Analysis & Synthesis report for switchtop
Mon May 16 13:46:55 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |switchtop|switchlogic:switch|mac_learning:MAC|RRstate
  9. State Machine - |switchtop|switchlogic:switch|mac_learning:MAC|state
 10. State Machine - |switchtop|switchlogic:switch|roundrobin:Out_4|RRstate
 11. State Machine - |switchtop|switchlogic:switch|roundrobin:Out_3|RRstate
 12. State Machine - |switchtop|switchlogic:switch|roundrobin:Out_2|RRstate
 13. State Machine - |switchtop|switchlogic:switch|roundrobin:Out_1|RRstate
 14. State Machine - |switchtop|switchlogic:switch|input_handler:In_4|out_state
 15. State Machine - |switchtop|switchlogic:switch|input_handler:In_4|state
 16. State Machine - |switchtop|switchlogic:switch|input_handler:In_3|out_state
 17. State Machine - |switchtop|switchlogic:switch|input_handler:In_3|state
 18. State Machine - |switchtop|switchlogic:switch|input_handler:In_2|out_state
 19. State Machine - |switchtop|switchlogic:switch|input_handler:In_2|state
 20. State Machine - |switchtop|switchlogic:switch|input_handler:In_1|out_state
 21. State Machine - |switchtop|switchlogic:switch|input_handler:In_1|state
 22. Registers Removed During Synthesis
 23. Removed Registers Triggering Further Register Optimizations
 24. General Register Statistics
 25. Registers Added for RAM Pass-Through Logic
 26. Multiplexer Restructuring Statistics (Restructuring Performed)
 27. Source assignments for switchlogic:switch|input_handler:In_1|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|altsyncram_40c1:FIFOram
 28. Source assignments for switchlogic:switch|input_handler:In_2|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|altsyncram_40c1:FIFOram
 29. Source assignments for switchlogic:switch|input_handler:In_3|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|altsyncram_40c1:FIFOram
 30. Source assignments for switchlogic:switch|input_handler:In_4|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|altsyncram_40c1:FIFOram
 31. Source assignments for switchlogic:switch|roundrobin:Out_1|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram
 32. Source assignments for switchlogic:switch|roundrobin:Out_1|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram
 33. Source assignments for switchlogic:switch|roundrobin:Out_1|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram
 34. Source assignments for switchlogic:switch|roundrobin:Out_2|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram
 35. Source assignments for switchlogic:switch|roundrobin:Out_2|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram
 36. Source assignments for switchlogic:switch|roundrobin:Out_2|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram
 37. Source assignments for switchlogic:switch|roundrobin:Out_3|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram
 38. Source assignments for switchlogic:switch|roundrobin:Out_3|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram
 39. Source assignments for switchlogic:switch|roundrobin:Out_3|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram
 40. Source assignments for switchlogic:switch|roundrobin:Out_4|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram
 41. Source assignments for switchlogic:switch|roundrobin:Out_4|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram
 42. Source assignments for switchlogic:switch|roundrobin:Out_4|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram
 43. Source assignments for switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated
 44. Parameter Settings for User Entity Instance: switchlogic:switch|input_handler:In_1|buffer2K:BUF|scfifo:scfifo_component
 45. Parameter Settings for User Entity Instance: switchlogic:switch|input_handler:In_2|buffer2K:BUF|scfifo:scfifo_component
 46. Parameter Settings for User Entity Instance: switchlogic:switch|input_handler:In_3|buffer2K:BUF|scfifo:scfifo_component
 47. Parameter Settings for User Entity Instance: switchlogic:switch|input_handler:In_4|buffer2K:BUF|scfifo:scfifo_component
 48. Parameter Settings for User Entity Instance: switchlogic:switch|roundrobin:Out_1|buffer32K:buffer1|scfifo:scfifo_component
 49. Parameter Settings for User Entity Instance: switchlogic:switch|roundrobin:Out_1|buffer32K:buffer2|scfifo:scfifo_component
 50. Parameter Settings for User Entity Instance: switchlogic:switch|roundrobin:Out_1|buffer32K:buffer3|scfifo:scfifo_component
 51. Parameter Settings for User Entity Instance: switchlogic:switch|roundrobin:Out_2|buffer32K:buffer1|scfifo:scfifo_component
 52. Parameter Settings for User Entity Instance: switchlogic:switch|roundrobin:Out_2|buffer32K:buffer2|scfifo:scfifo_component
 53. Parameter Settings for User Entity Instance: switchlogic:switch|roundrobin:Out_2|buffer32K:buffer3|scfifo:scfifo_component
 54. Parameter Settings for User Entity Instance: switchlogic:switch|roundrobin:Out_3|buffer32K:buffer1|scfifo:scfifo_component
 55. Parameter Settings for User Entity Instance: switchlogic:switch|roundrobin:Out_3|buffer32K:buffer2|scfifo:scfifo_component
 56. Parameter Settings for User Entity Instance: switchlogic:switch|roundrobin:Out_3|buffer32K:buffer3|scfifo:scfifo_component
 57. Parameter Settings for User Entity Instance: switchlogic:switch|roundrobin:Out_4|buffer32K:buffer1|scfifo:scfifo_component
 58. Parameter Settings for User Entity Instance: switchlogic:switch|roundrobin:Out_4|buffer32K:buffer2|scfifo:scfifo_component
 59. Parameter Settings for User Entity Instance: switchlogic:switch|roundrobin:Out_4|buffer32K:buffer3|scfifo:scfifo_component
 60. Parameter Settings for Inferred Entity Instance: switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0
 61. scfifo Parameter Settings by Entity Instance
 62. altsyncram Parameter Settings by Entity Instance
 63. Port Connectivity Checks: "switchlogic:switch|roundrobin:Out_1|buffer32K:buffer3"
 64. Port Connectivity Checks: "switchlogic:switch|roundrobin:Out_1|buffer32K:buffer2"
 65. Port Connectivity Checks: "switchlogic:switch|roundrobin:Out_1|buffer32K:buffer1"
 66. Port Connectivity Checks: "switchlogic:switch|input_handler:In_4"
 67. Port Connectivity Checks: "switchlogic:switch|input_handler:In_3"
 68. Port Connectivity Checks: "switchlogic:switch|input_handler:In_2"
 69. Port Connectivity Checks: "switchlogic:switch|input_handler:In_1|buffer2K:BUF"
 70. Port Connectivity Checks: "switchlogic:switch|input_handler:In_1"
 71. Post-Synthesis Netlist Statistics for Top Partition
 72. Elapsed Time Per Partition
 73. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon May 16 13:46:55 2022       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; switchtop                                   ;
; Top-level Entity Name              ; switchtop                                   ;
; Family                             ; Cyclone 10 LP                               ;
; Total logic elements               ; 0                                           ;
;     Total combinational functions  ; 0                                           ;
;     Dedicated logic registers      ; 0                                           ;
; Total registers                    ; 0                                           ;
; Total pins                         ; 74                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10CL120YF780I7G    ;                    ;
; Top-level entity name                                            ; switchtop          ; switchtop          ;
; Family name                                                      ; Cyclone 10 LP      ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.3%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                     ;
+-----------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path              ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                           ; Library ;
+-----------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+---------+
; ../src/switchtop.vhd                          ; yes             ; User VHDL File                                        ; C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd                                            ;         ;
; ../src/switchlogic.vhd                        ; yes             ; User VHDL File                                        ; C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd                                          ;         ;
; ../src/output_handler/roundrobin.vhd          ; yes             ; User VHDL File                                        ; C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd                            ;         ;
; ../src/mac_learning/Mac_memory.vhd            ; yes             ; User VHDL File                                        ; C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/mac_learning/Mac_memory.vhd                              ;         ;
; ../src/mac_learning/Mac_learning.vhd          ; yes             ; User VHDL File                                        ; C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/mac_learning/Mac_learning.vhd                            ;         ;
; ../src/input_handler/input_handler.vhd        ; yes             ; User VHDL File                                        ; C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd                          ;         ;
; ../src/input_handler/crc_parallel.vhd         ; yes             ; User VHDL File                                        ; C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/crc_parallel.vhd                           ;         ;
; ../src/buffer/buffer32K.vhd                   ; yes             ; User Wizard-Generated File                            ; C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd                                     ;         ;
; ../src/buffer/buffer2K.vhd                    ; yes             ; User Wizard-Generated File                            ; C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer2K.vhd                                      ;         ;
; scfifo.tdf                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf                                                      ;         ;
; a_regfifo.inc                                 ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_regfifo.inc                                                   ;         ;
; a_dpfifo.inc                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                    ;         ;
; a_i2fifo.inc                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                    ;         ;
; a_fffifo.inc                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_fffifo.inc                                                    ;         ;
; a_f2fifo.inc                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                    ;         ;
; aglobal201.inc                                ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                                                  ;         ;
; db/scfifo_f271.tdf                            ; yes             ; Auto-Generated Megafunction                           ; C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f271.tdf                            ;         ;
; db/a_dpfifo_tk31.tdf                          ; yes             ; Auto-Generated Megafunction                           ; C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tk31.tdf                          ;         ;
; db/altsyncram_40c1.tdf                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_40c1.tdf                        ;         ;
; db/cmpr_ot8.tdf                               ; yes             ; Auto-Generated Megafunction                           ; C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/cmpr_ot8.tdf                               ;         ;
; db/cntr_3bb.tdf                               ; yes             ; Auto-Generated Megafunction                           ; C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/cntr_3bb.tdf                               ;         ;
; db/cntr_gb7.tdf                               ; yes             ; Auto-Generated Megafunction                           ; C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/cntr_gb7.tdf                               ;         ;
; db/cntr_4bb.tdf                               ; yes             ; Auto-Generated Megafunction                           ; C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/cntr_4bb.tdf                               ;         ;
; db/scfifo_f471.tdf                            ; yes             ; Auto-Generated Megafunction                           ; C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf                            ;         ;
; db/a_dpfifo_tm31.tdf                          ; yes             ; Auto-Generated Megafunction                           ; C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf                          ;         ;
; db/altsyncram_44c1.tdf                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf                        ;         ;
; db/decode_687.tdf                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/decode_687.tdf                             ;         ;
; db/decode_vj6.tdf                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/decode_vj6.tdf                             ;         ;
; db/mux_n28.tdf                                ; yes             ; Auto-Generated Megafunction                           ; C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/mux_n28.tdf                                ;         ;
; db/cmpr_st8.tdf                               ; yes             ; Auto-Generated Megafunction                           ; C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/cmpr_st8.tdf                               ;         ;
; db/cntr_7bb.tdf                               ; yes             ; Auto-Generated Megafunction                           ; C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/cntr_7bb.tdf                               ;         ;
; db/cntr_kb7.tdf                               ; yes             ; Auto-Generated Megafunction                           ; C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/cntr_kb7.tdf                               ;         ;
; db/cntr_8bb.tdf                               ; yes             ; Auto-Generated Megafunction                           ; C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/cntr_8bb.tdf                               ;         ;
; altsyncram.tdf                                ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf                                                  ;         ;
; stratix_ram_block.inc                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                           ;         ;
; lpm_mux.inc                                   ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                                                     ;         ;
; lpm_decode.inc                                ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc                                                  ;         ;
; a_rdenreg.inc                                 ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                   ;         ;
; altrom.inc                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc                                                      ;         ;
; altram.inc                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc                                                      ;         ;
; altdpram.inc                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                                                    ;         ;
; db/altsyncram_d1m1.tdf                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf                        ;         ;
; db/switchtop.ram0_mac_memory_a93df217.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/switchtop.ram0_mac_memory_a93df217.hdl.mif ;         ;
; db/decode_csa.tdf                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/decode_csa.tdf                             ;         ;
; db/mux_bob.tdf                                ; yes             ; Auto-Generated Megafunction                           ; C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/mux_bob.tdf                                ;         ;
+-----------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
;                                             ;                ;
; Total combinational functions               ; 0              ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 0              ;
;     -- 3 input functions                    ; 0              ;
;     -- <=2 input functions                  ; 0              ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 0              ;
;     -- arithmetic mode                      ; 0              ;
;                                             ;                ;
; Total registers                             ; 0              ;
;     -- Dedicated logic registers            ; 0              ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 74             ;
;                                             ;                ;
; Embedded Multiplier 9-bit elements          ; 0              ;
;                                             ;                ;
; Maximum fan-out node                        ; valo[0]~output ;
; Maximum fan-out                             ; 1              ;
; Total fan-out                               ; 74             ;
; Average fan-out                             ; 0.50           ;
+---------------------------------------------+----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                      ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+-------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Entity Name ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+-------------+--------------+
; |switchtop                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 74   ; 0            ; |switchtop          ; switchtop   ; work         ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |switchtop|switchlogic:switch|mac_learning:MAC|RRstate                                                                                                                                                                                                                                        ;
+-----------------------+----------------------+----------------------+-----------------------+----------------------+----------------------+-----------------------+----------------------+----------------------+-----------------------+----------------------+----------------------+-----------------------+
; Name                  ; RRstate.send_output4 ; RRstate.serve_input4 ; RRstate.search_input4 ; RRstate.send_output3 ; RRstate.serve_input3 ; RRstate.search_input3 ; RRstate.send_output2 ; RRstate.serve_input2 ; RRstate.search_input2 ; RRstate.send_output1 ; RRstate.serve_input1 ; RRstate.search_input1 ;
+-----------------------+----------------------+----------------------+-----------------------+----------------------+----------------------+-----------------------+----------------------+----------------------+-----------------------+----------------------+----------------------+-----------------------+
; RRstate.search_input1 ; 0                    ; 0                    ; 0                     ; 0                    ; 0                    ; 0                     ; 0                    ; 0                    ; 0                     ; 0                    ; 0                    ; 0                     ;
; RRstate.serve_input1  ; 0                    ; 0                    ; 0                     ; 0                    ; 0                    ; 0                     ; 0                    ; 0                    ; 0                     ; 0                    ; 1                    ; 1                     ;
; RRstate.send_output1  ; 0                    ; 0                    ; 0                     ; 0                    ; 0                    ; 0                     ; 0                    ; 0                    ; 0                     ; 1                    ; 0                    ; 1                     ;
; RRstate.search_input2 ; 0                    ; 0                    ; 0                     ; 0                    ; 0                    ; 0                     ; 0                    ; 0                    ; 1                     ; 0                    ; 0                    ; 1                     ;
; RRstate.serve_input2  ; 0                    ; 0                    ; 0                     ; 0                    ; 0                    ; 0                     ; 0                    ; 1                    ; 0                     ; 0                    ; 0                    ; 1                     ;
; RRstate.send_output2  ; 0                    ; 0                    ; 0                     ; 0                    ; 0                    ; 0                     ; 1                    ; 0                    ; 0                     ; 0                    ; 0                    ; 1                     ;
; RRstate.search_input3 ; 0                    ; 0                    ; 0                     ; 0                    ; 0                    ; 1                     ; 0                    ; 0                    ; 0                     ; 0                    ; 0                    ; 1                     ;
; RRstate.serve_input3  ; 0                    ; 0                    ; 0                     ; 0                    ; 1                    ; 0                     ; 0                    ; 0                    ; 0                     ; 0                    ; 0                    ; 1                     ;
; RRstate.send_output3  ; 0                    ; 0                    ; 0                     ; 1                    ; 0                    ; 0                     ; 0                    ; 0                    ; 0                     ; 0                    ; 0                    ; 1                     ;
; RRstate.search_input4 ; 0                    ; 0                    ; 1                     ; 0                    ; 0                    ; 0                     ; 0                    ; 0                    ; 0                     ; 0                    ; 0                    ; 1                     ;
; RRstate.serve_input4  ; 0                    ; 1                    ; 0                     ; 0                    ; 0                    ; 0                     ; 0                    ; 0                    ; 0                     ; 0                    ; 0                    ; 1                     ;
; RRstate.send_output4  ; 1                    ; 0                    ; 0                     ; 0                    ; 0                    ; 0                     ; 0                    ; 0                    ; 0                     ; 0                    ; 0                    ; 1                     ;
+-----------------------+----------------------+----------------------+-----------------------+----------------------+----------------------+-----------------------+----------------------+----------------------+-----------------------+----------------------+----------------------+-----------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------+
; State Machine - |switchtop|switchlogic:switch|mac_learning:MAC|state                                        ;
+---------------+-------------+---------------+---------------+---------------+---------------+---------------+
; Name          ; state.wait1 ; state.sending ; state.hashing ; state.writing ; state.reading ; state.waiting ;
+---------------+-------------+---------------+---------------+---------------+---------------+---------------+
; state.waiting ; 0           ; 0             ; 0             ; 0             ; 0             ; 0             ;
; state.reading ; 0           ; 0             ; 0             ; 0             ; 1             ; 1             ;
; state.writing ; 0           ; 0             ; 0             ; 1             ; 0             ; 1             ;
; state.hashing ; 0           ; 0             ; 1             ; 0             ; 0             ; 1             ;
; state.sending ; 0           ; 1             ; 0             ; 0             ; 0             ; 1             ;
; state.wait1   ; 1           ; 0             ; 0             ; 0             ; 0             ; 1             ;
+---------------+-------------+---------------+---------------+---------------+---------------+---------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |switchtop|switchlogic:switch|roundrobin:Out_4|RRstate                                                                                                                                                     ;
+----------------------+--------------------+---------------------+----------------------+--------------------+---------------------+----------------------+--------------------+---------------------+----------------------+
; Name                 ; RRstate.wait_buff3 ; RRstate.serve_buff3 ; RRstate.search_buff3 ; RRstate.wait_buff2 ; RRstate.serve_buff2 ; RRstate.search_buff2 ; RRstate.wait_buff1 ; RRstate.serve_buff1 ; RRstate.search_buff1 ;
+----------------------+--------------------+---------------------+----------------------+--------------------+---------------------+----------------------+--------------------+---------------------+----------------------+
; RRstate.search_buff1 ; 0                  ; 0                   ; 0                    ; 0                  ; 0                   ; 0                    ; 0                  ; 0                   ; 0                    ;
; RRstate.serve_buff1  ; 0                  ; 0                   ; 0                    ; 0                  ; 0                   ; 0                    ; 0                  ; 1                   ; 1                    ;
; RRstate.wait_buff1   ; 0                  ; 0                   ; 0                    ; 0                  ; 0                   ; 0                    ; 1                  ; 0                   ; 1                    ;
; RRstate.search_buff2 ; 0                  ; 0                   ; 0                    ; 0                  ; 0                   ; 1                    ; 0                  ; 0                   ; 1                    ;
; RRstate.serve_buff2  ; 0                  ; 0                   ; 0                    ; 0                  ; 1                   ; 0                    ; 0                  ; 0                   ; 1                    ;
; RRstate.wait_buff2   ; 0                  ; 0                   ; 0                    ; 1                  ; 0                   ; 0                    ; 0                  ; 0                   ; 1                    ;
; RRstate.search_buff3 ; 0                  ; 0                   ; 1                    ; 0                  ; 0                   ; 0                    ; 0                  ; 0                   ; 1                    ;
; RRstate.serve_buff3  ; 0                  ; 1                   ; 0                    ; 0                  ; 0                   ; 0                    ; 0                  ; 0                   ; 1                    ;
; RRstate.wait_buff3   ; 1                  ; 0                   ; 0                    ; 0                  ; 0                   ; 0                    ; 0                  ; 0                   ; 1                    ;
+----------------------+--------------------+---------------------+----------------------+--------------------+---------------------+----------------------+--------------------+---------------------+----------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |switchtop|switchlogic:switch|roundrobin:Out_3|RRstate                                                                                                                                                     ;
+----------------------+--------------------+---------------------+----------------------+--------------------+---------------------+----------------------+--------------------+---------------------+----------------------+
; Name                 ; RRstate.wait_buff3 ; RRstate.serve_buff3 ; RRstate.search_buff3 ; RRstate.wait_buff2 ; RRstate.serve_buff2 ; RRstate.search_buff2 ; RRstate.wait_buff1 ; RRstate.serve_buff1 ; RRstate.search_buff1 ;
+----------------------+--------------------+---------------------+----------------------+--------------------+---------------------+----------------------+--------------------+---------------------+----------------------+
; RRstate.search_buff1 ; 0                  ; 0                   ; 0                    ; 0                  ; 0                   ; 0                    ; 0                  ; 0                   ; 0                    ;
; RRstate.serve_buff1  ; 0                  ; 0                   ; 0                    ; 0                  ; 0                   ; 0                    ; 0                  ; 1                   ; 1                    ;
; RRstate.wait_buff1   ; 0                  ; 0                   ; 0                    ; 0                  ; 0                   ; 0                    ; 1                  ; 0                   ; 1                    ;
; RRstate.search_buff2 ; 0                  ; 0                   ; 0                    ; 0                  ; 0                   ; 1                    ; 0                  ; 0                   ; 1                    ;
; RRstate.serve_buff2  ; 0                  ; 0                   ; 0                    ; 0                  ; 1                   ; 0                    ; 0                  ; 0                   ; 1                    ;
; RRstate.wait_buff2   ; 0                  ; 0                   ; 0                    ; 1                  ; 0                   ; 0                    ; 0                  ; 0                   ; 1                    ;
; RRstate.search_buff3 ; 0                  ; 0                   ; 1                    ; 0                  ; 0                   ; 0                    ; 0                  ; 0                   ; 1                    ;
; RRstate.serve_buff3  ; 0                  ; 1                   ; 0                    ; 0                  ; 0                   ; 0                    ; 0                  ; 0                   ; 1                    ;
; RRstate.wait_buff3   ; 1                  ; 0                   ; 0                    ; 0                  ; 0                   ; 0                    ; 0                  ; 0                   ; 1                    ;
+----------------------+--------------------+---------------------+----------------------+--------------------+---------------------+----------------------+--------------------+---------------------+----------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |switchtop|switchlogic:switch|roundrobin:Out_2|RRstate                                                                                                                                                     ;
+----------------------+--------------------+---------------------+----------------------+--------------------+---------------------+----------------------+--------------------+---------------------+----------------------+
; Name                 ; RRstate.wait_buff3 ; RRstate.serve_buff3 ; RRstate.search_buff3 ; RRstate.wait_buff2 ; RRstate.serve_buff2 ; RRstate.search_buff2 ; RRstate.wait_buff1 ; RRstate.serve_buff1 ; RRstate.search_buff1 ;
+----------------------+--------------------+---------------------+----------------------+--------------------+---------------------+----------------------+--------------------+---------------------+----------------------+
; RRstate.search_buff1 ; 0                  ; 0                   ; 0                    ; 0                  ; 0                   ; 0                    ; 0                  ; 0                   ; 0                    ;
; RRstate.serve_buff1  ; 0                  ; 0                   ; 0                    ; 0                  ; 0                   ; 0                    ; 0                  ; 1                   ; 1                    ;
; RRstate.wait_buff1   ; 0                  ; 0                   ; 0                    ; 0                  ; 0                   ; 0                    ; 1                  ; 0                   ; 1                    ;
; RRstate.search_buff2 ; 0                  ; 0                   ; 0                    ; 0                  ; 0                   ; 1                    ; 0                  ; 0                   ; 1                    ;
; RRstate.serve_buff2  ; 0                  ; 0                   ; 0                    ; 0                  ; 1                   ; 0                    ; 0                  ; 0                   ; 1                    ;
; RRstate.wait_buff2   ; 0                  ; 0                   ; 0                    ; 1                  ; 0                   ; 0                    ; 0                  ; 0                   ; 1                    ;
; RRstate.search_buff3 ; 0                  ; 0                   ; 1                    ; 0                  ; 0                   ; 0                    ; 0                  ; 0                   ; 1                    ;
; RRstate.serve_buff3  ; 0                  ; 1                   ; 0                    ; 0                  ; 0                   ; 0                    ; 0                  ; 0                   ; 1                    ;
; RRstate.wait_buff3   ; 1                  ; 0                   ; 0                    ; 0                  ; 0                   ; 0                    ; 0                  ; 0                   ; 1                    ;
+----------------------+--------------------+---------------------+----------------------+--------------------+---------------------+----------------------+--------------------+---------------------+----------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |switchtop|switchlogic:switch|roundrobin:Out_1|RRstate                                                                                                                                                     ;
+----------------------+--------------------+---------------------+----------------------+--------------------+---------------------+----------------------+--------------------+---------------------+----------------------+
; Name                 ; RRstate.wait_buff3 ; RRstate.serve_buff3 ; RRstate.search_buff3 ; RRstate.wait_buff2 ; RRstate.serve_buff2 ; RRstate.search_buff2 ; RRstate.wait_buff1 ; RRstate.serve_buff1 ; RRstate.search_buff1 ;
+----------------------+--------------------+---------------------+----------------------+--------------------+---------------------+----------------------+--------------------+---------------------+----------------------+
; RRstate.search_buff1 ; 0                  ; 0                   ; 0                    ; 0                  ; 0                   ; 0                    ; 0                  ; 0                   ; 0                    ;
; RRstate.serve_buff1  ; 0                  ; 0                   ; 0                    ; 0                  ; 0                   ; 0                    ; 0                  ; 1                   ; 1                    ;
; RRstate.wait_buff1   ; 0                  ; 0                   ; 0                    ; 0                  ; 0                   ; 0                    ; 1                  ; 0                   ; 1                    ;
; RRstate.search_buff2 ; 0                  ; 0                   ; 0                    ; 0                  ; 0                   ; 1                    ; 0                  ; 0                   ; 1                    ;
; RRstate.serve_buff2  ; 0                  ; 0                   ; 0                    ; 0                  ; 1                   ; 0                    ; 0                  ; 0                   ; 1                    ;
; RRstate.wait_buff2   ; 0                  ; 0                   ; 0                    ; 1                  ; 0                   ; 0                    ; 0                  ; 0                   ; 1                    ;
; RRstate.search_buff3 ; 0                  ; 0                   ; 1                    ; 0                  ; 0                   ; 0                    ; 0                  ; 0                   ; 1                    ;
; RRstate.serve_buff3  ; 0                  ; 1                   ; 0                    ; 0                  ; 0                   ; 0                    ; 0                  ; 0                   ; 1                    ;
; RRstate.wait_buff3   ; 1                  ; 0                   ; 0                    ; 0                  ; 0                   ; 0                    ; 0                  ; 0                   ; 1                    ;
+----------------------+--------------------+---------------------+----------------------+--------------------+---------------------+----------------------+--------------------+---------------------+----------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------+
; State Machine - |switchtop|switchlogic:switch|input_handler:In_4|out_state ;
+-----------------+----------------+-----------------+-----------------------+
; Name            ; out_state.PUSH ; out_state.START ; out_state.REST        ;
+-----------------+----------------+-----------------+-----------------------+
; out_state.REST  ; 0              ; 0               ; 0                     ;
; out_state.START ; 0              ; 1               ; 1                     ;
; out_state.PUSH  ; 1              ; 0               ; 1                     ;
+-----------------+----------------+-----------------+-----------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------+
; State Machine - |switchtop|switchlogic:switch|input_handler:In_4|state       ;
+--------------+-----------+--------------+-----------+-----------+------------+
; Name         ; state.RUN ; state.LOOKUP ; state.SRC ; state.DST ; state.REST ;
+--------------+-----------+--------------+-----------+-----------+------------+
; state.REST   ; 0         ; 0            ; 0         ; 0         ; 0          ;
; state.DST    ; 0         ; 0            ; 0         ; 1         ; 1          ;
; state.SRC    ; 0         ; 0            ; 1         ; 0         ; 1          ;
; state.LOOKUP ; 0         ; 1            ; 0         ; 0         ; 1          ;
; state.RUN    ; 1         ; 0            ; 0         ; 0         ; 1          ;
+--------------+-----------+--------------+-----------+-----------+------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------+
; State Machine - |switchtop|switchlogic:switch|input_handler:In_3|out_state ;
+-----------------+----------------+-----------------+-----------------------+
; Name            ; out_state.PUSH ; out_state.START ; out_state.REST        ;
+-----------------+----------------+-----------------+-----------------------+
; out_state.REST  ; 0              ; 0               ; 0                     ;
; out_state.START ; 0              ; 1               ; 1                     ;
; out_state.PUSH  ; 1              ; 0               ; 1                     ;
+-----------------+----------------+-----------------+-----------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------+
; State Machine - |switchtop|switchlogic:switch|input_handler:In_3|state       ;
+--------------+-----------+--------------+-----------+-----------+------------+
; Name         ; state.RUN ; state.LOOKUP ; state.SRC ; state.DST ; state.REST ;
+--------------+-----------+--------------+-----------+-----------+------------+
; state.REST   ; 0         ; 0            ; 0         ; 0         ; 0          ;
; state.DST    ; 0         ; 0            ; 0         ; 1         ; 1          ;
; state.SRC    ; 0         ; 0            ; 1         ; 0         ; 1          ;
; state.LOOKUP ; 0         ; 1            ; 0         ; 0         ; 1          ;
; state.RUN    ; 1         ; 0            ; 0         ; 0         ; 1          ;
+--------------+-----------+--------------+-----------+-----------+------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------+
; State Machine - |switchtop|switchlogic:switch|input_handler:In_2|out_state ;
+-----------------+----------------+-----------------+-----------------------+
; Name            ; out_state.PUSH ; out_state.START ; out_state.REST        ;
+-----------------+----------------+-----------------+-----------------------+
; out_state.REST  ; 0              ; 0               ; 0                     ;
; out_state.START ; 0              ; 1               ; 1                     ;
; out_state.PUSH  ; 1              ; 0               ; 1                     ;
+-----------------+----------------+-----------------+-----------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------+
; State Machine - |switchtop|switchlogic:switch|input_handler:In_2|state       ;
+--------------+-----------+--------------+-----------+-----------+------------+
; Name         ; state.RUN ; state.LOOKUP ; state.SRC ; state.DST ; state.REST ;
+--------------+-----------+--------------+-----------+-----------+------------+
; state.REST   ; 0         ; 0            ; 0         ; 0         ; 0          ;
; state.DST    ; 0         ; 0            ; 0         ; 1         ; 1          ;
; state.SRC    ; 0         ; 0            ; 1         ; 0         ; 1          ;
; state.LOOKUP ; 0         ; 1            ; 0         ; 0         ; 1          ;
; state.RUN    ; 1         ; 0            ; 0         ; 0         ; 1          ;
+--------------+-----------+--------------+-----------+-----------+------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------+
; State Machine - |switchtop|switchlogic:switch|input_handler:In_1|out_state ;
+-----------------+----------------+-----------------+-----------------------+
; Name            ; out_state.PUSH ; out_state.START ; out_state.REST        ;
+-----------------+----------------+-----------------+-----------------------+
; out_state.REST  ; 0              ; 0               ; 0                     ;
; out_state.START ; 0              ; 1               ; 1                     ;
; out_state.PUSH  ; 1              ; 0               ; 1                     ;
+-----------------+----------------+-----------------+-----------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------+
; State Machine - |switchtop|switchlogic:switch|input_handler:In_1|state       ;
+--------------+-----------+--------------+-----------+-----------+------------+
; Name         ; state.RUN ; state.LOOKUP ; state.SRC ; state.DST ; state.REST ;
+--------------+-----------+--------------+-----------+-----------+------------+
; state.REST   ; 0         ; 0            ; 0         ; 0         ; 0          ;
; state.DST    ; 0         ; 0            ; 0         ; 1         ; 1          ;
; state.SRC    ; 0         ; 0            ; 1         ; 0         ; 1          ;
; state.LOOKUP ; 0         ; 1            ; 0         ; 0         ; 1          ;
; state.RUN    ; 1         ; 0            ; 0         ; 0         ; 1          ;
+--------------+-----------+--------------+-----------+-----------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                               ; Reason for Removal                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; switchlogic:switch|input_handler:In_4|crc_parallel:CRC|val_reg                                                                                                              ; Merged with switchlogic:switch|input_handler:In_4|valr                                                                                                     ;
; switchlogic:switch|input_handler:In_3|crc_parallel:CRC|val_reg                                                                                                              ; Merged with switchlogic:switch|input_handler:In_3|valr                                                                                                     ;
; switchlogic:switch|input_handler:In_2|crc_parallel:CRC|val_reg                                                                                                              ; Merged with switchlogic:switch|input_handler:In_2|valr                                                                                                     ;
; switchlogic:switch|input_handler:In_1|crc_parallel:CRC|val_reg                                                                                                              ; Merged with switchlogic:switch|input_handler:In_1|valr                                                                                                     ;
; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|address_reg_b[1]      ; Merged with switchlogic:switch|roundrobin:Out_4|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|low_addressa[14] ;
; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|address_reg_b[0]      ; Merged with switchlogic:switch|roundrobin:Out_4|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|low_addressa[13] ;
; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|address_reg_b[1]      ; Merged with switchlogic:switch|roundrobin:Out_4|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|low_addressa[14] ;
; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|address_reg_b[0]      ; Merged with switchlogic:switch|roundrobin:Out_4|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|low_addressa[13] ;
; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|address_reg_b[1]      ; Merged with switchlogic:switch|roundrobin:Out_4|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|low_addressa[14] ;
; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|address_reg_b[0]      ; Merged with switchlogic:switch|roundrobin:Out_4|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|low_addressa[13] ;
; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|address_reg_b[1]      ; Merged with switchlogic:switch|roundrobin:Out_3|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|low_addressa[14] ;
; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|address_reg_b[0]      ; Merged with switchlogic:switch|roundrobin:Out_3|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|low_addressa[13] ;
; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|address_reg_b[1]      ; Merged with switchlogic:switch|roundrobin:Out_3|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|low_addressa[14] ;
; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|address_reg_b[0]      ; Merged with switchlogic:switch|roundrobin:Out_3|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|low_addressa[13] ;
; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|address_reg_b[1]      ; Merged with switchlogic:switch|roundrobin:Out_3|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|low_addressa[14] ;
; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|address_reg_b[0]      ; Merged with switchlogic:switch|roundrobin:Out_3|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|low_addressa[13] ;
; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|address_reg_b[1]      ; Merged with switchlogic:switch|roundrobin:Out_2|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|low_addressa[14] ;
; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|address_reg_b[0]      ; Merged with switchlogic:switch|roundrobin:Out_2|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|low_addressa[13] ;
; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|address_reg_b[1]      ; Merged with switchlogic:switch|roundrobin:Out_2|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|low_addressa[14] ;
; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|address_reg_b[0]      ; Merged with switchlogic:switch|roundrobin:Out_2|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|low_addressa[13] ;
; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|address_reg_b[1]      ; Merged with switchlogic:switch|roundrobin:Out_2|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|low_addressa[14] ;
; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|address_reg_b[0]      ; Merged with switchlogic:switch|roundrobin:Out_2|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|low_addressa[13] ;
; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|address_reg_b[1]      ; Merged with switchlogic:switch|roundrobin:Out_1|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|low_addressa[14] ;
; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|address_reg_b[0]      ; Merged with switchlogic:switch|roundrobin:Out_1|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|low_addressa[13] ;
; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|address_reg_b[1]      ; Merged with switchlogic:switch|roundrobin:Out_1|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|low_addressa[14] ;
; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|address_reg_b[0]      ; Merged with switchlogic:switch|roundrobin:Out_1|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|low_addressa[13] ;
; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|address_reg_b[1]      ; Merged with switchlogic:switch|roundrobin:Out_1|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|low_addressa[14] ;
; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|address_reg_b[0]      ; Merged with switchlogic:switch|roundrobin:Out_1|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|low_addressa[13] ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[27,28]                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|usedw_is_0_dff                                ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|usedw_is_0_dff                                ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|usedw_is_0_dff                                ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|usedw_is_0_dff                                ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|usedw_is_0_dff                                ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|usedw_is_0_dff                                ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|usedw_is_0_dff                                ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|usedw_is_0_dff                                ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|usedw_is_0_dff                                ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|usedw_is_0_dff                                ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|usedw_is_0_dff                                ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|usedw_is_0_dff                                ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|usedw_is_2_dff                                ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|usedw_is_1_dff                                ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|usedw_is_2_dff                                ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|usedw_is_1_dff                                ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|usedw_is_2_dff                                ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|usedw_is_1_dff                                ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|usedw_is_2_dff                                ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|usedw_is_1_dff                                ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|usedw_is_2_dff                                ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|usedw_is_1_dff                                ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|usedw_is_2_dff                                ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|usedw_is_1_dff                                ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|usedw_is_2_dff                                ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|usedw_is_1_dff                                ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|usedw_is_2_dff                                ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|usedw_is_1_dff                                ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|usedw_is_2_dff                                ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|usedw_is_1_dff                                ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|usedw_is_2_dff                                ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|usedw_is_1_dff                                ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|usedw_is_2_dff                                ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|usedw_is_1_dff                                ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|usedw_is_2_dff                                ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|usedw_is_1_dff                                ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|empty_dff                                     ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|low_addressa[13,14]                           ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|empty_dff                                     ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|low_addressa[13,14]                           ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|empty_dff                                     ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|low_addressa[13,14]                           ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|empty_dff                                     ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|low_addressa[13,14]                           ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|empty_dff                                     ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|low_addressa[13,14]                           ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|empty_dff                                     ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|low_addressa[13,14]                           ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|empty_dff                                     ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|low_addressa[13,14]                           ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|empty_dff                                     ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|low_addressa[13,14]                           ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|empty_dff                                     ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|low_addressa[13,14]                           ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|empty_dff                                     ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|low_addressa[13,14]                           ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|empty_dff                                     ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|low_addressa[13,14]                           ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|empty_dff                                     ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|low_addressa[13,14]                           ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; switchlogic:switch|roundrobin:Out_4|req3                                                                                                                                    ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|full_dff                                      ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|low_addressa[0]                               ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|rd_ptr_lsb                                    ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|low_addressa[1..12]                           ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; switchlogic:switch|roundrobin:Out_4|req2                                                                                                                                    ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|full_dff                                      ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|low_addressa[0]                               ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|rd_ptr_lsb                                    ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|low_addressa[1..12]                           ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; switchlogic:switch|roundrobin:Out_4|req1                                                                                                                                    ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|full_dff                                      ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|low_addressa[0]                               ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|rd_ptr_lsb                                    ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|low_addressa[1..12]                           ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; switchlogic:switch|roundrobin:Out_3|req3                                                                                                                                    ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|full_dff                                      ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|low_addressa[0]                               ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|rd_ptr_lsb                                    ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|low_addressa[1..12]                           ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; switchlogic:switch|roundrobin:Out_3|req2                                                                                                                                    ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|full_dff                                      ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|low_addressa[0]                               ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|rd_ptr_lsb                                    ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|low_addressa[1..12]                           ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; switchlogic:switch|roundrobin:Out_3|req1                                                                                                                                    ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|full_dff                                      ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|low_addressa[0]                               ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|rd_ptr_lsb                                    ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|low_addressa[1..12]                           ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; switchlogic:switch|roundrobin:Out_2|req3                                                                                                                                    ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|full_dff                                      ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|low_addressa[0]                               ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|rd_ptr_lsb                                    ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|low_addressa[1..12]                           ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; switchlogic:switch|roundrobin:Out_2|req2                                                                                                                                    ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|full_dff                                      ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|low_addressa[0]                               ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|rd_ptr_lsb                                    ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|low_addressa[1..12]                           ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; switchlogic:switch|roundrobin:Out_2|req1                                                                                                                                    ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|full_dff                                      ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|low_addressa[0]                               ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|rd_ptr_lsb                                    ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|low_addressa[1..12]                           ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; switchlogic:switch|roundrobin:Out_1|req3                                                                                                                                    ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|full_dff                                      ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|low_addressa[0]                               ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|rd_ptr_lsb                                    ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|low_addressa[1..12]                           ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; switchlogic:switch|roundrobin:Out_1|req2                                                                                                                                    ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|full_dff                                      ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|low_addressa[0]                               ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|rd_ptr_lsb                                    ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|low_addressa[1..12]                           ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; switchlogic:switch|roundrobin:Out_1|req1                                                                                                                                    ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|full_dff                                      ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|low_addressa[0]                               ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|rd_ptr_lsb                                    ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|low_addressa[1..12]                           ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[0..13]    ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[0..13]    ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[0..13]    ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[0..13]    ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[0..13]    ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[0..13]    ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[0..13]    ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[0..13]    ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[0..13]    ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[0..13]    ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[0..13]    ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[0..13]    ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[0..14] ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[0..14] ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[0..14] ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[0..14] ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[0..14] ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[0..14] ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[0..14] ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[0..14] ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[0..14] ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[0..14] ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[0..14] ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[0..14] ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|roundrobin:Out_4|RRstate.serve_buff1                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; switchlogic:switch|roundrobin:Out_4|RRstate.serve_buff2                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; switchlogic:switch|roundrobin:Out_4|RRstate.serve_buff3                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; switchlogic:switch|roundrobin:Out_3|RRstate.serve_buff1                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; switchlogic:switch|roundrobin:Out_3|RRstate.serve_buff2                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; switchlogic:switch|roundrobin:Out_3|RRstate.serve_buff3                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; switchlogic:switch|roundrobin:Out_2|RRstate.serve_buff1                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; switchlogic:switch|roundrobin:Out_2|RRstate.serve_buff2                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; switchlogic:switch|roundrobin:Out_2|RRstate.serve_buff3                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; switchlogic:switch|roundrobin:Out_1|RRstate.serve_buff1                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; switchlogic:switch|roundrobin:Out_1|RRstate.serve_buff2                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; switchlogic:switch|roundrobin:Out_1|RRstate.serve_buff3                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; switchlogic:switch|input_handler:In_3|dest1                                                                                                                                 ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_2|dest1                                                                                                                                 ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_4|dest1                                                                                                                                 ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|dest_out[0]                                                                                                                             ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_3|dest2                                                                                                                                 ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_1|dest2                                                                                                                                 ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_4|dest2                                                                                                                                 ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|dest_out[1]                                                                                                                             ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_2|dest3                                                                                                                                 ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_1|dest3                                                                                                                                 ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_4|dont                                                                                                                                  ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_4|crc_parallel:CRC|out_err                                                                                                              ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_4|dest3                                                                                                                                 ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|dest_out[2]                                                                                                                             ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_2|dont                                                                                                                                  ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_2|crc_parallel:CRC|out_err                                                                                                              ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_2|dest4                                                                                                                                 ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_1|dont                                                                                                                                  ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_1|crc_parallel:CRC|out_err                                                                                                              ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_1|dest4                                                                                                                                 ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_3|dont                                                                                                                                  ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_3|crc_parallel:CRC|out_err                                                                                                              ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_3|dest4                                                                                                                                 ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|dest_out[3]                                                                                                                             ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|data_out[3]                                                                                                          ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[35,36]                                                                                        ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|data_out[51]                                                                                                         ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[131,132]                                                                                      ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|data_out[50]                                                                                                         ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[129,130]                                                                                      ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|data_out[49]                                                                                                         ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[127,128]                                                                                      ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|data_out[48]                                                                                                         ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[125,126]                                                                                      ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|data_out[47]                                                                                                         ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[123,124]                                                                                      ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|data_out[46]                                                                                                         ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[121,122]                                                                                      ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|data_out[45]                                                                                                         ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[119,120]                                                                                      ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|data_out[44]                                                                                                         ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[117,118]                                                                                      ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|data_out[43]                                                                                                         ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[115,116]                                                                                      ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|data_out[42]                                                                                                         ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[113,114]                                                                                      ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|data_out[41]                                                                                                         ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[111,112]                                                                                      ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|data_out[40]                                                                                                         ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[109,110]                                                                                      ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|data_out[39]                                                                                                         ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[107,108]                                                                                      ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|data_out[38]                                                                                                         ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[105,106]                                                                                      ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|data_out[37]                                                                                                         ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[103,104]                                                                                      ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|data_out[36]                                                                                                         ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[101,102]                                                                                      ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|data_out[35]                                                                                                         ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[99,100]                                                                                       ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|data_out[34]                                                                                                         ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[97,98]                                                                                        ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|data_out[33]                                                                                                         ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[95,96]                                                                                        ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|data_out[32]                                                                                                         ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[93,94]                                                                                        ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|data_out[31]                                                                                                         ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[91,92]                                                                                        ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|data_out[30]                                                                                                         ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[89,90]                                                                                        ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|data_out[29]                                                                                                         ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[87,88]                                                                                        ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|data_out[28]                                                                                                         ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[85,86]                                                                                        ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|data_out[27]                                                                                                         ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[83,84]                                                                                        ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|data_out[26]                                                                                                         ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[81,82]                                                                                        ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|data_out[25]                                                                                                         ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[79,80]                                                                                        ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|data_out[24]                                                                                                         ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[77,78]                                                                                        ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|data_out[23]                                                                                                         ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[75,76]                                                                                        ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|data_out[22]                                                                                                         ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[73,74]                                                                                        ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|data_out[21]                                                                                                         ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[71,72]                                                                                        ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|data_out[20]                                                                                                         ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[69,70]                                                                                        ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|data_out[19]                                                                                                         ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[67,68]                                                                                        ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|data_out[18]                                                                                                         ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[65,66]                                                                                        ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|data_out[17]                                                                                                         ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[63,64]                                                                                        ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|data_out[16]                                                                                                         ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[61,62]                                                                                        ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|data_out[15]                                                                                                         ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[59,60]                                                                                        ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|data_out[14]                                                                                                         ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[57,58]                                                                                        ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|data_out[13]                                                                                                         ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[55,56]                                                                                        ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|data_out[12]                                                                                                         ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[53,54]                                                                                        ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|data_out[11]                                                                                                         ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[51,52]                                                                                        ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|data_out[10]                                                                                                         ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[49,50]                                                                                        ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|data_out[9]                                                                                                          ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[47,48]                                                                                        ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|data_out[8]                                                                                                          ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[45,46]                                                                                        ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|data_out[7]                                                                                                          ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[43,44]                                                                                        ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|data_out[6]                                                                                                          ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[41,42]                                                                                        ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|data_out[5]                                                                                                          ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[39,40]                                                                                        ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|data_out[4]                                                                                                          ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[37,38]                                                                                        ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|data_out[0]                                                                                                          ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[29,30]                                                                                        ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|data_out[1]                                                                                                          ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[31,32]                                                                                        ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|data_out[2]                                                                                                          ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[0..26,33,34]                                                                                  ; Lost fanout                                                                                                                                                ;
; valo[0]~reg0                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; valo[1]~reg0                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; valo[2]~reg0                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; valo[3]~reg0                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; dato[0]~reg0                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; dato[1]~reg0                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; dato[2]~reg0                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; dato[3]~reg0                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; dato[4]~reg0                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; dato[5]~reg0                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; dato[6]~reg0                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; dato[7]~reg0                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; dato[8]~reg0                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; dato[9]~reg0                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; dato[10]~reg0                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; dato[11]~reg0                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; dato[12]~reg0                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; dato[13]~reg0                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; dato[14]~reg0                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; dato[15]~reg0                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; dato[16]~reg0                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; dato[17]~reg0                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; dato[18]~reg0                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; dato[19]~reg0                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; dato[20]~reg0                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; dato[21]~reg0                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; dato[22]~reg0                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; dato[23]~reg0                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; dato[24]~reg0                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; dato[25]~reg0                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; dato[26]~reg0                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; dato[27]~reg0                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; dato[28]~reg0                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; dato[29]~reg0                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; dato[30]~reg0                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; dato[31]~reg0                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; switchlogic:switch|roundrobin:Out_4|count[0..3]                                                                                                                             ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|roundrobin:Out_3|count[0..3]                                                                                                                             ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|roundrobin:Out_2|count[0..3]                                                                                                                             ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|roundrobin:Out_1|count[0..3]                                                                                                                             ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_4|crc_parallel:CRC|out_val                                                                                                              ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_3|crc_parallel:CRC|out_val                                                                                                              ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_2|crc_parallel:CRC|out_val                                                                                                              ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_1|crc_parallel:CRC|out_val                                                                                                              ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_4|valr                                                                                                                                  ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_4|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|full_dff                                         ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_4|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|cntr_4bb:wr_ptr|counter_reg_bit[0..10]           ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_4|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|low_addressa[0]                                  ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_4|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|rd_ptr_lsb                                       ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_4|req                                                                                                                                   ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_4|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|empty_dff                                        ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_4|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|low_addressa[1]                                  ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_4|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|cntr_3bb:rd_ptr_msb|counter_reg_bit[0]           ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_4|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|low_addressa[2]                                  ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_4|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|cntr_3bb:rd_ptr_msb|counter_reg_bit[1]           ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_4|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|low_addressa[3]                                  ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_4|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|cntr_3bb:rd_ptr_msb|counter_reg_bit[2]           ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_4|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|low_addressa[4]                                  ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_4|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|cntr_3bb:rd_ptr_msb|counter_reg_bit[3]           ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_4|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|low_addressa[5]                                  ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_4|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|cntr_3bb:rd_ptr_msb|counter_reg_bit[4]           ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_4|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|low_addressa[6]                                  ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_4|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|cntr_3bb:rd_ptr_msb|counter_reg_bit[5]           ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_4|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|low_addressa[7]                                  ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_4|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|cntr_3bb:rd_ptr_msb|counter_reg_bit[6]           ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_4|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|low_addressa[8]                                  ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_4|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|cntr_3bb:rd_ptr_msb|counter_reg_bit[7]           ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_4|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|low_addressa[9]                                  ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_4|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|cntr_3bb:rd_ptr_msb|counter_reg_bit[8]           ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_4|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|low_addressa[10]                                 ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_4|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|cntr_3bb:rd_ptr_msb|counter_reg_bit[9]           ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_4|crc_parallel:CRC|state.FIN                                                                                                            ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_4|crc_parallel:CRC|state.RUN                                                                                                            ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_3|valr                                                                                                                                  ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_3|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|full_dff                                         ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_3|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|cntr_4bb:wr_ptr|counter_reg_bit[0..10]           ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_3|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|low_addressa[0]                                  ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_3|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|rd_ptr_lsb                                       ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_3|req                                                                                                                                   ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_3|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|empty_dff                                        ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_3|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|low_addressa[1]                                  ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_3|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|cntr_3bb:rd_ptr_msb|counter_reg_bit[0]           ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_3|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|low_addressa[2]                                  ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_3|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|cntr_3bb:rd_ptr_msb|counter_reg_bit[1]           ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_3|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|low_addressa[3]                                  ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_3|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|cntr_3bb:rd_ptr_msb|counter_reg_bit[2]           ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_3|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|low_addressa[4]                                  ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_3|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|cntr_3bb:rd_ptr_msb|counter_reg_bit[3]           ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_3|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|low_addressa[5]                                  ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_3|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|cntr_3bb:rd_ptr_msb|counter_reg_bit[4]           ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_3|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|low_addressa[6]                                  ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_3|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|cntr_3bb:rd_ptr_msb|counter_reg_bit[5]           ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_3|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|low_addressa[7]                                  ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_3|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|cntr_3bb:rd_ptr_msb|counter_reg_bit[6]           ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_3|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|low_addressa[8]                                  ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_3|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|cntr_3bb:rd_ptr_msb|counter_reg_bit[7]           ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_3|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|low_addressa[9]                                  ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_3|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|cntr_3bb:rd_ptr_msb|counter_reg_bit[8]           ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_3|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|low_addressa[10]                                 ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_3|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|cntr_3bb:rd_ptr_msb|counter_reg_bit[9]           ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_3|crc_parallel:CRC|state.FIN                                                                                                            ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_3|crc_parallel:CRC|state.RUN                                                                                                            ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_2|valr                                                                                                                                  ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_2|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|full_dff                                         ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_2|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|cntr_4bb:wr_ptr|counter_reg_bit[0..10]           ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_2|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|low_addressa[0]                                  ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_2|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|rd_ptr_lsb                                       ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_2|req                                                                                                                                   ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_2|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|empty_dff                                        ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_2|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|low_addressa[1]                                  ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_2|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|cntr_3bb:rd_ptr_msb|counter_reg_bit[0]           ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_2|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|low_addressa[2]                                  ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_2|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|cntr_3bb:rd_ptr_msb|counter_reg_bit[1]           ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_2|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|low_addressa[3]                                  ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_2|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|cntr_3bb:rd_ptr_msb|counter_reg_bit[2]           ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_2|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|low_addressa[4]                                  ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_2|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|cntr_3bb:rd_ptr_msb|counter_reg_bit[3]           ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_2|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|low_addressa[5]                                  ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_2|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|cntr_3bb:rd_ptr_msb|counter_reg_bit[4]           ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_2|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|low_addressa[6]                                  ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_2|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|cntr_3bb:rd_ptr_msb|counter_reg_bit[5]           ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_2|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|low_addressa[7]                                  ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_2|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|cntr_3bb:rd_ptr_msb|counter_reg_bit[6]           ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_2|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|low_addressa[8]                                  ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_2|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|cntr_3bb:rd_ptr_msb|counter_reg_bit[7]           ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_2|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|low_addressa[9]                                  ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_2|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|cntr_3bb:rd_ptr_msb|counter_reg_bit[8]           ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_2|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|low_addressa[10]                                 ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_2|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|cntr_3bb:rd_ptr_msb|counter_reg_bit[9]           ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_2|crc_parallel:CRC|state.FIN                                                                                                            ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_2|crc_parallel:CRC|state.RUN                                                                                                            ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_1|valr                                                                                                                                  ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_1|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|full_dff                                         ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_1|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|cntr_4bb:wr_ptr|counter_reg_bit[0..10]           ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_1|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|low_addressa[0]                                  ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_1|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|rd_ptr_lsb                                       ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_1|req                                                                                                                                   ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_1|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|empty_dff                                        ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_1|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|low_addressa[1]                                  ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_1|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|cntr_3bb:rd_ptr_msb|counter_reg_bit[0]           ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_1|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|low_addressa[2]                                  ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_1|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|cntr_3bb:rd_ptr_msb|counter_reg_bit[1]           ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_1|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|low_addressa[3]                                  ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_1|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|cntr_3bb:rd_ptr_msb|counter_reg_bit[2]           ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_1|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|low_addressa[4]                                  ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_1|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|cntr_3bb:rd_ptr_msb|counter_reg_bit[3]           ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_1|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|low_addressa[5]                                  ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_1|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|cntr_3bb:rd_ptr_msb|counter_reg_bit[4]           ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_1|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|low_addressa[6]                                  ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_1|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|cntr_3bb:rd_ptr_msb|counter_reg_bit[5]           ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_1|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|low_addressa[7]                                  ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_1|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|cntr_3bb:rd_ptr_msb|counter_reg_bit[6]           ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_1|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|low_addressa[8]                                  ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_1|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|cntr_3bb:rd_ptr_msb|counter_reg_bit[7]           ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_1|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|low_addressa[9]                                  ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_1|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|cntr_3bb:rd_ptr_msb|counter_reg_bit[8]           ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_1|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|low_addressa[10]                                 ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_1|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|cntr_3bb:rd_ptr_msb|counter_reg_bit[9]           ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_1|crc_parallel:CRC|state.FIN                                                                                                            ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_1|crc_parallel:CRC|state.RUN                                                                                                            ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_8bb:wr_ptr|counter_reg_bit[0..14]        ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_8bb:wr_ptr|counter_reg_bit[0..14]        ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_8bb:wr_ptr|counter_reg_bit[0..14]        ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_8bb:wr_ptr|counter_reg_bit[0..14]        ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_8bb:wr_ptr|counter_reg_bit[0..14]        ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_8bb:wr_ptr|counter_reg_bit[0..14]        ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_8bb:wr_ptr|counter_reg_bit[0..14]        ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_8bb:wr_ptr|counter_reg_bit[0..14]        ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_8bb:wr_ptr|counter_reg_bit[0..14]        ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_8bb:wr_ptr|counter_reg_bit[0..14]        ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_8bb:wr_ptr|counter_reg_bit[0..14]        ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_8bb:wr_ptr|counter_reg_bit[0..14]        ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_4|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|cntr_gb7:usedw_counter|counter_reg_bit[0..10]    ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_4|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|usedw_is_1_dff                                   ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_4|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|usedw_is_0_dff                                   ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_4|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|usedw_is_2_dff                                   ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_3|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|cntr_gb7:usedw_counter|counter_reg_bit[0..10]    ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_3|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|usedw_is_1_dff                                   ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_3|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|usedw_is_0_dff                                   ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_3|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|usedw_is_2_dff                                   ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_2|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|cntr_gb7:usedw_counter|counter_reg_bit[0..10]    ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_2|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|usedw_is_1_dff                                   ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_2|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|usedw_is_0_dff                                   ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_2|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|usedw_is_2_dff                                   ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_1|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|cntr_gb7:usedw_counter|counter_reg_bit[0..10]    ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_1|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|usedw_is_1_dff                                   ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_1|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|usedw_is_0_dff                                   ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_1|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|usedw_is_2_dff                                   ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_2|crc_parallel:CRC|R[0..31]                                                                                                             ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_4|crc_parallel:CRC|R[0..31]                                                                                                             ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_3|crc_parallel:CRC|R[0..31]                                                                                                             ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_1|crc_parallel:CRC|R[0..31]                                                                                                             ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|read_en                                                                                                                                 ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_2|crc_parallel:CRC|data[0..7]                                                                                                           ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_4|crc_parallel:CRC|data[0..7]                                                                                                           ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_3|crc_parallel:CRC|data[0..7]                                                                                                           ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_1|crc_parallel:CRC|data[0..7]                                                                                                           ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_2|crc_parallel:CRC|count[2]                                                                                                             ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_4|crc_parallel:CRC|count[2]                                                                                                             ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_3|crc_parallel:CRC|count[2]                                                                                                             ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_1|crc_parallel:CRC|count[2]                                                                                                             ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_2|crc_parallel:CRC|count[0,1]                                                                                                           ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_4|crc_parallel:CRC|count[0,1]                                                                                                           ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_3|crc_parallel:CRC|count[0,1]                                                                                                           ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_1|crc_parallel:CRC|count[0,1]                                                                                                           ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|roundrobin:Out_4|RRstate.search_buff1                                                                                                                    ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|roundrobin:Out_4|RRstate.wait_buff1                                                                                                                      ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|roundrobin:Out_4|RRstate.search_buff2                                                                                                                    ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|roundrobin:Out_4|RRstate.wait_buff2                                                                                                                      ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|roundrobin:Out_4|RRstate.search_buff3                                                                                                                    ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|roundrobin:Out_4|RRstate.wait_buff3                                                                                                                      ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|roundrobin:Out_3|RRstate.search_buff1                                                                                                                    ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|roundrobin:Out_3|RRstate.wait_buff1                                                                                                                      ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|roundrobin:Out_3|RRstate.search_buff2                                                                                                                    ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|roundrobin:Out_3|RRstate.wait_buff2                                                                                                                      ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|roundrobin:Out_3|RRstate.search_buff3                                                                                                                    ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|roundrobin:Out_3|RRstate.wait_buff3                                                                                                                      ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|roundrobin:Out_2|RRstate.search_buff1                                                                                                                    ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|roundrobin:Out_2|RRstate.wait_buff1                                                                                                                      ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|roundrobin:Out_2|RRstate.search_buff2                                                                                                                    ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|roundrobin:Out_2|RRstate.wait_buff2                                                                                                                      ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|roundrobin:Out_2|RRstate.search_buff3                                                                                                                    ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|roundrobin:Out_2|RRstate.wait_buff3                                                                                                                      ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|roundrobin:Out_1|RRstate.search_buff1                                                                                                                    ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|roundrobin:Out_1|RRstate.wait_buff1                                                                                                                      ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|roundrobin:Out_1|RRstate.search_buff2                                                                                                                    ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|roundrobin:Out_1|RRstate.wait_buff2                                                                                                                      ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|roundrobin:Out_1|RRstate.search_buff3                                                                                                                    ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|roundrobin:Out_1|RRstate.wait_buff3                                                                                                                      ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_4|out_state.REST                                                                                                                        ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_4|out_state.START                                                                                                                       ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_4|out_state.PUSH                                                                                                                        ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_3|out_state.REST                                                                                                                        ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_3|out_state.START                                                                                                                       ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_3|out_state.PUSH                                                                                                                        ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_2|out_state.REST                                                                                                                        ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_2|out_state.START                                                                                                                       ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_2|out_state.PUSH                                                                                                                        ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_1|out_state.REST                                                                                                                        ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_1|out_state.START                                                                                                                       ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_1|out_state.PUSH                                                                                                                        ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|write_add[0..12]                                                                                                                        ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|Data[0..51]                                                                                                                             ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|read_add[0]                                                                                                                             ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|R2[0]                                                                                                                                   ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|state.reading                                                                                                                           ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|state.waiting                                                                                                                           ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|read_add[1]                                                                                                                             ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|R2[1]                                                                                                                                   ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|read_add[2]                                                                                                                             ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|R2[2]                                                                                                                                   ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|read_add[3]                                                                                                                             ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|R2[3]                                                                                                                                   ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|read_add[4]                                                                                                                             ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|R2[4]                                                                                                                                   ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|read_add[5]                                                                                                                             ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|R2[5]                                                                                                                                   ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|read_add[6]                                                                                                                             ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|R2[6]                                                                                                                                   ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|read_add[7]                                                                                                                             ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|R2[7]                                                                                                                                   ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|read_add[8]                                                                                                                             ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|R2[8]                                                                                                                                   ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|read_add[9]                                                                                                                             ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|R2[9]                                                                                                                                   ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|read_add[10]                                                                                                                            ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|R2[10]                                                                                                                                  ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|read_add[11]                                                                                                                            ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|R2[11]                                                                                                                                  ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|read_add[12]                                                                                                                            ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|R2[12]                                                                                                                                  ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|state.writing                                                                                                                           ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|state.hashing                                                                                                                           ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|RRstate.serve_input1                                                                                                                    ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|RRstate.serve_input2                                                                                                                    ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|RRstate.serve_input3                                                                                                                    ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|RRstate.serve_input4                                                                                                                    ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|R[0..12]                                                                                                                                ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|D2[7]                                                                                                                                   ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_4|macr                                                                                                                                  ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_3|macr                                                                                                                                  ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_2|macr                                                                                                                                  ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_1|macr                                                                                                                                  ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|state.sending                                                                                                                           ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|D2[0..6]                                                                                                                                ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|RRstate.search_input1                                                                                                                   ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|RRstate.search_input2                                                                                                                   ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|RRstate.send_output1                                                                                                                    ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|RRstate.send_output2                                                                                                                    ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|RRstate.search_input3                                                                                                                   ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|RRstate.send_output3                                                                                                                    ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|RRstate.search_input4                                                                                                                   ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|RRstate.send_output4                                                                                                                    ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_4|datr[0]                                                                                                                               ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_4|count[0..3]                                                                                                                           ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_4|state.SRC                                                                                                                             ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_3|datr[0]                                                                                                                               ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_3|count[0..3]                                                                                                                           ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_3|state.SRC                                                                                                                             ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_2|datr[0]                                                                                                                               ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_2|count[0..3]                                                                                                                           ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_2|state.SRC                                                                                                                             ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_1|datr[0]                                                                                                                               ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_1|count[0..3]                                                                                                                           ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_1|state.SRC                                                                                                                             ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_4|datr[1]                                                                                                                               ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_3|datr[1]                                                                                                                               ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_2|datr[1]                                                                                                                               ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_1|datr[1]                                                                                                                               ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_4|datr[2]                                                                                                                               ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_3|datr[2]                                                                                                                               ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_2|datr[2]                                                                                                                               ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_1|datr[2]                                                                                                                               ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_4|datr[3]                                                                                                                               ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_3|datr[3]                                                                                                                               ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_2|datr[3]                                                                                                                               ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_1|datr[3]                                                                                                                               ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_4|datr[4]                                                                                                                               ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_3|datr[4]                                                                                                                               ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_2|datr[4]                                                                                                                               ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_1|datr[4]                                                                                                                               ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_4|datr[5]                                                                                                                               ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_3|datr[5]                                                                                                                               ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_2|datr[5]                                                                                                                               ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_1|datr[5]                                                                                                                               ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_4|datr[6]                                                                                                                               ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_3|datr[6]                                                                                                                               ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_2|datr[6]                                                                                                                               ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_1|datr[6]                                                                                                                               ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_4|datr[7]                                                                                                                               ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_3|datr[7]                                                                                                                               ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_2|datr[7]                                                                                                                               ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_1|datr[7]                                                                                                                               ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|D[0..7]                                                                                                                                 ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_4|state.RUN                                                                                                                             ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|read_out                                                                                                                                ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_4|state.LOOKUP                                                                                                                          ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_3|state.RUN                                                                                                                             ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_3|state.LOOKUP                                                                                                                          ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_2|state.RUN                                                                                                                             ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_2|state.LOOKUP                                                                                                                          ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_1|state.RUN                                                                                                                             ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_1|state.LOOKUP                                                                                                                          ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|state.wait1                                                                                                                             ; Lost fanout                                                                                                                                                ;
; line2[24]                                                                                                                                                                   ; Lost fanout                                                                                                                                                ;
; line1[3]                                                                                                                                                                    ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_4|state.DST                                                                                                                             ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_4|state.REST                                                                                                                            ; Lost fanout                                                                                                                                                ;
; line2[16]                                                                                                                                                                   ; Lost fanout                                                                                                                                                ;
; line1[2]                                                                                                                                                                    ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_3|state.DST                                                                                                                             ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_3|state.REST                                                                                                                            ; Lost fanout                                                                                                                                                ;
; line2[8]                                                                                                                                                                    ; Lost fanout                                                                                                                                                ;
; line1[1]                                                                                                                                                                    ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_2|state.DST                                                                                                                             ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_2|state.REST                                                                                                                            ; Lost fanout                                                                                                                                                ;
; line2[0]                                                                                                                                                                    ; Lost fanout                                                                                                                                                ;
; line1[0]                                                                                                                                                                    ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_1|state.DST                                                                                                                             ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|input_handler:In_1|state.REST                                                                                                                            ; Lost fanout                                                                                                                                                ;
; line2[1..7,9..15,17..23,25..31]                                                                                                                                             ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|write_en                                                                                                                                ; Lost fanout                                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|count[0..6]                                                                                                                             ; Lost fanout                                                                                                                                                ;
; Total Number of Removed Registers = 1773                                                                                                                                    ;                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                            ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                    ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[27]                                                                                        ; Stuck at GND              ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[35],                                                                                        ;
;                                                                                                                                                                          ; due to stuck port data_in ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[36],                                                                                        ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[131],                                                                                       ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[132],                                                                                       ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[129],                                                                                       ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[130],                                                                                       ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[127],                                                                                       ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[128],                                                                                       ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[125],                                                                                       ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[126],                                                                                       ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[123],                                                                                       ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[124],                                                                                       ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[121],                                                                                       ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[122],                                                                                       ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[119],                                                                                       ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[120],                                                                                       ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[117],                                                                                       ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[118],                                                                                       ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[115],                                                                                       ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[116],                                                                                       ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[113],                                                                                       ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[114],                                                                                       ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[111],                                                                                       ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[112],                                                                                       ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[109],                                                                                       ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[110],                                                                                       ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[107],                                                                                       ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[108],                                                                                       ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[105],                                                                                       ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[106],                                                                                       ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[103],                                                                                       ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[104],                                                                                       ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[101],                                                                                       ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[102],                                                                                       ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[99],                                                                                        ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[100],                                                                                       ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[97],                                                                                        ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[98],                                                                                        ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[95],                                                                                        ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[96],                                                                                        ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[93],                                                                                        ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[94],                                                                                        ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[91],                                                                                        ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[92],                                                                                        ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[89],                                                                                        ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[90],                                                                                        ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[87],                                                                                        ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[88],                                                                                        ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[85],                                                                                        ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[86],                                                                                        ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[83],                                                                                        ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[84],                                                                                        ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[81],                                                                                        ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[82],                                                                                        ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[79],                                                                                        ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[80],                                                                                        ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[77],                                                                                        ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[78],                                                                                        ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[75],                                                                                        ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[76],                                                                                        ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[73],                                                                                        ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[74],                                                                                        ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[71],                                                                                        ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[72],                                                                                        ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[69],                                                                                        ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[70],                                                                                        ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[67],                                                                                        ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[68],                                                                                        ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[65],                                                                                        ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[66],                                                                                        ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[63],                                                                                        ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[64],                                                                                        ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[61],                                                                                        ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[62],                                                                                        ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[59],                                                                                        ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[60],                                                                                        ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[57],                                                                                        ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[58],                                                                                        ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[55],                                                                                        ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[56],                                                                                        ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[53],                                                                                        ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[54],                                                                                        ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[51],                                                                                        ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[52],                                                                                        ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[49],                                                                                        ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[50],                                                                                        ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[47],                                                                                        ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[48],                                                                                        ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[45],                                                                                        ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[46],                                                                                        ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[43],                                                                                        ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[44],                                                                                        ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[41],                                                                                        ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[42],                                                                                        ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[39],                                                                                        ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[40],                                                                                        ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[37],                                                                                        ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[38],                                                                                        ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[29],                                                                                        ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[30],                                                                                        ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[31],                                                                                        ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[32],                                                                                        ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[33],                                                                                        ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[0],                                                                                         ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[1],                                                                                         ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[2],                                                                                         ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[3],                                                                                         ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[4],                                                                                         ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[5],                                                                                         ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[6],                                                                                         ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[7],                                                                                         ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[8],                                                                                         ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[9],                                                                                         ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[10],                                                                                        ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[11],                                                                                        ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[34],                                                                                        ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|read_en,                                                                                                                              ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|write_add[0],                                                                                                                         ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|write_add[1],                                                                                                                         ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|write_add[2],                                                                                                                         ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|write_add[3],                                                                                                                         ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|write_add[4],                                                                                                                         ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|write_add[5],                                                                                                                         ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|Data[0],                                                                                                                              ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|Data[1],                                                                                                                              ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|Data[2],                                                                                                                              ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|Data[3],                                                                                                                              ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|Data[7],                                                                                                                              ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|Data[8],                                                                                                                              ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|Data[9],                                                                                                                              ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|Data[10],                                                                                                                             ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|Data[11],                                                                                                                             ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|Data[12],                                                                                                                             ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|Data[13],                                                                                                                             ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|Data[14],                                                                                                                             ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|Data[15],                                                                                                                             ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|Data[16],                                                                                                                             ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|Data[17],                                                                                                                             ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|Data[18],                                                                                                                             ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|Data[19],                                                                                                                             ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|Data[20],                                                                                                                             ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|Data[21],                                                                                                                             ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|Data[22],                                                                                                                             ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|Data[23],                                                                                                                             ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|Data[24],                                                                                                                             ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|Data[25],                                                                                                                             ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|Data[26],                                                                                                                             ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|Data[27],                                                                                                                             ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|Data[28],                                                                                                                             ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|Data[29],                                                                                                                             ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|Data[30],                                                                                                                             ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|Data[31],                                                                                                                             ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|Data[32],                                                                                                                             ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|Data[33],                                                                                                                             ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|Data[34],                                                                                                                             ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|Data[35],                                                                                                                             ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|Data[36],                                                                                                                             ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|Data[37],                                                                                                                             ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|Data[38],                                                                                                                             ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|Data[39],                                                                                                                             ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|Data[40],                                                                                                                             ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|Data[41],                                                                                                                             ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|Data[42],                                                                                                                             ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|Data[43],                                                                                                                             ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|Data[44],                                                                                                                             ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|Data[45],                                                                                                                             ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|Data[46],                                                                                                                             ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|Data[47],                                                                                                                             ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|Data[48],                                                                                                                             ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|Data[49],                                                                                                                             ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|Data[50],                                                                                                                             ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|Data[51],                                                                                                                             ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|read_add[0],                                                                                                                          ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|R2[0],                                                                                                                                ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|state.reading,                                                                                                                        ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|read_add[1],                                                                                                                          ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|R2[1],                                                                                                                                ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|read_add[2],                                                                                                                          ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|R2[2],                                                                                                                                ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|read_add[3],                                                                                                                          ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|R2[3],                                                                                                                                ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|read_add[4],                                                                                                                          ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|R2[4],                                                                                                                                ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|state.writing,                                                                                                                        ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|state.hashing,                                                                                                                        ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|RRstate.serve_input1,                                                                                                                 ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|RRstate.serve_input2,                                                                                                                 ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|RRstate.serve_input3,                                                                                                                 ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|RRstate.serve_input4,                                                                                                                 ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|R[0], switchlogic:switch|mac_learning:MAC|R[1],                                                                                       ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|R[2], switchlogic:switch|mac_learning:MAC|R[3],                                                                                       ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|R[4], switchlogic:switch|mac_learning:MAC|R[5],                                                                                       ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|D2[7],                                                                                                                                ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|D2[6],                                                                                                                                ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|D2[5],                                                                                                                                ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|D2[4],                                                                                                                                ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|D2[3],                                                                                                                                ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|RRstate.search_input1,                                                                                                                ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|RRstate.search_input2,                                                                                                                ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|RRstate.search_input3,                                                                                                                ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|RRstate.search_input4,                                                                                                                ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_4|datr[3],                                                                                                                            ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_3|datr[3],                                                                                                                            ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_2|datr[3],                                                                                                                            ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_1|datr[3],                                                                                                                            ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_4|datr[4],                                                                                                                            ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_3|datr[4],                                                                                                                            ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_2|datr[4],                                                                                                                            ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_1|datr[4],                                                                                                                            ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_4|datr[5],                                                                                                                            ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_3|datr[5],                                                                                                                            ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_2|datr[5],                                                                                                                            ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_1|datr[5],                                                                                                                            ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_4|datr[6],                                                                                                                            ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_3|datr[6],                                                                                                                            ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_2|datr[6],                                                                                                                            ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_1|datr[6],                                                                                                                            ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_4|datr[7],                                                                                                                            ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_3|datr[7],                                                                                                                            ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_2|datr[7],                                                                                                                            ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_1|datr[7],                                                                                                                            ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|D[7], switchlogic:switch|mac_learning:MAC|D[6],                                                                                       ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|D[5], switchlogic:switch|mac_learning:MAC|D[4],                                                                                       ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|D[3], switchlogic:switch|mac_learning:MAC|D[2],                                                                                       ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_4|state.DST,                                                                                                                          ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_3|state.DST,                                                                                                                          ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|write_en,                                                                                                                             ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|count[0],                                                                                                                             ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|count[1],                                                                                                                             ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|count[2],                                                                                                                             ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|count[3],                                                                                                                             ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|count[4],                                                                                                                             ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|count[5],                                                                                                                             ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|count[6]                                                                                                                              ;
; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|full_dff                                   ; Stuck at GND              ; switchlogic:switch|input_handler:In_3|dest1,                                                                                                                              ;
;                                                                                                                                                                          ; due to stuck port data_in ; switchlogic:switch|mac_learning:MAC|dest_out[0],                                                                                                                          ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|data_out[3],                                                                                                       ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|data_out[51],                                                                                                      ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|data_out[50],                                                                                                      ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|data_out[49],                                                                                                      ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|data_out[48],                                                                                                      ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|data_out[0],                                                                                                       ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|Data[4],                                                                                                                              ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|Data[5],                                                                                                                              ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|Data[6],                                                                                                                              ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|state.waiting,                                                                                                                        ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_4|macr,                                                                                                                               ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_3|macr,                                                                                                                               ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_2|macr,                                                                                                                               ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_1|macr,                                                                                                                               ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|state.sending,                                                                                                                        ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|RRstate.send_output3,                                                                                                                 ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_4|datr[0],                                                                                                                            ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_4|count[0],                                                                                                                           ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_4|count[1],                                                                                                                           ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_4|count[2],                                                                                                                           ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_4|count[3],                                                                                                                           ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_4|state.SRC,                                                                                                                          ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_3|datr[0],                                                                                                                            ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_3|count[0],                                                                                                                           ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_3|count[1],                                                                                                                           ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_3|count[2],                                                                                                                           ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_3|count[3],                                                                                                                           ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_3|state.SRC,                                                                                                                          ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_2|datr[0],                                                                                                                            ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_1|datr[0],                                                                                                                            ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_4|datr[1],                                                                                                                            ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_3|datr[1],                                                                                                                            ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_2|datr[1],                                                                                                                            ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_1|datr[1],                                                                                                                            ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_4|datr[2],                                                                                                                            ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_3|datr[2],                                                                                                                            ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_2|datr[2],                                                                                                                            ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_1|datr[2],                                                                                                                            ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_4|state.RUN,                                                                                                                          ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|read_out,                                                                                                                             ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_3|state.RUN,                                                                                                                          ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_3|state.LOOKUP,                                                                                                                       ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_2|state.RUN,                                                                                                                          ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_1|state.RUN,                                                                                                                          ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|state.wait1,                                                                                                                          ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_4|state.REST,                                                                                                                         ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_3|state.REST                                                                                                                          ;
; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|full_dff                                   ; Stuck at GND              ; switchlogic:switch|input_handler:In_2|dont,                                                                                                                               ;
;                                                                                                                                                                          ; due to stuck port data_in ; switchlogic:switch|input_handler:In_2|crc_parallel:CRC|out_err,                                                                                                           ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_2|dest4,                                                                                                                              ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|dest_out[3],                                                                                                                          ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_2|crc_parallel:CRC|out_val,                                                                                                           ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_2|crc_parallel:CRC|state.FIN,                                                                                                         ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_2|crc_parallel:CRC|state.RUN,                                                                                                         ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_2|crc_parallel:CRC|R[0],                                                                                                              ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_2|crc_parallel:CRC|R[1],                                                                                                              ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_2|crc_parallel:CRC|R[2],                                                                                                              ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_2|crc_parallel:CRC|R[3],                                                                                                              ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_2|crc_parallel:CRC|R[4],                                                                                                              ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_2|crc_parallel:CRC|R[5],                                                                                                              ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_2|crc_parallel:CRC|R[6],                                                                                                              ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_2|crc_parallel:CRC|R[24],                                                                                                             ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_2|crc_parallel:CRC|R[25],                                                                                                             ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_2|crc_parallel:CRC|R[26],                                                                                                             ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_2|crc_parallel:CRC|R[27],                                                                                                             ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_2|crc_parallel:CRC|R[28],                                                                                                             ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_2|crc_parallel:CRC|R[29],                                                                                                             ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_2|crc_parallel:CRC|R[30],                                                                                                             ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_2|crc_parallel:CRC|R[31],                                                                                                             ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_2|crc_parallel:CRC|data[7],                                                                                                           ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_2|crc_parallel:CRC|data[6],                                                                                                           ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_2|crc_parallel:CRC|data[5],                                                                                                           ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_2|crc_parallel:CRC|data[4],                                                                                                           ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_2|crc_parallel:CRC|data[3],                                                                                                           ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_2|crc_parallel:CRC|data[2],                                                                                                           ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_2|crc_parallel:CRC|data[1],                                                                                                           ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_2|crc_parallel:CRC|count[2],                                                                                                          ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_2|crc_parallel:CRC|count[1],                                                                                                          ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_2|crc_parallel:CRC|count[0],                                                                                                          ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_2|out_state.REST, line2[8], line2[9], line2[10],                                                                                      ;
;                                                                                                                                                                          ;                           ; line2[11], line2[12], line2[13], line2[14]                                                                                                                                ;
; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|full_dff                                   ; Stuck at GND              ; switchlogic:switch|input_handler:In_4|dont,                                                                                                                               ;
;                                                                                                                                                                          ; due to stuck port data_in ; switchlogic:switch|input_handler:In_4|crc_parallel:CRC|out_err,                                                                                                           ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_4|dest3,                                                                                                                              ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_4|crc_parallel:CRC|out_val,                                                                                                           ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_4|crc_parallel:CRC|state.FIN,                                                                                                         ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_4|crc_parallel:CRC|state.RUN,                                                                                                         ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_4|crc_parallel:CRC|R[0],                                                                                                              ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_4|crc_parallel:CRC|R[1],                                                                                                              ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_4|crc_parallel:CRC|R[2],                                                                                                              ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_4|crc_parallel:CRC|R[3],                                                                                                              ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_4|crc_parallel:CRC|R[4],                                                                                                              ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_4|crc_parallel:CRC|R[5],                                                                                                              ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_4|crc_parallel:CRC|R[6],                                                                                                              ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_4|crc_parallel:CRC|R[24],                                                                                                             ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_4|crc_parallel:CRC|R[25],                                                                                                             ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_4|crc_parallel:CRC|R[26],                                                                                                             ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_4|crc_parallel:CRC|R[27],                                                                                                             ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_4|crc_parallel:CRC|R[28],                                                                                                             ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_4|crc_parallel:CRC|R[29],                                                                                                             ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_4|crc_parallel:CRC|R[30],                                                                                                             ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_4|crc_parallel:CRC|R[31],                                                                                                             ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_4|crc_parallel:CRC|data[7],                                                                                                           ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_4|crc_parallel:CRC|data[6],                                                                                                           ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_4|crc_parallel:CRC|data[5],                                                                                                           ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_4|crc_parallel:CRC|data[4],                                                                                                           ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_4|crc_parallel:CRC|data[3],                                                                                                           ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_4|crc_parallel:CRC|data[2],                                                                                                           ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_4|crc_parallel:CRC|data[1],                                                                                                           ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_4|crc_parallel:CRC|count[2],                                                                                                          ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_4|crc_parallel:CRC|count[1],                                                                                                          ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_4|crc_parallel:CRC|count[0],                                                                                                          ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_4|out_state.REST, line2[24], line2[25], line2[26],                                                                                    ;
;                                                                                                                                                                          ;                           ; line2[27], line2[28], line2[29], line2[30]                                                                                                                                ;
; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|full_dff                                   ; Stuck at GND              ; switchlogic:switch|input_handler:In_3|dont,                                                                                                                               ;
;                                                                                                                                                                          ; due to stuck port data_in ; switchlogic:switch|input_handler:In_3|crc_parallel:CRC|out_err,                                                                                                           ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_3|dest4,                                                                                                                              ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_3|crc_parallel:CRC|out_val,                                                                                                           ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_3|crc_parallel:CRC|state.FIN,                                                                                                         ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_3|crc_parallel:CRC|state.RUN,                                                                                                         ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_3|crc_parallel:CRC|R[0],                                                                                                              ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_3|crc_parallel:CRC|R[1],                                                                                                              ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_3|crc_parallel:CRC|R[2],                                                                                                              ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_3|crc_parallel:CRC|R[3],                                                                                                              ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_3|crc_parallel:CRC|R[4],                                                                                                              ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_3|crc_parallel:CRC|R[5],                                                                                                              ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_3|crc_parallel:CRC|R[6],                                                                                                              ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_3|crc_parallel:CRC|R[24],                                                                                                             ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_3|crc_parallel:CRC|R[25],                                                                                                             ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_3|crc_parallel:CRC|R[26],                                                                                                             ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_3|crc_parallel:CRC|R[27],                                                                                                             ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_3|crc_parallel:CRC|R[28],                                                                                                             ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_3|crc_parallel:CRC|R[29],                                                                                                             ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_3|crc_parallel:CRC|R[30],                                                                                                             ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_3|crc_parallel:CRC|R[31],                                                                                                             ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_3|crc_parallel:CRC|data[7],                                                                                                           ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_3|crc_parallel:CRC|data[6],                                                                                                           ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_3|crc_parallel:CRC|data[5],                                                                                                           ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_3|crc_parallel:CRC|data[4],                                                                                                           ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_3|crc_parallel:CRC|data[3],                                                                                                           ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_3|crc_parallel:CRC|data[2],                                                                                                           ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_3|crc_parallel:CRC|data[1],                                                                                                           ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_3|crc_parallel:CRC|count[2],                                                                                                          ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_3|crc_parallel:CRC|count[1],                                                                                                          ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_3|crc_parallel:CRC|count[0],                                                                                                          ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_3|out_state.REST, line2[16], line2[17], line2[18],                                                                                    ;
;                                                                                                                                                                          ;                           ; line2[19], line2[20], line2[21], line2[22]                                                                                                                                ;
; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|full_dff                                   ; Stuck at GND              ; switchlogic:switch|input_handler:In_1|dont,                                                                                                                               ;
;                                                                                                                                                                          ; due to stuck port data_in ; switchlogic:switch|input_handler:In_1|crc_parallel:CRC|out_err,                                                                                                           ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_1|dest4,                                                                                                                              ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_1|crc_parallel:CRC|out_val,                                                                                                           ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_1|crc_parallel:CRC|state.FIN,                                                                                                         ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_1|crc_parallel:CRC|state.RUN,                                                                                                         ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_1|crc_parallel:CRC|R[0],                                                                                                              ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_1|crc_parallel:CRC|R[1],                                                                                                              ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_1|crc_parallel:CRC|R[2],                                                                                                              ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_1|crc_parallel:CRC|R[3],                                                                                                              ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_1|crc_parallel:CRC|R[4],                                                                                                              ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_1|crc_parallel:CRC|R[5],                                                                                                              ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_1|crc_parallel:CRC|R[6],                                                                                                              ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_1|crc_parallel:CRC|R[24],                                                                                                             ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_1|crc_parallel:CRC|R[25],                                                                                                             ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_1|crc_parallel:CRC|R[26],                                                                                                             ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_1|crc_parallel:CRC|R[27],                                                                                                             ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_1|crc_parallel:CRC|R[28],                                                                                                             ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_1|crc_parallel:CRC|R[29],                                                                                                             ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_1|crc_parallel:CRC|R[30],                                                                                                             ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_1|crc_parallel:CRC|R[31],                                                                                                             ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_1|crc_parallel:CRC|data[7],                                                                                                           ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_1|crc_parallel:CRC|data[6],                                                                                                           ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_1|crc_parallel:CRC|data[5],                                                                                                           ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_1|crc_parallel:CRC|data[4],                                                                                                           ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_1|crc_parallel:CRC|data[3],                                                                                                           ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_1|crc_parallel:CRC|data[2],                                                                                                           ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_1|crc_parallel:CRC|data[1],                                                                                                           ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_1|crc_parallel:CRC|count[2],                                                                                                          ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_1|crc_parallel:CRC|count[1],                                                                                                          ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_1|crc_parallel:CRC|count[0],                                                                                                          ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_1|out_state.REST, line2[0], line2[1], line2[2],                                                                                       ;
;                                                                                                                                                                          ;                           ; line2[3], line2[4], line2[5], line2[6]                                                                                                                                    ;
; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|empty_dff                                  ; Stuck at GND              ; switchlogic:switch|roundrobin:Out_4|req3,                                                                                                                                 ;
;                                                                                                                                                                          ; due to stuck port data_in ; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[12],    ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[13],    ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[0],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[1],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[2],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[3],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[4],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[5],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[6],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[7],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[8],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[9],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[10],    ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[11],    ;
;                                                                                                                                                                          ;                           ; dato[24]~reg0, dato[25]~reg0, dato[26]~reg0, dato[27]~reg0, dato[28]~reg0, dato[29]~reg0,                                                                                 ;
;                                                                                                                                                                          ;                           ; dato[30]~reg0, dato[31]~reg0, switchlogic:switch|roundrobin:Out_4|count[0],                                                                                               ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_8bb:wr_ptr|counter_reg_bit[13],        ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_8bb:wr_ptr|counter_reg_bit[14],        ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_8bb:wr_ptr|counter_reg_bit[11],        ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_8bb:wr_ptr|counter_reg_bit[12]         ;
; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|empty_dff                                  ; Stuck at GND              ; switchlogic:switch|roundrobin:Out_3|req3,                                                                                                                                 ;
;                                                                                                                                                                          ; due to stuck port data_in ; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[12],    ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[13],    ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[0],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[1],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[2],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[3],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[4],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[5],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[6],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[7],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[8],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[9],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[10],    ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[11],    ;
;                                                                                                                                                                          ;                           ; dato[16]~reg0, dato[17]~reg0, dato[18]~reg0, dato[19]~reg0, dato[20]~reg0, dato[21]~reg0,                                                                                 ;
;                                                                                                                                                                          ;                           ; dato[22]~reg0, dato[23]~reg0, switchlogic:switch|roundrobin:Out_3|count[0],                                                                                               ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_8bb:wr_ptr|counter_reg_bit[13],        ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_8bb:wr_ptr|counter_reg_bit[14],        ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_8bb:wr_ptr|counter_reg_bit[11],        ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_8bb:wr_ptr|counter_reg_bit[12]         ;
; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|empty_dff                                  ; Stuck at GND              ; switchlogic:switch|roundrobin:Out_2|req3,                                                                                                                                 ;
;                                                                                                                                                                          ; due to stuck port data_in ; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[12],    ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[13],    ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[0],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[1],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[2],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[3],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[4],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[5],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[6],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[7],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[8],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[9],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[10],    ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[11],    ;
;                                                                                                                                                                          ;                           ; dato[8]~reg0, dato[9]~reg0, dato[10]~reg0, dato[11]~reg0, dato[12]~reg0, dato[13]~reg0,                                                                                   ;
;                                                                                                                                                                          ;                           ; dato[14]~reg0, dato[15]~reg0, switchlogic:switch|roundrobin:Out_2|count[0],                                                                                               ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_8bb:wr_ptr|counter_reg_bit[13],        ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_8bb:wr_ptr|counter_reg_bit[14],        ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_8bb:wr_ptr|counter_reg_bit[11],        ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_8bb:wr_ptr|counter_reg_bit[12]         ;
; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|empty_dff                                  ; Stuck at GND              ; switchlogic:switch|roundrobin:Out_1|req3,                                                                                                                                 ;
;                                                                                                                                                                          ; due to stuck port data_in ; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[12],    ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[13],    ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[0],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[1],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[2],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[3],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[4],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[5],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[6],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[7],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[8],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[9],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[10],    ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[11],    ;
;                                                                                                                                                                          ;                           ; dato[0]~reg0, dato[1]~reg0, dato[2]~reg0, dato[3]~reg0, dato[4]~reg0, dato[5]~reg0,                                                                                       ;
;                                                                                                                                                                          ;                           ; dato[6]~reg0, dato[7]~reg0, switchlogic:switch|roundrobin:Out_1|count[0],                                                                                                 ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_8bb:wr_ptr|counter_reg_bit[13],        ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_8bb:wr_ptr|counter_reg_bit[14],        ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_8bb:wr_ptr|counter_reg_bit[11],        ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_8bb:wr_ptr|counter_reg_bit[12]         ;
; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|empty_dff                                  ; Stuck at GND              ; switchlogic:switch|roundrobin:Out_4|req2,                                                                                                                                 ;
;                                                                                                                                                                          ; due to stuck port data_in ; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[12],    ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[13],    ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[0],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[1],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[2],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[3],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[4],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[5],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[6],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[7],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[8],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[9],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[10],    ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[11],    ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_4|count[1],                                                                                                                             ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_4|count[2],                                                                                                                             ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_4|count[3],                                                                                                                             ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_8bb:wr_ptr|counter_reg_bit[13],        ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_8bb:wr_ptr|counter_reg_bit[14],        ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_8bb:wr_ptr|counter_reg_bit[11],        ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_8bb:wr_ptr|counter_reg_bit[12]         ;
; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|empty_dff                                  ; Stuck at GND              ; switchlogic:switch|roundrobin:Out_3|req2,                                                                                                                                 ;
;                                                                                                                                                                          ; due to stuck port data_in ; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[12],    ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[13],    ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[0],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[1],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[2],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[3],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[4],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[5],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[6],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[7],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[8],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[9],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[10],    ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[11],    ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_3|count[1],                                                                                                                             ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_3|count[2],                                                                                                                             ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_3|count[3],                                                                                                                             ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_8bb:wr_ptr|counter_reg_bit[13],        ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_8bb:wr_ptr|counter_reg_bit[14],        ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_8bb:wr_ptr|counter_reg_bit[11],        ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_8bb:wr_ptr|counter_reg_bit[12]         ;
; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|empty_dff                                  ; Stuck at GND              ; switchlogic:switch|roundrobin:Out_2|req2,                                                                                                                                 ;
;                                                                                                                                                                          ; due to stuck port data_in ; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[12],    ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[13],    ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[0],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[1],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[2],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[3],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[4],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[5],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[6],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[7],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[8],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[9],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[10],    ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[11],    ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_2|count[1],                                                                                                                             ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_2|count[2],                                                                                                                             ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_2|count[3],                                                                                                                             ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_8bb:wr_ptr|counter_reg_bit[13],        ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_8bb:wr_ptr|counter_reg_bit[14],        ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_8bb:wr_ptr|counter_reg_bit[11],        ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_8bb:wr_ptr|counter_reg_bit[12]         ;
; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|empty_dff                                  ; Stuck at GND              ; switchlogic:switch|roundrobin:Out_1|req2,                                                                                                                                 ;
;                                                                                                                                                                          ; due to stuck port data_in ; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[12],    ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[13],    ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[0],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[1],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[2],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[3],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[4],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[5],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[6],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[7],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[8],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[9],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[10],    ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[11],    ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_1|count[1],                                                                                                                             ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_1|count[2],                                                                                                                             ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_1|count[3],                                                                                                                             ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_8bb:wr_ptr|counter_reg_bit[13],        ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_8bb:wr_ptr|counter_reg_bit[14],        ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_8bb:wr_ptr|counter_reg_bit[11],        ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_8bb:wr_ptr|counter_reg_bit[12]         ;
; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|empty_dff                                  ; Stuck at GND              ; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[12],    ;
;                                                                                                                                                                          ; due to stuck port data_in ; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[13],    ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[0],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[1],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[2],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[3],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[4],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[5],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[6],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[7],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[8],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[9],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[10],    ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[11],    ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_8bb:wr_ptr|counter_reg_bit[13],        ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_8bb:wr_ptr|counter_reg_bit[14],        ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_8bb:wr_ptr|counter_reg_bit[11],        ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_8bb:wr_ptr|counter_reg_bit[12]         ;
; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|empty_dff                                  ; Stuck at GND              ; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[12],    ;
;                                                                                                                                                                          ; due to stuck port data_in ; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[13],    ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[0],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[1],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[2],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[3],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[4],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[5],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[6],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[7],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[8],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[9],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[10],    ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[11],    ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_8bb:wr_ptr|counter_reg_bit[13],        ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_8bb:wr_ptr|counter_reg_bit[14],        ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_8bb:wr_ptr|counter_reg_bit[11],        ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_8bb:wr_ptr|counter_reg_bit[12]         ;
; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|empty_dff                                  ; Stuck at GND              ; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[12],    ;
;                                                                                                                                                                          ; due to stuck port data_in ; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[13],    ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[0],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[1],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[2],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[3],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[4],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[5],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[6],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[7],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[8],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[9],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[10],    ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[11],    ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_8bb:wr_ptr|counter_reg_bit[13],        ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_8bb:wr_ptr|counter_reg_bit[14],        ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_8bb:wr_ptr|counter_reg_bit[11],        ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_8bb:wr_ptr|counter_reg_bit[12]         ;
; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|empty_dff                                  ; Stuck at GND              ; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[12],    ;
;                                                                                                                                                                          ; due to stuck port data_in ; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[13],    ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[0],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[1],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[2],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[3],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[4],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[5],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[6],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[7],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[8],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[9],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[10],    ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb|counter_reg_bit[11],    ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_8bb:wr_ptr|counter_reg_bit[13],        ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_8bb:wr_ptr|counter_reg_bit[14],        ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_8bb:wr_ptr|counter_reg_bit[11],        ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_8bb:wr_ptr|counter_reg_bit[12]         ;
; switchlogic:switch|input_handler:In_3|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|full_dff                                      ; Lost Fanouts              ; switchlogic:switch|input_handler:In_3|req,                                                                                                                                ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_3|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|empty_dff,                                     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_3|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|cntr_gb7:usedw_counter|counter_reg_bit[1],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_3|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|cntr_gb7:usedw_counter|counter_reg_bit[0],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_3|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|cntr_gb7:usedw_counter|counter_reg_bit[10],    ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_3|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|cntr_gb7:usedw_counter|counter_reg_bit[9],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_3|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|cntr_gb7:usedw_counter|counter_reg_bit[8],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_3|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|cntr_gb7:usedw_counter|counter_reg_bit[7],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_3|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|cntr_gb7:usedw_counter|counter_reg_bit[6],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_3|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|cntr_gb7:usedw_counter|counter_reg_bit[5],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_3|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|cntr_gb7:usedw_counter|counter_reg_bit[4],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_3|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|cntr_gb7:usedw_counter|counter_reg_bit[3],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_3|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|cntr_gb7:usedw_counter|counter_reg_bit[2],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_3|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|usedw_is_1_dff,                                ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_3|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|usedw_is_0_dff,                                ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_3|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|usedw_is_2_dff,                                ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_3|out_state.START                                                                                                                     ;
; switchlogic:switch|input_handler:In_2|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|full_dff                                      ; Lost Fanouts              ; switchlogic:switch|input_handler:In_2|req,                                                                                                                                ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_2|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|empty_dff,                                     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_2|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|cntr_gb7:usedw_counter|counter_reg_bit[1],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_2|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|cntr_gb7:usedw_counter|counter_reg_bit[0],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_2|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|cntr_gb7:usedw_counter|counter_reg_bit[10],    ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_2|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|cntr_gb7:usedw_counter|counter_reg_bit[9],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_2|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|cntr_gb7:usedw_counter|counter_reg_bit[8],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_2|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|cntr_gb7:usedw_counter|counter_reg_bit[7],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_2|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|cntr_gb7:usedw_counter|counter_reg_bit[6],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_2|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|cntr_gb7:usedw_counter|counter_reg_bit[5],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_2|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|cntr_gb7:usedw_counter|counter_reg_bit[4],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_2|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|cntr_gb7:usedw_counter|counter_reg_bit[3],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_2|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|cntr_gb7:usedw_counter|counter_reg_bit[2],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_2|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|usedw_is_1_dff,                                ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_2|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|usedw_is_0_dff,                                ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_2|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|usedw_is_2_dff,                                ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_2|out_state.START                                                                                                                     ;
; switchlogic:switch|input_handler:In_4|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|full_dff                                      ; Lost Fanouts              ; switchlogic:switch|input_handler:In_4|req,                                                                                                                                ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_4|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|empty_dff,                                     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_4|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|cntr_gb7:usedw_counter|counter_reg_bit[1],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_4|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|cntr_gb7:usedw_counter|counter_reg_bit[0],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_4|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|cntr_gb7:usedw_counter|counter_reg_bit[10],    ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_4|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|cntr_gb7:usedw_counter|counter_reg_bit[9],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_4|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|cntr_gb7:usedw_counter|counter_reg_bit[8],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_4|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|cntr_gb7:usedw_counter|counter_reg_bit[7],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_4|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|cntr_gb7:usedw_counter|counter_reg_bit[6],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_4|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|cntr_gb7:usedw_counter|counter_reg_bit[5],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_4|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|cntr_gb7:usedw_counter|counter_reg_bit[4],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_4|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|cntr_gb7:usedw_counter|counter_reg_bit[3],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_4|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|cntr_gb7:usedw_counter|counter_reg_bit[2],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_4|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|usedw_is_1_dff,                                ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_4|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|usedw_is_0_dff,                                ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_4|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|usedw_is_2_dff,                                ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_4|out_state.START                                                                                                                     ;
; switchlogic:switch|input_handler:In_1|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|full_dff                                      ; Lost Fanouts              ; switchlogic:switch|input_handler:In_1|req,                                                                                                                                ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_1|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|empty_dff,                                     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_1|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|cntr_gb7:usedw_counter|counter_reg_bit[1],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_1|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|cntr_gb7:usedw_counter|counter_reg_bit[0],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_1|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|cntr_gb7:usedw_counter|counter_reg_bit[10],    ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_1|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|cntr_gb7:usedw_counter|counter_reg_bit[9],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_1|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|cntr_gb7:usedw_counter|counter_reg_bit[8],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_1|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|cntr_gb7:usedw_counter|counter_reg_bit[7],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_1|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|cntr_gb7:usedw_counter|counter_reg_bit[6],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_1|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|cntr_gb7:usedw_counter|counter_reg_bit[5],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_1|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|cntr_gb7:usedw_counter|counter_reg_bit[4],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_1|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|cntr_gb7:usedw_counter|counter_reg_bit[3],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_1|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|cntr_gb7:usedw_counter|counter_reg_bit[2],     ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_1|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|usedw_is_1_dff,                                ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_1|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|usedw_is_0_dff,                                ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_1|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|usedw_is_2_dff,                                ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_1|out_state.START                                                                                                                     ;
; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[14] ; Lost Fanouts              ; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[13], ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[12], ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[11], ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[10], ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[9],  ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[8],  ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[7],  ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[6],  ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[5],  ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[4],  ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[3],  ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[2]   ;
; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[14] ; Lost Fanouts              ; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[13], ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[12], ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[11], ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[10], ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[9],  ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[8],  ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[7],  ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[6],  ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[5],  ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[4],  ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[3],  ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[2]   ;
; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[14] ; Lost Fanouts              ; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[13], ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[12], ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[11], ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[10], ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[9],  ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[8],  ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[7],  ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[6],  ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[5],  ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[4],  ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[3],  ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[2]   ;
; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[14] ; Lost Fanouts              ; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[13], ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[12], ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[11], ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[10], ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[9],  ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[8],  ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[7],  ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[6],  ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[5],  ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[4],  ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[3],  ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[2]   ;
; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[14] ; Lost Fanouts              ; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[13], ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[12], ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[11], ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[10], ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[9],  ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[8],  ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[7],  ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[6],  ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[5],  ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[4],  ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[3],  ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[2]   ;
; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[14] ; Lost Fanouts              ; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[13], ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[12], ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[11], ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[10], ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[9],  ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[8],  ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[7],  ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[6],  ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[5],  ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[4],  ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[3],  ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[2]   ;
; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[14] ; Lost Fanouts              ; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[13], ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[12], ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[11], ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[10], ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[9],  ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[8],  ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[7],  ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[6],  ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[5],  ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[4],  ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[3],  ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[2]   ;
; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[14] ; Lost Fanouts              ; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[13], ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[12], ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[11], ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[10], ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[9],  ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[8],  ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[7],  ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[6],  ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[5],  ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[4],  ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[3],  ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[2]   ;
; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[14] ; Lost Fanouts              ; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[13], ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[12], ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[11], ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[10], ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[9],  ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[8],  ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[7],  ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[6],  ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[5],  ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[4],  ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[3],  ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[2]   ;
; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[14] ; Lost Fanouts              ; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[13], ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[12], ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[11], ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[10], ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[9],  ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[8],  ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[7],  ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[6],  ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[5],  ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[4],  ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[3],  ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[2]   ;
; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[14] ; Lost Fanouts              ; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[13], ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[12], ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[11], ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[10], ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[9],  ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[8],  ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[7],  ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[6],  ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[5],  ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[4],  ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[3],  ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[2]   ;
; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[14] ; Lost Fanouts              ; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[13], ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[12], ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[11], ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[10], ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[9],  ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[8],  ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[7],  ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[6],  ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[5],  ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[4],  ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[3],  ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[2]   ;
; switchlogic:switch|input_handler:In_2|count[0]                                                                                                                           ; Lost Fanouts              ; switchlogic:switch|input_handler:In_2|count[1],                                                                                                                           ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_2|count[2],                                                                                                                           ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_2|count[3],                                                                                                                           ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_2|state.SRC,                                                                                                                          ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_2|state.DST,                                                                                                                          ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_2|state.REST                                                                                                                          ;
; switchlogic:switch|input_handler:In_1|count[0]                                                                                                                           ; Lost Fanouts              ; switchlogic:switch|input_handler:In_1|count[1],                                                                                                                           ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_1|count[2],                                                                                                                           ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_1|count[3],                                                                                                                           ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_1|state.SRC,                                                                                                                          ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_1|state.DST,                                                                                                                          ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_1|state.REST                                                                                                                          ;
; switchlogic:switch|roundrobin:Out_4|RRstate.serve_buff1                                                                                                                  ; Stuck at GND              ; valo[3]~reg0, switchlogic:switch|roundrobin:Out_4|RRstate.search_buff1,                                                                                                   ;
;                                                                                                                                                                          ; due to stuck port data_in ; switchlogic:switch|roundrobin:Out_4|RRstate.search_buff2,                                                                                                                 ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_4|RRstate.search_buff3,                                                                                                                 ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_4|RRstate.wait_buff3                                                                                                                    ;
; switchlogic:switch|roundrobin:Out_1|RRstate.serve_buff1                                                                                                                  ; Stuck at GND              ; valo[0]~reg0, switchlogic:switch|roundrobin:Out_1|RRstate.search_buff1,                                                                                                   ;
;                                                                                                                                                                          ; due to stuck port data_in ; switchlogic:switch|roundrobin:Out_1|RRstate.search_buff2,                                                                                                                 ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_1|RRstate.search_buff3,                                                                                                                 ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_1|RRstate.wait_buff3                                                                                                                    ;
; switchlogic:switch|roundrobin:Out_3|RRstate.serve_buff1                                                                                                                  ; Stuck at GND              ; valo[2]~reg0, switchlogic:switch|roundrobin:Out_3|RRstate.search_buff1,                                                                                                   ;
;                                                                                                                                                                          ; due to stuck port data_in ; switchlogic:switch|roundrobin:Out_3|RRstate.search_buff2,                                                                                                                 ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_3|RRstate.search_buff3,                                                                                                                 ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_3|RRstate.wait_buff3                                                                                                                    ;
; switchlogic:switch|roundrobin:Out_2|RRstate.serve_buff1                                                                                                                  ; Stuck at GND              ; valo[1]~reg0, switchlogic:switch|roundrobin:Out_2|RRstate.search_buff1,                                                                                                   ;
;                                                                                                                                                                          ; due to stuck port data_in ; switchlogic:switch|roundrobin:Out_2|RRstate.search_buff2,                                                                                                                 ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_2|RRstate.search_buff3,                                                                                                                 ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|roundrobin:Out_2|RRstate.wait_buff3                                                                                                                    ;
; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|full_dff                                   ; Stuck at GND              ; switchlogic:switch|input_handler:In_2|dest3,                                                                                                                              ;
;                                                                                                                                                                          ; due to stuck port data_in ; switchlogic:switch|mac_learning:MAC|dest_out[2],                                                                                                                          ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|data_out[2]                                                                                                        ;
; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|full_dff                                   ; Stuck at GND              ; switchlogic:switch|input_handler:In_4|dest1,                                                                                                                              ;
;                                                                                                                                                                          ; due to stuck port data_in ; switchlogic:switch|mac_learning:MAC|RRstate.send_output4,                                                                                                                 ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_4|state.LOOKUP                                                                                                                        ;
; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|full_dff                                   ; Stuck at GND              ; switchlogic:switch|input_handler:In_2|dest1,                                                                                                                              ;
;                                                                                                                                                                          ; due to stuck port data_in ; switchlogic:switch|mac_learning:MAC|RRstate.send_output2,                                                                                                                 ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_2|state.LOOKUP                                                                                                                        ;
; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|full_dff                                   ; Stuck at GND              ; switchlogic:switch|input_handler:In_1|dest2,                                                                                                                              ;
;                                                                                                                                                                          ; due to stuck port data_in ; switchlogic:switch|mac_learning:MAC|RRstate.send_output1,                                                                                                                 ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|input_handler:In_1|state.LOOKUP                                                                                                                        ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[13]                                                                                        ; Lost Fanouts              ; switchlogic:switch|mac_learning:MAC|write_add[6],                                                                                                                         ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|R[6], switchlogic:switch|mac_learning:MAC|D[1]                                                                                        ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[14]                                                                                        ; Lost Fanouts              ; switchlogic:switch|mac_learning:MAC|read_add[6],                                                                                                                          ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|R2[6],                                                                                                                                ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|D2[1]                                                                                                                                 ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[15]                                                                                        ; Lost Fanouts              ; switchlogic:switch|mac_learning:MAC|write_add[7],                                                                                                                         ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|R[7], switchlogic:switch|mac_learning:MAC|D[0]                                                                                        ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[16]                                                                                        ; Lost Fanouts              ; switchlogic:switch|mac_learning:MAC|read_add[7],                                                                                                                          ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|R2[7],                                                                                                                                ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|D2[0]                                                                                                                                 ;
; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|full_dff                                   ; Stuck at GND              ; switchlogic:switch|input_handler:In_3|dest2,                                                                                                                              ;
;                                                                                                                                                                          ; due to stuck port data_in ; switchlogic:switch|mac_learning:MAC|dest_out[1],                                                                                                                          ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|data_out[1]                                                                                                        ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[12]                                                                                        ; Lost Fanouts              ; switchlogic:switch|mac_learning:MAC|read_add[5],                                                                                                                          ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|R2[5],                                                                                                                                ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|D2[2]                                                                                                                                 ;
; switchlogic:switch|roundrobin:Out_4|RRstate.serve_buff3                                                                                                                  ; Stuck at GND              ; switchlogic:switch|roundrobin:Out_4|RRstate.wait_buff1,                                                                                                                   ;
;                                                                                                                                                                          ; due to stuck port data_in ; switchlogic:switch|roundrobin:Out_4|RRstate.wait_buff2                                                                                                                    ;
; switchlogic:switch|roundrobin:Out_2|RRstate.serve_buff3                                                                                                                  ; Stuck at GND              ; switchlogic:switch|roundrobin:Out_2|RRstate.wait_buff1,                                                                                                                   ;
;                                                                                                                                                                          ; due to stuck port data_in ; switchlogic:switch|roundrobin:Out_2|RRstate.wait_buff2                                                                                                                    ;
; switchlogic:switch|roundrobin:Out_1|RRstate.serve_buff3                                                                                                                  ; Stuck at GND              ; switchlogic:switch|roundrobin:Out_1|RRstate.wait_buff1,                                                                                                                   ;
;                                                                                                                                                                          ; due to stuck port data_in ; switchlogic:switch|roundrobin:Out_1|RRstate.wait_buff2                                                                                                                    ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[17]                                                                                        ; Lost Fanouts              ; switchlogic:switch|mac_learning:MAC|write_add[8],                                                                                                                         ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|R[8]                                                                                                                                  ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[21]                                                                                        ; Lost Fanouts              ; switchlogic:switch|mac_learning:MAC|write_add[10],                                                                                                                        ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|R[10]                                                                                                                                 ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[22]                                                                                        ; Lost Fanouts              ; switchlogic:switch|mac_learning:MAC|read_add[10],                                                                                                                         ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|R2[10]                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[23]                                                                                        ; Lost Fanouts              ; switchlogic:switch|mac_learning:MAC|write_add[11],                                                                                                                        ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|R[11]                                                                                                                                 ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[24]                                                                                        ; Lost Fanouts              ; switchlogic:switch|mac_learning:MAC|read_add[11],                                                                                                                         ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|R2[11]                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[25]                                                                                        ; Lost Fanouts              ; switchlogic:switch|mac_learning:MAC|write_add[12],                                                                                                                        ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|R[12]                                                                                                                                 ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[26]                                                                                        ; Lost Fanouts              ; switchlogic:switch|mac_learning:MAC|read_add[12],                                                                                                                         ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|R2[12]                                                                                                                                ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[19]                                                                                        ; Lost Fanouts              ; switchlogic:switch|mac_learning:MAC|write_add[9],                                                                                                                         ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|R[9]                                                                                                                                  ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[18]                                                                                        ; Lost Fanouts              ; switchlogic:switch|mac_learning:MAC|read_add[8],                                                                                                                          ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|R2[8]                                                                                                                                 ;
; switchlogic:switch|roundrobin:Out_3|RRstate.serve_buff3                                                                                                                  ; Stuck at GND              ; switchlogic:switch|roundrobin:Out_3|RRstate.wait_buff1,                                                                                                                   ;
;                                                                                                                                                                          ; due to stuck port data_in ; switchlogic:switch|roundrobin:Out_3|RRstate.wait_buff2                                                                                                                    ;
; switchlogic:switch|input_handler:In_2|crc_parallel:CRC|R[7]                                                                                                              ; Lost Fanouts              ; switchlogic:switch|input_handler:In_2|crc_parallel:CRC|data[0], line2[15]                                                                                                 ;
; switchlogic:switch|input_handler:In_4|crc_parallel:CRC|R[7]                                                                                                              ; Lost Fanouts              ; switchlogic:switch|input_handler:In_4|crc_parallel:CRC|data[0], line2[31]                                                                                                 ;
; switchlogic:switch|input_handler:In_3|crc_parallel:CRC|R[7]                                                                                                              ; Lost Fanouts              ; switchlogic:switch|input_handler:In_3|crc_parallel:CRC|data[0], line2[23]                                                                                                 ;
; switchlogic:switch|input_handler:In_1|crc_parallel:CRC|R[7]                                                                                                              ; Lost Fanouts              ; switchlogic:switch|input_handler:In_1|crc_parallel:CRC|data[0], line2[7]                                                                                                  ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[20]                                                                                        ; Lost Fanouts              ; switchlogic:switch|mac_learning:MAC|read_add[9],                                                                                                                          ;
;                                                                                                                                                                          ;                           ; switchlogic:switch|mac_learning:MAC|R2[9]                                                                                                                                 ;
; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[1]  ; Lost Fanouts              ; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[0]   ;
; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[1]  ; Lost Fanouts              ; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[0]   ;
; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[1]  ; Lost Fanouts              ; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[0]   ;
; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[1]  ; Lost Fanouts              ; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[0]   ;
; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[1]  ; Lost Fanouts              ; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[0]   ;
; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[1]  ; Lost Fanouts              ; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[0]   ;
; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|low_addressa[13]                           ; Stuck at GND              ; switchlogic:switch|roundrobin:Out_4|req1                                                                                                                                  ;
;                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                           ;
; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|low_addressa[13]                           ; Stuck at GND              ; switchlogic:switch|roundrobin:Out_3|req1                                                                                                                                  ;
;                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                           ;
; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|low_addressa[13]                           ; Stuck at GND              ; switchlogic:switch|roundrobin:Out_2|req1                                                                                                                                  ;
;                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                           ;
; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|low_addressa[13]                           ; Stuck at GND              ; switchlogic:switch|roundrobin:Out_1|req1                                                                                                                                  ;
;                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                           ;
; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|low_addressa[0]                            ; Stuck at GND              ; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_8bb:wr_ptr|counter_reg_bit[0]          ;
;                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                           ;
; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|low_addressa[0]                            ; Stuck at GND              ; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_8bb:wr_ptr|counter_reg_bit[0]          ;
;                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                           ;
; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|low_addressa[0]                            ; Stuck at GND              ; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_8bb:wr_ptr|counter_reg_bit[0]          ;
;                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                           ;
; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|low_addressa[0]                            ; Stuck at GND              ; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_8bb:wr_ptr|counter_reg_bit[0]          ;
;                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                           ;
; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|low_addressa[0]                            ; Stuck at GND              ; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_8bb:wr_ptr|counter_reg_bit[0]          ;
;                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                           ;
; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|full_dff                                   ; Stuck at GND              ; switchlogic:switch|input_handler:In_1|dest3                                                                                                                               ;
;                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                           ;
; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|low_addressa[0]                            ; Stuck at GND              ; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_8bb:wr_ptr|counter_reg_bit[0]          ;
;                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                           ;
; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|full_dff                                   ; Stuck at GND              ; switchlogic:switch|input_handler:In_4|dest2                                                                                                                               ;
;                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                           ;
; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|low_addressa[0]                            ; Stuck at GND              ; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_8bb:wr_ptr|counter_reg_bit[0]          ;
;                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                           ;
; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|low_addressa[0]                            ; Stuck at GND              ; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_8bb:wr_ptr|counter_reg_bit[0]          ;
;                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                           ;
; switchlogic:switch|input_handler:In_4|valr                                                                                                                               ; Lost Fanouts              ; line1[3]                                                                                                                                                                  ;
; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|low_addressa[0]                            ; Stuck at GND              ; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_8bb:wr_ptr|counter_reg_bit[0]          ;
;                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                           ;
; switchlogic:switch|input_handler:In_4|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|low_addressa[0]                               ; Lost Fanouts              ; switchlogic:switch|input_handler:In_4|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|rd_ptr_lsb                                     ;
; switchlogic:switch|input_handler:In_4|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|low_addressa[1]                               ; Lost Fanouts              ; switchlogic:switch|input_handler:In_4|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|cntr_3bb:rd_ptr_msb|counter_reg_bit[0]         ;
; switchlogic:switch|input_handler:In_4|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|low_addressa[2]                               ; Lost Fanouts              ; switchlogic:switch|input_handler:In_4|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|cntr_3bb:rd_ptr_msb|counter_reg_bit[1]         ;
; switchlogic:switch|input_handler:In_4|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|low_addressa[3]                               ; Lost Fanouts              ; switchlogic:switch|input_handler:In_4|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|cntr_3bb:rd_ptr_msb|counter_reg_bit[2]         ;
; switchlogic:switch|input_handler:In_4|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|low_addressa[4]                               ; Lost Fanouts              ; switchlogic:switch|input_handler:In_4|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|cntr_3bb:rd_ptr_msb|counter_reg_bit[3]         ;
; switchlogic:switch|input_handler:In_4|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|low_addressa[5]                               ; Lost Fanouts              ; switchlogic:switch|input_handler:In_4|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|cntr_3bb:rd_ptr_msb|counter_reg_bit[4]         ;
; switchlogic:switch|input_handler:In_4|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|low_addressa[6]                               ; Lost Fanouts              ; switchlogic:switch|input_handler:In_4|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|cntr_3bb:rd_ptr_msb|counter_reg_bit[5]         ;
; switchlogic:switch|input_handler:In_4|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|low_addressa[7]                               ; Lost Fanouts              ; switchlogic:switch|input_handler:In_4|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|cntr_3bb:rd_ptr_msb|counter_reg_bit[6]         ;
; switchlogic:switch|input_handler:In_4|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|low_addressa[8]                               ; Lost Fanouts              ; switchlogic:switch|input_handler:In_4|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|cntr_3bb:rd_ptr_msb|counter_reg_bit[7]         ;
; switchlogic:switch|input_handler:In_4|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|low_addressa[9]                               ; Lost Fanouts              ; switchlogic:switch|input_handler:In_4|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|cntr_3bb:rd_ptr_msb|counter_reg_bit[8]         ;
; switchlogic:switch|input_handler:In_4|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|low_addressa[10]                              ; Lost Fanouts              ; switchlogic:switch|input_handler:In_4|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|cntr_3bb:rd_ptr_msb|counter_reg_bit[9]         ;
; switchlogic:switch|input_handler:In_3|valr                                                                                                                               ; Lost Fanouts              ; line1[2]                                                                                                                                                                  ;
; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|low_addressa[0]                            ; Stuck at GND              ; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_8bb:wr_ptr|counter_reg_bit[0]          ;
;                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                           ;
; switchlogic:switch|input_handler:In_3|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|low_addressa[0]                               ; Lost Fanouts              ; switchlogic:switch|input_handler:In_3|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|rd_ptr_lsb                                     ;
; switchlogic:switch|input_handler:In_3|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|low_addressa[1]                               ; Lost Fanouts              ; switchlogic:switch|input_handler:In_3|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|cntr_3bb:rd_ptr_msb|counter_reg_bit[0]         ;
; switchlogic:switch|input_handler:In_3|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|low_addressa[2]                               ; Lost Fanouts              ; switchlogic:switch|input_handler:In_3|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|cntr_3bb:rd_ptr_msb|counter_reg_bit[1]         ;
; switchlogic:switch|input_handler:In_3|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|low_addressa[3]                               ; Lost Fanouts              ; switchlogic:switch|input_handler:In_3|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|cntr_3bb:rd_ptr_msb|counter_reg_bit[2]         ;
; switchlogic:switch|input_handler:In_3|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|low_addressa[4]                               ; Lost Fanouts              ; switchlogic:switch|input_handler:In_3|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|cntr_3bb:rd_ptr_msb|counter_reg_bit[3]         ;
; switchlogic:switch|input_handler:In_3|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|low_addressa[5]                               ; Lost Fanouts              ; switchlogic:switch|input_handler:In_3|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|cntr_3bb:rd_ptr_msb|counter_reg_bit[4]         ;
; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|low_addressa[0]                            ; Stuck at GND              ; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_8bb:wr_ptr|counter_reg_bit[0]          ;
;                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                           ;
; switchlogic:switch|input_handler:In_3|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|low_addressa[7]                               ; Lost Fanouts              ; switchlogic:switch|input_handler:In_3|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|cntr_3bb:rd_ptr_msb|counter_reg_bit[6]         ;
; switchlogic:switch|input_handler:In_3|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|low_addressa[8]                               ; Lost Fanouts              ; switchlogic:switch|input_handler:In_3|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|cntr_3bb:rd_ptr_msb|counter_reg_bit[7]         ;
; switchlogic:switch|input_handler:In_3|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|low_addressa[9]                               ; Lost Fanouts              ; switchlogic:switch|input_handler:In_3|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|cntr_3bb:rd_ptr_msb|counter_reg_bit[8]         ;
; switchlogic:switch|input_handler:In_3|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|low_addressa[10]                              ; Lost Fanouts              ; switchlogic:switch|input_handler:In_3|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|cntr_3bb:rd_ptr_msb|counter_reg_bit[9]         ;
; switchlogic:switch|input_handler:In_2|valr                                                                                                                               ; Lost Fanouts              ; line1[1]                                                                                                                                                                  ;
; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|low_addressa[0]                            ; Stuck at GND              ; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_8bb:wr_ptr|counter_reg_bit[0]          ;
;                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                           ;
; switchlogic:switch|input_handler:In_2|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|low_addressa[0]                               ; Lost Fanouts              ; switchlogic:switch|input_handler:In_2|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|rd_ptr_lsb                                     ;
; switchlogic:switch|input_handler:In_2|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|low_addressa[1]                               ; Lost Fanouts              ; switchlogic:switch|input_handler:In_2|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|cntr_3bb:rd_ptr_msb|counter_reg_bit[0]         ;
; switchlogic:switch|input_handler:In_2|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|low_addressa[2]                               ; Lost Fanouts              ; switchlogic:switch|input_handler:In_2|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|cntr_3bb:rd_ptr_msb|counter_reg_bit[1]         ;
; switchlogic:switch|input_handler:In_2|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|low_addressa[3]                               ; Lost Fanouts              ; switchlogic:switch|input_handler:In_2|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|cntr_3bb:rd_ptr_msb|counter_reg_bit[2]         ;
; switchlogic:switch|input_handler:In_2|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|low_addressa[4]                               ; Lost Fanouts              ; switchlogic:switch|input_handler:In_2|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|cntr_3bb:rd_ptr_msb|counter_reg_bit[3]         ;
; switchlogic:switch|input_handler:In_2|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|low_addressa[5]                               ; Lost Fanouts              ; switchlogic:switch|input_handler:In_2|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|cntr_3bb:rd_ptr_msb|counter_reg_bit[4]         ;
; switchlogic:switch|input_handler:In_2|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|low_addressa[6]                               ; Lost Fanouts              ; switchlogic:switch|input_handler:In_2|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|cntr_3bb:rd_ptr_msb|counter_reg_bit[5]         ;
; switchlogic:switch|input_handler:In_2|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|low_addressa[7]                               ; Lost Fanouts              ; switchlogic:switch|input_handler:In_2|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|cntr_3bb:rd_ptr_msb|counter_reg_bit[6]         ;
; switchlogic:switch|input_handler:In_2|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|low_addressa[8]                               ; Lost Fanouts              ; switchlogic:switch|input_handler:In_2|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|cntr_3bb:rd_ptr_msb|counter_reg_bit[7]         ;
; switchlogic:switch|input_handler:In_2|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|low_addressa[9]                               ; Lost Fanouts              ; switchlogic:switch|input_handler:In_2|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|cntr_3bb:rd_ptr_msb|counter_reg_bit[8]         ;
; switchlogic:switch|input_handler:In_2|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|low_addressa[10]                              ; Lost Fanouts              ; switchlogic:switch|input_handler:In_2|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|cntr_3bb:rd_ptr_msb|counter_reg_bit[9]         ;
; switchlogic:switch|input_handler:In_3|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|low_addressa[6]                               ; Lost Fanouts              ; switchlogic:switch|input_handler:In_3|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|cntr_3bb:rd_ptr_msb|counter_reg_bit[5]         ;
; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[1]  ; Lost Fanouts              ; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[0]   ;
; switchlogic:switch|input_handler:In_1|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|low_addressa[0]                               ; Lost Fanouts              ; switchlogic:switch|input_handler:In_1|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|rd_ptr_lsb                                     ;
; switchlogic:switch|input_handler:In_1|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|low_addressa[1]                               ; Lost Fanouts              ; switchlogic:switch|input_handler:In_1|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|cntr_3bb:rd_ptr_msb|counter_reg_bit[0]         ;
; switchlogic:switch|input_handler:In_1|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|low_addressa[2]                               ; Lost Fanouts              ; switchlogic:switch|input_handler:In_1|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|cntr_3bb:rd_ptr_msb|counter_reg_bit[1]         ;
; switchlogic:switch|input_handler:In_1|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|low_addressa[3]                               ; Lost Fanouts              ; switchlogic:switch|input_handler:In_1|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|cntr_3bb:rd_ptr_msb|counter_reg_bit[2]         ;
; switchlogic:switch|input_handler:In_1|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|low_addressa[4]                               ; Lost Fanouts              ; switchlogic:switch|input_handler:In_1|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|cntr_3bb:rd_ptr_msb|counter_reg_bit[3]         ;
; switchlogic:switch|input_handler:In_1|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|low_addressa[5]                               ; Lost Fanouts              ; switchlogic:switch|input_handler:In_1|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|cntr_3bb:rd_ptr_msb|counter_reg_bit[4]         ;
; switchlogic:switch|input_handler:In_1|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|low_addressa[6]                               ; Lost Fanouts              ; switchlogic:switch|input_handler:In_1|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|cntr_3bb:rd_ptr_msb|counter_reg_bit[5]         ;
; switchlogic:switch|input_handler:In_1|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|low_addressa[7]                               ; Lost Fanouts              ; switchlogic:switch|input_handler:In_1|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|cntr_3bb:rd_ptr_msb|counter_reg_bit[6]         ;
; switchlogic:switch|input_handler:In_1|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|low_addressa[8]                               ; Lost Fanouts              ; switchlogic:switch|input_handler:In_1|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|cntr_3bb:rd_ptr_msb|counter_reg_bit[7]         ;
; switchlogic:switch|input_handler:In_1|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|low_addressa[9]                               ; Lost Fanouts              ; switchlogic:switch|input_handler:In_1|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|cntr_3bb:rd_ptr_msb|counter_reg_bit[8]         ;
; switchlogic:switch|input_handler:In_1|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|low_addressa[10]                              ; Lost Fanouts              ; switchlogic:switch|input_handler:In_1|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|cntr_3bb:rd_ptr_msb|counter_reg_bit[9]         ;
; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[1]  ; Lost Fanouts              ; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[0]   ;
; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[1]  ; Lost Fanouts              ; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[0]   ;
; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[1]  ; Lost Fanouts              ; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[0]   ;
; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[1]  ; Lost Fanouts              ; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[0]   ;
; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[1]  ; Lost Fanouts              ; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter|counter_reg_bit[0]   ;
; switchlogic:switch|input_handler:In_1|valr                                                                                                                               ; Lost Fanouts              ; line1[0]                                                                                                                                                                  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                                                                                  ;
+------------------------------------------------------------------------------------+------------------------------------------------------------------------+
; Register Name                                                                      ; RAM Name                                                               ;
+------------------------------------------------------------------------------------+------------------------------------------------------------------------+
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[0]   ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[1]   ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[2]   ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[3]   ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[4]   ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[5]   ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[6]   ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[7]   ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[8]   ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[9]   ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[10]  ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[11]  ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[12]  ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[13]  ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[14]  ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[15]  ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[16]  ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[17]  ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[18]  ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[19]  ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[20]  ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[21]  ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[22]  ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[23]  ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[24]  ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[25]  ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[26]  ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[27]  ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[28]  ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[29]  ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[30]  ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[31]  ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[32]  ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[33]  ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[34]  ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[35]  ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[36]  ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[37]  ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[38]  ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[39]  ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[40]  ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[41]  ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[42]  ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[43]  ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[44]  ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[45]  ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[46]  ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[47]  ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[48]  ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[49]  ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[50]  ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[51]  ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[52]  ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[53]  ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[54]  ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[55]  ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[56]  ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[57]  ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[58]  ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[59]  ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[60]  ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[61]  ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[62]  ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[63]  ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[64]  ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[65]  ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[66]  ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[67]  ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[68]  ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[69]  ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[70]  ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[71]  ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[72]  ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[73]  ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[74]  ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[75]  ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[76]  ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[77]  ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[78]  ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[79]  ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[80]  ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[81]  ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[82]  ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[83]  ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[84]  ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[85]  ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[86]  ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[87]  ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[88]  ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[89]  ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[90]  ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[91]  ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[92]  ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[93]  ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[94]  ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[95]  ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[96]  ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[97]  ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[98]  ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[99]  ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[100] ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[101] ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[102] ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[103] ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[104] ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[105] ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[106] ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[107] ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[108] ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[109] ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[110] ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[111] ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[112] ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[113] ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[114] ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[115] ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[116] ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[117] ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[118] ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[119] ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[120] ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[121] ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[122] ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[123] ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[124] ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[125] ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[126] ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[127] ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[128] ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[129] ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[130] ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[131] ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[132] ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
+------------------------------------------------------------------------------------+------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------+
; 3:1                ; 26 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |switchtop|switchlogic:switch|mac_learning:MAC|R2[11]                      ;
; 3:1                ; 62 bits   ; 124 LEs       ; 62 LEs               ; 62 LEs                 ; Yes        ; |switchtop|switchlogic:switch|mac_learning:MAC|write_add[1]                ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |switchtop|dato[27]~reg0                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |switchtop|dato[16]~reg0                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |switchtop|dato[9]~reg0                                                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |switchtop|dato[7]~reg0                                                    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |switchtop|switchlogic:switch|input_handler:In_4|crc_parallel:CRC|R[7]     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |switchtop|switchlogic:switch|input_handler:In_3|crc_parallel:CRC|R[31]    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |switchtop|switchlogic:switch|input_handler:In_2|crc_parallel:CRC|R[31]    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |switchtop|switchlogic:switch|input_handler:In_1|crc_parallel:CRC|R[0]     ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |switchtop|switchlogic:switch|mac_learning:MAC|count[0]                    ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |switchtop|switchlogic:switch|input_handler:In_4|crc_parallel:CRC|count[2] ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |switchtop|switchlogic:switch|input_handler:In_3|crc_parallel:CRC|count[2] ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |switchtop|switchlogic:switch|input_handler:In_2|crc_parallel:CRC|count[0] ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |switchtop|switchlogic:switch|input_handler:In_1|crc_parallel:CRC|count[0] ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |switchtop|switchlogic:switch|mac_learning:MAC|dest_out[1]                 ;
; 8:1                ; 16 bits   ; 80 LEs        ; 64 LEs               ; 16 LEs                 ; Yes        ; |switchtop|switchlogic:switch|mac_learning:MAC|D[7]                        ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |switchtop|switchlogic:switch|input_handler:In_4|count[3]                  ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |switchtop|switchlogic:switch|input_handler:In_3|count[3]                  ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |switchtop|switchlogic:switch|input_handler:In_2|count[1]                  ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |switchtop|switchlogic:switch|input_handler:In_1|count[0]                  ;
; 9:1                ; 4 bits    ; 24 LEs        ; 4 LEs                ; 20 LEs                 ; Yes        ; |switchtop|switchlogic:switch|roundrobin:Out_4|count[3]                    ;
; 9:1                ; 4 bits    ; 24 LEs        ; 4 LEs                ; 20 LEs                 ; Yes        ; |switchtop|switchlogic:switch|roundrobin:Out_3|count[3]                    ;
; 9:1                ; 4 bits    ; 24 LEs        ; 4 LEs                ; 20 LEs                 ; Yes        ; |switchtop|switchlogic:switch|roundrobin:Out_2|count[2]                    ;
; 9:1                ; 4 bits    ; 24 LEs        ; 4 LEs                ; 20 LEs                 ; Yes        ; |switchtop|switchlogic:switch|roundrobin:Out_1|count[0]                    ;
; 3:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; No         ; |switchtop|switchlogic:switch|mac_learning:MAC|read_add                    ;
; 5:1                ; 97 bits   ; 291 LEs       ; 194 LEs              ; 97 LEs                 ; No         ; |switchtop|switchlogic:switch|mac_learning:MAC|mac_dst[23]                 ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |switchtop|switchlogic:switch|input_handler:In_4|out_state                 ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |switchtop|switchlogic:switch|input_handler:In_3|out_state                 ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |switchtop|switchlogic:switch|input_handler:In_2|out_state                 ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |switchtop|switchlogic:switch|input_handler:In_1|out_state                 ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |switchtop|switchlogic:switch|input_handler:In_4|state                     ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |switchtop|switchlogic:switch|input_handler:In_3|state                     ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |switchtop|switchlogic:switch|input_handler:In_2|state                     ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |switchtop|switchlogic:switch|input_handler:In_1|state                     ;
; 11:1               ; 2 bits    ; 14 LEs        ; 8 LEs                ; 6 LEs                  ; No         ; |switchtop|switchlogic:switch|roundrobin:Out_4|RRstate                     ;
; 11:1               ; 2 bits    ; 14 LEs        ; 8 LEs                ; 6 LEs                  ; No         ; |switchtop|switchlogic:switch|roundrobin:Out_3|RRstate                     ;
; 11:1               ; 2 bits    ; 14 LEs        ; 8 LEs                ; 6 LEs                  ; No         ; |switchtop|switchlogic:switch|roundrobin:Out_2|RRstate                     ;
; 11:1               ; 2 bits    ; 14 LEs        ; 8 LEs                ; 6 LEs                  ; No         ; |switchtop|switchlogic:switch|roundrobin:Out_1|RRstate                     ;
; 11:1               ; 2 bits    ; 14 LEs        ; 6 LEs                ; 8 LEs                  ; No         ; |switchtop|switchlogic:switch|mac_learning:MAC|RRstate                     ;
; 11:1               ; 2 bits    ; 14 LEs        ; 8 LEs                ; 6 LEs                  ; No         ; |switchtop|switchlogic:switch|mac_learning:MAC|RRstate                     ;
; 11:1               ; 2 bits    ; 14 LEs        ; 12 LEs               ; 2 LEs                  ; No         ; |switchtop|switchlogic:switch|mac_learning:MAC|RRstate                     ;
; 11:1               ; 2 bits    ; 14 LEs        ; 12 LEs               ; 2 LEs                  ; No         ; |switchtop|switchlogic:switch|mac_learning:MAC|RRstate                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for switchlogic:switch|input_handler:In_1|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|altsyncram_40c1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for switchlogic:switch|input_handler:In_2|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|altsyncram_40c1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for switchlogic:switch|input_handler:In_3|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|altsyncram_40c1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for switchlogic:switch|input_handler:In_4|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|altsyncram_40c1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for switchlogic:switch|roundrobin:Out_1|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for switchlogic:switch|roundrobin:Out_1|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for switchlogic:switch|roundrobin:Out_1|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for switchlogic:switch|roundrobin:Out_2|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for switchlogic:switch|roundrobin:Out_2|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for switchlogic:switch|roundrobin:Out_2|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for switchlogic:switch|roundrobin:Out_3|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for switchlogic:switch|roundrobin:Out_3|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for switchlogic:switch|roundrobin:Out_3|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for switchlogic:switch|roundrobin:Out_4|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for switchlogic:switch|roundrobin:Out_4|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for switchlogic:switch|roundrobin:Out_4|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: switchlogic:switch|input_handler:In_1|buffer2K:BUF|scfifo:scfifo_component ;
+-------------------------+---------------+-------------------------------------------------------------------------------+
; Parameter Name          ; Value         ; Type                                                                          ;
+-------------------------+---------------+-------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON            ; AUTO_CARRY                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF           ; IGNORE_CARRY                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON            ; AUTO_CASCADE                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF           ; IGNORE_CASCADE                                                                ;
; lpm_width               ; 9             ; Signed Integer                                                                ;
; LPM_NUMWORDS            ; 2048          ; Signed Integer                                                                ;
; LPM_WIDTHU              ; 11            ; Signed Integer                                                                ;
; LPM_SHOWAHEAD           ; ON            ; Untyped                                                                       ;
; UNDERFLOW_CHECKING      ; ON            ; Untyped                                                                       ;
; OVERFLOW_CHECKING       ; ON            ; Untyped                                                                       ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF           ; Untyped                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF           ; Untyped                                                                       ;
; ALMOST_FULL_VALUE       ; 80            ; Signed Integer                                                                ;
; ALMOST_EMPTY_VALUE      ; 0             ; Untyped                                                                       ;
; ENABLE_ECC              ; FALSE         ; Untyped                                                                       ;
; USE_EAB                 ; ON            ; Untyped                                                                       ;
; MAXIMIZE_SPEED          ; 5             ; Untyped                                                                       ;
; DEVICE_FAMILY           ; Cyclone 10 LP ; Untyped                                                                       ;
; OPTIMIZE_FOR_SPEED      ; 5             ; Untyped                                                                       ;
; CBXI_PARAMETER          ; scfifo_f271   ; Untyped                                                                       ;
+-------------------------+---------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: switchlogic:switch|input_handler:In_2|buffer2K:BUF|scfifo:scfifo_component ;
+-------------------------+---------------+-------------------------------------------------------------------------------+
; Parameter Name          ; Value         ; Type                                                                          ;
+-------------------------+---------------+-------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON            ; AUTO_CARRY                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF           ; IGNORE_CARRY                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON            ; AUTO_CASCADE                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF           ; IGNORE_CASCADE                                                                ;
; lpm_width               ; 9             ; Signed Integer                                                                ;
; LPM_NUMWORDS            ; 2048          ; Signed Integer                                                                ;
; LPM_WIDTHU              ; 11            ; Signed Integer                                                                ;
; LPM_SHOWAHEAD           ; ON            ; Untyped                                                                       ;
; UNDERFLOW_CHECKING      ; ON            ; Untyped                                                                       ;
; OVERFLOW_CHECKING       ; ON            ; Untyped                                                                       ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF           ; Untyped                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF           ; Untyped                                                                       ;
; ALMOST_FULL_VALUE       ; 80            ; Signed Integer                                                                ;
; ALMOST_EMPTY_VALUE      ; 0             ; Untyped                                                                       ;
; ENABLE_ECC              ; FALSE         ; Untyped                                                                       ;
; USE_EAB                 ; ON            ; Untyped                                                                       ;
; MAXIMIZE_SPEED          ; 5             ; Untyped                                                                       ;
; DEVICE_FAMILY           ; Cyclone 10 LP ; Untyped                                                                       ;
; OPTIMIZE_FOR_SPEED      ; 5             ; Untyped                                                                       ;
; CBXI_PARAMETER          ; scfifo_f271   ; Untyped                                                                       ;
+-------------------------+---------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: switchlogic:switch|input_handler:In_3|buffer2K:BUF|scfifo:scfifo_component ;
+-------------------------+---------------+-------------------------------------------------------------------------------+
; Parameter Name          ; Value         ; Type                                                                          ;
+-------------------------+---------------+-------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON            ; AUTO_CARRY                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF           ; IGNORE_CARRY                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON            ; AUTO_CASCADE                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF           ; IGNORE_CASCADE                                                                ;
; lpm_width               ; 9             ; Signed Integer                                                                ;
; LPM_NUMWORDS            ; 2048          ; Signed Integer                                                                ;
; LPM_WIDTHU              ; 11            ; Signed Integer                                                                ;
; LPM_SHOWAHEAD           ; ON            ; Untyped                                                                       ;
; UNDERFLOW_CHECKING      ; ON            ; Untyped                                                                       ;
; OVERFLOW_CHECKING       ; ON            ; Untyped                                                                       ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF           ; Untyped                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF           ; Untyped                                                                       ;
; ALMOST_FULL_VALUE       ; 80            ; Signed Integer                                                                ;
; ALMOST_EMPTY_VALUE      ; 0             ; Untyped                                                                       ;
; ENABLE_ECC              ; FALSE         ; Untyped                                                                       ;
; USE_EAB                 ; ON            ; Untyped                                                                       ;
; MAXIMIZE_SPEED          ; 5             ; Untyped                                                                       ;
; DEVICE_FAMILY           ; Cyclone 10 LP ; Untyped                                                                       ;
; OPTIMIZE_FOR_SPEED      ; 5             ; Untyped                                                                       ;
; CBXI_PARAMETER          ; scfifo_f271   ; Untyped                                                                       ;
+-------------------------+---------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: switchlogic:switch|input_handler:In_4|buffer2K:BUF|scfifo:scfifo_component ;
+-------------------------+---------------+-------------------------------------------------------------------------------+
; Parameter Name          ; Value         ; Type                                                                          ;
+-------------------------+---------------+-------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON            ; AUTO_CARRY                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF           ; IGNORE_CARRY                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON            ; AUTO_CASCADE                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF           ; IGNORE_CASCADE                                                                ;
; lpm_width               ; 9             ; Signed Integer                                                                ;
; LPM_NUMWORDS            ; 2048          ; Signed Integer                                                                ;
; LPM_WIDTHU              ; 11            ; Signed Integer                                                                ;
; LPM_SHOWAHEAD           ; ON            ; Untyped                                                                       ;
; UNDERFLOW_CHECKING      ; ON            ; Untyped                                                                       ;
; OVERFLOW_CHECKING       ; ON            ; Untyped                                                                       ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF           ; Untyped                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF           ; Untyped                                                                       ;
; ALMOST_FULL_VALUE       ; 80            ; Signed Integer                                                                ;
; ALMOST_EMPTY_VALUE      ; 0             ; Untyped                                                                       ;
; ENABLE_ECC              ; FALSE         ; Untyped                                                                       ;
; USE_EAB                 ; ON            ; Untyped                                                                       ;
; MAXIMIZE_SPEED          ; 5             ; Untyped                                                                       ;
; DEVICE_FAMILY           ; Cyclone 10 LP ; Untyped                                                                       ;
; OPTIMIZE_FOR_SPEED      ; 5             ; Untyped                                                                       ;
; CBXI_PARAMETER          ; scfifo_f271   ; Untyped                                                                       ;
+-------------------------+---------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: switchlogic:switch|roundrobin:Out_1|buffer32K:buffer1|scfifo:scfifo_component ;
+-------------------------+---------------+----------------------------------------------------------------------------------+
; Parameter Name          ; Value         ; Type                                                                             ;
+-------------------------+---------------+----------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON            ; AUTO_CARRY                                                                       ;
; IGNORE_CARRY_BUFFERS    ; OFF           ; IGNORE_CARRY                                                                     ;
; AUTO_CASCADE_CHAINS     ; ON            ; AUTO_CASCADE                                                                     ;
; IGNORE_CASCADE_BUFFERS  ; OFF           ; IGNORE_CASCADE                                                                   ;
; lpm_width               ; 9             ; Signed Integer                                                                   ;
; LPM_NUMWORDS            ; 32768         ; Signed Integer                                                                   ;
; LPM_WIDTHU              ; 15            ; Signed Integer                                                                   ;
; LPM_SHOWAHEAD           ; ON            ; Untyped                                                                          ;
; UNDERFLOW_CHECKING      ; ON            ; Untyped                                                                          ;
; OVERFLOW_CHECKING       ; ON            ; Untyped                                                                          ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF           ; Untyped                                                                          ;
; ADD_RAM_OUTPUT_REGISTER ; OFF           ; Untyped                                                                          ;
; ALMOST_FULL_VALUE       ; 80            ; Signed Integer                                                                   ;
; ALMOST_EMPTY_VALUE      ; 0             ; Untyped                                                                          ;
; ENABLE_ECC              ; FALSE         ; Untyped                                                                          ;
; USE_EAB                 ; ON            ; Untyped                                                                          ;
; MAXIMIZE_SPEED          ; 5             ; Untyped                                                                          ;
; DEVICE_FAMILY           ; Cyclone 10 LP ; Untyped                                                                          ;
; OPTIMIZE_FOR_SPEED      ; 5             ; Untyped                                                                          ;
; CBXI_PARAMETER          ; scfifo_f471   ; Untyped                                                                          ;
+-------------------------+---------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: switchlogic:switch|roundrobin:Out_1|buffer32K:buffer2|scfifo:scfifo_component ;
+-------------------------+---------------+----------------------------------------------------------------------------------+
; Parameter Name          ; Value         ; Type                                                                             ;
+-------------------------+---------------+----------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON            ; AUTO_CARRY                                                                       ;
; IGNORE_CARRY_BUFFERS    ; OFF           ; IGNORE_CARRY                                                                     ;
; AUTO_CASCADE_CHAINS     ; ON            ; AUTO_CASCADE                                                                     ;
; IGNORE_CASCADE_BUFFERS  ; OFF           ; IGNORE_CASCADE                                                                   ;
; lpm_width               ; 9             ; Signed Integer                                                                   ;
; LPM_NUMWORDS            ; 32768         ; Signed Integer                                                                   ;
; LPM_WIDTHU              ; 15            ; Signed Integer                                                                   ;
; LPM_SHOWAHEAD           ; ON            ; Untyped                                                                          ;
; UNDERFLOW_CHECKING      ; ON            ; Untyped                                                                          ;
; OVERFLOW_CHECKING       ; ON            ; Untyped                                                                          ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF           ; Untyped                                                                          ;
; ADD_RAM_OUTPUT_REGISTER ; OFF           ; Untyped                                                                          ;
; ALMOST_FULL_VALUE       ; 80            ; Signed Integer                                                                   ;
; ALMOST_EMPTY_VALUE      ; 0             ; Untyped                                                                          ;
; ENABLE_ECC              ; FALSE         ; Untyped                                                                          ;
; USE_EAB                 ; ON            ; Untyped                                                                          ;
; MAXIMIZE_SPEED          ; 5             ; Untyped                                                                          ;
; DEVICE_FAMILY           ; Cyclone 10 LP ; Untyped                                                                          ;
; OPTIMIZE_FOR_SPEED      ; 5             ; Untyped                                                                          ;
; CBXI_PARAMETER          ; scfifo_f471   ; Untyped                                                                          ;
+-------------------------+---------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: switchlogic:switch|roundrobin:Out_1|buffer32K:buffer3|scfifo:scfifo_component ;
+-------------------------+---------------+----------------------------------------------------------------------------------+
; Parameter Name          ; Value         ; Type                                                                             ;
+-------------------------+---------------+----------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON            ; AUTO_CARRY                                                                       ;
; IGNORE_CARRY_BUFFERS    ; OFF           ; IGNORE_CARRY                                                                     ;
; AUTO_CASCADE_CHAINS     ; ON            ; AUTO_CASCADE                                                                     ;
; IGNORE_CASCADE_BUFFERS  ; OFF           ; IGNORE_CASCADE                                                                   ;
; lpm_width               ; 9             ; Signed Integer                                                                   ;
; LPM_NUMWORDS            ; 32768         ; Signed Integer                                                                   ;
; LPM_WIDTHU              ; 15            ; Signed Integer                                                                   ;
; LPM_SHOWAHEAD           ; ON            ; Untyped                                                                          ;
; UNDERFLOW_CHECKING      ; ON            ; Untyped                                                                          ;
; OVERFLOW_CHECKING       ; ON            ; Untyped                                                                          ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF           ; Untyped                                                                          ;
; ADD_RAM_OUTPUT_REGISTER ; OFF           ; Untyped                                                                          ;
; ALMOST_FULL_VALUE       ; 80            ; Signed Integer                                                                   ;
; ALMOST_EMPTY_VALUE      ; 0             ; Untyped                                                                          ;
; ENABLE_ECC              ; FALSE         ; Untyped                                                                          ;
; USE_EAB                 ; ON            ; Untyped                                                                          ;
; MAXIMIZE_SPEED          ; 5             ; Untyped                                                                          ;
; DEVICE_FAMILY           ; Cyclone 10 LP ; Untyped                                                                          ;
; OPTIMIZE_FOR_SPEED      ; 5             ; Untyped                                                                          ;
; CBXI_PARAMETER          ; scfifo_f471   ; Untyped                                                                          ;
+-------------------------+---------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: switchlogic:switch|roundrobin:Out_2|buffer32K:buffer1|scfifo:scfifo_component ;
+-------------------------+---------------+----------------------------------------------------------------------------------+
; Parameter Name          ; Value         ; Type                                                                             ;
+-------------------------+---------------+----------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON            ; AUTO_CARRY                                                                       ;
; IGNORE_CARRY_BUFFERS    ; OFF           ; IGNORE_CARRY                                                                     ;
; AUTO_CASCADE_CHAINS     ; ON            ; AUTO_CASCADE                                                                     ;
; IGNORE_CASCADE_BUFFERS  ; OFF           ; IGNORE_CASCADE                                                                   ;
; lpm_width               ; 9             ; Signed Integer                                                                   ;
; LPM_NUMWORDS            ; 32768         ; Signed Integer                                                                   ;
; LPM_WIDTHU              ; 15            ; Signed Integer                                                                   ;
; LPM_SHOWAHEAD           ; ON            ; Untyped                                                                          ;
; UNDERFLOW_CHECKING      ; ON            ; Untyped                                                                          ;
; OVERFLOW_CHECKING       ; ON            ; Untyped                                                                          ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF           ; Untyped                                                                          ;
; ADD_RAM_OUTPUT_REGISTER ; OFF           ; Untyped                                                                          ;
; ALMOST_FULL_VALUE       ; 80            ; Signed Integer                                                                   ;
; ALMOST_EMPTY_VALUE      ; 0             ; Untyped                                                                          ;
; ENABLE_ECC              ; FALSE         ; Untyped                                                                          ;
; USE_EAB                 ; ON            ; Untyped                                                                          ;
; MAXIMIZE_SPEED          ; 5             ; Untyped                                                                          ;
; DEVICE_FAMILY           ; Cyclone 10 LP ; Untyped                                                                          ;
; OPTIMIZE_FOR_SPEED      ; 5             ; Untyped                                                                          ;
; CBXI_PARAMETER          ; scfifo_f471   ; Untyped                                                                          ;
+-------------------------+---------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: switchlogic:switch|roundrobin:Out_2|buffer32K:buffer2|scfifo:scfifo_component ;
+-------------------------+---------------+----------------------------------------------------------------------------------+
; Parameter Name          ; Value         ; Type                                                                             ;
+-------------------------+---------------+----------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON            ; AUTO_CARRY                                                                       ;
; IGNORE_CARRY_BUFFERS    ; OFF           ; IGNORE_CARRY                                                                     ;
; AUTO_CASCADE_CHAINS     ; ON            ; AUTO_CASCADE                                                                     ;
; IGNORE_CASCADE_BUFFERS  ; OFF           ; IGNORE_CASCADE                                                                   ;
; lpm_width               ; 9             ; Signed Integer                                                                   ;
; LPM_NUMWORDS            ; 32768         ; Signed Integer                                                                   ;
; LPM_WIDTHU              ; 15            ; Signed Integer                                                                   ;
; LPM_SHOWAHEAD           ; ON            ; Untyped                                                                          ;
; UNDERFLOW_CHECKING      ; ON            ; Untyped                                                                          ;
; OVERFLOW_CHECKING       ; ON            ; Untyped                                                                          ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF           ; Untyped                                                                          ;
; ADD_RAM_OUTPUT_REGISTER ; OFF           ; Untyped                                                                          ;
; ALMOST_FULL_VALUE       ; 80            ; Signed Integer                                                                   ;
; ALMOST_EMPTY_VALUE      ; 0             ; Untyped                                                                          ;
; ENABLE_ECC              ; FALSE         ; Untyped                                                                          ;
; USE_EAB                 ; ON            ; Untyped                                                                          ;
; MAXIMIZE_SPEED          ; 5             ; Untyped                                                                          ;
; DEVICE_FAMILY           ; Cyclone 10 LP ; Untyped                                                                          ;
; OPTIMIZE_FOR_SPEED      ; 5             ; Untyped                                                                          ;
; CBXI_PARAMETER          ; scfifo_f471   ; Untyped                                                                          ;
+-------------------------+---------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: switchlogic:switch|roundrobin:Out_2|buffer32K:buffer3|scfifo:scfifo_component ;
+-------------------------+---------------+----------------------------------------------------------------------------------+
; Parameter Name          ; Value         ; Type                                                                             ;
+-------------------------+---------------+----------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON            ; AUTO_CARRY                                                                       ;
; IGNORE_CARRY_BUFFERS    ; OFF           ; IGNORE_CARRY                                                                     ;
; AUTO_CASCADE_CHAINS     ; ON            ; AUTO_CASCADE                                                                     ;
; IGNORE_CASCADE_BUFFERS  ; OFF           ; IGNORE_CASCADE                                                                   ;
; lpm_width               ; 9             ; Signed Integer                                                                   ;
; LPM_NUMWORDS            ; 32768         ; Signed Integer                                                                   ;
; LPM_WIDTHU              ; 15            ; Signed Integer                                                                   ;
; LPM_SHOWAHEAD           ; ON            ; Untyped                                                                          ;
; UNDERFLOW_CHECKING      ; ON            ; Untyped                                                                          ;
; OVERFLOW_CHECKING       ; ON            ; Untyped                                                                          ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF           ; Untyped                                                                          ;
; ADD_RAM_OUTPUT_REGISTER ; OFF           ; Untyped                                                                          ;
; ALMOST_FULL_VALUE       ; 80            ; Signed Integer                                                                   ;
; ALMOST_EMPTY_VALUE      ; 0             ; Untyped                                                                          ;
; ENABLE_ECC              ; FALSE         ; Untyped                                                                          ;
; USE_EAB                 ; ON            ; Untyped                                                                          ;
; MAXIMIZE_SPEED          ; 5             ; Untyped                                                                          ;
; DEVICE_FAMILY           ; Cyclone 10 LP ; Untyped                                                                          ;
; OPTIMIZE_FOR_SPEED      ; 5             ; Untyped                                                                          ;
; CBXI_PARAMETER          ; scfifo_f471   ; Untyped                                                                          ;
+-------------------------+---------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: switchlogic:switch|roundrobin:Out_3|buffer32K:buffer1|scfifo:scfifo_component ;
+-------------------------+---------------+----------------------------------------------------------------------------------+
; Parameter Name          ; Value         ; Type                                                                             ;
+-------------------------+---------------+----------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON            ; AUTO_CARRY                                                                       ;
; IGNORE_CARRY_BUFFERS    ; OFF           ; IGNORE_CARRY                                                                     ;
; AUTO_CASCADE_CHAINS     ; ON            ; AUTO_CASCADE                                                                     ;
; IGNORE_CASCADE_BUFFERS  ; OFF           ; IGNORE_CASCADE                                                                   ;
; lpm_width               ; 9             ; Signed Integer                                                                   ;
; LPM_NUMWORDS            ; 32768         ; Signed Integer                                                                   ;
; LPM_WIDTHU              ; 15            ; Signed Integer                                                                   ;
; LPM_SHOWAHEAD           ; ON            ; Untyped                                                                          ;
; UNDERFLOW_CHECKING      ; ON            ; Untyped                                                                          ;
; OVERFLOW_CHECKING       ; ON            ; Untyped                                                                          ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF           ; Untyped                                                                          ;
; ADD_RAM_OUTPUT_REGISTER ; OFF           ; Untyped                                                                          ;
; ALMOST_FULL_VALUE       ; 80            ; Signed Integer                                                                   ;
; ALMOST_EMPTY_VALUE      ; 0             ; Untyped                                                                          ;
; ENABLE_ECC              ; FALSE         ; Untyped                                                                          ;
; USE_EAB                 ; ON            ; Untyped                                                                          ;
; MAXIMIZE_SPEED          ; 5             ; Untyped                                                                          ;
; DEVICE_FAMILY           ; Cyclone 10 LP ; Untyped                                                                          ;
; OPTIMIZE_FOR_SPEED      ; 5             ; Untyped                                                                          ;
; CBXI_PARAMETER          ; scfifo_f471   ; Untyped                                                                          ;
+-------------------------+---------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: switchlogic:switch|roundrobin:Out_3|buffer32K:buffer2|scfifo:scfifo_component ;
+-------------------------+---------------+----------------------------------------------------------------------------------+
; Parameter Name          ; Value         ; Type                                                                             ;
+-------------------------+---------------+----------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON            ; AUTO_CARRY                                                                       ;
; IGNORE_CARRY_BUFFERS    ; OFF           ; IGNORE_CARRY                                                                     ;
; AUTO_CASCADE_CHAINS     ; ON            ; AUTO_CASCADE                                                                     ;
; IGNORE_CASCADE_BUFFERS  ; OFF           ; IGNORE_CASCADE                                                                   ;
; lpm_width               ; 9             ; Signed Integer                                                                   ;
; LPM_NUMWORDS            ; 32768         ; Signed Integer                                                                   ;
; LPM_WIDTHU              ; 15            ; Signed Integer                                                                   ;
; LPM_SHOWAHEAD           ; ON            ; Untyped                                                                          ;
; UNDERFLOW_CHECKING      ; ON            ; Untyped                                                                          ;
; OVERFLOW_CHECKING       ; ON            ; Untyped                                                                          ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF           ; Untyped                                                                          ;
; ADD_RAM_OUTPUT_REGISTER ; OFF           ; Untyped                                                                          ;
; ALMOST_FULL_VALUE       ; 80            ; Signed Integer                                                                   ;
; ALMOST_EMPTY_VALUE      ; 0             ; Untyped                                                                          ;
; ENABLE_ECC              ; FALSE         ; Untyped                                                                          ;
; USE_EAB                 ; ON            ; Untyped                                                                          ;
; MAXIMIZE_SPEED          ; 5             ; Untyped                                                                          ;
; DEVICE_FAMILY           ; Cyclone 10 LP ; Untyped                                                                          ;
; OPTIMIZE_FOR_SPEED      ; 5             ; Untyped                                                                          ;
; CBXI_PARAMETER          ; scfifo_f471   ; Untyped                                                                          ;
+-------------------------+---------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: switchlogic:switch|roundrobin:Out_3|buffer32K:buffer3|scfifo:scfifo_component ;
+-------------------------+---------------+----------------------------------------------------------------------------------+
; Parameter Name          ; Value         ; Type                                                                             ;
+-------------------------+---------------+----------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON            ; AUTO_CARRY                                                                       ;
; IGNORE_CARRY_BUFFERS    ; OFF           ; IGNORE_CARRY                                                                     ;
; AUTO_CASCADE_CHAINS     ; ON            ; AUTO_CASCADE                                                                     ;
; IGNORE_CASCADE_BUFFERS  ; OFF           ; IGNORE_CASCADE                                                                   ;
; lpm_width               ; 9             ; Signed Integer                                                                   ;
; LPM_NUMWORDS            ; 32768         ; Signed Integer                                                                   ;
; LPM_WIDTHU              ; 15            ; Signed Integer                                                                   ;
; LPM_SHOWAHEAD           ; ON            ; Untyped                                                                          ;
; UNDERFLOW_CHECKING      ; ON            ; Untyped                                                                          ;
; OVERFLOW_CHECKING       ; ON            ; Untyped                                                                          ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF           ; Untyped                                                                          ;
; ADD_RAM_OUTPUT_REGISTER ; OFF           ; Untyped                                                                          ;
; ALMOST_FULL_VALUE       ; 80            ; Signed Integer                                                                   ;
; ALMOST_EMPTY_VALUE      ; 0             ; Untyped                                                                          ;
; ENABLE_ECC              ; FALSE         ; Untyped                                                                          ;
; USE_EAB                 ; ON            ; Untyped                                                                          ;
; MAXIMIZE_SPEED          ; 5             ; Untyped                                                                          ;
; DEVICE_FAMILY           ; Cyclone 10 LP ; Untyped                                                                          ;
; OPTIMIZE_FOR_SPEED      ; 5             ; Untyped                                                                          ;
; CBXI_PARAMETER          ; scfifo_f471   ; Untyped                                                                          ;
+-------------------------+---------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: switchlogic:switch|roundrobin:Out_4|buffer32K:buffer1|scfifo:scfifo_component ;
+-------------------------+---------------+----------------------------------------------------------------------------------+
; Parameter Name          ; Value         ; Type                                                                             ;
+-------------------------+---------------+----------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON            ; AUTO_CARRY                                                                       ;
; IGNORE_CARRY_BUFFERS    ; OFF           ; IGNORE_CARRY                                                                     ;
; AUTO_CASCADE_CHAINS     ; ON            ; AUTO_CASCADE                                                                     ;
; IGNORE_CASCADE_BUFFERS  ; OFF           ; IGNORE_CASCADE                                                                   ;
; lpm_width               ; 9             ; Signed Integer                                                                   ;
; LPM_NUMWORDS            ; 32768         ; Signed Integer                                                                   ;
; LPM_WIDTHU              ; 15            ; Signed Integer                                                                   ;
; LPM_SHOWAHEAD           ; ON            ; Untyped                                                                          ;
; UNDERFLOW_CHECKING      ; ON            ; Untyped                                                                          ;
; OVERFLOW_CHECKING       ; ON            ; Untyped                                                                          ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF           ; Untyped                                                                          ;
; ADD_RAM_OUTPUT_REGISTER ; OFF           ; Untyped                                                                          ;
; ALMOST_FULL_VALUE       ; 80            ; Signed Integer                                                                   ;
; ALMOST_EMPTY_VALUE      ; 0             ; Untyped                                                                          ;
; ENABLE_ECC              ; FALSE         ; Untyped                                                                          ;
; USE_EAB                 ; ON            ; Untyped                                                                          ;
; MAXIMIZE_SPEED          ; 5             ; Untyped                                                                          ;
; DEVICE_FAMILY           ; Cyclone 10 LP ; Untyped                                                                          ;
; OPTIMIZE_FOR_SPEED      ; 5             ; Untyped                                                                          ;
; CBXI_PARAMETER          ; scfifo_f471   ; Untyped                                                                          ;
+-------------------------+---------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: switchlogic:switch|roundrobin:Out_4|buffer32K:buffer2|scfifo:scfifo_component ;
+-------------------------+---------------+----------------------------------------------------------------------------------+
; Parameter Name          ; Value         ; Type                                                                             ;
+-------------------------+---------------+----------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON            ; AUTO_CARRY                                                                       ;
; IGNORE_CARRY_BUFFERS    ; OFF           ; IGNORE_CARRY                                                                     ;
; AUTO_CASCADE_CHAINS     ; ON            ; AUTO_CASCADE                                                                     ;
; IGNORE_CASCADE_BUFFERS  ; OFF           ; IGNORE_CASCADE                                                                   ;
; lpm_width               ; 9             ; Signed Integer                                                                   ;
; LPM_NUMWORDS            ; 32768         ; Signed Integer                                                                   ;
; LPM_WIDTHU              ; 15            ; Signed Integer                                                                   ;
; LPM_SHOWAHEAD           ; ON            ; Untyped                                                                          ;
; UNDERFLOW_CHECKING      ; ON            ; Untyped                                                                          ;
; OVERFLOW_CHECKING       ; ON            ; Untyped                                                                          ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF           ; Untyped                                                                          ;
; ADD_RAM_OUTPUT_REGISTER ; OFF           ; Untyped                                                                          ;
; ALMOST_FULL_VALUE       ; 80            ; Signed Integer                                                                   ;
; ALMOST_EMPTY_VALUE      ; 0             ; Untyped                                                                          ;
; ENABLE_ECC              ; FALSE         ; Untyped                                                                          ;
; USE_EAB                 ; ON            ; Untyped                                                                          ;
; MAXIMIZE_SPEED          ; 5             ; Untyped                                                                          ;
; DEVICE_FAMILY           ; Cyclone 10 LP ; Untyped                                                                          ;
; OPTIMIZE_FOR_SPEED      ; 5             ; Untyped                                                                          ;
; CBXI_PARAMETER          ; scfifo_f471   ; Untyped                                                                          ;
+-------------------------+---------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: switchlogic:switch|roundrobin:Out_4|buffer32K:buffer3|scfifo:scfifo_component ;
+-------------------------+---------------+----------------------------------------------------------------------------------+
; Parameter Name          ; Value         ; Type                                                                             ;
+-------------------------+---------------+----------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON            ; AUTO_CARRY                                                                       ;
; IGNORE_CARRY_BUFFERS    ; OFF           ; IGNORE_CARRY                                                                     ;
; AUTO_CASCADE_CHAINS     ; ON            ; AUTO_CASCADE                                                                     ;
; IGNORE_CASCADE_BUFFERS  ; OFF           ; IGNORE_CASCADE                                                                   ;
; lpm_width               ; 9             ; Signed Integer                                                                   ;
; LPM_NUMWORDS            ; 32768         ; Signed Integer                                                                   ;
; LPM_WIDTHU              ; 15            ; Signed Integer                                                                   ;
; LPM_SHOWAHEAD           ; ON            ; Untyped                                                                          ;
; UNDERFLOW_CHECKING      ; ON            ; Untyped                                                                          ;
; OVERFLOW_CHECKING       ; ON            ; Untyped                                                                          ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF           ; Untyped                                                                          ;
; ADD_RAM_OUTPUT_REGISTER ; OFF           ; Untyped                                                                          ;
; ALMOST_FULL_VALUE       ; 80            ; Signed Integer                                                                   ;
; ALMOST_EMPTY_VALUE      ; 0             ; Untyped                                                                          ;
; ENABLE_ECC              ; FALSE         ; Untyped                                                                          ;
; USE_EAB                 ; ON            ; Untyped                                                                          ;
; MAXIMIZE_SPEED          ; 5             ; Untyped                                                                          ;
; DEVICE_FAMILY           ; Cyclone 10 LP ; Untyped                                                                          ;
; OPTIMIZE_FOR_SPEED      ; 5             ; Untyped                                                                          ;
; CBXI_PARAMETER          ; scfifo_f471   ; Untyped                                                                          ;
+-------------------------+---------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0 ;
+------------------------------------+-----------------------------------------------+-----------------------------------------------+
; Parameter Name                     ; Value                                         ; Type                                          ;
+------------------------------------+-----------------------------------------------+-----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                                       ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE                                ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                                       ;
; OPERATION_MODE                     ; DUAL_PORT                                     ; Untyped                                       ;
; WIDTH_A                            ; 52                                            ; Untyped                                       ;
; WIDTHAD_A                          ; 14                                            ; Untyped                                       ;
; NUMWORDS_A                         ; 8193                                          ; Untyped                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED                                  ; Untyped                                       ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                                       ;
; OUTDATA_ACLR_A                     ; NONE                                          ; Untyped                                       ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                                       ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                                       ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                                       ;
; WIDTH_B                            ; 52                                            ; Untyped                                       ;
; WIDTHAD_B                          ; 14                                            ; Untyped                                       ;
; NUMWORDS_B                         ; 8193                                          ; Untyped                                       ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                                       ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                                       ;
; ADDRESS_REG_B                      ; CLOCK0                                        ; Untyped                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                                       ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                                       ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                                       ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                       ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                                       ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                                       ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                       ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                                       ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Untyped                                       ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Untyped                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                                          ; Untyped                                       ;
; BYTE_SIZE                          ; 8                                             ; Untyped                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                      ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                       ;
; INIT_FILE                          ; db/switchtop.ram0_mac_memory_a93df217.hdl.mif ; Untyped                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                                       ;
; MAXIMUM_DEPTH                      ; 0                                             ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                                       ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                                       ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Untyped                                       ;
; DEVICE_FAMILY                      ; Cyclone 10 LP                                 ; Untyped                                       ;
; CBXI_PARAMETER                     ; altsyncram_d1m1                               ; Untyped                                       ;
+------------------------------------+-----------------------------------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                               ;
+----------------------------+-------------------------------------------------------------------------------+
; Name                       ; Value                                                                         ;
+----------------------------+-------------------------------------------------------------------------------+
; Number of entity instances ; 16                                                                            ;
; Entity Instance            ; switchlogic:switch|input_handler:In_1|buffer2K:BUF|scfifo:scfifo_component    ;
;     -- FIFO Type           ; Single Clock                                                                  ;
;     -- lpm_width           ; 9                                                                             ;
;     -- LPM_NUMWORDS        ; 2048                                                                          ;
;     -- LPM_SHOWAHEAD       ; ON                                                                            ;
;     -- USE_EAB             ; ON                                                                            ;
; Entity Instance            ; switchlogic:switch|input_handler:In_2|buffer2K:BUF|scfifo:scfifo_component    ;
;     -- FIFO Type           ; Single Clock                                                                  ;
;     -- lpm_width           ; 9                                                                             ;
;     -- LPM_NUMWORDS        ; 2048                                                                          ;
;     -- LPM_SHOWAHEAD       ; ON                                                                            ;
;     -- USE_EAB             ; ON                                                                            ;
; Entity Instance            ; switchlogic:switch|input_handler:In_3|buffer2K:BUF|scfifo:scfifo_component    ;
;     -- FIFO Type           ; Single Clock                                                                  ;
;     -- lpm_width           ; 9                                                                             ;
;     -- LPM_NUMWORDS        ; 2048                                                                          ;
;     -- LPM_SHOWAHEAD       ; ON                                                                            ;
;     -- USE_EAB             ; ON                                                                            ;
; Entity Instance            ; switchlogic:switch|input_handler:In_4|buffer2K:BUF|scfifo:scfifo_component    ;
;     -- FIFO Type           ; Single Clock                                                                  ;
;     -- lpm_width           ; 9                                                                             ;
;     -- LPM_NUMWORDS        ; 2048                                                                          ;
;     -- LPM_SHOWAHEAD       ; ON                                                                            ;
;     -- USE_EAB             ; ON                                                                            ;
; Entity Instance            ; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer1|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                                  ;
;     -- lpm_width           ; 9                                                                             ;
;     -- LPM_NUMWORDS        ; 32768                                                                         ;
;     -- LPM_SHOWAHEAD       ; ON                                                                            ;
;     -- USE_EAB             ; ON                                                                            ;
; Entity Instance            ; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer2|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                                  ;
;     -- lpm_width           ; 9                                                                             ;
;     -- LPM_NUMWORDS        ; 32768                                                                         ;
;     -- LPM_SHOWAHEAD       ; ON                                                                            ;
;     -- USE_EAB             ; ON                                                                            ;
; Entity Instance            ; switchlogic:switch|roundrobin:Out_1|buffer32K:buffer3|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                                  ;
;     -- lpm_width           ; 9                                                                             ;
;     -- LPM_NUMWORDS        ; 32768                                                                         ;
;     -- LPM_SHOWAHEAD       ; ON                                                                            ;
;     -- USE_EAB             ; ON                                                                            ;
; Entity Instance            ; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer1|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                                  ;
;     -- lpm_width           ; 9                                                                             ;
;     -- LPM_NUMWORDS        ; 32768                                                                         ;
;     -- LPM_SHOWAHEAD       ; ON                                                                            ;
;     -- USE_EAB             ; ON                                                                            ;
; Entity Instance            ; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer2|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                                  ;
;     -- lpm_width           ; 9                                                                             ;
;     -- LPM_NUMWORDS        ; 32768                                                                         ;
;     -- LPM_SHOWAHEAD       ; ON                                                                            ;
;     -- USE_EAB             ; ON                                                                            ;
; Entity Instance            ; switchlogic:switch|roundrobin:Out_2|buffer32K:buffer3|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                                  ;
;     -- lpm_width           ; 9                                                                             ;
;     -- LPM_NUMWORDS        ; 32768                                                                         ;
;     -- LPM_SHOWAHEAD       ; ON                                                                            ;
;     -- USE_EAB             ; ON                                                                            ;
; Entity Instance            ; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer1|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                                  ;
;     -- lpm_width           ; 9                                                                             ;
;     -- LPM_NUMWORDS        ; 32768                                                                         ;
;     -- LPM_SHOWAHEAD       ; ON                                                                            ;
;     -- USE_EAB             ; ON                                                                            ;
; Entity Instance            ; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer2|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                                  ;
;     -- lpm_width           ; 9                                                                             ;
;     -- LPM_NUMWORDS        ; 32768                                                                         ;
;     -- LPM_SHOWAHEAD       ; ON                                                                            ;
;     -- USE_EAB             ; ON                                                                            ;
; Entity Instance            ; switchlogic:switch|roundrobin:Out_3|buffer32K:buffer3|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                                  ;
;     -- lpm_width           ; 9                                                                             ;
;     -- LPM_NUMWORDS        ; 32768                                                                         ;
;     -- LPM_SHOWAHEAD       ; ON                                                                            ;
;     -- USE_EAB             ; ON                                                                            ;
; Entity Instance            ; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer1|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                                  ;
;     -- lpm_width           ; 9                                                                             ;
;     -- LPM_NUMWORDS        ; 32768                                                                         ;
;     -- LPM_SHOWAHEAD       ; ON                                                                            ;
;     -- USE_EAB             ; ON                                                                            ;
; Entity Instance            ; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer2|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                                  ;
;     -- lpm_width           ; 9                                                                             ;
;     -- LPM_NUMWORDS        ; 32768                                                                         ;
;     -- LPM_SHOWAHEAD       ; ON                                                                            ;
;     -- USE_EAB             ; ON                                                                            ;
; Entity Instance            ; switchlogic:switch|roundrobin:Out_4|buffer32K:buffer3|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                                  ;
;     -- lpm_width           ; 9                                                                             ;
;     -- LPM_NUMWORDS        ; 32768                                                                         ;
;     -- LPM_SHOWAHEAD       ; ON                                                                            ;
;     -- USE_EAB             ; ON                                                                            ;
+----------------------------+-------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                              ;
+-------------------------------------------+-----------------------------------------------------------------------------------+
; Name                                      ; Value                                                                             ;
+-------------------------------------------+-----------------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                                 ;
; Entity Instance                           ; switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                         ;
;     -- WIDTH_A                            ; 52                                                                                ;
;     -- NUMWORDS_A                         ; 8193                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                      ;
;     -- WIDTH_B                            ; 52                                                                                ;
;     -- NUMWORDS_B                         ; 8193                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                          ;
+-------------------------------------------+-----------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "switchlogic:switch|roundrobin:Out_1|buffer32K:buffer3"                                     ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; almost_full ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; full        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; usedw       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "switchlogic:switch|roundrobin:Out_1|buffer32K:buffer2"                                     ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; almost_full ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; full        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; usedw       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "switchlogic:switch|roundrobin:Out_1|buffer32K:buffer1"                                     ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; almost_full ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; full        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; usedw       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "switchlogic:switch|input_handler:In_4"                                                   ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; por[2..0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; por[3]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; valo4     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dato4     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "switchlogic:switch|input_handler:In_3"                                                   ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; por[1..0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; por[3]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; por[2]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; valo3     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dato3     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "switchlogic:switch|input_handler:In_2"                                                   ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; por[3..2] ; Input  ; Info     ; Stuck at GND                                                                        ;
; por[1]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; por[0]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; valo2     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dato2     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "switchlogic:switch|input_handler:In_1|buffer2K:BUF"                                        ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; almost_full ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; empty       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; full        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; usedw       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "switchlogic:switch|input_handler:In_1"                                                   ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; por[3..1] ; Input  ; Info     ; Stuck at GND                                                                        ;
; por[0]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; valo1     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dato1     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 74                          ;
; cycloneiii_lcell_comb ; 1                           ;
;     normal            ; 1                           ;
;         0 data inputs ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 0.00                        ;
; Average LUT depth     ; 0.00                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Mon May 16 13:46:38 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off switchtop -c switchtop
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file /users/gjj/documents/gitrepos/34349-4portethernetswitch/src/switchtop.vhd
    Info (12022): Found design unit 1: switchtop-switchtop_arc File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd Line: 20
    Info (12023): Found entity 1: switchtop File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file /users/gjj/documents/gitrepos/34349-4portethernetswitch/src/switchlogic.vhd
    Info (12022): Found design unit 1: switchlogic-switch_logic_arc File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd Line: 20
    Info (12023): Found entity 1: switchlogic File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file /users/gjj/documents/gitrepos/34349-4portethernetswitch/src/output_handler/roundrobin.vhd
    Info (12022): Found design unit 1: roundrobin-roundrobin_arc File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd Line: 21
    Info (12023): Found entity 1: roundrobin File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /users/gjj/documents/gitrepos/34349-4portethernetswitch/src/mac_learning/mac_memory.vhd
    Info (12022): Found design unit 1: mac_memory-mac_memory_arc File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/mac_learning/Mac_memory.vhd Line: 21
    Info (12023): Found entity 1: mac_memory File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/mac_learning/Mac_memory.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /users/gjj/documents/gitrepos/34349-4portethernetswitch/src/mac_learning/mac_learning.vhd
    Info (12022): Found design unit 1: mac_learning-mac_learning_arc File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/mac_learning/Mac_learning.vhd Line: 37
    Info (12023): Found entity 1: mac_learning File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/mac_learning/Mac_learning.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /users/gjj/documents/gitrepos/34349-4portethernetswitch/src/input_handler/input_handler.vhd
    Info (12022): Found design unit 1: input_handler-input_handler_arc File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 33
    Info (12023): Found entity 1: input_handler File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file /users/gjj/documents/gitrepos/34349-4portethernetswitch/src/input_handler/crc_parallel.vhd
    Info (12022): Found design unit 1: crc_parallel-crc_parallel_arc File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/crc_parallel.vhd Line: 20
    Info (12023): Found entity 1: crc_parallel File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/crc_parallel.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file /users/gjj/documents/gitrepos/34349-4portethernetswitch/src/buffer/buffer32k.vhd
    Info (12022): Found design unit 1: buffer32k-SYN File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd Line: 54
    Info (12023): Found entity 1: buffer32K File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd Line: 40
Info (12021): Found 2 design units, including 1 entities, in source file /users/gjj/documents/gitrepos/34349-4portethernetswitch/src/buffer/buffer2k.vhd
    Info (12022): Found design unit 1: buffer2k-SYN File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer2K.vhd Line: 60
    Info (12023): Found entity 1: buffer2K File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer2K.vhd Line: 43
Info (12127): Elaborating entity "switchtop" for the top level hierarchy
Info (12128): Elaborating entity "switchlogic" for hierarchy "switchlogic:switch" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd Line: 51
Warning (10540): VHDL Signal Declaration warning at switchlogic.vhd(102): used explicit default value for signal "port_1" because signal was never assigned a value File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd Line: 102
Warning (10540): VHDL Signal Declaration warning at switchlogic.vhd(103): used explicit default value for signal "port_2" because signal was never assigned a value File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd Line: 103
Warning (10540): VHDL Signal Declaration warning at switchlogic.vhd(104): used explicit default value for signal "port_3" because signal was never assigned a value File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd Line: 104
Warning (10540): VHDL Signal Declaration warning at switchlogic.vhd(105): used explicit default value for signal "port_4" because signal was never assigned a value File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd Line: 105
Info (12128): Elaborating entity "input_handler" for hierarchy "switchlogic:switch|input_handler:In_1" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd Line: 109
Info (10041): Inferred latch for "src_addr[0]" at input_handler.vhd(104) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 104
Info (10041): Inferred latch for "src_addr[1]" at input_handler.vhd(104) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 104
Info (10041): Inferred latch for "src_addr[2]" at input_handler.vhd(104) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 104
Info (10041): Inferred latch for "src_addr[3]" at input_handler.vhd(104) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 104
Info (10041): Inferred latch for "src_addr[4]" at input_handler.vhd(104) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 104
Info (10041): Inferred latch for "src_addr[5]" at input_handler.vhd(104) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 104
Info (10041): Inferred latch for "src_addr[6]" at input_handler.vhd(104) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 104
Info (10041): Inferred latch for "src_addr[7]" at input_handler.vhd(104) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 104
Info (10041): Inferred latch for "src_addr[8]" at input_handler.vhd(103) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 103
Info (10041): Inferred latch for "src_addr[9]" at input_handler.vhd(103) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 103
Info (10041): Inferred latch for "src_addr[10]" at input_handler.vhd(103) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 103
Info (10041): Inferred latch for "src_addr[11]" at input_handler.vhd(103) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 103
Info (10041): Inferred latch for "src_addr[12]" at input_handler.vhd(103) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 103
Info (10041): Inferred latch for "src_addr[13]" at input_handler.vhd(103) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 103
Info (10041): Inferred latch for "src_addr[14]" at input_handler.vhd(103) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 103
Info (10041): Inferred latch for "src_addr[15]" at input_handler.vhd(103) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 103
Info (10041): Inferred latch for "src_addr[16]" at input_handler.vhd(102) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 102
Info (10041): Inferred latch for "src_addr[17]" at input_handler.vhd(102) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 102
Info (10041): Inferred latch for "src_addr[18]" at input_handler.vhd(102) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 102
Info (10041): Inferred latch for "src_addr[19]" at input_handler.vhd(102) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 102
Info (10041): Inferred latch for "src_addr[20]" at input_handler.vhd(102) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 102
Info (10041): Inferred latch for "src_addr[21]" at input_handler.vhd(102) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 102
Info (10041): Inferred latch for "src_addr[22]" at input_handler.vhd(102) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 102
Info (10041): Inferred latch for "src_addr[23]" at input_handler.vhd(102) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 102
Info (10041): Inferred latch for "src_addr[24]" at input_handler.vhd(101) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 101
Info (10041): Inferred latch for "src_addr[25]" at input_handler.vhd(101) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 101
Info (10041): Inferred latch for "src_addr[26]" at input_handler.vhd(101) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 101
Info (10041): Inferred latch for "src_addr[27]" at input_handler.vhd(101) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 101
Info (10041): Inferred latch for "src_addr[28]" at input_handler.vhd(101) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 101
Info (10041): Inferred latch for "src_addr[29]" at input_handler.vhd(101) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 101
Info (10041): Inferred latch for "src_addr[30]" at input_handler.vhd(101) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 101
Info (10041): Inferred latch for "src_addr[31]" at input_handler.vhd(101) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 101
Info (10041): Inferred latch for "src_addr[32]" at input_handler.vhd(100) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 100
Info (10041): Inferred latch for "src_addr[33]" at input_handler.vhd(100) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 100
Info (10041): Inferred latch for "src_addr[34]" at input_handler.vhd(100) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 100
Info (10041): Inferred latch for "src_addr[35]" at input_handler.vhd(100) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 100
Info (10041): Inferred latch for "src_addr[36]" at input_handler.vhd(100) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 100
Info (10041): Inferred latch for "src_addr[37]" at input_handler.vhd(100) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 100
Info (10041): Inferred latch for "src_addr[38]" at input_handler.vhd(100) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 100
Info (10041): Inferred latch for "src_addr[39]" at input_handler.vhd(100) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 100
Info (10041): Inferred latch for "src_addr[40]" at input_handler.vhd(99) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 99
Info (10041): Inferred latch for "src_addr[41]" at input_handler.vhd(99) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 99
Info (10041): Inferred latch for "src_addr[42]" at input_handler.vhd(99) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 99
Info (10041): Inferred latch for "src_addr[43]" at input_handler.vhd(99) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 99
Info (10041): Inferred latch for "src_addr[44]" at input_handler.vhd(99) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 99
Info (10041): Inferred latch for "src_addr[45]" at input_handler.vhd(99) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 99
Info (10041): Inferred latch for "src_addr[46]" at input_handler.vhd(99) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 99
Info (10041): Inferred latch for "src_addr[47]" at input_handler.vhd(99) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 99
Info (10041): Inferred latch for "dst_addr[0]" at input_handler.vhd(97) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 97
Info (10041): Inferred latch for "dst_addr[1]" at input_handler.vhd(97) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 97
Info (10041): Inferred latch for "dst_addr[2]" at input_handler.vhd(97) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 97
Info (10041): Inferred latch for "dst_addr[3]" at input_handler.vhd(97) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 97
Info (10041): Inferred latch for "dst_addr[4]" at input_handler.vhd(97) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 97
Info (10041): Inferred latch for "dst_addr[5]" at input_handler.vhd(97) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 97
Info (10041): Inferred latch for "dst_addr[6]" at input_handler.vhd(97) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 97
Info (10041): Inferred latch for "dst_addr[7]" at input_handler.vhd(97) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 97
Info (10041): Inferred latch for "dst_addr[8]" at input_handler.vhd(96) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 96
Info (10041): Inferred latch for "dst_addr[9]" at input_handler.vhd(96) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 96
Info (10041): Inferred latch for "dst_addr[10]" at input_handler.vhd(96) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 96
Info (10041): Inferred latch for "dst_addr[11]" at input_handler.vhd(96) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 96
Info (10041): Inferred latch for "dst_addr[12]" at input_handler.vhd(96) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 96
Info (10041): Inferred latch for "dst_addr[13]" at input_handler.vhd(96) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 96
Info (10041): Inferred latch for "dst_addr[14]" at input_handler.vhd(96) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 96
Info (10041): Inferred latch for "dst_addr[15]" at input_handler.vhd(96) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 96
Info (10041): Inferred latch for "dst_addr[16]" at input_handler.vhd(95) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 95
Info (10041): Inferred latch for "dst_addr[17]" at input_handler.vhd(95) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 95
Info (10041): Inferred latch for "dst_addr[18]" at input_handler.vhd(95) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 95
Info (10041): Inferred latch for "dst_addr[19]" at input_handler.vhd(95) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 95
Info (10041): Inferred latch for "dst_addr[20]" at input_handler.vhd(95) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 95
Info (10041): Inferred latch for "dst_addr[21]" at input_handler.vhd(95) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 95
Info (10041): Inferred latch for "dst_addr[22]" at input_handler.vhd(95) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 95
Info (10041): Inferred latch for "dst_addr[23]" at input_handler.vhd(95) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 95
Info (10041): Inferred latch for "dst_addr[24]" at input_handler.vhd(94) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 94
Info (10041): Inferred latch for "dst_addr[25]" at input_handler.vhd(94) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 94
Info (10041): Inferred latch for "dst_addr[26]" at input_handler.vhd(94) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 94
Info (10041): Inferred latch for "dst_addr[27]" at input_handler.vhd(94) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 94
Info (10041): Inferred latch for "dst_addr[28]" at input_handler.vhd(94) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 94
Info (10041): Inferred latch for "dst_addr[29]" at input_handler.vhd(94) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 94
Info (10041): Inferred latch for "dst_addr[30]" at input_handler.vhd(94) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 94
Info (10041): Inferred latch for "dst_addr[31]" at input_handler.vhd(94) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 94
Info (10041): Inferred latch for "dst_addr[32]" at input_handler.vhd(93) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 93
Info (10041): Inferred latch for "dst_addr[33]" at input_handler.vhd(93) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 93
Info (10041): Inferred latch for "dst_addr[34]" at input_handler.vhd(93) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 93
Info (10041): Inferred latch for "dst_addr[35]" at input_handler.vhd(93) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 93
Info (10041): Inferred latch for "dst_addr[36]" at input_handler.vhd(93) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 93
Info (10041): Inferred latch for "dst_addr[37]" at input_handler.vhd(93) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 93
Info (10041): Inferred latch for "dst_addr[38]" at input_handler.vhd(93) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 93
Info (10041): Inferred latch for "dst_addr[39]" at input_handler.vhd(93) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 93
Info (10041): Inferred latch for "dst_addr[40]" at input_handler.vhd(92) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 92
Info (10041): Inferred latch for "dst_addr[41]" at input_handler.vhd(92) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 92
Info (10041): Inferred latch for "dst_addr[42]" at input_handler.vhd(92) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 92
Info (10041): Inferred latch for "dst_addr[43]" at input_handler.vhd(92) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 92
Info (10041): Inferred latch for "dst_addr[44]" at input_handler.vhd(92) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 92
Info (10041): Inferred latch for "dst_addr[45]" at input_handler.vhd(92) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 92
Info (10041): Inferred latch for "dst_addr[46]" at input_handler.vhd(92) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 92
Info (10041): Inferred latch for "dst_addr[47]" at input_handler.vhd(92) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 92
Info (10041): Inferred latch for "dato4[8]" at input_handler.vhd(86) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 86
Info (10041): Inferred latch for "dato4[7]" at input_handler.vhd(86) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 86
Info (10041): Inferred latch for "dato4[6]" at input_handler.vhd(86) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 86
Info (10041): Inferred latch for "dato4[5]" at input_handler.vhd(86) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 86
Info (10041): Inferred latch for "dato4[4]" at input_handler.vhd(86) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 86
Info (10041): Inferred latch for "dato4[3]" at input_handler.vhd(86) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 86
Info (10041): Inferred latch for "dato4[2]" at input_handler.vhd(86) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 86
Info (10041): Inferred latch for "dato4[1]" at input_handler.vhd(86) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 86
Info (10041): Inferred latch for "dato4[0]" at input_handler.vhd(86) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 86
Info (10041): Inferred latch for "dato3[8]" at input_handler.vhd(85) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 85
Info (10041): Inferred latch for "dato3[7]" at input_handler.vhd(85) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 85
Info (10041): Inferred latch for "dato3[6]" at input_handler.vhd(85) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 85
Info (10041): Inferred latch for "dato3[5]" at input_handler.vhd(85) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 85
Info (10041): Inferred latch for "dato3[4]" at input_handler.vhd(85) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 85
Info (10041): Inferred latch for "dato3[3]" at input_handler.vhd(85) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 85
Info (10041): Inferred latch for "dato3[2]" at input_handler.vhd(85) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 85
Info (10041): Inferred latch for "dato3[1]" at input_handler.vhd(85) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 85
Info (10041): Inferred latch for "dato3[0]" at input_handler.vhd(85) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 85
Info (10041): Inferred latch for "dato2[8]" at input_handler.vhd(84) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 84
Info (10041): Inferred latch for "dato2[7]" at input_handler.vhd(84) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 84
Info (10041): Inferred latch for "dato2[6]" at input_handler.vhd(84) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 84
Info (10041): Inferred latch for "dato2[5]" at input_handler.vhd(84) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 84
Info (10041): Inferred latch for "dato2[4]" at input_handler.vhd(84) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 84
Info (10041): Inferred latch for "dato2[3]" at input_handler.vhd(84) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 84
Info (10041): Inferred latch for "dato2[2]" at input_handler.vhd(84) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 84
Info (10041): Inferred latch for "dato2[1]" at input_handler.vhd(84) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 84
Info (10041): Inferred latch for "dato2[0]" at input_handler.vhd(84) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 84
Info (10041): Inferred latch for "dato1[8]" at input_handler.vhd(83) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 83
Info (10041): Inferred latch for "dato1[7]" at input_handler.vhd(83) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 83
Info (10041): Inferred latch for "dato1[6]" at input_handler.vhd(83) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 83
Info (10041): Inferred latch for "dato1[5]" at input_handler.vhd(83) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 83
Info (10041): Inferred latch for "dato1[4]" at input_handler.vhd(83) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 83
Info (10041): Inferred latch for "dato1[3]" at input_handler.vhd(83) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 83
Info (10041): Inferred latch for "dato1[2]" at input_handler.vhd(83) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 83
Info (10041): Inferred latch for "dato1[1]" at input_handler.vhd(83) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 83
Info (10041): Inferred latch for "dato1[0]" at input_handler.vhd(83) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 83
Info (12128): Elaborating entity "crc_parallel" for hierarchy "switchlogic:switch|input_handler:In_1|crc_parallel:CRC" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 72
Info (10018): Can't recognize finite state machine "state" because it has a complex reset state
Info (12128): Elaborating entity "buffer2K" for hierarchy "switchlogic:switch|input_handler:In_1|buffer2K:BUF" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 73
Info (12128): Elaborating entity "scfifo" for hierarchy "switchlogic:switch|input_handler:In_1|buffer2K:BUF|scfifo:scfifo_component" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer2K.vhd Line: 105
Info (12130): Elaborated megafunction instantiation "switchlogic:switch|input_handler:In_1|buffer2K:BUF|scfifo:scfifo_component" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer2K.vhd Line: 105
Info (12133): Instantiated megafunction "switchlogic:switch|input_handler:In_1|buffer2K:BUF|scfifo:scfifo_component" with the following parameter: File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer2K.vhd Line: 105
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "almost_full_value" = "80"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_numwords" = "2048"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "9"
    Info (12134): Parameter "lpm_widthu" = "11"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_f271.tdf
    Info (12023): Found entity 1: scfifo_f271 File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f271.tdf Line: 25
Info (12128): Elaborating entity "scfifo_f271" for hierarchy "switchlogic:switch|input_handler:In_1|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_tk31.tdf
    Info (12023): Found entity 1: a_dpfifo_tk31 File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tk31.tdf Line: 33
Info (12128): Elaborating entity "a_dpfifo_tk31" for hierarchy "switchlogic:switch|input_handler:In_1|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f271.tdf Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_40c1.tdf
    Info (12023): Found entity 1: altsyncram_40c1 File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_40c1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_40c1" for hierarchy "switchlogic:switch|input_handler:In_1|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|altsyncram_40c1:FIFOram" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tk31.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ot8.tdf
    Info (12023): Found entity 1: cmpr_ot8 File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/cmpr_ot8.tdf Line: 23
Info (12128): Elaborating entity "cmpr_ot8" for hierarchy "switchlogic:switch|input_handler:In_1|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|cmpr_ot8:almost_full_comparer" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tk31.tdf Line: 55
Info (12128): Elaborating entity "cmpr_ot8" for hierarchy "switchlogic:switch|input_handler:In_1|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|cmpr_ot8:three_comparison" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tk31.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_3bb.tdf
    Info (12023): Found entity 1: cntr_3bb File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/cntr_3bb.tdf Line: 26
Info (12128): Elaborating entity "cntr_3bb" for hierarchy "switchlogic:switch|input_handler:In_1|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|cntr_3bb:rd_ptr_msb" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tk31.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_gb7.tdf
    Info (12023): Found entity 1: cntr_gb7 File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/cntr_gb7.tdf Line: 26
Info (12128): Elaborating entity "cntr_gb7" for hierarchy "switchlogic:switch|input_handler:In_1|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|cntr_gb7:usedw_counter" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tk31.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4bb.tdf
    Info (12023): Found entity 1: cntr_4bb File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/cntr_4bb.tdf Line: 26
Info (12128): Elaborating entity "cntr_4bb" for hierarchy "switchlogic:switch|input_handler:In_1|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|cntr_4bb:wr_ptr" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tk31.tdf Line: 59
Info (12128): Elaborating entity "roundrobin" for hierarchy "switchlogic:switch|roundrobin:Out_1" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd Line: 114
Warning (10541): VHDL Signal Declaration warning at roundrobin.vhd(45): used implicit default value for signal "clear" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd Line: 45
Info (12128): Elaborating entity "buffer32K" for hierarchy "switchlogic:switch|roundrobin:Out_1|buffer32K:buffer1" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd Line: 49
Info (12128): Elaborating entity "scfifo" for hierarchy "switchlogic:switch|roundrobin:Out_1|buffer32K:buffer1|scfifo:scfifo_component" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd Line: 97
Info (12130): Elaborated megafunction instantiation "switchlogic:switch|roundrobin:Out_1|buffer32K:buffer1|scfifo:scfifo_component" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd Line: 97
Info (12133): Instantiated megafunction "switchlogic:switch|roundrobin:Out_1|buffer32K:buffer1|scfifo:scfifo_component" with the following parameter: File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd Line: 97
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "almost_full_value" = "80"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_numwords" = "32768"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "9"
    Info (12134): Parameter "lpm_widthu" = "15"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_f471.tdf
    Info (12023): Found entity 1: scfifo_f471 File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf Line: 25
Info (12128): Elaborating entity "scfifo_f471" for hierarchy "switchlogic:switch|roundrobin:Out_1|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_tm31.tdf
    Info (12023): Found entity 1: a_dpfifo_tm31 File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf Line: 33
Info (12128): Elaborating entity "a_dpfifo_tm31" for hierarchy "switchlogic:switch|roundrobin:Out_1|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_44c1.tdf
    Info (12023): Found entity 1: altsyncram_44c1 File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_44c1" for hierarchy "switchlogic:switch|roundrobin:Out_1|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_687.tdf
    Info (12023): Found entity 1: decode_687 File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/decode_687.tdf Line: 23
Info (12128): Elaborating entity "decode_687" for hierarchy "switchlogic:switch|roundrobin:Out_1|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|decode_687:decode2" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vj6.tdf
    Info (12023): Found entity 1: decode_vj6 File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/decode_vj6.tdf Line: 23
Info (12128): Elaborating entity "decode_vj6" for hierarchy "switchlogic:switch|roundrobin:Out_1|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|decode_vj6:rden_decode_b" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_n28.tdf
    Info (12023): Found entity 1: mux_n28 File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/mux_n28.tdf Line: 23
Info (12128): Elaborating entity "mux_n28" for hierarchy "switchlogic:switch|roundrobin:Out_1|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|mux_n28:mux3" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_st8.tdf
    Info (12023): Found entity 1: cmpr_st8 File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/cmpr_st8.tdf Line: 23
Info (12128): Elaborating entity "cmpr_st8" for hierarchy "switchlogic:switch|roundrobin:Out_1|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cmpr_st8:almost_full_comparer" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf Line: 55
Info (12128): Elaborating entity "cmpr_st8" for hierarchy "switchlogic:switch|roundrobin:Out_1|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cmpr_st8:three_comparison" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_7bb.tdf
    Info (12023): Found entity 1: cntr_7bb File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/cntr_7bb.tdf Line: 26
Info (12128): Elaborating entity "cntr_7bb" for hierarchy "switchlogic:switch|roundrobin:Out_1|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_7bb:rd_ptr_msb" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kb7.tdf
    Info (12023): Found entity 1: cntr_kb7 File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/cntr_kb7.tdf Line: 26
Info (12128): Elaborating entity "cntr_kb7" for hierarchy "switchlogic:switch|roundrobin:Out_1|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_kb7:usedw_counter" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_8bb.tdf
    Info (12023): Found entity 1: cntr_8bb File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/cntr_8bb.tdf Line: 26
Info (12128): Elaborating entity "cntr_8bb" for hierarchy "switchlogic:switch|roundrobin:Out_1|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|cntr_8bb:wr_ptr" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf Line: 59
Info (12128): Elaborating entity "mac_learning" for hierarchy "switchlogic:switch|mac_learning:MAC" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd Line: 119
Info (12128): Elaborating entity "mac_memory" for hierarchy "switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/mac_learning/Mac_learning.vhd Line: 118
Warning (113028): 8191 out of 16384 addresses are uninitialized. The Quartus Prime software will initialize them to "0". There are 1 warnings found, and 1 warnings are reported. File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/switchtop.ram0_mac_memory_a93df217.hdl.mif Line: 1
    Warning (113027): Addresses ranging from 8193 to 16383 are not initialized File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/switchtop.ram0_mac_memory_a93df217.hdl.mif Line: 1
Warning (276020): Inferred RAM node "switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_4|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a17" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 559
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_4|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a8" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 289
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_4|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a26" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 829
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_4|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a35" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 1099
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_4|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a17" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 559
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_4|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a8" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 289
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_4|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a26" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 829
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_4|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a35" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 1099
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_4|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a17" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 559
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_4|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a8" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 289
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_4|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a26" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 829
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_4|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a35" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 1099
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_3|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a17" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 559
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_3|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a8" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 289
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_3|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a26" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 829
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_3|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a35" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 1099
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_3|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a17" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 559
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_3|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a8" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 289
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_3|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a26" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 829
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_3|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a35" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 1099
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_3|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a17" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 559
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_3|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a8" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 289
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_3|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a26" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 829
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_3|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a35" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 1099
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_2|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a17" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 559
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_2|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a8" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 289
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_2|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a26" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 829
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_2|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a35" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 1099
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_2|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a17" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 559
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_2|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a8" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 289
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_2|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a26" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 829
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_2|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a35" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 1099
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_2|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a17" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 559
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_2|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a8" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 289
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_2|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a26" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 829
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_2|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a35" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 1099
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_1|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a17" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 559
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_1|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a8" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 289
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_1|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a26" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 829
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_1|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a35" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 1099
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_1|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a17" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 559
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_1|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a8" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 289
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_1|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a26" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 829
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_1|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a35" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 1099
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_1|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a17" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 559
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_1|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a8" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 289
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_1|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a26" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 829
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_1|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a35" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 1099
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_1|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a9" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 319
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_1|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a18" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 589
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_1|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a27" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 859
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_1|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a9" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 319
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_1|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a18" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 589
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_1|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a27" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 859
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_1|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a9" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 319
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_1|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a18" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 589
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_1|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a27" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 859
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_1|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a10" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 349
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_1|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a19" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 619
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_1|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a28" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 889
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_1|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a10" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 349
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_1|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a19" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 619
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_1|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a28" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 889
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_1|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a10" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 349
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_1|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a19" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 619
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_1|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a28" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 889
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_1|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a11" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 379
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_1|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a20" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 649
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_1|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a29" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 919
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_1|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a11" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 379
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_1|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a20" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 649
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_1|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a29" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 919
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_1|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a11" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 379
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_1|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a20" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 649
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_1|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a29" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 919
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_1|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a12" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 409
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_1|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a21" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 679
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_1|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a30" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 949
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_1|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a12" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 409
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_1|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a21" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 679
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_1|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a30" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 949
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_1|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a12" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 409
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_1|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a21" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 679
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_1|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a30" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 949
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_1|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a13" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 439
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_1|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a22" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 709
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_1|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a31" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 979
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_1|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a13" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 439
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_1|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a22" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 709
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_1|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a31" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 979
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_1|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a13" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 439
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_1|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a22" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 709
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_1|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a31" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 979
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_1|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a14" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 469
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_1|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a23" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 739
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_1|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a32" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 1009
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_1|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a14" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 469
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_1|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a23" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 739
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_1|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a32" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 1009
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_1|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a14" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 469
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_1|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a23" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 739
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_1|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a32" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 1009
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_1|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a15" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 499
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_1|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a24" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 769
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_1|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a33" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 1039
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_1|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a15" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 499
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_1|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a24" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 769
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_1|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a33" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 1039
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_1|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a15" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 499
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_1|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a24" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 769
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_1|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a33" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 1039
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_1|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a16" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 529
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_1|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a25" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 799
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_1|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a34" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 1069
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_1|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a16" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 529
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_1|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a25" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 799
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_1|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a34" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 1069
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_1|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a16" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 529
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_1|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a25" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 799
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_1|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a34" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 1069
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_2|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a9" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 319
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_2|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a18" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 589
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_2|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a27" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 859
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_2|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a9" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 319
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_2|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a18" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 589
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_2|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a27" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 859
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_2|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a9" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 319
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_2|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a18" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 589
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_2|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a27" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 859
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_2|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a10" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 349
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_2|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a19" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 619
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_2|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a28" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 889
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_2|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a10" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 349
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_2|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a19" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 619
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_2|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a28" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 889
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_2|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a10" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 349
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_2|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a19" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 619
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_2|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a28" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 889
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_2|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a11" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 379
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_2|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a20" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 649
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_2|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a29" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 919
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_2|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a11" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 379
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_2|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a20" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 649
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_2|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a29" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 919
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_2|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a11" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 379
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_2|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a20" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 649
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_2|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a29" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 919
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_2|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a12" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 409
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_2|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a21" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 679
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_2|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a30" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 949
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_2|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a12" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 409
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_2|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a21" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 679
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_2|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a30" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 949
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_2|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a12" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 409
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_2|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a21" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 679
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_2|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a30" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 949
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_2|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a13" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 439
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_2|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a22" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 709
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_2|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a31" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 979
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_2|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a13" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 439
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_2|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a22" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 709
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_2|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a31" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 979
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_2|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a13" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 439
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_2|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a22" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 709
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_2|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a31" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 979
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_2|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a14" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 469
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_2|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a23" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 739
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_2|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a32" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 1009
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_2|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a14" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 469
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_2|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a23" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 739
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_2|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a32" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 1009
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_2|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a14" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 469
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_2|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a23" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 739
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_2|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a32" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 1009
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_2|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a15" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 499
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_2|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a24" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 769
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_2|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a33" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 1039
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_2|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a15" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 499
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_2|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a24" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 769
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_2|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a33" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 1039
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_2|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a15" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 499
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_2|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a24" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 769
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_2|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a33" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 1039
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_2|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a16" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 529
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_2|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a25" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 799
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_2|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a34" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 1069
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_2|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a16" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 529
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_2|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a25" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 799
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_2|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a34" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 1069
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_2|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a16" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 529
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_2|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a25" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 799
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_2|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a34" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 1069
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_3|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a9" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 319
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_3|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a18" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 589
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_3|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a27" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 859
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_3|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a9" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 319
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_3|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a18" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 589
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_3|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a27" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 859
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_3|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a9" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 319
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_3|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a18" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 589
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_3|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a27" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 859
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_3|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a10" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 349
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_3|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a19" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 619
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_3|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a28" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 889
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_3|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a10" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 349
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_3|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a19" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 619
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_3|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a28" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 889
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_3|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a10" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 349
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_3|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a19" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 619
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_3|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a28" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 889
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_3|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a11" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 379
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_3|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a20" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 649
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_3|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a29" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 919
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_3|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a11" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 379
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_3|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a20" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 649
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_3|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a29" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 919
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_3|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a11" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 379
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_3|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a20" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 649
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_3|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a29" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 919
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_3|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a12" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 409
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_3|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a21" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 679
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_3|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a30" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 949
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_3|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a12" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 409
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_3|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a21" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 679
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_3|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a30" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 949
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_3|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a12" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 409
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_3|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a21" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 679
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_3|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a30" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 949
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_3|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a13" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 439
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_3|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a22" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 709
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_3|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a31" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 979
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_3|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a13" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 439
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_3|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a22" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 709
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_3|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a31" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 979
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_3|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a13" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 439
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_3|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a22" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 709
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_3|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a31" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 979
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_3|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a14" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 469
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_3|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a23" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 739
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_3|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a32" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 1009
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_3|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a14" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 469
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_3|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a23" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 739
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_3|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a32" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 1009
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_3|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a14" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 469
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_3|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a23" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 739
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_3|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a32" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 1009
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_3|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a15" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 499
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_3|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a24" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 769
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_3|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a33" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 1039
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_3|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a15" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 499
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_3|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a24" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 769
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_3|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a33" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 1039
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_3|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a15" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 499
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_3|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a24" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 769
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_3|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a33" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 1039
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_3|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a16" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 529
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_3|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a25" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 799
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_3|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a34" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 1069
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_3|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a16" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 529
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_3|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a25" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 799
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_3|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a34" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 1069
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_3|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a16" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 529
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_3|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a25" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 799
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_3|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a34" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 1069
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_4|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a9" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 319
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_4|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a18" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 589
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_4|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a27" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 859
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_4|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a9" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 319
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_4|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a18" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 589
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_4|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a27" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 859
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_4|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a9" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 319
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_4|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a18" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 589
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_4|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a27" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 859
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_4|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a10" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 349
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_4|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a19" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 619
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_4|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a28" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 889
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_4|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a10" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 349
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_4|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a19" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 619
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_4|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a28" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 889
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_4|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a10" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 349
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_4|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a19" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 619
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_4|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a28" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 889
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_4|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a11" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 379
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_4|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a20" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 649
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_4|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a29" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 919
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_4|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a11" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 379
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_4|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a20" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 649
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_4|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a29" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 919
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_4|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a11" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 379
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_4|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a20" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 649
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_4|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a29" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 919
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_4|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a12" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 409
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_4|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a21" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 679
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_4|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a30" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 949
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_4|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a12" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 409
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_4|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a21" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 679
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_4|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a30" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 949
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_4|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a12" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 409
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_4|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a21" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 679
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_4|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a30" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 949
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_4|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a13" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 439
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_4|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a22" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 709
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_4|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a31" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 979
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_4|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a13" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 439
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_4|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a22" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 709
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_4|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a31" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 979
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_4|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a13" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 439
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_4|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a22" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 709
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_4|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a31" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 979
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_4|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a14" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 469
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_4|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a23" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 739
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_4|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a32" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 1009
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_4|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a14" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 469
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_4|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a23" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 739
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_4|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a32" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 1009
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_4|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a14" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 469
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_4|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a23" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 739
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_4|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a32" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 1009
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_4|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a15" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 499
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_4|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a24" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 769
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_4|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a33" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 1039
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_4|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a15" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 499
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_4|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a24" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 769
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_4|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a33" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 1039
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_4|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a15" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 499
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_4|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a24" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 769
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_4|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a33" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 1039
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_4|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a16" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 529
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_4|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a25" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 799
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_4|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a34" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 1069
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_4|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a16" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 529
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_4|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a25" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 799
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_4|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a34" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 1069
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_4|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a16" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 529
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_4|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a25" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 799
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_4|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a34" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 1069
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_1|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a0" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 49
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_1|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a0" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 49
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_1|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a0" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 49
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_1|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a1" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 79
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_1|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a1" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 79
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_1|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a1" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 79
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_1|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a2" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 109
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_1|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a2" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 109
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_1|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a2" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 109
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_1|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a3" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 139
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_1|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a3" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 139
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_1|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a3" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 139
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_1|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a4" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 169
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_1|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a4" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 169
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_1|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a4" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 169
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_1|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a5" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 199
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_1|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a5" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 199
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_1|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a5" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 199
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_1|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a6" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 229
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_1|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a6" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 229
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_1|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a6" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 229
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_1|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a7" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 259
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_1|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a7" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 259
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_1|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a7" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 259
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_2|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a0" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 49
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_2|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a0" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 49
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_2|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a0" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 49
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_2|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a1" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 79
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_2|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a1" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 79
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_2|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a1" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 79
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_2|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a2" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 109
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_2|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a2" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 109
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_2|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a2" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 109
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_2|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a3" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 139
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_2|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a3" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 139
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_2|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a3" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 139
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_2|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a4" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 169
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_2|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a4" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 169
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_2|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a4" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 169
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_2|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a5" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 199
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_2|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a5" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 199
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_2|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a5" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 199
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_2|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a6" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 229
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_2|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a6" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 229
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_2|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a6" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 229
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_2|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a7" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 259
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_2|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a7" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 259
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_2|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a7" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 259
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_3|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a0" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 49
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_3|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a0" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 49
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_3|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a0" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 49
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_3|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a1" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 79
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_3|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a1" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 79
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_3|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a1" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 79
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_3|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a2" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 109
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_3|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a2" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 109
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_3|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a2" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 109
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_3|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a3" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 139
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_3|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a3" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 139
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_3|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a3" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 139
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_3|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a4" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 169
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_3|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a4" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 169
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_3|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a4" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 169
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_3|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a5" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 199
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_3|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a5" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 199
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_3|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a5" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 199
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_3|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a6" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 229
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_3|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a6" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 229
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_3|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a6" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 229
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_3|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a7" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 259
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_3|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a7" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 259
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_3|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a7" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 259
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_4|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a0" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 49
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_4|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a0" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 49
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_4|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a0" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 49
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_4|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a1" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 79
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_4|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a1" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 79
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_4|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a1" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 79
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_4|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a2" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 109
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_4|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a2" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 109
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_4|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a2" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 109
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_4|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a3" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 139
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_4|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a3" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 139
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_4|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a3" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 139
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_4|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a4" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 169
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_4|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a4" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 169
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_4|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a4" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 169
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_4|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a5" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 199
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_4|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a5" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 199
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_4|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a5" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 199
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_4|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a6" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 229
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_4|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a6" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 229
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_4|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a6" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 229
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_4|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a7" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 259
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_4|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a7" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 259
        Warning (14320): Synthesized away node "switchlogic:switch|roundrobin:Out_4|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a7" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf Line: 259
        Warning (14320): Synthesized away node "switchlogic:switch|input_handler:In_2|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|altsyncram_40c1:FIFOram|q_b[0]" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_40c1.tdf Line: 38
        Warning (14320): Synthesized away node "switchlogic:switch|input_handler:In_4|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|altsyncram_40c1:FIFOram|q_b[0]" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_40c1.tdf Line: 38
        Warning (14320): Synthesized away node "switchlogic:switch|input_handler:In_3|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|altsyncram_40c1:FIFOram|q_b[0]" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_40c1.tdf Line: 38
        Warning (14320): Synthesized away node "switchlogic:switch|input_handler:In_2|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|altsyncram_40c1:FIFOram|q_b[1]" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_40c1.tdf Line: 68
        Warning (14320): Synthesized away node "switchlogic:switch|input_handler:In_4|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|altsyncram_40c1:FIFOram|q_b[1]" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_40c1.tdf Line: 68
        Warning (14320): Synthesized away node "switchlogic:switch|input_handler:In_3|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|altsyncram_40c1:FIFOram|q_b[1]" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_40c1.tdf Line: 68
        Warning (14320): Synthesized away node "switchlogic:switch|input_handler:In_2|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|altsyncram_40c1:FIFOram|q_b[2]" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_40c1.tdf Line: 98
        Warning (14320): Synthesized away node "switchlogic:switch|input_handler:In_4|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|altsyncram_40c1:FIFOram|q_b[2]" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_40c1.tdf Line: 98
        Warning (14320): Synthesized away node "switchlogic:switch|input_handler:In_3|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|altsyncram_40c1:FIFOram|q_b[2]" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_40c1.tdf Line: 98
        Warning (14320): Synthesized away node "switchlogic:switch|input_handler:In_2|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|altsyncram_40c1:FIFOram|q_b[3]" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_40c1.tdf Line: 128
        Warning (14320): Synthesized away node "switchlogic:switch|input_handler:In_4|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|altsyncram_40c1:FIFOram|q_b[3]" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_40c1.tdf Line: 128
        Warning (14320): Synthesized away node "switchlogic:switch|input_handler:In_3|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|altsyncram_40c1:FIFOram|q_b[3]" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_40c1.tdf Line: 128
        Warning (14320): Synthesized away node "switchlogic:switch|input_handler:In_2|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|altsyncram_40c1:FIFOram|q_b[4]" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_40c1.tdf Line: 158
        Warning (14320): Synthesized away node "switchlogic:switch|input_handler:In_4|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|altsyncram_40c1:FIFOram|q_b[4]" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_40c1.tdf Line: 158
        Warning (14320): Synthesized away node "switchlogic:switch|input_handler:In_3|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|altsyncram_40c1:FIFOram|q_b[4]" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_40c1.tdf Line: 158
        Warning (14320): Synthesized away node "switchlogic:switch|input_handler:In_2|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|altsyncram_40c1:FIFOram|q_b[5]" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_40c1.tdf Line: 188
        Warning (14320): Synthesized away node "switchlogic:switch|input_handler:In_4|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|altsyncram_40c1:FIFOram|q_b[5]" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_40c1.tdf Line: 188
        Warning (14320): Synthesized away node "switchlogic:switch|input_handler:In_3|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|altsyncram_40c1:FIFOram|q_b[5]" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_40c1.tdf Line: 188
        Warning (14320): Synthesized away node "switchlogic:switch|input_handler:In_2|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|altsyncram_40c1:FIFOram|q_b[6]" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_40c1.tdf Line: 218
        Warning (14320): Synthesized away node "switchlogic:switch|input_handler:In_4|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|altsyncram_40c1:FIFOram|q_b[6]" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_40c1.tdf Line: 218
        Warning (14320): Synthesized away node "switchlogic:switch|input_handler:In_3|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|altsyncram_40c1:FIFOram|q_b[6]" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_40c1.tdf Line: 218
        Warning (14320): Synthesized away node "switchlogic:switch|input_handler:In_2|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|altsyncram_40c1:FIFOram|q_b[7]" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_40c1.tdf Line: 248
        Warning (14320): Synthesized away node "switchlogic:switch|input_handler:In_4|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|altsyncram_40c1:FIFOram|q_b[7]" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_40c1.tdf Line: 248
        Warning (14320): Synthesized away node "switchlogic:switch|input_handler:In_3|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|altsyncram_40c1:FIFOram|q_b[7]" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_40c1.tdf Line: 248
        Warning (14320): Synthesized away node "switchlogic:switch|input_handler:In_1|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|altsyncram_40c1:FIFOram|q_b[0]" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_40c1.tdf Line: 38
        Warning (14320): Synthesized away node "switchlogic:switch|input_handler:In_1|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|altsyncram_40c1:FIFOram|q_b[1]" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_40c1.tdf Line: 68
        Warning (14320): Synthesized away node "switchlogic:switch|input_handler:In_1|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|altsyncram_40c1:FIFOram|q_b[2]" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_40c1.tdf Line: 98
        Warning (14320): Synthesized away node "switchlogic:switch|input_handler:In_1|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|altsyncram_40c1:FIFOram|q_b[3]" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_40c1.tdf Line: 128
        Warning (14320): Synthesized away node "switchlogic:switch|input_handler:In_1|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|altsyncram_40c1:FIFOram|q_b[4]" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_40c1.tdf Line: 158
        Warning (14320): Synthesized away node "switchlogic:switch|input_handler:In_1|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|altsyncram_40c1:FIFOram|q_b[5]" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_40c1.tdf Line: 188
        Warning (14320): Synthesized away node "switchlogic:switch|input_handler:In_1|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|altsyncram_40c1:FIFOram|q_b[6]" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_40c1.tdf Line: 218
        Warning (14320): Synthesized away node "switchlogic:switch|input_handler:In_1|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|altsyncram_40c1:FIFOram|q_b[7]" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_40c1.tdf Line: 248
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "switchlogic:switch|input_handler:In_4|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|altsyncram_40c1:FIFOram|q_b[8]" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_40c1.tdf Line: 278
        Warning (14320): Synthesized away node "switchlogic:switch|input_handler:In_3|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|altsyncram_40c1:FIFOram|q_b[8]" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_40c1.tdf Line: 278
        Warning (14320): Synthesized away node "switchlogic:switch|input_handler:In_2|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|altsyncram_40c1:FIFOram|q_b[8]" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_40c1.tdf Line: 278
        Warning (14320): Synthesized away node "switchlogic:switch|input_handler:In_1|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|altsyncram_40c1:FIFOram|q_b[8]" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_40c1.tdf Line: 278
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 52
        Info (286033): Parameter WIDTHAD_A set to 14
        Info (286033): Parameter NUMWORDS_A set to 8193
        Info (286033): Parameter WIDTH_B set to 52
        Info (286033): Parameter WIDTHAD_B set to 14
        Info (286033): Parameter NUMWORDS_B set to 8193
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/switchtop.ram0_mac_memory_a93df217.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0"
Info (12133): Instantiated megafunction "switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "52"
    Info (12134): Parameter "WIDTHAD_A" = "14"
    Info (12134): Parameter "NUMWORDS_A" = "8193"
    Info (12134): Parameter "WIDTH_B" = "52"
    Info (12134): Parameter "WIDTHAD_B" = "14"
    Info (12134): Parameter "NUMWORDS_B" = "8193"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/switchtop.ram0_mac_memory_a93df217.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_d1m1.tdf
    Info (12023): Found entity 1: altsyncram_d1m1 File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_csa.tdf
    Info (12023): Found entity 1: decode_csa File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/decode_csa.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_bob.tdf
    Info (12023): Found entity 1: mux_bob File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/mux_bob.tdf Line: 23
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a0" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf Line: 45
        Warning (14320): Synthesized away node "switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a1" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf Line: 75
        Warning (14320): Synthesized away node "switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a2" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf Line: 105
        Warning (14320): Synthesized away node "switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a3" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf Line: 135
        Warning (14320): Synthesized away node "switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a4" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf Line: 165
        Warning (14320): Synthesized away node "switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a5" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf Line: 195
        Warning (14320): Synthesized away node "switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a6" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf Line: 225
        Warning (14320): Synthesized away node "switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a7" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf Line: 255
        Warning (14320): Synthesized away node "switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a8" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf Line: 285
        Warning (14320): Synthesized away node "switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a9" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf Line: 315
        Warning (14320): Synthesized away node "switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a10" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf Line: 345
        Warning (14320): Synthesized away node "switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a11" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf Line: 375
        Warning (14320): Synthesized away node "switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a12" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf Line: 405
        Warning (14320): Synthesized away node "switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a13" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf Line: 435
        Warning (14320): Synthesized away node "switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a14" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf Line: 465
        Warning (14320): Synthesized away node "switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a15" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf Line: 495
        Warning (14320): Synthesized away node "switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a16" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf Line: 525
        Warning (14320): Synthesized away node "switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a17" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf Line: 555
        Warning (14320): Synthesized away node "switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a18" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf Line: 585
        Warning (14320): Synthesized away node "switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a19" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf Line: 615
        Warning (14320): Synthesized away node "switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a20" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf Line: 645
        Warning (14320): Synthesized away node "switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a21" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf Line: 675
        Warning (14320): Synthesized away node "switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a22" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf Line: 705
        Warning (14320): Synthesized away node "switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a23" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf Line: 735
        Warning (14320): Synthesized away node "switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a24" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf Line: 765
        Warning (14320): Synthesized away node "switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a25" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf Line: 795
        Warning (14320): Synthesized away node "switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a26" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf Line: 825
        Warning (14320): Synthesized away node "switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a27" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf Line: 855
        Warning (14320): Synthesized away node "switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a28" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf Line: 885
        Warning (14320): Synthesized away node "switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a29" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf Line: 915
        Warning (14320): Synthesized away node "switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a30" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf Line: 945
        Warning (14320): Synthesized away node "switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a31" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf Line: 975
        Warning (14320): Synthesized away node "switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a32" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf Line: 1005
        Warning (14320): Synthesized away node "switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a33" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf Line: 1035
        Warning (14320): Synthesized away node "switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a34" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf Line: 1065
        Warning (14320): Synthesized away node "switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a35" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf Line: 1095
        Warning (14320): Synthesized away node "switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a36" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf Line: 1125
        Warning (14320): Synthesized away node "switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a37" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf Line: 1155
        Warning (14320): Synthesized away node "switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a38" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf Line: 1185
        Warning (14320): Synthesized away node "switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a39" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf Line: 1215
        Warning (14320): Synthesized away node "switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a40" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf Line: 1245
        Warning (14320): Synthesized away node "switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a41" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf Line: 1275
        Warning (14320): Synthesized away node "switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a42" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf Line: 1305
        Warning (14320): Synthesized away node "switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a43" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf Line: 1335
        Warning (14320): Synthesized away node "switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a44" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf Line: 1365
        Warning (14320): Synthesized away node "switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a45" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf Line: 1395
        Warning (14320): Synthesized away node "switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a46" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf Line: 1425
        Warning (14320): Synthesized away node "switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a47" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf Line: 1455
        Warning (14320): Synthesized away node "switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a48" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf Line: 1485
        Warning (14320): Synthesized away node "switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a49" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf Line: 1515
        Warning (14320): Synthesized away node "switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a50" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf Line: 1545
        Warning (14320): Synthesized away node "switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a51" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf Line: 1575
        Warning (14320): Synthesized away node "switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a52" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf Line: 1605
        Warning (14320): Synthesized away node "switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a53" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf Line: 1635
        Warning (14320): Synthesized away node "switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a54" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf Line: 1665
        Warning (14320): Synthesized away node "switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a55" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf Line: 1695
        Warning (14320): Synthesized away node "switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a56" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf Line: 1725
        Warning (14320): Synthesized away node "switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a57" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf Line: 1755
        Warning (14320): Synthesized away node "switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a58" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf Line: 1785
        Warning (14320): Synthesized away node "switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a59" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf Line: 1815
        Warning (14320): Synthesized away node "switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a60" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf Line: 1845
        Warning (14320): Synthesized away node "switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a61" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf Line: 1875
        Warning (14320): Synthesized away node "switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a62" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf Line: 1905
        Warning (14320): Synthesized away node "switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a63" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf Line: 1935
        Warning (14320): Synthesized away node "switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a64" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf Line: 1965
        Warning (14320): Synthesized away node "switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a65" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf Line: 1995
        Warning (14320): Synthesized away node "switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a66" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf Line: 2025
        Warning (14320): Synthesized away node "switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a67" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf Line: 2055
        Warning (14320): Synthesized away node "switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a68" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf Line: 2085
        Warning (14320): Synthesized away node "switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a69" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf Line: 2115
        Warning (14320): Synthesized away node "switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a70" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf Line: 2145
        Warning (14320): Synthesized away node "switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a71" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf Line: 2175
        Warning (14320): Synthesized away node "switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a72" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf Line: 2205
        Warning (14320): Synthesized away node "switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a73" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf Line: 2235
        Warning (14320): Synthesized away node "switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a74" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf Line: 2265
        Warning (14320): Synthesized away node "switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a75" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf Line: 2295
        Warning (14320): Synthesized away node "switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a76" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf Line: 2325
        Warning (14320): Synthesized away node "switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a77" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf Line: 2355
        Warning (14320): Synthesized away node "switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a78" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf Line: 2385
        Warning (14320): Synthesized away node "switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a79" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf Line: 2415
        Warning (14320): Synthesized away node "switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a80" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf Line: 2445
        Warning (14320): Synthesized away node "switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a81" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf Line: 2475
        Warning (14320): Synthesized away node "switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a82" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf Line: 2505
        Warning (14320): Synthesized away node "switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a83" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf Line: 2535
        Warning (14320): Synthesized away node "switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a84" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf Line: 2565
        Warning (14320): Synthesized away node "switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a85" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf Line: 2595
        Warning (14320): Synthesized away node "switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a86" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf Line: 2625
        Warning (14320): Synthesized away node "switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a87" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf Line: 2655
        Warning (14320): Synthesized away node "switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a88" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf Line: 2685
        Warning (14320): Synthesized away node "switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a89" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf Line: 2715
        Warning (14320): Synthesized away node "switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a90" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf Line: 2745
        Warning (14320): Synthesized away node "switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a91" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf Line: 2775
        Warning (14320): Synthesized away node "switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a92" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf Line: 2805
        Warning (14320): Synthesized away node "switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a93" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf Line: 2835
        Warning (14320): Synthesized away node "switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a94" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf Line: 2865
        Warning (14320): Synthesized away node "switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a95" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf Line: 2895
        Warning (14320): Synthesized away node "switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a96" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf Line: 2925
        Warning (14320): Synthesized away node "switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a97" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf Line: 2955
        Warning (14320): Synthesized away node "switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a98" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf Line: 2985
        Warning (14320): Synthesized away node "switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a99" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf Line: 3015
        Warning (14320): Synthesized away node "switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a100" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf Line: 3045
        Warning (14320): Synthesized away node "switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a101" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf Line: 3075
        Warning (14320): Synthesized away node "switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a102" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf Line: 3105
        Warning (14320): Synthesized away node "switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a103" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf Line: 3135
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "valo[0]" is stuck at GND File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd Line: 43
    Warning (13410): Pin "valo[1]" is stuck at GND File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd Line: 43
    Warning (13410): Pin "valo[2]" is stuck at GND File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd Line: 43
    Warning (13410): Pin "valo[3]" is stuck at GND File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd Line: 43
    Warning (13410): Pin "dato[0]" is stuck at GND File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd Line: 43
    Warning (13410): Pin "dato[1]" is stuck at GND File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd Line: 43
    Warning (13410): Pin "dato[2]" is stuck at GND File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd Line: 43
    Warning (13410): Pin "dato[3]" is stuck at GND File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd Line: 43
    Warning (13410): Pin "dato[4]" is stuck at GND File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd Line: 43
    Warning (13410): Pin "dato[5]" is stuck at GND File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd Line: 43
    Warning (13410): Pin "dato[6]" is stuck at GND File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd Line: 43
    Warning (13410): Pin "dato[7]" is stuck at GND File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd Line: 43
    Warning (13410): Pin "dato[8]" is stuck at GND File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd Line: 43
    Warning (13410): Pin "dato[9]" is stuck at GND File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd Line: 43
    Warning (13410): Pin "dato[10]" is stuck at GND File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd Line: 43
    Warning (13410): Pin "dato[11]" is stuck at GND File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd Line: 43
    Warning (13410): Pin "dato[12]" is stuck at GND File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd Line: 43
    Warning (13410): Pin "dato[13]" is stuck at GND File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd Line: 43
    Warning (13410): Pin "dato[14]" is stuck at GND File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd Line: 43
    Warning (13410): Pin "dato[15]" is stuck at GND File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd Line: 43
    Warning (13410): Pin "dato[16]" is stuck at GND File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd Line: 43
    Warning (13410): Pin "dato[17]" is stuck at GND File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd Line: 43
    Warning (13410): Pin "dato[18]" is stuck at GND File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd Line: 43
    Warning (13410): Pin "dato[19]" is stuck at GND File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd Line: 43
    Warning (13410): Pin "dato[20]" is stuck at GND File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd Line: 43
    Warning (13410): Pin "dato[21]" is stuck at GND File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd Line: 43
    Warning (13410): Pin "dato[22]" is stuck at GND File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd Line: 43
    Warning (13410): Pin "dato[23]" is stuck at GND File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd Line: 43
    Warning (13410): Pin "dato[24]" is stuck at GND File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd Line: 43
    Warning (13410): Pin "dato[25]" is stuck at GND File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd Line: 43
    Warning (13410): Pin "dato[26]" is stuck at GND File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd Line: 43
    Warning (13410): Pin "dato[27]" is stuck at GND File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd Line: 43
    Warning (13410): Pin "dato[28]" is stuck at GND File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd Line: 43
    Warning (13410): Pin "dato[29]" is stuck at GND File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd Line: 43
    Warning (13410): Pin "dato[30]" is stuck at GND File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd Line: 43
    Warning (13410): Pin "dato[31]" is stuck at GND File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd Line: 43
Info (17049): 1479 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 38 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "clk" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd Line: 11
    Warning (15610): No output dependent on input pin "reset" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd Line: 12
    Warning (15610): No output dependent on input pin "dati[24]" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd Line: 14
    Warning (15610): No output dependent on input pin "vali[3]" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd Line: 13
    Warning (15610): No output dependent on input pin "dati[16]" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd Line: 14
    Warning (15610): No output dependent on input pin "vali[2]" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd Line: 13
    Warning (15610): No output dependent on input pin "dati[8]" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd Line: 14
    Warning (15610): No output dependent on input pin "vali[1]" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd Line: 13
    Warning (15610): No output dependent on input pin "dati[0]" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd Line: 14
    Warning (15610): No output dependent on input pin "vali[0]" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd Line: 13
    Warning (15610): No output dependent on input pin "dati[25]" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd Line: 14
    Warning (15610): No output dependent on input pin "dati[17]" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd Line: 14
    Warning (15610): No output dependent on input pin "dati[9]" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd Line: 14
    Warning (15610): No output dependent on input pin "dati[1]" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd Line: 14
    Warning (15610): No output dependent on input pin "dati[26]" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd Line: 14
    Warning (15610): No output dependent on input pin "dati[18]" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd Line: 14
    Warning (15610): No output dependent on input pin "dati[10]" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd Line: 14
    Warning (15610): No output dependent on input pin "dati[2]" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd Line: 14
    Warning (15610): No output dependent on input pin "dati[27]" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd Line: 14
    Warning (15610): No output dependent on input pin "dati[19]" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd Line: 14
    Warning (15610): No output dependent on input pin "dati[11]" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd Line: 14
    Warning (15610): No output dependent on input pin "dati[3]" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd Line: 14
    Warning (15610): No output dependent on input pin "dati[28]" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd Line: 14
    Warning (15610): No output dependent on input pin "dati[20]" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd Line: 14
    Warning (15610): No output dependent on input pin "dati[12]" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd Line: 14
    Warning (15610): No output dependent on input pin "dati[4]" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd Line: 14
    Warning (15610): No output dependent on input pin "dati[29]" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd Line: 14
    Warning (15610): No output dependent on input pin "dati[21]" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd Line: 14
    Warning (15610): No output dependent on input pin "dati[13]" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd Line: 14
    Warning (15610): No output dependent on input pin "dati[5]" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd Line: 14
    Warning (15610): No output dependent on input pin "dati[30]" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd Line: 14
    Warning (15610): No output dependent on input pin "dati[22]" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd Line: 14
    Warning (15610): No output dependent on input pin "dati[14]" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd Line: 14
    Warning (15610): No output dependent on input pin "dati[6]" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd Line: 14
    Warning (15610): No output dependent on input pin "dati[31]" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd Line: 14
    Warning (15610): No output dependent on input pin "dati[23]" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd Line: 14
    Warning (15610): No output dependent on input pin "dati[15]" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd Line: 14
    Warning (15610): No output dependent on input pin "dati[7]" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd Line: 14
Info (21057): Implemented 74 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 38 input pins
    Info (21059): Implemented 36 output pins
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 665 warnings
    Info: Peak virtual memory: 4878 megabytes
    Info: Processing ended: Mon May 16 13:46:55 2022
    Info: Elapsed time: 00:00:17
    Info: Total CPU time (on all processors): 00:00:26


