#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Mon Nov 27 18:09:45 2023
# Process ID: 28461
# Current directory: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/bd_1361_clock_shutdown_latch_0_synth_1
# Command line: vivado -log bd_1361_clock_shutdown_latch_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_1361_clock_shutdown_latch_0.tcl
# Log file: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/bd_1361_clock_shutdown_latch_0_synth_1/bd_1361_clock_shutdown_latch_0.vds
# Journal file: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/bd_1361_clock_shutdown_latch_0_synth_1/vivado.jou
# Running On: wolverine.cs.ucr.edu, OS: Linux, CPU Frequency: 2599.811 MHz, CPU Physical cores: 16, Host memory: 134923 MB
#-----------------------------------------------------------
source bd_1361_clock_shutdown_latch_0.tcl -notrace
INFO: Dispatch client connection id - 32860
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1845.461 ; gain = 18.016 ; free physical = 95160 ; free virtual = 118666
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int/xo/ip_repo/xilinx_com_hls_topKQueryScores_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tools/Xilinx/Vitis/2022.2/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axis_clk_metadata_adapter:1.0'. The one found in IP location '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/shell_subsystem_ipdefs/axis_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/pxi_ii_infra/axis_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:pipeline_reg:1.0'. The one found in IP location '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/shell_subsystem_ipdefs/pipeline_reg_v1_0' will take precedence over the same IP in location /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/pxi_ii_infra/pipeline_reg_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:shell_utils_build_info:1.0'. The one found in IP location '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/shell_subsystem_ipdefs/shell_utils_build_info_v1_0' will take precedence over the same IP in the Xilinx installed IP.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axi_clk_metadata_adapter:1.0'. The one found in IP location '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/shell_subsystem_ipdefs/axi_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/pxi_ii_infra/axi_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:clk_metadata_adapter:1.0'. The one found in IP location '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/shell_subsystem_ipdefs/clk_metadata_adapter_v1_0' will take precedence over the same IP in location /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/pxi_ii_infra/clk_metadata_adapter_v1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_1361_clock_shutdown_latch_0
Command: synth_design -top bd_1361_clock_shutdown_latch_0 -part xcu250-figd2104-2L-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 29139
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3428.281 ; gain = 355.758 ; free physical = 86482 ; free virtual = 109990
Synthesis current peak Physical Memory [PSS] (MB): peak = 2566.480; parent = 2366.118; children = 200.362
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4640.195; parent = 3431.254; children = 1208.941
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'bd_1361_clock_shutdown_latch_0' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ss_ucs_0/bd_0/ip/ip_17/synth/bd_1361_clock_shutdown_latch_0.vhd:72]
	Parameter C_ENABLE_SHUTDOWN_CLEARING bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'shell_utils_clock_shutdown_latch' declared at '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/bee5/hdl/shell_utils_clock_shutdown_latch_v1_0_vh_rfs.vhd:55' bound to instance 'U0' of component 'shell_utils_clock_shutdown_latch' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ss_ucs_0/bd_0/ip/ip_17/synth/bd_1361_clock_shutdown_latch_0.vhd:103]
INFO: [Synth 8-638] synthesizing module 'shell_utils_clock_shutdown_latch' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/bee5/hdl/shell_utils_clock_shutdown_latch_v1_0_vh_rfs.vhd:73]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_single' declared at '/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152' bound to instance 'CDC_SCR' of component 'xpm_cdc_single' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/bee5/hdl/shell_utils_clock_shutdown_latch_v1_0_vh_rfs.vhd:113]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_single' [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_single' (0#1) [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152]
INFO: [Synth 8-256] done synthesizing module 'shell_utils_clock_shutdown_latch' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/bee5/hdl/shell_utils_clock_shutdown_latch_v1_0_vh_rfs.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'bd_1361_clock_shutdown_latch_0' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ss_ucs_0/bd_0/ip/ip_17/synth/bd_1361_clock_shutdown_latch_0.vhd:72]
WARNING: [Synth 8-6014] Unused sequential element Shutdown_Release_reg was removed.  [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/bee5/hdl/shell_utils_clock_shutdown_latch_v1_0_vh_rfs.vhd:148]
WARNING: [Synth 8-6014] Unused sequential element Request_Ack_d1_reg was removed.  [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/bee5/hdl/shell_utils_clock_shutdown_latch_v1_0_vh_rfs.vhd:148]
WARNING: [Synth 8-7129] Port src_clk in module xpm_cdc_single is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3499.227 ; gain = 426.703 ; free physical = 86234 ; free virtual = 109743
Synthesis current peak Physical Memory [PSS] (MB): peak = 2566.480; parent = 2366.118; children = 200.362
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4768.648; parent = 3499.223; children = 1269.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3517.035 ; gain = 444.512 ; free physical = 86210 ; free virtual = 109718
Synthesis current peak Physical Memory [PSS] (MB): peak = 2566.480; parent = 2366.118; children = 200.362
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4786.461; parent = 3517.035; children = 1269.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3517.035 ; gain = 444.512 ; free physical = 86201 ; free virtual = 109710
Synthesis current peak Physical Memory [PSS] (MB): peak = 2566.480; parent = 2366.118; children = 200.362
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4786.461; parent = 3517.035; children = 1269.426
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3517.035 ; gain = 0.000 ; free physical = 86183 ; free virtual = 109692
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ss_ucs_0/bd_0/ip/ip_17/bd_1361_clock_shutdown_latch_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ss_ucs_0/bd_0/ip/ip_17/bd_1361_clock_shutdown_latch_0_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/bd_1361_clock_shutdown_latch_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/bd_1361_clock_shutdown_latch_0_synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/bd_1361_clock_shutdown_latch_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/bd_1361_clock_shutdown_latch_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 1 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3605.625 ; gain = 0.000 ; free physical = 85176 ; free virtual = 108694
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3605.625 ; gain = 0.000 ; free physical = 85174 ; free virtual = 108692
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 3605.625 ; gain = 533.102 ; free physical = 84816 ; free virtual = 108337
Synthesis current peak Physical Memory [PSS] (MB): peak = 2566.480; parent = 2390.325; children = 200.362
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4875.051; parent = 3605.625; children = 1269.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu250-figd2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 3605.625 ; gain = 533.102 ; free physical = 84809 ; free virtual = 108330
Synthesis current peak Physical Memory [PSS] (MB): peak = 2566.480; parent = 2390.325; children = 200.362
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4875.051; parent = 3605.625; children = 1269.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/bd_1361_clock_shutdown_latch_0_synth_1/dont_touch.xdc, line 6).
Applied set_property KEEP_HIERARCHY = SOFT for U0/CDC_SCR. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 3605.625 ; gain = 533.102 ; free physical = 84803 ; free virtual = 108323
Synthesis current peak Physical Memory [PSS] (MB): peak = 2566.480; parent = 2390.325; children = 200.362
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4875.051; parent = 3605.625; children = 1269.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 3605.629 ; gain = 533.105 ; free physical = 84700 ; free virtual = 108222
Synthesis current peak Physical Memory [PSS] (MB): peak = 2566.480; parent = 2390.325; children = 200.362
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4875.051; parent = 3605.625; children = 1269.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port src_clk in module xpm_cdc_single is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 3605.629 ; gain = 533.105 ; free physical = 84694 ; free virtual = 108219
Synthesis current peak Physical Memory [PSS] (MB): peak = 2566.480; parent = 2390.325; children = 200.362
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4875.051; parent = 3605.625; children = 1269.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:41 . Memory (MB): peak = 3894.891 ; gain = 822.367 ; free physical = 82705 ; free virtual = 106243
Synthesis current peak Physical Memory [PSS] (MB): peak = 2934.125; parent = 2807.395; children = 200.362
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5164.316; parent = 3894.891; children = 1269.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:41 . Memory (MB): peak = 3903.902 ; gain = 831.379 ; free physical = 82692 ; free virtual = 106230
Synthesis current peak Physical Memory [PSS] (MB): peak = 2934.335; parent = 2807.604; children = 200.362
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5173.332; parent = 3903.906; children = 1269.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:41 . Memory (MB): peak = 3922.934 ; gain = 850.410 ; free physical = 82641 ; free virtual = 106181
Synthesis current peak Physical Memory [PSS] (MB): peak = 2934.533; parent = 2807.803; children = 200.362
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5192.363; parent = 3922.938; children = 1269.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:00:45 . Memory (MB): peak = 3922.938 ; gain = 850.414 ; free physical = 82763 ; free virtual = 106309
Synthesis current peak Physical Memory [PSS] (MB): peak = 2935.989; parent = 2808.484; children = 200.362
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5192.363; parent = 3922.938; children = 1269.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:00:45 . Memory (MB): peak = 3922.938 ; gain = 850.414 ; free physical = 82761 ; free virtual = 106307
Synthesis current peak Physical Memory [PSS] (MB): peak = 2936.066; parent = 2808.524; children = 200.362
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5192.363; parent = 3922.938; children = 1269.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:00:45 . Memory (MB): peak = 3922.938 ; gain = 850.414 ; free physical = 82767 ; free virtual = 106314
Synthesis current peak Physical Memory [PSS] (MB): peak = 2936.100; parent = 2808.558; children = 200.362
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5192.363; parent = 3922.938; children = 1269.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:00:45 . Memory (MB): peak = 3922.938 ; gain = 850.414 ; free physical = 82761 ; free virtual = 106307
Synthesis current peak Physical Memory [PSS] (MB): peak = 2936.121; parent = 2808.577; children = 200.362
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5192.363; parent = 3922.938; children = 1269.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:00:46 . Memory (MB): peak = 3922.938 ; gain = 850.414 ; free physical = 82752 ; free virtual = 106299
Synthesis current peak Physical Memory [PSS] (MB): peak = 2936.121; parent = 2808.577; children = 200.362
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5192.363; parent = 3922.938; children = 1269.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:00:46 . Memory (MB): peak = 3922.938 ; gain = 850.414 ; free physical = 82740 ; free virtual = 106286
Synthesis current peak Physical Memory [PSS] (MB): peak = 2936.121; parent = 2808.585; children = 200.362
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5192.363; parent = 3922.938; children = 1269.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     1|
|3     |LUT3 |     1|
|4     |LUT4 |     1|
|5     |LUT6 |     3|
|6     |FDRE |    10|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:00:46 . Memory (MB): peak = 3922.938 ; gain = 850.414 ; free physical = 82744 ; free virtual = 106291
Synthesis current peak Physical Memory [PSS] (MB): peak = 2936.175; parent = 2808.633; children = 200.362
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5192.363; parent = 3922.938; children = 1269.426
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:00:38 . Memory (MB): peak = 3922.938 ; gain = 761.824 ; free physical = 82776 ; free virtual = 106323
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:00:46 . Memory (MB): peak = 3922.941 ; gain = 850.414 ; free physical = 82780 ; free virtual = 106326
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3936.875 ; gain = 0.000 ; free physical = 82867 ; free virtual = 106410
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4007.383 ; gain = 0.000 ; free physical = 82900 ; free virtual = 106423
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: b93fe222
INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:56 ; elapsed = 00:01:01 . Memory (MB): peak = 4007.383 ; gain = 2053.324 ; free physical = 83082 ; free virtual = 106606
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Common 17-1381] The checkpoint '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/bd_1361_clock_shutdown_latch_0_synth_1/bd_1361_clock_shutdown_latch_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_1361_clock_shutdown_latch_0, cache-ID = 1198b6329e9e1143
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/bd_1361_clock_shutdown_latch_0_synth_1/bd_1361_clock_shutdown_latch_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_1361_clock_shutdown_latch_0_utilization_synth.rpt -pb bd_1361_clock_shutdown_latch_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Nov 27 18:11:04 2023...
