Release 13.2 - par O.61xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

Sun Dec 09 23:07:20 2012

All signals are completely routed.

WARNING:ParHelpers:361 - There are 6 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   button_center_IBUF
   button_down_IBUF
   button_left_IBUF
   button_right_IBUF
   button_up_IBUF
   touch_busy_IBUF


