
DistanceSensor.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000543c  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000fc  080055cc  080055cc  000065cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080056c8  080056c8  0000705c  2**0
                  CONTENTS
  4 .ARM          00000008  080056c8  080056c8  000066c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080056d0  080056d0  0000705c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080056d0  080056d0  000066d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080056d4  080056d4  000066d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  080056d8  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000705c  2**0
                  CONTENTS
 10 .bss          000002ac  2000005c  2000005c  0000705c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000308  20000308  0000705c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000705c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000daa1  00000000  00000000  0000708c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001a2b  00000000  00000000  00014b2d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000c00  00000000  00000000  00016558  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000970  00000000  00000000  00017158  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001b42b  00000000  00000000  00017ac8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000e9d5  00000000  00000000  00032ef3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000a4923  00000000  00000000  000418c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000e61eb  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000038e0  00000000  00000000  000e6230  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000050  00000000  00000000  000e9b10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000005c 	.word	0x2000005c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080055b4 	.word	0x080055b4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000060 	.word	0x20000060
 80001cc:	080055b4 	.word	0x080055b4

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__aeabi_d2uiz>:
 8000a1c:	004a      	lsls	r2, r1, #1
 8000a1e:	d211      	bcs.n	8000a44 <__aeabi_d2uiz+0x28>
 8000a20:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a24:	d211      	bcs.n	8000a4a <__aeabi_d2uiz+0x2e>
 8000a26:	d50d      	bpl.n	8000a44 <__aeabi_d2uiz+0x28>
 8000a28:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a2c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a30:	d40e      	bmi.n	8000a50 <__aeabi_d2uiz+0x34>
 8000a32:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a36:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a3a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a3e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a42:	4770      	bx	lr
 8000a44:	f04f 0000 	mov.w	r0, #0
 8000a48:	4770      	bx	lr
 8000a4a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a4e:	d102      	bne.n	8000a56 <__aeabi_d2uiz+0x3a>
 8000a50:	f04f 30ff 	mov.w	r0, #4294967295
 8000a54:	4770      	bx	lr
 8000a56:	f04f 0000 	mov.w	r0, #0
 8000a5a:	4770      	bx	lr

08000a5c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000a5c:	b580      	push	{r7, lr}
 8000a5e:	b082      	sub	sp, #8
 8000a60:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000a62:	f000 fe25 	bl	80016b0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000a66:	f000 f831 	bl	8000acc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000a6a:	f000 f96f 	bl	8000d4c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000a6e:	f000 f93d 	bl	8000cec <MX_USART2_UART_Init>
  MX_TIM2_Init();
 8000a72:	f000 f867 	bl	8000b44 <MX_TIM2_Init>
  MX_TIM15_Init();
 8000a76:	f000 f8b3 	bl	8000be0 <MX_TIM15_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim2);
 8000a7a:	4811      	ldr	r0, [pc, #68]	@ (8000ac0 <main+0x64>)
 8000a7c:	f002 fc4a 	bl	8003314 <HAL_TIM_Base_Start>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  static uint32_t last_update = 0;
  while (1)
  {
	  uint32_t current_tick = HAL_GetTick(); // Tiempo actual en ms desde el arranque
 8000a80:	f000 fe70 	bl	8001764 <HAL_GetTick>
 8000a84:	6078      	str	r0, [r7, #4]
	  // Medir distancia y controlar vibrador cada 500ms (ejemplo)
	  if ((current_tick - last_update) >= 500) {
 8000a86:	4b0f      	ldr	r3, [pc, #60]	@ (8000ac4 <main+0x68>)
 8000a88:	681b      	ldr	r3, [r3, #0]
 8000a8a:	687a      	ldr	r2, [r7, #4]
 8000a8c:	1ad3      	subs	r3, r2, r3
 8000a8e:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8000a92:	d30e      	bcc.n	8000ab2 <main+0x56>
		  last_update = current_tick;
 8000a94:	4a0b      	ldr	r2, [pc, #44]	@ (8000ac4 <main+0x68>)
 8000a96:	687b      	ldr	r3, [r7, #4]
 8000a98:	6013      	str	r3, [r2, #0]
		  Ultrasonic_Trigger();
 8000a9a:	f000 f9cd 	bl	8000e38 <Ultrasonic_Trigger>
		  distance_cm = Ultrasonic_ReadEcho();
 8000a9e:	f000 f9f7 	bl	8000e90 <Ultrasonic_ReadEcho>
 8000aa2:	4603      	mov	r3, r0
 8000aa4:	4a08      	ldr	r2, [pc, #32]	@ (8000ac8 <main+0x6c>)
 8000aa6:	6013      	str	r3, [r2, #0]
		  // Aquí podés también imprimir la distancia por UART si quieres, por ejemplo:
		  // char buffer[50];
		  // snprintf(buffer, sizeof(buffer), "Distancia: %ld cm\r\n", distance_cm);
		  // HAL_UART_Transmit(&huart2, (uint8_t*)buffer, strlen(buffer), HAL_MAX_DELAY);
		  ControlarVibrador(distance_cm);
 8000aa8:	4b07      	ldr	r3, [pc, #28]	@ (8000ac8 <main+0x6c>)
 8000aaa:	681b      	ldr	r3, [r3, #0]
 8000aac:	4618      	mov	r0, r3
 8000aae:	f000 fa5b 	bl	8000f68 <ControlarVibrador>
	  }
	  // Lógica del boton
      ProcesarBoton();
 8000ab2:	f000 fb01 	bl	80010b8 <ProcesarBoton>
      // Pequeño retardo para no saturar el bucle
      HAL_Delay(5);
 8000ab6:	2005      	movs	r0, #5
 8000ab8:	f000 fe60 	bl	800177c <HAL_Delay>
  {
 8000abc:	e7e0      	b.n	8000a80 <main+0x24>
 8000abe:	bf00      	nop
 8000ac0:	20000078 	.word	0x20000078
 8000ac4:	200001b4 	.word	0x200001b4
 8000ac8:	20000198 	.word	0x20000198

08000acc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000acc:	b580      	push	{r7, lr}
 8000ace:	b090      	sub	sp, #64	@ 0x40
 8000ad0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000ad2:	f107 0318 	add.w	r3, r7, #24
 8000ad6:	2228      	movs	r2, #40	@ 0x28
 8000ad8:	2100      	movs	r1, #0
 8000ada:	4618      	mov	r0, r3
 8000adc:	f004 f8ea 	bl	8004cb4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ae0:	1d3b      	adds	r3, r7, #4
 8000ae2:	2200      	movs	r2, #0
 8000ae4:	601a      	str	r2, [r3, #0]
 8000ae6:	605a      	str	r2, [r3, #4]
 8000ae8:	609a      	str	r2, [r3, #8]
 8000aea:	60da      	str	r2, [r3, #12]
 8000aec:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000aee:	2302      	movs	r3, #2
 8000af0:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000af2:	2301      	movs	r3, #1
 8000af4:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000af6:	2310      	movs	r3, #16
 8000af8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000afa:	2300      	movs	r3, #0
 8000afc:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000afe:	f107 0318 	add.w	r3, r7, #24
 8000b02:	4618      	mov	r0, r3
 8000b04:	f001 f950 	bl	8001da8 <HAL_RCC_OscConfig>
 8000b08:	4603      	mov	r3, r0
 8000b0a:	2b00      	cmp	r3, #0
 8000b0c:	d001      	beq.n	8000b12 <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000b0e:	f000 fc11 	bl	8001334 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b12:	230f      	movs	r3, #15
 8000b14:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000b16:	2300      	movs	r3, #0
 8000b18:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000b1a:	2300      	movs	r3, #0
 8000b1c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000b1e:	2300      	movs	r3, #0
 8000b20:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000b22:	2300      	movs	r3, #0
 8000b24:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000b26:	1d3b      	adds	r3, r7, #4
 8000b28:	2100      	movs	r1, #0
 8000b2a:	4618      	mov	r0, r3
 8000b2c:	f002 f97a 	bl	8002e24 <HAL_RCC_ClockConfig>
 8000b30:	4603      	mov	r3, r0
 8000b32:	2b00      	cmp	r3, #0
 8000b34:	d001      	beq.n	8000b3a <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000b36:	f000 fbfd 	bl	8001334 <Error_Handler>
  }
}
 8000b3a:	bf00      	nop
 8000b3c:	3740      	adds	r7, #64	@ 0x40
 8000b3e:	46bd      	mov	sp, r7
 8000b40:	bd80      	pop	{r7, pc}
	...

08000b44 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000b44:	b580      	push	{r7, lr}
 8000b46:	b088      	sub	sp, #32
 8000b48:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000b4a:	f107 0310 	add.w	r3, r7, #16
 8000b4e:	2200      	movs	r2, #0
 8000b50:	601a      	str	r2, [r3, #0]
 8000b52:	605a      	str	r2, [r3, #4]
 8000b54:	609a      	str	r2, [r3, #8]
 8000b56:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000b58:	1d3b      	adds	r3, r7, #4
 8000b5a:	2200      	movs	r2, #0
 8000b5c:	601a      	str	r2, [r3, #0]
 8000b5e:	605a      	str	r2, [r3, #4]
 8000b60:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000b62:	4b1e      	ldr	r3, [pc, #120]	@ (8000bdc <MX_TIM2_Init+0x98>)
 8000b64:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000b68:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 71;
 8000b6a:	4b1c      	ldr	r3, [pc, #112]	@ (8000bdc <MX_TIM2_Init+0x98>)
 8000b6c:	2247      	movs	r2, #71	@ 0x47
 8000b6e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b70:	4b1a      	ldr	r3, [pc, #104]	@ (8000bdc <MX_TIM2_Init+0x98>)
 8000b72:	2200      	movs	r2, #0
 8000b74:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8000b76:	4b19      	ldr	r3, [pc, #100]	@ (8000bdc <MX_TIM2_Init+0x98>)
 8000b78:	f04f 32ff 	mov.w	r2, #4294967295
 8000b7c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000b7e:	4b17      	ldr	r3, [pc, #92]	@ (8000bdc <MX_TIM2_Init+0x98>)
 8000b80:	2200      	movs	r2, #0
 8000b82:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b84:	4b15      	ldr	r3, [pc, #84]	@ (8000bdc <MX_TIM2_Init+0x98>)
 8000b86:	2200      	movs	r2, #0
 8000b88:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000b8a:	4814      	ldr	r0, [pc, #80]	@ (8000bdc <MX_TIM2_Init+0x98>)
 8000b8c:	f002 fb6a 	bl	8003264 <HAL_TIM_Base_Init>
 8000b90:	4603      	mov	r3, r0
 8000b92:	2b00      	cmp	r3, #0
 8000b94:	d001      	beq.n	8000b9a <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8000b96:	f000 fbcd 	bl	8001334 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000b9a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000b9e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000ba0:	f107 0310 	add.w	r3, r7, #16
 8000ba4:	4619      	mov	r1, r3
 8000ba6:	480d      	ldr	r0, [pc, #52]	@ (8000bdc <MX_TIM2_Init+0x98>)
 8000ba8:	f002 fe76 	bl	8003898 <HAL_TIM_ConfigClockSource>
 8000bac:	4603      	mov	r3, r0
 8000bae:	2b00      	cmp	r3, #0
 8000bb0:	d001      	beq.n	8000bb6 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8000bb2:	f000 fbbf 	bl	8001334 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000bb6:	2300      	movs	r3, #0
 8000bb8:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000bba:	2300      	movs	r3, #0
 8000bbc:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000bbe:	1d3b      	adds	r3, r7, #4
 8000bc0:	4619      	mov	r1, r3
 8000bc2:	4806      	ldr	r0, [pc, #24]	@ (8000bdc <MX_TIM2_Init+0x98>)
 8000bc4:	f003 fb28 	bl	8004218 <HAL_TIMEx_MasterConfigSynchronization>
 8000bc8:	4603      	mov	r3, r0
 8000bca:	2b00      	cmp	r3, #0
 8000bcc:	d001      	beq.n	8000bd2 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8000bce:	f000 fbb1 	bl	8001334 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000bd2:	bf00      	nop
 8000bd4:	3720      	adds	r7, #32
 8000bd6:	46bd      	mov	sp, r7
 8000bd8:	bd80      	pop	{r7, pc}
 8000bda:	bf00      	nop
 8000bdc:	20000078 	.word	0x20000078

08000be0 <MX_TIM15_Init>:
  * @brief TIM15 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM15_Init(void)
{
 8000be0:	b580      	push	{r7, lr}
 8000be2:	b096      	sub	sp, #88	@ 0x58
 8000be4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000be6:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8000bea:	2200      	movs	r2, #0
 8000bec:	601a      	str	r2, [r3, #0]
 8000bee:	605a      	str	r2, [r3, #4]
 8000bf0:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000bf2:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000bf6:	2200      	movs	r2, #0
 8000bf8:	601a      	str	r2, [r3, #0]
 8000bfa:	605a      	str	r2, [r3, #4]
 8000bfc:	609a      	str	r2, [r3, #8]
 8000bfe:	60da      	str	r2, [r3, #12]
 8000c00:	611a      	str	r2, [r3, #16]
 8000c02:	615a      	str	r2, [r3, #20]
 8000c04:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000c06:	1d3b      	adds	r3, r7, #4
 8000c08:	222c      	movs	r2, #44	@ 0x2c
 8000c0a:	2100      	movs	r1, #0
 8000c0c:	4618      	mov	r0, r3
 8000c0e:	f004 f851 	bl	8004cb4 <memset>

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 8000c12:	4b34      	ldr	r3, [pc, #208]	@ (8000ce4 <MX_TIM15_Init+0x104>)
 8000c14:	4a34      	ldr	r2, [pc, #208]	@ (8000ce8 <MX_TIM15_Init+0x108>)
 8000c16:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 0;
 8000c18:	4b32      	ldr	r3, [pc, #200]	@ (8000ce4 <MX_TIM15_Init+0x104>)
 8000c1a:	2200      	movs	r2, #0
 8000c1c:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c1e:	4b31      	ldr	r3, [pc, #196]	@ (8000ce4 <MX_TIM15_Init+0x104>)
 8000c20:	2200      	movs	r2, #0
 8000c22:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 65535;
 8000c24:	4b2f      	ldr	r3, [pc, #188]	@ (8000ce4 <MX_TIM15_Init+0x104>)
 8000c26:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000c2a:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000c2c:	4b2d      	ldr	r3, [pc, #180]	@ (8000ce4 <MX_TIM15_Init+0x104>)
 8000c2e:	2200      	movs	r2, #0
 8000c30:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 8000c32:	4b2c      	ldr	r3, [pc, #176]	@ (8000ce4 <MX_TIM15_Init+0x104>)
 8000c34:	2200      	movs	r2, #0
 8000c36:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000c38:	4b2a      	ldr	r3, [pc, #168]	@ (8000ce4 <MX_TIM15_Init+0x104>)
 8000c3a:	2200      	movs	r2, #0
 8000c3c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim15) != HAL_OK)
 8000c3e:	4829      	ldr	r0, [pc, #164]	@ (8000ce4 <MX_TIM15_Init+0x104>)
 8000c40:	f002 fbbc 	bl	80033bc <HAL_TIM_PWM_Init>
 8000c44:	4603      	mov	r3, r0
 8000c46:	2b00      	cmp	r3, #0
 8000c48:	d001      	beq.n	8000c4e <MX_TIM15_Init+0x6e>
  {
    Error_Handler();
 8000c4a:	f000 fb73 	bl	8001334 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000c4e:	2300      	movs	r3, #0
 8000c50:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000c52:	2300      	movs	r3, #0
 8000c54:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 8000c56:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8000c5a:	4619      	mov	r1, r3
 8000c5c:	4821      	ldr	r0, [pc, #132]	@ (8000ce4 <MX_TIM15_Init+0x104>)
 8000c5e:	f003 fadb 	bl	8004218 <HAL_TIMEx_MasterConfigSynchronization>
 8000c62:	4603      	mov	r3, r0
 8000c64:	2b00      	cmp	r3, #0
 8000c66:	d001      	beq.n	8000c6c <MX_TIM15_Init+0x8c>
  {
    Error_Handler();
 8000c68:	f000 fb64 	bl	8001334 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000c6c:	2360      	movs	r3, #96	@ 0x60
 8000c6e:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 8000c70:	2300      	movs	r3, #0
 8000c72:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000c74:	2300      	movs	r3, #0
 8000c76:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000c78:	2300      	movs	r3, #0
 8000c7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000c7c:	2300      	movs	r3, #0
 8000c7e:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000c80:	2300      	movs	r3, #0
 8000c82:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000c84:	2300      	movs	r3, #0
 8000c86:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim15, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000c88:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000c8c:	2204      	movs	r2, #4
 8000c8e:	4619      	mov	r1, r3
 8000c90:	4814      	ldr	r0, [pc, #80]	@ (8000ce4 <MX_TIM15_Init+0x104>)
 8000c92:	f002 fced 	bl	8003670 <HAL_TIM_PWM_ConfigChannel>
 8000c96:	4603      	mov	r3, r0
 8000c98:	2b00      	cmp	r3, #0
 8000c9a:	d001      	beq.n	8000ca0 <MX_TIM15_Init+0xc0>
  {
    Error_Handler();
 8000c9c:	f000 fb4a 	bl	8001334 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000ca0:	2300      	movs	r3, #0
 8000ca2:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000ca4:	2300      	movs	r3, #0
 8000ca6:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000ca8:	2300      	movs	r3, #0
 8000caa:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000cac:	2300      	movs	r3, #0
 8000cae:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000cb0:	2300      	movs	r3, #0
 8000cb2:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000cb4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000cb8:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8000cba:	2300      	movs	r3, #0
 8000cbc:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000cbe:	2300      	movs	r3, #0
 8000cc0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim15, &sBreakDeadTimeConfig) != HAL_OK)
 8000cc2:	1d3b      	adds	r3, r7, #4
 8000cc4:	4619      	mov	r1, r3
 8000cc6:	4807      	ldr	r0, [pc, #28]	@ (8000ce4 <MX_TIM15_Init+0x104>)
 8000cc8:	f003 fb14 	bl	80042f4 <HAL_TIMEx_ConfigBreakDeadTime>
 8000ccc:	4603      	mov	r3, r0
 8000cce:	2b00      	cmp	r3, #0
 8000cd0:	d001      	beq.n	8000cd6 <MX_TIM15_Init+0xf6>
  {
    Error_Handler();
 8000cd2:	f000 fb2f 	bl	8001334 <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */
  HAL_TIM_MspPostInit(&htim15);
 8000cd6:	4803      	ldr	r0, [pc, #12]	@ (8000ce4 <MX_TIM15_Init+0x104>)
 8000cd8:	f000 fb9a 	bl	8001410 <HAL_TIM_MspPostInit>

}
 8000cdc:	bf00      	nop
 8000cde:	3758      	adds	r7, #88	@ 0x58
 8000ce0:	46bd      	mov	sp, r7
 8000ce2:	bd80      	pop	{r7, pc}
 8000ce4:	200000c4 	.word	0x200000c4
 8000ce8:	40014000 	.word	0x40014000

08000cec <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000cec:	b580      	push	{r7, lr}
 8000cee:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000cf0:	4b14      	ldr	r3, [pc, #80]	@ (8000d44 <MX_USART2_UART_Init+0x58>)
 8000cf2:	4a15      	ldr	r2, [pc, #84]	@ (8000d48 <MX_USART2_UART_Init+0x5c>)
 8000cf4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 8000cf6:	4b13      	ldr	r3, [pc, #76]	@ (8000d44 <MX_USART2_UART_Init+0x58>)
 8000cf8:	f44f 4216 	mov.w	r2, #38400	@ 0x9600
 8000cfc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000cfe:	4b11      	ldr	r3, [pc, #68]	@ (8000d44 <MX_USART2_UART_Init+0x58>)
 8000d00:	2200      	movs	r2, #0
 8000d02:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000d04:	4b0f      	ldr	r3, [pc, #60]	@ (8000d44 <MX_USART2_UART_Init+0x58>)
 8000d06:	2200      	movs	r2, #0
 8000d08:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000d0a:	4b0e      	ldr	r3, [pc, #56]	@ (8000d44 <MX_USART2_UART_Init+0x58>)
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000d10:	4b0c      	ldr	r3, [pc, #48]	@ (8000d44 <MX_USART2_UART_Init+0x58>)
 8000d12:	220c      	movs	r2, #12
 8000d14:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000d16:	4b0b      	ldr	r3, [pc, #44]	@ (8000d44 <MX_USART2_UART_Init+0x58>)
 8000d18:	2200      	movs	r2, #0
 8000d1a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000d1c:	4b09      	ldr	r3, [pc, #36]	@ (8000d44 <MX_USART2_UART_Init+0x58>)
 8000d1e:	2200      	movs	r2, #0
 8000d20:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000d22:	4b08      	ldr	r3, [pc, #32]	@ (8000d44 <MX_USART2_UART_Init+0x58>)
 8000d24:	2200      	movs	r2, #0
 8000d26:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000d28:	4b06      	ldr	r3, [pc, #24]	@ (8000d44 <MX_USART2_UART_Init+0x58>)
 8000d2a:	2200      	movs	r2, #0
 8000d2c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000d2e:	4805      	ldr	r0, [pc, #20]	@ (8000d44 <MX_USART2_UART_Init+0x58>)
 8000d30:	f003 fb76 	bl	8004420 <HAL_UART_Init>
 8000d34:	4603      	mov	r3, r0
 8000d36:	2b00      	cmp	r3, #0
 8000d38:	d001      	beq.n	8000d3e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000d3a:	f000 fafb 	bl	8001334 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000d3e:	bf00      	nop
 8000d40:	bd80      	pop	{r7, pc}
 8000d42:	bf00      	nop
 8000d44:	20000110 	.word	0x20000110
 8000d48:	40004400 	.word	0x40004400

08000d4c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000d4c:	b580      	push	{r7, lr}
 8000d4e:	b088      	sub	sp, #32
 8000d50:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d52:	f107 030c 	add.w	r3, r7, #12
 8000d56:	2200      	movs	r2, #0
 8000d58:	601a      	str	r2, [r3, #0]
 8000d5a:	605a      	str	r2, [r3, #4]
 8000d5c:	609a      	str	r2, [r3, #8]
 8000d5e:	60da      	str	r2, [r3, #12]
 8000d60:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000d62:	4b33      	ldr	r3, [pc, #204]	@ (8000e30 <MX_GPIO_Init+0xe4>)
 8000d64:	695b      	ldr	r3, [r3, #20]
 8000d66:	4a32      	ldr	r2, [pc, #200]	@ (8000e30 <MX_GPIO_Init+0xe4>)
 8000d68:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000d6c:	6153      	str	r3, [r2, #20]
 8000d6e:	4b30      	ldr	r3, [pc, #192]	@ (8000e30 <MX_GPIO_Init+0xe4>)
 8000d70:	695b      	ldr	r3, [r3, #20]
 8000d72:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000d76:	60bb      	str	r3, [r7, #8]
 8000d78:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d7a:	4b2d      	ldr	r3, [pc, #180]	@ (8000e30 <MX_GPIO_Init+0xe4>)
 8000d7c:	695b      	ldr	r3, [r3, #20]
 8000d7e:	4a2c      	ldr	r2, [pc, #176]	@ (8000e30 <MX_GPIO_Init+0xe4>)
 8000d80:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000d84:	6153      	str	r3, [r2, #20]
 8000d86:	4b2a      	ldr	r3, [pc, #168]	@ (8000e30 <MX_GPIO_Init+0xe4>)
 8000d88:	695b      	ldr	r3, [r3, #20]
 8000d8a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000d8e:	607b      	str	r3, [r7, #4]
 8000d90:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d92:	4b27      	ldr	r3, [pc, #156]	@ (8000e30 <MX_GPIO_Init+0xe4>)
 8000d94:	695b      	ldr	r3, [r3, #20]
 8000d96:	4a26      	ldr	r2, [pc, #152]	@ (8000e30 <MX_GPIO_Init+0xe4>)
 8000d98:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000d9c:	6153      	str	r3, [r2, #20]
 8000d9e:	4b24      	ldr	r3, [pc, #144]	@ (8000e30 <MX_GPIO_Init+0xe4>)
 8000da0:	695b      	ldr	r3, [r3, #20]
 8000da2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000da6:	603b      	str	r3, [r7, #0]
 8000da8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);
 8000daa:	2200      	movs	r2, #0
 8000dac:	21c0      	movs	r1, #192	@ 0xc0
 8000dae:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000db2:	f000 ffa3 	bl	8001cfc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8000db6:	2200      	movs	r2, #0
 8000db8:	2108      	movs	r1, #8
 8000dba:	481e      	ldr	r0, [pc, #120]	@ (8000e34 <MX_GPIO_Init+0xe8>)
 8000dbc:	f000 ff9e 	bl	8001cfc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : INTERRUPTOR_Pin */
  GPIO_InitStruct.Pin = INTERRUPTOR_Pin;
 8000dc0:	2310      	movs	r3, #16
 8000dc2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000dc4:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000dc8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dca:	2300      	movs	r3, #0
 8000dcc:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(INTERRUPTOR_GPIO_Port, &GPIO_InitStruct);
 8000dce:	f107 030c 	add.w	r3, r7, #12
 8000dd2:	4619      	mov	r1, r3
 8000dd4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000dd8:	f000 fe06 	bl	80019e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA6 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000ddc:	23c0      	movs	r3, #192	@ 0xc0
 8000dde:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000de0:	2301      	movs	r3, #1
 8000de2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000de4:	2300      	movs	r3, #0
 8000de6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000de8:	2300      	movs	r3, #0
 8000dea:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000dec:	f107 030c 	add.w	r3, r7, #12
 8000df0:	4619      	mov	r1, r3
 8000df2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000df6:	f000 fdf7 	bl	80019e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8000dfa:	2308      	movs	r3, #8
 8000dfc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000dfe:	2301      	movs	r3, #1
 8000e00:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e02:	2300      	movs	r3, #0
 8000e04:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e06:	2300      	movs	r3, #0
 8000e08:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8000e0a:	f107 030c 	add.w	r3, r7, #12
 8000e0e:	4619      	mov	r1, r3
 8000e10:	4808      	ldr	r0, [pc, #32]	@ (8000e34 <MX_GPIO_Init+0xe8>)
 8000e12:	f000 fde9 	bl	80019e8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 8000e16:	2200      	movs	r2, #0
 8000e18:	2100      	movs	r1, #0
 8000e1a:	200a      	movs	r0, #10
 8000e1c:	f000 fdad 	bl	800197a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8000e20:	200a      	movs	r0, #10
 8000e22:	f000 fdc6 	bl	80019b2 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000e26:	bf00      	nop
 8000e28:	3720      	adds	r7, #32
 8000e2a:	46bd      	mov	sp, r7
 8000e2c:	bd80      	pop	{r7, pc}
 8000e2e:	bf00      	nop
 8000e30:	40021000 	.word	0x40021000
 8000e34:	48000400 	.word	0x48000400

08000e38 <Ultrasonic_Trigger>:

/* USER CODE BEGIN 4 */
// Función para enviar el pulso TRIG
void Ultrasonic_Trigger(void)
{
 8000e38:	b580      	push	{r7, lr}
 8000e3a:	b086      	sub	sp, #24
 8000e3c:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e3e:	1d3b      	adds	r3, r7, #4
 8000e40:	2200      	movs	r2, #0
 8000e42:	601a      	str	r2, [r3, #0]
 8000e44:	605a      	str	r2, [r3, #4]
 8000e46:	609a      	str	r2, [r3, #8]
 8000e48:	60da      	str	r2, [r3, #12]
 8000e4a:	611a      	str	r2, [r3, #16]

    // Configurar PA7 como salida para TRIG
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000e4c:	2380      	movs	r3, #128	@ 0x80
 8000e4e:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e50:	2301      	movs	r3, #1
 8000e52:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e54:	2300      	movs	r3, #0
 8000e56:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e58:	2300      	movs	r3, #0
 8000e5a:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e5c:	1d3b      	adds	r3, r7, #4
 8000e5e:	4619      	mov	r1, r3
 8000e60:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000e64:	f000 fdc0 	bl	80019e8 <HAL_GPIO_Init>

    // Generar un pulso de 10 µs en TRIG
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_SET);
 8000e68:	2201      	movs	r2, #1
 8000e6a:	2180      	movs	r1, #128	@ 0x80
 8000e6c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000e70:	f000 ff44 	bl	8001cfc <HAL_GPIO_WritePin>
    HAL_Delay(0); // Breve retardo para asegurar el pulso de 10 µs
 8000e74:	2000      	movs	r0, #0
 8000e76:	f000 fc81 	bl	800177c <HAL_Delay>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_RESET);
 8000e7a:	2200      	movs	r2, #0
 8000e7c:	2180      	movs	r1, #128	@ 0x80
 8000e7e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000e82:	f000 ff3b 	bl	8001cfc <HAL_GPIO_WritePin>
}
 8000e86:	bf00      	nop
 8000e88:	3718      	adds	r7, #24
 8000e8a:	46bd      	mov	sp, r7
 8000e8c:	bd80      	pop	{r7, pc}
	...

08000e90 <Ultrasonic_ReadEcho>:
uint32_t Ultrasonic_ReadEcho(void)
{
 8000e90:	b580      	push	{r7, lr}
 8000e92:	b08a      	sub	sp, #40	@ 0x28
 8000e94:	af00      	add	r7, sp, #0
    uint32_t start_time, stop_time;

    // Configurar PA7 como entrada para ECHO
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e96:	1d3b      	adds	r3, r7, #4
 8000e98:	2200      	movs	r2, #0
 8000e9a:	601a      	str	r2, [r3, #0]
 8000e9c:	605a      	str	r2, [r3, #4]
 8000e9e:	609a      	str	r2, [r3, #8]
 8000ea0:	60da      	str	r2, [r3, #12]
 8000ea2:	611a      	str	r2, [r3, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000ea4:	2380      	movs	r3, #128	@ 0x80
 8000ea6:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ea8:	2300      	movs	r3, #0
 8000eaa:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eac:	2300      	movs	r3, #0
 8000eae:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000eb0:	1d3b      	adds	r3, r7, #4
 8000eb2:	4619      	mov	r1, r3
 8000eb4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000eb8:	f000 fd96 	bl	80019e8 <HAL_GPIO_Init>

    // Esperar a que ECHO se eleve a HIGH
    while (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_7) == GPIO_PIN_RESET);
 8000ebc:	bf00      	nop
 8000ebe:	2180      	movs	r1, #128	@ 0x80
 8000ec0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000ec4:	f000 ff02 	bl	8001ccc <HAL_GPIO_ReadPin>
 8000ec8:	4603      	mov	r3, r0
 8000eca:	2b00      	cmp	r3, #0
 8000ecc:	d0f7      	beq.n	8000ebe <Ultrasonic_ReadEcho+0x2e>

    // Capturar el tiempo de inicio con el temporizador
    start_time = __HAL_TIM_GET_COUNTER(&htim2);
 8000ece:	4b24      	ldr	r3, [pc, #144]	@ (8000f60 <Ultrasonic_ReadEcho+0xd0>)
 8000ed0:	681b      	ldr	r3, [r3, #0]
 8000ed2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000ed4:	623b      	str	r3, [r7, #32]

    // Esperar a que ECHO baje a LOW
    while (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_7) == GPIO_PIN_SET);
 8000ed6:	bf00      	nop
 8000ed8:	2180      	movs	r1, #128	@ 0x80
 8000eda:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000ede:	f000 fef5 	bl	8001ccc <HAL_GPIO_ReadPin>
 8000ee2:	4603      	mov	r3, r0
 8000ee4:	2b01      	cmp	r3, #1
 8000ee6:	d0f7      	beq.n	8000ed8 <Ultrasonic_ReadEcho+0x48>

    // Capturar el tiempo de finalización con el temporizador
    stop_time = __HAL_TIM_GET_COUNTER(&htim2);
 8000ee8:	4b1d      	ldr	r3, [pc, #116]	@ (8000f60 <Ultrasonic_ReadEcho+0xd0>)
 8000eea:	681b      	ldr	r3, [r3, #0]
 8000eec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000eee:	61fb      	str	r3, [r7, #28]

    // Calcular el tiempo transcurrido
	uint32_t time_in_microseconds = stop_time - start_time;
 8000ef0:	69fa      	ldr	r2, [r7, #28]
 8000ef2:	6a3b      	ldr	r3, [r7, #32]
 8000ef4:	1ad3      	subs	r3, r2, r3
 8000ef6:	627b      	str	r3, [r7, #36]	@ 0x24

	// Si el valor es demasiado grande, posiblemente hay un overflow
	if (time_in_microseconds > 0xFFFFFF)
 8000ef8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000efa:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000efe:	d301      	bcc.n	8000f04 <Ultrasonic_ReadEcho+0x74>
	{
		time_in_microseconds = 0;
 8000f00:	2300      	movs	r3, #0
 8000f02:	627b      	str	r3, [r7, #36]	@ 0x24
	}

	// Convertir el tiempo en distancia (cm), usando la fórmula
	// Velocidad del sonido en cm/µs: 0.0343 cm/µs
	uint32_t distance_in_cm = ((time_in_microseconds * 0.0343) / 2)*10;
 8000f04:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8000f06:	f7ff fafd 	bl	8000504 <__aeabi_ui2d>
 8000f0a:	a313      	add	r3, pc, #76	@ (adr r3, 8000f58 <Ultrasonic_ReadEcho+0xc8>)
 8000f0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f10:	f7ff fb72 	bl	80005f8 <__aeabi_dmul>
 8000f14:	4602      	mov	r2, r0
 8000f16:	460b      	mov	r3, r1
 8000f18:	4610      	mov	r0, r2
 8000f1a:	4619      	mov	r1, r3
 8000f1c:	f04f 0200 	mov.w	r2, #0
 8000f20:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000f24:	f7ff fc92 	bl	800084c <__aeabi_ddiv>
 8000f28:	4602      	mov	r2, r0
 8000f2a:	460b      	mov	r3, r1
 8000f2c:	4610      	mov	r0, r2
 8000f2e:	4619      	mov	r1, r3
 8000f30:	f04f 0200 	mov.w	r2, #0
 8000f34:	4b0b      	ldr	r3, [pc, #44]	@ (8000f64 <Ultrasonic_ReadEcho+0xd4>)
 8000f36:	f7ff fb5f 	bl	80005f8 <__aeabi_dmul>
 8000f3a:	4602      	mov	r2, r0
 8000f3c:	460b      	mov	r3, r1
 8000f3e:	4610      	mov	r0, r2
 8000f40:	4619      	mov	r1, r3
 8000f42:	f7ff fd6b 	bl	8000a1c <__aeabi_d2uiz>
 8000f46:	4603      	mov	r3, r0
 8000f48:	61bb      	str	r3, [r7, #24]

	return distance_in_cm;
 8000f4a:	69bb      	ldr	r3, [r7, #24]
}
 8000f4c:	4618      	mov	r0, r3
 8000f4e:	3728      	adds	r7, #40	@ 0x28
 8000f50:	46bd      	mov	sp, r7
 8000f52:	bd80      	pop	{r7, pc}
 8000f54:	f3af 8000 	nop.w
 8000f58:	04816f00 	.word	0x04816f00
 8000f5c:	3fa18fc5 	.word	0x3fa18fc5
 8000f60:	20000078 	.word	0x20000078
 8000f64:	40240000 	.word	0x40240000

08000f68 <ControlarVibrador>:

    return dist;
}*/

static void ControlarVibrador(uint32_t distancia)
{
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	b084      	sub	sp, #16
 8000f6c:	af00      	add	r7, sp, #0
 8000f6e:	6078      	str	r0, [r7, #4]
    uint32_t vibration_on_time = 0;
 8000f70:	2300      	movs	r3, #0
 8000f72:	60fb      	str	r3, [r7, #12]
    uint32_t vibration_off_time = 0;
 8000f74:	2300      	movs	r3, #0
 8000f76:	60bb      	str	r3, [r7, #8]

    if (distancia <= 200 && distancia > 180) {
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	2bc8      	cmp	r3, #200	@ 0xc8
 8000f7c:	d807      	bhi.n	8000f8e <ControlarVibrador+0x26>
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	2bb4      	cmp	r3, #180	@ 0xb4
 8000f82:	d904      	bls.n	8000f8e <ControlarVibrador+0x26>
        vibration_on_time = 30;
 8000f84:	231e      	movs	r3, #30
 8000f86:	60fb      	str	r3, [r7, #12]
        vibration_off_time = 150;
 8000f88:	2396      	movs	r3, #150	@ 0x96
 8000f8a:	60bb      	str	r3, [r7, #8]
 8000f8c:	e07e      	b.n	800108c <ControlarVibrador+0x124>
    } else if (distancia <= 180 && distancia > 165) {
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	2bb4      	cmp	r3, #180	@ 0xb4
 8000f92:	d807      	bhi.n	8000fa4 <ControlarVibrador+0x3c>
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	2ba5      	cmp	r3, #165	@ 0xa5
 8000f98:	d904      	bls.n	8000fa4 <ControlarVibrador+0x3c>
        vibration_on_time = 30;
 8000f9a:	231e      	movs	r3, #30
 8000f9c:	60fb      	str	r3, [r7, #12]
        vibration_off_time = 120;
 8000f9e:	2378      	movs	r3, #120	@ 0x78
 8000fa0:	60bb      	str	r3, [r7, #8]
 8000fa2:	e073      	b.n	800108c <ControlarVibrador+0x124>
    } else if (distancia <= 165 && distancia > 140) {
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	2ba5      	cmp	r3, #165	@ 0xa5
 8000fa8:	d807      	bhi.n	8000fba <ControlarVibrador+0x52>
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	2b8c      	cmp	r3, #140	@ 0x8c
 8000fae:	d904      	bls.n	8000fba <ControlarVibrador+0x52>
        vibration_on_time = 35;
 8000fb0:	2323      	movs	r3, #35	@ 0x23
 8000fb2:	60fb      	str	r3, [r7, #12]
        vibration_off_time = 100;
 8000fb4:	2364      	movs	r3, #100	@ 0x64
 8000fb6:	60bb      	str	r3, [r7, #8]
 8000fb8:	e068      	b.n	800108c <ControlarVibrador+0x124>
    } else if (distancia <= 140 && distancia > 125) {
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	2b8c      	cmp	r3, #140	@ 0x8c
 8000fbe:	d807      	bhi.n	8000fd0 <ControlarVibrador+0x68>
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	2b7d      	cmp	r3, #125	@ 0x7d
 8000fc4:	d904      	bls.n	8000fd0 <ControlarVibrador+0x68>
        vibration_on_time = 40;
 8000fc6:	2328      	movs	r3, #40	@ 0x28
 8000fc8:	60fb      	str	r3, [r7, #12]
        vibration_off_time = 80;
 8000fca:	2350      	movs	r3, #80	@ 0x50
 8000fcc:	60bb      	str	r3, [r7, #8]
 8000fce:	e05d      	b.n	800108c <ControlarVibrador+0x124>
    } else if (distancia <= 125 && distancia > 110) {
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	2b7d      	cmp	r3, #125	@ 0x7d
 8000fd4:	d807      	bhi.n	8000fe6 <ControlarVibrador+0x7e>
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	2b6e      	cmp	r3, #110	@ 0x6e
 8000fda:	d904      	bls.n	8000fe6 <ControlarVibrador+0x7e>
        vibration_on_time = 45;
 8000fdc:	232d      	movs	r3, #45	@ 0x2d
 8000fde:	60fb      	str	r3, [r7, #12]
        vibration_off_time = 60;
 8000fe0:	233c      	movs	r3, #60	@ 0x3c
 8000fe2:	60bb      	str	r3, [r7, #8]
 8000fe4:	e052      	b.n	800108c <ControlarVibrador+0x124>
    } else if (distancia <= 110 && distancia > 95) {
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	2b6e      	cmp	r3, #110	@ 0x6e
 8000fea:	d807      	bhi.n	8000ffc <ControlarVibrador+0x94>
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	2b5f      	cmp	r3, #95	@ 0x5f
 8000ff0:	d904      	bls.n	8000ffc <ControlarVibrador+0x94>
        vibration_on_time = 50;
 8000ff2:	2332      	movs	r3, #50	@ 0x32
 8000ff4:	60fb      	str	r3, [r7, #12]
        vibration_off_time = 50;
 8000ff6:	2332      	movs	r3, #50	@ 0x32
 8000ff8:	60bb      	str	r3, [r7, #8]
 8000ffa:	e047      	b.n	800108c <ControlarVibrador+0x124>
    } else if (distancia <= 95 && distancia > 80) {
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	2b5f      	cmp	r3, #95	@ 0x5f
 8001000:	d807      	bhi.n	8001012 <ControlarVibrador+0xaa>
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	2b50      	cmp	r3, #80	@ 0x50
 8001006:	d904      	bls.n	8001012 <ControlarVibrador+0xaa>
        vibration_on_time = 60;
 8001008:	233c      	movs	r3, #60	@ 0x3c
 800100a:	60fb      	str	r3, [r7, #12]
        vibration_off_time = 40;
 800100c:	2328      	movs	r3, #40	@ 0x28
 800100e:	60bb      	str	r3, [r7, #8]
 8001010:	e03c      	b.n	800108c <ControlarVibrador+0x124>
    } else if (distancia <= 80 && distancia > 65) {
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	2b50      	cmp	r3, #80	@ 0x50
 8001016:	d807      	bhi.n	8001028 <ControlarVibrador+0xc0>
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	2b41      	cmp	r3, #65	@ 0x41
 800101c:	d904      	bls.n	8001028 <ControlarVibrador+0xc0>
        vibration_on_time = 70;
 800101e:	2346      	movs	r3, #70	@ 0x46
 8001020:	60fb      	str	r3, [r7, #12]
        vibration_off_time = 30;
 8001022:	231e      	movs	r3, #30
 8001024:	60bb      	str	r3, [r7, #8]
 8001026:	e031      	b.n	800108c <ControlarVibrador+0x124>
    } else if (distancia <= 65 && distancia > 40) {
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	2b41      	cmp	r3, #65	@ 0x41
 800102c:	d807      	bhi.n	800103e <ControlarVibrador+0xd6>
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	2b28      	cmp	r3, #40	@ 0x28
 8001032:	d904      	bls.n	800103e <ControlarVibrador+0xd6>
        vibration_on_time = 80;
 8001034:	2350      	movs	r3, #80	@ 0x50
 8001036:	60fb      	str	r3, [r7, #12]
        vibration_off_time = 20;
 8001038:	2314      	movs	r3, #20
 800103a:	60bb      	str	r3, [r7, #8]
 800103c:	e026      	b.n	800108c <ControlarVibrador+0x124>
    } else if (distancia <= 40 && distancia > 25) {
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	2b28      	cmp	r3, #40	@ 0x28
 8001042:	d807      	bhi.n	8001054 <ControlarVibrador+0xec>
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	2b19      	cmp	r3, #25
 8001048:	d904      	bls.n	8001054 <ControlarVibrador+0xec>
        vibration_on_time = 90;
 800104a:	235a      	movs	r3, #90	@ 0x5a
 800104c:	60fb      	str	r3, [r7, #12]
        vibration_off_time = 10;
 800104e:	230a      	movs	r3, #10
 8001050:	60bb      	str	r3, [r7, #8]
 8001052:	e01b      	b.n	800108c <ControlarVibrador+0x124>
    } else if (distancia <= 25 && distancia > 10) {
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	2b19      	cmp	r3, #25
 8001058:	d807      	bhi.n	800106a <ControlarVibrador+0x102>
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	2b0a      	cmp	r3, #10
 800105e:	d904      	bls.n	800106a <ControlarVibrador+0x102>
        vibration_on_time = 100;
 8001060:	2364      	movs	r3, #100	@ 0x64
 8001062:	60fb      	str	r3, [r7, #12]
        vibration_off_time = 5;
 8001064:	2305      	movs	r3, #5
 8001066:	60bb      	str	r3, [r7, #8]
 8001068:	e010      	b.n	800108c <ControlarVibrador+0x124>
    } else if (distancia <= 10) {
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	2b0a      	cmp	r3, #10
 800106e:	d806      	bhi.n	800107e <ControlarVibrador+0x116>
        // Vibración constante
        HAL_GPIO_WritePin(MOTOR_PORT, MOTOR_PIN, GPIO_PIN_SET);
 8001070:	2201      	movs	r2, #1
 8001072:	2140      	movs	r1, #64	@ 0x40
 8001074:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001078:	f000 fe40 	bl	8001cfc <HAL_GPIO_WritePin>
        return;
 800107c:	e018      	b.n	80010b0 <ControlarVibrador+0x148>
    } else {
        // Apagar el motor cuando está a más de 200 cm
        HAL_GPIO_WritePin(MOTOR_PORT, MOTOR_PIN, GPIO_PIN_RESET);
 800107e:	2200      	movs	r2, #0
 8001080:	2140      	movs	r1, #64	@ 0x40
 8001082:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001086:	f000 fe39 	bl	8001cfc <HAL_GPIO_WritePin>
        return;
 800108a:	e011      	b.n	80010b0 <ControlarVibrador+0x148>
    }

    // Generar la vibración si la distancia está en el rango 10-200
    HAL_GPIO_WritePin(MOTOR_PORT, MOTOR_PIN, GPIO_PIN_SET);
 800108c:	2201      	movs	r2, #1
 800108e:	2140      	movs	r1, #64	@ 0x40
 8001090:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001094:	f000 fe32 	bl	8001cfc <HAL_GPIO_WritePin>
    HAL_Delay(vibration_on_time);
 8001098:	68f8      	ldr	r0, [r7, #12]
 800109a:	f000 fb6f 	bl	800177c <HAL_Delay>
    HAL_GPIO_WritePin(MOTOR_PORT, MOTOR_PIN, GPIO_PIN_RESET);
 800109e:	2200      	movs	r2, #0
 80010a0:	2140      	movs	r1, #64	@ 0x40
 80010a2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80010a6:	f000 fe29 	bl	8001cfc <HAL_GPIO_WritePin>
    HAL_Delay(vibration_off_time);
 80010aa:	68b8      	ldr	r0, [r7, #8]
 80010ac:	f000 fb66 	bl	800177c <HAL_Delay>
}
 80010b0:	3710      	adds	r7, #16
 80010b2:	46bd      	mov	sp, r7
 80010b4:	bd80      	pop	{r7, pc}
	...

080010b8 <ProcesarBoton>:

static void ProcesarBoton(void)
{
 80010b8:	b580      	push	{r7, lr}
 80010ba:	b090      	sub	sp, #64	@ 0x40
 80010bc:	af02      	add	r7, sp, #8
    if (!flag) return;
 80010be:	4b4d      	ldr	r3, [pc, #308]	@ (80011f4 <ProcesarBoton+0x13c>)
 80010c0:	781b      	ldrb	r3, [r3, #0]
 80010c2:	b2db      	uxtb	r3, r3
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	f000 8090 	beq.w	80011ea <ProcesarBoton+0x132>

    if (lleno) {
 80010ca:	4b4b      	ldr	r3, [pc, #300]	@ (80011f8 <ProcesarBoton+0x140>)
 80010cc:	781b      	ldrb	r3, [r3, #0]
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	d009      	beq.n	80010e6 <ProcesarBoton+0x2e>
        tiempo_pulsacion = delay_ms - valor_anterior;
 80010d2:	4b4a      	ldr	r3, [pc, #296]	@ (80011fc <ProcesarBoton+0x144>)
 80010d4:	681b      	ldr	r3, [r3, #0]
 80010d6:	b2da      	uxtb	r2, r3
 80010d8:	4b49      	ldr	r3, [pc, #292]	@ (8001200 <ProcesarBoton+0x148>)
 80010da:	781b      	ldrb	r3, [r3, #0]
 80010dc:	1ad3      	subs	r3, r2, r3
 80010de:	b2da      	uxtb	r2, r3
 80010e0:	4b48      	ldr	r3, [pc, #288]	@ (8001204 <ProcesarBoton+0x14c>)
 80010e2:	701a      	strb	r2, [r3, #0]
 80010e4:	e007      	b.n	80010f6 <ProcesarBoton+0x3e>
    } else {
        lleno = 1;
 80010e6:	4b44      	ldr	r3, [pc, #272]	@ (80011f8 <ProcesarBoton+0x140>)
 80010e8:	2201      	movs	r2, #1
 80010ea:	701a      	strb	r2, [r3, #0]
        tiempo_pulsacion = delay_ms;
 80010ec:	4b43      	ldr	r3, [pc, #268]	@ (80011fc <ProcesarBoton+0x144>)
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	b2da      	uxtb	r2, r3
 80010f2:	4b44      	ldr	r3, [pc, #272]	@ (8001204 <ProcesarBoton+0x14c>)
 80010f4:	701a      	strb	r2, [r3, #0]
    }

    if (posicion_cadena > 4) {
 80010f6:	4b44      	ldr	r3, [pc, #272]	@ (8001208 <ProcesarBoton+0x150>)
 80010f8:	781b      	ldrb	r3, [r3, #0]
 80010fa:	2b04      	cmp	r3, #4
 80010fc:	d90a      	bls.n	8001114 <ProcesarBoton+0x5c>
        num_total_tiempo -= cadena_tiempos_pulsacion[posicion_real];
 80010fe:	4b43      	ldr	r3, [pc, #268]	@ (800120c <ProcesarBoton+0x154>)
 8001100:	781a      	ldrb	r2, [r3, #0]
 8001102:	4b43      	ldr	r3, [pc, #268]	@ (8001210 <ProcesarBoton+0x158>)
 8001104:	781b      	ldrb	r3, [r3, #0]
 8001106:	4619      	mov	r1, r3
 8001108:	4b42      	ldr	r3, [pc, #264]	@ (8001214 <ProcesarBoton+0x15c>)
 800110a:	5c5b      	ldrb	r3, [r3, r1]
 800110c:	1ad3      	subs	r3, r2, r3
 800110e:	b2da      	uxtb	r2, r3
 8001110:	4b3e      	ldr	r3, [pc, #248]	@ (800120c <ProcesarBoton+0x154>)
 8001112:	701a      	strb	r2, [r3, #0]
    }
    num_total_tiempo += tiempo_pulsacion;
 8001114:	4b3d      	ldr	r3, [pc, #244]	@ (800120c <ProcesarBoton+0x154>)
 8001116:	781a      	ldrb	r2, [r3, #0]
 8001118:	4b3a      	ldr	r3, [pc, #232]	@ (8001204 <ProcesarBoton+0x14c>)
 800111a:	781b      	ldrb	r3, [r3, #0]
 800111c:	4413      	add	r3, r2
 800111e:	b2da      	uxtb	r2, r3
 8001120:	4b3a      	ldr	r3, [pc, #232]	@ (800120c <ProcesarBoton+0x154>)
 8001122:	701a      	strb	r2, [r3, #0]
    cadena_tiempos_pulsacion[posicion_real] = tiempo_pulsacion;
 8001124:	4b3a      	ldr	r3, [pc, #232]	@ (8001210 <ProcesarBoton+0x158>)
 8001126:	781b      	ldrb	r3, [r3, #0]
 8001128:	461a      	mov	r2, r3
 800112a:	4b36      	ldr	r3, [pc, #216]	@ (8001204 <ProcesarBoton+0x14c>)
 800112c:	7819      	ldrb	r1, [r3, #0]
 800112e:	4b39      	ldr	r3, [pc, #228]	@ (8001214 <ProcesarBoton+0x15c>)
 8001130:	5499      	strb	r1, [r3, r2]

    if (num_total_tiempo < 10000 && posicion_cadena >= 4) {
 8001132:	4b35      	ldr	r3, [pc, #212]	@ (8001208 <ProcesarBoton+0x150>)
 8001134:	781b      	ldrb	r3, [r3, #0]
 8001136:	2b03      	cmp	r3, #3
 8001138:	d90c      	bls.n	8001154 <ProcesarBoton+0x9c>
        NotificarUrgencia();
 800113a:	f000 f8ab 	bl	8001294 <NotificarUrgencia>
        ReiniciarSistema(cadena_tiempos_pulsacion, &num_total_tiempo, &posicion_cadena, &posicion_real, &lleno, &contador);
 800113e:	4b36      	ldr	r3, [pc, #216]	@ (8001218 <ProcesarBoton+0x160>)
 8001140:	9301      	str	r3, [sp, #4]
 8001142:	4b2d      	ldr	r3, [pc, #180]	@ (80011f8 <ProcesarBoton+0x140>)
 8001144:	9300      	str	r3, [sp, #0]
 8001146:	4b32      	ldr	r3, [pc, #200]	@ (8001210 <ProcesarBoton+0x158>)
 8001148:	4a2f      	ldr	r2, [pc, #188]	@ (8001208 <ProcesarBoton+0x150>)
 800114a:	4930      	ldr	r1, [pc, #192]	@ (800120c <ProcesarBoton+0x154>)
 800114c:	4831      	ldr	r0, [pc, #196]	@ (8001214 <ProcesarBoton+0x15c>)
 800114e:	f000 f869 	bl	8001224 <ReiniciarSistema>
 8001152:	e00e      	b.n	8001172 <ProcesarBoton+0xba>
    } else if (tiempo_pulsacion < 3000) {
        contador++;
 8001154:	4b30      	ldr	r3, [pc, #192]	@ (8001218 <ProcesarBoton+0x160>)
 8001156:	781b      	ldrb	r3, [r3, #0]
 8001158:	3301      	adds	r3, #1
 800115a:	b2da      	uxtb	r2, r3
 800115c:	4b2e      	ldr	r3, [pc, #184]	@ (8001218 <ProcesarBoton+0x160>)
 800115e:	701a      	strb	r2, [r3, #0]
        if (contador >= 2) {
 8001160:	4b2d      	ldr	r3, [pc, #180]	@ (8001218 <ProcesarBoton+0x160>)
 8001162:	781b      	ldrb	r3, [r3, #0]
 8001164:	2b01      	cmp	r3, #1
 8001166:	d904      	bls.n	8001172 <ProcesarBoton+0xba>
            NotificarNoUrgencia();
 8001168:	f000 f8c8 	bl	80012fc <NotificarNoUrgencia>
            contador = 0;
 800116c:	4b2a      	ldr	r3, [pc, #168]	@ (8001218 <ProcesarBoton+0x160>)
 800116e:	2200      	movs	r2, #0
 8001170:	701a      	strb	r2, [r3, #0]
        contador = 1;
    }

    // Imprimir el número de pulsaciones
    char mensaje_pulsaciones[50];
    sprintf(mensaje_pulsaciones, "Numero de pulsaciones: %d\n\r", contador);
 8001172:	4b29      	ldr	r3, [pc, #164]	@ (8001218 <ProcesarBoton+0x160>)
 8001174:	781b      	ldrb	r3, [r3, #0]
 8001176:	461a      	mov	r2, r3
 8001178:	1d3b      	adds	r3, r7, #4
 800117a:	4928      	ldr	r1, [pc, #160]	@ (800121c <ProcesarBoton+0x164>)
 800117c:	4618      	mov	r0, r3
 800117e:	f003 fd79 	bl	8004c74 <siprintf>
    HAL_UART_Transmit(&huart2, (uint8_t *)mensaje_pulsaciones, strlen(mensaje_pulsaciones), 1000);
 8001182:	1d3b      	adds	r3, r7, #4
 8001184:	4618      	mov	r0, r3
 8001186:	f7ff f823 	bl	80001d0 <strlen>
 800118a:	4603      	mov	r3, r0
 800118c:	b29a      	uxth	r2, r3
 800118e:	1d39      	adds	r1, r7, #4
 8001190:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001194:	4822      	ldr	r0, [pc, #136]	@ (8001220 <ProcesarBoton+0x168>)
 8001196:	f003 f991 	bl	80044bc <HAL_UART_Transmit>

    if (posicion_cadena >= 4) {
 800119a:	4b1b      	ldr	r3, [pc, #108]	@ (8001208 <ProcesarBoton+0x150>)
 800119c:	781b      	ldrb	r3, [r3, #0]
 800119e:	2b03      	cmp	r3, #3
 80011a0:	d90e      	bls.n	80011c0 <ProcesarBoton+0x108>
        if (posicion_real == 4) {
 80011a2:	4b1b      	ldr	r3, [pc, #108]	@ (8001210 <ProcesarBoton+0x158>)
 80011a4:	781b      	ldrb	r3, [r3, #0]
 80011a6:	2b04      	cmp	r3, #4
 80011a8:	d103      	bne.n	80011b2 <ProcesarBoton+0xfa>
            posicion_real = 0;
 80011aa:	4b19      	ldr	r3, [pc, #100]	@ (8001210 <ProcesarBoton+0x158>)
 80011ac:	2200      	movs	r2, #0
 80011ae:	701a      	strb	r2, [r3, #0]
 80011b0:	e017      	b.n	80011e2 <ProcesarBoton+0x12a>
        } else {
            posicion_real++;
 80011b2:	4b17      	ldr	r3, [pc, #92]	@ (8001210 <ProcesarBoton+0x158>)
 80011b4:	781b      	ldrb	r3, [r3, #0]
 80011b6:	3301      	adds	r3, #1
 80011b8:	b2da      	uxtb	r2, r3
 80011ba:	4b15      	ldr	r3, [pc, #84]	@ (8001210 <ProcesarBoton+0x158>)
 80011bc:	701a      	strb	r2, [r3, #0]
 80011be:	e010      	b.n	80011e2 <ProcesarBoton+0x12a>
        }
    } else {
        valor_anterior = delay_ms;
 80011c0:	4b0e      	ldr	r3, [pc, #56]	@ (80011fc <ProcesarBoton+0x144>)
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	b2da      	uxtb	r2, r3
 80011c6:	4b0e      	ldr	r3, [pc, #56]	@ (8001200 <ProcesarBoton+0x148>)
 80011c8:	701a      	strb	r2, [r3, #0]
        posicion_real++;
 80011ca:	4b11      	ldr	r3, [pc, #68]	@ (8001210 <ProcesarBoton+0x158>)
 80011cc:	781b      	ldrb	r3, [r3, #0]
 80011ce:	3301      	adds	r3, #1
 80011d0:	b2da      	uxtb	r2, r3
 80011d2:	4b0f      	ldr	r3, [pc, #60]	@ (8001210 <ProcesarBoton+0x158>)
 80011d4:	701a      	strb	r2, [r3, #0]
        posicion_cadena++;
 80011d6:	4b0c      	ldr	r3, [pc, #48]	@ (8001208 <ProcesarBoton+0x150>)
 80011d8:	781b      	ldrb	r3, [r3, #0]
 80011da:	3301      	adds	r3, #1
 80011dc:	b2da      	uxtb	r2, r3
 80011de:	4b0a      	ldr	r3, [pc, #40]	@ (8001208 <ProcesarBoton+0x150>)
 80011e0:	701a      	strb	r2, [r3, #0]
    }
    flag = 0;
 80011e2:	4b04      	ldr	r3, [pc, #16]	@ (80011f4 <ProcesarBoton+0x13c>)
 80011e4:	2200      	movs	r2, #0
 80011e6:	701a      	strb	r2, [r3, #0]
 80011e8:	e000      	b.n	80011ec <ProcesarBoton+0x134>
    if (!flag) return;
 80011ea:	bf00      	nop
}
 80011ec:	3738      	adds	r7, #56	@ 0x38
 80011ee:	46bd      	mov	sp, r7
 80011f0:	bd80      	pop	{r7, pc}
 80011f2:	bf00      	nop
 80011f4:	2000019d 	.word	0x2000019d
 80011f8:	200001ae 	.word	0x200001ae
 80011fc:	200001a0 	.word	0x200001a0
 8001200:	200001b2 	.word	0x200001b2
 8001204:	200001af 	.word	0x200001af
 8001208:	200001ad 	.word	0x200001ad
 800120c:	200001b0 	.word	0x200001b0
 8001210:	200001b1 	.word	0x200001b1
 8001214:	200001a8 	.word	0x200001a8
 8001218:	2000019c 	.word	0x2000019c
 800121c:	080055cc 	.word	0x080055cc
 8001220:	20000110 	.word	0x20000110

08001224 <ReiniciarSistema>:

void ReiniciarSistema(uint8_t *cadena_tiempos_pulsacion, uint8_t *num_total_tiempo, uint8_t *posicion_cadena, uint8_t *posicion_real, uint8_t *lleno, uint8_t *contador) {
 8001224:	b580      	push	{r7, lr}
 8001226:	b092      	sub	sp, #72	@ 0x48
 8001228:	af00      	add	r7, sp, #0
 800122a:	60f8      	str	r0, [r7, #12]
 800122c:	60b9      	str	r1, [r7, #8]
 800122e:	607a      	str	r2, [r7, #4]
 8001230:	603b      	str	r3, [r7, #0]
    memset(cadena_tiempos_pulsacion, 0, sizeof(uint8_t) * 5);
 8001232:	2205      	movs	r2, #5
 8001234:	2100      	movs	r1, #0
 8001236:	68f8      	ldr	r0, [r7, #12]
 8001238:	f003 fd3c 	bl	8004cb4 <memset>
    *num_total_tiempo = 0;
 800123c:	68bb      	ldr	r3, [r7, #8]
 800123e:	2200      	movs	r2, #0
 8001240:	701a      	strb	r2, [r3, #0]
    *posicion_cadena = 0;
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	2200      	movs	r2, #0
 8001246:	701a      	strb	r2, [r3, #0]
    *posicion_real = -1;
 8001248:	683b      	ldr	r3, [r7, #0]
 800124a:	22ff      	movs	r2, #255	@ 0xff
 800124c:	701a      	strb	r2, [r3, #0]
    *lleno = 0;
 800124e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001250:	2200      	movs	r2, #0
 8001252:	701a      	strb	r2, [r3, #0]
    *contador = 0;
 8001254:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001256:	2200      	movs	r2, #0
 8001258:	701a      	strb	r2, [r3, #0]

    char cadena[50];
    sprintf(cadena, "El sistema se ha reiniciado.\n\r");
 800125a:	f107 0314 	add.w	r3, r7, #20
 800125e:	490b      	ldr	r1, [pc, #44]	@ (800128c <ReiniciarSistema+0x68>)
 8001260:	4618      	mov	r0, r3
 8001262:	f003 fd07 	bl	8004c74 <siprintf>
    HAL_UART_Transmit(&huart2, (uint8_t *)cadena, strlen(cadena), 1000);
 8001266:	f107 0314 	add.w	r3, r7, #20
 800126a:	4618      	mov	r0, r3
 800126c:	f7fe ffb0 	bl	80001d0 <strlen>
 8001270:	4603      	mov	r3, r0
 8001272:	b29a      	uxth	r2, r3
 8001274:	f107 0114 	add.w	r1, r7, #20
 8001278:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800127c:	4804      	ldr	r0, [pc, #16]	@ (8001290 <ReiniciarSistema+0x6c>)
 800127e:	f003 f91d 	bl	80044bc <HAL_UART_Transmit>
}
 8001282:	bf00      	nop
 8001284:	3748      	adds	r7, #72	@ 0x48
 8001286:	46bd      	mov	sp, r7
 8001288:	bd80      	pop	{r7, pc}
 800128a:	bf00      	nop
 800128c:	080055e8 	.word	0x080055e8
 8001290:	20000110 	.word	0x20000110

08001294 <NotificarUrgencia>:

void NotificarUrgencia(void) {
 8001294:	b580      	push	{r7, lr}
 8001296:	b08e      	sub	sp, #56	@ 0x38
 8001298:	af00      	add	r7, sp, #0
    char cadena[50];
    sprintf(cadena, "¡¡AYUDA URGENTE, AYUDA URGENTE!!\n\r");
 800129a:	463b      	mov	r3, r7
 800129c:	4914      	ldr	r1, [pc, #80]	@ (80012f0 <NotificarUrgencia+0x5c>)
 800129e:	4618      	mov	r0, r3
 80012a0:	f003 fce8 	bl	8004c74 <siprintf>
    HAL_UART_Transmit(&huart2, (uint8_t *)cadena, strlen(cadena), 1000);
 80012a4:	463b      	mov	r3, r7
 80012a6:	4618      	mov	r0, r3
 80012a8:	f7fe ff92 	bl	80001d0 <strlen>
 80012ac:	4603      	mov	r3, r0
 80012ae:	b29a      	uxth	r2, r3
 80012b0:	4639      	mov	r1, r7
 80012b2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80012b6:	480f      	ldr	r0, [pc, #60]	@ (80012f4 <NotificarUrgencia+0x60>)
 80012b8:	f003 f900 	bl	80044bc <HAL_UART_Transmit>
    for (int i = 0; i < 10; i++) {
 80012bc:	2300      	movs	r3, #0
 80012be:	637b      	str	r3, [r7, #52]	@ 0x34
 80012c0:	e009      	b.n	80012d6 <NotificarUrgencia+0x42>
        HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 80012c2:	2108      	movs	r1, #8
 80012c4:	480c      	ldr	r0, [pc, #48]	@ (80012f8 <NotificarUrgencia+0x64>)
 80012c6:	f000 fd31 	bl	8001d2c <HAL_GPIO_TogglePin>
        HAL_Delay(100);
 80012ca:	2064      	movs	r0, #100	@ 0x64
 80012cc:	f000 fa56 	bl	800177c <HAL_Delay>
    for (int i = 0; i < 10; i++) {
 80012d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80012d2:	3301      	adds	r3, #1
 80012d4:	637b      	str	r3, [r7, #52]	@ 0x34
 80012d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80012d8:	2b09      	cmp	r3, #9
 80012da:	ddf2      	ble.n	80012c2 <NotificarUrgencia+0x2e>
    }

    // Asegurar que el LED quede apagado al final
    HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80012dc:	2200      	movs	r2, #0
 80012de:	2108      	movs	r1, #8
 80012e0:	4805      	ldr	r0, [pc, #20]	@ (80012f8 <NotificarUrgencia+0x64>)
 80012e2:	f000 fd0b 	bl	8001cfc <HAL_GPIO_WritePin>
}
 80012e6:	bf00      	nop
 80012e8:	3738      	adds	r7, #56	@ 0x38
 80012ea:	46bd      	mov	sp, r7
 80012ec:	bd80      	pop	{r7, pc}
 80012ee:	bf00      	nop
 80012f0:	08005608 	.word	0x08005608
 80012f4:	20000110 	.word	0x20000110
 80012f8:	48000400 	.word	0x48000400

080012fc <NotificarNoUrgencia>:

void NotificarNoUrgencia(void) {
 80012fc:	b580      	push	{r7, lr}
 80012fe:	b08e      	sub	sp, #56	@ 0x38
 8001300:	af00      	add	r7, sp, #0
    char cadena[50];
    sprintf(cadena, "Necesito ayuda pero no es una urgencia.\n\r");
 8001302:	1d3b      	adds	r3, r7, #4
 8001304:	4909      	ldr	r1, [pc, #36]	@ (800132c <NotificarNoUrgencia+0x30>)
 8001306:	4618      	mov	r0, r3
 8001308:	f003 fcb4 	bl	8004c74 <siprintf>
    HAL_UART_Transmit(&huart2, (uint8_t *)cadena, strlen(cadena), 1000);
 800130c:	1d3b      	adds	r3, r7, #4
 800130e:	4618      	mov	r0, r3
 8001310:	f7fe ff5e 	bl	80001d0 <strlen>
 8001314:	4603      	mov	r3, r0
 8001316:	b29a      	uxth	r2, r3
 8001318:	1d39      	adds	r1, r7, #4
 800131a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800131e:	4804      	ldr	r0, [pc, #16]	@ (8001330 <NotificarNoUrgencia+0x34>)
 8001320:	f003 f8cc 	bl	80044bc <HAL_UART_Transmit>
    // HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
    // HAL_Delay(3000);
}
 8001324:	bf00      	nop
 8001326:	3738      	adds	r7, #56	@ 0x38
 8001328:	46bd      	mov	sp, r7
 800132a:	bd80      	pop	{r7, pc}
 800132c:	08005630 	.word	0x08005630
 8001330:	20000110 	.word	0x20000110

08001334 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001334:	b480      	push	{r7}
 8001336:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001338:	b672      	cpsid	i
}
 800133a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800133c:	bf00      	nop
 800133e:	e7fd      	b.n	800133c <Error_Handler+0x8>

08001340 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001340:	b480      	push	{r7}
 8001342:	b083      	sub	sp, #12
 8001344:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001346:	4b0f      	ldr	r3, [pc, #60]	@ (8001384 <HAL_MspInit+0x44>)
 8001348:	699b      	ldr	r3, [r3, #24]
 800134a:	4a0e      	ldr	r2, [pc, #56]	@ (8001384 <HAL_MspInit+0x44>)
 800134c:	f043 0301 	orr.w	r3, r3, #1
 8001350:	6193      	str	r3, [r2, #24]
 8001352:	4b0c      	ldr	r3, [pc, #48]	@ (8001384 <HAL_MspInit+0x44>)
 8001354:	699b      	ldr	r3, [r3, #24]
 8001356:	f003 0301 	and.w	r3, r3, #1
 800135a:	607b      	str	r3, [r7, #4]
 800135c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800135e:	4b09      	ldr	r3, [pc, #36]	@ (8001384 <HAL_MspInit+0x44>)
 8001360:	69db      	ldr	r3, [r3, #28]
 8001362:	4a08      	ldr	r2, [pc, #32]	@ (8001384 <HAL_MspInit+0x44>)
 8001364:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001368:	61d3      	str	r3, [r2, #28]
 800136a:	4b06      	ldr	r3, [pc, #24]	@ (8001384 <HAL_MspInit+0x44>)
 800136c:	69db      	ldr	r3, [r3, #28]
 800136e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001372:	603b      	str	r3, [r7, #0]
 8001374:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001376:	bf00      	nop
 8001378:	370c      	adds	r7, #12
 800137a:	46bd      	mov	sp, r7
 800137c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001380:	4770      	bx	lr
 8001382:	bf00      	nop
 8001384:	40021000 	.word	0x40021000

08001388 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001388:	b580      	push	{r7, lr}
 800138a:	b084      	sub	sp, #16
 800138c:	af00      	add	r7, sp, #0
 800138e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001398:	d113      	bne.n	80013c2 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800139a:	4b0c      	ldr	r3, [pc, #48]	@ (80013cc <HAL_TIM_Base_MspInit+0x44>)
 800139c:	69db      	ldr	r3, [r3, #28]
 800139e:	4a0b      	ldr	r2, [pc, #44]	@ (80013cc <HAL_TIM_Base_MspInit+0x44>)
 80013a0:	f043 0301 	orr.w	r3, r3, #1
 80013a4:	61d3      	str	r3, [r2, #28]
 80013a6:	4b09      	ldr	r3, [pc, #36]	@ (80013cc <HAL_TIM_Base_MspInit+0x44>)
 80013a8:	69db      	ldr	r3, [r3, #28]
 80013aa:	f003 0301 	and.w	r3, r3, #1
 80013ae:	60fb      	str	r3, [r7, #12]
 80013b0:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80013b2:	2200      	movs	r2, #0
 80013b4:	2100      	movs	r1, #0
 80013b6:	201c      	movs	r0, #28
 80013b8:	f000 fadf 	bl	800197a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80013bc:	201c      	movs	r0, #28
 80013be:	f000 faf8 	bl	80019b2 <HAL_NVIC_EnableIRQ>

  /* USER CODE END TIM2_MspInit 1 */

  }

}
 80013c2:	bf00      	nop
 80013c4:	3710      	adds	r7, #16
 80013c6:	46bd      	mov	sp, r7
 80013c8:	bd80      	pop	{r7, pc}
 80013ca:	bf00      	nop
 80013cc:	40021000 	.word	0x40021000

080013d0 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80013d0:	b480      	push	{r7}
 80013d2:	b085      	sub	sp, #20
 80013d4:	af00      	add	r7, sp, #0
 80013d6:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM15)
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	4a0a      	ldr	r2, [pc, #40]	@ (8001408 <HAL_TIM_PWM_MspInit+0x38>)
 80013de:	4293      	cmp	r3, r2
 80013e0:	d10b      	bne.n	80013fa <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM15_MspInit 0 */

  /* USER CODE END TIM15_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM15_CLK_ENABLE();
 80013e2:	4b0a      	ldr	r3, [pc, #40]	@ (800140c <HAL_TIM_PWM_MspInit+0x3c>)
 80013e4:	699b      	ldr	r3, [r3, #24]
 80013e6:	4a09      	ldr	r2, [pc, #36]	@ (800140c <HAL_TIM_PWM_MspInit+0x3c>)
 80013e8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80013ec:	6193      	str	r3, [r2, #24]
 80013ee:	4b07      	ldr	r3, [pc, #28]	@ (800140c <HAL_TIM_PWM_MspInit+0x3c>)
 80013f0:	699b      	ldr	r3, [r3, #24]
 80013f2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80013f6:	60fb      	str	r3, [r7, #12]
 80013f8:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM15_MspInit 1 */

  }

}
 80013fa:	bf00      	nop
 80013fc:	3714      	adds	r7, #20
 80013fe:	46bd      	mov	sp, r7
 8001400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001404:	4770      	bx	lr
 8001406:	bf00      	nop
 8001408:	40014000 	.word	0x40014000
 800140c:	40021000 	.word	0x40021000

08001410 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001410:	b580      	push	{r7, lr}
 8001412:	b088      	sub	sp, #32
 8001414:	af00      	add	r7, sp, #0
 8001416:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001418:	f107 030c 	add.w	r3, r7, #12
 800141c:	2200      	movs	r2, #0
 800141e:	601a      	str	r2, [r3, #0]
 8001420:	605a      	str	r2, [r3, #4]
 8001422:	609a      	str	r2, [r3, #8]
 8001424:	60da      	str	r2, [r3, #12]
 8001426:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM15)
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	4a11      	ldr	r2, [pc, #68]	@ (8001474 <HAL_TIM_MspPostInit+0x64>)
 800142e:	4293      	cmp	r3, r2
 8001430:	d11c      	bne.n	800146c <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM15_MspPostInit 0 */

  /* USER CODE END TIM15_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001432:	4b11      	ldr	r3, [pc, #68]	@ (8001478 <HAL_TIM_MspPostInit+0x68>)
 8001434:	695b      	ldr	r3, [r3, #20]
 8001436:	4a10      	ldr	r2, [pc, #64]	@ (8001478 <HAL_TIM_MspPostInit+0x68>)
 8001438:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800143c:	6153      	str	r3, [r2, #20]
 800143e:	4b0e      	ldr	r3, [pc, #56]	@ (8001478 <HAL_TIM_MspPostInit+0x68>)
 8001440:	695b      	ldr	r3, [r3, #20]
 8001442:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001446:	60bb      	str	r3, [r7, #8]
 8001448:	68bb      	ldr	r3, [r7, #8]
    /**TIM15 GPIO Configuration
    PA3     ------> TIM15_CH2
    */
    GPIO_InitStruct.Pin = TIMER_Pin;
 800144a:	2308      	movs	r3, #8
 800144c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800144e:	2302      	movs	r3, #2
 8001450:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001452:	2300      	movs	r3, #0
 8001454:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001456:	2300      	movs	r3, #0
 8001458:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM15;
 800145a:	2309      	movs	r3, #9
 800145c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(TIMER_GPIO_Port, &GPIO_InitStruct);
 800145e:	f107 030c 	add.w	r3, r7, #12
 8001462:	4619      	mov	r1, r3
 8001464:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001468:	f000 fabe 	bl	80019e8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM15_MspPostInit 1 */

  /* USER CODE END TIM15_MspPostInit 1 */
  }

}
 800146c:	bf00      	nop
 800146e:	3720      	adds	r7, #32
 8001470:	46bd      	mov	sp, r7
 8001472:	bd80      	pop	{r7, pc}
 8001474:	40014000 	.word	0x40014000
 8001478:	40021000 	.word	0x40021000

0800147c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800147c:	b580      	push	{r7, lr}
 800147e:	b08a      	sub	sp, #40	@ 0x28
 8001480:	af00      	add	r7, sp, #0
 8001482:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001484:	f107 0314 	add.w	r3, r7, #20
 8001488:	2200      	movs	r2, #0
 800148a:	601a      	str	r2, [r3, #0]
 800148c:	605a      	str	r2, [r3, #4]
 800148e:	609a      	str	r2, [r3, #8]
 8001490:	60da      	str	r2, [r3, #12]
 8001492:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	4a18      	ldr	r2, [pc, #96]	@ (80014fc <HAL_UART_MspInit+0x80>)
 800149a:	4293      	cmp	r3, r2
 800149c:	d129      	bne.n	80014f2 <HAL_UART_MspInit+0x76>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800149e:	4b18      	ldr	r3, [pc, #96]	@ (8001500 <HAL_UART_MspInit+0x84>)
 80014a0:	69db      	ldr	r3, [r3, #28]
 80014a2:	4a17      	ldr	r2, [pc, #92]	@ (8001500 <HAL_UART_MspInit+0x84>)
 80014a4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80014a8:	61d3      	str	r3, [r2, #28]
 80014aa:	4b15      	ldr	r3, [pc, #84]	@ (8001500 <HAL_UART_MspInit+0x84>)
 80014ac:	69db      	ldr	r3, [r3, #28]
 80014ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80014b2:	613b      	str	r3, [r7, #16]
 80014b4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80014b6:	4b12      	ldr	r3, [pc, #72]	@ (8001500 <HAL_UART_MspInit+0x84>)
 80014b8:	695b      	ldr	r3, [r3, #20]
 80014ba:	4a11      	ldr	r2, [pc, #68]	@ (8001500 <HAL_UART_MspInit+0x84>)
 80014bc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80014c0:	6153      	str	r3, [r2, #20]
 80014c2:	4b0f      	ldr	r3, [pc, #60]	@ (8001500 <HAL_UART_MspInit+0x84>)
 80014c4:	695b      	ldr	r3, [r3, #20]
 80014c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80014ca:	60fb      	str	r3, [r7, #12]
 80014cc:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA15     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = VCP_TX_Pin|VCP_RX_Pin;
 80014ce:	f248 0304 	movw	r3, #32772	@ 0x8004
 80014d2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014d4:	2302      	movs	r3, #2
 80014d6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014d8:	2300      	movs	r3, #0
 80014da:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80014dc:	2303      	movs	r3, #3
 80014de:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80014e0:	2307      	movs	r3, #7
 80014e2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014e4:	f107 0314 	add.w	r3, r7, #20
 80014e8:	4619      	mov	r1, r3
 80014ea:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80014ee:	f000 fa7b 	bl	80019e8 <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 80014f2:	bf00      	nop
 80014f4:	3728      	adds	r7, #40	@ 0x28
 80014f6:	46bd      	mov	sp, r7
 80014f8:	bd80      	pop	{r7, pc}
 80014fa:	bf00      	nop
 80014fc:	40004400 	.word	0x40004400
 8001500:	40021000 	.word	0x40021000

08001504 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001504:	b480      	push	{r7}
 8001506:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001508:	bf00      	nop
 800150a:	e7fd      	b.n	8001508 <NMI_Handler+0x4>

0800150c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800150c:	b480      	push	{r7}
 800150e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001510:	bf00      	nop
 8001512:	e7fd      	b.n	8001510 <HardFault_Handler+0x4>

08001514 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001514:	b480      	push	{r7}
 8001516:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001518:	bf00      	nop
 800151a:	e7fd      	b.n	8001518 <MemManage_Handler+0x4>

0800151c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800151c:	b480      	push	{r7}
 800151e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001520:	bf00      	nop
 8001522:	e7fd      	b.n	8001520 <BusFault_Handler+0x4>

08001524 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001524:	b480      	push	{r7}
 8001526:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001528:	bf00      	nop
 800152a:	e7fd      	b.n	8001528 <UsageFault_Handler+0x4>

0800152c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800152c:	b480      	push	{r7}
 800152e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001530:	bf00      	nop
 8001532:	46bd      	mov	sp, r7
 8001534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001538:	4770      	bx	lr

0800153a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800153a:	b480      	push	{r7}
 800153c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800153e:	bf00      	nop
 8001540:	46bd      	mov	sp, r7
 8001542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001546:	4770      	bx	lr

08001548 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001548:	b480      	push	{r7}
 800154a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800154c:	bf00      	nop
 800154e:	46bd      	mov	sp, r7
 8001550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001554:	4770      	bx	lr
	...

08001558 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001558:	b580      	push	{r7, lr}
 800155a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
	delay_ms++;
 800155c:	4b04      	ldr	r3, [pc, #16]	@ (8001570 <SysTick_Handler+0x18>)
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	3301      	adds	r3, #1
 8001562:	4a03      	ldr	r2, [pc, #12]	@ (8001570 <SysTick_Handler+0x18>)
 8001564:	6013      	str	r3, [r2, #0]
  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001566:	f000 f8e9 	bl	800173c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800156a:	bf00      	nop
 800156c:	bd80      	pop	{r7, pc}
 800156e:	bf00      	nop
 8001570:	200001a0 	.word	0x200001a0

08001574 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8001574:	b580      	push	{r7, lr}
 8001576:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */
	if(delay_ms-rebotes > 50){
 8001578:	4b0c      	ldr	r3, [pc, #48]	@ (80015ac <EXTI4_IRQHandler+0x38>)
 800157a:	681a      	ldr	r2, [r3, #0]
 800157c:	4b0c      	ldr	r3, [pc, #48]	@ (80015b0 <EXTI4_IRQHandler+0x3c>)
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	1ad3      	subs	r3, r2, r3
 8001582:	2b32      	cmp	r3, #50	@ 0x32
 8001584:	d90d      	bls.n	80015a2 <EXTI4_IRQHandler+0x2e>
		if ((GPIOA->IDR & (1UL << 4))==0)
 8001586:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800158a:	691b      	ldr	r3, [r3, #16]
 800158c:	f003 0310 	and.w	r3, r3, #16
 8001590:	2b00      	cmp	r3, #0
 8001592:	d102      	bne.n	800159a <EXTI4_IRQHandler+0x26>
			flag = 1;
 8001594:	4b07      	ldr	r3, [pc, #28]	@ (80015b4 <EXTI4_IRQHandler+0x40>)
 8001596:	2201      	movs	r2, #1
 8001598:	701a      	strb	r2, [r3, #0]
		rebotes = delay_ms;
 800159a:	4b04      	ldr	r3, [pc, #16]	@ (80015ac <EXTI4_IRQHandler+0x38>)
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	4a04      	ldr	r2, [pc, #16]	@ (80015b0 <EXTI4_IRQHandler+0x3c>)
 80015a0:	6013      	str	r3, [r2, #0]
	}

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(INTERRUPTOR_Pin);
 80015a2:	2010      	movs	r0, #16
 80015a4:	f000 fbdc 	bl	8001d60 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 80015a8:	bf00      	nop
 80015aa:	bd80      	pop	{r7, pc}
 80015ac:	200001a0 	.word	0x200001a0
 80015b0:	200001a4 	.word	0x200001a4
 80015b4:	2000019d 	.word	0x2000019d

080015b8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80015b8:	b580      	push	{r7, lr}
 80015ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80015bc:	4802      	ldr	r0, [pc, #8]	@ (80015c8 <TIM2_IRQHandler+0x10>)
 80015be:	f001 ff54 	bl	800346a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80015c2:	bf00      	nop
 80015c4:	bd80      	pop	{r7, pc}
 80015c6:	bf00      	nop
 80015c8:	20000078 	.word	0x20000078

080015cc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80015cc:	b580      	push	{r7, lr}
 80015ce:	b086      	sub	sp, #24
 80015d0:	af00      	add	r7, sp, #0
 80015d2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80015d4:	4a14      	ldr	r2, [pc, #80]	@ (8001628 <_sbrk+0x5c>)
 80015d6:	4b15      	ldr	r3, [pc, #84]	@ (800162c <_sbrk+0x60>)
 80015d8:	1ad3      	subs	r3, r2, r3
 80015da:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80015dc:	697b      	ldr	r3, [r7, #20]
 80015de:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80015e0:	4b13      	ldr	r3, [pc, #76]	@ (8001630 <_sbrk+0x64>)
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	d102      	bne.n	80015ee <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80015e8:	4b11      	ldr	r3, [pc, #68]	@ (8001630 <_sbrk+0x64>)
 80015ea:	4a12      	ldr	r2, [pc, #72]	@ (8001634 <_sbrk+0x68>)
 80015ec:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80015ee:	4b10      	ldr	r3, [pc, #64]	@ (8001630 <_sbrk+0x64>)
 80015f0:	681a      	ldr	r2, [r3, #0]
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	4413      	add	r3, r2
 80015f6:	693a      	ldr	r2, [r7, #16]
 80015f8:	429a      	cmp	r2, r3
 80015fa:	d207      	bcs.n	800160c <_sbrk+0x40>
  {
    errno = ENOMEM;
 80015fc:	f003 fb62 	bl	8004cc4 <__errno>
 8001600:	4603      	mov	r3, r0
 8001602:	220c      	movs	r2, #12
 8001604:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001606:	f04f 33ff 	mov.w	r3, #4294967295
 800160a:	e009      	b.n	8001620 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800160c:	4b08      	ldr	r3, [pc, #32]	@ (8001630 <_sbrk+0x64>)
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001612:	4b07      	ldr	r3, [pc, #28]	@ (8001630 <_sbrk+0x64>)
 8001614:	681a      	ldr	r2, [r3, #0]
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	4413      	add	r3, r2
 800161a:	4a05      	ldr	r2, [pc, #20]	@ (8001630 <_sbrk+0x64>)
 800161c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800161e:	68fb      	ldr	r3, [r7, #12]
}
 8001620:	4618      	mov	r0, r3
 8001622:	3718      	adds	r7, #24
 8001624:	46bd      	mov	sp, r7
 8001626:	bd80      	pop	{r7, pc}
 8001628:	20003000 	.word	0x20003000
 800162c:	00000400 	.word	0x00000400
 8001630:	200001b8 	.word	0x200001b8
 8001634:	20000308 	.word	0x20000308

08001638 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001638:	b480      	push	{r7}
 800163a:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800163c:	4b06      	ldr	r3, [pc, #24]	@ (8001658 <SystemInit+0x20>)
 800163e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001642:	4a05      	ldr	r2, [pc, #20]	@ (8001658 <SystemInit+0x20>)
 8001644:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001648:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800164c:	bf00      	nop
 800164e:	46bd      	mov	sp, r7
 8001650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001654:	4770      	bx	lr
 8001656:	bf00      	nop
 8001658:	e000ed00 	.word	0xe000ed00

0800165c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800165c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001694 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8001660:	f7ff ffea 	bl	8001638 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001664:	480c      	ldr	r0, [pc, #48]	@ (8001698 <LoopForever+0x6>)
  ldr r1, =_edata
 8001666:	490d      	ldr	r1, [pc, #52]	@ (800169c <LoopForever+0xa>)
  ldr r2, =_sidata
 8001668:	4a0d      	ldr	r2, [pc, #52]	@ (80016a0 <LoopForever+0xe>)
  movs r3, #0
 800166a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800166c:	e002      	b.n	8001674 <LoopCopyDataInit>

0800166e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800166e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001670:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001672:	3304      	adds	r3, #4

08001674 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001674:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001676:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001678:	d3f9      	bcc.n	800166e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800167a:	4a0a      	ldr	r2, [pc, #40]	@ (80016a4 <LoopForever+0x12>)
  ldr r4, =_ebss
 800167c:	4c0a      	ldr	r4, [pc, #40]	@ (80016a8 <LoopForever+0x16>)
  movs r3, #0
 800167e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001680:	e001      	b.n	8001686 <LoopFillZerobss>

08001682 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001682:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001684:	3204      	adds	r2, #4

08001686 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001686:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001688:	d3fb      	bcc.n	8001682 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800168a:	f003 fb21 	bl	8004cd0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800168e:	f7ff f9e5 	bl	8000a5c <main>

08001692 <LoopForever>:

LoopForever:
    b LoopForever
 8001692:	e7fe      	b.n	8001692 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001694:	20003000 	.word	0x20003000
  ldr r0, =_sdata
 8001698:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800169c:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 80016a0:	080056d8 	.word	0x080056d8
  ldr r2, =_sbss
 80016a4:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 80016a8:	20000308 	.word	0x20000308

080016ac <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80016ac:	e7fe      	b.n	80016ac <ADC1_2_IRQHandler>
	...

080016b0 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80016b0:	b580      	push	{r7, lr}
 80016b2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80016b4:	4b08      	ldr	r3, [pc, #32]	@ (80016d8 <HAL_Init+0x28>)
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	4a07      	ldr	r2, [pc, #28]	@ (80016d8 <HAL_Init+0x28>)
 80016ba:	f043 0310 	orr.w	r3, r3, #16
 80016be:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80016c0:	2003      	movs	r0, #3
 80016c2:	f000 f94f 	bl	8001964 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80016c6:	2000      	movs	r0, #0
 80016c8:	f000 f808 	bl	80016dc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80016cc:	f7ff fe38 	bl	8001340 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80016d0:	2300      	movs	r3, #0
}
 80016d2:	4618      	mov	r0, r3
 80016d4:	bd80      	pop	{r7, pc}
 80016d6:	bf00      	nop
 80016d8:	40022000 	.word	0x40022000

080016dc <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80016dc:	b580      	push	{r7, lr}
 80016de:	b082      	sub	sp, #8
 80016e0:	af00      	add	r7, sp, #0
 80016e2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80016e4:	4b12      	ldr	r3, [pc, #72]	@ (8001730 <HAL_InitTick+0x54>)
 80016e6:	681a      	ldr	r2, [r3, #0]
 80016e8:	4b12      	ldr	r3, [pc, #72]	@ (8001734 <HAL_InitTick+0x58>)
 80016ea:	781b      	ldrb	r3, [r3, #0]
 80016ec:	4619      	mov	r1, r3
 80016ee:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80016f2:	fbb3 f3f1 	udiv	r3, r3, r1
 80016f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80016fa:	4618      	mov	r0, r3
 80016fc:	f000 f967 	bl	80019ce <HAL_SYSTICK_Config>
 8001700:	4603      	mov	r3, r0
 8001702:	2b00      	cmp	r3, #0
 8001704:	d001      	beq.n	800170a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001706:	2301      	movs	r3, #1
 8001708:	e00e      	b.n	8001728 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	2b0f      	cmp	r3, #15
 800170e:	d80a      	bhi.n	8001726 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001710:	2200      	movs	r2, #0
 8001712:	6879      	ldr	r1, [r7, #4]
 8001714:	f04f 30ff 	mov.w	r0, #4294967295
 8001718:	f000 f92f 	bl	800197a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800171c:	4a06      	ldr	r2, [pc, #24]	@ (8001738 <HAL_InitTick+0x5c>)
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8001722:	2300      	movs	r3, #0
 8001724:	e000      	b.n	8001728 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001726:	2301      	movs	r3, #1
}
 8001728:	4618      	mov	r0, r3
 800172a:	3708      	adds	r7, #8
 800172c:	46bd      	mov	sp, r7
 800172e:	bd80      	pop	{r7, pc}
 8001730:	20000000 	.word	0x20000000
 8001734:	20000008 	.word	0x20000008
 8001738:	20000004 	.word	0x20000004

0800173c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800173c:	b480      	push	{r7}
 800173e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001740:	4b06      	ldr	r3, [pc, #24]	@ (800175c <HAL_IncTick+0x20>)
 8001742:	781b      	ldrb	r3, [r3, #0]
 8001744:	461a      	mov	r2, r3
 8001746:	4b06      	ldr	r3, [pc, #24]	@ (8001760 <HAL_IncTick+0x24>)
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	4413      	add	r3, r2
 800174c:	4a04      	ldr	r2, [pc, #16]	@ (8001760 <HAL_IncTick+0x24>)
 800174e:	6013      	str	r3, [r2, #0]
}
 8001750:	bf00      	nop
 8001752:	46bd      	mov	sp, r7
 8001754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001758:	4770      	bx	lr
 800175a:	bf00      	nop
 800175c:	20000008 	.word	0x20000008
 8001760:	200001bc 	.word	0x200001bc

08001764 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001764:	b480      	push	{r7}
 8001766:	af00      	add	r7, sp, #0
  return uwTick;  
 8001768:	4b03      	ldr	r3, [pc, #12]	@ (8001778 <HAL_GetTick+0x14>)
 800176a:	681b      	ldr	r3, [r3, #0]
}
 800176c:	4618      	mov	r0, r3
 800176e:	46bd      	mov	sp, r7
 8001770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001774:	4770      	bx	lr
 8001776:	bf00      	nop
 8001778:	200001bc 	.word	0x200001bc

0800177c <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800177c:	b580      	push	{r7, lr}
 800177e:	b084      	sub	sp, #16
 8001780:	af00      	add	r7, sp, #0
 8001782:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001784:	f7ff ffee 	bl	8001764 <HAL_GetTick>
 8001788:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800178e:	68fb      	ldr	r3, [r7, #12]
 8001790:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001794:	d005      	beq.n	80017a2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001796:	4b0a      	ldr	r3, [pc, #40]	@ (80017c0 <HAL_Delay+0x44>)
 8001798:	781b      	ldrb	r3, [r3, #0]
 800179a:	461a      	mov	r2, r3
 800179c:	68fb      	ldr	r3, [r7, #12]
 800179e:	4413      	add	r3, r2
 80017a0:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 80017a2:	bf00      	nop
 80017a4:	f7ff ffde 	bl	8001764 <HAL_GetTick>
 80017a8:	4602      	mov	r2, r0
 80017aa:	68bb      	ldr	r3, [r7, #8]
 80017ac:	1ad3      	subs	r3, r2, r3
 80017ae:	68fa      	ldr	r2, [r7, #12]
 80017b0:	429a      	cmp	r2, r3
 80017b2:	d8f7      	bhi.n	80017a4 <HAL_Delay+0x28>
  {
  }
}
 80017b4:	bf00      	nop
 80017b6:	bf00      	nop
 80017b8:	3710      	adds	r7, #16
 80017ba:	46bd      	mov	sp, r7
 80017bc:	bd80      	pop	{r7, pc}
 80017be:	bf00      	nop
 80017c0:	20000008 	.word	0x20000008

080017c4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80017c4:	b480      	push	{r7}
 80017c6:	b085      	sub	sp, #20
 80017c8:	af00      	add	r7, sp, #0
 80017ca:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	f003 0307 	and.w	r3, r3, #7
 80017d2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80017d4:	4b0c      	ldr	r3, [pc, #48]	@ (8001808 <__NVIC_SetPriorityGrouping+0x44>)
 80017d6:	68db      	ldr	r3, [r3, #12]
 80017d8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80017da:	68ba      	ldr	r2, [r7, #8]
 80017dc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80017e0:	4013      	ands	r3, r2
 80017e2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80017e4:	68fb      	ldr	r3, [r7, #12]
 80017e6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80017e8:	68bb      	ldr	r3, [r7, #8]
 80017ea:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80017ec:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80017f0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80017f4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80017f6:	4a04      	ldr	r2, [pc, #16]	@ (8001808 <__NVIC_SetPriorityGrouping+0x44>)
 80017f8:	68bb      	ldr	r3, [r7, #8]
 80017fa:	60d3      	str	r3, [r2, #12]
}
 80017fc:	bf00      	nop
 80017fe:	3714      	adds	r7, #20
 8001800:	46bd      	mov	sp, r7
 8001802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001806:	4770      	bx	lr
 8001808:	e000ed00 	.word	0xe000ed00

0800180c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800180c:	b480      	push	{r7}
 800180e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001810:	4b04      	ldr	r3, [pc, #16]	@ (8001824 <__NVIC_GetPriorityGrouping+0x18>)
 8001812:	68db      	ldr	r3, [r3, #12]
 8001814:	0a1b      	lsrs	r3, r3, #8
 8001816:	f003 0307 	and.w	r3, r3, #7
}
 800181a:	4618      	mov	r0, r3
 800181c:	46bd      	mov	sp, r7
 800181e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001822:	4770      	bx	lr
 8001824:	e000ed00 	.word	0xe000ed00

08001828 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001828:	b480      	push	{r7}
 800182a:	b083      	sub	sp, #12
 800182c:	af00      	add	r7, sp, #0
 800182e:	4603      	mov	r3, r0
 8001830:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001832:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001836:	2b00      	cmp	r3, #0
 8001838:	db0b      	blt.n	8001852 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800183a:	79fb      	ldrb	r3, [r7, #7]
 800183c:	f003 021f 	and.w	r2, r3, #31
 8001840:	4907      	ldr	r1, [pc, #28]	@ (8001860 <__NVIC_EnableIRQ+0x38>)
 8001842:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001846:	095b      	lsrs	r3, r3, #5
 8001848:	2001      	movs	r0, #1
 800184a:	fa00 f202 	lsl.w	r2, r0, r2
 800184e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001852:	bf00      	nop
 8001854:	370c      	adds	r7, #12
 8001856:	46bd      	mov	sp, r7
 8001858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800185c:	4770      	bx	lr
 800185e:	bf00      	nop
 8001860:	e000e100 	.word	0xe000e100

08001864 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001864:	b480      	push	{r7}
 8001866:	b083      	sub	sp, #12
 8001868:	af00      	add	r7, sp, #0
 800186a:	4603      	mov	r3, r0
 800186c:	6039      	str	r1, [r7, #0]
 800186e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001870:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001874:	2b00      	cmp	r3, #0
 8001876:	db0a      	blt.n	800188e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001878:	683b      	ldr	r3, [r7, #0]
 800187a:	b2da      	uxtb	r2, r3
 800187c:	490c      	ldr	r1, [pc, #48]	@ (80018b0 <__NVIC_SetPriority+0x4c>)
 800187e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001882:	0112      	lsls	r2, r2, #4
 8001884:	b2d2      	uxtb	r2, r2
 8001886:	440b      	add	r3, r1
 8001888:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800188c:	e00a      	b.n	80018a4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800188e:	683b      	ldr	r3, [r7, #0]
 8001890:	b2da      	uxtb	r2, r3
 8001892:	4908      	ldr	r1, [pc, #32]	@ (80018b4 <__NVIC_SetPriority+0x50>)
 8001894:	79fb      	ldrb	r3, [r7, #7]
 8001896:	f003 030f 	and.w	r3, r3, #15
 800189a:	3b04      	subs	r3, #4
 800189c:	0112      	lsls	r2, r2, #4
 800189e:	b2d2      	uxtb	r2, r2
 80018a0:	440b      	add	r3, r1
 80018a2:	761a      	strb	r2, [r3, #24]
}
 80018a4:	bf00      	nop
 80018a6:	370c      	adds	r7, #12
 80018a8:	46bd      	mov	sp, r7
 80018aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ae:	4770      	bx	lr
 80018b0:	e000e100 	.word	0xe000e100
 80018b4:	e000ed00 	.word	0xe000ed00

080018b8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80018b8:	b480      	push	{r7}
 80018ba:	b089      	sub	sp, #36	@ 0x24
 80018bc:	af00      	add	r7, sp, #0
 80018be:	60f8      	str	r0, [r7, #12]
 80018c0:	60b9      	str	r1, [r7, #8]
 80018c2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80018c4:	68fb      	ldr	r3, [r7, #12]
 80018c6:	f003 0307 	and.w	r3, r3, #7
 80018ca:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80018cc:	69fb      	ldr	r3, [r7, #28]
 80018ce:	f1c3 0307 	rsb	r3, r3, #7
 80018d2:	2b04      	cmp	r3, #4
 80018d4:	bf28      	it	cs
 80018d6:	2304      	movcs	r3, #4
 80018d8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80018da:	69fb      	ldr	r3, [r7, #28]
 80018dc:	3304      	adds	r3, #4
 80018de:	2b06      	cmp	r3, #6
 80018e0:	d902      	bls.n	80018e8 <NVIC_EncodePriority+0x30>
 80018e2:	69fb      	ldr	r3, [r7, #28]
 80018e4:	3b03      	subs	r3, #3
 80018e6:	e000      	b.n	80018ea <NVIC_EncodePriority+0x32>
 80018e8:	2300      	movs	r3, #0
 80018ea:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80018ec:	f04f 32ff 	mov.w	r2, #4294967295
 80018f0:	69bb      	ldr	r3, [r7, #24]
 80018f2:	fa02 f303 	lsl.w	r3, r2, r3
 80018f6:	43da      	mvns	r2, r3
 80018f8:	68bb      	ldr	r3, [r7, #8]
 80018fa:	401a      	ands	r2, r3
 80018fc:	697b      	ldr	r3, [r7, #20]
 80018fe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001900:	f04f 31ff 	mov.w	r1, #4294967295
 8001904:	697b      	ldr	r3, [r7, #20]
 8001906:	fa01 f303 	lsl.w	r3, r1, r3
 800190a:	43d9      	mvns	r1, r3
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001910:	4313      	orrs	r3, r2
         );
}
 8001912:	4618      	mov	r0, r3
 8001914:	3724      	adds	r7, #36	@ 0x24
 8001916:	46bd      	mov	sp, r7
 8001918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800191c:	4770      	bx	lr
	...

08001920 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001920:	b580      	push	{r7, lr}
 8001922:	b082      	sub	sp, #8
 8001924:	af00      	add	r7, sp, #0
 8001926:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	3b01      	subs	r3, #1
 800192c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001930:	d301      	bcc.n	8001936 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001932:	2301      	movs	r3, #1
 8001934:	e00f      	b.n	8001956 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001936:	4a0a      	ldr	r2, [pc, #40]	@ (8001960 <SysTick_Config+0x40>)
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	3b01      	subs	r3, #1
 800193c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800193e:	210f      	movs	r1, #15
 8001940:	f04f 30ff 	mov.w	r0, #4294967295
 8001944:	f7ff ff8e 	bl	8001864 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001948:	4b05      	ldr	r3, [pc, #20]	@ (8001960 <SysTick_Config+0x40>)
 800194a:	2200      	movs	r2, #0
 800194c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800194e:	4b04      	ldr	r3, [pc, #16]	@ (8001960 <SysTick_Config+0x40>)
 8001950:	2207      	movs	r2, #7
 8001952:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001954:	2300      	movs	r3, #0
}
 8001956:	4618      	mov	r0, r3
 8001958:	3708      	adds	r7, #8
 800195a:	46bd      	mov	sp, r7
 800195c:	bd80      	pop	{r7, pc}
 800195e:	bf00      	nop
 8001960:	e000e010 	.word	0xe000e010

08001964 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001964:	b580      	push	{r7, lr}
 8001966:	b082      	sub	sp, #8
 8001968:	af00      	add	r7, sp, #0
 800196a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800196c:	6878      	ldr	r0, [r7, #4]
 800196e:	f7ff ff29 	bl	80017c4 <__NVIC_SetPriorityGrouping>
}
 8001972:	bf00      	nop
 8001974:	3708      	adds	r7, #8
 8001976:	46bd      	mov	sp, r7
 8001978:	bd80      	pop	{r7, pc}

0800197a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800197a:	b580      	push	{r7, lr}
 800197c:	b086      	sub	sp, #24
 800197e:	af00      	add	r7, sp, #0
 8001980:	4603      	mov	r3, r0
 8001982:	60b9      	str	r1, [r7, #8]
 8001984:	607a      	str	r2, [r7, #4]
 8001986:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001988:	2300      	movs	r3, #0
 800198a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800198c:	f7ff ff3e 	bl	800180c <__NVIC_GetPriorityGrouping>
 8001990:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001992:	687a      	ldr	r2, [r7, #4]
 8001994:	68b9      	ldr	r1, [r7, #8]
 8001996:	6978      	ldr	r0, [r7, #20]
 8001998:	f7ff ff8e 	bl	80018b8 <NVIC_EncodePriority>
 800199c:	4602      	mov	r2, r0
 800199e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80019a2:	4611      	mov	r1, r2
 80019a4:	4618      	mov	r0, r3
 80019a6:	f7ff ff5d 	bl	8001864 <__NVIC_SetPriority>
}
 80019aa:	bf00      	nop
 80019ac:	3718      	adds	r7, #24
 80019ae:	46bd      	mov	sp, r7
 80019b0:	bd80      	pop	{r7, pc}

080019b2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80019b2:	b580      	push	{r7, lr}
 80019b4:	b082      	sub	sp, #8
 80019b6:	af00      	add	r7, sp, #0
 80019b8:	4603      	mov	r3, r0
 80019ba:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80019bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019c0:	4618      	mov	r0, r3
 80019c2:	f7ff ff31 	bl	8001828 <__NVIC_EnableIRQ>
}
 80019c6:	bf00      	nop
 80019c8:	3708      	adds	r7, #8
 80019ca:	46bd      	mov	sp, r7
 80019cc:	bd80      	pop	{r7, pc}

080019ce <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80019ce:	b580      	push	{r7, lr}
 80019d0:	b082      	sub	sp, #8
 80019d2:	af00      	add	r7, sp, #0
 80019d4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80019d6:	6878      	ldr	r0, [r7, #4]
 80019d8:	f7ff ffa2 	bl	8001920 <SysTick_Config>
 80019dc:	4603      	mov	r3, r0
}
 80019de:	4618      	mov	r0, r3
 80019e0:	3708      	adds	r7, #8
 80019e2:	46bd      	mov	sp, r7
 80019e4:	bd80      	pop	{r7, pc}
	...

080019e8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80019e8:	b480      	push	{r7}
 80019ea:	b087      	sub	sp, #28
 80019ec:	af00      	add	r7, sp, #0
 80019ee:	6078      	str	r0, [r7, #4]
 80019f0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80019f2:	2300      	movs	r3, #0
 80019f4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80019f6:	e14e      	b.n	8001c96 <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80019f8:	683b      	ldr	r3, [r7, #0]
 80019fa:	681a      	ldr	r2, [r3, #0]
 80019fc:	2101      	movs	r1, #1
 80019fe:	697b      	ldr	r3, [r7, #20]
 8001a00:	fa01 f303 	lsl.w	r3, r1, r3
 8001a04:	4013      	ands	r3, r2
 8001a06:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001a08:	68fb      	ldr	r3, [r7, #12]
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	f000 8140 	beq.w	8001c90 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001a10:	683b      	ldr	r3, [r7, #0]
 8001a12:	685b      	ldr	r3, [r3, #4]
 8001a14:	f003 0303 	and.w	r3, r3, #3
 8001a18:	2b01      	cmp	r3, #1
 8001a1a:	d005      	beq.n	8001a28 <HAL_GPIO_Init+0x40>
 8001a1c:	683b      	ldr	r3, [r7, #0]
 8001a1e:	685b      	ldr	r3, [r3, #4]
 8001a20:	f003 0303 	and.w	r3, r3, #3
 8001a24:	2b02      	cmp	r3, #2
 8001a26:	d130      	bne.n	8001a8a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	689b      	ldr	r3, [r3, #8]
 8001a2c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001a2e:	697b      	ldr	r3, [r7, #20]
 8001a30:	005b      	lsls	r3, r3, #1
 8001a32:	2203      	movs	r2, #3
 8001a34:	fa02 f303 	lsl.w	r3, r2, r3
 8001a38:	43db      	mvns	r3, r3
 8001a3a:	693a      	ldr	r2, [r7, #16]
 8001a3c:	4013      	ands	r3, r2
 8001a3e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001a40:	683b      	ldr	r3, [r7, #0]
 8001a42:	68da      	ldr	r2, [r3, #12]
 8001a44:	697b      	ldr	r3, [r7, #20]
 8001a46:	005b      	lsls	r3, r3, #1
 8001a48:	fa02 f303 	lsl.w	r3, r2, r3
 8001a4c:	693a      	ldr	r2, [r7, #16]
 8001a4e:	4313      	orrs	r3, r2
 8001a50:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	693a      	ldr	r2, [r7, #16]
 8001a56:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	685b      	ldr	r3, [r3, #4]
 8001a5c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001a5e:	2201      	movs	r2, #1
 8001a60:	697b      	ldr	r3, [r7, #20]
 8001a62:	fa02 f303 	lsl.w	r3, r2, r3
 8001a66:	43db      	mvns	r3, r3
 8001a68:	693a      	ldr	r2, [r7, #16]
 8001a6a:	4013      	ands	r3, r2
 8001a6c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001a6e:	683b      	ldr	r3, [r7, #0]
 8001a70:	685b      	ldr	r3, [r3, #4]
 8001a72:	091b      	lsrs	r3, r3, #4
 8001a74:	f003 0201 	and.w	r2, r3, #1
 8001a78:	697b      	ldr	r3, [r7, #20]
 8001a7a:	fa02 f303 	lsl.w	r3, r2, r3
 8001a7e:	693a      	ldr	r2, [r7, #16]
 8001a80:	4313      	orrs	r3, r2
 8001a82:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	693a      	ldr	r2, [r7, #16]
 8001a88:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001a8a:	683b      	ldr	r3, [r7, #0]
 8001a8c:	685b      	ldr	r3, [r3, #4]
 8001a8e:	f003 0303 	and.w	r3, r3, #3
 8001a92:	2b03      	cmp	r3, #3
 8001a94:	d017      	beq.n	8001ac6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	68db      	ldr	r3, [r3, #12]
 8001a9a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001a9c:	697b      	ldr	r3, [r7, #20]
 8001a9e:	005b      	lsls	r3, r3, #1
 8001aa0:	2203      	movs	r2, #3
 8001aa2:	fa02 f303 	lsl.w	r3, r2, r3
 8001aa6:	43db      	mvns	r3, r3
 8001aa8:	693a      	ldr	r2, [r7, #16]
 8001aaa:	4013      	ands	r3, r2
 8001aac:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001aae:	683b      	ldr	r3, [r7, #0]
 8001ab0:	689a      	ldr	r2, [r3, #8]
 8001ab2:	697b      	ldr	r3, [r7, #20]
 8001ab4:	005b      	lsls	r3, r3, #1
 8001ab6:	fa02 f303 	lsl.w	r3, r2, r3
 8001aba:	693a      	ldr	r2, [r7, #16]
 8001abc:	4313      	orrs	r3, r2
 8001abe:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	693a      	ldr	r2, [r7, #16]
 8001ac4:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001ac6:	683b      	ldr	r3, [r7, #0]
 8001ac8:	685b      	ldr	r3, [r3, #4]
 8001aca:	f003 0303 	and.w	r3, r3, #3
 8001ace:	2b02      	cmp	r3, #2
 8001ad0:	d123      	bne.n	8001b1a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001ad2:	697b      	ldr	r3, [r7, #20]
 8001ad4:	08da      	lsrs	r2, r3, #3
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	3208      	adds	r2, #8
 8001ada:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001ade:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001ae0:	697b      	ldr	r3, [r7, #20]
 8001ae2:	f003 0307 	and.w	r3, r3, #7
 8001ae6:	009b      	lsls	r3, r3, #2
 8001ae8:	220f      	movs	r2, #15
 8001aea:	fa02 f303 	lsl.w	r3, r2, r3
 8001aee:	43db      	mvns	r3, r3
 8001af0:	693a      	ldr	r2, [r7, #16]
 8001af2:	4013      	ands	r3, r2
 8001af4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001af6:	683b      	ldr	r3, [r7, #0]
 8001af8:	691a      	ldr	r2, [r3, #16]
 8001afa:	697b      	ldr	r3, [r7, #20]
 8001afc:	f003 0307 	and.w	r3, r3, #7
 8001b00:	009b      	lsls	r3, r3, #2
 8001b02:	fa02 f303 	lsl.w	r3, r2, r3
 8001b06:	693a      	ldr	r2, [r7, #16]
 8001b08:	4313      	orrs	r3, r2
 8001b0a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001b0c:	697b      	ldr	r3, [r7, #20]
 8001b0e:	08da      	lsrs	r2, r3, #3
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	3208      	adds	r2, #8
 8001b14:	6939      	ldr	r1, [r7, #16]
 8001b16:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001b20:	697b      	ldr	r3, [r7, #20]
 8001b22:	005b      	lsls	r3, r3, #1
 8001b24:	2203      	movs	r2, #3
 8001b26:	fa02 f303 	lsl.w	r3, r2, r3
 8001b2a:	43db      	mvns	r3, r3
 8001b2c:	693a      	ldr	r2, [r7, #16]
 8001b2e:	4013      	ands	r3, r2
 8001b30:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001b32:	683b      	ldr	r3, [r7, #0]
 8001b34:	685b      	ldr	r3, [r3, #4]
 8001b36:	f003 0203 	and.w	r2, r3, #3
 8001b3a:	697b      	ldr	r3, [r7, #20]
 8001b3c:	005b      	lsls	r3, r3, #1
 8001b3e:	fa02 f303 	lsl.w	r3, r2, r3
 8001b42:	693a      	ldr	r2, [r7, #16]
 8001b44:	4313      	orrs	r3, r2
 8001b46:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	693a      	ldr	r2, [r7, #16]
 8001b4c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001b4e:	683b      	ldr	r3, [r7, #0]
 8001b50:	685b      	ldr	r3, [r3, #4]
 8001b52:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	f000 809a 	beq.w	8001c90 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b5c:	4b55      	ldr	r3, [pc, #340]	@ (8001cb4 <HAL_GPIO_Init+0x2cc>)
 8001b5e:	699b      	ldr	r3, [r3, #24]
 8001b60:	4a54      	ldr	r2, [pc, #336]	@ (8001cb4 <HAL_GPIO_Init+0x2cc>)
 8001b62:	f043 0301 	orr.w	r3, r3, #1
 8001b66:	6193      	str	r3, [r2, #24]
 8001b68:	4b52      	ldr	r3, [pc, #328]	@ (8001cb4 <HAL_GPIO_Init+0x2cc>)
 8001b6a:	699b      	ldr	r3, [r3, #24]
 8001b6c:	f003 0301 	and.w	r3, r3, #1
 8001b70:	60bb      	str	r3, [r7, #8]
 8001b72:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001b74:	4a50      	ldr	r2, [pc, #320]	@ (8001cb8 <HAL_GPIO_Init+0x2d0>)
 8001b76:	697b      	ldr	r3, [r7, #20]
 8001b78:	089b      	lsrs	r3, r3, #2
 8001b7a:	3302      	adds	r3, #2
 8001b7c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b80:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001b82:	697b      	ldr	r3, [r7, #20]
 8001b84:	f003 0303 	and.w	r3, r3, #3
 8001b88:	009b      	lsls	r3, r3, #2
 8001b8a:	220f      	movs	r2, #15
 8001b8c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b90:	43db      	mvns	r3, r3
 8001b92:	693a      	ldr	r2, [r7, #16]
 8001b94:	4013      	ands	r3, r2
 8001b96:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001b9e:	d013      	beq.n	8001bc8 <HAL_GPIO_Init+0x1e0>
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	4a46      	ldr	r2, [pc, #280]	@ (8001cbc <HAL_GPIO_Init+0x2d4>)
 8001ba4:	4293      	cmp	r3, r2
 8001ba6:	d00d      	beq.n	8001bc4 <HAL_GPIO_Init+0x1dc>
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	4a45      	ldr	r2, [pc, #276]	@ (8001cc0 <HAL_GPIO_Init+0x2d8>)
 8001bac:	4293      	cmp	r3, r2
 8001bae:	d007      	beq.n	8001bc0 <HAL_GPIO_Init+0x1d8>
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	4a44      	ldr	r2, [pc, #272]	@ (8001cc4 <HAL_GPIO_Init+0x2dc>)
 8001bb4:	4293      	cmp	r3, r2
 8001bb6:	d101      	bne.n	8001bbc <HAL_GPIO_Init+0x1d4>
 8001bb8:	2303      	movs	r3, #3
 8001bba:	e006      	b.n	8001bca <HAL_GPIO_Init+0x1e2>
 8001bbc:	2305      	movs	r3, #5
 8001bbe:	e004      	b.n	8001bca <HAL_GPIO_Init+0x1e2>
 8001bc0:	2302      	movs	r3, #2
 8001bc2:	e002      	b.n	8001bca <HAL_GPIO_Init+0x1e2>
 8001bc4:	2301      	movs	r3, #1
 8001bc6:	e000      	b.n	8001bca <HAL_GPIO_Init+0x1e2>
 8001bc8:	2300      	movs	r3, #0
 8001bca:	697a      	ldr	r2, [r7, #20]
 8001bcc:	f002 0203 	and.w	r2, r2, #3
 8001bd0:	0092      	lsls	r2, r2, #2
 8001bd2:	4093      	lsls	r3, r2
 8001bd4:	693a      	ldr	r2, [r7, #16]
 8001bd6:	4313      	orrs	r3, r2
 8001bd8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001bda:	4937      	ldr	r1, [pc, #220]	@ (8001cb8 <HAL_GPIO_Init+0x2d0>)
 8001bdc:	697b      	ldr	r3, [r7, #20]
 8001bde:	089b      	lsrs	r3, r3, #2
 8001be0:	3302      	adds	r3, #2
 8001be2:	693a      	ldr	r2, [r7, #16]
 8001be4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001be8:	4b37      	ldr	r3, [pc, #220]	@ (8001cc8 <HAL_GPIO_Init+0x2e0>)
 8001bea:	689b      	ldr	r3, [r3, #8]
 8001bec:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001bee:	68fb      	ldr	r3, [r7, #12]
 8001bf0:	43db      	mvns	r3, r3
 8001bf2:	693a      	ldr	r2, [r7, #16]
 8001bf4:	4013      	ands	r3, r2
 8001bf6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001bf8:	683b      	ldr	r3, [r7, #0]
 8001bfa:	685b      	ldr	r3, [r3, #4]
 8001bfc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	d003      	beq.n	8001c0c <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8001c04:	693a      	ldr	r2, [r7, #16]
 8001c06:	68fb      	ldr	r3, [r7, #12]
 8001c08:	4313      	orrs	r3, r2
 8001c0a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001c0c:	4a2e      	ldr	r2, [pc, #184]	@ (8001cc8 <HAL_GPIO_Init+0x2e0>)
 8001c0e:	693b      	ldr	r3, [r7, #16]
 8001c10:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001c12:	4b2d      	ldr	r3, [pc, #180]	@ (8001cc8 <HAL_GPIO_Init+0x2e0>)
 8001c14:	68db      	ldr	r3, [r3, #12]
 8001c16:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001c18:	68fb      	ldr	r3, [r7, #12]
 8001c1a:	43db      	mvns	r3, r3
 8001c1c:	693a      	ldr	r2, [r7, #16]
 8001c1e:	4013      	ands	r3, r2
 8001c20:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001c22:	683b      	ldr	r3, [r7, #0]
 8001c24:	685b      	ldr	r3, [r3, #4]
 8001c26:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d003      	beq.n	8001c36 <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 8001c2e:	693a      	ldr	r2, [r7, #16]
 8001c30:	68fb      	ldr	r3, [r7, #12]
 8001c32:	4313      	orrs	r3, r2
 8001c34:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001c36:	4a24      	ldr	r2, [pc, #144]	@ (8001cc8 <HAL_GPIO_Init+0x2e0>)
 8001c38:	693b      	ldr	r3, [r7, #16]
 8001c3a:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001c3c:	4b22      	ldr	r3, [pc, #136]	@ (8001cc8 <HAL_GPIO_Init+0x2e0>)
 8001c3e:	685b      	ldr	r3, [r3, #4]
 8001c40:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001c42:	68fb      	ldr	r3, [r7, #12]
 8001c44:	43db      	mvns	r3, r3
 8001c46:	693a      	ldr	r2, [r7, #16]
 8001c48:	4013      	ands	r3, r2
 8001c4a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001c4c:	683b      	ldr	r3, [r7, #0]
 8001c4e:	685b      	ldr	r3, [r3, #4]
 8001c50:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d003      	beq.n	8001c60 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8001c58:	693a      	ldr	r2, [r7, #16]
 8001c5a:	68fb      	ldr	r3, [r7, #12]
 8001c5c:	4313      	orrs	r3, r2
 8001c5e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001c60:	4a19      	ldr	r2, [pc, #100]	@ (8001cc8 <HAL_GPIO_Init+0x2e0>)
 8001c62:	693b      	ldr	r3, [r7, #16]
 8001c64:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001c66:	4b18      	ldr	r3, [pc, #96]	@ (8001cc8 <HAL_GPIO_Init+0x2e0>)
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001c6c:	68fb      	ldr	r3, [r7, #12]
 8001c6e:	43db      	mvns	r3, r3
 8001c70:	693a      	ldr	r2, [r7, #16]
 8001c72:	4013      	ands	r3, r2
 8001c74:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001c76:	683b      	ldr	r3, [r7, #0]
 8001c78:	685b      	ldr	r3, [r3, #4]
 8001c7a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d003      	beq.n	8001c8a <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 8001c82:	693a      	ldr	r2, [r7, #16]
 8001c84:	68fb      	ldr	r3, [r7, #12]
 8001c86:	4313      	orrs	r3, r2
 8001c88:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001c8a:	4a0f      	ldr	r2, [pc, #60]	@ (8001cc8 <HAL_GPIO_Init+0x2e0>)
 8001c8c:	693b      	ldr	r3, [r7, #16]
 8001c8e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001c90:	697b      	ldr	r3, [r7, #20]
 8001c92:	3301      	adds	r3, #1
 8001c94:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001c96:	683b      	ldr	r3, [r7, #0]
 8001c98:	681a      	ldr	r2, [r3, #0]
 8001c9a:	697b      	ldr	r3, [r7, #20]
 8001c9c:	fa22 f303 	lsr.w	r3, r2, r3
 8001ca0:	2b00      	cmp	r3, #0
 8001ca2:	f47f aea9 	bne.w	80019f8 <HAL_GPIO_Init+0x10>
  }
}
 8001ca6:	bf00      	nop
 8001ca8:	bf00      	nop
 8001caa:	371c      	adds	r7, #28
 8001cac:	46bd      	mov	sp, r7
 8001cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb2:	4770      	bx	lr
 8001cb4:	40021000 	.word	0x40021000
 8001cb8:	40010000 	.word	0x40010000
 8001cbc:	48000400 	.word	0x48000400
 8001cc0:	48000800 	.word	0x48000800
 8001cc4:	48000c00 	.word	0x48000c00
 8001cc8:	40010400 	.word	0x40010400

08001ccc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001ccc:	b480      	push	{r7}
 8001cce:	b085      	sub	sp, #20
 8001cd0:	af00      	add	r7, sp, #0
 8001cd2:	6078      	str	r0, [r7, #4]
 8001cd4:	460b      	mov	r3, r1
 8001cd6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	691a      	ldr	r2, [r3, #16]
 8001cdc:	887b      	ldrh	r3, [r7, #2]
 8001cde:	4013      	ands	r3, r2
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d002      	beq.n	8001cea <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001ce4:	2301      	movs	r3, #1
 8001ce6:	73fb      	strb	r3, [r7, #15]
 8001ce8:	e001      	b.n	8001cee <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001cea:	2300      	movs	r3, #0
 8001cec:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001cee:	7bfb      	ldrb	r3, [r7, #15]
}
 8001cf0:	4618      	mov	r0, r3
 8001cf2:	3714      	adds	r7, #20
 8001cf4:	46bd      	mov	sp, r7
 8001cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cfa:	4770      	bx	lr

08001cfc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001cfc:	b480      	push	{r7}
 8001cfe:	b083      	sub	sp, #12
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	6078      	str	r0, [r7, #4]
 8001d04:	460b      	mov	r3, r1
 8001d06:	807b      	strh	r3, [r7, #2]
 8001d08:	4613      	mov	r3, r2
 8001d0a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001d0c:	787b      	ldrb	r3, [r7, #1]
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d003      	beq.n	8001d1a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001d12:	887a      	ldrh	r2, [r7, #2]
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001d18:	e002      	b.n	8001d20 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001d1a:	887a      	ldrh	r2, [r7, #2]
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001d20:	bf00      	nop
 8001d22:	370c      	adds	r7, #12
 8001d24:	46bd      	mov	sp, r7
 8001d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d2a:	4770      	bx	lr

08001d2c <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F3 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001d2c:	b480      	push	{r7}
 8001d2e:	b085      	sub	sp, #20
 8001d30:	af00      	add	r7, sp, #0
 8001d32:	6078      	str	r0, [r7, #4]
 8001d34:	460b      	mov	r3, r1
 8001d36:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	695b      	ldr	r3, [r3, #20]
 8001d3c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001d3e:	887a      	ldrh	r2, [r7, #2]
 8001d40:	68fb      	ldr	r3, [r7, #12]
 8001d42:	4013      	ands	r3, r2
 8001d44:	041a      	lsls	r2, r3, #16
 8001d46:	68fb      	ldr	r3, [r7, #12]
 8001d48:	43d9      	mvns	r1, r3
 8001d4a:	887b      	ldrh	r3, [r7, #2]
 8001d4c:	400b      	ands	r3, r1
 8001d4e:	431a      	orrs	r2, r3
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	619a      	str	r2, [r3, #24]
}
 8001d54:	bf00      	nop
 8001d56:	3714      	adds	r7, #20
 8001d58:	46bd      	mov	sp, r7
 8001d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d5e:	4770      	bx	lr

08001d60 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001d60:	b580      	push	{r7, lr}
 8001d62:	b082      	sub	sp, #8
 8001d64:	af00      	add	r7, sp, #0
 8001d66:	4603      	mov	r3, r0
 8001d68:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8001d6a:	4b08      	ldr	r3, [pc, #32]	@ (8001d8c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001d6c:	695a      	ldr	r2, [r3, #20]
 8001d6e:	88fb      	ldrh	r3, [r7, #6]
 8001d70:	4013      	ands	r3, r2
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d006      	beq.n	8001d84 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001d76:	4a05      	ldr	r2, [pc, #20]	@ (8001d8c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001d78:	88fb      	ldrh	r3, [r7, #6]
 8001d7a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001d7c:	88fb      	ldrh	r3, [r7, #6]
 8001d7e:	4618      	mov	r0, r3
 8001d80:	f000 f806 	bl	8001d90 <HAL_GPIO_EXTI_Callback>
  }
}
 8001d84:	bf00      	nop
 8001d86:	3708      	adds	r7, #8
 8001d88:	46bd      	mov	sp, r7
 8001d8a:	bd80      	pop	{r7, pc}
 8001d8c:	40010400 	.word	0x40010400

08001d90 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001d90:	b480      	push	{r7}
 8001d92:	b083      	sub	sp, #12
 8001d94:	af00      	add	r7, sp, #0
 8001d96:	4603      	mov	r3, r0
 8001d98:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8001d9a:	bf00      	nop
 8001d9c:	370c      	adds	r7, #12
 8001d9e:	46bd      	mov	sp, r7
 8001da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da4:	4770      	bx	lr
	...

08001da8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001da8:	b580      	push	{r7, lr}
 8001daa:	f5ad 7d00 	sub.w	sp, sp, #512	@ 0x200
 8001dae:	af00      	add	r7, sp, #0
 8001db0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001db4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001db8:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001dba:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001dbe:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d102      	bne.n	8001dce <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8001dc8:	2301      	movs	r3, #1
 8001dca:	f001 b823 	b.w	8002e14 <HAL_RCC_OscConfig+0x106c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001dce:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001dd2:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	f003 0301 	and.w	r3, r3, #1
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	f000 817d 	beq.w	80020de <HAL_RCC_OscConfig+0x336>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001de4:	4bbc      	ldr	r3, [pc, #752]	@ (80020d8 <HAL_RCC_OscConfig+0x330>)
 8001de6:	685b      	ldr	r3, [r3, #4]
 8001de8:	f003 030c 	and.w	r3, r3, #12
 8001dec:	2b04      	cmp	r3, #4
 8001dee:	d00c      	beq.n	8001e0a <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001df0:	4bb9      	ldr	r3, [pc, #740]	@ (80020d8 <HAL_RCC_OscConfig+0x330>)
 8001df2:	685b      	ldr	r3, [r3, #4]
 8001df4:	f003 030c 	and.w	r3, r3, #12
 8001df8:	2b08      	cmp	r3, #8
 8001dfa:	d15c      	bne.n	8001eb6 <HAL_RCC_OscConfig+0x10e>
 8001dfc:	4bb6      	ldr	r3, [pc, #728]	@ (80020d8 <HAL_RCC_OscConfig+0x330>)
 8001dfe:	685b      	ldr	r3, [r3, #4]
 8001e00:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001e04:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001e08:	d155      	bne.n	8001eb6 <HAL_RCC_OscConfig+0x10e>
 8001e0a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001e0e:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e12:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 8001e16:	fa93 f3a3 	rbit	r3, r3
 8001e1a:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001e1e:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e22:	fab3 f383 	clz	r3, r3
 8001e26:	b2db      	uxtb	r3, r3
 8001e28:	095b      	lsrs	r3, r3, #5
 8001e2a:	b2db      	uxtb	r3, r3
 8001e2c:	f043 0301 	orr.w	r3, r3, #1
 8001e30:	b2db      	uxtb	r3, r3
 8001e32:	2b01      	cmp	r3, #1
 8001e34:	d102      	bne.n	8001e3c <HAL_RCC_OscConfig+0x94>
 8001e36:	4ba8      	ldr	r3, [pc, #672]	@ (80020d8 <HAL_RCC_OscConfig+0x330>)
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	e015      	b.n	8001e68 <HAL_RCC_OscConfig+0xc0>
 8001e3c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001e40:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e44:	f8d7 31e8 	ldr.w	r3, [r7, #488]	@ 0x1e8
 8001e48:	fa93 f3a3 	rbit	r3, r3
 8001e4c:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 8001e50:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001e54:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 8001e58:	f8d7 31e0 	ldr.w	r3, [r7, #480]	@ 0x1e0
 8001e5c:	fa93 f3a3 	rbit	r3, r3
 8001e60:	f8c7 31dc 	str.w	r3, [r7, #476]	@ 0x1dc
 8001e64:	4b9c      	ldr	r3, [pc, #624]	@ (80020d8 <HAL_RCC_OscConfig+0x330>)
 8001e66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e68:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001e6c:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
 8001e70:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 8001e74:	fa92 f2a2 	rbit	r2, r2
 8001e78:	f8c7 21d4 	str.w	r2, [r7, #468]	@ 0x1d4
  return result;
 8001e7c:	f8d7 21d4 	ldr.w	r2, [r7, #468]	@ 0x1d4
 8001e80:	fab2 f282 	clz	r2, r2
 8001e84:	b2d2      	uxtb	r2, r2
 8001e86:	f042 0220 	orr.w	r2, r2, #32
 8001e8a:	b2d2      	uxtb	r2, r2
 8001e8c:	f002 021f 	and.w	r2, r2, #31
 8001e90:	2101      	movs	r1, #1
 8001e92:	fa01 f202 	lsl.w	r2, r1, r2
 8001e96:	4013      	ands	r3, r2
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	f000 811f 	beq.w	80020dc <HAL_RCC_OscConfig+0x334>
 8001e9e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001ea2:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	685b      	ldr	r3, [r3, #4]
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	f040 8116 	bne.w	80020dc <HAL_RCC_OscConfig+0x334>
      {
        return HAL_ERROR;
 8001eb0:	2301      	movs	r3, #1
 8001eb2:	f000 bfaf 	b.w	8002e14 <HAL_RCC_OscConfig+0x106c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001eb6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001eba:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	685b      	ldr	r3, [r3, #4]
 8001ec2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001ec6:	d106      	bne.n	8001ed6 <HAL_RCC_OscConfig+0x12e>
 8001ec8:	4b83      	ldr	r3, [pc, #524]	@ (80020d8 <HAL_RCC_OscConfig+0x330>)
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	4a82      	ldr	r2, [pc, #520]	@ (80020d8 <HAL_RCC_OscConfig+0x330>)
 8001ece:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001ed2:	6013      	str	r3, [r2, #0]
 8001ed4:	e036      	b.n	8001f44 <HAL_RCC_OscConfig+0x19c>
 8001ed6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001eda:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	685b      	ldr	r3, [r3, #4]
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d10c      	bne.n	8001f00 <HAL_RCC_OscConfig+0x158>
 8001ee6:	4b7c      	ldr	r3, [pc, #496]	@ (80020d8 <HAL_RCC_OscConfig+0x330>)
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	4a7b      	ldr	r2, [pc, #492]	@ (80020d8 <HAL_RCC_OscConfig+0x330>)
 8001eec:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001ef0:	6013      	str	r3, [r2, #0]
 8001ef2:	4b79      	ldr	r3, [pc, #484]	@ (80020d8 <HAL_RCC_OscConfig+0x330>)
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	4a78      	ldr	r2, [pc, #480]	@ (80020d8 <HAL_RCC_OscConfig+0x330>)
 8001ef8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001efc:	6013      	str	r3, [r2, #0]
 8001efe:	e021      	b.n	8001f44 <HAL_RCC_OscConfig+0x19c>
 8001f00:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001f04:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	685b      	ldr	r3, [r3, #4]
 8001f0c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001f10:	d10c      	bne.n	8001f2c <HAL_RCC_OscConfig+0x184>
 8001f12:	4b71      	ldr	r3, [pc, #452]	@ (80020d8 <HAL_RCC_OscConfig+0x330>)
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	4a70      	ldr	r2, [pc, #448]	@ (80020d8 <HAL_RCC_OscConfig+0x330>)
 8001f18:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001f1c:	6013      	str	r3, [r2, #0]
 8001f1e:	4b6e      	ldr	r3, [pc, #440]	@ (80020d8 <HAL_RCC_OscConfig+0x330>)
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	4a6d      	ldr	r2, [pc, #436]	@ (80020d8 <HAL_RCC_OscConfig+0x330>)
 8001f24:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001f28:	6013      	str	r3, [r2, #0]
 8001f2a:	e00b      	b.n	8001f44 <HAL_RCC_OscConfig+0x19c>
 8001f2c:	4b6a      	ldr	r3, [pc, #424]	@ (80020d8 <HAL_RCC_OscConfig+0x330>)
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	4a69      	ldr	r2, [pc, #420]	@ (80020d8 <HAL_RCC_OscConfig+0x330>)
 8001f32:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001f36:	6013      	str	r3, [r2, #0]
 8001f38:	4b67      	ldr	r3, [pc, #412]	@ (80020d8 <HAL_RCC_OscConfig+0x330>)
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	4a66      	ldr	r2, [pc, #408]	@ (80020d8 <HAL_RCC_OscConfig+0x330>)
 8001f3e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001f42:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001f44:	4b64      	ldr	r3, [pc, #400]	@ (80020d8 <HAL_RCC_OscConfig+0x330>)
 8001f46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f48:	f023 020f 	bic.w	r2, r3, #15
 8001f4c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001f50:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	689b      	ldr	r3, [r3, #8]
 8001f58:	495f      	ldr	r1, [pc, #380]	@ (80020d8 <HAL_RCC_OscConfig+0x330>)
 8001f5a:	4313      	orrs	r3, r2
 8001f5c:	62cb      	str	r3, [r1, #44]	@ 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001f5e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001f62:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	685b      	ldr	r3, [r3, #4]
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d059      	beq.n	8002022 <HAL_RCC_OscConfig+0x27a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f6e:	f7ff fbf9 	bl	8001764 <HAL_GetTick>
 8001f72:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f76:	e00a      	b.n	8001f8e <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001f78:	f7ff fbf4 	bl	8001764 <HAL_GetTick>
 8001f7c:	4602      	mov	r2, r0
 8001f7e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001f82:	1ad3      	subs	r3, r2, r3
 8001f84:	2b64      	cmp	r3, #100	@ 0x64
 8001f86:	d902      	bls.n	8001f8e <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 8001f88:	2303      	movs	r3, #3
 8001f8a:	f000 bf43 	b.w	8002e14 <HAL_RCC_OscConfig+0x106c>
 8001f8e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001f92:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f96:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 8001f9a:	fa93 f3a3 	rbit	r3, r3
 8001f9e:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
  return result;
 8001fa2:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001fa6:	fab3 f383 	clz	r3, r3
 8001faa:	b2db      	uxtb	r3, r3
 8001fac:	095b      	lsrs	r3, r3, #5
 8001fae:	b2db      	uxtb	r3, r3
 8001fb0:	f043 0301 	orr.w	r3, r3, #1
 8001fb4:	b2db      	uxtb	r3, r3
 8001fb6:	2b01      	cmp	r3, #1
 8001fb8:	d102      	bne.n	8001fc0 <HAL_RCC_OscConfig+0x218>
 8001fba:	4b47      	ldr	r3, [pc, #284]	@ (80020d8 <HAL_RCC_OscConfig+0x330>)
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	e015      	b.n	8001fec <HAL_RCC_OscConfig+0x244>
 8001fc0:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001fc4:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fc8:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 8001fcc:	fa93 f3a3 	rbit	r3, r3
 8001fd0:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 8001fd4:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001fd8:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 8001fdc:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 8001fe0:	fa93 f3a3 	rbit	r3, r3
 8001fe4:	f8c7 31bc 	str.w	r3, [r7, #444]	@ 0x1bc
 8001fe8:	4b3b      	ldr	r3, [pc, #236]	@ (80020d8 <HAL_RCC_OscConfig+0x330>)
 8001fea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001fec:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001ff0:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
 8001ff4:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 8001ff8:	fa92 f2a2 	rbit	r2, r2
 8001ffc:	f8c7 21b4 	str.w	r2, [r7, #436]	@ 0x1b4
  return result;
 8002000:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
 8002004:	fab2 f282 	clz	r2, r2
 8002008:	b2d2      	uxtb	r2, r2
 800200a:	f042 0220 	orr.w	r2, r2, #32
 800200e:	b2d2      	uxtb	r2, r2
 8002010:	f002 021f 	and.w	r2, r2, #31
 8002014:	2101      	movs	r1, #1
 8002016:	fa01 f202 	lsl.w	r2, r1, r2
 800201a:	4013      	ands	r3, r2
 800201c:	2b00      	cmp	r3, #0
 800201e:	d0ab      	beq.n	8001f78 <HAL_RCC_OscConfig+0x1d0>
 8002020:	e05d      	b.n	80020de <HAL_RCC_OscConfig+0x336>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002022:	f7ff fb9f 	bl	8001764 <HAL_GetTick>
 8002026:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800202a:	e00a      	b.n	8002042 <HAL_RCC_OscConfig+0x29a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800202c:	f7ff fb9a 	bl	8001764 <HAL_GetTick>
 8002030:	4602      	mov	r2, r0
 8002032:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002036:	1ad3      	subs	r3, r2, r3
 8002038:	2b64      	cmp	r3, #100	@ 0x64
 800203a:	d902      	bls.n	8002042 <HAL_RCC_OscConfig+0x29a>
          {
            return HAL_TIMEOUT;
 800203c:	2303      	movs	r3, #3
 800203e:	f000 bee9 	b.w	8002e14 <HAL_RCC_OscConfig+0x106c>
 8002042:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002046:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800204a:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 800204e:	fa93 f3a3 	rbit	r3, r3
 8002052:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
  return result;
 8002056:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800205a:	fab3 f383 	clz	r3, r3
 800205e:	b2db      	uxtb	r3, r3
 8002060:	095b      	lsrs	r3, r3, #5
 8002062:	b2db      	uxtb	r3, r3
 8002064:	f043 0301 	orr.w	r3, r3, #1
 8002068:	b2db      	uxtb	r3, r3
 800206a:	2b01      	cmp	r3, #1
 800206c:	d102      	bne.n	8002074 <HAL_RCC_OscConfig+0x2cc>
 800206e:	4b1a      	ldr	r3, [pc, #104]	@ (80020d8 <HAL_RCC_OscConfig+0x330>)
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	e015      	b.n	80020a0 <HAL_RCC_OscConfig+0x2f8>
 8002074:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002078:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800207c:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 8002080:	fa93 f3a3 	rbit	r3, r3
 8002084:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 8002088:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800208c:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 8002090:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 8002094:	fa93 f3a3 	rbit	r3, r3
 8002098:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 800209c:	4b0e      	ldr	r3, [pc, #56]	@ (80020d8 <HAL_RCC_OscConfig+0x330>)
 800209e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020a0:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80020a4:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
 80020a8:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 80020ac:	fa92 f2a2 	rbit	r2, r2
 80020b0:	f8c7 2194 	str.w	r2, [r7, #404]	@ 0x194
  return result;
 80020b4:	f8d7 2194 	ldr.w	r2, [r7, #404]	@ 0x194
 80020b8:	fab2 f282 	clz	r2, r2
 80020bc:	b2d2      	uxtb	r2, r2
 80020be:	f042 0220 	orr.w	r2, r2, #32
 80020c2:	b2d2      	uxtb	r2, r2
 80020c4:	f002 021f 	and.w	r2, r2, #31
 80020c8:	2101      	movs	r1, #1
 80020ca:	fa01 f202 	lsl.w	r2, r1, r2
 80020ce:	4013      	ands	r3, r2
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d1ab      	bne.n	800202c <HAL_RCC_OscConfig+0x284>
 80020d4:	e003      	b.n	80020de <HAL_RCC_OscConfig+0x336>
 80020d6:	bf00      	nop
 80020d8:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80020dc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80020de:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80020e2:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	f003 0302 	and.w	r3, r3, #2
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	f000 817d 	beq.w	80023ee <HAL_RCC_OscConfig+0x646>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80020f4:	4ba6      	ldr	r3, [pc, #664]	@ (8002390 <HAL_RCC_OscConfig+0x5e8>)
 80020f6:	685b      	ldr	r3, [r3, #4]
 80020f8:	f003 030c 	and.w	r3, r3, #12
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d00b      	beq.n	8002118 <HAL_RCC_OscConfig+0x370>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002100:	4ba3      	ldr	r3, [pc, #652]	@ (8002390 <HAL_RCC_OscConfig+0x5e8>)
 8002102:	685b      	ldr	r3, [r3, #4]
 8002104:	f003 030c 	and.w	r3, r3, #12
 8002108:	2b08      	cmp	r3, #8
 800210a:	d172      	bne.n	80021f2 <HAL_RCC_OscConfig+0x44a>
 800210c:	4ba0      	ldr	r3, [pc, #640]	@ (8002390 <HAL_RCC_OscConfig+0x5e8>)
 800210e:	685b      	ldr	r3, [r3, #4]
 8002110:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002114:	2b00      	cmp	r3, #0
 8002116:	d16c      	bne.n	80021f2 <HAL_RCC_OscConfig+0x44a>
 8002118:	2302      	movs	r3, #2
 800211a:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800211e:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8002122:	fa93 f3a3 	rbit	r3, r3
 8002126:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
  return result;
 800212a:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800212e:	fab3 f383 	clz	r3, r3
 8002132:	b2db      	uxtb	r3, r3
 8002134:	095b      	lsrs	r3, r3, #5
 8002136:	b2db      	uxtb	r3, r3
 8002138:	f043 0301 	orr.w	r3, r3, #1
 800213c:	b2db      	uxtb	r3, r3
 800213e:	2b01      	cmp	r3, #1
 8002140:	d102      	bne.n	8002148 <HAL_RCC_OscConfig+0x3a0>
 8002142:	4b93      	ldr	r3, [pc, #588]	@ (8002390 <HAL_RCC_OscConfig+0x5e8>)
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	e013      	b.n	8002170 <HAL_RCC_OscConfig+0x3c8>
 8002148:	2302      	movs	r3, #2
 800214a:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800214e:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 8002152:	fa93 f3a3 	rbit	r3, r3
 8002156:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 800215a:	2302      	movs	r3, #2
 800215c:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 8002160:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 8002164:	fa93 f3a3 	rbit	r3, r3
 8002168:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
 800216c:	4b88      	ldr	r3, [pc, #544]	@ (8002390 <HAL_RCC_OscConfig+0x5e8>)
 800216e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002170:	2202      	movs	r2, #2
 8002172:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
 8002176:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 800217a:	fa92 f2a2 	rbit	r2, r2
 800217e:	f8c7 2174 	str.w	r2, [r7, #372]	@ 0x174
  return result;
 8002182:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 8002186:	fab2 f282 	clz	r2, r2
 800218a:	b2d2      	uxtb	r2, r2
 800218c:	f042 0220 	orr.w	r2, r2, #32
 8002190:	b2d2      	uxtb	r2, r2
 8002192:	f002 021f 	and.w	r2, r2, #31
 8002196:	2101      	movs	r1, #1
 8002198:	fa01 f202 	lsl.w	r2, r1, r2
 800219c:	4013      	ands	r3, r2
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d00a      	beq.n	80021b8 <HAL_RCC_OscConfig+0x410>
 80021a2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80021a6:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	691b      	ldr	r3, [r3, #16]
 80021ae:	2b01      	cmp	r3, #1
 80021b0:	d002      	beq.n	80021b8 <HAL_RCC_OscConfig+0x410>
      {
        return HAL_ERROR;
 80021b2:	2301      	movs	r3, #1
 80021b4:	f000 be2e 	b.w	8002e14 <HAL_RCC_OscConfig+0x106c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80021b8:	4b75      	ldr	r3, [pc, #468]	@ (8002390 <HAL_RCC_OscConfig+0x5e8>)
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80021c0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80021c4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	695b      	ldr	r3, [r3, #20]
 80021cc:	21f8      	movs	r1, #248	@ 0xf8
 80021ce:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021d2:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 80021d6:	fa91 f1a1 	rbit	r1, r1
 80021da:	f8c7 116c 	str.w	r1, [r7, #364]	@ 0x16c
  return result;
 80021de:	f8d7 116c 	ldr.w	r1, [r7, #364]	@ 0x16c
 80021e2:	fab1 f181 	clz	r1, r1
 80021e6:	b2c9      	uxtb	r1, r1
 80021e8:	408b      	lsls	r3, r1
 80021ea:	4969      	ldr	r1, [pc, #420]	@ (8002390 <HAL_RCC_OscConfig+0x5e8>)
 80021ec:	4313      	orrs	r3, r2
 80021ee:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80021f0:	e0fd      	b.n	80023ee <HAL_RCC_OscConfig+0x646>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80021f2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80021f6:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	691b      	ldr	r3, [r3, #16]
 80021fe:	2b00      	cmp	r3, #0
 8002200:	f000 8088 	beq.w	8002314 <HAL_RCC_OscConfig+0x56c>
 8002204:	2301      	movs	r3, #1
 8002206:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800220a:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 800220e:	fa93 f3a3 	rbit	r3, r3
 8002212:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
  return result;
 8002216:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800221a:	fab3 f383 	clz	r3, r3
 800221e:	b2db      	uxtb	r3, r3
 8002220:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002224:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002228:	009b      	lsls	r3, r3, #2
 800222a:	461a      	mov	r2, r3
 800222c:	2301      	movs	r3, #1
 800222e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002230:	f7ff fa98 	bl	8001764 <HAL_GetTick>
 8002234:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002238:	e00a      	b.n	8002250 <HAL_RCC_OscConfig+0x4a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800223a:	f7ff fa93 	bl	8001764 <HAL_GetTick>
 800223e:	4602      	mov	r2, r0
 8002240:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002244:	1ad3      	subs	r3, r2, r3
 8002246:	2b02      	cmp	r3, #2
 8002248:	d902      	bls.n	8002250 <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 800224a:	2303      	movs	r3, #3
 800224c:	f000 bde2 	b.w	8002e14 <HAL_RCC_OscConfig+0x106c>
 8002250:	2302      	movs	r3, #2
 8002252:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002256:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 800225a:	fa93 f3a3 	rbit	r3, r3
 800225e:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
  return result;
 8002262:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002266:	fab3 f383 	clz	r3, r3
 800226a:	b2db      	uxtb	r3, r3
 800226c:	095b      	lsrs	r3, r3, #5
 800226e:	b2db      	uxtb	r3, r3
 8002270:	f043 0301 	orr.w	r3, r3, #1
 8002274:	b2db      	uxtb	r3, r3
 8002276:	2b01      	cmp	r3, #1
 8002278:	d102      	bne.n	8002280 <HAL_RCC_OscConfig+0x4d8>
 800227a:	4b45      	ldr	r3, [pc, #276]	@ (8002390 <HAL_RCC_OscConfig+0x5e8>)
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	e013      	b.n	80022a8 <HAL_RCC_OscConfig+0x500>
 8002280:	2302      	movs	r3, #2
 8002282:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002286:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 800228a:	fa93 f3a3 	rbit	r3, r3
 800228e:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 8002292:	2302      	movs	r3, #2
 8002294:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8002298:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 800229c:	fa93 f3a3 	rbit	r3, r3
 80022a0:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
 80022a4:	4b3a      	ldr	r3, [pc, #232]	@ (8002390 <HAL_RCC_OscConfig+0x5e8>)
 80022a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022a8:	2202      	movs	r2, #2
 80022aa:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
 80022ae:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 80022b2:	fa92 f2a2 	rbit	r2, r2
 80022b6:	f8c7 2144 	str.w	r2, [r7, #324]	@ 0x144
  return result;
 80022ba:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 80022be:	fab2 f282 	clz	r2, r2
 80022c2:	b2d2      	uxtb	r2, r2
 80022c4:	f042 0220 	orr.w	r2, r2, #32
 80022c8:	b2d2      	uxtb	r2, r2
 80022ca:	f002 021f 	and.w	r2, r2, #31
 80022ce:	2101      	movs	r1, #1
 80022d0:	fa01 f202 	lsl.w	r2, r1, r2
 80022d4:	4013      	ands	r3, r2
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d0af      	beq.n	800223a <HAL_RCC_OscConfig+0x492>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80022da:	4b2d      	ldr	r3, [pc, #180]	@ (8002390 <HAL_RCC_OscConfig+0x5e8>)
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80022e2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80022e6:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	695b      	ldr	r3, [r3, #20]
 80022ee:	21f8      	movs	r1, #248	@ 0xf8
 80022f0:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022f4:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 80022f8:	fa91 f1a1 	rbit	r1, r1
 80022fc:	f8c7 113c 	str.w	r1, [r7, #316]	@ 0x13c
  return result;
 8002300:	f8d7 113c 	ldr.w	r1, [r7, #316]	@ 0x13c
 8002304:	fab1 f181 	clz	r1, r1
 8002308:	b2c9      	uxtb	r1, r1
 800230a:	408b      	lsls	r3, r1
 800230c:	4920      	ldr	r1, [pc, #128]	@ (8002390 <HAL_RCC_OscConfig+0x5e8>)
 800230e:	4313      	orrs	r3, r2
 8002310:	600b      	str	r3, [r1, #0]
 8002312:	e06c      	b.n	80023ee <HAL_RCC_OscConfig+0x646>
 8002314:	2301      	movs	r3, #1
 8002316:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800231a:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 800231e:	fa93 f3a3 	rbit	r3, r3
 8002322:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  return result;
 8002326:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800232a:	fab3 f383 	clz	r3, r3
 800232e:	b2db      	uxtb	r3, r3
 8002330:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002334:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002338:	009b      	lsls	r3, r3, #2
 800233a:	461a      	mov	r2, r3
 800233c:	2300      	movs	r3, #0
 800233e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002340:	f7ff fa10 	bl	8001764 <HAL_GetTick>
 8002344:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002348:	e00a      	b.n	8002360 <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800234a:	f7ff fa0b 	bl	8001764 <HAL_GetTick>
 800234e:	4602      	mov	r2, r0
 8002350:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002354:	1ad3      	subs	r3, r2, r3
 8002356:	2b02      	cmp	r3, #2
 8002358:	d902      	bls.n	8002360 <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 800235a:	2303      	movs	r3, #3
 800235c:	f000 bd5a 	b.w	8002e14 <HAL_RCC_OscConfig+0x106c>
 8002360:	2302      	movs	r3, #2
 8002362:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002366:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800236a:	fa93 f3a3 	rbit	r3, r3
 800236e:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  return result;
 8002372:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002376:	fab3 f383 	clz	r3, r3
 800237a:	b2db      	uxtb	r3, r3
 800237c:	095b      	lsrs	r3, r3, #5
 800237e:	b2db      	uxtb	r3, r3
 8002380:	f043 0301 	orr.w	r3, r3, #1
 8002384:	b2db      	uxtb	r3, r3
 8002386:	2b01      	cmp	r3, #1
 8002388:	d104      	bne.n	8002394 <HAL_RCC_OscConfig+0x5ec>
 800238a:	4b01      	ldr	r3, [pc, #4]	@ (8002390 <HAL_RCC_OscConfig+0x5e8>)
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	e015      	b.n	80023bc <HAL_RCC_OscConfig+0x614>
 8002390:	40021000 	.word	0x40021000
 8002394:	2302      	movs	r3, #2
 8002396:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800239a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800239e:	fa93 f3a3 	rbit	r3, r3
 80023a2:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 80023a6:	2302      	movs	r3, #2
 80023a8:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 80023ac:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80023b0:	fa93 f3a3 	rbit	r3, r3
 80023b4:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 80023b8:	4bc8      	ldr	r3, [pc, #800]	@ (80026dc <HAL_RCC_OscConfig+0x934>)
 80023ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023bc:	2202      	movs	r2, #2
 80023be:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
 80023c2:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 80023c6:	fa92 f2a2 	rbit	r2, r2
 80023ca:	f8c7 2114 	str.w	r2, [r7, #276]	@ 0x114
  return result;
 80023ce:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 80023d2:	fab2 f282 	clz	r2, r2
 80023d6:	b2d2      	uxtb	r2, r2
 80023d8:	f042 0220 	orr.w	r2, r2, #32
 80023dc:	b2d2      	uxtb	r2, r2
 80023de:	f002 021f 	and.w	r2, r2, #31
 80023e2:	2101      	movs	r1, #1
 80023e4:	fa01 f202 	lsl.w	r2, r1, r2
 80023e8:	4013      	ands	r3, r2
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d1ad      	bne.n	800234a <HAL_RCC_OscConfig+0x5a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80023ee:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80023f2:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	f003 0308 	and.w	r3, r3, #8
 80023fe:	2b00      	cmp	r3, #0
 8002400:	f000 8110 	beq.w	8002624 <HAL_RCC_OscConfig+0x87c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002404:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002408:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	699b      	ldr	r3, [r3, #24]
 8002410:	2b00      	cmp	r3, #0
 8002412:	d079      	beq.n	8002508 <HAL_RCC_OscConfig+0x760>
 8002414:	2301      	movs	r3, #1
 8002416:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800241a:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800241e:	fa93 f3a3 	rbit	r3, r3
 8002422:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
  return result;
 8002426:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800242a:	fab3 f383 	clz	r3, r3
 800242e:	b2db      	uxtb	r3, r3
 8002430:	461a      	mov	r2, r3
 8002432:	4bab      	ldr	r3, [pc, #684]	@ (80026e0 <HAL_RCC_OscConfig+0x938>)
 8002434:	4413      	add	r3, r2
 8002436:	009b      	lsls	r3, r3, #2
 8002438:	461a      	mov	r2, r3
 800243a:	2301      	movs	r3, #1
 800243c:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800243e:	f7ff f991 	bl	8001764 <HAL_GetTick>
 8002442:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002446:	e00a      	b.n	800245e <HAL_RCC_OscConfig+0x6b6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002448:	f7ff f98c 	bl	8001764 <HAL_GetTick>
 800244c:	4602      	mov	r2, r0
 800244e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002452:	1ad3      	subs	r3, r2, r3
 8002454:	2b02      	cmp	r3, #2
 8002456:	d902      	bls.n	800245e <HAL_RCC_OscConfig+0x6b6>
        {
          return HAL_TIMEOUT;
 8002458:	2303      	movs	r3, #3
 800245a:	f000 bcdb 	b.w	8002e14 <HAL_RCC_OscConfig+0x106c>
 800245e:	2302      	movs	r3, #2
 8002460:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002464:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8002468:	fa93 f3a3 	rbit	r3, r3
 800246c:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8002470:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002474:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8002478:	2202      	movs	r2, #2
 800247a:	601a      	str	r2, [r3, #0]
 800247c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002480:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	fa93 f2a3 	rbit	r2, r3
 800248a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800248e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8002492:	601a      	str	r2, [r3, #0]
 8002494:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002498:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800249c:	2202      	movs	r2, #2
 800249e:	601a      	str	r2, [r3, #0]
 80024a0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80024a4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	fa93 f2a3 	rbit	r2, r3
 80024ae:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80024b2:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80024b6:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80024b8:	4b88      	ldr	r3, [pc, #544]	@ (80026dc <HAL_RCC_OscConfig+0x934>)
 80024ba:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80024bc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80024c0:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80024c4:	2102      	movs	r1, #2
 80024c6:	6019      	str	r1, [r3, #0]
 80024c8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80024cc:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	fa93 f1a3 	rbit	r1, r3
 80024d6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80024da:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80024de:	6019      	str	r1, [r3, #0]
  return result;
 80024e0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80024e4:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	fab3 f383 	clz	r3, r3
 80024ee:	b2db      	uxtb	r3, r3
 80024f0:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80024f4:	b2db      	uxtb	r3, r3
 80024f6:	f003 031f 	and.w	r3, r3, #31
 80024fa:	2101      	movs	r1, #1
 80024fc:	fa01 f303 	lsl.w	r3, r1, r3
 8002500:	4013      	ands	r3, r2
 8002502:	2b00      	cmp	r3, #0
 8002504:	d0a0      	beq.n	8002448 <HAL_RCC_OscConfig+0x6a0>
 8002506:	e08d      	b.n	8002624 <HAL_RCC_OscConfig+0x87c>
 8002508:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800250c:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8002510:	2201      	movs	r2, #1
 8002512:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002514:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002518:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	fa93 f2a3 	rbit	r2, r3
 8002522:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002526:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 800252a:	601a      	str	r2, [r3, #0]
  return result;
 800252c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002530:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8002534:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002536:	fab3 f383 	clz	r3, r3
 800253a:	b2db      	uxtb	r3, r3
 800253c:	461a      	mov	r2, r3
 800253e:	4b68      	ldr	r3, [pc, #416]	@ (80026e0 <HAL_RCC_OscConfig+0x938>)
 8002540:	4413      	add	r3, r2
 8002542:	009b      	lsls	r3, r3, #2
 8002544:	461a      	mov	r2, r3
 8002546:	2300      	movs	r3, #0
 8002548:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800254a:	f7ff f90b 	bl	8001764 <HAL_GetTick>
 800254e:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002552:	e00a      	b.n	800256a <HAL_RCC_OscConfig+0x7c2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002554:	f7ff f906 	bl	8001764 <HAL_GetTick>
 8002558:	4602      	mov	r2, r0
 800255a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800255e:	1ad3      	subs	r3, r2, r3
 8002560:	2b02      	cmp	r3, #2
 8002562:	d902      	bls.n	800256a <HAL_RCC_OscConfig+0x7c2>
        {
          return HAL_TIMEOUT;
 8002564:	2303      	movs	r3, #3
 8002566:	f000 bc55 	b.w	8002e14 <HAL_RCC_OscConfig+0x106c>
 800256a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800256e:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8002572:	2202      	movs	r2, #2
 8002574:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002576:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800257a:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	fa93 f2a3 	rbit	r2, r3
 8002584:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002588:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 800258c:	601a      	str	r2, [r3, #0]
 800258e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002592:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8002596:	2202      	movs	r2, #2
 8002598:	601a      	str	r2, [r3, #0]
 800259a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800259e:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	fa93 f2a3 	rbit	r2, r3
 80025a8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80025ac:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80025b0:	601a      	str	r2, [r3, #0]
 80025b2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80025b6:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 80025ba:	2202      	movs	r2, #2
 80025bc:	601a      	str	r2, [r3, #0]
 80025be:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80025c2:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	fa93 f2a3 	rbit	r2, r3
 80025cc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80025d0:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80025d4:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80025d6:	4b41      	ldr	r3, [pc, #260]	@ (80026dc <HAL_RCC_OscConfig+0x934>)
 80025d8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80025da:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80025de:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 80025e2:	2102      	movs	r1, #2
 80025e4:	6019      	str	r1, [r3, #0]
 80025e6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80025ea:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	fa93 f1a3 	rbit	r1, r3
 80025f4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80025f8:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80025fc:	6019      	str	r1, [r3, #0]
  return result;
 80025fe:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002602:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	fab3 f383 	clz	r3, r3
 800260c:	b2db      	uxtb	r3, r3
 800260e:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8002612:	b2db      	uxtb	r3, r3
 8002614:	f003 031f 	and.w	r3, r3, #31
 8002618:	2101      	movs	r1, #1
 800261a:	fa01 f303 	lsl.w	r3, r1, r3
 800261e:	4013      	ands	r3, r2
 8002620:	2b00      	cmp	r3, #0
 8002622:	d197      	bne.n	8002554 <HAL_RCC_OscConfig+0x7ac>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002624:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002628:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	f003 0304 	and.w	r3, r3, #4
 8002634:	2b00      	cmp	r3, #0
 8002636:	f000 81a1 	beq.w	800297c <HAL_RCC_OscConfig+0xbd4>
  {
    FlagStatus       pwrclkchanged = RESET;
 800263a:	2300      	movs	r3, #0
 800263c:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002640:	4b26      	ldr	r3, [pc, #152]	@ (80026dc <HAL_RCC_OscConfig+0x934>)
 8002642:	69db      	ldr	r3, [r3, #28]
 8002644:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002648:	2b00      	cmp	r3, #0
 800264a:	d116      	bne.n	800267a <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800264c:	4b23      	ldr	r3, [pc, #140]	@ (80026dc <HAL_RCC_OscConfig+0x934>)
 800264e:	69db      	ldr	r3, [r3, #28]
 8002650:	4a22      	ldr	r2, [pc, #136]	@ (80026dc <HAL_RCC_OscConfig+0x934>)
 8002652:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002656:	61d3      	str	r3, [r2, #28]
 8002658:	4b20      	ldr	r3, [pc, #128]	@ (80026dc <HAL_RCC_OscConfig+0x934>)
 800265a:	69db      	ldr	r3, [r3, #28]
 800265c:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 8002660:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002664:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8002668:	601a      	str	r2, [r3, #0]
 800266a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800266e:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8002672:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8002674:	2301      	movs	r3, #1
 8002676:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800267a:	4b1a      	ldr	r3, [pc, #104]	@ (80026e4 <HAL_RCC_OscConfig+0x93c>)
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002682:	2b00      	cmp	r3, #0
 8002684:	d11a      	bne.n	80026bc <HAL_RCC_OscConfig+0x914>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002686:	4b17      	ldr	r3, [pc, #92]	@ (80026e4 <HAL_RCC_OscConfig+0x93c>)
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	4a16      	ldr	r2, [pc, #88]	@ (80026e4 <HAL_RCC_OscConfig+0x93c>)
 800268c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002690:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002692:	f7ff f867 	bl	8001764 <HAL_GetTick>
 8002696:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800269a:	e009      	b.n	80026b0 <HAL_RCC_OscConfig+0x908>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800269c:	f7ff f862 	bl	8001764 <HAL_GetTick>
 80026a0:	4602      	mov	r2, r0
 80026a2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80026a6:	1ad3      	subs	r3, r2, r3
 80026a8:	2b64      	cmp	r3, #100	@ 0x64
 80026aa:	d901      	bls.n	80026b0 <HAL_RCC_OscConfig+0x908>
        {
          return HAL_TIMEOUT;
 80026ac:	2303      	movs	r3, #3
 80026ae:	e3b1      	b.n	8002e14 <HAL_RCC_OscConfig+0x106c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80026b0:	4b0c      	ldr	r3, [pc, #48]	@ (80026e4 <HAL_RCC_OscConfig+0x93c>)
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d0ef      	beq.n	800269c <HAL_RCC_OscConfig+0x8f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80026bc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80026c0:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	68db      	ldr	r3, [r3, #12]
 80026c8:	2b01      	cmp	r3, #1
 80026ca:	d10d      	bne.n	80026e8 <HAL_RCC_OscConfig+0x940>
 80026cc:	4b03      	ldr	r3, [pc, #12]	@ (80026dc <HAL_RCC_OscConfig+0x934>)
 80026ce:	6a1b      	ldr	r3, [r3, #32]
 80026d0:	4a02      	ldr	r2, [pc, #8]	@ (80026dc <HAL_RCC_OscConfig+0x934>)
 80026d2:	f043 0301 	orr.w	r3, r3, #1
 80026d6:	6213      	str	r3, [r2, #32]
 80026d8:	e03c      	b.n	8002754 <HAL_RCC_OscConfig+0x9ac>
 80026da:	bf00      	nop
 80026dc:	40021000 	.word	0x40021000
 80026e0:	10908120 	.word	0x10908120
 80026e4:	40007000 	.word	0x40007000
 80026e8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80026ec:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	68db      	ldr	r3, [r3, #12]
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	d10c      	bne.n	8002712 <HAL_RCC_OscConfig+0x96a>
 80026f8:	4bc1      	ldr	r3, [pc, #772]	@ (8002a00 <HAL_RCC_OscConfig+0xc58>)
 80026fa:	6a1b      	ldr	r3, [r3, #32]
 80026fc:	4ac0      	ldr	r2, [pc, #768]	@ (8002a00 <HAL_RCC_OscConfig+0xc58>)
 80026fe:	f023 0301 	bic.w	r3, r3, #1
 8002702:	6213      	str	r3, [r2, #32]
 8002704:	4bbe      	ldr	r3, [pc, #760]	@ (8002a00 <HAL_RCC_OscConfig+0xc58>)
 8002706:	6a1b      	ldr	r3, [r3, #32]
 8002708:	4abd      	ldr	r2, [pc, #756]	@ (8002a00 <HAL_RCC_OscConfig+0xc58>)
 800270a:	f023 0304 	bic.w	r3, r3, #4
 800270e:	6213      	str	r3, [r2, #32]
 8002710:	e020      	b.n	8002754 <HAL_RCC_OscConfig+0x9ac>
 8002712:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002716:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	68db      	ldr	r3, [r3, #12]
 800271e:	2b05      	cmp	r3, #5
 8002720:	d10c      	bne.n	800273c <HAL_RCC_OscConfig+0x994>
 8002722:	4bb7      	ldr	r3, [pc, #732]	@ (8002a00 <HAL_RCC_OscConfig+0xc58>)
 8002724:	6a1b      	ldr	r3, [r3, #32]
 8002726:	4ab6      	ldr	r2, [pc, #728]	@ (8002a00 <HAL_RCC_OscConfig+0xc58>)
 8002728:	f043 0304 	orr.w	r3, r3, #4
 800272c:	6213      	str	r3, [r2, #32]
 800272e:	4bb4      	ldr	r3, [pc, #720]	@ (8002a00 <HAL_RCC_OscConfig+0xc58>)
 8002730:	6a1b      	ldr	r3, [r3, #32]
 8002732:	4ab3      	ldr	r2, [pc, #716]	@ (8002a00 <HAL_RCC_OscConfig+0xc58>)
 8002734:	f043 0301 	orr.w	r3, r3, #1
 8002738:	6213      	str	r3, [r2, #32]
 800273a:	e00b      	b.n	8002754 <HAL_RCC_OscConfig+0x9ac>
 800273c:	4bb0      	ldr	r3, [pc, #704]	@ (8002a00 <HAL_RCC_OscConfig+0xc58>)
 800273e:	6a1b      	ldr	r3, [r3, #32]
 8002740:	4aaf      	ldr	r2, [pc, #700]	@ (8002a00 <HAL_RCC_OscConfig+0xc58>)
 8002742:	f023 0301 	bic.w	r3, r3, #1
 8002746:	6213      	str	r3, [r2, #32]
 8002748:	4bad      	ldr	r3, [pc, #692]	@ (8002a00 <HAL_RCC_OscConfig+0xc58>)
 800274a:	6a1b      	ldr	r3, [r3, #32]
 800274c:	4aac      	ldr	r2, [pc, #688]	@ (8002a00 <HAL_RCC_OscConfig+0xc58>)
 800274e:	f023 0304 	bic.w	r3, r3, #4
 8002752:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002754:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002758:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	68db      	ldr	r3, [r3, #12]
 8002760:	2b00      	cmp	r3, #0
 8002762:	f000 8081 	beq.w	8002868 <HAL_RCC_OscConfig+0xac0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002766:	f7fe fffd 	bl	8001764 <HAL_GetTick>
 800276a:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800276e:	e00b      	b.n	8002788 <HAL_RCC_OscConfig+0x9e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002770:	f7fe fff8 	bl	8001764 <HAL_GetTick>
 8002774:	4602      	mov	r2, r0
 8002776:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800277a:	1ad3      	subs	r3, r2, r3
 800277c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002780:	4293      	cmp	r3, r2
 8002782:	d901      	bls.n	8002788 <HAL_RCC_OscConfig+0x9e0>
        {
          return HAL_TIMEOUT;
 8002784:	2303      	movs	r3, #3
 8002786:	e345      	b.n	8002e14 <HAL_RCC_OscConfig+0x106c>
 8002788:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800278c:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002790:	2202      	movs	r2, #2
 8002792:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002794:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002798:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	fa93 f2a3 	rbit	r2, r3
 80027a2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80027a6:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 80027aa:	601a      	str	r2, [r3, #0]
 80027ac:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80027b0:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 80027b4:	2202      	movs	r2, #2
 80027b6:	601a      	str	r2, [r3, #0]
 80027b8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80027bc:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	fa93 f2a3 	rbit	r2, r3
 80027c6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80027ca:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 80027ce:	601a      	str	r2, [r3, #0]
  return result;
 80027d0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80027d4:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 80027d8:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80027da:	fab3 f383 	clz	r3, r3
 80027de:	b2db      	uxtb	r3, r3
 80027e0:	095b      	lsrs	r3, r3, #5
 80027e2:	b2db      	uxtb	r3, r3
 80027e4:	f043 0302 	orr.w	r3, r3, #2
 80027e8:	b2db      	uxtb	r3, r3
 80027ea:	2b02      	cmp	r3, #2
 80027ec:	d102      	bne.n	80027f4 <HAL_RCC_OscConfig+0xa4c>
 80027ee:	4b84      	ldr	r3, [pc, #528]	@ (8002a00 <HAL_RCC_OscConfig+0xc58>)
 80027f0:	6a1b      	ldr	r3, [r3, #32]
 80027f2:	e013      	b.n	800281c <HAL_RCC_OscConfig+0xa74>
 80027f4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80027f8:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 80027fc:	2202      	movs	r2, #2
 80027fe:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002800:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002804:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	fa93 f2a3 	rbit	r2, r3
 800280e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002812:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8002816:	601a      	str	r2, [r3, #0]
 8002818:	4b79      	ldr	r3, [pc, #484]	@ (8002a00 <HAL_RCC_OscConfig+0xc58>)
 800281a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800281c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002820:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 8002824:	2102      	movs	r1, #2
 8002826:	6011      	str	r1, [r2, #0]
 8002828:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800282c:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 8002830:	6812      	ldr	r2, [r2, #0]
 8002832:	fa92 f1a2 	rbit	r1, r2
 8002836:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800283a:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 800283e:	6011      	str	r1, [r2, #0]
  return result;
 8002840:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002844:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8002848:	6812      	ldr	r2, [r2, #0]
 800284a:	fab2 f282 	clz	r2, r2
 800284e:	b2d2      	uxtb	r2, r2
 8002850:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002854:	b2d2      	uxtb	r2, r2
 8002856:	f002 021f 	and.w	r2, r2, #31
 800285a:	2101      	movs	r1, #1
 800285c:	fa01 f202 	lsl.w	r2, r1, r2
 8002860:	4013      	ands	r3, r2
 8002862:	2b00      	cmp	r3, #0
 8002864:	d084      	beq.n	8002770 <HAL_RCC_OscConfig+0x9c8>
 8002866:	e07f      	b.n	8002968 <HAL_RCC_OscConfig+0xbc0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002868:	f7fe ff7c 	bl	8001764 <HAL_GetTick>
 800286c:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002870:	e00b      	b.n	800288a <HAL_RCC_OscConfig+0xae2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002872:	f7fe ff77 	bl	8001764 <HAL_GetTick>
 8002876:	4602      	mov	r2, r0
 8002878:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800287c:	1ad3      	subs	r3, r2, r3
 800287e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002882:	4293      	cmp	r3, r2
 8002884:	d901      	bls.n	800288a <HAL_RCC_OscConfig+0xae2>
        {
          return HAL_TIMEOUT;
 8002886:	2303      	movs	r3, #3
 8002888:	e2c4      	b.n	8002e14 <HAL_RCC_OscConfig+0x106c>
 800288a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800288e:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8002892:	2202      	movs	r2, #2
 8002894:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002896:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800289a:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	fa93 f2a3 	rbit	r2, r3
 80028a4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80028a8:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 80028ac:	601a      	str	r2, [r3, #0]
 80028ae:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80028b2:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 80028b6:	2202      	movs	r2, #2
 80028b8:	601a      	str	r2, [r3, #0]
 80028ba:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80028be:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	fa93 f2a3 	rbit	r2, r3
 80028c8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80028cc:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 80028d0:	601a      	str	r2, [r3, #0]
  return result;
 80028d2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80028d6:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 80028da:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80028dc:	fab3 f383 	clz	r3, r3
 80028e0:	b2db      	uxtb	r3, r3
 80028e2:	095b      	lsrs	r3, r3, #5
 80028e4:	b2db      	uxtb	r3, r3
 80028e6:	f043 0302 	orr.w	r3, r3, #2
 80028ea:	b2db      	uxtb	r3, r3
 80028ec:	2b02      	cmp	r3, #2
 80028ee:	d102      	bne.n	80028f6 <HAL_RCC_OscConfig+0xb4e>
 80028f0:	4b43      	ldr	r3, [pc, #268]	@ (8002a00 <HAL_RCC_OscConfig+0xc58>)
 80028f2:	6a1b      	ldr	r3, [r3, #32]
 80028f4:	e013      	b.n	800291e <HAL_RCC_OscConfig+0xb76>
 80028f6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80028fa:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 80028fe:	2202      	movs	r2, #2
 8002900:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002902:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002906:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	fa93 f2a3 	rbit	r2, r3
 8002910:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002914:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8002918:	601a      	str	r2, [r3, #0]
 800291a:	4b39      	ldr	r3, [pc, #228]	@ (8002a00 <HAL_RCC_OscConfig+0xc58>)
 800291c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800291e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002922:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 8002926:	2102      	movs	r1, #2
 8002928:	6011      	str	r1, [r2, #0]
 800292a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800292e:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 8002932:	6812      	ldr	r2, [r2, #0]
 8002934:	fa92 f1a2 	rbit	r1, r2
 8002938:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800293c:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8002940:	6011      	str	r1, [r2, #0]
  return result;
 8002942:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002946:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 800294a:	6812      	ldr	r2, [r2, #0]
 800294c:	fab2 f282 	clz	r2, r2
 8002950:	b2d2      	uxtb	r2, r2
 8002952:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002956:	b2d2      	uxtb	r2, r2
 8002958:	f002 021f 	and.w	r2, r2, #31
 800295c:	2101      	movs	r1, #1
 800295e:	fa01 f202 	lsl.w	r2, r1, r2
 8002962:	4013      	ands	r3, r2
 8002964:	2b00      	cmp	r3, #0
 8002966:	d184      	bne.n	8002872 <HAL_RCC_OscConfig+0xaca>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002968:	f897 31ff 	ldrb.w	r3, [r7, #511]	@ 0x1ff
 800296c:	2b01      	cmp	r3, #1
 800296e:	d105      	bne.n	800297c <HAL_RCC_OscConfig+0xbd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002970:	4b23      	ldr	r3, [pc, #140]	@ (8002a00 <HAL_RCC_OscConfig+0xc58>)
 8002972:	69db      	ldr	r3, [r3, #28]
 8002974:	4a22      	ldr	r2, [pc, #136]	@ (8002a00 <HAL_RCC_OscConfig+0xc58>)
 8002976:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800297a:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800297c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002980:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	69db      	ldr	r3, [r3, #28]
 8002988:	2b00      	cmp	r3, #0
 800298a:	f000 8242 	beq.w	8002e12 <HAL_RCC_OscConfig+0x106a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800298e:	4b1c      	ldr	r3, [pc, #112]	@ (8002a00 <HAL_RCC_OscConfig+0xc58>)
 8002990:	685b      	ldr	r3, [r3, #4]
 8002992:	f003 030c 	and.w	r3, r3, #12
 8002996:	2b08      	cmp	r3, #8
 8002998:	f000 8213 	beq.w	8002dc2 <HAL_RCC_OscConfig+0x101a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800299c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80029a0:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	69db      	ldr	r3, [r3, #28]
 80029a8:	2b02      	cmp	r3, #2
 80029aa:	f040 8162 	bne.w	8002c72 <HAL_RCC_OscConfig+0xeca>
 80029ae:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80029b2:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 80029b6:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80029ba:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029bc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80029c0:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	fa93 f2a3 	rbit	r2, r3
 80029ca:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80029ce:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 80029d2:	601a      	str	r2, [r3, #0]
  return result;
 80029d4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80029d8:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 80029dc:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80029de:	fab3 f383 	clz	r3, r3
 80029e2:	b2db      	uxtb	r3, r3
 80029e4:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80029e8:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80029ec:	009b      	lsls	r3, r3, #2
 80029ee:	461a      	mov	r2, r3
 80029f0:	2300      	movs	r3, #0
 80029f2:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029f4:	f7fe feb6 	bl	8001764 <HAL_GetTick>
 80029f8:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80029fc:	e00c      	b.n	8002a18 <HAL_RCC_OscConfig+0xc70>
 80029fe:	bf00      	nop
 8002a00:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002a04:	f7fe feae 	bl	8001764 <HAL_GetTick>
 8002a08:	4602      	mov	r2, r0
 8002a0a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002a0e:	1ad3      	subs	r3, r2, r3
 8002a10:	2b02      	cmp	r3, #2
 8002a12:	d901      	bls.n	8002a18 <HAL_RCC_OscConfig+0xc70>
          {
            return HAL_TIMEOUT;
 8002a14:	2303      	movs	r3, #3
 8002a16:	e1fd      	b.n	8002e14 <HAL_RCC_OscConfig+0x106c>
 8002a18:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a1c:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8002a20:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002a24:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a26:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a2a:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	fa93 f2a3 	rbit	r2, r3
 8002a34:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a38:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8002a3c:	601a      	str	r2, [r3, #0]
  return result;
 8002a3e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a42:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8002a46:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002a48:	fab3 f383 	clz	r3, r3
 8002a4c:	b2db      	uxtb	r3, r3
 8002a4e:	095b      	lsrs	r3, r3, #5
 8002a50:	b2db      	uxtb	r3, r3
 8002a52:	f043 0301 	orr.w	r3, r3, #1
 8002a56:	b2db      	uxtb	r3, r3
 8002a58:	2b01      	cmp	r3, #1
 8002a5a:	d102      	bne.n	8002a62 <HAL_RCC_OscConfig+0xcba>
 8002a5c:	4bb0      	ldr	r3, [pc, #704]	@ (8002d20 <HAL_RCC_OscConfig+0xf78>)
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	e027      	b.n	8002ab2 <HAL_RCC_OscConfig+0xd0a>
 8002a62:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a66:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8002a6a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002a6e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a70:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a74:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	fa93 f2a3 	rbit	r2, r3
 8002a7e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a82:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8002a86:	601a      	str	r2, [r3, #0]
 8002a88:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a8c:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8002a90:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002a94:	601a      	str	r2, [r3, #0]
 8002a96:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a9a:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	fa93 f2a3 	rbit	r2, r3
 8002aa4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002aa8:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8002aac:	601a      	str	r2, [r3, #0]
 8002aae:	4b9c      	ldr	r3, [pc, #624]	@ (8002d20 <HAL_RCC_OscConfig+0xf78>)
 8002ab0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ab2:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002ab6:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 8002aba:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8002abe:	6011      	str	r1, [r2, #0]
 8002ac0:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002ac4:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 8002ac8:	6812      	ldr	r2, [r2, #0]
 8002aca:	fa92 f1a2 	rbit	r1, r2
 8002ace:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002ad2:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8002ad6:	6011      	str	r1, [r2, #0]
  return result;
 8002ad8:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002adc:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8002ae0:	6812      	ldr	r2, [r2, #0]
 8002ae2:	fab2 f282 	clz	r2, r2
 8002ae6:	b2d2      	uxtb	r2, r2
 8002ae8:	f042 0220 	orr.w	r2, r2, #32
 8002aec:	b2d2      	uxtb	r2, r2
 8002aee:	f002 021f 	and.w	r2, r2, #31
 8002af2:	2101      	movs	r1, #1
 8002af4:	fa01 f202 	lsl.w	r2, r1, r2
 8002af8:	4013      	ands	r3, r2
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d182      	bne.n	8002a04 <HAL_RCC_OscConfig+0xc5c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002afe:	4b88      	ldr	r3, [pc, #544]	@ (8002d20 <HAL_RCC_OscConfig+0xf78>)
 8002b00:	685b      	ldr	r3, [r3, #4]
 8002b02:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8002b06:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b0a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8002b12:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b16:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	6a1b      	ldr	r3, [r3, #32]
 8002b1e:	430b      	orrs	r3, r1
 8002b20:	497f      	ldr	r1, [pc, #508]	@ (8002d20 <HAL_RCC_OscConfig+0xf78>)
 8002b22:	4313      	orrs	r3, r2
 8002b24:	604b      	str	r3, [r1, #4]
 8002b26:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b2a:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8002b2e:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8002b32:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b34:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b38:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	fa93 f2a3 	rbit	r2, r3
 8002b42:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b46:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8002b4a:	601a      	str	r2, [r3, #0]
  return result;
 8002b4c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b50:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8002b54:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002b56:	fab3 f383 	clz	r3, r3
 8002b5a:	b2db      	uxtb	r3, r3
 8002b5c:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002b60:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002b64:	009b      	lsls	r3, r3, #2
 8002b66:	461a      	mov	r2, r3
 8002b68:	2301      	movs	r3, #1
 8002b6a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b6c:	f7fe fdfa 	bl	8001764 <HAL_GetTick>
 8002b70:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002b74:	e009      	b.n	8002b8a <HAL_RCC_OscConfig+0xde2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002b76:	f7fe fdf5 	bl	8001764 <HAL_GetTick>
 8002b7a:	4602      	mov	r2, r0
 8002b7c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002b80:	1ad3      	subs	r3, r2, r3
 8002b82:	2b02      	cmp	r3, #2
 8002b84:	d901      	bls.n	8002b8a <HAL_RCC_OscConfig+0xde2>
          {
            return HAL_TIMEOUT;
 8002b86:	2303      	movs	r3, #3
 8002b88:	e144      	b.n	8002e14 <HAL_RCC_OscConfig+0x106c>
 8002b8a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b8e:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8002b92:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002b96:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b98:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b9c:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	fa93 f2a3 	rbit	r2, r3
 8002ba6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002baa:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8002bae:	601a      	str	r2, [r3, #0]
  return result;
 8002bb0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002bb4:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8002bb8:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002bba:	fab3 f383 	clz	r3, r3
 8002bbe:	b2db      	uxtb	r3, r3
 8002bc0:	095b      	lsrs	r3, r3, #5
 8002bc2:	b2db      	uxtb	r3, r3
 8002bc4:	f043 0301 	orr.w	r3, r3, #1
 8002bc8:	b2db      	uxtb	r3, r3
 8002bca:	2b01      	cmp	r3, #1
 8002bcc:	d102      	bne.n	8002bd4 <HAL_RCC_OscConfig+0xe2c>
 8002bce:	4b54      	ldr	r3, [pc, #336]	@ (8002d20 <HAL_RCC_OscConfig+0xf78>)
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	e027      	b.n	8002c24 <HAL_RCC_OscConfig+0xe7c>
 8002bd4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002bd8:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8002bdc:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002be0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002be2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002be6:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	fa93 f2a3 	rbit	r2, r3
 8002bf0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002bf4:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8002bf8:	601a      	str	r2, [r3, #0]
 8002bfa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002bfe:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8002c02:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002c06:	601a      	str	r2, [r3, #0]
 8002c08:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c0c:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	fa93 f2a3 	rbit	r2, r3
 8002c16:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c1a:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8002c1e:	601a      	str	r2, [r3, #0]
 8002c20:	4b3f      	ldr	r3, [pc, #252]	@ (8002d20 <HAL_RCC_OscConfig+0xf78>)
 8002c22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c24:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002c28:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 8002c2c:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8002c30:	6011      	str	r1, [r2, #0]
 8002c32:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002c36:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 8002c3a:	6812      	ldr	r2, [r2, #0]
 8002c3c:	fa92 f1a2 	rbit	r1, r2
 8002c40:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002c44:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8002c48:	6011      	str	r1, [r2, #0]
  return result;
 8002c4a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002c4e:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8002c52:	6812      	ldr	r2, [r2, #0]
 8002c54:	fab2 f282 	clz	r2, r2
 8002c58:	b2d2      	uxtb	r2, r2
 8002c5a:	f042 0220 	orr.w	r2, r2, #32
 8002c5e:	b2d2      	uxtb	r2, r2
 8002c60:	f002 021f 	and.w	r2, r2, #31
 8002c64:	2101      	movs	r1, #1
 8002c66:	fa01 f202 	lsl.w	r2, r1, r2
 8002c6a:	4013      	ands	r3, r2
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d082      	beq.n	8002b76 <HAL_RCC_OscConfig+0xdce>
 8002c70:	e0cf      	b.n	8002e12 <HAL_RCC_OscConfig+0x106a>
 8002c72:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c76:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 8002c7a:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8002c7e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c80:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c84:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	fa93 f2a3 	rbit	r2, r3
 8002c8e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c92:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8002c96:	601a      	str	r2, [r3, #0]
  return result;
 8002c98:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c9c:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8002ca0:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002ca2:	fab3 f383 	clz	r3, r3
 8002ca6:	b2db      	uxtb	r3, r3
 8002ca8:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002cac:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002cb0:	009b      	lsls	r3, r3, #2
 8002cb2:	461a      	mov	r2, r3
 8002cb4:	2300      	movs	r3, #0
 8002cb6:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002cb8:	f7fe fd54 	bl	8001764 <HAL_GetTick>
 8002cbc:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002cc0:	e009      	b.n	8002cd6 <HAL_RCC_OscConfig+0xf2e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002cc2:	f7fe fd4f 	bl	8001764 <HAL_GetTick>
 8002cc6:	4602      	mov	r2, r0
 8002cc8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002ccc:	1ad3      	subs	r3, r2, r3
 8002cce:	2b02      	cmp	r3, #2
 8002cd0:	d901      	bls.n	8002cd6 <HAL_RCC_OscConfig+0xf2e>
          {
            return HAL_TIMEOUT;
 8002cd2:	2303      	movs	r3, #3
 8002cd4:	e09e      	b.n	8002e14 <HAL_RCC_OscConfig+0x106c>
 8002cd6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002cda:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8002cde:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002ce2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ce4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ce8:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	fa93 f2a3 	rbit	r2, r3
 8002cf2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002cf6:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8002cfa:	601a      	str	r2, [r3, #0]
  return result;
 8002cfc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d00:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8002d04:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002d06:	fab3 f383 	clz	r3, r3
 8002d0a:	b2db      	uxtb	r3, r3
 8002d0c:	095b      	lsrs	r3, r3, #5
 8002d0e:	b2db      	uxtb	r3, r3
 8002d10:	f043 0301 	orr.w	r3, r3, #1
 8002d14:	b2db      	uxtb	r3, r3
 8002d16:	2b01      	cmp	r3, #1
 8002d18:	d104      	bne.n	8002d24 <HAL_RCC_OscConfig+0xf7c>
 8002d1a:	4b01      	ldr	r3, [pc, #4]	@ (8002d20 <HAL_RCC_OscConfig+0xf78>)
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	e029      	b.n	8002d74 <HAL_RCC_OscConfig+0xfcc>
 8002d20:	40021000 	.word	0x40021000
 8002d24:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d28:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8002d2c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002d30:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d32:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d36:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	fa93 f2a3 	rbit	r2, r3
 8002d40:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d44:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8002d48:	601a      	str	r2, [r3, #0]
 8002d4a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d4e:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8002d52:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002d56:	601a      	str	r2, [r3, #0]
 8002d58:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d5c:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	fa93 f2a3 	rbit	r2, r3
 8002d66:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d6a:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8002d6e:	601a      	str	r2, [r3, #0]
 8002d70:	4b2b      	ldr	r3, [pc, #172]	@ (8002e20 <HAL_RCC_OscConfig+0x1078>)
 8002d72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d74:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002d78:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8002d7c:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8002d80:	6011      	str	r1, [r2, #0]
 8002d82:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002d86:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8002d8a:	6812      	ldr	r2, [r2, #0]
 8002d8c:	fa92 f1a2 	rbit	r1, r2
 8002d90:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002d94:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8002d98:	6011      	str	r1, [r2, #0]
  return result;
 8002d9a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002d9e:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8002da2:	6812      	ldr	r2, [r2, #0]
 8002da4:	fab2 f282 	clz	r2, r2
 8002da8:	b2d2      	uxtb	r2, r2
 8002daa:	f042 0220 	orr.w	r2, r2, #32
 8002dae:	b2d2      	uxtb	r2, r2
 8002db0:	f002 021f 	and.w	r2, r2, #31
 8002db4:	2101      	movs	r1, #1
 8002db6:	fa01 f202 	lsl.w	r2, r1, r2
 8002dba:	4013      	ands	r3, r2
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d180      	bne.n	8002cc2 <HAL_RCC_OscConfig+0xf1a>
 8002dc0:	e027      	b.n	8002e12 <HAL_RCC_OscConfig+0x106a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002dc2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002dc6:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	69db      	ldr	r3, [r3, #28]
 8002dce:	2b01      	cmp	r3, #1
 8002dd0:	d101      	bne.n	8002dd6 <HAL_RCC_OscConfig+0x102e>
      {
        return HAL_ERROR;
 8002dd2:	2301      	movs	r3, #1
 8002dd4:	e01e      	b.n	8002e14 <HAL_RCC_OscConfig+0x106c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002dd6:	4b12      	ldr	r3, [pc, #72]	@ (8002e20 <HAL_RCC_OscConfig+0x1078>)
 8002dd8:	685b      	ldr	r3, [r3, #4]
 8002dda:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8002dde:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8002de2:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8002de6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002dea:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	6a1b      	ldr	r3, [r3, #32]
 8002df2:	429a      	cmp	r2, r3
 8002df4:	d10b      	bne.n	8002e0e <HAL_RCC_OscConfig+0x1066>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8002df6:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8002dfa:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8002dfe:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e02:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8002e0a:	429a      	cmp	r2, r3
 8002e0c:	d001      	beq.n	8002e12 <HAL_RCC_OscConfig+0x106a>
#endif
        {
          return HAL_ERROR;
 8002e0e:	2301      	movs	r3, #1
 8002e10:	e000      	b.n	8002e14 <HAL_RCC_OscConfig+0x106c>
        }
      }
    }
  }

  return HAL_OK;
 8002e12:	2300      	movs	r3, #0
}
 8002e14:	4618      	mov	r0, r3
 8002e16:	f507 7700 	add.w	r7, r7, #512	@ 0x200
 8002e1a:	46bd      	mov	sp, r7
 8002e1c:	bd80      	pop	{r7, pc}
 8002e1e:	bf00      	nop
 8002e20:	40021000 	.word	0x40021000

08002e24 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002e24:	b580      	push	{r7, lr}
 8002e26:	b09e      	sub	sp, #120	@ 0x78
 8002e28:	af00      	add	r7, sp, #0
 8002e2a:	6078      	str	r0, [r7, #4]
 8002e2c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002e2e:	2300      	movs	r3, #0
 8002e30:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d101      	bne.n	8002e3c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002e38:	2301      	movs	r3, #1
 8002e3a:	e162      	b.n	8003102 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002e3c:	4b90      	ldr	r3, [pc, #576]	@ (8003080 <HAL_RCC_ClockConfig+0x25c>)
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	f003 0307 	and.w	r3, r3, #7
 8002e44:	683a      	ldr	r2, [r7, #0]
 8002e46:	429a      	cmp	r2, r3
 8002e48:	d910      	bls.n	8002e6c <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e4a:	4b8d      	ldr	r3, [pc, #564]	@ (8003080 <HAL_RCC_ClockConfig+0x25c>)
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	f023 0207 	bic.w	r2, r3, #7
 8002e52:	498b      	ldr	r1, [pc, #556]	@ (8003080 <HAL_RCC_ClockConfig+0x25c>)
 8002e54:	683b      	ldr	r3, [r7, #0]
 8002e56:	4313      	orrs	r3, r2
 8002e58:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e5a:	4b89      	ldr	r3, [pc, #548]	@ (8003080 <HAL_RCC_ClockConfig+0x25c>)
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	f003 0307 	and.w	r3, r3, #7
 8002e62:	683a      	ldr	r2, [r7, #0]
 8002e64:	429a      	cmp	r2, r3
 8002e66:	d001      	beq.n	8002e6c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002e68:	2301      	movs	r3, #1
 8002e6a:	e14a      	b.n	8003102 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	f003 0302 	and.w	r3, r3, #2
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d008      	beq.n	8002e8a <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002e78:	4b82      	ldr	r3, [pc, #520]	@ (8003084 <HAL_RCC_ClockConfig+0x260>)
 8002e7a:	685b      	ldr	r3, [r3, #4]
 8002e7c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	689b      	ldr	r3, [r3, #8]
 8002e84:	497f      	ldr	r1, [pc, #508]	@ (8003084 <HAL_RCC_ClockConfig+0x260>)
 8002e86:	4313      	orrs	r3, r2
 8002e88:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	f003 0301 	and.w	r3, r3, #1
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	f000 80dc 	beq.w	8003050 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	685b      	ldr	r3, [r3, #4]
 8002e9c:	2b01      	cmp	r3, #1
 8002e9e:	d13c      	bne.n	8002f1a <HAL_RCC_ClockConfig+0xf6>
 8002ea0:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002ea4:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ea6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002ea8:	fa93 f3a3 	rbit	r3, r3
 8002eac:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8002eae:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002eb0:	fab3 f383 	clz	r3, r3
 8002eb4:	b2db      	uxtb	r3, r3
 8002eb6:	095b      	lsrs	r3, r3, #5
 8002eb8:	b2db      	uxtb	r3, r3
 8002eba:	f043 0301 	orr.w	r3, r3, #1
 8002ebe:	b2db      	uxtb	r3, r3
 8002ec0:	2b01      	cmp	r3, #1
 8002ec2:	d102      	bne.n	8002eca <HAL_RCC_ClockConfig+0xa6>
 8002ec4:	4b6f      	ldr	r3, [pc, #444]	@ (8003084 <HAL_RCC_ClockConfig+0x260>)
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	e00f      	b.n	8002eea <HAL_RCC_ClockConfig+0xc6>
 8002eca:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002ece:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ed0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002ed2:	fa93 f3a3 	rbit	r3, r3
 8002ed6:	667b      	str	r3, [r7, #100]	@ 0x64
 8002ed8:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002edc:	663b      	str	r3, [r7, #96]	@ 0x60
 8002ede:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002ee0:	fa93 f3a3 	rbit	r3, r3
 8002ee4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002ee6:	4b67      	ldr	r3, [pc, #412]	@ (8003084 <HAL_RCC_ClockConfig+0x260>)
 8002ee8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002eea:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002eee:	65ba      	str	r2, [r7, #88]	@ 0x58
 8002ef0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8002ef2:	fa92 f2a2 	rbit	r2, r2
 8002ef6:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 8002ef8:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8002efa:	fab2 f282 	clz	r2, r2
 8002efe:	b2d2      	uxtb	r2, r2
 8002f00:	f042 0220 	orr.w	r2, r2, #32
 8002f04:	b2d2      	uxtb	r2, r2
 8002f06:	f002 021f 	and.w	r2, r2, #31
 8002f0a:	2101      	movs	r1, #1
 8002f0c:	fa01 f202 	lsl.w	r2, r1, r2
 8002f10:	4013      	ands	r3, r2
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d17b      	bne.n	800300e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8002f16:	2301      	movs	r3, #1
 8002f18:	e0f3      	b.n	8003102 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	685b      	ldr	r3, [r3, #4]
 8002f1e:	2b02      	cmp	r3, #2
 8002f20:	d13c      	bne.n	8002f9c <HAL_RCC_ClockConfig+0x178>
 8002f22:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002f26:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f28:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002f2a:	fa93 f3a3 	rbit	r3, r3
 8002f2e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8002f30:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002f32:	fab3 f383 	clz	r3, r3
 8002f36:	b2db      	uxtb	r3, r3
 8002f38:	095b      	lsrs	r3, r3, #5
 8002f3a:	b2db      	uxtb	r3, r3
 8002f3c:	f043 0301 	orr.w	r3, r3, #1
 8002f40:	b2db      	uxtb	r3, r3
 8002f42:	2b01      	cmp	r3, #1
 8002f44:	d102      	bne.n	8002f4c <HAL_RCC_ClockConfig+0x128>
 8002f46:	4b4f      	ldr	r3, [pc, #316]	@ (8003084 <HAL_RCC_ClockConfig+0x260>)
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	e00f      	b.n	8002f6c <HAL_RCC_ClockConfig+0x148>
 8002f4c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002f50:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f52:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002f54:	fa93 f3a3 	rbit	r3, r3
 8002f58:	647b      	str	r3, [r7, #68]	@ 0x44
 8002f5a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002f5e:	643b      	str	r3, [r7, #64]	@ 0x40
 8002f60:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002f62:	fa93 f3a3 	rbit	r3, r3
 8002f66:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002f68:	4b46      	ldr	r3, [pc, #280]	@ (8003084 <HAL_RCC_ClockConfig+0x260>)
 8002f6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f6c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002f70:	63ba      	str	r2, [r7, #56]	@ 0x38
 8002f72:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8002f74:	fa92 f2a2 	rbit	r2, r2
 8002f78:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 8002f7a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002f7c:	fab2 f282 	clz	r2, r2
 8002f80:	b2d2      	uxtb	r2, r2
 8002f82:	f042 0220 	orr.w	r2, r2, #32
 8002f86:	b2d2      	uxtb	r2, r2
 8002f88:	f002 021f 	and.w	r2, r2, #31
 8002f8c:	2101      	movs	r1, #1
 8002f8e:	fa01 f202 	lsl.w	r2, r1, r2
 8002f92:	4013      	ands	r3, r2
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d13a      	bne.n	800300e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8002f98:	2301      	movs	r3, #1
 8002f9a:	e0b2      	b.n	8003102 <HAL_RCC_ClockConfig+0x2de>
 8002f9c:	2302      	movs	r3, #2
 8002f9e:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fa0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002fa2:	fa93 f3a3 	rbit	r3, r3
 8002fa6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8002fa8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002faa:	fab3 f383 	clz	r3, r3
 8002fae:	b2db      	uxtb	r3, r3
 8002fb0:	095b      	lsrs	r3, r3, #5
 8002fb2:	b2db      	uxtb	r3, r3
 8002fb4:	f043 0301 	orr.w	r3, r3, #1
 8002fb8:	b2db      	uxtb	r3, r3
 8002fba:	2b01      	cmp	r3, #1
 8002fbc:	d102      	bne.n	8002fc4 <HAL_RCC_ClockConfig+0x1a0>
 8002fbe:	4b31      	ldr	r3, [pc, #196]	@ (8003084 <HAL_RCC_ClockConfig+0x260>)
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	e00d      	b.n	8002fe0 <HAL_RCC_ClockConfig+0x1bc>
 8002fc4:	2302      	movs	r3, #2
 8002fc6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fc8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002fca:	fa93 f3a3 	rbit	r3, r3
 8002fce:	627b      	str	r3, [r7, #36]	@ 0x24
 8002fd0:	2302      	movs	r3, #2
 8002fd2:	623b      	str	r3, [r7, #32]
 8002fd4:	6a3b      	ldr	r3, [r7, #32]
 8002fd6:	fa93 f3a3 	rbit	r3, r3
 8002fda:	61fb      	str	r3, [r7, #28]
 8002fdc:	4b29      	ldr	r3, [pc, #164]	@ (8003084 <HAL_RCC_ClockConfig+0x260>)
 8002fde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fe0:	2202      	movs	r2, #2
 8002fe2:	61ba      	str	r2, [r7, #24]
 8002fe4:	69ba      	ldr	r2, [r7, #24]
 8002fe6:	fa92 f2a2 	rbit	r2, r2
 8002fea:	617a      	str	r2, [r7, #20]
  return result;
 8002fec:	697a      	ldr	r2, [r7, #20]
 8002fee:	fab2 f282 	clz	r2, r2
 8002ff2:	b2d2      	uxtb	r2, r2
 8002ff4:	f042 0220 	orr.w	r2, r2, #32
 8002ff8:	b2d2      	uxtb	r2, r2
 8002ffa:	f002 021f 	and.w	r2, r2, #31
 8002ffe:	2101      	movs	r1, #1
 8003000:	fa01 f202 	lsl.w	r2, r1, r2
 8003004:	4013      	ands	r3, r2
 8003006:	2b00      	cmp	r3, #0
 8003008:	d101      	bne.n	800300e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 800300a:	2301      	movs	r3, #1
 800300c:	e079      	b.n	8003102 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800300e:	4b1d      	ldr	r3, [pc, #116]	@ (8003084 <HAL_RCC_ClockConfig+0x260>)
 8003010:	685b      	ldr	r3, [r3, #4]
 8003012:	f023 0203 	bic.w	r2, r3, #3
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	685b      	ldr	r3, [r3, #4]
 800301a:	491a      	ldr	r1, [pc, #104]	@ (8003084 <HAL_RCC_ClockConfig+0x260>)
 800301c:	4313      	orrs	r3, r2
 800301e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003020:	f7fe fba0 	bl	8001764 <HAL_GetTick>
 8003024:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003026:	e00a      	b.n	800303e <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003028:	f7fe fb9c 	bl	8001764 <HAL_GetTick>
 800302c:	4602      	mov	r2, r0
 800302e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003030:	1ad3      	subs	r3, r2, r3
 8003032:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003036:	4293      	cmp	r3, r2
 8003038:	d901      	bls.n	800303e <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 800303a:	2303      	movs	r3, #3
 800303c:	e061      	b.n	8003102 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800303e:	4b11      	ldr	r3, [pc, #68]	@ (8003084 <HAL_RCC_ClockConfig+0x260>)
 8003040:	685b      	ldr	r3, [r3, #4]
 8003042:	f003 020c 	and.w	r2, r3, #12
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	685b      	ldr	r3, [r3, #4]
 800304a:	009b      	lsls	r3, r3, #2
 800304c:	429a      	cmp	r2, r3
 800304e:	d1eb      	bne.n	8003028 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003050:	4b0b      	ldr	r3, [pc, #44]	@ (8003080 <HAL_RCC_ClockConfig+0x25c>)
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	f003 0307 	and.w	r3, r3, #7
 8003058:	683a      	ldr	r2, [r7, #0]
 800305a:	429a      	cmp	r2, r3
 800305c:	d214      	bcs.n	8003088 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800305e:	4b08      	ldr	r3, [pc, #32]	@ (8003080 <HAL_RCC_ClockConfig+0x25c>)
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	f023 0207 	bic.w	r2, r3, #7
 8003066:	4906      	ldr	r1, [pc, #24]	@ (8003080 <HAL_RCC_ClockConfig+0x25c>)
 8003068:	683b      	ldr	r3, [r7, #0]
 800306a:	4313      	orrs	r3, r2
 800306c:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800306e:	4b04      	ldr	r3, [pc, #16]	@ (8003080 <HAL_RCC_ClockConfig+0x25c>)
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	f003 0307 	and.w	r3, r3, #7
 8003076:	683a      	ldr	r2, [r7, #0]
 8003078:	429a      	cmp	r2, r3
 800307a:	d005      	beq.n	8003088 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 800307c:	2301      	movs	r3, #1
 800307e:	e040      	b.n	8003102 <HAL_RCC_ClockConfig+0x2de>
 8003080:	40022000 	.word	0x40022000
 8003084:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	f003 0304 	and.w	r3, r3, #4
 8003090:	2b00      	cmp	r3, #0
 8003092:	d008      	beq.n	80030a6 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003094:	4b1d      	ldr	r3, [pc, #116]	@ (800310c <HAL_RCC_ClockConfig+0x2e8>)
 8003096:	685b      	ldr	r3, [r3, #4]
 8003098:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	68db      	ldr	r3, [r3, #12]
 80030a0:	491a      	ldr	r1, [pc, #104]	@ (800310c <HAL_RCC_ClockConfig+0x2e8>)
 80030a2:	4313      	orrs	r3, r2
 80030a4:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	f003 0308 	and.w	r3, r3, #8
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d009      	beq.n	80030c6 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80030b2:	4b16      	ldr	r3, [pc, #88]	@ (800310c <HAL_RCC_ClockConfig+0x2e8>)
 80030b4:	685b      	ldr	r3, [r3, #4]
 80030b6:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	691b      	ldr	r3, [r3, #16]
 80030be:	00db      	lsls	r3, r3, #3
 80030c0:	4912      	ldr	r1, [pc, #72]	@ (800310c <HAL_RCC_ClockConfig+0x2e8>)
 80030c2:	4313      	orrs	r3, r2
 80030c4:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80030c6:	f000 f829 	bl	800311c <HAL_RCC_GetSysClockFreq>
 80030ca:	4601      	mov	r1, r0
 80030cc:	4b0f      	ldr	r3, [pc, #60]	@ (800310c <HAL_RCC_ClockConfig+0x2e8>)
 80030ce:	685b      	ldr	r3, [r3, #4]
 80030d0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80030d4:	22f0      	movs	r2, #240	@ 0xf0
 80030d6:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030d8:	693a      	ldr	r2, [r7, #16]
 80030da:	fa92 f2a2 	rbit	r2, r2
 80030de:	60fa      	str	r2, [r7, #12]
  return result;
 80030e0:	68fa      	ldr	r2, [r7, #12]
 80030e2:	fab2 f282 	clz	r2, r2
 80030e6:	b2d2      	uxtb	r2, r2
 80030e8:	40d3      	lsrs	r3, r2
 80030ea:	4a09      	ldr	r2, [pc, #36]	@ (8003110 <HAL_RCC_ClockConfig+0x2ec>)
 80030ec:	5cd3      	ldrb	r3, [r2, r3]
 80030ee:	fa21 f303 	lsr.w	r3, r1, r3
 80030f2:	4a08      	ldr	r2, [pc, #32]	@ (8003114 <HAL_RCC_ClockConfig+0x2f0>)
 80030f4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 80030f6:	4b08      	ldr	r3, [pc, #32]	@ (8003118 <HAL_RCC_ClockConfig+0x2f4>)
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	4618      	mov	r0, r3
 80030fc:	f7fe faee 	bl	80016dc <HAL_InitTick>
  
  return HAL_OK;
 8003100:	2300      	movs	r3, #0
}
 8003102:	4618      	mov	r0, r3
 8003104:	3778      	adds	r7, #120	@ 0x78
 8003106:	46bd      	mov	sp, r7
 8003108:	bd80      	pop	{r7, pc}
 800310a:	bf00      	nop
 800310c:	40021000 	.word	0x40021000
 8003110:	0800565c 	.word	0x0800565c
 8003114:	20000000 	.word	0x20000000
 8003118:	20000004 	.word	0x20000004

0800311c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800311c:	b480      	push	{r7}
 800311e:	b087      	sub	sp, #28
 8003120:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003122:	2300      	movs	r3, #0
 8003124:	60fb      	str	r3, [r7, #12]
 8003126:	2300      	movs	r3, #0
 8003128:	60bb      	str	r3, [r7, #8]
 800312a:	2300      	movs	r3, #0
 800312c:	617b      	str	r3, [r7, #20]
 800312e:	2300      	movs	r3, #0
 8003130:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003132:	2300      	movs	r3, #0
 8003134:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8003136:	4b1e      	ldr	r3, [pc, #120]	@ (80031b0 <HAL_RCC_GetSysClockFreq+0x94>)
 8003138:	685b      	ldr	r3, [r3, #4]
 800313a:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	f003 030c 	and.w	r3, r3, #12
 8003142:	2b04      	cmp	r3, #4
 8003144:	d002      	beq.n	800314c <HAL_RCC_GetSysClockFreq+0x30>
 8003146:	2b08      	cmp	r3, #8
 8003148:	d003      	beq.n	8003152 <HAL_RCC_GetSysClockFreq+0x36>
 800314a:	e026      	b.n	800319a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800314c:	4b19      	ldr	r3, [pc, #100]	@ (80031b4 <HAL_RCC_GetSysClockFreq+0x98>)
 800314e:	613b      	str	r3, [r7, #16]
      break;
 8003150:	e026      	b.n	80031a0 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	0c9b      	lsrs	r3, r3, #18
 8003156:	f003 030f 	and.w	r3, r3, #15
 800315a:	4a17      	ldr	r2, [pc, #92]	@ (80031b8 <HAL_RCC_GetSysClockFreq+0x9c>)
 800315c:	5cd3      	ldrb	r3, [r2, r3]
 800315e:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 8003160:	4b13      	ldr	r3, [pc, #76]	@ (80031b0 <HAL_RCC_GetSysClockFreq+0x94>)
 8003162:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003164:	f003 030f 	and.w	r3, r3, #15
 8003168:	4a14      	ldr	r2, [pc, #80]	@ (80031bc <HAL_RCC_GetSysClockFreq+0xa0>)
 800316a:	5cd3      	ldrb	r3, [r2, r3]
 800316c:	60bb      	str	r3, [r7, #8]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003174:	2b00      	cmp	r3, #0
 8003176:	d008      	beq.n	800318a <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8003178:	4a0e      	ldr	r2, [pc, #56]	@ (80031b4 <HAL_RCC_GetSysClockFreq+0x98>)
 800317a:	68bb      	ldr	r3, [r7, #8]
 800317c:	fbb2 f2f3 	udiv	r2, r2, r3
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	fb02 f303 	mul.w	r3, r2, r3
 8003186:	617b      	str	r3, [r7, #20]
 8003188:	e004      	b.n	8003194 <HAL_RCC_GetSysClockFreq+0x78>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	4a0c      	ldr	r2, [pc, #48]	@ (80031c0 <HAL_RCC_GetSysClockFreq+0xa4>)
 800318e:	fb02 f303 	mul.w	r3, r2, r3
 8003192:	617b      	str	r3, [r7, #20]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8003194:	697b      	ldr	r3, [r7, #20]
 8003196:	613b      	str	r3, [r7, #16]
      break;
 8003198:	e002      	b.n	80031a0 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800319a:	4b06      	ldr	r3, [pc, #24]	@ (80031b4 <HAL_RCC_GetSysClockFreq+0x98>)
 800319c:	613b      	str	r3, [r7, #16]
      break;
 800319e:	bf00      	nop
    }
  }
  return sysclockfreq;
 80031a0:	693b      	ldr	r3, [r7, #16]
}
 80031a2:	4618      	mov	r0, r3
 80031a4:	371c      	adds	r7, #28
 80031a6:	46bd      	mov	sp, r7
 80031a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ac:	4770      	bx	lr
 80031ae:	bf00      	nop
 80031b0:	40021000 	.word	0x40021000
 80031b4:	007a1200 	.word	0x007a1200
 80031b8:	08005674 	.word	0x08005674
 80031bc:	08005684 	.word	0x08005684
 80031c0:	003d0900 	.word	0x003d0900

080031c4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80031c4:	b480      	push	{r7}
 80031c6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80031c8:	4b03      	ldr	r3, [pc, #12]	@ (80031d8 <HAL_RCC_GetHCLKFreq+0x14>)
 80031ca:	681b      	ldr	r3, [r3, #0]
}
 80031cc:	4618      	mov	r0, r3
 80031ce:	46bd      	mov	sp, r7
 80031d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031d4:	4770      	bx	lr
 80031d6:	bf00      	nop
 80031d8:	20000000 	.word	0x20000000

080031dc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80031dc:	b580      	push	{r7, lr}
 80031de:	b082      	sub	sp, #8
 80031e0:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 80031e2:	f7ff ffef 	bl	80031c4 <HAL_RCC_GetHCLKFreq>
 80031e6:	4601      	mov	r1, r0
 80031e8:	4b0b      	ldr	r3, [pc, #44]	@ (8003218 <HAL_RCC_GetPCLK1Freq+0x3c>)
 80031ea:	685b      	ldr	r3, [r3, #4]
 80031ec:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80031f0:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80031f4:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031f6:	687a      	ldr	r2, [r7, #4]
 80031f8:	fa92 f2a2 	rbit	r2, r2
 80031fc:	603a      	str	r2, [r7, #0]
  return result;
 80031fe:	683a      	ldr	r2, [r7, #0]
 8003200:	fab2 f282 	clz	r2, r2
 8003204:	b2d2      	uxtb	r2, r2
 8003206:	40d3      	lsrs	r3, r2
 8003208:	4a04      	ldr	r2, [pc, #16]	@ (800321c <HAL_RCC_GetPCLK1Freq+0x40>)
 800320a:	5cd3      	ldrb	r3, [r2, r3]
 800320c:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8003210:	4618      	mov	r0, r3
 8003212:	3708      	adds	r7, #8
 8003214:	46bd      	mov	sp, r7
 8003216:	bd80      	pop	{r7, pc}
 8003218:	40021000 	.word	0x40021000
 800321c:	0800566c 	.word	0x0800566c

08003220 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003220:	b580      	push	{r7, lr}
 8003222:	b082      	sub	sp, #8
 8003224:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8003226:	f7ff ffcd 	bl	80031c4 <HAL_RCC_GetHCLKFreq>
 800322a:	4601      	mov	r1, r0
 800322c:	4b0b      	ldr	r3, [pc, #44]	@ (800325c <HAL_RCC_GetPCLK2Freq+0x3c>)
 800322e:	685b      	ldr	r3, [r3, #4]
 8003230:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
 8003234:	f44f 5260 	mov.w	r2, #14336	@ 0x3800
 8003238:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800323a:	687a      	ldr	r2, [r7, #4]
 800323c:	fa92 f2a2 	rbit	r2, r2
 8003240:	603a      	str	r2, [r7, #0]
  return result;
 8003242:	683a      	ldr	r2, [r7, #0]
 8003244:	fab2 f282 	clz	r2, r2
 8003248:	b2d2      	uxtb	r2, r2
 800324a:	40d3      	lsrs	r3, r2
 800324c:	4a04      	ldr	r2, [pc, #16]	@ (8003260 <HAL_RCC_GetPCLK2Freq+0x40>)
 800324e:	5cd3      	ldrb	r3, [r2, r3]
 8003250:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8003254:	4618      	mov	r0, r3
 8003256:	3708      	adds	r7, #8
 8003258:	46bd      	mov	sp, r7
 800325a:	bd80      	pop	{r7, pc}
 800325c:	40021000 	.word	0x40021000
 8003260:	0800566c 	.word	0x0800566c

08003264 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003264:	b580      	push	{r7, lr}
 8003266:	b082      	sub	sp, #8
 8003268:	af00      	add	r7, sp, #0
 800326a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	2b00      	cmp	r3, #0
 8003270:	d101      	bne.n	8003276 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003272:	2301      	movs	r3, #1
 8003274:	e049      	b.n	800330a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800327c:	b2db      	uxtb	r3, r3
 800327e:	2b00      	cmp	r3, #0
 8003280:	d106      	bne.n	8003290 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	2200      	movs	r2, #0
 8003286:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800328a:	6878      	ldr	r0, [r7, #4]
 800328c:	f7fe f87c 	bl	8001388 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	2202      	movs	r2, #2
 8003294:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681a      	ldr	r2, [r3, #0]
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	3304      	adds	r3, #4
 80032a0:	4619      	mov	r1, r3
 80032a2:	4610      	mov	r0, r2
 80032a4:	f000 fbf4 	bl	8003a90 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	2201      	movs	r2, #1
 80032ac:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	2201      	movs	r2, #1
 80032b4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	2201      	movs	r2, #1
 80032bc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	2201      	movs	r2, #1
 80032c4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	2201      	movs	r2, #1
 80032cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	2201      	movs	r2, #1
 80032d4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	2201      	movs	r2, #1
 80032dc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	2201      	movs	r2, #1
 80032e4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	2201      	movs	r2, #1
 80032ec:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	2201      	movs	r2, #1
 80032f4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	2201      	movs	r2, #1
 80032fc:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	2201      	movs	r2, #1
 8003304:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003308:	2300      	movs	r3, #0
}
 800330a:	4618      	mov	r0, r3
 800330c:	3708      	adds	r7, #8
 800330e:	46bd      	mov	sp, r7
 8003310:	bd80      	pop	{r7, pc}
	...

08003314 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8003314:	b480      	push	{r7}
 8003316:	b085      	sub	sp, #20
 8003318:	af00      	add	r7, sp, #0
 800331a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003322:	b2db      	uxtb	r3, r3
 8003324:	2b01      	cmp	r3, #1
 8003326:	d001      	beq.n	800332c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8003328:	2301      	movs	r3, #1
 800332a:	e038      	b.n	800339e <HAL_TIM_Base_Start+0x8a>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	2202      	movs	r2, #2
 8003330:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	4a1c      	ldr	r2, [pc, #112]	@ (80033ac <HAL_TIM_Base_Start+0x98>)
 800333a:	4293      	cmp	r3, r2
 800333c:	d00e      	beq.n	800335c <HAL_TIM_Base_Start+0x48>
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003346:	d009      	beq.n	800335c <HAL_TIM_Base_Start+0x48>
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	4a18      	ldr	r2, [pc, #96]	@ (80033b0 <HAL_TIM_Base_Start+0x9c>)
 800334e:	4293      	cmp	r3, r2
 8003350:	d004      	beq.n	800335c <HAL_TIM_Base_Start+0x48>
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	4a17      	ldr	r2, [pc, #92]	@ (80033b4 <HAL_TIM_Base_Start+0xa0>)
 8003358:	4293      	cmp	r3, r2
 800335a:	d115      	bne.n	8003388 <HAL_TIM_Base_Start+0x74>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	689a      	ldr	r2, [r3, #8]
 8003362:	4b15      	ldr	r3, [pc, #84]	@ (80033b8 <HAL_TIM_Base_Start+0xa4>)
 8003364:	4013      	ands	r3, r2
 8003366:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	2b06      	cmp	r3, #6
 800336c:	d015      	beq.n	800339a <HAL_TIM_Base_Start+0x86>
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003374:	d011      	beq.n	800339a <HAL_TIM_Base_Start+0x86>
    {
      __HAL_TIM_ENABLE(htim);
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	681a      	ldr	r2, [r3, #0]
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	f042 0201 	orr.w	r2, r2, #1
 8003384:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003386:	e008      	b.n	800339a <HAL_TIM_Base_Start+0x86>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	681a      	ldr	r2, [r3, #0]
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	f042 0201 	orr.w	r2, r2, #1
 8003396:	601a      	str	r2, [r3, #0]
 8003398:	e000      	b.n	800339c <HAL_TIM_Base_Start+0x88>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800339a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800339c:	2300      	movs	r3, #0
}
 800339e:	4618      	mov	r0, r3
 80033a0:	3714      	adds	r7, #20
 80033a2:	46bd      	mov	sp, r7
 80033a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033a8:	4770      	bx	lr
 80033aa:	bf00      	nop
 80033ac:	40012c00 	.word	0x40012c00
 80033b0:	40000400 	.word	0x40000400
 80033b4:	40014000 	.word	0x40014000
 80033b8:	00010007 	.word	0x00010007

080033bc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80033bc:	b580      	push	{r7, lr}
 80033be:	b082      	sub	sp, #8
 80033c0:	af00      	add	r7, sp, #0
 80033c2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d101      	bne.n	80033ce <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80033ca:	2301      	movs	r3, #1
 80033cc:	e049      	b.n	8003462 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80033d4:	b2db      	uxtb	r3, r3
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d106      	bne.n	80033e8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	2200      	movs	r2, #0
 80033de:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80033e2:	6878      	ldr	r0, [r7, #4]
 80033e4:	f7fd fff4 	bl	80013d0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	2202      	movs	r2, #2
 80033ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681a      	ldr	r2, [r3, #0]
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	3304      	adds	r3, #4
 80033f8:	4619      	mov	r1, r3
 80033fa:	4610      	mov	r0, r2
 80033fc:	f000 fb48 	bl	8003a90 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	2201      	movs	r2, #1
 8003404:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	2201      	movs	r2, #1
 800340c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	2201      	movs	r2, #1
 8003414:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	2201      	movs	r2, #1
 800341c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	2201      	movs	r2, #1
 8003424:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	2201      	movs	r2, #1
 800342c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	2201      	movs	r2, #1
 8003434:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	2201      	movs	r2, #1
 800343c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	2201      	movs	r2, #1
 8003444:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	2201      	movs	r2, #1
 800344c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	2201      	movs	r2, #1
 8003454:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	2201      	movs	r2, #1
 800345c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003460:	2300      	movs	r3, #0
}
 8003462:	4618      	mov	r0, r3
 8003464:	3708      	adds	r7, #8
 8003466:	46bd      	mov	sp, r7
 8003468:	bd80      	pop	{r7, pc}

0800346a <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800346a:	b580      	push	{r7, lr}
 800346c:	b084      	sub	sp, #16
 800346e:	af00      	add	r7, sp, #0
 8003470:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	68db      	ldr	r3, [r3, #12]
 8003478:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	691b      	ldr	r3, [r3, #16]
 8003480:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003482:	68bb      	ldr	r3, [r7, #8]
 8003484:	f003 0302 	and.w	r3, r3, #2
 8003488:	2b00      	cmp	r3, #0
 800348a:	d020      	beq.n	80034ce <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	f003 0302 	and.w	r3, r3, #2
 8003492:	2b00      	cmp	r3, #0
 8003494:	d01b      	beq.n	80034ce <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	f06f 0202 	mvn.w	r2, #2
 800349e:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	2201      	movs	r2, #1
 80034a4:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	699b      	ldr	r3, [r3, #24]
 80034ac:	f003 0303 	and.w	r3, r3, #3
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d003      	beq.n	80034bc <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80034b4:	6878      	ldr	r0, [r7, #4]
 80034b6:	f000 facc 	bl	8003a52 <HAL_TIM_IC_CaptureCallback>
 80034ba:	e005      	b.n	80034c8 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80034bc:	6878      	ldr	r0, [r7, #4]
 80034be:	f000 fabe 	bl	8003a3e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80034c2:	6878      	ldr	r0, [r7, #4]
 80034c4:	f000 facf 	bl	8003a66 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	2200      	movs	r2, #0
 80034cc:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80034ce:	68bb      	ldr	r3, [r7, #8]
 80034d0:	f003 0304 	and.w	r3, r3, #4
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d020      	beq.n	800351a <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	f003 0304 	and.w	r3, r3, #4
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d01b      	beq.n	800351a <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	f06f 0204 	mvn.w	r2, #4
 80034ea:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	2202      	movs	r2, #2
 80034f0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	699b      	ldr	r3, [r3, #24]
 80034f8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d003      	beq.n	8003508 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003500:	6878      	ldr	r0, [r7, #4]
 8003502:	f000 faa6 	bl	8003a52 <HAL_TIM_IC_CaptureCallback>
 8003506:	e005      	b.n	8003514 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003508:	6878      	ldr	r0, [r7, #4]
 800350a:	f000 fa98 	bl	8003a3e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800350e:	6878      	ldr	r0, [r7, #4]
 8003510:	f000 faa9 	bl	8003a66 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	2200      	movs	r2, #0
 8003518:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800351a:	68bb      	ldr	r3, [r7, #8]
 800351c:	f003 0308 	and.w	r3, r3, #8
 8003520:	2b00      	cmp	r3, #0
 8003522:	d020      	beq.n	8003566 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	f003 0308 	and.w	r3, r3, #8
 800352a:	2b00      	cmp	r3, #0
 800352c:	d01b      	beq.n	8003566 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	f06f 0208 	mvn.w	r2, #8
 8003536:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	2204      	movs	r2, #4
 800353c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	69db      	ldr	r3, [r3, #28]
 8003544:	f003 0303 	and.w	r3, r3, #3
 8003548:	2b00      	cmp	r3, #0
 800354a:	d003      	beq.n	8003554 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800354c:	6878      	ldr	r0, [r7, #4]
 800354e:	f000 fa80 	bl	8003a52 <HAL_TIM_IC_CaptureCallback>
 8003552:	e005      	b.n	8003560 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003554:	6878      	ldr	r0, [r7, #4]
 8003556:	f000 fa72 	bl	8003a3e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800355a:	6878      	ldr	r0, [r7, #4]
 800355c:	f000 fa83 	bl	8003a66 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	2200      	movs	r2, #0
 8003564:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003566:	68bb      	ldr	r3, [r7, #8]
 8003568:	f003 0310 	and.w	r3, r3, #16
 800356c:	2b00      	cmp	r3, #0
 800356e:	d020      	beq.n	80035b2 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	f003 0310 	and.w	r3, r3, #16
 8003576:	2b00      	cmp	r3, #0
 8003578:	d01b      	beq.n	80035b2 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	f06f 0210 	mvn.w	r2, #16
 8003582:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	2208      	movs	r2, #8
 8003588:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	69db      	ldr	r3, [r3, #28]
 8003590:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003594:	2b00      	cmp	r3, #0
 8003596:	d003      	beq.n	80035a0 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003598:	6878      	ldr	r0, [r7, #4]
 800359a:	f000 fa5a 	bl	8003a52 <HAL_TIM_IC_CaptureCallback>
 800359e:	e005      	b.n	80035ac <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80035a0:	6878      	ldr	r0, [r7, #4]
 80035a2:	f000 fa4c 	bl	8003a3e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80035a6:	6878      	ldr	r0, [r7, #4]
 80035a8:	f000 fa5d 	bl	8003a66 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	2200      	movs	r2, #0
 80035b0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80035b2:	68bb      	ldr	r3, [r7, #8]
 80035b4:	f003 0301 	and.w	r3, r3, #1
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d00c      	beq.n	80035d6 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	f003 0301 	and.w	r3, r3, #1
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d007      	beq.n	80035d6 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	f06f 0201 	mvn.w	r2, #1
 80035ce:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80035d0:	6878      	ldr	r0, [r7, #4]
 80035d2:	f000 fa2a 	bl	8003a2a <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80035d6:	68bb      	ldr	r3, [r7, #8]
 80035d8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d00c      	beq.n	80035fa <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d007      	beq.n	80035fa <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80035f2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80035f4:	6878      	ldr	r0, [r7, #4]
 80035f6:	f000 feff 	bl	80043f8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80035fa:	68bb      	ldr	r3, [r7, #8]
 80035fc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003600:	2b00      	cmp	r3, #0
 8003602:	d00c      	beq.n	800361e <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800360a:	2b00      	cmp	r3, #0
 800360c:	d007      	beq.n	800361e <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8003616:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8003618:	6878      	ldr	r0, [r7, #4]
 800361a:	f000 fef7 	bl	800440c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800361e:	68bb      	ldr	r3, [r7, #8]
 8003620:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003624:	2b00      	cmp	r3, #0
 8003626:	d00c      	beq.n	8003642 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800362e:	2b00      	cmp	r3, #0
 8003630:	d007      	beq.n	8003642 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800363a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800363c:	6878      	ldr	r0, [r7, #4]
 800363e:	f000 fa1c 	bl	8003a7a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003642:	68bb      	ldr	r3, [r7, #8]
 8003644:	f003 0320 	and.w	r3, r3, #32
 8003648:	2b00      	cmp	r3, #0
 800364a:	d00c      	beq.n	8003666 <HAL_TIM_IRQHandler+0x1fc>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	f003 0320 	and.w	r3, r3, #32
 8003652:	2b00      	cmp	r3, #0
 8003654:	d007      	beq.n	8003666 <HAL_TIM_IRQHandler+0x1fc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	f06f 0220 	mvn.w	r2, #32
 800365e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003660:	6878      	ldr	r0, [r7, #4]
 8003662:	f000 febf 	bl	80043e4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003666:	bf00      	nop
 8003668:	3710      	adds	r7, #16
 800366a:	46bd      	mov	sp, r7
 800366c:	bd80      	pop	{r7, pc}
	...

08003670 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003670:	b580      	push	{r7, lr}
 8003672:	b086      	sub	sp, #24
 8003674:	af00      	add	r7, sp, #0
 8003676:	60f8      	str	r0, [r7, #12]
 8003678:	60b9      	str	r1, [r7, #8]
 800367a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800367c:	2300      	movs	r3, #0
 800367e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003686:	2b01      	cmp	r3, #1
 8003688:	d101      	bne.n	800368e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800368a:	2302      	movs	r3, #2
 800368c:	e0ff      	b.n	800388e <HAL_TIM_PWM_ConfigChannel+0x21e>
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	2201      	movs	r2, #1
 8003692:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	2b14      	cmp	r3, #20
 800369a:	f200 80f0 	bhi.w	800387e <HAL_TIM_PWM_ConfigChannel+0x20e>
 800369e:	a201      	add	r2, pc, #4	@ (adr r2, 80036a4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80036a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80036a4:	080036f9 	.word	0x080036f9
 80036a8:	0800387f 	.word	0x0800387f
 80036ac:	0800387f 	.word	0x0800387f
 80036b0:	0800387f 	.word	0x0800387f
 80036b4:	08003739 	.word	0x08003739
 80036b8:	0800387f 	.word	0x0800387f
 80036bc:	0800387f 	.word	0x0800387f
 80036c0:	0800387f 	.word	0x0800387f
 80036c4:	0800377b 	.word	0x0800377b
 80036c8:	0800387f 	.word	0x0800387f
 80036cc:	0800387f 	.word	0x0800387f
 80036d0:	0800387f 	.word	0x0800387f
 80036d4:	080037bb 	.word	0x080037bb
 80036d8:	0800387f 	.word	0x0800387f
 80036dc:	0800387f 	.word	0x0800387f
 80036e0:	0800387f 	.word	0x0800387f
 80036e4:	080037fd 	.word	0x080037fd
 80036e8:	0800387f 	.word	0x0800387f
 80036ec:	0800387f 	.word	0x0800387f
 80036f0:	0800387f 	.word	0x0800387f
 80036f4:	0800383d 	.word	0x0800383d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	68b9      	ldr	r1, [r7, #8]
 80036fe:	4618      	mov	r0, r3
 8003700:	f000 fa4a 	bl	8003b98 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	699a      	ldr	r2, [r3, #24]
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	f042 0208 	orr.w	r2, r2, #8
 8003712:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	699a      	ldr	r2, [r3, #24]
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	f022 0204 	bic.w	r2, r2, #4
 8003722:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	6999      	ldr	r1, [r3, #24]
 800372a:	68bb      	ldr	r3, [r7, #8]
 800372c:	691a      	ldr	r2, [r3, #16]
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	430a      	orrs	r2, r1
 8003734:	619a      	str	r2, [r3, #24]
      break;
 8003736:	e0a5      	b.n	8003884 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	68b9      	ldr	r1, [r7, #8]
 800373e:	4618      	mov	r0, r3
 8003740:	f000 fab0 	bl	8003ca4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	699a      	ldr	r2, [r3, #24]
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003752:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	699a      	ldr	r2, [r3, #24]
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003762:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	6999      	ldr	r1, [r3, #24]
 800376a:	68bb      	ldr	r3, [r7, #8]
 800376c:	691b      	ldr	r3, [r3, #16]
 800376e:	021a      	lsls	r2, r3, #8
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	430a      	orrs	r2, r1
 8003776:	619a      	str	r2, [r3, #24]
      break;
 8003778:	e084      	b.n	8003884 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	68b9      	ldr	r1, [r7, #8]
 8003780:	4618      	mov	r0, r3
 8003782:	f000 fb0f 	bl	8003da4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	69da      	ldr	r2, [r3, #28]
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	f042 0208 	orr.w	r2, r2, #8
 8003794:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	69da      	ldr	r2, [r3, #28]
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	f022 0204 	bic.w	r2, r2, #4
 80037a4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	69d9      	ldr	r1, [r3, #28]
 80037ac:	68bb      	ldr	r3, [r7, #8]
 80037ae:	691a      	ldr	r2, [r3, #16]
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	430a      	orrs	r2, r1
 80037b6:	61da      	str	r2, [r3, #28]
      break;
 80037b8:	e064      	b.n	8003884 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	68b9      	ldr	r1, [r7, #8]
 80037c0:	4618      	mov	r0, r3
 80037c2:	f000 fb6d 	bl	8003ea0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	69da      	ldr	r2, [r3, #28]
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80037d4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	69da      	ldr	r2, [r3, #28]
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80037e4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	69d9      	ldr	r1, [r3, #28]
 80037ec:	68bb      	ldr	r3, [r7, #8]
 80037ee:	691b      	ldr	r3, [r3, #16]
 80037f0:	021a      	lsls	r2, r3, #8
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	430a      	orrs	r2, r1
 80037f8:	61da      	str	r2, [r3, #28]
      break;
 80037fa:	e043      	b.n	8003884 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	68b9      	ldr	r1, [r7, #8]
 8003802:	4618      	mov	r0, r3
 8003804:	f000 fbb0 	bl	8003f68 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	f042 0208 	orr.w	r2, r2, #8
 8003816:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	f022 0204 	bic.w	r2, r2, #4
 8003826:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800382e:	68bb      	ldr	r3, [r7, #8]
 8003830:	691a      	ldr	r2, [r3, #16]
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	430a      	orrs	r2, r1
 8003838:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800383a:	e023      	b.n	8003884 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	68b9      	ldr	r1, [r7, #8]
 8003842:	4618      	mov	r0, r3
 8003844:	f000 fbee 	bl	8004024 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003856:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003866:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800386e:	68bb      	ldr	r3, [r7, #8]
 8003870:	691b      	ldr	r3, [r3, #16]
 8003872:	021a      	lsls	r2, r3, #8
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	430a      	orrs	r2, r1
 800387a:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800387c:	e002      	b.n	8003884 <HAL_TIM_PWM_ConfigChannel+0x214>
    }
#endif /* TIM_CCER_CC6E */

    default:
      status = HAL_ERROR;
 800387e:	2301      	movs	r3, #1
 8003880:	75fb      	strb	r3, [r7, #23]
      break;
 8003882:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	2200      	movs	r2, #0
 8003888:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800388c:	7dfb      	ldrb	r3, [r7, #23]
}
 800388e:	4618      	mov	r0, r3
 8003890:	3718      	adds	r7, #24
 8003892:	46bd      	mov	sp, r7
 8003894:	bd80      	pop	{r7, pc}
 8003896:	bf00      	nop

08003898 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003898:	b580      	push	{r7, lr}
 800389a:	b084      	sub	sp, #16
 800389c:	af00      	add	r7, sp, #0
 800389e:	6078      	str	r0, [r7, #4]
 80038a0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80038a2:	2300      	movs	r3, #0
 80038a4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80038ac:	2b01      	cmp	r3, #1
 80038ae:	d101      	bne.n	80038b4 <HAL_TIM_ConfigClockSource+0x1c>
 80038b0:	2302      	movs	r3, #2
 80038b2:	e0b6      	b.n	8003a22 <HAL_TIM_ConfigClockSource+0x18a>
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	2201      	movs	r2, #1
 80038b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	2202      	movs	r2, #2
 80038c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	689b      	ldr	r3, [r3, #8]
 80038ca:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80038cc:	68bb      	ldr	r3, [r7, #8]
 80038ce:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80038d2:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80038d6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80038d8:	68bb      	ldr	r3, [r7, #8]
 80038da:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80038de:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	68ba      	ldr	r2, [r7, #8]
 80038e6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80038e8:	683b      	ldr	r3, [r7, #0]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80038f0:	d03e      	beq.n	8003970 <HAL_TIM_ConfigClockSource+0xd8>
 80038f2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80038f6:	f200 8087 	bhi.w	8003a08 <HAL_TIM_ConfigClockSource+0x170>
 80038fa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80038fe:	f000 8086 	beq.w	8003a0e <HAL_TIM_ConfigClockSource+0x176>
 8003902:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003906:	d87f      	bhi.n	8003a08 <HAL_TIM_ConfigClockSource+0x170>
 8003908:	2b70      	cmp	r3, #112	@ 0x70
 800390a:	d01a      	beq.n	8003942 <HAL_TIM_ConfigClockSource+0xaa>
 800390c:	2b70      	cmp	r3, #112	@ 0x70
 800390e:	d87b      	bhi.n	8003a08 <HAL_TIM_ConfigClockSource+0x170>
 8003910:	2b60      	cmp	r3, #96	@ 0x60
 8003912:	d050      	beq.n	80039b6 <HAL_TIM_ConfigClockSource+0x11e>
 8003914:	2b60      	cmp	r3, #96	@ 0x60
 8003916:	d877      	bhi.n	8003a08 <HAL_TIM_ConfigClockSource+0x170>
 8003918:	2b50      	cmp	r3, #80	@ 0x50
 800391a:	d03c      	beq.n	8003996 <HAL_TIM_ConfigClockSource+0xfe>
 800391c:	2b50      	cmp	r3, #80	@ 0x50
 800391e:	d873      	bhi.n	8003a08 <HAL_TIM_ConfigClockSource+0x170>
 8003920:	2b40      	cmp	r3, #64	@ 0x40
 8003922:	d058      	beq.n	80039d6 <HAL_TIM_ConfigClockSource+0x13e>
 8003924:	2b40      	cmp	r3, #64	@ 0x40
 8003926:	d86f      	bhi.n	8003a08 <HAL_TIM_ConfigClockSource+0x170>
 8003928:	2b30      	cmp	r3, #48	@ 0x30
 800392a:	d064      	beq.n	80039f6 <HAL_TIM_ConfigClockSource+0x15e>
 800392c:	2b30      	cmp	r3, #48	@ 0x30
 800392e:	d86b      	bhi.n	8003a08 <HAL_TIM_ConfigClockSource+0x170>
 8003930:	2b20      	cmp	r3, #32
 8003932:	d060      	beq.n	80039f6 <HAL_TIM_ConfigClockSource+0x15e>
 8003934:	2b20      	cmp	r3, #32
 8003936:	d867      	bhi.n	8003a08 <HAL_TIM_ConfigClockSource+0x170>
 8003938:	2b00      	cmp	r3, #0
 800393a:	d05c      	beq.n	80039f6 <HAL_TIM_ConfigClockSource+0x15e>
 800393c:	2b10      	cmp	r3, #16
 800393e:	d05a      	beq.n	80039f6 <HAL_TIM_ConfigClockSource+0x15e>
 8003940:	e062      	b.n	8003a08 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003946:	683b      	ldr	r3, [r7, #0]
 8003948:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800394a:	683b      	ldr	r3, [r7, #0]
 800394c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800394e:	683b      	ldr	r3, [r7, #0]
 8003950:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003952:	f000 fc41 	bl	80041d8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	689b      	ldr	r3, [r3, #8]
 800395c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800395e:	68bb      	ldr	r3, [r7, #8]
 8003960:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8003964:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	68ba      	ldr	r2, [r7, #8]
 800396c:	609a      	str	r2, [r3, #8]
      break;
 800396e:	e04f      	b.n	8003a10 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003974:	683b      	ldr	r3, [r7, #0]
 8003976:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003978:	683b      	ldr	r3, [r7, #0]
 800397a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800397c:	683b      	ldr	r3, [r7, #0]
 800397e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003980:	f000 fc2a 	bl	80041d8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	689a      	ldr	r2, [r3, #8]
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003992:	609a      	str	r2, [r3, #8]
      break;
 8003994:	e03c      	b.n	8003a10 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800399a:	683b      	ldr	r3, [r7, #0]
 800399c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800399e:	683b      	ldr	r3, [r7, #0]
 80039a0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80039a2:	461a      	mov	r2, r3
 80039a4:	f000 fb9e 	bl	80040e4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	2150      	movs	r1, #80	@ 0x50
 80039ae:	4618      	mov	r0, r3
 80039b0:	f000 fbf7 	bl	80041a2 <TIM_ITRx_SetConfig>
      break;
 80039b4:	e02c      	b.n	8003a10 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80039ba:	683b      	ldr	r3, [r7, #0]
 80039bc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80039be:	683b      	ldr	r3, [r7, #0]
 80039c0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80039c2:	461a      	mov	r2, r3
 80039c4:	f000 fbbd 	bl	8004142 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	2160      	movs	r1, #96	@ 0x60
 80039ce:	4618      	mov	r0, r3
 80039d0:	f000 fbe7 	bl	80041a2 <TIM_ITRx_SetConfig>
      break;
 80039d4:	e01c      	b.n	8003a10 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80039da:	683b      	ldr	r3, [r7, #0]
 80039dc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80039de:	683b      	ldr	r3, [r7, #0]
 80039e0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80039e2:	461a      	mov	r2, r3
 80039e4:	f000 fb7e 	bl	80040e4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	2140      	movs	r1, #64	@ 0x40
 80039ee:	4618      	mov	r0, r3
 80039f0:	f000 fbd7 	bl	80041a2 <TIM_ITRx_SetConfig>
      break;
 80039f4:	e00c      	b.n	8003a10 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681a      	ldr	r2, [r3, #0]
 80039fa:	683b      	ldr	r3, [r7, #0]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	4619      	mov	r1, r3
 8003a00:	4610      	mov	r0, r2
 8003a02:	f000 fbce 	bl	80041a2 <TIM_ITRx_SetConfig>
      break;
 8003a06:	e003      	b.n	8003a10 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8003a08:	2301      	movs	r3, #1
 8003a0a:	73fb      	strb	r3, [r7, #15]
      break;
 8003a0c:	e000      	b.n	8003a10 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8003a0e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	2201      	movs	r2, #1
 8003a14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	2200      	movs	r2, #0
 8003a1c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003a20:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a22:	4618      	mov	r0, r3
 8003a24:	3710      	adds	r7, #16
 8003a26:	46bd      	mov	sp, r7
 8003a28:	bd80      	pop	{r7, pc}

08003a2a <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003a2a:	b480      	push	{r7}
 8003a2c:	b083      	sub	sp, #12
 8003a2e:	af00      	add	r7, sp, #0
 8003a30:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8003a32:	bf00      	nop
 8003a34:	370c      	adds	r7, #12
 8003a36:	46bd      	mov	sp, r7
 8003a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a3c:	4770      	bx	lr

08003a3e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003a3e:	b480      	push	{r7}
 8003a40:	b083      	sub	sp, #12
 8003a42:	af00      	add	r7, sp, #0
 8003a44:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003a46:	bf00      	nop
 8003a48:	370c      	adds	r7, #12
 8003a4a:	46bd      	mov	sp, r7
 8003a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a50:	4770      	bx	lr

08003a52 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003a52:	b480      	push	{r7}
 8003a54:	b083      	sub	sp, #12
 8003a56:	af00      	add	r7, sp, #0
 8003a58:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003a5a:	bf00      	nop
 8003a5c:	370c      	adds	r7, #12
 8003a5e:	46bd      	mov	sp, r7
 8003a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a64:	4770      	bx	lr

08003a66 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003a66:	b480      	push	{r7}
 8003a68:	b083      	sub	sp, #12
 8003a6a:	af00      	add	r7, sp, #0
 8003a6c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003a6e:	bf00      	nop
 8003a70:	370c      	adds	r7, #12
 8003a72:	46bd      	mov	sp, r7
 8003a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a78:	4770      	bx	lr

08003a7a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003a7a:	b480      	push	{r7}
 8003a7c:	b083      	sub	sp, #12
 8003a7e:	af00      	add	r7, sp, #0
 8003a80:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003a82:	bf00      	nop
 8003a84:	370c      	adds	r7, #12
 8003a86:	46bd      	mov	sp, r7
 8003a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a8c:	4770      	bx	lr
	...

08003a90 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003a90:	b480      	push	{r7}
 8003a92:	b085      	sub	sp, #20
 8003a94:	af00      	add	r7, sp, #0
 8003a96:	6078      	str	r0, [r7, #4]
 8003a98:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	4a38      	ldr	r2, [pc, #224]	@ (8003b84 <TIM_Base_SetConfig+0xf4>)
 8003aa4:	4293      	cmp	r3, r2
 8003aa6:	d007      	beq.n	8003ab8 <TIM_Base_SetConfig+0x28>
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003aae:	d003      	beq.n	8003ab8 <TIM_Base_SetConfig+0x28>
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	4a35      	ldr	r2, [pc, #212]	@ (8003b88 <TIM_Base_SetConfig+0xf8>)
 8003ab4:	4293      	cmp	r3, r2
 8003ab6:	d108      	bne.n	8003aca <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003abe:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003ac0:	683b      	ldr	r3, [r7, #0]
 8003ac2:	685b      	ldr	r3, [r3, #4]
 8003ac4:	68fa      	ldr	r2, [r7, #12]
 8003ac6:	4313      	orrs	r3, r2
 8003ac8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	4a2d      	ldr	r2, [pc, #180]	@ (8003b84 <TIM_Base_SetConfig+0xf4>)
 8003ace:	4293      	cmp	r3, r2
 8003ad0:	d013      	beq.n	8003afa <TIM_Base_SetConfig+0x6a>
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003ad8:	d00f      	beq.n	8003afa <TIM_Base_SetConfig+0x6a>
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	4a2a      	ldr	r2, [pc, #168]	@ (8003b88 <TIM_Base_SetConfig+0xf8>)
 8003ade:	4293      	cmp	r3, r2
 8003ae0:	d00b      	beq.n	8003afa <TIM_Base_SetConfig+0x6a>
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	4a29      	ldr	r2, [pc, #164]	@ (8003b8c <TIM_Base_SetConfig+0xfc>)
 8003ae6:	4293      	cmp	r3, r2
 8003ae8:	d007      	beq.n	8003afa <TIM_Base_SetConfig+0x6a>
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	4a28      	ldr	r2, [pc, #160]	@ (8003b90 <TIM_Base_SetConfig+0x100>)
 8003aee:	4293      	cmp	r3, r2
 8003af0:	d003      	beq.n	8003afa <TIM_Base_SetConfig+0x6a>
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	4a27      	ldr	r2, [pc, #156]	@ (8003b94 <TIM_Base_SetConfig+0x104>)
 8003af6:	4293      	cmp	r3, r2
 8003af8:	d108      	bne.n	8003b0c <TIM_Base_SetConfig+0x7c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003b00:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003b02:	683b      	ldr	r3, [r7, #0]
 8003b04:	68db      	ldr	r3, [r3, #12]
 8003b06:	68fa      	ldr	r2, [r7, #12]
 8003b08:	4313      	orrs	r3, r2
 8003b0a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003b12:	683b      	ldr	r3, [r7, #0]
 8003b14:	695b      	ldr	r3, [r3, #20]
 8003b16:	4313      	orrs	r3, r2
 8003b18:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	68fa      	ldr	r2, [r7, #12]
 8003b1e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003b20:	683b      	ldr	r3, [r7, #0]
 8003b22:	689a      	ldr	r2, [r3, #8]
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003b28:	683b      	ldr	r3, [r7, #0]
 8003b2a:	681a      	ldr	r2, [r3, #0]
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	4a14      	ldr	r2, [pc, #80]	@ (8003b84 <TIM_Base_SetConfig+0xf4>)
 8003b34:	4293      	cmp	r3, r2
 8003b36:	d00b      	beq.n	8003b50 <TIM_Base_SetConfig+0xc0>
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	4a14      	ldr	r2, [pc, #80]	@ (8003b8c <TIM_Base_SetConfig+0xfc>)
 8003b3c:	4293      	cmp	r3, r2
 8003b3e:	d007      	beq.n	8003b50 <TIM_Base_SetConfig+0xc0>
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	4a13      	ldr	r2, [pc, #76]	@ (8003b90 <TIM_Base_SetConfig+0x100>)
 8003b44:	4293      	cmp	r3, r2
 8003b46:	d003      	beq.n	8003b50 <TIM_Base_SetConfig+0xc0>
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	4a12      	ldr	r2, [pc, #72]	@ (8003b94 <TIM_Base_SetConfig+0x104>)
 8003b4c:	4293      	cmp	r3, r2
 8003b4e:	d103      	bne.n	8003b58 <TIM_Base_SetConfig+0xc8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003b50:	683b      	ldr	r3, [r7, #0]
 8003b52:	691a      	ldr	r2, [r3, #16]
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	2201      	movs	r2, #1
 8003b5c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	691b      	ldr	r3, [r3, #16]
 8003b62:	f003 0301 	and.w	r3, r3, #1
 8003b66:	2b01      	cmp	r3, #1
 8003b68:	d105      	bne.n	8003b76 <TIM_Base_SetConfig+0xe6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	691b      	ldr	r3, [r3, #16]
 8003b6e:	f023 0201 	bic.w	r2, r3, #1
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	611a      	str	r2, [r3, #16]
  }
}
 8003b76:	bf00      	nop
 8003b78:	3714      	adds	r7, #20
 8003b7a:	46bd      	mov	sp, r7
 8003b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b80:	4770      	bx	lr
 8003b82:	bf00      	nop
 8003b84:	40012c00 	.word	0x40012c00
 8003b88:	40000400 	.word	0x40000400
 8003b8c:	40014000 	.word	0x40014000
 8003b90:	40014400 	.word	0x40014400
 8003b94:	40014800 	.word	0x40014800

08003b98 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003b98:	b480      	push	{r7}
 8003b9a:	b087      	sub	sp, #28
 8003b9c:	af00      	add	r7, sp, #0
 8003b9e:	6078      	str	r0, [r7, #4]
 8003ba0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	6a1b      	ldr	r3, [r3, #32]
 8003ba6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	6a1b      	ldr	r3, [r3, #32]
 8003bac:	f023 0201 	bic.w	r2, r3, #1
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	685b      	ldr	r3, [r3, #4]
 8003bb8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	699b      	ldr	r3, [r3, #24]
 8003bbe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003bc6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003bca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	f023 0303 	bic.w	r3, r3, #3
 8003bd2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003bd4:	683b      	ldr	r3, [r7, #0]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	68fa      	ldr	r2, [r7, #12]
 8003bda:	4313      	orrs	r3, r2
 8003bdc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003bde:	697b      	ldr	r3, [r7, #20]
 8003be0:	f023 0302 	bic.w	r3, r3, #2
 8003be4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003be6:	683b      	ldr	r3, [r7, #0]
 8003be8:	689b      	ldr	r3, [r3, #8]
 8003bea:	697a      	ldr	r2, [r7, #20]
 8003bec:	4313      	orrs	r3, r2
 8003bee:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	4a28      	ldr	r2, [pc, #160]	@ (8003c94 <TIM_OC1_SetConfig+0xfc>)
 8003bf4:	4293      	cmp	r3, r2
 8003bf6:	d00b      	beq.n	8003c10 <TIM_OC1_SetConfig+0x78>
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	4a27      	ldr	r2, [pc, #156]	@ (8003c98 <TIM_OC1_SetConfig+0x100>)
 8003bfc:	4293      	cmp	r3, r2
 8003bfe:	d007      	beq.n	8003c10 <TIM_OC1_SetConfig+0x78>
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	4a26      	ldr	r2, [pc, #152]	@ (8003c9c <TIM_OC1_SetConfig+0x104>)
 8003c04:	4293      	cmp	r3, r2
 8003c06:	d003      	beq.n	8003c10 <TIM_OC1_SetConfig+0x78>
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	4a25      	ldr	r2, [pc, #148]	@ (8003ca0 <TIM_OC1_SetConfig+0x108>)
 8003c0c:	4293      	cmp	r3, r2
 8003c0e:	d10c      	bne.n	8003c2a <TIM_OC1_SetConfig+0x92>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003c10:	697b      	ldr	r3, [r7, #20]
 8003c12:	f023 0308 	bic.w	r3, r3, #8
 8003c16:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003c18:	683b      	ldr	r3, [r7, #0]
 8003c1a:	68db      	ldr	r3, [r3, #12]
 8003c1c:	697a      	ldr	r2, [r7, #20]
 8003c1e:	4313      	orrs	r3, r2
 8003c20:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003c22:	697b      	ldr	r3, [r7, #20]
 8003c24:	f023 0304 	bic.w	r3, r3, #4
 8003c28:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	4a19      	ldr	r2, [pc, #100]	@ (8003c94 <TIM_OC1_SetConfig+0xfc>)
 8003c2e:	4293      	cmp	r3, r2
 8003c30:	d00b      	beq.n	8003c4a <TIM_OC1_SetConfig+0xb2>
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	4a18      	ldr	r2, [pc, #96]	@ (8003c98 <TIM_OC1_SetConfig+0x100>)
 8003c36:	4293      	cmp	r3, r2
 8003c38:	d007      	beq.n	8003c4a <TIM_OC1_SetConfig+0xb2>
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	4a17      	ldr	r2, [pc, #92]	@ (8003c9c <TIM_OC1_SetConfig+0x104>)
 8003c3e:	4293      	cmp	r3, r2
 8003c40:	d003      	beq.n	8003c4a <TIM_OC1_SetConfig+0xb2>
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	4a16      	ldr	r2, [pc, #88]	@ (8003ca0 <TIM_OC1_SetConfig+0x108>)
 8003c46:	4293      	cmp	r3, r2
 8003c48:	d111      	bne.n	8003c6e <TIM_OC1_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003c4a:	693b      	ldr	r3, [r7, #16]
 8003c4c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003c50:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003c52:	693b      	ldr	r3, [r7, #16]
 8003c54:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003c58:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003c5a:	683b      	ldr	r3, [r7, #0]
 8003c5c:	695b      	ldr	r3, [r3, #20]
 8003c5e:	693a      	ldr	r2, [r7, #16]
 8003c60:	4313      	orrs	r3, r2
 8003c62:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003c64:	683b      	ldr	r3, [r7, #0]
 8003c66:	699b      	ldr	r3, [r3, #24]
 8003c68:	693a      	ldr	r2, [r7, #16]
 8003c6a:	4313      	orrs	r3, r2
 8003c6c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	693a      	ldr	r2, [r7, #16]
 8003c72:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	68fa      	ldr	r2, [r7, #12]
 8003c78:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003c7a:	683b      	ldr	r3, [r7, #0]
 8003c7c:	685a      	ldr	r2, [r3, #4]
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	697a      	ldr	r2, [r7, #20]
 8003c86:	621a      	str	r2, [r3, #32]
}
 8003c88:	bf00      	nop
 8003c8a:	371c      	adds	r7, #28
 8003c8c:	46bd      	mov	sp, r7
 8003c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c92:	4770      	bx	lr
 8003c94:	40012c00 	.word	0x40012c00
 8003c98:	40014000 	.word	0x40014000
 8003c9c:	40014400 	.word	0x40014400
 8003ca0:	40014800 	.word	0x40014800

08003ca4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003ca4:	b480      	push	{r7}
 8003ca6:	b087      	sub	sp, #28
 8003ca8:	af00      	add	r7, sp, #0
 8003caa:	6078      	str	r0, [r7, #4]
 8003cac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	6a1b      	ldr	r3, [r3, #32]
 8003cb2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	6a1b      	ldr	r3, [r3, #32]
 8003cb8:	f023 0210 	bic.w	r2, r3, #16
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	685b      	ldr	r3, [r3, #4]
 8003cc4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	699b      	ldr	r3, [r3, #24]
 8003cca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003cd2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003cd6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003cde:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003ce0:	683b      	ldr	r3, [r7, #0]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	021b      	lsls	r3, r3, #8
 8003ce6:	68fa      	ldr	r2, [r7, #12]
 8003ce8:	4313      	orrs	r3, r2
 8003cea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003cec:	697b      	ldr	r3, [r7, #20]
 8003cee:	f023 0320 	bic.w	r3, r3, #32
 8003cf2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003cf4:	683b      	ldr	r3, [r7, #0]
 8003cf6:	689b      	ldr	r3, [r3, #8]
 8003cf8:	011b      	lsls	r3, r3, #4
 8003cfa:	697a      	ldr	r2, [r7, #20]
 8003cfc:	4313      	orrs	r3, r2
 8003cfe:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	4a24      	ldr	r2, [pc, #144]	@ (8003d94 <TIM_OC2_SetConfig+0xf0>)
 8003d04:	4293      	cmp	r3, r2
 8003d06:	d10d      	bne.n	8003d24 <TIM_OC2_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003d08:	697b      	ldr	r3, [r7, #20]
 8003d0a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003d0e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003d10:	683b      	ldr	r3, [r7, #0]
 8003d12:	68db      	ldr	r3, [r3, #12]
 8003d14:	011b      	lsls	r3, r3, #4
 8003d16:	697a      	ldr	r2, [r7, #20]
 8003d18:	4313      	orrs	r3, r2
 8003d1a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003d1c:	697b      	ldr	r3, [r7, #20]
 8003d1e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003d22:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	4a1b      	ldr	r2, [pc, #108]	@ (8003d94 <TIM_OC2_SetConfig+0xf0>)
 8003d28:	4293      	cmp	r3, r2
 8003d2a:	d00b      	beq.n	8003d44 <TIM_OC2_SetConfig+0xa0>
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	4a1a      	ldr	r2, [pc, #104]	@ (8003d98 <TIM_OC2_SetConfig+0xf4>)
 8003d30:	4293      	cmp	r3, r2
 8003d32:	d007      	beq.n	8003d44 <TIM_OC2_SetConfig+0xa0>
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	4a19      	ldr	r2, [pc, #100]	@ (8003d9c <TIM_OC2_SetConfig+0xf8>)
 8003d38:	4293      	cmp	r3, r2
 8003d3a:	d003      	beq.n	8003d44 <TIM_OC2_SetConfig+0xa0>
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	4a18      	ldr	r2, [pc, #96]	@ (8003da0 <TIM_OC2_SetConfig+0xfc>)
 8003d40:	4293      	cmp	r3, r2
 8003d42:	d113      	bne.n	8003d6c <TIM_OC2_SetConfig+0xc8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003d44:	693b      	ldr	r3, [r7, #16]
 8003d46:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003d4a:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003d4c:	693b      	ldr	r3, [r7, #16]
 8003d4e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003d52:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003d54:	683b      	ldr	r3, [r7, #0]
 8003d56:	695b      	ldr	r3, [r3, #20]
 8003d58:	009b      	lsls	r3, r3, #2
 8003d5a:	693a      	ldr	r2, [r7, #16]
 8003d5c:	4313      	orrs	r3, r2
 8003d5e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003d60:	683b      	ldr	r3, [r7, #0]
 8003d62:	699b      	ldr	r3, [r3, #24]
 8003d64:	009b      	lsls	r3, r3, #2
 8003d66:	693a      	ldr	r2, [r7, #16]
 8003d68:	4313      	orrs	r3, r2
 8003d6a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	693a      	ldr	r2, [r7, #16]
 8003d70:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	68fa      	ldr	r2, [r7, #12]
 8003d76:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003d78:	683b      	ldr	r3, [r7, #0]
 8003d7a:	685a      	ldr	r2, [r3, #4]
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	697a      	ldr	r2, [r7, #20]
 8003d84:	621a      	str	r2, [r3, #32]
}
 8003d86:	bf00      	nop
 8003d88:	371c      	adds	r7, #28
 8003d8a:	46bd      	mov	sp, r7
 8003d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d90:	4770      	bx	lr
 8003d92:	bf00      	nop
 8003d94:	40012c00 	.word	0x40012c00
 8003d98:	40014000 	.word	0x40014000
 8003d9c:	40014400 	.word	0x40014400
 8003da0:	40014800 	.word	0x40014800

08003da4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003da4:	b480      	push	{r7}
 8003da6:	b087      	sub	sp, #28
 8003da8:	af00      	add	r7, sp, #0
 8003daa:	6078      	str	r0, [r7, #4]
 8003dac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	6a1b      	ldr	r3, [r3, #32]
 8003db2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	6a1b      	ldr	r3, [r3, #32]
 8003db8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	685b      	ldr	r3, [r3, #4]
 8003dc4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	69db      	ldr	r3, [r3, #28]
 8003dca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003dd2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003dd6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	f023 0303 	bic.w	r3, r3, #3
 8003dde:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003de0:	683b      	ldr	r3, [r7, #0]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	68fa      	ldr	r2, [r7, #12]
 8003de6:	4313      	orrs	r3, r2
 8003de8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003dea:	697b      	ldr	r3, [r7, #20]
 8003dec:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003df0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003df2:	683b      	ldr	r3, [r7, #0]
 8003df4:	689b      	ldr	r3, [r3, #8]
 8003df6:	021b      	lsls	r3, r3, #8
 8003df8:	697a      	ldr	r2, [r7, #20]
 8003dfa:	4313      	orrs	r3, r2
 8003dfc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	4a23      	ldr	r2, [pc, #140]	@ (8003e90 <TIM_OC3_SetConfig+0xec>)
 8003e02:	4293      	cmp	r3, r2
 8003e04:	d10d      	bne.n	8003e22 <TIM_OC3_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003e06:	697b      	ldr	r3, [r7, #20]
 8003e08:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003e0c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003e0e:	683b      	ldr	r3, [r7, #0]
 8003e10:	68db      	ldr	r3, [r3, #12]
 8003e12:	021b      	lsls	r3, r3, #8
 8003e14:	697a      	ldr	r2, [r7, #20]
 8003e16:	4313      	orrs	r3, r2
 8003e18:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003e1a:	697b      	ldr	r3, [r7, #20]
 8003e1c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003e20:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	4a1a      	ldr	r2, [pc, #104]	@ (8003e90 <TIM_OC3_SetConfig+0xec>)
 8003e26:	4293      	cmp	r3, r2
 8003e28:	d00b      	beq.n	8003e42 <TIM_OC3_SetConfig+0x9e>
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	4a19      	ldr	r2, [pc, #100]	@ (8003e94 <TIM_OC3_SetConfig+0xf0>)
 8003e2e:	4293      	cmp	r3, r2
 8003e30:	d007      	beq.n	8003e42 <TIM_OC3_SetConfig+0x9e>
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	4a18      	ldr	r2, [pc, #96]	@ (8003e98 <TIM_OC3_SetConfig+0xf4>)
 8003e36:	4293      	cmp	r3, r2
 8003e38:	d003      	beq.n	8003e42 <TIM_OC3_SetConfig+0x9e>
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	4a17      	ldr	r2, [pc, #92]	@ (8003e9c <TIM_OC3_SetConfig+0xf8>)
 8003e3e:	4293      	cmp	r3, r2
 8003e40:	d113      	bne.n	8003e6a <TIM_OC3_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003e42:	693b      	ldr	r3, [r7, #16]
 8003e44:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003e48:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003e4a:	693b      	ldr	r3, [r7, #16]
 8003e4c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003e50:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003e52:	683b      	ldr	r3, [r7, #0]
 8003e54:	695b      	ldr	r3, [r3, #20]
 8003e56:	011b      	lsls	r3, r3, #4
 8003e58:	693a      	ldr	r2, [r7, #16]
 8003e5a:	4313      	orrs	r3, r2
 8003e5c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003e5e:	683b      	ldr	r3, [r7, #0]
 8003e60:	699b      	ldr	r3, [r3, #24]
 8003e62:	011b      	lsls	r3, r3, #4
 8003e64:	693a      	ldr	r2, [r7, #16]
 8003e66:	4313      	orrs	r3, r2
 8003e68:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	693a      	ldr	r2, [r7, #16]
 8003e6e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	68fa      	ldr	r2, [r7, #12]
 8003e74:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003e76:	683b      	ldr	r3, [r7, #0]
 8003e78:	685a      	ldr	r2, [r3, #4]
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	697a      	ldr	r2, [r7, #20]
 8003e82:	621a      	str	r2, [r3, #32]
}
 8003e84:	bf00      	nop
 8003e86:	371c      	adds	r7, #28
 8003e88:	46bd      	mov	sp, r7
 8003e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e8e:	4770      	bx	lr
 8003e90:	40012c00 	.word	0x40012c00
 8003e94:	40014000 	.word	0x40014000
 8003e98:	40014400 	.word	0x40014400
 8003e9c:	40014800 	.word	0x40014800

08003ea0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003ea0:	b480      	push	{r7}
 8003ea2:	b087      	sub	sp, #28
 8003ea4:	af00      	add	r7, sp, #0
 8003ea6:	6078      	str	r0, [r7, #4]
 8003ea8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	6a1b      	ldr	r3, [r3, #32]
 8003eae:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	6a1b      	ldr	r3, [r3, #32]
 8003eb4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	685b      	ldr	r3, [r3, #4]
 8003ec0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	69db      	ldr	r3, [r3, #28]
 8003ec6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003ece:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003ed2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003eda:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003edc:	683b      	ldr	r3, [r7, #0]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	021b      	lsls	r3, r3, #8
 8003ee2:	68fa      	ldr	r2, [r7, #12]
 8003ee4:	4313      	orrs	r3, r2
 8003ee6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003ee8:	693b      	ldr	r3, [r7, #16]
 8003eea:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003eee:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003ef0:	683b      	ldr	r3, [r7, #0]
 8003ef2:	689b      	ldr	r3, [r3, #8]
 8003ef4:	031b      	lsls	r3, r3, #12
 8003ef6:	693a      	ldr	r2, [r7, #16]
 8003ef8:	4313      	orrs	r3, r2
 8003efa:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	4a16      	ldr	r2, [pc, #88]	@ (8003f58 <TIM_OC4_SetConfig+0xb8>)
 8003f00:	4293      	cmp	r3, r2
 8003f02:	d00b      	beq.n	8003f1c <TIM_OC4_SetConfig+0x7c>
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	4a15      	ldr	r2, [pc, #84]	@ (8003f5c <TIM_OC4_SetConfig+0xbc>)
 8003f08:	4293      	cmp	r3, r2
 8003f0a:	d007      	beq.n	8003f1c <TIM_OC4_SetConfig+0x7c>
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	4a14      	ldr	r2, [pc, #80]	@ (8003f60 <TIM_OC4_SetConfig+0xc0>)
 8003f10:	4293      	cmp	r3, r2
 8003f12:	d003      	beq.n	8003f1c <TIM_OC4_SetConfig+0x7c>
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	4a13      	ldr	r2, [pc, #76]	@ (8003f64 <TIM_OC4_SetConfig+0xc4>)
 8003f18:	4293      	cmp	r3, r2
 8003f1a:	d109      	bne.n	8003f30 <TIM_OC4_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003f1c:	697b      	ldr	r3, [r7, #20]
 8003f1e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003f22:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003f24:	683b      	ldr	r3, [r7, #0]
 8003f26:	695b      	ldr	r3, [r3, #20]
 8003f28:	019b      	lsls	r3, r3, #6
 8003f2a:	697a      	ldr	r2, [r7, #20]
 8003f2c:	4313      	orrs	r3, r2
 8003f2e:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	697a      	ldr	r2, [r7, #20]
 8003f34:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	68fa      	ldr	r2, [r7, #12]
 8003f3a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003f3c:	683b      	ldr	r3, [r7, #0]
 8003f3e:	685a      	ldr	r2, [r3, #4]
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	693a      	ldr	r2, [r7, #16]
 8003f48:	621a      	str	r2, [r3, #32]
}
 8003f4a:	bf00      	nop
 8003f4c:	371c      	adds	r7, #28
 8003f4e:	46bd      	mov	sp, r7
 8003f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f54:	4770      	bx	lr
 8003f56:	bf00      	nop
 8003f58:	40012c00 	.word	0x40012c00
 8003f5c:	40014000 	.word	0x40014000
 8003f60:	40014400 	.word	0x40014400
 8003f64:	40014800 	.word	0x40014800

08003f68 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8003f68:	b480      	push	{r7}
 8003f6a:	b087      	sub	sp, #28
 8003f6c:	af00      	add	r7, sp, #0
 8003f6e:	6078      	str	r0, [r7, #4]
 8003f70:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	6a1b      	ldr	r3, [r3, #32]
 8003f76:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	6a1b      	ldr	r3, [r3, #32]
 8003f7c:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	685b      	ldr	r3, [r3, #4]
 8003f88:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f8e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003f96:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003f9a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003f9c:	683b      	ldr	r3, [r7, #0]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	68fa      	ldr	r2, [r7, #12]
 8003fa2:	4313      	orrs	r3, r2
 8003fa4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8003fa6:	693b      	ldr	r3, [r7, #16]
 8003fa8:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8003fac:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8003fae:	683b      	ldr	r3, [r7, #0]
 8003fb0:	689b      	ldr	r3, [r3, #8]
 8003fb2:	041b      	lsls	r3, r3, #16
 8003fb4:	693a      	ldr	r2, [r7, #16]
 8003fb6:	4313      	orrs	r3, r2
 8003fb8:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	4a15      	ldr	r2, [pc, #84]	@ (8004014 <TIM_OC5_SetConfig+0xac>)
 8003fbe:	4293      	cmp	r3, r2
 8003fc0:	d00b      	beq.n	8003fda <TIM_OC5_SetConfig+0x72>
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	4a14      	ldr	r2, [pc, #80]	@ (8004018 <TIM_OC5_SetConfig+0xb0>)
 8003fc6:	4293      	cmp	r3, r2
 8003fc8:	d007      	beq.n	8003fda <TIM_OC5_SetConfig+0x72>
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	4a13      	ldr	r2, [pc, #76]	@ (800401c <TIM_OC5_SetConfig+0xb4>)
 8003fce:	4293      	cmp	r3, r2
 8003fd0:	d003      	beq.n	8003fda <TIM_OC5_SetConfig+0x72>
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	4a12      	ldr	r2, [pc, #72]	@ (8004020 <TIM_OC5_SetConfig+0xb8>)
 8003fd6:	4293      	cmp	r3, r2
 8003fd8:	d109      	bne.n	8003fee <TIM_OC5_SetConfig+0x86>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8003fda:	697b      	ldr	r3, [r7, #20]
 8003fdc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003fe0:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8003fe2:	683b      	ldr	r3, [r7, #0]
 8003fe4:	695b      	ldr	r3, [r3, #20]
 8003fe6:	021b      	lsls	r3, r3, #8
 8003fe8:	697a      	ldr	r2, [r7, #20]
 8003fea:	4313      	orrs	r3, r2
 8003fec:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	697a      	ldr	r2, [r7, #20]
 8003ff2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	68fa      	ldr	r2, [r7, #12]
 8003ff8:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8003ffa:	683b      	ldr	r3, [r7, #0]
 8003ffc:	685a      	ldr	r2, [r3, #4]
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	693a      	ldr	r2, [r7, #16]
 8004006:	621a      	str	r2, [r3, #32]
}
 8004008:	bf00      	nop
 800400a:	371c      	adds	r7, #28
 800400c:	46bd      	mov	sp, r7
 800400e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004012:	4770      	bx	lr
 8004014:	40012c00 	.word	0x40012c00
 8004018:	40014000 	.word	0x40014000
 800401c:	40014400 	.word	0x40014400
 8004020:	40014800 	.word	0x40014800

08004024 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004024:	b480      	push	{r7}
 8004026:	b087      	sub	sp, #28
 8004028:	af00      	add	r7, sp, #0
 800402a:	6078      	str	r0, [r7, #4]
 800402c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	6a1b      	ldr	r3, [r3, #32]
 8004032:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	6a1b      	ldr	r3, [r3, #32]
 8004038:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	685b      	ldr	r3, [r3, #4]
 8004044:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800404a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004052:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004056:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004058:	683b      	ldr	r3, [r7, #0]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	021b      	lsls	r3, r3, #8
 800405e:	68fa      	ldr	r2, [r7, #12]
 8004060:	4313      	orrs	r3, r2
 8004062:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8004064:	693b      	ldr	r3, [r7, #16]
 8004066:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800406a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800406c:	683b      	ldr	r3, [r7, #0]
 800406e:	689b      	ldr	r3, [r3, #8]
 8004070:	051b      	lsls	r3, r3, #20
 8004072:	693a      	ldr	r2, [r7, #16]
 8004074:	4313      	orrs	r3, r2
 8004076:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	4a16      	ldr	r2, [pc, #88]	@ (80040d4 <TIM_OC6_SetConfig+0xb0>)
 800407c:	4293      	cmp	r3, r2
 800407e:	d00b      	beq.n	8004098 <TIM_OC6_SetConfig+0x74>
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	4a15      	ldr	r2, [pc, #84]	@ (80040d8 <TIM_OC6_SetConfig+0xb4>)
 8004084:	4293      	cmp	r3, r2
 8004086:	d007      	beq.n	8004098 <TIM_OC6_SetConfig+0x74>
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	4a14      	ldr	r2, [pc, #80]	@ (80040dc <TIM_OC6_SetConfig+0xb8>)
 800408c:	4293      	cmp	r3, r2
 800408e:	d003      	beq.n	8004098 <TIM_OC6_SetConfig+0x74>
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	4a13      	ldr	r2, [pc, #76]	@ (80040e0 <TIM_OC6_SetConfig+0xbc>)
 8004094:	4293      	cmp	r3, r2
 8004096:	d109      	bne.n	80040ac <TIM_OC6_SetConfig+0x88>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8004098:	697b      	ldr	r3, [r7, #20]
 800409a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800409e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80040a0:	683b      	ldr	r3, [r7, #0]
 80040a2:	695b      	ldr	r3, [r3, #20]
 80040a4:	029b      	lsls	r3, r3, #10
 80040a6:	697a      	ldr	r2, [r7, #20]
 80040a8:	4313      	orrs	r3, r2
 80040aa:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	697a      	ldr	r2, [r7, #20]
 80040b0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	68fa      	ldr	r2, [r7, #12]
 80040b6:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80040b8:	683b      	ldr	r3, [r7, #0]
 80040ba:	685a      	ldr	r2, [r3, #4]
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	693a      	ldr	r2, [r7, #16]
 80040c4:	621a      	str	r2, [r3, #32]
}
 80040c6:	bf00      	nop
 80040c8:	371c      	adds	r7, #28
 80040ca:	46bd      	mov	sp, r7
 80040cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040d0:	4770      	bx	lr
 80040d2:	bf00      	nop
 80040d4:	40012c00 	.word	0x40012c00
 80040d8:	40014000 	.word	0x40014000
 80040dc:	40014400 	.word	0x40014400
 80040e0:	40014800 	.word	0x40014800

080040e4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80040e4:	b480      	push	{r7}
 80040e6:	b087      	sub	sp, #28
 80040e8:	af00      	add	r7, sp, #0
 80040ea:	60f8      	str	r0, [r7, #12]
 80040ec:	60b9      	str	r1, [r7, #8]
 80040ee:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	6a1b      	ldr	r3, [r3, #32]
 80040f4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	6a1b      	ldr	r3, [r3, #32]
 80040fa:	f023 0201 	bic.w	r2, r3, #1
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	699b      	ldr	r3, [r3, #24]
 8004106:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004108:	693b      	ldr	r3, [r7, #16]
 800410a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800410e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	011b      	lsls	r3, r3, #4
 8004114:	693a      	ldr	r2, [r7, #16]
 8004116:	4313      	orrs	r3, r2
 8004118:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800411a:	697b      	ldr	r3, [r7, #20]
 800411c:	f023 030a 	bic.w	r3, r3, #10
 8004120:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004122:	697a      	ldr	r2, [r7, #20]
 8004124:	68bb      	ldr	r3, [r7, #8]
 8004126:	4313      	orrs	r3, r2
 8004128:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	693a      	ldr	r2, [r7, #16]
 800412e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	697a      	ldr	r2, [r7, #20]
 8004134:	621a      	str	r2, [r3, #32]
}
 8004136:	bf00      	nop
 8004138:	371c      	adds	r7, #28
 800413a:	46bd      	mov	sp, r7
 800413c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004140:	4770      	bx	lr

08004142 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004142:	b480      	push	{r7}
 8004144:	b087      	sub	sp, #28
 8004146:	af00      	add	r7, sp, #0
 8004148:	60f8      	str	r0, [r7, #12]
 800414a:	60b9      	str	r1, [r7, #8]
 800414c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	6a1b      	ldr	r3, [r3, #32]
 8004152:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	6a1b      	ldr	r3, [r3, #32]
 8004158:	f023 0210 	bic.w	r2, r3, #16
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	699b      	ldr	r3, [r3, #24]
 8004164:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004166:	693b      	ldr	r3, [r7, #16]
 8004168:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800416c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	031b      	lsls	r3, r3, #12
 8004172:	693a      	ldr	r2, [r7, #16]
 8004174:	4313      	orrs	r3, r2
 8004176:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004178:	697b      	ldr	r3, [r7, #20]
 800417a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800417e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004180:	68bb      	ldr	r3, [r7, #8]
 8004182:	011b      	lsls	r3, r3, #4
 8004184:	697a      	ldr	r2, [r7, #20]
 8004186:	4313      	orrs	r3, r2
 8004188:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	693a      	ldr	r2, [r7, #16]
 800418e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	697a      	ldr	r2, [r7, #20]
 8004194:	621a      	str	r2, [r3, #32]
}
 8004196:	bf00      	nop
 8004198:	371c      	adds	r7, #28
 800419a:	46bd      	mov	sp, r7
 800419c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041a0:	4770      	bx	lr

080041a2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80041a2:	b480      	push	{r7}
 80041a4:	b085      	sub	sp, #20
 80041a6:	af00      	add	r7, sp, #0
 80041a8:	6078      	str	r0, [r7, #4]
 80041aa:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	689b      	ldr	r3, [r3, #8]
 80041b0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80041b8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80041ba:	683a      	ldr	r2, [r7, #0]
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	4313      	orrs	r3, r2
 80041c0:	f043 0307 	orr.w	r3, r3, #7
 80041c4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	68fa      	ldr	r2, [r7, #12]
 80041ca:	609a      	str	r2, [r3, #8]
}
 80041cc:	bf00      	nop
 80041ce:	3714      	adds	r7, #20
 80041d0:	46bd      	mov	sp, r7
 80041d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041d6:	4770      	bx	lr

080041d8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80041d8:	b480      	push	{r7}
 80041da:	b087      	sub	sp, #28
 80041dc:	af00      	add	r7, sp, #0
 80041de:	60f8      	str	r0, [r7, #12]
 80041e0:	60b9      	str	r1, [r7, #8]
 80041e2:	607a      	str	r2, [r7, #4]
 80041e4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	689b      	ldr	r3, [r3, #8]
 80041ea:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80041ec:	697b      	ldr	r3, [r7, #20]
 80041ee:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80041f2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80041f4:	683b      	ldr	r3, [r7, #0]
 80041f6:	021a      	lsls	r2, r3, #8
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	431a      	orrs	r2, r3
 80041fc:	68bb      	ldr	r3, [r7, #8]
 80041fe:	4313      	orrs	r3, r2
 8004200:	697a      	ldr	r2, [r7, #20]
 8004202:	4313      	orrs	r3, r2
 8004204:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	697a      	ldr	r2, [r7, #20]
 800420a:	609a      	str	r2, [r3, #8]
}
 800420c:	bf00      	nop
 800420e:	371c      	adds	r7, #28
 8004210:	46bd      	mov	sp, r7
 8004212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004216:	4770      	bx	lr

08004218 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004218:	b480      	push	{r7}
 800421a:	b085      	sub	sp, #20
 800421c:	af00      	add	r7, sp, #0
 800421e:	6078      	str	r0, [r7, #4]
 8004220:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004228:	2b01      	cmp	r3, #1
 800422a:	d101      	bne.n	8004230 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800422c:	2302      	movs	r3, #2
 800422e:	e054      	b.n	80042da <HAL_TIMEx_MasterConfigSynchronization+0xc2>
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	2201      	movs	r2, #1
 8004234:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	2202      	movs	r2, #2
 800423c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	685b      	ldr	r3, [r3, #4]
 8004246:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	689b      	ldr	r3, [r3, #8]
 800424e:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	4a24      	ldr	r2, [pc, #144]	@ (80042e8 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8004256:	4293      	cmp	r3, r2
 8004258:	d108      	bne.n	800426c <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8004260:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004262:	683b      	ldr	r3, [r7, #0]
 8004264:	685b      	ldr	r3, [r3, #4]
 8004266:	68fa      	ldr	r2, [r7, #12]
 8004268:	4313      	orrs	r3, r2
 800426a:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004272:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004274:	683b      	ldr	r3, [r7, #0]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	68fa      	ldr	r2, [r7, #12]
 800427a:	4313      	orrs	r3, r2
 800427c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	68fa      	ldr	r2, [r7, #12]
 8004284:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	4a17      	ldr	r2, [pc, #92]	@ (80042e8 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800428c:	4293      	cmp	r3, r2
 800428e:	d00e      	beq.n	80042ae <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004298:	d009      	beq.n	80042ae <HAL_TIMEx_MasterConfigSynchronization+0x96>
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	4a13      	ldr	r2, [pc, #76]	@ (80042ec <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80042a0:	4293      	cmp	r3, r2
 80042a2:	d004      	beq.n	80042ae <HAL_TIMEx_MasterConfigSynchronization+0x96>
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	4a11      	ldr	r2, [pc, #68]	@ (80042f0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80042aa:	4293      	cmp	r3, r2
 80042ac:	d10c      	bne.n	80042c8 <HAL_TIMEx_MasterConfigSynchronization+0xb0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80042ae:	68bb      	ldr	r3, [r7, #8]
 80042b0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80042b4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80042b6:	683b      	ldr	r3, [r7, #0]
 80042b8:	689b      	ldr	r3, [r3, #8]
 80042ba:	68ba      	ldr	r2, [r7, #8]
 80042bc:	4313      	orrs	r3, r2
 80042be:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	68ba      	ldr	r2, [r7, #8]
 80042c6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	2201      	movs	r2, #1
 80042cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	2200      	movs	r2, #0
 80042d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80042d8:	2300      	movs	r3, #0
}
 80042da:	4618      	mov	r0, r3
 80042dc:	3714      	adds	r7, #20
 80042de:	46bd      	mov	sp, r7
 80042e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042e4:	4770      	bx	lr
 80042e6:	bf00      	nop
 80042e8:	40012c00 	.word	0x40012c00
 80042ec:	40000400 	.word	0x40000400
 80042f0:	40014000 	.word	0x40014000

080042f4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80042f4:	b480      	push	{r7}
 80042f6:	b085      	sub	sp, #20
 80042f8:	af00      	add	r7, sp, #0
 80042fa:	6078      	str	r0, [r7, #4]
 80042fc:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80042fe:	2300      	movs	r3, #0
 8004300:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
#endif /* TIM_BDTR_BKF */
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004308:	2b01      	cmp	r3, #1
 800430a:	d101      	bne.n	8004310 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800430c:	2302      	movs	r3, #2
 800430e:	e060      	b.n	80043d2 <HAL_TIMEx_ConfigBreakDeadTime+0xde>
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	2201      	movs	r2, #1
 8004314:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800431e:	683b      	ldr	r3, [r7, #0]
 8004320:	68db      	ldr	r3, [r3, #12]
 8004322:	4313      	orrs	r3, r2
 8004324:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800432c:	683b      	ldr	r3, [r7, #0]
 800432e:	689b      	ldr	r3, [r3, #8]
 8004330:	4313      	orrs	r3, r2
 8004332:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800433a:	683b      	ldr	r3, [r7, #0]
 800433c:	685b      	ldr	r3, [r3, #4]
 800433e:	4313      	orrs	r3, r2
 8004340:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8004348:	683b      	ldr	r3, [r7, #0]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	4313      	orrs	r3, r2
 800434e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004356:	683b      	ldr	r3, [r7, #0]
 8004358:	691b      	ldr	r3, [r3, #16]
 800435a:	4313      	orrs	r3, r2
 800435c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8004364:	683b      	ldr	r3, [r7, #0]
 8004366:	695b      	ldr	r3, [r3, #20]
 8004368:	4313      	orrs	r3, r2
 800436a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8004372:	683b      	ldr	r3, [r7, #0]
 8004374:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004376:	4313      	orrs	r3, r2
 8004378:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKF)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8004380:	683b      	ldr	r3, [r7, #0]
 8004382:	699b      	ldr	r3, [r3, #24]
 8004384:	041b      	lsls	r3, r3, #16
 8004386:	4313      	orrs	r3, r2
 8004388:	60fb      	str	r3, [r7, #12]
#endif /* TIM_BDTR_BKF */

#if defined(TIM_BDTR_BK2E)
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	4a14      	ldr	r2, [pc, #80]	@ (80043e0 <HAL_TIMEx_ConfigBreakDeadTime+0xec>)
 8004390:	4293      	cmp	r3, r2
 8004392:	d115      	bne.n	80043c0 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800439a:	683b      	ldr	r3, [r7, #0]
 800439c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800439e:	051b      	lsls	r3, r3, #20
 80043a0:	4313      	orrs	r3, r2
 80043a2:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 80043aa:	683b      	ldr	r3, [r7, #0]
 80043ac:	69db      	ldr	r3, [r3, #28]
 80043ae:	4313      	orrs	r3, r2
 80043b0:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80043b8:	683b      	ldr	r3, [r7, #0]
 80043ba:	6a1b      	ldr	r3, [r3, #32]
 80043bc:	4313      	orrs	r3, r2
 80043be:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_BDTR_BK2E */

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	68fa      	ldr	r2, [r7, #12]
 80043c6:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	2200      	movs	r2, #0
 80043cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80043d0:	2300      	movs	r3, #0
}
 80043d2:	4618      	mov	r0, r3
 80043d4:	3714      	adds	r7, #20
 80043d6:	46bd      	mov	sp, r7
 80043d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043dc:	4770      	bx	lr
 80043de:	bf00      	nop
 80043e0:	40012c00 	.word	0x40012c00

080043e4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80043e4:	b480      	push	{r7}
 80043e6:	b083      	sub	sp, #12
 80043e8:	af00      	add	r7, sp, #0
 80043ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80043ec:	bf00      	nop
 80043ee:	370c      	adds	r7, #12
 80043f0:	46bd      	mov	sp, r7
 80043f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043f6:	4770      	bx	lr

080043f8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80043f8:	b480      	push	{r7}
 80043fa:	b083      	sub	sp, #12
 80043fc:	af00      	add	r7, sp, #0
 80043fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004400:	bf00      	nop
 8004402:	370c      	adds	r7, #12
 8004404:	46bd      	mov	sp, r7
 8004406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800440a:	4770      	bx	lr

0800440c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800440c:	b480      	push	{r7}
 800440e:	b083      	sub	sp, #12
 8004410:	af00      	add	r7, sp, #0
 8004412:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004414:	bf00      	nop
 8004416:	370c      	adds	r7, #12
 8004418:	46bd      	mov	sp, r7
 800441a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800441e:	4770      	bx	lr

08004420 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004420:	b580      	push	{r7, lr}
 8004422:	b082      	sub	sp, #8
 8004424:	af00      	add	r7, sp, #0
 8004426:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	2b00      	cmp	r3, #0
 800442c:	d101      	bne.n	8004432 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800442e:	2301      	movs	r3, #1
 8004430:	e040      	b.n	80044b4 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004436:	2b00      	cmp	r3, #0
 8004438:	d106      	bne.n	8004448 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	2200      	movs	r2, #0
 800443e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004442:	6878      	ldr	r0, [r7, #4]
 8004444:	f7fd f81a 	bl	800147c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	2224      	movs	r2, #36	@ 0x24
 800444c:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	681a      	ldr	r2, [r3, #0]
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	f022 0201 	bic.w	r2, r2, #1
 800445c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004462:	2b00      	cmp	r3, #0
 8004464:	d002      	beq.n	800446c <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8004466:	6878      	ldr	r0, [r7, #4]
 8004468:	f000 f9e8 	bl	800483c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800446c:	6878      	ldr	r0, [r7, #4]
 800446e:	f000 f8af 	bl	80045d0 <UART_SetConfig>
 8004472:	4603      	mov	r3, r0
 8004474:	2b01      	cmp	r3, #1
 8004476:	d101      	bne.n	800447c <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8004478:	2301      	movs	r3, #1
 800447a:	e01b      	b.n	80044b4 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	685a      	ldr	r2, [r3, #4]
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800448a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	689a      	ldr	r2, [r3, #8]
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800449a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	681a      	ldr	r2, [r3, #0]
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	f042 0201 	orr.w	r2, r2, #1
 80044aa:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80044ac:	6878      	ldr	r0, [r7, #4]
 80044ae:	f000 fa67 	bl	8004980 <UART_CheckIdleState>
 80044b2:	4603      	mov	r3, r0
}
 80044b4:	4618      	mov	r0, r3
 80044b6:	3708      	adds	r7, #8
 80044b8:	46bd      	mov	sp, r7
 80044ba:	bd80      	pop	{r7, pc}

080044bc <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80044bc:	b580      	push	{r7, lr}
 80044be:	b08a      	sub	sp, #40	@ 0x28
 80044c0:	af02      	add	r7, sp, #8
 80044c2:	60f8      	str	r0, [r7, #12]
 80044c4:	60b9      	str	r1, [r7, #8]
 80044c6:	603b      	str	r3, [r7, #0]
 80044c8:	4613      	mov	r3, r2
 80044ca:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80044d0:	2b20      	cmp	r3, #32
 80044d2:	d177      	bne.n	80045c4 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 80044d4:	68bb      	ldr	r3, [r7, #8]
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d002      	beq.n	80044e0 <HAL_UART_Transmit+0x24>
 80044da:	88fb      	ldrh	r3, [r7, #6]
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d101      	bne.n	80044e4 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 80044e0:	2301      	movs	r3, #1
 80044e2:	e070      	b.n	80045c6 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	2200      	movs	r2, #0
 80044e8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	2221      	movs	r2, #33	@ 0x21
 80044f0:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80044f2:	f7fd f937 	bl	8001764 <HAL_GetTick>
 80044f6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	88fa      	ldrh	r2, [r7, #6]
 80044fc:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	88fa      	ldrh	r2, [r7, #6]
 8004504:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	689b      	ldr	r3, [r3, #8]
 800450c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004510:	d108      	bne.n	8004524 <HAL_UART_Transmit+0x68>
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	691b      	ldr	r3, [r3, #16]
 8004516:	2b00      	cmp	r3, #0
 8004518:	d104      	bne.n	8004524 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800451a:	2300      	movs	r3, #0
 800451c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800451e:	68bb      	ldr	r3, [r7, #8]
 8004520:	61bb      	str	r3, [r7, #24]
 8004522:	e003      	b.n	800452c <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8004524:	68bb      	ldr	r3, [r7, #8]
 8004526:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004528:	2300      	movs	r3, #0
 800452a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800452c:	e02f      	b.n	800458e <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800452e:	683b      	ldr	r3, [r7, #0]
 8004530:	9300      	str	r3, [sp, #0]
 8004532:	697b      	ldr	r3, [r7, #20]
 8004534:	2200      	movs	r2, #0
 8004536:	2180      	movs	r1, #128	@ 0x80
 8004538:	68f8      	ldr	r0, [r7, #12]
 800453a:	f000 fac9 	bl	8004ad0 <UART_WaitOnFlagUntilTimeout>
 800453e:	4603      	mov	r3, r0
 8004540:	2b00      	cmp	r3, #0
 8004542:	d004      	beq.n	800454e <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	2220      	movs	r2, #32
 8004548:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 800454a:	2303      	movs	r3, #3
 800454c:	e03b      	b.n	80045c6 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 800454e:	69fb      	ldr	r3, [r7, #28]
 8004550:	2b00      	cmp	r3, #0
 8004552:	d10b      	bne.n	800456c <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004554:	69bb      	ldr	r3, [r7, #24]
 8004556:	881a      	ldrh	r2, [r3, #0]
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004560:	b292      	uxth	r2, r2
 8004562:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8004564:	69bb      	ldr	r3, [r7, #24]
 8004566:	3302      	adds	r3, #2
 8004568:	61bb      	str	r3, [r7, #24]
 800456a:	e007      	b.n	800457c <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800456c:	69fb      	ldr	r3, [r7, #28]
 800456e:	781a      	ldrb	r2, [r3, #0]
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8004576:	69fb      	ldr	r3, [r7, #28]
 8004578:	3301      	adds	r3, #1
 800457a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8004582:	b29b      	uxth	r3, r3
 8004584:	3b01      	subs	r3, #1
 8004586:	b29a      	uxth	r2, r3
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8004594:	b29b      	uxth	r3, r3
 8004596:	2b00      	cmp	r3, #0
 8004598:	d1c9      	bne.n	800452e <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800459a:	683b      	ldr	r3, [r7, #0]
 800459c:	9300      	str	r3, [sp, #0]
 800459e:	697b      	ldr	r3, [r7, #20]
 80045a0:	2200      	movs	r2, #0
 80045a2:	2140      	movs	r1, #64	@ 0x40
 80045a4:	68f8      	ldr	r0, [r7, #12]
 80045a6:	f000 fa93 	bl	8004ad0 <UART_WaitOnFlagUntilTimeout>
 80045aa:	4603      	mov	r3, r0
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d004      	beq.n	80045ba <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	2220      	movs	r2, #32
 80045b4:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 80045b6:	2303      	movs	r3, #3
 80045b8:	e005      	b.n	80045c6 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	2220      	movs	r2, #32
 80045be:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 80045c0:	2300      	movs	r3, #0
 80045c2:	e000      	b.n	80045c6 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 80045c4:	2302      	movs	r3, #2
  }
}
 80045c6:	4618      	mov	r0, r3
 80045c8:	3720      	adds	r7, #32
 80045ca:	46bd      	mov	sp, r7
 80045cc:	bd80      	pop	{r7, pc}
	...

080045d0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80045d0:	b580      	push	{r7, lr}
 80045d2:	b088      	sub	sp, #32
 80045d4:	af00      	add	r7, sp, #0
 80045d6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80045d8:	2300      	movs	r3, #0
 80045da:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	689a      	ldr	r2, [r3, #8]
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	691b      	ldr	r3, [r3, #16]
 80045e4:	431a      	orrs	r2, r3
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	695b      	ldr	r3, [r3, #20]
 80045ea:	431a      	orrs	r2, r3
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	69db      	ldr	r3, [r3, #28]
 80045f0:	4313      	orrs	r3, r2
 80045f2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	681a      	ldr	r2, [r3, #0]
 80045fa:	4b8a      	ldr	r3, [pc, #552]	@ (8004824 <UART_SetConfig+0x254>)
 80045fc:	4013      	ands	r3, r2
 80045fe:	687a      	ldr	r2, [r7, #4]
 8004600:	6812      	ldr	r2, [r2, #0]
 8004602:	6979      	ldr	r1, [r7, #20]
 8004604:	430b      	orrs	r3, r1
 8004606:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	685b      	ldr	r3, [r3, #4]
 800460e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	68da      	ldr	r2, [r3, #12]
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	430a      	orrs	r2, r1
 800461c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	699b      	ldr	r3, [r3, #24]
 8004622:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	6a1b      	ldr	r3, [r3, #32]
 8004628:	697a      	ldr	r2, [r7, #20]
 800462a:	4313      	orrs	r3, r2
 800462c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	689b      	ldr	r3, [r3, #8]
 8004634:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	697a      	ldr	r2, [r7, #20]
 800463e:	430a      	orrs	r2, r1
 8004640:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	4a78      	ldr	r2, [pc, #480]	@ (8004828 <UART_SetConfig+0x258>)
 8004648:	4293      	cmp	r3, r2
 800464a:	d120      	bne.n	800468e <UART_SetConfig+0xbe>
 800464c:	4b77      	ldr	r3, [pc, #476]	@ (800482c <UART_SetConfig+0x25c>)
 800464e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004650:	f003 0303 	and.w	r3, r3, #3
 8004654:	2b03      	cmp	r3, #3
 8004656:	d817      	bhi.n	8004688 <UART_SetConfig+0xb8>
 8004658:	a201      	add	r2, pc, #4	@ (adr r2, 8004660 <UART_SetConfig+0x90>)
 800465a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800465e:	bf00      	nop
 8004660:	08004671 	.word	0x08004671
 8004664:	0800467d 	.word	0x0800467d
 8004668:	08004683 	.word	0x08004683
 800466c:	08004677 	.word	0x08004677
 8004670:	2300      	movs	r3, #0
 8004672:	77fb      	strb	r3, [r7, #31]
 8004674:	e01d      	b.n	80046b2 <UART_SetConfig+0xe2>
 8004676:	2302      	movs	r3, #2
 8004678:	77fb      	strb	r3, [r7, #31]
 800467a:	e01a      	b.n	80046b2 <UART_SetConfig+0xe2>
 800467c:	2304      	movs	r3, #4
 800467e:	77fb      	strb	r3, [r7, #31]
 8004680:	e017      	b.n	80046b2 <UART_SetConfig+0xe2>
 8004682:	2308      	movs	r3, #8
 8004684:	77fb      	strb	r3, [r7, #31]
 8004686:	e014      	b.n	80046b2 <UART_SetConfig+0xe2>
 8004688:	2310      	movs	r3, #16
 800468a:	77fb      	strb	r3, [r7, #31]
 800468c:	e011      	b.n	80046b2 <UART_SetConfig+0xe2>
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	4a67      	ldr	r2, [pc, #412]	@ (8004830 <UART_SetConfig+0x260>)
 8004694:	4293      	cmp	r3, r2
 8004696:	d102      	bne.n	800469e <UART_SetConfig+0xce>
 8004698:	2300      	movs	r3, #0
 800469a:	77fb      	strb	r3, [r7, #31]
 800469c:	e009      	b.n	80046b2 <UART_SetConfig+0xe2>
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	4a64      	ldr	r2, [pc, #400]	@ (8004834 <UART_SetConfig+0x264>)
 80046a4:	4293      	cmp	r3, r2
 80046a6:	d102      	bne.n	80046ae <UART_SetConfig+0xde>
 80046a8:	2300      	movs	r3, #0
 80046aa:	77fb      	strb	r3, [r7, #31]
 80046ac:	e001      	b.n	80046b2 <UART_SetConfig+0xe2>
 80046ae:	2310      	movs	r3, #16
 80046b0:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	69db      	ldr	r3, [r3, #28]
 80046b6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80046ba:	d15a      	bne.n	8004772 <UART_SetConfig+0x1a2>
  {
    switch (clocksource)
 80046bc:	7ffb      	ldrb	r3, [r7, #31]
 80046be:	2b08      	cmp	r3, #8
 80046c0:	d827      	bhi.n	8004712 <UART_SetConfig+0x142>
 80046c2:	a201      	add	r2, pc, #4	@ (adr r2, 80046c8 <UART_SetConfig+0xf8>)
 80046c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80046c8:	080046ed 	.word	0x080046ed
 80046cc:	080046f5 	.word	0x080046f5
 80046d0:	080046fd 	.word	0x080046fd
 80046d4:	08004713 	.word	0x08004713
 80046d8:	08004703 	.word	0x08004703
 80046dc:	08004713 	.word	0x08004713
 80046e0:	08004713 	.word	0x08004713
 80046e4:	08004713 	.word	0x08004713
 80046e8:	0800470b 	.word	0x0800470b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80046ec:	f7fe fd76 	bl	80031dc <HAL_RCC_GetPCLK1Freq>
 80046f0:	61b8      	str	r0, [r7, #24]
        break;
 80046f2:	e013      	b.n	800471c <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80046f4:	f7fe fd94 	bl	8003220 <HAL_RCC_GetPCLK2Freq>
 80046f8:	61b8      	str	r0, [r7, #24]
        break;
 80046fa:	e00f      	b.n	800471c <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80046fc:	4b4e      	ldr	r3, [pc, #312]	@ (8004838 <UART_SetConfig+0x268>)
 80046fe:	61bb      	str	r3, [r7, #24]
        break;
 8004700:	e00c      	b.n	800471c <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004702:	f7fe fd0b 	bl	800311c <HAL_RCC_GetSysClockFreq>
 8004706:	61b8      	str	r0, [r7, #24]
        break;
 8004708:	e008      	b.n	800471c <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800470a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800470e:	61bb      	str	r3, [r7, #24]
        break;
 8004710:	e004      	b.n	800471c <UART_SetConfig+0x14c>
      default:
        pclk = 0U;
 8004712:	2300      	movs	r3, #0
 8004714:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004716:	2301      	movs	r3, #1
 8004718:	77bb      	strb	r3, [r7, #30]
        break;
 800471a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800471c:	69bb      	ldr	r3, [r7, #24]
 800471e:	2b00      	cmp	r3, #0
 8004720:	d074      	beq.n	800480c <UART_SetConfig+0x23c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004722:	69bb      	ldr	r3, [r7, #24]
 8004724:	005a      	lsls	r2, r3, #1
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	685b      	ldr	r3, [r3, #4]
 800472a:	085b      	lsrs	r3, r3, #1
 800472c:	441a      	add	r2, r3
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	685b      	ldr	r3, [r3, #4]
 8004732:	fbb2 f3f3 	udiv	r3, r2, r3
 8004736:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004738:	693b      	ldr	r3, [r7, #16]
 800473a:	2b0f      	cmp	r3, #15
 800473c:	d916      	bls.n	800476c <UART_SetConfig+0x19c>
 800473e:	693b      	ldr	r3, [r7, #16]
 8004740:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004744:	d212      	bcs.n	800476c <UART_SetConfig+0x19c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004746:	693b      	ldr	r3, [r7, #16]
 8004748:	b29b      	uxth	r3, r3
 800474a:	f023 030f 	bic.w	r3, r3, #15
 800474e:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004750:	693b      	ldr	r3, [r7, #16]
 8004752:	085b      	lsrs	r3, r3, #1
 8004754:	b29b      	uxth	r3, r3
 8004756:	f003 0307 	and.w	r3, r3, #7
 800475a:	b29a      	uxth	r2, r3
 800475c:	89fb      	ldrh	r3, [r7, #14]
 800475e:	4313      	orrs	r3, r2
 8004760:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	89fa      	ldrh	r2, [r7, #14]
 8004768:	60da      	str	r2, [r3, #12]
 800476a:	e04f      	b.n	800480c <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 800476c:	2301      	movs	r3, #1
 800476e:	77bb      	strb	r3, [r7, #30]
 8004770:	e04c      	b.n	800480c <UART_SetConfig+0x23c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004772:	7ffb      	ldrb	r3, [r7, #31]
 8004774:	2b08      	cmp	r3, #8
 8004776:	d828      	bhi.n	80047ca <UART_SetConfig+0x1fa>
 8004778:	a201      	add	r2, pc, #4	@ (adr r2, 8004780 <UART_SetConfig+0x1b0>)
 800477a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800477e:	bf00      	nop
 8004780:	080047a5 	.word	0x080047a5
 8004784:	080047ad 	.word	0x080047ad
 8004788:	080047b5 	.word	0x080047b5
 800478c:	080047cb 	.word	0x080047cb
 8004790:	080047bb 	.word	0x080047bb
 8004794:	080047cb 	.word	0x080047cb
 8004798:	080047cb 	.word	0x080047cb
 800479c:	080047cb 	.word	0x080047cb
 80047a0:	080047c3 	.word	0x080047c3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80047a4:	f7fe fd1a 	bl	80031dc <HAL_RCC_GetPCLK1Freq>
 80047a8:	61b8      	str	r0, [r7, #24]
        break;
 80047aa:	e013      	b.n	80047d4 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80047ac:	f7fe fd38 	bl	8003220 <HAL_RCC_GetPCLK2Freq>
 80047b0:	61b8      	str	r0, [r7, #24]
        break;
 80047b2:	e00f      	b.n	80047d4 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80047b4:	4b20      	ldr	r3, [pc, #128]	@ (8004838 <UART_SetConfig+0x268>)
 80047b6:	61bb      	str	r3, [r7, #24]
        break;
 80047b8:	e00c      	b.n	80047d4 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80047ba:	f7fe fcaf 	bl	800311c <HAL_RCC_GetSysClockFreq>
 80047be:	61b8      	str	r0, [r7, #24]
        break;
 80047c0:	e008      	b.n	80047d4 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80047c2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80047c6:	61bb      	str	r3, [r7, #24]
        break;
 80047c8:	e004      	b.n	80047d4 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 80047ca:	2300      	movs	r3, #0
 80047cc:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80047ce:	2301      	movs	r3, #1
 80047d0:	77bb      	strb	r3, [r7, #30]
        break;
 80047d2:	bf00      	nop
    }

    if (pclk != 0U)
 80047d4:	69bb      	ldr	r3, [r7, #24]
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d018      	beq.n	800480c <UART_SetConfig+0x23c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	685b      	ldr	r3, [r3, #4]
 80047de:	085a      	lsrs	r2, r3, #1
 80047e0:	69bb      	ldr	r3, [r7, #24]
 80047e2:	441a      	add	r2, r3
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	685b      	ldr	r3, [r3, #4]
 80047e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80047ec:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80047ee:	693b      	ldr	r3, [r7, #16]
 80047f0:	2b0f      	cmp	r3, #15
 80047f2:	d909      	bls.n	8004808 <UART_SetConfig+0x238>
 80047f4:	693b      	ldr	r3, [r7, #16]
 80047f6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80047fa:	d205      	bcs.n	8004808 <UART_SetConfig+0x238>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80047fc:	693b      	ldr	r3, [r7, #16]
 80047fe:	b29a      	uxth	r2, r3
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	60da      	str	r2, [r3, #12]
 8004806:	e001      	b.n	800480c <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8004808:	2301      	movs	r3, #1
 800480a:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	2200      	movs	r2, #0
 8004810:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	2200      	movs	r2, #0
 8004816:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8004818:	7fbb      	ldrb	r3, [r7, #30]
}
 800481a:	4618      	mov	r0, r3
 800481c:	3720      	adds	r7, #32
 800481e:	46bd      	mov	sp, r7
 8004820:	bd80      	pop	{r7, pc}
 8004822:	bf00      	nop
 8004824:	efff69f3 	.word	0xefff69f3
 8004828:	40013800 	.word	0x40013800
 800482c:	40021000 	.word	0x40021000
 8004830:	40004400 	.word	0x40004400
 8004834:	40004800 	.word	0x40004800
 8004838:	007a1200 	.word	0x007a1200

0800483c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800483c:	b480      	push	{r7}
 800483e:	b083      	sub	sp, #12
 8004840:	af00      	add	r7, sp, #0
 8004842:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004848:	f003 0308 	and.w	r3, r3, #8
 800484c:	2b00      	cmp	r3, #0
 800484e:	d00a      	beq.n	8004866 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	685b      	ldr	r3, [r3, #4]
 8004856:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	430a      	orrs	r2, r1
 8004864:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800486a:	f003 0301 	and.w	r3, r3, #1
 800486e:	2b00      	cmp	r3, #0
 8004870:	d00a      	beq.n	8004888 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	685b      	ldr	r3, [r3, #4]
 8004878:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	430a      	orrs	r2, r1
 8004886:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800488c:	f003 0302 	and.w	r3, r3, #2
 8004890:	2b00      	cmp	r3, #0
 8004892:	d00a      	beq.n	80048aa <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	685b      	ldr	r3, [r3, #4]
 800489a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	430a      	orrs	r2, r1
 80048a8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048ae:	f003 0304 	and.w	r3, r3, #4
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d00a      	beq.n	80048cc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	685b      	ldr	r3, [r3, #4]
 80048bc:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	430a      	orrs	r2, r1
 80048ca:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048d0:	f003 0310 	and.w	r3, r3, #16
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	d00a      	beq.n	80048ee <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	689b      	ldr	r3, [r3, #8]
 80048de:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	430a      	orrs	r2, r1
 80048ec:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048f2:	f003 0320 	and.w	r3, r3, #32
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d00a      	beq.n	8004910 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	689b      	ldr	r3, [r3, #8]
 8004900:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	430a      	orrs	r2, r1
 800490e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004914:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004918:	2b00      	cmp	r3, #0
 800491a:	d01a      	beq.n	8004952 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	685b      	ldr	r3, [r3, #4]
 8004922:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	430a      	orrs	r2, r1
 8004930:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004936:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800493a:	d10a      	bne.n	8004952 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	685b      	ldr	r3, [r3, #4]
 8004942:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	430a      	orrs	r2, r1
 8004950:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004956:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800495a:	2b00      	cmp	r3, #0
 800495c:	d00a      	beq.n	8004974 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	685b      	ldr	r3, [r3, #4]
 8004964:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	430a      	orrs	r2, r1
 8004972:	605a      	str	r2, [r3, #4]
  }
}
 8004974:	bf00      	nop
 8004976:	370c      	adds	r7, #12
 8004978:	46bd      	mov	sp, r7
 800497a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800497e:	4770      	bx	lr

08004980 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004980:	b580      	push	{r7, lr}
 8004982:	b098      	sub	sp, #96	@ 0x60
 8004984:	af02      	add	r7, sp, #8
 8004986:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	2200      	movs	r2, #0
 800498c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004990:	f7fc fee8 	bl	8001764 <HAL_GetTick>
 8004994:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	f003 0308 	and.w	r3, r3, #8
 80049a0:	2b08      	cmp	r3, #8
 80049a2:	d12e      	bne.n	8004a02 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80049a4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80049a8:	9300      	str	r3, [sp, #0]
 80049aa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80049ac:	2200      	movs	r2, #0
 80049ae:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80049b2:	6878      	ldr	r0, [r7, #4]
 80049b4:	f000 f88c 	bl	8004ad0 <UART_WaitOnFlagUntilTimeout>
 80049b8:	4603      	mov	r3, r0
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d021      	beq.n	8004a02 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80049c6:	e853 3f00 	ldrex	r3, [r3]
 80049ca:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80049cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80049ce:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80049d2:	653b      	str	r3, [r7, #80]	@ 0x50
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	461a      	mov	r2, r3
 80049da:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80049dc:	647b      	str	r3, [r7, #68]	@ 0x44
 80049de:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049e0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80049e2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80049e4:	e841 2300 	strex	r3, r2, [r1]
 80049e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80049ea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d1e6      	bne.n	80049be <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	2220      	movs	r2, #32
 80049f4:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	2200      	movs	r2, #0
 80049fa:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80049fe:	2303      	movs	r3, #3
 8004a00:	e062      	b.n	8004ac8 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	f003 0304 	and.w	r3, r3, #4
 8004a0c:	2b04      	cmp	r3, #4
 8004a0e:	d149      	bne.n	8004aa4 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004a10:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004a14:	9300      	str	r3, [sp, #0]
 8004a16:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004a18:	2200      	movs	r2, #0
 8004a1a:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8004a1e:	6878      	ldr	r0, [r7, #4]
 8004a20:	f000 f856 	bl	8004ad0 <UART_WaitOnFlagUntilTimeout>
 8004a24:	4603      	mov	r3, r0
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d03c      	beq.n	8004aa4 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a32:	e853 3f00 	ldrex	r3, [r3]
 8004a36:	623b      	str	r3, [r7, #32]
   return(result);
 8004a38:	6a3b      	ldr	r3, [r7, #32]
 8004a3a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004a3e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	461a      	mov	r2, r3
 8004a46:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004a48:	633b      	str	r3, [r7, #48]	@ 0x30
 8004a4a:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a4c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004a4e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004a50:	e841 2300 	strex	r3, r2, [r1]
 8004a54:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004a56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	d1e6      	bne.n	8004a2a <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	3308      	adds	r3, #8
 8004a62:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a64:	693b      	ldr	r3, [r7, #16]
 8004a66:	e853 3f00 	ldrex	r3, [r3]
 8004a6a:	60fb      	str	r3, [r7, #12]
   return(result);
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	f023 0301 	bic.w	r3, r3, #1
 8004a72:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	3308      	adds	r3, #8
 8004a7a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004a7c:	61fa      	str	r2, [r7, #28]
 8004a7e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a80:	69b9      	ldr	r1, [r7, #24]
 8004a82:	69fa      	ldr	r2, [r7, #28]
 8004a84:	e841 2300 	strex	r3, r2, [r1]
 8004a88:	617b      	str	r3, [r7, #20]
   return(result);
 8004a8a:	697b      	ldr	r3, [r7, #20]
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	d1e5      	bne.n	8004a5c <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	2220      	movs	r2, #32
 8004a94:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	2200      	movs	r2, #0
 8004a9c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004aa0:	2303      	movs	r3, #3
 8004aa2:	e011      	b.n	8004ac8 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	2220      	movs	r2, #32
 8004aa8:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	2220      	movs	r2, #32
 8004aae:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	2200      	movs	r2, #0
 8004ab6:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	2200      	movs	r2, #0
 8004abc:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	2200      	movs	r2, #0
 8004ac2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8004ac6:	2300      	movs	r3, #0
}
 8004ac8:	4618      	mov	r0, r3
 8004aca:	3758      	adds	r7, #88	@ 0x58
 8004acc:	46bd      	mov	sp, r7
 8004ace:	bd80      	pop	{r7, pc}

08004ad0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004ad0:	b580      	push	{r7, lr}
 8004ad2:	b084      	sub	sp, #16
 8004ad4:	af00      	add	r7, sp, #0
 8004ad6:	60f8      	str	r0, [r7, #12]
 8004ad8:	60b9      	str	r1, [r7, #8]
 8004ada:	603b      	str	r3, [r7, #0]
 8004adc:	4613      	mov	r3, r2
 8004ade:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004ae0:	e04f      	b.n	8004b82 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004ae2:	69bb      	ldr	r3, [r7, #24]
 8004ae4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ae8:	d04b      	beq.n	8004b82 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004aea:	f7fc fe3b 	bl	8001764 <HAL_GetTick>
 8004aee:	4602      	mov	r2, r0
 8004af0:	683b      	ldr	r3, [r7, #0]
 8004af2:	1ad3      	subs	r3, r2, r3
 8004af4:	69ba      	ldr	r2, [r7, #24]
 8004af6:	429a      	cmp	r2, r3
 8004af8:	d302      	bcc.n	8004b00 <UART_WaitOnFlagUntilTimeout+0x30>
 8004afa:	69bb      	ldr	r3, [r7, #24]
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	d101      	bne.n	8004b04 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004b00:	2303      	movs	r3, #3
 8004b02:	e04e      	b.n	8004ba2 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	f003 0304 	and.w	r3, r3, #4
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d037      	beq.n	8004b82 <UART_WaitOnFlagUntilTimeout+0xb2>
 8004b12:	68bb      	ldr	r3, [r7, #8]
 8004b14:	2b80      	cmp	r3, #128	@ 0x80
 8004b16:	d034      	beq.n	8004b82 <UART_WaitOnFlagUntilTimeout+0xb2>
 8004b18:	68bb      	ldr	r3, [r7, #8]
 8004b1a:	2b40      	cmp	r3, #64	@ 0x40
 8004b1c:	d031      	beq.n	8004b82 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	69db      	ldr	r3, [r3, #28]
 8004b24:	f003 0308 	and.w	r3, r3, #8
 8004b28:	2b08      	cmp	r3, #8
 8004b2a:	d110      	bne.n	8004b4e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	2208      	movs	r2, #8
 8004b32:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004b34:	68f8      	ldr	r0, [r7, #12]
 8004b36:	f000 f838 	bl	8004baa <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	2208      	movs	r2, #8
 8004b3e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	2200      	movs	r2, #0
 8004b46:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8004b4a:	2301      	movs	r3, #1
 8004b4c:	e029      	b.n	8004ba2 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	69db      	ldr	r3, [r3, #28]
 8004b54:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004b58:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004b5c:	d111      	bne.n	8004b82 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004b66:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004b68:	68f8      	ldr	r0, [r7, #12]
 8004b6a:	f000 f81e 	bl	8004baa <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	2220      	movs	r2, #32
 8004b72:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	2200      	movs	r2, #0
 8004b7a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8004b7e:	2303      	movs	r3, #3
 8004b80:	e00f      	b.n	8004ba2 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	69da      	ldr	r2, [r3, #28]
 8004b88:	68bb      	ldr	r3, [r7, #8]
 8004b8a:	4013      	ands	r3, r2
 8004b8c:	68ba      	ldr	r2, [r7, #8]
 8004b8e:	429a      	cmp	r2, r3
 8004b90:	bf0c      	ite	eq
 8004b92:	2301      	moveq	r3, #1
 8004b94:	2300      	movne	r3, #0
 8004b96:	b2db      	uxtb	r3, r3
 8004b98:	461a      	mov	r2, r3
 8004b9a:	79fb      	ldrb	r3, [r7, #7]
 8004b9c:	429a      	cmp	r2, r3
 8004b9e:	d0a0      	beq.n	8004ae2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004ba0:	2300      	movs	r3, #0
}
 8004ba2:	4618      	mov	r0, r3
 8004ba4:	3710      	adds	r7, #16
 8004ba6:	46bd      	mov	sp, r7
 8004ba8:	bd80      	pop	{r7, pc}

08004baa <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004baa:	b480      	push	{r7}
 8004bac:	b095      	sub	sp, #84	@ 0x54
 8004bae:	af00      	add	r7, sp, #0
 8004bb0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bb8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004bba:	e853 3f00 	ldrex	r3, [r3]
 8004bbe:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004bc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004bc2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004bc6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	461a      	mov	r2, r3
 8004bce:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004bd0:	643b      	str	r3, [r7, #64]	@ 0x40
 8004bd2:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bd4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004bd6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004bd8:	e841 2300 	strex	r3, r2, [r1]
 8004bdc:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004bde:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d1e6      	bne.n	8004bb2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	3308      	adds	r3, #8
 8004bea:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bec:	6a3b      	ldr	r3, [r7, #32]
 8004bee:	e853 3f00 	ldrex	r3, [r3]
 8004bf2:	61fb      	str	r3, [r7, #28]
   return(result);
 8004bf4:	69fb      	ldr	r3, [r7, #28]
 8004bf6:	f023 0301 	bic.w	r3, r3, #1
 8004bfa:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	3308      	adds	r3, #8
 8004c02:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004c04:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004c06:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c08:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004c0a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004c0c:	e841 2300 	strex	r3, r2, [r1]
 8004c10:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004c12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d1e5      	bne.n	8004be4 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004c1c:	2b01      	cmp	r3, #1
 8004c1e:	d118      	bne.n	8004c52 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	e853 3f00 	ldrex	r3, [r3]
 8004c2c:	60bb      	str	r3, [r7, #8]
   return(result);
 8004c2e:	68bb      	ldr	r3, [r7, #8]
 8004c30:	f023 0310 	bic.w	r3, r3, #16
 8004c34:	647b      	str	r3, [r7, #68]	@ 0x44
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	461a      	mov	r2, r3
 8004c3c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004c3e:	61bb      	str	r3, [r7, #24]
 8004c40:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c42:	6979      	ldr	r1, [r7, #20]
 8004c44:	69ba      	ldr	r2, [r7, #24]
 8004c46:	e841 2300 	strex	r3, r2, [r1]
 8004c4a:	613b      	str	r3, [r7, #16]
   return(result);
 8004c4c:	693b      	ldr	r3, [r7, #16]
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d1e6      	bne.n	8004c20 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	2220      	movs	r2, #32
 8004c56:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	2200      	movs	r2, #0
 8004c5e:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	2200      	movs	r2, #0
 8004c64:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8004c66:	bf00      	nop
 8004c68:	3754      	adds	r7, #84	@ 0x54
 8004c6a:	46bd      	mov	sp, r7
 8004c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c70:	4770      	bx	lr
	...

08004c74 <siprintf>:
 8004c74:	b40e      	push	{r1, r2, r3}
 8004c76:	b500      	push	{lr}
 8004c78:	b09c      	sub	sp, #112	@ 0x70
 8004c7a:	ab1d      	add	r3, sp, #116	@ 0x74
 8004c7c:	9002      	str	r0, [sp, #8]
 8004c7e:	9006      	str	r0, [sp, #24]
 8004c80:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8004c84:	4809      	ldr	r0, [pc, #36]	@ (8004cac <siprintf+0x38>)
 8004c86:	9107      	str	r1, [sp, #28]
 8004c88:	9104      	str	r1, [sp, #16]
 8004c8a:	4909      	ldr	r1, [pc, #36]	@ (8004cb0 <siprintf+0x3c>)
 8004c8c:	f853 2b04 	ldr.w	r2, [r3], #4
 8004c90:	9105      	str	r1, [sp, #20]
 8004c92:	6800      	ldr	r0, [r0, #0]
 8004c94:	9301      	str	r3, [sp, #4]
 8004c96:	a902      	add	r1, sp, #8
 8004c98:	f000 f994 	bl	8004fc4 <_svfiprintf_r>
 8004c9c:	9b02      	ldr	r3, [sp, #8]
 8004c9e:	2200      	movs	r2, #0
 8004ca0:	701a      	strb	r2, [r3, #0]
 8004ca2:	b01c      	add	sp, #112	@ 0x70
 8004ca4:	f85d eb04 	ldr.w	lr, [sp], #4
 8004ca8:	b003      	add	sp, #12
 8004caa:	4770      	bx	lr
 8004cac:	2000000c 	.word	0x2000000c
 8004cb0:	ffff0208 	.word	0xffff0208

08004cb4 <memset>:
 8004cb4:	4402      	add	r2, r0
 8004cb6:	4603      	mov	r3, r0
 8004cb8:	4293      	cmp	r3, r2
 8004cba:	d100      	bne.n	8004cbe <memset+0xa>
 8004cbc:	4770      	bx	lr
 8004cbe:	f803 1b01 	strb.w	r1, [r3], #1
 8004cc2:	e7f9      	b.n	8004cb8 <memset+0x4>

08004cc4 <__errno>:
 8004cc4:	4b01      	ldr	r3, [pc, #4]	@ (8004ccc <__errno+0x8>)
 8004cc6:	6818      	ldr	r0, [r3, #0]
 8004cc8:	4770      	bx	lr
 8004cca:	bf00      	nop
 8004ccc:	2000000c 	.word	0x2000000c

08004cd0 <__libc_init_array>:
 8004cd0:	b570      	push	{r4, r5, r6, lr}
 8004cd2:	4d0d      	ldr	r5, [pc, #52]	@ (8004d08 <__libc_init_array+0x38>)
 8004cd4:	4c0d      	ldr	r4, [pc, #52]	@ (8004d0c <__libc_init_array+0x3c>)
 8004cd6:	1b64      	subs	r4, r4, r5
 8004cd8:	10a4      	asrs	r4, r4, #2
 8004cda:	2600      	movs	r6, #0
 8004cdc:	42a6      	cmp	r6, r4
 8004cde:	d109      	bne.n	8004cf4 <__libc_init_array+0x24>
 8004ce0:	4d0b      	ldr	r5, [pc, #44]	@ (8004d10 <__libc_init_array+0x40>)
 8004ce2:	4c0c      	ldr	r4, [pc, #48]	@ (8004d14 <__libc_init_array+0x44>)
 8004ce4:	f000 fc66 	bl	80055b4 <_init>
 8004ce8:	1b64      	subs	r4, r4, r5
 8004cea:	10a4      	asrs	r4, r4, #2
 8004cec:	2600      	movs	r6, #0
 8004cee:	42a6      	cmp	r6, r4
 8004cf0:	d105      	bne.n	8004cfe <__libc_init_array+0x2e>
 8004cf2:	bd70      	pop	{r4, r5, r6, pc}
 8004cf4:	f855 3b04 	ldr.w	r3, [r5], #4
 8004cf8:	4798      	blx	r3
 8004cfa:	3601      	adds	r6, #1
 8004cfc:	e7ee      	b.n	8004cdc <__libc_init_array+0xc>
 8004cfe:	f855 3b04 	ldr.w	r3, [r5], #4
 8004d02:	4798      	blx	r3
 8004d04:	3601      	adds	r6, #1
 8004d06:	e7f2      	b.n	8004cee <__libc_init_array+0x1e>
 8004d08:	080056d0 	.word	0x080056d0
 8004d0c:	080056d0 	.word	0x080056d0
 8004d10:	080056d0 	.word	0x080056d0
 8004d14:	080056d4 	.word	0x080056d4

08004d18 <__retarget_lock_acquire_recursive>:
 8004d18:	4770      	bx	lr

08004d1a <__retarget_lock_release_recursive>:
 8004d1a:	4770      	bx	lr

08004d1c <_free_r>:
 8004d1c:	b538      	push	{r3, r4, r5, lr}
 8004d1e:	4605      	mov	r5, r0
 8004d20:	2900      	cmp	r1, #0
 8004d22:	d041      	beq.n	8004da8 <_free_r+0x8c>
 8004d24:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004d28:	1f0c      	subs	r4, r1, #4
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	bfb8      	it	lt
 8004d2e:	18e4      	addlt	r4, r4, r3
 8004d30:	f000 f8e0 	bl	8004ef4 <__malloc_lock>
 8004d34:	4a1d      	ldr	r2, [pc, #116]	@ (8004dac <_free_r+0x90>)
 8004d36:	6813      	ldr	r3, [r2, #0]
 8004d38:	b933      	cbnz	r3, 8004d48 <_free_r+0x2c>
 8004d3a:	6063      	str	r3, [r4, #4]
 8004d3c:	6014      	str	r4, [r2, #0]
 8004d3e:	4628      	mov	r0, r5
 8004d40:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004d44:	f000 b8dc 	b.w	8004f00 <__malloc_unlock>
 8004d48:	42a3      	cmp	r3, r4
 8004d4a:	d908      	bls.n	8004d5e <_free_r+0x42>
 8004d4c:	6820      	ldr	r0, [r4, #0]
 8004d4e:	1821      	adds	r1, r4, r0
 8004d50:	428b      	cmp	r3, r1
 8004d52:	bf01      	itttt	eq
 8004d54:	6819      	ldreq	r1, [r3, #0]
 8004d56:	685b      	ldreq	r3, [r3, #4]
 8004d58:	1809      	addeq	r1, r1, r0
 8004d5a:	6021      	streq	r1, [r4, #0]
 8004d5c:	e7ed      	b.n	8004d3a <_free_r+0x1e>
 8004d5e:	461a      	mov	r2, r3
 8004d60:	685b      	ldr	r3, [r3, #4]
 8004d62:	b10b      	cbz	r3, 8004d68 <_free_r+0x4c>
 8004d64:	42a3      	cmp	r3, r4
 8004d66:	d9fa      	bls.n	8004d5e <_free_r+0x42>
 8004d68:	6811      	ldr	r1, [r2, #0]
 8004d6a:	1850      	adds	r0, r2, r1
 8004d6c:	42a0      	cmp	r0, r4
 8004d6e:	d10b      	bne.n	8004d88 <_free_r+0x6c>
 8004d70:	6820      	ldr	r0, [r4, #0]
 8004d72:	4401      	add	r1, r0
 8004d74:	1850      	adds	r0, r2, r1
 8004d76:	4283      	cmp	r3, r0
 8004d78:	6011      	str	r1, [r2, #0]
 8004d7a:	d1e0      	bne.n	8004d3e <_free_r+0x22>
 8004d7c:	6818      	ldr	r0, [r3, #0]
 8004d7e:	685b      	ldr	r3, [r3, #4]
 8004d80:	6053      	str	r3, [r2, #4]
 8004d82:	4408      	add	r0, r1
 8004d84:	6010      	str	r0, [r2, #0]
 8004d86:	e7da      	b.n	8004d3e <_free_r+0x22>
 8004d88:	d902      	bls.n	8004d90 <_free_r+0x74>
 8004d8a:	230c      	movs	r3, #12
 8004d8c:	602b      	str	r3, [r5, #0]
 8004d8e:	e7d6      	b.n	8004d3e <_free_r+0x22>
 8004d90:	6820      	ldr	r0, [r4, #0]
 8004d92:	1821      	adds	r1, r4, r0
 8004d94:	428b      	cmp	r3, r1
 8004d96:	bf04      	itt	eq
 8004d98:	6819      	ldreq	r1, [r3, #0]
 8004d9a:	685b      	ldreq	r3, [r3, #4]
 8004d9c:	6063      	str	r3, [r4, #4]
 8004d9e:	bf04      	itt	eq
 8004da0:	1809      	addeq	r1, r1, r0
 8004da2:	6021      	streq	r1, [r4, #0]
 8004da4:	6054      	str	r4, [r2, #4]
 8004da6:	e7ca      	b.n	8004d3e <_free_r+0x22>
 8004da8:	bd38      	pop	{r3, r4, r5, pc}
 8004daa:	bf00      	nop
 8004dac:	20000304 	.word	0x20000304

08004db0 <sbrk_aligned>:
 8004db0:	b570      	push	{r4, r5, r6, lr}
 8004db2:	4e0f      	ldr	r6, [pc, #60]	@ (8004df0 <sbrk_aligned+0x40>)
 8004db4:	460c      	mov	r4, r1
 8004db6:	6831      	ldr	r1, [r6, #0]
 8004db8:	4605      	mov	r5, r0
 8004dba:	b911      	cbnz	r1, 8004dc2 <sbrk_aligned+0x12>
 8004dbc:	f000 fba6 	bl	800550c <_sbrk_r>
 8004dc0:	6030      	str	r0, [r6, #0]
 8004dc2:	4621      	mov	r1, r4
 8004dc4:	4628      	mov	r0, r5
 8004dc6:	f000 fba1 	bl	800550c <_sbrk_r>
 8004dca:	1c43      	adds	r3, r0, #1
 8004dcc:	d103      	bne.n	8004dd6 <sbrk_aligned+0x26>
 8004dce:	f04f 34ff 	mov.w	r4, #4294967295
 8004dd2:	4620      	mov	r0, r4
 8004dd4:	bd70      	pop	{r4, r5, r6, pc}
 8004dd6:	1cc4      	adds	r4, r0, #3
 8004dd8:	f024 0403 	bic.w	r4, r4, #3
 8004ddc:	42a0      	cmp	r0, r4
 8004dde:	d0f8      	beq.n	8004dd2 <sbrk_aligned+0x22>
 8004de0:	1a21      	subs	r1, r4, r0
 8004de2:	4628      	mov	r0, r5
 8004de4:	f000 fb92 	bl	800550c <_sbrk_r>
 8004de8:	3001      	adds	r0, #1
 8004dea:	d1f2      	bne.n	8004dd2 <sbrk_aligned+0x22>
 8004dec:	e7ef      	b.n	8004dce <sbrk_aligned+0x1e>
 8004dee:	bf00      	nop
 8004df0:	20000300 	.word	0x20000300

08004df4 <_malloc_r>:
 8004df4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004df8:	1ccd      	adds	r5, r1, #3
 8004dfa:	f025 0503 	bic.w	r5, r5, #3
 8004dfe:	3508      	adds	r5, #8
 8004e00:	2d0c      	cmp	r5, #12
 8004e02:	bf38      	it	cc
 8004e04:	250c      	movcc	r5, #12
 8004e06:	2d00      	cmp	r5, #0
 8004e08:	4606      	mov	r6, r0
 8004e0a:	db01      	blt.n	8004e10 <_malloc_r+0x1c>
 8004e0c:	42a9      	cmp	r1, r5
 8004e0e:	d904      	bls.n	8004e1a <_malloc_r+0x26>
 8004e10:	230c      	movs	r3, #12
 8004e12:	6033      	str	r3, [r6, #0]
 8004e14:	2000      	movs	r0, #0
 8004e16:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004e1a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004ef0 <_malloc_r+0xfc>
 8004e1e:	f000 f869 	bl	8004ef4 <__malloc_lock>
 8004e22:	f8d8 3000 	ldr.w	r3, [r8]
 8004e26:	461c      	mov	r4, r3
 8004e28:	bb44      	cbnz	r4, 8004e7c <_malloc_r+0x88>
 8004e2a:	4629      	mov	r1, r5
 8004e2c:	4630      	mov	r0, r6
 8004e2e:	f7ff ffbf 	bl	8004db0 <sbrk_aligned>
 8004e32:	1c43      	adds	r3, r0, #1
 8004e34:	4604      	mov	r4, r0
 8004e36:	d158      	bne.n	8004eea <_malloc_r+0xf6>
 8004e38:	f8d8 4000 	ldr.w	r4, [r8]
 8004e3c:	4627      	mov	r7, r4
 8004e3e:	2f00      	cmp	r7, #0
 8004e40:	d143      	bne.n	8004eca <_malloc_r+0xd6>
 8004e42:	2c00      	cmp	r4, #0
 8004e44:	d04b      	beq.n	8004ede <_malloc_r+0xea>
 8004e46:	6823      	ldr	r3, [r4, #0]
 8004e48:	4639      	mov	r1, r7
 8004e4a:	4630      	mov	r0, r6
 8004e4c:	eb04 0903 	add.w	r9, r4, r3
 8004e50:	f000 fb5c 	bl	800550c <_sbrk_r>
 8004e54:	4581      	cmp	r9, r0
 8004e56:	d142      	bne.n	8004ede <_malloc_r+0xea>
 8004e58:	6821      	ldr	r1, [r4, #0]
 8004e5a:	1a6d      	subs	r5, r5, r1
 8004e5c:	4629      	mov	r1, r5
 8004e5e:	4630      	mov	r0, r6
 8004e60:	f7ff ffa6 	bl	8004db0 <sbrk_aligned>
 8004e64:	3001      	adds	r0, #1
 8004e66:	d03a      	beq.n	8004ede <_malloc_r+0xea>
 8004e68:	6823      	ldr	r3, [r4, #0]
 8004e6a:	442b      	add	r3, r5
 8004e6c:	6023      	str	r3, [r4, #0]
 8004e6e:	f8d8 3000 	ldr.w	r3, [r8]
 8004e72:	685a      	ldr	r2, [r3, #4]
 8004e74:	bb62      	cbnz	r2, 8004ed0 <_malloc_r+0xdc>
 8004e76:	f8c8 7000 	str.w	r7, [r8]
 8004e7a:	e00f      	b.n	8004e9c <_malloc_r+0xa8>
 8004e7c:	6822      	ldr	r2, [r4, #0]
 8004e7e:	1b52      	subs	r2, r2, r5
 8004e80:	d420      	bmi.n	8004ec4 <_malloc_r+0xd0>
 8004e82:	2a0b      	cmp	r2, #11
 8004e84:	d917      	bls.n	8004eb6 <_malloc_r+0xc2>
 8004e86:	1961      	adds	r1, r4, r5
 8004e88:	42a3      	cmp	r3, r4
 8004e8a:	6025      	str	r5, [r4, #0]
 8004e8c:	bf18      	it	ne
 8004e8e:	6059      	strne	r1, [r3, #4]
 8004e90:	6863      	ldr	r3, [r4, #4]
 8004e92:	bf08      	it	eq
 8004e94:	f8c8 1000 	streq.w	r1, [r8]
 8004e98:	5162      	str	r2, [r4, r5]
 8004e9a:	604b      	str	r3, [r1, #4]
 8004e9c:	4630      	mov	r0, r6
 8004e9e:	f000 f82f 	bl	8004f00 <__malloc_unlock>
 8004ea2:	f104 000b 	add.w	r0, r4, #11
 8004ea6:	1d23      	adds	r3, r4, #4
 8004ea8:	f020 0007 	bic.w	r0, r0, #7
 8004eac:	1ac2      	subs	r2, r0, r3
 8004eae:	bf1c      	itt	ne
 8004eb0:	1a1b      	subne	r3, r3, r0
 8004eb2:	50a3      	strne	r3, [r4, r2]
 8004eb4:	e7af      	b.n	8004e16 <_malloc_r+0x22>
 8004eb6:	6862      	ldr	r2, [r4, #4]
 8004eb8:	42a3      	cmp	r3, r4
 8004eba:	bf0c      	ite	eq
 8004ebc:	f8c8 2000 	streq.w	r2, [r8]
 8004ec0:	605a      	strne	r2, [r3, #4]
 8004ec2:	e7eb      	b.n	8004e9c <_malloc_r+0xa8>
 8004ec4:	4623      	mov	r3, r4
 8004ec6:	6864      	ldr	r4, [r4, #4]
 8004ec8:	e7ae      	b.n	8004e28 <_malloc_r+0x34>
 8004eca:	463c      	mov	r4, r7
 8004ecc:	687f      	ldr	r7, [r7, #4]
 8004ece:	e7b6      	b.n	8004e3e <_malloc_r+0x4a>
 8004ed0:	461a      	mov	r2, r3
 8004ed2:	685b      	ldr	r3, [r3, #4]
 8004ed4:	42a3      	cmp	r3, r4
 8004ed6:	d1fb      	bne.n	8004ed0 <_malloc_r+0xdc>
 8004ed8:	2300      	movs	r3, #0
 8004eda:	6053      	str	r3, [r2, #4]
 8004edc:	e7de      	b.n	8004e9c <_malloc_r+0xa8>
 8004ede:	230c      	movs	r3, #12
 8004ee0:	6033      	str	r3, [r6, #0]
 8004ee2:	4630      	mov	r0, r6
 8004ee4:	f000 f80c 	bl	8004f00 <__malloc_unlock>
 8004ee8:	e794      	b.n	8004e14 <_malloc_r+0x20>
 8004eea:	6005      	str	r5, [r0, #0]
 8004eec:	e7d6      	b.n	8004e9c <_malloc_r+0xa8>
 8004eee:	bf00      	nop
 8004ef0:	20000304 	.word	0x20000304

08004ef4 <__malloc_lock>:
 8004ef4:	4801      	ldr	r0, [pc, #4]	@ (8004efc <__malloc_lock+0x8>)
 8004ef6:	f7ff bf0f 	b.w	8004d18 <__retarget_lock_acquire_recursive>
 8004efa:	bf00      	nop
 8004efc:	200002fc 	.word	0x200002fc

08004f00 <__malloc_unlock>:
 8004f00:	4801      	ldr	r0, [pc, #4]	@ (8004f08 <__malloc_unlock+0x8>)
 8004f02:	f7ff bf0a 	b.w	8004d1a <__retarget_lock_release_recursive>
 8004f06:	bf00      	nop
 8004f08:	200002fc 	.word	0x200002fc

08004f0c <__ssputs_r>:
 8004f0c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004f10:	688e      	ldr	r6, [r1, #8]
 8004f12:	461f      	mov	r7, r3
 8004f14:	42be      	cmp	r6, r7
 8004f16:	680b      	ldr	r3, [r1, #0]
 8004f18:	4682      	mov	sl, r0
 8004f1a:	460c      	mov	r4, r1
 8004f1c:	4690      	mov	r8, r2
 8004f1e:	d82d      	bhi.n	8004f7c <__ssputs_r+0x70>
 8004f20:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004f24:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8004f28:	d026      	beq.n	8004f78 <__ssputs_r+0x6c>
 8004f2a:	6965      	ldr	r5, [r4, #20]
 8004f2c:	6909      	ldr	r1, [r1, #16]
 8004f2e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004f32:	eba3 0901 	sub.w	r9, r3, r1
 8004f36:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004f3a:	1c7b      	adds	r3, r7, #1
 8004f3c:	444b      	add	r3, r9
 8004f3e:	106d      	asrs	r5, r5, #1
 8004f40:	429d      	cmp	r5, r3
 8004f42:	bf38      	it	cc
 8004f44:	461d      	movcc	r5, r3
 8004f46:	0553      	lsls	r3, r2, #21
 8004f48:	d527      	bpl.n	8004f9a <__ssputs_r+0x8e>
 8004f4a:	4629      	mov	r1, r5
 8004f4c:	f7ff ff52 	bl	8004df4 <_malloc_r>
 8004f50:	4606      	mov	r6, r0
 8004f52:	b360      	cbz	r0, 8004fae <__ssputs_r+0xa2>
 8004f54:	6921      	ldr	r1, [r4, #16]
 8004f56:	464a      	mov	r2, r9
 8004f58:	f000 fae8 	bl	800552c <memcpy>
 8004f5c:	89a3      	ldrh	r3, [r4, #12]
 8004f5e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8004f62:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004f66:	81a3      	strh	r3, [r4, #12]
 8004f68:	6126      	str	r6, [r4, #16]
 8004f6a:	6165      	str	r5, [r4, #20]
 8004f6c:	444e      	add	r6, r9
 8004f6e:	eba5 0509 	sub.w	r5, r5, r9
 8004f72:	6026      	str	r6, [r4, #0]
 8004f74:	60a5      	str	r5, [r4, #8]
 8004f76:	463e      	mov	r6, r7
 8004f78:	42be      	cmp	r6, r7
 8004f7a:	d900      	bls.n	8004f7e <__ssputs_r+0x72>
 8004f7c:	463e      	mov	r6, r7
 8004f7e:	6820      	ldr	r0, [r4, #0]
 8004f80:	4632      	mov	r2, r6
 8004f82:	4641      	mov	r1, r8
 8004f84:	f000 faa8 	bl	80054d8 <memmove>
 8004f88:	68a3      	ldr	r3, [r4, #8]
 8004f8a:	1b9b      	subs	r3, r3, r6
 8004f8c:	60a3      	str	r3, [r4, #8]
 8004f8e:	6823      	ldr	r3, [r4, #0]
 8004f90:	4433      	add	r3, r6
 8004f92:	6023      	str	r3, [r4, #0]
 8004f94:	2000      	movs	r0, #0
 8004f96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004f9a:	462a      	mov	r2, r5
 8004f9c:	f000 fad4 	bl	8005548 <_realloc_r>
 8004fa0:	4606      	mov	r6, r0
 8004fa2:	2800      	cmp	r0, #0
 8004fa4:	d1e0      	bne.n	8004f68 <__ssputs_r+0x5c>
 8004fa6:	6921      	ldr	r1, [r4, #16]
 8004fa8:	4650      	mov	r0, sl
 8004faa:	f7ff feb7 	bl	8004d1c <_free_r>
 8004fae:	230c      	movs	r3, #12
 8004fb0:	f8ca 3000 	str.w	r3, [sl]
 8004fb4:	89a3      	ldrh	r3, [r4, #12]
 8004fb6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004fba:	81a3      	strh	r3, [r4, #12]
 8004fbc:	f04f 30ff 	mov.w	r0, #4294967295
 8004fc0:	e7e9      	b.n	8004f96 <__ssputs_r+0x8a>
	...

08004fc4 <_svfiprintf_r>:
 8004fc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004fc8:	4698      	mov	r8, r3
 8004fca:	898b      	ldrh	r3, [r1, #12]
 8004fcc:	061b      	lsls	r3, r3, #24
 8004fce:	b09d      	sub	sp, #116	@ 0x74
 8004fd0:	4607      	mov	r7, r0
 8004fd2:	460d      	mov	r5, r1
 8004fd4:	4614      	mov	r4, r2
 8004fd6:	d510      	bpl.n	8004ffa <_svfiprintf_r+0x36>
 8004fd8:	690b      	ldr	r3, [r1, #16]
 8004fda:	b973      	cbnz	r3, 8004ffa <_svfiprintf_r+0x36>
 8004fdc:	2140      	movs	r1, #64	@ 0x40
 8004fde:	f7ff ff09 	bl	8004df4 <_malloc_r>
 8004fe2:	6028      	str	r0, [r5, #0]
 8004fe4:	6128      	str	r0, [r5, #16]
 8004fe6:	b930      	cbnz	r0, 8004ff6 <_svfiprintf_r+0x32>
 8004fe8:	230c      	movs	r3, #12
 8004fea:	603b      	str	r3, [r7, #0]
 8004fec:	f04f 30ff 	mov.w	r0, #4294967295
 8004ff0:	b01d      	add	sp, #116	@ 0x74
 8004ff2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004ff6:	2340      	movs	r3, #64	@ 0x40
 8004ff8:	616b      	str	r3, [r5, #20]
 8004ffa:	2300      	movs	r3, #0
 8004ffc:	9309      	str	r3, [sp, #36]	@ 0x24
 8004ffe:	2320      	movs	r3, #32
 8005000:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005004:	f8cd 800c 	str.w	r8, [sp, #12]
 8005008:	2330      	movs	r3, #48	@ 0x30
 800500a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80051a8 <_svfiprintf_r+0x1e4>
 800500e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005012:	f04f 0901 	mov.w	r9, #1
 8005016:	4623      	mov	r3, r4
 8005018:	469a      	mov	sl, r3
 800501a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800501e:	b10a      	cbz	r2, 8005024 <_svfiprintf_r+0x60>
 8005020:	2a25      	cmp	r2, #37	@ 0x25
 8005022:	d1f9      	bne.n	8005018 <_svfiprintf_r+0x54>
 8005024:	ebba 0b04 	subs.w	fp, sl, r4
 8005028:	d00b      	beq.n	8005042 <_svfiprintf_r+0x7e>
 800502a:	465b      	mov	r3, fp
 800502c:	4622      	mov	r2, r4
 800502e:	4629      	mov	r1, r5
 8005030:	4638      	mov	r0, r7
 8005032:	f7ff ff6b 	bl	8004f0c <__ssputs_r>
 8005036:	3001      	adds	r0, #1
 8005038:	f000 80a7 	beq.w	800518a <_svfiprintf_r+0x1c6>
 800503c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800503e:	445a      	add	r2, fp
 8005040:	9209      	str	r2, [sp, #36]	@ 0x24
 8005042:	f89a 3000 	ldrb.w	r3, [sl]
 8005046:	2b00      	cmp	r3, #0
 8005048:	f000 809f 	beq.w	800518a <_svfiprintf_r+0x1c6>
 800504c:	2300      	movs	r3, #0
 800504e:	f04f 32ff 	mov.w	r2, #4294967295
 8005052:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005056:	f10a 0a01 	add.w	sl, sl, #1
 800505a:	9304      	str	r3, [sp, #16]
 800505c:	9307      	str	r3, [sp, #28]
 800505e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005062:	931a      	str	r3, [sp, #104]	@ 0x68
 8005064:	4654      	mov	r4, sl
 8005066:	2205      	movs	r2, #5
 8005068:	f814 1b01 	ldrb.w	r1, [r4], #1
 800506c:	484e      	ldr	r0, [pc, #312]	@ (80051a8 <_svfiprintf_r+0x1e4>)
 800506e:	f7fb f8b7 	bl	80001e0 <memchr>
 8005072:	9a04      	ldr	r2, [sp, #16]
 8005074:	b9d8      	cbnz	r0, 80050ae <_svfiprintf_r+0xea>
 8005076:	06d0      	lsls	r0, r2, #27
 8005078:	bf44      	itt	mi
 800507a:	2320      	movmi	r3, #32
 800507c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005080:	0711      	lsls	r1, r2, #28
 8005082:	bf44      	itt	mi
 8005084:	232b      	movmi	r3, #43	@ 0x2b
 8005086:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800508a:	f89a 3000 	ldrb.w	r3, [sl]
 800508e:	2b2a      	cmp	r3, #42	@ 0x2a
 8005090:	d015      	beq.n	80050be <_svfiprintf_r+0xfa>
 8005092:	9a07      	ldr	r2, [sp, #28]
 8005094:	4654      	mov	r4, sl
 8005096:	2000      	movs	r0, #0
 8005098:	f04f 0c0a 	mov.w	ip, #10
 800509c:	4621      	mov	r1, r4
 800509e:	f811 3b01 	ldrb.w	r3, [r1], #1
 80050a2:	3b30      	subs	r3, #48	@ 0x30
 80050a4:	2b09      	cmp	r3, #9
 80050a6:	d94b      	bls.n	8005140 <_svfiprintf_r+0x17c>
 80050a8:	b1b0      	cbz	r0, 80050d8 <_svfiprintf_r+0x114>
 80050aa:	9207      	str	r2, [sp, #28]
 80050ac:	e014      	b.n	80050d8 <_svfiprintf_r+0x114>
 80050ae:	eba0 0308 	sub.w	r3, r0, r8
 80050b2:	fa09 f303 	lsl.w	r3, r9, r3
 80050b6:	4313      	orrs	r3, r2
 80050b8:	9304      	str	r3, [sp, #16]
 80050ba:	46a2      	mov	sl, r4
 80050bc:	e7d2      	b.n	8005064 <_svfiprintf_r+0xa0>
 80050be:	9b03      	ldr	r3, [sp, #12]
 80050c0:	1d19      	adds	r1, r3, #4
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	9103      	str	r1, [sp, #12]
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	bfbb      	ittet	lt
 80050ca:	425b      	neglt	r3, r3
 80050cc:	f042 0202 	orrlt.w	r2, r2, #2
 80050d0:	9307      	strge	r3, [sp, #28]
 80050d2:	9307      	strlt	r3, [sp, #28]
 80050d4:	bfb8      	it	lt
 80050d6:	9204      	strlt	r2, [sp, #16]
 80050d8:	7823      	ldrb	r3, [r4, #0]
 80050da:	2b2e      	cmp	r3, #46	@ 0x2e
 80050dc:	d10a      	bne.n	80050f4 <_svfiprintf_r+0x130>
 80050de:	7863      	ldrb	r3, [r4, #1]
 80050e0:	2b2a      	cmp	r3, #42	@ 0x2a
 80050e2:	d132      	bne.n	800514a <_svfiprintf_r+0x186>
 80050e4:	9b03      	ldr	r3, [sp, #12]
 80050e6:	1d1a      	adds	r2, r3, #4
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	9203      	str	r2, [sp, #12]
 80050ec:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80050f0:	3402      	adds	r4, #2
 80050f2:	9305      	str	r3, [sp, #20]
 80050f4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80051b8 <_svfiprintf_r+0x1f4>
 80050f8:	7821      	ldrb	r1, [r4, #0]
 80050fa:	2203      	movs	r2, #3
 80050fc:	4650      	mov	r0, sl
 80050fe:	f7fb f86f 	bl	80001e0 <memchr>
 8005102:	b138      	cbz	r0, 8005114 <_svfiprintf_r+0x150>
 8005104:	9b04      	ldr	r3, [sp, #16]
 8005106:	eba0 000a 	sub.w	r0, r0, sl
 800510a:	2240      	movs	r2, #64	@ 0x40
 800510c:	4082      	lsls	r2, r0
 800510e:	4313      	orrs	r3, r2
 8005110:	3401      	adds	r4, #1
 8005112:	9304      	str	r3, [sp, #16]
 8005114:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005118:	4824      	ldr	r0, [pc, #144]	@ (80051ac <_svfiprintf_r+0x1e8>)
 800511a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800511e:	2206      	movs	r2, #6
 8005120:	f7fb f85e 	bl	80001e0 <memchr>
 8005124:	2800      	cmp	r0, #0
 8005126:	d036      	beq.n	8005196 <_svfiprintf_r+0x1d2>
 8005128:	4b21      	ldr	r3, [pc, #132]	@ (80051b0 <_svfiprintf_r+0x1ec>)
 800512a:	bb1b      	cbnz	r3, 8005174 <_svfiprintf_r+0x1b0>
 800512c:	9b03      	ldr	r3, [sp, #12]
 800512e:	3307      	adds	r3, #7
 8005130:	f023 0307 	bic.w	r3, r3, #7
 8005134:	3308      	adds	r3, #8
 8005136:	9303      	str	r3, [sp, #12]
 8005138:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800513a:	4433      	add	r3, r6
 800513c:	9309      	str	r3, [sp, #36]	@ 0x24
 800513e:	e76a      	b.n	8005016 <_svfiprintf_r+0x52>
 8005140:	fb0c 3202 	mla	r2, ip, r2, r3
 8005144:	460c      	mov	r4, r1
 8005146:	2001      	movs	r0, #1
 8005148:	e7a8      	b.n	800509c <_svfiprintf_r+0xd8>
 800514a:	2300      	movs	r3, #0
 800514c:	3401      	adds	r4, #1
 800514e:	9305      	str	r3, [sp, #20]
 8005150:	4619      	mov	r1, r3
 8005152:	f04f 0c0a 	mov.w	ip, #10
 8005156:	4620      	mov	r0, r4
 8005158:	f810 2b01 	ldrb.w	r2, [r0], #1
 800515c:	3a30      	subs	r2, #48	@ 0x30
 800515e:	2a09      	cmp	r2, #9
 8005160:	d903      	bls.n	800516a <_svfiprintf_r+0x1a6>
 8005162:	2b00      	cmp	r3, #0
 8005164:	d0c6      	beq.n	80050f4 <_svfiprintf_r+0x130>
 8005166:	9105      	str	r1, [sp, #20]
 8005168:	e7c4      	b.n	80050f4 <_svfiprintf_r+0x130>
 800516a:	fb0c 2101 	mla	r1, ip, r1, r2
 800516e:	4604      	mov	r4, r0
 8005170:	2301      	movs	r3, #1
 8005172:	e7f0      	b.n	8005156 <_svfiprintf_r+0x192>
 8005174:	ab03      	add	r3, sp, #12
 8005176:	9300      	str	r3, [sp, #0]
 8005178:	462a      	mov	r2, r5
 800517a:	4b0e      	ldr	r3, [pc, #56]	@ (80051b4 <_svfiprintf_r+0x1f0>)
 800517c:	a904      	add	r1, sp, #16
 800517e:	4638      	mov	r0, r7
 8005180:	f3af 8000 	nop.w
 8005184:	1c42      	adds	r2, r0, #1
 8005186:	4606      	mov	r6, r0
 8005188:	d1d6      	bne.n	8005138 <_svfiprintf_r+0x174>
 800518a:	89ab      	ldrh	r3, [r5, #12]
 800518c:	065b      	lsls	r3, r3, #25
 800518e:	f53f af2d 	bmi.w	8004fec <_svfiprintf_r+0x28>
 8005192:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005194:	e72c      	b.n	8004ff0 <_svfiprintf_r+0x2c>
 8005196:	ab03      	add	r3, sp, #12
 8005198:	9300      	str	r3, [sp, #0]
 800519a:	462a      	mov	r2, r5
 800519c:	4b05      	ldr	r3, [pc, #20]	@ (80051b4 <_svfiprintf_r+0x1f0>)
 800519e:	a904      	add	r1, sp, #16
 80051a0:	4638      	mov	r0, r7
 80051a2:	f000 f879 	bl	8005298 <_printf_i>
 80051a6:	e7ed      	b.n	8005184 <_svfiprintf_r+0x1c0>
 80051a8:	08005694 	.word	0x08005694
 80051ac:	0800569e 	.word	0x0800569e
 80051b0:	00000000 	.word	0x00000000
 80051b4:	08004f0d 	.word	0x08004f0d
 80051b8:	0800569a 	.word	0x0800569a

080051bc <_printf_common>:
 80051bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80051c0:	4616      	mov	r6, r2
 80051c2:	4698      	mov	r8, r3
 80051c4:	688a      	ldr	r2, [r1, #8]
 80051c6:	690b      	ldr	r3, [r1, #16]
 80051c8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80051cc:	4293      	cmp	r3, r2
 80051ce:	bfb8      	it	lt
 80051d0:	4613      	movlt	r3, r2
 80051d2:	6033      	str	r3, [r6, #0]
 80051d4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80051d8:	4607      	mov	r7, r0
 80051da:	460c      	mov	r4, r1
 80051dc:	b10a      	cbz	r2, 80051e2 <_printf_common+0x26>
 80051de:	3301      	adds	r3, #1
 80051e0:	6033      	str	r3, [r6, #0]
 80051e2:	6823      	ldr	r3, [r4, #0]
 80051e4:	0699      	lsls	r1, r3, #26
 80051e6:	bf42      	ittt	mi
 80051e8:	6833      	ldrmi	r3, [r6, #0]
 80051ea:	3302      	addmi	r3, #2
 80051ec:	6033      	strmi	r3, [r6, #0]
 80051ee:	6825      	ldr	r5, [r4, #0]
 80051f0:	f015 0506 	ands.w	r5, r5, #6
 80051f4:	d106      	bne.n	8005204 <_printf_common+0x48>
 80051f6:	f104 0a19 	add.w	sl, r4, #25
 80051fa:	68e3      	ldr	r3, [r4, #12]
 80051fc:	6832      	ldr	r2, [r6, #0]
 80051fe:	1a9b      	subs	r3, r3, r2
 8005200:	42ab      	cmp	r3, r5
 8005202:	dc26      	bgt.n	8005252 <_printf_common+0x96>
 8005204:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005208:	6822      	ldr	r2, [r4, #0]
 800520a:	3b00      	subs	r3, #0
 800520c:	bf18      	it	ne
 800520e:	2301      	movne	r3, #1
 8005210:	0692      	lsls	r2, r2, #26
 8005212:	d42b      	bmi.n	800526c <_printf_common+0xb0>
 8005214:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005218:	4641      	mov	r1, r8
 800521a:	4638      	mov	r0, r7
 800521c:	47c8      	blx	r9
 800521e:	3001      	adds	r0, #1
 8005220:	d01e      	beq.n	8005260 <_printf_common+0xa4>
 8005222:	6823      	ldr	r3, [r4, #0]
 8005224:	6922      	ldr	r2, [r4, #16]
 8005226:	f003 0306 	and.w	r3, r3, #6
 800522a:	2b04      	cmp	r3, #4
 800522c:	bf02      	ittt	eq
 800522e:	68e5      	ldreq	r5, [r4, #12]
 8005230:	6833      	ldreq	r3, [r6, #0]
 8005232:	1aed      	subeq	r5, r5, r3
 8005234:	68a3      	ldr	r3, [r4, #8]
 8005236:	bf0c      	ite	eq
 8005238:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800523c:	2500      	movne	r5, #0
 800523e:	4293      	cmp	r3, r2
 8005240:	bfc4      	itt	gt
 8005242:	1a9b      	subgt	r3, r3, r2
 8005244:	18ed      	addgt	r5, r5, r3
 8005246:	2600      	movs	r6, #0
 8005248:	341a      	adds	r4, #26
 800524a:	42b5      	cmp	r5, r6
 800524c:	d11a      	bne.n	8005284 <_printf_common+0xc8>
 800524e:	2000      	movs	r0, #0
 8005250:	e008      	b.n	8005264 <_printf_common+0xa8>
 8005252:	2301      	movs	r3, #1
 8005254:	4652      	mov	r2, sl
 8005256:	4641      	mov	r1, r8
 8005258:	4638      	mov	r0, r7
 800525a:	47c8      	blx	r9
 800525c:	3001      	adds	r0, #1
 800525e:	d103      	bne.n	8005268 <_printf_common+0xac>
 8005260:	f04f 30ff 	mov.w	r0, #4294967295
 8005264:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005268:	3501      	adds	r5, #1
 800526a:	e7c6      	b.n	80051fa <_printf_common+0x3e>
 800526c:	18e1      	adds	r1, r4, r3
 800526e:	1c5a      	adds	r2, r3, #1
 8005270:	2030      	movs	r0, #48	@ 0x30
 8005272:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005276:	4422      	add	r2, r4
 8005278:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800527c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005280:	3302      	adds	r3, #2
 8005282:	e7c7      	b.n	8005214 <_printf_common+0x58>
 8005284:	2301      	movs	r3, #1
 8005286:	4622      	mov	r2, r4
 8005288:	4641      	mov	r1, r8
 800528a:	4638      	mov	r0, r7
 800528c:	47c8      	blx	r9
 800528e:	3001      	adds	r0, #1
 8005290:	d0e6      	beq.n	8005260 <_printf_common+0xa4>
 8005292:	3601      	adds	r6, #1
 8005294:	e7d9      	b.n	800524a <_printf_common+0x8e>
	...

08005298 <_printf_i>:
 8005298:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800529c:	7e0f      	ldrb	r7, [r1, #24]
 800529e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80052a0:	2f78      	cmp	r7, #120	@ 0x78
 80052a2:	4691      	mov	r9, r2
 80052a4:	4680      	mov	r8, r0
 80052a6:	460c      	mov	r4, r1
 80052a8:	469a      	mov	sl, r3
 80052aa:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80052ae:	d807      	bhi.n	80052c0 <_printf_i+0x28>
 80052b0:	2f62      	cmp	r7, #98	@ 0x62
 80052b2:	d80a      	bhi.n	80052ca <_printf_i+0x32>
 80052b4:	2f00      	cmp	r7, #0
 80052b6:	f000 80d2 	beq.w	800545e <_printf_i+0x1c6>
 80052ba:	2f58      	cmp	r7, #88	@ 0x58
 80052bc:	f000 80b9 	beq.w	8005432 <_printf_i+0x19a>
 80052c0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80052c4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80052c8:	e03a      	b.n	8005340 <_printf_i+0xa8>
 80052ca:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80052ce:	2b15      	cmp	r3, #21
 80052d0:	d8f6      	bhi.n	80052c0 <_printf_i+0x28>
 80052d2:	a101      	add	r1, pc, #4	@ (adr r1, 80052d8 <_printf_i+0x40>)
 80052d4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80052d8:	08005331 	.word	0x08005331
 80052dc:	08005345 	.word	0x08005345
 80052e0:	080052c1 	.word	0x080052c1
 80052e4:	080052c1 	.word	0x080052c1
 80052e8:	080052c1 	.word	0x080052c1
 80052ec:	080052c1 	.word	0x080052c1
 80052f0:	08005345 	.word	0x08005345
 80052f4:	080052c1 	.word	0x080052c1
 80052f8:	080052c1 	.word	0x080052c1
 80052fc:	080052c1 	.word	0x080052c1
 8005300:	080052c1 	.word	0x080052c1
 8005304:	08005445 	.word	0x08005445
 8005308:	0800536f 	.word	0x0800536f
 800530c:	080053ff 	.word	0x080053ff
 8005310:	080052c1 	.word	0x080052c1
 8005314:	080052c1 	.word	0x080052c1
 8005318:	08005467 	.word	0x08005467
 800531c:	080052c1 	.word	0x080052c1
 8005320:	0800536f 	.word	0x0800536f
 8005324:	080052c1 	.word	0x080052c1
 8005328:	080052c1 	.word	0x080052c1
 800532c:	08005407 	.word	0x08005407
 8005330:	6833      	ldr	r3, [r6, #0]
 8005332:	1d1a      	adds	r2, r3, #4
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	6032      	str	r2, [r6, #0]
 8005338:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800533c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005340:	2301      	movs	r3, #1
 8005342:	e09d      	b.n	8005480 <_printf_i+0x1e8>
 8005344:	6833      	ldr	r3, [r6, #0]
 8005346:	6820      	ldr	r0, [r4, #0]
 8005348:	1d19      	adds	r1, r3, #4
 800534a:	6031      	str	r1, [r6, #0]
 800534c:	0606      	lsls	r6, r0, #24
 800534e:	d501      	bpl.n	8005354 <_printf_i+0xbc>
 8005350:	681d      	ldr	r5, [r3, #0]
 8005352:	e003      	b.n	800535c <_printf_i+0xc4>
 8005354:	0645      	lsls	r5, r0, #25
 8005356:	d5fb      	bpl.n	8005350 <_printf_i+0xb8>
 8005358:	f9b3 5000 	ldrsh.w	r5, [r3]
 800535c:	2d00      	cmp	r5, #0
 800535e:	da03      	bge.n	8005368 <_printf_i+0xd0>
 8005360:	232d      	movs	r3, #45	@ 0x2d
 8005362:	426d      	negs	r5, r5
 8005364:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005368:	4859      	ldr	r0, [pc, #356]	@ (80054d0 <_printf_i+0x238>)
 800536a:	230a      	movs	r3, #10
 800536c:	e011      	b.n	8005392 <_printf_i+0xfa>
 800536e:	6821      	ldr	r1, [r4, #0]
 8005370:	6833      	ldr	r3, [r6, #0]
 8005372:	0608      	lsls	r0, r1, #24
 8005374:	f853 5b04 	ldr.w	r5, [r3], #4
 8005378:	d402      	bmi.n	8005380 <_printf_i+0xe8>
 800537a:	0649      	lsls	r1, r1, #25
 800537c:	bf48      	it	mi
 800537e:	b2ad      	uxthmi	r5, r5
 8005380:	2f6f      	cmp	r7, #111	@ 0x6f
 8005382:	4853      	ldr	r0, [pc, #332]	@ (80054d0 <_printf_i+0x238>)
 8005384:	6033      	str	r3, [r6, #0]
 8005386:	bf14      	ite	ne
 8005388:	230a      	movne	r3, #10
 800538a:	2308      	moveq	r3, #8
 800538c:	2100      	movs	r1, #0
 800538e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005392:	6866      	ldr	r6, [r4, #4]
 8005394:	60a6      	str	r6, [r4, #8]
 8005396:	2e00      	cmp	r6, #0
 8005398:	bfa2      	ittt	ge
 800539a:	6821      	ldrge	r1, [r4, #0]
 800539c:	f021 0104 	bicge.w	r1, r1, #4
 80053a0:	6021      	strge	r1, [r4, #0]
 80053a2:	b90d      	cbnz	r5, 80053a8 <_printf_i+0x110>
 80053a4:	2e00      	cmp	r6, #0
 80053a6:	d04b      	beq.n	8005440 <_printf_i+0x1a8>
 80053a8:	4616      	mov	r6, r2
 80053aa:	fbb5 f1f3 	udiv	r1, r5, r3
 80053ae:	fb03 5711 	mls	r7, r3, r1, r5
 80053b2:	5dc7      	ldrb	r7, [r0, r7]
 80053b4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80053b8:	462f      	mov	r7, r5
 80053ba:	42bb      	cmp	r3, r7
 80053bc:	460d      	mov	r5, r1
 80053be:	d9f4      	bls.n	80053aa <_printf_i+0x112>
 80053c0:	2b08      	cmp	r3, #8
 80053c2:	d10b      	bne.n	80053dc <_printf_i+0x144>
 80053c4:	6823      	ldr	r3, [r4, #0]
 80053c6:	07df      	lsls	r7, r3, #31
 80053c8:	d508      	bpl.n	80053dc <_printf_i+0x144>
 80053ca:	6923      	ldr	r3, [r4, #16]
 80053cc:	6861      	ldr	r1, [r4, #4]
 80053ce:	4299      	cmp	r1, r3
 80053d0:	bfde      	ittt	le
 80053d2:	2330      	movle	r3, #48	@ 0x30
 80053d4:	f806 3c01 	strble.w	r3, [r6, #-1]
 80053d8:	f106 36ff 	addle.w	r6, r6, #4294967295
 80053dc:	1b92      	subs	r2, r2, r6
 80053de:	6122      	str	r2, [r4, #16]
 80053e0:	f8cd a000 	str.w	sl, [sp]
 80053e4:	464b      	mov	r3, r9
 80053e6:	aa03      	add	r2, sp, #12
 80053e8:	4621      	mov	r1, r4
 80053ea:	4640      	mov	r0, r8
 80053ec:	f7ff fee6 	bl	80051bc <_printf_common>
 80053f0:	3001      	adds	r0, #1
 80053f2:	d14a      	bne.n	800548a <_printf_i+0x1f2>
 80053f4:	f04f 30ff 	mov.w	r0, #4294967295
 80053f8:	b004      	add	sp, #16
 80053fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80053fe:	6823      	ldr	r3, [r4, #0]
 8005400:	f043 0320 	orr.w	r3, r3, #32
 8005404:	6023      	str	r3, [r4, #0]
 8005406:	4833      	ldr	r0, [pc, #204]	@ (80054d4 <_printf_i+0x23c>)
 8005408:	2778      	movs	r7, #120	@ 0x78
 800540a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800540e:	6823      	ldr	r3, [r4, #0]
 8005410:	6831      	ldr	r1, [r6, #0]
 8005412:	061f      	lsls	r7, r3, #24
 8005414:	f851 5b04 	ldr.w	r5, [r1], #4
 8005418:	d402      	bmi.n	8005420 <_printf_i+0x188>
 800541a:	065f      	lsls	r7, r3, #25
 800541c:	bf48      	it	mi
 800541e:	b2ad      	uxthmi	r5, r5
 8005420:	6031      	str	r1, [r6, #0]
 8005422:	07d9      	lsls	r1, r3, #31
 8005424:	bf44      	itt	mi
 8005426:	f043 0320 	orrmi.w	r3, r3, #32
 800542a:	6023      	strmi	r3, [r4, #0]
 800542c:	b11d      	cbz	r5, 8005436 <_printf_i+0x19e>
 800542e:	2310      	movs	r3, #16
 8005430:	e7ac      	b.n	800538c <_printf_i+0xf4>
 8005432:	4827      	ldr	r0, [pc, #156]	@ (80054d0 <_printf_i+0x238>)
 8005434:	e7e9      	b.n	800540a <_printf_i+0x172>
 8005436:	6823      	ldr	r3, [r4, #0]
 8005438:	f023 0320 	bic.w	r3, r3, #32
 800543c:	6023      	str	r3, [r4, #0]
 800543e:	e7f6      	b.n	800542e <_printf_i+0x196>
 8005440:	4616      	mov	r6, r2
 8005442:	e7bd      	b.n	80053c0 <_printf_i+0x128>
 8005444:	6833      	ldr	r3, [r6, #0]
 8005446:	6825      	ldr	r5, [r4, #0]
 8005448:	6961      	ldr	r1, [r4, #20]
 800544a:	1d18      	adds	r0, r3, #4
 800544c:	6030      	str	r0, [r6, #0]
 800544e:	062e      	lsls	r6, r5, #24
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	d501      	bpl.n	8005458 <_printf_i+0x1c0>
 8005454:	6019      	str	r1, [r3, #0]
 8005456:	e002      	b.n	800545e <_printf_i+0x1c6>
 8005458:	0668      	lsls	r0, r5, #25
 800545a:	d5fb      	bpl.n	8005454 <_printf_i+0x1bc>
 800545c:	8019      	strh	r1, [r3, #0]
 800545e:	2300      	movs	r3, #0
 8005460:	6123      	str	r3, [r4, #16]
 8005462:	4616      	mov	r6, r2
 8005464:	e7bc      	b.n	80053e0 <_printf_i+0x148>
 8005466:	6833      	ldr	r3, [r6, #0]
 8005468:	1d1a      	adds	r2, r3, #4
 800546a:	6032      	str	r2, [r6, #0]
 800546c:	681e      	ldr	r6, [r3, #0]
 800546e:	6862      	ldr	r2, [r4, #4]
 8005470:	2100      	movs	r1, #0
 8005472:	4630      	mov	r0, r6
 8005474:	f7fa feb4 	bl	80001e0 <memchr>
 8005478:	b108      	cbz	r0, 800547e <_printf_i+0x1e6>
 800547a:	1b80      	subs	r0, r0, r6
 800547c:	6060      	str	r0, [r4, #4]
 800547e:	6863      	ldr	r3, [r4, #4]
 8005480:	6123      	str	r3, [r4, #16]
 8005482:	2300      	movs	r3, #0
 8005484:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005488:	e7aa      	b.n	80053e0 <_printf_i+0x148>
 800548a:	6923      	ldr	r3, [r4, #16]
 800548c:	4632      	mov	r2, r6
 800548e:	4649      	mov	r1, r9
 8005490:	4640      	mov	r0, r8
 8005492:	47d0      	blx	sl
 8005494:	3001      	adds	r0, #1
 8005496:	d0ad      	beq.n	80053f4 <_printf_i+0x15c>
 8005498:	6823      	ldr	r3, [r4, #0]
 800549a:	079b      	lsls	r3, r3, #30
 800549c:	d413      	bmi.n	80054c6 <_printf_i+0x22e>
 800549e:	68e0      	ldr	r0, [r4, #12]
 80054a0:	9b03      	ldr	r3, [sp, #12]
 80054a2:	4298      	cmp	r0, r3
 80054a4:	bfb8      	it	lt
 80054a6:	4618      	movlt	r0, r3
 80054a8:	e7a6      	b.n	80053f8 <_printf_i+0x160>
 80054aa:	2301      	movs	r3, #1
 80054ac:	4632      	mov	r2, r6
 80054ae:	4649      	mov	r1, r9
 80054b0:	4640      	mov	r0, r8
 80054b2:	47d0      	blx	sl
 80054b4:	3001      	adds	r0, #1
 80054b6:	d09d      	beq.n	80053f4 <_printf_i+0x15c>
 80054b8:	3501      	adds	r5, #1
 80054ba:	68e3      	ldr	r3, [r4, #12]
 80054bc:	9903      	ldr	r1, [sp, #12]
 80054be:	1a5b      	subs	r3, r3, r1
 80054c0:	42ab      	cmp	r3, r5
 80054c2:	dcf2      	bgt.n	80054aa <_printf_i+0x212>
 80054c4:	e7eb      	b.n	800549e <_printf_i+0x206>
 80054c6:	2500      	movs	r5, #0
 80054c8:	f104 0619 	add.w	r6, r4, #25
 80054cc:	e7f5      	b.n	80054ba <_printf_i+0x222>
 80054ce:	bf00      	nop
 80054d0:	080056a5 	.word	0x080056a5
 80054d4:	080056b6 	.word	0x080056b6

080054d8 <memmove>:
 80054d8:	4288      	cmp	r0, r1
 80054da:	b510      	push	{r4, lr}
 80054dc:	eb01 0402 	add.w	r4, r1, r2
 80054e0:	d902      	bls.n	80054e8 <memmove+0x10>
 80054e2:	4284      	cmp	r4, r0
 80054e4:	4623      	mov	r3, r4
 80054e6:	d807      	bhi.n	80054f8 <memmove+0x20>
 80054e8:	1e43      	subs	r3, r0, #1
 80054ea:	42a1      	cmp	r1, r4
 80054ec:	d008      	beq.n	8005500 <memmove+0x28>
 80054ee:	f811 2b01 	ldrb.w	r2, [r1], #1
 80054f2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80054f6:	e7f8      	b.n	80054ea <memmove+0x12>
 80054f8:	4402      	add	r2, r0
 80054fa:	4601      	mov	r1, r0
 80054fc:	428a      	cmp	r2, r1
 80054fe:	d100      	bne.n	8005502 <memmove+0x2a>
 8005500:	bd10      	pop	{r4, pc}
 8005502:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005506:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800550a:	e7f7      	b.n	80054fc <memmove+0x24>

0800550c <_sbrk_r>:
 800550c:	b538      	push	{r3, r4, r5, lr}
 800550e:	4d06      	ldr	r5, [pc, #24]	@ (8005528 <_sbrk_r+0x1c>)
 8005510:	2300      	movs	r3, #0
 8005512:	4604      	mov	r4, r0
 8005514:	4608      	mov	r0, r1
 8005516:	602b      	str	r3, [r5, #0]
 8005518:	f7fc f858 	bl	80015cc <_sbrk>
 800551c:	1c43      	adds	r3, r0, #1
 800551e:	d102      	bne.n	8005526 <_sbrk_r+0x1a>
 8005520:	682b      	ldr	r3, [r5, #0]
 8005522:	b103      	cbz	r3, 8005526 <_sbrk_r+0x1a>
 8005524:	6023      	str	r3, [r4, #0]
 8005526:	bd38      	pop	{r3, r4, r5, pc}
 8005528:	200002f8 	.word	0x200002f8

0800552c <memcpy>:
 800552c:	440a      	add	r2, r1
 800552e:	4291      	cmp	r1, r2
 8005530:	f100 33ff 	add.w	r3, r0, #4294967295
 8005534:	d100      	bne.n	8005538 <memcpy+0xc>
 8005536:	4770      	bx	lr
 8005538:	b510      	push	{r4, lr}
 800553a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800553e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005542:	4291      	cmp	r1, r2
 8005544:	d1f9      	bne.n	800553a <memcpy+0xe>
 8005546:	bd10      	pop	{r4, pc}

08005548 <_realloc_r>:
 8005548:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800554c:	4680      	mov	r8, r0
 800554e:	4615      	mov	r5, r2
 8005550:	460c      	mov	r4, r1
 8005552:	b921      	cbnz	r1, 800555e <_realloc_r+0x16>
 8005554:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005558:	4611      	mov	r1, r2
 800555a:	f7ff bc4b 	b.w	8004df4 <_malloc_r>
 800555e:	b92a      	cbnz	r2, 800556c <_realloc_r+0x24>
 8005560:	f7ff fbdc 	bl	8004d1c <_free_r>
 8005564:	2400      	movs	r4, #0
 8005566:	4620      	mov	r0, r4
 8005568:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800556c:	f000 f81a 	bl	80055a4 <_malloc_usable_size_r>
 8005570:	4285      	cmp	r5, r0
 8005572:	4606      	mov	r6, r0
 8005574:	d802      	bhi.n	800557c <_realloc_r+0x34>
 8005576:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800557a:	d8f4      	bhi.n	8005566 <_realloc_r+0x1e>
 800557c:	4629      	mov	r1, r5
 800557e:	4640      	mov	r0, r8
 8005580:	f7ff fc38 	bl	8004df4 <_malloc_r>
 8005584:	4607      	mov	r7, r0
 8005586:	2800      	cmp	r0, #0
 8005588:	d0ec      	beq.n	8005564 <_realloc_r+0x1c>
 800558a:	42b5      	cmp	r5, r6
 800558c:	462a      	mov	r2, r5
 800558e:	4621      	mov	r1, r4
 8005590:	bf28      	it	cs
 8005592:	4632      	movcs	r2, r6
 8005594:	f7ff ffca 	bl	800552c <memcpy>
 8005598:	4621      	mov	r1, r4
 800559a:	4640      	mov	r0, r8
 800559c:	f7ff fbbe 	bl	8004d1c <_free_r>
 80055a0:	463c      	mov	r4, r7
 80055a2:	e7e0      	b.n	8005566 <_realloc_r+0x1e>

080055a4 <_malloc_usable_size_r>:
 80055a4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80055a8:	1f18      	subs	r0, r3, #4
 80055aa:	2b00      	cmp	r3, #0
 80055ac:	bfbc      	itt	lt
 80055ae:	580b      	ldrlt	r3, [r1, r0]
 80055b0:	18c0      	addlt	r0, r0, r3
 80055b2:	4770      	bx	lr

080055b4 <_init>:
 80055b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80055b6:	bf00      	nop
 80055b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80055ba:	bc08      	pop	{r3}
 80055bc:	469e      	mov	lr, r3
 80055be:	4770      	bx	lr

080055c0 <_fini>:
 80055c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80055c2:	bf00      	nop
 80055c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80055c6:	bc08      	pop	{r3}
 80055c8:	469e      	mov	lr, r3
 80055ca:	4770      	bx	lr
