// Seed: 3863668936
module module_0 (
    input uwire id_0
    , id_8,
    input supply0 id_1
    , id_9,
    output wor id_2,
    output wand id_3[1 : -1],
    output tri id_4,
    input supply0 id_5,
    input wor id_6
);
endmodule
module module_1 #(
    parameter id_10 = 32'd68,
    parameter id_17 = 32'd67
) (
    output wire id_0,
    output wire id_1,
    output supply1 id_2,
    input tri id_3,
    input tri1 id_4,
    input tri1 id_5,
    input tri id_6,
    input wand id_7
    , id_21,
    output supply0 id_8,
    input wand id_9,
    output wor _id_10,
    input wire id_11,
    input wire id_12[id_10 : id_17],
    input supply1 id_13,
    output tri id_14,
    input supply0 id_15,
    input uwire id_16,
    output uwire _id_17,
    input uwire id_18,
    input wor id_19
);
  assign id_14 = id_4;
  assign id_8  = -1 - id_12;
  module_0 modCall_1 (
      id_4,
      id_11,
      id_1,
      id_2,
      id_1,
      id_3,
      id_4
  );
  assign modCall_1.id_3 = 0;
  assign id_21 = 1;
  always @(1) $clog2(13);
  ;
  assign id_2 = 1'b0;
  wire id_22;
endmodule
