
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035242                       # Number of seconds simulated
sim_ticks                                 35241851778                       # Number of ticks simulated
final_tick                               564806231715                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 161997                       # Simulator instruction rate (inst/s)
host_op_rate                                   204611                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2590281                       # Simulator tick rate (ticks/s)
host_mem_usage                               16913960                       # Number of bytes of host memory used
host_seconds                                 13605.42                       # Real time elapsed on the host
sim_insts                                  2204037565                       # Number of instructions simulated
sim_ops                                    2783820478                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       643072                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1096448                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1742592                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3072                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1271680                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1271680                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         5024                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         8566                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 13614                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            9935                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 9935                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        39952                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     18247395                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        47217                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     31112100                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                49446664                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        39952                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        47217                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              87169                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          36084369                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               36084369                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          36084369                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        39952                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     18247395                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        47217                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     31112100                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               85531033                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                84512835                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31002871                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25430105                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2018718                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13093371                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12087973                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3157357                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87215                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32035773                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170380650                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31002871                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15245330                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36603466                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10818555                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6240092                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15669596                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       806077                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     83646701                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.502955                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.338676                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        47043235     56.24%     56.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3656284      4.37%     60.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3195221      3.82%     64.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3441765      4.11%     68.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3001254      3.59%     72.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1571277      1.88%     74.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1027375      1.23%     75.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2716060      3.25%     78.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17994230     21.51%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     83646701                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.366842                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.016033                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33695984                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5823935                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34823789                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       542063                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8760921                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5078767                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6613                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     202055458                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51020                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8760921                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35370953                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        2385454                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       752446                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33658494                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2718425                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     195181774                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        12942                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1693623                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       749301                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           85                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    271154999                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    910153790                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    910153790                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102895735                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33758                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17736                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7243370                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19231747                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10024521                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       241341                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2908085                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183989154                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33744                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147863126                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       282321                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     61057905                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186461580                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1700                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     83646701                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.767710                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.912412                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29461523     35.22%     35.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17899802     21.40%     56.62% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11829376     14.14%     70.76% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7626624      9.12%     79.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7602168      9.09%     88.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4414269      5.28%     94.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3403953      4.07%     98.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       750923      0.90%     99.21% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       658063      0.79%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     83646701                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1083780     69.87%     69.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            40      0.00%     69.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        203811     13.14%     83.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       263494     16.99%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121615325     82.25%     82.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2019068      1.37%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15750663     10.65%     94.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8462048      5.72%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147863126                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.749594                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1551125                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010490                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381206395                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    245081859                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143708080                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149414251                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       263513                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7019618                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          447                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1074                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2282848                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          571                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8760921                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1643637                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       160354                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    184022898                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       316899                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19231747                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10024521                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17722                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        116248                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         7349                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1074                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1235579                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1128780                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2364359                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145275377                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14800727                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2587745                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            23013952                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20590182                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8213225                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.718974                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143855416                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143708080                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93733821                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261786214                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.700429                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358055                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61604249                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2043987                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     74885780                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.634782                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.175222                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     29578707     39.50%     39.50% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20453905     27.31%     66.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8383635     11.20%     78.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4291945      5.73%     83.74% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3676604      4.91%     88.65% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1804995      2.41%     91.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1984031      2.65%     93.71% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1006331      1.34%     95.05% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3705627      4.95%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     74885780                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3705627                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           255206322                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376821571                       # The number of ROB writes
system.switch_cpus0.timesIdled                  39068                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 866134                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.845128                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.845128                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.183252                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.183252                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655946247                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      197113514                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189527560                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                84512835                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        30743909                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     24982258                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2096626                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13071399                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12021793                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3246928                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        89252                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     30866329                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             170505573                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           30743909                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15268721                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             37508863                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11257680                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       6036422                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           22                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         15116853                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       901484                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     83526052                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.521967                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.307402                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        46017189     55.09%     55.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3287134      3.94%     59.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2669070      3.20%     62.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         6476688      7.75%     69.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1769001      2.12%     72.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2256323      2.70%     74.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1625715      1.95%     76.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          916716      1.10%     77.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18508216     22.16%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     83526052                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.363778                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.017511                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        32287325                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5847782                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         36077413                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       241064                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       9072459                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5255757                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        42303                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     203878152                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        84352                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       9072459                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        34648321                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1269392                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1098620                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         33901517                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3535735                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     196705098                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        27832                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1465238                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1101148                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          553                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    275328334                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    918394356                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    918394356                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    168928598                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       106399643                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        40198                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        22587                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          9699627                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18329214                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9350825                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       146249                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3114564                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         186015900                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        38696                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        147796084                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       283243                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     64192708                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    196174535                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5968                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     83526052                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.769461                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.887218                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     28772046     34.45%     34.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     18024229     21.58%     56.03% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11853895     14.19%     70.22% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8755138     10.48%     80.70% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7532541      9.02%     89.72% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3917211      4.69%     94.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3328558      3.99%     98.39% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       628388      0.75%     99.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       714046      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     83526052                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         865618     71.13%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             8      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        176160     14.48%     85.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       175144     14.39%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    123144930     83.32%     83.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2103774      1.42%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16363      0.01%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14673339      9.93%     94.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7857678      5.32%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     147796084                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.748800                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1216930                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008234                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    380618391                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    250247936                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    144038293                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     149013014                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       553634                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7211549                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2922                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          634                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2397806                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       9072459                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         532554                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        79946                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    186054598                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       411156                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18329214                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9350825                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        22332                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         71726                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          634                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1255136                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1176743                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2431879                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    145452480                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13773390                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2343602                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21425181                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20524324                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7651791                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.721070                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             144134576                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            144038293                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         93864418                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        264999576                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.704336                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354206                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     98964425                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    121537780                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     64517491                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32728                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2100903                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     74453593                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.632396                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.141008                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     28687550     38.53%     38.53% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     20748562     27.87%     66.40% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8445389     11.34%     77.74% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4747068      6.38%     84.12% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3879852      5.21%     89.33% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1578250      2.12%     91.45% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1874037      2.52%     93.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       940724      1.26%     95.23% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3552161      4.77%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     74453593                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     98964425                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     121537780                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18070676                       # Number of memory references committed
system.switch_cpus1.commit.loads             11117660                       # Number of loads committed
system.switch_cpus1.commit.membars              16364                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17462653                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        109509927                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2474302                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3552161                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           256956703                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          381188725                       # The number of ROB writes
system.switch_cpus1.timesIdled                  39052                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 986783                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           98964425                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            121537780                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     98964425                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.853972                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.853972                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.170999                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.170999                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       654355163                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      199053881                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      188113976                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32728                       # number of misc regfile writes
system.l2.replacements                          13614                       # number of replacements
system.l2.tagsinuse                            131072                       # Cycle average of tags in use
system.l2.total_refs                          2146290                       # Total number of references to valid blocks.
system.l2.sampled_refs                         144686                       # Sample count of references to valid blocks.
system.l2.avg_refs                          14.834124                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks         75863.160276                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     10.996578                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   2650.328481                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     12.996776                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   4510.216543                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.inst                   120                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          16966.532168                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.inst            110.894462                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data          30826.874716                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.578790                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000084                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.020220                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000099                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.034410                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.inst             0.000916                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.129444                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.inst             0.000846                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.235190                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        90291                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        63381                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  153672                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            66898                       # number of Writeback hits
system.l2.Writeback_hits::total                 66898                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        90291                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        63381                       # number of demand (read+write) hits
system.l2.demand_hits::total                   153672                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        90291                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        63381                       # number of overall hits
system.l2.overall_hits::total                  153672                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         5024                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         8566                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 13614                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         5024                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         8566                       # number of demand (read+write) misses
system.l2.demand_misses::total                  13614                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         5024                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         8566                       # number of overall misses
system.l2.overall_misses::total                 13614                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       440818                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    268595176                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       537027                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    445820863                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       715393884                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       440818                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    268595176                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       537027                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    445820863                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        715393884                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       440818                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    268595176                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       537027                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    445820863                       # number of overall miss cycles
system.l2.overall_miss_latency::total       715393884                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        95315                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        71947                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              167286                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        66898                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             66898                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        95315                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        71947                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               167286                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        95315                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        71947                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              167286                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.052709                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.119060                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.081382                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.052709                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.119060                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.081382                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.052709                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.119060                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.081382                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 40074.363636                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 53462.415605                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 41309.769231                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 52045.396101                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 52548.397532                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 40074.363636                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 53462.415605                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 41309.769231                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 52045.396101                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52548.397532                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 40074.363636                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 53462.415605                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 41309.769231                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 52045.396101                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52548.397532                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 9935                       # number of writebacks
system.l2.writebacks::total                      9935                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         5024                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         8566                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            13614                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         5024                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         8566                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             13614                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         5024                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         8566                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            13614                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       376889                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    239428226                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       461816                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    396157237                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    636424168                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       376889                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    239428226                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       461816                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    396157237                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    636424168                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       376889                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    239428226                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       461816                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    396157237                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    636424168                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.052709                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.119060                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.081382                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.052709                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.119060                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.081382                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.052709                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.119060                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.081382                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 34262.636364                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 47656.892118                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 35524.307692                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 46247.634485                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 46747.771999                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 34262.636364                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 47656.892118                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 35524.307692                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 46247.634485                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 46747.771999                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 34262.636364                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 47656.892118                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 35524.307692                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 46247.634485                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 46747.771999                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               550.996576                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015677245                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1843334.382940                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.996576                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.017623                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.883007                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15669584                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15669584                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15669584                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15669584                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15669584                       # number of overall hits
system.cpu0.icache.overall_hits::total       15669584                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           12                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           12                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           12                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            12                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           12                       # number of overall misses
system.cpu0.icache.overall_misses::total           12                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       531247                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       531247                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       531247                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       531247                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       531247                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       531247                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15669596                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15669596                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15669596                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15669596                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15669596                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15669596                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 44270.583333                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 44270.583333                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 44270.583333                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 44270.583333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 44270.583333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 44270.583333                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       452488                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       452488                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       452488                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       452488                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       452488                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       452488                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 41135.272727                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 41135.272727                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 41135.272727                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 41135.272727                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 41135.272727                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 41135.272727                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95315                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191905539                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 95571                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2007.989233                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.497064                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.502936                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916004                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083996                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11641226                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11641226                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709475                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709475                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16994                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16994                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19350701                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19350701                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19350701                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19350701                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       351750                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       351750                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           50                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           50                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       351800                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        351800                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       351800                       # number of overall misses
system.cpu0.dcache.overall_misses::total       351800                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   8719169909                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   8719169909                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      1544895                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      1544895                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   8720714804                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   8720714804                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   8720714804                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   8720714804                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11992976                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11992976                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16994                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16994                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19702501                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19702501                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19702501                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19702501                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.029330                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.029330                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000006                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000006                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.017856                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.017856                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.017856                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.017856                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 24787.974155                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 24787.974155                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 30897.900000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 30897.900000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 24788.842536                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 24788.842536                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 24788.842536                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 24788.842536                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        38809                       # number of writebacks
system.cpu0.dcache.writebacks::total            38809                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       256435                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       256435                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           50                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           50                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       256485                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       256485                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       256485                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       256485                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95315                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95315                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95315                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95315                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95315                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95315                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1174394030                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1174394030                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1174394030                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1174394030                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1174394030                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1174394030                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007948                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007948                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004838                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004838                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004838                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004838                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 12321.187956                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 12321.187956                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 12321.187956                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 12321.187956                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 12321.187956                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 12321.187956                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996774                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1020197591                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2056849.981855                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996774                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020828                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     15116836                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15116836                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     15116836                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15116836                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     15116836                       # number of overall hits
system.cpu1.icache.overall_hits::total       15116836                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       778708                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       778708                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       778708                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       778708                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       778708                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       778708                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     15116853                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15116853                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     15116853                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15116853                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     15116853                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15116853                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 45806.352941                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 45806.352941                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 45806.352941                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 45806.352941                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 45806.352941                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 45806.352941                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       566592                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       566592                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       566592                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       566592                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       566592                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       566592                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst        43584                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total        43584                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst        43584                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total        43584                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst        43584                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total        43584                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 71947                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               181156358                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 72203                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2508.986580                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.710773                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.289227                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.901214                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.098786                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10464227                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10464227                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6920289                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6920289                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        21918                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        21918                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16364                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16364                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17384516                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17384516                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17384516                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17384516                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       153421                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       153421                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       153421                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        153421                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       153421                       # number of overall misses
system.cpu1.dcache.overall_misses::total       153421                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   4138041743                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   4138041743                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   4138041743                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4138041743                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   4138041743                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4138041743                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10617648                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10617648                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6920289                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6920289                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        21918                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        21918                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16364                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16364                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17537937                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17537937                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17537937                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17537937                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014450                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014450                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008748                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008748                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008748                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008748                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 26971.807921                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 26971.807921                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 26971.807921                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 26971.807921                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 26971.807921                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 26971.807921                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        28089                       # number of writebacks
system.cpu1.dcache.writebacks::total            28089                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        81474                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        81474                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        81474                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        81474                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        81474                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        81474                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        71947                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        71947                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        71947                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        71947                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        71947                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        71947                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1010462115                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1010462115                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1010462115                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1010462115                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1010462115                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1010462115                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006776                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006776                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004102                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004102                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004102                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004102                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 14044.534379                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 14044.534379                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 14044.534379                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 14044.534379                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 14044.534379                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 14044.534379                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
