module tb;
    reg s, r;
    wire q, qbar;

    sr_latch_nand DUT(s, r, q, qbar);

    initial begin
        $monitor("%t=0t:s=%b,r=%b, q=%b,qbar=%b",$time, s, r, q, qbar);

          #2 s = 1; r = 1; 
          #2 s = 0; r = 1; 
          #2 s = 1; r = 1; 
          #2 s = 1; r = 0; 
          #2 s = 1; r = 1; 
          #2 s = 0; r = 0; 
          #2 s = 1; r = 1;
          #3 $finish;
    end
endmodule

