

================================================================
== Vivado HLS Report for 'Filter2D_1'
================================================================
* Date:           Wed Dec  7 18:36:42 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        lab4
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 10.00 ns | 10.575 ns |   1.25 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  2087179|  2087179| 22.073 ms | 22.073 ms |  2087179|  2087179|   none  |
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_height  |  2087178|  2087178|      1929|          -|          -|  1082|    no    |
        | + loop_width  |     1926|     1926|         6|          1|          1|  1922|    yes   |
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      4|       -|      -|    -|
|Expression       |        -|      -|       0|    723|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       0|     90|    -|
|Memory           |        3|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    117|    -|
|Register         |        0|      -|     484|     64|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        3|      4|     484|    994|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        1|      1|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+---+----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E| FF| LUT| URAM|
    +--------------------------+----------------------+---------+-------+---+----+-----+
    |sobel_accel_mux_3hbi_U32  |sobel_accel_mux_3hbi  |        0|      0|  0|  15|    0|
    |sobel_accel_mux_3hbi_U33  |sobel_accel_mux_3hbi  |        0|      0|  0|  15|    0|
    |sobel_accel_mux_3hbi_U34  |sobel_accel_mux_3hbi  |        0|      0|  0|  15|    0|
    |sobel_accel_mux_3hbi_U35  |sobel_accel_mux_3hbi  |        0|      0|  0|  15|    0|
    |sobel_accel_mux_3hbi_U36  |sobel_accel_mux_3hbi  |        0|      0|  0|  15|    0|
    |sobel_accel_mux_3hbi_U37  |sobel_accel_mux_3hbi  |        0|      0|  0|  15|    0|
    +--------------------------+----------------------+---------+-------+---+----+-----+
    |Total                     |                      |        0|      0|  0|  90|    0|
    +--------------------------+----------------------+---------+-------+---+----+-----+

    * DSP48E: 
    +--------------------------+----------------------+---------------------+
    |         Instance         |        Module        |      Expression     |
    +--------------------------+----------------------+---------------------+
    |sobel_accel_ama_akbM_U40  |sobel_accel_ama_akbM  | i0 + i1 * (i2 + i3) |
    |sobel_accel_mac_mjbC_U39  |sobel_accel_mac_mjbC  |     i0 * i1 + i2    |
    |sobel_accel_mac_mlbW_U41  |sobel_accel_mac_mlbW  |     i0 * i1 + i2    |
    |sobel_accel_mul_mibs_U38  |sobel_accel_mul_mibs  |       i0 * i1       |
    +--------------------------+----------------------+---------------------+

    * Memory: 
    +-----------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory     |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |k_buf_0_val_3_U  |Filter2D_1_k_buf_eOg  |        1|  0|   0|    0|  1920|    8|     1|        15360|
    |k_buf_0_val_4_U  |Filter2D_1_k_buf_eOg  |        1|  0|   0|    0|  1920|    8|     1|        15360|
    |k_buf_0_val_5_U  |Filter2D_1_k_buf_eOg  |        1|  0|   0|    0|  1920|    8|     1|        15360|
    +-----------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total            |                      |        3|  0|   0|    0|  5760|   24|     3|        46080|
    +-----------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |ImagLoc_x_fu_628_p2                |     +    |      0|  0|  12|           2|          12|
    |add_ln118_fu_558_p2                |     +    |      0|  0|  10|           1|           2|
    |add_ln506_1_fu_434_p2              |     +    |      0|  0|  12|           3|          12|
    |add_ln506_2_fu_460_p2              |     +    |      0|  0|  12|           3|          12|
    |add_ln506_fu_370_p2                |     +    |      0|  0|  12|           2|          12|
    |add_ln507_fu_500_p2                |     +    |      0|  0|  10|           2|           2|
    |add_ln703_2_fu_1088_p2             |     +    |      0|  0|  12|          26|          26|
    |add_ln703_4_fu_1097_p2             |     +    |      0|  0|  32|          25|          25|
    |add_ln703_5_fu_1107_p2             |     +    |      0|  0|  12|          26|          26|
    |i_V_fu_314_p2                      |     +    |      0|  0|  13|          11|           1|
    |j_V_fu_606_p2                      |     +    |      0|  0|  13|          11|           1|
    |p_Val2_2_fu_1216_p2                |     +    |      0|  0|  15|           8|           8|
    |p_Val2_s_fu_1188_p2                |     +    |      0|  0|  34|          27|          27|
    |sub_ln1118_1_fu_1038_p2            |     -    |      0|  0|  27|          20|          20|
    |sub_ln1118_2_fu_1074_p2            |     -    |      0|  0|  27|          20|          20|
    |sub_ln1118_3_fu_1137_p2            |     -    |      0|  0|  27|          20|          20|
    |sub_ln1118_fu_970_p2               |     -    |      0|  0|  27|          20|          20|
    |sub_ln118_fu_526_p2                |     -    |      0|  0|  12|           3|           2|
    |sub_ln142_1_fu_672_p2              |     -    |      0|  0|  12|           1|          12|
    |sub_ln142_fu_410_p2                |     -    |      0|  0|  12|           1|          12|
    |sub_ln147_fu_700_p2                |     -    |      0|  0|  17|          12|          13|
    |sub_ln507_fu_486_p2                |     -    |      0|  0|  12|           3|           2|
    |and_ln118_1_fu_396_p2              |    and   |      0|  0|   2|           1|           1|
    |and_ln118_fu_658_p2                |    and   |      0|  0|   2|           1|           1|
    |and_ln144_fu_730_p2                |    and   |      0|  0|   2|           1|           1|
    |and_ln512_fu_753_p2                |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0                       |    and   |      0|  0|   2|           1|           1|
    |ap_block_state8_pp0_stage0_iter5   |    and   |      0|  0|   2|           1|           1|
    |ap_enable_state4_pp0_iter1_stage0  |    and   |      0|  0|   2|           1|           1|
    |ap_enable_state5_pp0_iter2_stage0  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op130_load_state4     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op131_read_state4     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op132_store_state4    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op134_store_state4    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op138_read_state4     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op163_store_state5    |    and   |      0|  0|   2|           1|           1|
    |deleted_zeros_fu_1266_p2           |    and   |      0|  0|   2|           1|           1|
    |Range1_all_zeros_fu_1232_p2        |   icmp   |      0|  0|  11|           5|           1|
    |icmp_ln118_1_fu_652_p2             |   icmp   |      0|  0|  13|          12|          11|
    |icmp_ln118_fu_390_p2               |   icmp   |      0|  0|  13|          12|          11|
    |icmp_ln144_1_fu_424_p2             |   icmp   |      0|  0|  13|          12|          11|
    |icmp_ln144_fu_694_p2               |   icmp   |      0|  0|  13|          12|          11|
    |icmp_ln443_fu_308_p2               |   icmp   |      0|  0|  13|          11|          11|
    |icmp_ln444_fu_600_p2               |   icmp   |      0|  0|  13|          11|           8|
    |icmp_ln879_1_fu_354_p2             |   icmp   |      0|  0|  13|          11|           1|
    |icmp_ln879_fu_348_p2               |   icmp   |      0|  0|  13|          11|           1|
    |icmp_ln887_fu_320_p2               |   icmp   |      0|  0|  13|          11|          11|
    |icmp_ln891_fu_622_p2               |   icmp   |      0|  0|  13|          10|           1|
    |icmp_ln899_1_fu_360_p2             |   icmp   |      0|  0|  13|          11|          11|
    |icmp_ln899_fu_342_p2               |   icmp   |      0|  0|  13|          10|           1|
    |ap_block_pp0_stage0_01001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1   |    or    |      0|  0|   2|           1|           1|
    |or_ln118_fu_724_p2                 |    or    |      0|  0|   2|           1|           1|
    |or_ln457_fu_748_p2                 |    or    |      0|  0|   2|           1|           1|
    |or_ln777_fu_1260_p2                |    or    |      0|  0|   2|           1|           1|
    |col_buf_0_val_0_0_fu_809_p3        |  select  |      0|  0|   8|           1|           8|
    |col_buf_0_val_1_0_fu_827_p3        |  select  |      0|  0|   8|           1|           8|
    |col_buf_0_val_2_0_fu_844_p3        |  select  |      0|  0|   8|           1|           8|
    |p_Val2_4_fu_1272_p3                |  select  |      0|  0|   8|           1|           8|
    |select_ln118_1_fu_582_p3           |  select  |      0|  0|   2|           1|           2|
    |select_ln118_2_fu_706_p3           |  select  |      0|  0|  13|           1|          13|
    |select_ln118_fu_544_p3             |  select  |      0|  0|   2|           1|           2|
    |select_ln139_1_fu_416_p3           |  select  |      0|  0|  12|           1|          12|
    |select_ln139_2_fu_536_p3           |  select  |      0|  0|   2|           1|           2|
    |select_ln139_3_fu_574_p3           |  select  |      0|  0|   2|           1|           2|
    |select_ln139_fu_678_p3             |  select  |      0|  0|  12|           1|          12|
    |select_ln507_1_fu_506_p3           |  select  |      0|  0|   2|           1|           2|
    |select_ln507_fu_492_p3             |  select  |      0|  0|   2|           1|           2|
    |src_kernel_win_0_va_6_fu_897_p3    |  select  |      0|  0|   8|           1|           8|
    |src_kernel_win_0_va_7_fu_915_p3    |  select  |      0|  0|   8|           1|           8|
    |src_kernel_win_0_va_8_fu_933_p3    |  select  |      0|  0|   8|           1|           8|
    |x_fu_736_p3                        |  select  |      0|  0|  14|           1|          14|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |xor_ln118_1_fu_520_p2              |    xor   |      0|  0|   3|           2|           3|
    |xor_ln118_2_fu_384_p2              |    xor   |      0|  0|   2|           1|           2|
    |xor_ln118_3_fu_564_p2              |    xor   |      0|  0|   2|           2|           2|
    |xor_ln118_4_fu_646_p2              |    xor   |      0|  0|   2|           1|           2|
    |xor_ln118_5_fu_718_p2              |    xor   |      0|  0|   2|           1|           2|
    |xor_ln457_fu_326_p2                |    xor   |      0|  0|   2|           1|           2|
    |xor_ln493_1_fu_514_p2              |    xor   |      0|  0|   2|           2|           2|
    |xor_ln493_2_fu_552_p2              |    xor   |      0|  0|   2|           2|           2|
    |xor_ln493_3_fu_590_p2              |    xor   |      0|  0|   2|           2|           2|
    |xor_ln493_fu_771_p2                |    xor   |      0|  0|   2|           2|           2|
    |xor_ln777_fu_1246_p2               |    xor   |      0|  0|   2|           1|           2|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0| 723|         441|         541|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  27|          5|    1|          5|
    |ap_enable_reg_pp0_iter2                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter5                  |   9|          2|    1|          2|
    |ap_sig_allocacmp_right_border_buf_0_6    |   9|          2|    8|         16|
    |ap_sig_allocacmp_src_kernel_win_0_va_10  |   9|          2|    8|         16|
    |ap_sig_allocacmp_src_kernel_win_0_va_11  |   9|          2|    8|         16|
    |ap_sig_allocacmp_src_kernel_win_0_va_13  |   9|          2|    8|         16|
    |p_dst_data_stream_V_blk_n                |   9|          2|    1|          2|
    |p_src_data_stream_V_blk_n                |   9|          2|    1|          2|
    |t_V_2_reg_293                            |   9|          2|   11|         22|
    |t_V_reg_282                              |   9|          2|   11|         22|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 117|         25|   59|        121|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln703_3_reg_1534              |  21|   0|   21|          0|
    |add_ln703_5_reg_1544              |  26|   0|   26|          0|
    |add_ln703_6_reg_1549              |  25|   0|   25|          0|
    |and_ln118_reg_1451                |   1|   0|    1|          0|
    |and_ln118_reg_1451_pp0_iter1_reg  |   1|   0|    1|          0|
    |and_ln512_reg_1472                |   1|   0|    1|          0|
    |ap_CS_fsm                         |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |i_V_reg_1393                      |  11|   0|   11|          0|
    |icmp_ln444_reg_1442               |   1|   0|    1|          0|
    |icmp_ln879_1_reg_1416             |   1|   0|    1|          0|
    |icmp_ln879_reg_1412               |   1|   0|    1|          0|
    |icmp_ln887_reg_1398               |   1|   0|    1|          0|
    |icmp_ln899_1_reg_1420             |   1|   0|    1|          0|
    |icmp_ln899_reg_1407               |   1|   0|    1|          0|
    |k_buf_0_val_4_addr_reg_1494       |  11|   0|   11|          0|
    |k_buf_0_val_5_addr_reg_1500       |  11|   0|   11|          0|
    |mul_ln1118_reg_1506               |  21|   0|   21|          0|
    |or_ln457_reg_1465                 |   1|   0|    1|          0|
    |or_ln457_reg_1465_pp0_iter1_reg   |   1|   0|    1|          0|
    |p_Val2_4_reg_1554                 |   8|   0|    8|          0|
    |right_border_buf_0_1_fu_182       |   8|   0|    8|          0|
    |right_border_buf_0_2_fu_186       |   8|   0|    8|          0|
    |right_border_buf_0_3_fu_190       |   8|   0|    8|          0|
    |right_border_buf_0_4_fu_194       |   8|   0|    8|          0|
    |right_border_buf_0_5_fu_198       |   8|   0|    8|          0|
    |right_border_buf_0_6_reg_1476     |   8|   0|    8|          0|
    |right_border_buf_0_s_fu_178       |   8|   0|    8|          0|
    |src_kernel_win_0_va_16_reg_1539   |   8|   0|    8|          0|
    |src_kernel_win_0_va_1_fu_158      |   8|   0|    8|          0|
    |src_kernel_win_0_va_2_fu_162      |   8|   0|    8|          0|
    |src_kernel_win_0_va_3_fu_166      |   8|   0|    8|          0|
    |src_kernel_win_0_va_4_fu_170      |   8|   0|    8|          0|
    |src_kernel_win_0_va_5_fu_174      |   8|   0|    8|          0|
    |src_kernel_win_0_va_6_reg_1511    |   8|   0|    8|          0|
    |src_kernel_win_0_va_7_reg_1517    |   8|   0|    8|          0|
    |src_kernel_win_0_va_8_reg_1523    |   8|   0|    8|          0|
    |src_kernel_win_0_va_fu_154        |   8|   0|    8|          0|
    |sub_ln1118_reg_1529               |  18|   0|   20|          2|
    |t_V_2_reg_293                     |  11|   0|   11|          0|
    |t_V_reg_282                       |  11|   0|   11|          0|
    |trunc_ln458_reg_1460              |   2|   0|    2|          0|
    |x_reg_1455                        |  14|   0|   14|          0|
    |xor_ln457_reg_1402                |   1|   0|    1|          0|
    |xor_ln493_1_reg_1427              |   2|   0|    2|          0|
    |xor_ln493_2_reg_1432              |   2|   0|    2|          0|
    |xor_ln493_3_reg_1437              |   2|   0|    2|          0|
    |xor_ln493_reg_1487                |   2|   0|    2|          0|
    |and_ln512_reg_1472                |  64|  32|    1|          0|
    |icmp_ln444_reg_1442               |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 484|  64|  360|          2|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+---------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                       |  in |    1| ap_ctrl_hs |      Filter2D.1     | return value |
|ap_rst                       |  in |    1| ap_ctrl_hs |      Filter2D.1     | return value |
|ap_start                     |  in |    1| ap_ctrl_hs |      Filter2D.1     | return value |
|ap_done                      | out |    1| ap_ctrl_hs |      Filter2D.1     | return value |
|ap_idle                      | out |    1| ap_ctrl_hs |      Filter2D.1     | return value |
|ap_ready                     | out |    1| ap_ctrl_hs |      Filter2D.1     | return value |
|p_src_data_stream_V_dout     |  in |    8|   ap_fifo  | p_src_data_stream_V |    pointer   |
|p_src_data_stream_V_empty_n  |  in |    1|   ap_fifo  | p_src_data_stream_V |    pointer   |
|p_src_data_stream_V_read     | out |    1|   ap_fifo  | p_src_data_stream_V |    pointer   |
|p_dst_data_stream_V_din      | out |    8|   ap_fifo  | p_dst_data_stream_V |    pointer   |
|p_dst_data_stream_V_full_n   |  in |    1|   ap_fifo  | p_dst_data_stream_V |    pointer   |
|p_dst_data_stream_V_write    | out |    1|   ap_fifo  | p_dst_data_stream_V |    pointer   |
+-----------------------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 9 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 3 
9 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va = alloca i8"   --->   Operation 10 'alloca' 'src_kernel_win_0_va' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_1 = alloca i8"   --->   Operation 11 'alloca' 'src_kernel_win_0_va_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_2 = alloca i8"   --->   Operation 12 'alloca' 'src_kernel_win_0_va_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_3 = alloca i8"   --->   Operation 13 'alloca' 'src_kernel_win_0_va_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_4 = alloca i8"   --->   Operation 14 'alloca' 'src_kernel_win_0_va_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_5 = alloca i8"   --->   Operation 15 'alloca' 'src_kernel_win_0_va_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%right_border_buf_0_s = alloca i8"   --->   Operation 16 'alloca' 'right_border_buf_0_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%right_border_buf_0_1 = alloca i8"   --->   Operation 17 'alloca' 'right_border_buf_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%right_border_buf_0_2 = alloca i8"   --->   Operation 18 'alloca' 'right_border_buf_0_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%right_border_buf_0_3 = alloca i8"   --->   Operation 19 'alloca' 'right_border_buf_0_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%right_border_buf_0_4 = alloca i8"   --->   Operation 20 'alloca' 'right_border_buf_0_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%right_border_buf_0_5 = alloca i8"   --->   Operation 21 'alloca' 'right_border_buf_0_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str346, i32 0, i32 0, [1 x i8]* @p_str347, [1 x i8]* @p_str348, [1 x i8]* @p_str349, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str350, [1 x i8]* @p_str351)"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_dst_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str353, i32 0, i32 0, [1 x i8]* @p_str354, [1 x i8]* @p_str355, [1 x i8]* @p_str356, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str357, [1 x i8]* @p_str358)"   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (3.25ns)   --->   "%k_buf_0_val_3 = alloca [1920 x i8], align 1" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:400->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 24 'alloca' 'k_buf_0_val_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_1 : Operation 25 [1/1] (3.25ns)   --->   "%k_buf_0_val_4 = alloca [1920 x i8], align 1" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:400->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 25 'alloca' 'k_buf_0_val_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_1 : Operation 26 [1/1] (3.25ns)   --->   "%k_buf_0_val_5 = alloca [1920 x i8], align 1" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:400->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 26 'alloca' 'k_buf_0_val_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%rbegin_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([64 x i8]* @hls_KD_KD_LineBuffe) nounwind" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:627->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:400->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 27 'specregionbegin' 'rbegin_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%rend_i_i_0 = call i32 (...)* @_ssdm_op_SpecRegionEnd([64 x i8]* @hls_KD_KD_LineBuffe, i32 %rbegin_i_i) nounwind" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:627->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:400->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 28 'specregionend' 'rend_i_i_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.76ns)   --->   "br label %0" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:443->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 29 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 5.31>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%t_V = phi i11 [ 0, %"hls::LineBuffer<6, 1920, unsigned char, 0>::LineBuffer.1.region" ], [ %i_V, %loop_height_end ]"   --->   Operation 30 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln443 = zext i11 %t_V to i12" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:443->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 31 'zext' 'zext_ln443' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.88ns)   --->   "%icmp_ln443 = icmp eq i11 %t_V, -966" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:443->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 32 'icmp' 'icmp_ln443' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1082, i64 1082, i64 0)"   --->   Operation 33 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.63ns)   --->   "%i_V = add i11 %t_V, 1" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:443->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 34 'add' 'i_V' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "br i1 %icmp_ln443, label %"filter<0, 0, ap_fixed<16, 2, 0, 3, 0>, int, 1080, 1920, 3, 3>.exit", label %loop_height_begin" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:443->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 35 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str9) nounwind" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:443->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 36 'specloopname' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str9)" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:443->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 37 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.88ns)   --->   "%icmp_ln887 = icmp ult i11 %t_V, -968" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:492->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 38 'icmp' 'icmp_ln887' <Predicate = (!icmp_ln443)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.97ns)   --->   "%xor_ln457 = xor i1 %icmp_ln887, true" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:457->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 39 'xor' 'xor_ln457' <Predicate = (!icmp_ln443)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%tmp = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %t_V, i32 1, i32 10)" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:466->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 40 'partselect' 'tmp' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.77ns)   --->   "%icmp_ln899 = icmp ne i10 %tmp, 0" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:466->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 41 'icmp' 'icmp_ln899' <Predicate = (!icmp_ln443)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (1.88ns)   --->   "%icmp_ln879 = icmp eq i11 %t_V, 1" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:471->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 42 'icmp' 'icmp_ln879' <Predicate = (!icmp_ln443)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (1.88ns)   --->   "%icmp_ln879_1 = icmp eq i11 %t_V, 0" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:471->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 43 'icmp' 'icmp_ln879_1' <Predicate = (!icmp_ln443)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (1.88ns)   --->   "%icmp_ln899_1 = icmp ugt i11 %t_V, -968" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:502->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 44 'icmp' 'icmp_ln899_1' <Predicate = (!icmp_ln443)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln506 = trunc i11 %t_V to i2" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 45 'trunc' 'trunc_ln506' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.63ns)   --->   "%add_ln506 = add i12 -1, %zext_ln443" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 46 'add' 'add_ln506' <Predicate = (!icmp_ln443)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node xor_ln493_1)   --->   "%tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln506, i32 11)" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 47 'bitselect' 'tmp_5' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node xor_ln493_1)   --->   "%xor_ln118_2 = xor i1 %tmp_5, true" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 48 'xor' 'xor_ln118_2' <Predicate = (!icmp_ln443)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (1.99ns)   --->   "%icmp_ln118 = icmp slt i12 %add_ln506, 1080" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 49 'icmp' 'icmp_ln118' <Predicate = (!icmp_ln443)> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node xor_ln493_1)   --->   "%and_ln118_1 = and i1 %icmp_ln118, %xor_ln118_2" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 50 'and' 'and_ln118_1' <Predicate = (!icmp_ln443)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_6 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln506, i32 11)" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:139->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 51 'bitselect' 'tmp_6' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (1.63ns)   --->   "%sub_ln142 = sub i12 1, %zext_ln443" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:142->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 52 'sub' 'sub_ln142' <Predicate = (!icmp_ln443)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.69ns)   --->   "%select_ln139_1 = select i1 %tmp_6, i12 %sub_ln142, i12 %add_ln506" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:139->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 53 'select' 'select_ln139_1' <Predicate = (!icmp_ln443)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (1.99ns)   --->   "%icmp_ln144_1 = icmp slt i12 %select_ln139_1, 1080" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:144->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 54 'icmp' 'icmp_ln144_1' <Predicate = (!icmp_ln443)> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln147 = trunc i12 %select_ln139_1 to i2" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:147->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 55 'trunc' 'trunc_ln147' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (1.63ns)   --->   "%add_ln506_1 = add i12 -2, %zext_ln443" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 56 'add' 'add_ln506_1' <Predicate = (!icmp_ln443)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node xor_ln493_2)   --->   "%tmp_7 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln506_1, i32 11)" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 57 'bitselect' 'tmp_7' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node xor_ln493_2)   --->   "%tmp_15 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln506_1, i32 11)" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:139->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 58 'bitselect' 'tmp_15' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln142 = trunc i11 %t_V to i2" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:142->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 59 'trunc' 'trunc_ln142' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (1.63ns)   --->   "%add_ln506_2 = add i12 -3, %zext_ln443" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 60 'add' 'add_ln506_2' <Predicate = (!icmp_ln443)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node xor_ln493_3)   --->   "%tmp_16 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln506_2, i32 11)" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 61 'bitselect' 'tmp_16' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node xor_ln493_3)   --->   "%tmp_17 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln506_2, i32 11)" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:139->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 62 'bitselect' 'tmp_17' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node xor_ln493_3)   --->   "%trunc_ln142_1 = trunc i11 %t_V to i2" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:142->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 63 'trunc' 'trunc_ln142_1' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (1.56ns)   --->   "%sub_ln507 = sub i2 -2, %trunc_ln147" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:507->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 64 'sub' 'sub_ln507' <Predicate = (!icmp_ln443)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node xor_ln493_1)   --->   "%select_ln507 = select i1 %icmp_ln144_1, i2 %trunc_ln147, i2 %sub_ln507" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:507->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 65 'select' 'select_ln507' <Predicate = (!icmp_ln443)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (1.56ns)   --->   "%add_ln507 = add i2 -1, %trunc_ln506" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:507->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 66 'add' 'add_ln507' <Predicate = (!icmp_ln443)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node xor_ln493_1)   --->   "%select_ln507_1 = select i1 %and_ln118_1, i2 %add_ln507, i2 %select_ln507" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:507->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 67 'select' 'select_ln507_1' <Predicate = (!icmp_ln443)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln493_1 = xor i2 %select_ln507_1, -1" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:493->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:501->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:507->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 68 'xor' 'xor_ln493_1' <Predicate = (!icmp_ln443)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node xor_ln493_2)   --->   "%xor_ln118_1 = xor i2 %trunc_ln506, -2" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 69 'xor' 'xor_ln118_1' <Predicate = (!icmp_ln443)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (1.56ns)   --->   "%sub_ln118 = sub i2 -2, %trunc_ln142" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 70 'sub' 'sub_ln118' <Predicate = (!icmp_ln443)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node xor_ln493_2)   --->   "%trunc_ln118 = trunc i12 %add_ln506_1 to i2" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 71 'trunc' 'trunc_ln118' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node xor_ln493_2)   --->   "%select_ln139_2 = select i1 %tmp_15, i2 %sub_ln118, i2 %trunc_ln118" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:139->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 72 'select' 'select_ln139_2' <Predicate = (!icmp_ln443)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node xor_ln493_2)   --->   "%select_ln118 = select i1 %tmp_7, i2 %select_ln139_2, i2 %xor_ln118_1" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 73 'select' 'select_ln118' <Predicate = (!icmp_ln443)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln493_2 = xor i2 %select_ln118, -1" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:493->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:501->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:507->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 74 'xor' 'xor_ln493_2' <Predicate = (!icmp_ln443)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (1.56ns)   --->   "%add_ln118 = add i2 1, %trunc_ln506" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 75 'add' 'add_ln118' <Predicate = (!icmp_ln443)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node xor_ln493_3)   --->   "%xor_ln118_3 = xor i2 %trunc_ln142_1, -1" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 76 'xor' 'xor_ln118_3' <Predicate = (!icmp_ln443)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node xor_ln493_3)   --->   "%trunc_ln118_1 = trunc i12 %add_ln506_2 to i2" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 77 'trunc' 'trunc_ln118_1' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node xor_ln493_3)   --->   "%select_ln139_3 = select i1 %tmp_17, i2 %xor_ln118_3, i2 %trunc_ln118_1" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:139->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 78 'select' 'select_ln139_3' <Predicate = (!icmp_ln443)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node xor_ln493_3)   --->   "%select_ln118_1 = select i1 %tmp_16, i2 %select_ln139_3, i2 %add_ln118" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 79 'select' 'select_ln118_1' <Predicate = (!icmp_ln443)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln493_3 = xor i2 %select_ln118_1, -1" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:493->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:501->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:507->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 80 'xor' 'xor_ln493_3' <Predicate = (!icmp_ln443)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (1.76ns)   --->   "br label %1" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 81 'br' <Predicate = (!icmp_ln443)> <Delay = 1.76>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "ret void" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1290]   --->   Operation 82 'ret' <Predicate = (icmp_ln443)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%t_V_2 = phi i11 [ 0, %loop_height_begin ], [ %j_V, %loop_width_end ]"   --->   Operation 83 'phi' 't_V_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln444 = zext i11 %t_V_2 to i12" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 84 'zext' 'zext_ln444' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (1.88ns)   --->   "%icmp_ln444 = icmp eq i11 %t_V_2, -126" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 85 'icmp' 'icmp_ln444' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (1.63ns)   --->   "%j_V = add i11 %t_V_2, 1" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 86 'add' 'j_V' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_18 = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %t_V_2, i32 1, i32 10)" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 87 'partselect' 'tmp_18' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (1.77ns)   --->   "%icmp_ln891 = icmp ne i10 %tmp_18, 0" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 88 'icmp' 'icmp_ln891' <Predicate = (!icmp_ln444)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (1.63ns)   --->   "%ImagLoc_x = add i12 -1, %zext_ln444" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:451->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 89 'add' 'ImagLoc_x' <Predicate = (!icmp_ln444)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node x)   --->   "%sext_ln451 = sext i12 %ImagLoc_x to i13" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:451->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 90 'sext' 'sext_ln451' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_19 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %ImagLoc_x, i32 11)" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 91 'bitselect' 'tmp_19' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node and_ln118)   --->   "%xor_ln118_4 = xor i1 %tmp_19, true" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 92 'xor' 'xor_ln118_4' <Predicate = (!icmp_ln444)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (1.99ns)   --->   "%icmp_ln118_1 = icmp slt i12 %ImagLoc_x, 1920" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 93 'icmp' 'icmp_ln118_1' <Predicate = (!icmp_ln444)> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln118 = and i1 %icmp_ln118_1, %xor_ln118_4" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 94 'and' 'and_ln118' <Predicate = (!icmp_ln444)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_20 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %ImagLoc_x, i32 11)" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:139->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 95 'bitselect' 'tmp_20' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (1.63ns)   --->   "%sub_ln142_1 = sub i12 1, %zext_ln444" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:142->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 96 'sub' 'sub_ln142_1' <Predicate = (!icmp_ln444)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (0.69ns)   --->   "%select_ln139 = select i1 %tmp_20, i12 %sub_ln142_1, i12 %ImagLoc_x" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:139->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 97 'select' 'select_ln139' <Predicate = (!icmp_ln444)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node x)   --->   "%sext_ln139 = sext i12 %select_ln139 to i14" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:139->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 98 'sext' 'sext_ln139' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln139_1 = sext i12 %select_ln139 to i13" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:139->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 99 'sext' 'sext_ln139_1' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (1.99ns)   --->   "%icmp_ln144 = icmp slt i12 %select_ln139, 1920" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:144->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 100 'icmp' 'icmp_ln144' <Predicate = (!icmp_ln444)> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (1.67ns)   --->   "%sub_ln147 = sub i13 3838, %sext_ln139_1" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:147->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 101 'sub' 'sub_ln147' <Predicate = (!icmp_ln444)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node x)   --->   "%select_ln118_2 = select i1 %and_ln118, i13 %sext_ln451, i13 %sub_ln147" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 102 'select' 'select_ln118_2' <Predicate = (!icmp_ln444)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node x)   --->   "%zext_ln118 = zext i13 %select_ln118_2 to i14" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 103 'zext' 'zext_ln118' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node and_ln144)   --->   "%xor_ln118_5 = xor i1 %icmp_ln118_1, true" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 104 'xor' 'xor_ln118_5' <Predicate = (!icmp_ln444)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node and_ln144)   --->   "%or_ln118 = or i1 %tmp_19, %xor_ln118_5" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 105 'or' 'or_ln118' <Predicate = (!icmp_ln444)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln144 = and i1 %icmp_ln144, %or_ln118" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:144->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 106 'and' 'and_ln144' <Predicate = (!icmp_ln444)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (0.69ns) (out node of the LUT)   --->   "%x = select i1 %and_ln144, i14 %sext_ln139, i14 %zext_ln118" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:144->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 107 'select' 'x' <Predicate = (!icmp_ln444)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%trunc_ln458 = trunc i14 %x to i2" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 108 'trunc' 'trunc_ln458' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.97ns)   --->   "%or_ln457 = or i1 %icmp_ln118_1, %xor_ln457" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:457->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 109 'or' 'or_ln457' <Predicate = (!icmp_ln444)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "br i1 %and_ln118, label %2, label %._crit_edge476.i_ifconv" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:465->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 110 'br' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "br i1 %icmp_ln899, label %3, label %borderInterpolate.exit493.i.0" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:466->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 111 'br' <Predicate = (!icmp_ln444 & and_ln118)> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "br i1 %icmp_ln879, label %"operator().exit536.i.0", label %._crit_edge478.i.0" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:471->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 112 'br' <Predicate = (!icmp_ln444 & and_ln118 & !icmp_ln899)> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "br i1 %icmp_ln879_1, label %"operator().exit536.i.1", label %._crit_edge478.i.1" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:471->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 113 'br' <Predicate = (!icmp_ln444 & and_ln118 & !icmp_ln899)> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "br i1 %icmp_ln879, label %"operator().exit536.i.2", label %._crit_edge478.i.2" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:471->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 114 'br' <Predicate = (!icmp_ln444 & and_ln118 & !icmp_ln899)> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "br label %._crit_edge476.i_ifconv"   --->   Operation 115 'br' <Predicate = (!icmp_ln444 & and_ln118 & !icmp_ln899)> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887, label %.preheader460.i.preheader.0, label %._crit_edge476.i_ifconv" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:475->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 116 'br' <Predicate = (!icmp_ln444 & and_ln118 & icmp_ln899)> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.97ns)   --->   "%and_ln512 = and i1 %icmp_ln899, %icmp_ln891" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 117 'and' 'and_ln512' <Predicate = (!icmp_ln444)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "br i1 %and_ln512, label %.preheader.0, label %loop_width_end" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 118 'br' <Predicate = (!icmp_ln444)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.88>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%right_border_buf_0_6 = load i8* %right_border_buf_0_5"   --->   Operation 119 'load' 'right_border_buf_0_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1922, i64 1922, i64 0)"   --->   Operation 120 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "br i1 %icmp_ln444, label %loop_height_end, label %loop_width_begin" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 121 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln144 = sext i14 %x to i32" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:144->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 122 'sext' 'sext_ln144' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln835 = zext i32 %sext_ln144 to i64" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:835->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:843->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:460->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 123 'zext' 'zext_ln835' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "%k_buf_0_val_3_addr = getelementptr [1920 x i8]* %k_buf_0_val_3, i64 0, i64 %zext_ln835" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:835->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:843->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:460->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 124 'getelementptr' 'k_buf_0_val_3_addr' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_4 : Operation 125 [2/2] (3.25ns)   --->   "%k_buf_0_val_3_load = load i8* %k_buf_0_val_3_addr, align 1" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:460->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 125 'load' 'k_buf_0_val_3_load' <Predicate = (!icmp_ln444)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_4 : Operation 126 [1/1] (0.97ns)   --->   "%xor_ln493 = xor i2 %trunc_ln458, -1" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:493->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:501->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 126 'xor' 'xor_ln493' <Predicate = (!icmp_ln444)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%k_buf_0_val_4_addr = getelementptr [1920 x i8]* %k_buf_0_val_4, i64 0, i64 %zext_ln835" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:835->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:843->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:460->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 127 'getelementptr' 'k_buf_0_val_4_addr' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_4 : Operation 128 [2/2] (3.25ns)   --->   "%k_buf_0_val_4_load = load i8* %k_buf_0_val_4_addr, align 1" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:460->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 128 'load' 'k_buf_0_val_4_load' <Predicate = (!icmp_ln444)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%k_buf_0_val_5_addr = getelementptr [1920 x i8]* %k_buf_0_val_5, i64 0, i64 %zext_ln835" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:835->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:843->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:460->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 129 'getelementptr' 'k_buf_0_val_5_addr' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_4 : Operation 130 [2/2] (3.25ns)   --->   "%k_buf_0_val_5_load = load i8* %k_buf_0_val_5_addr, align 1" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:460->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 130 'load' 'k_buf_0_val_5_load' <Predicate = (!icmp_ln444 & or_ln457)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_4 : Operation 131 [1/1] (3.63ns)   --->   "%tmp_27 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_V)" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:468->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 131 'read' 'tmp_27' <Predicate = (!icmp_ln444 & and_ln118 & !icmp_ln899)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_4 : Operation 132 [1/1] (3.25ns)   --->   "store i8 %tmp_27, i8* %k_buf_0_val_5_addr, align 1" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:472->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 132 'store' <Predicate = (!icmp_ln444 & and_ln118 & !icmp_ln899 & icmp_ln879)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "br label %._crit_edge478.i.0" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:473->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 133 'br' <Predicate = (!icmp_ln444 & and_ln118 & !icmp_ln899 & icmp_ln879)> <Delay = 0.00>
ST_4 : Operation 134 [1/1] (3.25ns)   --->   "store i8 %tmp_27, i8* %k_buf_0_val_4_addr, align 1" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:472->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 134 'store' <Predicate = (!icmp_ln444 & and_ln118 & !icmp_ln899 & icmp_ln879_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "br label %._crit_edge478.i.1" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:473->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 135 'br' <Predicate = (!icmp_ln444 & and_ln118 & !icmp_ln899 & icmp_ln879_1)> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (3.25ns)   --->   "store i8 %tmp_27, i8* %k_buf_0_val_3_addr, align 1" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:472->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 136 'store' <Predicate = (!icmp_ln444 & and_ln118 & !icmp_ln899 & icmp_ln879)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "br label %._crit_edge478.i.2" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:473->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 137 'br' <Predicate = (!icmp_ln444 & and_ln118 & !icmp_ln899 & icmp_ln879)> <Delay = 0.00>
ST_4 : Operation 138 [1/1] (3.63ns)   --->   "%tmp_22 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_V)" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:493->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 138 'read' 'tmp_22' <Predicate = (!icmp_ln444 & and_ln118 & icmp_ln899 & icmp_ln887)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_4 : Operation 139 [1/1] (3.25ns)   --->   "store i8 %tmp_22, i8* %k_buf_0_val_3_addr, align 1" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:493->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 139 'store' <Predicate = (!icmp_ln444 & and_ln118 & icmp_ln899 & icmp_ln887)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_11 = load i8* %src_kernel_win_0_va_2" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 140 'load' 'src_kernel_win_0_va_11' <Predicate = (!icmp_ln444 & and_ln512)> <Delay = 0.00>
ST_4 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln1118_5 = zext i8 %src_kernel_win_0_va_11 to i21" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 141 'zext' 'zext_ln1118_5' <Predicate = (!icmp_ln444 & and_ln512)> <Delay = 0.00>
ST_4 : Operation 142 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118 = mul i21 4465, %zext_ln1118_5" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 142 'mul' 'mul_ln1118' <Predicate = (!icmp_ln444 & and_ln512)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 7.52>
ST_5 : Operation 143 [1/1] (0.00ns)   --->   "%right_border_buf_0_7 = load i8* %right_border_buf_0_s" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 143 'load' 'right_border_buf_0_7' <Predicate = (!or_ln457)> <Delay = 0.00>
ST_5 : Operation 144 [1/1] (0.00ns)   --->   "%right_border_buf_0_8 = load i8* %right_border_buf_0_1" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 144 'load' 'right_border_buf_0_8' <Predicate = (!or_ln457)> <Delay = 0.00>
ST_5 : Operation 145 [1/1] (0.00ns)   --->   "%right_border_buf_0_9 = load i8* %right_border_buf_0_2" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 145 'load' 'right_border_buf_0_9' <Predicate = (!or_ln457)> <Delay = 0.00>
ST_5 : Operation 146 [1/1] (0.00ns)   --->   "%right_border_buf_0_10 = load i8* %right_border_buf_0_3" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 146 'load' 'right_border_buf_0_10' <Predicate = (!or_ln457)> <Delay = 0.00>
ST_5 : Operation 147 [1/1] (0.00ns)   --->   "%right_border_buf_0_11 = load i8* %right_border_buf_0_4" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 147 'load' 'right_border_buf_0_11' <Predicate = (!or_ln457)> <Delay = 0.00>
ST_5 : Operation 148 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str10) nounwind" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 148 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str10)" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 149 'specregionbegin' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 150 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:448->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 150 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 151 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str37) nounwind" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:450->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 151 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 152 [1/2] (3.25ns)   --->   "%k_buf_0_val_3_load = load i8* %k_buf_0_val_3_addr, align 1" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:460->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 152 'load' 'k_buf_0_val_3_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_5 : Operation 153 [1/1] (1.77ns)   --->   "%tmp_8 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_7, i8 %right_border_buf_0_8, i8 undef, i2 %xor_ln493)" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 153 'mux' 'tmp_8' <Predicate = (!or_ln457)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 154 [1/1] (1.24ns)   --->   "%col_buf_0_val_0_0 = select i1 %or_ln457, i8 %k_buf_0_val_3_load, i8 %tmp_8" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:457->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 154 'select' 'col_buf_0_val_0_0' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 155 [1/2] (3.25ns)   --->   "%k_buf_0_val_4_load = load i8* %k_buf_0_val_4_addr, align 1" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:460->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 155 'load' 'k_buf_0_val_4_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_5 : Operation 156 [1/1] (1.77ns)   --->   "%tmp_9 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_10, i8 %right_border_buf_0_11, i8 undef, i2 %xor_ln493)" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 156 'mux' 'tmp_9' <Predicate = (!or_ln457)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 157 [1/1] (1.24ns)   --->   "%col_buf_0_val_1_0 = select i1 %or_ln457, i8 %k_buf_0_val_4_load, i8 %tmp_9" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:457->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 157 'select' 'col_buf_0_val_1_0' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 158 [1/2] (3.25ns)   --->   "%k_buf_0_val_5_load = load i8* %k_buf_0_val_5_addr, align 1" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:460->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 158 'load' 'k_buf_0_val_5_load' <Predicate = (or_ln457)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_5 : Operation 159 [1/1] (1.77ns)   --->   "%tmp_2 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_6, i8 %right_border_buf_0_9, i8 undef, i2 %xor_ln493)" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 159 'mux' 'tmp_2' <Predicate = (!or_ln457)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 160 [1/1] (1.24ns)   --->   "%col_buf_0_val_2_0 = select i1 %or_ln457, i8 %k_buf_0_val_5_load, i8 %tmp_2" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:457->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 160 'select' 'col_buf_0_val_2_0' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 161 [1/1] (0.00ns)   --->   "%right_border_buf_0_12 = load i8* %right_border_buf_0_s" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:495->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 161 'load' 'right_border_buf_0_12' <Predicate = (and_ln118 & icmp_ln899 & icmp_ln887)> <Delay = 0.00>
ST_5 : Operation 162 [1/1] (0.00ns)   --->   "%right_border_buf_0_13 = load i8* %right_border_buf_0_3" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:495->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 162 'load' 'right_border_buf_0_13' <Predicate = (and_ln118 & icmp_ln899 & icmp_ln887)> <Delay = 0.00>
ST_5 : Operation 163 [1/1] (3.25ns)   --->   "store i8 %k_buf_0_val_4_load, i8* %k_buf_0_val_5_addr, align 1" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:489->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 163 'store' <Predicate = (and_ln118 & icmp_ln899 & icmp_ln887)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_5 : Operation 164 [1/1] (3.25ns)   --->   "store i8 %k_buf_0_val_3_load, i8* %k_buf_0_val_4_addr, align 1" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:489->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 164 'store' <Predicate = (and_ln118 & icmp_ln899 & icmp_ln887)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_5 : Operation 165 [1/1] (0.00ns)   --->   "store i8 %col_buf_0_val_2_0, i8* %right_border_buf_0_5" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:495->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 165 'store' <Predicate = (and_ln118 & icmp_ln899 & icmp_ln887)> <Delay = 0.00>
ST_5 : Operation 166 [1/1] (0.00ns)   --->   "store i8 %right_border_buf_0_13, i8* %right_border_buf_0_4" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:495->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 166 'store' <Predicate = (and_ln118 & icmp_ln899 & icmp_ln887)> <Delay = 0.00>
ST_5 : Operation 167 [1/1] (0.00ns)   --->   "store i8 %col_buf_0_val_1_0, i8* %right_border_buf_0_3" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:495->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 167 'store' <Predicate = (and_ln118 & icmp_ln899 & icmp_ln887)> <Delay = 0.00>
ST_5 : Operation 168 [1/1] (0.00ns)   --->   "store i8 %right_border_buf_0_6, i8* %right_border_buf_0_2" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:495->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 168 'store' <Predicate = (and_ln118 & icmp_ln899 & icmp_ln887)> <Delay = 0.00>
ST_5 : Operation 169 [1/1] (0.00ns)   --->   "store i8 %right_border_buf_0_12, i8* %right_border_buf_0_1" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:495->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 169 'store' <Predicate = (and_ln118 & icmp_ln899 & icmp_ln887)> <Delay = 0.00>
ST_5 : Operation 170 [1/1] (0.00ns)   --->   "store i8 %col_buf_0_val_0_0, i8* %right_border_buf_0_s" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:495->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 170 'store' <Predicate = (and_ln118 & icmp_ln899 & icmp_ln887)> <Delay = 0.00>
ST_5 : Operation 171 [1/1] (0.00ns)   --->   "br label %._crit_edge476.i_ifconv" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:495->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 171 'br' <Predicate = (and_ln118 & icmp_ln899 & icmp_ln887)> <Delay = 0.00>
ST_5 : Operation 172 [1/1] (1.77ns)   --->   "%tmp_3 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i2 %xor_ln493_1)" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:507->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 172 'mux' 'tmp_3' <Predicate = (icmp_ln899_1)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 173 [1/1] (1.24ns)   --->   "%src_kernel_win_0_va_6 = select i1 %icmp_ln899_1, i8 %tmp_3, i8 %col_buf_0_val_0_0" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:502->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 173 'select' 'src_kernel_win_0_va_6' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 174 [1/1] (1.77ns)   --->   "%tmp_4 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i2 %xor_ln493_2)" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:507->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 174 'mux' 'tmp_4' <Predicate = (icmp_ln899_1)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 175 [1/1] (1.24ns)   --->   "%src_kernel_win_0_va_7 = select i1 %icmp_ln899_1, i8 %tmp_4, i8 %col_buf_0_val_1_0" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:502->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 175 'select' 'src_kernel_win_0_va_7' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 176 [1/1] (1.77ns)   --->   "%tmp_10 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i2 %xor_ln493_3)" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:507->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 176 'mux' 'tmp_10' <Predicate = (icmp_ln899_1)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 177 [1/1] (1.24ns)   --->   "%src_kernel_win_0_va_8 = select i1 %icmp_ln899_1, i8 %tmp_10, i8 %col_buf_0_val_2_0" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:502->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 177 'select' 'src_kernel_win_0_va_8' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 178 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_10 = load i8* %src_kernel_win_0_va_1" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 178 'load' 'src_kernel_win_0_va_10' <Predicate = (and_ln512)> <Delay = 0.00>
ST_5 : Operation 179 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_13 = load i8* %src_kernel_win_0_va_4" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 179 'load' 'src_kernel_win_0_va_13' <Predicate = (and_ln512)> <Delay = 0.00>
ST_5 : Operation 180 [1/1] (0.00ns)   --->   "%shl_ln = call i19 @_ssdm_op_BitConcatenate.i19.i8.i11(i8 %src_kernel_win_0_va_13, i11 0)" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 180 'bitconcatenate' 'shl_ln' <Predicate = (and_ln512)> <Delay = 0.00>
ST_5 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln1118_1 = zext i19 %shl_ln to i20" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 181 'zext' 'zext_ln1118_1' <Predicate = (and_ln512)> <Delay = 0.00>
ST_5 : Operation 182 [1/1] (0.00ns)   --->   "%shl_ln1118_1 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %src_kernel_win_0_va_13, i2 0)" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 182 'bitconcatenate' 'shl_ln1118_1' <Predicate = (and_ln512)> <Delay = 0.00>
ST_5 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln1118_2 = zext i10 %shl_ln1118_1 to i20" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 183 'zext' 'zext_ln1118_2' <Predicate = (and_ln512)> <Delay = 0.00>
ST_5 : Operation 184 [1/1] (2.16ns)   --->   "%sub_ln1118 = sub i20 %zext_ln1118_1, %zext_ln1118_2" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 184 'sub' 'sub_ln1118' <Predicate = (and_ln512)> <Delay = 2.16> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln1118_9 = zext i8 %src_kernel_win_0_va_10 to i19" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 185 'zext' 'zext_ln1118_9' <Predicate = (and_ln512)> <Delay = 0.00>
ST_5 : Operation 186 [1/1] (3.36ns) (grouped into DSP with root node add_ln703_3)   --->   "%mul_ln1118_1 = mul i19 936, %zext_ln1118_9" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 186 'mul' 'mul_ln1118_1' <Predicate = (and_ln512)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 187 [1/1] (0.00ns) (grouped into DSP with root node add_ln703_3)   --->   "%zext_ln703_4 = zext i19 %mul_ln1118_1 to i21" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 187 'zext' 'zext_ln703_4' <Predicate = (and_ln512)> <Delay = 0.00>
ST_5 : Operation 188 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln703_3 = add i21 %zext_ln703_4, %mul_ln1118" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 188 'add' 'add_ln703_3' <Predicate = (and_ln512)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 189 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_16 = load i8* %src_kernel_win_0_va_2" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 189 'load' 'src_kernel_win_0_va_16' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_5 : Operation 190 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_7, i8* %src_kernel_win_0_va_2" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 190 'store' <Predicate = (!icmp_ln444)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 10.5>
ST_6 : Operation 191 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_9 = load i8* %src_kernel_win_0_va" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 191 'load' 'src_kernel_win_0_va_9' <Predicate = (and_ln512)> <Delay = 0.00>
ST_6 : Operation 192 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_12 = load i8* %src_kernel_win_0_va_3" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 192 'load' 'src_kernel_win_0_va_12' <Predicate = (and_ln512)> <Delay = 0.00>
ST_6 : Operation 193 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_14 = load i8* %src_kernel_win_0_va_5" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 193 'load' 'src_kernel_win_0_va_14' <Predicate = (and_ln512)> <Delay = 0.00>
ST_6 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i8 %src_kernel_win_0_va_14 to i9" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 194 'zext' 'zext_ln1118' <Predicate = (and_ln512)> <Delay = 0.00>
ST_6 : Operation 195 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i20 %sub_ln1118 to i24" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 195 'sext' 'sext_ln1118' <Predicate = (and_ln512)> <Delay = 0.00>
ST_6 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln703 = zext i24 %sext_ln1118 to i25" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 196 'zext' 'zext_ln703' <Predicate = (and_ln512)> <Delay = 0.00>
ST_6 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln703_10 = zext i8 %src_kernel_win_0_va_8 to i9" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 197 'zext' 'zext_ln703_10' <Predicate = (and_ln512)> <Delay = 0.00>
ST_6 : Operation 198 [1/1] (0.00ns) (grouped into DSP with root node add_ln703_1)   --->   "%add_ln703 = add i9 %zext_ln703_10, %zext_ln1118" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 198 'add' 'add_ln703' <Predicate = (and_ln512)> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 199 [1/1] (0.00ns) (grouped into DSP with root node add_ln703_1)   --->   "%zext_ln703_11 = zext i9 %add_ln703 to i19" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 199 'zext' 'zext_ln703_11' <Predicate = (and_ln512)> <Delay = 0.00>
ST_6 : Operation 200 [1/1] (3.36ns) (grouped into DSP with root node add_ln703_1)   --->   "%mul_ln703 = mul i19 936, %zext_ln703_11" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 200 'mul' 'mul_ln703' <Predicate = (and_ln512)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 201 [1/1] (0.00ns) (grouped into DSP with root node add_ln703_1)   --->   "%zext_ln703_1 = zext i19 %mul_ln703 to i25" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 201 'zext' 'zext_ln703_1' <Predicate = (and_ln512)> <Delay = 0.00>
ST_6 : Operation 202 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln703_1 = add i25 %zext_ln703, %zext_ln703_1" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 202 'add' 'add_ln703_1' <Predicate = (and_ln512)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 203 [1/1] (0.00ns)   --->   "%zext_ln703_2 = zext i25 %add_ln703_1 to i26" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 203 'zext' 'zext_ln703_2' <Predicate = (and_ln512)> <Delay = 0.00>
ST_6 : Operation 204 [1/1] (0.00ns)   --->   "%shl_ln1118_2 = call i19 @_ssdm_op_BitConcatenate.i19.i8.i11(i8 %src_kernel_win_0_va_12, i11 0)" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 204 'bitconcatenate' 'shl_ln1118_2' <Predicate = (and_ln512)> <Delay = 0.00>
ST_6 : Operation 205 [1/1] (0.00ns)   --->   "%zext_ln1118_3 = zext i19 %shl_ln1118_2 to i20" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 205 'zext' 'zext_ln1118_3' <Predicate = (and_ln512)> <Delay = 0.00>
ST_6 : Operation 206 [1/1] (0.00ns)   --->   "%shl_ln1118_3 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %src_kernel_win_0_va_12, i2 0)" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 206 'bitconcatenate' 'shl_ln1118_3' <Predicate = (and_ln512)> <Delay = 0.00>
ST_6 : Operation 207 [1/1] (0.00ns)   --->   "%zext_ln1118_4 = zext i10 %shl_ln1118_3 to i20" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 207 'zext' 'zext_ln1118_4' <Predicate = (and_ln512)> <Delay = 0.00>
ST_6 : Operation 208 [1/1] (2.16ns)   --->   "%sub_ln1118_1 = sub i20 %zext_ln1118_3, %zext_ln1118_4" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 208 'sub' 'sub_ln1118_1' <Predicate = (and_ln512)> <Delay = 2.16> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 209 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i20 %sub_ln1118_1 to i24" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 209 'sext' 'sext_ln1118_1' <Predicate = (and_ln512)> <Delay = 0.00>
ST_6 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln703_3 = zext i24 %sext_ln1118_1 to i26" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 210 'zext' 'zext_ln703_3' <Predicate = (and_ln512)> <Delay = 0.00>
ST_6 : Operation 211 [1/1] (0.00ns)   --->   "%shl_ln1118_4 = call i19 @_ssdm_op_BitConcatenate.i19.i8.i11(i8 %src_kernel_win_0_va_7, i11 0)" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 211 'bitconcatenate' 'shl_ln1118_4' <Predicate = (and_ln512)> <Delay = 0.00>
ST_6 : Operation 212 [1/1] (0.00ns)   --->   "%zext_ln1118_6 = zext i19 %shl_ln1118_4 to i20" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 212 'zext' 'zext_ln1118_6' <Predicate = (and_ln512)> <Delay = 0.00>
ST_6 : Operation 213 [1/1] (0.00ns)   --->   "%shl_ln1118_5 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %src_kernel_win_0_va_7, i2 0)" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 213 'bitconcatenate' 'shl_ln1118_5' <Predicate = (and_ln512)> <Delay = 0.00>
ST_6 : Operation 214 [1/1] (0.00ns)   --->   "%zext_ln1118_7 = zext i10 %shl_ln1118_5 to i20" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 214 'zext' 'zext_ln1118_7' <Predicate = (and_ln512)> <Delay = 0.00>
ST_6 : Operation 215 [1/1] (2.16ns)   --->   "%sub_ln1118_2 = sub i20 %zext_ln1118_6, %zext_ln1118_7" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 215 'sub' 'sub_ln1118_2' <Predicate = (and_ln512)> <Delay = 2.16> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 216 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i20 %sub_ln1118_2 to i24" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 216 'sext' 'sext_ln1118_2' <Predicate = (and_ln512)> <Delay = 0.00>
ST_6 : Operation 217 [1/1] (0.00ns)   --->   "%zext_ln1118_8 = zext i24 %sext_ln1118_2 to i25" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 217 'zext' 'zext_ln1118_8' <Predicate = (and_ln512)> <Delay = 0.00>
ST_6 : Operation 218 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_2 = add i26 %zext_ln703_3, %zext_ln703_2" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 218 'add' 'add_ln703_2' <Predicate = (and_ln512)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 219 [1/1] (0.00ns)   --->   "%zext_ln703_5 = zext i21 %add_ln703_3 to i25" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 219 'zext' 'zext_ln703_5' <Predicate = (and_ln512)> <Delay = 0.00>
ST_6 : Operation 220 [1/1] (2.31ns)   --->   "%add_ln703_4 = add i25 %zext_ln1118_8, %zext_ln703_5" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 220 'add' 'add_ln703_4' <Predicate = (and_ln512)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 221 [1/1] (0.00ns)   --->   "%zext_ln703_6 = zext i25 %add_ln703_4 to i26" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 221 'zext' 'zext_ln703_6' <Predicate = (and_ln512)> <Delay = 0.00>
ST_6 : Operation 222 [1/1] (4.19ns) (root node of TernaryAdder)   --->   "%add_ln703_5 = add i26 %add_ln703_2, %zext_ln703_6" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 222 'add' 'add_ln703_5' <Predicate = (and_ln512)> <Delay = 4.19> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 223 [1/1] (0.00ns)   --->   "%shl_ln1118_6 = call i19 @_ssdm_op_BitConcatenate.i19.i8.i11(i8 %src_kernel_win_0_va_9, i11 0)" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 223 'bitconcatenate' 'shl_ln1118_6' <Predicate = (and_ln512)> <Delay = 0.00>
ST_6 : Operation 224 [1/1] (0.00ns)   --->   "%zext_ln1118_10 = zext i19 %shl_ln1118_6 to i20" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 224 'zext' 'zext_ln1118_10' <Predicate = (and_ln512)> <Delay = 0.00>
ST_6 : Operation 225 [1/1] (0.00ns)   --->   "%shl_ln1118_7 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %src_kernel_win_0_va_9, i2 0)" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 225 'bitconcatenate' 'shl_ln1118_7' <Predicate = (and_ln512)> <Delay = 0.00>
ST_6 : Operation 226 [1/1] (0.00ns)   --->   "%zext_ln1118_11 = zext i10 %shl_ln1118_7 to i20" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 226 'zext' 'zext_ln1118_11' <Predicate = (and_ln512)> <Delay = 0.00>
ST_6 : Operation 227 [1/1] (2.16ns)   --->   "%sub_ln1118_3 = sub i20 %zext_ln1118_10, %zext_ln1118_11" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 227 'sub' 'sub_ln1118_3' <Predicate = (and_ln512)> <Delay = 2.16> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 228 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i20 %sub_ln1118_3 to i24" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 228 'sext' 'sext_ln1118_3' <Predicate = (and_ln512)> <Delay = 0.00>
ST_6 : Operation 229 [1/1] (0.00ns)   --->   "%zext_ln1118_12 = zext i24 %sext_ln1118_3 to i25" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 229 'zext' 'zext_ln1118_12' <Predicate = (and_ln512)> <Delay = 0.00>
ST_6 : Operation 230 [1/1] (0.00ns)   --->   "%zext_ln1118_13 = zext i8 %src_kernel_win_0_va_6 to i19" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 230 'zext' 'zext_ln1118_13' <Predicate = (and_ln512)> <Delay = 0.00>
ST_6 : Operation 231 [1/1] (3.36ns) (grouped into DSP with root node add_ln703_6)   --->   "%mul_ln1118_2 = mul i19 936, %zext_ln1118_13" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 231 'mul' 'mul_ln1118_2' <Predicate = (and_ln512)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 232 [1/1] (0.00ns) (grouped into DSP with root node add_ln703_6)   --->   "%zext_ln703_8 = zext i19 %mul_ln1118_2 to i25" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 232 'zext' 'zext_ln703_8' <Predicate = (and_ln512)> <Delay = 0.00>
ST_6 : Operation 233 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln703_6 = add i25 %zext_ln703_8, %zext_ln1118_12" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 233 'add' 'add_ln703_6' <Predicate = (and_ln512)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 234 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_15 = load i8* %src_kernel_win_0_va" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 234 'load' 'src_kernel_win_0_va_15' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_6 : Operation 235 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_17 = load i8* %src_kernel_win_0_va_4" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 235 'load' 'src_kernel_win_0_va_17' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_6 : Operation 236 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str10, i32 %tmp_1)" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:518->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 236 'specregionend' 'empty' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_6 : Operation 237 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_17, i8* %src_kernel_win_0_va_5" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 237 'store' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_6 : Operation 238 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_8, i8* %src_kernel_win_0_va_4" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 238 'store' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_6 : Operation 239 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_16, i8* %src_kernel_win_0_va_3" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 239 'store' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_6 : Operation 240 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_15, i8* %src_kernel_win_0_va_1" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 240 'store' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_6 : Operation 241 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_6, i8* %src_kernel_win_0_va" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 241 'store' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_6 : Operation 242 [1/1] (0.00ns)   --->   "br label %1" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 242 'br' <Predicate = (!icmp_ln444)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 5.53>
ST_7 : Operation 243 [1/1] (0.00ns)   --->   "%zext_ln703_7 = zext i26 %add_ln703_5 to i27" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 243 'zext' 'zext_ln703_7' <Predicate = (and_ln512)> <Delay = 0.00>
ST_7 : Operation 244 [1/1] (0.00ns)   --->   "%zext_ln703_9 = zext i25 %add_ln703_6 to i27" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 244 'zext' 'zext_ln703_9' <Predicate = (and_ln512)> <Delay = 0.00>
ST_7 : Operation 245 [1/1] (2.37ns)   --->   "%p_Val2_s = add i27 %zext_ln703_7, %zext_ln703_9" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 245 'add' 'p_Val2_s' <Predicate = (and_ln512)> <Delay = 2.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 246 [1/1] (0.00ns)   --->   "%p_Val2_1 = call i8 @_ssdm_op_PartSelect.i8.i27.i32.i32(i27 %p_Val2_s, i32 14, i32 21)" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:409->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:304->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 246 'partselect' 'p_Val2_1' <Predicate = (and_ln512)> <Delay = 0.00>
ST_7 : Operation 247 [1/1] (0.00ns)   --->   "%tmp_23 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %p_Val2_s, i32 13)" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:409->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:304->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 247 'bitselect' 'tmp_23' <Predicate = (and_ln512)> <Delay = 0.00>
ST_7 : Operation 248 [1/1] (0.00ns)   --->   "%zext_ln415 = zext i1 %tmp_23 to i8" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:409->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:304->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 248 'zext' 'zext_ln415' <Predicate = (and_ln512)> <Delay = 0.00>
ST_7 : Operation 249 [1/1] (1.91ns)   --->   "%p_Val2_2 = add i8 %zext_ln415, %p_Val2_1" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:409->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:304->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 249 'add' 'p_Val2_2' <Predicate = (and_ln512)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 250 [1/1] (0.00ns)   --->   "%tmp_11 = call i5 @_ssdm_op_PartSelect.i5.i27.i32.i32(i27 %p_Val2_s, i32 22, i32 26)" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:409->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:304->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 250 'partselect' 'tmp_11' <Predicate = (and_ln512)> <Delay = 0.00>
ST_7 : Operation 251 [1/1] (1.36ns)   --->   "%Range1_all_zeros = icmp eq i5 %tmp_11, 0" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:409->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:304->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 251 'icmp' 'Range1_all_zeros' <Predicate = (and_ln512)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_4)   --->   "%tmp_24 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %p_Val2_s, i32 21)" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:409->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:304->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 252 'bitselect' 'tmp_24' <Predicate = (and_ln512)> <Delay = 0.00>
ST_7 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_4)   --->   "%xor_ln777 = xor i1 %tmp_24, true" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:409->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:304->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 253 'xor' 'xor_ln777' <Predicate = (and_ln512)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_4)   --->   "%tmp_25 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_2, i32 7)" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:409->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:304->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 254 'bitselect' 'tmp_25' <Predicate = (and_ln512)> <Delay = 0.00>
ST_7 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_4)   --->   "%or_ln777 = or i1 %tmp_25, %xor_ln777" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:409->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:304->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 255 'or' 'or_ln777' <Predicate = (and_ln512)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_4)   --->   "%deleted_zeros = and i1 %Range1_all_zeros, %or_ln777" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:409->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:304->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 256 'and' 'deleted_zeros' <Predicate = (and_ln512)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 257 [1/1] (1.24ns) (out node of the LUT)   --->   "%p_Val2_4 = select i1 %deleted_zeros, i8 %p_Val2_2, i8 -1" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:409->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:304->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 257 'select' 'p_Val2_4' <Predicate = (and_ln512)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.63>
ST_8 : Operation 258 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_dst_data_stream_V, i8 %p_Val2_4)" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:515->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 258 'write' <Predicate = (and_ln512)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_8 : Operation 259 [1/1] (0.00ns)   --->   "br label %loop_width_end" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:516->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 259 'br' <Predicate = (and_ln512)> <Delay = 0.00>

State 9 <SV = 4> <Delay = 0.00>
ST_9 : Operation 260 [1/1] (0.00ns)   --->   "%empty_92 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str9, i32 %tmp_s)" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:519->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 260 'specregionend' 'empty_92' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 261 [1/1] (0.00ns)   --->   "br label %0" [D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:443->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 261 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_src_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_dst_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
src_kernel_win_0_va    (alloca           ) [ 0011111111]
src_kernel_win_0_va_1  (alloca           ) [ 0011111111]
src_kernel_win_0_va_2  (alloca           ) [ 0011111111]
src_kernel_win_0_va_3  (alloca           ) [ 0011111111]
src_kernel_win_0_va_4  (alloca           ) [ 0011111111]
src_kernel_win_0_va_5  (alloca           ) [ 0011111111]
right_border_buf_0_s   (alloca           ) [ 0011111111]
right_border_buf_0_1   (alloca           ) [ 0011111111]
right_border_buf_0_2   (alloca           ) [ 0011111111]
right_border_buf_0_3   (alloca           ) [ 0011111111]
right_border_buf_0_4   (alloca           ) [ 0011111111]
right_border_buf_0_5   (alloca           ) [ 0011111111]
specinterface_ln0      (specinterface    ) [ 0000000000]
specinterface_ln0      (specinterface    ) [ 0000000000]
k_buf_0_val_3          (alloca           ) [ 0011111111]
k_buf_0_val_4          (alloca           ) [ 0011111111]
k_buf_0_val_5          (alloca           ) [ 0011111111]
rbegin_i_i             (specregionbegin  ) [ 0000000000]
rend_i_i_0             (specregionend    ) [ 0000000000]
br_ln443               (br               ) [ 0111111111]
t_V                    (phi              ) [ 0010000000]
zext_ln443             (zext             ) [ 0000000000]
icmp_ln443             (icmp             ) [ 0011111111]
speclooptripcount_ln0  (speclooptripcount) [ 0000000000]
i_V                    (add              ) [ 0111111111]
br_ln443               (br               ) [ 0000000000]
specloopname_ln443     (specloopname     ) [ 0000000000]
tmp_s                  (specregionbegin  ) [ 0001111111]
icmp_ln887             (icmp             ) [ 0001111110]
xor_ln457              (xor              ) [ 0001111110]
tmp                    (partselect       ) [ 0000000000]
icmp_ln899             (icmp             ) [ 0001111110]
icmp_ln879             (icmp             ) [ 0001111110]
icmp_ln879_1           (icmp             ) [ 0001111110]
icmp_ln899_1           (icmp             ) [ 0001111110]
trunc_ln506            (trunc            ) [ 0000000000]
add_ln506              (add              ) [ 0000000000]
tmp_5                  (bitselect        ) [ 0000000000]
xor_ln118_2            (xor              ) [ 0000000000]
icmp_ln118             (icmp             ) [ 0000000000]
and_ln118_1            (and              ) [ 0000000000]
tmp_6                  (bitselect        ) [ 0000000000]
sub_ln142              (sub              ) [ 0000000000]
select_ln139_1         (select           ) [ 0000000000]
icmp_ln144_1           (icmp             ) [ 0000000000]
trunc_ln147            (trunc            ) [ 0000000000]
add_ln506_1            (add              ) [ 0000000000]
tmp_7                  (bitselect        ) [ 0000000000]
tmp_15                 (bitselect        ) [ 0000000000]
trunc_ln142            (trunc            ) [ 0000000000]
add_ln506_2            (add              ) [ 0000000000]
tmp_16                 (bitselect        ) [ 0000000000]
tmp_17                 (bitselect        ) [ 0000000000]
trunc_ln142_1          (trunc            ) [ 0000000000]
sub_ln507              (sub              ) [ 0000000000]
select_ln507           (select           ) [ 0000000000]
add_ln507              (add              ) [ 0000000000]
select_ln507_1         (select           ) [ 0000000000]
xor_ln493_1            (xor              ) [ 0001111110]
xor_ln118_1            (xor              ) [ 0000000000]
sub_ln118              (sub              ) [ 0000000000]
trunc_ln118            (trunc            ) [ 0000000000]
select_ln139_2         (select           ) [ 0000000000]
select_ln118           (select           ) [ 0000000000]
xor_ln493_2            (xor              ) [ 0001111110]
add_ln118              (add              ) [ 0000000000]
xor_ln118_3            (xor              ) [ 0000000000]
trunc_ln118_1          (trunc            ) [ 0000000000]
select_ln139_3         (select           ) [ 0000000000]
select_ln118_1         (select           ) [ 0000000000]
xor_ln493_3            (xor              ) [ 0001111110]
br_ln444               (br               ) [ 0011111111]
ret_ln1290             (ret              ) [ 0000000000]
t_V_2                  (phi              ) [ 0001000110]
zext_ln444             (zext             ) [ 0000000000]
icmp_ln444             (icmp             ) [ 0011111111]
j_V                    (add              ) [ 0011111111]
tmp_18                 (partselect       ) [ 0000000000]
icmp_ln891             (icmp             ) [ 0000000000]
ImagLoc_x              (add              ) [ 0000000000]
sext_ln451             (sext             ) [ 0000000000]
tmp_19                 (bitselect        ) [ 0000000000]
xor_ln118_4            (xor              ) [ 0000000000]
icmp_ln118_1           (icmp             ) [ 0000000000]
and_ln118              (and              ) [ 0011111111]
tmp_20                 (bitselect        ) [ 0000000000]
sub_ln142_1            (sub              ) [ 0000000000]
select_ln139           (select           ) [ 0000000000]
sext_ln139             (sext             ) [ 0000000000]
sext_ln139_1           (sext             ) [ 0000000000]
icmp_ln144             (icmp             ) [ 0000000000]
sub_ln147              (sub              ) [ 0000000000]
select_ln118_2         (select           ) [ 0000000000]
zext_ln118             (zext             ) [ 0000000000]
xor_ln118_5            (xor              ) [ 0000000000]
or_ln118               (or               ) [ 0000000000]
and_ln144              (and              ) [ 0000000000]
x                      (select           ) [ 0001100000]
trunc_ln458            (trunc            ) [ 0001100000]
or_ln457               (or               ) [ 0001110000]
br_ln465               (br               ) [ 0000000000]
br_ln466               (br               ) [ 0000000000]
br_ln471               (br               ) [ 0000000000]
br_ln471               (br               ) [ 0000000000]
br_ln471               (br               ) [ 0000000000]
br_ln0                 (br               ) [ 0000000000]
br_ln475               (br               ) [ 0000000000]
and_ln512              (and              ) [ 0001111110]
br_ln512               (br               ) [ 0000000000]
right_border_buf_0_6   (load             ) [ 0001010000]
speclooptripcount_ln0  (speclooptripcount) [ 0000000000]
br_ln444               (br               ) [ 0000000000]
sext_ln144             (sext             ) [ 0000000000]
zext_ln835             (zext             ) [ 0000000000]
k_buf_0_val_3_addr     (getelementptr    ) [ 0001010000]
xor_ln493              (xor              ) [ 0001010000]
k_buf_0_val_4_addr     (getelementptr    ) [ 0001010000]
k_buf_0_val_5_addr     (getelementptr    ) [ 0001010000]
tmp_27                 (read             ) [ 0000000000]
store_ln472            (store            ) [ 0000000000]
br_ln473               (br               ) [ 0000000000]
store_ln472            (store            ) [ 0000000000]
br_ln473               (br               ) [ 0000000000]
store_ln472            (store            ) [ 0000000000]
br_ln473               (br               ) [ 0000000000]
tmp_22                 (read             ) [ 0000000000]
store_ln493            (store            ) [ 0000000000]
src_kernel_win_0_va_11 (load             ) [ 0000000000]
zext_ln1118_5          (zext             ) [ 0000000000]
mul_ln1118             (mul              ) [ 0001010000]
right_border_buf_0_7   (load             ) [ 0000000000]
right_border_buf_0_8   (load             ) [ 0000000000]
right_border_buf_0_9   (load             ) [ 0000000000]
right_border_buf_0_10  (load             ) [ 0000000000]
right_border_buf_0_11  (load             ) [ 0000000000]
specloopname_ln444     (specloopname     ) [ 0000000000]
tmp_1                  (specregionbegin  ) [ 0001001000]
specpipeline_ln448     (specpipeline     ) [ 0000000000]
specloopname_ln450     (specloopname     ) [ 0000000000]
k_buf_0_val_3_load     (load             ) [ 0000000000]
tmp_8                  (mux              ) [ 0000000000]
col_buf_0_val_0_0      (select           ) [ 0000000000]
k_buf_0_val_4_load     (load             ) [ 0000000000]
tmp_9                  (mux              ) [ 0000000000]
col_buf_0_val_1_0      (select           ) [ 0000000000]
k_buf_0_val_5_load     (load             ) [ 0000000000]
tmp_2                  (mux              ) [ 0000000000]
col_buf_0_val_2_0      (select           ) [ 0000000000]
right_border_buf_0_12  (load             ) [ 0000000000]
right_border_buf_0_13  (load             ) [ 0000000000]
store_ln489            (store            ) [ 0000000000]
store_ln489            (store            ) [ 0000000000]
store_ln495            (store            ) [ 0000000000]
store_ln495            (store            ) [ 0000000000]
store_ln495            (store            ) [ 0000000000]
store_ln495            (store            ) [ 0000000000]
store_ln495            (store            ) [ 0000000000]
store_ln495            (store            ) [ 0000000000]
br_ln495               (br               ) [ 0000000000]
tmp_3                  (mux              ) [ 0000000000]
src_kernel_win_0_va_6  (select           ) [ 0001001000]
tmp_4                  (mux              ) [ 0000000000]
src_kernel_win_0_va_7  (select           ) [ 0001001000]
tmp_10                 (mux              ) [ 0000000000]
src_kernel_win_0_va_8  (select           ) [ 0001001000]
src_kernel_win_0_va_10 (load             ) [ 0000000000]
src_kernel_win_0_va_13 (load             ) [ 0000000000]
shl_ln                 (bitconcatenate   ) [ 0000000000]
zext_ln1118_1          (zext             ) [ 0000000000]
shl_ln1118_1           (bitconcatenate   ) [ 0000000000]
zext_ln1118_2          (zext             ) [ 0000000000]
sub_ln1118             (sub              ) [ 0001001000]
zext_ln1118_9          (zext             ) [ 0000000000]
mul_ln1118_1           (mul              ) [ 0000000000]
zext_ln703_4           (zext             ) [ 0000000000]
add_ln703_3            (add              ) [ 0001001000]
src_kernel_win_0_va_16 (load             ) [ 0001001000]
store_ln444            (store            ) [ 0000000000]
src_kernel_win_0_va_9  (load             ) [ 0000000000]
src_kernel_win_0_va_12 (load             ) [ 0000000000]
src_kernel_win_0_va_14 (load             ) [ 0000000000]
zext_ln1118            (zext             ) [ 0000000000]
sext_ln1118            (sext             ) [ 0000000000]
zext_ln703             (zext             ) [ 0000000000]
zext_ln703_10          (zext             ) [ 0000000000]
add_ln703              (add              ) [ 0000000000]
zext_ln703_11          (zext             ) [ 0000000000]
mul_ln703              (mul              ) [ 0000000000]
zext_ln703_1           (zext             ) [ 0000000000]
add_ln703_1            (add              ) [ 0000000000]
zext_ln703_2           (zext             ) [ 0000000000]
shl_ln1118_2           (bitconcatenate   ) [ 0000000000]
zext_ln1118_3          (zext             ) [ 0000000000]
shl_ln1118_3           (bitconcatenate   ) [ 0000000000]
zext_ln1118_4          (zext             ) [ 0000000000]
sub_ln1118_1           (sub              ) [ 0000000000]
sext_ln1118_1          (sext             ) [ 0000000000]
zext_ln703_3           (zext             ) [ 0000000000]
shl_ln1118_4           (bitconcatenate   ) [ 0000000000]
zext_ln1118_6          (zext             ) [ 0000000000]
shl_ln1118_5           (bitconcatenate   ) [ 0000000000]
zext_ln1118_7          (zext             ) [ 0000000000]
sub_ln1118_2           (sub              ) [ 0000000000]
sext_ln1118_2          (sext             ) [ 0000000000]
zext_ln1118_8          (zext             ) [ 0000000000]
add_ln703_2            (add              ) [ 0000000000]
zext_ln703_5           (zext             ) [ 0000000000]
add_ln703_4            (add              ) [ 0000000000]
zext_ln703_6           (zext             ) [ 0000000000]
add_ln703_5            (add              ) [ 0001000100]
shl_ln1118_6           (bitconcatenate   ) [ 0000000000]
zext_ln1118_10         (zext             ) [ 0000000000]
shl_ln1118_7           (bitconcatenate   ) [ 0000000000]
zext_ln1118_11         (zext             ) [ 0000000000]
sub_ln1118_3           (sub              ) [ 0000000000]
sext_ln1118_3          (sext             ) [ 0000000000]
zext_ln1118_12         (zext             ) [ 0000000000]
zext_ln1118_13         (zext             ) [ 0000000000]
mul_ln1118_2           (mul              ) [ 0000000000]
zext_ln703_8           (zext             ) [ 0000000000]
add_ln703_6            (add              ) [ 0001000100]
src_kernel_win_0_va_15 (load             ) [ 0000000000]
src_kernel_win_0_va_17 (load             ) [ 0000000000]
empty                  (specregionend    ) [ 0000000000]
store_ln444            (store            ) [ 0000000000]
store_ln444            (store            ) [ 0000000000]
store_ln444            (store            ) [ 0000000000]
store_ln444            (store            ) [ 0000000000]
store_ln444            (store            ) [ 0000000000]
br_ln444               (br               ) [ 0011111111]
zext_ln703_7           (zext             ) [ 0000000000]
zext_ln703_9           (zext             ) [ 0000000000]
p_Val2_s               (add              ) [ 0000000000]
p_Val2_1               (partselect       ) [ 0000000000]
tmp_23                 (bitselect        ) [ 0000000000]
zext_ln415             (zext             ) [ 0000000000]
p_Val2_2               (add              ) [ 0000000000]
tmp_11                 (partselect       ) [ 0000000000]
Range1_all_zeros       (icmp             ) [ 0000000000]
tmp_24                 (bitselect        ) [ 0000000000]
xor_ln777              (xor              ) [ 0000000000]
tmp_25                 (bitselect        ) [ 0000000000]
or_ln777               (or               ) [ 0000000000]
deleted_zeros          (and              ) [ 0000000000]
p_Val2_4               (select           ) [ 0001000010]
write_ln515            (write            ) [ 0000000000]
br_ln516               (br               ) [ 0000000000]
empty_92               (specregionend    ) [ 0000000000]
br_ln443               (br               ) [ 0111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_src_data_stream_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_dst_data_stream_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str346"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str347"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str348"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str349"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str350"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str351"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str353"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str354"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str355"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str356"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str357"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str358"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="hls_KD_KD_LineBuffe"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str37"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i8.i2"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i8.i11"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i27.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i27.i32"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i27.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="154" class="1004" name="src_kernel_win_0_va_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="src_kernel_win_0_va_1_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_1/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="src_kernel_win_0_va_2_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_2/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="src_kernel_win_0_va_3_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_3/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="src_kernel_win_0_va_4_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_4/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="src_kernel_win_0_va_5_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_5/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="right_border_buf_0_s_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_s/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="right_border_buf_0_1_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_1/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="right_border_buf_0_2_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_2/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="right_border_buf_0_3_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_3/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="right_border_buf_0_4_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_4/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="right_border_buf_0_5_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_5/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="k_buf_0_val_3_alloca_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_0_val_3/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="k_buf_0_val_4_alloca_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_0_val_4/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="k_buf_0_val_5_alloca_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_0_val_5/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="grp_read_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="8" slack="0"/>
<pin id="216" dir="0" index="1" bw="8" slack="0"/>
<pin id="217" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_27/4 tmp_22/4 "/>
</bind>
</comp>

<comp id="220" class="1004" name="write_ln515_write_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="0" slack="0"/>
<pin id="222" dir="0" index="1" bw="8" slack="0"/>
<pin id="223" dir="0" index="2" bw="8" slack="1"/>
<pin id="224" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln515/8 "/>
</bind>
</comp>

<comp id="227" class="1004" name="k_buf_0_val_3_addr_gep_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="0" index="2" bw="32" slack="0"/>
<pin id="231" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_0_val_3_addr/4 "/>
</bind>
</comp>

<comp id="233" class="1004" name="grp_access_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="11" slack="0"/>
<pin id="235" dir="0" index="1" bw="8" slack="0"/>
<pin id="236" dir="0" index="2" bw="0" slack="0"/>
<pin id="266" dir="0" index="4" bw="11" slack="0"/>
<pin id="267" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="268" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="237" dir="1" index="3" bw="8" slack="0"/>
<pin id="269" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_0_val_3_load/4 store_ln472/4 store_ln493/4 "/>
</bind>
</comp>

<comp id="239" class="1004" name="k_buf_0_val_4_addr_gep_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="0" index="2" bw="32" slack="0"/>
<pin id="243" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_0_val_4_addr/4 "/>
</bind>
</comp>

<comp id="245" class="1004" name="grp_access_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="11" slack="0"/>
<pin id="247" dir="0" index="1" bw="8" slack="0"/>
<pin id="248" dir="0" index="2" bw="0" slack="1"/>
<pin id="277" dir="0" index="4" bw="11" slack="0"/>
<pin id="278" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="279" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="249" dir="1" index="3" bw="8" slack="0"/>
<pin id="280" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_0_val_4_load/4 store_ln472/4 store_ln489/5 "/>
</bind>
</comp>

<comp id="251" class="1004" name="k_buf_0_val_5_addr_gep_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="0" index="2" bw="32" slack="0"/>
<pin id="255" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_0_val_5_addr/4 "/>
</bind>
</comp>

<comp id="257" class="1004" name="grp_access_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="11" slack="0"/>
<pin id="259" dir="0" index="1" bw="8" slack="0"/>
<pin id="260" dir="0" index="2" bw="0" slack="1"/>
<pin id="272" dir="0" index="4" bw="11" slack="0"/>
<pin id="273" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="274" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="261" dir="1" index="3" bw="8" slack="0"/>
<pin id="275" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_0_val_5_load/4 store_ln472/4 store_ln489/5 "/>
</bind>
</comp>

<comp id="282" class="1005" name="t_V_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="11" slack="1"/>
<pin id="284" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="t_V (phireg) "/>
</bind>
</comp>

<comp id="286" class="1004" name="t_V_phi_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="1"/>
<pin id="288" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="289" dir="0" index="2" bw="11" slack="0"/>
<pin id="290" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="291" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V/2 "/>
</bind>
</comp>

<comp id="293" class="1005" name="t_V_2_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="11" slack="1"/>
<pin id="295" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="t_V_2 (phireg) "/>
</bind>
</comp>

<comp id="297" class="1004" name="t_V_2_phi_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="1" slack="1"/>
<pin id="299" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="300" dir="0" index="2" bw="11" slack="0"/>
<pin id="301" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="302" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V_2/3 "/>
</bind>
</comp>

<comp id="304" class="1004" name="zext_ln443_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="11" slack="0"/>
<pin id="306" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln443/2 "/>
</bind>
</comp>

<comp id="308" class="1004" name="icmp_ln443_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="11" slack="0"/>
<pin id="310" dir="0" index="1" bw="11" slack="0"/>
<pin id="311" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln443/2 "/>
</bind>
</comp>

<comp id="314" class="1004" name="i_V_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="11" slack="0"/>
<pin id="316" dir="0" index="1" bw="1" slack="0"/>
<pin id="317" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/2 "/>
</bind>
</comp>

<comp id="320" class="1004" name="icmp_ln887_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="11" slack="0"/>
<pin id="322" dir="0" index="1" bw="11" slack="0"/>
<pin id="323" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln887/2 "/>
</bind>
</comp>

<comp id="326" class="1004" name="xor_ln457_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="0"/>
<pin id="328" dir="0" index="1" bw="1" slack="0"/>
<pin id="329" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln457/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="tmp_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="10" slack="0"/>
<pin id="334" dir="0" index="1" bw="11" slack="0"/>
<pin id="335" dir="0" index="2" bw="1" slack="0"/>
<pin id="336" dir="0" index="3" bw="5" slack="0"/>
<pin id="337" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="342" class="1004" name="icmp_ln899_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="10" slack="0"/>
<pin id="344" dir="0" index="1" bw="10" slack="0"/>
<pin id="345" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln899/2 "/>
</bind>
</comp>

<comp id="348" class="1004" name="icmp_ln879_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="11" slack="0"/>
<pin id="350" dir="0" index="1" bw="11" slack="0"/>
<pin id="351" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879/2 "/>
</bind>
</comp>

<comp id="354" class="1004" name="icmp_ln879_1_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="11" slack="0"/>
<pin id="356" dir="0" index="1" bw="11" slack="0"/>
<pin id="357" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879_1/2 "/>
</bind>
</comp>

<comp id="360" class="1004" name="icmp_ln899_1_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="11" slack="0"/>
<pin id="362" dir="0" index="1" bw="11" slack="0"/>
<pin id="363" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln899_1/2 "/>
</bind>
</comp>

<comp id="366" class="1004" name="trunc_ln506_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="11" slack="0"/>
<pin id="368" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln506/2 "/>
</bind>
</comp>

<comp id="370" class="1004" name="add_ln506_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="1" slack="0"/>
<pin id="372" dir="0" index="1" bw="11" slack="0"/>
<pin id="373" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln506/2 "/>
</bind>
</comp>

<comp id="376" class="1004" name="tmp_5_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="1" slack="0"/>
<pin id="378" dir="0" index="1" bw="12" slack="0"/>
<pin id="379" dir="0" index="2" bw="5" slack="0"/>
<pin id="380" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="384" class="1004" name="xor_ln118_2_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="1" slack="0"/>
<pin id="386" dir="0" index="1" bw="1" slack="0"/>
<pin id="387" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln118_2/2 "/>
</bind>
</comp>

<comp id="390" class="1004" name="icmp_ln118_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="12" slack="0"/>
<pin id="392" dir="0" index="1" bw="12" slack="0"/>
<pin id="393" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln118/2 "/>
</bind>
</comp>

<comp id="396" class="1004" name="and_ln118_1_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="1" slack="0"/>
<pin id="398" dir="0" index="1" bw="1" slack="0"/>
<pin id="399" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln118_1/2 "/>
</bind>
</comp>

<comp id="402" class="1004" name="tmp_6_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="1" slack="0"/>
<pin id="404" dir="0" index="1" bw="12" slack="0"/>
<pin id="405" dir="0" index="2" bw="5" slack="0"/>
<pin id="406" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="410" class="1004" name="sub_ln142_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="1" slack="0"/>
<pin id="412" dir="0" index="1" bw="11" slack="0"/>
<pin id="413" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln142/2 "/>
</bind>
</comp>

<comp id="416" class="1004" name="select_ln139_1_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="0"/>
<pin id="418" dir="0" index="1" bw="12" slack="0"/>
<pin id="419" dir="0" index="2" bw="12" slack="0"/>
<pin id="420" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln139_1/2 "/>
</bind>
</comp>

<comp id="424" class="1004" name="icmp_ln144_1_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="12" slack="0"/>
<pin id="426" dir="0" index="1" bw="12" slack="0"/>
<pin id="427" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln144_1/2 "/>
</bind>
</comp>

<comp id="430" class="1004" name="trunc_ln147_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="12" slack="0"/>
<pin id="432" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln147/2 "/>
</bind>
</comp>

<comp id="434" class="1004" name="add_ln506_1_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="2" slack="0"/>
<pin id="436" dir="0" index="1" bw="11" slack="0"/>
<pin id="437" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln506_1/2 "/>
</bind>
</comp>

<comp id="440" class="1004" name="tmp_7_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="1" slack="0"/>
<pin id="442" dir="0" index="1" bw="12" slack="0"/>
<pin id="443" dir="0" index="2" bw="5" slack="0"/>
<pin id="444" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="448" class="1004" name="tmp_15_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="1" slack="0"/>
<pin id="450" dir="0" index="1" bw="12" slack="0"/>
<pin id="451" dir="0" index="2" bw="5" slack="0"/>
<pin id="452" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_15/2 "/>
</bind>
</comp>

<comp id="456" class="1004" name="trunc_ln142_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="11" slack="0"/>
<pin id="458" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln142/2 "/>
</bind>
</comp>

<comp id="460" class="1004" name="add_ln506_2_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="3" slack="0"/>
<pin id="462" dir="0" index="1" bw="11" slack="0"/>
<pin id="463" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln506_2/2 "/>
</bind>
</comp>

<comp id="466" class="1004" name="tmp_16_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="1" slack="0"/>
<pin id="468" dir="0" index="1" bw="12" slack="0"/>
<pin id="469" dir="0" index="2" bw="5" slack="0"/>
<pin id="470" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_16/2 "/>
</bind>
</comp>

<comp id="474" class="1004" name="tmp_17_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="1" slack="0"/>
<pin id="476" dir="0" index="1" bw="12" slack="0"/>
<pin id="477" dir="0" index="2" bw="5" slack="0"/>
<pin id="478" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_17/2 "/>
</bind>
</comp>

<comp id="482" class="1004" name="trunc_ln142_1_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="11" slack="0"/>
<pin id="484" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln142_1/2 "/>
</bind>
</comp>

<comp id="486" class="1004" name="sub_ln507_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="2" slack="0"/>
<pin id="488" dir="0" index="1" bw="2" slack="0"/>
<pin id="489" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln507/2 "/>
</bind>
</comp>

<comp id="492" class="1004" name="select_ln507_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="1" slack="0"/>
<pin id="494" dir="0" index="1" bw="2" slack="0"/>
<pin id="495" dir="0" index="2" bw="2" slack="0"/>
<pin id="496" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln507/2 "/>
</bind>
</comp>

<comp id="500" class="1004" name="add_ln507_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="1" slack="0"/>
<pin id="502" dir="0" index="1" bw="2" slack="0"/>
<pin id="503" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln507/2 "/>
</bind>
</comp>

<comp id="506" class="1004" name="select_ln507_1_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="1" slack="0"/>
<pin id="508" dir="0" index="1" bw="2" slack="0"/>
<pin id="509" dir="0" index="2" bw="2" slack="0"/>
<pin id="510" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln507_1/2 "/>
</bind>
</comp>

<comp id="514" class="1004" name="xor_ln493_1_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="2" slack="0"/>
<pin id="516" dir="0" index="1" bw="2" slack="0"/>
<pin id="517" dir="1" index="2" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln493_1/2 "/>
</bind>
</comp>

<comp id="520" class="1004" name="xor_ln118_1_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="2" slack="0"/>
<pin id="522" dir="0" index="1" bw="2" slack="0"/>
<pin id="523" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln118_1/2 "/>
</bind>
</comp>

<comp id="526" class="1004" name="sub_ln118_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="2" slack="0"/>
<pin id="528" dir="0" index="1" bw="2" slack="0"/>
<pin id="529" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln118/2 "/>
</bind>
</comp>

<comp id="532" class="1004" name="trunc_ln118_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="12" slack="0"/>
<pin id="534" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln118/2 "/>
</bind>
</comp>

<comp id="536" class="1004" name="select_ln139_2_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="1" slack="0"/>
<pin id="538" dir="0" index="1" bw="2" slack="0"/>
<pin id="539" dir="0" index="2" bw="2" slack="0"/>
<pin id="540" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln139_2/2 "/>
</bind>
</comp>

<comp id="544" class="1004" name="select_ln118_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="1" slack="0"/>
<pin id="546" dir="0" index="1" bw="2" slack="0"/>
<pin id="547" dir="0" index="2" bw="2" slack="0"/>
<pin id="548" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln118/2 "/>
</bind>
</comp>

<comp id="552" class="1004" name="xor_ln493_2_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="2" slack="0"/>
<pin id="554" dir="0" index="1" bw="2" slack="0"/>
<pin id="555" dir="1" index="2" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln493_2/2 "/>
</bind>
</comp>

<comp id="558" class="1004" name="add_ln118_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="1" slack="0"/>
<pin id="560" dir="0" index="1" bw="2" slack="0"/>
<pin id="561" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln118/2 "/>
</bind>
</comp>

<comp id="564" class="1004" name="xor_ln118_3_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="2" slack="0"/>
<pin id="566" dir="0" index="1" bw="2" slack="0"/>
<pin id="567" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln118_3/2 "/>
</bind>
</comp>

<comp id="570" class="1004" name="trunc_ln118_1_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="12" slack="0"/>
<pin id="572" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln118_1/2 "/>
</bind>
</comp>

<comp id="574" class="1004" name="select_ln139_3_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="1" slack="0"/>
<pin id="576" dir="0" index="1" bw="2" slack="0"/>
<pin id="577" dir="0" index="2" bw="2" slack="0"/>
<pin id="578" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln139_3/2 "/>
</bind>
</comp>

<comp id="582" class="1004" name="select_ln118_1_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="1" slack="0"/>
<pin id="584" dir="0" index="1" bw="2" slack="0"/>
<pin id="585" dir="0" index="2" bw="2" slack="0"/>
<pin id="586" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln118_1/2 "/>
</bind>
</comp>

<comp id="590" class="1004" name="xor_ln493_3_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="2" slack="0"/>
<pin id="592" dir="0" index="1" bw="2" slack="0"/>
<pin id="593" dir="1" index="2" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln493_3/2 "/>
</bind>
</comp>

<comp id="596" class="1004" name="zext_ln444_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="11" slack="0"/>
<pin id="598" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln444/3 "/>
</bind>
</comp>

<comp id="600" class="1004" name="icmp_ln444_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="11" slack="0"/>
<pin id="602" dir="0" index="1" bw="11" slack="0"/>
<pin id="603" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln444/3 "/>
</bind>
</comp>

<comp id="606" class="1004" name="j_V_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="11" slack="0"/>
<pin id="608" dir="0" index="1" bw="1" slack="0"/>
<pin id="609" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_V/3 "/>
</bind>
</comp>

<comp id="612" class="1004" name="tmp_18_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="10" slack="0"/>
<pin id="614" dir="0" index="1" bw="11" slack="0"/>
<pin id="615" dir="0" index="2" bw="1" slack="0"/>
<pin id="616" dir="0" index="3" bw="5" slack="0"/>
<pin id="617" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_18/3 "/>
</bind>
</comp>

<comp id="622" class="1004" name="icmp_ln891_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="10" slack="0"/>
<pin id="624" dir="0" index="1" bw="10" slack="0"/>
<pin id="625" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln891/3 "/>
</bind>
</comp>

<comp id="628" class="1004" name="ImagLoc_x_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="1" slack="0"/>
<pin id="630" dir="0" index="1" bw="11" slack="0"/>
<pin id="631" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ImagLoc_x/3 "/>
</bind>
</comp>

<comp id="634" class="1004" name="sext_ln451_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="12" slack="0"/>
<pin id="636" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln451/3 "/>
</bind>
</comp>

<comp id="638" class="1004" name="tmp_19_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="1" slack="0"/>
<pin id="640" dir="0" index="1" bw="12" slack="0"/>
<pin id="641" dir="0" index="2" bw="5" slack="0"/>
<pin id="642" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_19/3 "/>
</bind>
</comp>

<comp id="646" class="1004" name="xor_ln118_4_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="1" slack="0"/>
<pin id="648" dir="0" index="1" bw="1" slack="0"/>
<pin id="649" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln118_4/3 "/>
</bind>
</comp>

<comp id="652" class="1004" name="icmp_ln118_1_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="12" slack="0"/>
<pin id="654" dir="0" index="1" bw="12" slack="0"/>
<pin id="655" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln118_1/3 "/>
</bind>
</comp>

<comp id="658" class="1004" name="and_ln118_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="1" slack="0"/>
<pin id="660" dir="0" index="1" bw="1" slack="0"/>
<pin id="661" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln118/3 "/>
</bind>
</comp>

<comp id="664" class="1004" name="tmp_20_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="1" slack="0"/>
<pin id="666" dir="0" index="1" bw="12" slack="0"/>
<pin id="667" dir="0" index="2" bw="5" slack="0"/>
<pin id="668" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_20/3 "/>
</bind>
</comp>

<comp id="672" class="1004" name="sub_ln142_1_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="1" slack="0"/>
<pin id="674" dir="0" index="1" bw="11" slack="0"/>
<pin id="675" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln142_1/3 "/>
</bind>
</comp>

<comp id="678" class="1004" name="select_ln139_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="1" slack="0"/>
<pin id="680" dir="0" index="1" bw="12" slack="0"/>
<pin id="681" dir="0" index="2" bw="12" slack="0"/>
<pin id="682" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln139/3 "/>
</bind>
</comp>

<comp id="686" class="1004" name="sext_ln139_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="12" slack="0"/>
<pin id="688" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln139/3 "/>
</bind>
</comp>

<comp id="690" class="1004" name="sext_ln139_1_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="12" slack="0"/>
<pin id="692" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln139_1/3 "/>
</bind>
</comp>

<comp id="694" class="1004" name="icmp_ln144_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="12" slack="0"/>
<pin id="696" dir="0" index="1" bw="12" slack="0"/>
<pin id="697" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln144/3 "/>
</bind>
</comp>

<comp id="700" class="1004" name="sub_ln147_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="13" slack="0"/>
<pin id="702" dir="0" index="1" bw="12" slack="0"/>
<pin id="703" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln147/3 "/>
</bind>
</comp>

<comp id="706" class="1004" name="select_ln118_2_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="1" slack="0"/>
<pin id="708" dir="0" index="1" bw="13" slack="0"/>
<pin id="709" dir="0" index="2" bw="13" slack="0"/>
<pin id="710" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln118_2/3 "/>
</bind>
</comp>

<comp id="714" class="1004" name="zext_ln118_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="13" slack="0"/>
<pin id="716" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln118/3 "/>
</bind>
</comp>

<comp id="718" class="1004" name="xor_ln118_5_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="1" slack="0"/>
<pin id="720" dir="0" index="1" bw="1" slack="0"/>
<pin id="721" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln118_5/3 "/>
</bind>
</comp>

<comp id="724" class="1004" name="or_ln118_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="1" slack="0"/>
<pin id="726" dir="0" index="1" bw="1" slack="0"/>
<pin id="727" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln118/3 "/>
</bind>
</comp>

<comp id="730" class="1004" name="and_ln144_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="1" slack="0"/>
<pin id="732" dir="0" index="1" bw="1" slack="0"/>
<pin id="733" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln144/3 "/>
</bind>
</comp>

<comp id="736" class="1004" name="x_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="1" slack="0"/>
<pin id="738" dir="0" index="1" bw="14" slack="0"/>
<pin id="739" dir="0" index="2" bw="14" slack="0"/>
<pin id="740" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x/3 "/>
</bind>
</comp>

<comp id="744" class="1004" name="trunc_ln458_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="14" slack="0"/>
<pin id="746" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln458/3 "/>
</bind>
</comp>

<comp id="748" class="1004" name="or_ln457_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="1" slack="0"/>
<pin id="750" dir="0" index="1" bw="1" slack="1"/>
<pin id="751" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln457/3 "/>
</bind>
</comp>

<comp id="753" class="1004" name="and_ln512_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="1" slack="1"/>
<pin id="755" dir="0" index="1" bw="1" slack="0"/>
<pin id="756" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln512/3 "/>
</bind>
</comp>

<comp id="758" class="1004" name="right_border_buf_0_6_load_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="8" slack="3"/>
<pin id="760" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_6/4 "/>
</bind>
</comp>

<comp id="761" class="1004" name="sext_ln144_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="14" slack="1"/>
<pin id="763" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln144/4 "/>
</bind>
</comp>

<comp id="764" class="1004" name="zext_ln835_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="14" slack="0"/>
<pin id="766" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln835/4 "/>
</bind>
</comp>

<comp id="771" class="1004" name="xor_ln493_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="2" slack="1"/>
<pin id="773" dir="0" index="1" bw="2" slack="0"/>
<pin id="774" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln493/4 "/>
</bind>
</comp>

<comp id="776" class="1004" name="src_kernel_win_0_va_11_load_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="8" slack="3"/>
<pin id="778" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_11/4 "/>
</bind>
</comp>

<comp id="779" class="1004" name="zext_ln1118_5_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="8" slack="0"/>
<pin id="781" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_5/4 "/>
</bind>
</comp>

<comp id="783" class="1004" name="right_border_buf_0_7_load_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="8" slack="4"/>
<pin id="785" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_7/5 "/>
</bind>
</comp>

<comp id="786" class="1004" name="right_border_buf_0_8_load_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="8" slack="4"/>
<pin id="788" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_8/5 "/>
</bind>
</comp>

<comp id="789" class="1004" name="right_border_buf_0_9_load_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="8" slack="4"/>
<pin id="791" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_9/5 "/>
</bind>
</comp>

<comp id="792" class="1004" name="right_border_buf_0_10_load_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="8" slack="4"/>
<pin id="794" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_10/5 "/>
</bind>
</comp>

<comp id="795" class="1004" name="right_border_buf_0_11_load_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="8" slack="4"/>
<pin id="797" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_11/5 "/>
</bind>
</comp>

<comp id="798" class="1004" name="tmp_8_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="8" slack="0"/>
<pin id="800" dir="0" index="1" bw="8" slack="0"/>
<pin id="801" dir="0" index="2" bw="8" slack="0"/>
<pin id="802" dir="0" index="3" bw="1" slack="0"/>
<pin id="803" dir="0" index="4" bw="2" slack="1"/>
<pin id="804" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_8/5 "/>
</bind>
</comp>

<comp id="809" class="1004" name="col_buf_0_val_0_0_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="1" slack="2"/>
<pin id="811" dir="0" index="1" bw="8" slack="0"/>
<pin id="812" dir="0" index="2" bw="8" slack="0"/>
<pin id="813" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_0_val_0_0/5 "/>
</bind>
</comp>

<comp id="816" class="1004" name="tmp_9_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="8" slack="0"/>
<pin id="818" dir="0" index="1" bw="8" slack="0"/>
<pin id="819" dir="0" index="2" bw="8" slack="0"/>
<pin id="820" dir="0" index="3" bw="1" slack="0"/>
<pin id="821" dir="0" index="4" bw="2" slack="1"/>
<pin id="822" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_9/5 "/>
</bind>
</comp>

<comp id="827" class="1004" name="col_buf_0_val_1_0_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="1" slack="2"/>
<pin id="829" dir="0" index="1" bw="8" slack="0"/>
<pin id="830" dir="0" index="2" bw="8" slack="0"/>
<pin id="831" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_0_val_1_0/5 "/>
</bind>
</comp>

<comp id="834" class="1004" name="tmp_2_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="8" slack="0"/>
<pin id="836" dir="0" index="1" bw="8" slack="1"/>
<pin id="837" dir="0" index="2" bw="8" slack="0"/>
<pin id="838" dir="0" index="3" bw="1" slack="0"/>
<pin id="839" dir="0" index="4" bw="2" slack="1"/>
<pin id="840" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_2/5 "/>
</bind>
</comp>

<comp id="844" class="1004" name="col_buf_0_val_2_0_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="1" slack="2"/>
<pin id="846" dir="0" index="1" bw="8" slack="0"/>
<pin id="847" dir="0" index="2" bw="8" slack="0"/>
<pin id="848" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_0_val_2_0/5 "/>
</bind>
</comp>

<comp id="851" class="1004" name="right_border_buf_0_12_load_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="8" slack="4"/>
<pin id="853" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_12/5 "/>
</bind>
</comp>

<comp id="854" class="1004" name="right_border_buf_0_13_load_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="8" slack="4"/>
<pin id="856" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_13/5 "/>
</bind>
</comp>

<comp id="857" class="1004" name="store_ln495_store_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="8" slack="0"/>
<pin id="859" dir="0" index="1" bw="8" slack="4"/>
<pin id="860" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln495/5 "/>
</bind>
</comp>

<comp id="862" class="1004" name="store_ln495_store_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="8" slack="0"/>
<pin id="864" dir="0" index="1" bw="8" slack="4"/>
<pin id="865" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln495/5 "/>
</bind>
</comp>

<comp id="867" class="1004" name="store_ln495_store_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="8" slack="0"/>
<pin id="869" dir="0" index="1" bw="8" slack="4"/>
<pin id="870" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln495/5 "/>
</bind>
</comp>

<comp id="872" class="1004" name="store_ln495_store_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="8" slack="1"/>
<pin id="874" dir="0" index="1" bw="8" slack="4"/>
<pin id="875" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln495/5 "/>
</bind>
</comp>

<comp id="876" class="1004" name="store_ln495_store_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="8" slack="0"/>
<pin id="878" dir="0" index="1" bw="8" slack="4"/>
<pin id="879" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln495/5 "/>
</bind>
</comp>

<comp id="881" class="1004" name="store_ln495_store_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="8" slack="0"/>
<pin id="883" dir="0" index="1" bw="8" slack="4"/>
<pin id="884" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln495/5 "/>
</bind>
</comp>

<comp id="886" class="1004" name="tmp_3_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="8" slack="0"/>
<pin id="888" dir="0" index="1" bw="8" slack="0"/>
<pin id="889" dir="0" index="2" bw="8" slack="0"/>
<pin id="890" dir="0" index="3" bw="8" slack="0"/>
<pin id="891" dir="0" index="4" bw="2" slack="3"/>
<pin id="892" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_3/5 "/>
</bind>
</comp>

<comp id="897" class="1004" name="src_kernel_win_0_va_6_fu_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="1" slack="3"/>
<pin id="899" dir="0" index="1" bw="8" slack="0"/>
<pin id="900" dir="0" index="2" bw="8" slack="0"/>
<pin id="901" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_0_va_6/5 "/>
</bind>
</comp>

<comp id="904" class="1004" name="tmp_4_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="8" slack="0"/>
<pin id="906" dir="0" index="1" bw="8" slack="0"/>
<pin id="907" dir="0" index="2" bw="8" slack="0"/>
<pin id="908" dir="0" index="3" bw="8" slack="0"/>
<pin id="909" dir="0" index="4" bw="2" slack="3"/>
<pin id="910" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_4/5 "/>
</bind>
</comp>

<comp id="915" class="1004" name="src_kernel_win_0_va_7_fu_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="1" slack="3"/>
<pin id="917" dir="0" index="1" bw="8" slack="0"/>
<pin id="918" dir="0" index="2" bw="8" slack="0"/>
<pin id="919" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_0_va_7/5 "/>
</bind>
</comp>

<comp id="922" class="1004" name="tmp_10_fu_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="8" slack="0"/>
<pin id="924" dir="0" index="1" bw="8" slack="0"/>
<pin id="925" dir="0" index="2" bw="8" slack="0"/>
<pin id="926" dir="0" index="3" bw="8" slack="0"/>
<pin id="927" dir="0" index="4" bw="2" slack="3"/>
<pin id="928" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_10/5 "/>
</bind>
</comp>

<comp id="933" class="1004" name="src_kernel_win_0_va_8_fu_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="1" slack="3"/>
<pin id="935" dir="0" index="1" bw="8" slack="0"/>
<pin id="936" dir="0" index="2" bw="8" slack="0"/>
<pin id="937" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_0_va_8/5 "/>
</bind>
</comp>

<comp id="940" class="1004" name="src_kernel_win_0_va_10_load_fu_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="8" slack="4"/>
<pin id="942" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_10/5 "/>
</bind>
</comp>

<comp id="943" class="1004" name="src_kernel_win_0_va_13_load_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="8" slack="4"/>
<pin id="945" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_13/5 "/>
</bind>
</comp>

<comp id="946" class="1004" name="shl_ln_fu_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="19" slack="0"/>
<pin id="948" dir="0" index="1" bw="8" slack="0"/>
<pin id="949" dir="0" index="2" bw="1" slack="0"/>
<pin id="950" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/5 "/>
</bind>
</comp>

<comp id="954" class="1004" name="zext_ln1118_1_fu_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="19" slack="0"/>
<pin id="956" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_1/5 "/>
</bind>
</comp>

<comp id="958" class="1004" name="shl_ln1118_1_fu_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="10" slack="0"/>
<pin id="960" dir="0" index="1" bw="8" slack="0"/>
<pin id="961" dir="0" index="2" bw="1" slack="0"/>
<pin id="962" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_1/5 "/>
</bind>
</comp>

<comp id="966" class="1004" name="zext_ln1118_2_fu_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="10" slack="0"/>
<pin id="968" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_2/5 "/>
</bind>
</comp>

<comp id="970" class="1004" name="sub_ln1118_fu_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="19" slack="0"/>
<pin id="972" dir="0" index="1" bw="10" slack="0"/>
<pin id="973" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1118/5 "/>
</bind>
</comp>

<comp id="976" class="1004" name="zext_ln1118_9_fu_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="8" slack="0"/>
<pin id="978" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_9/5 "/>
</bind>
</comp>

<comp id="980" class="1004" name="src_kernel_win_0_va_16_load_fu_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="8" slack="4"/>
<pin id="982" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_16/5 "/>
</bind>
</comp>

<comp id="983" class="1004" name="store_ln444_store_fu_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="8" slack="0"/>
<pin id="985" dir="0" index="1" bw="8" slack="4"/>
<pin id="986" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln444/5 "/>
</bind>
</comp>

<comp id="988" class="1004" name="src_kernel_win_0_va_9_load_fu_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="8" slack="5"/>
<pin id="990" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_9/6 "/>
</bind>
</comp>

<comp id="991" class="1004" name="src_kernel_win_0_va_12_load_fu_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="8" slack="5"/>
<pin id="993" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_12/6 "/>
</bind>
</comp>

<comp id="994" class="1004" name="src_kernel_win_0_va_14_load_fu_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="8" slack="5"/>
<pin id="996" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_14/6 "/>
</bind>
</comp>

<comp id="997" class="1004" name="zext_ln1118_fu_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="8" slack="0"/>
<pin id="999" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118/6 "/>
</bind>
</comp>

<comp id="1001" class="1004" name="sext_ln1118_fu_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="20" slack="1"/>
<pin id="1003" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/6 "/>
</bind>
</comp>

<comp id="1004" class="1004" name="zext_ln703_fu_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="20" slack="0"/>
<pin id="1006" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703/6 "/>
</bind>
</comp>

<comp id="1008" class="1004" name="zext_ln703_10_fu_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="8" slack="1"/>
<pin id="1010" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703_10/6 "/>
</bind>
</comp>

<comp id="1011" class="1004" name="zext_ln703_2_fu_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="25" slack="0"/>
<pin id="1013" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703_2/6 "/>
</bind>
</comp>

<comp id="1014" class="1004" name="shl_ln1118_2_fu_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="19" slack="0"/>
<pin id="1016" dir="0" index="1" bw="8" slack="0"/>
<pin id="1017" dir="0" index="2" bw="1" slack="0"/>
<pin id="1018" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_2/6 "/>
</bind>
</comp>

<comp id="1022" class="1004" name="zext_ln1118_3_fu_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="19" slack="0"/>
<pin id="1024" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_3/6 "/>
</bind>
</comp>

<comp id="1026" class="1004" name="shl_ln1118_3_fu_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="10" slack="0"/>
<pin id="1028" dir="0" index="1" bw="8" slack="0"/>
<pin id="1029" dir="0" index="2" bw="1" slack="0"/>
<pin id="1030" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_3/6 "/>
</bind>
</comp>

<comp id="1034" class="1004" name="zext_ln1118_4_fu_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="10" slack="0"/>
<pin id="1036" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_4/6 "/>
</bind>
</comp>

<comp id="1038" class="1004" name="sub_ln1118_1_fu_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="19" slack="0"/>
<pin id="1040" dir="0" index="1" bw="10" slack="0"/>
<pin id="1041" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1118_1/6 "/>
</bind>
</comp>

<comp id="1044" class="1004" name="sext_ln1118_1_fu_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="20" slack="0"/>
<pin id="1046" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_1/6 "/>
</bind>
</comp>

<comp id="1048" class="1004" name="zext_ln703_3_fu_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="20" slack="0"/>
<pin id="1050" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703_3/6 "/>
</bind>
</comp>

<comp id="1052" class="1004" name="shl_ln1118_4_fu_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="19" slack="0"/>
<pin id="1054" dir="0" index="1" bw="8" slack="1"/>
<pin id="1055" dir="0" index="2" bw="1" slack="0"/>
<pin id="1056" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_4/6 "/>
</bind>
</comp>

<comp id="1059" class="1004" name="zext_ln1118_6_fu_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="19" slack="0"/>
<pin id="1061" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_6/6 "/>
</bind>
</comp>

<comp id="1063" class="1004" name="shl_ln1118_5_fu_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="10" slack="0"/>
<pin id="1065" dir="0" index="1" bw="8" slack="1"/>
<pin id="1066" dir="0" index="2" bw="1" slack="0"/>
<pin id="1067" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_5/6 "/>
</bind>
</comp>

<comp id="1070" class="1004" name="zext_ln1118_7_fu_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="10" slack="0"/>
<pin id="1072" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_7/6 "/>
</bind>
</comp>

<comp id="1074" class="1004" name="sub_ln1118_2_fu_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="19" slack="0"/>
<pin id="1076" dir="0" index="1" bw="10" slack="0"/>
<pin id="1077" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1118_2/6 "/>
</bind>
</comp>

<comp id="1080" class="1004" name="sext_ln1118_2_fu_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="20" slack="0"/>
<pin id="1082" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_2/6 "/>
</bind>
</comp>

<comp id="1084" class="1004" name="zext_ln1118_8_fu_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="20" slack="0"/>
<pin id="1086" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_8/6 "/>
</bind>
</comp>

<comp id="1088" class="1004" name="add_ln703_2_fu_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="24" slack="0"/>
<pin id="1090" dir="0" index="1" bw="25" slack="0"/>
<pin id="1091" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_2/6 "/>
</bind>
</comp>

<comp id="1094" class="1004" name="zext_ln703_5_fu_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="21" slack="1"/>
<pin id="1096" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703_5/6 "/>
</bind>
</comp>

<comp id="1097" class="1004" name="add_ln703_4_fu_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="24" slack="0"/>
<pin id="1099" dir="0" index="1" bw="21" slack="0"/>
<pin id="1100" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_4/6 "/>
</bind>
</comp>

<comp id="1103" class="1004" name="zext_ln703_6_fu_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="25" slack="0"/>
<pin id="1105" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703_6/6 "/>
</bind>
</comp>

<comp id="1107" class="1004" name="add_ln703_5_fu_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="26" slack="0"/>
<pin id="1109" dir="0" index="1" bw="25" slack="0"/>
<pin id="1110" dir="1" index="2" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_5/6 "/>
</bind>
</comp>

<comp id="1113" class="1004" name="shl_ln1118_6_fu_1113">
<pin_list>
<pin id="1114" dir="0" index="0" bw="19" slack="0"/>
<pin id="1115" dir="0" index="1" bw="8" slack="0"/>
<pin id="1116" dir="0" index="2" bw="1" slack="0"/>
<pin id="1117" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_6/6 "/>
</bind>
</comp>

<comp id="1121" class="1004" name="zext_ln1118_10_fu_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="19" slack="0"/>
<pin id="1123" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_10/6 "/>
</bind>
</comp>

<comp id="1125" class="1004" name="shl_ln1118_7_fu_1125">
<pin_list>
<pin id="1126" dir="0" index="0" bw="10" slack="0"/>
<pin id="1127" dir="0" index="1" bw="8" slack="0"/>
<pin id="1128" dir="0" index="2" bw="1" slack="0"/>
<pin id="1129" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_7/6 "/>
</bind>
</comp>

<comp id="1133" class="1004" name="zext_ln1118_11_fu_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="10" slack="0"/>
<pin id="1135" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_11/6 "/>
</bind>
</comp>

<comp id="1137" class="1004" name="sub_ln1118_3_fu_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="19" slack="0"/>
<pin id="1139" dir="0" index="1" bw="10" slack="0"/>
<pin id="1140" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1118_3/6 "/>
</bind>
</comp>

<comp id="1143" class="1004" name="sext_ln1118_3_fu_1143">
<pin_list>
<pin id="1144" dir="0" index="0" bw="20" slack="0"/>
<pin id="1145" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_3/6 "/>
</bind>
</comp>

<comp id="1147" class="1004" name="zext_ln1118_12_fu_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="20" slack="0"/>
<pin id="1149" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_12/6 "/>
</bind>
</comp>

<comp id="1151" class="1004" name="zext_ln1118_13_fu_1151">
<pin_list>
<pin id="1152" dir="0" index="0" bw="8" slack="1"/>
<pin id="1153" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_13/6 "/>
</bind>
</comp>

<comp id="1154" class="1004" name="src_kernel_win_0_va_15_load_fu_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="8" slack="5"/>
<pin id="1156" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_15/6 "/>
</bind>
</comp>

<comp id="1157" class="1004" name="src_kernel_win_0_va_17_load_fu_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="8" slack="5"/>
<pin id="1159" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_17/6 "/>
</bind>
</comp>

<comp id="1160" class="1004" name="store_ln444_store_fu_1160">
<pin_list>
<pin id="1161" dir="0" index="0" bw="8" slack="0"/>
<pin id="1162" dir="0" index="1" bw="8" slack="5"/>
<pin id="1163" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln444/6 "/>
</bind>
</comp>

<comp id="1165" class="1004" name="store_ln444_store_fu_1165">
<pin_list>
<pin id="1166" dir="0" index="0" bw="8" slack="1"/>
<pin id="1167" dir="0" index="1" bw="8" slack="5"/>
<pin id="1168" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln444/6 "/>
</bind>
</comp>

<comp id="1169" class="1004" name="store_ln444_store_fu_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="8" slack="1"/>
<pin id="1171" dir="0" index="1" bw="8" slack="5"/>
<pin id="1172" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln444/6 "/>
</bind>
</comp>

<comp id="1173" class="1004" name="store_ln444_store_fu_1173">
<pin_list>
<pin id="1174" dir="0" index="0" bw="8" slack="0"/>
<pin id="1175" dir="0" index="1" bw="8" slack="5"/>
<pin id="1176" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln444/6 "/>
</bind>
</comp>

<comp id="1178" class="1004" name="store_ln444_store_fu_1178">
<pin_list>
<pin id="1179" dir="0" index="0" bw="8" slack="1"/>
<pin id="1180" dir="0" index="1" bw="8" slack="5"/>
<pin id="1181" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln444/6 "/>
</bind>
</comp>

<comp id="1182" class="1004" name="zext_ln703_7_fu_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="26" slack="1"/>
<pin id="1184" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703_7/7 "/>
</bind>
</comp>

<comp id="1185" class="1004" name="zext_ln703_9_fu_1185">
<pin_list>
<pin id="1186" dir="0" index="0" bw="25" slack="1"/>
<pin id="1187" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703_9/7 "/>
</bind>
</comp>

<comp id="1188" class="1004" name="p_Val2_s_fu_1188">
<pin_list>
<pin id="1189" dir="0" index="0" bw="26" slack="0"/>
<pin id="1190" dir="0" index="1" bw="25" slack="0"/>
<pin id="1191" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_s/7 "/>
</bind>
</comp>

<comp id="1194" class="1004" name="p_Val2_1_fu_1194">
<pin_list>
<pin id="1195" dir="0" index="0" bw="8" slack="0"/>
<pin id="1196" dir="0" index="1" bw="27" slack="0"/>
<pin id="1197" dir="0" index="2" bw="5" slack="0"/>
<pin id="1198" dir="0" index="3" bw="6" slack="0"/>
<pin id="1199" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_1/7 "/>
</bind>
</comp>

<comp id="1204" class="1004" name="tmp_23_fu_1204">
<pin_list>
<pin id="1205" dir="0" index="0" bw="1" slack="0"/>
<pin id="1206" dir="0" index="1" bw="27" slack="0"/>
<pin id="1207" dir="0" index="2" bw="5" slack="0"/>
<pin id="1208" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_23/7 "/>
</bind>
</comp>

<comp id="1212" class="1004" name="zext_ln415_fu_1212">
<pin_list>
<pin id="1213" dir="0" index="0" bw="1" slack="0"/>
<pin id="1214" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln415/7 "/>
</bind>
</comp>

<comp id="1216" class="1004" name="p_Val2_2_fu_1216">
<pin_list>
<pin id="1217" dir="0" index="0" bw="1" slack="0"/>
<pin id="1218" dir="0" index="1" bw="8" slack="0"/>
<pin id="1219" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_2/7 "/>
</bind>
</comp>

<comp id="1222" class="1004" name="tmp_11_fu_1222">
<pin_list>
<pin id="1223" dir="0" index="0" bw="5" slack="0"/>
<pin id="1224" dir="0" index="1" bw="27" slack="0"/>
<pin id="1225" dir="0" index="2" bw="6" slack="0"/>
<pin id="1226" dir="0" index="3" bw="6" slack="0"/>
<pin id="1227" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11/7 "/>
</bind>
</comp>

<comp id="1232" class="1004" name="Range1_all_zeros_fu_1232">
<pin_list>
<pin id="1233" dir="0" index="0" bw="5" slack="0"/>
<pin id="1234" dir="0" index="1" bw="5" slack="0"/>
<pin id="1235" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_zeros/7 "/>
</bind>
</comp>

<comp id="1238" class="1004" name="tmp_24_fu_1238">
<pin_list>
<pin id="1239" dir="0" index="0" bw="1" slack="0"/>
<pin id="1240" dir="0" index="1" bw="27" slack="0"/>
<pin id="1241" dir="0" index="2" bw="6" slack="0"/>
<pin id="1242" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_24/7 "/>
</bind>
</comp>

<comp id="1246" class="1004" name="xor_ln777_fu_1246">
<pin_list>
<pin id="1247" dir="0" index="0" bw="1" slack="0"/>
<pin id="1248" dir="0" index="1" bw="1" slack="0"/>
<pin id="1249" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln777/7 "/>
</bind>
</comp>

<comp id="1252" class="1004" name="tmp_25_fu_1252">
<pin_list>
<pin id="1253" dir="0" index="0" bw="1" slack="0"/>
<pin id="1254" dir="0" index="1" bw="8" slack="0"/>
<pin id="1255" dir="0" index="2" bw="4" slack="0"/>
<pin id="1256" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_25/7 "/>
</bind>
</comp>

<comp id="1260" class="1004" name="or_ln777_fu_1260">
<pin_list>
<pin id="1261" dir="0" index="0" bw="1" slack="0"/>
<pin id="1262" dir="0" index="1" bw="1" slack="0"/>
<pin id="1263" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln777/7 "/>
</bind>
</comp>

<comp id="1266" class="1004" name="deleted_zeros_fu_1266">
<pin_list>
<pin id="1267" dir="0" index="0" bw="1" slack="0"/>
<pin id="1268" dir="0" index="1" bw="1" slack="0"/>
<pin id="1269" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="deleted_zeros/7 "/>
</bind>
</comp>

<comp id="1272" class="1004" name="p_Val2_4_fu_1272">
<pin_list>
<pin id="1273" dir="0" index="0" bw="1" slack="0"/>
<pin id="1274" dir="0" index="1" bw="8" slack="0"/>
<pin id="1275" dir="0" index="2" bw="8" slack="0"/>
<pin id="1276" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_4/7 "/>
</bind>
</comp>

<comp id="1280" class="1007" name="mul_ln1118_fu_1280">
<pin_list>
<pin id="1281" dir="0" index="0" bw="21" slack="0"/>
<pin id="1282" dir="0" index="1" bw="8" slack="0"/>
<pin id="1283" dir="1" index="2" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118/4 "/>
</bind>
</comp>

<comp id="1286" class="1007" name="grp_fu_1286">
<pin_list>
<pin id="1287" dir="0" index="0" bw="19" slack="0"/>
<pin id="1288" dir="0" index="1" bw="8" slack="0"/>
<pin id="1289" dir="0" index="2" bw="21" slack="2147483647"/>
<pin id="1290" dir="1" index="3" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1118_1/5 zext_ln703_4/5 add_ln703_3/5 "/>
</bind>
</comp>

<comp id="1293" class="1007" name="grp_fu_1293">
<pin_list>
<pin id="1294" dir="0" index="0" bw="8" slack="0"/>
<pin id="1295" dir="0" index="1" bw="8" slack="0"/>
<pin id="1296" dir="0" index="2" bw="19" slack="0"/>
<pin id="1297" dir="0" index="3" bw="24" slack="0"/>
<pin id="1298" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="addmuladd(1175) " fcode="addmuladd"/>
<opset="add_ln703/6 zext_ln703_11/6 mul_ln703/6 zext_ln703_1/6 add_ln703_1/6 "/>
</bind>
</comp>

<comp id="1304" class="1007" name="grp_fu_1304">
<pin_list>
<pin id="1305" dir="0" index="0" bw="19" slack="0"/>
<pin id="1306" dir="0" index="1" bw="8" slack="0"/>
<pin id="1307" dir="0" index="2" bw="24" slack="0"/>
<pin id="1308" dir="1" index="3" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1118_2/6 zext_ln703_8/6 add_ln703_6/6 "/>
</bind>
</comp>

<comp id="1312" class="1005" name="src_kernel_win_0_va_reg_1312">
<pin_list>
<pin id="1313" dir="0" index="0" bw="8" slack="5"/>
<pin id="1314" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va "/>
</bind>
</comp>

<comp id="1319" class="1005" name="src_kernel_win_0_va_1_reg_1319">
<pin_list>
<pin id="1320" dir="0" index="0" bw="8" slack="4"/>
<pin id="1321" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_1 "/>
</bind>
</comp>

<comp id="1325" class="1005" name="src_kernel_win_0_va_2_reg_1325">
<pin_list>
<pin id="1326" dir="0" index="0" bw="8" slack="3"/>
<pin id="1327" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_2 "/>
</bind>
</comp>

<comp id="1332" class="1005" name="src_kernel_win_0_va_3_reg_1332">
<pin_list>
<pin id="1333" dir="0" index="0" bw="8" slack="5"/>
<pin id="1334" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_3 "/>
</bind>
</comp>

<comp id="1338" class="1005" name="src_kernel_win_0_va_4_reg_1338">
<pin_list>
<pin id="1339" dir="0" index="0" bw="8" slack="4"/>
<pin id="1340" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_4 "/>
</bind>
</comp>

<comp id="1345" class="1005" name="src_kernel_win_0_va_5_reg_1345">
<pin_list>
<pin id="1346" dir="0" index="0" bw="8" slack="5"/>
<pin id="1347" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_5 "/>
</bind>
</comp>

<comp id="1351" class="1005" name="right_border_buf_0_s_reg_1351">
<pin_list>
<pin id="1352" dir="0" index="0" bw="8" slack="4"/>
<pin id="1353" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_0_s "/>
</bind>
</comp>

<comp id="1358" class="1005" name="right_border_buf_0_1_reg_1358">
<pin_list>
<pin id="1359" dir="0" index="0" bw="8" slack="4"/>
<pin id="1360" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_0_1 "/>
</bind>
</comp>

<comp id="1364" class="1005" name="right_border_buf_0_2_reg_1364">
<pin_list>
<pin id="1365" dir="0" index="0" bw="8" slack="4"/>
<pin id="1366" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_0_2 "/>
</bind>
</comp>

<comp id="1370" class="1005" name="right_border_buf_0_3_reg_1370">
<pin_list>
<pin id="1371" dir="0" index="0" bw="8" slack="4"/>
<pin id="1372" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_0_3 "/>
</bind>
</comp>

<comp id="1377" class="1005" name="right_border_buf_0_4_reg_1377">
<pin_list>
<pin id="1378" dir="0" index="0" bw="8" slack="4"/>
<pin id="1379" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_0_4 "/>
</bind>
</comp>

<comp id="1383" class="1005" name="right_border_buf_0_5_reg_1383">
<pin_list>
<pin id="1384" dir="0" index="0" bw="8" slack="3"/>
<pin id="1385" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="right_border_buf_0_5 "/>
</bind>
</comp>

<comp id="1389" class="1005" name="icmp_ln443_reg_1389">
<pin_list>
<pin id="1390" dir="0" index="0" bw="1" slack="1"/>
<pin id="1391" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln443 "/>
</bind>
</comp>

<comp id="1393" class="1005" name="i_V_reg_1393">
<pin_list>
<pin id="1394" dir="0" index="0" bw="11" slack="0"/>
<pin id="1395" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="1398" class="1005" name="icmp_ln887_reg_1398">
<pin_list>
<pin id="1399" dir="0" index="0" bw="1" slack="1"/>
<pin id="1400" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln887 "/>
</bind>
</comp>

<comp id="1402" class="1005" name="xor_ln457_reg_1402">
<pin_list>
<pin id="1403" dir="0" index="0" bw="1" slack="1"/>
<pin id="1404" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln457 "/>
</bind>
</comp>

<comp id="1407" class="1005" name="icmp_ln899_reg_1407">
<pin_list>
<pin id="1408" dir="0" index="0" bw="1" slack="1"/>
<pin id="1409" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln899 "/>
</bind>
</comp>

<comp id="1412" class="1005" name="icmp_ln879_reg_1412">
<pin_list>
<pin id="1413" dir="0" index="0" bw="1" slack="1"/>
<pin id="1414" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln879 "/>
</bind>
</comp>

<comp id="1416" class="1005" name="icmp_ln879_1_reg_1416">
<pin_list>
<pin id="1417" dir="0" index="0" bw="1" slack="1"/>
<pin id="1418" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln879_1 "/>
</bind>
</comp>

<comp id="1420" class="1005" name="icmp_ln899_1_reg_1420">
<pin_list>
<pin id="1421" dir="0" index="0" bw="1" slack="3"/>
<pin id="1422" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln899_1 "/>
</bind>
</comp>

<comp id="1427" class="1005" name="xor_ln493_1_reg_1427">
<pin_list>
<pin id="1428" dir="0" index="0" bw="2" slack="3"/>
<pin id="1429" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="xor_ln493_1 "/>
</bind>
</comp>

<comp id="1432" class="1005" name="xor_ln493_2_reg_1432">
<pin_list>
<pin id="1433" dir="0" index="0" bw="2" slack="3"/>
<pin id="1434" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="xor_ln493_2 "/>
</bind>
</comp>

<comp id="1437" class="1005" name="xor_ln493_3_reg_1437">
<pin_list>
<pin id="1438" dir="0" index="0" bw="2" slack="3"/>
<pin id="1439" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="xor_ln493_3 "/>
</bind>
</comp>

<comp id="1442" class="1005" name="icmp_ln444_reg_1442">
<pin_list>
<pin id="1443" dir="0" index="0" bw="1" slack="1"/>
<pin id="1444" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln444 "/>
</bind>
</comp>

<comp id="1446" class="1005" name="j_V_reg_1446">
<pin_list>
<pin id="1447" dir="0" index="0" bw="11" slack="0"/>
<pin id="1448" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="j_V "/>
</bind>
</comp>

<comp id="1451" class="1005" name="and_ln118_reg_1451">
<pin_list>
<pin id="1452" dir="0" index="0" bw="1" slack="1"/>
<pin id="1453" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln118 "/>
</bind>
</comp>

<comp id="1455" class="1005" name="x_reg_1455">
<pin_list>
<pin id="1456" dir="0" index="0" bw="14" slack="1"/>
<pin id="1457" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="1460" class="1005" name="trunc_ln458_reg_1460">
<pin_list>
<pin id="1461" dir="0" index="0" bw="2" slack="1"/>
<pin id="1462" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln458 "/>
</bind>
</comp>

<comp id="1465" class="1005" name="or_ln457_reg_1465">
<pin_list>
<pin id="1466" dir="0" index="0" bw="1" slack="1"/>
<pin id="1467" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="or_ln457 "/>
</bind>
</comp>

<comp id="1472" class="1005" name="and_ln512_reg_1472">
<pin_list>
<pin id="1473" dir="0" index="0" bw="1" slack="1"/>
<pin id="1474" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln512 "/>
</bind>
</comp>

<comp id="1476" class="1005" name="right_border_buf_0_6_reg_1476">
<pin_list>
<pin id="1477" dir="0" index="0" bw="8" slack="1"/>
<pin id="1478" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="right_border_buf_0_6 "/>
</bind>
</comp>

<comp id="1482" class="1005" name="k_buf_0_val_3_addr_reg_1482">
<pin_list>
<pin id="1483" dir="0" index="0" bw="11" slack="1"/>
<pin id="1484" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_3_addr "/>
</bind>
</comp>

<comp id="1487" class="1005" name="xor_ln493_reg_1487">
<pin_list>
<pin id="1488" dir="0" index="0" bw="2" slack="1"/>
<pin id="1489" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln493 "/>
</bind>
</comp>

<comp id="1494" class="1005" name="k_buf_0_val_4_addr_reg_1494">
<pin_list>
<pin id="1495" dir="0" index="0" bw="11" slack="1"/>
<pin id="1496" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_4_addr "/>
</bind>
</comp>

<comp id="1500" class="1005" name="k_buf_0_val_5_addr_reg_1500">
<pin_list>
<pin id="1501" dir="0" index="0" bw="11" slack="1"/>
<pin id="1502" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_5_addr "/>
</bind>
</comp>

<comp id="1506" class="1005" name="mul_ln1118_reg_1506">
<pin_list>
<pin id="1507" dir="0" index="0" bw="21" slack="1"/>
<pin id="1508" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1118 "/>
</bind>
</comp>

<comp id="1511" class="1005" name="src_kernel_win_0_va_6_reg_1511">
<pin_list>
<pin id="1512" dir="0" index="0" bw="8" slack="1"/>
<pin id="1513" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_6 "/>
</bind>
</comp>

<comp id="1517" class="1005" name="src_kernel_win_0_va_7_reg_1517">
<pin_list>
<pin id="1518" dir="0" index="0" bw="8" slack="1"/>
<pin id="1519" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_7 "/>
</bind>
</comp>

<comp id="1523" class="1005" name="src_kernel_win_0_va_8_reg_1523">
<pin_list>
<pin id="1524" dir="0" index="0" bw="8" slack="1"/>
<pin id="1525" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_8 "/>
</bind>
</comp>

<comp id="1529" class="1005" name="sub_ln1118_reg_1529">
<pin_list>
<pin id="1530" dir="0" index="0" bw="20" slack="1"/>
<pin id="1531" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln1118 "/>
</bind>
</comp>

<comp id="1534" class="1005" name="add_ln703_3_reg_1534">
<pin_list>
<pin id="1535" dir="0" index="0" bw="21" slack="1"/>
<pin id="1536" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="add_ln703_3 "/>
</bind>
</comp>

<comp id="1539" class="1005" name="src_kernel_win_0_va_16_reg_1539">
<pin_list>
<pin id="1540" dir="0" index="0" bw="8" slack="1"/>
<pin id="1541" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_16 "/>
</bind>
</comp>

<comp id="1544" class="1005" name="add_ln703_5_reg_1544">
<pin_list>
<pin id="1545" dir="0" index="0" bw="26" slack="1"/>
<pin id="1546" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="add_ln703_5 "/>
</bind>
</comp>

<comp id="1549" class="1005" name="add_ln703_6_reg_1549">
<pin_list>
<pin id="1550" dir="0" index="0" bw="25" slack="1"/>
<pin id="1551" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="add_ln703_6 "/>
</bind>
</comp>

<comp id="1554" class="1005" name="p_Val2_4_reg_1554">
<pin_list>
<pin id="1555" dir="0" index="0" bw="8" slack="1"/>
<pin id="1556" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="157"><net_src comp="4" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="4" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="4" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="4" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="4" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="4" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="4" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="4" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="4" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="4" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="4" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="4" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="40" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="40" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="40" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="218"><net_src comp="102" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="0" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="225"><net_src comp="152" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="2" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="232"><net_src comp="56" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="238"><net_src comp="227" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="244"><net_src comp="56" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="250"><net_src comp="239" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="256"><net_src comp="56" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="262"><net_src comp="251" pin="3"/><net_sink comp="257" pin=0"/></net>

<net id="263"><net_src comp="214" pin="2"/><net_sink comp="257" pin=1"/></net>

<net id="264"><net_src comp="214" pin="2"/><net_sink comp="245" pin=1"/></net>

<net id="265"><net_src comp="214" pin="2"/><net_sink comp="233" pin=1"/></net>

<net id="270"><net_src comp="214" pin="2"/><net_sink comp="233" pin=4"/></net>

<net id="271"><net_src comp="227" pin="3"/><net_sink comp="233" pin=2"/></net>

<net id="276"><net_src comp="245" pin="3"/><net_sink comp="257" pin=4"/></net>

<net id="281"><net_src comp="233" pin="3"/><net_sink comp="245" pin=4"/></net>

<net id="285"><net_src comp="48" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="292"><net_src comp="282" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="296"><net_src comp="48" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="303"><net_src comp="293" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="307"><net_src comp="286" pin="4"/><net_sink comp="304" pin=0"/></net>

<net id="312"><net_src comp="286" pin="4"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="50" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="318"><net_src comp="286" pin="4"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="58" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="324"><net_src comp="286" pin="4"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="64" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="330"><net_src comp="320" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="66" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="338"><net_src comp="68" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="339"><net_src comp="286" pin="4"/><net_sink comp="332" pin=1"/></net>

<net id="340"><net_src comp="4" pin="0"/><net_sink comp="332" pin=2"/></net>

<net id="341"><net_src comp="70" pin="0"/><net_sink comp="332" pin=3"/></net>

<net id="346"><net_src comp="332" pin="4"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="72" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="352"><net_src comp="286" pin="4"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="58" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="358"><net_src comp="286" pin="4"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="48" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="364"><net_src comp="286" pin="4"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="64" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="369"><net_src comp="286" pin="4"/><net_sink comp="366" pin=0"/></net>

<net id="374"><net_src comp="74" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="304" pin="1"/><net_sink comp="370" pin=1"/></net>

<net id="381"><net_src comp="76" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="382"><net_src comp="370" pin="2"/><net_sink comp="376" pin=1"/></net>

<net id="383"><net_src comp="78" pin="0"/><net_sink comp="376" pin=2"/></net>

<net id="388"><net_src comp="376" pin="3"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="66" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="394"><net_src comp="370" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="80" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="400"><net_src comp="390" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="384" pin="2"/><net_sink comp="396" pin=1"/></net>

<net id="407"><net_src comp="76" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="408"><net_src comp="370" pin="2"/><net_sink comp="402" pin=1"/></net>

<net id="409"><net_src comp="78" pin="0"/><net_sink comp="402" pin=2"/></net>

<net id="414"><net_src comp="82" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="304" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="421"><net_src comp="402" pin="3"/><net_sink comp="416" pin=0"/></net>

<net id="422"><net_src comp="410" pin="2"/><net_sink comp="416" pin=1"/></net>

<net id="423"><net_src comp="370" pin="2"/><net_sink comp="416" pin=2"/></net>

<net id="428"><net_src comp="416" pin="3"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="80" pin="0"/><net_sink comp="424" pin=1"/></net>

<net id="433"><net_src comp="416" pin="3"/><net_sink comp="430" pin=0"/></net>

<net id="438"><net_src comp="84" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="304" pin="1"/><net_sink comp="434" pin=1"/></net>

<net id="445"><net_src comp="76" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="446"><net_src comp="434" pin="2"/><net_sink comp="440" pin=1"/></net>

<net id="447"><net_src comp="78" pin="0"/><net_sink comp="440" pin=2"/></net>

<net id="453"><net_src comp="76" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="454"><net_src comp="434" pin="2"/><net_sink comp="448" pin=1"/></net>

<net id="455"><net_src comp="78" pin="0"/><net_sink comp="448" pin=2"/></net>

<net id="459"><net_src comp="286" pin="4"/><net_sink comp="456" pin=0"/></net>

<net id="464"><net_src comp="86" pin="0"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="304" pin="1"/><net_sink comp="460" pin=1"/></net>

<net id="471"><net_src comp="76" pin="0"/><net_sink comp="466" pin=0"/></net>

<net id="472"><net_src comp="460" pin="2"/><net_sink comp="466" pin=1"/></net>

<net id="473"><net_src comp="78" pin="0"/><net_sink comp="466" pin=2"/></net>

<net id="479"><net_src comp="76" pin="0"/><net_sink comp="474" pin=0"/></net>

<net id="480"><net_src comp="460" pin="2"/><net_sink comp="474" pin=1"/></net>

<net id="481"><net_src comp="78" pin="0"/><net_sink comp="474" pin=2"/></net>

<net id="485"><net_src comp="286" pin="4"/><net_sink comp="482" pin=0"/></net>

<net id="490"><net_src comp="88" pin="0"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="430" pin="1"/><net_sink comp="486" pin=1"/></net>

<net id="497"><net_src comp="424" pin="2"/><net_sink comp="492" pin=0"/></net>

<net id="498"><net_src comp="430" pin="1"/><net_sink comp="492" pin=1"/></net>

<net id="499"><net_src comp="486" pin="2"/><net_sink comp="492" pin=2"/></net>

<net id="504"><net_src comp="90" pin="0"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="366" pin="1"/><net_sink comp="500" pin=1"/></net>

<net id="511"><net_src comp="396" pin="2"/><net_sink comp="506" pin=0"/></net>

<net id="512"><net_src comp="500" pin="2"/><net_sink comp="506" pin=1"/></net>

<net id="513"><net_src comp="492" pin="3"/><net_sink comp="506" pin=2"/></net>

<net id="518"><net_src comp="506" pin="3"/><net_sink comp="514" pin=0"/></net>

<net id="519"><net_src comp="90" pin="0"/><net_sink comp="514" pin=1"/></net>

<net id="524"><net_src comp="366" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="525"><net_src comp="88" pin="0"/><net_sink comp="520" pin=1"/></net>

<net id="530"><net_src comp="88" pin="0"/><net_sink comp="526" pin=0"/></net>

<net id="531"><net_src comp="456" pin="1"/><net_sink comp="526" pin=1"/></net>

<net id="535"><net_src comp="434" pin="2"/><net_sink comp="532" pin=0"/></net>

<net id="541"><net_src comp="448" pin="3"/><net_sink comp="536" pin=0"/></net>

<net id="542"><net_src comp="526" pin="2"/><net_sink comp="536" pin=1"/></net>

<net id="543"><net_src comp="532" pin="1"/><net_sink comp="536" pin=2"/></net>

<net id="549"><net_src comp="440" pin="3"/><net_sink comp="544" pin=0"/></net>

<net id="550"><net_src comp="536" pin="3"/><net_sink comp="544" pin=1"/></net>

<net id="551"><net_src comp="520" pin="2"/><net_sink comp="544" pin=2"/></net>

<net id="556"><net_src comp="544" pin="3"/><net_sink comp="552" pin=0"/></net>

<net id="557"><net_src comp="90" pin="0"/><net_sink comp="552" pin=1"/></net>

<net id="562"><net_src comp="92" pin="0"/><net_sink comp="558" pin=0"/></net>

<net id="563"><net_src comp="366" pin="1"/><net_sink comp="558" pin=1"/></net>

<net id="568"><net_src comp="482" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="569"><net_src comp="90" pin="0"/><net_sink comp="564" pin=1"/></net>

<net id="573"><net_src comp="460" pin="2"/><net_sink comp="570" pin=0"/></net>

<net id="579"><net_src comp="474" pin="3"/><net_sink comp="574" pin=0"/></net>

<net id="580"><net_src comp="564" pin="2"/><net_sink comp="574" pin=1"/></net>

<net id="581"><net_src comp="570" pin="1"/><net_sink comp="574" pin=2"/></net>

<net id="587"><net_src comp="466" pin="3"/><net_sink comp="582" pin=0"/></net>

<net id="588"><net_src comp="574" pin="3"/><net_sink comp="582" pin=1"/></net>

<net id="589"><net_src comp="558" pin="2"/><net_sink comp="582" pin=2"/></net>

<net id="594"><net_src comp="582" pin="3"/><net_sink comp="590" pin=0"/></net>

<net id="595"><net_src comp="90" pin="0"/><net_sink comp="590" pin=1"/></net>

<net id="599"><net_src comp="297" pin="4"/><net_sink comp="596" pin=0"/></net>

<net id="604"><net_src comp="297" pin="4"/><net_sink comp="600" pin=0"/></net>

<net id="605"><net_src comp="94" pin="0"/><net_sink comp="600" pin=1"/></net>

<net id="610"><net_src comp="297" pin="4"/><net_sink comp="606" pin=0"/></net>

<net id="611"><net_src comp="58" pin="0"/><net_sink comp="606" pin=1"/></net>

<net id="618"><net_src comp="68" pin="0"/><net_sink comp="612" pin=0"/></net>

<net id="619"><net_src comp="297" pin="4"/><net_sink comp="612" pin=1"/></net>

<net id="620"><net_src comp="4" pin="0"/><net_sink comp="612" pin=2"/></net>

<net id="621"><net_src comp="70" pin="0"/><net_sink comp="612" pin=3"/></net>

<net id="626"><net_src comp="612" pin="4"/><net_sink comp="622" pin=0"/></net>

<net id="627"><net_src comp="72" pin="0"/><net_sink comp="622" pin=1"/></net>

<net id="632"><net_src comp="74" pin="0"/><net_sink comp="628" pin=0"/></net>

<net id="633"><net_src comp="596" pin="1"/><net_sink comp="628" pin=1"/></net>

<net id="637"><net_src comp="628" pin="2"/><net_sink comp="634" pin=0"/></net>

<net id="643"><net_src comp="76" pin="0"/><net_sink comp="638" pin=0"/></net>

<net id="644"><net_src comp="628" pin="2"/><net_sink comp="638" pin=1"/></net>

<net id="645"><net_src comp="78" pin="0"/><net_sink comp="638" pin=2"/></net>

<net id="650"><net_src comp="638" pin="3"/><net_sink comp="646" pin=0"/></net>

<net id="651"><net_src comp="66" pin="0"/><net_sink comp="646" pin=1"/></net>

<net id="656"><net_src comp="628" pin="2"/><net_sink comp="652" pin=0"/></net>

<net id="657"><net_src comp="96" pin="0"/><net_sink comp="652" pin=1"/></net>

<net id="662"><net_src comp="652" pin="2"/><net_sink comp="658" pin=0"/></net>

<net id="663"><net_src comp="646" pin="2"/><net_sink comp="658" pin=1"/></net>

<net id="669"><net_src comp="76" pin="0"/><net_sink comp="664" pin=0"/></net>

<net id="670"><net_src comp="628" pin="2"/><net_sink comp="664" pin=1"/></net>

<net id="671"><net_src comp="78" pin="0"/><net_sink comp="664" pin=2"/></net>

<net id="676"><net_src comp="82" pin="0"/><net_sink comp="672" pin=0"/></net>

<net id="677"><net_src comp="596" pin="1"/><net_sink comp="672" pin=1"/></net>

<net id="683"><net_src comp="664" pin="3"/><net_sink comp="678" pin=0"/></net>

<net id="684"><net_src comp="672" pin="2"/><net_sink comp="678" pin=1"/></net>

<net id="685"><net_src comp="628" pin="2"/><net_sink comp="678" pin=2"/></net>

<net id="689"><net_src comp="678" pin="3"/><net_sink comp="686" pin=0"/></net>

<net id="693"><net_src comp="678" pin="3"/><net_sink comp="690" pin=0"/></net>

<net id="698"><net_src comp="678" pin="3"/><net_sink comp="694" pin=0"/></net>

<net id="699"><net_src comp="96" pin="0"/><net_sink comp="694" pin=1"/></net>

<net id="704"><net_src comp="98" pin="0"/><net_sink comp="700" pin=0"/></net>

<net id="705"><net_src comp="690" pin="1"/><net_sink comp="700" pin=1"/></net>

<net id="711"><net_src comp="658" pin="2"/><net_sink comp="706" pin=0"/></net>

<net id="712"><net_src comp="634" pin="1"/><net_sink comp="706" pin=1"/></net>

<net id="713"><net_src comp="700" pin="2"/><net_sink comp="706" pin=2"/></net>

<net id="717"><net_src comp="706" pin="3"/><net_sink comp="714" pin=0"/></net>

<net id="722"><net_src comp="652" pin="2"/><net_sink comp="718" pin=0"/></net>

<net id="723"><net_src comp="66" pin="0"/><net_sink comp="718" pin=1"/></net>

<net id="728"><net_src comp="638" pin="3"/><net_sink comp="724" pin=0"/></net>

<net id="729"><net_src comp="718" pin="2"/><net_sink comp="724" pin=1"/></net>

<net id="734"><net_src comp="694" pin="2"/><net_sink comp="730" pin=0"/></net>

<net id="735"><net_src comp="724" pin="2"/><net_sink comp="730" pin=1"/></net>

<net id="741"><net_src comp="730" pin="2"/><net_sink comp="736" pin=0"/></net>

<net id="742"><net_src comp="686" pin="1"/><net_sink comp="736" pin=1"/></net>

<net id="743"><net_src comp="714" pin="1"/><net_sink comp="736" pin=2"/></net>

<net id="747"><net_src comp="736" pin="3"/><net_sink comp="744" pin=0"/></net>

<net id="752"><net_src comp="652" pin="2"/><net_sink comp="748" pin=0"/></net>

<net id="757"><net_src comp="622" pin="2"/><net_sink comp="753" pin=1"/></net>

<net id="767"><net_src comp="761" pin="1"/><net_sink comp="764" pin=0"/></net>

<net id="768"><net_src comp="764" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="769"><net_src comp="764" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="770"><net_src comp="764" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="775"><net_src comp="90" pin="0"/><net_sink comp="771" pin=1"/></net>

<net id="782"><net_src comp="776" pin="1"/><net_sink comp="779" pin=0"/></net>

<net id="805"><net_src comp="116" pin="0"/><net_sink comp="798" pin=0"/></net>

<net id="806"><net_src comp="783" pin="1"/><net_sink comp="798" pin=1"/></net>

<net id="807"><net_src comp="786" pin="1"/><net_sink comp="798" pin=2"/></net>

<net id="808"><net_src comp="118" pin="0"/><net_sink comp="798" pin=3"/></net>

<net id="814"><net_src comp="233" pin="3"/><net_sink comp="809" pin=1"/></net>

<net id="815"><net_src comp="798" pin="5"/><net_sink comp="809" pin=2"/></net>

<net id="823"><net_src comp="116" pin="0"/><net_sink comp="816" pin=0"/></net>

<net id="824"><net_src comp="792" pin="1"/><net_sink comp="816" pin=1"/></net>

<net id="825"><net_src comp="795" pin="1"/><net_sink comp="816" pin=2"/></net>

<net id="826"><net_src comp="118" pin="0"/><net_sink comp="816" pin=3"/></net>

<net id="832"><net_src comp="245" pin="3"/><net_sink comp="827" pin=1"/></net>

<net id="833"><net_src comp="816" pin="5"/><net_sink comp="827" pin=2"/></net>

<net id="841"><net_src comp="116" pin="0"/><net_sink comp="834" pin=0"/></net>

<net id="842"><net_src comp="789" pin="1"/><net_sink comp="834" pin=2"/></net>

<net id="843"><net_src comp="118" pin="0"/><net_sink comp="834" pin=3"/></net>

<net id="849"><net_src comp="257" pin="3"/><net_sink comp="844" pin=1"/></net>

<net id="850"><net_src comp="834" pin="5"/><net_sink comp="844" pin=2"/></net>

<net id="861"><net_src comp="844" pin="3"/><net_sink comp="857" pin=0"/></net>

<net id="866"><net_src comp="854" pin="1"/><net_sink comp="862" pin=0"/></net>

<net id="871"><net_src comp="827" pin="3"/><net_sink comp="867" pin=0"/></net>

<net id="880"><net_src comp="851" pin="1"/><net_sink comp="876" pin=0"/></net>

<net id="885"><net_src comp="809" pin="3"/><net_sink comp="881" pin=0"/></net>

<net id="893"><net_src comp="116" pin="0"/><net_sink comp="886" pin=0"/></net>

<net id="894"><net_src comp="809" pin="3"/><net_sink comp="886" pin=1"/></net>

<net id="895"><net_src comp="827" pin="3"/><net_sink comp="886" pin=2"/></net>

<net id="896"><net_src comp="844" pin="3"/><net_sink comp="886" pin=3"/></net>

<net id="902"><net_src comp="886" pin="5"/><net_sink comp="897" pin=1"/></net>

<net id="903"><net_src comp="809" pin="3"/><net_sink comp="897" pin=2"/></net>

<net id="911"><net_src comp="116" pin="0"/><net_sink comp="904" pin=0"/></net>

<net id="912"><net_src comp="809" pin="3"/><net_sink comp="904" pin=1"/></net>

<net id="913"><net_src comp="827" pin="3"/><net_sink comp="904" pin=2"/></net>

<net id="914"><net_src comp="844" pin="3"/><net_sink comp="904" pin=3"/></net>

<net id="920"><net_src comp="904" pin="5"/><net_sink comp="915" pin=1"/></net>

<net id="921"><net_src comp="827" pin="3"/><net_sink comp="915" pin=2"/></net>

<net id="929"><net_src comp="116" pin="0"/><net_sink comp="922" pin=0"/></net>

<net id="930"><net_src comp="809" pin="3"/><net_sink comp="922" pin=1"/></net>

<net id="931"><net_src comp="827" pin="3"/><net_sink comp="922" pin=2"/></net>

<net id="932"><net_src comp="844" pin="3"/><net_sink comp="922" pin=3"/></net>

<net id="938"><net_src comp="922" pin="5"/><net_sink comp="933" pin=1"/></net>

<net id="939"><net_src comp="844" pin="3"/><net_sink comp="933" pin=2"/></net>

<net id="951"><net_src comp="120" pin="0"/><net_sink comp="946" pin=0"/></net>

<net id="952"><net_src comp="943" pin="1"/><net_sink comp="946" pin=1"/></net>

<net id="953"><net_src comp="48" pin="0"/><net_sink comp="946" pin=2"/></net>

<net id="957"><net_src comp="946" pin="3"/><net_sink comp="954" pin=0"/></net>

<net id="963"><net_src comp="122" pin="0"/><net_sink comp="958" pin=0"/></net>

<net id="964"><net_src comp="943" pin="1"/><net_sink comp="958" pin=1"/></net>

<net id="965"><net_src comp="124" pin="0"/><net_sink comp="958" pin=2"/></net>

<net id="969"><net_src comp="958" pin="3"/><net_sink comp="966" pin=0"/></net>

<net id="974"><net_src comp="954" pin="1"/><net_sink comp="970" pin=0"/></net>

<net id="975"><net_src comp="966" pin="1"/><net_sink comp="970" pin=1"/></net>

<net id="979"><net_src comp="940" pin="1"/><net_sink comp="976" pin=0"/></net>

<net id="987"><net_src comp="915" pin="3"/><net_sink comp="983" pin=0"/></net>

<net id="1000"><net_src comp="994" pin="1"/><net_sink comp="997" pin=0"/></net>

<net id="1007"><net_src comp="1001" pin="1"/><net_sink comp="1004" pin=0"/></net>

<net id="1019"><net_src comp="120" pin="0"/><net_sink comp="1014" pin=0"/></net>

<net id="1020"><net_src comp="991" pin="1"/><net_sink comp="1014" pin=1"/></net>

<net id="1021"><net_src comp="48" pin="0"/><net_sink comp="1014" pin=2"/></net>

<net id="1025"><net_src comp="1014" pin="3"/><net_sink comp="1022" pin=0"/></net>

<net id="1031"><net_src comp="122" pin="0"/><net_sink comp="1026" pin=0"/></net>

<net id="1032"><net_src comp="991" pin="1"/><net_sink comp="1026" pin=1"/></net>

<net id="1033"><net_src comp="124" pin="0"/><net_sink comp="1026" pin=2"/></net>

<net id="1037"><net_src comp="1026" pin="3"/><net_sink comp="1034" pin=0"/></net>

<net id="1042"><net_src comp="1022" pin="1"/><net_sink comp="1038" pin=0"/></net>

<net id="1043"><net_src comp="1034" pin="1"/><net_sink comp="1038" pin=1"/></net>

<net id="1047"><net_src comp="1038" pin="2"/><net_sink comp="1044" pin=0"/></net>

<net id="1051"><net_src comp="1044" pin="1"/><net_sink comp="1048" pin=0"/></net>

<net id="1057"><net_src comp="120" pin="0"/><net_sink comp="1052" pin=0"/></net>

<net id="1058"><net_src comp="48" pin="0"/><net_sink comp="1052" pin=2"/></net>

<net id="1062"><net_src comp="1052" pin="3"/><net_sink comp="1059" pin=0"/></net>

<net id="1068"><net_src comp="122" pin="0"/><net_sink comp="1063" pin=0"/></net>

<net id="1069"><net_src comp="124" pin="0"/><net_sink comp="1063" pin=2"/></net>

<net id="1073"><net_src comp="1063" pin="3"/><net_sink comp="1070" pin=0"/></net>

<net id="1078"><net_src comp="1059" pin="1"/><net_sink comp="1074" pin=0"/></net>

<net id="1079"><net_src comp="1070" pin="1"/><net_sink comp="1074" pin=1"/></net>

<net id="1083"><net_src comp="1074" pin="2"/><net_sink comp="1080" pin=0"/></net>

<net id="1087"><net_src comp="1080" pin="1"/><net_sink comp="1084" pin=0"/></net>

<net id="1092"><net_src comp="1048" pin="1"/><net_sink comp="1088" pin=0"/></net>

<net id="1093"><net_src comp="1011" pin="1"/><net_sink comp="1088" pin=1"/></net>

<net id="1101"><net_src comp="1084" pin="1"/><net_sink comp="1097" pin=0"/></net>

<net id="1102"><net_src comp="1094" pin="1"/><net_sink comp="1097" pin=1"/></net>

<net id="1106"><net_src comp="1097" pin="2"/><net_sink comp="1103" pin=0"/></net>

<net id="1111"><net_src comp="1088" pin="2"/><net_sink comp="1107" pin=0"/></net>

<net id="1112"><net_src comp="1103" pin="1"/><net_sink comp="1107" pin=1"/></net>

<net id="1118"><net_src comp="120" pin="0"/><net_sink comp="1113" pin=0"/></net>

<net id="1119"><net_src comp="988" pin="1"/><net_sink comp="1113" pin=1"/></net>

<net id="1120"><net_src comp="48" pin="0"/><net_sink comp="1113" pin=2"/></net>

<net id="1124"><net_src comp="1113" pin="3"/><net_sink comp="1121" pin=0"/></net>

<net id="1130"><net_src comp="122" pin="0"/><net_sink comp="1125" pin=0"/></net>

<net id="1131"><net_src comp="988" pin="1"/><net_sink comp="1125" pin=1"/></net>

<net id="1132"><net_src comp="124" pin="0"/><net_sink comp="1125" pin=2"/></net>

<net id="1136"><net_src comp="1125" pin="3"/><net_sink comp="1133" pin=0"/></net>

<net id="1141"><net_src comp="1121" pin="1"/><net_sink comp="1137" pin=0"/></net>

<net id="1142"><net_src comp="1133" pin="1"/><net_sink comp="1137" pin=1"/></net>

<net id="1146"><net_src comp="1137" pin="2"/><net_sink comp="1143" pin=0"/></net>

<net id="1150"><net_src comp="1143" pin="1"/><net_sink comp="1147" pin=0"/></net>

<net id="1164"><net_src comp="1157" pin="1"/><net_sink comp="1160" pin=0"/></net>

<net id="1177"><net_src comp="1154" pin="1"/><net_sink comp="1173" pin=0"/></net>

<net id="1192"><net_src comp="1182" pin="1"/><net_sink comp="1188" pin=0"/></net>

<net id="1193"><net_src comp="1185" pin="1"/><net_sink comp="1188" pin=1"/></net>

<net id="1200"><net_src comp="128" pin="0"/><net_sink comp="1194" pin=0"/></net>

<net id="1201"><net_src comp="1188" pin="2"/><net_sink comp="1194" pin=1"/></net>

<net id="1202"><net_src comp="130" pin="0"/><net_sink comp="1194" pin=2"/></net>

<net id="1203"><net_src comp="132" pin="0"/><net_sink comp="1194" pin=3"/></net>

<net id="1209"><net_src comp="134" pin="0"/><net_sink comp="1204" pin=0"/></net>

<net id="1210"><net_src comp="1188" pin="2"/><net_sink comp="1204" pin=1"/></net>

<net id="1211"><net_src comp="136" pin="0"/><net_sink comp="1204" pin=2"/></net>

<net id="1215"><net_src comp="1204" pin="3"/><net_sink comp="1212" pin=0"/></net>

<net id="1220"><net_src comp="1212" pin="1"/><net_sink comp="1216" pin=0"/></net>

<net id="1221"><net_src comp="1194" pin="4"/><net_sink comp="1216" pin=1"/></net>

<net id="1228"><net_src comp="138" pin="0"/><net_sink comp="1222" pin=0"/></net>

<net id="1229"><net_src comp="1188" pin="2"/><net_sink comp="1222" pin=1"/></net>

<net id="1230"><net_src comp="140" pin="0"/><net_sink comp="1222" pin=2"/></net>

<net id="1231"><net_src comp="142" pin="0"/><net_sink comp="1222" pin=3"/></net>

<net id="1236"><net_src comp="1222" pin="4"/><net_sink comp="1232" pin=0"/></net>

<net id="1237"><net_src comp="144" pin="0"/><net_sink comp="1232" pin=1"/></net>

<net id="1243"><net_src comp="134" pin="0"/><net_sink comp="1238" pin=0"/></net>

<net id="1244"><net_src comp="1188" pin="2"/><net_sink comp="1238" pin=1"/></net>

<net id="1245"><net_src comp="132" pin="0"/><net_sink comp="1238" pin=2"/></net>

<net id="1250"><net_src comp="1238" pin="3"/><net_sink comp="1246" pin=0"/></net>

<net id="1251"><net_src comp="66" pin="0"/><net_sink comp="1246" pin=1"/></net>

<net id="1257"><net_src comp="146" pin="0"/><net_sink comp="1252" pin=0"/></net>

<net id="1258"><net_src comp="1216" pin="2"/><net_sink comp="1252" pin=1"/></net>

<net id="1259"><net_src comp="148" pin="0"/><net_sink comp="1252" pin=2"/></net>

<net id="1264"><net_src comp="1252" pin="3"/><net_sink comp="1260" pin=0"/></net>

<net id="1265"><net_src comp="1246" pin="2"/><net_sink comp="1260" pin=1"/></net>

<net id="1270"><net_src comp="1232" pin="2"/><net_sink comp="1266" pin=0"/></net>

<net id="1271"><net_src comp="1260" pin="2"/><net_sink comp="1266" pin=1"/></net>

<net id="1277"><net_src comp="1266" pin="2"/><net_sink comp="1272" pin=0"/></net>

<net id="1278"><net_src comp="1216" pin="2"/><net_sink comp="1272" pin=1"/></net>

<net id="1279"><net_src comp="150" pin="0"/><net_sink comp="1272" pin=2"/></net>

<net id="1284"><net_src comp="104" pin="0"/><net_sink comp="1280" pin=0"/></net>

<net id="1285"><net_src comp="779" pin="1"/><net_sink comp="1280" pin=1"/></net>

<net id="1291"><net_src comp="126" pin="0"/><net_sink comp="1286" pin=0"/></net>

<net id="1292"><net_src comp="976" pin="1"/><net_sink comp="1286" pin=1"/></net>

<net id="1299"><net_src comp="1008" pin="1"/><net_sink comp="1293" pin=0"/></net>

<net id="1300"><net_src comp="997" pin="1"/><net_sink comp="1293" pin=1"/></net>

<net id="1301"><net_src comp="126" pin="0"/><net_sink comp="1293" pin=2"/></net>

<net id="1302"><net_src comp="1004" pin="1"/><net_sink comp="1293" pin=3"/></net>

<net id="1303"><net_src comp="1293" pin="4"/><net_sink comp="1011" pin=0"/></net>

<net id="1309"><net_src comp="126" pin="0"/><net_sink comp="1304" pin=0"/></net>

<net id="1310"><net_src comp="1151" pin="1"/><net_sink comp="1304" pin=1"/></net>

<net id="1311"><net_src comp="1147" pin="1"/><net_sink comp="1304" pin=2"/></net>

<net id="1315"><net_src comp="154" pin="1"/><net_sink comp="1312" pin=0"/></net>

<net id="1316"><net_src comp="1312" pin="1"/><net_sink comp="988" pin=0"/></net>

<net id="1317"><net_src comp="1312" pin="1"/><net_sink comp="1154" pin=0"/></net>

<net id="1318"><net_src comp="1312" pin="1"/><net_sink comp="1178" pin=1"/></net>

<net id="1322"><net_src comp="158" pin="1"/><net_sink comp="1319" pin=0"/></net>

<net id="1323"><net_src comp="1319" pin="1"/><net_sink comp="940" pin=0"/></net>

<net id="1324"><net_src comp="1319" pin="1"/><net_sink comp="1173" pin=1"/></net>

<net id="1328"><net_src comp="162" pin="1"/><net_sink comp="1325" pin=0"/></net>

<net id="1329"><net_src comp="1325" pin="1"/><net_sink comp="776" pin=0"/></net>

<net id="1330"><net_src comp="1325" pin="1"/><net_sink comp="980" pin=0"/></net>

<net id="1331"><net_src comp="1325" pin="1"/><net_sink comp="983" pin=1"/></net>

<net id="1335"><net_src comp="166" pin="1"/><net_sink comp="1332" pin=0"/></net>

<net id="1336"><net_src comp="1332" pin="1"/><net_sink comp="991" pin=0"/></net>

<net id="1337"><net_src comp="1332" pin="1"/><net_sink comp="1169" pin=1"/></net>

<net id="1341"><net_src comp="170" pin="1"/><net_sink comp="1338" pin=0"/></net>

<net id="1342"><net_src comp="1338" pin="1"/><net_sink comp="943" pin=0"/></net>

<net id="1343"><net_src comp="1338" pin="1"/><net_sink comp="1157" pin=0"/></net>

<net id="1344"><net_src comp="1338" pin="1"/><net_sink comp="1165" pin=1"/></net>

<net id="1348"><net_src comp="174" pin="1"/><net_sink comp="1345" pin=0"/></net>

<net id="1349"><net_src comp="1345" pin="1"/><net_sink comp="994" pin=0"/></net>

<net id="1350"><net_src comp="1345" pin="1"/><net_sink comp="1160" pin=1"/></net>

<net id="1354"><net_src comp="178" pin="1"/><net_sink comp="1351" pin=0"/></net>

<net id="1355"><net_src comp="1351" pin="1"/><net_sink comp="783" pin=0"/></net>

<net id="1356"><net_src comp="1351" pin="1"/><net_sink comp="851" pin=0"/></net>

<net id="1357"><net_src comp="1351" pin="1"/><net_sink comp="881" pin=1"/></net>

<net id="1361"><net_src comp="182" pin="1"/><net_sink comp="1358" pin=0"/></net>

<net id="1362"><net_src comp="1358" pin="1"/><net_sink comp="786" pin=0"/></net>

<net id="1363"><net_src comp="1358" pin="1"/><net_sink comp="876" pin=1"/></net>

<net id="1367"><net_src comp="186" pin="1"/><net_sink comp="1364" pin=0"/></net>

<net id="1368"><net_src comp="1364" pin="1"/><net_sink comp="789" pin=0"/></net>

<net id="1369"><net_src comp="1364" pin="1"/><net_sink comp="872" pin=1"/></net>

<net id="1373"><net_src comp="190" pin="1"/><net_sink comp="1370" pin=0"/></net>

<net id="1374"><net_src comp="1370" pin="1"/><net_sink comp="792" pin=0"/></net>

<net id="1375"><net_src comp="1370" pin="1"/><net_sink comp="854" pin=0"/></net>

<net id="1376"><net_src comp="1370" pin="1"/><net_sink comp="867" pin=1"/></net>

<net id="1380"><net_src comp="194" pin="1"/><net_sink comp="1377" pin=0"/></net>

<net id="1381"><net_src comp="1377" pin="1"/><net_sink comp="795" pin=0"/></net>

<net id="1382"><net_src comp="1377" pin="1"/><net_sink comp="862" pin=1"/></net>

<net id="1386"><net_src comp="198" pin="1"/><net_sink comp="1383" pin=0"/></net>

<net id="1387"><net_src comp="1383" pin="1"/><net_sink comp="758" pin=0"/></net>

<net id="1388"><net_src comp="1383" pin="1"/><net_sink comp="857" pin=1"/></net>

<net id="1392"><net_src comp="308" pin="2"/><net_sink comp="1389" pin=0"/></net>

<net id="1396"><net_src comp="314" pin="2"/><net_sink comp="1393" pin=0"/></net>

<net id="1397"><net_src comp="1393" pin="1"/><net_sink comp="286" pin=2"/></net>

<net id="1401"><net_src comp="320" pin="2"/><net_sink comp="1398" pin=0"/></net>

<net id="1405"><net_src comp="326" pin="2"/><net_sink comp="1402" pin=0"/></net>

<net id="1406"><net_src comp="1402" pin="1"/><net_sink comp="748" pin=1"/></net>

<net id="1410"><net_src comp="342" pin="2"/><net_sink comp="1407" pin=0"/></net>

<net id="1411"><net_src comp="1407" pin="1"/><net_sink comp="753" pin=0"/></net>

<net id="1415"><net_src comp="348" pin="2"/><net_sink comp="1412" pin=0"/></net>

<net id="1419"><net_src comp="354" pin="2"/><net_sink comp="1416" pin=0"/></net>

<net id="1423"><net_src comp="360" pin="2"/><net_sink comp="1420" pin=0"/></net>

<net id="1424"><net_src comp="1420" pin="1"/><net_sink comp="897" pin=0"/></net>

<net id="1425"><net_src comp="1420" pin="1"/><net_sink comp="915" pin=0"/></net>

<net id="1426"><net_src comp="1420" pin="1"/><net_sink comp="933" pin=0"/></net>

<net id="1430"><net_src comp="514" pin="2"/><net_sink comp="1427" pin=0"/></net>

<net id="1431"><net_src comp="1427" pin="1"/><net_sink comp="886" pin=4"/></net>

<net id="1435"><net_src comp="552" pin="2"/><net_sink comp="1432" pin=0"/></net>

<net id="1436"><net_src comp="1432" pin="1"/><net_sink comp="904" pin=4"/></net>

<net id="1440"><net_src comp="590" pin="2"/><net_sink comp="1437" pin=0"/></net>

<net id="1441"><net_src comp="1437" pin="1"/><net_sink comp="922" pin=4"/></net>

<net id="1445"><net_src comp="600" pin="2"/><net_sink comp="1442" pin=0"/></net>

<net id="1449"><net_src comp="606" pin="2"/><net_sink comp="1446" pin=0"/></net>

<net id="1450"><net_src comp="1446" pin="1"/><net_sink comp="297" pin=2"/></net>

<net id="1454"><net_src comp="658" pin="2"/><net_sink comp="1451" pin=0"/></net>

<net id="1458"><net_src comp="736" pin="3"/><net_sink comp="1455" pin=0"/></net>

<net id="1459"><net_src comp="1455" pin="1"/><net_sink comp="761" pin=0"/></net>

<net id="1463"><net_src comp="744" pin="1"/><net_sink comp="1460" pin=0"/></net>

<net id="1464"><net_src comp="1460" pin="1"/><net_sink comp="771" pin=0"/></net>

<net id="1468"><net_src comp="748" pin="2"/><net_sink comp="1465" pin=0"/></net>

<net id="1469"><net_src comp="1465" pin="1"/><net_sink comp="809" pin=0"/></net>

<net id="1470"><net_src comp="1465" pin="1"/><net_sink comp="827" pin=0"/></net>

<net id="1471"><net_src comp="1465" pin="1"/><net_sink comp="844" pin=0"/></net>

<net id="1475"><net_src comp="753" pin="2"/><net_sink comp="1472" pin=0"/></net>

<net id="1479"><net_src comp="758" pin="1"/><net_sink comp="1476" pin=0"/></net>

<net id="1480"><net_src comp="1476" pin="1"/><net_sink comp="834" pin=1"/></net>

<net id="1481"><net_src comp="1476" pin="1"/><net_sink comp="872" pin=0"/></net>

<net id="1485"><net_src comp="227" pin="3"/><net_sink comp="1482" pin=0"/></net>

<net id="1486"><net_src comp="1482" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="1490"><net_src comp="771" pin="2"/><net_sink comp="1487" pin=0"/></net>

<net id="1491"><net_src comp="1487" pin="1"/><net_sink comp="798" pin=4"/></net>

<net id="1492"><net_src comp="1487" pin="1"/><net_sink comp="816" pin=4"/></net>

<net id="1493"><net_src comp="1487" pin="1"/><net_sink comp="834" pin=4"/></net>

<net id="1497"><net_src comp="239" pin="3"/><net_sink comp="1494" pin=0"/></net>

<net id="1498"><net_src comp="1494" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="1499"><net_src comp="1494" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="1503"><net_src comp="251" pin="3"/><net_sink comp="1500" pin=0"/></net>

<net id="1504"><net_src comp="1500" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="1505"><net_src comp="1500" pin="1"/><net_sink comp="257" pin=2"/></net>

<net id="1509"><net_src comp="1280" pin="2"/><net_sink comp="1506" pin=0"/></net>

<net id="1510"><net_src comp="1506" pin="1"/><net_sink comp="1286" pin=1"/></net>

<net id="1514"><net_src comp="897" pin="3"/><net_sink comp="1511" pin=0"/></net>

<net id="1515"><net_src comp="1511" pin="1"/><net_sink comp="1151" pin=0"/></net>

<net id="1516"><net_src comp="1511" pin="1"/><net_sink comp="1178" pin=0"/></net>

<net id="1520"><net_src comp="915" pin="3"/><net_sink comp="1517" pin=0"/></net>

<net id="1521"><net_src comp="1517" pin="1"/><net_sink comp="1052" pin=1"/></net>

<net id="1522"><net_src comp="1517" pin="1"/><net_sink comp="1063" pin=1"/></net>

<net id="1526"><net_src comp="933" pin="3"/><net_sink comp="1523" pin=0"/></net>

<net id="1527"><net_src comp="1523" pin="1"/><net_sink comp="1008" pin=0"/></net>

<net id="1528"><net_src comp="1523" pin="1"/><net_sink comp="1165" pin=0"/></net>

<net id="1532"><net_src comp="970" pin="2"/><net_sink comp="1529" pin=0"/></net>

<net id="1533"><net_src comp="1529" pin="1"/><net_sink comp="1001" pin=0"/></net>

<net id="1537"><net_src comp="1286" pin="3"/><net_sink comp="1534" pin=0"/></net>

<net id="1538"><net_src comp="1534" pin="1"/><net_sink comp="1094" pin=0"/></net>

<net id="1542"><net_src comp="980" pin="1"/><net_sink comp="1539" pin=0"/></net>

<net id="1543"><net_src comp="1539" pin="1"/><net_sink comp="1169" pin=0"/></net>

<net id="1547"><net_src comp="1107" pin="2"/><net_sink comp="1544" pin=0"/></net>

<net id="1548"><net_src comp="1544" pin="1"/><net_sink comp="1182" pin=0"/></net>

<net id="1552"><net_src comp="1304" pin="3"/><net_sink comp="1549" pin=0"/></net>

<net id="1553"><net_src comp="1549" pin="1"/><net_sink comp="1185" pin=0"/></net>

<net id="1557"><net_src comp="1272" pin="3"/><net_sink comp="1554" pin=0"/></net>

<net id="1558"><net_src comp="1554" pin="1"/><net_sink comp="220" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_src_data_stream_V | {}
	Port: p_dst_data_stream_V | {8 }
 - Input state : 
	Port: Filter2D.1 : p_src_data_stream_V | {4 }
	Port: Filter2D.1 : p_dst_data_stream_V | {}
  - Chain level:
	State 1
		rend_i_i_0 : 1
	State 2
		zext_ln443 : 1
		icmp_ln443 : 1
		i_V : 1
		br_ln443 : 2
		icmp_ln887 : 1
		xor_ln457 : 2
		tmp : 1
		icmp_ln899 : 2
		icmp_ln879 : 1
		icmp_ln879_1 : 1
		icmp_ln899_1 : 1
		trunc_ln506 : 1
		add_ln506 : 2
		tmp_5 : 3
		xor_ln118_2 : 4
		icmp_ln118 : 3
		and_ln118_1 : 4
		tmp_6 : 3
		sub_ln142 : 2
		select_ln139_1 : 4
		icmp_ln144_1 : 5
		trunc_ln147 : 5
		add_ln506_1 : 2
		tmp_7 : 3
		tmp_15 : 3
		trunc_ln142 : 1
		add_ln506_2 : 2
		tmp_16 : 3
		tmp_17 : 3
		trunc_ln142_1 : 1
		sub_ln507 : 6
		select_ln507 : 7
		add_ln507 : 2
		select_ln507_1 : 8
		xor_ln493_1 : 9
		xor_ln118_1 : 2
		sub_ln118 : 2
		trunc_ln118 : 3
		select_ln139_2 : 4
		select_ln118 : 5
		xor_ln493_2 : 6
		add_ln118 : 2
		xor_ln118_3 : 2
		trunc_ln118_1 : 3
		select_ln139_3 : 4
		select_ln118_1 : 5
		xor_ln493_3 : 6
	State 3
		zext_ln444 : 1
		icmp_ln444 : 1
		j_V : 1
		tmp_18 : 1
		icmp_ln891 : 2
		ImagLoc_x : 2
		sext_ln451 : 3
		tmp_19 : 3
		xor_ln118_4 : 4
		icmp_ln118_1 : 3
		and_ln118 : 4
		tmp_20 : 3
		sub_ln142_1 : 2
		select_ln139 : 4
		sext_ln139 : 5
		sext_ln139_1 : 5
		icmp_ln144 : 5
		sub_ln147 : 6
		select_ln118_2 : 7
		zext_ln118 : 8
		xor_ln118_5 : 4
		or_ln118 : 4
		and_ln144 : 6
		x : 9
		trunc_ln458 : 10
		or_ln457 : 4
		br_ln465 : 4
		and_ln512 : 3
		br_ln512 : 3
	State 4
		zext_ln835 : 1
		k_buf_0_val_3_addr : 2
		k_buf_0_val_3_load : 3
		k_buf_0_val_4_addr : 2
		k_buf_0_val_4_load : 3
		k_buf_0_val_5_addr : 2
		k_buf_0_val_5_load : 3
		store_ln472 : 3
		store_ln472 : 3
		store_ln472 : 3
		store_ln493 : 3
		zext_ln1118_5 : 1
		mul_ln1118 : 2
	State 5
		tmp_8 : 1
		col_buf_0_val_0_0 : 2
		tmp_9 : 1
		col_buf_0_val_1_0 : 2
		tmp_2 : 1
		col_buf_0_val_2_0 : 2
		store_ln489 : 1
		store_ln489 : 1
		store_ln495 : 3
		store_ln495 : 1
		store_ln495 : 3
		store_ln495 : 1
		store_ln495 : 3
		tmp_3 : 3
		src_kernel_win_0_va_6 : 4
		tmp_4 : 3
		src_kernel_win_0_va_7 : 4
		tmp_10 : 3
		src_kernel_win_0_va_8 : 4
		shl_ln : 1
		zext_ln1118_1 : 2
		shl_ln1118_1 : 1
		zext_ln1118_2 : 2
		sub_ln1118 : 3
		zext_ln1118_9 : 1
		mul_ln1118_1 : 2
		zext_ln703_4 : 3
		add_ln703_3 : 4
		store_ln444 : 5
	State 6
		zext_ln1118 : 1
		zext_ln703 : 1
		add_ln703 : 2
		zext_ln703_11 : 3
		mul_ln703 : 4
		zext_ln703_1 : 5
		add_ln703_1 : 6
		zext_ln703_2 : 7
		shl_ln1118_2 : 1
		zext_ln1118_3 : 2
		shl_ln1118_3 : 1
		zext_ln1118_4 : 2
		sub_ln1118_1 : 3
		sext_ln1118_1 : 4
		zext_ln703_3 : 5
		zext_ln1118_6 : 1
		zext_ln1118_7 : 1
		sub_ln1118_2 : 2
		sext_ln1118_2 : 3
		zext_ln1118_8 : 4
		add_ln703_2 : 8
		add_ln703_4 : 5
		zext_ln703_6 : 6
		add_ln703_5 : 9
		shl_ln1118_6 : 1
		zext_ln1118_10 : 2
		shl_ln1118_7 : 1
		zext_ln1118_11 : 2
		sub_ln1118_3 : 3
		sext_ln1118_3 : 4
		zext_ln1118_12 : 5
		mul_ln1118_2 : 1
		zext_ln703_8 : 2
		add_ln703_6 : 6
		store_ln444 : 1
		store_ln444 : 1
	State 7
		p_Val2_s : 1
		p_Val2_1 : 2
		tmp_23 : 2
		zext_ln415 : 3
		p_Val2_2 : 4
		tmp_11 : 2
		Range1_all_zeros : 3
		tmp_24 : 2
		xor_ln777 : 3
		tmp_25 : 5
		or_ln777 : 6
		deleted_zeros : 6
		p_Val2_4 : 6
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |          i_V_fu_314          |    0    |    0    |    13   |
|          |       add_ln506_fu_370       |    0    |    0    |    13   |
|          |      add_ln506_1_fu_434      |    0    |    0    |    13   |
|          |      add_ln506_2_fu_460      |    0    |    0    |    13   |
|          |       add_ln507_fu_500       |    0    |    0    |    10   |
|          |       add_ln118_fu_558       |    0    |    0    |    10   |
|    add   |          j_V_fu_606          |    0    |    0    |    13   |
|          |       ImagLoc_x_fu_628       |    0    |    0    |    13   |
|          |      add_ln703_2_fu_1088     |    0    |    0    |    12   |
|          |      add_ln703_4_fu_1097     |    0    |    0    |    31   |
|          |      add_ln703_5_fu_1107     |    0    |    0    |    12   |
|          |       p_Val2_s_fu_1188       |    0    |    0    |    33   |
|          |       p_Val2_2_fu_1216       |    0    |    0    |    15   |
|----------|------------------------------|---------|---------|---------|
|          |       icmp_ln443_fu_308      |    0    |    0    |    13   |
|          |       icmp_ln887_fu_320      |    0    |    0    |    13   |
|          |       icmp_ln899_fu_342      |    0    |    0    |    13   |
|          |       icmp_ln879_fu_348      |    0    |    0    |    13   |
|          |      icmp_ln879_1_fu_354     |    0    |    0    |    13   |
|          |      icmp_ln899_1_fu_360     |    0    |    0    |    13   |
|   icmp   |       icmp_ln118_fu_390      |    0    |    0    |    13   |
|          |      icmp_ln144_1_fu_424     |    0    |    0    |    13   |
|          |       icmp_ln444_fu_600      |    0    |    0    |    13   |
|          |       icmp_ln891_fu_622      |    0    |    0    |    13   |
|          |      icmp_ln118_1_fu_652     |    0    |    0    |    13   |
|          |       icmp_ln144_fu_694      |    0    |    0    |    13   |
|          |   Range1_all_zeros_fu_1232   |    0    |    0    |    11   |
|----------|------------------------------|---------|---------|---------|
|          |       sub_ln142_fu_410       |    0    |    0    |    13   |
|          |       sub_ln507_fu_486       |    0    |    0    |    10   |
|          |       sub_ln118_fu_526       |    0    |    0    |    10   |
|          |      sub_ln142_1_fu_672      |    0    |    0    |    13   |
|    sub   |       sub_ln147_fu_700       |    0    |    0    |    17   |
|          |       sub_ln1118_fu_970      |    0    |    0    |    26   |
|          |     sub_ln1118_1_fu_1038     |    0    |    0    |    26   |
|          |     sub_ln1118_2_fu_1074     |    0    |    0    |    26   |
|          |     sub_ln1118_3_fu_1137     |    0    |    0    |    26   |
|----------|------------------------------|---------|---------|---------|
|          |     select_ln139_1_fu_416    |    0    |    0    |    12   |
|          |      select_ln507_fu_492     |    0    |    0    |    2    |
|          |     select_ln507_1_fu_506    |    0    |    0    |    2    |
|          |     select_ln139_2_fu_536    |    0    |    0    |    2    |
|          |      select_ln118_fu_544     |    0    |    0    |    2    |
|          |     select_ln139_3_fu_574    |    0    |    0    |    2    |
|          |     select_ln118_1_fu_582    |    0    |    0    |    2    |
|          |      select_ln139_fu_678     |    0    |    0    |    12   |
|  select  |     select_ln118_2_fu_706    |    0    |    0    |    13   |
|          |           x_fu_736           |    0    |    0    |    14   |
|          |   col_buf_0_val_0_0_fu_809   |    0    |    0    |    8    |
|          |   col_buf_0_val_1_0_fu_827   |    0    |    0    |    8    |
|          |   col_buf_0_val_2_0_fu_844   |    0    |    0    |    8    |
|          | src_kernel_win_0_va_6_fu_897 |    0    |    0    |    8    |
|          | src_kernel_win_0_va_7_fu_915 |    0    |    0    |    8    |
|          | src_kernel_win_0_va_8_fu_933 |    0    |    0    |    8    |
|          |       p_Val2_4_fu_1272       |    0    |    0    |    8    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_8_fu_798         |    0    |    0    |    15   |
|          |         tmp_9_fu_816         |    0    |    0    |    15   |
|    mux   |         tmp_2_fu_834         |    0    |    0    |    15   |
|          |         tmp_3_fu_886         |    0    |    0    |    15   |
|          |         tmp_4_fu_904         |    0    |    0    |    15   |
|          |         tmp_10_fu_922        |    0    |    0    |    15   |
|----------|------------------------------|---------|---------|---------|
|          |       xor_ln457_fu_326       |    0    |    0    |    2    |
|          |      xor_ln118_2_fu_384      |    0    |    0    |    2    |
|          |      xor_ln493_1_fu_514      |    0    |    0    |    2    |
|          |      xor_ln118_1_fu_520      |    0    |    0    |    2    |
|          |      xor_ln493_2_fu_552      |    0    |    0    |    2    |
|    xor   |      xor_ln118_3_fu_564      |    0    |    0    |    2    |
|          |      xor_ln493_3_fu_590      |    0    |    0    |    2    |
|          |      xor_ln118_4_fu_646      |    0    |    0    |    2    |
|          |      xor_ln118_5_fu_718      |    0    |    0    |    2    |
|          |       xor_ln493_fu_771       |    0    |    0    |    2    |
|          |       xor_ln777_fu_1246      |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|          |      and_ln118_1_fu_396      |    0    |    0    |    2    |
|          |       and_ln118_fu_658       |    0    |    0    |    2    |
|    and   |       and_ln144_fu_730       |    0    |    0    |    2    |
|          |       and_ln512_fu_753       |    0    |    0    |    2    |
|          |     deleted_zeros_fu_1266    |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|          |        or_ln118_fu_724       |    0    |    0    |    2    |
|    or    |        or_ln457_fu_748       |    0    |    0    |    2    |
|          |       or_ln777_fu_1260       |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|  muladd  |          grp_fu_1286         |    1    |    0    |    0    |
|          |          grp_fu_1304         |    1    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|    mul   |      mul_ln1118_fu_1280      |    1    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
| addmuladd|          grp_fu_1293         |    1    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   read   |        grp_read_fu_214       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   write  |   write_ln515_write_fu_220   |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       zext_ln443_fu_304      |    0    |    0    |    0    |
|          |       zext_ln444_fu_596      |    0    |    0    |    0    |
|          |       zext_ln118_fu_714      |    0    |    0    |    0    |
|          |       zext_ln835_fu_764      |    0    |    0    |    0    |
|          |     zext_ln1118_5_fu_779     |    0    |    0    |    0    |
|          |     zext_ln1118_1_fu_954     |    0    |    0    |    0    |
|          |     zext_ln1118_2_fu_966     |    0    |    0    |    0    |
|          |     zext_ln1118_9_fu_976     |    0    |    0    |    0    |
|          |      zext_ln1118_fu_997      |    0    |    0    |    0    |
|          |      zext_ln703_fu_1004      |    0    |    0    |    0    |
|          |     zext_ln703_10_fu_1008    |    0    |    0    |    0    |
|          |     zext_ln703_2_fu_1011     |    0    |    0    |    0    |
|          |     zext_ln1118_3_fu_1022    |    0    |    0    |    0    |
|   zext   |     zext_ln1118_4_fu_1034    |    0    |    0    |    0    |
|          |     zext_ln703_3_fu_1048     |    0    |    0    |    0    |
|          |     zext_ln1118_6_fu_1059    |    0    |    0    |    0    |
|          |     zext_ln1118_7_fu_1070    |    0    |    0    |    0    |
|          |     zext_ln1118_8_fu_1084    |    0    |    0    |    0    |
|          |     zext_ln703_5_fu_1094     |    0    |    0    |    0    |
|          |     zext_ln703_6_fu_1103     |    0    |    0    |    0    |
|          |    zext_ln1118_10_fu_1121    |    0    |    0    |    0    |
|          |    zext_ln1118_11_fu_1133    |    0    |    0    |    0    |
|          |    zext_ln1118_12_fu_1147    |    0    |    0    |    0    |
|          |    zext_ln1118_13_fu_1151    |    0    |    0    |    0    |
|          |     zext_ln703_7_fu_1182     |    0    |    0    |    0    |
|          |     zext_ln703_9_fu_1185     |    0    |    0    |    0    |
|          |      zext_ln415_fu_1212      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |          tmp_fu_332          |    0    |    0    |    0    |
|partselect|         tmp_18_fu_612        |    0    |    0    |    0    |
|          |       p_Val2_1_fu_1194       |    0    |    0    |    0    |
|          |        tmp_11_fu_1222        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |      trunc_ln506_fu_366      |    0    |    0    |    0    |
|          |      trunc_ln147_fu_430      |    0    |    0    |    0    |
|          |      trunc_ln142_fu_456      |    0    |    0    |    0    |
|   trunc  |     trunc_ln142_1_fu_482     |    0    |    0    |    0    |
|          |      trunc_ln118_fu_532      |    0    |    0    |    0    |
|          |     trunc_ln118_1_fu_570     |    0    |    0    |    0    |
|          |      trunc_ln458_fu_744      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_5_fu_376         |    0    |    0    |    0    |
|          |         tmp_6_fu_402         |    0    |    0    |    0    |
|          |         tmp_7_fu_440         |    0    |    0    |    0    |
|          |         tmp_15_fu_448        |    0    |    0    |    0    |
|          |         tmp_16_fu_466        |    0    |    0    |    0    |
| bitselect|         tmp_17_fu_474        |    0    |    0    |    0    |
|          |         tmp_19_fu_638        |    0    |    0    |    0    |
|          |         tmp_20_fu_664        |    0    |    0    |    0    |
|          |        tmp_23_fu_1204        |    0    |    0    |    0    |
|          |        tmp_24_fu_1238        |    0    |    0    |    0    |
|          |        tmp_25_fu_1252        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       sext_ln451_fu_634      |    0    |    0    |    0    |
|          |       sext_ln139_fu_686      |    0    |    0    |    0    |
|          |      sext_ln139_1_fu_690     |    0    |    0    |    0    |
|   sext   |       sext_ln144_fu_761      |    0    |    0    |    0    |
|          |      sext_ln1118_fu_1001     |    0    |    0    |    0    |
|          |     sext_ln1118_1_fu_1044    |    0    |    0    |    0    |
|          |     sext_ln1118_2_fu_1080    |    0    |    0    |    0    |
|          |     sext_ln1118_3_fu_1143    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         shl_ln_fu_946        |    0    |    0    |    0    |
|          |      shl_ln1118_1_fu_958     |    0    |    0    |    0    |
|          |     shl_ln1118_2_fu_1014     |    0    |    0    |    0    |
|bitconcatenate|     shl_ln1118_3_fu_1026     |    0    |    0    |    0    |
|          |     shl_ln1118_4_fu_1052     |    0    |    0    |    0    |
|          |     shl_ln1118_5_fu_1063     |    0    |    0    |    0    |
|          |     shl_ln1118_6_fu_1113     |    0    |    0    |    0    |
|          |     shl_ln1118_7_fu_1125     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    4    |    0    |   782   |
|----------|------------------------------|---------|---------|---------|

Memories:
+-------------+--------+--------+--------+--------+
|             |  BRAM  |   FF   |   LUT  |  URAM  |
+-------------+--------+--------+--------+--------+
|k_buf_0_val_3|    1   |    0   |    0   |    0   |
|k_buf_0_val_4|    1   |    0   |    0   |    0   |
|k_buf_0_val_5|    1   |    0   |    0   |    0   |
+-------------+--------+--------+--------+--------+
|    Total    |    3   |    0   |    0   |    0   |
+-------------+--------+--------+--------+--------+

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|      add_ln703_3_reg_1534     |   21   |
|      add_ln703_5_reg_1544     |   26   |
|      add_ln703_6_reg_1549     |   25   |
|       and_ln118_reg_1451      |    1   |
|       and_ln512_reg_1472      |    1   |
|          i_V_reg_1393         |   11   |
|      icmp_ln443_reg_1389      |    1   |
|      icmp_ln444_reg_1442      |    1   |
|     icmp_ln879_1_reg_1416     |    1   |
|      icmp_ln879_reg_1412      |    1   |
|      icmp_ln887_reg_1398      |    1   |
|     icmp_ln899_1_reg_1420     |    1   |
|      icmp_ln899_reg_1407      |    1   |
|          j_V_reg_1446         |   11   |
|  k_buf_0_val_3_addr_reg_1482  |   11   |
|  k_buf_0_val_4_addr_reg_1494  |   11   |
|  k_buf_0_val_5_addr_reg_1500  |   11   |
|      mul_ln1118_reg_1506      |   21   |
|       or_ln457_reg_1465       |    1   |
|       p_Val2_4_reg_1554       |    8   |
| right_border_buf_0_1_reg_1358 |    8   |
| right_border_buf_0_2_reg_1364 |    8   |
| right_border_buf_0_3_reg_1370 |    8   |
| right_border_buf_0_4_reg_1377 |    8   |
| right_border_buf_0_5_reg_1383 |    8   |
| right_border_buf_0_6_reg_1476 |    8   |
| right_border_buf_0_s_reg_1351 |    8   |
|src_kernel_win_0_va_16_reg_1539|    8   |
| src_kernel_win_0_va_1_reg_1319|    8   |
| src_kernel_win_0_va_2_reg_1325|    8   |
| src_kernel_win_0_va_3_reg_1332|    8   |
| src_kernel_win_0_va_4_reg_1338|    8   |
| src_kernel_win_0_va_5_reg_1345|    8   |
| src_kernel_win_0_va_6_reg_1511|    8   |
| src_kernel_win_0_va_7_reg_1517|    8   |
| src_kernel_win_0_va_8_reg_1523|    8   |
|  src_kernel_win_0_va_reg_1312 |    8   |
|      sub_ln1118_reg_1529      |   20   |
|         t_V_2_reg_293         |   11   |
|          t_V_reg_282          |   11   |
|      trunc_ln458_reg_1460     |    2   |
|           x_reg_1455          |   14   |
|       xor_ln457_reg_1402      |    1   |
|      xor_ln493_1_reg_1427     |    2   |
|      xor_ln493_2_reg_1432     |    2   |
|      xor_ln493_3_reg_1437     |    2   |
|       xor_ln493_reg_1487      |    2   |
+-------------------------------+--------+
|             Total             |   369  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_233 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_245 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_257 |  p0  |   2  |  11  |   22   ||    9    |
|    grp_fu_1286    |  p1  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   82   ||  7.076  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    4   |    -   |    0   |   782  |    -   |
|   Memory  |    3   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    7   |    -   |   36   |    -   |
|  Register |    -   |    -   |    -   |   369  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    3   |    4   |    7   |   369  |   818  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
