Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Mon Sep 07 10:28:57 2020
| Host         : LAPTOP-3I35GVHS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file vga_top_timing_summary_routed.rpt -rpx vga_top_timing_summary_routed.rpx
| Design       : vga_top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 20 register/latch pins with no clock driven by root clock pin: VGA/vga_vs_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 20 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 46 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.715        0.000                      0                   96        0.070        0.000                      0                   96        2.000        0.000                       0                    52  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
CLOCK                   {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 20.000}       40.000          25.000          
  clkfbout_clk_wiz_0    {0.000 20.000}       40.000          25.000          
sys_clk_pin             {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0_1  {0.000 16.000}       32.000          31.250          
  clkfbout_clk_wiz_0_1  {0.000 16.000}       32.000          31.250          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLOCK                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         35.715        0.000                      0                   96        0.200        0.000                      0                   96       19.500        0.000                       0                    48  
  clkfbout_clk_wiz_0                                                                                                                                                     12.633        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       27.728        0.000                      0                   96        0.200        0.000                      0                   96       15.500        0.000                       0                    48  
  clkfbout_clk_wiz_0_1                                                                                                                                                   20.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          3.715        0.000                      0                   96        0.070        0.000                      0                   96  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        3.715        0.000                      0                   96        0.070        0.000                      0                   96  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLOCK
  To Clock:  CLOCK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLOCK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  PLL/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  PLL/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  PLL/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  PLL/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  PLL/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  PLL/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       35.715ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.200ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.715ns  (required time - arrival time)
  Source:                 VGA/pixel_y_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/vga_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.159ns  (logic 1.763ns (42.394%)  route 2.396ns (57.606%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.774ns = ( 38.226 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.114ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          1.753    -2.114    VGA/CLK
    SLICE_X37Y39         FDRE                                         r  VGA/pixel_y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         FDRE (Prop_fdre_C_Q)         0.419    -1.695 r  VGA/pixel_y_reg[7]/Q
                         net (fo=5, routed)           1.458    -0.237    PELOTA/pixel_y_reg[9][6]
    SLICE_X37Y40         LUT6 (Prop_lut6_I2_O)        0.299     0.062 r  PELOTA/geqOp_inferred__2_carry_i_5/O
                         net (fo=1, routed)           0.000     0.062    PELOTA/geqOp_inferred__2_carry_i_5_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     0.463 r  PELOTA/geqOp_inferred__2_carry/CO[3]
                         net (fo=1, routed)           0.000     0.463    PELOTA/geqOp_inferred__2_carry_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.734 r  PELOTA/geqOp_inferred__2_carry__0/CO[0]
                         net (fo=1, routed)           0.938     1.672    VGA/pixel_y_reg[8]_0[0]
    SLICE_X39Y39         LUT5 (Prop_lut5_I2_O)        0.373     2.045 r  VGA/vga_r_i_1/O
                         net (fo=1, routed)           0.000     2.045    VGA/vga_r0
    SLICE_X39Y39         FDRE                                         r  VGA/vga_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    40.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    34.965 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    36.559    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.650 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          1.576    38.226    VGA/CLK
    SLICE_X39Y39         FDRE                                         r  VGA/vga_r_reg/C
                         clock pessimism             -0.365    37.861    
                         clock uncertainty           -0.130    37.731    
    SLICE_X39Y39         FDRE (Setup_fdre_C_D)        0.029    37.760    VGA/vga_r_reg
  -------------------------------------------------------------------
                         required time                         37.760    
                         arrival time                          -2.045    
  -------------------------------------------------------------------
                         slack                                 35.715    

Slack (MET) :             35.822ns  (required time - arrival time)
  Source:                 VGA/cont_vs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/cont_vs_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.619ns  (logic 0.828ns (22.882%)  route 2.791ns (77.118%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.774ns = ( 38.226 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.114ns
    Clock Pessimism Removal (CPR):    -0.340ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          1.753    -2.114    VGA/CLK
    SLICE_X36Y39         FDRE                                         r  VGA/cont_vs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y39         FDRE (Prop_fdre_C_Q)         0.456    -1.658 f  VGA/cont_vs_reg[5]/Q
                         net (fo=10, routed)          1.074    -0.583    VGA/cont_vs_reg__0[5]
    SLICE_X37Y38         LUT6 (Prop_lut6_I2_O)        0.124    -0.459 r  VGA/cont_vs[9]_i_7/O
                         net (fo=1, routed)           0.263    -0.196    VGA/cont_vs[9]_i_7_n_0
    SLICE_X37Y38         LUT6 (Prop_lut6_I5_O)        0.124    -0.072 r  VGA/cont_vs[9]_i_4/O
                         net (fo=1, routed)           0.515     0.442    VGA/cont_vs[9]_i_4_n_0
    SLICE_X38Y34         LUT6 (Prop_lut6_I0_O)        0.124     0.566 r  VGA/cont_vs[9]_i_1/O
                         net (fo=10, routed)          0.939     1.505    VGA/cont_vs0
    SLICE_X36Y39         FDRE                                         r  VGA/cont_vs_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    40.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    34.965 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    36.559    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.650 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          1.576    38.226    VGA/CLK
    SLICE_X36Y39         FDRE                                         r  VGA/cont_vs_reg[0]/C
                         clock pessimism             -0.340    37.886    
                         clock uncertainty           -0.130    37.756    
    SLICE_X36Y39         FDRE (Setup_fdre_C_R)       -0.429    37.327    VGA/cont_vs_reg[0]
  -------------------------------------------------------------------
                         required time                         37.327    
                         arrival time                          -1.505    
  -------------------------------------------------------------------
                         slack                                 35.822    

Slack (MET) :             35.822ns  (required time - arrival time)
  Source:                 VGA/cont_vs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/cont_vs_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.619ns  (logic 0.828ns (22.882%)  route 2.791ns (77.118%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.774ns = ( 38.226 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.114ns
    Clock Pessimism Removal (CPR):    -0.340ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          1.753    -2.114    VGA/CLK
    SLICE_X36Y39         FDRE                                         r  VGA/cont_vs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y39         FDRE (Prop_fdre_C_Q)         0.456    -1.658 f  VGA/cont_vs_reg[5]/Q
                         net (fo=10, routed)          1.074    -0.583    VGA/cont_vs_reg__0[5]
    SLICE_X37Y38         LUT6 (Prop_lut6_I2_O)        0.124    -0.459 r  VGA/cont_vs[9]_i_7/O
                         net (fo=1, routed)           0.263    -0.196    VGA/cont_vs[9]_i_7_n_0
    SLICE_X37Y38         LUT6 (Prop_lut6_I5_O)        0.124    -0.072 r  VGA/cont_vs[9]_i_4/O
                         net (fo=1, routed)           0.515     0.442    VGA/cont_vs[9]_i_4_n_0
    SLICE_X38Y34         LUT6 (Prop_lut6_I0_O)        0.124     0.566 r  VGA/cont_vs[9]_i_1/O
                         net (fo=10, routed)          0.939     1.505    VGA/cont_vs0
    SLICE_X36Y39         FDRE                                         r  VGA/cont_vs_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    40.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    34.965 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    36.559    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.650 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          1.576    38.226    VGA/CLK
    SLICE_X36Y39         FDRE                                         r  VGA/cont_vs_reg[1]/C
                         clock pessimism             -0.340    37.886    
                         clock uncertainty           -0.130    37.756    
    SLICE_X36Y39         FDRE (Setup_fdre_C_R)       -0.429    37.327    VGA/cont_vs_reg[1]
  -------------------------------------------------------------------
                         required time                         37.327    
                         arrival time                          -1.505    
  -------------------------------------------------------------------
                         slack                                 35.822    

Slack (MET) :             35.822ns  (required time - arrival time)
  Source:                 VGA/cont_vs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/cont_vs_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.619ns  (logic 0.828ns (22.882%)  route 2.791ns (77.118%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.774ns = ( 38.226 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.114ns
    Clock Pessimism Removal (CPR):    -0.340ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          1.753    -2.114    VGA/CLK
    SLICE_X36Y39         FDRE                                         r  VGA/cont_vs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y39         FDRE (Prop_fdre_C_Q)         0.456    -1.658 f  VGA/cont_vs_reg[5]/Q
                         net (fo=10, routed)          1.074    -0.583    VGA/cont_vs_reg__0[5]
    SLICE_X37Y38         LUT6 (Prop_lut6_I2_O)        0.124    -0.459 r  VGA/cont_vs[9]_i_7/O
                         net (fo=1, routed)           0.263    -0.196    VGA/cont_vs[9]_i_7_n_0
    SLICE_X37Y38         LUT6 (Prop_lut6_I5_O)        0.124    -0.072 r  VGA/cont_vs[9]_i_4/O
                         net (fo=1, routed)           0.515     0.442    VGA/cont_vs[9]_i_4_n_0
    SLICE_X38Y34         LUT6 (Prop_lut6_I0_O)        0.124     0.566 r  VGA/cont_vs[9]_i_1/O
                         net (fo=10, routed)          0.939     1.505    VGA/cont_vs0
    SLICE_X36Y39         FDRE                                         r  VGA/cont_vs_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    40.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    34.965 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    36.559    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.650 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          1.576    38.226    VGA/CLK
    SLICE_X36Y39         FDRE                                         r  VGA/cont_vs_reg[5]/C
                         clock pessimism             -0.340    37.886    
                         clock uncertainty           -0.130    37.756    
    SLICE_X36Y39         FDRE (Setup_fdre_C_R)       -0.429    37.327    VGA/cont_vs_reg[5]
  -------------------------------------------------------------------
                         required time                         37.327    
                         arrival time                          -1.505    
  -------------------------------------------------------------------
                         slack                                 35.822    

Slack (MET) :             35.935ns  (required time - arrival time)
  Source:                 VGA/cont_vs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/cont_vs_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.480ns  (logic 0.828ns (23.792%)  route 2.652ns (76.208%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.775ns = ( 38.225 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.114ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          1.753    -2.114    VGA/CLK
    SLICE_X36Y39         FDRE                                         r  VGA/cont_vs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y39         FDRE (Prop_fdre_C_Q)         0.456    -1.658 f  VGA/cont_vs_reg[5]/Q
                         net (fo=10, routed)          1.074    -0.583    VGA/cont_vs_reg__0[5]
    SLICE_X37Y38         LUT6 (Prop_lut6_I2_O)        0.124    -0.459 r  VGA/cont_vs[9]_i_7/O
                         net (fo=1, routed)           0.263    -0.196    VGA/cont_vs[9]_i_7_n_0
    SLICE_X37Y38         LUT6 (Prop_lut6_I5_O)        0.124    -0.072 r  VGA/cont_vs[9]_i_4/O
                         net (fo=1, routed)           0.515     0.442    VGA/cont_vs[9]_i_4_n_0
    SLICE_X38Y34         LUT6 (Prop_lut6_I0_O)        0.124     0.566 r  VGA/cont_vs[9]_i_1/O
                         net (fo=10, routed)          0.800     1.366    VGA/cont_vs0
    SLICE_X36Y38         FDRE                                         r  VGA/cont_vs_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    40.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    34.965 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    36.559    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.650 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          1.575    38.225    VGA/CLK
    SLICE_X36Y38         FDRE                                         r  VGA/cont_vs_reg[7]/C
                         clock pessimism             -0.365    37.860    
                         clock uncertainty           -0.130    37.730    
    SLICE_X36Y38         FDRE (Setup_fdre_C_R)       -0.429    37.301    VGA/cont_vs_reg[7]
  -------------------------------------------------------------------
                         required time                         37.301    
                         arrival time                          -1.366    
  -------------------------------------------------------------------
                         slack                                 35.935    

Slack (MET) :             35.935ns  (required time - arrival time)
  Source:                 VGA/cont_vs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/cont_vs_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.480ns  (logic 0.828ns (23.792%)  route 2.652ns (76.208%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.775ns = ( 38.225 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.114ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          1.753    -2.114    VGA/CLK
    SLICE_X36Y39         FDRE                                         r  VGA/cont_vs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y39         FDRE (Prop_fdre_C_Q)         0.456    -1.658 f  VGA/cont_vs_reg[5]/Q
                         net (fo=10, routed)          1.074    -0.583    VGA/cont_vs_reg__0[5]
    SLICE_X37Y38         LUT6 (Prop_lut6_I2_O)        0.124    -0.459 r  VGA/cont_vs[9]_i_7/O
                         net (fo=1, routed)           0.263    -0.196    VGA/cont_vs[9]_i_7_n_0
    SLICE_X37Y38         LUT6 (Prop_lut6_I5_O)        0.124    -0.072 r  VGA/cont_vs[9]_i_4/O
                         net (fo=1, routed)           0.515     0.442    VGA/cont_vs[9]_i_4_n_0
    SLICE_X38Y34         LUT6 (Prop_lut6_I0_O)        0.124     0.566 r  VGA/cont_vs[9]_i_1/O
                         net (fo=10, routed)          0.800     1.366    VGA/cont_vs0
    SLICE_X36Y38         FDRE                                         r  VGA/cont_vs_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    40.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    34.965 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    36.559    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.650 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          1.575    38.225    VGA/CLK
    SLICE_X36Y38         FDRE                                         r  VGA/cont_vs_reg[8]/C
                         clock pessimism             -0.365    37.860    
                         clock uncertainty           -0.130    37.730    
    SLICE_X36Y38         FDRE (Setup_fdre_C_R)       -0.429    37.301    VGA/cont_vs_reg[8]
  -------------------------------------------------------------------
                         required time                         37.301    
                         arrival time                          -1.366    
  -------------------------------------------------------------------
                         slack                                 35.935    

Slack (MET) :             35.939ns  (required time - arrival time)
  Source:                 VGA/cont_vs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/cont_vs_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.476ns  (logic 0.828ns (23.822%)  route 2.648ns (76.178%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.775ns = ( 38.225 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.114ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          1.753    -2.114    VGA/CLK
    SLICE_X36Y39         FDRE                                         r  VGA/cont_vs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y39         FDRE (Prop_fdre_C_Q)         0.456    -1.658 f  VGA/cont_vs_reg[5]/Q
                         net (fo=10, routed)          1.074    -0.583    VGA/cont_vs_reg__0[5]
    SLICE_X37Y38         LUT6 (Prop_lut6_I2_O)        0.124    -0.459 r  VGA/cont_vs[9]_i_7/O
                         net (fo=1, routed)           0.263    -0.196    VGA/cont_vs[9]_i_7_n_0
    SLICE_X37Y38         LUT6 (Prop_lut6_I5_O)        0.124    -0.072 r  VGA/cont_vs[9]_i_4/O
                         net (fo=1, routed)           0.515     0.442    VGA/cont_vs[9]_i_4_n_0
    SLICE_X38Y34         LUT6 (Prop_lut6_I0_O)        0.124     0.566 r  VGA/cont_vs[9]_i_1/O
                         net (fo=10, routed)          0.796     1.362    VGA/cont_vs0
    SLICE_X37Y38         FDRE                                         r  VGA/cont_vs_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    40.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    34.965 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    36.559    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.650 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          1.575    38.225    VGA/CLK
    SLICE_X37Y38         FDRE                                         r  VGA/cont_vs_reg[6]/C
                         clock pessimism             -0.365    37.860    
                         clock uncertainty           -0.130    37.730    
    SLICE_X37Y38         FDRE (Setup_fdre_C_R)       -0.429    37.301    VGA/cont_vs_reg[6]
  -------------------------------------------------------------------
                         required time                         37.301    
                         arrival time                          -1.362    
  -------------------------------------------------------------------
                         slack                                 35.939    

Slack (MET) :             35.939ns  (required time - arrival time)
  Source:                 VGA/cont_vs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/cont_vs_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.476ns  (logic 0.828ns (23.822%)  route 2.648ns (76.178%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.775ns = ( 38.225 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.114ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          1.753    -2.114    VGA/CLK
    SLICE_X36Y39         FDRE                                         r  VGA/cont_vs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y39         FDRE (Prop_fdre_C_Q)         0.456    -1.658 f  VGA/cont_vs_reg[5]/Q
                         net (fo=10, routed)          1.074    -0.583    VGA/cont_vs_reg__0[5]
    SLICE_X37Y38         LUT6 (Prop_lut6_I2_O)        0.124    -0.459 r  VGA/cont_vs[9]_i_7/O
                         net (fo=1, routed)           0.263    -0.196    VGA/cont_vs[9]_i_7_n_0
    SLICE_X37Y38         LUT6 (Prop_lut6_I5_O)        0.124    -0.072 r  VGA/cont_vs[9]_i_4/O
                         net (fo=1, routed)           0.515     0.442    VGA/cont_vs[9]_i_4_n_0
    SLICE_X38Y34         LUT6 (Prop_lut6_I0_O)        0.124     0.566 r  VGA/cont_vs[9]_i_1/O
                         net (fo=10, routed)          0.796     1.362    VGA/cont_vs0
    SLICE_X37Y38         FDRE                                         r  VGA/cont_vs_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    40.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    34.965 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    36.559    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.650 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          1.575    38.225    VGA/CLK
    SLICE_X37Y38         FDRE                                         r  VGA/cont_vs_reg[9]/C
                         clock pessimism             -0.365    37.860    
                         clock uncertainty           -0.130    37.730    
    SLICE_X37Y38         FDRE (Setup_fdre_C_R)       -0.429    37.301    VGA/cont_vs_reg[9]
  -------------------------------------------------------------------
                         required time                         37.301    
                         arrival time                          -1.362    
  -------------------------------------------------------------------
                         slack                                 35.939    

Slack (MET) :             36.089ns  (required time - arrival time)
  Source:                 VGA/cont_vs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/cont_vs_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.324ns  (logic 0.828ns (24.906%)  route 2.496ns (75.094%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.776ns = ( 38.224 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.114ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          1.753    -2.114    VGA/CLK
    SLICE_X36Y39         FDRE                                         r  VGA/cont_vs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y39         FDRE (Prop_fdre_C_Q)         0.456    -1.658 f  VGA/cont_vs_reg[5]/Q
                         net (fo=10, routed)          1.074    -0.583    VGA/cont_vs_reg__0[5]
    SLICE_X37Y38         LUT6 (Prop_lut6_I2_O)        0.124    -0.459 r  VGA/cont_vs[9]_i_7/O
                         net (fo=1, routed)           0.263    -0.196    VGA/cont_vs[9]_i_7_n_0
    SLICE_X37Y38         LUT6 (Prop_lut6_I5_O)        0.124    -0.072 r  VGA/cont_vs[9]_i_4/O
                         net (fo=1, routed)           0.515     0.442    VGA/cont_vs[9]_i_4_n_0
    SLICE_X38Y34         LUT6 (Prop_lut6_I0_O)        0.124     0.566 r  VGA/cont_vs[9]_i_1/O
                         net (fo=10, routed)          0.645     1.211    VGA/cont_vs0
    SLICE_X36Y37         FDRE                                         r  VGA/cont_vs_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    40.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    34.965 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    36.559    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.650 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          1.574    38.224    VGA/CLK
    SLICE_X36Y37         FDRE                                         r  VGA/cont_vs_reg[2]/C
                         clock pessimism             -0.365    37.859    
                         clock uncertainty           -0.130    37.729    
    SLICE_X36Y37         FDRE (Setup_fdre_C_R)       -0.429    37.300    VGA/cont_vs_reg[2]
  -------------------------------------------------------------------
                         required time                         37.300    
                         arrival time                          -1.211    
  -------------------------------------------------------------------
                         slack                                 36.089    

Slack (MET) :             36.089ns  (required time - arrival time)
  Source:                 VGA/cont_vs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/cont_vs_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.324ns  (logic 0.828ns (24.906%)  route 2.496ns (75.094%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.776ns = ( 38.224 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.114ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          1.753    -2.114    VGA/CLK
    SLICE_X36Y39         FDRE                                         r  VGA/cont_vs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y39         FDRE (Prop_fdre_C_Q)         0.456    -1.658 f  VGA/cont_vs_reg[5]/Q
                         net (fo=10, routed)          1.074    -0.583    VGA/cont_vs_reg__0[5]
    SLICE_X37Y38         LUT6 (Prop_lut6_I2_O)        0.124    -0.459 r  VGA/cont_vs[9]_i_7/O
                         net (fo=1, routed)           0.263    -0.196    VGA/cont_vs[9]_i_7_n_0
    SLICE_X37Y38         LUT6 (Prop_lut6_I5_O)        0.124    -0.072 r  VGA/cont_vs[9]_i_4/O
                         net (fo=1, routed)           0.515     0.442    VGA/cont_vs[9]_i_4_n_0
    SLICE_X38Y34         LUT6 (Prop_lut6_I0_O)        0.124     0.566 r  VGA/cont_vs[9]_i_1/O
                         net (fo=10, routed)          0.645     1.211    VGA/cont_vs0
    SLICE_X36Y37         FDRE                                         r  VGA/cont_vs_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    40.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    34.965 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    36.559    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.650 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          1.574    38.224    VGA/CLK
    SLICE_X36Y37         FDRE                                         r  VGA/cont_vs_reg[3]/C
                         clock pessimism             -0.365    37.859    
                         clock uncertainty           -0.130    37.729    
    SLICE_X36Y37         FDRE (Setup_fdre_C_R)       -0.429    37.300    VGA/cont_vs_reg[3]
  -------------------------------------------------------------------
                         required time                         37.300    
                         arrival time                          -1.211    
  -------------------------------------------------------------------
                         slack                                 36.089    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 VGA/cont_vs_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/cont_vs_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.189ns (59.024%)  route 0.131ns (40.976%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.183ns
    Source Clock Delay      (SCD):    -0.419ns
    Clock Pessimism Removal (CPR):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          0.590    -0.419    VGA/CLK
    SLICE_X37Y38         FDRE                                         r  VGA/cont_vs_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.278 r  VGA/cont_vs_reg[6]/Q
                         net (fo=9, routed)           0.131    -0.147    VGA/cont_vs_reg__0[6]
    SLICE_X36Y38         LUT5 (Prop_lut5_I0_O)        0.048    -0.099 r  VGA/cont_vs[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.099    VGA/plusOp__0[8]
    SLICE_X36Y38         FDRE                                         r  VGA/cont_vs_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          0.859    -0.183    VGA/CLK
    SLICE_X36Y38         FDRE                                         r  VGA/cont_vs_reg[8]/C
                         clock pessimism             -0.223    -0.406    
    SLICE_X36Y38         FDRE (Hold_fdre_C_D)         0.107    -0.299    VGA/cont_vs_reg[8]
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 VGA/cont_vs_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/cont_vs_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.636%)  route 0.131ns (41.364%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.183ns
    Source Clock Delay      (SCD):    -0.419ns
    Clock Pessimism Removal (CPR):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          0.590    -0.419    VGA/CLK
    SLICE_X37Y38         FDRE                                         r  VGA/cont_vs_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.278 r  VGA/cont_vs_reg[6]/Q
                         net (fo=9, routed)           0.131    -0.147    VGA/cont_vs_reg__0[6]
    SLICE_X36Y38         LUT4 (Prop_lut4_I1_O)        0.045    -0.102 r  VGA/cont_vs[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.102    VGA/plusOp__0[7]
    SLICE_X36Y38         FDRE                                         r  VGA/cont_vs_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          0.859    -0.183    VGA/CLK
    SLICE_X36Y38         FDRE                                         r  VGA/cont_vs_reg[7]/C
                         clock pessimism             -0.223    -0.406    
    SLICE_X36Y38         FDRE (Hold_fdre_C_D)         0.091    -0.315    VGA/cont_vs_reg[7]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 VGA/cont_vs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/vs_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.450%)  route 0.132ns (41.550%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.420ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          0.589    -0.420    VGA/CLK
    SLICE_X36Y37         FDRE                                         r  VGA/cont_vs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.279 r  VGA/cont_vs_reg[2]/Q
                         net (fo=8, routed)           0.132    -0.147    VGA/cont_vs_reg__0[2]
    SLICE_X37Y37         LUT6 (Prop_lut6_I3_O)        0.045    -0.102 r  VGA/vs_i_1/O
                         net (fo=1, routed)           0.000    -0.102    VGA/vs_i_1_n_0
    SLICE_X37Y37         FDRE                                         r  VGA/vs_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          0.857    -0.185    VGA/CLK
    SLICE_X37Y37         FDRE                                         r  VGA/vs_reg/C
                         clock pessimism             -0.222    -0.407    
    SLICE_X37Y37         FDRE (Hold_fdre_C_D)         0.091    -0.316    VGA/vs_reg
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 VGA/cont_vs_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/video_on_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.037%)  route 0.178ns (48.963%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.183ns
    Source Clock Delay      (SCD):    -0.419ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          0.590    -0.419    VGA/CLK
    SLICE_X37Y38         FDRE                                         r  VGA/cont_vs_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.278 f  VGA/cont_vs_reg[9]/Q
                         net (fo=6, routed)           0.178    -0.099    VGA/cont_vs_reg__0[9]
    SLICE_X38Y38         LUT6 (Prop_lut6_I0_O)        0.045    -0.054 r  VGA/video_on_i_1/O
                         net (fo=1, routed)           0.000    -0.054    VGA/video_on0
    SLICE_X38Y38         FDRE                                         r  VGA/video_on_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          0.859    -0.183    VGA/CLK
    SLICE_X38Y38         FDRE                                         r  VGA/video_on_reg/C
                         clock pessimism             -0.220    -0.403    
    SLICE_X38Y38         FDRE (Hold_fdre_C_D)         0.120    -0.283    VGA/video_on_reg
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.054    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 VGA/hs_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/vga_hs_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.390%)  route 0.163ns (53.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.188ns
    Source Clock Delay      (SCD):    -0.419ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          0.590    -0.419    VGA/CLK
    SLICE_X40Y34         FDRE                                         r  VGA/hs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.278 r  VGA/hs_reg/Q
                         net (fo=1, routed)           0.163    -0.115    VGA/hs
    SLICE_X42Y31         FDRE                                         r  VGA/vga_hs_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          0.854    -0.188    VGA/CLK
    SLICE_X42Y31         FDRE                                         r  VGA/vga_hs_reg/C
                         clock pessimism             -0.220    -0.408    
    SLICE_X42Y31         FDRE (Hold_fdre_C_D)         0.059    -0.349    VGA/vga_hs_reg
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 VGA/cont_vs_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/pixel_y_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.341%)  route 0.184ns (56.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.183ns
    Source Clock Delay      (SCD):    -0.419ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          0.590    -0.419    VGA/CLK
    SLICE_X36Y38         FDRE                                         r  VGA/cont_vs_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.278 r  VGA/cont_vs_reg[7]/Q
                         net (fo=8, routed)           0.184    -0.094    VGA/cont_vs_reg__0[7]
    SLICE_X37Y39         FDRE                                         r  VGA/pixel_y_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          0.859    -0.183    VGA/CLK
    SLICE_X37Y39         FDRE                                         r  VGA/pixel_y_reg[7]/C
                         clock pessimism             -0.220    -0.403    
    SLICE_X37Y39         FDRE (Hold_fdre_C_D)         0.075    -0.328    VGA/pixel_y_reg[7]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 VGA/cont_vs_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/cont_vs_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.313%)  route 0.156ns (45.687%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.183ns
    Source Clock Delay      (SCD):    -0.419ns
    Clock Pessimism Removal (CPR):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          0.590    -0.419    VGA/CLK
    SLICE_X36Y38         FDRE                                         r  VGA/cont_vs_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.278 r  VGA/cont_vs_reg[7]/Q
                         net (fo=8, routed)           0.156    -0.121    VGA/cont_vs_reg__0[7]
    SLICE_X37Y38         LUT6 (Prop_lut6_I1_O)        0.045    -0.076 r  VGA/cont_vs[9]_i_3/O
                         net (fo=1, routed)           0.000    -0.076    VGA/plusOp__0[9]
    SLICE_X37Y38         FDRE                                         r  VGA/cont_vs_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          0.859    -0.183    VGA/CLK
    SLICE_X37Y38         FDRE                                         r  VGA/cont_vs_reg[9]/C
                         clock pessimism             -0.223    -0.406    
    SLICE_X37Y38         FDRE (Hold_fdre_C_D)         0.092    -0.314    VGA/cont_vs_reg[9]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.076    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 VGA/cont_vs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/cont_vs_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.227ns (67.755%)  route 0.108ns (32.245%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.183ns
    Source Clock Delay      (SCD):    -0.419ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          0.590    -0.419    VGA/CLK
    SLICE_X36Y39         FDRE                                         r  VGA/cont_vs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y39         FDRE (Prop_fdre_C_Q)         0.128    -0.291 r  VGA/cont_vs_reg[1]/Q
                         net (fo=9, routed)           0.108    -0.183    VGA/cont_vs_reg__0[1]
    SLICE_X36Y39         LUT6 (Prop_lut6_I3_O)        0.099    -0.084 r  VGA/cont_vs[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.084    VGA/plusOp__0[5]
    SLICE_X36Y39         FDRE                                         r  VGA/cont_vs_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          0.859    -0.183    VGA/CLK
    SLICE_X36Y39         FDRE                                         r  VGA/cont_vs_reg[5]/C
                         clock pessimism             -0.236    -0.419    
    SLICE_X36Y39         FDRE (Hold_fdre_C_D)         0.092    -0.327    VGA/cont_vs_reg[5]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 VGA/cont_hs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/cont_hs_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.209ns (55.224%)  route 0.169ns (44.776%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.188ns
    Source Clock Delay      (SCD):    -0.421ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          0.588    -0.421    VGA/CLK
    SLICE_X38Y34         FDRE                                         r  VGA/cont_hs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y34         FDRE (Prop_fdre_C_Q)         0.164    -0.257 r  VGA/cont_hs_reg[5]/Q
                         net (fo=10, routed)          0.169    -0.087    VGA/cont_hs_reg__0[5]
    SLICE_X38Y33         LUT6 (Prop_lut6_I2_O)        0.045    -0.042 r  VGA/cont_hs[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.042    VGA/plusOp[9]
    SLICE_X38Y33         FDRE                                         r  VGA/cont_hs_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          0.854    -0.188    VGA/CLK
    SLICE_X38Y33         FDRE                                         r  VGA/cont_hs_reg[9]/C
                         clock pessimism             -0.220    -0.408    
    SLICE_X38Y33         FDRE (Hold_fdre_C_D)         0.121    -0.287    VGA/cont_hs_reg[9]
  -------------------------------------------------------------------
                         required time                          0.287    
                         arrival time                          -0.042    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 VGA/cont_hs_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/cont_hs_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.188ns
    Source Clock Delay      (SCD):    -0.422ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          0.587    -0.422    VGA/CLK
    SLICE_X37Y33         FDRE                                         r  VGA/cont_hs_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.281 r  VGA/cont_hs_reg[4]/Q
                         net (fo=7, routed)           0.168    -0.113    VGA/cont_hs_reg__0[4]
    SLICE_X37Y33         LUT5 (Prop_lut5_I4_O)        0.042    -0.071 r  VGA/cont_hs[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.071    VGA/plusOp[4]
    SLICE_X37Y33         FDRE                                         r  VGA/cont_hs_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          0.854    -0.188    VGA/CLK
    SLICE_X37Y33         FDRE                                         r  VGA/cont_hs_reg[4]/C
                         clock pessimism             -0.234    -0.422    
    SLICE_X37Y33         FDRE (Hold_fdre_C_D)         0.105    -0.317    VGA/cont_hs_reg[4]
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.246    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { PLL/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16  PLL/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  PLL/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X38Y34    VGA/cont_hs_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X38Y34    VGA/cont_hs_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X38Y34    VGA/cont_hs_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X38Y34    VGA/cont_hs_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X37Y33    VGA/cont_hs_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X38Y34    VGA/cont_hs_reg[5]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X38Y33    VGA/cont_hs_reg[6]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X38Y33    VGA/cont_hs_reg[7]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y1  PLL/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X38Y40    VGA/pixel_y_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X37Y40    VGA/pixel_y_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X37Y40    VGA/pixel_y_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X37Y41    VGA/pixel_y_reg[8]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X38Y40    VGA/pixel_y_reg[9]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X38Y34    VGA/cont_hs_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X38Y34    VGA/cont_hs_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X38Y34    VGA/cont_hs_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X38Y34    VGA/cont_hs_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X38Y34    VGA/cont_hs_reg[5]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X37Y33    VGA/cont_hs_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X38Y33    VGA/cont_hs_reg[6]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X38Y33    VGA/cont_hs_reg[7]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X38Y33    VGA/cont_hs_reg[8]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X38Y33    VGA/cont_hs_reg[9]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X36Y39    VGA/cont_vs_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X36Y37    VGA/cont_vs_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X36Y37    VGA/cont_vs_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X36Y39    VGA/cont_vs_reg[5]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X37Y38    VGA/cont_vs_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { PLL/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17  PLL/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  PLL/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  PLL/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X0Y1  PLL/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y1  PLL/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { CLOCK }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  PLL/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y1  PLL/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  PLL/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  PLL/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  PLL/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  PLL/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       27.728ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.200ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.728ns  (required time - arrival time)
  Source:                 VGA/pixel_y_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            VGA/vga_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_out1_clk_wiz_0_1 rise@32.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.159ns  (logic 1.763ns (42.394%)  route 2.396ns (57.606%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.774ns = ( 30.226 - 32.000 ) 
    Source Clock Delay      (SCD):    -2.114ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          1.753    -2.114    VGA/CLK
    SLICE_X37Y39         FDRE                                         r  VGA/pixel_y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         FDRE (Prop_fdre_C_Q)         0.419    -1.695 r  VGA/pixel_y_reg[7]/Q
                         net (fo=5, routed)           1.458    -0.237    PELOTA/pixel_y_reg[9][6]
    SLICE_X37Y40         LUT6 (Prop_lut6_I2_O)        0.299     0.062 r  PELOTA/geqOp_inferred__2_carry_i_5/O
                         net (fo=1, routed)           0.000     0.062    PELOTA/geqOp_inferred__2_carry_i_5_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     0.463 r  PELOTA/geqOp_inferred__2_carry/CO[3]
                         net (fo=1, routed)           0.000     0.463    PELOTA/geqOp_inferred__2_carry_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.734 r  PELOTA/geqOp_inferred__2_carry__0/CO[0]
                         net (fo=1, routed)           0.938     1.672    VGA/pixel_y_reg[8]_0[0]
    SLICE_X39Y39         LUT5 (Prop_lut5_I2_O)        0.373     2.045 r  VGA/vga_r_i_1/O
                         net (fo=1, routed)           0.000     2.045    VGA/vga_r0
    SLICE_X39Y39         FDRE                                         r  VGA/vga_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     32.000    32.000 r  
    L16                                               0.000    32.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    32.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    33.421 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.602    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    26.965 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    28.559    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.650 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          1.576    30.226    VGA/CLK
    SLICE_X39Y39         FDRE                                         r  VGA/vga_r_reg/C
                         clock pessimism             -0.365    29.861    
                         clock uncertainty           -0.117    29.744    
    SLICE_X39Y39         FDRE (Setup_fdre_C_D)        0.029    29.773    VGA/vga_r_reg
  -------------------------------------------------------------------
                         required time                         29.773    
                         arrival time                          -2.045    
  -------------------------------------------------------------------
                         slack                                 27.728    

Slack (MET) :             27.835ns  (required time - arrival time)
  Source:                 VGA/cont_vs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            VGA/cont_vs_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_out1_clk_wiz_0_1 rise@32.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.619ns  (logic 0.828ns (22.882%)  route 2.791ns (77.118%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.774ns = ( 30.226 - 32.000 ) 
    Source Clock Delay      (SCD):    -2.114ns
    Clock Pessimism Removal (CPR):    -0.340ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          1.753    -2.114    VGA/CLK
    SLICE_X36Y39         FDRE                                         r  VGA/cont_vs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y39         FDRE (Prop_fdre_C_Q)         0.456    -1.658 f  VGA/cont_vs_reg[5]/Q
                         net (fo=10, routed)          1.074    -0.583    VGA/cont_vs_reg__0[5]
    SLICE_X37Y38         LUT6 (Prop_lut6_I2_O)        0.124    -0.459 r  VGA/cont_vs[9]_i_7/O
                         net (fo=1, routed)           0.263    -0.196    VGA/cont_vs[9]_i_7_n_0
    SLICE_X37Y38         LUT6 (Prop_lut6_I5_O)        0.124    -0.072 r  VGA/cont_vs[9]_i_4/O
                         net (fo=1, routed)           0.515     0.442    VGA/cont_vs[9]_i_4_n_0
    SLICE_X38Y34         LUT6 (Prop_lut6_I0_O)        0.124     0.566 r  VGA/cont_vs[9]_i_1/O
                         net (fo=10, routed)          0.939     1.505    VGA/cont_vs0
    SLICE_X36Y39         FDRE                                         r  VGA/cont_vs_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     32.000    32.000 r  
    L16                                               0.000    32.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    32.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    33.421 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.602    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    26.965 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    28.559    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.650 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          1.576    30.226    VGA/CLK
    SLICE_X36Y39         FDRE                                         r  VGA/cont_vs_reg[0]/C
                         clock pessimism             -0.340    29.886    
                         clock uncertainty           -0.117    29.769    
    SLICE_X36Y39         FDRE (Setup_fdre_C_R)       -0.429    29.340    VGA/cont_vs_reg[0]
  -------------------------------------------------------------------
                         required time                         29.340    
                         arrival time                          -1.505    
  -------------------------------------------------------------------
                         slack                                 27.835    

Slack (MET) :             27.835ns  (required time - arrival time)
  Source:                 VGA/cont_vs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            VGA/cont_vs_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_out1_clk_wiz_0_1 rise@32.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.619ns  (logic 0.828ns (22.882%)  route 2.791ns (77.118%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.774ns = ( 30.226 - 32.000 ) 
    Source Clock Delay      (SCD):    -2.114ns
    Clock Pessimism Removal (CPR):    -0.340ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          1.753    -2.114    VGA/CLK
    SLICE_X36Y39         FDRE                                         r  VGA/cont_vs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y39         FDRE (Prop_fdre_C_Q)         0.456    -1.658 f  VGA/cont_vs_reg[5]/Q
                         net (fo=10, routed)          1.074    -0.583    VGA/cont_vs_reg__0[5]
    SLICE_X37Y38         LUT6 (Prop_lut6_I2_O)        0.124    -0.459 r  VGA/cont_vs[9]_i_7/O
                         net (fo=1, routed)           0.263    -0.196    VGA/cont_vs[9]_i_7_n_0
    SLICE_X37Y38         LUT6 (Prop_lut6_I5_O)        0.124    -0.072 r  VGA/cont_vs[9]_i_4/O
                         net (fo=1, routed)           0.515     0.442    VGA/cont_vs[9]_i_4_n_0
    SLICE_X38Y34         LUT6 (Prop_lut6_I0_O)        0.124     0.566 r  VGA/cont_vs[9]_i_1/O
                         net (fo=10, routed)          0.939     1.505    VGA/cont_vs0
    SLICE_X36Y39         FDRE                                         r  VGA/cont_vs_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     32.000    32.000 r  
    L16                                               0.000    32.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    32.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    33.421 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.602    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    26.965 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    28.559    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.650 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          1.576    30.226    VGA/CLK
    SLICE_X36Y39         FDRE                                         r  VGA/cont_vs_reg[1]/C
                         clock pessimism             -0.340    29.886    
                         clock uncertainty           -0.117    29.769    
    SLICE_X36Y39         FDRE (Setup_fdre_C_R)       -0.429    29.340    VGA/cont_vs_reg[1]
  -------------------------------------------------------------------
                         required time                         29.340    
                         arrival time                          -1.505    
  -------------------------------------------------------------------
                         slack                                 27.835    

Slack (MET) :             27.835ns  (required time - arrival time)
  Source:                 VGA/cont_vs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            VGA/cont_vs_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_out1_clk_wiz_0_1 rise@32.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.619ns  (logic 0.828ns (22.882%)  route 2.791ns (77.118%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.774ns = ( 30.226 - 32.000 ) 
    Source Clock Delay      (SCD):    -2.114ns
    Clock Pessimism Removal (CPR):    -0.340ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          1.753    -2.114    VGA/CLK
    SLICE_X36Y39         FDRE                                         r  VGA/cont_vs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y39         FDRE (Prop_fdre_C_Q)         0.456    -1.658 f  VGA/cont_vs_reg[5]/Q
                         net (fo=10, routed)          1.074    -0.583    VGA/cont_vs_reg__0[5]
    SLICE_X37Y38         LUT6 (Prop_lut6_I2_O)        0.124    -0.459 r  VGA/cont_vs[9]_i_7/O
                         net (fo=1, routed)           0.263    -0.196    VGA/cont_vs[9]_i_7_n_0
    SLICE_X37Y38         LUT6 (Prop_lut6_I5_O)        0.124    -0.072 r  VGA/cont_vs[9]_i_4/O
                         net (fo=1, routed)           0.515     0.442    VGA/cont_vs[9]_i_4_n_0
    SLICE_X38Y34         LUT6 (Prop_lut6_I0_O)        0.124     0.566 r  VGA/cont_vs[9]_i_1/O
                         net (fo=10, routed)          0.939     1.505    VGA/cont_vs0
    SLICE_X36Y39         FDRE                                         r  VGA/cont_vs_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     32.000    32.000 r  
    L16                                               0.000    32.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    32.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    33.421 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.602    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    26.965 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    28.559    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.650 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          1.576    30.226    VGA/CLK
    SLICE_X36Y39         FDRE                                         r  VGA/cont_vs_reg[5]/C
                         clock pessimism             -0.340    29.886    
                         clock uncertainty           -0.117    29.769    
    SLICE_X36Y39         FDRE (Setup_fdre_C_R)       -0.429    29.340    VGA/cont_vs_reg[5]
  -------------------------------------------------------------------
                         required time                         29.340    
                         arrival time                          -1.505    
  -------------------------------------------------------------------
                         slack                                 27.835    

Slack (MET) :             27.948ns  (required time - arrival time)
  Source:                 VGA/cont_vs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            VGA/cont_vs_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_out1_clk_wiz_0_1 rise@32.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.480ns  (logic 0.828ns (23.792%)  route 2.652ns (76.208%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.775ns = ( 30.225 - 32.000 ) 
    Source Clock Delay      (SCD):    -2.114ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          1.753    -2.114    VGA/CLK
    SLICE_X36Y39         FDRE                                         r  VGA/cont_vs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y39         FDRE (Prop_fdre_C_Q)         0.456    -1.658 f  VGA/cont_vs_reg[5]/Q
                         net (fo=10, routed)          1.074    -0.583    VGA/cont_vs_reg__0[5]
    SLICE_X37Y38         LUT6 (Prop_lut6_I2_O)        0.124    -0.459 r  VGA/cont_vs[9]_i_7/O
                         net (fo=1, routed)           0.263    -0.196    VGA/cont_vs[9]_i_7_n_0
    SLICE_X37Y38         LUT6 (Prop_lut6_I5_O)        0.124    -0.072 r  VGA/cont_vs[9]_i_4/O
                         net (fo=1, routed)           0.515     0.442    VGA/cont_vs[9]_i_4_n_0
    SLICE_X38Y34         LUT6 (Prop_lut6_I0_O)        0.124     0.566 r  VGA/cont_vs[9]_i_1/O
                         net (fo=10, routed)          0.800     1.366    VGA/cont_vs0
    SLICE_X36Y38         FDRE                                         r  VGA/cont_vs_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     32.000    32.000 r  
    L16                                               0.000    32.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    32.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    33.421 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.602    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    26.965 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    28.559    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.650 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          1.575    30.225    VGA/CLK
    SLICE_X36Y38         FDRE                                         r  VGA/cont_vs_reg[7]/C
                         clock pessimism             -0.365    29.860    
                         clock uncertainty           -0.117    29.743    
    SLICE_X36Y38         FDRE (Setup_fdre_C_R)       -0.429    29.314    VGA/cont_vs_reg[7]
  -------------------------------------------------------------------
                         required time                         29.314    
                         arrival time                          -1.366    
  -------------------------------------------------------------------
                         slack                                 27.948    

Slack (MET) :             27.948ns  (required time - arrival time)
  Source:                 VGA/cont_vs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            VGA/cont_vs_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_out1_clk_wiz_0_1 rise@32.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.480ns  (logic 0.828ns (23.792%)  route 2.652ns (76.208%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.775ns = ( 30.225 - 32.000 ) 
    Source Clock Delay      (SCD):    -2.114ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          1.753    -2.114    VGA/CLK
    SLICE_X36Y39         FDRE                                         r  VGA/cont_vs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y39         FDRE (Prop_fdre_C_Q)         0.456    -1.658 f  VGA/cont_vs_reg[5]/Q
                         net (fo=10, routed)          1.074    -0.583    VGA/cont_vs_reg__0[5]
    SLICE_X37Y38         LUT6 (Prop_lut6_I2_O)        0.124    -0.459 r  VGA/cont_vs[9]_i_7/O
                         net (fo=1, routed)           0.263    -0.196    VGA/cont_vs[9]_i_7_n_0
    SLICE_X37Y38         LUT6 (Prop_lut6_I5_O)        0.124    -0.072 r  VGA/cont_vs[9]_i_4/O
                         net (fo=1, routed)           0.515     0.442    VGA/cont_vs[9]_i_4_n_0
    SLICE_X38Y34         LUT6 (Prop_lut6_I0_O)        0.124     0.566 r  VGA/cont_vs[9]_i_1/O
                         net (fo=10, routed)          0.800     1.366    VGA/cont_vs0
    SLICE_X36Y38         FDRE                                         r  VGA/cont_vs_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     32.000    32.000 r  
    L16                                               0.000    32.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    32.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    33.421 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.602    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    26.965 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    28.559    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.650 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          1.575    30.225    VGA/CLK
    SLICE_X36Y38         FDRE                                         r  VGA/cont_vs_reg[8]/C
                         clock pessimism             -0.365    29.860    
                         clock uncertainty           -0.117    29.743    
    SLICE_X36Y38         FDRE (Setup_fdre_C_R)       -0.429    29.314    VGA/cont_vs_reg[8]
  -------------------------------------------------------------------
                         required time                         29.314    
                         arrival time                          -1.366    
  -------------------------------------------------------------------
                         slack                                 27.948    

Slack (MET) :             27.952ns  (required time - arrival time)
  Source:                 VGA/cont_vs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            VGA/cont_vs_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_out1_clk_wiz_0_1 rise@32.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.476ns  (logic 0.828ns (23.822%)  route 2.648ns (76.178%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.775ns = ( 30.225 - 32.000 ) 
    Source Clock Delay      (SCD):    -2.114ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          1.753    -2.114    VGA/CLK
    SLICE_X36Y39         FDRE                                         r  VGA/cont_vs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y39         FDRE (Prop_fdre_C_Q)         0.456    -1.658 f  VGA/cont_vs_reg[5]/Q
                         net (fo=10, routed)          1.074    -0.583    VGA/cont_vs_reg__0[5]
    SLICE_X37Y38         LUT6 (Prop_lut6_I2_O)        0.124    -0.459 r  VGA/cont_vs[9]_i_7/O
                         net (fo=1, routed)           0.263    -0.196    VGA/cont_vs[9]_i_7_n_0
    SLICE_X37Y38         LUT6 (Prop_lut6_I5_O)        0.124    -0.072 r  VGA/cont_vs[9]_i_4/O
                         net (fo=1, routed)           0.515     0.442    VGA/cont_vs[9]_i_4_n_0
    SLICE_X38Y34         LUT6 (Prop_lut6_I0_O)        0.124     0.566 r  VGA/cont_vs[9]_i_1/O
                         net (fo=10, routed)          0.796     1.362    VGA/cont_vs0
    SLICE_X37Y38         FDRE                                         r  VGA/cont_vs_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     32.000    32.000 r  
    L16                                               0.000    32.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    32.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    33.421 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.602    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    26.965 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    28.559    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.650 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          1.575    30.225    VGA/CLK
    SLICE_X37Y38         FDRE                                         r  VGA/cont_vs_reg[6]/C
                         clock pessimism             -0.365    29.860    
                         clock uncertainty           -0.117    29.743    
    SLICE_X37Y38         FDRE (Setup_fdre_C_R)       -0.429    29.314    VGA/cont_vs_reg[6]
  -------------------------------------------------------------------
                         required time                         29.314    
                         arrival time                          -1.362    
  -------------------------------------------------------------------
                         slack                                 27.952    

Slack (MET) :             27.952ns  (required time - arrival time)
  Source:                 VGA/cont_vs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            VGA/cont_vs_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_out1_clk_wiz_0_1 rise@32.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.476ns  (logic 0.828ns (23.822%)  route 2.648ns (76.178%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.775ns = ( 30.225 - 32.000 ) 
    Source Clock Delay      (SCD):    -2.114ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          1.753    -2.114    VGA/CLK
    SLICE_X36Y39         FDRE                                         r  VGA/cont_vs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y39         FDRE (Prop_fdre_C_Q)         0.456    -1.658 f  VGA/cont_vs_reg[5]/Q
                         net (fo=10, routed)          1.074    -0.583    VGA/cont_vs_reg__0[5]
    SLICE_X37Y38         LUT6 (Prop_lut6_I2_O)        0.124    -0.459 r  VGA/cont_vs[9]_i_7/O
                         net (fo=1, routed)           0.263    -0.196    VGA/cont_vs[9]_i_7_n_0
    SLICE_X37Y38         LUT6 (Prop_lut6_I5_O)        0.124    -0.072 r  VGA/cont_vs[9]_i_4/O
                         net (fo=1, routed)           0.515     0.442    VGA/cont_vs[9]_i_4_n_0
    SLICE_X38Y34         LUT6 (Prop_lut6_I0_O)        0.124     0.566 r  VGA/cont_vs[9]_i_1/O
                         net (fo=10, routed)          0.796     1.362    VGA/cont_vs0
    SLICE_X37Y38         FDRE                                         r  VGA/cont_vs_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     32.000    32.000 r  
    L16                                               0.000    32.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    32.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    33.421 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.602    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    26.965 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    28.559    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.650 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          1.575    30.225    VGA/CLK
    SLICE_X37Y38         FDRE                                         r  VGA/cont_vs_reg[9]/C
                         clock pessimism             -0.365    29.860    
                         clock uncertainty           -0.117    29.743    
    SLICE_X37Y38         FDRE (Setup_fdre_C_R)       -0.429    29.314    VGA/cont_vs_reg[9]
  -------------------------------------------------------------------
                         required time                         29.314    
                         arrival time                          -1.362    
  -------------------------------------------------------------------
                         slack                                 27.952    

Slack (MET) :             28.103ns  (required time - arrival time)
  Source:                 VGA/cont_vs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            VGA/cont_vs_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_out1_clk_wiz_0_1 rise@32.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.324ns  (logic 0.828ns (24.906%)  route 2.496ns (75.094%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.776ns = ( 30.224 - 32.000 ) 
    Source Clock Delay      (SCD):    -2.114ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          1.753    -2.114    VGA/CLK
    SLICE_X36Y39         FDRE                                         r  VGA/cont_vs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y39         FDRE (Prop_fdre_C_Q)         0.456    -1.658 f  VGA/cont_vs_reg[5]/Q
                         net (fo=10, routed)          1.074    -0.583    VGA/cont_vs_reg__0[5]
    SLICE_X37Y38         LUT6 (Prop_lut6_I2_O)        0.124    -0.459 r  VGA/cont_vs[9]_i_7/O
                         net (fo=1, routed)           0.263    -0.196    VGA/cont_vs[9]_i_7_n_0
    SLICE_X37Y38         LUT6 (Prop_lut6_I5_O)        0.124    -0.072 r  VGA/cont_vs[9]_i_4/O
                         net (fo=1, routed)           0.515     0.442    VGA/cont_vs[9]_i_4_n_0
    SLICE_X38Y34         LUT6 (Prop_lut6_I0_O)        0.124     0.566 r  VGA/cont_vs[9]_i_1/O
                         net (fo=10, routed)          0.645     1.211    VGA/cont_vs0
    SLICE_X36Y37         FDRE                                         r  VGA/cont_vs_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     32.000    32.000 r  
    L16                                               0.000    32.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    32.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    33.421 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.602    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    26.965 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    28.559    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.650 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          1.574    30.224    VGA/CLK
    SLICE_X36Y37         FDRE                                         r  VGA/cont_vs_reg[2]/C
                         clock pessimism             -0.365    29.859    
                         clock uncertainty           -0.117    29.742    
    SLICE_X36Y37         FDRE (Setup_fdre_C_R)       -0.429    29.313    VGA/cont_vs_reg[2]
  -------------------------------------------------------------------
                         required time                         29.313    
                         arrival time                          -1.211    
  -------------------------------------------------------------------
                         slack                                 28.103    

Slack (MET) :             28.103ns  (required time - arrival time)
  Source:                 VGA/cont_vs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            VGA/cont_vs_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_out1_clk_wiz_0_1 rise@32.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.324ns  (logic 0.828ns (24.906%)  route 2.496ns (75.094%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.776ns = ( 30.224 - 32.000 ) 
    Source Clock Delay      (SCD):    -2.114ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          1.753    -2.114    VGA/CLK
    SLICE_X36Y39         FDRE                                         r  VGA/cont_vs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y39         FDRE (Prop_fdre_C_Q)         0.456    -1.658 f  VGA/cont_vs_reg[5]/Q
                         net (fo=10, routed)          1.074    -0.583    VGA/cont_vs_reg__0[5]
    SLICE_X37Y38         LUT6 (Prop_lut6_I2_O)        0.124    -0.459 r  VGA/cont_vs[9]_i_7/O
                         net (fo=1, routed)           0.263    -0.196    VGA/cont_vs[9]_i_7_n_0
    SLICE_X37Y38         LUT6 (Prop_lut6_I5_O)        0.124    -0.072 r  VGA/cont_vs[9]_i_4/O
                         net (fo=1, routed)           0.515     0.442    VGA/cont_vs[9]_i_4_n_0
    SLICE_X38Y34         LUT6 (Prop_lut6_I0_O)        0.124     0.566 r  VGA/cont_vs[9]_i_1/O
                         net (fo=10, routed)          0.645     1.211    VGA/cont_vs0
    SLICE_X36Y37         FDRE                                         r  VGA/cont_vs_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     32.000    32.000 r  
    L16                                               0.000    32.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    32.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    33.421 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.602    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    26.965 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    28.559    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.650 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          1.574    30.224    VGA/CLK
    SLICE_X36Y37         FDRE                                         r  VGA/cont_vs_reg[3]/C
                         clock pessimism             -0.365    29.859    
                         clock uncertainty           -0.117    29.742    
    SLICE_X36Y37         FDRE (Setup_fdre_C_R)       -0.429    29.313    VGA/cont_vs_reg[3]
  -------------------------------------------------------------------
                         required time                         29.313    
                         arrival time                          -1.211    
  -------------------------------------------------------------------
                         slack                                 28.103    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 VGA/cont_vs_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            VGA/cont_vs_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.189ns (59.024%)  route 0.131ns (40.976%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.183ns
    Source Clock Delay      (SCD):    -0.419ns
    Clock Pessimism Removal (CPR):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          0.590    -0.419    VGA/CLK
    SLICE_X37Y38         FDRE                                         r  VGA/cont_vs_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.278 r  VGA/cont_vs_reg[6]/Q
                         net (fo=9, routed)           0.131    -0.147    VGA/cont_vs_reg__0[6]
    SLICE_X36Y38         LUT5 (Prop_lut5_I0_O)        0.048    -0.099 r  VGA/cont_vs[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.099    VGA/plusOp__0[8]
    SLICE_X36Y38         FDRE                                         r  VGA/cont_vs_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          0.859    -0.183    VGA/CLK
    SLICE_X36Y38         FDRE                                         r  VGA/cont_vs_reg[8]/C
                         clock pessimism             -0.223    -0.406    
    SLICE_X36Y38         FDRE (Hold_fdre_C_D)         0.107    -0.299    VGA/cont_vs_reg[8]
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 VGA/cont_vs_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            VGA/cont_vs_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.636%)  route 0.131ns (41.364%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.183ns
    Source Clock Delay      (SCD):    -0.419ns
    Clock Pessimism Removal (CPR):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          0.590    -0.419    VGA/CLK
    SLICE_X37Y38         FDRE                                         r  VGA/cont_vs_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.278 r  VGA/cont_vs_reg[6]/Q
                         net (fo=9, routed)           0.131    -0.147    VGA/cont_vs_reg__0[6]
    SLICE_X36Y38         LUT4 (Prop_lut4_I1_O)        0.045    -0.102 r  VGA/cont_vs[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.102    VGA/plusOp__0[7]
    SLICE_X36Y38         FDRE                                         r  VGA/cont_vs_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          0.859    -0.183    VGA/CLK
    SLICE_X36Y38         FDRE                                         r  VGA/cont_vs_reg[7]/C
                         clock pessimism             -0.223    -0.406    
    SLICE_X36Y38         FDRE (Hold_fdre_C_D)         0.091    -0.315    VGA/cont_vs_reg[7]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 VGA/cont_vs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            VGA/vs_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.450%)  route 0.132ns (41.550%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.420ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          0.589    -0.420    VGA/CLK
    SLICE_X36Y37         FDRE                                         r  VGA/cont_vs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.279 r  VGA/cont_vs_reg[2]/Q
                         net (fo=8, routed)           0.132    -0.147    VGA/cont_vs_reg__0[2]
    SLICE_X37Y37         LUT6 (Prop_lut6_I3_O)        0.045    -0.102 r  VGA/vs_i_1/O
                         net (fo=1, routed)           0.000    -0.102    VGA/vs_i_1_n_0
    SLICE_X37Y37         FDRE                                         r  VGA/vs_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          0.857    -0.185    VGA/CLK
    SLICE_X37Y37         FDRE                                         r  VGA/vs_reg/C
                         clock pessimism             -0.222    -0.407    
    SLICE_X37Y37         FDRE (Hold_fdre_C_D)         0.091    -0.316    VGA/vs_reg
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 VGA/cont_vs_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            VGA/video_on_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.037%)  route 0.178ns (48.963%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.183ns
    Source Clock Delay      (SCD):    -0.419ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          0.590    -0.419    VGA/CLK
    SLICE_X37Y38         FDRE                                         r  VGA/cont_vs_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.278 f  VGA/cont_vs_reg[9]/Q
                         net (fo=6, routed)           0.178    -0.099    VGA/cont_vs_reg__0[9]
    SLICE_X38Y38         LUT6 (Prop_lut6_I0_O)        0.045    -0.054 r  VGA/video_on_i_1/O
                         net (fo=1, routed)           0.000    -0.054    VGA/video_on0
    SLICE_X38Y38         FDRE                                         r  VGA/video_on_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          0.859    -0.183    VGA/CLK
    SLICE_X38Y38         FDRE                                         r  VGA/video_on_reg/C
                         clock pessimism             -0.220    -0.403    
    SLICE_X38Y38         FDRE (Hold_fdre_C_D)         0.120    -0.283    VGA/video_on_reg
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.054    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 VGA/hs_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            VGA/vga_hs_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.390%)  route 0.163ns (53.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.188ns
    Source Clock Delay      (SCD):    -0.419ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          0.590    -0.419    VGA/CLK
    SLICE_X40Y34         FDRE                                         r  VGA/hs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.278 r  VGA/hs_reg/Q
                         net (fo=1, routed)           0.163    -0.115    VGA/hs
    SLICE_X42Y31         FDRE                                         r  VGA/vga_hs_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          0.854    -0.188    VGA/CLK
    SLICE_X42Y31         FDRE                                         r  VGA/vga_hs_reg/C
                         clock pessimism             -0.220    -0.408    
    SLICE_X42Y31         FDRE (Hold_fdre_C_D)         0.059    -0.349    VGA/vga_hs_reg
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 VGA/cont_vs_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            VGA/pixel_y_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.341%)  route 0.184ns (56.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.183ns
    Source Clock Delay      (SCD):    -0.419ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          0.590    -0.419    VGA/CLK
    SLICE_X36Y38         FDRE                                         r  VGA/cont_vs_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.278 r  VGA/cont_vs_reg[7]/Q
                         net (fo=8, routed)           0.184    -0.094    VGA/cont_vs_reg__0[7]
    SLICE_X37Y39         FDRE                                         r  VGA/pixel_y_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          0.859    -0.183    VGA/CLK
    SLICE_X37Y39         FDRE                                         r  VGA/pixel_y_reg[7]/C
                         clock pessimism             -0.220    -0.403    
    SLICE_X37Y39         FDRE (Hold_fdre_C_D)         0.075    -0.328    VGA/pixel_y_reg[7]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 VGA/cont_vs_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            VGA/cont_vs_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.313%)  route 0.156ns (45.687%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.183ns
    Source Clock Delay      (SCD):    -0.419ns
    Clock Pessimism Removal (CPR):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          0.590    -0.419    VGA/CLK
    SLICE_X36Y38         FDRE                                         r  VGA/cont_vs_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.278 r  VGA/cont_vs_reg[7]/Q
                         net (fo=8, routed)           0.156    -0.121    VGA/cont_vs_reg__0[7]
    SLICE_X37Y38         LUT6 (Prop_lut6_I1_O)        0.045    -0.076 r  VGA/cont_vs[9]_i_3/O
                         net (fo=1, routed)           0.000    -0.076    VGA/plusOp__0[9]
    SLICE_X37Y38         FDRE                                         r  VGA/cont_vs_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          0.859    -0.183    VGA/CLK
    SLICE_X37Y38         FDRE                                         r  VGA/cont_vs_reg[9]/C
                         clock pessimism             -0.223    -0.406    
    SLICE_X37Y38         FDRE (Hold_fdre_C_D)         0.092    -0.314    VGA/cont_vs_reg[9]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.076    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 VGA/cont_vs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            VGA/cont_vs_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.227ns (67.755%)  route 0.108ns (32.245%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.183ns
    Source Clock Delay      (SCD):    -0.419ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          0.590    -0.419    VGA/CLK
    SLICE_X36Y39         FDRE                                         r  VGA/cont_vs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y39         FDRE (Prop_fdre_C_Q)         0.128    -0.291 r  VGA/cont_vs_reg[1]/Q
                         net (fo=9, routed)           0.108    -0.183    VGA/cont_vs_reg__0[1]
    SLICE_X36Y39         LUT6 (Prop_lut6_I3_O)        0.099    -0.084 r  VGA/cont_vs[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.084    VGA/plusOp__0[5]
    SLICE_X36Y39         FDRE                                         r  VGA/cont_vs_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          0.859    -0.183    VGA/CLK
    SLICE_X36Y39         FDRE                                         r  VGA/cont_vs_reg[5]/C
                         clock pessimism             -0.236    -0.419    
    SLICE_X36Y39         FDRE (Hold_fdre_C_D)         0.092    -0.327    VGA/cont_vs_reg[5]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 VGA/cont_hs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            VGA/cont_hs_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.209ns (55.224%)  route 0.169ns (44.776%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.188ns
    Source Clock Delay      (SCD):    -0.421ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          0.588    -0.421    VGA/CLK
    SLICE_X38Y34         FDRE                                         r  VGA/cont_hs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y34         FDRE (Prop_fdre_C_Q)         0.164    -0.257 r  VGA/cont_hs_reg[5]/Q
                         net (fo=10, routed)          0.169    -0.087    VGA/cont_hs_reg__0[5]
    SLICE_X38Y33         LUT6 (Prop_lut6_I2_O)        0.045    -0.042 r  VGA/cont_hs[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.042    VGA/plusOp[9]
    SLICE_X38Y33         FDRE                                         r  VGA/cont_hs_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          0.854    -0.188    VGA/CLK
    SLICE_X38Y33         FDRE                                         r  VGA/cont_hs_reg[9]/C
                         clock pessimism             -0.220    -0.408    
    SLICE_X38Y33         FDRE (Hold_fdre_C_D)         0.121    -0.287    VGA/cont_hs_reg[9]
  -------------------------------------------------------------------
                         required time                          0.287    
                         arrival time                          -0.042    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 VGA/cont_hs_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            VGA/cont_hs_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.188ns
    Source Clock Delay      (SCD):    -0.422ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          0.587    -0.422    VGA/CLK
    SLICE_X37Y33         FDRE                                         r  VGA/cont_hs_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.281 r  VGA/cont_hs_reg[4]/Q
                         net (fo=7, routed)           0.168    -0.113    VGA/cont_hs_reg__0[4]
    SLICE_X37Y33         LUT5 (Prop_lut5_I4_O)        0.042    -0.071 r  VGA/cont_hs[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.071    VGA/plusOp[4]
    SLICE_X37Y33         FDRE                                         r  VGA/cont_hs_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          0.854    -0.188    VGA/CLK
    SLICE_X37Y33         FDRE                                         r  VGA/cont_hs_reg[4]/C
                         clock pessimism             -0.234    -0.422    
    SLICE_X37Y33         FDRE (Hold_fdre_C_D)         0.105    -0.317    VGA/cont_hs_reg[4]
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.246    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 16.000 }
Period(ns):         32.000
Sources:            { PLL/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         32.000      29.845     BUFGCTRL_X0Y16  PLL/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         32.000      30.751     PLLE2_ADV_X0Y1  PLL/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         32.000      31.000     SLICE_X38Y34    VGA/cont_hs_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         32.000      31.000     SLICE_X38Y34    VGA/cont_hs_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         32.000      31.000     SLICE_X38Y34    VGA/cont_hs_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         32.000      31.000     SLICE_X38Y34    VGA/cont_hs_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         32.000      31.000     SLICE_X37Y33    VGA/cont_hs_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         32.000      31.000     SLICE_X38Y34    VGA/cont_hs_reg[5]/C
Min Period        n/a     FDRE/C             n/a            1.000         32.000      31.000     SLICE_X38Y33    VGA/cont_hs_reg[6]/C
Min Period        n/a     FDRE/C             n/a            1.000         32.000      31.000     SLICE_X38Y33    VGA/cont_hs_reg[7]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       32.000      128.000    PLLE2_ADV_X0Y1  PLL/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C             n/a            0.500         16.000      15.500     SLICE_X38Y40    VGA/pixel_y_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         16.000      15.500     SLICE_X37Y40    VGA/pixel_y_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         16.000      15.500     SLICE_X37Y40    VGA/pixel_y_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         16.000      15.500     SLICE_X37Y41    VGA/pixel_y_reg[8]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         16.000      15.500     SLICE_X38Y40    VGA/pixel_y_reg[9]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         16.000      15.500     SLICE_X38Y34    VGA/cont_hs_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         16.000      15.500     SLICE_X38Y34    VGA/cont_hs_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         16.000      15.500     SLICE_X38Y34    VGA/cont_hs_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         16.000      15.500     SLICE_X38Y34    VGA/cont_hs_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         16.000      15.500     SLICE_X37Y33    VGA/cont_hs_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         16.000      15.500     SLICE_X38Y34    VGA/cont_hs_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         16.000      15.500     SLICE_X38Y34    VGA/cont_hs_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         16.000      15.500     SLICE_X38Y34    VGA/cont_hs_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         16.000      15.500     SLICE_X38Y34    VGA/cont_hs_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         16.000      15.500     SLICE_X37Y33    VGA/cont_hs_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         16.000      15.500     SLICE_X38Y34    VGA/cont_hs_reg[5]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         16.000      15.500     SLICE_X38Y33    VGA/cont_hs_reg[6]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         16.000      15.500     SLICE_X38Y33    VGA/cont_hs_reg[7]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         16.000      15.500     SLICE_X38Y33    VGA/cont_hs_reg[8]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         16.000      15.500     SLICE_X38Y33    VGA/cont_hs_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       20.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 16.000 }
Period(ns):         32.000
Sources:            { PLL/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         32.000      29.845     BUFGCTRL_X0Y17  PLL/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         32.000      30.751     PLLE2_ADV_X0Y1  PLL/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         32.000      30.751     PLLE2_ADV_X0Y1  PLL/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        32.000      20.633     PLLE2_ADV_X0Y1  PLL/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       32.000      128.000    PLLE2_ADV_X0Y1  PLL/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.715ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.715ns  (required time - arrival time)
  Source:                 VGA/pixel_y_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            VGA/vga_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@32.000ns)
  Data Path Delay:        4.159ns  (logic 1.763ns (42.394%)  route 2.396ns (57.606%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.774ns = ( 38.226 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.114ns = ( 29.886 - 32.000 ) 
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     32.000    32.000 r  
    L16                                               0.000    32.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    32.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491    33.491 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    34.797    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    26.278 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    28.032    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    28.133 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          1.753    29.886    VGA/CLK
    SLICE_X37Y39         FDRE                                         r  VGA/pixel_y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         FDRE (Prop_fdre_C_Q)         0.419    30.305 r  VGA/pixel_y_reg[7]/Q
                         net (fo=5, routed)           1.458    31.763    PELOTA/pixel_y_reg[9][6]
    SLICE_X37Y40         LUT6 (Prop_lut6_I2_O)        0.299    32.062 r  PELOTA/geqOp_inferred__2_carry_i_5/O
                         net (fo=1, routed)           0.000    32.062    PELOTA/geqOp_inferred__2_carry_i_5_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.463 r  PELOTA/geqOp_inferred__2_carry/CO[3]
                         net (fo=1, routed)           0.000    32.463    PELOTA/geqOp_inferred__2_carry_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    32.734 r  PELOTA/geqOp_inferred__2_carry__0/CO[0]
                         net (fo=1, routed)           0.938    33.672    VGA/pixel_y_reg[8]_0[0]
    SLICE_X39Y39         LUT5 (Prop_lut5_I2_O)        0.373    34.045 r  VGA/vga_r_i_1/O
                         net (fo=1, routed)           0.000    34.045    VGA/vga_r0
    SLICE_X39Y39         FDRE                                         r  VGA/vga_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    40.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    34.965 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    36.559    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.650 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          1.576    38.226    VGA/CLK
    SLICE_X39Y39         FDRE                                         r  VGA/vga_r_reg/C
                         clock pessimism             -0.365    37.861    
                         clock uncertainty           -0.130    37.731    
    SLICE_X39Y39         FDRE (Setup_fdre_C_D)        0.029    37.760    VGA/vga_r_reg
  -------------------------------------------------------------------
                         required time                         37.760    
                         arrival time                         -34.045    
  -------------------------------------------------------------------
                         slack                                  3.715    

Slack (MET) :             3.822ns  (required time - arrival time)
  Source:                 VGA/cont_vs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            VGA/cont_vs_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@32.000ns)
  Data Path Delay:        3.619ns  (logic 0.828ns (22.882%)  route 2.791ns (77.118%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.774ns = ( 38.226 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.114ns = ( 29.886 - 32.000 ) 
    Clock Pessimism Removal (CPR):    -0.340ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     32.000    32.000 r  
    L16                                               0.000    32.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    32.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491    33.491 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    34.797    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    26.278 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    28.032    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    28.133 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          1.753    29.886    VGA/CLK
    SLICE_X36Y39         FDRE                                         r  VGA/cont_vs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y39         FDRE (Prop_fdre_C_Q)         0.456    30.342 f  VGA/cont_vs_reg[5]/Q
                         net (fo=10, routed)          1.074    31.417    VGA/cont_vs_reg__0[5]
    SLICE_X37Y38         LUT6 (Prop_lut6_I2_O)        0.124    31.541 r  VGA/cont_vs[9]_i_7/O
                         net (fo=1, routed)           0.263    31.804    VGA/cont_vs[9]_i_7_n_0
    SLICE_X37Y38         LUT6 (Prop_lut6_I5_O)        0.124    31.928 r  VGA/cont_vs[9]_i_4/O
                         net (fo=1, routed)           0.515    32.442    VGA/cont_vs[9]_i_4_n_0
    SLICE_X38Y34         LUT6 (Prop_lut6_I0_O)        0.124    32.566 r  VGA/cont_vs[9]_i_1/O
                         net (fo=10, routed)          0.939    33.505    VGA/cont_vs0
    SLICE_X36Y39         FDRE                                         r  VGA/cont_vs_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    40.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    34.965 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    36.559    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.650 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          1.576    38.226    VGA/CLK
    SLICE_X36Y39         FDRE                                         r  VGA/cont_vs_reg[0]/C
                         clock pessimism             -0.340    37.886    
                         clock uncertainty           -0.130    37.756    
    SLICE_X36Y39         FDRE (Setup_fdre_C_R)       -0.429    37.327    VGA/cont_vs_reg[0]
  -------------------------------------------------------------------
                         required time                         37.327    
                         arrival time                         -33.505    
  -------------------------------------------------------------------
                         slack                                  3.822    

Slack (MET) :             3.822ns  (required time - arrival time)
  Source:                 VGA/cont_vs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            VGA/cont_vs_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@32.000ns)
  Data Path Delay:        3.619ns  (logic 0.828ns (22.882%)  route 2.791ns (77.118%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.774ns = ( 38.226 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.114ns = ( 29.886 - 32.000 ) 
    Clock Pessimism Removal (CPR):    -0.340ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     32.000    32.000 r  
    L16                                               0.000    32.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    32.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491    33.491 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    34.797    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    26.278 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    28.032    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    28.133 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          1.753    29.886    VGA/CLK
    SLICE_X36Y39         FDRE                                         r  VGA/cont_vs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y39         FDRE (Prop_fdre_C_Q)         0.456    30.342 f  VGA/cont_vs_reg[5]/Q
                         net (fo=10, routed)          1.074    31.417    VGA/cont_vs_reg__0[5]
    SLICE_X37Y38         LUT6 (Prop_lut6_I2_O)        0.124    31.541 r  VGA/cont_vs[9]_i_7/O
                         net (fo=1, routed)           0.263    31.804    VGA/cont_vs[9]_i_7_n_0
    SLICE_X37Y38         LUT6 (Prop_lut6_I5_O)        0.124    31.928 r  VGA/cont_vs[9]_i_4/O
                         net (fo=1, routed)           0.515    32.442    VGA/cont_vs[9]_i_4_n_0
    SLICE_X38Y34         LUT6 (Prop_lut6_I0_O)        0.124    32.566 r  VGA/cont_vs[9]_i_1/O
                         net (fo=10, routed)          0.939    33.505    VGA/cont_vs0
    SLICE_X36Y39         FDRE                                         r  VGA/cont_vs_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    40.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    34.965 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    36.559    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.650 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          1.576    38.226    VGA/CLK
    SLICE_X36Y39         FDRE                                         r  VGA/cont_vs_reg[1]/C
                         clock pessimism             -0.340    37.886    
                         clock uncertainty           -0.130    37.756    
    SLICE_X36Y39         FDRE (Setup_fdre_C_R)       -0.429    37.327    VGA/cont_vs_reg[1]
  -------------------------------------------------------------------
                         required time                         37.327    
                         arrival time                         -33.505    
  -------------------------------------------------------------------
                         slack                                  3.822    

Slack (MET) :             3.822ns  (required time - arrival time)
  Source:                 VGA/cont_vs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            VGA/cont_vs_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@32.000ns)
  Data Path Delay:        3.619ns  (logic 0.828ns (22.882%)  route 2.791ns (77.118%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.774ns = ( 38.226 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.114ns = ( 29.886 - 32.000 ) 
    Clock Pessimism Removal (CPR):    -0.340ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     32.000    32.000 r  
    L16                                               0.000    32.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    32.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491    33.491 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    34.797    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    26.278 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    28.032    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    28.133 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          1.753    29.886    VGA/CLK
    SLICE_X36Y39         FDRE                                         r  VGA/cont_vs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y39         FDRE (Prop_fdre_C_Q)         0.456    30.342 f  VGA/cont_vs_reg[5]/Q
                         net (fo=10, routed)          1.074    31.417    VGA/cont_vs_reg__0[5]
    SLICE_X37Y38         LUT6 (Prop_lut6_I2_O)        0.124    31.541 r  VGA/cont_vs[9]_i_7/O
                         net (fo=1, routed)           0.263    31.804    VGA/cont_vs[9]_i_7_n_0
    SLICE_X37Y38         LUT6 (Prop_lut6_I5_O)        0.124    31.928 r  VGA/cont_vs[9]_i_4/O
                         net (fo=1, routed)           0.515    32.442    VGA/cont_vs[9]_i_4_n_0
    SLICE_X38Y34         LUT6 (Prop_lut6_I0_O)        0.124    32.566 r  VGA/cont_vs[9]_i_1/O
                         net (fo=10, routed)          0.939    33.505    VGA/cont_vs0
    SLICE_X36Y39         FDRE                                         r  VGA/cont_vs_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    40.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    34.965 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    36.559    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.650 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          1.576    38.226    VGA/CLK
    SLICE_X36Y39         FDRE                                         r  VGA/cont_vs_reg[5]/C
                         clock pessimism             -0.340    37.886    
                         clock uncertainty           -0.130    37.756    
    SLICE_X36Y39         FDRE (Setup_fdre_C_R)       -0.429    37.327    VGA/cont_vs_reg[5]
  -------------------------------------------------------------------
                         required time                         37.327    
                         arrival time                         -33.505    
  -------------------------------------------------------------------
                         slack                                  3.822    

Slack (MET) :             3.935ns  (required time - arrival time)
  Source:                 VGA/cont_vs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            VGA/cont_vs_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@32.000ns)
  Data Path Delay:        3.480ns  (logic 0.828ns (23.792%)  route 2.652ns (76.208%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.775ns = ( 38.225 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.114ns = ( 29.886 - 32.000 ) 
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     32.000    32.000 r  
    L16                                               0.000    32.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    32.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491    33.491 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    34.797    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    26.278 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    28.032    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    28.133 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          1.753    29.886    VGA/CLK
    SLICE_X36Y39         FDRE                                         r  VGA/cont_vs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y39         FDRE (Prop_fdre_C_Q)         0.456    30.342 f  VGA/cont_vs_reg[5]/Q
                         net (fo=10, routed)          1.074    31.417    VGA/cont_vs_reg__0[5]
    SLICE_X37Y38         LUT6 (Prop_lut6_I2_O)        0.124    31.541 r  VGA/cont_vs[9]_i_7/O
                         net (fo=1, routed)           0.263    31.804    VGA/cont_vs[9]_i_7_n_0
    SLICE_X37Y38         LUT6 (Prop_lut6_I5_O)        0.124    31.928 r  VGA/cont_vs[9]_i_4/O
                         net (fo=1, routed)           0.515    32.442    VGA/cont_vs[9]_i_4_n_0
    SLICE_X38Y34         LUT6 (Prop_lut6_I0_O)        0.124    32.566 r  VGA/cont_vs[9]_i_1/O
                         net (fo=10, routed)          0.800    33.366    VGA/cont_vs0
    SLICE_X36Y38         FDRE                                         r  VGA/cont_vs_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    40.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    34.965 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    36.559    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.650 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          1.575    38.225    VGA/CLK
    SLICE_X36Y38         FDRE                                         r  VGA/cont_vs_reg[7]/C
                         clock pessimism             -0.365    37.860    
                         clock uncertainty           -0.130    37.730    
    SLICE_X36Y38         FDRE (Setup_fdre_C_R)       -0.429    37.301    VGA/cont_vs_reg[7]
  -------------------------------------------------------------------
                         required time                         37.301    
                         arrival time                         -33.366    
  -------------------------------------------------------------------
                         slack                                  3.935    

Slack (MET) :             3.935ns  (required time - arrival time)
  Source:                 VGA/cont_vs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            VGA/cont_vs_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@32.000ns)
  Data Path Delay:        3.480ns  (logic 0.828ns (23.792%)  route 2.652ns (76.208%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.775ns = ( 38.225 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.114ns = ( 29.886 - 32.000 ) 
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     32.000    32.000 r  
    L16                                               0.000    32.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    32.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491    33.491 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    34.797    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    26.278 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    28.032    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    28.133 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          1.753    29.886    VGA/CLK
    SLICE_X36Y39         FDRE                                         r  VGA/cont_vs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y39         FDRE (Prop_fdre_C_Q)         0.456    30.342 f  VGA/cont_vs_reg[5]/Q
                         net (fo=10, routed)          1.074    31.417    VGA/cont_vs_reg__0[5]
    SLICE_X37Y38         LUT6 (Prop_lut6_I2_O)        0.124    31.541 r  VGA/cont_vs[9]_i_7/O
                         net (fo=1, routed)           0.263    31.804    VGA/cont_vs[9]_i_7_n_0
    SLICE_X37Y38         LUT6 (Prop_lut6_I5_O)        0.124    31.928 r  VGA/cont_vs[9]_i_4/O
                         net (fo=1, routed)           0.515    32.442    VGA/cont_vs[9]_i_4_n_0
    SLICE_X38Y34         LUT6 (Prop_lut6_I0_O)        0.124    32.566 r  VGA/cont_vs[9]_i_1/O
                         net (fo=10, routed)          0.800    33.366    VGA/cont_vs0
    SLICE_X36Y38         FDRE                                         r  VGA/cont_vs_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    40.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    34.965 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    36.559    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.650 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          1.575    38.225    VGA/CLK
    SLICE_X36Y38         FDRE                                         r  VGA/cont_vs_reg[8]/C
                         clock pessimism             -0.365    37.860    
                         clock uncertainty           -0.130    37.730    
    SLICE_X36Y38         FDRE (Setup_fdre_C_R)       -0.429    37.301    VGA/cont_vs_reg[8]
  -------------------------------------------------------------------
                         required time                         37.301    
                         arrival time                         -33.366    
  -------------------------------------------------------------------
                         slack                                  3.935    

Slack (MET) :             3.939ns  (required time - arrival time)
  Source:                 VGA/cont_vs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            VGA/cont_vs_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@32.000ns)
  Data Path Delay:        3.476ns  (logic 0.828ns (23.822%)  route 2.648ns (76.178%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.775ns = ( 38.225 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.114ns = ( 29.886 - 32.000 ) 
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     32.000    32.000 r  
    L16                                               0.000    32.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    32.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491    33.491 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    34.797    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    26.278 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    28.032    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    28.133 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          1.753    29.886    VGA/CLK
    SLICE_X36Y39         FDRE                                         r  VGA/cont_vs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y39         FDRE (Prop_fdre_C_Q)         0.456    30.342 f  VGA/cont_vs_reg[5]/Q
                         net (fo=10, routed)          1.074    31.417    VGA/cont_vs_reg__0[5]
    SLICE_X37Y38         LUT6 (Prop_lut6_I2_O)        0.124    31.541 r  VGA/cont_vs[9]_i_7/O
                         net (fo=1, routed)           0.263    31.804    VGA/cont_vs[9]_i_7_n_0
    SLICE_X37Y38         LUT6 (Prop_lut6_I5_O)        0.124    31.928 r  VGA/cont_vs[9]_i_4/O
                         net (fo=1, routed)           0.515    32.442    VGA/cont_vs[9]_i_4_n_0
    SLICE_X38Y34         LUT6 (Prop_lut6_I0_O)        0.124    32.566 r  VGA/cont_vs[9]_i_1/O
                         net (fo=10, routed)          0.796    33.362    VGA/cont_vs0
    SLICE_X37Y38         FDRE                                         r  VGA/cont_vs_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    40.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    34.965 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    36.559    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.650 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          1.575    38.225    VGA/CLK
    SLICE_X37Y38         FDRE                                         r  VGA/cont_vs_reg[6]/C
                         clock pessimism             -0.365    37.860    
                         clock uncertainty           -0.130    37.730    
    SLICE_X37Y38         FDRE (Setup_fdre_C_R)       -0.429    37.301    VGA/cont_vs_reg[6]
  -------------------------------------------------------------------
                         required time                         37.301    
                         arrival time                         -33.362    
  -------------------------------------------------------------------
                         slack                                  3.939    

Slack (MET) :             3.939ns  (required time - arrival time)
  Source:                 VGA/cont_vs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            VGA/cont_vs_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@32.000ns)
  Data Path Delay:        3.476ns  (logic 0.828ns (23.822%)  route 2.648ns (76.178%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.775ns = ( 38.225 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.114ns = ( 29.886 - 32.000 ) 
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     32.000    32.000 r  
    L16                                               0.000    32.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    32.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491    33.491 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    34.797    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    26.278 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    28.032    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    28.133 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          1.753    29.886    VGA/CLK
    SLICE_X36Y39         FDRE                                         r  VGA/cont_vs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y39         FDRE (Prop_fdre_C_Q)         0.456    30.342 f  VGA/cont_vs_reg[5]/Q
                         net (fo=10, routed)          1.074    31.417    VGA/cont_vs_reg__0[5]
    SLICE_X37Y38         LUT6 (Prop_lut6_I2_O)        0.124    31.541 r  VGA/cont_vs[9]_i_7/O
                         net (fo=1, routed)           0.263    31.804    VGA/cont_vs[9]_i_7_n_0
    SLICE_X37Y38         LUT6 (Prop_lut6_I5_O)        0.124    31.928 r  VGA/cont_vs[9]_i_4/O
                         net (fo=1, routed)           0.515    32.442    VGA/cont_vs[9]_i_4_n_0
    SLICE_X38Y34         LUT6 (Prop_lut6_I0_O)        0.124    32.566 r  VGA/cont_vs[9]_i_1/O
                         net (fo=10, routed)          0.796    33.362    VGA/cont_vs0
    SLICE_X37Y38         FDRE                                         r  VGA/cont_vs_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    40.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    34.965 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    36.559    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.650 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          1.575    38.225    VGA/CLK
    SLICE_X37Y38         FDRE                                         r  VGA/cont_vs_reg[9]/C
                         clock pessimism             -0.365    37.860    
                         clock uncertainty           -0.130    37.730    
    SLICE_X37Y38         FDRE (Setup_fdre_C_R)       -0.429    37.301    VGA/cont_vs_reg[9]
  -------------------------------------------------------------------
                         required time                         37.301    
                         arrival time                         -33.362    
  -------------------------------------------------------------------
                         slack                                  3.939    

Slack (MET) :             4.089ns  (required time - arrival time)
  Source:                 VGA/cont_vs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            VGA/cont_vs_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@32.000ns)
  Data Path Delay:        3.324ns  (logic 0.828ns (24.906%)  route 2.496ns (75.094%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.776ns = ( 38.224 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.114ns = ( 29.886 - 32.000 ) 
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     32.000    32.000 r  
    L16                                               0.000    32.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    32.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491    33.491 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    34.797    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    26.278 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    28.032    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    28.133 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          1.753    29.886    VGA/CLK
    SLICE_X36Y39         FDRE                                         r  VGA/cont_vs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y39         FDRE (Prop_fdre_C_Q)         0.456    30.342 f  VGA/cont_vs_reg[5]/Q
                         net (fo=10, routed)          1.074    31.417    VGA/cont_vs_reg__0[5]
    SLICE_X37Y38         LUT6 (Prop_lut6_I2_O)        0.124    31.541 r  VGA/cont_vs[9]_i_7/O
                         net (fo=1, routed)           0.263    31.804    VGA/cont_vs[9]_i_7_n_0
    SLICE_X37Y38         LUT6 (Prop_lut6_I5_O)        0.124    31.928 r  VGA/cont_vs[9]_i_4/O
                         net (fo=1, routed)           0.515    32.442    VGA/cont_vs[9]_i_4_n_0
    SLICE_X38Y34         LUT6 (Prop_lut6_I0_O)        0.124    32.566 r  VGA/cont_vs[9]_i_1/O
                         net (fo=10, routed)          0.645    33.211    VGA/cont_vs0
    SLICE_X36Y37         FDRE                                         r  VGA/cont_vs_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    40.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    34.965 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    36.559    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.650 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          1.574    38.224    VGA/CLK
    SLICE_X36Y37         FDRE                                         r  VGA/cont_vs_reg[2]/C
                         clock pessimism             -0.365    37.859    
                         clock uncertainty           -0.130    37.729    
    SLICE_X36Y37         FDRE (Setup_fdre_C_R)       -0.429    37.300    VGA/cont_vs_reg[2]
  -------------------------------------------------------------------
                         required time                         37.300    
                         arrival time                         -33.211    
  -------------------------------------------------------------------
                         slack                                  4.089    

Slack (MET) :             4.089ns  (required time - arrival time)
  Source:                 VGA/cont_vs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            VGA/cont_vs_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@32.000ns)
  Data Path Delay:        3.324ns  (logic 0.828ns (24.906%)  route 2.496ns (75.094%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.776ns = ( 38.224 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.114ns = ( 29.886 - 32.000 ) 
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     32.000    32.000 r  
    L16                                               0.000    32.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    32.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491    33.491 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    34.797    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    26.278 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    28.032    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    28.133 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          1.753    29.886    VGA/CLK
    SLICE_X36Y39         FDRE                                         r  VGA/cont_vs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y39         FDRE (Prop_fdre_C_Q)         0.456    30.342 f  VGA/cont_vs_reg[5]/Q
                         net (fo=10, routed)          1.074    31.417    VGA/cont_vs_reg__0[5]
    SLICE_X37Y38         LUT6 (Prop_lut6_I2_O)        0.124    31.541 r  VGA/cont_vs[9]_i_7/O
                         net (fo=1, routed)           0.263    31.804    VGA/cont_vs[9]_i_7_n_0
    SLICE_X37Y38         LUT6 (Prop_lut6_I5_O)        0.124    31.928 r  VGA/cont_vs[9]_i_4/O
                         net (fo=1, routed)           0.515    32.442    VGA/cont_vs[9]_i_4_n_0
    SLICE_X38Y34         LUT6 (Prop_lut6_I0_O)        0.124    32.566 r  VGA/cont_vs[9]_i_1/O
                         net (fo=10, routed)          0.645    33.211    VGA/cont_vs0
    SLICE_X36Y37         FDRE                                         r  VGA/cont_vs_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    40.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    34.965 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    36.559    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.650 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          1.574    38.224    VGA/CLK
    SLICE_X36Y37         FDRE                                         r  VGA/cont_vs_reg[3]/C
                         clock pessimism             -0.365    37.859    
                         clock uncertainty           -0.130    37.729    
    SLICE_X36Y37         FDRE (Setup_fdre_C_R)       -0.429    37.300    VGA/cont_vs_reg[3]
  -------------------------------------------------------------------
                         required time                         37.300    
                         arrival time                         -33.211    
  -------------------------------------------------------------------
                         slack                                  4.089    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 VGA/cont_vs_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            VGA/cont_vs_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.189ns (59.024%)  route 0.131ns (40.976%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.183ns
    Source Clock Delay      (SCD):    -0.419ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          0.590    -0.419    VGA/CLK
    SLICE_X37Y38         FDRE                                         r  VGA/cont_vs_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.278 r  VGA/cont_vs_reg[6]/Q
                         net (fo=9, routed)           0.131    -0.147    VGA/cont_vs_reg__0[6]
    SLICE_X36Y38         LUT5 (Prop_lut5_I0_O)        0.048    -0.099 r  VGA/cont_vs[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.099    VGA/plusOp__0[8]
    SLICE_X36Y38         FDRE                                         r  VGA/cont_vs_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          0.859    -0.183    VGA/CLK
    SLICE_X36Y38         FDRE                                         r  VGA/cont_vs_reg[8]/C
                         clock pessimism             -0.223    -0.406    
                         clock uncertainty            0.130    -0.276    
    SLICE_X36Y38         FDRE (Hold_fdre_C_D)         0.107    -0.169    VGA/cont_vs_reg[8]
  -------------------------------------------------------------------
                         required time                          0.169    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 VGA/cont_vs_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            VGA/cont_vs_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.636%)  route 0.131ns (41.364%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.183ns
    Source Clock Delay      (SCD):    -0.419ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          0.590    -0.419    VGA/CLK
    SLICE_X37Y38         FDRE                                         r  VGA/cont_vs_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.278 r  VGA/cont_vs_reg[6]/Q
                         net (fo=9, routed)           0.131    -0.147    VGA/cont_vs_reg__0[6]
    SLICE_X36Y38         LUT4 (Prop_lut4_I1_O)        0.045    -0.102 r  VGA/cont_vs[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.102    VGA/plusOp__0[7]
    SLICE_X36Y38         FDRE                                         r  VGA/cont_vs_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          0.859    -0.183    VGA/CLK
    SLICE_X36Y38         FDRE                                         r  VGA/cont_vs_reg[7]/C
                         clock pessimism             -0.223    -0.406    
                         clock uncertainty            0.130    -0.276    
    SLICE_X36Y38         FDRE (Hold_fdre_C_D)         0.091    -0.185    VGA/cont_vs_reg[7]
  -------------------------------------------------------------------
                         required time                          0.185    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 VGA/cont_vs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            VGA/vs_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.450%)  route 0.132ns (41.550%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.420ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          0.589    -0.420    VGA/CLK
    SLICE_X36Y37         FDRE                                         r  VGA/cont_vs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.279 r  VGA/cont_vs_reg[2]/Q
                         net (fo=8, routed)           0.132    -0.147    VGA/cont_vs_reg__0[2]
    SLICE_X37Y37         LUT6 (Prop_lut6_I3_O)        0.045    -0.102 r  VGA/vs_i_1/O
                         net (fo=1, routed)           0.000    -0.102    VGA/vs_i_1_n_0
    SLICE_X37Y37         FDRE                                         r  VGA/vs_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          0.857    -0.185    VGA/CLK
    SLICE_X37Y37         FDRE                                         r  VGA/vs_reg/C
                         clock pessimism             -0.222    -0.407    
                         clock uncertainty            0.130    -0.277    
    SLICE_X37Y37         FDRE (Hold_fdre_C_D)         0.091    -0.186    VGA/vs_reg
  -------------------------------------------------------------------
                         required time                          0.186    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 VGA/cont_vs_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            VGA/video_on_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.037%)  route 0.178ns (48.963%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.183ns
    Source Clock Delay      (SCD):    -0.419ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          0.590    -0.419    VGA/CLK
    SLICE_X37Y38         FDRE                                         r  VGA/cont_vs_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.278 f  VGA/cont_vs_reg[9]/Q
                         net (fo=6, routed)           0.178    -0.099    VGA/cont_vs_reg__0[9]
    SLICE_X38Y38         LUT6 (Prop_lut6_I0_O)        0.045    -0.054 r  VGA/video_on_i_1/O
                         net (fo=1, routed)           0.000    -0.054    VGA/video_on0
    SLICE_X38Y38         FDRE                                         r  VGA/video_on_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          0.859    -0.183    VGA/CLK
    SLICE_X38Y38         FDRE                                         r  VGA/video_on_reg/C
                         clock pessimism             -0.220    -0.403    
                         clock uncertainty            0.130    -0.273    
    SLICE_X38Y38         FDRE (Hold_fdre_C_D)         0.120    -0.153    VGA/video_on_reg
  -------------------------------------------------------------------
                         required time                          0.153    
                         arrival time                          -0.054    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 VGA/hs_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            VGA/vga_hs_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.390%)  route 0.163ns (53.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.188ns
    Source Clock Delay      (SCD):    -0.419ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          0.590    -0.419    VGA/CLK
    SLICE_X40Y34         FDRE                                         r  VGA/hs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.278 r  VGA/hs_reg/Q
                         net (fo=1, routed)           0.163    -0.115    VGA/hs
    SLICE_X42Y31         FDRE                                         r  VGA/vga_hs_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          0.854    -0.188    VGA/CLK
    SLICE_X42Y31         FDRE                                         r  VGA/vga_hs_reg/C
                         clock pessimism             -0.220    -0.408    
                         clock uncertainty            0.130    -0.278    
    SLICE_X42Y31         FDRE (Hold_fdre_C_D)         0.059    -0.219    VGA/vga_hs_reg
  -------------------------------------------------------------------
                         required time                          0.219    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 VGA/cont_vs_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            VGA/pixel_y_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.341%)  route 0.184ns (56.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.183ns
    Source Clock Delay      (SCD):    -0.419ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          0.590    -0.419    VGA/CLK
    SLICE_X36Y38         FDRE                                         r  VGA/cont_vs_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.278 r  VGA/cont_vs_reg[7]/Q
                         net (fo=8, routed)           0.184    -0.094    VGA/cont_vs_reg__0[7]
    SLICE_X37Y39         FDRE                                         r  VGA/pixel_y_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          0.859    -0.183    VGA/CLK
    SLICE_X37Y39         FDRE                                         r  VGA/pixel_y_reg[7]/C
                         clock pessimism             -0.220    -0.403    
                         clock uncertainty            0.130    -0.273    
    SLICE_X37Y39         FDRE (Hold_fdre_C_D)         0.075    -0.198    VGA/pixel_y_reg[7]
  -------------------------------------------------------------------
                         required time                          0.198    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 VGA/cont_vs_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            VGA/cont_vs_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.313%)  route 0.156ns (45.687%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.183ns
    Source Clock Delay      (SCD):    -0.419ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          0.590    -0.419    VGA/CLK
    SLICE_X36Y38         FDRE                                         r  VGA/cont_vs_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.278 r  VGA/cont_vs_reg[7]/Q
                         net (fo=8, routed)           0.156    -0.121    VGA/cont_vs_reg__0[7]
    SLICE_X37Y38         LUT6 (Prop_lut6_I1_O)        0.045    -0.076 r  VGA/cont_vs[9]_i_3/O
                         net (fo=1, routed)           0.000    -0.076    VGA/plusOp__0[9]
    SLICE_X37Y38         FDRE                                         r  VGA/cont_vs_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          0.859    -0.183    VGA/CLK
    SLICE_X37Y38         FDRE                                         r  VGA/cont_vs_reg[9]/C
                         clock pessimism             -0.223    -0.406    
                         clock uncertainty            0.130    -0.276    
    SLICE_X37Y38         FDRE (Hold_fdre_C_D)         0.092    -0.184    VGA/cont_vs_reg[9]
  -------------------------------------------------------------------
                         required time                          0.184    
                         arrival time                          -0.076    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 VGA/cont_vs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            VGA/cont_vs_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.227ns (67.755%)  route 0.108ns (32.245%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.183ns
    Source Clock Delay      (SCD):    -0.419ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          0.590    -0.419    VGA/CLK
    SLICE_X36Y39         FDRE                                         r  VGA/cont_vs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y39         FDRE (Prop_fdre_C_Q)         0.128    -0.291 r  VGA/cont_vs_reg[1]/Q
                         net (fo=9, routed)           0.108    -0.183    VGA/cont_vs_reg__0[1]
    SLICE_X36Y39         LUT6 (Prop_lut6_I3_O)        0.099    -0.084 r  VGA/cont_vs[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.084    VGA/plusOp__0[5]
    SLICE_X36Y39         FDRE                                         r  VGA/cont_vs_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          0.859    -0.183    VGA/CLK
    SLICE_X36Y39         FDRE                                         r  VGA/cont_vs_reg[5]/C
                         clock pessimism             -0.236    -0.419    
                         clock uncertainty            0.130    -0.289    
    SLICE_X36Y39         FDRE (Hold_fdre_C_D)         0.092    -0.197    VGA/cont_vs_reg[5]
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 VGA/cont_hs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            VGA/cont_hs_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.209ns (55.224%)  route 0.169ns (44.776%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.188ns
    Source Clock Delay      (SCD):    -0.421ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          0.588    -0.421    VGA/CLK
    SLICE_X38Y34         FDRE                                         r  VGA/cont_hs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y34         FDRE (Prop_fdre_C_Q)         0.164    -0.257 r  VGA/cont_hs_reg[5]/Q
                         net (fo=10, routed)          0.169    -0.087    VGA/cont_hs_reg__0[5]
    SLICE_X38Y33         LUT6 (Prop_lut6_I2_O)        0.045    -0.042 r  VGA/cont_hs[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.042    VGA/plusOp[9]
    SLICE_X38Y33         FDRE                                         r  VGA/cont_hs_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          0.854    -0.188    VGA/CLK
    SLICE_X38Y33         FDRE                                         r  VGA/cont_hs_reg[9]/C
                         clock pessimism             -0.220    -0.408    
                         clock uncertainty            0.130    -0.278    
    SLICE_X38Y33         FDRE (Hold_fdre_C_D)         0.121    -0.157    VGA/cont_hs_reg[9]
  -------------------------------------------------------------------
                         required time                          0.157    
                         arrival time                          -0.042    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 VGA/cont_hs_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            VGA/cont_hs_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.188ns
    Source Clock Delay      (SCD):    -0.422ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          0.587    -0.422    VGA/CLK
    SLICE_X37Y33         FDRE                                         r  VGA/cont_hs_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.281 r  VGA/cont_hs_reg[4]/Q
                         net (fo=7, routed)           0.168    -0.113    VGA/cont_hs_reg__0[4]
    SLICE_X37Y33         LUT5 (Prop_lut5_I4_O)        0.042    -0.071 r  VGA/cont_hs[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.071    VGA/plusOp[4]
    SLICE_X37Y33         FDRE                                         r  VGA/cont_hs_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          0.854    -0.188    VGA/CLK
    SLICE_X37Y33         FDRE                                         r  VGA/cont_hs_reg[4]/C
                         clock pessimism             -0.234    -0.422    
                         clock uncertainty            0.130    -0.292    
    SLICE_X37Y33         FDRE (Hold_fdre_C_D)         0.105    -0.187    VGA/cont_hs_reg[4]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.116    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.715ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.715ns  (required time - arrival time)
  Source:                 VGA/pixel_y_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/vga_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@128.000ns - clk_out1_clk_wiz_0 rise@120.000ns)
  Data Path Delay:        4.159ns  (logic 1.763ns (42.394%)  route 2.396ns (57.606%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.774ns = ( 126.226 - 128.000 ) 
    Source Clock Delay      (SCD):    -2.114ns = ( 117.886 - 120.000 ) 
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.000   120.000 r  
    L16                                               0.000   120.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491   121.491 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306   122.797    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519   114.278 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754   116.032    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   116.133 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          1.753   117.886    VGA/CLK
    SLICE_X37Y39         FDRE                                         r  VGA/pixel_y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         FDRE (Prop_fdre_C_Q)         0.419   118.305 r  VGA/pixel_y_reg[7]/Q
                         net (fo=5, routed)           1.458   119.763    PELOTA/pixel_y_reg[9][6]
    SLICE_X37Y40         LUT6 (Prop_lut6_I2_O)        0.299   120.062 r  PELOTA/geqOp_inferred__2_carry_i_5/O
                         net (fo=1, routed)           0.000   120.062    PELOTA/geqOp_inferred__2_carry_i_5_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   120.463 r  PELOTA/geqOp_inferred__2_carry/CO[3]
                         net (fo=1, routed)           0.000   120.463    PELOTA/geqOp_inferred__2_carry_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   120.734 r  PELOTA/geqOp_inferred__2_carry__0/CO[0]
                         net (fo=1, routed)           0.938   121.672    VGA/pixel_y_reg[8]_0[0]
    SLICE_X39Y39         LUT5 (Prop_lut5_I2_O)        0.373   122.045 r  VGA/vga_r_i_1/O
                         net (fo=1, routed)           0.000   122.045    VGA/vga_r0
    SLICE_X39Y39         FDRE                                         r  VGA/vga_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    128.000   128.000 r  
    L16                                               0.000   128.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   128.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   129.421 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   130.602    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637   122.965 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594   124.559    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   124.650 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          1.576   126.226    VGA/CLK
    SLICE_X39Y39         FDRE                                         r  VGA/vga_r_reg/C
                         clock pessimism             -0.365   125.861    
                         clock uncertainty           -0.130   125.731    
    SLICE_X39Y39         FDRE (Setup_fdre_C_D)        0.029   125.760    VGA/vga_r_reg
  -------------------------------------------------------------------
                         required time                        125.760    
                         arrival time                        -122.045    
  -------------------------------------------------------------------
                         slack                                  3.715    

Slack (MET) :             3.822ns  (required time - arrival time)
  Source:                 VGA/cont_vs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/cont_vs_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@128.000ns - clk_out1_clk_wiz_0 rise@120.000ns)
  Data Path Delay:        3.619ns  (logic 0.828ns (22.882%)  route 2.791ns (77.118%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.774ns = ( 126.226 - 128.000 ) 
    Source Clock Delay      (SCD):    -2.114ns = ( 117.886 - 120.000 ) 
    Clock Pessimism Removal (CPR):    -0.340ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.000   120.000 r  
    L16                                               0.000   120.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491   121.491 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306   122.797    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519   114.278 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754   116.032    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   116.133 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          1.753   117.886    VGA/CLK
    SLICE_X36Y39         FDRE                                         r  VGA/cont_vs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y39         FDRE (Prop_fdre_C_Q)         0.456   118.342 f  VGA/cont_vs_reg[5]/Q
                         net (fo=10, routed)          1.074   119.417    VGA/cont_vs_reg__0[5]
    SLICE_X37Y38         LUT6 (Prop_lut6_I2_O)        0.124   119.541 r  VGA/cont_vs[9]_i_7/O
                         net (fo=1, routed)           0.263   119.803    VGA/cont_vs[9]_i_7_n_0
    SLICE_X37Y38         LUT6 (Prop_lut6_I5_O)        0.124   119.927 r  VGA/cont_vs[9]_i_4/O
                         net (fo=1, routed)           0.515   120.442    VGA/cont_vs[9]_i_4_n_0
    SLICE_X38Y34         LUT6 (Prop_lut6_I0_O)        0.124   120.566 r  VGA/cont_vs[9]_i_1/O
                         net (fo=10, routed)          0.939   121.505    VGA/cont_vs0
    SLICE_X36Y39         FDRE                                         r  VGA/cont_vs_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    128.000   128.000 r  
    L16                                               0.000   128.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   128.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   129.421 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   130.602    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637   122.965 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594   124.559    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   124.650 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          1.576   126.226    VGA/CLK
    SLICE_X36Y39         FDRE                                         r  VGA/cont_vs_reg[0]/C
                         clock pessimism             -0.340   125.886    
                         clock uncertainty           -0.130   125.756    
    SLICE_X36Y39         FDRE (Setup_fdre_C_R)       -0.429   125.327    VGA/cont_vs_reg[0]
  -------------------------------------------------------------------
                         required time                        125.327    
                         arrival time                        -121.505    
  -------------------------------------------------------------------
                         slack                                  3.822    

Slack (MET) :             3.822ns  (required time - arrival time)
  Source:                 VGA/cont_vs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/cont_vs_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@128.000ns - clk_out1_clk_wiz_0 rise@120.000ns)
  Data Path Delay:        3.619ns  (logic 0.828ns (22.882%)  route 2.791ns (77.118%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.774ns = ( 126.226 - 128.000 ) 
    Source Clock Delay      (SCD):    -2.114ns = ( 117.886 - 120.000 ) 
    Clock Pessimism Removal (CPR):    -0.340ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.000   120.000 r  
    L16                                               0.000   120.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491   121.491 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306   122.797    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519   114.278 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754   116.032    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   116.133 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          1.753   117.886    VGA/CLK
    SLICE_X36Y39         FDRE                                         r  VGA/cont_vs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y39         FDRE (Prop_fdre_C_Q)         0.456   118.342 f  VGA/cont_vs_reg[5]/Q
                         net (fo=10, routed)          1.074   119.417    VGA/cont_vs_reg__0[5]
    SLICE_X37Y38         LUT6 (Prop_lut6_I2_O)        0.124   119.541 r  VGA/cont_vs[9]_i_7/O
                         net (fo=1, routed)           0.263   119.803    VGA/cont_vs[9]_i_7_n_0
    SLICE_X37Y38         LUT6 (Prop_lut6_I5_O)        0.124   119.927 r  VGA/cont_vs[9]_i_4/O
                         net (fo=1, routed)           0.515   120.442    VGA/cont_vs[9]_i_4_n_0
    SLICE_X38Y34         LUT6 (Prop_lut6_I0_O)        0.124   120.566 r  VGA/cont_vs[9]_i_1/O
                         net (fo=10, routed)          0.939   121.505    VGA/cont_vs0
    SLICE_X36Y39         FDRE                                         r  VGA/cont_vs_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    128.000   128.000 r  
    L16                                               0.000   128.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   128.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   129.421 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   130.602    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637   122.965 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594   124.559    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   124.650 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          1.576   126.226    VGA/CLK
    SLICE_X36Y39         FDRE                                         r  VGA/cont_vs_reg[1]/C
                         clock pessimism             -0.340   125.886    
                         clock uncertainty           -0.130   125.756    
    SLICE_X36Y39         FDRE (Setup_fdre_C_R)       -0.429   125.327    VGA/cont_vs_reg[1]
  -------------------------------------------------------------------
                         required time                        125.327    
                         arrival time                        -121.505    
  -------------------------------------------------------------------
                         slack                                  3.822    

Slack (MET) :             3.822ns  (required time - arrival time)
  Source:                 VGA/cont_vs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/cont_vs_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@128.000ns - clk_out1_clk_wiz_0 rise@120.000ns)
  Data Path Delay:        3.619ns  (logic 0.828ns (22.882%)  route 2.791ns (77.118%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.774ns = ( 126.226 - 128.000 ) 
    Source Clock Delay      (SCD):    -2.114ns = ( 117.886 - 120.000 ) 
    Clock Pessimism Removal (CPR):    -0.340ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.000   120.000 r  
    L16                                               0.000   120.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491   121.491 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306   122.797    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519   114.278 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754   116.032    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   116.133 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          1.753   117.886    VGA/CLK
    SLICE_X36Y39         FDRE                                         r  VGA/cont_vs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y39         FDRE (Prop_fdre_C_Q)         0.456   118.342 f  VGA/cont_vs_reg[5]/Q
                         net (fo=10, routed)          1.074   119.417    VGA/cont_vs_reg__0[5]
    SLICE_X37Y38         LUT6 (Prop_lut6_I2_O)        0.124   119.541 r  VGA/cont_vs[9]_i_7/O
                         net (fo=1, routed)           0.263   119.803    VGA/cont_vs[9]_i_7_n_0
    SLICE_X37Y38         LUT6 (Prop_lut6_I5_O)        0.124   119.927 r  VGA/cont_vs[9]_i_4/O
                         net (fo=1, routed)           0.515   120.442    VGA/cont_vs[9]_i_4_n_0
    SLICE_X38Y34         LUT6 (Prop_lut6_I0_O)        0.124   120.566 r  VGA/cont_vs[9]_i_1/O
                         net (fo=10, routed)          0.939   121.505    VGA/cont_vs0
    SLICE_X36Y39         FDRE                                         r  VGA/cont_vs_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    128.000   128.000 r  
    L16                                               0.000   128.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   128.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   129.421 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   130.602    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637   122.965 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594   124.559    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   124.650 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          1.576   126.226    VGA/CLK
    SLICE_X36Y39         FDRE                                         r  VGA/cont_vs_reg[5]/C
                         clock pessimism             -0.340   125.886    
                         clock uncertainty           -0.130   125.756    
    SLICE_X36Y39         FDRE (Setup_fdre_C_R)       -0.429   125.327    VGA/cont_vs_reg[5]
  -------------------------------------------------------------------
                         required time                        125.327    
                         arrival time                        -121.505    
  -------------------------------------------------------------------
                         slack                                  3.822    

Slack (MET) :             3.935ns  (required time - arrival time)
  Source:                 VGA/cont_vs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/cont_vs_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@128.000ns - clk_out1_clk_wiz_0 rise@120.000ns)
  Data Path Delay:        3.480ns  (logic 0.828ns (23.792%)  route 2.652ns (76.208%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.775ns = ( 126.225 - 128.000 ) 
    Source Clock Delay      (SCD):    -2.114ns = ( 117.886 - 120.000 ) 
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.000   120.000 r  
    L16                                               0.000   120.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491   121.491 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306   122.797    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519   114.278 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754   116.032    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   116.133 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          1.753   117.886    VGA/CLK
    SLICE_X36Y39         FDRE                                         r  VGA/cont_vs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y39         FDRE (Prop_fdre_C_Q)         0.456   118.342 f  VGA/cont_vs_reg[5]/Q
                         net (fo=10, routed)          1.074   119.417    VGA/cont_vs_reg__0[5]
    SLICE_X37Y38         LUT6 (Prop_lut6_I2_O)        0.124   119.541 r  VGA/cont_vs[9]_i_7/O
                         net (fo=1, routed)           0.263   119.803    VGA/cont_vs[9]_i_7_n_0
    SLICE_X37Y38         LUT6 (Prop_lut6_I5_O)        0.124   119.927 r  VGA/cont_vs[9]_i_4/O
                         net (fo=1, routed)           0.515   120.442    VGA/cont_vs[9]_i_4_n_0
    SLICE_X38Y34         LUT6 (Prop_lut6_I0_O)        0.124   120.566 r  VGA/cont_vs[9]_i_1/O
                         net (fo=10, routed)          0.800   121.366    VGA/cont_vs0
    SLICE_X36Y38         FDRE                                         r  VGA/cont_vs_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    128.000   128.000 r  
    L16                                               0.000   128.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   128.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   129.421 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   130.602    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637   122.965 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594   124.559    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   124.650 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          1.575   126.225    VGA/CLK
    SLICE_X36Y38         FDRE                                         r  VGA/cont_vs_reg[7]/C
                         clock pessimism             -0.365   125.860    
                         clock uncertainty           -0.130   125.730    
    SLICE_X36Y38         FDRE (Setup_fdre_C_R)       -0.429   125.301    VGA/cont_vs_reg[7]
  -------------------------------------------------------------------
                         required time                        125.301    
                         arrival time                        -121.366    
  -------------------------------------------------------------------
                         slack                                  3.935    

Slack (MET) :             3.935ns  (required time - arrival time)
  Source:                 VGA/cont_vs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/cont_vs_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@128.000ns - clk_out1_clk_wiz_0 rise@120.000ns)
  Data Path Delay:        3.480ns  (logic 0.828ns (23.792%)  route 2.652ns (76.208%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.775ns = ( 126.225 - 128.000 ) 
    Source Clock Delay      (SCD):    -2.114ns = ( 117.886 - 120.000 ) 
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.000   120.000 r  
    L16                                               0.000   120.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491   121.491 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306   122.797    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519   114.278 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754   116.032    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   116.133 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          1.753   117.886    VGA/CLK
    SLICE_X36Y39         FDRE                                         r  VGA/cont_vs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y39         FDRE (Prop_fdre_C_Q)         0.456   118.342 f  VGA/cont_vs_reg[5]/Q
                         net (fo=10, routed)          1.074   119.417    VGA/cont_vs_reg__0[5]
    SLICE_X37Y38         LUT6 (Prop_lut6_I2_O)        0.124   119.541 r  VGA/cont_vs[9]_i_7/O
                         net (fo=1, routed)           0.263   119.803    VGA/cont_vs[9]_i_7_n_0
    SLICE_X37Y38         LUT6 (Prop_lut6_I5_O)        0.124   119.927 r  VGA/cont_vs[9]_i_4/O
                         net (fo=1, routed)           0.515   120.442    VGA/cont_vs[9]_i_4_n_0
    SLICE_X38Y34         LUT6 (Prop_lut6_I0_O)        0.124   120.566 r  VGA/cont_vs[9]_i_1/O
                         net (fo=10, routed)          0.800   121.366    VGA/cont_vs0
    SLICE_X36Y38         FDRE                                         r  VGA/cont_vs_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    128.000   128.000 r  
    L16                                               0.000   128.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   128.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   129.421 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   130.602    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637   122.965 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594   124.559    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   124.650 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          1.575   126.225    VGA/CLK
    SLICE_X36Y38         FDRE                                         r  VGA/cont_vs_reg[8]/C
                         clock pessimism             -0.365   125.860    
                         clock uncertainty           -0.130   125.730    
    SLICE_X36Y38         FDRE (Setup_fdre_C_R)       -0.429   125.301    VGA/cont_vs_reg[8]
  -------------------------------------------------------------------
                         required time                        125.301    
                         arrival time                        -121.366    
  -------------------------------------------------------------------
                         slack                                  3.935    

Slack (MET) :             3.939ns  (required time - arrival time)
  Source:                 VGA/cont_vs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/cont_vs_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@128.000ns - clk_out1_clk_wiz_0 rise@120.000ns)
  Data Path Delay:        3.476ns  (logic 0.828ns (23.822%)  route 2.648ns (76.178%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.775ns = ( 126.225 - 128.000 ) 
    Source Clock Delay      (SCD):    -2.114ns = ( 117.886 - 120.000 ) 
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.000   120.000 r  
    L16                                               0.000   120.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491   121.491 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306   122.797    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519   114.278 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754   116.032    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   116.133 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          1.753   117.886    VGA/CLK
    SLICE_X36Y39         FDRE                                         r  VGA/cont_vs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y39         FDRE (Prop_fdre_C_Q)         0.456   118.342 f  VGA/cont_vs_reg[5]/Q
                         net (fo=10, routed)          1.074   119.417    VGA/cont_vs_reg__0[5]
    SLICE_X37Y38         LUT6 (Prop_lut6_I2_O)        0.124   119.541 r  VGA/cont_vs[9]_i_7/O
                         net (fo=1, routed)           0.263   119.803    VGA/cont_vs[9]_i_7_n_0
    SLICE_X37Y38         LUT6 (Prop_lut6_I5_O)        0.124   119.927 r  VGA/cont_vs[9]_i_4/O
                         net (fo=1, routed)           0.515   120.442    VGA/cont_vs[9]_i_4_n_0
    SLICE_X38Y34         LUT6 (Prop_lut6_I0_O)        0.124   120.566 r  VGA/cont_vs[9]_i_1/O
                         net (fo=10, routed)          0.796   121.362    VGA/cont_vs0
    SLICE_X37Y38         FDRE                                         r  VGA/cont_vs_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    128.000   128.000 r  
    L16                                               0.000   128.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   128.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   129.421 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   130.602    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637   122.965 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594   124.559    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   124.650 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          1.575   126.225    VGA/CLK
    SLICE_X37Y38         FDRE                                         r  VGA/cont_vs_reg[6]/C
                         clock pessimism             -0.365   125.860    
                         clock uncertainty           -0.130   125.730    
    SLICE_X37Y38         FDRE (Setup_fdre_C_R)       -0.429   125.301    VGA/cont_vs_reg[6]
  -------------------------------------------------------------------
                         required time                        125.301    
                         arrival time                        -121.362    
  -------------------------------------------------------------------
                         slack                                  3.939    

Slack (MET) :             3.939ns  (required time - arrival time)
  Source:                 VGA/cont_vs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/cont_vs_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@128.000ns - clk_out1_clk_wiz_0 rise@120.000ns)
  Data Path Delay:        3.476ns  (logic 0.828ns (23.822%)  route 2.648ns (76.178%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.775ns = ( 126.225 - 128.000 ) 
    Source Clock Delay      (SCD):    -2.114ns = ( 117.886 - 120.000 ) 
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.000   120.000 r  
    L16                                               0.000   120.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491   121.491 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306   122.797    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519   114.278 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754   116.032    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   116.133 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          1.753   117.886    VGA/CLK
    SLICE_X36Y39         FDRE                                         r  VGA/cont_vs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y39         FDRE (Prop_fdre_C_Q)         0.456   118.342 f  VGA/cont_vs_reg[5]/Q
                         net (fo=10, routed)          1.074   119.417    VGA/cont_vs_reg__0[5]
    SLICE_X37Y38         LUT6 (Prop_lut6_I2_O)        0.124   119.541 r  VGA/cont_vs[9]_i_7/O
                         net (fo=1, routed)           0.263   119.803    VGA/cont_vs[9]_i_7_n_0
    SLICE_X37Y38         LUT6 (Prop_lut6_I5_O)        0.124   119.927 r  VGA/cont_vs[9]_i_4/O
                         net (fo=1, routed)           0.515   120.442    VGA/cont_vs[9]_i_4_n_0
    SLICE_X38Y34         LUT6 (Prop_lut6_I0_O)        0.124   120.566 r  VGA/cont_vs[9]_i_1/O
                         net (fo=10, routed)          0.796   121.362    VGA/cont_vs0
    SLICE_X37Y38         FDRE                                         r  VGA/cont_vs_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    128.000   128.000 r  
    L16                                               0.000   128.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   128.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   129.421 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   130.602    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637   122.965 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594   124.559    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   124.650 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          1.575   126.225    VGA/CLK
    SLICE_X37Y38         FDRE                                         r  VGA/cont_vs_reg[9]/C
                         clock pessimism             -0.365   125.860    
                         clock uncertainty           -0.130   125.730    
    SLICE_X37Y38         FDRE (Setup_fdre_C_R)       -0.429   125.301    VGA/cont_vs_reg[9]
  -------------------------------------------------------------------
                         required time                        125.301    
                         arrival time                        -121.362    
  -------------------------------------------------------------------
                         slack                                  3.939    

Slack (MET) :             4.089ns  (required time - arrival time)
  Source:                 VGA/cont_vs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/cont_vs_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@128.000ns - clk_out1_clk_wiz_0 rise@120.000ns)
  Data Path Delay:        3.324ns  (logic 0.828ns (24.906%)  route 2.496ns (75.094%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.776ns = ( 126.224 - 128.000 ) 
    Source Clock Delay      (SCD):    -2.114ns = ( 117.886 - 120.000 ) 
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.000   120.000 r  
    L16                                               0.000   120.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491   121.491 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306   122.797    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519   114.278 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754   116.032    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   116.133 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          1.753   117.886    VGA/CLK
    SLICE_X36Y39         FDRE                                         r  VGA/cont_vs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y39         FDRE (Prop_fdre_C_Q)         0.456   118.342 f  VGA/cont_vs_reg[5]/Q
                         net (fo=10, routed)          1.074   119.417    VGA/cont_vs_reg__0[5]
    SLICE_X37Y38         LUT6 (Prop_lut6_I2_O)        0.124   119.541 r  VGA/cont_vs[9]_i_7/O
                         net (fo=1, routed)           0.263   119.803    VGA/cont_vs[9]_i_7_n_0
    SLICE_X37Y38         LUT6 (Prop_lut6_I5_O)        0.124   119.927 r  VGA/cont_vs[9]_i_4/O
                         net (fo=1, routed)           0.515   120.442    VGA/cont_vs[9]_i_4_n_0
    SLICE_X38Y34         LUT6 (Prop_lut6_I0_O)        0.124   120.566 r  VGA/cont_vs[9]_i_1/O
                         net (fo=10, routed)          0.645   121.211    VGA/cont_vs0
    SLICE_X36Y37         FDRE                                         r  VGA/cont_vs_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    128.000   128.000 r  
    L16                                               0.000   128.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   128.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   129.421 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   130.602    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637   122.965 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594   124.559    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   124.650 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          1.574   126.224    VGA/CLK
    SLICE_X36Y37         FDRE                                         r  VGA/cont_vs_reg[2]/C
                         clock pessimism             -0.365   125.859    
                         clock uncertainty           -0.130   125.729    
    SLICE_X36Y37         FDRE (Setup_fdre_C_R)       -0.429   125.300    VGA/cont_vs_reg[2]
  -------------------------------------------------------------------
                         required time                        125.300    
                         arrival time                        -121.211    
  -------------------------------------------------------------------
                         slack                                  4.089    

Slack (MET) :             4.089ns  (required time - arrival time)
  Source:                 VGA/cont_vs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/cont_vs_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@128.000ns - clk_out1_clk_wiz_0 rise@120.000ns)
  Data Path Delay:        3.324ns  (logic 0.828ns (24.906%)  route 2.496ns (75.094%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.776ns = ( 126.224 - 128.000 ) 
    Source Clock Delay      (SCD):    -2.114ns = ( 117.886 - 120.000 ) 
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.000   120.000 r  
    L16                                               0.000   120.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491   121.491 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306   122.797    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519   114.278 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754   116.032    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   116.133 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          1.753   117.886    VGA/CLK
    SLICE_X36Y39         FDRE                                         r  VGA/cont_vs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y39         FDRE (Prop_fdre_C_Q)         0.456   118.342 f  VGA/cont_vs_reg[5]/Q
                         net (fo=10, routed)          1.074   119.417    VGA/cont_vs_reg__0[5]
    SLICE_X37Y38         LUT6 (Prop_lut6_I2_O)        0.124   119.541 r  VGA/cont_vs[9]_i_7/O
                         net (fo=1, routed)           0.263   119.803    VGA/cont_vs[9]_i_7_n_0
    SLICE_X37Y38         LUT6 (Prop_lut6_I5_O)        0.124   119.927 r  VGA/cont_vs[9]_i_4/O
                         net (fo=1, routed)           0.515   120.442    VGA/cont_vs[9]_i_4_n_0
    SLICE_X38Y34         LUT6 (Prop_lut6_I0_O)        0.124   120.566 r  VGA/cont_vs[9]_i_1/O
                         net (fo=10, routed)          0.645   121.211    VGA/cont_vs0
    SLICE_X36Y37         FDRE                                         r  VGA/cont_vs_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    128.000   128.000 r  
    L16                                               0.000   128.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   128.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   129.421 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   130.602    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637   122.965 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594   124.559    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   124.650 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          1.574   126.224    VGA/CLK
    SLICE_X36Y37         FDRE                                         r  VGA/cont_vs_reg[3]/C
                         clock pessimism             -0.365   125.859    
                         clock uncertainty           -0.130   125.729    
    SLICE_X36Y37         FDRE (Setup_fdre_C_R)       -0.429   125.300    VGA/cont_vs_reg[3]
  -------------------------------------------------------------------
                         required time                        125.300    
                         arrival time                        -121.211    
  -------------------------------------------------------------------
                         slack                                  4.089    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 VGA/cont_vs_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/cont_vs_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.189ns (59.024%)  route 0.131ns (40.976%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.183ns
    Source Clock Delay      (SCD):    -0.419ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          0.590    -0.419    VGA/CLK
    SLICE_X37Y38         FDRE                                         r  VGA/cont_vs_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.278 r  VGA/cont_vs_reg[6]/Q
                         net (fo=9, routed)           0.131    -0.147    VGA/cont_vs_reg__0[6]
    SLICE_X36Y38         LUT5 (Prop_lut5_I0_O)        0.048    -0.099 r  VGA/cont_vs[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.099    VGA/plusOp__0[8]
    SLICE_X36Y38         FDRE                                         r  VGA/cont_vs_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          0.859    -0.183    VGA/CLK
    SLICE_X36Y38         FDRE                                         r  VGA/cont_vs_reg[8]/C
                         clock pessimism             -0.223    -0.406    
                         clock uncertainty            0.130    -0.276    
    SLICE_X36Y38         FDRE (Hold_fdre_C_D)         0.107    -0.169    VGA/cont_vs_reg[8]
  -------------------------------------------------------------------
                         required time                          0.169    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 VGA/cont_vs_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/cont_vs_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.636%)  route 0.131ns (41.364%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.183ns
    Source Clock Delay      (SCD):    -0.419ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          0.590    -0.419    VGA/CLK
    SLICE_X37Y38         FDRE                                         r  VGA/cont_vs_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.278 r  VGA/cont_vs_reg[6]/Q
                         net (fo=9, routed)           0.131    -0.147    VGA/cont_vs_reg__0[6]
    SLICE_X36Y38         LUT4 (Prop_lut4_I1_O)        0.045    -0.102 r  VGA/cont_vs[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.102    VGA/plusOp__0[7]
    SLICE_X36Y38         FDRE                                         r  VGA/cont_vs_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          0.859    -0.183    VGA/CLK
    SLICE_X36Y38         FDRE                                         r  VGA/cont_vs_reg[7]/C
                         clock pessimism             -0.223    -0.406    
                         clock uncertainty            0.130    -0.276    
    SLICE_X36Y38         FDRE (Hold_fdre_C_D)         0.091    -0.185    VGA/cont_vs_reg[7]
  -------------------------------------------------------------------
                         required time                          0.185    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 VGA/cont_vs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/vs_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.450%)  route 0.132ns (41.550%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.420ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          0.589    -0.420    VGA/CLK
    SLICE_X36Y37         FDRE                                         r  VGA/cont_vs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.279 r  VGA/cont_vs_reg[2]/Q
                         net (fo=8, routed)           0.132    -0.147    VGA/cont_vs_reg__0[2]
    SLICE_X37Y37         LUT6 (Prop_lut6_I3_O)        0.045    -0.102 r  VGA/vs_i_1/O
                         net (fo=1, routed)           0.000    -0.102    VGA/vs_i_1_n_0
    SLICE_X37Y37         FDRE                                         r  VGA/vs_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          0.857    -0.185    VGA/CLK
    SLICE_X37Y37         FDRE                                         r  VGA/vs_reg/C
                         clock pessimism             -0.222    -0.407    
                         clock uncertainty            0.130    -0.277    
    SLICE_X37Y37         FDRE (Hold_fdre_C_D)         0.091    -0.186    VGA/vs_reg
  -------------------------------------------------------------------
                         required time                          0.186    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 VGA/cont_vs_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/video_on_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.037%)  route 0.178ns (48.963%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.183ns
    Source Clock Delay      (SCD):    -0.419ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          0.590    -0.419    VGA/CLK
    SLICE_X37Y38         FDRE                                         r  VGA/cont_vs_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.278 f  VGA/cont_vs_reg[9]/Q
                         net (fo=6, routed)           0.178    -0.099    VGA/cont_vs_reg__0[9]
    SLICE_X38Y38         LUT6 (Prop_lut6_I0_O)        0.045    -0.054 r  VGA/video_on_i_1/O
                         net (fo=1, routed)           0.000    -0.054    VGA/video_on0
    SLICE_X38Y38         FDRE                                         r  VGA/video_on_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          0.859    -0.183    VGA/CLK
    SLICE_X38Y38         FDRE                                         r  VGA/video_on_reg/C
                         clock pessimism             -0.220    -0.403    
                         clock uncertainty            0.130    -0.273    
    SLICE_X38Y38         FDRE (Hold_fdre_C_D)         0.120    -0.153    VGA/video_on_reg
  -------------------------------------------------------------------
                         required time                          0.153    
                         arrival time                          -0.054    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 VGA/hs_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/vga_hs_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.390%)  route 0.163ns (53.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.188ns
    Source Clock Delay      (SCD):    -0.419ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          0.590    -0.419    VGA/CLK
    SLICE_X40Y34         FDRE                                         r  VGA/hs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.278 r  VGA/hs_reg/Q
                         net (fo=1, routed)           0.163    -0.115    VGA/hs
    SLICE_X42Y31         FDRE                                         r  VGA/vga_hs_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          0.854    -0.188    VGA/CLK
    SLICE_X42Y31         FDRE                                         r  VGA/vga_hs_reg/C
                         clock pessimism             -0.220    -0.408    
                         clock uncertainty            0.130    -0.278    
    SLICE_X42Y31         FDRE (Hold_fdre_C_D)         0.059    -0.219    VGA/vga_hs_reg
  -------------------------------------------------------------------
                         required time                          0.219    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 VGA/cont_vs_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/pixel_y_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.341%)  route 0.184ns (56.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.183ns
    Source Clock Delay      (SCD):    -0.419ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          0.590    -0.419    VGA/CLK
    SLICE_X36Y38         FDRE                                         r  VGA/cont_vs_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.278 r  VGA/cont_vs_reg[7]/Q
                         net (fo=8, routed)           0.184    -0.094    VGA/cont_vs_reg__0[7]
    SLICE_X37Y39         FDRE                                         r  VGA/pixel_y_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          0.859    -0.183    VGA/CLK
    SLICE_X37Y39         FDRE                                         r  VGA/pixel_y_reg[7]/C
                         clock pessimism             -0.220    -0.403    
                         clock uncertainty            0.130    -0.273    
    SLICE_X37Y39         FDRE (Hold_fdre_C_D)         0.075    -0.198    VGA/pixel_y_reg[7]
  -------------------------------------------------------------------
                         required time                          0.198    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 VGA/cont_vs_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/cont_vs_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.313%)  route 0.156ns (45.687%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.183ns
    Source Clock Delay      (SCD):    -0.419ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          0.590    -0.419    VGA/CLK
    SLICE_X36Y38         FDRE                                         r  VGA/cont_vs_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.278 r  VGA/cont_vs_reg[7]/Q
                         net (fo=8, routed)           0.156    -0.121    VGA/cont_vs_reg__0[7]
    SLICE_X37Y38         LUT6 (Prop_lut6_I1_O)        0.045    -0.076 r  VGA/cont_vs[9]_i_3/O
                         net (fo=1, routed)           0.000    -0.076    VGA/plusOp__0[9]
    SLICE_X37Y38         FDRE                                         r  VGA/cont_vs_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          0.859    -0.183    VGA/CLK
    SLICE_X37Y38         FDRE                                         r  VGA/cont_vs_reg[9]/C
                         clock pessimism             -0.223    -0.406    
                         clock uncertainty            0.130    -0.276    
    SLICE_X37Y38         FDRE (Hold_fdre_C_D)         0.092    -0.184    VGA/cont_vs_reg[9]
  -------------------------------------------------------------------
                         required time                          0.184    
                         arrival time                          -0.076    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 VGA/cont_vs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/cont_vs_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.227ns (67.755%)  route 0.108ns (32.245%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.183ns
    Source Clock Delay      (SCD):    -0.419ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          0.590    -0.419    VGA/CLK
    SLICE_X36Y39         FDRE                                         r  VGA/cont_vs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y39         FDRE (Prop_fdre_C_Q)         0.128    -0.291 r  VGA/cont_vs_reg[1]/Q
                         net (fo=9, routed)           0.108    -0.183    VGA/cont_vs_reg__0[1]
    SLICE_X36Y39         LUT6 (Prop_lut6_I3_O)        0.099    -0.084 r  VGA/cont_vs[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.084    VGA/plusOp__0[5]
    SLICE_X36Y39         FDRE                                         r  VGA/cont_vs_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          0.859    -0.183    VGA/CLK
    SLICE_X36Y39         FDRE                                         r  VGA/cont_vs_reg[5]/C
                         clock pessimism             -0.236    -0.419    
                         clock uncertainty            0.130    -0.289    
    SLICE_X36Y39         FDRE (Hold_fdre_C_D)         0.092    -0.197    VGA/cont_vs_reg[5]
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 VGA/cont_hs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/cont_hs_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.209ns (55.224%)  route 0.169ns (44.776%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.188ns
    Source Clock Delay      (SCD):    -0.421ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          0.588    -0.421    VGA/CLK
    SLICE_X38Y34         FDRE                                         r  VGA/cont_hs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y34         FDRE (Prop_fdre_C_Q)         0.164    -0.257 r  VGA/cont_hs_reg[5]/Q
                         net (fo=10, routed)          0.169    -0.087    VGA/cont_hs_reg__0[5]
    SLICE_X38Y33         LUT6 (Prop_lut6_I2_O)        0.045    -0.042 r  VGA/cont_hs[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.042    VGA/plusOp[9]
    SLICE_X38Y33         FDRE                                         r  VGA/cont_hs_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          0.854    -0.188    VGA/CLK
    SLICE_X38Y33         FDRE                                         r  VGA/cont_hs_reg[9]/C
                         clock pessimism             -0.220    -0.408    
                         clock uncertainty            0.130    -0.278    
    SLICE_X38Y33         FDRE (Hold_fdre_C_D)         0.121    -0.157    VGA/cont_hs_reg[9]
  -------------------------------------------------------------------
                         required time                          0.157    
                         arrival time                          -0.042    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 VGA/cont_hs_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/cont_hs_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.188ns
    Source Clock Delay      (SCD):    -0.422ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          0.587    -0.422    VGA/CLK
    SLICE_X37Y33         FDRE                                         r  VGA/cont_hs_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.281 r  VGA/cont_hs_reg[4]/Q
                         net (fo=7, routed)           0.168    -0.113    VGA/cont_hs_reg__0[4]
    SLICE_X37Y33         LUT5 (Prop_lut5_I4_O)        0.042    -0.071 r  VGA/cont_hs[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.071    VGA/plusOp[4]
    SLICE_X37Y33         FDRE                                         r  VGA/cont_hs_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          0.854    -0.188    VGA/CLK
    SLICE_X37Y33         FDRE                                         r  VGA/cont_hs_reg[4]/C
                         clock pessimism             -0.234    -0.422    
                         clock uncertainty            0.130    -0.292    
    SLICE_X37Y33         FDRE (Hold_fdre_C_D)         0.105    -0.187    VGA/cont_hs_reg[4]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.116    





