
*** Running vivado
    with args -log design_1_mailbox_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_mailbox_0_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_mailbox_0_0.tcl -notrace
Command: synth_design -top design_1_mailbox_0_0 -part xc7a200tsbg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5424 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1388.945 ; gain = 85.996 ; free physical = 4975 ; free virtual = 19285
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_mailbox_0_0' [/home/akayashima/H30_Xilinx/Multiple-Core/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mailbox_0_0/synth/design_1_mailbox_0_0.vhd:87]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
	Parameter C_ENABLE_BUS_ERROR bound to: 0 - type: integer 
	Parameter C_S0_AXI_BASEADDR bound to: 32'b01000011011000000000000000000000 
	Parameter C_S0_AXI_HIGHADDR bound to: 32'b01000011011000001111111111111111 
	Parameter C_S0_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S0_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S1_AXI_BASEADDR bound to: 32'b01000011011000010000000000000000 
	Parameter C_S1_AXI_HIGHADDR bound to: 32'b01000011011000011111111111111111 
	Parameter C_S1_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S1_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ASYNC_CLKS bound to: 0 - type: integer 
	Parameter C_NUM_SYNC_FF bound to: 2 - type: integer 
	Parameter C_IMPL_STYLE bound to: 0 - type: integer 
	Parameter C_INTERCONNECT_PORT_0 bound to: 4 - type: integer 
	Parameter C_INTERCONNECT_PORT_1 bound to: 4 - type: integer 
	Parameter C_MAILBOX_DEPTH bound to: 128 - type: integer 
INFO: [Synth 8-3491] module 'mailbox' declared at '/home/akayashima/H30_Xilinx/Multiple-Core/Multiple-Core.srcs/sources_1/bd/design_1/ipshared/1143/hdl/mailbox_v2_1_vh_rfs.vhd:2679' bound to instance 'U0' of component 'mailbox' [/home/akayashima/H30_Xilinx/Multiple-Core/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mailbox_0_0/synth/design_1_mailbox_0_0.vhd:222]
INFO: [Synth 8-638] synthesizing module 'mailbox' [/home/akayashima/H30_Xilinx/Multiple-Core/Multiple-Core.srcs/sources_1/bd/design_1/ipshared/1143/hdl/mailbox_v2_1_vh_rfs.vhd:2800]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
	Parameter C_ENABLE_BUS_ERROR bound to: 0 - type: integer 
	Parameter C_S0_AXI_BASEADDR bound to: 1130364928 - type: integer 
	Parameter C_S0_AXI_HIGHADDR bound to: 1130430463 - type: integer 
	Parameter C_S0_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S0_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S1_AXI_BASEADDR bound to: 1130430464 - type: integer 
	Parameter C_S1_AXI_HIGHADDR bound to: 1130495999 - type: integer 
	Parameter C_S1_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S1_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ASYNC_CLKS bound to: 0 - type: integer 
	Parameter C_NUM_SYNC_FF bound to: 2 - type: integer 
	Parameter C_IMPL_STYLE bound to: 0 - type: integer 
	Parameter C_INTERCONNECT_PORT_0 bound to: 4 - type: integer 
	Parameter C_INTERCONNECT_PORT_1 bound to: 4 - type: integer 
	Parameter C_MAILBOX_DEPTH bound to: 128 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/home/akayashima/H30_Xilinx/Multiple-Core/Multiple-Core.srcs/sources_1/bd/design_1/ipshared/1143/hdl/mailbox_v2_1_vh_rfs.vhd:3153]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/home/akayashima/H30_Xilinx/Multiple-Core/Multiple-Core.srcs/sources_1/bd/design_1/ipshared/1143/hdl/mailbox_v2_1_vh_rfs.vhd:3154]
	Parameter C_ASYNC_CLKS bound to: 0 - type: integer 
	Parameter C_NUM_SYNC_FF bound to: 2 - type: integer 
	Parameter C_IMPL_STYLE bound to: 0 - type: integer 
	Parameter C_FSL_DWIDTH bound to: 32 - type: integer 
	Parameter C_FSL_DEPTH bound to: 128 - type: integer 
	Parameter C_FIFO_LENGTH_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'fsl_v20' declared at '/home/akayashima/H30_Xilinx/Multiple-Core/Multiple-Core.srcs/sources_1/bd/design_1/ipshared/1143/hdl/mailbox_v2_1_vh_rfs.vhd:1691' bound to instance 'fsl_0_to_1' of component 'fsl_v20' [/home/akayashima/H30_Xilinx/Multiple-Core/Multiple-Core.srcs/sources_1/bd/design_1/ipshared/1143/hdl/mailbox_v2_1_vh_rfs.vhd:3416]
INFO: [Synth 8-638] synthesizing module 'fsl_v20' [/home/akayashima/H30_Xilinx/Multiple-Core/Multiple-Core.srcs/sources_1/bd/design_1/ipshared/1143/hdl/mailbox_v2_1_vh_rfs.vhd:1731]
	Parameter C_ASYNC_CLKS bound to: 0 - type: integer 
	Parameter C_NUM_SYNC_FF bound to: 2 - type: integer 
	Parameter C_IMPL_STYLE bound to: 0 - type: integer 
	Parameter C_FSL_DWIDTH bound to: 32 - type: integer 
	Parameter C_FSL_DEPTH bound to: 128 - type: integer 
	Parameter C_FIFO_LENGTH_WIDTH bound to: 7 - type: integer 
	Parameter C_IMPL_STYLE bound to: 0 - type: integer 
	Parameter C_FIFO_LENGTH_WIDTH bound to: 7 - type: integer 
	Parameter WordSize bound to: 32 - type: integer 
	Parameter MemSize bound to: 128 - type: integer 
INFO: [Synth 8-3491] module 'Sync_FIFO' declared at '/home/akayashima/H30_Xilinx/Multiple-Core/Multiple-Core.srcs/sources_1/bd/design_1/ipshared/1143/hdl/mailbox_v2_1_vh_rfs.vhd:628' bound to instance 'Sync_FIFO_I1' of component 'Sync_FIFO' [/home/akayashima/H30_Xilinx/Multiple-Core/Multiple-Core.srcs/sources_1/bd/design_1/ipshared/1143/hdl/mailbox_v2_1_vh_rfs.vhd:1809]
INFO: [Synth 8-638] synthesizing module 'Sync_FIFO' [/home/akayashima/H30_Xilinx/Multiple-Core/Multiple-Core.srcs/sources_1/bd/design_1/ipshared/1143/hdl/mailbox_v2_1_vh_rfs.vhd:649]
	Parameter C_IMPL_STYLE bound to: 0 - type: integer 
	Parameter C_FIFO_LENGTH_WIDTH bound to: 7 - type: integer 
	Parameter WordSize bound to: 32 - type: integer 
	Parameter MemSize bound to: 128 - type: integer 
	Parameter C_DWIDTH bound to: 32 - type: integer 
	Parameter C_AWIDTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'Sync_DPRAM' declared at '/home/akayashima/H30_Xilinx/Multiple-Core/Multiple-Core.srcs/sources_1/bd/design_1/ipshared/1143/hdl/mailbox_v2_1_vh_rfs.vhd:501' bound to instance 'DPRAM_FIFO' of component 'Sync_DPRAM' [/home/akayashima/H30_Xilinx/Multiple-Core/Multiple-Core.srcs/sources_1/bd/design_1/ipshared/1143/hdl/mailbox_v2_1_vh_rfs.vhd:916]
INFO: [Synth 8-638] synthesizing module 'Sync_DPRAM' [/home/akayashima/H30_Xilinx/Multiple-Core/Multiple-Core.srcs/sources_1/bd/design_1/ipshared/1143/hdl/mailbox_v2_1_vh_rfs.vhd:517]
	Parameter C_DWIDTH bound to: 32 - type: integer 
	Parameter C_AWIDTH bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Sync_DPRAM' (1#1) [/home/akayashima/H30_Xilinx/Multiple-Core/Multiple-Core.srcs/sources_1/bd/design_1/ipshared/1143/hdl/mailbox_v2_1_vh_rfs.vhd:517]
INFO: [Synth 8-256] done synthesizing module 'Sync_FIFO' (2#1) [/home/akayashima/H30_Xilinx/Multiple-Core/Multiple-Core.srcs/sources_1/bd/design_1/ipshared/1143/hdl/mailbox_v2_1_vh_rfs.vhd:649]
INFO: [Synth 8-256] done synthesizing module 'fsl_v20' (3#1) [/home/akayashima/H30_Xilinx/Multiple-Core/Multiple-Core.srcs/sources_1/bd/design_1/ipshared/1143/hdl/mailbox_v2_1_vh_rfs.vhd:1731]
	Parameter C_ASYNC_CLKS bound to: 0 - type: integer 
	Parameter C_NUM_SYNC_FF bound to: 2 - type: integer 
	Parameter C_IMPL_STYLE bound to: 0 - type: integer 
	Parameter C_FSL_DWIDTH bound to: 32 - type: integer 
	Parameter C_FSL_DEPTH bound to: 128 - type: integer 
	Parameter C_FIFO_LENGTH_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'fsl_v20' declared at '/home/akayashima/H30_Xilinx/Multiple-Core/Multiple-Core.srcs/sources_1/bd/design_1/ipshared/1143/hdl/mailbox_v2_1_vh_rfs.vhd:1691' bound to instance 'fsl_1_to_0' of component 'fsl_v20' [/home/akayashima/H30_Xilinx/Multiple-Core/Multiple-Core.srcs/sources_1/bd/design_1/ipshared/1143/hdl/mailbox_v2_1_vh_rfs.vhd:3459]
INFO: [Synth 8-256] done synthesizing module 'mailbox' (4#1) [/home/akayashima/H30_Xilinx/Multiple-Core/Multiple-Core.srcs/sources_1/bd/design_1/ipshared/1143/hdl/mailbox_v2_1_vh_rfs.vhd:2800]
INFO: [Synth 8-256] done synthesizing module 'design_1_mailbox_0_0' (5#1) [/home/akayashima/H30_Xilinx/Multiple-Core/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mailbox_0_0/synth/design_1_mailbox_0_0.vhd:87]
WARNING: [Synth 8-3331] design fsl_v20 has unconnected port FSL_M_Clk
WARNING: [Synth 8-3331] design fsl_v20 has unconnected port FSL_M_Control
WARNING: [Synth 8-3331] design fsl_v20 has unconnected port FSL_S_Clk
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_ACLK
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_ARESETN
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_AWADDR[31]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_AWADDR[30]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_AWADDR[29]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_AWADDR[28]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_AWADDR[27]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_AWADDR[26]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_AWADDR[25]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_AWADDR[24]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_AWADDR[23]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_AWADDR[22]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_AWADDR[21]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_AWADDR[20]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_AWADDR[19]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_AWADDR[18]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_AWADDR[17]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_AWADDR[16]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_AWADDR[15]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_AWADDR[14]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_AWADDR[13]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_AWADDR[12]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_AWADDR[11]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_AWADDR[10]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_AWADDR[9]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_AWADDR[8]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_AWADDR[7]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_AWADDR[6]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_AWADDR[5]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_AWADDR[4]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_AWADDR[3]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_AWADDR[2]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_AWADDR[1]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_AWADDR[0]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_AWVALID
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_WDATA[31]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_WDATA[30]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_WDATA[29]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_WDATA[28]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_WDATA[27]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_WDATA[26]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_WDATA[25]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_WDATA[24]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_WDATA[23]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_WDATA[22]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_WDATA[21]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_WDATA[20]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_WDATA[19]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_WDATA[18]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_WDATA[17]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_WDATA[16]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_WDATA[15]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_WDATA[14]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_WDATA[13]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_WDATA[12]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_WDATA[11]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_WDATA[10]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_WDATA[9]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_WDATA[8]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_WDATA[7]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_WDATA[6]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_WDATA[5]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_WDATA[4]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_WDATA[3]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_WDATA[2]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_WDATA[1]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_WDATA[0]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_WSTRB[3]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_WSTRB[2]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_WSTRB[1]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_WSTRB[0]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_WVALID
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_BREADY
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_ARADDR[31]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_ARADDR[30]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_ARADDR[29]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_ARADDR[28]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_ARADDR[27]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_ARADDR[26]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_ARADDR[25]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_ARADDR[24]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_ARADDR[23]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_ARADDR[22]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_ARADDR[21]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_ARADDR[20]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_ARADDR[19]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_ARADDR[18]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_ARADDR[17]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_ARADDR[16]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_ARADDR[15]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_ARADDR[14]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_ARADDR[13]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_ARADDR[12]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_ARADDR[11]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_ARADDR[10]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_ARADDR[9]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_ARADDR[8]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1432.484 ; gain = 129.535 ; free physical = 4989 ; free virtual = 19300
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1432.484 ; gain = 129.535 ; free physical = 4989 ; free virtual = 19300
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/akayashima/H30_Xilinx/Multiple-Core/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mailbox_0_0/design_1_mailbox_0_0_ooc.xdc] for cell 'U0'
WARNING: [Constraints 18-633] Creating clock ms_clocks with 4 sources. [/home/akayashima/H30_Xilinx/Multiple-Core/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mailbox_0_0/design_1_mailbox_0_0_ooc.xdc:6]
Finished Parsing XDC File [/home/akayashima/H30_Xilinx/Multiple-Core/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mailbox_0_0/design_1_mailbox_0_0_ooc.xdc] for cell 'U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/akayashima/H30_Xilinx/Multiple-Core/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mailbox_0_0/design_1_mailbox_0_0_ooc.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_mailbox_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_mailbox_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/akayashima/H30_Xilinx/Multiple-Core/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mailbox_0_0/design_1_mailbox_0_0.xdc] for cell 'U0'
Finished Parsing XDC File [/home/akayashima/H30_Xilinx/Multiple-Core/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mailbox_0_0/design_1_mailbox_0_0.xdc] for cell 'U0'
Parsing XDC File [/home/akayashima/H30_Xilinx/Multiple-Core/Multiple-Core.runs/design_1_mailbox_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/akayashima/H30_Xilinx/Multiple-Core/Multiple-Core.runs/design_1_mailbox_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1836.496 ; gain = 0.004 ; free physical = 4694 ; free virtual = 19004
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:47 . Memory (MB): peak = 1836.496 ; gain = 533.547 ; free physical = 4768 ; free virtual = 19079
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tsbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:47 . Memory (MB): peak = 1836.496 ; gain = 533.547 ; free physical = 4768 ; free virtual = 19079
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  /home/akayashima/H30_Xilinx/Multiple-Core/Multiple-Core.runs/design_1_mailbox_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:47 . Memory (MB): peak = 1836.496 ; gain = 533.547 ; free physical = 4770 ; free virtual = 19080
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/akayashima/H30_Xilinx/Multiple-Core/Multiple-Core.srcs/sources_1/bd/design_1/ipshared/1143/hdl/mailbox_v2_1_vh_rfs.vhd:755]
INFO: [Synth 8-5546] ROM "full_i" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element FSL_Flag_Handle.fifo_length_i_reg was removed.  [/home/akayashima/H30_Xilinx/Multiple-Core/Multiple-Core.srcs/sources_1/bd/design_1/ipshared/1143/hdl/mailbox_v2_1_vh_rfs.vhd:751]
WARNING: [Synth 8-6014] Unused sequential element FSL_Flag_Handle.read_addr_ptr_reg was removed.  [/home/akayashima/H30_Xilinx/Multiple-Core/Multiple-Core.srcs/sources_1/bd/design_1/ipshared/1143/hdl/mailbox_v2_1_vh_rfs.vhd:867]
WARNING: [Synth 8-6014] Unused sequential element FSL_Flag_Handle.write_addr_ptr_reg was removed.  [/home/akayashima/H30_Xilinx/Multiple-Core/Multiple-Core.srcs/sources_1/bd/design_1/ipshared/1143/hdl/mailbox_v2_1_vh_rfs.vhd:879]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:47 . Memory (MB): peak = 1836.496 ; gain = 533.547 ; free physical = 4762 ; free virtual = 19072
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Sync_FIFO 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mailbox 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "fsl_0_to_1/Using_FIFO.Sync_FIFO_Gen.Sync_FIFO_I1/full_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fsl_1_to_0/Using_FIFO.Sync_FIFO_Gen.Sync_FIFO_I1/full_i" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element fsl_0_to_1/Using_FIFO.Sync_FIFO_Gen.Sync_FIFO_I1/FSL_Flag_Handle.fifo_length_i_reg was removed.  [/home/akayashima/H30_Xilinx/Multiple-Core/Multiple-Core.srcs/sources_1/bd/design_1/ipshared/1143/hdl/mailbox_v2_1_vh_rfs.vhd:751]
WARNING: [Synth 8-6014] Unused sequential element fsl_0_to_1/Using_FIFO.Sync_FIFO_Gen.Sync_FIFO_I1/FSL_Flag_Handle.write_addr_ptr_reg was removed.  [/home/akayashima/H30_Xilinx/Multiple-Core/Multiple-Core.srcs/sources_1/bd/design_1/ipshared/1143/hdl/mailbox_v2_1_vh_rfs.vhd:879]
WARNING: [Synth 8-6014] Unused sequential element fsl_0_to_1/Using_FIFO.Sync_FIFO_Gen.Sync_FIFO_I1/FSL_Flag_Handle.read_addr_ptr_reg was removed.  [/home/akayashima/H30_Xilinx/Multiple-Core/Multiple-Core.srcs/sources_1/bd/design_1/ipshared/1143/hdl/mailbox_v2_1_vh_rfs.vhd:867]
WARNING: [Synth 8-6014] Unused sequential element fsl_1_to_0/Using_FIFO.Sync_FIFO_Gen.Sync_FIFO_I1/FSL_Flag_Handle.fifo_length_i_reg was removed.  [/home/akayashima/H30_Xilinx/Multiple-Core/Multiple-Core.srcs/sources_1/bd/design_1/ipshared/1143/hdl/mailbox_v2_1_vh_rfs.vhd:751]
WARNING: [Synth 8-6014] Unused sequential element fsl_1_to_0/Using_FIFO.Sync_FIFO_Gen.Sync_FIFO_I1/FSL_Flag_Handle.write_addr_ptr_reg was removed.  [/home/akayashima/H30_Xilinx/Multiple-Core/Multiple-Core.srcs/sources_1/bd/design_1/ipshared/1143/hdl/mailbox_v2_1_vh_rfs.vhd:879]
WARNING: [Synth 8-6014] Unused sequential element fsl_1_to_0/Using_FIFO.Sync_FIFO_Gen.Sync_FIFO_I1/FSL_Flag_Handle.read_addr_ptr_reg was removed.  [/home/akayashima/H30_Xilinx/Multiple-Core/Multiple-Core.srcs/sources_1/bd/design_1/ipshared/1143/hdl/mailbox_v2_1_vh_rfs.vhd:867]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:47 . Memory (MB): peak = 1836.496 ; gain = 533.547 ; free physical = 4750 ; free virtual = 19061
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+----------------------------------------------------------------------------------------------+-----------+----------------------+-----------------------------+
|Module Name | RTL Object                                                                                   | Inference | Size (Depth x Width) | Primitives                  | 
+------------+----------------------------------------------------------------------------------------------+-----------+----------------------+-----------------------------+
|U0          | fsl_0_to_1/Using_FIFO.Sync_FIFO_Gen.Sync_FIFO_I1/Sync_FIFO_I.dpram_fifo_i.DPRAM_FIFO/RAM_reg | Implied   | 128 x 32             | RAM64X1D x 4  RAM64M x 20   | 
|U0          | fsl_1_to_0/Using_FIFO.Sync_FIFO_Gen.Sync_FIFO_I1/Sync_FIFO_I.dpram_fifo_i.DPRAM_FIFO/RAM_reg | Implied   | 128 x 32             | RAM64X1D x 4  RAM64M x 20   | 
+------------+----------------------------------------------------------------------------------------------+-----------+----------------------+-----------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:58 . Memory (MB): peak = 1836.496 ; gain = 533.547 ; free physical = 4624 ; free virtual = 18934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:58 . Memory (MB): peak = 1836.496 ; gain = 533.547 ; free physical = 4621 ; free virtual = 18932
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+------------+----------------------------------------------------------------------------------------------+-----------+----------------------+-----------------------------+
|Module Name | RTL Object                                                                                   | Inference | Size (Depth x Width) | Primitives                  | 
+------------+----------------------------------------------------------------------------------------------+-----------+----------------------+-----------------------------+
|U0          | fsl_0_to_1/Using_FIFO.Sync_FIFO_Gen.Sync_FIFO_I1/Sync_FIFO_I.dpram_fifo_i.DPRAM_FIFO/RAM_reg | Implied   | 128 x 32             | RAM64X1D x 4  RAM64M x 20   | 
|U0          | fsl_1_to_0/Using_FIFO.Sync_FIFO_Gen.Sync_FIFO_I1/Sync_FIFO_I.dpram_fifo_i.DPRAM_FIFO/RAM_reg | Implied   | 128 x 32             | RAM64X1D x 4  RAM64M x 20   | 
+------------+----------------------------------------------------------------------------------------------+-----------+----------------------+-----------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:58 . Memory (MB): peak = 1836.496 ; gain = 533.547 ; free physical = 4621 ; free virtual = 18932
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:59 . Memory (MB): peak = 1836.496 ; gain = 533.547 ; free physical = 4621 ; free virtual = 18932
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:59 . Memory (MB): peak = 1836.496 ; gain = 533.547 ; free physical = 4621 ; free virtual = 18932
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:59 . Memory (MB): peak = 1836.496 ; gain = 533.547 ; free physical = 4621 ; free virtual = 18932
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:59 . Memory (MB): peak = 1836.496 ; gain = 533.547 ; free physical = 4621 ; free virtual = 18932
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:59 . Memory (MB): peak = 1836.496 ; gain = 533.547 ; free physical = 4621 ; free virtual = 18932
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:59 . Memory (MB): peak = 1836.496 ; gain = 533.547 ; free physical = 4621 ; free virtual = 18932
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |     4|
|2     |LUT1     |     8|
|3     |LUT2     |    18|
|4     |LUT3     |    74|
|5     |LUT4     |     8|
|6     |LUT5     |    12|
|7     |LUT6     |    14|
|8     |RAM64M   |    40|
|9     |RAM64X1D |     8|
|10    |FDRE     |    47|
+------+---------+------+

Report Instance Areas: 
+------+----------------------------------------------+-------------+------+
|      |Instance                                      |Module       |Cells |
+------+----------------------------------------------+-------------+------+
|1     |top                                           |             |   233|
|2     |  U0                                          |mailbox      |   233|
|3     |    fsl_0_to_1                                |fsl_v20      |   115|
|4     |      \Using_FIFO.Sync_FIFO_Gen.Sync_FIFO_I1  |Sync_FIFO_1  |   115|
|5     |        \Sync_FIFO_I.dpram_fifo_i.DPRAM_FIFO  |Sync_DPRAM_2 |    60|
|6     |    fsl_1_to_0                                |fsl_v20_0    |   115|
|7     |      \Using_FIFO.Sync_FIFO_Gen.Sync_FIFO_I1  |Sync_FIFO    |   115|
|8     |        \Sync_FIFO_I.dpram_fifo_i.DPRAM_FIFO  |Sync_DPRAM   |    60|
+------+----------------------------------------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:59 . Memory (MB): peak = 1836.496 ; gain = 533.547 ; free physical = 4621 ; free virtual = 18932
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 228 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:27 . Memory (MB): peak = 1836.496 ; gain = 129.535 ; free physical = 4675 ; free virtual = 18985
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:59 . Memory (MB): peak = 1836.496 ; gain = 533.547 ; free physical = 4675 ; free virtual = 18986
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 52 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 48 instances were transformed.
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 40 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 110 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:01:00 . Memory (MB): peak = 1836.496 ; gain = 558.371 ; free physical = 4665 ; free virtual = 18976
INFO: [Common 17-1381] The checkpoint '/home/akayashima/H30_Xilinx/Multiple-Core/Multiple-Core.runs/design_1_mailbox_0_0_synth_1/design_1_mailbox_0_0.dcp' has been generated.
