// Seed: 2827599792
module module_0;
  always if (id_1) @(posedge 1) $display(id_1);
  assign id_2 = id_1;
endmodule
macromodule module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_8;
  reg id_9, id_10;
  module_0 modCall_1 ();
  always begin : LABEL_0
    begin : LABEL_0
      begin : LABEL_0
        id_4 <= id_4;
      end
      if ({id_5{-1}});
      if (1) begin : LABEL_0
        id_2 <= id_1;
        id_2 <= id_9;
      end
    end
  end
endmodule
