<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml dragonv5_main.twx dragonv5_main.ncd -o dragonv5_main.twr
dragonv5_main.pcf

</twCmdLine><twDesign>dragonv5_main.ncd</twDesign><twDesignPath>dragonv5_main.ncd</twDesignPath><twPCF>dragonv5_main.pcf</twPCF><twPcfPath>dragonv5_main.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="fgg676"><twDevName>xc6slx100</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-3</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">TS_OSC = PERIOD TIMEGRP &quot;OSC&quot; 8 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.340</twMinPer></twConstHead><twPinLimitRpt anchorID="6"><twPinLimitBanner>Component Switching Limit Checks: TS_OSC = PERIOD TIMEGRP &quot;OSC&quot; 8 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="7" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="2.660" period="8.000" constraintValue="4.000" deviceLimit="2.670" physResource="dcm_gmii/dcm_sp_inst/CLKIN" logResource="dcm_gmii/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y10.CLKIN" clockNet="dcm_gmii/dcm_sp_inst_ML_NEW_DIVCLK"/><twPinLimit anchorID="8" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_100_150" slack="2.660" period="8.000" constraintValue="4.000" deviceLimit="2.670" physResource="dcm_gmii/dcm_sp_inst/CLKIN" logResource="dcm_gmii/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y10.CLKIN" clockNet="dcm_gmii/dcm_sp_inst_ML_NEW_DIVCLK"/><twPinLimit anchorID="9" type="MINPERIOD" name="Tdcmper_CLKIN" slack="4.430" period="8.000" constraintValue="8.000" deviceLimit="3.570" freqLimit="280.112" physResource="dcm_gmii/dcm_sp_inst/CLKIN" logResource="dcm_gmii/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y10.CLKIN" clockNet="dcm_gmii/dcm_sp_inst_ML_NEW_DIVCLK"/></twPinLimitRpt></twConst><twConst anchorID="10" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">TS_AD9222_DCO = PERIOD TIMEGRP &quot;AD9222_DCO&quot; 5 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>0.925</twMinPer></twConstHead><twPinLimitRpt anchorID="11"><twPinLimitBanner>Component Switching Limit Checks: TS_AD9222_DCO = PERIOD TIMEGRP &quot;AD9222_DCO&quot; 5 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="12" type="MINPERIOD" name="Tbufper_I" slack="4.075" period="5.000" constraintValue="5.000" deviceLimit="0.925" freqLimit="1081.081" physResource="BUFIO2_ADC_TL/I" logResource="BUFIO2_ADC_TL/I" locationPin="BUFIO2_X2Y28.I" clockNet="adc_dco_ibufout"/><twPinLimit anchorID="13" type="MINPERIOD" name="Tbufper_I" slack="4.075" period="5.000" constraintValue="5.000" deviceLimit="0.925" freqLimit="1081.081" physResource="BUFIO2_ADC_TR/I" logResource="BUFIO2_ADC_TR/I" locationPin="BUFIO2_X4Y28.I" clockNet="adc_dco_ibufout"/><twPinLimit anchorID="14" type="MINPERIOD" name="Tbufper_I" slack="4.075" period="5.000" constraintValue="5.000" deviceLimit="0.925" freqLimit="1081.081" physResource="BUFIO2_ADC_INV_TL/I" logResource="BUFIO2_ADC_INV_TL/I" locationPin="BUFIO2_X2Y29.I" clockNet="adc_dco_ibufout"/></twPinLimitRpt></twConst><twConst anchorID="15" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">TS_BP_EXTCLK = PERIOD TIMEGRP &quot;BP_EXTCLK&quot; 100 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>32.000</twMinPer></twConstHead><twPinLimitRpt anchorID="16"><twPinLimitBanner>Component Switching Limit Checks: TS_BP_EXTCLK = PERIOD TIMEGRP &quot;BP_EXTCLK&quot; 100 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="17" type="MINPERIOD" name="Tdcmper_CLKFX" slack="22.330" period="25.000" constraintValue="25.000" deviceLimit="2.670" freqLimit="374.532" physResource="dcm_extclk/dcm_sp_inst/CLKFX" logResource="dcm_extclk/dcm_sp_inst/CLKFX" locationPin="DCM_X0Y1.CLKFX" clockNet="dcm_extclk/clkfx"/><twPinLimit anchorID="18" type="MINLOWPULSE" name="Tdcmpw_CLKIN_10_25" slack="68.000" period="100.000" constraintValue="50.000" deviceLimit="16.000" physResource="dcm_extclk/dcm_sp_inst/CLKIN" logResource="dcm_extclk/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="dcm_extclk/dcm_sp_inst_ML_NEW_DIVCLK"/><twPinLimit anchorID="19" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_10_25" slack="68.000" period="100.000" constraintValue="50.000" deviceLimit="16.000" physResource="dcm_extclk/dcm_sp_inst/CLKIN" logResource="dcm_extclk/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="dcm_extclk/dcm_sp_inst_ML_NEW_DIVCLK"/></twPinLimitRpt></twConst><twConst anchorID="20" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">TS_dcm_gmii_clk0 = PERIOD TIMEGRP &quot;dcm_gmii_clk0&quot; TS_OSC HIGH 50%;</twConstName><twItemCnt>2236</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1097</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.575</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M (SLICE_X65Y27.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.020</twSlack><twSrc BELType="FF">RX_SELECT</twSrc><twDest BELType="FF">SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M</twDest><twTotPathDel>0.664</twTotPathDel><twClkSkew dest = "-0.263" src = "-0.948">-0.685</twClkSkew><twDelConst>0.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.417" fPhaseErr="0.257" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.501</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>RX_SELECT</twSrc><twDest BELType='FF'>SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X65Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X65Y26.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Maccum_RX_COUNT_lut&lt;0&gt;</twComp><twBEL>RX_SELECT</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y27.DX</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>RX_SELECT</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y27.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.070</twDelInfo><twComp>SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M</twComp><twBEL>SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M</twBEL></twPathDel><twLogDel>0.329</twLogDel><twRouteDel>0.335</twRouteDel><twTotDel>0.664</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">int_ETH_TX_CLK</twDestClk><twPctLog>49.5</twPctLog><twPctRoute>50.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_26 (SLICE_X18Y19.B4), 2 paths
</twPathRptBanner><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.425</twSlack><twSrc BELType="FF">SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_24</twSrc><twDest BELType="FF">SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_26</twDest><twTotPathDel>4.431</twTotPathDel><twClkSkew dest = "0.152" src = "0.161">0.009</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_24</twSrc><twDest BELType='FF'>SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_26</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X19Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">int_ETH_TX_CLK</twSrcClk><twPathDel><twSite>SLICE_X19Y19.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal&lt;24&gt;</twComp><twBEL>SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_24</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y36.C5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.588</twDelInfo><twComp>SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y36.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData&lt;7&gt;</twComp><twBEL>SiTCP/SiTCP/GMII/GMII_TXBUF/Mxor_fcsFb&lt;0&gt;_xo&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y19.B4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.906</twDelInfo><twComp>SiTCP/SiTCP/GMII/GMII_TXBUF/fcsAnd00b&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y19.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal&lt;28&gt;</twComp><twBEL>SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n0476191</twBEL><twBEL>SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_26</twBEL></twPathDel><twLogDel>0.937</twLogDel><twRouteDel>3.494</twRouteDel><twTotDel>4.431</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">int_ETH_TX_CLK</twDestClk><twPctLog>21.1</twPctLog><twPctRoute>78.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.377</twSlack><twSrc BELType="FF">SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_7</twSrc><twDest BELType="FF">SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_26</twDest><twTotPathDel>3.446</twTotPathDel><twClkSkew dest = "0.732" src = "0.774">0.042</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_7</twSrc><twDest BELType='FF'>SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_26</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X14Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">int_ETH_TX_CLK</twSrcClk><twPathDel><twSite>SLICE_X14Y36.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData&lt;7&gt;</twComp><twBEL>SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y36.C2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.586</twDelInfo><twComp>SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y36.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData&lt;7&gt;</twComp><twBEL>SiTCP/SiTCP/GMII/GMII_TXBUF/Mxor_fcsFb&lt;0&gt;_xo&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y19.B4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.906</twDelInfo><twComp>SiTCP/SiTCP/GMII/GMII_TXBUF/fcsAnd00b&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y19.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal&lt;28&gt;</twComp><twBEL>SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n0476191</twBEL><twBEL>SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_26</twBEL></twPathDel><twLogDel>0.954</twLogDel><twRouteDel>2.492</twRouteDel><twTotDel>3.446</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">int_ETH_TX_CLK</twDestClk><twPctLog>27.7</twPctLog><twPctRoute>72.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_4 (SLICE_X19Y18.D6), 2 paths
</twPathRptBanner><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.444</twSlack><twSrc BELType="FF">SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_24</twSrc><twDest BELType="FF">SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_4</twDest><twTotPathDel>4.413</twTotPathDel><twClkSkew dest = "0.153" src = "0.161">0.008</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_24</twSrc><twDest BELType='FF'>SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X19Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">int_ETH_TX_CLK</twSrcClk><twPathDel><twSite>SLICE_X19Y19.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal&lt;24&gt;</twComp><twBEL>SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_24</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y36.C5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.588</twDelInfo><twComp>SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y36.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData&lt;7&gt;</twComp><twBEL>SiTCP/SiTCP/GMII/GMII_TXBUF/Mxor_fcsFb&lt;0&gt;_xo&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y18.D6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.907</twDelInfo><twComp>SiTCP/SiTCP/GMII/GMII_TXBUF/fcsAnd00b&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y18.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal&lt;4&gt;</twComp><twBEL>SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n0476271</twBEL><twBEL>SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_4</twBEL></twPathDel><twLogDel>0.918</twLogDel><twRouteDel>3.495</twRouteDel><twTotDel>4.413</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">int_ETH_TX_CLK</twDestClk><twPctLog>20.8</twPctLog><twPctRoute>79.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.396</twSlack><twSrc BELType="FF">SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_7</twSrc><twDest BELType="FF">SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_4</twDest><twTotPathDel>3.428</twTotPathDel><twClkSkew dest = "0.733" src = "0.774">0.041</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_7</twSrc><twDest BELType='FF'>SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X14Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">int_ETH_TX_CLK</twSrcClk><twPathDel><twSite>SLICE_X14Y36.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData&lt;7&gt;</twComp><twBEL>SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y36.C2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.586</twDelInfo><twComp>SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y36.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData&lt;7&gt;</twComp><twBEL>SiTCP/SiTCP/GMII/GMII_TXBUF/Mxor_fcsFb&lt;0&gt;_xo&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y18.D6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.907</twDelInfo><twComp>SiTCP/SiTCP/GMII/GMII_TXBUF/fcsAnd00b&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y18.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal&lt;4&gt;</twComp><twBEL>SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n0476271</twBEL><twBEL>SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_4</twBEL></twPathDel><twLogDel>0.935</twLogDel><twRouteDel>2.493</twRouteDel><twTotDel>3.428</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">int_ETH_TX_CLK</twDestClk><twPctLog>27.3</twPctLog><twPctRoute>72.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_dcm_gmii_clk0 = PERIOD TIMEGRP &quot;dcm_gmii_clk0&quot; TS_OSC HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point SiTCP/SiTCP/GMII/GMII_TXCNT/memLen_0 (SLICE_X35Y29.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.392</twSlack><twSrc BELType="FF">SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_0</twSrc><twDest BELType="FF">SiTCP/SiTCP/GMII/GMII_TXCNT/memLen_0</twDest><twTotPathDel>0.394</twTotPathDel><twClkSkew dest = "0.042" src = "0.040">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_0</twSrc><twDest BELType='FF'>SiTCP/SiTCP/GMII/GMII_TXCNT/memLen_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X34Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">int_ETH_TX_CLK</twSrcClk><twPathDel><twSite>SLICE_X34Y29.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>SiTCP/SiTCP/GMII/GMII_TXBUF/orLen&lt;5&gt;</twComp><twBEL>SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y29.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.135</twDelInfo><twComp>SiTCP/SiTCP/GMII/GMII_TXBUF/orLen&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X35Y29.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>SiTCP/SiTCP/GMII/GMII_TXCNT/memLen&lt;3&gt;</twComp><twBEL>SiTCP/SiTCP/GMII/GMII_TXCNT/memLen_0</twBEL></twPathDel><twLogDel>0.259</twLogDel><twRouteDel>0.135</twRouteDel><twTotDel>0.394</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">int_ETH_TX_CLK</twDestClk><twPctLog>65.7</twPctLog><twPctRoute>34.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM (RAMB16_X3Y18.WEA0), 1 path
</twPathRptBanner><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.396</twSlack><twSrc BELType="FF">SiTCP/SiTCP/GMII/GMII_TXCNT/memWe</twSrc><twDest BELType="RAM">SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM</twDest><twTotPathDel>0.397</twTotPathDel><twClkSkew dest = "0.098" src = "0.097">-0.001</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SiTCP/SiTCP/GMII/GMII_TXCNT/memWe</twSrc><twDest BELType='RAM'>SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X55Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">int_ETH_TX_CLK</twSrcClk><twPathDel><twSite>SLICE_X55Y37.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>SiTCP/SiTCP/GMII/GMII_TXCNT/memWe</twComp><twBEL>SiTCP/SiTCP/GMII/GMII_TXCNT/memWe</twBEL></twPathDel><twPathDel><twSite>RAMB16_X3Y18.WEA0</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.252</twDelInfo><twComp>SiTCP/SiTCP/GMII/GMII_TXCNT/memWe</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X3Y18.CLKA</twSite><twDelType>Trckc_WEA</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM</twComp><twBEL>SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM</twBEL></twPathDel><twLogDel>0.145</twLogDel><twRouteDel>0.252</twRouteDel><twTotDel>0.397</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">int_ETH_TX_CLK</twDestClk><twPctLog>36.5</twPctLog><twPctRoute>63.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_5 (SLICE_X72Y49.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="35"><twConstPath anchorID="36" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.397</twSlack><twSrc BELType="FF">SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_5</twSrc><twDest BELType="FF">SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_5</twDest><twTotPathDel>0.397</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_5</twSrc><twDest BELType='FF'>SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X72Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">int_ETH_TX_CLK</twSrcClk><twPathDel><twSite>SLICE_X72Y49.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData&lt;7&gt;</twComp><twBEL>SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y49.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.076</twDelInfo><twComp>SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X72Y49.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.121</twDelInfo><twComp>SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData&lt;7&gt;</twComp><twBEL>SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData&lt;5&gt;_rt</twBEL><twBEL>SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_5</twBEL></twPathDel><twLogDel>0.321</twLogDel><twRouteDel>0.076</twRouteDel><twTotDel>0.397</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">int_ETH_TX_CLK</twDestClk><twPctLog>80.9</twPctLog><twPctRoute>19.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="37"><twPinLimitBanner>Component Switching Limit Checks: TS_dcm_gmii_clk0 = PERIOD TIMEGRP &quot;dcm_gmii_clk0&quot; TS_OSC HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="38" type="MINPERIOD" name="Trper_CLKB" slack="4.876" period="8.000" constraintValue="8.000" deviceLimit="3.124" freqLimit="320.102" physResource="SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKB" logResource="SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKB" locationPin="RAMB16_X1Y18.CLKB" clockNet="int_ETH_TX_CLK"/><twPinLimit anchorID="39" type="MINPERIOD" name="Trper_CLKB" slack="4.876" period="8.000" constraintValue="8.000" deviceLimit="3.124" freqLimit="320.102" physResource="SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKB" logResource="SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKB" locationPin="RAMB16_X0Y18.CLKB" clockNet="int_ETH_TX_CLK"/><twPinLimit anchorID="40" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="4.876" period="8.000" constraintValue="8.000" deviceLimit="3.124" freqLimit="320.102" physResource="SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKA" logResource="SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKA" locationPin="RAMB16_X3Y18.CLKA" clockNet="int_ETH_TX_CLK"/></twPinLimitRpt></twConst><twConst anchorID="41" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">TS_dcm_v5_clkout2 = PERIOD TIMEGRP &quot;dcm_v5_clkout2&quot; TS_OSC / 0.266666667 PHASE         7.5 ns HIGH 50%;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>21.978</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point int_clk_33m_90 (SLICE_X48Y133.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.006</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="FF">int_clk_33m_90</twDest><twTotPathDel>4.948</twTotPathDel><twClkSkew dest = "1.567" src = "1.848">0.281</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.280" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.265</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='FF'>int_clk_33m_90</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X32Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X32Y87.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y133.SR</twSite><twDelType>net</twDelType><twFanCnt>920</twFanCnt><twDelInfo twEdge="twRising">4.290</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y133.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.211</twDelInfo><twComp>int_clk_33m_90</twComp><twBEL>int_clk_33m_90</twBEL></twPathDel><twLogDel>0.658</twLogDel><twRouteDel>4.290</twRouteDel><twTotDel>4.948</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">clk_33m_90</twDestClk><twPctLog>13.3</twPctLog><twPctRoute>86.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point int_clk_33m_90 (SLICE_X48Y133.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>28.655</twSlack><twSrc BELType="FF">int_clk_33m_90</twSrc><twDest BELType="FF">int_clk_33m_90</twDest><twTotPathDel>1.200</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.280" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.145</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>int_clk_33m_90</twSrc><twDest BELType='FF'>int_clk_33m_90</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X48Y133.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">clk_33m_90</twSrcClk><twPathDel><twSite>SLICE_X48Y133.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>int_clk_33m_90</twComp><twBEL>int_clk_33m_90</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y133.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.464</twDelInfo><twComp>int_clk_33m_90</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y133.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>int_clk_33m_90</twComp><twBEL>int_clk_33m_90_INV_81_o1_INV_0</twBEL><twBEL>int_clk_33m_90</twBEL></twPathDel><twLogDel>0.736</twLogDel><twRouteDel>0.464</twRouteDel><twTotDel>1.200</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.500">clk_33m_90</twDestClk><twPctLog>61.3</twPctLog><twPctRoute>38.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_dcm_v5_clkout2 = PERIOD TIMEGRP &quot;dcm_v5_clkout2&quot; TS_OSC / 0.266666667 PHASE
        7.5 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point int_clk_33m_90 (SLICE_X48Y133.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.687</twSlack><twSrc BELType="FF">int_clk_33m_90</twSrc><twDest BELType="FF">int_clk_33m_90</twDest><twTotPathDel>0.687</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>int_clk_33m_90</twSrc><twDest BELType='FF'>int_clk_33m_90</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X48Y133.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="37.500">clk_33m_90</twSrcClk><twPathDel><twSite>SLICE_X48Y133.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>int_clk_33m_90</twComp><twBEL>int_clk_33m_90</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y133.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.256</twDelInfo><twComp>int_clk_33m_90</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X48Y133.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.197</twDelInfo><twComp>int_clk_33m_90</twComp><twBEL>int_clk_33m_90_INV_81_o1_INV_0</twBEL><twBEL>int_clk_33m_90</twBEL></twPathDel><twLogDel>0.431</twLogDel><twRouteDel>0.256</twRouteDel><twTotDel>0.687</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.500">clk_33m_90</twDestClk><twPctLog>62.7</twPctLog><twPctRoute>37.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point int_clk_33m_90 (SLICE_X48Y133.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>10.074</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="FF">int_clk_33m_90</twDest><twTotPathDel>2.983</twTotPathDel><twClkSkew dest = "0.931" src = "0.787">-0.144</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.280" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.265</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='FF'>int_clk_33m_90</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X32Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="15.000">clk</twSrcClk><twPathDel><twSite>SLICE_X32Y87.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y133.SR</twSite><twDelType>net</twDelType><twFanCnt>920</twFanCnt><twDelInfo twEdge="twFalling">2.664</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X48Y133.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twFalling">0.085</twDelInfo><twComp>int_clk_33m_90</twComp><twBEL>int_clk_33m_90</twBEL></twPathDel><twLogDel>0.319</twLogDel><twRouteDel>2.664</twRouteDel><twTotDel>2.983</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">clk_33m_90</twDestClk><twPctLog>10.7</twPctLog><twPctRoute>89.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="50"><twPinLimitBanner>Component Switching Limit Checks: TS_dcm_v5_clkout2 = PERIOD TIMEGRP &quot;dcm_v5_clkout2&quot; TS_OSC / 0.266666667 PHASE
        7.5 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="51" type="MINPERIOD" name="Tbcper_I" slack="28.270" period="30.000" constraintValue="30.000" deviceLimit="1.730" freqLimit="578.035" physResource="dcm_v5/clkout3_buf/I0" logResource="dcm_v5/clkout3_buf/I0" locationPin="BUFGMUX_X2Y1.I0" clockNet="dcm_v5/clkout2"/><twPinLimit anchorID="52" type="MINPERIOD" name="Tockper" slack="28.361" period="30.000" constraintValue="30.000" deviceLimit="1.639" freqLimit="610.128" physResource="adc_clk/CLK0" logResource="ODDR2_AD9222_CLK/CK0" locationPin="OLOGIC_X8Y175.CLK0" clockNet="clk_33m_90"/><twPinLimit anchorID="53" type="MINPERIOD" name="Tockper" slack="28.597" period="30.000" constraintValue="30.000" deviceLimit="1.403" freqLimit="712.758" physResource="adc_clk/CLK1" logResource="ODDR2_AD9222_CLK/CK1" locationPin="OLOGIC_X8Y175.CLK1" clockNet="clk_33m_90"/></twPinLimitRpt></twConst><twConst anchorID="54" twConstType="PERIOD" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">TS_dcm_v5_clkout0 = PERIOD TIMEGRP &quot;dcm_v5_clkout0&quot; TS_OSC / 1.06666667 HIGH         50%;</twConstName><twItemCnt>142487</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>27797</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.474</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point analog_trigger/trigl1_resynchbuf (SLICE_X59Y42.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="55"><twConstPath anchorID="56" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.026</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="FF">analog_trigger/trigl1_resynchbuf</twDest><twTotPathDel>6.927</twTotPathDel><twClkSkew dest = "1.550" src = "1.848">0.298</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.247" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.249</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='FF'>analog_trigger/trigl1_resynchbuf</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X32Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X32Y87.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y42.SR</twSite><twDelType>net</twDelType><twFanCnt>920</twFanCnt><twDelInfo twEdge="twRising">6.213</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y42.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.267</twDelInfo><twComp>analog_trigger/trigl1_resynchbuf</twComp><twBEL>analog_trigger/trigl1_resynchbuf</twBEL></twPathDel><twLogDel>0.714</twLogDel><twRouteDel>6.213</twRouteDel><twTotDel>6.927</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">clk_133m</twDestClk><twPctLog>10.3</twPctLog><twPctRoute>89.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point analog_trigger/dtrig_ir_3 (SLICE_X47Y33.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="57"><twConstPath anchorID="58" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.028</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="FF">analog_trigger/dtrig_ir_3</twDest><twTotPathDel>6.953</twTotPathDel><twClkSkew dest = "1.578" src = "1.848">0.270</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.247" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.249</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='FF'>analog_trigger/dtrig_ir_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X32Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X32Y87.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y33.SR</twSite><twDelType>net</twDelType><twFanCnt>920</twFanCnt><twDelInfo twEdge="twRising">6.193</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y33.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>analog_trigger/dtrig_ir&lt;3&gt;</twComp><twBEL>analog_trigger/dtrig_ir_3</twBEL></twPathDel><twLogDel>0.760</twLogDel><twRouteDel>6.193</twRouteDel><twTotDel>6.953</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">clk_133m</twDestClk><twPctLog>10.9</twPctLog><twPctRoute>89.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point spi_if_drs/cmdLen_3 (SLICE_X21Y154.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="59"><twConstPath anchorID="60" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.030</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="FF">spi_if_drs/cmdLen_3</twDest><twTotPathDel>6.979</twTotPathDel><twClkSkew dest = "1.606" src = "1.848">0.242</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.247" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.249</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='FF'>spi_if_drs/cmdLen_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X32Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X32Y87.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y154.SR</twSite><twDelType>net</twDelType><twFanCnt>920</twFanCnt><twDelInfo twEdge="twRising">6.219</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y154.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>spi_if_drs/cmdLen&lt;3&gt;</twComp><twBEL>spi_if_drs/cmdLen_3</twBEL></twPathDel><twLogDel>0.760</twLogDel><twRouteDel>6.219</twRouteDel><twTotDel>6.979</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">clk_133m</twDestClk><twPctLog>10.9</twPctLog><twPctRoute>89.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_dcm_v5_clkout0 = PERIOD TIMEGRP &quot;dcm_v5_clkout0&quot; TS_OSC / 1.06666667 HIGH
        50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3 (SLICE_X13Y84.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="61"><twConstPath anchorID="62" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.002</twSlack><twSrc BELType="FF">DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3</twSrc><twDest BELType="FF">DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3</twDest><twTotPathDel>0.444</twTotPathDel><twClkSkew dest = "1.005" src = "0.812">-0.193</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.247" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.249</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3</twSrc><twDest BELType='FF'>DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X13Y85.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X13Y85.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D&lt;6&gt;</twComp><twBEL>DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y84.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.187</twDelInfo><twComp>DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X13Y84.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D&lt;3&gt;</twComp><twBEL>DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>0.187</twRouteDel><twTotDel>0.444</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twDestClk><twPctLog>57.9</twPctLog><twPctRoute>42.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0 (SLICE_X13Y84.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="63"><twConstPath anchorID="64" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.004</twSlack><twSrc BELType="FF">DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0</twSrc><twDest BELType="FF">DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0</twDest><twTotPathDel>0.446</twTotPathDel><twClkSkew dest = "1.005" src = "0.812">-0.193</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.247" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.249</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0</twSrc><twDest BELType='FF'>DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X13Y85.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X13Y85.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D&lt;6&gt;</twComp><twBEL>DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y84.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.189</twDelInfo><twComp>DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X13Y84.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D&lt;3&gt;</twComp><twBEL>DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>0.189</twRouteDel><twTotDel>0.446</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twDestClk><twPctLog>57.6</twPctLog><twPctRoute>42.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_12 (SLICE_X89Y68.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="65"><twConstPath anchorID="66" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.005</twSlack><twSrc BELType="FF">DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_12</twSrc><twDest BELType="FF">DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_12</twDest><twTotPathDel>0.447</twTotPathDel><twClkSkew dest = "0.978" src = "0.785">-0.193</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.247" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.249</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_12</twSrc><twDest BELType='FF'>DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_12</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X89Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X89Y69.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D&lt;12&gt;</twComp><twBEL>DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y68.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D&lt;12&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X89Y68.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D&lt;12&gt;</twComp><twBEL>DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_12</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>0.190</twRouteDel><twTotDel>0.447</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twDestClk><twPctLog>57.5</twPctLog><twPctRoute>42.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="67"><twPinLimitBanner>Component Switching Limit Checks: TS_dcm_v5_clkout0 = PERIOD TIMEGRP &quot;dcm_v5_clkout0&quot; TS_OSC / 1.06666667 HIGH
        50%;</twPinLimitBanner><twPinLimit anchorID="68" type="MINPERIOD" name="Trper_CLKB" slack="4.376" period="7.500" constraintValue="7.500" deviceLimit="3.124" freqLimit="320.102" physResource="SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM1/CLKB" logResource="SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM1/CLKB" locationPin="RAMB16_X0Y36.CLKB" clockNet="clk_133m"/><twPinLimit anchorID="69" type="MINPERIOD" name="Trper_CLKB" slack="4.376" period="7.500" constraintValue="7.500" deviceLimit="3.124" freqLimit="320.102" physResource="SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM2/CLKB" logResource="SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM2/CLKB" locationPin="RAMB16_X0Y34.CLKB" clockNet="clk_133m"/><twPinLimit anchorID="70" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="4.376" period="7.500" constraintValue="7.500" deviceLimit="3.124" freqLimit="320.102" physResource="SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKA" logResource="SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKA" locationPin="RAMB16_X1Y18.CLKA" clockNet="clk_133m"/></twPinLimitRpt></twConst><twConst anchorID="71" twConstType="PERIOD" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">TS_dcm_v5_clkout1 = PERIOD TIMEGRP &quot;dcm_v5_clkout1&quot; TS_OSC / 0.533333333 HIGH         50%;</twConstName><twItemCnt>136754</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>16628</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>14.988</twMinPer></twConstHead><twPathRptBanner iPaths="188" iCriticalPaths="0" sType="EndPoint">Paths for end point DRS_READ_GEN[4].drs_read_i/rDRS_A_1 (SLICE_X60Y151.B6), 188 paths
</twPathRptBanner><twPathRpt anchorID="72"><twConstPath anchorID="73" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.006</twSlack><twSrc BELType="FF">rbcp_reg/regX90Data_1</twSrc><twDest BELType="FF">DRS_READ_GEN[4].drs_read_i/rDRS_A_1</twDest><twTotPathDel>6.995</twTotPathDel><twClkSkew dest = "1.542" src = "1.792">0.250</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.247" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.249</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX90Data_1</twSrc><twDest BELType='FF'>DRS_READ_GEN[4].drs_read_i/rDRS_A_1</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X58Y124.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X58Y124.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rbcp_reg/regX90Data&lt;1&gt;</twComp><twBEL>rbcp_reg/regX90Data_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y132.B5</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.306</twDelInfo><twComp>rbcp_reg/regX90Data&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y132.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>DRS_READ_GEN[4].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy&lt;0&gt;11</twComp><twBEL>DRS_READ_GEN[4].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT9</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y132.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.940</twDelInfo><twComp>DRS_READ_GEN[4].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT9</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y132.DMUX</twSite><twDelType>Tcxd</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DRS_READ_GEN[4].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy&lt;0&gt;11</twComp><twBEL>DRS_READ_GEN[4].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy&lt;0&gt;_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y142.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.476</twDelInfo><twComp>DRS_READ_GEN[4].drs_read_i/GND_77_o_GND_77_o_sub_13_OUT&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y142.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>DRS_READ_GEN[4].drs_read_i/GND_77_o_drs_c[13]_LessThan_59_o</twComp><twBEL>DRS_READ_GEN[4].drs_read_i/drs_state[3]_dummy_rsrload_Select_132_o111</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y151.B6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.772</twDelInfo><twComp>DRS_READ_GEN[4].drs_read_i/drs_state[3]_dummy_rsrload_Select_132_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y151.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>DRS_READ_GEN[4].drs_read_i/rDRS_A&lt;3&gt;</twComp><twBEL>DRS_READ_GEN[4].drs_read_i/rDRS_A_1_rstpot</twBEL><twBEL>DRS_READ_GEN[4].drs_read_i/rDRS_A_1</twBEL></twPathDel><twLogDel>1.501</twLogDel><twRouteDel>5.494</twRouteDel><twTotDel>6.995</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">clk</twDestClk><twPctLog>21.5</twPctLog><twPctRoute>78.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="74"><twConstPath anchorID="75" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.085</twSlack><twSrc BELType="FF">rbcp_reg/regX90Data_1</twSrc><twDest BELType="FF">DRS_READ_GEN[4].drs_read_i/rDRS_A_1</twDest><twTotPathDel>6.916</twTotPathDel><twClkSkew dest = "1.542" src = "1.792">0.250</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.247" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.249</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX90Data_1</twSrc><twDest BELType='FF'>DRS_READ_GEN[4].drs_read_i/rDRS_A_1</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X58Y124.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X58Y124.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rbcp_reg/regX90Data&lt;1&gt;</twComp><twBEL>rbcp_reg/regX90Data_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y132.B5</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.306</twDelInfo><twComp>rbcp_reg/regX90Data&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y132.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>DRS_READ_GEN[4].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy&lt;0&gt;11</twComp><twBEL>DRS_READ_GEN[4].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT9</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y132.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.940</twDelInfo><twComp>DRS_READ_GEN[4].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT9</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y132.COUT</twSite><twDelType>Tcxcy</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>DRS_READ_GEN[4].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy&lt;0&gt;11</twComp><twBEL>DRS_READ_GEN[4].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy&lt;0&gt;_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y133.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DRS_READ_GEN[4].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy&lt;0&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y133.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.177</twDelInfo><twComp>DRS_READ_GEN[4].drs_read_i/GND_77_o_GND_77_o_sub_13_OUT&lt;12&gt;</twComp><twBEL>DRS_READ_GEN[4].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_xor&lt;0&gt;_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y142.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.369</twDelInfo><twComp>DRS_READ_GEN[4].drs_read_i/GND_77_o_GND_77_o_sub_13_OUT&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y142.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>DRS_READ_GEN[4].drs_read_i/GND_77_o_drs_c[13]_LessThan_59_o</twComp><twBEL>DRS_READ_GEN[4].drs_read_i/drs_state[3]_dummy_rsrload_Select_132_o111</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y151.B6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.772</twDelInfo><twComp>DRS_READ_GEN[4].drs_read_i/drs_state[3]_dummy_rsrload_Select_132_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y151.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>DRS_READ_GEN[4].drs_read_i/rDRS_A&lt;3&gt;</twComp><twBEL>DRS_READ_GEN[4].drs_read_i/rDRS_A_1_rstpot</twBEL><twBEL>DRS_READ_GEN[4].drs_read_i/rDRS_A_1</twBEL></twPathDel><twLogDel>1.526</twLogDel><twRouteDel>5.390</twRouteDel><twTotDel>6.916</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">clk</twDestClk><twPctLog>22.1</twPctLog><twPctRoute>77.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="76"><twConstPath anchorID="77" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.205</twSlack><twSrc BELType="FF">rbcp_reg/regX91Data_3</twSrc><twDest BELType="FF">DRS_READ_GEN[4].drs_read_i/rDRS_A_1</twDest><twTotPathDel>6.799</twTotPathDel><twClkSkew dest = "1.542" src = "1.789">0.247</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.247" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.249</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX91Data_3</twSrc><twDest BELType='FF'>DRS_READ_GEN[4].drs_read_i/rDRS_A_1</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X59Y123.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X59Y123.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regX91Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX91Data_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y130.D5</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">1.329</twDelInfo><twComp>rbcp_reg/regX91Data&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y130.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>DRS_READ_GEN[4].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy&lt;0&gt;3</twComp><twBEL>DRS_READ_GEN[4].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT3</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y131.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.366</twDelInfo><twComp>DRS_READ_GEN[4].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT3</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y131.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.395</twDelInfo><twComp>DRS_READ_GEN[4].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy&lt;0&gt;7</twComp><twBEL>DRS_READ_GEN[4].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_lut&lt;0&gt;4</twBEL><twBEL>DRS_READ_GEN[4].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy&lt;0&gt;_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y132.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DRS_READ_GEN[4].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy&lt;0&gt;7</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y132.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>DRS_READ_GEN[4].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy&lt;0&gt;11</twComp><twBEL>DRS_READ_GEN[4].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy&lt;0&gt;_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y142.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.476</twDelInfo><twComp>DRS_READ_GEN[4].drs_read_i/GND_77_o_GND_77_o_sub_13_OUT&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y142.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>DRS_READ_GEN[4].drs_read_i/GND_77_o_drs_c[13]_LessThan_59_o</twComp><twBEL>DRS_READ_GEN[4].drs_read_i/drs_state[3]_dummy_rsrload_Select_132_o111</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y151.B6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.772</twDelInfo><twComp>DRS_READ_GEN[4].drs_read_i/drs_state[3]_dummy_rsrload_Select_132_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y151.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>DRS_READ_GEN[4].drs_read_i/rDRS_A&lt;3&gt;</twComp><twBEL>DRS_READ_GEN[4].drs_read_i/rDRS_A_1_rstpot</twBEL><twBEL>DRS_READ_GEN[4].drs_read_i/rDRS_A_1</twBEL></twPathDel><twLogDel>1.853</twLogDel><twRouteDel>4.946</twRouteDel><twTotDel>6.799</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">clk</twDestClk><twPctLog>27.3</twPctLog><twPctRoute>72.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="188" iCriticalPaths="0" sType="EndPoint">Paths for end point DRS_READ_GEN[5].drs_read_i/rDRS_A_0 (SLICE_X49Y156.A5), 188 paths
</twPathRptBanner><twPathRpt anchorID="78"><twConstPath anchorID="79" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.030</twSlack><twSrc BELType="FF">rbcp_reg/regX90Data_1</twSrc><twDest BELType="FF">DRS_READ_GEN[5].drs_read_i/rDRS_A_0</twDest><twTotPathDel>7.003</twTotPathDel><twClkSkew dest = "1.574" src = "1.792">0.218</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.247" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.249</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX90Data_1</twSrc><twDest BELType='FF'>DRS_READ_GEN[5].drs_read_i/rDRS_A_0</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X58Y124.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X58Y124.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rbcp_reg/regX90Data&lt;1&gt;</twComp><twBEL>rbcp_reg/regX90Data_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y134.B3</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.350</twDelInfo><twComp>rbcp_reg/regX90Data&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y134.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>DRS_READ_GEN[5].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy&lt;0&gt;11</twComp><twBEL>DRS_READ_GEN[5].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT9</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y134.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.059</twDelInfo><twComp>DRS_READ_GEN[5].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT9</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y134.COUT</twSite><twDelType>Tcxcy</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>DRS_READ_GEN[5].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy&lt;0&gt;11</twComp><twBEL>DRS_READ_GEN[5].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy&lt;0&gt;_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y135.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DRS_READ_GEN[5].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy&lt;0&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y135.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.202</twDelInfo><twComp>DRS_READ_GEN[5].drs_read_i/GND_77_o_GND_77_o_sub_13_OUT&lt;12&gt;</twComp><twBEL>DRS_READ_GEN[5].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_xor&lt;0&gt;_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y143.D4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.364</twDelInfo><twComp>DRS_READ_GEN[5].drs_read_i/GND_77_o_GND_77_o_sub_13_OUT&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y143.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DRS_READ_GEN[5].drs_read_i/drs_state[3]_dummy_rsrload_Select_132_o11</twComp><twBEL>DRS_READ_GEN[5].drs_read_i/drs_state[3]_dummy_rsrload_Select_132_o111</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y156.A5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.643</twDelInfo><twComp>DRS_READ_GEN[5].drs_read_i/drs_state[3]_dummy_rsrload_Select_132_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y156.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>DRS_READ_GEN[5].drs_read_i/rDRS_A&lt;3&gt;</twComp><twBEL>DRS_READ_GEN[5].drs_read_i/rDRS_A_0_rstpot</twBEL><twBEL>DRS_READ_GEN[5].drs_read_i/rDRS_A_0</twBEL></twPathDel><twLogDel>1.584</twLogDel><twRouteDel>5.419</twRouteDel><twTotDel>7.003</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">clk</twDestClk><twPctLog>22.6</twPctLog><twPctRoute>77.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="80"><twConstPath anchorID="81" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.148</twSlack><twSrc BELType="FF">rbcp_reg/regX90Data_1</twSrc><twDest BELType="FF">DRS_READ_GEN[5].drs_read_i/rDRS_A_0</twDest><twTotPathDel>6.885</twTotPathDel><twClkSkew dest = "1.574" src = "1.792">0.218</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.247" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.249</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX90Data_1</twSrc><twDest BELType='FF'>DRS_READ_GEN[5].drs_read_i/rDRS_A_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X58Y124.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X58Y124.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rbcp_reg/regX90Data&lt;1&gt;</twComp><twBEL>rbcp_reg/regX90Data_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y134.B3</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.350</twDelInfo><twComp>rbcp_reg/regX90Data&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y134.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>DRS_READ_GEN[5].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy&lt;0&gt;11</twComp><twBEL>DRS_READ_GEN[5].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT9</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y134.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.059</twDelInfo><twComp>DRS_READ_GEN[5].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT9</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y134.DMUX</twSite><twDelType>Tcxd</twDelType><twDelInfo twEdge="twRising">0.288</twDelInfo><twComp>DRS_READ_GEN[5].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy&lt;0&gt;11</twComp><twBEL>DRS_READ_GEN[5].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy&lt;0&gt;_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y143.D6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.256</twDelInfo><twComp>DRS_READ_GEN[5].drs_read_i/GND_77_o_GND_77_o_sub_13_OUT&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y143.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DRS_READ_GEN[5].drs_read_i/drs_state[3]_dummy_rsrload_Select_132_o11</twComp><twBEL>DRS_READ_GEN[5].drs_read_i/drs_state[3]_dummy_rsrload_Select_132_o111</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y156.A5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.643</twDelInfo><twComp>DRS_READ_GEN[5].drs_read_i/drs_state[3]_dummy_rsrload_Select_132_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y156.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>DRS_READ_GEN[5].drs_read_i/rDRS_A&lt;3&gt;</twComp><twBEL>DRS_READ_GEN[5].drs_read_i/rDRS_A_0_rstpot</twBEL><twBEL>DRS_READ_GEN[5].drs_read_i/rDRS_A_0</twBEL></twPathDel><twLogDel>1.577</twLogDel><twRouteDel>5.308</twRouteDel><twTotDel>6.885</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">clk</twDestClk><twPctLog>22.9</twPctLog><twPctRoute>77.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="82"><twConstPath anchorID="83" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.274</twSlack><twSrc BELType="FF">rbcp_reg/regX90Data_4</twSrc><twDest BELType="FF">DRS_READ_GEN[5].drs_read_i/rDRS_A_0</twDest><twTotPathDel>6.749</twTotPathDel><twClkSkew dest = "1.574" src = "1.802">0.228</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.247" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.249</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX90Data_4</twSrc><twDest BELType='FF'>DRS_READ_GEN[5].drs_read_i/rDRS_A_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X55Y115.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X55Y115.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regX90Data&lt;4&gt;</twComp><twBEL>rbcp_reg/regX90Data_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y135.A4</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">2.400</twDelInfo><twComp>rbcp_reg/regX90Data&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y135.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.370</twDelInfo><twComp>DRS_READ_GEN[5].drs_read_i/GND_77_o_GND_77_o_sub_13_OUT&lt;12&gt;</twComp><twBEL>DRS_READ_GEN[7].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_lut&lt;0&gt;123</twBEL><twBEL>DRS_READ_GEN[5].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_xor&lt;0&gt;_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y143.D4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.364</twDelInfo><twComp>DRS_READ_GEN[5].drs_read_i/GND_77_o_GND_77_o_sub_13_OUT&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y143.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DRS_READ_GEN[5].drs_read_i/drs_state[3]_dummy_rsrload_Select_132_o11</twComp><twBEL>DRS_READ_GEN[5].drs_read_i/drs_state[3]_dummy_rsrload_Select_132_o111</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y156.A5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.643</twDelInfo><twComp>DRS_READ_GEN[5].drs_read_i/drs_state[3]_dummy_rsrload_Select_132_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y156.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>DRS_READ_GEN[5].drs_read_i/rDRS_A&lt;3&gt;</twComp><twBEL>DRS_READ_GEN[5].drs_read_i/rDRS_A_0_rstpot</twBEL><twBEL>DRS_READ_GEN[5].drs_read_i/rDRS_A_0</twBEL></twPathDel><twLogDel>1.342</twLogDel><twRouteDel>5.407</twRouteDel><twTotDel>6.749</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">clk</twDestClk><twPctLog>19.9</twPctLog><twPctRoute>80.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="188" iCriticalPaths="0" sType="EndPoint">Paths for end point DRS_READ_GEN[4].drs_read_i/rDRS_A_2 (SLICE_X60Y151.C4), 188 paths
</twPathRptBanner><twPathRpt anchorID="84"><twConstPath anchorID="85" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.049</twSlack><twSrc BELType="FF">rbcp_reg/regX90Data_1</twSrc><twDest BELType="FF">DRS_READ_GEN[4].drs_read_i/rDRS_A_2</twDest><twTotPathDel>6.952</twTotPathDel><twClkSkew dest = "1.542" src = "1.792">0.250</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.247" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.249</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX90Data_1</twSrc><twDest BELType='FF'>DRS_READ_GEN[4].drs_read_i/rDRS_A_2</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X58Y124.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X58Y124.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rbcp_reg/regX90Data&lt;1&gt;</twComp><twBEL>rbcp_reg/regX90Data_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y132.B5</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.306</twDelInfo><twComp>rbcp_reg/regX90Data&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y132.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>DRS_READ_GEN[4].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy&lt;0&gt;11</twComp><twBEL>DRS_READ_GEN[4].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT9</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y132.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.940</twDelInfo><twComp>DRS_READ_GEN[4].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT9</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y132.DMUX</twSite><twDelType>Tcxd</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DRS_READ_GEN[4].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy&lt;0&gt;11</twComp><twBEL>DRS_READ_GEN[4].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy&lt;0&gt;_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y142.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.476</twDelInfo><twComp>DRS_READ_GEN[4].drs_read_i/GND_77_o_GND_77_o_sub_13_OUT&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y142.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>DRS_READ_GEN[4].drs_read_i/GND_77_o_drs_c[13]_LessThan_59_o</twComp><twBEL>DRS_READ_GEN[4].drs_read_i/drs_state[3]_dummy_rsrload_Select_132_o111</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y151.C4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.729</twDelInfo><twComp>DRS_READ_GEN[4].drs_read_i/drs_state[3]_dummy_rsrload_Select_132_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y151.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>DRS_READ_GEN[4].drs_read_i/rDRS_A&lt;3&gt;</twComp><twBEL>DRS_READ_GEN[4].drs_read_i/rDRS_A_2_rstpot</twBEL><twBEL>DRS_READ_GEN[4].drs_read_i/rDRS_A_2</twBEL></twPathDel><twLogDel>1.501</twLogDel><twRouteDel>5.451</twRouteDel><twTotDel>6.952</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">clk</twDestClk><twPctLog>21.6</twPctLog><twPctRoute>78.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="86"><twConstPath anchorID="87" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.128</twSlack><twSrc BELType="FF">rbcp_reg/regX90Data_1</twSrc><twDest BELType="FF">DRS_READ_GEN[4].drs_read_i/rDRS_A_2</twDest><twTotPathDel>6.873</twTotPathDel><twClkSkew dest = "1.542" src = "1.792">0.250</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.247" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.249</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX90Data_1</twSrc><twDest BELType='FF'>DRS_READ_GEN[4].drs_read_i/rDRS_A_2</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X58Y124.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X58Y124.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rbcp_reg/regX90Data&lt;1&gt;</twComp><twBEL>rbcp_reg/regX90Data_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y132.B5</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.306</twDelInfo><twComp>rbcp_reg/regX90Data&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y132.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>DRS_READ_GEN[4].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy&lt;0&gt;11</twComp><twBEL>DRS_READ_GEN[4].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT9</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y132.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.940</twDelInfo><twComp>DRS_READ_GEN[4].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT9</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y132.COUT</twSite><twDelType>Tcxcy</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>DRS_READ_GEN[4].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy&lt;0&gt;11</twComp><twBEL>DRS_READ_GEN[4].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy&lt;0&gt;_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y133.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DRS_READ_GEN[4].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy&lt;0&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y133.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.177</twDelInfo><twComp>DRS_READ_GEN[4].drs_read_i/GND_77_o_GND_77_o_sub_13_OUT&lt;12&gt;</twComp><twBEL>DRS_READ_GEN[4].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_xor&lt;0&gt;_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y142.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.369</twDelInfo><twComp>DRS_READ_GEN[4].drs_read_i/GND_77_o_GND_77_o_sub_13_OUT&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y142.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>DRS_READ_GEN[4].drs_read_i/GND_77_o_drs_c[13]_LessThan_59_o</twComp><twBEL>DRS_READ_GEN[4].drs_read_i/drs_state[3]_dummy_rsrload_Select_132_o111</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y151.C4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.729</twDelInfo><twComp>DRS_READ_GEN[4].drs_read_i/drs_state[3]_dummy_rsrload_Select_132_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y151.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>DRS_READ_GEN[4].drs_read_i/rDRS_A&lt;3&gt;</twComp><twBEL>DRS_READ_GEN[4].drs_read_i/rDRS_A_2_rstpot</twBEL><twBEL>DRS_READ_GEN[4].drs_read_i/rDRS_A_2</twBEL></twPathDel><twLogDel>1.526</twLogDel><twRouteDel>5.347</twRouteDel><twTotDel>6.873</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">clk</twDestClk><twPctLog>22.2</twPctLog><twPctRoute>77.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="88"><twConstPath anchorID="89" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.248</twSlack><twSrc BELType="FF">rbcp_reg/regX91Data_3</twSrc><twDest BELType="FF">DRS_READ_GEN[4].drs_read_i/rDRS_A_2</twDest><twTotPathDel>6.756</twTotPathDel><twClkSkew dest = "1.542" src = "1.789">0.247</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.247" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.249</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX91Data_3</twSrc><twDest BELType='FF'>DRS_READ_GEN[4].drs_read_i/rDRS_A_2</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X59Y123.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X59Y123.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regX91Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX91Data_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y130.D5</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">1.329</twDelInfo><twComp>rbcp_reg/regX91Data&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y130.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>DRS_READ_GEN[4].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy&lt;0&gt;3</twComp><twBEL>DRS_READ_GEN[4].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT3</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y131.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.366</twDelInfo><twComp>DRS_READ_GEN[4].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT3</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y131.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.395</twDelInfo><twComp>DRS_READ_GEN[4].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy&lt;0&gt;7</twComp><twBEL>DRS_READ_GEN[4].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_lut&lt;0&gt;4</twBEL><twBEL>DRS_READ_GEN[4].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy&lt;0&gt;_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y132.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DRS_READ_GEN[4].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy&lt;0&gt;7</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y132.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>DRS_READ_GEN[4].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy&lt;0&gt;11</twComp><twBEL>DRS_READ_GEN[4].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy&lt;0&gt;_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y142.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.476</twDelInfo><twComp>DRS_READ_GEN[4].drs_read_i/GND_77_o_GND_77_o_sub_13_OUT&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y142.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>DRS_READ_GEN[4].drs_read_i/GND_77_o_drs_c[13]_LessThan_59_o</twComp><twBEL>DRS_READ_GEN[4].drs_read_i/drs_state[3]_dummy_rsrload_Select_132_o111</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y151.C4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.729</twDelInfo><twComp>DRS_READ_GEN[4].drs_read_i/drs_state[3]_dummy_rsrload_Select_132_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y151.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>DRS_READ_GEN[4].drs_read_i/rDRS_A&lt;3&gt;</twComp><twBEL>DRS_READ_GEN[4].drs_read_i/rDRS_A_2_rstpot</twBEL><twBEL>DRS_READ_GEN[4].drs_read_i/rDRS_A_2</twBEL></twPathDel><twLogDel>1.853</twLogDel><twRouteDel>4.903</twRouteDel><twTotDel>6.756</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">clk</twDestClk><twPctLog>27.4</twPctLog><twPctRoute>72.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_dcm_v5_clkout1 = PERIOD TIMEGRP &quot;dcm_v5_clkout1&quot; TS_OSC / 0.533333333 HIGH
        50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sram/rSRAM_A_13 (SLICE_X14Y58.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="90"><twConstPath anchorID="91" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.001</twSlack><twSrc BELType="FF">rbcp_reg/regX74Data_3</twSrc><twDest BELType="FF">sram/rSRAM_A_13</twDest><twTotPathDel>0.441</twTotPathDel><twClkSkew dest = "0.996" src = "0.805">-0.191</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.247" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.249</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX74Data_3</twSrc><twDest BELType='FF'>sram/rSRAM_A_13</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X15Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="15.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X15Y57.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>rbcp_reg/regX74Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX74Data_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y58.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.195</twDelInfo><twComp>rbcp_reg/regX74Data&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X14Y58.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.048</twDelInfo><twComp>sram/rSRAM_A_13</twComp><twBEL>sram/rSRAM_A_13</twBEL></twPathDel><twLogDel>0.246</twLogDel><twRouteDel>0.195</twRouteDel><twTotDel>0.441</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">clk</twDestClk><twPctLog>55.8</twPctLog><twPctRoute>44.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_10 (SLICE_X88Y76.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="92"><twConstPath anchorID="93" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.002</twSlack><twSrc BELType="FF">DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_10</twSrc><twDest BELType="FF">DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_10</twDest><twTotPathDel>0.442</twTotPathDel><twClkSkew dest = "0.980" src = "0.789">-0.191</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.247" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.249</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_10</twSrc><twDest BELType='FF'>DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_10</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X88Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="15.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X88Y75.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D&lt;12&gt;</twComp><twBEL>DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y76.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.194</twDelInfo><twComp>DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D&lt;10&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X88Y76.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.048</twDelInfo><twComp>DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D&lt;12&gt;</twComp><twBEL>DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_10</twBEL></twPathDel><twLogDel>0.248</twLogDel><twRouteDel>0.194</twRouteDel><twTotDel>0.442</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">clk</twDestClk><twPctLog>56.1</twPctLog><twPctRoute>43.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sram/sramwrite_check_0 (SLICE_X22Y56.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="94"><twConstPath anchorID="95" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.003</twSlack><twSrc BELType="FF">rbcp_reg/regX70Data_2</twSrc><twDest BELType="FF">sram/sramwrite_check_0</twDest><twTotPathDel>0.441</twTotPathDel><twClkSkew dest = "0.951" src = "0.762">-0.189</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.247" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.249</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX70Data_2</twSrc><twDest BELType='FF'>sram/sramwrite_check_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X23Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="15.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X23Y56.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>rbcp_reg/regX70Data&lt;6&gt;</twComp><twBEL>rbcp_reg/regX70Data_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y56.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.053</twDelInfo><twComp>rbcp_reg/regX70Data&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X22Y56.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>sram/sramwrite_check&lt;1&gt;</twComp><twBEL>sram/Mmux_command_sramwrite_sramwrite_ir[2]_MUX_1637_o11</twBEL><twBEL>sram/sramwrite_check_0</twBEL></twPathDel><twLogDel>0.388</twLogDel><twRouteDel>0.053</twRouteDel><twTotDel>0.441</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">clk</twDestClk><twPctLog>88.0</twPctLog><twPctRoute>12.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="96"><twPinLimitBanner>Component Switching Limit Checks: TS_dcm_v5_clkout1 = PERIOD TIMEGRP &quot;dcm_v5_clkout1&quot; TS_OSC / 0.533333333 HIGH
        50%;</twPinLimitBanner><twPinLimit anchorID="97" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="11.876" period="15.000" constraintValue="15.000" deviceLimit="3.124" freqLimit="320.102" physResource="counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" logResource="counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X5Y44.CLKA" clockNet="clk"/><twPinLimit anchorID="98" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="11.876" period="15.000" constraintValue="15.000" deviceLimit="3.124" freqLimit="320.102" physResource="DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" logResource="DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X1Y38.CLKA" clockNet="clk"/><twPinLimit anchorID="99" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="11.876" period="15.000" constraintValue="15.000" deviceLimit="3.124" freqLimit="320.102" physResource="DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" logResource="DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X2Y34.CLKA" clockNet="clk"/></twPinLimitRpt></twConst><twConst anchorID="100" twConstType="PERIOD" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">TS_adc_divclk = PERIOD TIMEGRP &quot;adc_divclk&quot; TS_AD9222_DCO HIGH 50%;</twConstName><twItemCnt>1808</twItemCnt><twErrCntSetup>3</twErrCntSetup><twErrCntEndPt>3</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1646</twEndPtCnt><twPathErrCnt>3</twPathErrCnt><twMinPer>5.340</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point adc_ddrout0_ir_6 (SLICE_X39Y180.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="101"><twConstPath anchorID="102" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.340</twSlack><twSrc BELType="FF">ADC_IF_GEN_TL[6].IDDR2_AD9222</twSrc><twDest BELType="FF">adc_ddrout0_ir_6</twDest><twTotPathDel>5.678</twTotPathDel><twClkSkew dest = "2.552" src = "2.179">-0.373</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ADC_IF_GEN_TL[6].IDDR2_AD9222</twSrc><twDest BELType='FF'>adc_ddrout0_ir_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>ILOGIC_X9Y173.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc_ioclk2</twSrcClk><twPathDel><twSite>ILOGIC_X9Y173.Q4</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">1.220</twDelInfo><twComp>adc_ddrout1&lt;6&gt;</twComp><twBEL>ADC_IF_GEN_TL[6].IDDR2_AD9222</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y180.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.231</twDelInfo><twComp>adc_ddrout0&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y180.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>adc_ddrout1_ir&lt;7&gt;</twComp><twBEL>adc_ddrout0&lt;6&gt;_rt</twBEL><twBEL>adc_ddrout0_ir_6</twBEL></twPathDel><twLogDel>1.447</twLogDel><twRouteDel>4.231</twRouteDel><twTotDel>5.678</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">adc_dco</twDestClk><twPctLog>25.5</twPctLog><twPctRoute>74.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point adc_ddrout0_ir_5 (SLICE_X39Y180.B4), 1 path
</twPathRptBanner><twPathRpt anchorID="103"><twConstPath anchorID="104" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.332</twSlack><twSrc BELType="FF">ADC_IF_GEN_TL[5].IDDR2_AD9222</twSrc><twDest BELType="FF">adc_ddrout0_ir_5</twDest><twTotPathDel>5.670</twTotPathDel><twClkSkew dest = "2.552" src = "2.179">-0.373</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ADC_IF_GEN_TL[5].IDDR2_AD9222</twSrc><twDest BELType='FF'>adc_ddrout0_ir_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>ILOGIC_X10Y173.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc_ioclk2</twSrcClk><twPathDel><twSite>ILOGIC_X10Y173.Q4</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">1.220</twDelInfo><twComp>adc_ddrout1&lt;5&gt;</twComp><twBEL>ADC_IF_GEN_TL[5].IDDR2_AD9222</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y180.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.223</twDelInfo><twComp>adc_ddrout0&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y180.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>adc_ddrout1_ir&lt;7&gt;</twComp><twBEL>adc_ddrout0&lt;5&gt;_rt</twBEL><twBEL>adc_ddrout0_ir_5</twBEL></twPathDel><twLogDel>1.447</twLogDel><twRouteDel>4.223</twRouteDel><twTotDel>5.670</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">adc_dco</twDestClk><twPctLog>25.5</twPctLog><twPctRoute>74.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point adc_ddrout0_ir_7 (SLICE_X39Y180.D5), 1 path
</twPathRptBanner><twPathRpt anchorID="105"><twConstPath anchorID="106" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.202</twSlack><twSrc BELType="FF">ADC_IF_GEN_TL[7].IDDR2_AD9222</twSrc><twDest BELType="FF">adc_ddrout0_ir_7</twDest><twTotPathDel>5.540</twTotPathDel><twClkSkew dest = "2.552" src = "2.179">-0.373</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ADC_IF_GEN_TL[7].IDDR2_AD9222</twSrc><twDest BELType='FF'>adc_ddrout0_ir_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>ILOGIC_X10Y175.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc_ioclk2</twSrcClk><twPathDel><twSite>ILOGIC_X10Y175.Q4</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">1.220</twDelInfo><twComp>adc_ddrout1&lt;7&gt;</twComp><twBEL>ADC_IF_GEN_TL[7].IDDR2_AD9222</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y180.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.093</twDelInfo><twComp>adc_ddrout0&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y180.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>adc_ddrout1_ir&lt;7&gt;</twComp><twBEL>adc_ddrout0&lt;7&gt;_rt</twBEL><twBEL>adc_ddrout0_ir_7</twBEL></twPathDel><twLogDel>1.447</twLogDel><twRouteDel>4.093</twRouteDel><twTotDel>5.540</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">adc_dco</twDestClk><twPctLog>26.1</twPctLog><twPctRoute>73.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_adc_divclk = PERIOD TIMEGRP &quot;adc_divclk&quot; TS_AD9222_DCO HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point adc_ddrout0_ir_3 (SLICE_X70Y189.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="107"><twConstPath anchorID="108" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.087</twSlack><twSrc BELType="FF">ADC_IF_GEN_TR[3].IDDR2_AD9222</twSrc><twDest BELType="FF">adc_ddrout0_ir_3</twDest><twTotPathDel>0.873</twTotPathDel><twClkSkew dest = "1.269" src = "0.518">-0.751</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ADC_IF_GEN_TR[3].IDDR2_AD9222</twSrc><twDest BELType='FF'>adc_ddrout0_ir_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X17Y173.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">adc_ioclk</twSrcClk><twPathDel><twSite>ILOGIC_X17Y173.Q4</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twFalling">0.591</twDelInfo><twComp>adc_ddrout1&lt;3&gt;</twComp><twBEL>ADC_IF_GEN_TR[3].IDDR2_AD9222</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y189.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.241</twDelInfo><twComp>adc_ddrout0&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X70Y189.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.041</twDelInfo><twComp>adc_ddrout0_ir&lt;3&gt;</twComp><twBEL>adc_ddrout0_ir_3</twBEL></twPathDel><twLogDel>0.632</twLogDel><twRouteDel>0.241</twRouteDel><twTotDel>0.873</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">adc_dco</twDestClk><twPctLog>72.4</twPctLog><twPctRoute>27.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point adc_ddrout1_ir_2 (SLICE_X67Y187.C4), 1 path
</twPathRptBanner><twPathRpt anchorID="109"><twConstPath anchorID="110" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.132</twSlack><twSrc BELType="FF">ADC_IF_GEN_TR[2].IDDR2_AD9222</twSrc><twDest BELType="FF">adc_ddrout1_ir_2</twDest><twTotPathDel>0.902</twTotPathDel><twClkSkew dest = "1.253" src = "0.518">-0.735</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ADC_IF_GEN_TR[2].IDDR2_AD9222</twSrc><twDest BELType='FF'>adc_ddrout1_ir_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>ILOGIC_X16Y175.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">adc_ioclk</twSrcClk><twPathDel><twSite>ILOGIC_X16Y175.Q3</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twFalling">0.420</twDelInfo><twComp>adc_ddrout1&lt;2&gt;</twComp><twBEL>ADC_IF_GEN_TR[2].IDDR2_AD9222</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y187.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.327</twDelInfo><twComp>adc_ddrout1&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X67Y187.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.155</twDelInfo><twComp>adc_ddrout1_ir2&lt;3&gt;</twComp><twBEL>adc_ddrout1&lt;2&gt;_rt</twBEL><twBEL>adc_ddrout1_ir_2</twBEL></twPathDel><twLogDel>0.575</twLogDel><twRouteDel>0.327</twRouteDel><twTotDel>0.902</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">adc_dco</twDestClk><twPctLog>63.7</twPctLog><twPctRoute>36.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point adc_ddrout1_ir_3 (SLICE_X67Y187.D4), 1 path
</twPathRptBanner><twPathRpt anchorID="111"><twConstPath anchorID="112" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.174</twSlack><twSrc BELType="FF">ADC_IF_GEN_TR[3].IDDR2_AD9222</twSrc><twDest BELType="FF">adc_ddrout1_ir_3</twDest><twTotPathDel>0.944</twTotPathDel><twClkSkew dest = "1.253" src = "0.518">-0.735</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ADC_IF_GEN_TR[3].IDDR2_AD9222</twSrc><twDest BELType='FF'>adc_ddrout1_ir_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>ILOGIC_X17Y173.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">adc_ioclk</twSrcClk><twPathDel><twSite>ILOGIC_X17Y173.Q3</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twFalling">0.420</twDelInfo><twComp>adc_ddrout1&lt;3&gt;</twComp><twBEL>ADC_IF_GEN_TR[3].IDDR2_AD9222</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y187.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.369</twDelInfo><twComp>adc_ddrout1&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X67Y187.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.155</twDelInfo><twComp>adc_ddrout1_ir2&lt;3&gt;</twComp><twBEL>adc_ddrout1&lt;3&gt;_rt</twBEL><twBEL>adc_ddrout1_ir_3</twBEL></twPathDel><twLogDel>0.575</twLogDel><twRouteDel>0.369</twRouteDel><twTotDel>0.944</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">adc_dco</twDestClk><twPctLog>60.9</twPctLog><twPctRoute>39.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="113"><twPinLimitBanner>Component Switching Limit Checks: TS_adc_divclk = PERIOD TIMEGRP &quot;adc_divclk&quot; TS_AD9222_DCO HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="114" type="MINPERIOD" name="Tbcper_I" slack="3.270" period="5.000" constraintValue="5.000" deviceLimit="1.730" freqLimit="578.035" physResource="adc_dco_bufg/I0" logResource="adc_dco_bufg/I0" locationPin="BUFGMUX_X2Y4.I0" clockNet="adc_divclk"/><twPinLimit anchorID="115" type="MINPERIOD" name="Tcp" slack="3.962" period="5.000" constraintValue="5.000" deviceLimit="1.038" freqLimit="963.391" physResource="adc_buf_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014&lt;77&gt;/CLK" logResource="adc_buf_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13_RAMA/CLK" locationPin="SLICE_X36Y166.CLK" clockNet="adc_dco"/><twPinLimit anchorID="116" type="MINPERIOD" name="Tcp" slack="3.962" period="5.000" constraintValue="5.000" deviceLimit="1.038" freqLimit="963.391" physResource="adc_buf_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014&lt;77&gt;/CLK" logResource="adc_buf_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13_RAMA_D1/CLK" locationPin="SLICE_X36Y166.CLK" clockNet="adc_dco"/></twPinLimitRpt></twConst><twConst anchorID="117" twConstType="PERIOD" ><twConstHead uID="9"><twConstName UCFConstName="" ScopeName="">TS_adc_ioclk2 = PERIOD TIMEGRP &quot;adc_ioclk2&quot; TS_AD9222_DCO HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>0.818</twMinPer></twConstHead><twPinLimitRpt anchorID="118"><twPinLimitBanner>Component Switching Limit Checks: TS_adc_ioclk2 = PERIOD TIMEGRP &quot;adc_ioclk2&quot; TS_AD9222_DCO HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="119" type="MINPERIOD" name="Tickper" slack="4.182" period="5.000" constraintValue="5.000" deviceLimit="0.818" freqLimit="1222.494" physResource="adc_ddrout1&lt;4&gt;/CLK0" logResource="ADC_IF_GEN_TL[4].IDDR2_AD9222/CLK0" locationPin="ILOGIC_X11Y175.CLK0" clockNet="adc_ioclk2"/><twPinLimit anchorID="120" type="MINPERIOD" name="Tickper" slack="4.182" period="5.000" constraintValue="5.000" deviceLimit="0.818" freqLimit="1222.494" physResource="adc_ddrout1&lt;5&gt;/CLK0" logResource="ADC_IF_GEN_TL[5].IDDR2_AD9222/CLK0" locationPin="ILOGIC_X10Y173.CLK0" clockNet="adc_ioclk2"/><twPinLimit anchorID="121" type="MINPERIOD" name="Tickper" slack="4.182" period="5.000" constraintValue="5.000" deviceLimit="0.818" freqLimit="1222.494" physResource="adc_ddrout1&lt;6&gt;/CLK0" logResource="ADC_IF_GEN_TL[6].IDDR2_AD9222/CLK0" locationPin="ILOGIC_X9Y173.CLK0" clockNet="adc_ioclk2"/></twPinLimitRpt></twConst><twConst anchorID="122" twConstType="PERIOD" ><twConstHead uID="10"><twConstName UCFConstName="" ScopeName="">TS_adc_ioclk_inv2 = PERIOD TIMEGRP &quot;adc_ioclk_inv2&quot; TS_AD9222_DCO PHASE 2.5 ns         HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>0.814</twMinPer></twConstHead><twPinLimitRpt anchorID="123"><twPinLimitBanner>Component Switching Limit Checks: TS_adc_ioclk_inv2 = PERIOD TIMEGRP &quot;adc_ioclk_inv2&quot; TS_AD9222_DCO PHASE 2.5 ns
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="124" type="MINPERIOD" name="Tickper" slack="4.186" period="5.000" constraintValue="5.000" deviceLimit="0.814" freqLimit="1228.501" physResource="adc_ddrout1&lt;4&gt;/CLK1" logResource="ADC_IF_GEN_TL[4].IDDR2_AD9222/CLK1" locationPin="ILOGIC_X11Y175.CLK1" clockNet="adc_ioclk_inv2"/><twPinLimit anchorID="125" type="MINPERIOD" name="Tickper" slack="4.186" period="5.000" constraintValue="5.000" deviceLimit="0.814" freqLimit="1228.501" physResource="adc_ddrout1&lt;5&gt;/CLK1" logResource="ADC_IF_GEN_TL[5].IDDR2_AD9222/CLK1" locationPin="ILOGIC_X10Y173.CLK1" clockNet="adc_ioclk_inv2"/><twPinLimit anchorID="126" type="MINPERIOD" name="Tickper" slack="4.186" period="5.000" constraintValue="5.000" deviceLimit="0.814" freqLimit="1228.501" physResource="adc_ddrout1&lt;6&gt;/CLK1" logResource="ADC_IF_GEN_TL[6].IDDR2_AD9222/CLK1" locationPin="ILOGIC_X9Y173.CLK1" clockNet="adc_ioclk_inv2"/></twPinLimitRpt></twConst><twConst anchorID="127" twConstType="PERIOD" ><twConstHead uID="11"><twConstName UCFConstName="" ScopeName="">TS_adc_ioclk = PERIOD TIMEGRP &quot;adc_ioclk&quot; TS_AD9222_DCO HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>0.818</twMinPer></twConstHead><twPinLimitRpt anchorID="128"><twPinLimitBanner>Component Switching Limit Checks: TS_adc_ioclk = PERIOD TIMEGRP &quot;adc_ioclk&quot; TS_AD9222_DCO HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="129" type="MINPERIOD" name="Tickper" slack="4.182" period="5.000" constraintValue="5.000" deviceLimit="0.818" freqLimit="1222.494" physResource="adc_ddrout1&lt;0&gt;/CLK0" logResource="ADC_IF_GEN_TR[0].IDDR2_AD9222/CLK0" locationPin="ILOGIC_X18Y175.CLK0" clockNet="adc_ioclk"/><twPinLimit anchorID="130" type="MINPERIOD" name="Tickper" slack="4.182" period="5.000" constraintValue="5.000" deviceLimit="0.818" freqLimit="1222.494" physResource="adc_ddrout1&lt;1&gt;/CLK0" logResource="ADC_IF_GEN_TR[1].IDDR2_AD9222/CLK0" locationPin="ILOGIC_X14Y175.CLK0" clockNet="adc_ioclk"/><twPinLimit anchorID="131" type="MINPERIOD" name="Tickper" slack="4.182" period="5.000" constraintValue="5.000" deviceLimit="0.818" freqLimit="1222.494" physResource="adc_ddrout1&lt;2&gt;/CLK0" logResource="ADC_IF_GEN_TR[2].IDDR2_AD9222/CLK0" locationPin="ILOGIC_X16Y175.CLK0" clockNet="adc_ioclk"/></twPinLimitRpt></twConst><twConst anchorID="132" twConstType="PERIOD" ><twConstHead uID="12"><twConstName UCFConstName="" ScopeName="">TS_adc_ioclk_inv = PERIOD TIMEGRP &quot;adc_ioclk_inv&quot; TS_AD9222_DCO PHASE 2.5 ns         HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>0.814</twMinPer></twConstHead><twPinLimitRpt anchorID="133"><twPinLimitBanner>Component Switching Limit Checks: TS_adc_ioclk_inv = PERIOD TIMEGRP &quot;adc_ioclk_inv&quot; TS_AD9222_DCO PHASE 2.5 ns
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="134" type="MINPERIOD" name="Tickper" slack="4.186" period="5.000" constraintValue="5.000" deviceLimit="0.814" freqLimit="1228.501" physResource="adc_ddrout1&lt;0&gt;/CLK1" logResource="ADC_IF_GEN_TR[0].IDDR2_AD9222/CLK1" locationPin="ILOGIC_X18Y175.CLK1" clockNet="adc_ioclk_inv"/><twPinLimit anchorID="135" type="MINPERIOD" name="Tickper" slack="4.186" period="5.000" constraintValue="5.000" deviceLimit="0.814" freqLimit="1228.501" physResource="adc_ddrout1&lt;1&gt;/CLK1" logResource="ADC_IF_GEN_TR[1].IDDR2_AD9222/CLK1" locationPin="ILOGIC_X14Y175.CLK1" clockNet="adc_ioclk_inv"/><twPinLimit anchorID="136" type="MINPERIOD" name="Tickper" slack="4.186" period="5.000" constraintValue="5.000" deviceLimit="0.814" freqLimit="1228.501" physResource="adc_ddrout1&lt;2&gt;/CLK1" logResource="ADC_IF_GEN_TR[2].IDDR2_AD9222/CLK1" locationPin="ILOGIC_X16Y175.CLK1" clockNet="adc_ioclk_inv"/></twPinLimitRpt></twConst><twConst anchorID="137" twConstType="PERIOD" ><twConstHead uID="13"><twConstName UCFConstName="" ScopeName="">TS_dcm_extclk_clkfx = PERIOD TIMEGRP &quot;dcm_extclk_clkfx&quot; TS_BP_EXTCLK / 4 HIGH         50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.730</twMinPer></twConstHead><twPinLimitRpt anchorID="138"><twPinLimitBanner>Component Switching Limit Checks: TS_dcm_extclk_clkfx = PERIOD TIMEGRP &quot;dcm_extclk_clkfx&quot; TS_BP_EXTCLK / 4 HIGH
        50%;</twPinLimitBanner><twPinLimit anchorID="139" type="MINPERIOD" name="Tbcper_I" slack="23.270" period="25.000" constraintValue="25.000" deviceLimit="1.730" freqLimit="578.035" physResource="dcm_extclk/clkout2_buf/I0" logResource="dcm_extclk/clkout2_buf/I0" locationPin="BUFGMUX_X3Y14.I0" clockNet="dcm_extclk/clkfx"/><twPinLimit anchorID="140" type="MINPERIOD" name="Tockper" slack="23.361" period="25.000" constraintValue="25.000" deviceLimit="1.639" freqLimit="610.128" physResource="drs_tag_h/CLK0" logResource="ODDR2_DRS_TAG_H/CK0" locationPin="OLOGIC_X4Y173.CLK0" clockNet="clk_ext40m"/><twPinLimit anchorID="141" type="MINPERIOD" name="Tockper" slack="23.361" period="25.000" constraintValue="25.000" deviceLimit="1.639" freqLimit="610.128" physResource="drs_tag_l/CLK0" logResource="ODDR2_DRS_TAG_L/CK0" locationPin="OLOGIC_X2Y175.CLK0" clockNet="clk_ext40m"/></twPinLimitRpt></twConst><twConst anchorID="142" twConstType="PERIOD" ><twConstHead uID="14"><twConstName UCFConstName="" ScopeName="">TS_dcm_extclk_clk180 = PERIOD TIMEGRP &quot;dcm_extclk_clk180&quot; TS_BP_EXTCLK PHASE         50 ns HIGH 50%;</twConstName><twItemCnt>41266</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>692</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.651</twMinPer></twConstHead><twPathRptBanner iPaths="26" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_7_P_7 (SLICE_X44Y88.AX), 26 paths
</twPathRptBanner><twPathRpt anchorID="143"><twConstPath anchorID="144" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>92.349</twSlack><twSrc BELType="FF">drs_sampfreq_TenMreg_5_P_5</twSrc><twDest BELType="FF">drs_sampfreq_TenMreg_7_P_7</twDest><twTotPathDel>7.453</twTotPathDel><twClkSkew dest = "0.273" src = "0.286">0.013</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>drs_sampfreq_TenMreg_5_P_5</twSrc><twDest BELType='FF'>drs_sampfreq_TenMreg_7_P_7</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X48Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">clk_ext10m</twSrcClk><twPathDel><twSite>SLICE_X48Y86.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>drs_sampfreq_TenMreg_5_P_5</twComp><twBEL>drs_sampfreq_TenMreg_5_P_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y90.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.966</twDelInfo><twComp>drs_sampfreq_TenMreg_5_P_5</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y90.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_sampfreq_TenMreg_5_C_5</twComp><twBEL>drs_sampfreq_TenMreg_51</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y96.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.495</twDelInfo><twComp>drs_sampfreq_TenMreg_5</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y96.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_sampfreq_TenMreg_3_C_3</twComp><twBEL>drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o82</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y96.C1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.462</twDelInfo><twComp>drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o81</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y96.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>drs_sampfreq_TenMreg_3_C_3</twComp><twBEL>drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o83</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y88.A2</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">2.296</twDelInfo><twComp>drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y88.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>drs_sampfreq_TenMreg_7_C_7</twComp><twBEL>mux1511</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y88.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>drs_sampfreq_TenMreg[7]_DRS_SAMP_FREQ[7]_mux_31_OUT&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y88.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>drs_sampfreq_TenMreg_7_P_7</twComp><twBEL>drs_sampfreq_TenMreg_7_P_7</twBEL></twPathDel><twLogDel>1.512</twLogDel><twRouteDel>5.941</twRouteDel><twTotDel>7.453</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="150.000">clk_ext10m</twDestClk><twPctLog>20.3</twPctLog><twPctRoute>79.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="145"><twConstPath anchorID="146" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>92.415</twSlack><twSrc BELType="FF">drs_sampfreq_TenMreg_7_C_7</twSrc><twDest BELType="FF">drs_sampfreq_TenMreg_7_P_7</twDest><twTotPathDel>7.391</twTotPathDel><twClkSkew dest = "0.142" src = "0.151">0.009</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>drs_sampfreq_TenMreg_7_C_7</twSrc><twDest BELType='FF'>drs_sampfreq_TenMreg_7_P_7</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X45Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">clk_ext10m</twSrcClk><twPathDel><twSite>SLICE_X45Y88.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>drs_sampfreq_TenMreg_7_C_7</twComp><twBEL>drs_sampfreq_TenMreg_7_C_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y88.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.475</twDelInfo><twComp>drs_sampfreq_TenMreg_7_C_7</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y88.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_sampfreq_TenMreg_7_C_7</twComp><twBEL>drs_sampfreq_TenMreg_71</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y96.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.308</twDelInfo><twComp>drs_sampfreq_TenMreg_7</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y96.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_sampfreq_TenMreg_3_C_3</twComp><twBEL>drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o81</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y96.C6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.134</twDelInfo><twComp>drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o8</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y96.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>drs_sampfreq_TenMreg_3_C_3</twComp><twBEL>drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o83</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y88.A2</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">2.296</twDelInfo><twComp>drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y88.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>drs_sampfreq_TenMreg_7_C_7</twComp><twBEL>mux1511</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y88.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>drs_sampfreq_TenMreg[7]_DRS_SAMP_FREQ[7]_mux_31_OUT&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y88.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>drs_sampfreq_TenMreg_7_P_7</twComp><twBEL>drs_sampfreq_TenMreg_7_P_7</twBEL></twPathDel><twLogDel>1.456</twLogDel><twRouteDel>5.935</twRouteDel><twTotDel>7.391</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="150.000">clk_ext10m</twDestClk><twPctLog>19.7</twPctLog><twPctRoute>80.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="147"><twConstPath anchorID="148" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>92.490</twSlack><twSrc BELType="FF">drs_sampfreq_TenMreg_5_C_5</twSrc><twDest BELType="FF">drs_sampfreq_TenMreg_7_P_7</twDest><twTotPathDel>7.310</twTotPathDel><twClkSkew dest = "0.273" src = "0.288">0.015</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>drs_sampfreq_TenMreg_5_C_5</twSrc><twDest BELType='FF'>drs_sampfreq_TenMreg_7_P_7</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X49Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">clk_ext10m</twSrcClk><twPathDel><twSite>SLICE_X49Y90.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>drs_sampfreq_TenMreg_5_C_5</twComp><twBEL>drs_sampfreq_TenMreg_5_C_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y90.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.879</twDelInfo><twComp>drs_sampfreq_TenMreg_5_C_5</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y90.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_sampfreq_TenMreg_5_C_5</twComp><twBEL>drs_sampfreq_TenMreg_51</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y96.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.495</twDelInfo><twComp>drs_sampfreq_TenMreg_5</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y96.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_sampfreq_TenMreg_3_C_3</twComp><twBEL>drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o82</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y96.C1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.462</twDelInfo><twComp>drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o81</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y96.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>drs_sampfreq_TenMreg_3_C_3</twComp><twBEL>drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o83</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y88.A2</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">2.296</twDelInfo><twComp>drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y88.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>drs_sampfreq_TenMreg_7_C_7</twComp><twBEL>mux1511</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y88.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>drs_sampfreq_TenMreg[7]_DRS_SAMP_FREQ[7]_mux_31_OUT&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y88.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>drs_sampfreq_TenMreg_7_P_7</twComp><twBEL>drs_sampfreq_TenMreg_7_P_7</twBEL></twPathDel><twLogDel>1.456</twLogDel><twRouteDel>5.854</twRouteDel><twTotDel>7.310</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="150.000">clk_ext10m</twDestClk><twPctLog>19.9</twPctLog><twPctRoute>80.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="26" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_5_P_5 (SLICE_X48Y86.AX), 26 paths
</twPathRptBanner><twPathRpt anchorID="149"><twConstPath anchorID="150" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>92.356</twSlack><twSrc BELType="FF">drs_sampfreq_TenMreg_5_P_5</twSrc><twDest BELType="FF">drs_sampfreq_TenMreg_5_P_5</twDest><twTotPathDel>7.459</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>drs_sampfreq_TenMreg_5_P_5</twSrc><twDest BELType='FF'>drs_sampfreq_TenMreg_5_P_5</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X48Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">clk_ext10m</twSrcClk><twPathDel><twSite>SLICE_X48Y86.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>drs_sampfreq_TenMreg_5_P_5</twComp><twBEL>drs_sampfreq_TenMreg_5_P_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y90.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.966</twDelInfo><twComp>drs_sampfreq_TenMreg_5_P_5</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y90.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_sampfreq_TenMreg_5_C_5</twComp><twBEL>drs_sampfreq_TenMreg_51</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y96.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.495</twDelInfo><twComp>drs_sampfreq_TenMreg_5</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y96.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_sampfreq_TenMreg_3_C_3</twComp><twBEL>drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o82</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y96.C1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.462</twDelInfo><twComp>drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o81</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y96.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>drs_sampfreq_TenMreg_3_C_3</twComp><twBEL>drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o83</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y90.A4</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">2.096</twDelInfo><twComp>drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y90.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>drs_sampfreq_TenMreg_5_C_5</twComp><twBEL>mux1311</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y86.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.928</twDelInfo><twComp>drs_sampfreq_TenMreg[7]_DRS_SAMP_FREQ[7]_mux_31_OUT&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y86.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>drs_sampfreq_TenMreg_5_P_5</twComp><twBEL>drs_sampfreq_TenMreg_5_P_5</twBEL></twPathDel><twLogDel>1.512</twLogDel><twRouteDel>5.947</twRouteDel><twTotDel>7.459</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="150.000">clk_ext10m</twDestClk><twPctLog>20.3</twPctLog><twPctRoute>79.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="151"><twConstPath anchorID="152" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>92.403</twSlack><twSrc BELType="FF">drs_sampfreq_TenMreg_7_C_7</twSrc><twDest BELType="FF">drs_sampfreq_TenMreg_5_P_5</twDest><twTotPathDel>7.397</twTotPathDel><twClkSkew dest = "0.272" src = "0.287">0.015</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>drs_sampfreq_TenMreg_7_C_7</twSrc><twDest BELType='FF'>drs_sampfreq_TenMreg_5_P_5</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X45Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">clk_ext10m</twSrcClk><twPathDel><twSite>SLICE_X45Y88.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>drs_sampfreq_TenMreg_7_C_7</twComp><twBEL>drs_sampfreq_TenMreg_7_C_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y88.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.475</twDelInfo><twComp>drs_sampfreq_TenMreg_7_C_7</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y88.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_sampfreq_TenMreg_7_C_7</twComp><twBEL>drs_sampfreq_TenMreg_71</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y96.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.308</twDelInfo><twComp>drs_sampfreq_TenMreg_7</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y96.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_sampfreq_TenMreg_3_C_3</twComp><twBEL>drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o81</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y96.C6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.134</twDelInfo><twComp>drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o8</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y96.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>drs_sampfreq_TenMreg_3_C_3</twComp><twBEL>drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o83</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y90.A4</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">2.096</twDelInfo><twComp>drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y90.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>drs_sampfreq_TenMreg_5_C_5</twComp><twBEL>mux1311</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y86.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.928</twDelInfo><twComp>drs_sampfreq_TenMreg[7]_DRS_SAMP_FREQ[7]_mux_31_OUT&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y86.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>drs_sampfreq_TenMreg_5_P_5</twComp><twBEL>drs_sampfreq_TenMreg_5_P_5</twBEL></twPathDel><twLogDel>1.456</twLogDel><twRouteDel>5.941</twRouteDel><twTotDel>7.397</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="150.000">clk_ext10m</twDestClk><twPctLog>19.7</twPctLog><twPctRoute>80.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="153"><twConstPath anchorID="154" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>92.483</twSlack><twSrc BELType="FF">drs_sampfreq_TenMreg_5_C_5</twSrc><twDest BELType="FF">drs_sampfreq_TenMreg_5_P_5</twDest><twTotPathDel>7.316</twTotPathDel><twClkSkew dest = "0.272" src = "0.288">0.016</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>drs_sampfreq_TenMreg_5_C_5</twSrc><twDest BELType='FF'>drs_sampfreq_TenMreg_5_P_5</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X49Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">clk_ext10m</twSrcClk><twPathDel><twSite>SLICE_X49Y90.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>drs_sampfreq_TenMreg_5_C_5</twComp><twBEL>drs_sampfreq_TenMreg_5_C_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y90.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.879</twDelInfo><twComp>drs_sampfreq_TenMreg_5_C_5</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y90.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_sampfreq_TenMreg_5_C_5</twComp><twBEL>drs_sampfreq_TenMreg_51</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y96.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.495</twDelInfo><twComp>drs_sampfreq_TenMreg_5</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y96.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_sampfreq_TenMreg_3_C_3</twComp><twBEL>drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o82</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y96.C1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.462</twDelInfo><twComp>drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o81</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y96.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>drs_sampfreq_TenMreg_3_C_3</twComp><twBEL>drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o83</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y90.A4</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">2.096</twDelInfo><twComp>drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y90.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>drs_sampfreq_TenMreg_5_C_5</twComp><twBEL>mux1311</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y86.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.928</twDelInfo><twComp>drs_sampfreq_TenMreg[7]_DRS_SAMP_FREQ[7]_mux_31_OUT&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y86.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>drs_sampfreq_TenMreg_5_P_5</twComp><twBEL>drs_sampfreq_TenMreg_5_P_5</twBEL></twPathDel><twLogDel>1.456</twLogDel><twRouteDel>5.860</twRouteDel><twTotDel>7.316</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="150.000">clk_ext10m</twDestClk><twPctLog>19.9</twPctLog><twPctRoute>80.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="26" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_6_P_6 (SLICE_X49Y87.BX), 26 paths
</twPathRptBanner><twPathRpt anchorID="155"><twConstPath anchorID="156" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>92.398</twSlack><twSrc BELType="FF">drs_sampfreq_TenMreg_5_P_5</twSrc><twDest BELType="FF">drs_sampfreq_TenMreg_6_P_6</twDest><twTotPathDel>7.406</twTotPathDel><twClkSkew dest = "0.143" src = "0.154">0.011</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>drs_sampfreq_TenMreg_5_P_5</twSrc><twDest BELType='FF'>drs_sampfreq_TenMreg_6_P_6</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X48Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">clk_ext10m</twSrcClk><twPathDel><twSite>SLICE_X48Y86.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>drs_sampfreq_TenMreg_5_P_5</twComp><twBEL>drs_sampfreq_TenMreg_5_P_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y90.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.966</twDelInfo><twComp>drs_sampfreq_TenMreg_5_P_5</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y90.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_sampfreq_TenMreg_5_C_5</twComp><twBEL>drs_sampfreq_TenMreg_51</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y96.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.495</twDelInfo><twComp>drs_sampfreq_TenMreg_5</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y96.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_sampfreq_TenMreg_3_C_3</twComp><twBEL>drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o82</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y96.C1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.462</twDelInfo><twComp>drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o81</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y96.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>drs_sampfreq_TenMreg_3_C_3</twComp><twBEL>drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o83</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y87.B4</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">2.383</twDelInfo><twComp>drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y87.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>drs_sampfreq_TenMreg_6_P_6</twComp><twBEL>mux1411</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y87.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.611</twDelInfo><twComp>drs_sampfreq_TenMreg[7]_DRS_SAMP_FREQ[7]_mux_31_OUT&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y87.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>drs_sampfreq_TenMreg_6_P_6</twComp><twBEL>drs_sampfreq_TenMreg_6_P_6</twBEL></twPathDel><twLogDel>1.489</twLogDel><twRouteDel>5.917</twRouteDel><twTotDel>7.406</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="150.000">clk_ext10m</twDestClk><twPctLog>20.1</twPctLog><twPctRoute>79.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="157"><twConstPath anchorID="158" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>92.454</twSlack><twSrc BELType="FF">drs_sampfreq_TenMreg_7_C_7</twSrc><twDest BELType="FF">drs_sampfreq_TenMreg_6_P_6</twDest><twTotPathDel>7.344</twTotPathDel><twClkSkew dest = "0.270" src = "0.287">0.017</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>drs_sampfreq_TenMreg_7_C_7</twSrc><twDest BELType='FF'>drs_sampfreq_TenMreg_6_P_6</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X45Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">clk_ext10m</twSrcClk><twPathDel><twSite>SLICE_X45Y88.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>drs_sampfreq_TenMreg_7_C_7</twComp><twBEL>drs_sampfreq_TenMreg_7_C_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y88.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.475</twDelInfo><twComp>drs_sampfreq_TenMreg_7_C_7</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y88.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_sampfreq_TenMreg_7_C_7</twComp><twBEL>drs_sampfreq_TenMreg_71</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y96.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.308</twDelInfo><twComp>drs_sampfreq_TenMreg_7</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y96.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_sampfreq_TenMreg_3_C_3</twComp><twBEL>drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o81</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y96.C6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.134</twDelInfo><twComp>drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o8</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y96.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>drs_sampfreq_TenMreg_3_C_3</twComp><twBEL>drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o83</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y87.B4</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">2.383</twDelInfo><twComp>drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y87.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>drs_sampfreq_TenMreg_6_P_6</twComp><twBEL>mux1411</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y87.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.611</twDelInfo><twComp>drs_sampfreq_TenMreg[7]_DRS_SAMP_FREQ[7]_mux_31_OUT&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y87.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>drs_sampfreq_TenMreg_6_P_6</twComp><twBEL>drs_sampfreq_TenMreg_6_P_6</twBEL></twPathDel><twLogDel>1.433</twLogDel><twRouteDel>5.911</twRouteDel><twTotDel>7.344</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="150.000">clk_ext10m</twDestClk><twPctLog>19.5</twPctLog><twPctRoute>80.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="159"><twConstPath anchorID="160" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>92.534</twSlack><twSrc BELType="FF">drs_sampfreq_TenMreg_5_C_5</twSrc><twDest BELType="FF">drs_sampfreq_TenMreg_6_P_6</twDest><twTotPathDel>7.263</twTotPathDel><twClkSkew dest = "0.270" src = "0.288">0.018</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>drs_sampfreq_TenMreg_5_C_5</twSrc><twDest BELType='FF'>drs_sampfreq_TenMreg_6_P_6</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X49Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">clk_ext10m</twSrcClk><twPathDel><twSite>SLICE_X49Y90.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>drs_sampfreq_TenMreg_5_C_5</twComp><twBEL>drs_sampfreq_TenMreg_5_C_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y90.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.879</twDelInfo><twComp>drs_sampfreq_TenMreg_5_C_5</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y90.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_sampfreq_TenMreg_5_C_5</twComp><twBEL>drs_sampfreq_TenMreg_51</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y96.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.495</twDelInfo><twComp>drs_sampfreq_TenMreg_5</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y96.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_sampfreq_TenMreg_3_C_3</twComp><twBEL>drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o82</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y96.C1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.462</twDelInfo><twComp>drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o81</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y96.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>drs_sampfreq_TenMreg_3_C_3</twComp><twBEL>drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o83</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y87.B4</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">2.383</twDelInfo><twComp>drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y87.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>drs_sampfreq_TenMreg_6_P_6</twComp><twBEL>mux1411</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y87.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.611</twDelInfo><twComp>drs_sampfreq_TenMreg[7]_DRS_SAMP_FREQ[7]_mux_31_OUT&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y87.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>drs_sampfreq_TenMreg_6_P_6</twComp><twBEL>drs_sampfreq_TenMreg_6_P_6</twBEL></twPathDel><twLogDel>1.433</twLogDel><twRouteDel>5.830</twRouteDel><twTotDel>7.263</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="150.000">clk_ext10m</twDestClk><twPctLog>19.7</twPctLog><twPctRoute>80.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_dcm_extclk_clk180 = PERIOD TIMEGRP &quot;dcm_extclk_clk180&quot; TS_BP_EXTCLK PHASE
        50 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point scb/scb_tpext_trig (SLICE_X50Y60.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="161"><twConstPath anchorID="162" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.458</twSlack><twSrc BELType="FF">scb/scb_tpext_trig</twSrc><twDest BELType="FF">scb/scb_tpext_trig</twDest><twTotPathDel>0.458</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>scb/scb_tpext_trig</twSrc><twDest BELType='FF'>scb/scb_tpext_trig</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="150.000">clk_ext10m</twSrcClk><twPathDel><twSite>SLICE_X50Y60.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>scb/scb_tpext_trig</twComp><twBEL>scb/scb_tpext_trig</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y60.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.068</twDelInfo><twComp>scb/scb_tpext_trig</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X50Y60.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>scb/scb_tpext_trig</twComp><twBEL>scb/scb_tpext_trig_rstpot</twBEL><twBEL>scb/scb_tpext_trig</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.068</twRouteDel><twTotDel>0.458</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="150.000">clk_ext10m</twDestClk><twPctLog>85.2</twPctLog><twPctRoute>14.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point TenMHz_counter_tmp_31 (SLICE_X72Y33.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="163"><twConstPath anchorID="164" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.462</twSlack><twSrc BELType="FF">TenMHz_counter_tmp_31</twSrc><twDest BELType="FF">TenMHz_counter_tmp_31</twDest><twTotPathDel>0.462</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>TenMHz_counter_tmp_31</twSrc><twDest BELType='FF'>TenMHz_counter_tmp_31</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X72Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="150.000">clk_ext10m</twSrcClk><twPathDel><twSite>SLICE_X72Y33.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>TenMHz_counter_tmp&lt;31&gt;</twComp><twBEL>TenMHz_counter_tmp_31</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y33.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.025</twDelInfo><twComp>TenMHz_counter_tmp&lt;31&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X72Y33.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.237</twDelInfo><twComp>TenMHz_counter_tmp&lt;31&gt;</twComp><twBEL>Mcount_TenMHz_counter_tmp_lut&lt;31&gt;</twBEL><twBEL>Mcount_TenMHz_counter_tmp_xor&lt;31&gt;</twBEL><twBEL>TenMHz_counter_tmp_31</twBEL></twPathDel><twLogDel>0.437</twLogDel><twRouteDel>0.025</twRouteDel><twTotDel>0.462</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="150.000">clk_ext10m</twDestClk><twPctLog>94.6</twPctLog><twPctRoute>5.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point scb/scb_tpext_freq_c_29 (SLICE_X64Y77.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="165"><twConstPath anchorID="166" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.463</twSlack><twSrc BELType="FF">scb/scb_tpext_freq_c_29</twSrc><twDest BELType="FF">scb/scb_tpext_freq_c_29</twDest><twTotPathDel>0.463</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>scb/scb_tpext_freq_c_29</twSrc><twDest BELType='FF'>scb/scb_tpext_freq_c_29</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X64Y77.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="150.000">clk_ext10m</twSrcClk><twPathDel><twSite>SLICE_X64Y77.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>scb/scb_tpext_freq_c&lt;29&gt;</twComp><twBEL>scb/scb_tpext_freq_c_29</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y77.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.025</twDelInfo><twComp>scb/scb_tpext_freq_c&lt;29&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X64Y77.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.238</twDelInfo><twComp>scb/scb_tpext_freq_c&lt;29&gt;</twComp><twBEL>scb/Mcount_scb_tpext_freq_c_lut&lt;29&gt;</twBEL><twBEL>scb/Mcount_scb_tpext_freq_c_xor&lt;29&gt;</twBEL><twBEL>scb/scb_tpext_freq_c_29</twBEL></twPathDel><twLogDel>0.438</twLogDel><twRouteDel>0.025</twRouteDel><twTotDel>0.463</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="150.000">clk_ext10m</twDestClk><twPctLog>94.6</twPctLog><twPctRoute>5.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="167"><twPinLimitBanner>Component Switching Limit Checks: TS_dcm_extclk_clk180 = PERIOD TIMEGRP &quot;dcm_extclk_clk180&quot; TS_BP_EXTCLK PHASE
        50 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="168" type="MINPERIOD" name="Tbcper_I" slack="98.270" period="100.000" constraintValue="100.000" deviceLimit="1.730" freqLimit="578.035" physResource="dcm_extclk/clkout1_buf/I0" logResource="dcm_extclk/clkout1_buf/I0" locationPin="BUFGMUX_X2Y9.I0" clockNet="dcm_extclk/clk180"/><twPinLimit anchorID="169" type="MINPERIOD" name="Tcp" slack="99.570" period="100.000" constraintValue="100.000" deviceLimit="0.430" freqLimit="2325.581" physResource="TenMHz_counter_tmp&lt;3&gt;/CLK" logResource="TenMHz_counter_tmp_0/CK" locationPin="SLICE_X72Y26.CLK" clockNet="clk_ext10m"/><twPinLimit anchorID="170" type="MINHIGHPULSE" name="Trpw" slack="99.570" period="100.000" constraintValue="50.000" deviceLimit="0.215" physResource="TenMHz_counter_tmp&lt;3&gt;/SR" logResource="TenMHz_counter_tmp_0/SR" locationPin="SLICE_X72Y26.SR" clockNet="rst_read_sync"/></twPinLimitRpt></twConst><twConst anchorID="171" twConstType="PATHDELAY" ><twConstHead uID="15"><twConstName UCFConstName="" ScopeName="">TS_TO_trig_offset_reg_14_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_14_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.196</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_14_LDC (SLICE_X62Y66.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="172"><twConstPath anchorID="173" twDataPathType="twDataPathFromToDelay"><twSlack>2.303</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_14_LDC</twDest><twTotPathDel>5.196</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_14_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X50Y98.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y66.B5</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">3.764</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y66.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>trig_offset_reg_14_C_14</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[14]_AND_817_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y66.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.496</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[14]_AND_817_o</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y66.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>trig_offset_reg_14_LDC</twComp><twBEL>trig_offset_reg_14_LDC</twBEL></twPathDel><twLogDel>0.936</twLogDel><twRouteDel>4.260</twRouteDel><twTotDel>5.196</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[14]_AND_816_o</twDestClk><twPctLog>18.0</twPctLog><twPctRoute>82.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="174"><twConstPath anchorID="175" twDataPathType="twDataPathFromToDelay"><twSlack>5.379</twSlack><twSrc BELType="FF">rbcp_reg/regXCDData_6</twSrc><twDest BELType="LATCH">trig_offset_reg_14_LDC</twDest><twTotPathDel>2.120</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCDData_6</twSrc><twDest BELType='LATCH'>trig_offset_reg_14_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X65Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X65Y63.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regXCDData&lt;7&gt;</twComp><twBEL>rbcp_reg/regXCDData_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y66.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.705</twDelInfo><twComp>rbcp_reg/regXCDData&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y66.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>trig_offset_reg_14_C_14</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[14]_AND_817_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y66.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.496</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[14]_AND_817_o</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y66.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>trig_offset_reg_14_LDC</twComp><twBEL>trig_offset_reg_14_LDC</twBEL></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>1.201</twRouteDel><twTotDel>2.120</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[14]_AND_816_o</twDestClk><twPctLog>43.3</twPctLog><twPctRoute>56.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_14_LDC (SLICE_X62Y66.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="176"><twConstPath anchorID="177" twDataPathType="twDataPathFromToDelay"><twSlack>2.757</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_14_LDC</twDest><twTotPathDel>4.742</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_14_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X50Y98.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y66.B5</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">3.764</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y66.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>trig_offset_reg_14_C_14</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[14]_AND_816_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y66.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[14]_AND_816_o</twComp></twPathDel><twLogDel>0.667</twLogDel><twRouteDel>4.075</twRouteDel><twTotDel>4.742</twTotDel><twPctLog>14.1</twPctLog><twPctRoute>85.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="178"><twConstPath anchorID="179" twDataPathType="twDataPathFromToDelay"><twSlack>5.833</twSlack><twSrc BELType="FF">rbcp_reg/regXCDData_6</twSrc><twDest BELType="LATCH">trig_offset_reg_14_LDC</twDest><twTotPathDel>1.666</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCDData_6</twSrc><twDest BELType='LATCH'>trig_offset_reg_14_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X65Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X65Y63.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regXCDData&lt;7&gt;</twComp><twBEL>rbcp_reg/regXCDData_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y66.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.705</twDelInfo><twComp>rbcp_reg/regXCDData&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y66.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>trig_offset_reg_14_C_14</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[14]_AND_816_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y66.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[14]_AND_816_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>1.016</twRouteDel><twTotDel>1.666</twTotDel><twPctLog>39.0</twPctLog><twPctRoute>61.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_trig_offset_reg_14_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_14_LDC&quot;
        TS_dcm_v5_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_14_LDC (SLICE_X62Y66.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="180"><twSlack>1.102</twSlack><twSrc BELType="FF">rbcp_reg/regXCDData_6</twSrc><twDest BELType="LATCH">trig_offset_reg_14_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCDData_6</twSrc><twDest BELType='LATCH'>trig_offset_reg_14_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X65Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X65Y63.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regXCDData&lt;7&gt;</twComp><twBEL>rbcp_reg/regXCDData_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y66.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>rbcp_reg/regXCDData&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y66.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>trig_offset_reg_14_C_14</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[14]_AND_817_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y66.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[14]_AND_817_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X62Y66.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>trig_offset_reg_14_LDC</twComp><twBEL>trig_offset_reg_14_LDC</twBEL></twPathDel><twLogDel>0.486</twLogDel><twRouteDel>0.616</twRouteDel><twTotDel>1.102</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[14]_AND_816_o</twDestClk><twPctLog>44.1</twPctLog><twPctRoute>55.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="181"><twSlack>3.083</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_14_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_14_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X50Y98.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y66.B5</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">2.321</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y66.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>trig_offset_reg_14_C_14</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[14]_AND_817_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y66.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[14]_AND_817_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X62Y66.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>trig_offset_reg_14_LDC</twComp><twBEL>trig_offset_reg_14_LDC</twBEL></twPathDel><twLogDel>0.488</twLogDel><twRouteDel>2.595</twRouteDel><twTotDel>3.083</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[14]_AND_816_o</twDestClk><twPctLog>15.8</twPctLog><twPctRoute>84.2</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_14_LDC (SLICE_X62Y66.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="182"><twSlack>0.820</twSlack><twSrc BELType="FF">rbcp_reg/regXCDData_6</twSrc><twDest BELType="LATCH">trig_offset_reg_14_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCDData_6</twSrc><twDest BELType='LATCH'>trig_offset_reg_14_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X65Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X65Y63.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regXCDData&lt;7&gt;</twComp><twBEL>rbcp_reg/regXCDData_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y66.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>rbcp_reg/regXCDData&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y66.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>trig_offset_reg_14_C_14</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[14]_AND_816_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y66.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.124</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[14]_AND_816_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>0.466</twRouteDel><twTotDel>0.820</twTotDel><twPctLog>43.2</twPctLog><twPctRoute>56.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="183"><twSlack>2.801</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_14_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_14_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X50Y98.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y66.B5</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">2.321</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y66.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>trig_offset_reg_14_C_14</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[14]_AND_816_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y66.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.124</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[14]_AND_816_o</twComp></twPathDel><twLogDel>0.356</twLogDel><twRouteDel>2.445</twRouteDel><twTotDel>2.801</twTotDel><twPctLog>12.7</twPctLog><twPctRoute>87.3</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="184" twConstType="PATHDELAY" ><twConstHead uID="16"><twConstName UCFConstName="" ScopeName="">TS_TO_trig_offset_reg_11_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_11_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>6.275</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_11_LDC (SLICE_X80Y63.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="185"><twConstPath anchorID="186" twDataPathType="twDataPathFromToDelay"><twSlack>1.224</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_11_LDC</twDest><twTotPathDel>6.275</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_11_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X50Y98.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y62.C5</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">4.891</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y62.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>trig_offset_reg_11_C_11</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[11]_AND_823_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y63.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[11]_AND_823_o</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y63.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>trig_offset_reg_11_LDC</twComp><twBEL>trig_offset_reg_11_LDC</twBEL></twPathDel><twLogDel>0.889</twLogDel><twRouteDel>5.386</twRouteDel><twTotDel>6.275</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[11]_AND_822_o</twDestClk><twPctLog>14.2</twPctLog><twPctRoute>85.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="187"><twConstPath anchorID="188" twDataPathType="twDataPathFromToDelay"><twSlack>4.625</twSlack><twSrc BELType="FF">rbcp_reg/regXCDData_3</twSrc><twDest BELType="LATCH">trig_offset_reg_11_LDC</twDest><twTotPathDel>2.874</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCDData_3</twSrc><twDest BELType='LATCH'>trig_offset_reg_11_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X67Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X67Y61.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regXCDData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCDData_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y62.C1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.507</twDelInfo><twComp>rbcp_reg/regXCDData&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y62.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>trig_offset_reg_11_C_11</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[11]_AND_823_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y63.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[11]_AND_823_o</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y63.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>trig_offset_reg_11_LDC</twComp><twBEL>trig_offset_reg_11_LDC</twBEL></twPathDel><twLogDel>0.872</twLogDel><twRouteDel>2.002</twRouteDel><twTotDel>2.874</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[11]_AND_822_o</twDestClk><twPctLog>30.3</twPctLog><twPctRoute>69.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_11_LDC (SLICE_X80Y63.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="189"><twConstPath anchorID="190" twDataPathType="twDataPathFromToDelay"><twSlack>1.709</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_11_LDC</twDest><twTotPathDel>5.790</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_11_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X50Y98.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y62.C5</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">4.891</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y62.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>trig_offset_reg_11_C_11</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[11]_AND_822_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y63.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[11]_AND_822_o</twComp></twPathDel><twLogDel>0.613</twLogDel><twRouteDel>5.177</twRouteDel><twTotDel>5.790</twTotDel><twPctLog>10.6</twPctLog><twPctRoute>89.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="191"><twConstPath anchorID="192" twDataPathType="twDataPathFromToDelay"><twSlack>5.110</twSlack><twSrc BELType="FF">rbcp_reg/regXCDData_3</twSrc><twDest BELType="LATCH">trig_offset_reg_11_LDC</twDest><twTotPathDel>2.389</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCDData_3</twSrc><twDest BELType='LATCH'>trig_offset_reg_11_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X67Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X67Y61.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regXCDData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCDData_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y62.C1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.507</twDelInfo><twComp>rbcp_reg/regXCDData&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y62.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>trig_offset_reg_11_C_11</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[11]_AND_822_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y63.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[11]_AND_822_o</twComp></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>1.793</twRouteDel><twTotDel>2.389</twTotDel><twPctLog>24.9</twPctLog><twPctRoute>75.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_trig_offset_reg_11_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_11_LDC&quot;
        TS_dcm_v5_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_11_LDC (SLICE_X80Y63.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="193"><twSlack>1.700</twSlack><twSrc BELType="FF">rbcp_reg/regXCDData_3</twSrc><twDest BELType="LATCH">trig_offset_reg_11_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCDData_3</twSrc><twDest BELType='LATCH'>trig_offset_reg_11_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X67Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X67Y61.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regXCDData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCDData_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y62.C1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.944</twDelInfo><twComp>rbcp_reg/regXCDData&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y62.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>trig_offset_reg_11_C_11</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[11]_AND_823_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y63.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[11]_AND_823_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X80Y63.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>trig_offset_reg_11_LDC</twComp><twBEL>trig_offset_reg_11_LDC</twBEL></twPathDel><twLogDel>0.488</twLogDel><twRouteDel>1.212</twRouteDel><twTotDel>1.700</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[11]_AND_822_o</twDestClk><twPctLog>28.7</twPctLog><twPctRoute>71.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="194"><twSlack>3.813</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_11_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_11_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X50Y98.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y62.C5</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">3.055</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y62.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>trig_offset_reg_11_C_11</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[11]_AND_823_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y63.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[11]_AND_823_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X80Y63.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>trig_offset_reg_11_LDC</twComp><twBEL>trig_offset_reg_11_LDC</twBEL></twPathDel><twLogDel>0.490</twLogDel><twRouteDel>3.323</twRouteDel><twTotDel>3.813</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[11]_AND_822_o</twDestClk><twPctLog>12.9</twPctLog><twPctRoute>87.1</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_11_LDC (SLICE_X80Y63.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="195"><twSlack>1.398</twSlack><twSrc BELType="FF">rbcp_reg/regXCDData_3</twSrc><twDest BELType="LATCH">trig_offset_reg_11_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCDData_3</twSrc><twDest BELType='LATCH'>trig_offset_reg_11_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X67Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X67Y61.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regXCDData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCDData_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y62.C1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.944</twDelInfo><twComp>rbcp_reg/regXCDData&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y62.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>trig_offset_reg_11_C_11</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[11]_AND_822_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y63.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.114</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[11]_AND_822_o</twComp></twPathDel><twLogDel>0.340</twLogDel><twRouteDel>1.058</twRouteDel><twTotDel>1.398</twTotDel><twPctLog>24.3</twPctLog><twPctRoute>75.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="196"><twSlack>3.511</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_11_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_11_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X50Y98.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y62.C5</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">3.055</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y62.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>trig_offset_reg_11_C_11</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[11]_AND_822_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y63.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.114</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[11]_AND_822_o</twComp></twPathDel><twLogDel>0.342</twLogDel><twRouteDel>3.169</twRouteDel><twTotDel>3.511</twTotDel><twPctLog>9.7</twPctLog><twPctRoute>90.3</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="197" twConstType="PATHDELAY" ><twConstHead uID="17"><twConstName UCFConstName="" ScopeName="">TS_TO_trig_offset_reg_13_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_13_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>6.185</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_13_LDC (SLICE_X77Y66.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="198"><twConstPath anchorID="199" twDataPathType="twDataPathFromToDelay"><twSlack>1.314</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_13_LDC</twDest><twTotPathDel>6.185</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_13_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X50Y98.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y66.C2</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">4.398</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y66.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>trig_offset_reg_13_C_13</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[13]_AND_819_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y66.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.848</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[13]_AND_819_o</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y66.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>trig_offset_reg_13_LDC</twComp><twBEL>trig_offset_reg_13_LDC</twBEL></twPathDel><twLogDel>0.939</twLogDel><twRouteDel>5.246</twRouteDel><twTotDel>6.185</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[13]_AND_818_o</twDestClk><twPctLog>15.2</twPctLog><twPctRoute>84.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="200"><twConstPath anchorID="201" twDataPathType="twDataPathFromToDelay"><twSlack>4.247</twSlack><twSrc BELType="FF">rbcp_reg/regXCDData_5</twSrc><twDest BELType="LATCH">trig_offset_reg_13_LDC</twDest><twTotPathDel>3.252</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCDData_5</twSrc><twDest BELType='LATCH'>trig_offset_reg_13_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X65Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X65Y63.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regXCDData&lt;7&gt;</twComp><twBEL>rbcp_reg/regXCDData_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y66.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.482</twDelInfo><twComp>rbcp_reg/regXCDData&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y66.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>trig_offset_reg_13_C_13</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[13]_AND_819_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y66.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.848</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[13]_AND_819_o</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y66.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>trig_offset_reg_13_LDC</twComp><twBEL>trig_offset_reg_13_LDC</twBEL></twPathDel><twLogDel>0.922</twLogDel><twRouteDel>2.330</twRouteDel><twTotDel>3.252</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[13]_AND_818_o</twDestClk><twPctLog>28.4</twPctLog><twPctRoute>71.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_13_LDC (SLICE_X77Y66.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="202"><twConstPath anchorID="203" twDataPathType="twDataPathFromToDelay"><twSlack>2.014</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_13_LDC</twDest><twTotPathDel>5.485</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_13_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X50Y98.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y66.C2</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">4.398</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y66.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>trig_offset_reg_13_C_13</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[13]_AND_818_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y66.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[13]_AND_818_o</twComp></twPathDel><twLogDel>0.613</twLogDel><twRouteDel>4.872</twRouteDel><twTotDel>5.485</twTotDel><twPctLog>11.2</twPctLog><twPctRoute>88.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="204"><twConstPath anchorID="205" twDataPathType="twDataPathFromToDelay"><twSlack>4.947</twSlack><twSrc BELType="FF">rbcp_reg/regXCDData_5</twSrc><twDest BELType="LATCH">trig_offset_reg_13_LDC</twDest><twTotPathDel>2.552</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCDData_5</twSrc><twDest BELType='LATCH'>trig_offset_reg_13_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X65Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X65Y63.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regXCDData&lt;7&gt;</twComp><twBEL>rbcp_reg/regXCDData_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y66.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.482</twDelInfo><twComp>rbcp_reg/regXCDData&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y66.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>trig_offset_reg_13_C_13</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[13]_AND_818_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y66.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[13]_AND_818_o</twComp></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>1.956</twRouteDel><twTotDel>2.552</twTotDel><twPctLog>23.4</twPctLog><twPctRoute>76.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_trig_offset_reg_13_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_13_LDC&quot;
        TS_dcm_v5_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_13_LDC (SLICE_X77Y66.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="206"><twSlack>1.872</twSlack><twSrc BELType="FF">rbcp_reg/regXCDData_5</twSrc><twDest BELType="LATCH">trig_offset_reg_13_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCDData_5</twSrc><twDest BELType='LATCH'>trig_offset_reg_13_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X65Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X65Y63.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regXCDData&lt;7&gt;</twComp><twBEL>rbcp_reg/regXCDData_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y66.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>rbcp_reg/regXCDData&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y66.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>trig_offset_reg_13_C_13</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[13]_AND_819_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y66.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.436</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[13]_AND_819_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X77Y66.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>trig_offset_reg_13_LDC</twComp><twBEL>trig_offset_reg_13_LDC</twBEL></twPathDel><twLogDel>0.536</twLogDel><twRouteDel>1.336</twRouteDel><twTotDel>1.872</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[13]_AND_818_o</twDestClk><twPctLog>28.6</twPctLog><twPctRoute>71.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="207"><twSlack>3.728</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_13_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_13_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X50Y98.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y66.C2</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">2.754</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y66.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>trig_offset_reg_13_C_13</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[13]_AND_819_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y66.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.436</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[13]_AND_819_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X77Y66.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>trig_offset_reg_13_LDC</twComp><twBEL>trig_offset_reg_13_LDC</twBEL></twPathDel><twLogDel>0.538</twLogDel><twRouteDel>3.190</twRouteDel><twTotDel>3.728</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[13]_AND_818_o</twDestClk><twPctLog>14.4</twPctLog><twPctRoute>85.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_13_LDC (SLICE_X77Y66.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="208"><twSlack>1.531</twSlack><twSrc BELType="FF">rbcp_reg/regXCDData_5</twSrc><twDest BELType="LATCH">trig_offset_reg_13_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCDData_5</twSrc><twDest BELType='LATCH'>trig_offset_reg_13_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X65Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X65Y63.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regXCDData&lt;7&gt;</twComp><twBEL>rbcp_reg/regXCDData_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y66.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>rbcp_reg/regXCDData&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y66.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>trig_offset_reg_13_C_13</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[13]_AND_818_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y66.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.291</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[13]_AND_818_o</twComp></twPathDel><twLogDel>0.340</twLogDel><twRouteDel>1.191</twRouteDel><twTotDel>1.531</twTotDel><twPctLog>22.2</twPctLog><twPctRoute>77.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="209"><twSlack>3.387</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_13_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_13_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X50Y98.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y66.C2</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">2.754</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y66.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>trig_offset_reg_13_C_13</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[13]_AND_818_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y66.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.291</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[13]_AND_818_o</twComp></twPathDel><twLogDel>0.342</twLogDel><twRouteDel>3.045</twRouteDel><twTotDel>3.387</twTotDel><twPctLog>10.1</twPctLog><twPctRoute>89.9</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="210" twConstType="PATHDELAY" ><twConstHead uID="18"><twConstName UCFConstName="" ScopeName="">TS_TO_trig_offset_reg_12_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_12_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>6.545</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_12_LDC (SLICE_X74Y67.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="211"><twConstPath anchorID="212" twDataPathType="twDataPathFromToDelay"><twSlack>0.954</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_12_LDC</twDest><twTotPathDel>6.545</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_12_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X50Y98.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y67.C4</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">4.790</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y67.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>trig_offset_reg_12_C_12</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[12]_AND_821_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y67.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.819</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[12]_AND_821_o</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y67.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>trig_offset_reg_12_LDC</twComp><twBEL>trig_offset_reg_12_LDC</twBEL></twPathDel><twLogDel>0.936</twLogDel><twRouteDel>5.609</twRouteDel><twTotDel>6.545</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[12]_AND_820_o</twDestClk><twPctLog>14.3</twPctLog><twPctRoute>85.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="213"><twConstPath anchorID="214" twDataPathType="twDataPathFromToDelay"><twSlack>3.828</twSlack><twSrc BELType="FF">rbcp_reg/regXCDData_4</twSrc><twDest BELType="LATCH">trig_offset_reg_12_LDC</twDest><twTotPathDel>3.671</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCDData_4</twSrc><twDest BELType='LATCH'>trig_offset_reg_12_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X65Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X65Y63.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regXCDData&lt;7&gt;</twComp><twBEL>rbcp_reg/regXCDData_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y67.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.933</twDelInfo><twComp>rbcp_reg/regXCDData&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y67.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>trig_offset_reg_12_C_12</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[12]_AND_821_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y67.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.819</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[12]_AND_821_o</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y67.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>trig_offset_reg_12_LDC</twComp><twBEL>trig_offset_reg_12_LDC</twBEL></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>2.752</twRouteDel><twTotDel>3.671</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[12]_AND_820_o</twDestClk><twPctLog>25.0</twPctLog><twPctRoute>75.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_12_LDC (SLICE_X74Y67.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="215"><twConstPath anchorID="216" twDataPathType="twDataPathFromToDelay"><twSlack>1.735</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_12_LDC</twDest><twTotPathDel>5.764</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_12_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X50Y98.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y67.C4</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">4.790</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y67.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>trig_offset_reg_12_C_12</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[12]_AND_820_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y67.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.307</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[12]_AND_820_o</twComp></twPathDel><twLogDel>0.667</twLogDel><twRouteDel>5.097</twRouteDel><twTotDel>5.764</twTotDel><twPctLog>11.6</twPctLog><twPctRoute>88.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="217"><twConstPath anchorID="218" twDataPathType="twDataPathFromToDelay"><twSlack>4.609</twSlack><twSrc BELType="FF">rbcp_reg/regXCDData_4</twSrc><twDest BELType="LATCH">trig_offset_reg_12_LDC</twDest><twTotPathDel>2.890</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCDData_4</twSrc><twDest BELType='LATCH'>trig_offset_reg_12_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X65Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X65Y63.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regXCDData&lt;7&gt;</twComp><twBEL>rbcp_reg/regXCDData_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y67.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.933</twDelInfo><twComp>rbcp_reg/regXCDData&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y67.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>trig_offset_reg_12_C_12</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[12]_AND_820_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y67.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.307</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[12]_AND_820_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>2.240</twRouteDel><twTotDel>2.890</twTotDel><twPctLog>22.5</twPctLog><twPctRoute>77.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_trig_offset_reg_12_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_12_LDC&quot;
        TS_dcm_v5_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_12_LDC (SLICE_X74Y67.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="219"><twSlack>2.144</twSlack><twSrc BELType="FF">rbcp_reg/regXCDData_4</twSrc><twDest BELType="LATCH">trig_offset_reg_12_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCDData_4</twSrc><twDest BELType='LATCH'>trig_offset_reg_12_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X65Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X65Y63.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regXCDData&lt;7&gt;</twComp><twBEL>rbcp_reg/regXCDData_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y67.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.231</twDelInfo><twComp>rbcp_reg/regXCDData&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y67.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>trig_offset_reg_12_C_12</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[12]_AND_821_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y67.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.427</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[12]_AND_821_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X74Y67.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>trig_offset_reg_12_LDC</twComp><twBEL>trig_offset_reg_12_LDC</twBEL></twPathDel><twLogDel>0.486</twLogDel><twRouteDel>1.658</twRouteDel><twTotDel>2.144</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[12]_AND_820_o</twDestClk><twPctLog>22.7</twPctLog><twPctRoute>77.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="220"><twSlack>3.873</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_12_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_12_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X50Y98.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y67.C4</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">2.958</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y67.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>trig_offset_reg_12_C_12</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[12]_AND_821_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y67.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.427</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[12]_AND_821_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X74Y67.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>trig_offset_reg_12_LDC</twComp><twBEL>trig_offset_reg_12_LDC</twBEL></twPathDel><twLogDel>0.488</twLogDel><twRouteDel>3.385</twRouteDel><twTotDel>3.873</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[12]_AND_820_o</twDestClk><twPctLog>12.6</twPctLog><twPctRoute>87.4</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_12_LDC (SLICE_X74Y67.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="221"><twSlack>1.747</twSlack><twSrc BELType="FF">rbcp_reg/regXCDData_4</twSrc><twDest BELType="LATCH">trig_offset_reg_12_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCDData_4</twSrc><twDest BELType='LATCH'>trig_offset_reg_12_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X65Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X65Y63.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regXCDData&lt;7&gt;</twComp><twBEL>rbcp_reg/regXCDData_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y67.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.231</twDelInfo><twComp>rbcp_reg/regXCDData&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y67.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>trig_offset_reg_12_C_12</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[12]_AND_820_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y67.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.162</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[12]_AND_820_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>1.393</twRouteDel><twTotDel>1.747</twTotDel><twPctLog>20.3</twPctLog><twPctRoute>79.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="222"><twSlack>3.476</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_12_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_12_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X50Y98.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y67.C4</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">2.958</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y67.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>trig_offset_reg_12_C_12</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[12]_AND_820_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y67.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.162</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[12]_AND_820_o</twComp></twPathDel><twLogDel>0.356</twLogDel><twRouteDel>3.120</twRouteDel><twTotDel>3.476</twTotDel><twPctLog>10.2</twPctLog><twPctRoute>89.8</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="223" twConstType="PATHDELAY" ><twConstHead uID="19"><twConstName UCFConstName="" ScopeName="">TS_TO_trig_offset_reg_8_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_8_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>6.412</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_8_LDC (SLICE_X82Y63.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="224"><twConstPath anchorID="225" twDataPathType="twDataPathFromToDelay"><twSlack>1.087</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_8_LDC</twDest><twTotPathDel>6.412</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_8_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X50Y98.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y62.A5</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">5.214</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y62.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>trig_offset_reg_8_C_8</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[8]_AND_829_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y63.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[8]_AND_829_o</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y63.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>trig_offset_reg_8_LDC</twComp><twBEL>trig_offset_reg_8_LDC</twBEL></twPathDel><twLogDel>0.884</twLogDel><twRouteDel>5.528</twRouteDel><twTotDel>6.412</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[8]_AND_828_o</twDestClk><twPctLog>13.8</twPctLog><twPctRoute>86.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="226"><twConstPath anchorID="227" twDataPathType="twDataPathFromToDelay"><twSlack>4.945</twSlack><twSrc BELType="FF">rbcp_reg/regXCDData_0</twSrc><twDest BELType="LATCH">trig_offset_reg_8_LDC</twDest><twTotPathDel>2.554</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCDData_0</twSrc><twDest BELType='LATCH'>trig_offset_reg_8_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X67Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X67Y61.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regXCDData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCDData_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y62.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.373</twDelInfo><twComp>rbcp_reg/regXCDData&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y62.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>trig_offset_reg_8_C_8</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[8]_AND_829_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y63.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[8]_AND_829_o</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y63.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>trig_offset_reg_8_LDC</twComp><twBEL>trig_offset_reg_8_LDC</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>1.687</twRouteDel><twTotDel>2.554</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[8]_AND_828_o</twDestClk><twPctLog>33.9</twPctLog><twPctRoute>66.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_8_LDC (SLICE_X82Y63.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="228"><twConstPath anchorID="229" twDataPathType="twDataPathFromToDelay"><twSlack>1.206</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_8_LDC</twDest><twTotPathDel>6.293</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_8_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X50Y98.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y62.A5</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">5.214</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y62.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>trig_offset_reg_8_C_8</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[8]_AND_828_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y63.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[8]_AND_828_o</twComp></twPathDel><twLogDel>0.611</twLogDel><twRouteDel>5.682</twRouteDel><twTotDel>6.293</twTotDel><twPctLog>9.7</twPctLog><twPctRoute>90.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="230"><twConstPath anchorID="231" twDataPathType="twDataPathFromToDelay"><twSlack>5.064</twSlack><twSrc BELType="FF">rbcp_reg/regXCDData_0</twSrc><twDest BELType="LATCH">trig_offset_reg_8_LDC</twDest><twTotPathDel>2.435</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCDData_0</twSrc><twDest BELType='LATCH'>trig_offset_reg_8_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X67Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X67Y61.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regXCDData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCDData_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y62.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.373</twDelInfo><twComp>rbcp_reg/regXCDData&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y62.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>trig_offset_reg_8_C_8</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[8]_AND_828_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y63.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[8]_AND_828_o</twComp></twPathDel><twLogDel>0.594</twLogDel><twRouteDel>1.841</twRouteDel><twTotDel>2.435</twTotDel><twPctLog>24.4</twPctLog><twPctRoute>75.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_trig_offset_reg_8_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_8_LDC&quot;
        TS_dcm_v5_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_8_LDC (SLICE_X82Y63.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="232"><twSlack>1.447</twSlack><twSrc BELType="FF">rbcp_reg/regXCDData_0</twSrc><twDest BELType="LATCH">trig_offset_reg_8_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCDData_0</twSrc><twDest BELType='LATCH'>trig_offset_reg_8_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X67Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X67Y61.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regXCDData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCDData_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y62.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.849</twDelInfo><twComp>rbcp_reg/regXCDData&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y62.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>trig_offset_reg_8_C_8</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[8]_AND_829_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y63.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[8]_AND_829_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X82Y63.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>trig_offset_reg_8_LDC</twComp><twBEL>trig_offset_reg_8_LDC</twBEL></twPathDel><twLogDel>0.474</twLogDel><twRouteDel>0.973</twRouteDel><twTotDel>1.447</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[8]_AND_828_o</twDestClk><twPctLog>32.8</twPctLog><twPctRoute>67.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="233"><twSlack>3.825</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_8_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_8_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X50Y98.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y62.A5</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">3.225</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y62.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>trig_offset_reg_8_C_8</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[8]_AND_829_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y63.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[8]_AND_829_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X82Y63.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>trig_offset_reg_8_LDC</twComp><twBEL>trig_offset_reg_8_LDC</twBEL></twPathDel><twLogDel>0.476</twLogDel><twRouteDel>3.349</twRouteDel><twTotDel>3.825</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[8]_AND_828_o</twDestClk><twPctLog>12.4</twPctLog><twPctRoute>87.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_8_LDC (SLICE_X82Y63.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="234"><twSlack>1.462</twSlack><twSrc BELType="FF">rbcp_reg/regXCDData_0</twSrc><twDest BELType="LATCH">trig_offset_reg_8_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCDData_0</twSrc><twDest BELType='LATCH'>trig_offset_reg_8_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X67Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X67Y61.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regXCDData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCDData_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y62.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.849</twDelInfo><twComp>rbcp_reg/regXCDData&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y62.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>trig_offset_reg_8_C_8</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[8]_AND_828_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y63.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.259</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[8]_AND_828_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>1.108</twRouteDel><twTotDel>1.462</twTotDel><twPctLog>24.2</twPctLog><twPctRoute>75.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="235"><twSlack>3.840</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_8_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_8_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X50Y98.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y62.A5</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">3.225</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y62.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>trig_offset_reg_8_C_8</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[8]_AND_828_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y63.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.259</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[8]_AND_828_o</twComp></twPathDel><twLogDel>0.356</twLogDel><twRouteDel>3.484</twRouteDel><twTotDel>3.840</twTotDel><twPctLog>9.3</twPctLog><twPctRoute>90.7</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="236" twConstType="PATHDELAY" ><twConstHead uID="20"><twConstName UCFConstName="" ScopeName="">TS_TO_trig_offset_reg_10_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_10_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>6.119</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_10_LDC (SLICE_X75Y62.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="237"><twConstPath anchorID="238" twDataPathType="twDataPathFromToDelay"><twSlack>1.380</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_10_LDC</twDest><twTotPathDel>6.119</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_10_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X50Y98.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y62.C5</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">4.660</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y62.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>trig_offset_reg_10_C_10</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[10]_AND_825_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y62.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.520</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[10]_AND_825_o</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y62.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>trig_offset_reg_10_LDC</twComp><twBEL>trig_offset_reg_10_LDC</twBEL></twPathDel><twLogDel>0.939</twLogDel><twRouteDel>5.180</twRouteDel><twTotDel>6.119</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[10]_AND_824_o</twDestClk><twPctLog>15.3</twPctLog><twPctRoute>84.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="239"><twConstPath anchorID="240" twDataPathType="twDataPathFromToDelay"><twSlack>4.906</twSlack><twSrc BELType="FF">rbcp_reg/regXCDData_2</twSrc><twDest BELType="LATCH">trig_offset_reg_10_LDC</twDest><twTotPathDel>2.593</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCDData_2</twSrc><twDest BELType='LATCH'>trig_offset_reg_10_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X67Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X67Y61.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regXCDData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCDData_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y62.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.151</twDelInfo><twComp>rbcp_reg/regXCDData&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y62.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>trig_offset_reg_10_C_10</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[10]_AND_825_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y62.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.520</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[10]_AND_825_o</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y62.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>trig_offset_reg_10_LDC</twComp><twBEL>trig_offset_reg_10_LDC</twBEL></twPathDel><twLogDel>0.922</twLogDel><twRouteDel>1.671</twRouteDel><twTotDel>2.593</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[10]_AND_824_o</twDestClk><twPctLog>35.6</twPctLog><twPctRoute>64.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_10_LDC (SLICE_X75Y62.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="241"><twConstPath anchorID="242" twDataPathType="twDataPathFromToDelay"><twSlack>1.505</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_10_LDC</twDest><twTotPathDel>5.994</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_10_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X50Y98.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y62.C5</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">4.660</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y62.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>trig_offset_reg_10_C_10</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[10]_AND_824_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y62.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.721</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[10]_AND_824_o</twComp></twPathDel><twLogDel>0.613</twLogDel><twRouteDel>5.381</twRouteDel><twTotDel>5.994</twTotDel><twPctLog>10.2</twPctLog><twPctRoute>89.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="243"><twConstPath anchorID="244" twDataPathType="twDataPathFromToDelay"><twSlack>5.031</twSlack><twSrc BELType="FF">rbcp_reg/regXCDData_2</twSrc><twDest BELType="LATCH">trig_offset_reg_10_LDC</twDest><twTotPathDel>2.468</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCDData_2</twSrc><twDest BELType='LATCH'>trig_offset_reg_10_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X67Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X67Y61.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regXCDData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCDData_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y62.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.151</twDelInfo><twComp>rbcp_reg/regXCDData&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y62.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>trig_offset_reg_10_C_10</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[10]_AND_824_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y62.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.721</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[10]_AND_824_o</twComp></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>1.872</twRouteDel><twTotDel>2.468</twTotDel><twPctLog>24.1</twPctLog><twPctRoute>75.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_trig_offset_reg_10_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_10_LDC&quot;
        TS_dcm_v5_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_10_LDC (SLICE_X75Y62.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="245"><twSlack>1.470</twSlack><twSrc BELType="FF">rbcp_reg/regXCDData_2</twSrc><twDest BELType="LATCH">trig_offset_reg_10_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCDData_2</twSrc><twDest BELType='LATCH'>trig_offset_reg_10_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X67Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X67Y61.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regXCDData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCDData_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y62.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>rbcp_reg/regXCDData&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y62.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>trig_offset_reg_10_C_10</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[10]_AND_825_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y62.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.278</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[10]_AND_825_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X75Y62.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>trig_offset_reg_10_LDC</twComp><twBEL>trig_offset_reg_10_LDC</twBEL></twPathDel><twLogDel>0.536</twLogDel><twRouteDel>0.934</twRouteDel><twTotDel>1.470</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[10]_AND_824_o</twDestClk><twPctLog>36.5</twPctLog><twPctRoute>63.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="246"><twSlack>3.735</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_10_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_10_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X50Y98.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y62.C5</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">2.919</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y62.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>trig_offset_reg_10_C_10</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[10]_AND_825_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y62.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.278</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[10]_AND_825_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X75Y62.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>trig_offset_reg_10_LDC</twComp><twBEL>trig_offset_reg_10_LDC</twBEL></twPathDel><twLogDel>0.538</twLogDel><twRouteDel>3.197</twRouteDel><twTotDel>3.735</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[10]_AND_824_o</twDestClk><twPctLog>14.4</twPctLog><twPctRoute>85.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_10_LDC (SLICE_X75Y62.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="247"><twSlack>1.399</twSlack><twSrc BELType="FF">rbcp_reg/regXCDData_2</twSrc><twDest BELType="LATCH">trig_offset_reg_10_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCDData_2</twSrc><twDest BELType='LATCH'>trig_offset_reg_10_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X67Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X67Y61.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regXCDData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCDData_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y62.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>rbcp_reg/regXCDData&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y62.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>trig_offset_reg_10_C_10</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[10]_AND_824_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y62.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.403</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[10]_AND_824_o</twComp></twPathDel><twLogDel>0.340</twLogDel><twRouteDel>1.059</twRouteDel><twTotDel>1.399</twTotDel><twPctLog>24.3</twPctLog><twPctRoute>75.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="248"><twSlack>3.664</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_10_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_10_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X50Y98.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y62.C5</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">2.919</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y62.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>trig_offset_reg_10_C_10</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[10]_AND_824_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y62.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.403</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[10]_AND_824_o</twComp></twPathDel><twLogDel>0.342</twLogDel><twRouteDel>3.322</twRouteDel><twTotDel>3.664</twTotDel><twPctLog>9.3</twPctLog><twPctRoute>90.7</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="249" twConstType="PATHDELAY" ><twConstHead uID="21"><twConstName UCFConstName="" ScopeName="">TS_TO_trig_offset_reg_9_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_9_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>6.364</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_9_LDC (SLICE_X71Y64.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="250"><twConstPath anchorID="251" twDataPathType="twDataPathFromToDelay"><twSlack>1.135</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_9_LDC</twDest><twTotPathDel>6.364</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_9_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X50Y98.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y63.A3</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">5.074</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y63.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>trig_offset_reg_9_C_9</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[9]_AND_827_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y64.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[9]_AND_827_o</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y64.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>trig_offset_reg_9_LDC</twComp><twBEL>trig_offset_reg_9_LDC</twBEL></twPathDel><twLogDel>1.001</twLogDel><twRouteDel>5.363</twRouteDel><twTotDel>6.364</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[9]_AND_826_o</twDestClk><twPctLog>15.7</twPctLog><twPctRoute>84.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="252"><twConstPath anchorID="253" twDataPathType="twDataPathFromToDelay"><twSlack>5.604</twSlack><twSrc BELType="FF">rbcp_reg/regXCDData_1</twSrc><twDest BELType="LATCH">trig_offset_reg_9_LDC</twDest><twTotPathDel>1.895</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCDData_1</twSrc><twDest BELType='LATCH'>trig_offset_reg_9_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X67Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X67Y61.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regXCDData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCDData_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y63.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.622</twDelInfo><twComp>rbcp_reg/regXCDData&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y63.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>trig_offset_reg_9_C_9</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[9]_AND_827_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y64.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[9]_AND_827_o</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y64.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>trig_offset_reg_9_LDC</twComp><twBEL>trig_offset_reg_9_LDC</twBEL></twPathDel><twLogDel>0.984</twLogDel><twRouteDel>0.911</twRouteDel><twTotDel>1.895</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[9]_AND_826_o</twDestClk><twPctLog>51.9</twPctLog><twPctRoute>48.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_9_LDC (SLICE_X71Y64.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="254"><twConstPath anchorID="255" twDataPathType="twDataPathFromToDelay"><twSlack>1.290</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_9_LDC</twDest><twTotPathDel>6.209</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_9_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X50Y98.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y63.A3</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">5.074</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y63.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>trig_offset_reg_9_C_9</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[9]_AND_826_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y64.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[9]_AND_826_o</twComp></twPathDel><twLogDel>0.667</twLogDel><twRouteDel>5.542</twRouteDel><twTotDel>6.209</twTotDel><twPctLog>10.7</twPctLog><twPctRoute>89.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="256"><twConstPath anchorID="257" twDataPathType="twDataPathFromToDelay"><twSlack>5.759</twSlack><twSrc BELType="FF">rbcp_reg/regXCDData_1</twSrc><twDest BELType="LATCH">trig_offset_reg_9_LDC</twDest><twTotPathDel>1.740</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCDData_1</twSrc><twDest BELType='LATCH'>trig_offset_reg_9_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X67Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X67Y61.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regXCDData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCDData_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y63.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.622</twDelInfo><twComp>rbcp_reg/regXCDData&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y63.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>trig_offset_reg_9_C_9</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[9]_AND_826_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y64.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[9]_AND_826_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>1.090</twRouteDel><twTotDel>1.740</twTotDel><twPctLog>37.4</twPctLog><twPctRoute>62.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_trig_offset_reg_9_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_9_LDC&quot;
        TS_dcm_v5_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_9_LDC (SLICE_X71Y64.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="258"><twSlack>1.029</twSlack><twSrc BELType="FF">rbcp_reg/regXCDData_1</twSrc><twDest BELType="LATCH">trig_offset_reg_9_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCDData_1</twSrc><twDest BELType='LATCH'>trig_offset_reg_9_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X67Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X67Y61.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regXCDData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCDData_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y63.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>rbcp_reg/regXCDData&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y63.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>trig_offset_reg_9_C_9</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[9]_AND_827_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y64.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.119</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[9]_AND_827_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X71Y64.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>trig_offset_reg_9_LDC</twComp><twBEL>trig_offset_reg_9_LDC</twBEL></twPathDel><twLogDel>0.556</twLogDel><twRouteDel>0.473</twRouteDel><twTotDel>1.029</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[9]_AND_826_o</twDestClk><twPctLog>54.0</twPctLog><twPctRoute>46.0</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="259"><twSlack>3.838</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_9_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_9_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X50Y98.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y63.A3</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">3.161</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y63.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>trig_offset_reg_9_C_9</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[9]_AND_827_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y64.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.119</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[9]_AND_827_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X71Y64.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>trig_offset_reg_9_LDC</twComp><twBEL>trig_offset_reg_9_LDC</twBEL></twPathDel><twLogDel>0.558</twLogDel><twRouteDel>3.280</twRouteDel><twTotDel>3.838</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[9]_AND_826_o</twDestClk><twPctLog>14.5</twPctLog><twPctRoute>85.5</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_9_LDC (SLICE_X71Y64.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="260"><twSlack>0.967</twSlack><twSrc BELType="FF">rbcp_reg/regXCDData_1</twSrc><twDest BELType="LATCH">trig_offset_reg_9_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCDData_1</twSrc><twDest BELType='LATCH'>trig_offset_reg_9_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X67Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X67Y61.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regXCDData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCDData_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y63.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>rbcp_reg/regXCDData&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y63.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>trig_offset_reg_9_C_9</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[9]_AND_826_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y64.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.259</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[9]_AND_826_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>0.613</twRouteDel><twTotDel>0.967</twTotDel><twPctLog>36.6</twPctLog><twPctRoute>63.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="261"><twSlack>3.776</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_9_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_9_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X50Y98.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y63.A3</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">3.161</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y63.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>trig_offset_reg_9_C_9</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[9]_AND_826_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y64.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.259</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[9]_AND_826_o</twComp></twPathDel><twLogDel>0.356</twLogDel><twRouteDel>3.420</twRouteDel><twTotDel>3.776</twTotDel><twPctLog>9.4</twPctLog><twPctRoute>90.6</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="262" twConstType="PATHDELAY" ><twConstHead uID="22"><twConstName UCFConstName="" ScopeName="">TS_TO_trig_offset_reg_5_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_5_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>7.034</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_5_LDC (SLICE_X80Y58.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="263"><twConstPath anchorID="264" twDataPathType="twDataPathFromToDelay"><twSlack>0.465</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_5_LDC</twDest><twTotPathDel>7.034</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X50Y98.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y57.B3</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">5.612</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y57.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>trig_offset_reg_5_C_5</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[5]_AND_835_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y58.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[5]_AND_835_o</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y58.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>trig_offset_reg_5_LDC</twComp><twBEL>trig_offset_reg_5_LDC</twBEL></twPathDel><twLogDel>0.951</twLogDel><twRouteDel>6.083</twRouteDel><twTotDel>7.034</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[5]_AND_834_o</twDestClk><twPctLog>13.5</twPctLog><twPctRoute>86.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="265"><twConstPath anchorID="266" twDataPathType="twDataPathFromToDelay"><twSlack>4.212</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_5</twSrc><twDest BELType="LATCH">trig_offset_reg_5_LDC</twDest><twTotPathDel>3.287</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_5</twSrc><twDest BELType='LATCH'>trig_offset_reg_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X65Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X65Y62.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regXCEData&lt;7&gt;</twComp><twBEL>rbcp_reg/regXCEData_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y57.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.882</twDelInfo><twComp>rbcp_reg/regXCEData&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y57.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>trig_offset_reg_5_C_5</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[5]_AND_835_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y58.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[5]_AND_835_o</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y58.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>trig_offset_reg_5_LDC</twComp><twBEL>trig_offset_reg_5_LDC</twBEL></twPathDel><twLogDel>0.934</twLogDel><twRouteDel>2.353</twRouteDel><twTotDel>3.287</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[5]_AND_834_o</twDestClk><twPctLog>28.4</twPctLog><twPctRoute>71.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_5_LDC (SLICE_X80Y58.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="267"><twConstPath anchorID="268" twDataPathType="twDataPathFromToDelay"><twSlack>0.699</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_5_LDC</twDest><twTotPathDel>6.800</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X50Y98.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y57.B3</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">5.612</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y57.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>trig_offset_reg_5_C_5</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[5]_AND_834_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y58.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[5]_AND_834_o</twComp></twPathDel><twLogDel>0.667</twLogDel><twRouteDel>6.133</twRouteDel><twTotDel>6.800</twTotDel><twPctLog>9.8</twPctLog><twPctRoute>90.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="269"><twConstPath anchorID="270" twDataPathType="twDataPathFromToDelay"><twSlack>4.446</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_5</twSrc><twDest BELType="LATCH">trig_offset_reg_5_LDC</twDest><twTotPathDel>3.053</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_5</twSrc><twDest BELType='LATCH'>trig_offset_reg_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X65Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X65Y62.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regXCEData&lt;7&gt;</twComp><twBEL>rbcp_reg/regXCEData_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y57.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.882</twDelInfo><twComp>rbcp_reg/regXCEData&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y57.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>trig_offset_reg_5_C_5</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[5]_AND_834_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y58.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[5]_AND_834_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>2.403</twRouteDel><twTotDel>3.053</twTotDel><twPctLog>21.3</twPctLog><twPctRoute>78.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_trig_offset_reg_5_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_5_LDC&quot;
        TS_dcm_v5_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_5_LDC (SLICE_X80Y58.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="271"><twSlack>1.943</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_5</twSrc><twDest BELType="LATCH">trig_offset_reg_5_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_5</twSrc><twDest BELType='LATCH'>trig_offset_reg_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X65Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X65Y62.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regXCEData&lt;7&gt;</twComp><twBEL>rbcp_reg/regXCEData_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y57.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.171</twDelInfo><twComp>rbcp_reg/regXCEData&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y57.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>trig_offset_reg_5_C_5</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[5]_AND_835_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y58.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[5]_AND_835_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X80Y58.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>trig_offset_reg_5_LDC</twComp><twBEL>trig_offset_reg_5_LDC</twBEL></twPathDel><twLogDel>0.508</twLogDel><twRouteDel>1.435</twRouteDel><twTotDel>1.943</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[5]_AND_834_o</twDestClk><twPctLog>26.1</twPctLog><twPctRoute>73.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="272"><twSlack>4.265</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_5_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X50Y98.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y57.B3</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">3.491</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y57.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>trig_offset_reg_5_C_5</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[5]_AND_835_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y58.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[5]_AND_835_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X80Y58.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>trig_offset_reg_5_LDC</twComp><twBEL>trig_offset_reg_5_LDC</twBEL></twPathDel><twLogDel>0.510</twLogDel><twRouteDel>3.755</twRouteDel><twTotDel>4.265</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[5]_AND_834_o</twDestClk><twPctLog>12.0</twPctLog><twPctRoute>88.0</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_5_LDC (SLICE_X80Y58.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="273"><twSlack>1.783</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_5</twSrc><twDest BELType="LATCH">trig_offset_reg_5_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_5</twSrc><twDest BELType='LATCH'>trig_offset_reg_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X65Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X65Y62.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regXCEData&lt;7&gt;</twComp><twBEL>rbcp_reg/regXCEData_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y57.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.171</twDelInfo><twComp>rbcp_reg/regXCEData&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y57.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>trig_offset_reg_5_C_5</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[5]_AND_834_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y58.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.258</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[5]_AND_834_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>1.429</twRouteDel><twTotDel>1.783</twTotDel><twPctLog>19.9</twPctLog><twPctRoute>80.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="274"><twSlack>4.105</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_5_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X50Y98.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y57.B3</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">3.491</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y57.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>trig_offset_reg_5_C_5</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[5]_AND_834_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y58.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.258</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[5]_AND_834_o</twComp></twPathDel><twLogDel>0.356</twLogDel><twRouteDel>3.749</twRouteDel><twTotDel>4.105</twTotDel><twPctLog>8.7</twPctLog><twPctRoute>91.3</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="275" twConstType="PATHDELAY" ><twConstHead uID="23"><twConstName UCFConstName="" ScopeName="">TS_TO_trig_offset_reg_7_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_7_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>6.610</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_7_LDC (SLICE_X85Y61.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="276"><twConstPath anchorID="277" twDataPathType="twDataPathFromToDelay"><twSlack>0.889</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_7_LDC</twDest><twTotPathDel>6.610</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X50Y98.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y61.B5</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">5.341</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y61.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>trig_offset_reg_7_C_7</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[7]_AND_831_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y61.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[7]_AND_831_o</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y61.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>trig_offset_reg_7_LDC</twComp><twBEL>trig_offset_reg_7_LDC</twBEL></twPathDel><twLogDel>0.939</twLogDel><twRouteDel>5.671</twRouteDel><twTotDel>6.610</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[7]_AND_830_o</twDestClk><twPctLog>14.2</twPctLog><twPctRoute>85.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="278"><twConstPath anchorID="279" twDataPathType="twDataPathFromToDelay"><twSlack>3.922</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_7</twSrc><twDest BELType="LATCH">trig_offset_reg_7_LDC</twDest><twTotPathDel>3.577</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_7</twSrc><twDest BELType='LATCH'>trig_offset_reg_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X65Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X65Y62.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regXCEData&lt;7&gt;</twComp><twBEL>rbcp_reg/regXCEData_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y61.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.325</twDelInfo><twComp>rbcp_reg/regXCEData&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y61.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>trig_offset_reg_7_C_7</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[7]_AND_831_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y61.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[7]_AND_831_o</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y61.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>trig_offset_reg_7_LDC</twComp><twBEL>trig_offset_reg_7_LDC</twBEL></twPathDel><twLogDel>0.922</twLogDel><twRouteDel>2.655</twRouteDel><twTotDel>3.577</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[7]_AND_830_o</twDestClk><twPctLog>25.8</twPctLog><twPctRoute>74.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_7_LDC (SLICE_X85Y61.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="280"><twConstPath anchorID="281" twDataPathType="twDataPathFromToDelay"><twSlack>1.068</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_7_LDC</twDest><twTotPathDel>6.431</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X50Y98.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y61.B5</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">5.341</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y61.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>trig_offset_reg_7_C_7</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[7]_AND_830_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y61.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[7]_AND_830_o</twComp></twPathDel><twLogDel>0.613</twLogDel><twRouteDel>5.818</twRouteDel><twTotDel>6.431</twTotDel><twPctLog>9.5</twPctLog><twPctRoute>90.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="282"><twConstPath anchorID="283" twDataPathType="twDataPathFromToDelay"><twSlack>4.101</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_7</twSrc><twDest BELType="LATCH">trig_offset_reg_7_LDC</twDest><twTotPathDel>3.398</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_7</twSrc><twDest BELType='LATCH'>trig_offset_reg_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X65Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X65Y62.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regXCEData&lt;7&gt;</twComp><twBEL>rbcp_reg/regXCEData_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y61.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.325</twDelInfo><twComp>rbcp_reg/regXCEData&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y61.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>trig_offset_reg_7_C_7</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[7]_AND_830_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y61.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[7]_AND_830_o</twComp></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>2.802</twRouteDel><twTotDel>3.398</twTotDel><twPctLog>17.5</twPctLog><twPctRoute>82.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_trig_offset_reg_7_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_7_LDC&quot;
        TS_dcm_v5_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_7_LDC (SLICE_X85Y61.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="284"><twSlack>2.076</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_7</twSrc><twDest BELType="LATCH">trig_offset_reg_7_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_7</twSrc><twDest BELType='LATCH'>trig_offset_reg_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X65Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X65Y62.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regXCEData&lt;7&gt;</twComp><twBEL>rbcp_reg/regXCEData_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y61.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.373</twDelInfo><twComp>rbcp_reg/regXCEData&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y61.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>trig_offset_reg_7_C_7</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[7]_AND_831_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y61.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.167</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[7]_AND_831_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X85Y61.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>trig_offset_reg_7_LDC</twComp><twBEL>trig_offset_reg_7_LDC</twBEL></twPathDel><twLogDel>0.536</twLogDel><twRouteDel>1.540</twRouteDel><twTotDel>2.076</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[7]_AND_830_o</twDestClk><twPctLog>25.8</twPctLog><twPctRoute>74.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="285"><twSlack>4.026</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_7_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X50Y98.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y61.B5</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">3.321</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y61.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>trig_offset_reg_7_C_7</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[7]_AND_831_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y61.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.167</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[7]_AND_831_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X85Y61.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>trig_offset_reg_7_LDC</twComp><twBEL>trig_offset_reg_7_LDC</twBEL></twPathDel><twLogDel>0.538</twLogDel><twRouteDel>3.488</twRouteDel><twTotDel>4.026</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[7]_AND_830_o</twDestClk><twPctLog>13.4</twPctLog><twPctRoute>86.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_7_LDC (SLICE_X85Y61.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="286"><twSlack>2.007</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_7</twSrc><twDest BELType="LATCH">trig_offset_reg_7_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_7</twSrc><twDest BELType='LATCH'>trig_offset_reg_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X65Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X65Y62.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regXCEData&lt;7&gt;</twComp><twBEL>rbcp_reg/regXCEData_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y61.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.373</twDelInfo><twComp>rbcp_reg/regXCEData&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y61.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>trig_offset_reg_7_C_7</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[7]_AND_830_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y61.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.294</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[7]_AND_830_o</twComp></twPathDel><twLogDel>0.340</twLogDel><twRouteDel>1.667</twRouteDel><twTotDel>2.007</twTotDel><twPctLog>16.9</twPctLog><twPctRoute>83.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="287"><twSlack>3.957</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_7_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X50Y98.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y61.B5</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">3.321</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y61.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>trig_offset_reg_7_C_7</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[7]_AND_830_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y61.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.294</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[7]_AND_830_o</twComp></twPathDel><twLogDel>0.342</twLogDel><twRouteDel>3.615</twRouteDel><twTotDel>3.957</twTotDel><twPctLog>8.6</twPctLog><twPctRoute>91.4</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="288" twConstType="PATHDELAY" ><twConstHead uID="24"><twConstName UCFConstName="" ScopeName="">TS_TO_trig_offset_reg_6_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_6_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>6.096</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_6_LDC (SLICE_X72Y67.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="289"><twConstPath anchorID="290" twDataPathType="twDataPathFromToDelay"><twSlack>1.403</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_6_LDC</twDest><twTotPathDel>6.096</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X50Y98.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y66.B3</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">4.711</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y66.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>trig_offset_reg_6_C_6</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[6]_AND_833_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y67.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.496</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[6]_AND_833_o</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y67.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>trig_offset_reg_6_LDC</twComp><twBEL>trig_offset_reg_6_LDC</twBEL></twPathDel><twLogDel>0.889</twLogDel><twRouteDel>5.207</twRouteDel><twTotDel>6.096</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[6]_AND_832_o</twDestClk><twPctLog>14.6</twPctLog><twPctRoute>85.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="291"><twConstPath anchorID="292" twDataPathType="twDataPathFromToDelay"><twSlack>4.725</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_6</twSrc><twDest BELType="LATCH">trig_offset_reg_6_LDC</twDest><twTotPathDel>2.774</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_6</twSrc><twDest BELType='LATCH'>trig_offset_reg_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X65Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X65Y62.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regXCEData&lt;7&gt;</twComp><twBEL>rbcp_reg/regXCEData_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y66.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.406</twDelInfo><twComp>rbcp_reg/regXCEData&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y66.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>trig_offset_reg_6_C_6</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[6]_AND_833_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y67.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.496</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[6]_AND_833_o</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y67.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>trig_offset_reg_6_LDC</twComp><twBEL>trig_offset_reg_6_LDC</twBEL></twPathDel><twLogDel>0.872</twLogDel><twRouteDel>1.902</twRouteDel><twTotDel>2.774</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[6]_AND_832_o</twDestClk><twPctLog>31.4</twPctLog><twPctRoute>68.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_6_LDC (SLICE_X72Y67.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="293"><twConstPath anchorID="294" twDataPathType="twDataPathFromToDelay"><twSlack>1.654</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_6_LDC</twDest><twTotPathDel>5.845</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X50Y98.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y66.B3</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">4.711</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y66.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>trig_offset_reg_6_C_6</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[6]_AND_832_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y67.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[6]_AND_832_o</twComp></twPathDel><twLogDel>0.613</twLogDel><twRouteDel>5.232</twRouteDel><twTotDel>5.845</twTotDel><twPctLog>10.5</twPctLog><twPctRoute>89.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="295"><twConstPath anchorID="296" twDataPathType="twDataPathFromToDelay"><twSlack>4.976</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_6</twSrc><twDest BELType="LATCH">trig_offset_reg_6_LDC</twDest><twTotPathDel>2.523</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_6</twSrc><twDest BELType='LATCH'>trig_offset_reg_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X65Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X65Y62.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regXCEData&lt;7&gt;</twComp><twBEL>rbcp_reg/regXCEData_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y66.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.406</twDelInfo><twComp>rbcp_reg/regXCEData&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y66.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>trig_offset_reg_6_C_6</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[6]_AND_832_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y67.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[6]_AND_832_o</twComp></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>1.927</twRouteDel><twTotDel>2.523</twTotDel><twPctLog>23.6</twPctLog><twPctRoute>76.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_trig_offset_reg_6_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_6_LDC&quot;
        TS_dcm_v5_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_6_LDC (SLICE_X72Y67.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="297"><twSlack>1.593</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_6</twSrc><twDest BELType="LATCH">trig_offset_reg_6_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_6</twSrc><twDest BELType='LATCH'>trig_offset_reg_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X65Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X65Y62.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regXCEData&lt;7&gt;</twComp><twBEL>rbcp_reg/regXCEData_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y66.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.836</twDelInfo><twComp>rbcp_reg/regXCEData&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y66.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>trig_offset_reg_6_C_6</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[6]_AND_833_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y67.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[6]_AND_833_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X72Y67.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>trig_offset_reg_6_LDC</twComp><twBEL>trig_offset_reg_6_LDC</twBEL></twPathDel><twLogDel>0.488</twLogDel><twRouteDel>1.105</twRouteDel><twTotDel>1.593</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[6]_AND_832_o</twDestClk><twPctLog>30.6</twPctLog><twPctRoute>69.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="298"><twSlack>3.680</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_6_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X50Y98.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y66.B3</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">2.921</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y66.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>trig_offset_reg_6_C_6</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[6]_AND_833_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y67.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[6]_AND_833_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X72Y67.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>trig_offset_reg_6_LDC</twComp><twBEL>trig_offset_reg_6_LDC</twBEL></twPathDel><twLogDel>0.490</twLogDel><twRouteDel>3.190</twRouteDel><twTotDel>3.680</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[6]_AND_832_o</twDestClk><twPctLog>13.3</twPctLog><twPctRoute>86.7</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_6_LDC (SLICE_X72Y67.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="299"><twSlack>1.434</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_6</twSrc><twDest BELType="LATCH">trig_offset_reg_6_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_6</twSrc><twDest BELType='LATCH'>trig_offset_reg_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X65Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X65Y62.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regXCEData&lt;7&gt;</twComp><twBEL>rbcp_reg/regXCEData_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y66.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.836</twDelInfo><twComp>rbcp_reg/regXCEData&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y66.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>trig_offset_reg_6_C_6</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[6]_AND_832_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y67.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.258</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[6]_AND_832_o</twComp></twPathDel><twLogDel>0.340</twLogDel><twRouteDel>1.094</twRouteDel><twTotDel>1.434</twTotDel><twPctLog>23.7</twPctLog><twPctRoute>76.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="300"><twSlack>3.521</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_6_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X50Y98.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y66.B3</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">2.921</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y66.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>trig_offset_reg_6_C_6</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[6]_AND_832_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y67.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.258</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[6]_AND_832_o</twComp></twPathDel><twLogDel>0.342</twLogDel><twRouteDel>3.179</twRouteDel><twTotDel>3.521</twTotDel><twPctLog>9.7</twPctLog><twPctRoute>90.3</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="301" twConstType="PATHDELAY" ><twConstHead uID="25"><twConstName UCFConstName="" ScopeName="">TS_TO_trig_offset_reg_4_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_4_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>6.770</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_4_LDC (SLICE_X79Y58.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="302"><twConstPath anchorID="303" twDataPathType="twDataPathFromToDelay"><twSlack>0.729</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_4_LDC</twDest><twTotPathDel>6.770</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X50Y98.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y57.D5</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">5.272</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y57.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>trig_offset_reg_4_C_4</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[4]_AND_837_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y58.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.549</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[4]_AND_837_o</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y58.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>trig_offset_reg_4_LDC</twComp><twBEL>trig_offset_reg_4_LDC</twBEL></twPathDel><twLogDel>0.949</twLogDel><twRouteDel>5.821</twRouteDel><twTotDel>6.770</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[4]_AND_836_o</twDestClk><twPctLog>14.0</twPctLog><twPctRoute>86.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="304"><twConstPath anchorID="305" twDataPathType="twDataPathFromToDelay"><twSlack>4.049</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_4</twSrc><twDest BELType="LATCH">trig_offset_reg_4_LDC</twDest><twTotPathDel>3.450</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_4</twSrc><twDest BELType='LATCH'>trig_offset_reg_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X65Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X65Y62.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regXCEData&lt;7&gt;</twComp><twBEL>rbcp_reg/regXCEData_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y57.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.969</twDelInfo><twComp>rbcp_reg/regXCEData&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y57.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>trig_offset_reg_4_C_4</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[4]_AND_837_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y58.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.549</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[4]_AND_837_o</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y58.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>trig_offset_reg_4_LDC</twComp><twBEL>trig_offset_reg_4_LDC</twBEL></twPathDel><twLogDel>0.932</twLogDel><twRouteDel>2.518</twRouteDel><twTotDel>3.450</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[4]_AND_836_o</twDestClk><twPctLog>27.0</twPctLog><twPctRoute>73.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_4_LDC (SLICE_X79Y58.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="306"><twConstPath anchorID="307" twDataPathType="twDataPathFromToDelay"><twSlack>0.981</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_4_LDC</twDest><twTotPathDel>6.518</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X50Y98.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y57.D5</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">5.272</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y57.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>trig_offset_reg_4_C_4</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[4]_AND_836_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y58.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.635</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[4]_AND_836_o</twComp></twPathDel><twLogDel>0.611</twLogDel><twRouteDel>5.907</twRouteDel><twTotDel>6.518</twTotDel><twPctLog>9.4</twPctLog><twPctRoute>90.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="308"><twConstPath anchorID="309" twDataPathType="twDataPathFromToDelay"><twSlack>4.301</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_4</twSrc><twDest BELType="LATCH">trig_offset_reg_4_LDC</twDest><twTotPathDel>3.198</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_4</twSrc><twDest BELType='LATCH'>trig_offset_reg_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X65Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X65Y62.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regXCEData&lt;7&gt;</twComp><twBEL>rbcp_reg/regXCEData_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y57.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.969</twDelInfo><twComp>rbcp_reg/regXCEData&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y57.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>trig_offset_reg_4_C_4</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[4]_AND_836_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y58.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.635</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[4]_AND_836_o</twComp></twPathDel><twLogDel>0.594</twLogDel><twRouteDel>2.604</twRouteDel><twTotDel>3.198</twTotDel><twPctLog>18.6</twPctLog><twPctRoute>81.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_trig_offset_reg_4_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_4_LDC&quot;
        TS_dcm_v5_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_4_LDC (SLICE_X79Y58.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="310"><twSlack>2.045</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_4</twSrc><twDest BELType="LATCH">trig_offset_reg_4_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_4</twSrc><twDest BELType='LATCH'>trig_offset_reg_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X65Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X65Y62.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regXCEData&lt;7&gt;</twComp><twBEL>rbcp_reg/regXCEData_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y57.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.233</twDelInfo><twComp>rbcp_reg/regXCEData&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y57.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>trig_offset_reg_4_C_4</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[4]_AND_837_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y58.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[4]_AND_837_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X79Y58.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>trig_offset_reg_4_LDC</twComp><twBEL>trig_offset_reg_4_LDC</twBEL></twPathDel><twLogDel>0.544</twLogDel><twRouteDel>1.501</twRouteDel><twTotDel>2.045</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[4]_AND_836_o</twDestClk><twPctLog>26.6</twPctLog><twPctRoute>73.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="311"><twSlack>4.089</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_4_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X50Y98.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y57.D5</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">3.275</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y57.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>trig_offset_reg_4_C_4</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[4]_AND_837_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y58.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[4]_AND_837_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X79Y58.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>trig_offset_reg_4_LDC</twComp><twBEL>trig_offset_reg_4_LDC</twBEL></twPathDel><twLogDel>0.546</twLogDel><twRouteDel>3.543</twRouteDel><twTotDel>4.089</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[4]_AND_836_o</twDestClk><twPctLog>13.4</twPctLog><twPctRoute>86.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_4_LDC (SLICE_X79Y58.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="312"><twSlack>1.975</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_4</twSrc><twDest BELType="LATCH">trig_offset_reg_4_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_4</twSrc><twDest BELType='LATCH'>trig_offset_reg_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X65Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X65Y62.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regXCEData&lt;7&gt;</twComp><twBEL>rbcp_reg/regXCEData_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y57.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.233</twDelInfo><twComp>rbcp_reg/regXCEData&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y57.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>trig_offset_reg_4_C_4</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[4]_AND_836_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y58.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.388</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[4]_AND_836_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>1.621</twRouteDel><twTotDel>1.975</twTotDel><twPctLog>17.9</twPctLog><twPctRoute>82.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="313"><twSlack>4.019</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_4_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X50Y98.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y57.D5</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">3.275</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y57.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>trig_offset_reg_4_C_4</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[4]_AND_836_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y58.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.388</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[4]_AND_836_o</twComp></twPathDel><twLogDel>0.356</twLogDel><twRouteDel>3.663</twRouteDel><twTotDel>4.019</twTotDel><twPctLog>8.9</twPctLog><twPctRoute>91.1</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="314" twConstType="PATHDELAY" ><twConstHead uID="26"><twConstName UCFConstName="" ScopeName="">TS_TO_trig_offset_reg_3_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_3_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>6.911</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_3_LDC (SLICE_X79Y59.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="315"><twConstPath anchorID="316" twDataPathType="twDataPathFromToDelay"><twSlack>0.588</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_3_LDC</twDest><twTotPathDel>6.911</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X50Y98.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y59.B3</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">5.451</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y59.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>trig_offset_reg_3_C_3</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[3]_AND_839_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y59.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[3]_AND_839_o</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y59.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>trig_offset_reg_3_LDC</twComp><twBEL>trig_offset_reg_3_LDC</twBEL></twPathDel><twLogDel>0.939</twLogDel><twRouteDel>5.972</twRouteDel><twTotDel>6.911</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[3]_AND_838_o</twDestClk><twPctLog>13.6</twPctLog><twPctRoute>86.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="317"><twConstPath anchorID="318" twDataPathType="twDataPathFromToDelay"><twSlack>4.527</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_3</twSrc><twDest BELType="LATCH">trig_offset_reg_3_LDC</twDest><twTotPathDel>2.972</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_3</twSrc><twDest BELType='LATCH'>trig_offset_reg_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X67Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X67Y62.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regXCEData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCEData_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y59.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.529</twDelInfo><twComp>rbcp_reg/regXCEData&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y59.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>trig_offset_reg_3_C_3</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[3]_AND_839_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y59.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[3]_AND_839_o</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y59.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>trig_offset_reg_3_LDC</twComp><twBEL>trig_offset_reg_3_LDC</twBEL></twPathDel><twLogDel>0.922</twLogDel><twRouteDel>2.050</twRouteDel><twTotDel>2.972</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[3]_AND_838_o</twDestClk><twPctLog>31.0</twPctLog><twPctRoute>69.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_3_LDC (SLICE_X79Y59.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="319"><twConstPath anchorID="320" twDataPathType="twDataPathFromToDelay"><twSlack>1.124</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_3_LDC</twDest><twTotPathDel>6.375</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X50Y98.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y59.B3</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">5.451</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y59.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>trig_offset_reg_3_C_3</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[3]_AND_838_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y59.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[3]_AND_838_o</twComp></twPathDel><twLogDel>0.613</twLogDel><twRouteDel>5.762</twRouteDel><twTotDel>6.375</twTotDel><twPctLog>9.6</twPctLog><twPctRoute>90.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="321"><twConstPath anchorID="322" twDataPathType="twDataPathFromToDelay"><twSlack>5.063</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_3</twSrc><twDest BELType="LATCH">trig_offset_reg_3_LDC</twDest><twTotPathDel>2.436</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_3</twSrc><twDest BELType='LATCH'>trig_offset_reg_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X67Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X67Y62.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regXCEData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCEData_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y59.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.529</twDelInfo><twComp>rbcp_reg/regXCEData&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y59.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>trig_offset_reg_3_C_3</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[3]_AND_838_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y59.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[3]_AND_838_o</twComp></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>1.840</twRouteDel><twTotDel>2.436</twTotDel><twPctLog>24.5</twPctLog><twPctRoute>75.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_trig_offset_reg_3_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_3_LDC&quot;
        TS_dcm_v5_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_3_LDC (SLICE_X79Y59.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="323"><twSlack>1.749</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_3</twSrc><twDest BELType="LATCH">trig_offset_reg_3_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_3</twSrc><twDest BELType='LATCH'>trig_offset_reg_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X67Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X67Y62.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regXCEData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCEData_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y59.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.934</twDelInfo><twComp>rbcp_reg/regXCEData&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y59.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>trig_offset_reg_3_C_3</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[3]_AND_839_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y59.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[3]_AND_839_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X79Y59.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>trig_offset_reg_3_LDC</twComp><twBEL>trig_offset_reg_3_LDC</twBEL></twPathDel><twLogDel>0.536</twLogDel><twRouteDel>1.213</twRouteDel><twTotDel>1.749</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[3]_AND_838_o</twDestClk><twPctLog>30.6</twPctLog><twPctRoute>69.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="324"><twSlack>4.202</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_3_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X50Y98.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y59.B3</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">3.385</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y59.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>trig_offset_reg_3_C_3</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[3]_AND_839_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y59.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[3]_AND_839_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X79Y59.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>trig_offset_reg_3_LDC</twComp><twBEL>trig_offset_reg_3_LDC</twBEL></twPathDel><twLogDel>0.538</twLogDel><twRouteDel>3.664</twRouteDel><twTotDel>4.202</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[3]_AND_838_o</twDestClk><twPctLog>12.8</twPctLog><twPctRoute>87.2</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_3_LDC (SLICE_X79Y59.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="325"><twSlack>1.398</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_3</twSrc><twDest BELType="LATCH">trig_offset_reg_3_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_3</twSrc><twDest BELType='LATCH'>trig_offset_reg_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X67Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X67Y62.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regXCEData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCEData_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y59.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.934</twDelInfo><twComp>rbcp_reg/regXCEData&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y59.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>trig_offset_reg_3_C_3</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[3]_AND_838_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y59.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.124</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[3]_AND_838_o</twComp></twPathDel><twLogDel>0.340</twLogDel><twRouteDel>1.058</twRouteDel><twTotDel>1.398</twTotDel><twPctLog>24.3</twPctLog><twPctRoute>75.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="326"><twSlack>3.851</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_3_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X50Y98.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y59.B3</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">3.385</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y59.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>trig_offset_reg_3_C_3</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[3]_AND_838_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y59.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.124</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[3]_AND_838_o</twComp></twPathDel><twLogDel>0.342</twLogDel><twRouteDel>3.509</twRouteDel><twTotDel>3.851</twTotDel><twPctLog>8.9</twPctLog><twPctRoute>91.1</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="327" twConstType="PATHDELAY" ><twConstHead uID="27"><twConstName UCFConstName="" ScopeName="">TS_TO_trig_offset_reg_2_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_2_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>6.209</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_2_LDC (SLICE_X75Y64.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="328"><twConstPath anchorID="329" twDataPathType="twDataPathFromToDelay"><twSlack>1.290</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_2_LDC</twDest><twTotPathDel>6.209</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X50Y98.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y64.C5</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">4.412</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y64.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>trig_offset_reg_2_C_2</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[2]_AND_841_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y64.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.848</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[2]_AND_841_o</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y64.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>trig_offset_reg_2_LDC</twComp><twBEL>trig_offset_reg_2_LDC</twBEL></twPathDel><twLogDel>0.949</twLogDel><twRouteDel>5.260</twRouteDel><twTotDel>6.209</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[2]_AND_840_o</twDestClk><twPctLog>15.3</twPctLog><twPctRoute>84.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="330"><twConstPath anchorID="331" twDataPathType="twDataPathFromToDelay"><twSlack>4.537</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_2</twSrc><twDest BELType="LATCH">trig_offset_reg_2_LDC</twDest><twTotPathDel>2.962</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_2</twSrc><twDest BELType='LATCH'>trig_offset_reg_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X67Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X67Y62.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regXCEData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCEData_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y64.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.182</twDelInfo><twComp>rbcp_reg/regXCEData&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y64.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>trig_offset_reg_2_C_2</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[2]_AND_841_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y64.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.848</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[2]_AND_841_o</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y64.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>trig_offset_reg_2_LDC</twComp><twBEL>trig_offset_reg_2_LDC</twBEL></twPathDel><twLogDel>0.932</twLogDel><twRouteDel>2.030</twRouteDel><twTotDel>2.962</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[2]_AND_840_o</twDestClk><twPctLog>31.5</twPctLog><twPctRoute>68.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_2_LDC (SLICE_X75Y64.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="332"><twConstPath anchorID="333" twDataPathType="twDataPathFromToDelay"><twSlack>2.001</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_2_LDC</twDest><twTotPathDel>5.498</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X50Y98.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y64.C5</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">4.412</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y64.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>trig_offset_reg_2_C_2</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[2]_AND_840_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y64.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[2]_AND_840_o</twComp></twPathDel><twLogDel>0.612</twLogDel><twRouteDel>4.886</twRouteDel><twTotDel>5.498</twTotDel><twPctLog>11.1</twPctLog><twPctRoute>88.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="334"><twConstPath anchorID="335" twDataPathType="twDataPathFromToDelay"><twSlack>5.248</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_2</twSrc><twDest BELType="LATCH">trig_offset_reg_2_LDC</twDest><twTotPathDel>2.251</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_2</twSrc><twDest BELType='LATCH'>trig_offset_reg_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X67Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X67Y62.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regXCEData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCEData_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y64.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.182</twDelInfo><twComp>rbcp_reg/regXCEData&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y64.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>trig_offset_reg_2_C_2</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[2]_AND_840_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y64.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[2]_AND_840_o</twComp></twPathDel><twLogDel>0.595</twLogDel><twRouteDel>1.656</twRouteDel><twTotDel>2.251</twTotDel><twPctLog>26.4</twPctLog><twPctRoute>73.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_trig_offset_reg_2_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_2_LDC&quot;
        TS_dcm_v5_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_2_LDC (SLICE_X75Y64.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="336"><twSlack>1.731</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_2</twSrc><twDest BELType="LATCH">trig_offset_reg_2_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_2</twSrc><twDest BELType='LATCH'>trig_offset_reg_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X67Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X67Y62.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regXCEData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCEData_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y64.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.751</twDelInfo><twComp>rbcp_reg/regXCEData&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y64.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>trig_offset_reg_2_C_2</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[2]_AND_841_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y64.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.436</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[2]_AND_841_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X75Y64.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>trig_offset_reg_2_LDC</twComp><twBEL>trig_offset_reg_2_LDC</twBEL></twPathDel><twLogDel>0.544</twLogDel><twRouteDel>1.187</twRouteDel><twTotDel>1.731</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[2]_AND_840_o</twDestClk><twPctLog>31.4</twPctLog><twPctRoute>68.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="337"><twSlack>3.735</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_2_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X50Y98.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y64.C5</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">2.753</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y64.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>trig_offset_reg_2_C_2</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[2]_AND_841_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y64.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.436</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[2]_AND_841_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X75Y64.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>trig_offset_reg_2_LDC</twComp><twBEL>trig_offset_reg_2_LDC</twBEL></twPathDel><twLogDel>0.546</twLogDel><twRouteDel>3.189</twRouteDel><twTotDel>3.735</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[2]_AND_840_o</twDestClk><twPctLog>14.6</twPctLog><twPctRoute>85.4</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_2_LDC (SLICE_X75Y64.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="338"><twSlack>1.396</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_2</twSrc><twDest BELType="LATCH">trig_offset_reg_2_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_2</twSrc><twDest BELType='LATCH'>trig_offset_reg_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X67Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X67Y62.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regXCEData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCEData_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y64.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.751</twDelInfo><twComp>rbcp_reg/regXCEData&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y64.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>trig_offset_reg_2_C_2</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[2]_AND_840_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y64.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.291</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[2]_AND_840_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>1.042</twRouteDel><twTotDel>1.396</twTotDel><twPctLog>25.4</twPctLog><twPctRoute>74.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="339"><twSlack>3.400</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_2_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X50Y98.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y64.C5</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">2.753</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y64.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>trig_offset_reg_2_C_2</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[2]_AND_840_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y64.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.291</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[2]_AND_840_o</twComp></twPathDel><twLogDel>0.356</twLogDel><twRouteDel>3.044</twRouteDel><twTotDel>3.400</twTotDel><twPctLog>10.5</twPctLog><twPctRoute>89.5</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="340" twConstType="PATHDELAY" ><twConstHead uID="28"><twConstName UCFConstName="" ScopeName="">TS_TO_trig_offset_reg_1_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_1_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.499</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_1_LDC (SLICE_X81Y61.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="341"><twConstPath anchorID="342" twDataPathType="twDataPathFromToDelay"><twSlack>2.000</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_1_LDC</twDest><twTotPathDel>5.499</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X50Y98.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y60.B5</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">4.005</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y60.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>trig_offset_reg_1_C_1</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[1]_AND_843_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y61.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[1]_AND_843_o</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y61.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>trig_offset_reg_1_LDC</twComp><twBEL>trig_offset_reg_1_LDC</twBEL></twPathDel><twLogDel>1.023</twLogDel><twRouteDel>4.476</twRouteDel><twTotDel>5.499</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[1]_AND_842_o</twDestClk><twPctLog>18.6</twPctLog><twPctRoute>81.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="343"><twConstPath anchorID="344" twDataPathType="twDataPathFromToDelay"><twSlack>4.459</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_1</twSrc><twDest BELType="LATCH">trig_offset_reg_1_LDC</twDest><twTotPathDel>3.040</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_1</twSrc><twDest BELType='LATCH'>trig_offset_reg_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X67Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X67Y62.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regXCEData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCEData_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y60.B3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.563</twDelInfo><twComp>rbcp_reg/regXCEData&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y60.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>trig_offset_reg_1_C_1</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[1]_AND_843_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y61.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[1]_AND_843_o</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y61.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>trig_offset_reg_1_LDC</twComp><twBEL>trig_offset_reg_1_LDC</twBEL></twPathDel><twLogDel>1.006</twLogDel><twRouteDel>2.034</twRouteDel><twTotDel>3.040</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[1]_AND_842_o</twDestClk><twPctLog>33.1</twPctLog><twPctRoute>66.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_1_LDC (SLICE_X81Y61.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="345"><twConstPath anchorID="346" twDataPathType="twDataPathFromToDelay"><twSlack>2.306</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_1_LDC</twDest><twTotPathDel>5.193</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X50Y98.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y60.B5</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">4.005</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y60.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>trig_offset_reg_1_C_1</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[1]_AND_842_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y61.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[1]_AND_842_o</twComp></twPathDel><twLogDel>0.667</twLogDel><twRouteDel>4.526</twRouteDel><twTotDel>5.193</twTotDel><twPctLog>12.8</twPctLog><twPctRoute>87.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="347"><twConstPath anchorID="348" twDataPathType="twDataPathFromToDelay"><twSlack>4.765</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_1</twSrc><twDest BELType="LATCH">trig_offset_reg_1_LDC</twDest><twTotPathDel>2.734</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_1</twSrc><twDest BELType='LATCH'>trig_offset_reg_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X67Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X67Y62.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regXCEData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCEData_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y60.B3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.563</twDelInfo><twComp>rbcp_reg/regXCEData&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y60.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>trig_offset_reg_1_C_1</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[1]_AND_842_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y61.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[1]_AND_842_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>2.084</twRouteDel><twTotDel>2.734</twTotDel><twPctLog>23.8</twPctLog><twPctRoute>76.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_trig_offset_reg_1_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_1_LDC&quot;
        TS_dcm_v5_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_1_LDC (SLICE_X81Y61.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="349"><twSlack>1.803</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_1</twSrc><twDest BELType="LATCH">trig_offset_reg_1_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_1</twSrc><twDest BELType='LATCH'>trig_offset_reg_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X67Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X67Y62.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regXCEData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCEData_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y60.B3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.973</twDelInfo><twComp>rbcp_reg/regXCEData&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y60.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>trig_offset_reg_1_C_1</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[1]_AND_843_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y61.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[1]_AND_843_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X81Y61.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>trig_offset_reg_1_LDC</twComp><twBEL>trig_offset_reg_1_LDC</twBEL></twPathDel><twLogDel>0.566</twLogDel><twRouteDel>1.237</twRouteDel><twTotDel>1.803</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[1]_AND_842_o</twDestClk><twPctLog>31.4</twPctLog><twPctRoute>68.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="350"><twSlack>3.345</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_1_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X50Y98.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y60.B5</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">2.513</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y60.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>trig_offset_reg_1_C_1</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[1]_AND_843_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y61.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[1]_AND_843_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X81Y61.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>trig_offset_reg_1_LDC</twComp><twBEL>trig_offset_reg_1_LDC</twBEL></twPathDel><twLogDel>0.568</twLogDel><twRouteDel>2.777</twRouteDel><twTotDel>3.345</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[1]_AND_842_o</twDestClk><twPctLog>17.0</twPctLog><twPctRoute>83.0</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_1_LDC (SLICE_X81Y61.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="351"><twSlack>1.585</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_1</twSrc><twDest BELType="LATCH">trig_offset_reg_1_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_1</twSrc><twDest BELType='LATCH'>trig_offset_reg_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X67Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X67Y62.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regXCEData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCEData_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y60.B3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.973</twDelInfo><twComp>rbcp_reg/regXCEData&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y60.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>trig_offset_reg_1_C_1</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[1]_AND_842_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y61.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.258</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[1]_AND_842_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>1.231</twRouteDel><twTotDel>1.585</twTotDel><twPctLog>22.3</twPctLog><twPctRoute>77.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="352"><twSlack>3.127</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_1_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X50Y98.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y60.B5</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">2.513</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y60.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>trig_offset_reg_1_C_1</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[1]_AND_842_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y61.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.258</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[1]_AND_842_o</twComp></twPathDel><twLogDel>0.356</twLogDel><twRouteDel>2.771</twRouteDel><twTotDel>3.127</twTotDel><twPctLog>11.4</twPctLog><twPctRoute>88.6</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="353" twConstType="PATHDELAY" ><twConstHead uID="29"><twConstName UCFConstName="" ScopeName="">TS_TO_drs_sampfreq_reg_7_LDC = MAXDELAY TO TIMEGRP &quot;TO_drs_sampfreq_reg_7_LDC&quot;         TS_dcm_v5_clkout1 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>3.040</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_7_LDC (SLICE_X35Y94.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="354"><twConstPath anchorID="355" twDataPathType="twDataPathFromToDelay"><twSlack>11.960</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_7_LDC</twDest><twTotPathDel>3.040</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X32Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X32Y87.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y93.A2</twSite><twDelType>net</twDelType><twFanCnt>920</twFanCnt><twDelInfo twEdge="twRising">1.368</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y93.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>rbcp_reg/regX10Data&lt;7&gt;</twComp><twBEL>rst_DRS_SAMP_FREQ[7]_AND_783_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y94.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>rst_DRS_SAMP_FREQ[7]_AND_783_o</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y94.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>drs_sampfreq_reg_7_LDC</twComp><twBEL>drs_sampfreq_reg_7_LDC</twBEL></twPathDel><twLogDel>0.988</twLogDel><twRouteDel>2.052</twRouteDel><twTotDel>3.040</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[7]_AND_782_o</twDestClk><twPctLog>32.5</twPctLog><twPctRoute>67.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="356"><twConstPath anchorID="357" twDataPathType="twDataPathFromToDelay"><twSlack>12.653</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_7</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_7_LDC</twDest><twTotPathDel>2.347</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_7</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X43Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X43Y90.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y93.A4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.731</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y93.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>rbcp_reg/regX10Data&lt;7&gt;</twComp><twBEL>rst_DRS_SAMP_FREQ[7]_AND_783_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y94.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>rst_DRS_SAMP_FREQ[7]_AND_783_o</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y94.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>drs_sampfreq_reg_7_LDC</twComp><twBEL>drs_sampfreq_reg_7_LDC</twBEL></twPathDel><twLogDel>0.932</twLogDel><twRouteDel>1.415</twRouteDel><twTotDel>2.347</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[7]_AND_782_o</twDestClk><twPctLog>39.7</twPctLog><twPctRoute>60.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_7_LDC (SLICE_X35Y94.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="358"><twConstPath anchorID="359" twDataPathType="twDataPathFromToDelay"><twSlack>12.276</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_7_LDC</twDest><twTotPathDel>2.724</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X32Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X32Y87.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y93.A2</twSite><twDelType>net</twDelType><twFanCnt>920</twFanCnt><twDelInfo twEdge="twRising">1.368</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y93.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>rbcp_reg/regX10Data&lt;7&gt;</twComp><twBEL>rst_DRS_SAMP_FREQ[7]_AND_782_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y94.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>rst_DRS_SAMP_FREQ[7]_AND_782_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>2.074</twRouteDel><twTotDel>2.724</twTotDel><twPctLog>23.9</twPctLog><twPctRoute>76.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="360"><twConstPath anchorID="361" twDataPathType="twDataPathFromToDelay"><twSlack>12.969</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_7</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_7_LDC</twDest><twTotPathDel>2.031</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_7</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X43Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X43Y90.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y93.A4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.731</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y93.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>rbcp_reg/regX10Data&lt;7&gt;</twComp><twBEL>rst_DRS_SAMP_FREQ[7]_AND_782_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y94.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>rst_DRS_SAMP_FREQ[7]_AND_782_o</twComp></twPathDel><twLogDel>0.594</twLogDel><twRouteDel>1.437</twRouteDel><twTotDel>2.031</twTotDel><twPctLog>29.2</twPctLog><twPctRoute>70.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_drs_sampfreq_reg_7_LDC = MAXDELAY TO TIMEGRP &quot;TO_drs_sampfreq_reg_7_LDC&quot;
        TS_dcm_v5_clkout1 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_7_LDC (SLICE_X35Y94.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="362"><twSlack>1.312</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_7</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_7_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_7</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X43Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X43Y90.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y93.A4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y93.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>rbcp_reg/regX10Data&lt;7&gt;</twComp><twBEL>rst_DRS_SAMP_FREQ[7]_AND_783_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y94.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.378</twDelInfo><twComp>rst_DRS_SAMP_FREQ[7]_AND_783_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X35Y94.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>drs_sampfreq_reg_7_LDC</twComp><twBEL>drs_sampfreq_reg_7_LDC</twBEL></twPathDel><twLogDel>0.544</twLogDel><twRouteDel>0.768</twRouteDel><twTotDel>1.312</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[7]_AND_782_o</twDestClk><twPctLog>41.5</twPctLog><twPctRoute>58.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="363"><twSlack>1.852</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_7_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X32Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X32Y87.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y93.A2</twSite><twDelType>net</twDelType><twFanCnt>920</twFanCnt><twDelInfo twEdge="twRising">0.894</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y93.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>rbcp_reg/regX10Data&lt;7&gt;</twComp><twBEL>rst_DRS_SAMP_FREQ[7]_AND_783_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y94.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.378</twDelInfo><twComp>rst_DRS_SAMP_FREQ[7]_AND_783_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X35Y94.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>drs_sampfreq_reg_7_LDC</twComp><twBEL>drs_sampfreq_reg_7_LDC</twBEL></twPathDel><twLogDel>0.580</twLogDel><twRouteDel>1.272</twRouteDel><twTotDel>1.852</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[7]_AND_782_o</twDestClk><twPctLog>31.3</twPctLog><twPctRoute>68.7</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_7_LDC (SLICE_X35Y94.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="364"><twSlack>1.108</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_7</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_7_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_7</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X43Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X43Y90.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y93.A4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y93.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>rbcp_reg/regX10Data&lt;7&gt;</twComp><twBEL>rst_DRS_SAMP_FREQ[7]_AND_782_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y94.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.364</twDelInfo><twComp>rst_DRS_SAMP_FREQ[7]_AND_782_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>0.754</twRouteDel><twTotDel>1.108</twTotDel><twPctLog>31.9</twPctLog><twPctRoute>68.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="365"><twSlack>1.648</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_7_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X32Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X32Y87.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y93.A2</twSite><twDelType>net</twDelType><twFanCnt>920</twFanCnt><twDelInfo twEdge="twRising">0.894</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y93.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>rbcp_reg/regX10Data&lt;7&gt;</twComp><twBEL>rst_DRS_SAMP_FREQ[7]_AND_782_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y94.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.364</twDelInfo><twComp>rst_DRS_SAMP_FREQ[7]_AND_782_o</twComp></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>1.258</twRouteDel><twTotDel>1.648</twTotDel><twPctLog>23.7</twPctLog><twPctRoute>76.3</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="366" twConstType="PATHDELAY" ><twConstHead uID="30"><twConstName UCFConstName="" ScopeName="">TS_TO_drs_sampfreq_reg_6_LDC = MAXDELAY TO TIMEGRP &quot;TO_drs_sampfreq_reg_6_LDC&quot;         TS_dcm_v5_clkout1 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>3.063</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_6_LDC (SLICE_X37Y93.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="367"><twConstPath anchorID="368" twDataPathType="twDataPathFromToDelay"><twSlack>11.937</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_6_LDC</twDest><twTotPathDel>3.063</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X32Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X32Y87.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y93.B4</twSite><twDelType>net</twDelType><twFanCnt>920</twFanCnt><twDelInfo twEdge="twRising">1.236</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y93.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>drs_sampfreq_reg_6_P_6</twComp><twBEL>rst_DRS_SAMP_FREQ[6]_AND_785_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y93.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.849</twDelInfo><twComp>rst_DRS_SAMP_FREQ[6]_AND_785_o</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y93.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>drs_sampfreq_reg_6_LDC</twComp><twBEL>drs_sampfreq_reg_6_LDC</twBEL></twPathDel><twLogDel>0.978</twLogDel><twRouteDel>2.085</twRouteDel><twTotDel>3.063</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[6]_AND_784_o</twDestClk><twPctLog>31.9</twPctLog><twPctRoute>68.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="369"><twConstPath anchorID="370" twDataPathType="twDataPathFromToDelay"><twSlack>12.615</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_6</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_6_LDC</twDest><twTotPathDel>2.385</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_6</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X43Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X43Y90.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y93.B5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.614</twDelInfo><twComp>rbcp_reg/regX94Data&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y93.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>drs_sampfreq_reg_6_P_6</twComp><twBEL>rst_DRS_SAMP_FREQ[6]_AND_785_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y93.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.849</twDelInfo><twComp>rst_DRS_SAMP_FREQ[6]_AND_785_o</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y93.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>drs_sampfreq_reg_6_LDC</twComp><twBEL>drs_sampfreq_reg_6_LDC</twBEL></twPathDel><twLogDel>0.922</twLogDel><twRouteDel>1.463</twRouteDel><twTotDel>2.385</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[6]_AND_784_o</twDestClk><twPctLog>38.7</twPctLog><twPctRoute>61.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_6_LDC (SLICE_X37Y93.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="371"><twConstPath anchorID="372" twDataPathType="twDataPathFromToDelay"><twSlack>12.572</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_6_LDC</twDest><twTotPathDel>2.428</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X32Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X32Y87.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y93.B4</twSite><twDelType>net</twDelType><twFanCnt>920</twFanCnt><twDelInfo twEdge="twRising">1.236</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y93.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>drs_sampfreq_reg_6_P_6</twComp><twBEL>rst_DRS_SAMP_FREQ[6]_AND_784_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y93.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.540</twDelInfo><twComp>rst_DRS_SAMP_FREQ[6]_AND_784_o</twComp></twPathDel><twLogDel>0.652</twLogDel><twRouteDel>1.776</twRouteDel><twTotDel>2.428</twTotDel><twPctLog>26.9</twPctLog><twPctRoute>73.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="373"><twConstPath anchorID="374" twDataPathType="twDataPathFromToDelay"><twSlack>13.250</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_6</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_6_LDC</twDest><twTotPathDel>1.750</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_6</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X43Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X43Y90.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y93.B5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.614</twDelInfo><twComp>rbcp_reg/regX94Data&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y93.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>drs_sampfreq_reg_6_P_6</twComp><twBEL>rst_DRS_SAMP_FREQ[6]_AND_784_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y93.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.540</twDelInfo><twComp>rst_DRS_SAMP_FREQ[6]_AND_784_o</twComp></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>1.154</twRouteDel><twTotDel>1.750</twTotDel><twPctLog>34.1</twPctLog><twPctRoute>65.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_drs_sampfreq_reg_6_LDC = MAXDELAY TO TIMEGRP &quot;TO_drs_sampfreq_reg_6_LDC&quot;
        TS_dcm_v5_clkout1 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_6_LDC (SLICE_X37Y93.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="375"><twSlack>1.302</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_6</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_6_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_6</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X43Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X43Y90.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y93.B5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>rbcp_reg/regX94Data&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y93.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>drs_sampfreq_reg_6_P_6</twComp><twBEL>rst_DRS_SAMP_FREQ[6]_AND_785_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y93.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>rst_DRS_SAMP_FREQ[6]_AND_785_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X37Y93.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>drs_sampfreq_reg_6_LDC</twComp><twBEL>drs_sampfreq_reg_6_LDC</twBEL></twPathDel><twLogDel>0.536</twLogDel><twRouteDel>0.766</twRouteDel><twTotDel>1.302</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[6]_AND_784_o</twDestClk><twPctLog>41.2</twPctLog><twPctRoute>58.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="376"><twSlack>1.763</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_6_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X32Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X32Y87.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y93.B4</twSite><twDelType>net</twDelType><twFanCnt>920</twFanCnt><twDelInfo twEdge="twRising">0.751</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y93.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>drs_sampfreq_reg_6_P_6</twComp><twBEL>rst_DRS_SAMP_FREQ[6]_AND_785_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y93.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>rst_DRS_SAMP_FREQ[6]_AND_785_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X37Y93.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>drs_sampfreq_reg_6_LDC</twComp><twBEL>drs_sampfreq_reg_6_LDC</twBEL></twPathDel><twLogDel>0.572</twLogDel><twRouteDel>1.191</twRouteDel><twTotDel>1.763</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[6]_AND_784_o</twDestClk><twPctLog>32.4</twPctLog><twPctRoute>67.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_6_LDC (SLICE_X37Y93.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="377"><twSlack>0.925</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_6</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_6_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_6</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X43Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X43Y90.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y93.B5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>rbcp_reg/regX94Data&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y93.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>drs_sampfreq_reg_6_P_6</twComp><twBEL>rst_DRS_SAMP_FREQ[6]_AND_784_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y93.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.259</twDelInfo><twComp>rst_DRS_SAMP_FREQ[6]_AND_784_o</twComp></twPathDel><twLogDel>0.340</twLogDel><twRouteDel>0.585</twRouteDel><twTotDel>0.925</twTotDel><twPctLog>36.8</twPctLog><twPctRoute>63.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="378"><twSlack>1.386</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_6_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X32Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X32Y87.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y93.B4</twSite><twDelType>net</twDelType><twFanCnt>920</twFanCnt><twDelInfo twEdge="twRising">0.751</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y93.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>drs_sampfreq_reg_6_P_6</twComp><twBEL>rst_DRS_SAMP_FREQ[6]_AND_784_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y93.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.259</twDelInfo><twComp>rst_DRS_SAMP_FREQ[6]_AND_784_o</twComp></twPathDel><twLogDel>0.376</twLogDel><twRouteDel>1.010</twRouteDel><twTotDel>1.386</twTotDel><twPctLog>27.1</twPctLog><twPctRoute>72.9</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="379" twConstType="PATHDELAY" ><twConstHead uID="31"><twConstName UCFConstName="" ScopeName="">TS_TO_drs_sampfreq_reg_3_LDC = MAXDELAY TO TIMEGRP &quot;TO_drs_sampfreq_reg_3_LDC&quot;         TS_dcm_v5_clkout1 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>3.729</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_3_LDC (SLICE_X38Y102.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="380"><twConstPath anchorID="381" twDataPathType="twDataPathFromToDelay"><twSlack>11.271</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_3_LDC</twDest><twTotPathDel>3.729</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X32Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X32Y87.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y102.C1</twSite><twDelType>net</twDelType><twFanCnt>920</twFanCnt><twDelInfo twEdge="twRising">2.281</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y102.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>drs_sampfreq_reg_3_C_3</twComp><twBEL>rst_DRS_SAMP_FREQ[3]_AND_791_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y102.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>rst_DRS_SAMP_FREQ[3]_AND_791_o</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y102.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.193</twDelInfo><twComp>drs_sampfreq_reg_3_LDC</twComp><twBEL>drs_sampfreq_reg_3_LDC</twBEL></twPathDel><twLogDel>0.953</twLogDel><twRouteDel>2.776</twRouteDel><twTotDel>3.729</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[3]_AND_790_o</twDestClk><twPctLog>25.6</twPctLog><twPctRoute>74.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="382"><twConstPath anchorID="383" twDataPathType="twDataPathFromToDelay"><twSlack>12.000</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_3</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_3_LDC</twDest><twTotPathDel>3.000</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_3</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X41Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X41Y90.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y102.C3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.608</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y102.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>drs_sampfreq_reg_3_C_3</twComp><twBEL>rst_DRS_SAMP_FREQ[3]_AND_791_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y102.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>rst_DRS_SAMP_FREQ[3]_AND_791_o</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y102.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.193</twDelInfo><twComp>drs_sampfreq_reg_3_LDC</twComp><twBEL>drs_sampfreq_reg_3_LDC</twBEL></twPathDel><twLogDel>0.897</twLogDel><twRouteDel>2.103</twRouteDel><twTotDel>3.000</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[3]_AND_790_o</twDestClk><twPctLog>29.9</twPctLog><twPctRoute>70.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_3_LDC (SLICE_X38Y102.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="384"><twConstPath anchorID="385" twDataPathType="twDataPathFromToDelay"><twSlack>11.520</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_3_LDC</twDest><twTotPathDel>3.480</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X32Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X32Y87.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y102.C1</twSite><twDelType>net</twDelType><twFanCnt>920</twFanCnt><twDelInfo twEdge="twRising">2.281</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y102.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_sampfreq_reg_3_C_3</twComp><twBEL>rst_DRS_SAMP_FREQ[3]_AND_790_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y102.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.493</twDelInfo><twComp>rst_DRS_SAMP_FREQ[3]_AND_790_o</twComp></twPathDel><twLogDel>0.706</twLogDel><twRouteDel>2.774</twRouteDel><twTotDel>3.480</twTotDel><twPctLog>20.3</twPctLog><twPctRoute>79.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="386"><twConstPath anchorID="387" twDataPathType="twDataPathFromToDelay"><twSlack>12.249</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_3</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_3_LDC</twDest><twTotPathDel>2.751</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_3</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X41Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X41Y90.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y102.C3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.608</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y102.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_sampfreq_reg_3_C_3</twComp><twBEL>rst_DRS_SAMP_FREQ[3]_AND_790_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y102.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.493</twDelInfo><twComp>rst_DRS_SAMP_FREQ[3]_AND_790_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>2.101</twRouteDel><twTotDel>2.751</twTotDel><twPctLog>23.6</twPctLog><twPctRoute>76.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_drs_sampfreq_reg_3_LDC = MAXDELAY TO TIMEGRP &quot;TO_drs_sampfreq_reg_3_LDC&quot;
        TS_dcm_v5_clkout1 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_3_LDC (SLICE_X38Y102.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="388"><twSlack>1.720</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_3</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_3_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_3</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X41Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X41Y90.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y102.C3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.963</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y102.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_sampfreq_reg_3_C_3</twComp><twBEL>rst_DRS_SAMP_FREQ[3]_AND_791_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y102.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.273</twDelInfo><twComp>rst_DRS_SAMP_FREQ[3]_AND_791_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X38Y102.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.083</twDelInfo><twComp>drs_sampfreq_reg_3_LDC</twComp><twBEL>drs_sampfreq_reg_3_LDC</twBEL></twPathDel><twLogDel>0.484</twLogDel><twRouteDel>1.236</twRouteDel><twTotDel>1.720</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[3]_AND_790_o</twDestClk><twPctLog>28.1</twPctLog><twPctRoute>71.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="389"><twSlack>2.237</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_3_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X32Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X32Y87.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y102.C1</twSite><twDelType>net</twDelType><twFanCnt>920</twFanCnt><twDelInfo twEdge="twRising">1.444</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y102.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_sampfreq_reg_3_C_3</twComp><twBEL>rst_DRS_SAMP_FREQ[3]_AND_791_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y102.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.273</twDelInfo><twComp>rst_DRS_SAMP_FREQ[3]_AND_791_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X38Y102.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.083</twDelInfo><twComp>drs_sampfreq_reg_3_LDC</twComp><twBEL>drs_sampfreq_reg_3_LDC</twBEL></twPathDel><twLogDel>0.520</twLogDel><twRouteDel>1.717</twRouteDel><twTotDel>2.237</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[3]_AND_790_o</twDestClk><twPctLog>23.2</twPctLog><twPctRoute>76.8</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_3_LDC (SLICE_X38Y102.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="390"><twSlack>1.586</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_3</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_3_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_3</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X41Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X41Y90.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y102.C3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.963</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y102.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_sampfreq_reg_3_C_3</twComp><twBEL>rst_DRS_SAMP_FREQ[3]_AND_790_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y102.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.269</twDelInfo><twComp>rst_DRS_SAMP_FREQ[3]_AND_790_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>1.232</twRouteDel><twTotDel>1.586</twTotDel><twPctLog>22.3</twPctLog><twPctRoute>77.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="391"><twSlack>2.103</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_3_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X32Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X32Y87.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y102.C1</twSite><twDelType>net</twDelType><twFanCnt>920</twFanCnt><twDelInfo twEdge="twRising">1.444</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y102.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_sampfreq_reg_3_C_3</twComp><twBEL>rst_DRS_SAMP_FREQ[3]_AND_790_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y102.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.269</twDelInfo><twComp>rst_DRS_SAMP_FREQ[3]_AND_790_o</twComp></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>1.713</twRouteDel><twTotDel>2.103</twTotDel><twPctLog>18.5</twPctLog><twPctRoute>81.5</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="392" twConstType="PATHDELAY" ><twConstHead uID="32"><twConstName UCFConstName="" ScopeName="">TS_TO_drs_sampfreq_reg_5_LDC = MAXDELAY TO TIMEGRP &quot;TO_drs_sampfreq_reg_5_LDC&quot;         TS_dcm_v5_clkout1 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>2.571</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_5_LDC (SLICE_X39Y92.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="393"><twConstPath anchorID="394" twDataPathType="twDataPathFromToDelay"><twSlack>12.429</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_5_LDC</twDest><twTotPathDel>2.571</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X32Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X32Y87.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y91.A3</twSite><twDelType>net</twDelType><twFanCnt>920</twFanCnt><twDelInfo twEdge="twRising">1.209</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y91.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_sampfreq_reg_5_P_5</twComp><twBEL>rst_DRS_SAMP_FREQ[5]_AND_786_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y92.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>rst_DRS_SAMP_FREQ[5]_AND_786_o</twComp></twPathDel><twLogDel>0.706</twLogDel><twRouteDel>1.865</twRouteDel><twTotDel>2.571</twTotDel><twPctLog>27.5</twPctLog><twPctRoute>72.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="395"><twConstPath anchorID="396" twDataPathType="twDataPathFromToDelay"><twSlack>12.980</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_5</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_5_LDC</twDest><twTotPathDel>2.020</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_5</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X43Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X43Y90.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y91.A4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.714</twDelInfo><twComp>rbcp_reg/regX94Data&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y91.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_sampfreq_reg_5_P_5</twComp><twBEL>rst_DRS_SAMP_FREQ[5]_AND_786_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y92.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>rst_DRS_SAMP_FREQ[5]_AND_786_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>1.370</twRouteDel><twTotDel>2.020</twTotDel><twPctLog>32.2</twPctLog><twPctRoute>67.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_5_LDC (SLICE_X39Y92.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="397"><twConstPath anchorID="398" twDataPathType="twDataPathFromToDelay"><twSlack>12.440</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_5_LDC</twDest><twTotPathDel>2.560</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X32Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X32Y87.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y91.A3</twSite><twDelType>net</twDelType><twFanCnt>920</twFanCnt><twDelInfo twEdge="twRising">1.209</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y91.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>drs_sampfreq_reg_5_P_5</twComp><twBEL>rst_DRS_SAMP_FREQ[5]_AND_787_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y92.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>rst_DRS_SAMP_FREQ[5]_AND_787_o</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y92.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>drs_sampfreq_reg_5_LDC</twComp><twBEL>drs_sampfreq_reg_5_LDC</twBEL></twPathDel><twLogDel>1.062</twLogDel><twRouteDel>1.498</twRouteDel><twTotDel>2.560</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[5]_AND_786_o</twDestClk><twPctLog>41.5</twPctLog><twPctRoute>58.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="399"><twConstPath anchorID="400" twDataPathType="twDataPathFromToDelay"><twSlack>12.991</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_5</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_5_LDC</twDest><twTotPathDel>2.009</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_5</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X43Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X43Y90.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y91.A4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.714</twDelInfo><twComp>rbcp_reg/regX94Data&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y91.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>drs_sampfreq_reg_5_P_5</twComp><twBEL>rst_DRS_SAMP_FREQ[5]_AND_787_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y92.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>rst_DRS_SAMP_FREQ[5]_AND_787_o</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y92.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>drs_sampfreq_reg_5_LDC</twComp><twBEL>drs_sampfreq_reg_5_LDC</twBEL></twPathDel><twLogDel>1.006</twLogDel><twRouteDel>1.003</twRouteDel><twTotDel>2.009</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[5]_AND_786_o</twDestClk><twPctLog>50.1</twPctLog><twPctRoute>49.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_drs_sampfreq_reg_5_LDC = MAXDELAY TO TIMEGRP &quot;TO_drs_sampfreq_reg_5_LDC&quot;
        TS_dcm_v5_clkout1 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_5_LDC (SLICE_X39Y92.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="401"><twSlack>1.061</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_5</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_5_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_5</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X43Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X43Y90.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y91.A4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.376</twDelInfo><twComp>rbcp_reg/regX94Data&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y91.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_sampfreq_reg_5_P_5</twComp><twBEL>rst_DRS_SAMP_FREQ[5]_AND_787_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y92.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.119</twDelInfo><twComp>rst_DRS_SAMP_FREQ[5]_AND_787_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X39Y92.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>drs_sampfreq_reg_5_LDC</twComp><twBEL>drs_sampfreq_reg_5_LDC</twBEL></twPathDel><twLogDel>0.566</twLogDel><twRouteDel>0.495</twRouteDel><twTotDel>1.061</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[5]_AND_786_o</twDestClk><twPctLog>53.3</twPctLog><twPctRoute>46.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="402"><twSlack>1.501</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_5_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X32Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X32Y87.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y91.A3</twSite><twDelType>net</twDelType><twFanCnt>920</twFanCnt><twDelInfo twEdge="twRising">0.780</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y91.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_sampfreq_reg_5_P_5</twComp><twBEL>rst_DRS_SAMP_FREQ[5]_AND_787_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y92.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.119</twDelInfo><twComp>rst_DRS_SAMP_FREQ[5]_AND_787_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X39Y92.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>drs_sampfreq_reg_5_LDC</twComp><twBEL>drs_sampfreq_reg_5_LDC</twBEL></twPathDel><twLogDel>0.602</twLogDel><twRouteDel>0.899</twRouteDel><twTotDel>1.501</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[5]_AND_786_o</twDestClk><twPctLog>40.1</twPctLog><twPctRoute>59.9</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_5_LDC (SLICE_X39Y92.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="403"><twSlack>1.056</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_5</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_5_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_5</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X43Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X43Y90.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y91.A4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.376</twDelInfo><twComp>rbcp_reg/regX94Data&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y91.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_sampfreq_reg_5_P_5</twComp><twBEL>rst_DRS_SAMP_FREQ[5]_AND_786_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y92.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.326</twDelInfo><twComp>rst_DRS_SAMP_FREQ[5]_AND_786_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>0.702</twRouteDel><twTotDel>1.056</twTotDel><twPctLog>33.5</twPctLog><twPctRoute>66.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="404"><twSlack>1.496</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_5_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X32Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X32Y87.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y91.A3</twSite><twDelType>net</twDelType><twFanCnt>920</twFanCnt><twDelInfo twEdge="twRising">0.780</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y91.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_sampfreq_reg_5_P_5</twComp><twBEL>rst_DRS_SAMP_FREQ[5]_AND_786_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y92.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.326</twDelInfo><twComp>rst_DRS_SAMP_FREQ[5]_AND_786_o</twComp></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>1.106</twRouteDel><twTotDel>1.496</twTotDel><twPctLog>26.1</twPctLog><twPctRoute>73.9</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="405" twConstType="PATHDELAY" ><twConstHead uID="33"><twConstName UCFConstName="" ScopeName="">TS_TO_drs_sampfreq_reg_4_LDC = MAXDELAY TO TIMEGRP &quot;TO_drs_sampfreq_reg_4_LDC&quot;         TS_dcm_v5_clkout1 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>3.313</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_4_LDC (SLICE_X36Y101.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="406"><twConstPath anchorID="407" twDataPathType="twDataPathFromToDelay"><twSlack>11.687</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_4_LDC</twDest><twTotPathDel>3.313</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X32Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X32Y87.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y101.B3</twSite><twDelType>net</twDelType><twFanCnt>920</twFanCnt><twDelInfo twEdge="twRising">2.060</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y101.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>drs_sampfreq_reg_4_LDC</twComp><twBEL>rst_DRS_SAMP_FREQ[4]_AND_789_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y101.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>rst_DRS_SAMP_FREQ[4]_AND_789_o</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y101.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>drs_sampfreq_reg_4_LDC</twComp><twBEL>drs_sampfreq_reg_4_LDC</twBEL></twPathDel><twLogDel>0.923</twLogDel><twRouteDel>2.390</twRouteDel><twTotDel>3.313</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[4]_AND_788_o</twDestClk><twPctLog>27.9</twPctLog><twPctRoute>72.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="408"><twConstPath anchorID="409" twDataPathType="twDataPathFromToDelay"><twSlack>12.205</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_4</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_4_LDC</twDest><twTotPathDel>2.795</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_4</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X43Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X43Y90.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y101.B2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.598</twDelInfo><twComp>rbcp_reg/regX94Data&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y101.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>drs_sampfreq_reg_4_LDC</twComp><twBEL>rst_DRS_SAMP_FREQ[4]_AND_789_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y101.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>rst_DRS_SAMP_FREQ[4]_AND_789_o</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y101.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>drs_sampfreq_reg_4_LDC</twComp><twBEL>drs_sampfreq_reg_4_LDC</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>1.928</twRouteDel><twTotDel>2.795</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[4]_AND_788_o</twDestClk><twPctLog>31.0</twPctLog><twPctRoute>69.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_4_LDC (SLICE_X36Y101.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="410"><twConstPath anchorID="411" twDataPathType="twDataPathFromToDelay"><twSlack>11.816</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_4_LDC</twDest><twTotPathDel>3.184</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X32Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X32Y87.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y101.B3</twSite><twDelType>net</twDelType><twFanCnt>920</twFanCnt><twDelInfo twEdge="twRising">2.060</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y101.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_sampfreq_reg_4_LDC</twComp><twBEL>rst_DRS_SAMP_FREQ[4]_AND_788_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y101.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>rst_DRS_SAMP_FREQ[4]_AND_788_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>2.534</twRouteDel><twTotDel>3.184</twTotDel><twPctLog>20.4</twPctLog><twPctRoute>79.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="412"><twConstPath anchorID="413" twDataPathType="twDataPathFromToDelay"><twSlack>12.334</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_4</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_4_LDC</twDest><twTotPathDel>2.666</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_4</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X43Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X43Y90.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y101.B2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.598</twDelInfo><twComp>rbcp_reg/regX94Data&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y101.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_sampfreq_reg_4_LDC</twComp><twBEL>rst_DRS_SAMP_FREQ[4]_AND_788_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y101.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>rst_DRS_SAMP_FREQ[4]_AND_788_o</twComp></twPathDel><twLogDel>0.594</twLogDel><twRouteDel>2.072</twRouteDel><twTotDel>2.666</twTotDel><twPctLog>22.3</twPctLog><twPctRoute>77.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_drs_sampfreq_reg_4_LDC = MAXDELAY TO TIMEGRP &quot;TO_drs_sampfreq_reg_4_LDC&quot;
        TS_dcm_v5_clkout1 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_4_LDC (SLICE_X36Y101.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="414"><twSlack>1.586</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_4</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_4_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_4</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X43Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X43Y90.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y101.B2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.945</twDelInfo><twComp>rbcp_reg/regX94Data&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y101.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>drs_sampfreq_reg_4_LDC</twComp><twBEL>rst_DRS_SAMP_FREQ[4]_AND_789_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y101.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.167</twDelInfo><twComp>rst_DRS_SAMP_FREQ[4]_AND_789_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X36Y101.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>drs_sampfreq_reg_4_LDC</twComp><twBEL>drs_sampfreq_reg_4_LDC</twBEL></twPathDel><twLogDel>0.474</twLogDel><twRouteDel>1.112</twRouteDel><twTotDel>1.586</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[4]_AND_788_o</twDestClk><twPctLog>29.9</twPctLog><twPctRoute>70.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="415"><twSlack>1.945</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_4_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X32Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X32Y87.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y101.B3</twSite><twDelType>net</twDelType><twFanCnt>920</twFanCnt><twDelInfo twEdge="twRising">1.268</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y101.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>drs_sampfreq_reg_4_LDC</twComp><twBEL>rst_DRS_SAMP_FREQ[4]_AND_789_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y101.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.167</twDelInfo><twComp>rst_DRS_SAMP_FREQ[4]_AND_789_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X36Y101.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>drs_sampfreq_reg_4_LDC</twComp><twBEL>drs_sampfreq_reg_4_LDC</twBEL></twPathDel><twLogDel>0.510</twLogDel><twRouteDel>1.435</twRouteDel><twTotDel>1.945</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[4]_AND_788_o</twDestClk><twPctLog>26.2</twPctLog><twPctRoute>73.8</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_4_LDC (SLICE_X36Y101.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="416"><twSlack>1.590</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_4</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_4_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_4</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X43Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X43Y90.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y101.B2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.945</twDelInfo><twComp>rbcp_reg/regX94Data&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y101.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_sampfreq_reg_4_LDC</twComp><twBEL>rst_DRS_SAMP_FREQ[4]_AND_788_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y101.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.291</twDelInfo><twComp>rst_DRS_SAMP_FREQ[4]_AND_788_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>1.236</twRouteDel><twTotDel>1.590</twTotDel><twPctLog>22.3</twPctLog><twPctRoute>77.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="417"><twSlack>1.949</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_4_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X32Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X32Y87.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y101.B3</twSite><twDelType>net</twDelType><twFanCnt>920</twFanCnt><twDelInfo twEdge="twRising">1.268</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y101.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_sampfreq_reg_4_LDC</twComp><twBEL>rst_DRS_SAMP_FREQ[4]_AND_788_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y101.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.291</twDelInfo><twComp>rst_DRS_SAMP_FREQ[4]_AND_788_o</twComp></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>1.559</twRouteDel><twTotDel>1.949</twTotDel><twPctLog>20.0</twPctLog><twPctRoute>80.0</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="418" twConstType="PATHDELAY" ><twConstHead uID="34"><twConstName UCFConstName="" ScopeName="">TS_TO_drs_sampfreq_reg_0_LDC = MAXDELAY TO TIMEGRP &quot;TO_drs_sampfreq_reg_0_LDC&quot;         TS_dcm_v5_clkout1 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>3.434</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_0_LDC (SLICE_X36Y100.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="419"><twConstPath anchorID="420" twDataPathType="twDataPathFromToDelay"><twSlack>11.566</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_0_LDC</twDest><twTotPathDel>3.434</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X32Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X32Y87.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y100.A3</twSite><twDelType>net</twDelType><twFanCnt>920</twFanCnt><twDelInfo twEdge="twRising">2.000</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y100.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>drs_sampfreq_reg_0_C_0</twComp><twBEL>rst_DRS_SAMP_FREQ[0]_AND_797_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y100.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>rst_DRS_SAMP_FREQ[0]_AND_797_o</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y100.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>drs_sampfreq_reg_0_LDC</twComp><twBEL>drs_sampfreq_reg_0_LDC</twBEL></twPathDel><twLogDel>0.913</twLogDel><twRouteDel>2.521</twRouteDel><twTotDel>3.434</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[0]_AND_796_o</twDestClk><twPctLog>26.6</twPctLog><twPctRoute>73.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="421"><twConstPath anchorID="422" twDataPathType="twDataPathFromToDelay"><twSlack>11.957</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_0</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_0_LDC</twDest><twTotPathDel>3.043</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_0</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X41Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X41Y90.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y100.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.665</twDelInfo><twComp>rbcp_reg/regX94Data&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y100.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>drs_sampfreq_reg_0_C_0</twComp><twBEL>rst_DRS_SAMP_FREQ[0]_AND_797_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y100.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>rst_DRS_SAMP_FREQ[0]_AND_797_o</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y100.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>drs_sampfreq_reg_0_LDC</twComp><twBEL>drs_sampfreq_reg_0_LDC</twBEL></twPathDel><twLogDel>0.857</twLogDel><twRouteDel>2.186</twRouteDel><twTotDel>3.043</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[0]_AND_796_o</twDestClk><twPctLog>28.2</twPctLog><twPctRoute>71.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_0_LDC (SLICE_X36Y100.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="423"><twConstPath anchorID="424" twDataPathType="twDataPathFromToDelay"><twSlack>11.856</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_0_LDC</twDest><twTotPathDel>3.144</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X32Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X32Y87.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y100.A3</twSite><twDelType>net</twDelType><twFanCnt>920</twFanCnt><twDelInfo twEdge="twRising">2.000</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y100.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>drs_sampfreq_reg_0_C_0</twComp><twBEL>rst_DRS_SAMP_FREQ[0]_AND_796_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y100.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.492</twDelInfo><twComp>rst_DRS_SAMP_FREQ[0]_AND_796_o</twComp></twPathDel><twLogDel>0.652</twLogDel><twRouteDel>2.492</twRouteDel><twTotDel>3.144</twTotDel><twPctLog>20.7</twPctLog><twPctRoute>79.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="425"><twConstPath anchorID="426" twDataPathType="twDataPathFromToDelay"><twSlack>12.247</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_0</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_0_LDC</twDest><twTotPathDel>2.753</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_0</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X41Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X41Y90.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y100.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.665</twDelInfo><twComp>rbcp_reg/regX94Data&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y100.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>drs_sampfreq_reg_0_C_0</twComp><twBEL>rst_DRS_SAMP_FREQ[0]_AND_796_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y100.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.492</twDelInfo><twComp>rst_DRS_SAMP_FREQ[0]_AND_796_o</twComp></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>2.157</twRouteDel><twTotDel>2.753</twTotDel><twPctLog>21.6</twPctLog><twPctRoute>78.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_drs_sampfreq_reg_0_LDC = MAXDELAY TO TIMEGRP &quot;TO_drs_sampfreq_reg_0_LDC&quot;
        TS_dcm_v5_clkout1 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_0_LDC (SLICE_X36Y100.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="427"><twSlack>1.749</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_0</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_0_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_0</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X41Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X41Y90.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y100.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.004</twDelInfo><twComp>rbcp_reg/regX94Data&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y100.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>drs_sampfreq_reg_0_C_0</twComp><twBEL>rst_DRS_SAMP_FREQ[0]_AND_797_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y100.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>rst_DRS_SAMP_FREQ[0]_AND_797_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X36Y100.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>drs_sampfreq_reg_0_LDC</twComp><twBEL>drs_sampfreq_reg_0_LDC</twBEL></twPathDel><twLogDel>0.466</twLogDel><twRouteDel>1.283</twRouteDel><twTotDel>1.749</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[0]_AND_796_o</twDestClk><twPctLog>26.6</twPctLog><twPctRoute>73.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="428"><twSlack>2.023</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_0_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X32Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X32Y87.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y100.A3</twSite><twDelType>net</twDelType><twFanCnt>920</twFanCnt><twDelInfo twEdge="twRising">1.242</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y100.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>drs_sampfreq_reg_0_C_0</twComp><twBEL>rst_DRS_SAMP_FREQ[0]_AND_797_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y100.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>rst_DRS_SAMP_FREQ[0]_AND_797_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X36Y100.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>drs_sampfreq_reg_0_LDC</twComp><twBEL>drs_sampfreq_reg_0_LDC</twBEL></twPathDel><twLogDel>0.502</twLogDel><twRouteDel>1.521</twRouteDel><twTotDel>2.023</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[0]_AND_796_o</twDestClk><twPctLog>24.8</twPctLog><twPctRoute>75.2</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_0_LDC (SLICE_X36Y100.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="429"><twSlack>1.612</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_0</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_0_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_0</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X41Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X41Y90.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y100.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.004</twDelInfo><twComp>rbcp_reg/regX94Data&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y100.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>drs_sampfreq_reg_0_C_0</twComp><twBEL>rst_DRS_SAMP_FREQ[0]_AND_796_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y100.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.268</twDelInfo><twComp>rst_DRS_SAMP_FREQ[0]_AND_796_o</twComp></twPathDel><twLogDel>0.340</twLogDel><twRouteDel>1.272</twRouteDel><twTotDel>1.612</twTotDel><twPctLog>21.1</twPctLog><twPctRoute>78.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="430"><twSlack>1.886</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_0_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X32Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X32Y87.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y100.A3</twSite><twDelType>net</twDelType><twFanCnt>920</twFanCnt><twDelInfo twEdge="twRising">1.242</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y100.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>drs_sampfreq_reg_0_C_0</twComp><twBEL>rst_DRS_SAMP_FREQ[0]_AND_796_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y100.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.268</twDelInfo><twComp>rst_DRS_SAMP_FREQ[0]_AND_796_o</twComp></twPathDel><twLogDel>0.376</twLogDel><twRouteDel>1.510</twRouteDel><twTotDel>1.886</twTotDel><twPctLog>19.9</twPctLog><twPctRoute>80.1</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="431" twConstType="PATHDELAY" ><twConstHead uID="35"><twConstName UCFConstName="" ScopeName="">TS_TO_drs_sampfreq_reg_2_LDC = MAXDELAY TO TIMEGRP &quot;TO_drs_sampfreq_reg_2_LDC&quot;         TS_dcm_v5_clkout1 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>3.025</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_2_LDC (SLICE_X38Y98.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="432"><twConstPath anchorID="433" twDataPathType="twDataPathFromToDelay"><twSlack>11.975</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_2_LDC</twDest><twTotPathDel>3.025</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X32Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X32Y87.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y98.A3</twSite><twDelType>net</twDelType><twFanCnt>920</twFanCnt><twDelInfo twEdge="twRising">1.535</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y98.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>drs_sampfreq_reg_2_C_2</twComp><twBEL>rst_DRS_SAMP_FREQ[2]_AND_793_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y98.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.500</twDelInfo><twComp>rst_DRS_SAMP_FREQ[2]_AND_793_o</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y98.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>drs_sampfreq_reg_2_LDC</twComp><twBEL>drs_sampfreq_reg_2_LDC</twBEL></twPathDel><twLogDel>0.990</twLogDel><twRouteDel>2.035</twRouteDel><twTotDel>3.025</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[2]_AND_792_o</twDestClk><twPctLog>32.7</twPctLog><twPctRoute>67.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="434"><twConstPath anchorID="435" twDataPathType="twDataPathFromToDelay"><twSlack>12.487</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_2</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_2_LDC</twDest><twTotPathDel>2.513</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_2</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X41Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X41Y90.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y98.A5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.079</twDelInfo><twComp>rbcp_reg/regX94Data&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y98.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>drs_sampfreq_reg_2_C_2</twComp><twBEL>rst_DRS_SAMP_FREQ[2]_AND_793_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y98.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.500</twDelInfo><twComp>rst_DRS_SAMP_FREQ[2]_AND_793_o</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y98.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>drs_sampfreq_reg_2_LDC</twComp><twBEL>drs_sampfreq_reg_2_LDC</twBEL></twPathDel><twLogDel>0.934</twLogDel><twRouteDel>1.579</twRouteDel><twTotDel>2.513</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[2]_AND_792_o</twDestClk><twPctLog>37.2</twPctLog><twPctRoute>62.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_2_LDC (SLICE_X38Y98.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="436"><twConstPath anchorID="437" twDataPathType="twDataPathFromToDelay"><twSlack>12.081</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_2_LDC</twDest><twTotPathDel>2.919</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X32Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X32Y87.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y98.A3</twSite><twDelType>net</twDelType><twFanCnt>920</twFanCnt><twDelInfo twEdge="twRising">1.535</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y98.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_sampfreq_reg_2_C_2</twComp><twBEL>rst_DRS_SAMP_FREQ[2]_AND_792_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y98.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.678</twDelInfo><twComp>rst_DRS_SAMP_FREQ[2]_AND_792_o</twComp></twPathDel><twLogDel>0.706</twLogDel><twRouteDel>2.213</twRouteDel><twTotDel>2.919</twTotDel><twPctLog>24.2</twPctLog><twPctRoute>75.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="438"><twConstPath anchorID="439" twDataPathType="twDataPathFromToDelay"><twSlack>12.593</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_2</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_2_LDC</twDest><twTotPathDel>2.407</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_2</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X41Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X41Y90.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y98.A5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.079</twDelInfo><twComp>rbcp_reg/regX94Data&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y98.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_sampfreq_reg_2_C_2</twComp><twBEL>rst_DRS_SAMP_FREQ[2]_AND_792_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y98.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.678</twDelInfo><twComp>rst_DRS_SAMP_FREQ[2]_AND_792_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>1.757</twRouteDel><twTotDel>2.407</twTotDel><twPctLog>27.0</twPctLog><twPctRoute>73.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_drs_sampfreq_reg_2_LDC = MAXDELAY TO TIMEGRP &quot;TO_drs_sampfreq_reg_2_LDC&quot;
        TS_dcm_v5_clkout1 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_2_LDC (SLICE_X38Y98.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="440"><twSlack>1.370</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_2</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_2_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_2</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X41Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X41Y90.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y98.A5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>rbcp_reg/regX94Data&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y98.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_sampfreq_reg_2_C_2</twComp><twBEL>rst_DRS_SAMP_FREQ[2]_AND_793_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y98.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.236</twDelInfo><twComp>rst_DRS_SAMP_FREQ[2]_AND_793_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X38Y98.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>drs_sampfreq_reg_2_LDC</twComp><twBEL>drs_sampfreq_reg_2_LDC</twBEL></twPathDel><twLogDel>0.508</twLogDel><twRouteDel>0.862</twRouteDel><twTotDel>1.370</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[2]_AND_792_o</twDestClk><twPctLog>37.1</twPctLog><twPctRoute>62.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="441"><twSlack>1.760</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_2_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X32Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X32Y87.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y98.A3</twSite><twDelType>net</twDelType><twFanCnt>920</twFanCnt><twDelInfo twEdge="twRising">0.980</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y98.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_sampfreq_reg_2_C_2</twComp><twBEL>rst_DRS_SAMP_FREQ[2]_AND_793_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y98.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.236</twDelInfo><twComp>rst_DRS_SAMP_FREQ[2]_AND_793_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X38Y98.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>drs_sampfreq_reg_2_LDC</twComp><twBEL>drs_sampfreq_reg_2_LDC</twBEL></twPathDel><twLogDel>0.544</twLogDel><twRouteDel>1.216</twRouteDel><twTotDel>1.760</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[2]_AND_792_o</twDestClk><twPctLog>30.9</twPctLog><twPctRoute>69.1</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_2_LDC (SLICE_X38Y98.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="442"><twSlack>1.355</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_2</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_2_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_2</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X41Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X41Y90.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y98.A5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>rbcp_reg/regX94Data&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y98.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_sampfreq_reg_2_C_2</twComp><twBEL>rst_DRS_SAMP_FREQ[2]_AND_792_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y98.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.375</twDelInfo><twComp>rst_DRS_SAMP_FREQ[2]_AND_792_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>1.001</twRouteDel><twTotDel>1.355</twTotDel><twPctLog>26.1</twPctLog><twPctRoute>73.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="443"><twSlack>1.745</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_2_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X32Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X32Y87.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y98.A3</twSite><twDelType>net</twDelType><twFanCnt>920</twFanCnt><twDelInfo twEdge="twRising">0.980</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y98.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_sampfreq_reg_2_C_2</twComp><twBEL>rst_DRS_SAMP_FREQ[2]_AND_792_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y98.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.375</twDelInfo><twComp>rst_DRS_SAMP_FREQ[2]_AND_792_o</twComp></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>1.355</twRouteDel><twTotDel>1.745</twTotDel><twPctLog>22.3</twPctLog><twPctRoute>77.7</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="444" twConstType="PATHDELAY" ><twConstHead uID="36"><twConstName UCFConstName="" ScopeName="">TS_TO_drs_sampfreq_reg_1_LDC = MAXDELAY TO TIMEGRP &quot;TO_drs_sampfreq_reg_1_LDC&quot;         TS_dcm_v5_clkout1 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>3.221</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_1_LDC (SLICE_X35Y101.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="445"><twConstPath anchorID="446" twDataPathType="twDataPathFromToDelay"><twSlack>11.779</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_1_LDC</twDest><twTotPathDel>3.221</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X32Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X32Y87.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y101.B4</twSite><twDelType>net</twDelType><twFanCnt>920</twFanCnt><twDelInfo twEdge="twRising">1.913</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y101.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>drs_sampfreq_reg_1_C_1</twComp><twBEL>rst_DRS_SAMP_FREQ[1]_AND_795_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y101.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>rst_DRS_SAMP_FREQ[1]_AND_795_o</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y101.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>drs_sampfreq_reg_1_LDC</twComp><twBEL>drs_sampfreq_reg_1_LDC</twBEL></twPathDel><twLogDel>0.978</twLogDel><twRouteDel>2.243</twRouteDel><twTotDel>3.221</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[1]_AND_794_o</twDestClk><twPctLog>30.4</twPctLog><twPctRoute>69.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="447"><twConstPath anchorID="448" twDataPathType="twDataPathFromToDelay"><twSlack>12.269</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_1</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_1_LDC</twDest><twTotPathDel>2.731</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_1</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X41Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X41Y90.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y101.B5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.479</twDelInfo><twComp>rbcp_reg/regX94Data&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y101.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>drs_sampfreq_reg_1_C_1</twComp><twBEL>rst_DRS_SAMP_FREQ[1]_AND_795_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y101.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>rst_DRS_SAMP_FREQ[1]_AND_795_o</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y101.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>drs_sampfreq_reg_1_LDC</twComp><twBEL>drs_sampfreq_reg_1_LDC</twBEL></twPathDel><twLogDel>0.922</twLogDel><twRouteDel>1.809</twRouteDel><twTotDel>2.731</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[1]_AND_794_o</twDestClk><twPctLog>33.8</twPctLog><twPctRoute>66.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_1_LDC (SLICE_X35Y101.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="449"><twConstPath anchorID="450" twDataPathType="twDataPathFromToDelay"><twSlack>11.958</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_1_LDC</twDest><twTotPathDel>3.042</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X32Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X32Y87.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y101.B4</twSite><twDelType>net</twDelType><twFanCnt>920</twFanCnt><twDelInfo twEdge="twRising">1.913</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y101.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>drs_sampfreq_reg_1_C_1</twComp><twBEL>rst_DRS_SAMP_FREQ[1]_AND_794_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y101.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>rst_DRS_SAMP_FREQ[1]_AND_794_o</twComp></twPathDel><twLogDel>0.652</twLogDel><twRouteDel>2.390</twRouteDel><twTotDel>3.042</twTotDel><twPctLog>21.4</twPctLog><twPctRoute>78.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="451"><twConstPath anchorID="452" twDataPathType="twDataPathFromToDelay"><twSlack>12.448</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_1</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_1_LDC</twDest><twTotPathDel>2.552</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_1</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X41Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X41Y90.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y101.B5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.479</twDelInfo><twComp>rbcp_reg/regX94Data&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y101.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>drs_sampfreq_reg_1_C_1</twComp><twBEL>rst_DRS_SAMP_FREQ[1]_AND_794_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y101.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>rst_DRS_SAMP_FREQ[1]_AND_794_o</twComp></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>1.956</twRouteDel><twTotDel>2.552</twTotDel><twPctLog>23.4</twPctLog><twPctRoute>76.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_drs_sampfreq_reg_1_LDC = MAXDELAY TO TIMEGRP &quot;TO_drs_sampfreq_reg_1_LDC&quot;
        TS_dcm_v5_clkout1 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_1_LDC (SLICE_X35Y101.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="453"><twSlack>1.576</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_1</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_1_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_1</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X41Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X41Y90.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y101.B5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.873</twDelInfo><twComp>rbcp_reg/regX94Data&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y101.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>drs_sampfreq_reg_1_C_1</twComp><twBEL>rst_DRS_SAMP_FREQ[1]_AND_795_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y101.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.167</twDelInfo><twComp>rst_DRS_SAMP_FREQ[1]_AND_795_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X35Y101.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>drs_sampfreq_reg_1_LDC</twComp><twBEL>drs_sampfreq_reg_1_LDC</twBEL></twPathDel><twLogDel>0.536</twLogDel><twRouteDel>1.040</twRouteDel><twTotDel>1.576</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[1]_AND_794_o</twDestClk><twPctLog>34.0</twPctLog><twPctRoute>66.0</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="454"><twSlack>1.909</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_1_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X32Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X32Y87.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y101.B4</twSite><twDelType>net</twDelType><twFanCnt>920</twFanCnt><twDelInfo twEdge="twRising">1.170</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y101.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>drs_sampfreq_reg_1_C_1</twComp><twBEL>rst_DRS_SAMP_FREQ[1]_AND_795_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y101.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.167</twDelInfo><twComp>rst_DRS_SAMP_FREQ[1]_AND_795_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X35Y101.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>drs_sampfreq_reg_1_LDC</twComp><twBEL>drs_sampfreq_reg_1_LDC</twBEL></twPathDel><twLogDel>0.572</twLogDel><twRouteDel>1.337</twRouteDel><twTotDel>1.909</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[1]_AND_794_o</twDestClk><twPctLog>30.0</twPctLog><twPctRoute>70.0</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_1_LDC (SLICE_X35Y101.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="455"><twSlack>1.507</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_1</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_1_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_1</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X41Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X41Y90.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y101.B5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.873</twDelInfo><twComp>rbcp_reg/regX94Data&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y101.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>drs_sampfreq_reg_1_C_1</twComp><twBEL>rst_DRS_SAMP_FREQ[1]_AND_794_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y101.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.294</twDelInfo><twComp>rst_DRS_SAMP_FREQ[1]_AND_794_o</twComp></twPathDel><twLogDel>0.340</twLogDel><twRouteDel>1.167</twRouteDel><twTotDel>1.507</twTotDel><twPctLog>22.6</twPctLog><twPctRoute>77.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="456"><twSlack>1.840</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_1_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X32Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X32Y87.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y101.B4</twSite><twDelType>net</twDelType><twFanCnt>920</twFanCnt><twDelInfo twEdge="twRising">1.170</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y101.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>drs_sampfreq_reg_1_C_1</twComp><twBEL>rst_DRS_SAMP_FREQ[1]_AND_794_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y101.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.294</twDelInfo><twComp>rst_DRS_SAMP_FREQ[1]_AND_794_o</twComp></twPathDel><twLogDel>0.376</twLogDel><twRouteDel>1.464</twRouteDel><twTotDel>1.840</twTotDel><twPctLog>20.4</twPctLog><twPctRoute>79.6</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="457" twConstType="PATHDELAY" ><twConstHead uID="37"><twConstName UCFConstName="" ScopeName="">TS_TO_drs_sampfreq_TenMreg_7_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_sampfreq_TenMreg_7_LDC&quot; TS_dcm_extclk_clk180 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>2.954</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_7_LDC (SLICE_X45Y87.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="458"><twConstPath anchorID="459" twDataPathType="twDataPathFromToDelay"><twSlack>97.046</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_7_LDC</twDest><twTotPathDel>2.954</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X48Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X48Y88.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y88.D2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.251</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y88.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[7]_AND_799_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y87.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.715</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[7]_AND_799_o</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y87.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>drs_sampfreq_TenMreg_7_LDC</twComp><twBEL>drs_sampfreq_TenMreg_7_LDC</twBEL></twPathDel><twLogDel>0.988</twLogDel><twRouteDel>1.966</twRouteDel><twTotDel>2.954</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[7]_AND_798_o</twDestClk><twPctLog>33.4</twPctLog><twPctRoute>66.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="460"><twConstPath anchorID="461" twDataPathType="twDataPathFromToDelay"><twSlack>97.115</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_7</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_7_LDC</twDest><twTotPathDel>2.885</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_7</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X43Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X43Y90.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y88.D4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.238</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y88.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[7]_AND_799_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y87.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.715</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[7]_AND_799_o</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y87.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>drs_sampfreq_TenMreg_7_LDC</twComp><twBEL>drs_sampfreq_TenMreg_7_LDC</twBEL></twPathDel><twLogDel>0.932</twLogDel><twRouteDel>1.953</twRouteDel><twTotDel>2.885</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[7]_AND_798_o</twDestClk><twPctLog>32.3</twPctLog><twPctRoute>67.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_7_LDC (SLICE_X45Y87.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="462"><twConstPath anchorID="463" twDataPathType="twDataPathFromToDelay"><twSlack>97.357</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_7_LDC</twDest><twTotPathDel>2.643</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X48Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X48Y88.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y88.D2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.251</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y88.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[7]_AND_798_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y87.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[7]_AND_798_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>1.993</twRouteDel><twTotDel>2.643</twTotDel><twPctLog>24.6</twPctLog><twPctRoute>75.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="464"><twConstPath anchorID="465" twDataPathType="twDataPathFromToDelay"><twSlack>97.426</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_7</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_7_LDC</twDest><twTotPathDel>2.574</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_7</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X43Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X43Y90.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y88.D4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.238</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y88.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[7]_AND_798_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y87.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[7]_AND_798_o</twComp></twPathDel><twLogDel>0.594</twLogDel><twRouteDel>1.980</twRouteDel><twTotDel>2.574</twTotDel><twPctLog>23.1</twPctLog><twPctRoute>76.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_drs_sampfreq_TenMreg_7_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_drs_sampfreq_TenMreg_7_LDC&quot; TS_dcm_extclk_clk180 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_7_LDC (SLICE_X45Y87.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="466"><twSlack>1.673</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_7</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_7_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_7</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X43Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X43Y90.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y88.D4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.762</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y88.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[7]_AND_799_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y87.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.367</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[7]_AND_799_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X45Y87.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>drs_sampfreq_TenMreg_7_LDC</twComp><twBEL>drs_sampfreq_TenMreg_7_LDC</twBEL></twPathDel><twLogDel>0.544</twLogDel><twRouteDel>1.129</twRouteDel><twTotDel>1.673</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[7]_AND_798_o</twDestClk><twPctLog>32.5</twPctLog><twPctRoute>67.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="467"><twSlack>1.712</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_7_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X48Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X48Y88.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y88.D2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.765</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y88.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[7]_AND_799_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y87.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.367</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[7]_AND_799_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X45Y87.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>drs_sampfreq_TenMreg_7_LDC</twComp><twBEL>drs_sampfreq_TenMreg_7_LDC</twBEL></twPathDel><twLogDel>0.580</twLogDel><twRouteDel>1.132</twRouteDel><twTotDel>1.712</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[7]_AND_798_o</twDestClk><twPctLog>33.9</twPctLog><twPctRoute>66.1</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_7_LDC (SLICE_X45Y87.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="468"><twSlack>1.558</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_7</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_7_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_7</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X43Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X43Y90.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y88.D4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.762</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y88.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[7]_AND_798_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y87.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.442</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[7]_AND_798_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>1.204</twRouteDel><twTotDel>1.558</twTotDel><twPctLog>22.7</twPctLog><twPctRoute>77.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="469"><twSlack>1.597</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_7_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X48Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X48Y88.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y88.D2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.765</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y88.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[7]_AND_798_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y87.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.442</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[7]_AND_798_o</twComp></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>1.207</twRouteDel><twTotDel>1.597</twTotDel><twPctLog>24.4</twPctLog><twPctRoute>75.6</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="470" twConstType="PATHDELAY" ><twConstHead uID="38"><twConstName UCFConstName="" ScopeName="">TS_TO_drs_sampfreq_TenMreg_4_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_sampfreq_TenMreg_4_LDC&quot; TS_dcm_extclk_clk180 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>3.910</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_4_LDC (SLICE_X33Y94.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="471"><twConstPath anchorID="472" twDataPathType="twDataPathFromToDelay"><twSlack>96.090</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_4_LDC</twDest><twTotPathDel>3.910</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X48Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X48Y88.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y94.D5</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">2.388</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y94.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_sampfreq_TenMreg_4_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[4]_AND_804_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y94.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.816</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[4]_AND_804_o</twComp></twPathDel><twLogDel>0.706</twLogDel><twRouteDel>3.204</twRouteDel><twTotDel>3.910</twTotDel><twPctLog>18.1</twPctLog><twPctRoute>81.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="473"><twConstPath anchorID="474" twDataPathType="twDataPathFromToDelay"><twSlack>97.619</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_4</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_4_LDC</twDest><twTotPathDel>2.381</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_4</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X43Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X43Y90.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y94.D4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.915</twDelInfo><twComp>rbcp_reg/regX94Data&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y94.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_sampfreq_TenMreg_4_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[4]_AND_804_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y94.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.816</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[4]_AND_804_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>1.731</twRouteDel><twTotDel>2.381</twTotDel><twPctLog>27.3</twPctLog><twPctRoute>72.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_4_LDC (SLICE_X33Y94.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="475"><twConstPath anchorID="476" twDataPathType="twDataPathFromToDelay"><twSlack>96.211</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_4_LDC</twDest><twTotPathDel>3.789</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X48Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X48Y88.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y94.D5</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">2.388</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y94.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>drs_sampfreq_TenMreg_4_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[4]_AND_805_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y94.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[4]_AND_805_o</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y94.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>drs_sampfreq_TenMreg_4_LDC</twComp><twBEL>drs_sampfreq_TenMreg_4_LDC</twBEL></twPathDel><twLogDel>1.086</twLogDel><twRouteDel>2.703</twRouteDel><twTotDel>3.789</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[4]_AND_804_o</twDestClk><twPctLog>28.7</twPctLog><twPctRoute>71.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="477"><twConstPath anchorID="478" twDataPathType="twDataPathFromToDelay"><twSlack>97.740</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_4</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_4_LDC</twDest><twTotPathDel>2.260</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_4</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X43Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X43Y90.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y94.D4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.915</twDelInfo><twComp>rbcp_reg/regX94Data&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y94.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>drs_sampfreq_TenMreg_4_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[4]_AND_805_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y94.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[4]_AND_805_o</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y94.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>drs_sampfreq_TenMreg_4_LDC</twComp><twBEL>drs_sampfreq_TenMreg_4_LDC</twBEL></twPathDel><twLogDel>1.030</twLogDel><twRouteDel>1.230</twRouteDel><twTotDel>2.260</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[4]_AND_804_o</twDestClk><twPctLog>45.6</twPctLog><twPctRoute>54.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_drs_sampfreq_TenMreg_4_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_drs_sampfreq_TenMreg_4_LDC&quot; TS_dcm_extclk_clk180 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_4_LDC (SLICE_X33Y94.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="479"><twSlack>1.264</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_4</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_4_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_4</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X43Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X43Y90.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y94.D4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>rbcp_reg/regX94Data&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y94.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_sampfreq_TenMreg_4_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[4]_AND_805_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y94.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.172</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[4]_AND_805_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X33Y94.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>drs_sampfreq_TenMreg_4_LDC</twComp><twBEL>drs_sampfreq_TenMreg_4_LDC</twBEL></twPathDel><twLogDel>0.560</twLogDel><twRouteDel>0.704</twRouteDel><twTotDel>1.264</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[4]_AND_804_o</twDestClk><twPctLog>44.3</twPctLog><twPctRoute>55.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="480"><twSlack>2.274</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_4_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X48Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X48Y88.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y94.D5</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.506</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y94.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_sampfreq_TenMreg_4_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[4]_AND_805_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y94.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.172</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[4]_AND_805_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X33Y94.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>drs_sampfreq_TenMreg_4_LDC</twComp><twBEL>drs_sampfreq_TenMreg_4_LDC</twBEL></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>1.678</twRouteDel><twTotDel>2.274</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[4]_AND_804_o</twDestClk><twPctLog>26.2</twPctLog><twPctRoute>73.8</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_4_LDC (SLICE_X33Y94.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="481"><twSlack>1.308</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_4</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_4_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_4</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X43Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X43Y90.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y94.D4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>rbcp_reg/regX94Data&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y94.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_sampfreq_TenMreg_4_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[4]_AND_804_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y94.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.422</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[4]_AND_804_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>0.954</twRouteDel><twTotDel>1.308</twTotDel><twPctLog>27.1</twPctLog><twPctRoute>72.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="482"><twSlack>2.318</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_4_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X48Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X48Y88.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y94.D5</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.506</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y94.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_sampfreq_TenMreg_4_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[4]_AND_804_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y94.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.422</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[4]_AND_804_o</twComp></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>1.928</twRouteDel><twTotDel>2.318</twTotDel><twPctLog>16.8</twPctLog><twPctRoute>83.2</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="483" twConstType="PATHDELAY" ><twConstHead uID="39"><twConstName UCFConstName="" ScopeName="">TS_TO_drs_sampfreq_TenMreg_6_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_sampfreq_TenMreg_6_LDC&quot; TS_dcm_extclk_clk180 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>2.411</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_6_LDC (SLICE_X50Y87.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="484"><twConstPath anchorID="485" twDataPathType="twDataPathFromToDelay"><twSlack>97.589</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_6</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_6_LDC</twDest><twTotPathDel>2.411</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_6</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X43Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X43Y90.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y88.C4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.826</twDelInfo><twComp>rbcp_reg/regX94Data&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y88.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[6]_AND_801_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y87.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.703</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[6]_AND_801_o</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y87.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>drs_sampfreq_TenMreg_6_LDC</twComp><twBEL>drs_sampfreq_TenMreg_6_LDC</twBEL></twPathDel><twLogDel>0.882</twLogDel><twRouteDel>1.529</twRouteDel><twTotDel>2.411</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[6]_AND_800_o</twDestClk><twPctLog>36.6</twPctLog><twPctRoute>63.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="486"><twConstPath anchorID="487" twDataPathType="twDataPathFromToDelay"><twSlack>98.043</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_6_LDC</twDest><twTotPathDel>1.957</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X48Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X48Y88.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y88.C3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.316</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y88.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[6]_AND_801_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y87.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.703</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[6]_AND_801_o</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y87.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>drs_sampfreq_TenMreg_6_LDC</twComp><twBEL>drs_sampfreq_TenMreg_6_LDC</twBEL></twPathDel><twLogDel>0.938</twLogDel><twRouteDel>1.019</twRouteDel><twTotDel>1.957</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[6]_AND_800_o</twDestClk><twPctLog>47.9</twPctLog><twPctRoute>52.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_6_LDC (SLICE_X50Y87.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="488"><twConstPath anchorID="489" twDataPathType="twDataPathFromToDelay"><twSlack>98.042</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_6</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_6_LDC</twDest><twTotPathDel>1.958</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_6</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X43Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X43Y90.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y88.C4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.826</twDelInfo><twComp>rbcp_reg/regX94Data&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y88.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[6]_AND_800_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y87.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.537</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[6]_AND_800_o</twComp></twPathDel><twLogDel>0.595</twLogDel><twRouteDel>1.363</twRouteDel><twTotDel>1.958</twTotDel><twPctLog>30.4</twPctLog><twPctRoute>69.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="490"><twConstPath anchorID="491" twDataPathType="twDataPathFromToDelay"><twSlack>98.496</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_6_LDC</twDest><twTotPathDel>1.504</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X48Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X48Y88.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y88.C3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.316</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y88.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[6]_AND_800_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y87.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.537</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[6]_AND_800_o</twComp></twPathDel><twLogDel>0.651</twLogDel><twRouteDel>0.853</twRouteDel><twTotDel>1.504</twTotDel><twPctLog>43.3</twPctLog><twPctRoute>56.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_drs_sampfreq_TenMreg_6_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_drs_sampfreq_TenMreg_6_LDC&quot; TS_dcm_extclk_clk180 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_6_LDC (SLICE_X50Y87.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="492"><twSlack>1.106</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_6_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X48Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X48Y88.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y88.C3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.177</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y88.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[6]_AND_801_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y87.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.397</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[6]_AND_801_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X50Y87.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>drs_sampfreq_TenMreg_6_LDC</twComp><twBEL>drs_sampfreq_TenMreg_6_LDC</twBEL></twPathDel><twLogDel>0.532</twLogDel><twRouteDel>0.574</twRouteDel><twTotDel>1.106</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[6]_AND_800_o</twDestClk><twPctLog>48.1</twPctLog><twPctRoute>51.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="493"><twSlack>1.426</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_6</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_6_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_6</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X43Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X43Y90.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y88.C4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>rbcp_reg/regX94Data&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y88.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[6]_AND_801_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y87.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.397</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[6]_AND_801_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X50Y87.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>drs_sampfreq_TenMreg_6_LDC</twComp><twBEL>drs_sampfreq_TenMreg_6_LDC</twBEL></twPathDel><twLogDel>0.496</twLogDel><twRouteDel>0.930</twRouteDel><twTotDel>1.426</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[6]_AND_800_o</twDestClk><twPctLog>34.8</twPctLog><twPctRoute>65.2</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_6_LDC (SLICE_X50Y87.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="494"><twSlack>0.883</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_6_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X48Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X48Y88.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y88.C3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.177</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y88.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[6]_AND_800_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y87.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.316</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[6]_AND_800_o</twComp></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.493</twRouteDel><twTotDel>0.883</twTotDel><twPctLog>44.2</twPctLog><twPctRoute>55.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="495"><twSlack>1.203</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_6</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_6_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_6</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X43Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X43Y90.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y88.C4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>rbcp_reg/regX94Data&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y88.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[6]_AND_800_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y87.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.316</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[6]_AND_800_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>0.849</twRouteDel><twTotDel>1.203</twTotDel><twPctLog>29.4</twPctLog><twPctRoute>70.6</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="496" twConstType="PATHDELAY" ><twConstHead uID="40"><twConstName UCFConstName="" ScopeName="">TS_TO_drs_sampfreq_TenMreg_5_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_sampfreq_TenMreg_5_LDC&quot; TS_dcm_extclk_clk180 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>2.712</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_5_LDC (SLICE_X48Y90.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="497"><twConstPath anchorID="498" twDataPathType="twDataPathFromToDelay"><twSlack>97.288</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_5_LDC</twDest><twTotPathDel>2.712</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X48Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X48Y88.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y88.A2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.114</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y88.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[5]_AND_802_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y90.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.948</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[5]_AND_802_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>2.062</twRouteDel><twTotDel>2.712</twTotDel><twPctLog>24.0</twPctLog><twPctRoute>76.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="499"><twConstPath anchorID="500" twDataPathType="twDataPathFromToDelay"><twSlack>97.326</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_5</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_5_LDC</twDest><twTotPathDel>2.674</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_5</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X43Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X43Y90.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y88.A4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.132</twDelInfo><twComp>rbcp_reg/regX94Data&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y88.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[5]_AND_802_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y90.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.948</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[5]_AND_802_o</twComp></twPathDel><twLogDel>0.594</twLogDel><twRouteDel>2.080</twRouteDel><twTotDel>2.674</twTotDel><twPctLog>22.2</twPctLog><twPctRoute>77.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_5_LDC (SLICE_X48Y90.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="501"><twConstPath anchorID="502" twDataPathType="twDataPathFromToDelay"><twSlack>97.486</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_5_LDC</twDest><twTotPathDel>2.514</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X48Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X48Y88.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y88.A2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.114</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y88.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[5]_AND_803_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y90.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[5]_AND_803_o</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y90.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>drs_sampfreq_TenMreg_5_LDC</twComp><twBEL>drs_sampfreq_TenMreg_5_LDC</twBEL></twPathDel><twLogDel>0.923</twLogDel><twRouteDel>1.591</twRouteDel><twTotDel>2.514</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[5]_AND_802_o</twDestClk><twPctLog>36.7</twPctLog><twPctRoute>63.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="503"><twConstPath anchorID="504" twDataPathType="twDataPathFromToDelay"><twSlack>97.524</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_5</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_5_LDC</twDest><twTotPathDel>2.476</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_5</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X43Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X43Y90.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y88.A4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.132</twDelInfo><twComp>rbcp_reg/regX94Data&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y88.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[5]_AND_803_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y90.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[5]_AND_803_o</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y90.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>drs_sampfreq_TenMreg_5_LDC</twComp><twBEL>drs_sampfreq_TenMreg_5_LDC</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>1.609</twRouteDel><twTotDel>2.476</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[5]_AND_802_o</twDestClk><twPctLog>35.0</twPctLog><twPctRoute>65.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_drs_sampfreq_TenMreg_5_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_drs_sampfreq_TenMreg_5_LDC&quot; TS_dcm_extclk_clk180 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_5_LDC (SLICE_X48Y90.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="505"><twSlack>1.393</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_5</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_5_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_5</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X43Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X43Y90.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y88.A4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.696</twDelInfo><twComp>rbcp_reg/regX94Data&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y88.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[5]_AND_803_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y90.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[5]_AND_803_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X48Y90.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>drs_sampfreq_TenMreg_5_LDC</twComp><twBEL>drs_sampfreq_TenMreg_5_LDC</twBEL></twPathDel><twLogDel>0.474</twLogDel><twRouteDel>0.919</twRouteDel><twTotDel>1.393</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[5]_AND_802_o</twDestClk><twPctLog>34.0</twPctLog><twPctRoute>66.0</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="506"><twSlack>1.406</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_5_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X48Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X48Y88.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y88.A2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y88.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[5]_AND_803_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y90.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[5]_AND_803_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X48Y90.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>drs_sampfreq_TenMreg_5_LDC</twComp><twBEL>drs_sampfreq_TenMreg_5_LDC</twBEL></twPathDel><twLogDel>0.510</twLogDel><twRouteDel>0.896</twRouteDel><twTotDel>1.406</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[5]_AND_802_o</twDestClk><twPctLog>36.3</twPctLog><twPctRoute>63.7</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_5_LDC (SLICE_X48Y90.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="507"><twSlack>1.561</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_5</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_5_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_5</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X43Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X43Y90.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y88.A4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.696</twDelInfo><twComp>rbcp_reg/regX94Data&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y88.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[5]_AND_802_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y90.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.511</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[5]_AND_802_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>1.207</twRouteDel><twTotDel>1.561</twTotDel><twPctLog>22.7</twPctLog><twPctRoute>77.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="508"><twSlack>1.574</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_5_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X48Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X48Y88.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y88.A2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y88.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[5]_AND_802_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y90.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.511</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[5]_AND_802_o</twComp></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>1.184</twRouteDel><twTotDel>1.574</twTotDel><twPctLog>24.8</twPctLog><twPctRoute>75.2</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="509" twConstType="PATHDELAY" ><twConstHead uID="41"><twConstName UCFConstName="" ScopeName="">TS_TO_drs_sampfreq_TenMreg_3_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_sampfreq_TenMreg_3_LDC&quot; TS_dcm_extclk_clk180 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.348</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_3_LDC (SLICE_X34Y96.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="510"><twConstPath anchorID="511" twDataPathType="twDataPathFromToDelay"><twSlack>95.652</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_3_LDC</twDest><twTotPathDel>4.348</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X48Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X48Y88.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y96.A2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">2.777</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y96.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>drs_sampfreq_TenMreg_3_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[3]_AND_806_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y96.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.919</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[3]_AND_806_o</twComp></twPathDel><twLogDel>0.652</twLogDel><twRouteDel>3.696</twRouteDel><twTotDel>4.348</twTotDel><twPctLog>15.0</twPctLog><twPctRoute>85.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="512"><twConstPath anchorID="513" twDataPathType="twDataPathFromToDelay"><twSlack>97.305</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_3</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_3_LDC</twDest><twTotPathDel>2.695</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_3</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X41Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X41Y90.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y96.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.180</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y96.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>drs_sampfreq_TenMreg_3_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[3]_AND_806_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y96.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.919</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[3]_AND_806_o</twComp></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>2.099</twRouteDel><twTotDel>2.695</twTotDel><twPctLog>22.1</twPctLog><twPctRoute>77.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_3_LDC (SLICE_X34Y96.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="514"><twConstPath anchorID="515" twDataPathType="twDataPathFromToDelay"><twSlack>95.790</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_3_LDC</twDest><twTotPathDel>4.210</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X48Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X48Y88.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y96.A2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">2.777</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y96.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>drs_sampfreq_TenMreg_3_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[3]_AND_807_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y96.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.505</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[3]_AND_807_o</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y96.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>drs_sampfreq_TenMreg_3_LDC</twComp><twBEL>drs_sampfreq_TenMreg_3_LDC</twBEL></twPathDel><twLogDel>0.928</twLogDel><twRouteDel>3.282</twRouteDel><twTotDel>4.210</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[3]_AND_806_o</twDestClk><twPctLog>22.0</twPctLog><twPctRoute>78.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="516"><twConstPath anchorID="517" twDataPathType="twDataPathFromToDelay"><twSlack>97.443</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_3</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_3_LDC</twDest><twTotPathDel>2.557</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_3</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X41Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X41Y90.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y96.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.180</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y96.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>drs_sampfreq_TenMreg_3_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[3]_AND_807_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y96.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.505</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[3]_AND_807_o</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y96.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>drs_sampfreq_TenMreg_3_LDC</twComp><twBEL>drs_sampfreq_TenMreg_3_LDC</twBEL></twPathDel><twLogDel>0.872</twLogDel><twRouteDel>1.685</twRouteDel><twTotDel>2.557</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[3]_AND_806_o</twDestClk><twPctLog>34.1</twPctLog><twPctRoute>65.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_drs_sampfreq_TenMreg_3_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_drs_sampfreq_TenMreg_3_LDC&quot; TS_dcm_extclk_clk180 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_3_LDC (SLICE_X34Y96.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="518"><twSlack>1.492</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_3</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_3_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_3</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X41Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X41Y90.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y96.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.700</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y96.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>drs_sampfreq_TenMreg_3_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[3]_AND_807_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y96.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[3]_AND_807_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X34Y96.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>drs_sampfreq_TenMreg_3_LDC</twComp><twBEL>drs_sampfreq_TenMreg_3_LDC</twBEL></twPathDel><twLogDel>0.488</twLogDel><twRouteDel>1.004</twRouteDel><twTotDel>1.492</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[3]_AND_806_o</twDestClk><twPctLog>32.7</twPctLog><twPctRoute>67.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="519"><twSlack>2.618</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_3_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X48Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X48Y88.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y96.A2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.790</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y96.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>drs_sampfreq_TenMreg_3_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[3]_AND_807_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y96.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[3]_AND_807_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X34Y96.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>drs_sampfreq_TenMreg_3_LDC</twComp><twBEL>drs_sampfreq_TenMreg_3_LDC</twBEL></twPathDel><twLogDel>0.524</twLogDel><twRouteDel>2.094</twRouteDel><twTotDel>2.618</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[3]_AND_806_o</twDestClk><twPctLog>20.0</twPctLog><twPctRoute>80.0</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_3_LDC (SLICE_X34Y96.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="520"><twSlack>1.541</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_3</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_3_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_3</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X41Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X41Y90.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y96.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.700</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y96.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>drs_sampfreq_TenMreg_3_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[3]_AND_806_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y96.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.501</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[3]_AND_806_o</twComp></twPathDel><twLogDel>0.340</twLogDel><twRouteDel>1.201</twRouteDel><twTotDel>1.541</twTotDel><twPctLog>22.1</twPctLog><twPctRoute>77.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="521"><twSlack>2.667</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_3_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X48Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X48Y88.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y96.A2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.790</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y96.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>drs_sampfreq_TenMreg_3_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[3]_AND_806_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y96.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.501</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[3]_AND_806_o</twComp></twPathDel><twLogDel>0.376</twLogDel><twRouteDel>2.291</twRouteDel><twTotDel>2.667</twTotDel><twPctLog>14.1</twPctLog><twPctRoute>85.9</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="522" twConstType="PATHDELAY" ><twConstHead uID="42"><twConstName UCFConstName="" ScopeName="">TS_TO_drs_sampfreq_TenMreg_2_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_sampfreq_TenMreg_2_LDC&quot; TS_dcm_extclk_clk180 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>3.757</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_2_LDC (SLICE_X36Y95.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="523"><twConstPath anchorID="524" twDataPathType="twDataPathFromToDelay"><twSlack>96.243</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_2</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_2_LDC</twDest><twTotPathDel>3.757</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_2</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X41Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X41Y90.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y88.B2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.552</twDelInfo><twComp>rbcp_reg/regX94Data&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y88.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[2]_AND_809_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y95.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.338</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[2]_AND_809_o</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y95.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>drs_sampfreq_TenMreg_2_LDC</twComp><twBEL>drs_sampfreq_TenMreg_2_LDC</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>2.890</twRouteDel><twTotDel>3.757</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[2]_AND_808_o</twDestClk><twPctLog>23.1</twPctLog><twPctRoute>76.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="525"><twConstPath anchorID="526" twDataPathType="twDataPathFromToDelay"><twSlack>96.868</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_2_LDC</twDest><twTotPathDel>3.132</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X48Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X48Y88.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y88.B5</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.871</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y88.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[2]_AND_809_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y95.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.338</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[2]_AND_809_o</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y95.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>drs_sampfreq_TenMreg_2_LDC</twComp><twBEL>drs_sampfreq_TenMreg_2_LDC</twBEL></twPathDel><twLogDel>0.923</twLogDel><twRouteDel>2.209</twRouteDel><twTotDel>3.132</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[2]_AND_808_o</twDestClk><twPctLog>29.5</twPctLog><twPctRoute>70.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_2_LDC (SLICE_X36Y95.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="527"><twConstPath anchorID="528" twDataPathType="twDataPathFromToDelay"><twSlack>96.519</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_2</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_2_LDC</twDest><twTotPathDel>3.481</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_2</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X41Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X41Y90.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y88.B2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.552</twDelInfo><twComp>rbcp_reg/regX94Data&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y88.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[2]_AND_808_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y95.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.335</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[2]_AND_808_o</twComp></twPathDel><twLogDel>0.594</twLogDel><twRouteDel>2.887</twRouteDel><twTotDel>3.481</twTotDel><twPctLog>17.1</twPctLog><twPctRoute>82.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="529"><twConstPath anchorID="530" twDataPathType="twDataPathFromToDelay"><twSlack>97.144</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_2_LDC</twDest><twTotPathDel>2.856</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X48Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X48Y88.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y88.B5</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.871</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y88.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[2]_AND_808_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y95.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.335</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[2]_AND_808_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>2.206</twRouteDel><twTotDel>2.856</twTotDel><twPctLog>22.8</twPctLog><twPctRoute>77.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_drs_sampfreq_TenMreg_2_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_drs_sampfreq_TenMreg_2_LDC&quot; TS_dcm_extclk_clk180 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_2_LDC (SLICE_X36Y95.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="531"><twSlack>1.821</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_2_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X48Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X48Y88.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y88.B5</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y88.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[2]_AND_809_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y95.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.821</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[2]_AND_809_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X36Y95.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>drs_sampfreq_TenMreg_2_LDC</twComp><twBEL>drs_sampfreq_TenMreg_2_LDC</twBEL></twPathDel><twLogDel>0.510</twLogDel><twRouteDel>1.311</twRouteDel><twTotDel>1.821</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[2]_AND_808_o</twDestClk><twPctLog>28.0</twPctLog><twPctRoute>72.0</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="532"><twSlack>2.279</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_2</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_2_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_2</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X41Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X41Y90.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y88.B2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.984</twDelInfo><twComp>rbcp_reg/regX94Data&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y88.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[2]_AND_809_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y95.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.821</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[2]_AND_809_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X36Y95.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>drs_sampfreq_TenMreg_2_LDC</twComp><twBEL>drs_sampfreq_TenMreg_2_LDC</twBEL></twPathDel><twLogDel>0.474</twLogDel><twRouteDel>1.805</twRouteDel><twTotDel>2.279</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[2]_AND_808_o</twDestClk><twPctLog>20.8</twPctLog><twPctRoute>79.2</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_2_LDC (SLICE_X36Y95.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="533"><twSlack>1.677</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_2_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X48Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X48Y88.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y88.B5</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y88.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[2]_AND_808_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y95.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.797</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[2]_AND_808_o</twComp></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>1.287</twRouteDel><twTotDel>1.677</twTotDel><twPctLog>23.3</twPctLog><twPctRoute>76.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="534"><twSlack>2.135</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_2</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_2_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_2</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X41Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X41Y90.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y88.B2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.984</twDelInfo><twComp>rbcp_reg/regX94Data&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y88.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[2]_AND_808_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y95.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.797</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[2]_AND_808_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>1.781</twRouteDel><twTotDel>2.135</twTotDel><twPctLog>16.6</twPctLog><twPctRoute>83.4</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="535" twConstType="PATHDELAY" ><twConstHead uID="43"><twConstName UCFConstName="" ScopeName="">TS_TO_drs_sampfreq_TenMreg_1_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_sampfreq_TenMreg_1_LDC&quot; TS_dcm_extclk_clk180 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.140</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_1_LDC (SLICE_X32Y99.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="536"><twConstPath anchorID="537" twDataPathType="twDataPathFromToDelay"><twSlack>94.860</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_1_LDC</twDest><twTotPathDel>5.140</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X48Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X48Y88.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y99.A4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">3.670</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y99.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_sampfreq_TenMreg_1_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[1]_AND_810_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y99.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.820</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[1]_AND_810_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>4.490</twRouteDel><twTotDel>5.140</twTotDel><twPctLog>12.6</twPctLog><twPctRoute>87.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="538"><twConstPath anchorID="539" twDataPathType="twDataPathFromToDelay"><twSlack>97.243</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_1</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_1_LDC</twDest><twTotPathDel>2.757</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_1</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X41Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X41Y90.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y99.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.343</twDelInfo><twComp>rbcp_reg/regX94Data&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y99.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_sampfreq_TenMreg_1_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[1]_AND_810_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y99.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.820</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[1]_AND_810_o</twComp></twPathDel><twLogDel>0.594</twLogDel><twRouteDel>2.163</twRouteDel><twTotDel>2.757</twTotDel><twPctLog>21.5</twPctLog><twPctRoute>78.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_1_LDC (SLICE_X32Y99.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="540"><twConstPath anchorID="541" twDataPathType="twDataPathFromToDelay"><twSlack>94.905</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_1_LDC</twDest><twTotPathDel>5.095</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X48Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X48Y88.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y99.A4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">3.670</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y99.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>drs_sampfreq_TenMreg_1_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[1]_AND_811_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y99.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[1]_AND_811_o</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y99.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>drs_sampfreq_TenMreg_1_LDC</twComp><twBEL>drs_sampfreq_TenMreg_1_LDC</twBEL></twPathDel><twLogDel>0.923</twLogDel><twRouteDel>4.172</twRouteDel><twTotDel>5.095</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[1]_AND_810_o</twDestClk><twPctLog>18.1</twPctLog><twPctRoute>81.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="542"><twConstPath anchorID="543" twDataPathType="twDataPathFromToDelay"><twSlack>97.288</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_1</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_1_LDC</twDest><twTotPathDel>2.712</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_1</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X41Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X41Y90.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y99.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.343</twDelInfo><twComp>rbcp_reg/regX94Data&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y99.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>drs_sampfreq_TenMreg_1_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[1]_AND_811_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y99.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[1]_AND_811_o</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y99.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>drs_sampfreq_TenMreg_1_LDC</twComp><twBEL>drs_sampfreq_TenMreg_1_LDC</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>1.845</twRouteDel><twTotDel>2.712</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[1]_AND_810_o</twDestClk><twPctLog>32.0</twPctLog><twPctRoute>68.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_drs_sampfreq_TenMreg_1_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_drs_sampfreq_TenMreg_1_LDC&quot; TS_dcm_extclk_clk180 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_1_LDC (SLICE_X32Y99.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="544"><twSlack>1.585</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_1</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_1_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_1</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X41Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X41Y90.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y99.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.810</twDelInfo><twComp>rbcp_reg/regX94Data&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y99.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>drs_sampfreq_TenMreg_1_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[1]_AND_811_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y99.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[1]_AND_811_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X32Y99.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>drs_sampfreq_TenMreg_1_LDC</twComp><twBEL>drs_sampfreq_TenMreg_1_LDC</twBEL></twPathDel><twLogDel>0.474</twLogDel><twRouteDel>1.111</twRouteDel><twTotDel>1.585</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[1]_AND_810_o</twDestClk><twPctLog>29.9</twPctLog><twPctRoute>70.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="545"><twSlack>3.100</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_1_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X48Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X48Y88.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y99.A4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">2.289</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y99.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>drs_sampfreq_TenMreg_1_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[1]_AND_811_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y99.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[1]_AND_811_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X32Y99.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>drs_sampfreq_TenMreg_1_LDC</twComp><twBEL>drs_sampfreq_TenMreg_1_LDC</twBEL></twPathDel><twLogDel>0.510</twLogDel><twRouteDel>2.590</twRouteDel><twTotDel>3.100</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[1]_AND_810_o</twDestClk><twPctLog>16.5</twPctLog><twPctRoute>83.5</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_1_LDC (SLICE_X32Y99.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="546"><twSlack>1.590</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_1</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_1_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_1</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X41Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X41Y90.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y99.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.810</twDelInfo><twComp>rbcp_reg/regX94Data&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y99.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_sampfreq_TenMreg_1_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[1]_AND_810_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y99.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.426</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[1]_AND_810_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>1.236</twRouteDel><twTotDel>1.590</twTotDel><twPctLog>22.3</twPctLog><twPctRoute>77.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="547"><twSlack>3.105</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_1_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X48Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X48Y88.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y99.A4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">2.289</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y99.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_sampfreq_TenMreg_1_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[1]_AND_810_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y99.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.426</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[1]_AND_810_o</twComp></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>2.715</twRouteDel><twTotDel>3.105</twTotDel><twPctLog>12.6</twPctLog><twPctRoute>87.4</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="548" twConstType="PATHDELAY" ><twConstHead uID="44"><twConstName UCFConstName="" ScopeName="">TS_TO_drs_sampfreq_TenMreg_0_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_sampfreq_TenMreg_0_LDC&quot; TS_dcm_extclk_clk180 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.789</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_0_LDC (SLICE_X37Y98.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="549"><twConstPath anchorID="550" twDataPathType="twDataPathFromToDelay"><twSlack>95.211</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_0_LDC</twDest><twTotPathDel>4.789</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X48Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X48Y88.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y98.A4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">3.272</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y98.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>drs_sampfreq_TenMreg_0_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[0]_AND_813_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y98.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[0]_AND_813_o</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y98.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>drs_sampfreq_TenMreg_0_LDC</twComp><twBEL>drs_sampfreq_TenMreg_0_LDC</twBEL></twPathDel><twLogDel>1.040</twLogDel><twRouteDel>3.749</twRouteDel><twTotDel>4.789</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[0]_AND_812_o</twDestClk><twPctLog>21.7</twPctLog><twPctRoute>78.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="551"><twConstPath anchorID="552" twDataPathType="twDataPathFromToDelay"><twSlack>97.408</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_0</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_0_LDC</twDest><twTotPathDel>2.592</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_0</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X41Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X41Y90.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y98.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.131</twDelInfo><twComp>rbcp_reg/regX94Data&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y98.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>drs_sampfreq_TenMreg_0_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[0]_AND_813_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y98.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[0]_AND_813_o</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y98.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>drs_sampfreq_TenMreg_0_LDC</twComp><twBEL>drs_sampfreq_TenMreg_0_LDC</twBEL></twPathDel><twLogDel>0.984</twLogDel><twRouteDel>1.608</twRouteDel><twTotDel>2.592</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[0]_AND_812_o</twDestClk><twPctLog>38.0</twPctLog><twPctRoute>62.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_0_LDC (SLICE_X37Y98.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="553"><twConstPath anchorID="554" twDataPathType="twDataPathFromToDelay"><twSlack>95.338</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_0_LDC</twDest><twTotPathDel>4.662</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X48Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X48Y88.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y98.A4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">3.272</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y98.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_sampfreq_TenMreg_0_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[0]_AND_812_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y98.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[0]_AND_812_o</twComp></twPathDel><twLogDel>0.706</twLogDel><twRouteDel>3.956</twRouteDel><twTotDel>4.662</twTotDel><twPctLog>15.1</twPctLog><twPctRoute>84.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="555"><twConstPath anchorID="556" twDataPathType="twDataPathFromToDelay"><twSlack>97.535</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_0</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_0_LDC</twDest><twTotPathDel>2.465</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_0</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X41Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X41Y90.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y98.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.131</twDelInfo><twComp>rbcp_reg/regX94Data&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y98.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_sampfreq_TenMreg_0_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[0]_AND_812_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y98.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[0]_AND_812_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>1.815</twRouteDel><twTotDel>2.465</twTotDel><twPctLog>26.4</twPctLog><twPctRoute>73.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_drs_sampfreq_TenMreg_0_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_drs_sampfreq_TenMreg_0_LDC&quot; TS_dcm_extclk_clk180 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_0_LDC (SLICE_X37Y98.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="557"><twSlack>1.527</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_0</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_0_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_0</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X41Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X41Y90.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y98.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.675</twDelInfo><twComp>rbcp_reg/regX94Data&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y98.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_sampfreq_TenMreg_0_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[0]_AND_813_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y98.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[0]_AND_813_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X37Y98.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>drs_sampfreq_TenMreg_0_LDC</twComp><twBEL>drs_sampfreq_TenMreg_0_LDC</twBEL></twPathDel><twLogDel>0.556</twLogDel><twRouteDel>0.971</twRouteDel><twTotDel>1.527</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[0]_AND_812_o</twDestClk><twPctLog>36.4</twPctLog><twPctRoute>63.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="558"><twSlack>2.936</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_0_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X48Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X48Y88.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y98.A4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">2.048</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y98.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_sampfreq_TenMreg_0_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[0]_AND_813_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y98.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[0]_AND_813_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X37Y98.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>drs_sampfreq_TenMreg_0_LDC</twComp><twBEL>drs_sampfreq_TenMreg_0_LDC</twBEL></twPathDel><twLogDel>0.592</twLogDel><twRouteDel>2.344</twRouteDel><twTotDel>2.936</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[0]_AND_812_o</twDestClk><twPctLog>20.2</twPctLog><twPctRoute>79.8</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_0_LDC (SLICE_X37Y98.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="559"><twSlack>1.386</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_0</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_0_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_0</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X41Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X41Y90.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y98.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.675</twDelInfo><twComp>rbcp_reg/regX94Data&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y98.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_sampfreq_TenMreg_0_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[0]_AND_812_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y98.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[0]_AND_812_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>1.032</twRouteDel><twTotDel>1.386</twTotDel><twPctLog>25.5</twPctLog><twPctRoute>74.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="560"><twSlack>2.795</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_0_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X48Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X48Y88.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y98.A4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">2.048</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y98.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_sampfreq_TenMreg_0_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[0]_AND_812_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y98.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[0]_AND_812_o</twComp></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>2.405</twRouteDel><twTotDel>2.795</twTotDel><twPctLog>14.0</twPctLog><twPctRoute>86.0</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="561" twConstType="PATHDELAY" ><twConstHead uID="45"><twConstName UCFConstName="" ScopeName="">TS_TO_trig_offset_reg_0_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_0_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>6.692</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_0_LDC (SLICE_X79Y61.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="562"><twConstPath anchorID="563" twDataPathType="twDataPathFromToDelay"><twSlack>0.807</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_0_LDC</twDest><twTotPathDel>6.692</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X50Y98.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y61.C5</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">4.895</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y61.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>trig_offset_reg_0_C_0</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[0]_AND_845_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y61.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.848</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[0]_AND_845_o</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y61.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>trig_offset_reg_0_LDC</twComp><twBEL>trig_offset_reg_0_LDC</twBEL></twPathDel><twLogDel>0.949</twLogDel><twRouteDel>5.743</twRouteDel><twTotDel>6.692</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[0]_AND_844_o</twDestClk><twPctLog>14.2</twPctLog><twPctRoute>85.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="564"><twConstPath anchorID="565" twDataPathType="twDataPathFromToDelay"><twSlack>4.388</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_0</twSrc><twDest BELType="LATCH">trig_offset_reg_0_LDC</twDest><twTotPathDel>3.111</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_0</twSrc><twDest BELType='LATCH'>trig_offset_reg_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X67Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X67Y62.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regXCEData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCEData_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y61.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.331</twDelInfo><twComp>rbcp_reg/regXCEData&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y61.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>trig_offset_reg_0_C_0</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[0]_AND_845_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y61.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.848</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[0]_AND_845_o</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y61.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>trig_offset_reg_0_LDC</twComp><twBEL>trig_offset_reg_0_LDC</twBEL></twPathDel><twLogDel>0.932</twLogDel><twRouteDel>2.179</twRouteDel><twTotDel>3.111</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[0]_AND_844_o</twDestClk><twPctLog>30.0</twPctLog><twPctRoute>70.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_0_LDC (SLICE_X79Y61.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="566"><twConstPath anchorID="567" twDataPathType="twDataPathFromToDelay"><twSlack>1.518</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_0_LDC</twDest><twTotPathDel>5.981</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X50Y98.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y61.C5</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">4.895</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y61.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>trig_offset_reg_0_C_0</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[0]_AND_844_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y61.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[0]_AND_844_o</twComp></twPathDel><twLogDel>0.612</twLogDel><twRouteDel>5.369</twRouteDel><twTotDel>5.981</twTotDel><twPctLog>10.2</twPctLog><twPctRoute>89.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="568"><twConstPath anchorID="569" twDataPathType="twDataPathFromToDelay"><twSlack>5.099</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_0</twSrc><twDest BELType="LATCH">trig_offset_reg_0_LDC</twDest><twTotPathDel>2.400</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_0</twSrc><twDest BELType='LATCH'>trig_offset_reg_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X67Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X67Y62.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regXCEData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCEData_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y61.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.331</twDelInfo><twComp>rbcp_reg/regXCEData&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y61.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>trig_offset_reg_0_C_0</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[0]_AND_844_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y61.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[0]_AND_844_o</twComp></twPathDel><twLogDel>0.595</twLogDel><twRouteDel>1.805</twRouteDel><twTotDel>2.400</twTotDel><twPctLog>24.8</twPctLog><twPctRoute>75.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_trig_offset_reg_0_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_0_LDC&quot;
        TS_dcm_v5_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_0_LDC (SLICE_X79Y61.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="570"><twSlack>1.829</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_0</twSrc><twDest BELType="LATCH">trig_offset_reg_0_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_0</twSrc><twDest BELType='LATCH'>trig_offset_reg_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X67Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X67Y62.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regXCEData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCEData_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y61.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.849</twDelInfo><twComp>rbcp_reg/regXCEData&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y61.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>trig_offset_reg_0_C_0</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[0]_AND_845_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y61.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.436</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[0]_AND_845_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X79Y61.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>trig_offset_reg_0_LDC</twComp><twBEL>trig_offset_reg_0_LDC</twBEL></twPathDel><twLogDel>0.544</twLogDel><twRouteDel>1.285</twRouteDel><twTotDel>1.829</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[0]_AND_844_o</twDestClk><twPctLog>29.7</twPctLog><twPctRoute>70.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="571"><twSlack>4.035</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_0_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X50Y98.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y61.C5</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">3.053</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y61.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>trig_offset_reg_0_C_0</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[0]_AND_845_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y61.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.436</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[0]_AND_845_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X79Y61.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>trig_offset_reg_0_LDC</twComp><twBEL>trig_offset_reg_0_LDC</twBEL></twPathDel><twLogDel>0.546</twLogDel><twRouteDel>3.489</twRouteDel><twTotDel>4.035</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[0]_AND_844_o</twDestClk><twPctLog>13.5</twPctLog><twPctRoute>86.5</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_0_LDC (SLICE_X79Y61.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="572"><twSlack>1.494</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_0</twSrc><twDest BELType="LATCH">trig_offset_reg_0_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_0</twSrc><twDest BELType='LATCH'>trig_offset_reg_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X67Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X67Y62.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regXCEData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCEData_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y61.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.849</twDelInfo><twComp>rbcp_reg/regXCEData&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y61.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>trig_offset_reg_0_C_0</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[0]_AND_844_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y61.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.291</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[0]_AND_844_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>1.140</twRouteDel><twTotDel>1.494</twTotDel><twPctLog>23.7</twPctLog><twPctRoute>76.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="573"><twSlack>3.700</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_0_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X50Y98.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y61.C5</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">3.053</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y61.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>trig_offset_reg_0_C_0</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[0]_AND_844_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y61.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.291</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[0]_AND_844_o</twComp></twPathDel><twLogDel>0.356</twLogDel><twRouteDel>3.344</twRouteDel><twTotDel>3.700</twTotDel><twPctLog>9.6</twPctLog><twPctRoute>90.4</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="574" twConstType="PATHDELAY" ><twConstHead uID="46"><twConstName UCFConstName="" ScopeName="">TS_TO_drs_cfifo_progfull_ir_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_cfifo_progfull_ir_LDC&quot; TS_dcm_v5_clkout1 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.727</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_cfifo_progfull_ir_LDC (SLICE_X75Y105.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="575"><twConstPath anchorID="576" twDataPathType="twDataPathFromToDelay"><twSlack>10.273</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_cfifo_progfull_ir_LDC</twDest><twTotPathDel>4.727</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_cfifo_progfull_ir_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X50Y98.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y105.A1</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">3.281</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y105.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>drs_cfifo_progfull_ir_C</twComp><twBEL>rst_read_drs_cfifo_progfull_AND_851_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y105.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.497</twDelInfo><twComp>rst_read_drs_cfifo_progfull_AND_851_o</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y105.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>drs_cfifo_progfull_ir_LDC</twComp><twBEL>drs_cfifo_progfull_ir_LDC</twBEL></twPathDel><twLogDel>0.949</twLogDel><twRouteDel>3.778</twRouteDel><twTotDel>4.727</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_cfifo_progfull_AND_850_o</twDestClk><twPctLog>20.1</twPctLog><twPctRoute>79.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="577"><twConstPath anchorID="578" twDataPathType="twDataPathFromToDelay"><twSlack>12.144</twSlack><twSrc BELType="FF">counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_cfifo_progfull_ir_LDC</twDest><twTotPathDel>2.856</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_cfifo_progfull_ir_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X80Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X80Y94.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>cfifo_progfull</twComp><twBEL>counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y105.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.410</twDelInfo><twComp>cfifo_progfull</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y105.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>drs_cfifo_progfull_ir_C</twComp><twBEL>rst_read_drs_cfifo_progfull_AND_851_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y105.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.497</twDelInfo><twComp>rst_read_drs_cfifo_progfull_AND_851_o</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y105.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>drs_cfifo_progfull_ir_LDC</twComp><twBEL>drs_cfifo_progfull_ir_LDC</twBEL></twPathDel><twLogDel>0.949</twLogDel><twRouteDel>1.907</twRouteDel><twTotDel>2.856</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_cfifo_progfull_AND_850_o</twDestClk><twPctLog>33.2</twPctLog><twPctRoute>66.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_cfifo_progfull_ir_LDC (SLICE_X75Y105.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="579"><twConstPath anchorID="580" twDataPathType="twDataPathFromToDelay"><twSlack>10.427</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_cfifo_progfull_ir_LDC</twDest><twTotPathDel>4.573</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_cfifo_progfull_ir_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X50Y98.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y105.A1</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">3.281</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y105.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_cfifo_progfull_ir_C</twComp><twBEL>rst_read_drs_cfifo_progfull_AND_850_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y105.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.681</twDelInfo><twComp>rst_read_drs_cfifo_progfull_AND_850_o</twComp></twPathDel><twLogDel>0.611</twLogDel><twRouteDel>3.962</twRouteDel><twTotDel>4.573</twTotDel><twPctLog>13.4</twPctLog><twPctRoute>86.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="581"><twConstPath anchorID="582" twDataPathType="twDataPathFromToDelay"><twSlack>12.298</twSlack><twSrc BELType="FF">counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_cfifo_progfull_ir_LDC</twDest><twTotPathDel>2.702</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_cfifo_progfull_ir_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X80Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X80Y94.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>cfifo_progfull</twComp><twBEL>counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y105.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.410</twDelInfo><twComp>cfifo_progfull</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y105.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_cfifo_progfull_ir_C</twComp><twBEL>rst_read_drs_cfifo_progfull_AND_850_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y105.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.681</twDelInfo><twComp>rst_read_drs_cfifo_progfull_AND_850_o</twComp></twPathDel><twLogDel>0.611</twLogDel><twRouteDel>2.091</twRouteDel><twTotDel>2.702</twTotDel><twPctLog>22.6</twPctLog><twPctRoute>77.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_drs_cfifo_progfull_ir_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_drs_cfifo_progfull_ir_LDC&quot; TS_dcm_v5_clkout1 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_cfifo_progfull_ir_LDC (SLICE_X75Y105.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="583"><twSlack>1.661</twSlack><twSrc BELType="FF">counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_cfifo_progfull_ir_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_cfifo_progfull_ir_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X80Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X80Y94.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>cfifo_progfull</twComp><twBEL>counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y105.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.819</twDelInfo><twComp>cfifo_progfull</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y105.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>drs_cfifo_progfull_ir_C</twComp><twBEL>rst_read_drs_cfifo_progfull_AND_851_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y105.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>rst_read_drs_cfifo_progfull_AND_851_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X75Y105.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>drs_cfifo_progfull_ir_LDC</twComp><twBEL>drs_cfifo_progfull_ir_LDC</twBEL></twPathDel><twLogDel>0.546</twLogDel><twRouteDel>1.115</twRouteDel><twTotDel>1.661</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_cfifo_progfull_AND_850_o</twDestClk><twPctLog>32.9</twPctLog><twPctRoute>67.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="584"><twSlack>2.917</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_cfifo_progfull_ir_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_cfifo_progfull_ir_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X50Y98.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y105.A1</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">2.075</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y105.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>drs_cfifo_progfull_ir_C</twComp><twBEL>rst_read_drs_cfifo_progfull_AND_851_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y105.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>rst_read_drs_cfifo_progfull_AND_851_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X75Y105.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>drs_cfifo_progfull_ir_LDC</twComp><twBEL>drs_cfifo_progfull_ir_LDC</twBEL></twPathDel><twLogDel>0.546</twLogDel><twRouteDel>2.371</twRouteDel><twTotDel>2.917</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_cfifo_progfull_AND_850_o</twDestClk><twPctLog>18.7</twPctLog><twPctRoute>81.3</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_cfifo_progfull_ir_LDC (SLICE_X75Y105.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="585"><twSlack>1.529</twSlack><twSrc BELType="FF">counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_cfifo_progfull_ir_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_cfifo_progfull_ir_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X80Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X80Y94.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>cfifo_progfull</twComp><twBEL>counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y105.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.819</twDelInfo><twComp>cfifo_progfull</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y105.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_cfifo_progfull_ir_C</twComp><twBEL>rst_read_drs_cfifo_progfull_AND_850_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y105.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.354</twDelInfo><twComp>rst_read_drs_cfifo_progfull_AND_850_o</twComp></twPathDel><twLogDel>0.356</twLogDel><twRouteDel>1.173</twRouteDel><twTotDel>1.529</twTotDel><twPctLog>23.3</twPctLog><twPctRoute>76.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="586"><twSlack>2.785</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_cfifo_progfull_ir_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_cfifo_progfull_ir_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X50Y98.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y105.A1</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">2.075</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y105.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_cfifo_progfull_ir_C</twComp><twBEL>rst_read_drs_cfifo_progfull_AND_850_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y105.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.354</twDelInfo><twComp>rst_read_drs_cfifo_progfull_AND_850_o</twComp></twPathDel><twLogDel>0.356</twLogDel><twRouteDel>2.429</twRouteDel><twTotDel>2.785</twTotDel><twPctLog>12.8</twPctLog><twPctRoute>87.2</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="587" twConstType="PATHDELAY" ><twConstHead uID="47"><twConstName UCFConstName="" ScopeName="">TS_TO_drs_dfifo_progfull_ir_0_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_dfifo_progfull_ir_0_LDC&quot; TS_dcm_v5_clkout1 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.757</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_0_LDC (SLICE_X74Y110.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="588"><twConstPath anchorID="589" twDataPathType="twDataPathFromToDelay"><twSlack>10.243</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_0_LDC</twDest><twTotPathDel>4.757</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X50Y98.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y111.B3</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">3.377</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y111.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>drs_dfifo_progfull_ir_0_C_0</twComp><twBEL>rst_read_drs_dfifo_progfull[0]_AND_867_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y110.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.496</twDelInfo><twComp>rst_read_drs_dfifo_progfull[0]_AND_867_o</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y110.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>drs_dfifo_progfull_ir_0_LDC</twComp><twBEL>drs_dfifo_progfull_ir_0_LDC</twBEL></twPathDel><twLogDel>0.884</twLogDel><twRouteDel>3.873</twRouteDel><twTotDel>4.757</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[0]_AND_866_o</twDestClk><twPctLog>18.6</twPctLog><twPctRoute>81.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="590"><twConstPath anchorID="591" twDataPathType="twDataPathFromToDelay"><twSlack>12.775</twSlack><twSrc BELType="FF">DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_0_LDC</twDest><twTotPathDel>2.225</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X78Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X78Y107.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>dfifo_progfull&lt;0&gt;</twComp><twBEL>DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y111.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.806</twDelInfo><twComp>dfifo_progfull&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y111.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>drs_dfifo_progfull_ir_0_C_0</twComp><twBEL>rst_read_drs_dfifo_progfull[0]_AND_867_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y110.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.496</twDelInfo><twComp>rst_read_drs_dfifo_progfull[0]_AND_867_o</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y110.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>drs_dfifo_progfull_ir_0_LDC</twComp><twBEL>drs_dfifo_progfull_ir_0_LDC</twBEL></twPathDel><twLogDel>0.923</twLogDel><twRouteDel>1.302</twRouteDel><twTotDel>2.225</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[0]_AND_866_o</twDestClk><twPctLog>41.5</twPctLog><twPctRoute>58.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_0_LDC (SLICE_X74Y110.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="592"><twConstPath anchorID="593" twDataPathType="twDataPathFromToDelay"><twSlack>10.544</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_0_LDC</twDest><twTotPathDel>4.456</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X50Y98.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y111.B3</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">3.377</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y111.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_dfifo_progfull_ir_0_C_0</twComp><twBEL>rst_read_drs_dfifo_progfull[0]_AND_866_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y110.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>rst_read_drs_dfifo_progfull[0]_AND_866_o</twComp></twPathDel><twLogDel>0.611</twLogDel><twRouteDel>3.845</twRouteDel><twTotDel>4.456</twTotDel><twPctLog>13.7</twPctLog><twPctRoute>86.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="594"><twConstPath anchorID="595" twDataPathType="twDataPathFromToDelay"><twSlack>13.076</twSlack><twSrc BELType="FF">DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_0_LDC</twDest><twTotPathDel>1.924</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X78Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X78Y107.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>dfifo_progfull&lt;0&gt;</twComp><twBEL>DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y111.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.806</twDelInfo><twComp>dfifo_progfull&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y111.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_dfifo_progfull_ir_0_C_0</twComp><twBEL>rst_read_drs_dfifo_progfull[0]_AND_866_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y110.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>rst_read_drs_dfifo_progfull[0]_AND_866_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>1.274</twRouteDel><twTotDel>1.924</twTotDel><twPctLog>33.8</twPctLog><twPctRoute>66.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_drs_dfifo_progfull_ir_0_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_drs_dfifo_progfull_ir_0_LDC&quot; TS_dcm_v5_clkout1 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_0_LDC (SLICE_X74Y110.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="596"><twSlack>1.247</twSlack><twSrc BELType="FF">DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_0_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X78Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X78Y107.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>dfifo_progfull&lt;0&gt;</twComp><twBEL>DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y111.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>dfifo_progfull&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y111.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>drs_dfifo_progfull_ir_0_C_0</twComp><twBEL>rst_read_drs_dfifo_progfull[0]_AND_867_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y110.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>rst_read_drs_dfifo_progfull[0]_AND_867_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X74Y110.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>drs_dfifo_progfull_ir_0_LDC</twComp><twBEL>drs_dfifo_progfull_ir_0_LDC</twBEL></twPathDel><twLogDel>0.510</twLogDel><twRouteDel>0.737</twRouteDel><twTotDel>1.247</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[0]_AND_866_o</twDestClk><twPctLog>40.9</twPctLog><twPctRoute>59.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="597"><twSlack>2.838</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_0_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X50Y98.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y111.B3</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">2.093</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y111.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>drs_dfifo_progfull_ir_0_C_0</twComp><twBEL>rst_read_drs_dfifo_progfull[0]_AND_867_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y110.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>rst_read_drs_dfifo_progfull[0]_AND_867_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X74Y110.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>drs_dfifo_progfull_ir_0_LDC</twComp><twBEL>drs_dfifo_progfull_ir_0_LDC</twBEL></twPathDel><twLogDel>0.476</twLogDel><twRouteDel>2.362</twRouteDel><twTotDel>2.838</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[0]_AND_866_o</twDestClk><twPctLog>16.8</twPctLog><twPctRoute>83.2</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_0_LDC (SLICE_X74Y110.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="598"><twSlack>1.117</twSlack><twSrc BELType="FF">DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_0_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X78Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X78Y107.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>dfifo_progfull&lt;0&gt;</twComp><twBEL>DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y111.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>dfifo_progfull&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y111.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_dfifo_progfull_ir_0_C_0</twComp><twBEL>rst_read_drs_dfifo_progfull[0]_AND_866_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y110.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.259</twDelInfo><twComp>rst_read_drs_dfifo_progfull[0]_AND_866_o</twComp></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.727</twRouteDel><twTotDel>1.117</twTotDel><twPctLog>34.9</twPctLog><twPctRoute>65.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="599"><twSlack>2.708</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_0_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X50Y98.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y111.B3</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">2.093</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y111.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_dfifo_progfull_ir_0_C_0</twComp><twBEL>rst_read_drs_dfifo_progfull[0]_AND_866_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y110.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.259</twDelInfo><twComp>rst_read_drs_dfifo_progfull[0]_AND_866_o</twComp></twPathDel><twLogDel>0.356</twLogDel><twRouteDel>2.352</twRouteDel><twTotDel>2.708</twTotDel><twPctLog>13.1</twPctLog><twPctRoute>86.9</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="600" twConstType="PATHDELAY" ><twConstHead uID="48"><twConstName UCFConstName="" ScopeName="">TS_TO_drs_dfifo_progfull_ir_3_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_dfifo_progfull_ir_3_LDC&quot; TS_dcm_v5_clkout1 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.089</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_3_LDC (SLICE_X57Y114.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="601"><twConstPath anchorID="602" twDataPathType="twDataPathFromToDelay"><twSlack>10.911</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_3_LDC</twDest><twTotPathDel>4.089</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X50Y98.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y114.B4</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">2.820</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y114.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>drs_dfifo_progfull_ir_3_C_3</twComp><twBEL>rst_read_drs_dfifo_progfull[3]_AND_861_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y114.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>rst_read_drs_dfifo_progfull[3]_AND_861_o</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y114.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>drs_dfifo_progfull_ir_3_LDC</twComp><twBEL>drs_dfifo_progfull_ir_3_LDC</twBEL></twPathDel><twLogDel>0.939</twLogDel><twRouteDel>3.150</twRouteDel><twTotDel>4.089</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[3]_AND_860_o</twDestClk><twPctLog>23.0</twPctLog><twPctRoute>77.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="603"><twConstPath anchorID="604" twDataPathType="twDataPathFromToDelay"><twSlack>12.141</twSlack><twSrc BELType="FF">DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_3_LDC</twDest><twTotPathDel>2.859</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X40Y114.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X40Y114.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>dfifo_progfull&lt;3&gt;</twComp><twBEL>DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y114.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.551</twDelInfo><twComp>dfifo_progfull&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y114.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>drs_dfifo_progfull_ir_3_C_3</twComp><twBEL>rst_read_drs_dfifo_progfull[3]_AND_861_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y114.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>rst_read_drs_dfifo_progfull[3]_AND_861_o</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y114.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>drs_dfifo_progfull_ir_3_LDC</twComp><twBEL>drs_dfifo_progfull_ir_3_LDC</twBEL></twPathDel><twLogDel>0.978</twLogDel><twRouteDel>1.881</twRouteDel><twTotDel>2.859</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[3]_AND_860_o</twDestClk><twPctLog>34.2</twPctLog><twPctRoute>65.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_3_LDC (SLICE_X57Y114.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="605"><twConstPath anchorID="606" twDataPathType="twDataPathFromToDelay"><twSlack>11.093</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_3_LDC</twDest><twTotPathDel>3.907</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X50Y98.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y114.B4</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">2.820</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y114.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>drs_dfifo_progfull_ir_3_C_3</twComp><twBEL>rst_read_drs_dfifo_progfull[3]_AND_860_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y114.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>rst_read_drs_dfifo_progfull[3]_AND_860_o</twComp></twPathDel><twLogDel>0.613</twLogDel><twRouteDel>3.294</twRouteDel><twTotDel>3.907</twTotDel><twPctLog>15.7</twPctLog><twPctRoute>84.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="607"><twConstPath anchorID="608" twDataPathType="twDataPathFromToDelay"><twSlack>12.323</twSlack><twSrc BELType="FF">DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_3_LDC</twDest><twTotPathDel>2.677</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X40Y114.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X40Y114.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>dfifo_progfull&lt;3&gt;</twComp><twBEL>DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y114.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.551</twDelInfo><twComp>dfifo_progfull&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y114.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>drs_dfifo_progfull_ir_3_C_3</twComp><twBEL>rst_read_drs_dfifo_progfull[3]_AND_860_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y114.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>rst_read_drs_dfifo_progfull[3]_AND_860_o</twComp></twPathDel><twLogDel>0.652</twLogDel><twRouteDel>2.025</twRouteDel><twTotDel>2.677</twTotDel><twPctLog>24.4</twPctLog><twPctRoute>75.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_drs_dfifo_progfull_ir_3_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_drs_dfifo_progfull_ir_3_LDC&quot; TS_dcm_v5_clkout1 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_3_LDC (SLICE_X57Y114.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="609"><twSlack>1.720</twSlack><twSrc BELType="FF">DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_3_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X40Y114.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X40Y114.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>dfifo_progfull&lt;3&gt;</twComp><twBEL>DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y114.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.981</twDelInfo><twComp>dfifo_progfull&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y114.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>drs_dfifo_progfull_ir_3_C_3</twComp><twBEL>rst_read_drs_dfifo_progfull[3]_AND_861_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y114.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.167</twDelInfo><twComp>rst_read_drs_dfifo_progfull[3]_AND_861_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X57Y114.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>drs_dfifo_progfull_ir_3_LDC</twComp><twBEL>drs_dfifo_progfull_ir_3_LDC</twBEL></twPathDel><twLogDel>0.572</twLogDel><twRouteDel>1.148</twRouteDel><twTotDel>1.720</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[3]_AND_860_o</twDestClk><twPctLog>33.3</twPctLog><twPctRoute>66.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="610"><twSlack>2.429</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_3_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X50Y98.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y114.B4</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">1.724</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y114.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>drs_dfifo_progfull_ir_3_C_3</twComp><twBEL>rst_read_drs_dfifo_progfull[3]_AND_861_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y114.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.167</twDelInfo><twComp>rst_read_drs_dfifo_progfull[3]_AND_861_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X57Y114.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>drs_dfifo_progfull_ir_3_LDC</twComp><twBEL>drs_dfifo_progfull_ir_3_LDC</twBEL></twPathDel><twLogDel>0.538</twLogDel><twRouteDel>1.891</twRouteDel><twTotDel>2.429</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[3]_AND_860_o</twDestClk><twPctLog>22.1</twPctLog><twPctRoute>77.9</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_3_LDC (SLICE_X57Y114.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="611"><twSlack>1.648</twSlack><twSrc BELType="FF">DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_3_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X40Y114.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X40Y114.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>dfifo_progfull&lt;3&gt;</twComp><twBEL>DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y114.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.981</twDelInfo><twComp>dfifo_progfull&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y114.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>drs_dfifo_progfull_ir_3_C_3</twComp><twBEL>rst_read_drs_dfifo_progfull[3]_AND_860_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y114.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.291</twDelInfo><twComp>rst_read_drs_dfifo_progfull[3]_AND_860_o</twComp></twPathDel><twLogDel>0.376</twLogDel><twRouteDel>1.272</twRouteDel><twTotDel>1.648</twTotDel><twPctLog>22.8</twPctLog><twPctRoute>77.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="612"><twSlack>2.357</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_3_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X50Y98.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y114.B4</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">1.724</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y114.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>drs_dfifo_progfull_ir_3_C_3</twComp><twBEL>rst_read_drs_dfifo_progfull[3]_AND_860_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y114.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.291</twDelInfo><twComp>rst_read_drs_dfifo_progfull[3]_AND_860_o</twComp></twPathDel><twLogDel>0.342</twLogDel><twRouteDel>2.015</twRouteDel><twTotDel>2.357</twTotDel><twPctLog>14.5</twPctLog><twPctRoute>85.5</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="613" twConstType="PATHDELAY" ><twConstHead uID="49"><twConstName UCFConstName="" ScopeName="">TS_TO_drs_dfifo_progfull_ir_1_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_dfifo_progfull_ir_1_LDC&quot; TS_dcm_v5_clkout1 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.527</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_1_LDC (SLICE_X71Y113.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="614"><twConstPath anchorID="615" twDataPathType="twDataPathFromToDelay"><twSlack>10.473</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_1_LDC</twDest><twTotPathDel>4.527</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X50Y98.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y113.B4</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">3.030</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y113.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>drs_dfifo_progfull_ir_1_C_1</twComp><twBEL>rst_read_drs_dfifo_progfull[1]_AND_865_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y113.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.496</twDelInfo><twComp>rst_read_drs_dfifo_progfull[1]_AND_865_o</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y113.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>drs_dfifo_progfull_ir_1_LDC</twComp><twBEL>drs_dfifo_progfull_ir_1_LDC</twBEL></twPathDel><twLogDel>1.001</twLogDel><twRouteDel>3.526</twRouteDel><twTotDel>4.527</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[1]_AND_864_o</twDestClk><twPctLog>22.1</twPctLog><twPctRoute>77.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="616"><twConstPath anchorID="617" twDataPathType="twDataPathFromToDelay"><twSlack>12.212</twSlack><twSrc BELType="FF">DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_1_LDC</twDest><twTotPathDel>2.788</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X60Y116.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X60Y116.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>dfifo_progfull&lt;1&gt;</twComp><twBEL>DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y113.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.291</twDelInfo><twComp>dfifo_progfull&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y113.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>drs_dfifo_progfull_ir_1_C_1</twComp><twBEL>rst_read_drs_dfifo_progfull[1]_AND_865_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y113.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.496</twDelInfo><twComp>rst_read_drs_dfifo_progfull[1]_AND_865_o</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y113.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>drs_dfifo_progfull_ir_1_LDC</twComp><twBEL>drs_dfifo_progfull_ir_1_LDC</twBEL></twPathDel><twLogDel>1.001</twLogDel><twRouteDel>1.787</twRouteDel><twTotDel>2.788</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[1]_AND_864_o</twDestClk><twPctLog>35.9</twPctLog><twPctRoute>64.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_1_LDC (SLICE_X71Y113.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="618"><twConstPath anchorID="619" twDataPathType="twDataPathFromToDelay"><twSlack>10.810</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_1_LDC</twDest><twTotPathDel>4.190</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X50Y98.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y113.B4</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">3.030</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y113.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_dfifo_progfull_ir_1_C_1</twComp><twBEL>rst_read_drs_dfifo_progfull[1]_AND_864_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y113.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.493</twDelInfo><twComp>rst_read_drs_dfifo_progfull[1]_AND_864_o</twComp></twPathDel><twLogDel>0.667</twLogDel><twRouteDel>3.523</twRouteDel><twTotDel>4.190</twTotDel><twPctLog>15.9</twPctLog><twPctRoute>84.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="620"><twConstPath anchorID="621" twDataPathType="twDataPathFromToDelay"><twSlack>12.549</twSlack><twSrc BELType="FF">DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_1_LDC</twDest><twTotPathDel>2.451</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X60Y116.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X60Y116.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>dfifo_progfull&lt;1&gt;</twComp><twBEL>DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y113.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.291</twDelInfo><twComp>dfifo_progfull&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y113.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_dfifo_progfull_ir_1_C_1</twComp><twBEL>rst_read_drs_dfifo_progfull[1]_AND_864_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y113.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.493</twDelInfo><twComp>rst_read_drs_dfifo_progfull[1]_AND_864_o</twComp></twPathDel><twLogDel>0.667</twLogDel><twRouteDel>1.784</twRouteDel><twTotDel>2.451</twTotDel><twPctLog>27.2</twPctLog><twPctRoute>72.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_drs_dfifo_progfull_ir_1_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_drs_dfifo_progfull_ir_1_LDC&quot; TS_dcm_v5_clkout1 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_1_LDC (SLICE_X71Y113.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="622"><twSlack>1.641</twSlack><twSrc BELType="FF">DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_1_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X60Y116.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X60Y116.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>dfifo_progfull&lt;1&gt;</twComp><twBEL>DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y113.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.809</twDelInfo><twComp>dfifo_progfull&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y113.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_dfifo_progfull_ir_1_C_1</twComp><twBEL>rst_read_drs_dfifo_progfull[1]_AND_865_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y113.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>rst_read_drs_dfifo_progfull[1]_AND_865_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X71Y113.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>drs_dfifo_progfull_ir_1_LDC</twComp><twBEL>drs_dfifo_progfull_ir_1_LDC</twBEL></twPathDel><twLogDel>0.558</twLogDel><twRouteDel>1.083</twRouteDel><twTotDel>1.641</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[1]_AND_864_o</twDestClk><twPctLog>34.0</twPctLog><twPctRoute>66.0</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="623"><twSlack>2.648</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_1_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X50Y98.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y113.B4</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">1.816</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y113.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_dfifo_progfull_ir_1_C_1</twComp><twBEL>rst_read_drs_dfifo_progfull[1]_AND_865_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y113.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>rst_read_drs_dfifo_progfull[1]_AND_865_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X71Y113.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>drs_dfifo_progfull_ir_1_LDC</twComp><twBEL>drs_dfifo_progfull_ir_1_LDC</twBEL></twPathDel><twLogDel>0.558</twLogDel><twRouteDel>2.090</twRouteDel><twTotDel>2.648</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[1]_AND_864_o</twDestClk><twPctLog>21.1</twPctLog><twPctRoute>78.9</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_1_LDC (SLICE_X71Y113.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="624"><twSlack>1.434</twSlack><twSrc BELType="FF">DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_1_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X60Y116.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X60Y116.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>dfifo_progfull&lt;1&gt;</twComp><twBEL>DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y113.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.809</twDelInfo><twComp>dfifo_progfull&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y113.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_dfifo_progfull_ir_1_C_1</twComp><twBEL>rst_read_drs_dfifo_progfull[1]_AND_864_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y113.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.269</twDelInfo><twComp>rst_read_drs_dfifo_progfull[1]_AND_864_o</twComp></twPathDel><twLogDel>0.356</twLogDel><twRouteDel>1.078</twRouteDel><twTotDel>1.434</twTotDel><twPctLog>24.8</twPctLog><twPctRoute>75.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="625"><twSlack>2.441</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_1_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X50Y98.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y113.B4</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">1.816</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y113.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_dfifo_progfull_ir_1_C_1</twComp><twBEL>rst_read_drs_dfifo_progfull[1]_AND_864_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y113.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.269</twDelInfo><twComp>rst_read_drs_dfifo_progfull[1]_AND_864_o</twComp></twPathDel><twLogDel>0.356</twLogDel><twRouteDel>2.085</twRouteDel><twTotDel>2.441</twTotDel><twPctLog>14.6</twPctLog><twPctRoute>85.4</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="626" twConstType="PATHDELAY" ><twConstHead uID="50"><twConstName UCFConstName="" ScopeName="">TS_TO_drs_dfifo_progfull_ir_2_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_dfifo_progfull_ir_2_LDC&quot; TS_dcm_v5_clkout1 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.302</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_2_LDC (SLICE_X70Y110.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="627"><twConstPath anchorID="628" twDataPathType="twDataPathFromToDelay"><twSlack>10.698</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_2_LDC</twDest><twTotPathDel>4.302</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X50Y98.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y111.D3</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">3.104</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y111.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>drs_dfifo_progfull_ir_2_C_2</twComp><twBEL>rst_read_drs_dfifo_progfull[2]_AND_863_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y110.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>rst_read_drs_dfifo_progfull[2]_AND_863_o</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y110.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>drs_dfifo_progfull_ir_2_LDC</twComp><twBEL>drs_dfifo_progfull_ir_2_LDC</twBEL></twPathDel><twLogDel>0.884</twLogDel><twRouteDel>3.418</twRouteDel><twTotDel>4.302</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[2]_AND_862_o</twDestClk><twPctLog>20.5</twPctLog><twPctRoute>79.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="629"><twConstPath anchorID="630" twDataPathType="twDataPathFromToDelay"><twSlack>12.741</twSlack><twSrc BELType="FF">DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_2_LDC</twDest><twTotPathDel>2.259</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X70Y115.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X70Y115.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>dfifo_progfull&lt;2&gt;</twComp><twBEL>DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y111.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.022</twDelInfo><twComp>dfifo_progfull&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y111.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>drs_dfifo_progfull_ir_2_C_2</twComp><twBEL>rst_read_drs_dfifo_progfull[2]_AND_863_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y110.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>rst_read_drs_dfifo_progfull[2]_AND_863_o</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y110.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>drs_dfifo_progfull_ir_2_LDC</twComp><twBEL>drs_dfifo_progfull_ir_2_LDC</twBEL></twPathDel><twLogDel>0.923</twLogDel><twRouteDel>1.336</twRouteDel><twTotDel>2.259</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[2]_AND_862_o</twDestClk><twPctLog>40.9</twPctLog><twPctRoute>59.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_2_LDC (SLICE_X70Y110.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="631"><twConstPath anchorID="632" twDataPathType="twDataPathFromToDelay"><twSlack>10.817</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_2_LDC</twDest><twTotPathDel>4.183</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X50Y98.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y111.D3</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">3.104</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y111.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_dfifo_progfull_ir_2_C_2</twComp><twBEL>rst_read_drs_dfifo_progfull[2]_AND_862_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y110.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>rst_read_drs_dfifo_progfull[2]_AND_862_o</twComp></twPathDel><twLogDel>0.611</twLogDel><twRouteDel>3.572</twRouteDel><twTotDel>4.183</twTotDel><twPctLog>14.6</twPctLog><twPctRoute>85.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="633"><twConstPath anchorID="634" twDataPathType="twDataPathFromToDelay"><twSlack>12.860</twSlack><twSrc BELType="FF">DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_2_LDC</twDest><twTotPathDel>2.140</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X70Y115.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X70Y115.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>dfifo_progfull&lt;2&gt;</twComp><twBEL>DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y111.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.022</twDelInfo><twComp>dfifo_progfull&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y111.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_dfifo_progfull_ir_2_C_2</twComp><twBEL>rst_read_drs_dfifo_progfull[2]_AND_862_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y110.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>rst_read_drs_dfifo_progfull[2]_AND_862_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>1.490</twRouteDel><twTotDel>2.140</twTotDel><twPctLog>30.4</twPctLog><twPctRoute>69.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_drs_dfifo_progfull_ir_2_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_drs_dfifo_progfull_ir_2_LDC&quot; TS_dcm_v5_clkout1 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_2_LDC (SLICE_X70Y110.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="635"><twSlack>1.270</twSlack><twSrc BELType="FF">DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_2_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X70Y115.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X70Y115.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>dfifo_progfull&lt;2&gt;</twComp><twBEL>DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y111.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.636</twDelInfo><twComp>dfifo_progfull&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y111.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>drs_dfifo_progfull_ir_2_C_2</twComp><twBEL>rst_read_drs_dfifo_progfull[2]_AND_863_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y110.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>rst_read_drs_dfifo_progfull[2]_AND_863_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X70Y110.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>drs_dfifo_progfull_ir_2_LDC</twComp><twBEL>drs_dfifo_progfull_ir_2_LDC</twBEL></twPathDel><twLogDel>0.510</twLogDel><twRouteDel>0.760</twRouteDel><twTotDel>1.270</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[2]_AND_862_o</twDestClk><twPctLog>40.2</twPctLog><twPctRoute>59.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="636"><twSlack>2.510</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_2_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X50Y98.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y111.D3</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">1.910</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y111.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>drs_dfifo_progfull_ir_2_C_2</twComp><twBEL>rst_read_drs_dfifo_progfull[2]_AND_863_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y110.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>rst_read_drs_dfifo_progfull[2]_AND_863_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X70Y110.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>drs_dfifo_progfull_ir_2_LDC</twComp><twBEL>drs_dfifo_progfull_ir_2_LDC</twBEL></twPathDel><twLogDel>0.476</twLogDel><twRouteDel>2.034</twRouteDel><twTotDel>2.510</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[2]_AND_862_o</twDestClk><twPctLog>19.0</twPctLog><twPctRoute>81.0</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_2_LDC (SLICE_X70Y110.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="637"><twSlack>1.285</twSlack><twSrc BELType="FF">DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_2_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X70Y115.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X70Y115.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>dfifo_progfull&lt;2&gt;</twComp><twBEL>DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y111.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.636</twDelInfo><twComp>dfifo_progfull&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y111.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_dfifo_progfull_ir_2_C_2</twComp><twBEL>rst_read_drs_dfifo_progfull[2]_AND_862_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y110.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.259</twDelInfo><twComp>rst_read_drs_dfifo_progfull[2]_AND_862_o</twComp></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.895</twRouteDel><twTotDel>1.285</twTotDel><twPctLog>30.4</twPctLog><twPctRoute>69.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="638"><twSlack>2.525</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_2_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X50Y98.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y111.D3</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">1.910</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y111.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_dfifo_progfull_ir_2_C_2</twComp><twBEL>rst_read_drs_dfifo_progfull[2]_AND_862_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y110.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.259</twDelInfo><twComp>rst_read_drs_dfifo_progfull[2]_AND_862_o</twComp></twPathDel><twLogDel>0.356</twLogDel><twRouteDel>2.169</twRouteDel><twTotDel>2.525</twTotDel><twPctLog>14.1</twPctLog><twPctRoute>85.9</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="639" twConstType="PATHDELAY" ><twConstHead uID="51"><twConstName UCFConstName="" ScopeName="">TS_TO_drs_dfifo_progfull_ir_6_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_dfifo_progfull_ir_6_LDC&quot; TS_dcm_v5_clkout1 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.608</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_6_LDC (SLICE_X72Y112.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="640"><twConstPath anchorID="641" twDataPathType="twDataPathFromToDelay"><twSlack>10.392</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_6_LDC</twDest><twTotPathDel>4.608</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X50Y98.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y112.A3</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">3.094</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y112.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>drs_dfifo_progfull_ir_6_P_6</twComp><twBEL>rst_read_drs_dfifo_progfull[6]_AND_855_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y112.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.563</twDelInfo><twComp>rst_read_drs_dfifo_progfull[6]_AND_855_o</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y112.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>drs_dfifo_progfull_ir_6_LDC</twComp><twBEL>drs_dfifo_progfull_ir_6_LDC</twBEL></twPathDel><twLogDel>0.951</twLogDel><twRouteDel>3.657</twRouteDel><twTotDel>4.608</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[6]_AND_854_o</twDestClk><twPctLog>20.6</twPctLog><twPctRoute>79.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="642"><twConstPath anchorID="643" twDataPathType="twDataPathFromToDelay"><twSlack>12.357</twSlack><twSrc BELType="FF">DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_6_LDC</twDest><twTotPathDel>2.643</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X60Y113.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X60Y113.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>dfifo_progfull&lt;6&gt;</twComp><twBEL>DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y112.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.129</twDelInfo><twComp>dfifo_progfull&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y112.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>drs_dfifo_progfull_ir_6_P_6</twComp><twBEL>rst_read_drs_dfifo_progfull[6]_AND_855_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y112.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.563</twDelInfo><twComp>rst_read_drs_dfifo_progfull[6]_AND_855_o</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y112.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>drs_dfifo_progfull_ir_6_LDC</twComp><twBEL>drs_dfifo_progfull_ir_6_LDC</twBEL></twPathDel><twLogDel>0.951</twLogDel><twRouteDel>1.692</twRouteDel><twTotDel>2.643</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[6]_AND_854_o</twDestClk><twPctLog>36.0</twPctLog><twPctRoute>64.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_6_LDC (SLICE_X72Y112.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="644"><twConstPath anchorID="645" twDataPathType="twDataPathFromToDelay"><twSlack>10.558</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_6_LDC</twDest><twTotPathDel>4.442</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X50Y98.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y112.A3</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">3.094</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y112.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_dfifo_progfull_ir_6_P_6</twComp><twBEL>rst_read_drs_dfifo_progfull[6]_AND_854_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y112.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.681</twDelInfo><twComp>rst_read_drs_dfifo_progfull[6]_AND_854_o</twComp></twPathDel><twLogDel>0.667</twLogDel><twRouteDel>3.775</twRouteDel><twTotDel>4.442</twTotDel><twPctLog>15.0</twPctLog><twPctRoute>85.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="646"><twConstPath anchorID="647" twDataPathType="twDataPathFromToDelay"><twSlack>12.523</twSlack><twSrc BELType="FF">DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_6_LDC</twDest><twTotPathDel>2.477</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X60Y113.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X60Y113.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>dfifo_progfull&lt;6&gt;</twComp><twBEL>DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y112.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.129</twDelInfo><twComp>dfifo_progfull&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y112.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_dfifo_progfull_ir_6_P_6</twComp><twBEL>rst_read_drs_dfifo_progfull[6]_AND_854_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y112.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.681</twDelInfo><twComp>rst_read_drs_dfifo_progfull[6]_AND_854_o</twComp></twPathDel><twLogDel>0.667</twLogDel><twRouteDel>1.810</twRouteDel><twTotDel>2.477</twTotDel><twPctLog>26.9</twPctLog><twPctRoute>73.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_drs_dfifo_progfull_ir_6_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_drs_dfifo_progfull_ir_6_LDC&quot; TS_dcm_v5_clkout1 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_6_LDC (SLICE_X72Y112.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="648"><twSlack>1.386</twSlack><twSrc BELType="FF">DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_6_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X60Y113.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X60Y113.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>dfifo_progfull&lt;6&gt;</twComp><twBEL>DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y112.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.666</twDelInfo><twComp>dfifo_progfull&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y112.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_dfifo_progfull_ir_6_P_6</twComp><twBEL>rst_read_drs_dfifo_progfull[6]_AND_855_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y112.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>rst_read_drs_dfifo_progfull[6]_AND_855_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X72Y112.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>drs_dfifo_progfull_ir_6_LDC</twComp><twBEL>drs_dfifo_progfull_ir_6_LDC</twBEL></twPathDel><twLogDel>0.510</twLogDel><twRouteDel>0.876</twRouteDel><twTotDel>1.386</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[6]_AND_854_o</twDestClk><twPctLog>36.8</twPctLog><twPctRoute>63.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="649"><twSlack>2.620</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_6_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X50Y98.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y112.A3</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">1.900</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y112.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_dfifo_progfull_ir_6_P_6</twComp><twBEL>rst_read_drs_dfifo_progfull[6]_AND_855_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y112.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>rst_read_drs_dfifo_progfull[6]_AND_855_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X72Y112.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>drs_dfifo_progfull_ir_6_LDC</twComp><twBEL>drs_dfifo_progfull_ir_6_LDC</twBEL></twPathDel><twLogDel>0.510</twLogDel><twRouteDel>2.110</twRouteDel><twTotDel>2.620</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[6]_AND_854_o</twDestClk><twPctLog>19.5</twPctLog><twPctRoute>80.5</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_6_LDC (SLICE_X72Y112.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="650"><twSlack>1.376</twSlack><twSrc BELType="FF">DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_6_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X60Y113.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X60Y113.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>dfifo_progfull&lt;6&gt;</twComp><twBEL>DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y112.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.666</twDelInfo><twComp>dfifo_progfull&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y112.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_dfifo_progfull_ir_6_P_6</twComp><twBEL>rst_read_drs_dfifo_progfull[6]_AND_854_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y112.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.354</twDelInfo><twComp>rst_read_drs_dfifo_progfull[6]_AND_854_o</twComp></twPathDel><twLogDel>0.356</twLogDel><twRouteDel>1.020</twRouteDel><twTotDel>1.376</twTotDel><twPctLog>25.9</twPctLog><twPctRoute>74.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="651"><twSlack>2.610</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_6_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X50Y98.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y112.A3</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">1.900</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y112.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_dfifo_progfull_ir_6_P_6</twComp><twBEL>rst_read_drs_dfifo_progfull[6]_AND_854_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y112.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.354</twDelInfo><twComp>rst_read_drs_dfifo_progfull[6]_AND_854_o</twComp></twPathDel><twLogDel>0.356</twLogDel><twRouteDel>2.254</twRouteDel><twTotDel>2.610</twTotDel><twPctLog>13.6</twPctLog><twPctRoute>86.4</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="652" twConstType="PATHDELAY" ><twConstHead uID="52"><twConstName UCFConstName="" ScopeName="">TS_TO_drs_dfifo_progfull_ir_4_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_dfifo_progfull_ir_4_LDC&quot; TS_dcm_v5_clkout1 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.750</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_4_LDC (SLICE_X71Y112.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="653"><twConstPath anchorID="654" twDataPathType="twDataPathFromToDelay"><twSlack>10.250</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_4_LDC</twDest><twTotPathDel>4.750</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X50Y98.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y114.B5</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">3.247</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y114.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>drs_dfifo_progfull_ir_4_C_4</twComp><twBEL>rst_read_drs_dfifo_progfull[4]_AND_859_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y112.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>rst_read_drs_dfifo_progfull[4]_AND_859_o</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y112.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>drs_dfifo_progfull_ir_4_LDC</twComp><twBEL>drs_dfifo_progfull_ir_4_LDC</twBEL></twPathDel><twLogDel>1.001</twLogDel><twRouteDel>3.749</twRouteDel><twTotDel>4.750</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[4]_AND_858_o</twDestClk><twPctLog>21.1</twPctLog><twPctRoute>78.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="655"><twConstPath anchorID="656" twDataPathType="twDataPathFromToDelay"><twSlack>12.607</twSlack><twSrc BELType="FF">DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_4_LDC</twDest><twTotPathDel>2.393</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X70Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X70Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>dfifo_progfull&lt;4&gt;</twComp><twBEL>DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y114.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.851</twDelInfo><twComp>dfifo_progfull&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y114.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>drs_dfifo_progfull_ir_4_C_4</twComp><twBEL>rst_read_drs_dfifo_progfull[4]_AND_859_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y112.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>rst_read_drs_dfifo_progfull[4]_AND_859_o</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y112.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>drs_dfifo_progfull_ir_4_LDC</twComp><twBEL>drs_dfifo_progfull_ir_4_LDC</twBEL></twPathDel><twLogDel>1.040</twLogDel><twRouteDel>1.353</twRouteDel><twTotDel>2.393</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[4]_AND_858_o</twDestClk><twPctLog>43.5</twPctLog><twPctRoute>56.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_4_LDC (SLICE_X71Y112.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="657"><twConstPath anchorID="658" twDataPathType="twDataPathFromToDelay"><twSlack>10.590</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_4_LDC</twDest><twTotPathDel>4.410</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X50Y98.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y114.B5</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">3.247</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y114.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_dfifo_progfull_ir_4_C_4</twComp><twBEL>rst_read_drs_dfifo_progfull[4]_AND_858_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y112.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.496</twDelInfo><twComp>rst_read_drs_dfifo_progfull[4]_AND_858_o</twComp></twPathDel><twLogDel>0.667</twLogDel><twRouteDel>3.743</twRouteDel><twTotDel>4.410</twTotDel><twPctLog>15.1</twPctLog><twPctRoute>84.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="659"><twConstPath anchorID="660" twDataPathType="twDataPathFromToDelay"><twSlack>12.947</twSlack><twSrc BELType="FF">DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_4_LDC</twDest><twTotPathDel>2.053</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X70Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X70Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>dfifo_progfull&lt;4&gt;</twComp><twBEL>DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y114.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.851</twDelInfo><twComp>dfifo_progfull&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y114.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_dfifo_progfull_ir_4_C_4</twComp><twBEL>rst_read_drs_dfifo_progfull[4]_AND_858_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y112.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.496</twDelInfo><twComp>rst_read_drs_dfifo_progfull[4]_AND_858_o</twComp></twPathDel><twLogDel>0.706</twLogDel><twRouteDel>1.347</twRouteDel><twTotDel>2.053</twTotDel><twPctLog>34.4</twPctLog><twPctRoute>65.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_drs_dfifo_progfull_ir_4_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_drs_dfifo_progfull_ir_4_LDC&quot; TS_dcm_v5_clkout1 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_4_LDC (SLICE_X71Y112.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="661"><twSlack>1.391</twSlack><twSrc BELType="FF">DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_4_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X70Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X70Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>dfifo_progfull&lt;4&gt;</twComp><twBEL>DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y114.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.516</twDelInfo><twComp>dfifo_progfull&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y114.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_dfifo_progfull_ir_4_C_4</twComp><twBEL>rst_read_drs_dfifo_progfull[4]_AND_859_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y112.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.283</twDelInfo><twComp>rst_read_drs_dfifo_progfull[4]_AND_859_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X71Y112.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>drs_dfifo_progfull_ir_4_LDC</twComp><twBEL>drs_dfifo_progfull_ir_4_LDC</twBEL></twPathDel><twLogDel>0.592</twLogDel><twRouteDel>0.799</twRouteDel><twTotDel>1.391</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[4]_AND_858_o</twDestClk><twPctLog>42.6</twPctLog><twPctRoute>57.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="662"><twSlack>2.829</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_4_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X50Y98.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y114.B5</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">1.988</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y114.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_dfifo_progfull_ir_4_C_4</twComp><twBEL>rst_read_drs_dfifo_progfull[4]_AND_859_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y112.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.283</twDelInfo><twComp>rst_read_drs_dfifo_progfull[4]_AND_859_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X71Y112.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>drs_dfifo_progfull_ir_4_LDC</twComp><twBEL>drs_dfifo_progfull_ir_4_LDC</twBEL></twPathDel><twLogDel>0.558</twLogDel><twRouteDel>2.271</twRouteDel><twTotDel>2.829</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[4]_AND_858_o</twDestClk><twPctLog>19.7</twPctLog><twPctRoute>80.3</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_4_LDC (SLICE_X71Y112.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="663"><twSlack>1.181</twSlack><twSrc BELType="FF">DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_4_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X70Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X70Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>dfifo_progfull&lt;4&gt;</twComp><twBEL>DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y114.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.516</twDelInfo><twComp>dfifo_progfull&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y114.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_dfifo_progfull_ir_4_C_4</twComp><twBEL>rst_read_drs_dfifo_progfull[4]_AND_858_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y112.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.275</twDelInfo><twComp>rst_read_drs_dfifo_progfull[4]_AND_858_o</twComp></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.791</twRouteDel><twTotDel>1.181</twTotDel><twPctLog>33.0</twPctLog><twPctRoute>67.0</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="664"><twSlack>2.619</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_4_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X50Y98.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y114.B5</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">1.988</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y114.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_dfifo_progfull_ir_4_C_4</twComp><twBEL>rst_read_drs_dfifo_progfull[4]_AND_858_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y112.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.275</twDelInfo><twComp>rst_read_drs_dfifo_progfull[4]_AND_858_o</twComp></twPathDel><twLogDel>0.356</twLogDel><twRouteDel>2.263</twRouteDel><twTotDel>2.619</twTotDel><twPctLog>13.6</twPctLog><twPctRoute>86.4</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="665" twConstType="PATHDELAY" ><twConstHead uID="53"><twConstName UCFConstName="" ScopeName="">TS_TO_drs_dfifo_progfull_ir_5_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_dfifo_progfull_ir_5_LDC&quot; TS_dcm_v5_clkout1 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.131</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_5_LDC (SLICE_X71Y115.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="666"><twConstPath anchorID="667" twDataPathType="twDataPathFromToDelay"><twSlack>9.869</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_5_LDC</twDest><twTotPathDel>5.131</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X50Y98.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y115.D5</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">3.527</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y115.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>drs_dfifo_progfull_ir_5_C_5</twComp><twBEL>rst_read_drs_dfifo_progfull[5]_AND_856_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y115.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.991</twDelInfo><twComp>rst_read_drs_dfifo_progfull[5]_AND_856_o</twComp></twPathDel><twLogDel>0.613</twLogDel><twRouteDel>4.518</twRouteDel><twTotDel>5.131</twTotDel><twPctLog>11.9</twPctLog><twPctRoute>88.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="668"><twConstPath anchorID="669" twDataPathType="twDataPathFromToDelay"><twSlack>12.000</twSlack><twSrc BELType="FF">DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_5_LDC</twDest><twTotPathDel>3.000</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X62Y113.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X62Y113.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>dfifo_progfull&lt;5&gt;</twComp><twBEL>DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y115.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.357</twDelInfo><twComp>dfifo_progfull&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y115.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>drs_dfifo_progfull_ir_5_C_5</twComp><twBEL>rst_read_drs_dfifo_progfull[5]_AND_856_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y115.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.991</twDelInfo><twComp>rst_read_drs_dfifo_progfull[5]_AND_856_o</twComp></twPathDel><twLogDel>0.652</twLogDel><twRouteDel>2.348</twRouteDel><twTotDel>3.000</twTotDel><twPctLog>21.7</twPctLog><twPctRoute>78.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_5_LDC (SLICE_X71Y115.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="670"><twConstPath anchorID="671" twDataPathType="twDataPathFromToDelay"><twSlack>10.195</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_5_LDC</twDest><twTotPathDel>4.805</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X50Y98.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y115.D5</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">3.527</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y115.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>drs_dfifo_progfull_ir_5_C_5</twComp><twBEL>rst_read_drs_dfifo_progfull[5]_AND_857_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y115.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>rst_read_drs_dfifo_progfull[5]_AND_857_o</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y115.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>drs_dfifo_progfull_ir_5_LDC</twComp><twBEL>drs_dfifo_progfull_ir_5_LDC</twBEL></twPathDel><twLogDel>0.939</twLogDel><twRouteDel>3.866</twRouteDel><twTotDel>4.805</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[5]_AND_856_o</twDestClk><twPctLog>19.5</twPctLog><twPctRoute>80.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="672"><twConstPath anchorID="673" twDataPathType="twDataPathFromToDelay"><twSlack>12.326</twSlack><twSrc BELType="FF">DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_5_LDC</twDest><twTotPathDel>2.674</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X62Y113.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X62Y113.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>dfifo_progfull&lt;5&gt;</twComp><twBEL>DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y115.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.357</twDelInfo><twComp>dfifo_progfull&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y115.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>drs_dfifo_progfull_ir_5_C_5</twComp><twBEL>rst_read_drs_dfifo_progfull[5]_AND_857_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y115.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>rst_read_drs_dfifo_progfull[5]_AND_857_o</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y115.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>drs_dfifo_progfull_ir_5_LDC</twComp><twBEL>drs_dfifo_progfull_ir_5_LDC</twBEL></twPathDel><twLogDel>0.978</twLogDel><twRouteDel>1.696</twRouteDel><twTotDel>2.674</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[5]_AND_856_o</twDestClk><twPctLog>36.6</twPctLog><twPctRoute>63.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_drs_dfifo_progfull_ir_5_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_drs_dfifo_progfull_ir_5_LDC&quot; TS_dcm_v5_clkout1 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_5_LDC (SLICE_X71Y115.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="674"><twSlack>1.498</twSlack><twSrc BELType="FF">DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_5_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X62Y113.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X62Y113.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>dfifo_progfull&lt;5&gt;</twComp><twBEL>DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y115.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.792</twDelInfo><twComp>dfifo_progfull&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y115.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>drs_dfifo_progfull_ir_5_C_5</twComp><twBEL>rst_read_drs_dfifo_progfull[5]_AND_857_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y115.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.134</twDelInfo><twComp>rst_read_drs_dfifo_progfull[5]_AND_857_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X71Y115.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>drs_dfifo_progfull_ir_5_LDC</twComp><twBEL>drs_dfifo_progfull_ir_5_LDC</twBEL></twPathDel><twLogDel>0.572</twLogDel><twRouteDel>0.926</twRouteDel><twTotDel>1.498</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[5]_AND_856_o</twDestClk><twPctLog>38.2</twPctLog><twPctRoute>61.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="675"><twSlack>2.821</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_5_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X50Y98.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y115.D5</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">2.149</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y115.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>drs_dfifo_progfull_ir_5_C_5</twComp><twBEL>rst_read_drs_dfifo_progfull[5]_AND_857_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y115.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.134</twDelInfo><twComp>rst_read_drs_dfifo_progfull[5]_AND_857_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X71Y115.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>drs_dfifo_progfull_ir_5_LDC</twComp><twBEL>drs_dfifo_progfull_ir_5_LDC</twBEL></twPathDel><twLogDel>0.538</twLogDel><twRouteDel>2.283</twRouteDel><twTotDel>2.821</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[5]_AND_856_o</twDestClk><twPctLog>19.1</twPctLog><twPctRoute>80.9</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_5_LDC (SLICE_X71Y115.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="676"><twSlack>1.700</twSlack><twSrc BELType="FF">DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_5_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X62Y113.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X62Y113.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>dfifo_progfull&lt;5&gt;</twComp><twBEL>DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y115.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.792</twDelInfo><twComp>dfifo_progfull&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y115.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>drs_dfifo_progfull_ir_5_C_5</twComp><twBEL>rst_read_drs_dfifo_progfull[5]_AND_856_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y115.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.532</twDelInfo><twComp>rst_read_drs_dfifo_progfull[5]_AND_856_o</twComp></twPathDel><twLogDel>0.376</twLogDel><twRouteDel>1.324</twRouteDel><twTotDel>1.700</twTotDel><twPctLog>22.1</twPctLog><twPctRoute>77.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="677"><twSlack>3.023</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_5_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X50Y98.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y115.D5</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">2.149</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y115.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>drs_dfifo_progfull_ir_5_C_5</twComp><twBEL>rst_read_drs_dfifo_progfull[5]_AND_856_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y115.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.532</twDelInfo><twComp>rst_read_drs_dfifo_progfull[5]_AND_856_o</twComp></twPathDel><twLogDel>0.342</twLogDel><twRouteDel>2.681</twRouteDel><twTotDel>3.023</twTotDel><twPctLog>11.3</twPctLog><twPctRoute>88.7</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="678" twConstType="PATHDELAY" ><twConstHead uID="54"><twConstName UCFConstName="" ScopeName="">TS_TO_drs_dfifo_progfull_ir_7_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_dfifo_progfull_ir_7_LDC&quot; TS_dcm_v5_clkout1 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.667</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_7_LDC (SLICE_X69Y116.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="679"><twConstPath anchorID="680" twDataPathType="twDataPathFromToDelay"><twSlack>10.333</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_7_LDC</twDest><twTotPathDel>4.667</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X50Y98.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y115.B3</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">3.232</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y115.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>drs_dfifo_progfull_ir_7_C_7</twComp><twBEL>rst_read_drs_dfifo_progfull[7]_AND_853_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y116.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.496</twDelInfo><twComp>rst_read_drs_dfifo_progfull[7]_AND_853_o</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y116.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>drs_dfifo_progfull_ir_7_LDC</twComp><twBEL>drs_dfifo_progfull_ir_7_LDC</twBEL></twPathDel><twLogDel>0.939</twLogDel><twRouteDel>3.728</twRouteDel><twTotDel>4.667</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[7]_AND_852_o</twDestClk><twPctLog>20.1</twPctLog><twPctRoute>79.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="681"><twConstPath anchorID="682" twDataPathType="twDataPathFromToDelay"><twSlack>11.522</twSlack><twSrc BELType="FF">DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_7_LDC</twDest><twTotPathDel>3.478</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y112.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X44Y112.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>dfifo_progfull&lt;7&gt;</twComp><twBEL>DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y115.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.004</twDelInfo><twComp>dfifo_progfull&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y115.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>drs_dfifo_progfull_ir_7_C_7</twComp><twBEL>rst_read_drs_dfifo_progfull[7]_AND_853_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y116.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.496</twDelInfo><twComp>rst_read_drs_dfifo_progfull[7]_AND_853_o</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y116.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>drs_dfifo_progfull_ir_7_LDC</twComp><twBEL>drs_dfifo_progfull_ir_7_LDC</twBEL></twPathDel><twLogDel>0.978</twLogDel><twRouteDel>2.500</twRouteDel><twTotDel>3.478</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[7]_AND_852_o</twDestClk><twPctLog>28.1</twPctLog><twPctRoute>71.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_7_LDC (SLICE_X69Y116.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="683"><twConstPath anchorID="684" twDataPathType="twDataPathFromToDelay"><twSlack>10.634</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_7_LDC</twDest><twTotPathDel>4.366</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X50Y98.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y115.B3</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">3.232</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y115.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>drs_dfifo_progfull_ir_7_C_7</twComp><twBEL>rst_read_drs_dfifo_progfull[7]_AND_852_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y116.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>rst_read_drs_dfifo_progfull[7]_AND_852_o</twComp></twPathDel><twLogDel>0.613</twLogDel><twRouteDel>3.753</twRouteDel><twTotDel>4.366</twTotDel><twPctLog>14.0</twPctLog><twPctRoute>86.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="685"><twConstPath anchorID="686" twDataPathType="twDataPathFromToDelay"><twSlack>11.823</twSlack><twSrc BELType="FF">DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_7_LDC</twDest><twTotPathDel>3.177</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y112.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X44Y112.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>dfifo_progfull&lt;7&gt;</twComp><twBEL>DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y115.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.004</twDelInfo><twComp>dfifo_progfull&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y115.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>drs_dfifo_progfull_ir_7_C_7</twComp><twBEL>rst_read_drs_dfifo_progfull[7]_AND_852_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y116.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>rst_read_drs_dfifo_progfull[7]_AND_852_o</twComp></twPathDel><twLogDel>0.652</twLogDel><twRouteDel>2.525</twRouteDel><twTotDel>3.177</twTotDel><twPctLog>20.5</twPctLog><twPctRoute>79.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_drs_dfifo_progfull_ir_7_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_drs_dfifo_progfull_ir_7_LDC&quot; TS_dcm_v5_clkout1 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_7_LDC (SLICE_X69Y116.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="687"><twSlack>2.016</twSlack><twSrc BELType="FF">DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_7_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y112.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X44Y112.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>dfifo_progfull&lt;7&gt;</twComp><twBEL>DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y115.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.175</twDelInfo><twComp>dfifo_progfull&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y115.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>drs_dfifo_progfull_ir_7_C_7</twComp><twBEL>rst_read_drs_dfifo_progfull[7]_AND_853_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y116.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>rst_read_drs_dfifo_progfull[7]_AND_853_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X69Y116.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>drs_dfifo_progfull_ir_7_LDC</twComp><twBEL>drs_dfifo_progfull_ir_7_LDC</twBEL></twPathDel><twLogDel>0.572</twLogDel><twRouteDel>1.444</twRouteDel><twTotDel>2.016</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[7]_AND_852_o</twDestClk><twPctLog>28.4</twPctLog><twPctRoute>71.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="688"><twSlack>2.806</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_7_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X50Y98.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y115.B3</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">1.999</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y115.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>drs_dfifo_progfull_ir_7_C_7</twComp><twBEL>rst_read_drs_dfifo_progfull[7]_AND_853_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y116.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>rst_read_drs_dfifo_progfull[7]_AND_853_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X69Y116.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>drs_dfifo_progfull_ir_7_LDC</twComp><twBEL>drs_dfifo_progfull_ir_7_LDC</twBEL></twPathDel><twLogDel>0.538</twLogDel><twRouteDel>2.268</twRouteDel><twTotDel>2.806</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[7]_AND_852_o</twDestClk><twPctLog>19.2</twPctLog><twPctRoute>80.8</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_7_LDC (SLICE_X69Y116.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="689"><twSlack>1.809</twSlack><twSrc BELType="FF">DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_7_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y112.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X44Y112.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>dfifo_progfull&lt;7&gt;</twComp><twBEL>DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y115.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.175</twDelInfo><twComp>dfifo_progfull&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y115.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>drs_dfifo_progfull_ir_7_C_7</twComp><twBEL>rst_read_drs_dfifo_progfull[7]_AND_852_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y116.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.258</twDelInfo><twComp>rst_read_drs_dfifo_progfull[7]_AND_852_o</twComp></twPathDel><twLogDel>0.376</twLogDel><twRouteDel>1.433</twRouteDel><twTotDel>1.809</twTotDel><twPctLog>20.8</twPctLog><twPctRoute>79.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="690"><twSlack>2.599</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_7_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X50Y98.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y115.B3</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">1.999</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y115.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>drs_dfifo_progfull_ir_7_C_7</twComp><twBEL>rst_read_drs_dfifo_progfull[7]_AND_852_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y116.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.258</twDelInfo><twComp>rst_read_drs_dfifo_progfull[7]_AND_852_o</twComp></twPathDel><twLogDel>0.342</twLogDel><twRouteDel>2.257</twRouteDel><twTotDel>2.599</twTotDel><twPctLog>13.2</twPctLog><twPctRoute>86.8</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConstRollupTable uID="1" anchorID="691"><twConstRollup name="TS_OSC" fullName="TS_OSC = PERIOD TIMEGRP &quot;OSC&quot; 8 ns HIGH 50%;" type="origin" depth="0" requirement="8.000" prefType="period" actual="5.340" actualRollup="7.994" errors="0" errorRollup="0" items="0" itemsRollup="281607"/><twConstRollup name="TS_dcm_gmii_clk0" fullName="TS_dcm_gmii_clk0 = PERIOD TIMEGRP &quot;dcm_gmii_clk0&quot; TS_OSC HIGH 50%;" type="child" depth="1" requirement="8.000" prefType="period" actual="4.575" actualRollup="N/A" errors="0" errorRollup="0" items="2236" itemsRollup="0"/><twConstRollup name="TS_dcm_v5_clkout2" fullName="TS_dcm_v5_clkout2 = PERIOD TIMEGRP &quot;dcm_v5_clkout2&quot; TS_OSC / 0.266666667 PHASE         7.5 ns HIGH 50%;" type="child" depth="1" requirement="30.000" prefType="period" actual="21.978" actualRollup="N/A" errors="0" errorRollup="0" items="2" itemsRollup="0"/><twConstRollup name="TS_dcm_v5_clkout0" fullName="TS_dcm_v5_clkout0 = PERIOD TIMEGRP &quot;dcm_v5_clkout0&quot; TS_OSC / 1.06666667 HIGH         50%;" type="child" depth="1" requirement="7.500" prefType="period" actual="7.474" actualRollup="7.034" errors="0" errorRollup="0" items="142487" itemsRollup="60"/><twConstRollup name="TS_TO_trig_offset_reg_14_LDC" fullName="TS_TO_trig_offset_reg_14_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_14_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="7.500" prefType="maxdelay" actual="5.196" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_trig_offset_reg_11_LDC" fullName="TS_TO_trig_offset_reg_11_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_11_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="7.500" prefType="maxdelay" actual="6.275" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_trig_offset_reg_13_LDC" fullName="TS_TO_trig_offset_reg_13_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_13_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="7.500" prefType="maxdelay" actual="6.185" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_trig_offset_reg_12_LDC" fullName="TS_TO_trig_offset_reg_12_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_12_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="7.500" prefType="maxdelay" actual="6.545" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_trig_offset_reg_8_LDC" fullName="TS_TO_trig_offset_reg_8_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_8_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="7.500" prefType="maxdelay" actual="6.412" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_trig_offset_reg_10_LDC" fullName="TS_TO_trig_offset_reg_10_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_10_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="7.500" prefType="maxdelay" actual="6.119" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_trig_offset_reg_9_LDC" fullName="TS_TO_trig_offset_reg_9_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_9_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="7.500" prefType="maxdelay" actual="6.364" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_trig_offset_reg_5_LDC" fullName="TS_TO_trig_offset_reg_5_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_5_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="7.500" prefType="maxdelay" actual="7.034" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_trig_offset_reg_7_LDC" fullName="TS_TO_trig_offset_reg_7_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_7_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="7.500" prefType="maxdelay" actual="6.610" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_trig_offset_reg_6_LDC" fullName="TS_TO_trig_offset_reg_6_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_6_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="7.500" prefType="maxdelay" actual="6.096" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_trig_offset_reg_4_LDC" fullName="TS_TO_trig_offset_reg_4_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_4_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="7.500" prefType="maxdelay" actual="6.770" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_trig_offset_reg_3_LDC" fullName="TS_TO_trig_offset_reg_3_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_3_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="7.500" prefType="maxdelay" actual="6.911" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_trig_offset_reg_2_LDC" fullName="TS_TO_trig_offset_reg_2_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_2_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="7.500" prefType="maxdelay" actual="6.209" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_trig_offset_reg_1_LDC" fullName="TS_TO_trig_offset_reg_1_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_1_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="7.500" prefType="maxdelay" actual="5.499" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_trig_offset_reg_0_LDC" fullName="TS_TO_trig_offset_reg_0_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_0_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="7.500" prefType="maxdelay" actual="6.692" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_dcm_v5_clkout1" fullName="TS_dcm_v5_clkout1 = PERIOD TIMEGRP &quot;dcm_v5_clkout1&quot; TS_OSC / 0.533333333 HIGH         50%;" type="child" depth="1" requirement="15.000" prefType="period" actual="14.988" actualRollup="5.131" errors="0" errorRollup="0" items="136754" itemsRollup="68"/><twConstRollup name="TS_TO_drs_sampfreq_reg_7_LDC" fullName="TS_TO_drs_sampfreq_reg_7_LDC = MAXDELAY TO TIMEGRP &quot;TO_drs_sampfreq_reg_7_LDC&quot;         TS_dcm_v5_clkout1 DATAPATHONLY;" type="child" depth="2" requirement="15.000" prefType="maxdelay" actual="3.040" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_drs_sampfreq_reg_6_LDC" fullName="TS_TO_drs_sampfreq_reg_6_LDC = MAXDELAY TO TIMEGRP &quot;TO_drs_sampfreq_reg_6_LDC&quot;         TS_dcm_v5_clkout1 DATAPATHONLY;" type="child" depth="2" requirement="15.000" prefType="maxdelay" actual="3.063" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_drs_sampfreq_reg_3_LDC" fullName="TS_TO_drs_sampfreq_reg_3_LDC = MAXDELAY TO TIMEGRP &quot;TO_drs_sampfreq_reg_3_LDC&quot;         TS_dcm_v5_clkout1 DATAPATHONLY;" type="child" depth="2" requirement="15.000" prefType="maxdelay" actual="3.729" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_drs_sampfreq_reg_5_LDC" fullName="TS_TO_drs_sampfreq_reg_5_LDC = MAXDELAY TO TIMEGRP &quot;TO_drs_sampfreq_reg_5_LDC&quot;         TS_dcm_v5_clkout1 DATAPATHONLY;" type="child" depth="2" requirement="15.000" prefType="maxdelay" actual="2.571" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_drs_sampfreq_reg_4_LDC" fullName="TS_TO_drs_sampfreq_reg_4_LDC = MAXDELAY TO TIMEGRP &quot;TO_drs_sampfreq_reg_4_LDC&quot;         TS_dcm_v5_clkout1 DATAPATHONLY;" type="child" depth="2" requirement="15.000" prefType="maxdelay" actual="3.313" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_drs_sampfreq_reg_0_LDC" fullName="TS_TO_drs_sampfreq_reg_0_LDC = MAXDELAY TO TIMEGRP &quot;TO_drs_sampfreq_reg_0_LDC&quot;         TS_dcm_v5_clkout1 DATAPATHONLY;" type="child" depth="2" requirement="15.000" prefType="maxdelay" actual="3.434" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_drs_sampfreq_reg_2_LDC" fullName="TS_TO_drs_sampfreq_reg_2_LDC = MAXDELAY TO TIMEGRP &quot;TO_drs_sampfreq_reg_2_LDC&quot;         TS_dcm_v5_clkout1 DATAPATHONLY;" type="child" depth="2" requirement="15.000" prefType="maxdelay" actual="3.025" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_drs_sampfreq_reg_1_LDC" fullName="TS_TO_drs_sampfreq_reg_1_LDC = MAXDELAY TO TIMEGRP &quot;TO_drs_sampfreq_reg_1_LDC&quot;         TS_dcm_v5_clkout1 DATAPATHONLY;" type="child" depth="2" requirement="15.000" prefType="maxdelay" actual="3.221" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_drs_cfifo_progfull_ir_LDC" fullName="TS_TO_drs_cfifo_progfull_ir_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_cfifo_progfull_ir_LDC&quot; TS_dcm_v5_clkout1 DATAPATHONLY;" type="child" depth="2" requirement="15.000" prefType="maxdelay" actual="4.727" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_drs_dfifo_progfull_ir_0_LDC" fullName="TS_TO_drs_dfifo_progfull_ir_0_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_dfifo_progfull_ir_0_LDC&quot; TS_dcm_v5_clkout1 DATAPATHONLY;" type="child" depth="2" requirement="15.000" prefType="maxdelay" actual="4.757" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_drs_dfifo_progfull_ir_3_LDC" fullName="TS_TO_drs_dfifo_progfull_ir_3_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_dfifo_progfull_ir_3_LDC&quot; TS_dcm_v5_clkout1 DATAPATHONLY;" type="child" depth="2" requirement="15.000" prefType="maxdelay" actual="4.089" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_drs_dfifo_progfull_ir_1_LDC" fullName="TS_TO_drs_dfifo_progfull_ir_1_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_dfifo_progfull_ir_1_LDC&quot; TS_dcm_v5_clkout1 DATAPATHONLY;" type="child" depth="2" requirement="15.000" prefType="maxdelay" actual="4.527" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_drs_dfifo_progfull_ir_2_LDC" fullName="TS_TO_drs_dfifo_progfull_ir_2_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_dfifo_progfull_ir_2_LDC&quot; TS_dcm_v5_clkout1 DATAPATHONLY;" type="child" depth="2" requirement="15.000" prefType="maxdelay" actual="4.302" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_drs_dfifo_progfull_ir_6_LDC" fullName="TS_TO_drs_dfifo_progfull_ir_6_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_dfifo_progfull_ir_6_LDC&quot; TS_dcm_v5_clkout1 DATAPATHONLY;" type="child" depth="2" requirement="15.000" prefType="maxdelay" actual="4.608" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_drs_dfifo_progfull_ir_4_LDC" fullName="TS_TO_drs_dfifo_progfull_ir_4_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_dfifo_progfull_ir_4_LDC&quot; TS_dcm_v5_clkout1 DATAPATHONLY;" type="child" depth="2" requirement="15.000" prefType="maxdelay" actual="4.750" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_drs_dfifo_progfull_ir_5_LDC" fullName="TS_TO_drs_dfifo_progfull_ir_5_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_dfifo_progfull_ir_5_LDC&quot; TS_dcm_v5_clkout1 DATAPATHONLY;" type="child" depth="2" requirement="15.000" prefType="maxdelay" actual="5.131" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_drs_dfifo_progfull_ir_7_LDC" fullName="TS_TO_drs_dfifo_progfull_ir_7_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_dfifo_progfull_ir_7_LDC&quot; TS_dcm_v5_clkout1 DATAPATHONLY;" type="child" depth="2" requirement="15.000" prefType="maxdelay" actual="4.667" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="2" anchorID="692"><twConstRollup name="TS_AD9222_DCO" fullName="TS_AD9222_DCO = PERIOD TIMEGRP &quot;AD9222_DCO&quot; 5 ns HIGH 50%;" type="origin" depth="0" requirement="5.000" prefType="period" actual="0.925" actualRollup="5.340" errors="0" errorRollup="3" items="0" itemsRollup="1808"/><twConstRollup name="TS_adc_divclk" fullName="TS_adc_divclk = PERIOD TIMEGRP &quot;adc_divclk&quot; TS_AD9222_DCO HIGH 50%;" type="child" depth="1" requirement="5.000" prefType="period" actual="5.340" actualRollup="N/A" errors="3" errorRollup="0" items="1808" itemsRollup="0"/><twConstRollup name="TS_adc_ioclk2" fullName="TS_adc_ioclk2 = PERIOD TIMEGRP &quot;adc_ioclk2&quot; TS_AD9222_DCO HIGH 50%;" type="child" depth="1" requirement="5.000" prefType="period" actual="0.818" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_adc_ioclk_inv2" fullName="TS_adc_ioclk_inv2 = PERIOD TIMEGRP &quot;adc_ioclk_inv2&quot; TS_AD9222_DCO PHASE 2.5 ns         HIGH 50%;" type="child" depth="1" requirement="5.000" prefType="period" actual="0.814" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_adc_ioclk" fullName="TS_adc_ioclk = PERIOD TIMEGRP &quot;adc_ioclk&quot; TS_AD9222_DCO HIGH 50%;" type="child" depth="1" requirement="5.000" prefType="period" actual="0.818" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_adc_ioclk_inv" fullName="TS_adc_ioclk_inv = PERIOD TIMEGRP &quot;adc_ioclk_inv&quot; TS_AD9222_DCO PHASE 2.5 ns         HIGH 50%;" type="child" depth="1" requirement="5.000" prefType="period" actual="0.814" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="3" anchorID="693"><twConstRollup name="TS_BP_EXTCLK" fullName="TS_BP_EXTCLK = PERIOD TIMEGRP &quot;BP_EXTCLK&quot; 100 ns HIGH 50%;" type="origin" depth="0" requirement="100.000" prefType="period" actual="32.000" actualRollup="7.651" errors="0" errorRollup="0" items="0" itemsRollup="41298"/><twConstRollup name="TS_dcm_extclk_clkfx" fullName="TS_dcm_extclk_clkfx = PERIOD TIMEGRP &quot;dcm_extclk_clkfx&quot; TS_BP_EXTCLK / 4 HIGH         50%;" type="child" depth="1" requirement="25.000" prefType="period" actual="1.730" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_dcm_extclk_clk180" fullName="TS_dcm_extclk_clk180 = PERIOD TIMEGRP &quot;dcm_extclk_clk180&quot; TS_BP_EXTCLK PHASE         50 ns HIGH 50%;" type="child" depth="1" requirement="100.000" prefType="period" actual="7.651" actualRollup="5.140" errors="0" errorRollup="0" items="41266" itemsRollup="32"/><twConstRollup name="TS_TO_drs_sampfreq_TenMreg_7_LDC" fullName="TS_TO_drs_sampfreq_TenMreg_7_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_sampfreq_TenMreg_7_LDC&quot; TS_dcm_extclk_clk180 DATAPATHONLY;" type="child" depth="2" requirement="100.000" prefType="maxdelay" actual="2.954" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_drs_sampfreq_TenMreg_4_LDC" fullName="TS_TO_drs_sampfreq_TenMreg_4_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_sampfreq_TenMreg_4_LDC&quot; TS_dcm_extclk_clk180 DATAPATHONLY;" type="child" depth="2" requirement="100.000" prefType="maxdelay" actual="3.910" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_drs_sampfreq_TenMreg_6_LDC" fullName="TS_TO_drs_sampfreq_TenMreg_6_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_sampfreq_TenMreg_6_LDC&quot; TS_dcm_extclk_clk180 DATAPATHONLY;" type="child" depth="2" requirement="100.000" prefType="maxdelay" actual="2.411" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_drs_sampfreq_TenMreg_5_LDC" fullName="TS_TO_drs_sampfreq_TenMreg_5_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_sampfreq_TenMreg_5_LDC&quot; TS_dcm_extclk_clk180 DATAPATHONLY;" type="child" depth="2" requirement="100.000" prefType="maxdelay" actual="2.712" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_drs_sampfreq_TenMreg_3_LDC" fullName="TS_TO_drs_sampfreq_TenMreg_3_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_sampfreq_TenMreg_3_LDC&quot; TS_dcm_extclk_clk180 DATAPATHONLY;" type="child" depth="2" requirement="100.000" prefType="maxdelay" actual="4.348" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_drs_sampfreq_TenMreg_2_LDC" fullName="TS_TO_drs_sampfreq_TenMreg_2_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_sampfreq_TenMreg_2_LDC&quot; TS_dcm_extclk_clk180 DATAPATHONLY;" type="child" depth="2" requirement="100.000" prefType="maxdelay" actual="3.757" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_drs_sampfreq_TenMreg_1_LDC" fullName="TS_TO_drs_sampfreq_TenMreg_1_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_sampfreq_TenMreg_1_LDC&quot; TS_dcm_extclk_clk180 DATAPATHONLY;" type="child" depth="2" requirement="100.000" prefType="maxdelay" actual="5.140" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_drs_sampfreq_TenMreg_0_LDC" fullName="TS_TO_drs_sampfreq_TenMreg_0_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_sampfreq_TenMreg_0_LDC&quot; TS_dcm_extclk_clk180 DATAPATHONLY;" type="child" depth="2" requirement="100.000" prefType="maxdelay" actual="4.789" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="694">1</twUnmetConstCnt><twDataSheet anchorID="695" twNameLen="15"><twClk2SUList anchorID="696" twDestWidth="12"><twDest>AD9222_DCO_N</twDest><twClk2SU><twSrc>AD9222_DCO_N</twSrc><twRiseRise>5.340</twRiseRise></twClk2SU><twClk2SU><twSrc>AD9222_DCO_P</twSrc><twRiseRise>5.340</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="697" twDestWidth="12"><twDest>AD9222_DCO_P</twDest><twClk2SU><twSrc>AD9222_DCO_N</twSrc><twRiseRise>5.340</twRiseRise></twClk2SU><twClk2SU><twSrc>AD9222_DCO_P</twSrc><twRiseRise>5.340</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="698" twDestWidth="11"><twDest>BP_EXTCLK_N</twDest><twClk2SU><twSrc>BP_EXTCLK_N</twSrc><twRiseRise>7.651</twRiseRise></twClk2SU><twClk2SU><twSrc>BP_EXTCLK_P</twSrc><twRiseRise>7.651</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="699" twDestWidth="11"><twDest>BP_EXTCLK_P</twDest><twClk2SU><twSrc>BP_EXTCLK_N</twSrc><twRiseRise>7.651</twRiseRise></twClk2SU><twClk2SU><twSrc>BP_EXTCLK_P</twSrc><twRiseRise>7.651</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="700" twDestWidth="10"><twDest>ETH_TX_CLK</twDest><twClk2SU><twSrc>ETH_TX_CLK</twSrc><twRiseRise>4.575</twRiseRise></twClk2SU><twClk2SU><twSrc>OSC</twSrc><twRiseRise>4.575</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="701" twDestWidth="10"><twDest>OSC</twDest><twClk2SU><twSrc>ETH_TX_CLK</twSrc><twRiseRise>4.575</twRiseRise></twClk2SU><twClk2SU><twSrc>OSC</twSrc><twRiseRise>12.296</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="702"><twErrCnt>3</twErrCnt><twScore>874</twScore><twSetupScore>874</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>324713</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>51651</twConnCnt></twConstCov><twStats anchorID="703"><twMinPer>32.000</twMinPer><twFootnote number="1" /><twMaxFreq>31.250</twMaxFreq><twMaxFromToDel>7.034</twMaxFromToDel></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>THU 29 MAR 22:9:59 2018 </twTimestamp></twFoot><twClientInfo anchorID="704"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 646 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
