# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../detector.srcs/sources_1/ip/clk_wiz_0" \
"uart_loopback_top_func_synth.v" \
"../../../../../detector.srcs/sources_1/imports/new/uart_loop.v" \
"../../../../../detector.srcs/sources_1/imports/new/uart_recv.v" \
"../../../../../detector.srcs/sources_1/imports/new/uart_send.v" \
"../../../../../detector.srcs/sources_1/imports/new/uart_loopback_top.v" \

# Do not sort compile order
nosort
