

================================================================
== Vitis HLS Report for 'generic_tanh_float_s'
================================================================
* Date:           Thu May 22 16:58:33 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        lstm_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.297 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       73|       73|  0.730 us|  0.730 us|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                |                      |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |            Instance            |        Module        |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_exp_generic_double_s_fu_89  |exp_generic_double_s  |       28|       28|  0.280 us|  0.280 us|    1|    1|      yes|
        +--------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    292|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        5|   45|    5536|   6718|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     82|    -|
|Register         |        -|    -|    5111|    352|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        5|   45|   10647|   7444|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|   20|      10|     13|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+------+------+-----+
    |              Instance              |             Module             | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+------+------+-----+
    |dadd_64ns_64ns_64_7_full_dsp_1_U80  |dadd_64ns_64ns_64_7_full_dsp_1  |        0|   3|   630|  1141|    0|
    |grp_exp_generic_double_s_fu_89      |exp_generic_double_s            |        5|  29|  3738|  3306|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U70  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|   205|   390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U72  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|   205|   390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U73  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|   205|   390|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U79     |fcmp_32ns_32ns_1_2_no_dsp_1     |        0|   0|     0|     0|    0|
    |fdiv_32ns_32ns_32_16_no_dsp_1_U76   |fdiv_32ns_32ns_32_16_no_dsp_1   |        0|   0|     0|     0|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U75   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|   143|   321|    0|
    |fpext_32ns_64_2_no_dsp_1_U78        |fpext_32ns_64_2_no_dsp_1        |        0|   0|     0|     0|    0|
    |fptrunc_64ns_32_2_no_dsp_1_U77      |fptrunc_64ns_32_2_no_dsp_1      |        0|   0|     0|     0|    0|
    |fsub_32ns_32ns_32_5_full_dsp_1_U71  |fsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|   205|   390|    0|
    |fsub_32ns_32ns_32_5_full_dsp_1_U74  |fsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|   205|   390|    0|
    +------------------------------------+--------------------------------+---------+----+------+------+-----+
    |Total                               |                                |        5|  45|  5536|  6718|    0|
    +------------------------------------+--------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+----+---+----+------------+------------+
    |and_ln46_fu_217_p2              |       and|   0|  0|   2|           1|           1|
    |and_ln51_fu_249_p2              |       and|   0|  0|   2|           1|           1|
    |ap_condition_1259               |       and|   0|  0|   2|           1|           1|
    |ap_condition_1264               |       and|   0|  0|   2|           1|           1|
    |ap_condition_1389               |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op130_call_state9  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred1239_state47   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred1355_state69   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred1422_state53   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred1427_state53   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred45_state68     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred55_state68     |       and|   0|  0|   2|           1|           1|
    |icmp_ln10_fu_296_p2             |      icmp|   0|  0|  15|           8|           7|
    |icmp_ln36_fu_193_p2             |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln38_fu_239_p2             |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln45_fu_199_p2             |      icmp|   0|  0|  15|           8|           7|
    |icmp_ln46_1_fu_211_p2           |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln46_fu_205_p2             |      icmp|   0|  0|  15|           8|           7|
    |icmp_ln51_fu_233_p2             |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln54_fu_255_p2             |      icmp|   0|  0|  15|           8|           7|
    |icmp_ln9_fu_290_p2              |      icmp|   0|  0|  15|           8|           1|
    |ap_condition_1345               |        or|   0|  0|   2|           1|           1|
    |or_ln51_fu_245_p2               |        or|   0|  0|   2|           1|           1|
    |ap_return                       |    select|   0|  0|  32|           1|          32|
    |select_ln38_fu_337_p3           |    select|   0|  0|  31|           1|          31|
    |x_3_fu_272_p3                   |    select|   0|  0|  32|           1|          32|
    |xor_ln66_fu_314_p2              |       xor|   0|  0|   2|           1|           2|
    |xor_ln83_fu_356_p2              |       xor|   0|  0|   2|           1|           2|
    +--------------------------------+----------+----+---+----+------------+------------+
    |Total                           |          |   0|  0| 292|         121|         148|
    +--------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_phi_mux_resultf_3_phi_fu_76_p10      |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter10_resultf_3_reg_72  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter3_resultf_3_reg_72   |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter47_expx_reg_58       |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter69_resultf_3_reg_72  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter73_resultf_3_reg_72  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter7_expx_reg_58        |  14|          3|   32|         96|
    |grp_fu_128_p0                           |  14|          3|   32|         96|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  82|         18|  256|        576|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |abst_in_reg_400                         |  31|   0|   32|          1|
    |add6_reg_505                            |  32|   0|   32|          0|
    |add_reg_451                             |  32|   0|   32|          0|
    |and_ln46_reg_423                        |   1|   0|    1|          0|
    |and_ln51_reg_437                        |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter10_expx_reg_58       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter10_resultf_3_reg_72  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter11_expx_reg_58       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter11_resultf_3_reg_72  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter12_expx_reg_58       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter12_resultf_3_reg_72  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter13_expx_reg_58       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter13_resultf_3_reg_72  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter14_expx_reg_58       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter14_resultf_3_reg_72  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter15_expx_reg_58       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter15_resultf_3_reg_72  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter16_expx_reg_58       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter16_resultf_3_reg_72  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter17_expx_reg_58       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter17_resultf_3_reg_72  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter18_expx_reg_58       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter18_resultf_3_reg_72  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter19_expx_reg_58       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter19_resultf_3_reg_72  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_expx_reg_58        |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_resultf_3_reg_72   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter20_expx_reg_58       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter20_resultf_3_reg_72  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter21_expx_reg_58       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter21_resultf_3_reg_72  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter22_expx_reg_58       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter22_resultf_3_reg_72  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter23_expx_reg_58       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter23_resultf_3_reg_72  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter24_expx_reg_58       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter24_resultf_3_reg_72  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter25_expx_reg_58       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter25_resultf_3_reg_72  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter26_expx_reg_58       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter26_resultf_3_reg_72  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter27_expx_reg_58       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter27_resultf_3_reg_72  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter28_expx_reg_58       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter28_resultf_3_reg_72  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter29_expx_reg_58       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter29_resultf_3_reg_72  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_expx_reg_58        |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_resultf_3_reg_72   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter30_expx_reg_58       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter30_resultf_3_reg_72  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter31_expx_reg_58       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter31_resultf_3_reg_72  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter32_expx_reg_58       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter32_resultf_3_reg_72  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter33_expx_reg_58       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter33_resultf_3_reg_72  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter34_expx_reg_58       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter34_resultf_3_reg_72  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter35_expx_reg_58       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter35_resultf_3_reg_72  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter36_expx_reg_58       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter36_resultf_3_reg_72  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter37_expx_reg_58       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter37_resultf_3_reg_72  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter38_expx_reg_58       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter38_resultf_3_reg_72  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter39_expx_reg_58       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter39_resultf_3_reg_72  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_expx_reg_58        |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_resultf_3_reg_72   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter40_expx_reg_58       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter40_resultf_3_reg_72  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter41_expx_reg_58       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter41_resultf_3_reg_72  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter42_expx_reg_58       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter42_resultf_3_reg_72  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter43_expx_reg_58       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter43_resultf_3_reg_72  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter44_expx_reg_58       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter44_resultf_3_reg_72  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter45_expx_reg_58       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter45_resultf_3_reg_72  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter46_expx_reg_58       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter46_resultf_3_reg_72  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter47_expx_reg_58       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter47_resultf_3_reg_72  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter48_resultf_3_reg_72  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter49_resultf_3_reg_72  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_expx_reg_58        |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_resultf_3_reg_72   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter50_resultf_3_reg_72  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter51_resultf_3_reg_72  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter52_resultf_3_reg_72  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter53_resultf_3_reg_72  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter54_resultf_3_reg_72  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter55_resultf_3_reg_72  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter56_resultf_3_reg_72  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter57_resultf_3_reg_72  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter58_resultf_3_reg_72  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter59_resultf_3_reg_72  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_expx_reg_58        |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_resultf_3_reg_72   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter60_resultf_3_reg_72  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter61_resultf_3_reg_72  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter62_resultf_3_reg_72  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter63_resultf_3_reg_72  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter64_resultf_3_reg_72  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter65_resultf_3_reg_72  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter66_resultf_3_reg_72  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter67_resultf_3_reg_72  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter68_resultf_3_reg_72  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter69_resultf_3_reg_72  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter6_expx_reg_58        |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter6_resultf_3_reg_72   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter70_resultf_3_reg_72  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter71_resultf_3_reg_72  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter72_resultf_3_reg_72  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter73_resultf_3_reg_72  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter7_expx_reg_58        |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter7_resultf_3_reg_72   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter8_expx_reg_58        |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter8_resultf_3_reg_72   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter9_expx_reg_58        |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter9_resultf_3_reg_72   |  32|   0|   32|          0|
    |ap_predicate_pred1239_state47           |   1|   0|    1|          0|
    |ap_predicate_pred1355_state69           |   1|   0|    1|          0|
    |ap_predicate_pred1422_state53           |   1|   0|    1|          0|
    |ap_predicate_pred1427_state53           |   1|   0|    1|          0|
    |ap_predicate_pred45_state68             |   1|   0|    1|          0|
    |ap_predicate_pred55_state68             |   1|   0|    1|          0|
    |din_exp_reg_390                         |   8|   0|    8|          0|
    |din_sign_reg_385                        |   1|   0|    1|          0|
    |expx_reg_58                             |  32|   0|   32|          0|
    |icmp_ln10_reg_476                       |   1|   0|    1|          0|
    |icmp_ln36_reg_410                       |   1|   0|    1|          0|
    |icmp_ln38_reg_432                       |   1|   0|    1|          0|
    |icmp_ln45_reg_414                       |   1|   0|    1|          0|
    |icmp_ln46_1_reg_418                     |   1|   0|    1|          0|
    |icmp_ln51_reg_427                       |   1|   0|    1|          0|
    |icmp_ln54_reg_441                       |   1|   0|    1|          0|
    |icmp_ln9_reg_472                        |   1|   0|    1|          0|
    |reg_149                                 |  32|   0|   32|          0|
    |resultf_2_reg_515                       |  32|   0|   32|          0|
    |resultf_reg_485                         |  32|   0|   32|          0|
    |sub_i_reg_495                           |  64|   0|   64|          0|
    |t_in_int_reg                            |  32|   0|   32|          0|
    |t_reg_395                               |  31|   0|   31|          0|
    |tmp_8_reg_490                           |  64|   0|   64|          0|
    |x_1_reg_461                             |  32|   0|   32|          0|
    |x_reg_456                               |  32|   0|   32|          0|
    |xd_reg_480                              |  64|   0|   64|          0|
    |abst_in_reg_400                         |  64|  32|   32|          1|
    |and_ln46_reg_423                        |  64|  32|    1|          0|
    |and_ln51_reg_437                        |  64|  32|    1|          0|
    |din_sign_reg_385                        |  64|  32|    1|          0|
    |expx_reg_58                             |  64|  32|   32|          0|
    |icmp_ln10_reg_476                       |  64|  32|    1|          0|
    |icmp_ln36_reg_410                       |  64|  32|    1|          0|
    |icmp_ln38_reg_432                       |  64|  32|    1|          0|
    |icmp_ln45_reg_414                       |  64|  32|    1|          0|
    |icmp_ln54_reg_441                       |  64|  32|    1|          0|
    |icmp_ln9_reg_472                        |  64|  32|    1|          0|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   |5111| 352| 4481|          2|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+---------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------+-----+-----+------------+---------------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|  generic_tanh<float>|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|  generic_tanh<float>|  return value|
|ap_return  |  out|   32|  ap_ctrl_hs|  generic_tanh<float>|  return value|
|t_in       |   in|   32|     ap_none|                 t_in|        scalar|
+-----------+-----+-----+------------+---------------------+--------------+

