<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>Frames src/hotspot/share/opto/ifg.cpp</title>
    <link rel="stylesheet" href="../../../../style.css" />
    <script type="text/javascript" src="../../../../navigation.js"></script>
  </head>
<body onkeypress="keypress(event);">
<a name="0"></a>
<hr />
<pre>  1 /*
  2  * Copyright (c) 1998, 2017, Oracle and/or its affiliates. All rights reserved.
  3  * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
  4  *
  5  * This code is free software; you can redistribute it and/or modify it
  6  * under the terms of the GNU General Public License version 2 only, as
  7  * published by the Free Software Foundation.
  8  *
  9  * This code is distributed in the hope that it will be useful, but WITHOUT
 10  * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 11  * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
 12  * version 2 for more details (a copy is included in the LICENSE file that
 13  * accompanied this code).
 14  *
 15  * You should have received a copy of the GNU General Public License version
 16  * 2 along with this work; if not, write to the Free Software Foundation,
 17  * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
 18  *
 19  * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
 20  * or visit www.oracle.com if you need additional information or have any
 21  * questions.
 22  *
 23  */
 24 
 25 #include &quot;precompiled.hpp&quot;
 26 #include &quot;compiler/oopMap.hpp&quot;
 27 #include &quot;memory/allocation.inline.hpp&quot;
 28 #include &quot;memory/resourceArea.hpp&quot;
 29 #include &quot;opto/addnode.hpp&quot;
 30 #include &quot;opto/block.hpp&quot;
 31 #include &quot;opto/callnode.hpp&quot;
 32 #include &quot;opto/cfgnode.hpp&quot;
 33 #include &quot;opto/chaitin.hpp&quot;
 34 #include &quot;opto/coalesce.hpp&quot;
 35 #include &quot;opto/indexSet.hpp&quot;
 36 #include &quot;opto/machnode.hpp&quot;
 37 #include &quot;opto/memnode.hpp&quot;
 38 #include &quot;opto/opcodes.hpp&quot;
 39 
 40 PhaseIFG::PhaseIFG( Arena *arena ) : Phase(Interference_Graph), _arena(arena) {
 41 }
 42 
 43 void PhaseIFG::init( uint maxlrg ) {
 44   _maxlrg = maxlrg;
 45   _yanked = new (_arena) VectorSet(_arena);
 46   _is_square = false;
 47   // Make uninitialized adjacency lists
 48   _adjs = (IndexSet*)_arena-&gt;Amalloc(sizeof(IndexSet)*maxlrg);
 49   // Also make empty live range structures
 50   _lrgs = (LRG *)_arena-&gt;Amalloc( maxlrg * sizeof(LRG) );
 51   memset((void*)_lrgs,0,sizeof(LRG)*maxlrg);
 52   // Init all to empty
 53   for( uint i = 0; i &lt; maxlrg; i++ ) {
 54     _adjs[i].initialize(maxlrg);
 55     _lrgs[i].Set_All();
 56   }
 57 }
 58 
 59 // Add edge between vertices a &amp; b.  These are sorted (triangular matrix),
 60 // then the smaller number is inserted in the larger numbered array.
 61 int PhaseIFG::add_edge( uint a, uint b ) {
 62   lrgs(a).invalid_degree();
 63   lrgs(b).invalid_degree();
 64   // Sort a and b, so that a is bigger
 65   assert( !_is_square, &quot;only on triangular&quot; );
 66   if( a &lt; b ) { uint tmp = a; a = b; b = tmp; }
 67   return _adjs[a].insert( b );
 68 }
 69 
 70 // Is there an edge between a and b?
 71 int PhaseIFG::test_edge( uint a, uint b ) const {
 72   // Sort a and b, so that a is larger
 73   assert( !_is_square, &quot;only on triangular&quot; );
 74   if( a &lt; b ) { uint tmp = a; a = b; b = tmp; }
 75   return _adjs[a].member(b);
 76 }
 77 
 78 // Convert triangular matrix to square matrix
 79 void PhaseIFG::SquareUp() {
 80   assert( !_is_square, &quot;only on triangular&quot; );
 81 
 82   // Simple transpose
<a name="1" id="anc1"></a><span class="line-modified"> 83   for( uint i = 0; i &lt; _maxlrg; i++ ) {</span>
<span class="line-modified"> 84     IndexSetIterator elements(&amp;_adjs[i]);</span>
<span class="line-modified"> 85     uint datum;</span>
<span class="line-modified"> 86     while ((datum = elements.next()) != 0) {</span>
<span class="line-modified"> 87       _adjs[datum].insert( i );</span>


 88     }
 89   }
 90   _is_square = true;
 91 }
 92 
 93 // Compute effective degree in bulk
 94 void PhaseIFG::Compute_Effective_Degree() {
 95   assert( _is_square, &quot;only on square&quot; );
 96 
 97   for( uint i = 0; i &lt; _maxlrg; i++ )
 98     lrgs(i).set_degree(effective_degree(i));
 99 }
100 
101 int PhaseIFG::test_edge_sq( uint a, uint b ) const {
102   assert( _is_square, &quot;only on square&quot; );
103   // Swap, so that &#39;a&#39; has the lesser count.  Then binary search is on
104   // the smaller of a&#39;s list and b&#39;s list.
105   if( neighbor_cnt(a) &gt; neighbor_cnt(b) ) { uint tmp = a; a = b; b = tmp; }
106   //return _adjs[a].unordered_member(b);
107   return _adjs[a].member(b);
108 }
109 
110 // Union edges of B into A
<a name="2" id="anc2"></a><span class="line-modified">111 void PhaseIFG::Union( uint a, uint b ) {</span>
112   assert( _is_square, &quot;only on square&quot; );
113   IndexSet *A = &amp;_adjs[a];
<a name="3" id="anc3"></a><span class="line-modified">114   IndexSetIterator b_elements(&amp;_adjs[b]);</span>
<span class="line-modified">115   uint datum;</span>
<span class="line-modified">116   while ((datum = b_elements.next()) != 0) {</span>
<span class="line-modified">117     if(A-&gt;insert(datum)) {</span>
<span class="line-modified">118       _adjs[datum].insert(a);</span>
<span class="line-modified">119       lrgs(a).invalid_degree();</span>
<span class="line-modified">120       lrgs(datum).invalid_degree();</span>


121     }
122   }
123 }
124 
125 // Yank a Node and all connected edges from the IFG.  Return a
126 // list of neighbors (edges) yanked.
127 IndexSet *PhaseIFG::remove_node( uint a ) {
128   assert( _is_square, &quot;only on square&quot; );
129   assert( !_yanked-&gt;test(a), &quot;&quot; );
130   _yanked-&gt;set(a);
131 
132   // I remove the LRG from all neighbors.
<a name="4" id="anc4"></a><span class="line-removed">133   IndexSetIterator elements(&amp;_adjs[a]);</span>
134   LRG &amp;lrg_a = lrgs(a);
<a name="5" id="anc5"></a><span class="line-modified">135   uint datum;</span>
<span class="line-modified">136   while ((datum = elements.next()) != 0) {</span>
<span class="line-modified">137     _adjs[datum].remove(a);</span>
<span class="line-modified">138     lrgs(datum).inc_degree( -lrg_a.compute_degree(lrgs(datum)) );</span>




139   }
140   return neighbors(a);
141 }
142 
143 // Re-insert a yanked Node.
<a name="6" id="anc6"></a><span class="line-modified">144 void PhaseIFG::re_insert( uint a ) {</span>
145   assert( _is_square, &quot;only on square&quot; );
146   assert( _yanked-&gt;test(a), &quot;&quot; );
<a name="7" id="anc7"></a><span class="line-modified">147   (*_yanked) &gt;&gt;= a;</span>


148 
149   IndexSetIterator elements(&amp;_adjs[a]);
150   uint datum;
151   while ((datum = elements.next()) != 0) {
152     _adjs[datum].insert(a);
153     lrgs(datum).invalid_degree();
154   }
155 }
156 
157 // Compute the degree between 2 live ranges.  If both live ranges are
158 // aligned-adjacent powers-of-2 then we use the MAX size.  If either is
159 // mis-aligned (or for Fat-Projections, not-adjacent) then we have to
160 // MULTIPLY the sizes.  Inspect Brigg&#39;s thesis on register pairs to see why
161 // this is so.
<a name="8" id="anc8"></a><span class="line-modified">162 int LRG::compute_degree( LRG &amp;l ) const {</span>
163   int tmp;
164   int num_regs = _num_regs;
165   int nregs = l.num_regs();
166   tmp =  (_fat_proj || l._fat_proj)     // either is a fat-proj?
167     ? (num_regs * nregs)                // then use product
168     : MAX2(num_regs,nregs);             // else use max
169   return tmp;
170 }
171 
172 // Compute effective degree for this live range.  If both live ranges are
173 // aligned-adjacent powers-of-2 then we use the MAX size.  If either is
174 // mis-aligned (or for Fat-Projections, not-adjacent) then we have to
175 // MULTIPLY the sizes.  Inspect Brigg&#39;s thesis on register pairs to see why
176 // this is so.
<a name="9" id="anc9"></a><span class="line-modified">177 int PhaseIFG::effective_degree( uint lidx ) const {</span>


178   int eff = 0;
179   int num_regs = lrgs(lidx).num_regs();
180   int fat_proj = lrgs(lidx)._fat_proj;
<a name="10" id="anc10"></a><span class="line-removed">181   IndexSet *s = neighbors(lidx);</span>
182   IndexSetIterator elements(s);
183   uint nidx;
<a name="11" id="anc11"></a><span class="line-modified">184   while((nidx = elements.next()) != 0) {</span>
185     LRG &amp;lrgn = lrgs(nidx);
186     int nregs = lrgn.num_regs();
187     eff += (fat_proj || lrgn._fat_proj) // either is a fat-proj?
188       ? (num_regs * nregs)              // then use product
189       : MAX2(num_regs,nregs);           // else use max
190   }
191   return eff;
192 }
193 
194 
195 #ifndef PRODUCT
196 void PhaseIFG::dump() const {
197   tty-&gt;print_cr(&quot;-- Interference Graph --%s--&quot;,
198                 _is_square ? &quot;square&quot; : &quot;triangular&quot; );
<a name="12" id="anc12"></a><span class="line-modified">199   if( _is_square ) {</span>
<span class="line-modified">200     for( uint i = 0; i &lt; _maxlrg; i++ ) {</span>
<span class="line-modified">201       tty-&gt;print( (*_yanked)[i] ? &quot;XX &quot; : &quot;  &quot;);</span>
202       tty-&gt;print(&quot;L%d: { &quot;,i);
<a name="13" id="anc13"></a><span class="line-modified">203       IndexSetIterator elements(&amp;_adjs[i]);</span>
<span class="line-modified">204       uint datum;</span>
<span class="line-modified">205       while ((datum = elements.next()) != 0) {</span>
<span class="line-modified">206         tty-&gt;print(&quot;L%d &quot;, datum);</span>


207       }
208       tty-&gt;print_cr(&quot;}&quot;);
209 
210     }
211     return;
212   }
213 
214   // Triangular
215   for( uint i = 0; i &lt; _maxlrg; i++ ) {
216     uint j;
<a name="14" id="anc14"></a><span class="line-modified">217     tty-&gt;print( (*_yanked)[i] ? &quot;XX &quot; : &quot;  &quot;);</span>
218     tty-&gt;print(&quot;L%d: { &quot;,i);
219     for( j = _maxlrg; j &gt; i; j-- )
220       if( test_edge(j - 1,i) ) {
221         tty-&gt;print(&quot;L%d &quot;,j - 1);
222       }
223     tty-&gt;print(&quot;| &quot;);
<a name="15" id="anc15"></a><span class="line-modified">224     IndexSetIterator elements(&amp;_adjs[i]);</span>
<span class="line-modified">225     uint datum;</span>
<span class="line-modified">226     while ((datum = elements.next()) != 0) {</span>
<span class="line-modified">227       tty-&gt;print(&quot;L%d &quot;, datum);</span>


228     }
229     tty-&gt;print(&quot;}\n&quot;);
230   }
231   tty-&gt;print(&quot;\n&quot;);
232 }
233 
234 void PhaseIFG::stats() const {
235   ResourceMark rm;
236   int *h_cnt = NEW_RESOURCE_ARRAY(int,_maxlrg*2);
237   memset( h_cnt, 0, sizeof(int)*_maxlrg*2 );
238   uint i;
239   for( i = 0; i &lt; _maxlrg; i++ ) {
240     h_cnt[neighbor_cnt(i)]++;
241   }
242   tty-&gt;print_cr(&quot;--Histogram of counts--&quot;);
243   for( i = 0; i &lt; _maxlrg*2; i++ )
244     if( h_cnt[i] )
245       tty-&gt;print(&quot;%d/%d &quot;,i,h_cnt[i]);
246   tty-&gt;cr();
247 }
248 
249 void PhaseIFG::verify( const PhaseChaitin *pc ) const {
250   // IFG is square, sorted and no need for Find
251   for( uint i = 0; i &lt; _maxlrg; i++ ) {
<a name="16" id="anc16"></a><span class="line-modified">252     assert(!((*_yanked)[i]) || !neighbor_cnt(i), &quot;Is removed completely&quot; );</span>
253     IndexSet *set = &amp;_adjs[i];
<a name="17" id="anc17"></a><span class="line-modified">254     IndexSetIterator elements(set);</span>
<span class="line-modified">255     uint idx;</span>
<span class="line-modified">256     uint last = 0;</span>
<span class="line-modified">257     while ((idx = elements.next()) != 0) {</span>
<span class="line-modified">258       assert(idx != i, &quot;Must have empty diagonal&quot;);</span>
<span class="line-modified">259       assert(pc-&gt;_lrg_map.find_const(idx) == idx, &quot;Must not need Find&quot;);</span>
<span class="line-modified">260       assert(_adjs[idx].member(i), &quot;IFG not square&quot;);</span>
<span class="line-modified">261       assert(!(*_yanked)[idx], &quot;No yanked neighbors&quot;);</span>
<span class="line-modified">262       assert(last &lt; idx, &quot;not sorted increasing&quot;);</span>
<span class="line-modified">263       last = idx;</span>


264     }
265     assert(!lrgs(i)._degree_valid || effective_degree(i) == lrgs(i).degree(), &quot;degree is valid but wrong&quot;);
266   }
267 }
268 #endif
269 
270 /*
271  * Interfere this register with everything currently live.
272  * Check for interference by checking overlap of regmasks.
273  * Only interfere if acceptable register masks overlap.
274  */
275 void PhaseChaitin::interfere_with_live(uint lid, IndexSet* liveout) {
<a name="18" id="anc18"></a><span class="line-modified">276   LRG&amp; lrg = lrgs(lid);</span>
<span class="line-modified">277   const RegMask&amp; rm = lrg.mask();</span>
<span class="line-modified">278   IndexSetIterator elements(liveout);</span>
<span class="line-modified">279   uint interfering_lid = elements.next();</span>
<span class="line-modified">280   while (interfering_lid != 0) {</span>
<span class="line-modified">281     LRG&amp; interfering_lrg = lrgs(interfering_lid);</span>
<span class="line-modified">282     if (rm.overlap(interfering_lrg.mask())) {</span>
<span class="line-modified">283       _ifg-&gt;add_edge(lid, interfering_lid);</span>



284     }
<a name="19" id="anc19"></a><span class="line-removed">285     interfering_lid = elements.next();</span>
286   }
287 }
288 
289 // Actually build the interference graph.  Uses virtual registers only, no
290 // physical register masks.  This allows me to be very aggressive when
291 // coalescing copies.  Some of this aggressiveness will have to be undone
292 // later, but I&#39;d rather get all the copies I can now (since unremoved copies
293 // at this point can end up in bad places).  Copies I re-insert later I have
294 // more opportunity to insert them in low-frequency locations.
295 void PhaseChaitin::build_ifg_virtual( ) {
296   Compile::TracePhase tp(&quot;buildIFG_virt&quot;, &amp;timers[_t_buildIFGvirtual]);
297 
298   // For all blocks (in any order) do...
299   for (uint i = 0; i &lt; _cfg.number_of_blocks(); i++) {
300     Block* block = _cfg.get_block(i);
301     IndexSet* liveout = _live-&gt;live(block);
302 
303     // The IFG is built by a single reverse pass over each basic block.
304     // Starting with the known live-out set, we remove things that get
305     // defined and add things that become live (essentially executing one
306     // pass of a standard LIVE analysis). Just before a Node defines a value
307     // (and removes it from the live-ness set) that value is certainly live.
308     // The defined value interferes with everything currently live.  The
309     // value is then removed from the live-ness set and it&#39;s inputs are
310     // added to the live-ness set.
311     for (uint j = block-&gt;end_idx() + 1; j &gt; 1; j--) {
312       Node* n = block-&gt;get_node(j - 1);
313 
314       // Get value being defined
315       uint r = _lrg_map.live_range_id(n);
316 
317       // Some special values do not allocate
318       if (r) {
319 
320         // Remove from live-out set
321         liveout-&gt;remove(r);
322 
323         // Copies do not define a new value and so do not interfere.
324         // Remove the copies source from the liveout set before interfering.
325         uint idx = n-&gt;is_Copy();
326         if (idx != 0) {
327           liveout-&gt;remove(_lrg_map.live_range_id(n-&gt;in(idx)));
328         }
329 
330         // Interfere with everything live
331         interfere_with_live(r, liveout);
332       }
333 
334       // Make all inputs live
335       if (!n-&gt;is_Phi()) {      // Phi function uses come from prior block
336         for(uint k = 1; k &lt; n-&gt;req(); k++) {
337           liveout-&gt;insert(_lrg_map.live_range_id(n-&gt;in(k)));
338         }
339       }
340 
341       // 2-address instructions always have the defined value live
342       // on entry to the instruction, even though it is being defined
343       // by the instruction.  We pretend a virtual copy sits just prior
344       // to the instruction and kills the src-def&#39;d register.
345       // In other words, for 2-address instructions the defined value
346       // interferes with all inputs.
347       uint idx;
348       if( n-&gt;is_Mach() &amp;&amp; (idx = n-&gt;as_Mach()-&gt;two_adr()) ) {
349         const MachNode *mach = n-&gt;as_Mach();
350         // Sometimes my 2-address ADDs are commuted in a bad way.
351         // We generally want the USE-DEF register to refer to the
352         // loop-varying quantity, to avoid a copy.
353         uint op = mach-&gt;ideal_Opcode();
354         // Check that mach-&gt;num_opnds() == 3 to ensure instruction is
355         // not subsuming constants, effectively excludes addI_cin_imm
356         // Can NOT swap for instructions like addI_cin_imm since it
357         // is adding zero to yhi + carry and the second ideal-input
358         // points to the result of adding low-halves.
359         // Checking req() and num_opnds() does NOT distinguish addI_cout from addI_cout_imm
360         if( (op == Op_AddI &amp;&amp; mach-&gt;req() == 3 &amp;&amp; mach-&gt;num_opnds() == 3) &amp;&amp;
361             n-&gt;in(1)-&gt;bottom_type()-&gt;base() == Type::Int &amp;&amp;
362             // See if the ADD is involved in a tight data loop the wrong way
363             n-&gt;in(2)-&gt;is_Phi() &amp;&amp;
364             n-&gt;in(2)-&gt;in(2) == n ) {
365           Node *tmp = n-&gt;in(1);
366           n-&gt;set_req( 1, n-&gt;in(2) );
367           n-&gt;set_req( 2, tmp );
368         }
369         // Defined value interferes with all inputs
370         uint lidx = _lrg_map.live_range_id(n-&gt;in(idx));
371         for (uint k = 1; k &lt; n-&gt;req(); k++) {
372           uint kidx = _lrg_map.live_range_id(n-&gt;in(k));
373           if (kidx != lidx) {
374             _ifg-&gt;add_edge(r, kidx);
375           }
376         }
377       }
378     } // End of forall instructions in block
379   } // End of forall blocks
380 }
381 
382 #ifdef ASSERT
383 uint PhaseChaitin::count_int_pressure(IndexSet* liveout) {
<a name="20" id="anc20"></a>


384   IndexSetIterator elements(liveout);
385   uint lidx = elements.next();
386   uint cnt = 0;
387   while (lidx != 0) {
388     LRG&amp; lrg = lrgs(lidx);
389     if (lrg.mask_is_nonempty_and_up() &amp;&amp;
390         !lrg.is_float_or_vector() &amp;&amp;
391         lrg.mask().overlap(*Matcher::idealreg2regmask[Op_RegI])) {
392       cnt += lrg.reg_pressure();
393     }
394     lidx = elements.next();
395   }
396   return cnt;
397 }
398 
399 uint PhaseChaitin::count_float_pressure(IndexSet* liveout) {
<a name="21" id="anc21"></a>


400   IndexSetIterator elements(liveout);
401   uint lidx = elements.next();
402   uint cnt = 0;
403   while (lidx != 0) {
404     LRG&amp; lrg = lrgs(lidx);
405     if (lrg.mask_is_nonempty_and_up() &amp;&amp; lrg.is_float_or_vector()) {
406       cnt += lrg.reg_pressure();
407     }
408     lidx = elements.next();
409   }
410   return cnt;
411 }
412 #endif
413 
414 /*
415  * Adjust register pressure down by 1.  Capture last hi-to-low transition,
416  */
417 void PhaseChaitin::lower_pressure(Block* b, uint location, LRG&amp; lrg, IndexSet* liveout, Pressure&amp; int_pressure, Pressure&amp; float_pressure) {
418   if (lrg.mask_is_nonempty_and_up()) {
419     if (lrg.is_float_or_vector()) {
420       float_pressure.lower(lrg, location);
421     } else {
422       // Do not count the SP and flag registers
423       const RegMask&amp; r = lrg.mask();
424       if (r.overlap(*Matcher::idealreg2regmask[Op_RegI])) {
425         int_pressure.lower(lrg, location);
426       }
427     }
428   }
429   if (_scheduling_info_generated == false) {
430     assert(int_pressure.current_pressure() == count_int_pressure(liveout), &quot;the int pressure is incorrect&quot;);
431     assert(float_pressure.current_pressure() == count_float_pressure(liveout), &quot;the float pressure is incorrect&quot;);
432   }
433 }
434 
435 /* Go to the first non-phi index in a block */
436 static uint first_nonphi_index(Block* b) {
437   uint i;
438   uint end_idx = b-&gt;end_idx();
439   for (i = 1; i &lt; end_idx; i++) {
440     Node* n = b-&gt;get_node(i);
441     if (!n-&gt;is_Phi()) {
442       break;
443     }
444   }
445   return i;
446 }
447 
448 /*
449  * Spills could be inserted before a CreateEx node which should be the first
450  * instruction in a block after Phi nodes. If so, move the CreateEx node up.
451  */
452 static void move_exception_node_up(Block* b, uint first_inst, uint last_inst) {
453   for (uint i = first_inst; i &lt; last_inst; i++) {
454     Node* ex = b-&gt;get_node(i);
455     if (ex-&gt;is_SpillCopy()) {
456       continue;
457     }
458 
459     if (i &gt; first_inst &amp;&amp;
460         ex-&gt;is_Mach() &amp;&amp; ex-&gt;as_Mach()-&gt;ideal_Opcode() == Op_CreateEx) {
461       b-&gt;remove_node(i);
462       b-&gt;insert_node(ex, first_inst);
463     }
464     // Stop once a CreateEx or any other node is found
465     break;
466   }
467 }
468 
469 /*
470  * When new live ranges are live, we raise the register pressure
471  */
472 void PhaseChaitin::raise_pressure(Block* b, LRG&amp; lrg, Pressure&amp; int_pressure, Pressure&amp; float_pressure) {
473   if (lrg.mask_is_nonempty_and_up()) {
474     if (lrg.is_float_or_vector()) {
475       float_pressure.raise(lrg);
476     } else {
477       // Do not count the SP and flag registers
478       const RegMask&amp; rm = lrg.mask();
479       if (rm.overlap(*Matcher::idealreg2regmask[Op_RegI])) {
480         int_pressure.raise(lrg);
481       }
482     }
483   }
484 }
485 
486 
487 /*
488  * Computes the initial register pressure of a block, looking at all live
489  * ranges in the liveout. The register pressure is computed for both float
490  * and int/pointer registers.
491  * Live ranges in the liveout are presumed live for the whole block.
492  * We add the cost for the whole block to the area of the live ranges initially.
493  * If a live range gets killed in the block, we&#39;ll subtract the unused part of
494  * the block from the area.
495  */
496 void PhaseChaitin::compute_initial_block_pressure(Block* b, IndexSet* liveout, Pressure&amp; int_pressure, Pressure&amp; float_pressure, double cost) {
<a name="22" id="anc22"></a><span class="line-modified">497   IndexSetIterator elements(liveout);</span>
<span class="line-modified">498   uint lid = elements.next();</span>
<span class="line-modified">499   while (lid != 0) {</span>
<span class="line-modified">500     LRG&amp; lrg = lrgs(lid);</span>
<span class="line-modified">501     lrg._area += cost;</span>
<span class="line-modified">502     raise_pressure(b, lrg, int_pressure, float_pressure);</span>
<span class="line-modified">503     lid = elements.next();</span>


504   }
505   assert(int_pressure.current_pressure() == count_int_pressure(liveout), &quot;the int pressure is incorrect&quot;);
506   assert(float_pressure.current_pressure() == count_float_pressure(liveout), &quot;the float pressure is incorrect&quot;);
507 }
508 
509 /*
510 * Computes the entry register pressure of a block, looking at all live
511 * ranges in the livein. The register pressure is computed for both float
512 * and int/pointer registers.
513 */
514 void PhaseChaitin::compute_entry_block_pressure(Block* b) {
<a name="23" id="anc23"></a><span class="line-modified">515   IndexSet* livein = _live-&gt;livein(b);</span>
<span class="line-modified">516   IndexSetIterator elements(livein);</span>
<span class="line-modified">517   uint lid = elements.next();</span>
<span class="line-modified">518   while (lid != 0) {</span>
<span class="line-modified">519     LRG&amp; lrg = lrgs(lid);</span>
<span class="line-modified">520     raise_pressure(b, lrg, _sched_int_pressure, _sched_float_pressure);</span>
<span class="line-modified">521     lid = elements.next();</span>


522   }
523   // Now check phis for locally defined inputs
524   for (uint j = 0; j &lt; b-&gt;number_of_nodes(); j++) {
525     Node* n = b-&gt;get_node(j);
526     if (n-&gt;is_Phi()) {
527       for (uint k = 1; k &lt; n-&gt;req(); k++) {
528         Node* phi_in = n-&gt;in(k);
529         // Because we are talking about phis, raise register pressure once for each
530         // instance of a phi to account for a single value
531         if (_cfg.get_block_for_node(phi_in) == b) {
532           LRG&amp; lrg = lrgs(phi_in-&gt;_idx);
533           raise_pressure(b, lrg, _sched_int_pressure, _sched_float_pressure);
534           break;
535         }
536       }
537     }
538   }
539   _sched_int_pressure.set_start_pressure(_sched_int_pressure.current_pressure());
540   _sched_float_pressure.set_start_pressure(_sched_float_pressure.current_pressure());
541 }
542 
543 /*
544 * Computes the exit register pressure of a block, looking at all live
545 * ranges in the liveout. The register pressure is computed for both float
546 * and int/pointer registers.
547 */
548 void PhaseChaitin::compute_exit_block_pressure(Block* b) {
<a name="24" id="anc24"></a>
549   IndexSet* livein = _live-&gt;live(b);
<a name="25" id="anc25"></a><span class="line-removed">550   IndexSetIterator elements(livein);</span>
551   _sched_int_pressure.set_current_pressure(0);
552   _sched_float_pressure.set_current_pressure(0);
<a name="26" id="anc26"></a><span class="line-modified">553   uint lid = elements.next();</span>
<span class="line-modified">554   while (lid != 0) {</span>
<span class="line-modified">555     LRG&amp; lrg = lrgs(lid);</span>
<span class="line-modified">556     raise_pressure(b, lrg, _sched_int_pressure, _sched_float_pressure);</span>
<span class="line-modified">557     lid = elements.next();</span>



558   }
559 }
560 
561 /*
562  * Remove dead node if it&#39;s not used.
563  * We only remove projection nodes if the node &quot;defining&quot; the projection is
564  * dead, for example on x86, if we have a dead Add node we remove its
565  * RFLAGS node.
566  */
567 bool PhaseChaitin::remove_node_if_not_used(Block* b, uint location, Node* n, uint lid, IndexSet* liveout) {
568   Node* def = n-&gt;in(0);
569   if (!n-&gt;is_Proj() ||
570       (_lrg_map.live_range_id(def) &amp;&amp; !liveout-&gt;member(_lrg_map.live_range_id(def)))) {
571     if (n-&gt;is_MachProj()) {
572       // Don&#39;t remove KILL projections if their &quot;defining&quot; nodes have
573       // memory effects (have SCMemProj projection node) -
574       // they are not dead even when their result is not used.
575       // For example, compareAndSwapL (and other CAS) and EncodeISOArray nodes.
576       // The method add_input_to_liveout() keeps such nodes alive (put them on liveout list)
577       // when it sees SCMemProj node in a block. Unfortunately SCMemProj node could be placed
578       // in block in such order that KILL MachProj nodes are processed first.
579       if (def-&gt;has_out_with(Op_SCMemProj)) {
580         return false;
581       }
582     }
583     b-&gt;remove_node(location);
584     LRG&amp; lrg = lrgs(lid);
585     if (lrg._def == n) {
586       lrg._def = 0;
587     }
588     n-&gt;disconnect_inputs(NULL, C);
589     _cfg.unmap_node_from_block(n);
590     n-&gt;replace_by(C-&gt;top());
591     return true;
592   }
593   return false;
594 }
595 
596 /*
597  * When encountering a fat projection, we might go from a low to high to low
598  * (since the fat proj only lives at this instruction) going backwards in the
599  * block. If we find a low to high transition, we record it.
600  */
601 void PhaseChaitin::check_for_high_pressure_transition_at_fatproj(uint&amp; block_reg_pressure, uint location, LRG&amp; lrg, Pressure&amp; pressure, const int op_regtype) {
602   RegMask mask_tmp = lrg.mask();
603   mask_tmp.AND(*Matcher::idealreg2regmask[op_regtype]);
604   pressure.check_pressure_at_fatproj(location, mask_tmp);
605 }
606 
607 /*
608  * Insure high score for immediate-use spill copies so they get a color.
609  * All single-use MachSpillCopy(s) that immediately precede their
610  * use must color early.  If a longer live range steals their
611  * color, the spill copy will split and may push another spill copy
612  * further away resulting in an infinite spill-split-retry cycle.
613  * Assigning a zero area results in a high score() and a good
614  * location in the simplify list.
615  */
616 void PhaseChaitin::assign_high_score_to_immediate_copies(Block* b, Node* n, LRG&amp; lrg, uint next_inst, uint last_inst) {
617   if (n-&gt;is_SpillCopy() &amp;&amp;
618       lrg.is_singledef() &amp;&amp; // A multi defined live range can still split
619       n-&gt;outcnt() == 1 &amp;&amp;   // and use must be in this block
620       _cfg.get_block_for_node(n-&gt;unique_out()) == b) {
621 
622     Node* single_use = n-&gt;unique_out();
623     assert(b-&gt;find_node(single_use) &gt;= next_inst, &quot;Use must be later in block&quot;);
624     // Use can be earlier in block if it is a Phi, but then I should be a MultiDef
625 
626     // Find first non SpillCopy &#39;m&#39; that follows the current instruction
627     // (current_inst - 1) is index for current instruction &#39;n&#39;
628     Node* m = n;
629     for (uint i = next_inst; i &lt;= last_inst &amp;&amp; m-&gt;is_SpillCopy(); ++i) {
630       m = b-&gt;get_node(i);
631     }
632     if (m == single_use) {
633       lrg._area = 0.0;
634     }
635   }
636 }
637 
638 /*
639  * Copies do not define a new value and so do not interfere.
640  * Remove the copies source from the liveout set before interfering.
641  */
642 void PhaseChaitin::remove_interference_from_copy(Block* b, uint location, uint lid_copy, IndexSet* liveout, double cost, Pressure&amp; int_pressure, Pressure&amp; float_pressure) {
643   if (liveout-&gt;remove(lid_copy)) {
644     LRG&amp; lrg_copy = lrgs(lid_copy);
645     lrg_copy._area -= cost;
646 
647     // Lower register pressure since copy and definition can share the same register
648     lower_pressure(b, location, lrg_copy, liveout, int_pressure, float_pressure);
649   }
650 }
651 
652 /*
653  * The defined value must go in a particular register. Remove that register from
654  * all conflicting parties and avoid the interference.
655  */
656 void PhaseChaitin::remove_bound_register_from_interfering_live_ranges(LRG&amp; lrg, IndexSet* liveout, uint&amp; must_spill) {
<a name="27" id="anc27"></a>
657   // Check for common case
658   const RegMask&amp; rm = lrg.mask();
659   int r_size = lrg.num_regs();
660   // Smear odd bits
661   IndexSetIterator elements(liveout);
662   uint l = elements.next();
663   while (l != 0) {
664     LRG&amp; interfering_lrg = lrgs(l);
665     // If &#39;l&#39; must spill already, do not further hack his bits.
666     // He&#39;ll get some interferences and be forced to spill later.
667     if (interfering_lrg._must_spill) {
668       l = elements.next();
669       continue;
670     }
671 
672     // Remove bound register(s) from &#39;l&#39;s choices
673     RegMask old = interfering_lrg.mask();
674     uint old_size = interfering_lrg.mask_size();
675 
676     // Remove the bits from LRG &#39;rm&#39; from LRG &#39;l&#39; so &#39;l&#39; no
677     // longer interferes with &#39;rm&#39;.  If &#39;l&#39; requires aligned
678     // adjacent pairs, subtract out bit pairs.
679     assert(!interfering_lrg._is_vector || !interfering_lrg._fat_proj, &quot;sanity&quot;);
680 
681     if (interfering_lrg.num_regs() &gt; 1 &amp;&amp; !interfering_lrg._fat_proj) {
682       RegMask r2mask = rm;
683       // Leave only aligned set of bits.
684       r2mask.smear_to_sets(interfering_lrg.num_regs());
685       // It includes vector case.
686       interfering_lrg.SUBTRACT(r2mask);
687       interfering_lrg.compute_set_mask_size();
688     } else if (r_size != 1) {
689       // fat proj
690       interfering_lrg.SUBTRACT(rm);
691       interfering_lrg.compute_set_mask_size();
692     } else {
693       // Common case: size 1 bound removal
694       OptoReg::Name r_reg = rm.find_first_elem();
695       if (interfering_lrg.mask().Member(r_reg)) {
696         interfering_lrg.Remove(r_reg);
697         interfering_lrg.set_mask_size(interfering_lrg.mask().is_AllStack() ? LRG::AllStack_size : old_size - 1);
698       }
699     }
700 
701     // If &#39;l&#39; goes completely dry, it must spill.
702     if (interfering_lrg.not_free()) {
703       // Give &#39;l&#39; some kind of reasonable mask, so it picks up
704       // interferences (and will spill later).
705       interfering_lrg.set_mask(old);
706       interfering_lrg.set_mask_size(old_size);
707       must_spill++;
708       interfering_lrg._must_spill = 1;
709       interfering_lrg.set_reg(OptoReg::Name(LRG::SPILL_REG));
710     }
711     l = elements.next();
712   }
713 }
714 
715 /*
716  * Start loop at 1 (skip control edge) for most Nodes. SCMemProj&#39;s might be the
717  * sole use of a StoreLConditional. While StoreLConditionals set memory (the
718  * SCMemProj use) they also def flags; if that flag def is unused the allocator
719  * sees a flag-setting instruction with no use of the flags and assumes it&#39;s
720  * dead.  This keeps the (useless) flag-setting behavior alive while also
721  * keeping the (useful) memory update effect.
722  */
723 void PhaseChaitin::add_input_to_liveout(Block* b, Node* n, IndexSet* liveout, double cost, Pressure&amp; int_pressure, Pressure&amp; float_pressure) {
724   JVMState* jvms = n-&gt;jvms();
725   uint debug_start = jvms ? jvms-&gt;debug_start() : 999999;
726 
727   for (uint k = ((n-&gt;Opcode() == Op_SCMemProj) ? 0:1); k &lt; n-&gt;req(); k++) {
728     Node* def = n-&gt;in(k);
729     uint lid = _lrg_map.live_range_id(def);
730     if (!lid) {
731       continue;
732     }
733     LRG&amp; lrg = lrgs(lid);
734 
735     // No use-side cost for spilling debug info
736     if (k &lt; debug_start) {
737       // A USE costs twice block frequency (once for the Load, once
738       // for a Load-delay).  Rematerialized uses only cost once.
739       lrg._cost += (def-&gt;rematerialize() ? b-&gt;_freq : (b-&gt;_freq * 2));
740     }
741 
742     if (liveout-&gt;insert(lid)) {
743       // Newly live things assumed live from here to top of block
744       lrg._area += cost;
745       raise_pressure(b, lrg, int_pressure, float_pressure);
746       assert(int_pressure.current_pressure() == count_int_pressure(liveout), &quot;the int pressure is incorrect&quot;);
747       assert(float_pressure.current_pressure() == count_float_pressure(liveout), &quot;the float pressure is incorrect&quot;);
748     }
749     assert(lrg._area &gt;= 0.0, &quot;negative spill area&quot; );
750   }
751 }
752 
753 /*
754  * If we run off the top of the block with high pressure just record that the
755  * whole block is high pressure. (Even though we might have a transition
756  * later down in the block)
757  */
758 void PhaseChaitin::check_for_high_pressure_block(Pressure&amp; pressure) {
759   // current pressure now means the pressure before the first instruction in the block
760   // (since we have stepped through all instructions backwards)
761   if (pressure.current_pressure() &gt; pressure.high_pressure_limit()) {
762     pressure.set_high_pressure_index_to_block_start();
763   }
764 }
765 
766 /*
767  * Compute high pressure indice; avoid landing in the middle of projnodes
768  * and set the high pressure index for the block
769  */
770 void PhaseChaitin::adjust_high_pressure_index(Block* b, uint&amp; block_hrp_index, Pressure&amp; pressure) {
771   uint i = pressure.high_pressure_index();
772   if (i &lt; b-&gt;number_of_nodes() &amp;&amp; i &lt; b-&gt;end_idx() + 1) {
773     Node* cur = b-&gt;get_node(i);
774     while (cur-&gt;is_Proj() || (cur-&gt;is_MachNullCheck()) || cur-&gt;is_Catch()) {
775       cur = b-&gt;get_node(--i);
776     }
777   }
778   block_hrp_index = i;
779 }
780 
781 void PhaseChaitin::print_pressure_info(Pressure&amp; pressure, const char *str) {
782   if (str != NULL) {
783     tty-&gt;print_cr(&quot;#  *** %s ***&quot;, str);
784   }
785   tty-&gt;print_cr(&quot;#     start pressure is = %d&quot;, pressure.start_pressure());
786   tty-&gt;print_cr(&quot;#     max pressure is = %d&quot;, pressure.final_pressure());
787   tty-&gt;print_cr(&quot;#     end pressure is = %d&quot;, pressure.current_pressure());
788   tty-&gt;print_cr(&quot;#&quot;);
789 }
790 
791 /* Build an interference graph:
792  *   That is, if 2 live ranges are simultaneously alive but in their acceptable
793  *   register sets do not overlap, then they do not interfere. The IFG is built
794  *   by a single reverse pass over each basic block. Starting with the known
795  *   live-out set, we remove things that get defined and add things that become
796  *   live (essentially executing one pass of a standard LIVE analysis). Just
797  *   before a Node defines a value (and removes it from the live-ness set) that
798  *   value is certainly live. The defined value interferes with everything
799  *   currently live. The value is then removed from the live-ness set and it&#39;s
800  *   inputs are added to the live-ness set.
801  * Compute register pressure for each block:
802  *   We store the biggest register pressure for each block and also the first
803  *   low to high register pressure transition within the block (if any).
804  */
805 uint PhaseChaitin::build_ifg_physical( ResourceArea *a ) {
806   Compile::TracePhase tp(&quot;buildIFG&quot;, &amp;timers[_t_buildIFGphysical]);
807 
808   uint must_spill = 0;
809   for (uint i = 0; i &lt; _cfg.number_of_blocks(); i++) {
810     Block* block = _cfg.get_block(i);
811 
812     // Clone (rather than smash in place) the liveout info, so it is alive
813     // for the &quot;collect_gc_info&quot; phase later.
814     IndexSet liveout(_live-&gt;live(block));
815 
816     uint first_inst = first_nonphi_index(block);
817     uint last_inst = block-&gt;end_idx();
818 
819     move_exception_node_up(block, first_inst, last_inst);
820 
821     Pressure int_pressure(last_inst + 1, INTPRESSURE);
822     Pressure float_pressure(last_inst + 1, FLOATPRESSURE);
823     block-&gt;_reg_pressure = 0;
824     block-&gt;_freg_pressure = 0;
825 
826     int inst_count = last_inst - first_inst;
827     double cost = (inst_count &lt;= 0) ? 0.0 : block-&gt;_freq * double(inst_count);
828     assert(cost &gt;= 0.0, &quot;negative spill cost&quot; );
829 
830     compute_initial_block_pressure(block, &amp;liveout, int_pressure, float_pressure, cost);
831 
832     for (uint location = last_inst; location &gt; 0; location--) {
833       Node* n = block-&gt;get_node(location);
834       uint lid = _lrg_map.live_range_id(n);
835 
<a name="28" id="anc28"></a><span class="line-modified">836       if(lid) {</span>
837         LRG&amp; lrg = lrgs(lid);
838 
839         // A DEF normally costs block frequency; rematerialized values are
840         // removed from the DEF sight, so LOWER costs here.
841         lrg._cost += n-&gt;rematerialize() ? 0 : block-&gt;_freq;
842 
843         if (!liveout.member(lid) &amp;&amp; n-&gt;Opcode() != Op_SafePoint) {
844           if (remove_node_if_not_used(block, location, n, lid, &amp;liveout)) {
845             float_pressure.lower_high_pressure_index();
846             int_pressure.lower_high_pressure_index();
847             continue;
848           }
849           if (lrg._fat_proj) {
850             check_for_high_pressure_transition_at_fatproj(block-&gt;_reg_pressure, location, lrg, int_pressure, Op_RegI);
851             check_for_high_pressure_transition_at_fatproj(block-&gt;_freg_pressure, location, lrg, float_pressure, Op_RegD);
852           }
853         } else {
854           // A live range ends at its definition, remove the remaining area.
855           // If the cost is +Inf (which might happen in extreme cases), the lrg area will also be +Inf,
856           // and +Inf - +Inf = NaN. So let&#39;s not do that subtraction.
857           if (g_isfinite(cost)) {
858             lrg._area -= cost;
859           }
860           assert(lrg._area &gt;= 0.0, &quot;negative spill area&quot; );
861 
862           assign_high_score_to_immediate_copies(block, n, lrg, location + 1, last_inst);
863 
864           if (liveout.remove(lid)) {
865             lower_pressure(block, location, lrg, &amp;liveout, int_pressure, float_pressure);
866           }
867           uint copy_idx = n-&gt;is_Copy();
868           if (copy_idx) {
869             uint lid_copy = _lrg_map.live_range_id(n-&gt;in(copy_idx));
870             remove_interference_from_copy(block, location, lid_copy, &amp;liveout, cost, int_pressure, float_pressure);
871           }
872         }
873 
874         // Since rematerializable DEFs are not bound but the live range is,
875         // some uses must be bound. If we spill live range &#39;r&#39;, it can
876         // rematerialize at each use site according to its bindings.
877         if (lrg.is_bound() &amp;&amp; !n-&gt;rematerialize() &amp;&amp; lrg.mask().is_NotEmpty()) {
878           remove_bound_register_from_interfering_live_ranges(lrg, &amp;liveout, must_spill);
879         }
880         interfere_with_live(lid, &amp;liveout);
881       }
882 
883       // Area remaining in the block
884       inst_count--;
885       cost = (inst_count &lt;= 0) ? 0.0 : block-&gt;_freq * double(inst_count);
886 
887       if (!n-&gt;is_Phi()) {
888         add_input_to_liveout(block, n, &amp;liveout, cost, int_pressure, float_pressure);
889       }
890     }
891 
892     check_for_high_pressure_block(int_pressure);
893     check_for_high_pressure_block(float_pressure);
894     adjust_high_pressure_index(block, block-&gt;_ihrp_index, int_pressure);
895     adjust_high_pressure_index(block, block-&gt;_fhrp_index, float_pressure);
896     // set the final_pressure as the register pressure for the block
897     block-&gt;_reg_pressure = int_pressure.final_pressure();
898     block-&gt;_freg_pressure = float_pressure.final_pressure();
899 
900 #ifndef PRODUCT
901     // Gather Register Pressure Statistics
902     if (PrintOptoStatistics) {
903       if (block-&gt;_reg_pressure &gt; int_pressure.high_pressure_limit() || block-&gt;_freg_pressure &gt; float_pressure.high_pressure_limit()) {
904         _high_pressure++;
905       } else {
906         _low_pressure++;
907       }
908     }
909 #endif
910   }
911 
912   return must_spill;
913 }
<a name="29" id="anc29"></a><b style="font-size: large; color: red">--- EOF ---</b>
















































































</pre>
<input id="eof" value="29" type="hidden" />
</body>
</html>