<stg><name>infer</name>


<trans_list>

<trans id="1318" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1319" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1320" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1321" from="3" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1322" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_9_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1323" from="4" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1324" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1325" from="5" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_3_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1326" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_3_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1327" from="6" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1328" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1329" from="7" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1330" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1331" from="8" to="301">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1332" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1662" from="9" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1663" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1661" from="10" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1338" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1339" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1672" from="13" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond10_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1673" from="13" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1665" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1666" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1667" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1668" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1669" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1670" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1671" from="20" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1350" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1705" from="22" to="53">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i1_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1706" from="22" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i1_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1675" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1676" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1677" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1678" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1679" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1680" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1681" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1682" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1683" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1684" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1685" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1686" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1687" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1688" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1689" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1690" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1691" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1692" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1693" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1694" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1695" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1696" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1697" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1698" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1699" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1700" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1701" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1702" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1703" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1704" from="52" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1384" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1385" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1715" from="55" to="63">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1716" from="55" to="56">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1708" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1709" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1710" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1711" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1712" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1713" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1714" from="62" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1396" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1748" from="64" to="95">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i2_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1749" from="64" to="65">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i2_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1718" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1719" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1720" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1721" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1722" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1723" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1724" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1725" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1726" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1727" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1728" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1729" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1730" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1731" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1732" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1733" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1734" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1735" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1736" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1737" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1738" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1739" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1740" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1741" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1742" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1743" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1744" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1745" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1746" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1747" from="94" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1430" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1431" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1758" from="97" to="105">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1759" from="97" to="98">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1751" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1752" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1753" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1754" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1755" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1756" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1757" from="104" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1442" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1822" from="106" to="168">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i3_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1823" from="106" to="107">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i3_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1761" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1762" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1763" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1764" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1765" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1766" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1767" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1768" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1769" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1770" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1771" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1772" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1773" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1774" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1775" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1776" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1777" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1778" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1779" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1780" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1781" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1782" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1783" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1784" from="130" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1785" from="131" to="132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1786" from="132" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1787" from="133" to="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1788" from="134" to="135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1789" from="135" to="136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1790" from="136" to="137">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1791" from="137" to="138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1792" from="138" to="139">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1793" from="139" to="140">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1794" from="140" to="141">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1795" from="141" to="142">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1796" from="142" to="143">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1797" from="143" to="144">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1798" from="144" to="145">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1799" from="145" to="146">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1800" from="146" to="147">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1801" from="147" to="148">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1802" from="148" to="149">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1803" from="149" to="150">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1804" from="150" to="151">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1805" from="151" to="152">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1806" from="152" to="153">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1807" from="153" to="154">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1808" from="154" to="155">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1809" from="155" to="156">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1810" from="156" to="157">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1811" from="157" to="158">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1812" from="158" to="159">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1813" from="159" to="160">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1814" from="160" to="161">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1815" from="161" to="162">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1816" from="162" to="163">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1817" from="163" to="164">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1818" from="164" to="165">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1819" from="165" to="166">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1820" from="166" to="167">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1821" from="167" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1507" from="168" to="169">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1508" from="169" to="170">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1832" from="170" to="178">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1833" from="170" to="171">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1825" from="171" to="172">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1826" from="172" to="173">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1827" from="173" to="174">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1828" from="174" to="175">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1829" from="175" to="176">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1830" from="176" to="177">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1831" from="177" to="170">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1519" from="178" to="179">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1865" from="179" to="210">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i4_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1866" from="179" to="180">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i4_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1835" from="180" to="181">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1836" from="181" to="182">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1837" from="182" to="183">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1838" from="183" to="184">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1839" from="184" to="185">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1840" from="185" to="186">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1841" from="186" to="187">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1842" from="187" to="188">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1843" from="188" to="189">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1844" from="189" to="190">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1845" from="190" to="191">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1846" from="191" to="192">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1847" from="192" to="193">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1848" from="193" to="194">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1849" from="194" to="195">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1850" from="195" to="196">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1851" from="196" to="197">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1852" from="197" to="198">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1853" from="198" to="199">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1854" from="199" to="200">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1855" from="200" to="201">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1856" from="201" to="202">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1857" from="202" to="203">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1858" from="203" to="204">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1859" from="204" to="205">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1860" from="205" to="206">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1861" from="206" to="207">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1862" from="207" to="208">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1863" from="208" to="209">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1864" from="209" to="179">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1553" from="210" to="211">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1872" from="211" to="216">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i5_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1873" from="211" to="212">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i5_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1868" from="212" to="213">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1869" from="213" to="214">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1870" from="214" to="215">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1871" from="215" to="211">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1561" from="216" to="217">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1879" from="217" to="222">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i6_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1880" from="217" to="218">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i6_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1875" from="218" to="219">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1876" from="219" to="220">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1877" from="220" to="221">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1878" from="221" to="217">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1569" from="222" to="223">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1889" from="223" to="231">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1890" from="223" to="224">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1882" from="224" to="225">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1883" from="225" to="226">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1884" from="226" to="227">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1885" from="227" to="228">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1886" from="228" to="229">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1887" from="229" to="230">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1888" from="230" to="223">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1580" from="231" to="232">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1953" from="232" to="294">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1954" from="232" to="233">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1892" from="233" to="234">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1893" from="234" to="235">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1894" from="235" to="236">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1895" from="236" to="237">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1896" from="237" to="238">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1897" from="238" to="239">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1898" from="239" to="240">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1899" from="240" to="241">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1900" from="241" to="242">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1901" from="242" to="243">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1902" from="243" to="244">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1903" from="244" to="245">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1904" from="245" to="246">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1905" from="246" to="247">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1906" from="247" to="248">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1907" from="248" to="249">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1908" from="249" to="250">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1909" from="250" to="251">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1910" from="251" to="252">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1911" from="252" to="253">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1912" from="253" to="254">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1913" from="254" to="255">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1914" from="255" to="256">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1915" from="256" to="257">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1916" from="257" to="258">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1917" from="258" to="259">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1918" from="259" to="260">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1919" from="260" to="261">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1920" from="261" to="262">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1921" from="262" to="263">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1922" from="263" to="264">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1923" from="264" to="265">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1924" from="265" to="266">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1925" from="266" to="267">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1926" from="267" to="268">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1927" from="268" to="269">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1928" from="269" to="270">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1929" from="270" to="271">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1930" from="271" to="272">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1931" from="272" to="273">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1932" from="273" to="274">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1933" from="274" to="275">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1934" from="275" to="276">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1935" from="276" to="277">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1936" from="277" to="278">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1937" from="278" to="279">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1938" from="279" to="280">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1939" from="280" to="281">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1940" from="281" to="282">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1941" from="282" to="283">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1942" from="283" to="284">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1943" from="284" to="285">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1944" from="285" to="286">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1945" from="286" to="287">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1946" from="287" to="288">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1947" from="288" to="289">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1948" from="289" to="290">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1949" from="290" to="291">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1950" from="291" to="292">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1951" from="292" to="293">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1952" from="293" to="232">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1645" from="294" to="295">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1960" from="295" to="300">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i8_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1961" from="295" to="296">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i8_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1956" from="296" to="297">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1957" from="297" to="298">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1958" from="298" to="299">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1959" from="299" to="295">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1653" from="300" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1655" from="301" to="302">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1656" from="302" to="303">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1657" from="303" to="304">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1658" from="304" to="305">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1659" from="305" to="306">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="307" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="64">
<![CDATA[
entry:0  %gate_f_0 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="gate_f_0"/></StgValue>
</operation>

<operation id="308" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="64">
<![CDATA[
entry:1  %gate_f_1 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="gate_f_1"/></StgValue>
</operation>

<operation id="309" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="64">
<![CDATA[
entry:2  %gate_i_0 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="gate_i_0"/></StgValue>
</operation>

<operation id="310" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="64">
<![CDATA[
entry:3  %gate_i_1 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="gate_i_1"/></StgValue>
</operation>

<operation id="311" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="64">
<![CDATA[
entry:4  %gate_o_0 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="gate_o_0"/></StgValue>
</operation>

<operation id="312" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="64">
<![CDATA[
entry:5  %gate_o_1 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="gate_o_1"/></StgValue>
</operation>

<operation id="313" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="64">
<![CDATA[
entry:6  %stat_C_0 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="stat_C_0"/></StgValue>
</operation>

<operation id="314" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="64">
<![CDATA[
entry:7  %stat_C_1 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="stat_C_1"/></StgValue>
</operation>

<operation id="315" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="64">
<![CDATA[
entry:8  %C_t_0 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="C_t_0"/></StgValue>
</operation>

<operation id="316" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="64">
<![CDATA[
entry:9  %C_t_1 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="C_t_1"/></StgValue>
</operation>

<operation id="317" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="64">
<![CDATA[
entry:10  %h_t_0 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="h_t_0"/></StgValue>
</operation>

<operation id="318" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="64">
<![CDATA[
entry:11  %h_t_1 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="h_t_1"/></StgValue>
</operation>

<operation id="319" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="64">
<![CDATA[
entry:12  %vec_i_0 = alloca [20 x float], align 4

]]></Node>
<StgValue><ssdm name="vec_i_0"/></StgValue>
</operation>

<operation id="320" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="64">
<![CDATA[
entry:13  %vec_i_1 = alloca [20 x float], align 4

]]></Node>
<StgValue><ssdm name="vec_i_1"/></StgValue>
</operation>

<operation id="321" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="64">
<![CDATA[
entry:14  %vec_tmp_0 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="vec_tmp_0"/></StgValue>
</operation>

<operation id="322" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="64">
<![CDATA[
entry:15  %vec_tmp_1 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="vec_tmp_1"/></StgValue>
</operation>

<operation id="323" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="0">
<![CDATA[
entry:16  br label %meminst.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="324" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
meminst.i:0  %invdar_i = phi i5 [ 0, %entry ], [ %indvarinc_i, %meminst73.i ]

]]></Node>
<StgValue><ssdm name="invdar_i"/></StgValue>
</operation>

<operation id="325" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
meminst.i:1  %indvarinc_i = add i5 1, %invdar_i

]]></Node>
<StgValue><ssdm name="indvarinc_i"/></StgValue>
</operation>

<operation id="326" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="5">
<![CDATA[
meminst.i:2  %tmp = trunc i5 %invdar_i to i1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="327" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="4" op_0_bw="4" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
meminst.i:3  %newIndex_i = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %invdar_i, i32 1, i32 4)

]]></Node>
<StgValue><ssdm name="newIndex_i"/></StgValue>
</operation>

<operation id="328" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="4">
<![CDATA[
meminst.i:4  %newIndex1_i = zext i4 %newIndex_i to i64

]]></Node>
<StgValue><ssdm name="newIndex1_i"/></StgValue>
</operation>

<operation id="329" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.i:5  %gate_f_0_addr = getelementptr [16 x float]* %gate_f_0, i64 0, i64 %newIndex1_i

]]></Node>
<StgValue><ssdm name="gate_f_0_addr"/></StgValue>
</operation>

<operation id="330" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.i:6  %gate_f_1_addr = getelementptr [16 x float]* %gate_f_1, i64 0, i64 %newIndex1_i

]]></Node>
<StgValue><ssdm name="gate_f_1_addr"/></StgValue>
</operation>

<operation id="331" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst.i:7  br i1 %tmp, label %branch1.i, label %branch0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="332" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch0.i:0  store float 0.000000e+00, float* %gate_f_0_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="333" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="0">
<![CDATA[
branch0.i:1  br label %meminst73.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="334" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch1.i:0  store float 0.000000e+00, float* %gate_f_1_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="335" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="0">
<![CDATA[
branch1.i:1  br label %meminst73.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="336" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
meminst73.i:0  %tmp_7_i = icmp eq i5 %invdar_i, -1

]]></Node>
<StgValue><ssdm name="tmp_7_i"/></StgValue>
</operation>

<operation id="337" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
meminst73.i:1  %empty = call i32 (...)* @_ssdm_op_SpecLoopName([14 x i8]* @memset_gate_f_str) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="338" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst73.i:2  %empty_42 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="339" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst73.i:3  br i1 %tmp_7_i, label %meminst1.i.preheader, label %meminst.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="340" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="0">
<![CDATA[
meminst1.i.preheader:0  br label %meminst1.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="341" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
meminst1.i:0  %invdar2_i = phi i5 [ %indvarinc3_i, %meminst1120.i ], [ 0, %meminst1.i.preheader ]

]]></Node>
<StgValue><ssdm name="invdar2_i"/></StgValue>
</operation>

<operation id="342" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
meminst1.i:1  %indvarinc3_i = add i5 1, %invdar2_i

]]></Node>
<StgValue><ssdm name="indvarinc3_i"/></StgValue>
</operation>

<operation id="343" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="5">
<![CDATA[
meminst1.i:2  %tmp_1 = trunc i5 %invdar2_i to i1

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="344" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="4" op_0_bw="4" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
meminst1.i:3  %newIndex2_i = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %invdar2_i, i32 1, i32 4)

]]></Node>
<StgValue><ssdm name="newIndex2_i"/></StgValue>
</operation>

<operation id="345" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="64" op_0_bw="4">
<![CDATA[
meminst1.i:4  %newIndex3_i = zext i4 %newIndex2_i to i64

]]></Node>
<StgValue><ssdm name="newIndex3_i"/></StgValue>
</operation>

<operation id="346" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst1.i:5  %gate_i_0_addr = getelementptr [16 x float]* %gate_i_0, i64 0, i64 %newIndex3_i

]]></Node>
<StgValue><ssdm name="gate_i_0_addr"/></StgValue>
</operation>

<operation id="347" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst1.i:6  %gate_i_1_addr = getelementptr [16 x float]* %gate_i_1, i64 0, i64 %newIndex3_i

]]></Node>
<StgValue><ssdm name="gate_i_1_addr"/></StgValue>
</operation>

<operation id="348" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst1.i:7  br i1 %tmp_1, label %branch3.i, label %branch2.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="349" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch2.i:0  store float 0.000000e+00, float* %gate_i_0_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="350" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="0">
<![CDATA[
branch2.i:1  br label %meminst1120.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="351" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch3.i:0  store float 0.000000e+00, float* %gate_i_1_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="352" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="0">
<![CDATA[
branch3.i:1  br label %meminst1120.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="353" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
meminst1120.i:0  %tmp_9_i = icmp eq i5 %invdar2_i, -1

]]></Node>
<StgValue><ssdm name="tmp_9_i"/></StgValue>
</operation>

<operation id="354" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
meminst1120.i:1  %empty_43 = call i32 (...)* @_ssdm_op_SpecLoopName([14 x i8]* @memset_gate_i_str) nounwind

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="355" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst1120.i:2  %empty_44 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="356" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst1120.i:3  br i1 %tmp_9_i, label %meminst4.i.preheader, label %meminst1.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="357" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_9_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="0">
<![CDATA[
meminst4.i.preheader:0  br label %meminst4.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="358" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
meminst4.i:0  %invdar5_i = phi i5 [ %indvarinc6_i, %meminst4214.i ], [ 0, %meminst4.i.preheader ]

]]></Node>
<StgValue><ssdm name="invdar5_i"/></StgValue>
</operation>

<operation id="359" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
meminst4.i:1  %indvarinc6_i = add i5 1, %invdar5_i

]]></Node>
<StgValue><ssdm name="indvarinc6_i"/></StgValue>
</operation>

<operation id="360" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="5">
<![CDATA[
meminst4.i:2  %tmp_2 = trunc i5 %invdar5_i to i1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="361" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="4" op_0_bw="4" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
meminst4.i:3  %newIndex4_i = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %invdar5_i, i32 1, i32 4)

]]></Node>
<StgValue><ssdm name="newIndex4_i"/></StgValue>
</operation>

<operation id="362" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="64" op_0_bw="4">
<![CDATA[
meminst4.i:4  %newIndex5_i = zext i4 %newIndex4_i to i64

]]></Node>
<StgValue><ssdm name="newIndex5_i"/></StgValue>
</operation>

<operation id="363" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst4.i:5  %gate_o_0_addr = getelementptr [16 x float]* %gate_o_0, i64 0, i64 %newIndex5_i

]]></Node>
<StgValue><ssdm name="gate_o_0_addr"/></StgValue>
</operation>

<operation id="364" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst4.i:6  %gate_o_1_addr = getelementptr [16 x float]* %gate_o_1, i64 0, i64 %newIndex5_i

]]></Node>
<StgValue><ssdm name="gate_o_1_addr"/></StgValue>
</operation>

<operation id="365" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst4.i:7  br i1 %tmp_2, label %branch7.i, label %branch6.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="366" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch6.i:0  store float 0.000000e+00, float* %gate_o_0_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="367" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="0">
<![CDATA[
branch6.i:1  br label %meminst4214.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="368" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch7.i:0  store float 0.000000e+00, float* %gate_o_1_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="369" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="0">
<![CDATA[
branch7.i:1  br label %meminst4214.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="370" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
meminst4214.i:0  %tmp_1_i = icmp eq i5 %invdar5_i, -1

]]></Node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>

<operation id="371" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
meminst4214.i:1  %empty_45 = call i32 (...)* @_ssdm_op_SpecLoopName([14 x i8]* @memset_gate_o_str) nounwind

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="372" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst4214.i:2  %empty_46 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="373" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst4214.i:3  br i1 %tmp_1_i, label %meminst7.i.preheader, label %meminst4.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="374" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="0">
<![CDATA[
meminst7.i.preheader:0  br label %meminst7.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="375" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
meminst7.i:0  %invdar8_i = phi i5 [ %indvarinc9_i, %meminst7167.i ], [ 0, %meminst7.i.preheader ]

]]></Node>
<StgValue><ssdm name="invdar8_i"/></StgValue>
</operation>

<operation id="376" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
meminst7.i:1  %indvarinc9_i = add i5 1, %invdar8_i

]]></Node>
<StgValue><ssdm name="indvarinc9_i"/></StgValue>
</operation>

<operation id="377" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="1" op_0_bw="5">
<![CDATA[
meminst7.i:2  %tmp_3 = trunc i5 %invdar8_i to i1

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="378" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="4" op_0_bw="4" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
meminst7.i:3  %newIndex6_i = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %invdar8_i, i32 1, i32 4)

]]></Node>
<StgValue><ssdm name="newIndex6_i"/></StgValue>
</operation>

<operation id="379" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="64" op_0_bw="4">
<![CDATA[
meminst7.i:4  %newIndex7_i = zext i4 %newIndex6_i to i64

]]></Node>
<StgValue><ssdm name="newIndex7_i"/></StgValue>
</operation>

<operation id="380" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst7.i:5  %stat_C_0_addr = getelementptr [16 x float]* %stat_C_0, i64 0, i64 %newIndex7_i

]]></Node>
<StgValue><ssdm name="stat_C_0_addr"/></StgValue>
</operation>

<operation id="381" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst7.i:6  %stat_C_1_addr = getelementptr [16 x float]* %stat_C_1, i64 0, i64 %newIndex7_i

]]></Node>
<StgValue><ssdm name="stat_C_1_addr"/></StgValue>
</operation>

<operation id="382" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst7.i:7  br i1 %tmp_3, label %branch5.i, label %branch4.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="383" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch4.i:0  store float 0.000000e+00, float* %stat_C_0_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="384" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="0">
<![CDATA[
branch4.i:1  br label %meminst7167.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="385" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch5.i:0  store float 0.000000e+00, float* %stat_C_1_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="386" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="0">
<![CDATA[
branch5.i:1  br label %meminst7167.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="387" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
meminst7167.i:0  %tmp_3_i = icmp eq i5 %invdar8_i, -1

]]></Node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>

<operation id="388" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
meminst7167.i:1  %empty_47 = call i32 (...)* @_ssdm_op_SpecLoopName([14 x i8]* @memset_stat_C_str) nounwind

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="389" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst7167.i:2  %empty_48 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="390" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst7167.i:3  br i1 %tmp_3_i, label %meminst10.i.preheader, label %meminst7.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="391" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_3_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="0">
<![CDATA[
meminst10.i.preheader:0  br label %meminst10.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="392" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
meminst10.i:0  %invdar1_i = phi i5 [ %indvarinc1_i, %meminst10261.i ], [ 0, %meminst10.i.preheader ]

]]></Node>
<StgValue><ssdm name="invdar1_i"/></StgValue>
</operation>

<operation id="393" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
meminst10.i:1  %indvarinc1_i = add i5 1, %invdar1_i

]]></Node>
<StgValue><ssdm name="indvarinc1_i"/></StgValue>
</operation>

<operation id="394" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="5">
<![CDATA[
meminst10.i:2  %tmp_4 = trunc i5 %invdar1_i to i1

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="395" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="4" op_0_bw="4" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
meminst10.i:3  %newIndex8_i = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %invdar1_i, i32 1, i32 4)

]]></Node>
<StgValue><ssdm name="newIndex8_i"/></StgValue>
</operation>

<operation id="396" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="64" op_0_bw="4">
<![CDATA[
meminst10.i:4  %newIndex9_i = zext i4 %newIndex8_i to i64

]]></Node>
<StgValue><ssdm name="newIndex9_i"/></StgValue>
</operation>

<operation id="397" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst10.i:5  %C_t_0_addr = getelementptr [16 x float]* %C_t_0, i64 0, i64 %newIndex9_i

]]></Node>
<StgValue><ssdm name="C_t_0_addr"/></StgValue>
</operation>

<operation id="398" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst10.i:6  %C_t_1_addr = getelementptr [16 x float]* %C_t_1, i64 0, i64 %newIndex9_i

]]></Node>
<StgValue><ssdm name="C_t_1_addr"/></StgValue>
</operation>

<operation id="399" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst10.i:7  br i1 %tmp_4, label %branch9.i, label %branch8.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="400" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch8.i:0  store float 0.000000e+00, float* %C_t_0_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="401" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="0">
<![CDATA[
branch8.i:1  br label %meminst10261.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="402" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch9.i:0  store float 0.000000e+00, float* %C_t_1_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="403" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="0">
<![CDATA[
branch9.i:1  br label %meminst10261.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="404" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
meminst10261.i:0  %tmp_5_i = icmp eq i5 %invdar1_i, -1

]]></Node>
<StgValue><ssdm name="tmp_5_i"/></StgValue>
</operation>

<operation id="405" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
meminst10261.i:1  %empty_49 = call i32 (...)* @_ssdm_op_SpecLoopName([11 x i8]* @memset_C_t_str) nounwind

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="406" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst10261.i:2  %empty_50 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="407" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst10261.i:3  br i1 %tmp_5_i, label %meminst13.i.preheader, label %meminst10.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="408" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="0">
<![CDATA[
meminst13.i.preheader:0  br label %meminst13.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="409" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
meminst13.i:0  %invdar3_i = phi i5 [ %indvarinc2_i, %meminst13326.i ], [ 0, %meminst13.i.preheader ]

]]></Node>
<StgValue><ssdm name="invdar3_i"/></StgValue>
</operation>

<operation id="410" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
meminst13.i:1  %indvarinc2_i = add i5 1, %invdar3_i

]]></Node>
<StgValue><ssdm name="indvarinc2_i"/></StgValue>
</operation>

<operation id="411" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="1" op_0_bw="5">
<![CDATA[
meminst13.i:2  %tmp_5 = trunc i5 %invdar3_i to i1

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="412" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="4" op_0_bw="4" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
meminst13.i:3  %newIndex10_i = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %invdar3_i, i32 1, i32 4)

]]></Node>
<StgValue><ssdm name="newIndex10_i"/></StgValue>
</operation>

<operation id="413" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="64" op_0_bw="4">
<![CDATA[
meminst13.i:4  %newIndex11_i = zext i4 %newIndex10_i to i64

]]></Node>
<StgValue><ssdm name="newIndex11_i"/></StgValue>
</operation>

<operation id="414" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst13.i:5  %h_t_0_addr = getelementptr [16 x float]* %h_t_0, i64 0, i64 %newIndex11_i

]]></Node>
<StgValue><ssdm name="h_t_0_addr"/></StgValue>
</operation>

<operation id="415" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst13.i:6  %h_t_1_addr = getelementptr [16 x float]* %h_t_1, i64 0, i64 %newIndex11_i

]]></Node>
<StgValue><ssdm name="h_t_1_addr"/></StgValue>
</operation>

<operation id="416" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst13.i:7  br i1 %tmp_5, label %branch13.i, label %branch12.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="417" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch12.i:0  store float 0.000000e+00, float* %h_t_0_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="418" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="0">
<![CDATA[
branch12.i:1  br label %meminst13326.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="419" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch13.i:0  store float 0.000000e+00, float* %h_t_1_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="420" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="0">
<![CDATA[
branch13.i:1  br label %meminst13326.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="421" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
meminst13326.i:0  %tmp_i = icmp eq i5 %invdar3_i, -1

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="422" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
meminst13326.i:1  %empty_51 = call i32 (...)* @_ssdm_op_SpecLoopName([11 x i8]* @memset_h_t_str) nounwind

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="423" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst13326.i:2  %empty_52 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>

<operation id="424" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst13326.i:3  br i1 %tmp_i, label %.preheader.i.preheader, label %meminst13.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="425" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="0">
<![CDATA[
.preheader.i.preheader:0  br label %.preheader.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="426" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader.i:0  %timestep_assign = phi i4 [ %i, %.preheader.i.loopexit ], [ 0, %.preheader.i.preheader ]

]]></Node>
<StgValue><ssdm name="timestep_assign"/></StgValue>
</operation>

<operation id="427" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.i:1  %exitcond_i = icmp eq i4 %timestep_assign, -8

]]></Node>
<StgValue><ssdm name="exitcond_i"/></StgValue>
</operation>

<operation id="428" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.i:2  %empty_53 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>

<operation id="429" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.i:3  %i = add i4 %timestep_assign, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="430" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i:4  br i1 %exitcond_i, label %.exit, label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="431" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="3" op_0_bw="4">
<![CDATA[
:0  %tmp_6 = trunc i4 %timestep_assign to i3

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="432" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
:1  %tmp_2_i = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_6, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_2_i"/></StgValue>
</operation>

<operation id="433" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="434" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
.exit:0  %call_ret_i = call fastcc { float, float } @gemvm_out([16 x float]* %h_t_0, [16 x float]* %h_t_1)

]]></Node>
<StgValue><ssdm name="call_ret_i"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="435" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:0  %j_0_i_i = phi i6 [ 0, %0 ], [ %j, %6 ]

]]></Node>
<StgValue><ssdm name="j_0_i_i"/></StgValue>
</operation>

<operation id="436" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %exitcond_i_i = icmp eq i6 %j_0_i_i, -24

]]></Node>
<StgValue><ssdm name="exitcond_i_i"/></StgValue>
</operation>

<operation id="437" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_54 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 40, i64 40, i64 40)

]]></Node>
<StgValue><ssdm name="empty_54"/></StgValue>
</operation>

<operation id="438" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3  %j = add i6 %j_0_i_i, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="439" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond_i_i, label %pack_input_state.exit.i, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="440" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_i_55 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)

]]></Node>
<StgValue><ssdm name="tmp_i_55"/></StgValue>
</operation>

<operation id="441" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="442" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="3" op_0_bw="3" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %tmp_7 = call i3 @_ssdm_op_PartSelect.i3.i6.i32.i32(i6 %j_0_i_i, i32 3, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="443" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %icmp = icmp eq i3 %tmp_7, 0

]]></Node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="444" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp, label %3, label %_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="445" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="1" op_0_bw="6">
<![CDATA[
_ifconv:0  %tmp_9 = trunc i6 %j_0_i_i to i1

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="446" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="5" op_0_bw="6">
<![CDATA[
_ifconv:1  %tmp_10 = trunc i6 %j_0_i_i to i5

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="447" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:2  %tmp_11_cast_i = add i5 -8, %tmp_10

]]></Node>
<StgValue><ssdm name="tmp_11_cast_i"/></StgValue>
</operation>

<operation id="448" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="4" op_0_bw="4" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:3  %newIndex14_i = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %tmp_11_cast_i, i32 1, i32 4)

]]></Node>
<StgValue><ssdm name="newIndex14_i"/></StgValue>
</operation>

<operation id="449" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="64" op_0_bw="4">
<![CDATA[
_ifconv:4  %newIndex15_i = zext i4 %newIndex14_i to i64

]]></Node>
<StgValue><ssdm name="newIndex15_i"/></StgValue>
</operation>

<operation id="450" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:5  %h_t_0_addr_1 = getelementptr [16 x float]* %h_t_0, i64 0, i64 %newIndex15_i

]]></Node>
<StgValue><ssdm name="h_t_0_addr_1"/></StgValue>
</operation>

<operation id="451" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:6  %h_t_1_addr_1 = getelementptr [16 x float]* %h_t_1, i64 0, i64 %newIndex15_i

]]></Node>
<StgValue><ssdm name="h_t_1_addr_1"/></StgValue>
</operation>

<operation id="452" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="4">
<![CDATA[
_ifconv:7  %h_t_1_load = load float* %h_t_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="h_t_1_load"/></StgValue>
</operation>

<operation id="453" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="4">
<![CDATA[
_ifconv:8  %h_t_0_load = load float* %h_t_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="h_t_0_load"/></StgValue>
</operation>

<operation id="454" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="5" op_0_bw="5" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:10  %newIndex20_i = call i5 @_ssdm_op_PartSelect.i5.i6.i32.i32(i6 %j_0_i_i, i32 1, i32 5)

]]></Node>
<StgValue><ssdm name="newIndex20_i"/></StgValue>
</operation>

<operation id="455" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:0  %tmp_6_i = add i6 %tmp_2_i, %j_0_i_i

]]></Node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>

<operation id="456" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="64" op_0_bw="6">
<![CDATA[
:1  %tmp_8_i = zext i6 %tmp_6_i to i64

]]></Node>
<StgValue><ssdm name="tmp_8_i"/></StgValue>
</operation>

<operation id="457" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %input_addr = getelementptr [224 x float]* %input_r, i64 0, i64 %tmp_8_i

]]></Node>
<StgValue><ssdm name="input_addr"/></StgValue>
</operation>

<operation id="458" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="8">
<![CDATA[
:3  %input_load = load float* %input_addr, align 4

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="459" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="1" op_0_bw="6">
<![CDATA[
:4  %tmp_8 = trunc i6 %j_0_i_i to i1

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="460" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="5" op_0_bw="5" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5  %newIndex12_i = call i5 @_ssdm_op_PartSelect.i5.i6.i32.i32(i6 %j_0_i_i, i32 1, i32 5)

]]></Node>
<StgValue><ssdm name="newIndex12_i"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="461" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="4">
<![CDATA[
_ifconv:7  %h_t_1_load = load float* %h_t_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="h_t_1_load"/></StgValue>
</operation>

<operation id="462" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="4">
<![CDATA[
_ifconv:8  %h_t_0_load = load float* %h_t_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="h_t_0_load"/></StgValue>
</operation>

<operation id="463" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:9  %h_t_load_phi_i = select i1 %tmp_9, float %h_t_1_load, float %h_t_0_load

]]></Node>
<StgValue><ssdm name="h_t_load_phi_i"/></StgValue>
</operation>

<operation id="464" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="64" op_0_bw="5">
<![CDATA[
_ifconv:11  %newIndex21_i = zext i5 %newIndex20_i to i64

]]></Node>
<StgValue><ssdm name="newIndex21_i"/></StgValue>
</operation>

<operation id="465" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:12  %vec_i_0_addr_1 = getelementptr [20 x float]* %vec_i_0, i64 0, i64 %newIndex21_i

]]></Node>
<StgValue><ssdm name="vec_i_0_addr_1"/></StgValue>
</operation>

<operation id="466" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:13  %vec_i_1_addr_1 = getelementptr [20 x float]* %vec_i_1, i64 0, i64 %newIndex21_i

]]></Node>
<StgValue><ssdm name="vec_i_1_addr_1"/></StgValue>
</operation>

<operation id="467" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv:14  br i1 %tmp_9, label %branch15.i, label %branch14.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="468" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="icmp" val="0"/>
<literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch14.i:0  store float %h_t_load_phi_i, float* %vec_i_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="469" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="icmp" val="0"/>
<literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="0">
<![CDATA[
branch14.i:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="470" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="icmp" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch15.i:0  store float %h_t_load_phi_i, float* %vec_i_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="471" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="icmp" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="0">
<![CDATA[
branch15.i:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="472" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="473" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="8">
<![CDATA[
:3  %input_load = load float* %input_addr, align 4

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="474" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="64" op_0_bw="5">
<![CDATA[
:6  %newIndex13_i = zext i5 %newIndex12_i to i64

]]></Node>
<StgValue><ssdm name="newIndex13_i"/></StgValue>
</operation>

<operation id="475" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %vec_i_0_addr = getelementptr [20 x float]* %vec_i_0, i64 0, i64 %newIndex13_i

]]></Node>
<StgValue><ssdm name="vec_i_0_addr"/></StgValue>
</operation>

<operation id="476" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %vec_i_1_addr = getelementptr [20 x float]* %vec_i_1, i64 0, i64 %newIndex13_i

]]></Node>
<StgValue><ssdm name="vec_i_1_addr"/></StgValue>
</operation>

<operation id="477" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %tmp_8, label %branch17.i, label %branch16.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="478" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="icmp" val="1"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch16.i:0  store float %input_load, float* %vec_i_0_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="479" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="icmp" val="1"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="0">
<![CDATA[
branch16.i:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="480" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="icmp" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch17.i:0  store float %input_load, float* %vec_i_1_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="481" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="icmp" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="0">
<![CDATA[
branch17.i:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="482" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="483" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_56 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_i_55)

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>

<operation id="484" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="485" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32">
<![CDATA[
pack_input_state.exit.i:0  call fastcc void @gemvm_lstm([16 x float]* %gate_f_0, [16 x float]* %gate_f_1, [32 x float]* @Weight0_f_0_0, [32 x float]* @Weight0_f_0_1, [32 x float]* @Weight0_f_0_2, [32 x float]* @Weight0_f_0_3, [32 x float]* @Weight0_f_0_4, [32 x float]* @Weight0_f_0_5, [32 x float]* @Weight0_f_0_6, [32 x float]* @Weight0_f_0_7, [32 x float]* @Weight0_f_0_8, [32 x float]* @Weight0_f_0_9, [32 x float]* @Weight0_f_0_10, [32 x float]* @Weight0_f_0_11, [32 x float]* @Weight0_f_0_12, [32 x float]* @Weight0_f_0_13, [32 x float]* @Weight0_f_0_14, [32 x float]* @Weight0_f_0_15, [32 x float]* @Weight0_f_0_16, [32 x float]* @Weight0_f_0_17, [32 x float]* @Weight0_f_0_18, [32 x float]* @Weight0_f_0_19, [32 x float]* @Weight0_f_1_0, [32 x float]* @Weight0_f_1_1, [32 x float]* @Weight0_f_1_2, [32 x float]* @Weight0_f_1_3, [32 x float]* @Weight0_f_1_4, [32 x float]* @Weight0_f_1_5, [32 x float]* @Weight0_f_1_6, [32 x float]* @Weight0_f_1_7, [32 x float]* @Weight0_f_1_8, [32 x float]* @Weight0_f_1_9, [32 x float]* @Weight0_f_1_10, [32 x float]* @Weight0_f_1_11, [32 x float]* @Weight0_f_1_12, [32 x float]* @Weight0_f_1_13, [32 x float]* @Weight0_f_1_14, [32 x float]* @Weight0_f_1_15, [32 x float]* @Weight0_f_1_16, [32 x float]* @Weight0_f_1_17, [32 x float]* @Weight0_f_1_18, [32 x float]* @Weight0_f_1_19, [20 x float]* %vec_i_0, [20 x float]* %vec_i_1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="486" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32">
<![CDATA[
pack_input_state.exit.i:0  call fastcc void @gemvm_lstm([16 x float]* %gate_f_0, [16 x float]* %gate_f_1, [32 x float]* @Weight0_f_0_0, [32 x float]* @Weight0_f_0_1, [32 x float]* @Weight0_f_0_2, [32 x float]* @Weight0_f_0_3, [32 x float]* @Weight0_f_0_4, [32 x float]* @Weight0_f_0_5, [32 x float]* @Weight0_f_0_6, [32 x float]* @Weight0_f_0_7, [32 x float]* @Weight0_f_0_8, [32 x float]* @Weight0_f_0_9, [32 x float]* @Weight0_f_0_10, [32 x float]* @Weight0_f_0_11, [32 x float]* @Weight0_f_0_12, [32 x float]* @Weight0_f_0_13, [32 x float]* @Weight0_f_0_14, [32 x float]* @Weight0_f_0_15, [32 x float]* @Weight0_f_0_16, [32 x float]* @Weight0_f_0_17, [32 x float]* @Weight0_f_0_18, [32 x float]* @Weight0_f_0_19, [32 x float]* @Weight0_f_1_0, [32 x float]* @Weight0_f_1_1, [32 x float]* @Weight0_f_1_2, [32 x float]* @Weight0_f_1_3, [32 x float]* @Weight0_f_1_4, [32 x float]* @Weight0_f_1_5, [32 x float]* @Weight0_f_1_6, [32 x float]* @Weight0_f_1_7, [32 x float]* @Weight0_f_1_8, [32 x float]* @Weight0_f_1_9, [32 x float]* @Weight0_f_1_10, [32 x float]* @Weight0_f_1_11, [32 x float]* @Weight0_f_1_12, [32 x float]* @Weight0_f_1_13, [32 x float]* @Weight0_f_1_14, [32 x float]* @Weight0_f_1_15, [32 x float]* @Weight0_f_1_16, [32 x float]* @Weight0_f_1_17, [32 x float]* @Weight0_f_1_18, [32 x float]* @Weight0_f_1_19, [20 x float]* %vec_i_0, [20 x float]* %vec_i_1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="487" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="0">
<![CDATA[
pack_input_state.exit.i:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="488" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:0  %i_0_i1_i = phi i6 [ 0, %pack_input_state.exit.i ], [ %i_2_1_i, %8 ]

]]></Node>
<StgValue><ssdm name="i_0_i1_i"/></StgValue>
</operation>

<operation id="489" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:1  %empty_57 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>

<operation id="490" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %exitcond10_i = icmp eq i6 %i_0_i1_i, -32

]]></Node>
<StgValue><ssdm name="exitcond10_i"/></StgValue>
</operation>

<operation id="491" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond10_i, label %geva.exit37.i.preheader, label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="492" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="5" op_0_bw="5" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %newIndex16_i = call i5 @_ssdm_op_PartSelect.i5.i6.i32.i32(i6 %i_0_i1_i, i32 1, i32 5)

]]></Node>
<StgValue><ssdm name="newIndex16_i"/></StgValue>
</operation>

<operation id="493" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="64" op_0_bw="5">
<![CDATA[
:3  %newIndex17_i = zext i5 %newIndex16_i to i64

]]></Node>
<StgValue><ssdm name="newIndex17_i"/></StgValue>
</operation>

<operation id="494" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %Bias0_f_0_addr = getelementptr [16 x float]* @Bias0_f_0, i64 0, i64 %newIndex17_i

]]></Node>
<StgValue><ssdm name="Bias0_f_0_addr"/></StgValue>
</operation>

<operation id="495" st_id="13" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="4">
<![CDATA[
:5  %Bias0_f_0_load = load float* %Bias0_f_0_addr, align 8

]]></Node>
<StgValue><ssdm name="Bias0_f_0_load"/></StgValue>
</operation>

<operation id="496" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %gate_f_0_addr_1 = getelementptr [16 x float]* %gate_f_0, i64 0, i64 %newIndex17_i

]]></Node>
<StgValue><ssdm name="gate_f_0_addr_1"/></StgValue>
</operation>

<operation id="497" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="4">
<![CDATA[
:7  %gate_f_0_load = load float* %gate_f_0_addr_1, align 8

]]></Node>
<StgValue><ssdm name="gate_f_0_load"/></StgValue>
</operation>

<operation id="498" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %Bias0_f_1_addr = getelementptr [16 x float]* @Bias0_f_1, i64 0, i64 %newIndex17_i

]]></Node>
<StgValue><ssdm name="Bias0_f_1_addr"/></StgValue>
</operation>

<operation id="499" st_id="13" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="4">
<![CDATA[
:12  %Bias0_f_1_load = load float* %Bias0_f_1_addr, align 4

]]></Node>
<StgValue><ssdm name="Bias0_f_1_load"/></StgValue>
</operation>

<operation id="500" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %gate_f_1_addr_1 = getelementptr [16 x float]* %gate_f_1, i64 0, i64 %newIndex17_i

]]></Node>
<StgValue><ssdm name="gate_f_1_addr_1"/></StgValue>
</operation>

<operation id="501" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="4">
<![CDATA[
:14  %gate_f_1_load = load float* %gate_f_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="gate_f_1_load"/></StgValue>
</operation>

<operation id="502" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:17  %i_2_1_i = add i6 %i_0_i1_i, 2

]]></Node>
<StgValue><ssdm name="i_2_1_i"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="503" st_id="14" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="4">
<![CDATA[
:5  %Bias0_f_0_load = load float* %Bias0_f_0_addr, align 8

]]></Node>
<StgValue><ssdm name="Bias0_f_0_load"/></StgValue>
</operation>

<operation id="504" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="4">
<![CDATA[
:7  %gate_f_0_load = load float* %gate_f_0_addr_1, align 8

]]></Node>
<StgValue><ssdm name="gate_f_0_load"/></StgValue>
</operation>

<operation id="505" st_id="14" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="4">
<![CDATA[
:12  %Bias0_f_1_load = load float* %Bias0_f_1_addr, align 4

]]></Node>
<StgValue><ssdm name="Bias0_f_1_load"/></StgValue>
</operation>

<operation id="506" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="4">
<![CDATA[
:14  %gate_f_1_load = load float* %gate_f_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="gate_f_1_load"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="507" st_id="15" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_24_i = fadd float %gate_f_0_load, %Bias0_f_0_load

]]></Node>
<StgValue><ssdm name="tmp_24_i"/></StgValue>
</operation>

<operation id="508" st_id="15" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_24_1_i = fadd float %gate_f_1_load, %Bias0_f_1_load

]]></Node>
<StgValue><ssdm name="tmp_24_1_i"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="509" st_id="16" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_24_i = fadd float %gate_f_0_load, %Bias0_f_0_load

]]></Node>
<StgValue><ssdm name="tmp_24_i"/></StgValue>
</operation>

<operation id="510" st_id="16" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_24_1_i = fadd float %gate_f_1_load, %Bias0_f_1_load

]]></Node>
<StgValue><ssdm name="tmp_24_1_i"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="511" st_id="17" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_24_i = fadd float %gate_f_0_load, %Bias0_f_0_load

]]></Node>
<StgValue><ssdm name="tmp_24_i"/></StgValue>
</operation>

<operation id="512" st_id="17" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_24_1_i = fadd float %gate_f_1_load, %Bias0_f_1_load

]]></Node>
<StgValue><ssdm name="tmp_24_1_i"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="513" st_id="18" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_24_i = fadd float %gate_f_0_load, %Bias0_f_0_load

]]></Node>
<StgValue><ssdm name="tmp_24_i"/></StgValue>
</operation>

<operation id="514" st_id="18" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_24_1_i = fadd float %gate_f_1_load, %Bias0_f_1_load

]]></Node>
<StgValue><ssdm name="tmp_24_1_i"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="515" st_id="19" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_24_i = fadd float %gate_f_0_load, %Bias0_f_0_load

]]></Node>
<StgValue><ssdm name="tmp_24_i"/></StgValue>
</operation>

<operation id="516" st_id="19" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_24_1_i = fadd float %gate_f_1_load, %Bias0_f_1_load

]]></Node>
<StgValue><ssdm name="tmp_24_1_i"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="517" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_12_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str9)

]]></Node>
<StgValue><ssdm name="tmp_12_i"/></StgValue>
</operation>

<operation id="518" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="519" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:9  store float %tmp_24_i, float* %gate_f_0_addr_1, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="520" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:10  %empty_58 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str9, i32 %tmp_12_i)

]]></Node>
<StgValue><ssdm name="empty_58"/></StgValue>
</operation>

<operation id="521" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:16  store float %tmp_24_1_i, float* %gate_f_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="522" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="0">
<![CDATA[
:18  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="523" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="0">
<![CDATA[
geva.exit37.i.preheader:0  br label %geva.exit37.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="524" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
geva.exit37.i:0  %i_0_i2_i = phi i6 [ %i_3_1_i, %9 ], [ 0, %geva.exit37.i.preheader ]

]]></Node>
<StgValue><ssdm name="i_0_i2_i"/></StgValue>
</operation>

<operation id="525" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
geva.exit37.i:1  %empty_59 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>

<operation id="526" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
geva.exit37.i:2  %exitcond_i1_i = icmp eq i6 %i_0_i2_i, -32

]]></Node>
<StgValue><ssdm name="exitcond_i1_i"/></StgValue>
</operation>

<operation id="527" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
geva.exit37.i:3  br i1 %exitcond_i1_i, label %sigmoid.exit.i, label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="528" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="5" op_0_bw="5" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %newIndex18_i = call i5 @_ssdm_op_PartSelect.i5.i6.i32.i32(i6 %i_0_i2_i, i32 1, i32 5)

]]></Node>
<StgValue><ssdm name="newIndex18_i"/></StgValue>
</operation>

<operation id="529" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="64" op_0_bw="5">
<![CDATA[
:3  %newIndex19_i = zext i5 %newIndex18_i to i64

]]></Node>
<StgValue><ssdm name="newIndex19_i"/></StgValue>
</operation>

<operation id="530" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %gate_f_0_addr_2 = getelementptr [16 x float]* %gate_f_0, i64 0, i64 %newIndex19_i

]]></Node>
<StgValue><ssdm name="gate_f_0_addr_2"/></StgValue>
</operation>

<operation id="531" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="4">
<![CDATA[
:5  %gate_f_0_load_1 = load float* %gate_f_0_addr_2, align 8

]]></Node>
<StgValue><ssdm name="gate_f_0_load_1"/></StgValue>
</operation>

<operation id="532" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %gate_f_1_addr_2 = getelementptr [16 x float]* %gate_f_1, i64 0, i64 %newIndex19_i

]]></Node>
<StgValue><ssdm name="gate_f_1_addr_2"/></StgValue>
</operation>

<operation id="533" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="32" op_0_bw="4">
<![CDATA[
:17  %gate_f_1_load_1 = load float* %gate_f_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="gate_f_1_load_1"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="534" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="4">
<![CDATA[
:5  %gate_f_0_load_1 = load float* %gate_f_0_addr_2, align 8

]]></Node>
<StgValue><ssdm name="gate_f_0_load_1"/></StgValue>
</operation>

<operation id="535" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="32" op_0_bw="4">
<![CDATA[
:17  %gate_f_1_load_1 = load float* %gate_f_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="gate_f_1_load_1"/></StgValue>
</operation>

<operation id="536" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:27  %i_3_1_i = add i6 %i_0_i2_i, 2

]]></Node>
<StgValue><ssdm name="i_3_1_i"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="537" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="32">
<![CDATA[
:6  %tmp_26_to_int_i = bitcast float %gate_f_0_load_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_26_to_int_i"/></StgValue>
</operation>

<operation id="538" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_26_neg_i = xor i32 %tmp_26_to_int_i, -2147483648

]]></Node>
<StgValue><ssdm name="tmp_26_neg_i"/></StgValue>
</operation>

<operation id="539" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="32">
<![CDATA[
:8  %x_assign = bitcast i32 %tmp_26_neg_i to float

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="540" st_id="24" stage="9" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_i_i_i = call float @llvm.exp.f32(float %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i_i"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="541" st_id="25" stage="8" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_i_i_i = call float @llvm.exp.f32(float %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i_i"/></StgValue>
</operation>

<operation id="542" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="32">
<![CDATA[
:18  %tmp_26_to_int_1_i = bitcast float %gate_f_1_load_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_26_to_int_1_i"/></StgValue>
</operation>

<operation id="543" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_26_neg_1_i = xor i32 %tmp_26_to_int_1_i, -2147483648

]]></Node>
<StgValue><ssdm name="tmp_26_neg_1_i"/></StgValue>
</operation>

<operation id="544" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="32">
<![CDATA[
:20  %x_assign_1 = bitcast i32 %tmp_26_neg_1_i to float

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="545" st_id="25" stage="9" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_i_i18_i = call float @llvm.exp.f32(float %x_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i18_i"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="546" st_id="26" stage="7" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_i_i_i = call float @llvm.exp.f32(float %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i_i"/></StgValue>
</operation>

<operation id="547" st_id="26" stage="8" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_i_i18_i = call float @llvm.exp.f32(float %x_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i18_i"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="548" st_id="27" stage="6" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_i_i_i = call float @llvm.exp.f32(float %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i_i"/></StgValue>
</operation>

<operation id="549" st_id="27" stage="7" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_i_i18_i = call float @llvm.exp.f32(float %x_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i18_i"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="550" st_id="28" stage="5" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_i_i_i = call float @llvm.exp.f32(float %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i_i"/></StgValue>
</operation>

<operation id="551" st_id="28" stage="6" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_i_i18_i = call float @llvm.exp.f32(float %x_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i18_i"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="552" st_id="29" stage="4" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_i_i_i = call float @llvm.exp.f32(float %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i_i"/></StgValue>
</operation>

<operation id="553" st_id="29" stage="5" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_i_i18_i = call float @llvm.exp.f32(float %x_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i18_i"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="554" st_id="30" stage="3" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_i_i_i = call float @llvm.exp.f32(float %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i_i"/></StgValue>
</operation>

<operation id="555" st_id="30" stage="4" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_i_i18_i = call float @llvm.exp.f32(float %x_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i18_i"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="556" st_id="31" stage="2" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_i_i_i = call float @llvm.exp.f32(float %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i_i"/></StgValue>
</operation>

<operation id="557" st_id="31" stage="3" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_i_i18_i = call float @llvm.exp.f32(float %x_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i18_i"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="558" st_id="32" stage="1" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_i_i_i = call float @llvm.exp.f32(float %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i_i"/></StgValue>
</operation>

<operation id="559" st_id="32" stage="2" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_i_i18_i = call float @llvm.exp.f32(float %x_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i18_i"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="560" st_id="33" stage="1" lat="1">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="64" op_0_bw="32">
<![CDATA[
:10  %tmp_28_i = fpext float %tmp_i_i_i to double

]]></Node>
<StgValue><ssdm name="tmp_28_i"/></StgValue>
</operation>

<operation id="561" st_id="33" stage="1" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_i_i18_i = call float @llvm.exp.f32(float %x_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i18_i"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="562" st_id="34" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_29_i = fadd double %tmp_28_i, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_29_i"/></StgValue>
</operation>

<operation id="563" st_id="34" stage="1" lat="1">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="64" op_0_bw="32">
<![CDATA[
:22  %tmp_28_1_i = fpext float %tmp_i_i18_i to double

]]></Node>
<StgValue><ssdm name="tmp_28_1_i"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="564" st_id="35" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_29_i = fadd double %tmp_28_i, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_29_i"/></StgValue>
</operation>

<operation id="565" st_id="35" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:23  %tmp_29_1_i = fadd double %tmp_28_1_i, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_29_1_i"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="566" st_id="36" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_29_i = fadd double %tmp_28_i, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_29_i"/></StgValue>
</operation>

<operation id="567" st_id="36" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:23  %tmp_29_1_i = fadd double %tmp_28_1_i, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_29_1_i"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="568" st_id="37" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_29_i = fadd double %tmp_28_i, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_29_i"/></StgValue>
</operation>

<operation id="569" st_id="37" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:23  %tmp_29_1_i = fadd double %tmp_28_1_i, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_29_1_i"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="570" st_id="38" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_29_i = fadd double %tmp_28_i, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_29_i"/></StgValue>
</operation>

<operation id="571" st_id="38" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:23  %tmp_29_1_i = fadd double %tmp_28_1_i, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_29_1_i"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="572" st_id="39" stage="11" lat="11">
<core>DRecip</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_15_i = call double @_ssdm_op_DRecip.f64(double %tmp_29_i)

]]></Node>
<StgValue><ssdm name="tmp_15_i"/></StgValue>
</operation>

<operation id="573" st_id="39" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:23  %tmp_29_1_i = fadd double %tmp_28_1_i, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_29_1_i"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="574" st_id="40" stage="10" lat="11">
<core>DRecip</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_15_i = call double @_ssdm_op_DRecip.f64(double %tmp_29_i)

]]></Node>
<StgValue><ssdm name="tmp_15_i"/></StgValue>
</operation>

<operation id="575" st_id="40" stage="11" lat="11">
<core>DRecip</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:24  %tmp_16_i = call double @_ssdm_op_DRecip.f64(double %tmp_29_1_i)

]]></Node>
<StgValue><ssdm name="tmp_16_i"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="576" st_id="41" stage="9" lat="11">
<core>DRecip</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_15_i = call double @_ssdm_op_DRecip.f64(double %tmp_29_i)

]]></Node>
<StgValue><ssdm name="tmp_15_i"/></StgValue>
</operation>

<operation id="577" st_id="41" stage="10" lat="11">
<core>DRecip</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:24  %tmp_16_i = call double @_ssdm_op_DRecip.f64(double %tmp_29_1_i)

]]></Node>
<StgValue><ssdm name="tmp_16_i"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="578" st_id="42" stage="8" lat="11">
<core>DRecip</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_15_i = call double @_ssdm_op_DRecip.f64(double %tmp_29_i)

]]></Node>
<StgValue><ssdm name="tmp_15_i"/></StgValue>
</operation>

<operation id="579" st_id="42" stage="9" lat="11">
<core>DRecip</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:24  %tmp_16_i = call double @_ssdm_op_DRecip.f64(double %tmp_29_1_i)

]]></Node>
<StgValue><ssdm name="tmp_16_i"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="580" st_id="43" stage="7" lat="11">
<core>DRecip</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_15_i = call double @_ssdm_op_DRecip.f64(double %tmp_29_i)

]]></Node>
<StgValue><ssdm name="tmp_15_i"/></StgValue>
</operation>

<operation id="581" st_id="43" stage="8" lat="11">
<core>DRecip</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:24  %tmp_16_i = call double @_ssdm_op_DRecip.f64(double %tmp_29_1_i)

]]></Node>
<StgValue><ssdm name="tmp_16_i"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="582" st_id="44" stage="6" lat="11">
<core>DRecip</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_15_i = call double @_ssdm_op_DRecip.f64(double %tmp_29_i)

]]></Node>
<StgValue><ssdm name="tmp_15_i"/></StgValue>
</operation>

<operation id="583" st_id="44" stage="7" lat="11">
<core>DRecip</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:24  %tmp_16_i = call double @_ssdm_op_DRecip.f64(double %tmp_29_1_i)

]]></Node>
<StgValue><ssdm name="tmp_16_i"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="584" st_id="45" stage="5" lat="11">
<core>DRecip</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_15_i = call double @_ssdm_op_DRecip.f64(double %tmp_29_i)

]]></Node>
<StgValue><ssdm name="tmp_15_i"/></StgValue>
</operation>

<operation id="585" st_id="45" stage="6" lat="11">
<core>DRecip</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:24  %tmp_16_i = call double @_ssdm_op_DRecip.f64(double %tmp_29_1_i)

]]></Node>
<StgValue><ssdm name="tmp_16_i"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="586" st_id="46" stage="4" lat="11">
<core>DRecip</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_15_i = call double @_ssdm_op_DRecip.f64(double %tmp_29_i)

]]></Node>
<StgValue><ssdm name="tmp_15_i"/></StgValue>
</operation>

<operation id="587" st_id="46" stage="5" lat="11">
<core>DRecip</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:24  %tmp_16_i = call double @_ssdm_op_DRecip.f64(double %tmp_29_1_i)

]]></Node>
<StgValue><ssdm name="tmp_16_i"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="588" st_id="47" stage="3" lat="11">
<core>DRecip</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_15_i = call double @_ssdm_op_DRecip.f64(double %tmp_29_i)

]]></Node>
<StgValue><ssdm name="tmp_15_i"/></StgValue>
</operation>

<operation id="589" st_id="47" stage="4" lat="11">
<core>DRecip</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:24  %tmp_16_i = call double @_ssdm_op_DRecip.f64(double %tmp_29_1_i)

]]></Node>
<StgValue><ssdm name="tmp_16_i"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="590" st_id="48" stage="2" lat="11">
<core>DRecip</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_15_i = call double @_ssdm_op_DRecip.f64(double %tmp_29_i)

]]></Node>
<StgValue><ssdm name="tmp_15_i"/></StgValue>
</operation>

<operation id="591" st_id="48" stage="3" lat="11">
<core>DRecip</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:24  %tmp_16_i = call double @_ssdm_op_DRecip.f64(double %tmp_29_1_i)

]]></Node>
<StgValue><ssdm name="tmp_16_i"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="592" st_id="49" stage="1" lat="11">
<core>DRecip</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_15_i = call double @_ssdm_op_DRecip.f64(double %tmp_29_i)

]]></Node>
<StgValue><ssdm name="tmp_15_i"/></StgValue>
</operation>

<operation id="593" st_id="49" stage="2" lat="11">
<core>DRecip</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:24  %tmp_16_i = call double @_ssdm_op_DRecip.f64(double %tmp_29_1_i)

]]></Node>
<StgValue><ssdm name="tmp_16_i"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="594" st_id="50" stage="1" lat="1">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="64">
<![CDATA[
:13  %tmp_31_i = fptrunc double %tmp_15_i to float

]]></Node>
<StgValue><ssdm name="tmp_31_i"/></StgValue>
</operation>

<operation id="595" st_id="50" stage="1" lat="11">
<core>DRecip</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:24  %tmp_16_i = call double @_ssdm_op_DRecip.f64(double %tmp_29_1_i)

]]></Node>
<StgValue><ssdm name="tmp_16_i"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="596" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:14  store float %tmp_31_i, float* %gate_f_0_addr_2, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="597" st_id="51" stage="1" lat="1">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="64">
<![CDATA[
:25  %tmp_31_1_i = fptrunc double %tmp_16_i to float

]]></Node>
<StgValue><ssdm name="tmp_31_1_i"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="598" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_13_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)

]]></Node>
<StgValue><ssdm name="tmp_13_i"/></StgValue>
</operation>

<operation id="599" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="600" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:15  %empty_60 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_13_i)

]]></Node>
<StgValue><ssdm name="empty_60"/></StgValue>
</operation>

<operation id="601" st_id="52" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:26  store float %tmp_31_1_i, float* %gate_f_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="602" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="0" op_0_bw="0">
<![CDATA[
:28  br label %geva.exit37.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="603" st_id="53" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32">
<![CDATA[
sigmoid.exit.i:0  call fastcc void @gemvm_lstm([16 x float]* %gate_i_0, [16 x float]* %gate_i_1, [32 x float]* @Weight0_i_0_0, [32 x float]* @Weight0_i_0_1, [32 x float]* @Weight0_i_0_2, [32 x float]* @Weight0_i_0_3, [32 x float]* @Weight0_i_0_4, [32 x float]* @Weight0_i_0_5, [32 x float]* @Weight0_i_0_6, [32 x float]* @Weight0_i_0_7, [32 x float]* @Weight0_i_0_8, [32 x float]* @Weight0_i_0_9, [32 x float]* @Weight0_i_0_10, [32 x float]* @Weight0_i_0_11, [32 x float]* @Weight0_i_0_12, [32 x float]* @Weight0_i_0_13, [32 x float]* @Weight0_i_0_14, [32 x float]* @Weight0_i_0_15, [32 x float]* @Weight0_i_0_16, [32 x float]* @Weight0_i_0_17, [32 x float]* @Weight0_i_0_18, [32 x float]* @Weight0_i_0_19, [32 x float]* @Weight0_i_1_0, [32 x float]* @Weight0_i_1_1, [32 x float]* @Weight0_i_1_2, [32 x float]* @Weight0_i_1_3, [32 x float]* @Weight0_i_1_4, [32 x float]* @Weight0_i_1_5, [32 x float]* @Weight0_i_1_6, [32 x float]* @Weight0_i_1_7, [32 x float]* @Weight0_i_1_8, [32 x float]* @Weight0_i_1_9, [32 x float]* @Weight0_i_1_10, [32 x float]* @Weight0_i_1_11, [32 x float]* @Weight0_i_1_12, [32 x float]* @Weight0_i_1_13, [32 x float]* @Weight0_i_1_14, [32 x float]* @Weight0_i_1_15, [32 x float]* @Weight0_i_1_16, [32 x float]* @Weight0_i_1_17, [32 x float]* @Weight0_i_1_18, [32 x float]* @Weight0_i_1_19, [20 x float]* %vec_i_0, [20 x float]* %vec_i_1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="604" st_id="54" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32">
<![CDATA[
sigmoid.exit.i:0  call fastcc void @gemvm_lstm([16 x float]* %gate_i_0, [16 x float]* %gate_i_1, [32 x float]* @Weight0_i_0_0, [32 x float]* @Weight0_i_0_1, [32 x float]* @Weight0_i_0_2, [32 x float]* @Weight0_i_0_3, [32 x float]* @Weight0_i_0_4, [32 x float]* @Weight0_i_0_5, [32 x float]* @Weight0_i_0_6, [32 x float]* @Weight0_i_0_7, [32 x float]* @Weight0_i_0_8, [32 x float]* @Weight0_i_0_9, [32 x float]* @Weight0_i_0_10, [32 x float]* @Weight0_i_0_11, [32 x float]* @Weight0_i_0_12, [32 x float]* @Weight0_i_0_13, [32 x float]* @Weight0_i_0_14, [32 x float]* @Weight0_i_0_15, [32 x float]* @Weight0_i_0_16, [32 x float]* @Weight0_i_0_17, [32 x float]* @Weight0_i_0_18, [32 x float]* @Weight0_i_0_19, [32 x float]* @Weight0_i_1_0, [32 x float]* @Weight0_i_1_1, [32 x float]* @Weight0_i_1_2, [32 x float]* @Weight0_i_1_3, [32 x float]* @Weight0_i_1_4, [32 x float]* @Weight0_i_1_5, [32 x float]* @Weight0_i_1_6, [32 x float]* @Weight0_i_1_7, [32 x float]* @Weight0_i_1_8, [32 x float]* @Weight0_i_1_9, [32 x float]* @Weight0_i_1_10, [32 x float]* @Weight0_i_1_11, [32 x float]* @Weight0_i_1_12, [32 x float]* @Weight0_i_1_13, [32 x float]* @Weight0_i_1_14, [32 x float]* @Weight0_i_1_15, [32 x float]* @Weight0_i_1_16, [32 x float]* @Weight0_i_1_17, [32 x float]* @Weight0_i_1_18, [32 x float]* @Weight0_i_1_19, [20 x float]* %vec_i_0, [20 x float]* %vec_i_1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="605" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="0" op_0_bw="0">
<![CDATA[
sigmoid.exit.i:1  br label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="606" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:0  %i_0_i3_i = phi i6 [ 0, %sigmoid.exit.i ], [ %i_4_1_i, %11 ]

]]></Node>
<StgValue><ssdm name="i_0_i3_i"/></StgValue>
</operation>

<operation id="607" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:1  %empty_61 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>

<operation id="608" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %exitcond9_i = icmp eq i6 %i_0_i3_i, -32

]]></Node>
<StgValue><ssdm name="exitcond9_i"/></StgValue>
</operation>

<operation id="609" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond9_i, label %geva.exit33.i.preheader, label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="610" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="5" op_0_bw="5" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %newIndex22_i = call i5 @_ssdm_op_PartSelect.i5.i6.i32.i32(i6 %i_0_i3_i, i32 1, i32 5)

]]></Node>
<StgValue><ssdm name="newIndex22_i"/></StgValue>
</operation>

<operation id="611" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="64" op_0_bw="5">
<![CDATA[
:3  %newIndex23_i = zext i5 %newIndex22_i to i64

]]></Node>
<StgValue><ssdm name="newIndex23_i"/></StgValue>
</operation>

<operation id="612" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %Bias0_i_0_addr = getelementptr [16 x float]* @Bias0_i_0, i64 0, i64 %newIndex23_i

]]></Node>
<StgValue><ssdm name="Bias0_i_0_addr"/></StgValue>
</operation>

<operation id="613" st_id="55" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="4">
<![CDATA[
:5  %Bias0_i_0_load = load float* %Bias0_i_0_addr, align 8

]]></Node>
<StgValue><ssdm name="Bias0_i_0_load"/></StgValue>
</operation>

<operation id="614" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %gate_i_0_addr_1 = getelementptr [16 x float]* %gate_i_0, i64 0, i64 %newIndex23_i

]]></Node>
<StgValue><ssdm name="gate_i_0_addr_1"/></StgValue>
</operation>

<operation id="615" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="4">
<![CDATA[
:7  %gate_i_0_load = load float* %gate_i_0_addr_1, align 8

]]></Node>
<StgValue><ssdm name="gate_i_0_load"/></StgValue>
</operation>

<operation id="616" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %Bias0_i_1_addr = getelementptr [16 x float]* @Bias0_i_1, i64 0, i64 %newIndex23_i

]]></Node>
<StgValue><ssdm name="Bias0_i_1_addr"/></StgValue>
</operation>

<operation id="617" st_id="55" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="32" op_0_bw="4">
<![CDATA[
:12  %Bias0_i_1_load = load float* %Bias0_i_1_addr, align 4

]]></Node>
<StgValue><ssdm name="Bias0_i_1_load"/></StgValue>
</operation>

<operation id="618" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %gate_i_1_addr_1 = getelementptr [16 x float]* %gate_i_1, i64 0, i64 %newIndex23_i

]]></Node>
<StgValue><ssdm name="gate_i_1_addr_1"/></StgValue>
</operation>

<operation id="619" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="4">
<![CDATA[
:14  %gate_i_1_load = load float* %gate_i_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="gate_i_1_load"/></StgValue>
</operation>

<operation id="620" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:17  %i_4_1_i = add i6 %i_0_i3_i, 2

]]></Node>
<StgValue><ssdm name="i_4_1_i"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="621" st_id="56" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="4">
<![CDATA[
:5  %Bias0_i_0_load = load float* %Bias0_i_0_addr, align 8

]]></Node>
<StgValue><ssdm name="Bias0_i_0_load"/></StgValue>
</operation>

<operation id="622" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="4">
<![CDATA[
:7  %gate_i_0_load = load float* %gate_i_0_addr_1, align 8

]]></Node>
<StgValue><ssdm name="gate_i_0_load"/></StgValue>
</operation>

<operation id="623" st_id="56" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="32" op_0_bw="4">
<![CDATA[
:12  %Bias0_i_1_load = load float* %Bias0_i_1_addr, align 4

]]></Node>
<StgValue><ssdm name="Bias0_i_1_load"/></StgValue>
</operation>

<operation id="624" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="4">
<![CDATA[
:14  %gate_i_1_load = load float* %gate_i_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="gate_i_1_load"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="625" st_id="57" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_34_i = fadd float %gate_i_0_load, %Bias0_i_0_load

]]></Node>
<StgValue><ssdm name="tmp_34_i"/></StgValue>
</operation>

<operation id="626" st_id="57" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_34_1_i = fadd float %gate_i_1_load, %Bias0_i_1_load

]]></Node>
<StgValue><ssdm name="tmp_34_1_i"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="627" st_id="58" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_34_i = fadd float %gate_i_0_load, %Bias0_i_0_load

]]></Node>
<StgValue><ssdm name="tmp_34_i"/></StgValue>
</operation>

<operation id="628" st_id="58" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_34_1_i = fadd float %gate_i_1_load, %Bias0_i_1_load

]]></Node>
<StgValue><ssdm name="tmp_34_1_i"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="629" st_id="59" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_34_i = fadd float %gate_i_0_load, %Bias0_i_0_load

]]></Node>
<StgValue><ssdm name="tmp_34_i"/></StgValue>
</operation>

<operation id="630" st_id="59" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_34_1_i = fadd float %gate_i_1_load, %Bias0_i_1_load

]]></Node>
<StgValue><ssdm name="tmp_34_1_i"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="631" st_id="60" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_34_i = fadd float %gate_i_0_load, %Bias0_i_0_load

]]></Node>
<StgValue><ssdm name="tmp_34_i"/></StgValue>
</operation>

<operation id="632" st_id="60" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_34_1_i = fadd float %gate_i_1_load, %Bias0_i_1_load

]]></Node>
<StgValue><ssdm name="tmp_34_1_i"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="633" st_id="61" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_34_i = fadd float %gate_i_0_load, %Bias0_i_0_load

]]></Node>
<StgValue><ssdm name="tmp_34_i"/></StgValue>
</operation>

<operation id="634" st_id="61" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_34_1_i = fadd float %gate_i_1_load, %Bias0_i_1_load

]]></Node>
<StgValue><ssdm name="tmp_34_1_i"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="635" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_17_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str9)

]]></Node>
<StgValue><ssdm name="tmp_17_i"/></StgValue>
</operation>

<operation id="636" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="637" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:9  store float %tmp_34_i, float* %gate_i_0_addr_1, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="638" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:10  %empty_62 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str9, i32 %tmp_17_i)

]]></Node>
<StgValue><ssdm name="empty_62"/></StgValue>
</operation>

<operation id="639" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:16  store float %tmp_34_1_i, float* %gate_i_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="640" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="0" op_0_bw="0">
<![CDATA[
:18  br label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="641" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="0" op_0_bw="0">
<![CDATA[
geva.exit33.i.preheader:0  br label %geva.exit33.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="642" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
geva.exit33.i:0  %i_0_i4_i = phi i6 [ %i_5_1_i, %12 ], [ 0, %geva.exit33.i.preheader ]

]]></Node>
<StgValue><ssdm name="i_0_i4_i"/></StgValue>
</operation>

<operation id="643" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
geva.exit33.i:1  %empty_63 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>

<operation id="644" st_id="64" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
geva.exit33.i:2  %exitcond_i2_i = icmp eq i6 %i_0_i4_i, -32

]]></Node>
<StgValue><ssdm name="exitcond_i2_i"/></StgValue>
</operation>

<operation id="645" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
geva.exit33.i:3  br i1 %exitcond_i2_i, label %sigmoid.exit46.i, label %12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="646" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="5" op_0_bw="5" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %newIndex24_i = call i5 @_ssdm_op_PartSelect.i5.i6.i32.i32(i6 %i_0_i4_i, i32 1, i32 5)

]]></Node>
<StgValue><ssdm name="newIndex24_i"/></StgValue>
</operation>

<operation id="647" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="64" op_0_bw="5">
<![CDATA[
:3  %newIndex25_i = zext i5 %newIndex24_i to i64

]]></Node>
<StgValue><ssdm name="newIndex25_i"/></StgValue>
</operation>

<operation id="648" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %gate_i_0_addr_2 = getelementptr [16 x float]* %gate_i_0, i64 0, i64 %newIndex25_i

]]></Node>
<StgValue><ssdm name="gate_i_0_addr_2"/></StgValue>
</operation>

<operation id="649" st_id="64" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="4">
<![CDATA[
:5  %gate_i_0_load_1 = load float* %gate_i_0_addr_2, align 8

]]></Node>
<StgValue><ssdm name="gate_i_0_load_1"/></StgValue>
</operation>

<operation id="650" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %gate_i_1_addr_2 = getelementptr [16 x float]* %gate_i_1, i64 0, i64 %newIndex25_i

]]></Node>
<StgValue><ssdm name="gate_i_1_addr_2"/></StgValue>
</operation>

<operation id="651" st_id="64" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="32" op_0_bw="4">
<![CDATA[
:17  %gate_i_1_load_1 = load float* %gate_i_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="gate_i_1_load_1"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="652" st_id="65" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="4">
<![CDATA[
:5  %gate_i_0_load_1 = load float* %gate_i_0_addr_2, align 8

]]></Node>
<StgValue><ssdm name="gate_i_0_load_1"/></StgValue>
</operation>

<operation id="653" st_id="65" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="32" op_0_bw="4">
<![CDATA[
:17  %gate_i_1_load_1 = load float* %gate_i_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="gate_i_1_load_1"/></StgValue>
</operation>

<operation id="654" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:27  %i_5_1_i = add i6 %i_0_i4_i, 2

]]></Node>
<StgValue><ssdm name="i_5_1_i"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="655" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="32">
<![CDATA[
:6  %tmp_36_to_int_i = bitcast float %gate_i_0_load_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_36_to_int_i"/></StgValue>
</operation>

<operation id="656" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_36_neg_i = xor i32 %tmp_36_to_int_i, -2147483648

]]></Node>
<StgValue><ssdm name="tmp_36_neg_i"/></StgValue>
</operation>

<operation id="657" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="32">
<![CDATA[
:8  %x_assign_2 = bitcast i32 %tmp_36_neg_i to float

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="658" st_id="66" stage="9" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_i_i19_i = call float @llvm.exp.f32(float %x_assign_2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i19_i"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="659" st_id="67" stage="8" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_i_i19_i = call float @llvm.exp.f32(float %x_assign_2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i19_i"/></StgValue>
</operation>

<operation id="660" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="32">
<![CDATA[
:18  %tmp_36_to_int_1_i = bitcast float %gate_i_1_load_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_36_to_int_1_i"/></StgValue>
</operation>

<operation id="661" st_id="67" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_36_neg_1_i = xor i32 %tmp_36_to_int_1_i, -2147483648

]]></Node>
<StgValue><ssdm name="tmp_36_neg_1_i"/></StgValue>
</operation>

<operation id="662" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="32">
<![CDATA[
:20  %x_assign_3 = bitcast i32 %tmp_36_neg_1_i to float

]]></Node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>

<operation id="663" st_id="67" stage="9" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_i_i20_i = call float @llvm.exp.f32(float %x_assign_3) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i20_i"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="664" st_id="68" stage="7" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_i_i19_i = call float @llvm.exp.f32(float %x_assign_2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i19_i"/></StgValue>
</operation>

<operation id="665" st_id="68" stage="8" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_i_i20_i = call float @llvm.exp.f32(float %x_assign_3) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i20_i"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="666" st_id="69" stage="6" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_i_i19_i = call float @llvm.exp.f32(float %x_assign_2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i19_i"/></StgValue>
</operation>

<operation id="667" st_id="69" stage="7" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_i_i20_i = call float @llvm.exp.f32(float %x_assign_3) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i20_i"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="668" st_id="70" stage="5" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_i_i19_i = call float @llvm.exp.f32(float %x_assign_2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i19_i"/></StgValue>
</operation>

<operation id="669" st_id="70" stage="6" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_i_i20_i = call float @llvm.exp.f32(float %x_assign_3) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i20_i"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="670" st_id="71" stage="4" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_i_i19_i = call float @llvm.exp.f32(float %x_assign_2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i19_i"/></StgValue>
</operation>

<operation id="671" st_id="71" stage="5" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_i_i20_i = call float @llvm.exp.f32(float %x_assign_3) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i20_i"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="672" st_id="72" stage="3" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_i_i19_i = call float @llvm.exp.f32(float %x_assign_2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i19_i"/></StgValue>
</operation>

<operation id="673" st_id="72" stage="4" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_i_i20_i = call float @llvm.exp.f32(float %x_assign_3) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i20_i"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="674" st_id="73" stage="2" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_i_i19_i = call float @llvm.exp.f32(float %x_assign_2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i19_i"/></StgValue>
</operation>

<operation id="675" st_id="73" stage="3" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_i_i20_i = call float @llvm.exp.f32(float %x_assign_3) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i20_i"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="676" st_id="74" stage="1" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_i_i19_i = call float @llvm.exp.f32(float %x_assign_2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i19_i"/></StgValue>
</operation>

<operation id="677" st_id="74" stage="2" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_i_i20_i = call float @llvm.exp.f32(float %x_assign_3) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i20_i"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="678" st_id="75" stage="1" lat="1">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="64" op_0_bw="32">
<![CDATA[
:10  %tmp_38_i = fpext float %tmp_i_i19_i to double

]]></Node>
<StgValue><ssdm name="tmp_38_i"/></StgValue>
</operation>

<operation id="679" st_id="75" stage="1" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_i_i20_i = call float @llvm.exp.f32(float %x_assign_3) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i20_i"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="680" st_id="76" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_39_i = fadd double %tmp_38_i, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_39_i"/></StgValue>
</operation>

<operation id="681" st_id="76" stage="1" lat="1">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="64" op_0_bw="32">
<![CDATA[
:22  %tmp_38_1_i = fpext float %tmp_i_i20_i to double

]]></Node>
<StgValue><ssdm name="tmp_38_1_i"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="682" st_id="77" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_39_i = fadd double %tmp_38_i, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_39_i"/></StgValue>
</operation>

<operation id="683" st_id="77" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:23  %tmp_39_1_i = fadd double %tmp_38_1_i, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_39_1_i"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="684" st_id="78" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_39_i = fadd double %tmp_38_i, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_39_i"/></StgValue>
</operation>

<operation id="685" st_id="78" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:23  %tmp_39_1_i = fadd double %tmp_38_1_i, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_39_1_i"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="686" st_id="79" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_39_i = fadd double %tmp_38_i, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_39_i"/></StgValue>
</operation>

<operation id="687" st_id="79" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:23  %tmp_39_1_i = fadd double %tmp_38_1_i, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_39_1_i"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="688" st_id="80" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_39_i = fadd double %tmp_38_i, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_39_i"/></StgValue>
</operation>

<operation id="689" st_id="80" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:23  %tmp_39_1_i = fadd double %tmp_38_1_i, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_39_1_i"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="690" st_id="81" stage="11" lat="11">
<core>DRecip</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_19_i = call double @_ssdm_op_DRecip.f64(double %tmp_39_i)

]]></Node>
<StgValue><ssdm name="tmp_19_i"/></StgValue>
</operation>

<operation id="691" st_id="81" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:23  %tmp_39_1_i = fadd double %tmp_38_1_i, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_39_1_i"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="692" st_id="82" stage="10" lat="11">
<core>DRecip</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_19_i = call double @_ssdm_op_DRecip.f64(double %tmp_39_i)

]]></Node>
<StgValue><ssdm name="tmp_19_i"/></StgValue>
</operation>

<operation id="693" st_id="82" stage="11" lat="11">
<core>DRecip</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:24  %tmp_20_i = call double @_ssdm_op_DRecip.f64(double %tmp_39_1_i)

]]></Node>
<StgValue><ssdm name="tmp_20_i"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="694" st_id="83" stage="9" lat="11">
<core>DRecip</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_19_i = call double @_ssdm_op_DRecip.f64(double %tmp_39_i)

]]></Node>
<StgValue><ssdm name="tmp_19_i"/></StgValue>
</operation>

<operation id="695" st_id="83" stage="10" lat="11">
<core>DRecip</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:24  %tmp_20_i = call double @_ssdm_op_DRecip.f64(double %tmp_39_1_i)

]]></Node>
<StgValue><ssdm name="tmp_20_i"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="696" st_id="84" stage="8" lat="11">
<core>DRecip</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_19_i = call double @_ssdm_op_DRecip.f64(double %tmp_39_i)

]]></Node>
<StgValue><ssdm name="tmp_19_i"/></StgValue>
</operation>

<operation id="697" st_id="84" stage="9" lat="11">
<core>DRecip</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:24  %tmp_20_i = call double @_ssdm_op_DRecip.f64(double %tmp_39_1_i)

]]></Node>
<StgValue><ssdm name="tmp_20_i"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="698" st_id="85" stage="7" lat="11">
<core>DRecip</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_19_i = call double @_ssdm_op_DRecip.f64(double %tmp_39_i)

]]></Node>
<StgValue><ssdm name="tmp_19_i"/></StgValue>
</operation>

<operation id="699" st_id="85" stage="8" lat="11">
<core>DRecip</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:24  %tmp_20_i = call double @_ssdm_op_DRecip.f64(double %tmp_39_1_i)

]]></Node>
<StgValue><ssdm name="tmp_20_i"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="700" st_id="86" stage="6" lat="11">
<core>DRecip</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_19_i = call double @_ssdm_op_DRecip.f64(double %tmp_39_i)

]]></Node>
<StgValue><ssdm name="tmp_19_i"/></StgValue>
</operation>

<operation id="701" st_id="86" stage="7" lat="11">
<core>DRecip</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:24  %tmp_20_i = call double @_ssdm_op_DRecip.f64(double %tmp_39_1_i)

]]></Node>
<StgValue><ssdm name="tmp_20_i"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="702" st_id="87" stage="5" lat="11">
<core>DRecip</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_19_i = call double @_ssdm_op_DRecip.f64(double %tmp_39_i)

]]></Node>
<StgValue><ssdm name="tmp_19_i"/></StgValue>
</operation>

<operation id="703" st_id="87" stage="6" lat="11">
<core>DRecip</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:24  %tmp_20_i = call double @_ssdm_op_DRecip.f64(double %tmp_39_1_i)

]]></Node>
<StgValue><ssdm name="tmp_20_i"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="704" st_id="88" stage="4" lat="11">
<core>DRecip</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_19_i = call double @_ssdm_op_DRecip.f64(double %tmp_39_i)

]]></Node>
<StgValue><ssdm name="tmp_19_i"/></StgValue>
</operation>

<operation id="705" st_id="88" stage="5" lat="11">
<core>DRecip</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:24  %tmp_20_i = call double @_ssdm_op_DRecip.f64(double %tmp_39_1_i)

]]></Node>
<StgValue><ssdm name="tmp_20_i"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="706" st_id="89" stage="3" lat="11">
<core>DRecip</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_19_i = call double @_ssdm_op_DRecip.f64(double %tmp_39_i)

]]></Node>
<StgValue><ssdm name="tmp_19_i"/></StgValue>
</operation>

<operation id="707" st_id="89" stage="4" lat="11">
<core>DRecip</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:24  %tmp_20_i = call double @_ssdm_op_DRecip.f64(double %tmp_39_1_i)

]]></Node>
<StgValue><ssdm name="tmp_20_i"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="708" st_id="90" stage="2" lat="11">
<core>DRecip</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_19_i = call double @_ssdm_op_DRecip.f64(double %tmp_39_i)

]]></Node>
<StgValue><ssdm name="tmp_19_i"/></StgValue>
</operation>

<operation id="709" st_id="90" stage="3" lat="11">
<core>DRecip</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:24  %tmp_20_i = call double @_ssdm_op_DRecip.f64(double %tmp_39_1_i)

]]></Node>
<StgValue><ssdm name="tmp_20_i"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="710" st_id="91" stage="1" lat="11">
<core>DRecip</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_19_i = call double @_ssdm_op_DRecip.f64(double %tmp_39_i)

]]></Node>
<StgValue><ssdm name="tmp_19_i"/></StgValue>
</operation>

<operation id="711" st_id="91" stage="2" lat="11">
<core>DRecip</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:24  %tmp_20_i = call double @_ssdm_op_DRecip.f64(double %tmp_39_1_i)

]]></Node>
<StgValue><ssdm name="tmp_20_i"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="712" st_id="92" stage="1" lat="1">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="64">
<![CDATA[
:13  %tmp_41_i = fptrunc double %tmp_19_i to float

]]></Node>
<StgValue><ssdm name="tmp_41_i"/></StgValue>
</operation>

<operation id="713" st_id="92" stage="1" lat="11">
<core>DRecip</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:24  %tmp_20_i = call double @_ssdm_op_DRecip.f64(double %tmp_39_1_i)

]]></Node>
<StgValue><ssdm name="tmp_20_i"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="714" st_id="93" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:14  store float %tmp_41_i, float* %gate_i_0_addr_2, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="715" st_id="93" stage="1" lat="1">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="64">
<![CDATA[
:25  %tmp_41_1_i = fptrunc double %tmp_20_i to float

]]></Node>
<StgValue><ssdm name="tmp_41_1_i"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="716" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_18_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)

]]></Node>
<StgValue><ssdm name="tmp_18_i"/></StgValue>
</operation>

<operation id="717" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="718" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:15  %empty_64 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_18_i)

]]></Node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>

<operation id="719" st_id="94" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:26  store float %tmp_41_1_i, float* %gate_i_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="720" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="0" op_0_bw="0">
<![CDATA[
:28  br label %geva.exit33.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="721" st_id="95" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32">
<![CDATA[
sigmoid.exit46.i:0  call fastcc void @gemvm_lstm([16 x float]* %stat_C_0, [16 x float]* %stat_C_1, [32 x float]* @Weight0_c_0_0, [32 x float]* @Weight0_c_0_1, [32 x float]* @Weight0_c_0_2, [32 x float]* @Weight0_c_0_3, [32 x float]* @Weight0_c_0_4, [32 x float]* @Weight0_c_0_5, [32 x float]* @Weight0_c_0_6, [32 x float]* @Weight0_c_0_7, [32 x float]* @Weight0_c_0_8, [32 x float]* @Weight0_c_0_9, [32 x float]* @Weight0_c_0_10, [32 x float]* @Weight0_c_0_11, [32 x float]* @Weight0_c_0_12, [32 x float]* @Weight0_c_0_13, [32 x float]* @Weight0_c_0_14, [32 x float]* @Weight0_c_0_15, [32 x float]* @Weight0_c_0_16, [32 x float]* @Weight0_c_0_17, [32 x float]* @Weight0_c_0_18, [32 x float]* @Weight0_c_0_19, [32 x float]* @Weight0_c_1_0, [32 x float]* @Weight0_c_1_1, [32 x float]* @Weight0_c_1_2, [32 x float]* @Weight0_c_1_3, [32 x float]* @Weight0_c_1_4, [32 x float]* @Weight0_c_1_5, [32 x float]* @Weight0_c_1_6, [32 x float]* @Weight0_c_1_7, [32 x float]* @Weight0_c_1_8, [32 x float]* @Weight0_c_1_9, [32 x float]* @Weight0_c_1_10, [32 x float]* @Weight0_c_1_11, [32 x float]* @Weight0_c_1_12, [32 x float]* @Weight0_c_1_13, [32 x float]* @Weight0_c_1_14, [32 x float]* @Weight0_c_1_15, [32 x float]* @Weight0_c_1_16, [32 x float]* @Weight0_c_1_17, [32 x float]* @Weight0_c_1_18, [32 x float]* @Weight0_c_1_19, [20 x float]* %vec_i_0, [20 x float]* %vec_i_1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="722" st_id="96" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32">
<![CDATA[
sigmoid.exit46.i:0  call fastcc void @gemvm_lstm([16 x float]* %stat_C_0, [16 x float]* %stat_C_1, [32 x float]* @Weight0_c_0_0, [32 x float]* @Weight0_c_0_1, [32 x float]* @Weight0_c_0_2, [32 x float]* @Weight0_c_0_3, [32 x float]* @Weight0_c_0_4, [32 x float]* @Weight0_c_0_5, [32 x float]* @Weight0_c_0_6, [32 x float]* @Weight0_c_0_7, [32 x float]* @Weight0_c_0_8, [32 x float]* @Weight0_c_0_9, [32 x float]* @Weight0_c_0_10, [32 x float]* @Weight0_c_0_11, [32 x float]* @Weight0_c_0_12, [32 x float]* @Weight0_c_0_13, [32 x float]* @Weight0_c_0_14, [32 x float]* @Weight0_c_0_15, [32 x float]* @Weight0_c_0_16, [32 x float]* @Weight0_c_0_17, [32 x float]* @Weight0_c_0_18, [32 x float]* @Weight0_c_0_19, [32 x float]* @Weight0_c_1_0, [32 x float]* @Weight0_c_1_1, [32 x float]* @Weight0_c_1_2, [32 x float]* @Weight0_c_1_3, [32 x float]* @Weight0_c_1_4, [32 x float]* @Weight0_c_1_5, [32 x float]* @Weight0_c_1_6, [32 x float]* @Weight0_c_1_7, [32 x float]* @Weight0_c_1_8, [32 x float]* @Weight0_c_1_9, [32 x float]* @Weight0_c_1_10, [32 x float]* @Weight0_c_1_11, [32 x float]* @Weight0_c_1_12, [32 x float]* @Weight0_c_1_13, [32 x float]* @Weight0_c_1_14, [32 x float]* @Weight0_c_1_15, [32 x float]* @Weight0_c_1_16, [32 x float]* @Weight0_c_1_17, [32 x float]* @Weight0_c_1_18, [32 x float]* @Weight0_c_1_19, [20 x float]* %vec_i_0, [20 x float]* %vec_i_1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="723" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="0" op_0_bw="0">
<![CDATA[
sigmoid.exit46.i:1  br label %13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="724" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:0  %i_0_i5_i = phi i6 [ 0, %sigmoid.exit46.i ], [ %i_6_1_i, %14 ]

]]></Node>
<StgValue><ssdm name="i_0_i5_i"/></StgValue>
</operation>

<operation id="725" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:1  %empty_65 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_65"/></StgValue>
</operation>

<operation id="726" st_id="97" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %exitcond8_i = icmp eq i6 %i_0_i5_i, -32

]]></Node>
<StgValue><ssdm name="exitcond8_i"/></StgValue>
</operation>

<operation id="727" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond8_i, label %geva.exit29.i.preheader, label %14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="728" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="5" op_0_bw="5" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %newIndex26_i = call i5 @_ssdm_op_PartSelect.i5.i6.i32.i32(i6 %i_0_i5_i, i32 1, i32 5)

]]></Node>
<StgValue><ssdm name="newIndex26_i"/></StgValue>
</operation>

<operation id="729" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="64" op_0_bw="5">
<![CDATA[
:3  %newIndex27_i = zext i5 %newIndex26_i to i64

]]></Node>
<StgValue><ssdm name="newIndex27_i"/></StgValue>
</operation>

<operation id="730" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %Bias0_c_0_addr = getelementptr [16 x float]* @Bias0_c_0, i64 0, i64 %newIndex27_i

]]></Node>
<StgValue><ssdm name="Bias0_c_0_addr"/></StgValue>
</operation>

<operation id="731" st_id="97" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="4">
<![CDATA[
:5  %Bias0_c_0_load = load float* %Bias0_c_0_addr, align 8

]]></Node>
<StgValue><ssdm name="Bias0_c_0_load"/></StgValue>
</operation>

<operation id="732" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %stat_C_0_addr_1 = getelementptr [16 x float]* %stat_C_0, i64 0, i64 %newIndex27_i

]]></Node>
<StgValue><ssdm name="stat_C_0_addr_1"/></StgValue>
</operation>

<operation id="733" st_id="97" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="32" op_0_bw="4">
<![CDATA[
:7  %stat_C_0_load = load float* %stat_C_0_addr_1, align 8

]]></Node>
<StgValue><ssdm name="stat_C_0_load"/></StgValue>
</operation>

<operation id="734" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %Bias0_c_1_addr = getelementptr [16 x float]* @Bias0_c_1, i64 0, i64 %newIndex27_i

]]></Node>
<StgValue><ssdm name="Bias0_c_1_addr"/></StgValue>
</operation>

<operation id="735" st_id="97" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="32" op_0_bw="4">
<![CDATA[
:12  %Bias0_c_1_load = load float* %Bias0_c_1_addr, align 4

]]></Node>
<StgValue><ssdm name="Bias0_c_1_load"/></StgValue>
</operation>

<operation id="736" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %stat_C_1_addr_1 = getelementptr [16 x float]* %stat_C_1, i64 0, i64 %newIndex27_i

]]></Node>
<StgValue><ssdm name="stat_C_1_addr_1"/></StgValue>
</operation>

<operation id="737" st_id="97" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="32" op_0_bw="4">
<![CDATA[
:14  %stat_C_1_load = load float* %stat_C_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="stat_C_1_load"/></StgValue>
</operation>

<operation id="738" st_id="97" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:17  %i_6_1_i = add i6 %i_0_i5_i, 2

]]></Node>
<StgValue><ssdm name="i_6_1_i"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="739" st_id="98" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="4">
<![CDATA[
:5  %Bias0_c_0_load = load float* %Bias0_c_0_addr, align 8

]]></Node>
<StgValue><ssdm name="Bias0_c_0_load"/></StgValue>
</operation>

<operation id="740" st_id="98" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="32" op_0_bw="4">
<![CDATA[
:7  %stat_C_0_load = load float* %stat_C_0_addr_1, align 8

]]></Node>
<StgValue><ssdm name="stat_C_0_load"/></StgValue>
</operation>

<operation id="741" st_id="98" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="32" op_0_bw="4">
<![CDATA[
:12  %Bias0_c_1_load = load float* %Bias0_c_1_addr, align 4

]]></Node>
<StgValue><ssdm name="Bias0_c_1_load"/></StgValue>
</operation>

<operation id="742" st_id="98" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="32" op_0_bw="4">
<![CDATA[
:14  %stat_C_1_load = load float* %stat_C_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="stat_C_1_load"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="743" st_id="99" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_44_i = fadd float %stat_C_0_load, %Bias0_c_0_load

]]></Node>
<StgValue><ssdm name="tmp_44_i"/></StgValue>
</operation>

<operation id="744" st_id="99" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_44_1_i = fadd float %stat_C_1_load, %Bias0_c_1_load

]]></Node>
<StgValue><ssdm name="tmp_44_1_i"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="745" st_id="100" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_44_i = fadd float %stat_C_0_load, %Bias0_c_0_load

]]></Node>
<StgValue><ssdm name="tmp_44_i"/></StgValue>
</operation>

<operation id="746" st_id="100" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_44_1_i = fadd float %stat_C_1_load, %Bias0_c_1_load

]]></Node>
<StgValue><ssdm name="tmp_44_1_i"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="747" st_id="101" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_44_i = fadd float %stat_C_0_load, %Bias0_c_0_load

]]></Node>
<StgValue><ssdm name="tmp_44_i"/></StgValue>
</operation>

<operation id="748" st_id="101" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_44_1_i = fadd float %stat_C_1_load, %Bias0_c_1_load

]]></Node>
<StgValue><ssdm name="tmp_44_1_i"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="749" st_id="102" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_44_i = fadd float %stat_C_0_load, %Bias0_c_0_load

]]></Node>
<StgValue><ssdm name="tmp_44_i"/></StgValue>
</operation>

<operation id="750" st_id="102" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_44_1_i = fadd float %stat_C_1_load, %Bias0_c_1_load

]]></Node>
<StgValue><ssdm name="tmp_44_1_i"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="751" st_id="103" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_44_i = fadd float %stat_C_0_load, %Bias0_c_0_load

]]></Node>
<StgValue><ssdm name="tmp_44_i"/></StgValue>
</operation>

<operation id="752" st_id="103" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_44_1_i = fadd float %stat_C_1_load, %Bias0_c_1_load

]]></Node>
<StgValue><ssdm name="tmp_44_1_i"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="753" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_21_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str9)

]]></Node>
<StgValue><ssdm name="tmp_21_i"/></StgValue>
</operation>

<operation id="754" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="755" st_id="104" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:9  store float %tmp_44_i, float* %stat_C_0_addr_1, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="756" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:10  %empty_66 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str9, i32 %tmp_21_i)

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>

<operation id="757" st_id="104" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:16  store float %tmp_44_1_i, float* %stat_C_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="758" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="0" op_0_bw="0">
<![CDATA[
:18  br label %13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="759" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="0" op_0_bw="0">
<![CDATA[
geva.exit29.i.preheader:0  br label %geva.exit29.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="760" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
geva.exit29.i:0  %i_0_i6_i = phi i6 [ %i_7_1_i, %15 ], [ 0, %geva.exit29.i.preheader ]

]]></Node>
<StgValue><ssdm name="i_0_i6_i"/></StgValue>
</operation>

<operation id="761" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
geva.exit29.i:1  %empty_67 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_67"/></StgValue>
</operation>

<operation id="762" st_id="106" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
geva.exit29.i:2  %exitcond_i3_i = icmp eq i6 %i_0_i6_i, -32

]]></Node>
<StgValue><ssdm name="exitcond_i3_i"/></StgValue>
</operation>

<operation id="763" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
geva.exit29.i:3  br i1 %exitcond_i3_i, label %tanh.exit.i, label %15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="764" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="5" op_0_bw="5" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %newIndex28_i = call i5 @_ssdm_op_PartSelect.i5.i6.i32.i32(i6 %i_0_i6_i, i32 1, i32 5)

]]></Node>
<StgValue><ssdm name="newIndex28_i"/></StgValue>
</operation>

<operation id="765" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="64" op_0_bw="5">
<![CDATA[
:3  %newIndex29_i = zext i5 %newIndex28_i to i64

]]></Node>
<StgValue><ssdm name="newIndex29_i"/></StgValue>
</operation>

<operation id="766" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %stat_C_0_addr_2 = getelementptr [16 x float]* %stat_C_0, i64 0, i64 %newIndex29_i

]]></Node>
<StgValue><ssdm name="stat_C_0_addr_2"/></StgValue>
</operation>

<operation id="767" st_id="106" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="32" op_0_bw="4">
<![CDATA[
:5  %stat_C_0_load_1 = load float* %stat_C_0_addr_2, align 8

]]></Node>
<StgValue><ssdm name="stat_C_0_load_1"/></StgValue>
</operation>

<operation id="768" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %stat_C_1_addr_2 = getelementptr [16 x float]* %stat_C_1, i64 0, i64 %newIndex29_i

]]></Node>
<StgValue><ssdm name="stat_C_1_addr_2"/></StgValue>
</operation>

<operation id="769" st_id="106" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="32" op_0_bw="4">
<![CDATA[
:10  %stat_C_1_load_1 = load float* %stat_C_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="stat_C_1_load_1"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="770" st_id="107" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="32" op_0_bw="4">
<![CDATA[
:5  %stat_C_0_load_1 = load float* %stat_C_0_addr_2, align 8

]]></Node>
<StgValue><ssdm name="stat_C_0_load_1"/></StgValue>
</operation>

<operation id="771" st_id="107" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="32" op_0_bw="4">
<![CDATA[
:10  %stat_C_1_load_1 = load float* %stat_C_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="stat_C_1_load_1"/></StgValue>
</operation>

<operation id="772" st_id="107" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:13  %i_7_1_i = add i6 %i_0_i6_i, 2

]]></Node>
<StgValue><ssdm name="i_7_1_i"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="773" st_id="108" stage="59" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_i_i21_i = call fastcc float @"generic_tanh<float>"(float %stat_C_0_load_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i21_i"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="774" st_id="109" stage="58" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_i_i21_i = call fastcc float @"generic_tanh<float>"(float %stat_C_0_load_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i21_i"/></StgValue>
</operation>

<operation id="775" st_id="109" stage="59" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_i_i22_i = call fastcc float @"generic_tanh<float>"(float %stat_C_1_load_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i22_i"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="776" st_id="110" stage="57" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_i_i21_i = call fastcc float @"generic_tanh<float>"(float %stat_C_0_load_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i21_i"/></StgValue>
</operation>

<operation id="777" st_id="110" stage="58" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_i_i22_i = call fastcc float @"generic_tanh<float>"(float %stat_C_1_load_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i22_i"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="778" st_id="111" stage="56" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_i_i21_i = call fastcc float @"generic_tanh<float>"(float %stat_C_0_load_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i21_i"/></StgValue>
</operation>

<operation id="779" st_id="111" stage="57" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_i_i22_i = call fastcc float @"generic_tanh<float>"(float %stat_C_1_load_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i22_i"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="780" st_id="112" stage="55" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_i_i21_i = call fastcc float @"generic_tanh<float>"(float %stat_C_0_load_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i21_i"/></StgValue>
</operation>

<operation id="781" st_id="112" stage="56" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_i_i22_i = call fastcc float @"generic_tanh<float>"(float %stat_C_1_load_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i22_i"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="782" st_id="113" stage="54" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_i_i21_i = call fastcc float @"generic_tanh<float>"(float %stat_C_0_load_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i21_i"/></StgValue>
</operation>

<operation id="783" st_id="113" stage="55" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_i_i22_i = call fastcc float @"generic_tanh<float>"(float %stat_C_1_load_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i22_i"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="784" st_id="114" stage="53" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_i_i21_i = call fastcc float @"generic_tanh<float>"(float %stat_C_0_load_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i21_i"/></StgValue>
</operation>

<operation id="785" st_id="114" stage="54" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_i_i22_i = call fastcc float @"generic_tanh<float>"(float %stat_C_1_load_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i22_i"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="786" st_id="115" stage="52" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_i_i21_i = call fastcc float @"generic_tanh<float>"(float %stat_C_0_load_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i21_i"/></StgValue>
</operation>

<operation id="787" st_id="115" stage="53" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_i_i22_i = call fastcc float @"generic_tanh<float>"(float %stat_C_1_load_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i22_i"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="788" st_id="116" stage="51" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_i_i21_i = call fastcc float @"generic_tanh<float>"(float %stat_C_0_load_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i21_i"/></StgValue>
</operation>

<operation id="789" st_id="116" stage="52" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_i_i22_i = call fastcc float @"generic_tanh<float>"(float %stat_C_1_load_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i22_i"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="790" st_id="117" stage="50" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_i_i21_i = call fastcc float @"generic_tanh<float>"(float %stat_C_0_load_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i21_i"/></StgValue>
</operation>

<operation id="791" st_id="117" stage="51" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_i_i22_i = call fastcc float @"generic_tanh<float>"(float %stat_C_1_load_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i22_i"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="792" st_id="118" stage="49" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_i_i21_i = call fastcc float @"generic_tanh<float>"(float %stat_C_0_load_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i21_i"/></StgValue>
</operation>

<operation id="793" st_id="118" stage="50" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_i_i22_i = call fastcc float @"generic_tanh<float>"(float %stat_C_1_load_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i22_i"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="794" st_id="119" stage="48" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_i_i21_i = call fastcc float @"generic_tanh<float>"(float %stat_C_0_load_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i21_i"/></StgValue>
</operation>

<operation id="795" st_id="119" stage="49" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_i_i22_i = call fastcc float @"generic_tanh<float>"(float %stat_C_1_load_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i22_i"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="796" st_id="120" stage="47" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_i_i21_i = call fastcc float @"generic_tanh<float>"(float %stat_C_0_load_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i21_i"/></StgValue>
</operation>

<operation id="797" st_id="120" stage="48" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_i_i22_i = call fastcc float @"generic_tanh<float>"(float %stat_C_1_load_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i22_i"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="798" st_id="121" stage="46" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_i_i21_i = call fastcc float @"generic_tanh<float>"(float %stat_C_0_load_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i21_i"/></StgValue>
</operation>

<operation id="799" st_id="121" stage="47" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_i_i22_i = call fastcc float @"generic_tanh<float>"(float %stat_C_1_load_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i22_i"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="800" st_id="122" stage="45" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_i_i21_i = call fastcc float @"generic_tanh<float>"(float %stat_C_0_load_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i21_i"/></StgValue>
</operation>

<operation id="801" st_id="122" stage="46" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_i_i22_i = call fastcc float @"generic_tanh<float>"(float %stat_C_1_load_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i22_i"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="802" st_id="123" stage="44" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_i_i21_i = call fastcc float @"generic_tanh<float>"(float %stat_C_0_load_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i21_i"/></StgValue>
</operation>

<operation id="803" st_id="123" stage="45" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_i_i22_i = call fastcc float @"generic_tanh<float>"(float %stat_C_1_load_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i22_i"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="804" st_id="124" stage="43" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_i_i21_i = call fastcc float @"generic_tanh<float>"(float %stat_C_0_load_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i21_i"/></StgValue>
</operation>

<operation id="805" st_id="124" stage="44" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_i_i22_i = call fastcc float @"generic_tanh<float>"(float %stat_C_1_load_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i22_i"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="806" st_id="125" stage="42" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_i_i21_i = call fastcc float @"generic_tanh<float>"(float %stat_C_0_load_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i21_i"/></StgValue>
</operation>

<operation id="807" st_id="125" stage="43" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_i_i22_i = call fastcc float @"generic_tanh<float>"(float %stat_C_1_load_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i22_i"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="808" st_id="126" stage="41" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_i_i21_i = call fastcc float @"generic_tanh<float>"(float %stat_C_0_load_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i21_i"/></StgValue>
</operation>

<operation id="809" st_id="126" stage="42" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_i_i22_i = call fastcc float @"generic_tanh<float>"(float %stat_C_1_load_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i22_i"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="810" st_id="127" stage="40" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_i_i21_i = call fastcc float @"generic_tanh<float>"(float %stat_C_0_load_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i21_i"/></StgValue>
</operation>

<operation id="811" st_id="127" stage="41" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_i_i22_i = call fastcc float @"generic_tanh<float>"(float %stat_C_1_load_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i22_i"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="812" st_id="128" stage="39" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_i_i21_i = call fastcc float @"generic_tanh<float>"(float %stat_C_0_load_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i21_i"/></StgValue>
</operation>

<operation id="813" st_id="128" stage="40" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_i_i22_i = call fastcc float @"generic_tanh<float>"(float %stat_C_1_load_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i22_i"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="814" st_id="129" stage="38" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_i_i21_i = call fastcc float @"generic_tanh<float>"(float %stat_C_0_load_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i21_i"/></StgValue>
</operation>

<operation id="815" st_id="129" stage="39" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_i_i22_i = call fastcc float @"generic_tanh<float>"(float %stat_C_1_load_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i22_i"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="816" st_id="130" stage="37" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_i_i21_i = call fastcc float @"generic_tanh<float>"(float %stat_C_0_load_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i21_i"/></StgValue>
</operation>

<operation id="817" st_id="130" stage="38" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_i_i22_i = call fastcc float @"generic_tanh<float>"(float %stat_C_1_load_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i22_i"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="818" st_id="131" stage="36" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_i_i21_i = call fastcc float @"generic_tanh<float>"(float %stat_C_0_load_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i21_i"/></StgValue>
</operation>

<operation id="819" st_id="131" stage="37" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_i_i22_i = call fastcc float @"generic_tanh<float>"(float %stat_C_1_load_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i22_i"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="820" st_id="132" stage="35" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_i_i21_i = call fastcc float @"generic_tanh<float>"(float %stat_C_0_load_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i21_i"/></StgValue>
</operation>

<operation id="821" st_id="132" stage="36" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_i_i22_i = call fastcc float @"generic_tanh<float>"(float %stat_C_1_load_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i22_i"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="822" st_id="133" stage="34" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_i_i21_i = call fastcc float @"generic_tanh<float>"(float %stat_C_0_load_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i21_i"/></StgValue>
</operation>

<operation id="823" st_id="133" stage="35" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_i_i22_i = call fastcc float @"generic_tanh<float>"(float %stat_C_1_load_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i22_i"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="824" st_id="134" stage="33" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_i_i21_i = call fastcc float @"generic_tanh<float>"(float %stat_C_0_load_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i21_i"/></StgValue>
</operation>

<operation id="825" st_id="134" stage="34" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_i_i22_i = call fastcc float @"generic_tanh<float>"(float %stat_C_1_load_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i22_i"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="826" st_id="135" stage="32" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_i_i21_i = call fastcc float @"generic_tanh<float>"(float %stat_C_0_load_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i21_i"/></StgValue>
</operation>

<operation id="827" st_id="135" stage="33" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_i_i22_i = call fastcc float @"generic_tanh<float>"(float %stat_C_1_load_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i22_i"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="828" st_id="136" stage="31" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_i_i21_i = call fastcc float @"generic_tanh<float>"(float %stat_C_0_load_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i21_i"/></StgValue>
</operation>

<operation id="829" st_id="136" stage="32" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_i_i22_i = call fastcc float @"generic_tanh<float>"(float %stat_C_1_load_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i22_i"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="830" st_id="137" stage="30" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_i_i21_i = call fastcc float @"generic_tanh<float>"(float %stat_C_0_load_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i21_i"/></StgValue>
</operation>

<operation id="831" st_id="137" stage="31" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_i_i22_i = call fastcc float @"generic_tanh<float>"(float %stat_C_1_load_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i22_i"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="832" st_id="138" stage="29" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_i_i21_i = call fastcc float @"generic_tanh<float>"(float %stat_C_0_load_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i21_i"/></StgValue>
</operation>

<operation id="833" st_id="138" stage="30" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_i_i22_i = call fastcc float @"generic_tanh<float>"(float %stat_C_1_load_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i22_i"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="834" st_id="139" stage="28" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_i_i21_i = call fastcc float @"generic_tanh<float>"(float %stat_C_0_load_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i21_i"/></StgValue>
</operation>

<operation id="835" st_id="139" stage="29" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_i_i22_i = call fastcc float @"generic_tanh<float>"(float %stat_C_1_load_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i22_i"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="836" st_id="140" stage="27" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_i_i21_i = call fastcc float @"generic_tanh<float>"(float %stat_C_0_load_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i21_i"/></StgValue>
</operation>

<operation id="837" st_id="140" stage="28" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_i_i22_i = call fastcc float @"generic_tanh<float>"(float %stat_C_1_load_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i22_i"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="838" st_id="141" stage="26" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_i_i21_i = call fastcc float @"generic_tanh<float>"(float %stat_C_0_load_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i21_i"/></StgValue>
</operation>

<operation id="839" st_id="141" stage="27" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_i_i22_i = call fastcc float @"generic_tanh<float>"(float %stat_C_1_load_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i22_i"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="840" st_id="142" stage="25" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_i_i21_i = call fastcc float @"generic_tanh<float>"(float %stat_C_0_load_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i21_i"/></StgValue>
</operation>

<operation id="841" st_id="142" stage="26" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_i_i22_i = call fastcc float @"generic_tanh<float>"(float %stat_C_1_load_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i22_i"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="842" st_id="143" stage="24" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_i_i21_i = call fastcc float @"generic_tanh<float>"(float %stat_C_0_load_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i21_i"/></StgValue>
</operation>

<operation id="843" st_id="143" stage="25" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_i_i22_i = call fastcc float @"generic_tanh<float>"(float %stat_C_1_load_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i22_i"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="844" st_id="144" stage="23" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_i_i21_i = call fastcc float @"generic_tanh<float>"(float %stat_C_0_load_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i21_i"/></StgValue>
</operation>

<operation id="845" st_id="144" stage="24" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_i_i22_i = call fastcc float @"generic_tanh<float>"(float %stat_C_1_load_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i22_i"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="846" st_id="145" stage="22" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_i_i21_i = call fastcc float @"generic_tanh<float>"(float %stat_C_0_load_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i21_i"/></StgValue>
</operation>

<operation id="847" st_id="145" stage="23" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_i_i22_i = call fastcc float @"generic_tanh<float>"(float %stat_C_1_load_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i22_i"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="848" st_id="146" stage="21" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_i_i21_i = call fastcc float @"generic_tanh<float>"(float %stat_C_0_load_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i21_i"/></StgValue>
</operation>

<operation id="849" st_id="146" stage="22" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_i_i22_i = call fastcc float @"generic_tanh<float>"(float %stat_C_1_load_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i22_i"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="850" st_id="147" stage="20" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_i_i21_i = call fastcc float @"generic_tanh<float>"(float %stat_C_0_load_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i21_i"/></StgValue>
</operation>

<operation id="851" st_id="147" stage="21" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_i_i22_i = call fastcc float @"generic_tanh<float>"(float %stat_C_1_load_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i22_i"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="852" st_id="148" stage="19" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_i_i21_i = call fastcc float @"generic_tanh<float>"(float %stat_C_0_load_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i21_i"/></StgValue>
</operation>

<operation id="853" st_id="148" stage="20" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_i_i22_i = call fastcc float @"generic_tanh<float>"(float %stat_C_1_load_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i22_i"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="854" st_id="149" stage="18" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_i_i21_i = call fastcc float @"generic_tanh<float>"(float %stat_C_0_load_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i21_i"/></StgValue>
</operation>

<operation id="855" st_id="149" stage="19" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_i_i22_i = call fastcc float @"generic_tanh<float>"(float %stat_C_1_load_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i22_i"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="856" st_id="150" stage="17" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_i_i21_i = call fastcc float @"generic_tanh<float>"(float %stat_C_0_load_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i21_i"/></StgValue>
</operation>

<operation id="857" st_id="150" stage="18" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_i_i22_i = call fastcc float @"generic_tanh<float>"(float %stat_C_1_load_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i22_i"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="858" st_id="151" stage="16" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_i_i21_i = call fastcc float @"generic_tanh<float>"(float %stat_C_0_load_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i21_i"/></StgValue>
</operation>

<operation id="859" st_id="151" stage="17" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_i_i22_i = call fastcc float @"generic_tanh<float>"(float %stat_C_1_load_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i22_i"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="860" st_id="152" stage="15" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_i_i21_i = call fastcc float @"generic_tanh<float>"(float %stat_C_0_load_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i21_i"/></StgValue>
</operation>

<operation id="861" st_id="152" stage="16" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_i_i22_i = call fastcc float @"generic_tanh<float>"(float %stat_C_1_load_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i22_i"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="862" st_id="153" stage="14" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_i_i21_i = call fastcc float @"generic_tanh<float>"(float %stat_C_0_load_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i21_i"/></StgValue>
</operation>

<operation id="863" st_id="153" stage="15" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_i_i22_i = call fastcc float @"generic_tanh<float>"(float %stat_C_1_load_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i22_i"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="864" st_id="154" stage="13" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_i_i21_i = call fastcc float @"generic_tanh<float>"(float %stat_C_0_load_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i21_i"/></StgValue>
</operation>

<operation id="865" st_id="154" stage="14" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_i_i22_i = call fastcc float @"generic_tanh<float>"(float %stat_C_1_load_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i22_i"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="866" st_id="155" stage="12" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_i_i21_i = call fastcc float @"generic_tanh<float>"(float %stat_C_0_load_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i21_i"/></StgValue>
</operation>

<operation id="867" st_id="155" stage="13" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_i_i22_i = call fastcc float @"generic_tanh<float>"(float %stat_C_1_load_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i22_i"/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="868" st_id="156" stage="11" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_i_i21_i = call fastcc float @"generic_tanh<float>"(float %stat_C_0_load_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i21_i"/></StgValue>
</operation>

<operation id="869" st_id="156" stage="12" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_i_i22_i = call fastcc float @"generic_tanh<float>"(float %stat_C_1_load_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i22_i"/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="870" st_id="157" stage="10" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_i_i21_i = call fastcc float @"generic_tanh<float>"(float %stat_C_0_load_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i21_i"/></StgValue>
</operation>

<operation id="871" st_id="157" stage="11" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_i_i22_i = call fastcc float @"generic_tanh<float>"(float %stat_C_1_load_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i22_i"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="872" st_id="158" stage="9" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_i_i21_i = call fastcc float @"generic_tanh<float>"(float %stat_C_0_load_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i21_i"/></StgValue>
</operation>

<operation id="873" st_id="158" stage="10" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_i_i22_i = call fastcc float @"generic_tanh<float>"(float %stat_C_1_load_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i22_i"/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="874" st_id="159" stage="8" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_i_i21_i = call fastcc float @"generic_tanh<float>"(float %stat_C_0_load_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i21_i"/></StgValue>
</operation>

<operation id="875" st_id="159" stage="9" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_i_i22_i = call fastcc float @"generic_tanh<float>"(float %stat_C_1_load_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i22_i"/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="876" st_id="160" stage="7" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_i_i21_i = call fastcc float @"generic_tanh<float>"(float %stat_C_0_load_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i21_i"/></StgValue>
</operation>

<operation id="877" st_id="160" stage="8" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_i_i22_i = call fastcc float @"generic_tanh<float>"(float %stat_C_1_load_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i22_i"/></StgValue>
</operation>
</state>

<state id="161" st_id="161">

<operation id="878" st_id="161" stage="6" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_i_i21_i = call fastcc float @"generic_tanh<float>"(float %stat_C_0_load_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i21_i"/></StgValue>
</operation>

<operation id="879" st_id="161" stage="7" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_i_i22_i = call fastcc float @"generic_tanh<float>"(float %stat_C_1_load_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i22_i"/></StgValue>
</operation>
</state>

<state id="162" st_id="162">

<operation id="880" st_id="162" stage="5" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_i_i21_i = call fastcc float @"generic_tanh<float>"(float %stat_C_0_load_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i21_i"/></StgValue>
</operation>

<operation id="881" st_id="162" stage="6" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_i_i22_i = call fastcc float @"generic_tanh<float>"(float %stat_C_1_load_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i22_i"/></StgValue>
</operation>
</state>

<state id="163" st_id="163">

<operation id="882" st_id="163" stage="4" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_i_i21_i = call fastcc float @"generic_tanh<float>"(float %stat_C_0_load_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i21_i"/></StgValue>
</operation>

<operation id="883" st_id="163" stage="5" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_i_i22_i = call fastcc float @"generic_tanh<float>"(float %stat_C_1_load_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i22_i"/></StgValue>
</operation>
</state>

<state id="164" st_id="164">

<operation id="884" st_id="164" stage="3" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_i_i21_i = call fastcc float @"generic_tanh<float>"(float %stat_C_0_load_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i21_i"/></StgValue>
</operation>

<operation id="885" st_id="164" stage="4" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_i_i22_i = call fastcc float @"generic_tanh<float>"(float %stat_C_1_load_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i22_i"/></StgValue>
</operation>
</state>

<state id="165" st_id="165">

<operation id="886" st_id="165" stage="2" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_i_i21_i = call fastcc float @"generic_tanh<float>"(float %stat_C_0_load_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i21_i"/></StgValue>
</operation>

<operation id="887" st_id="165" stage="3" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_i_i22_i = call fastcc float @"generic_tanh<float>"(float %stat_C_1_load_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i22_i"/></StgValue>
</operation>
</state>

<state id="166" st_id="166">

<operation id="888" st_id="166" stage="1" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_i_i21_i = call fastcc float @"generic_tanh<float>"(float %stat_C_0_load_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i21_i"/></StgValue>
</operation>

<operation id="889" st_id="166" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:7  store float %tmp_i_i21_i, float* %stat_C_0_addr_2, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="890" st_id="166" stage="2" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_i_i22_i = call fastcc float @"generic_tanh<float>"(float %stat_C_1_load_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i22_i"/></StgValue>
</operation>
</state>

<state id="167" st_id="167">

<operation id="891" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_22_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7)

]]></Node>
<StgValue><ssdm name="tmp_22_i"/></StgValue>
</operation>

<operation id="892" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="893" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:8  %empty_68 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_22_i)

]]></Node>
<StgValue><ssdm name="empty_68"/></StgValue>
</operation>

<operation id="894" st_id="167" stage="1" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_i_i22_i = call fastcc float @"generic_tanh<float>"(float %stat_C_1_load_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i22_i"/></StgValue>
</operation>

<operation id="895" st_id="167" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:12  store float %tmp_i_i22_i, float* %stat_C_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="896" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="0" op_0_bw="0">
<![CDATA[
:14  br label %geva.exit29.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="168" st_id="168">

<operation id="897" st_id="168" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32">
<![CDATA[
tanh.exit.i:0  call fastcc void @gemvm_lstm([16 x float]* %gate_o_0, [16 x float]* %gate_o_1, [32 x float]* @Weight0_o_0_0, [32 x float]* @Weight0_o_0_1, [32 x float]* @Weight0_o_0_2, [32 x float]* @Weight0_o_0_3, [32 x float]* @Weight0_o_0_4, [32 x float]* @Weight0_o_0_5, [32 x float]* @Weight0_o_0_6, [32 x float]* @Weight0_o_0_7, [32 x float]* @Weight0_o_0_8, [32 x float]* @Weight0_o_0_9, [32 x float]* @Weight0_o_0_10, [32 x float]* @Weight0_o_0_11, [32 x float]* @Weight0_o_0_12, [32 x float]* @Weight0_o_0_13, [32 x float]* @Weight0_o_0_14, [32 x float]* @Weight0_o_0_15, [32 x float]* @Weight0_o_0_16, [32 x float]* @Weight0_o_0_17, [32 x float]* @Weight0_o_0_18, [32 x float]* @Weight0_o_0_19, [32 x float]* @Weight0_o_1_0, [32 x float]* @Weight0_o_1_1, [32 x float]* @Weight0_o_1_2, [32 x float]* @Weight0_o_1_3, [32 x float]* @Weight0_o_1_4, [32 x float]* @Weight0_o_1_5, [32 x float]* @Weight0_o_1_6, [32 x float]* @Weight0_o_1_7, [32 x float]* @Weight0_o_1_8, [32 x float]* @Weight0_o_1_9, [32 x float]* @Weight0_o_1_10, [32 x float]* @Weight0_o_1_11, [32 x float]* @Weight0_o_1_12, [32 x float]* @Weight0_o_1_13, [32 x float]* @Weight0_o_1_14, [32 x float]* @Weight0_o_1_15, [32 x float]* @Weight0_o_1_16, [32 x float]* @Weight0_o_1_17, [32 x float]* @Weight0_o_1_18, [32 x float]* @Weight0_o_1_19, [20 x float]* %vec_i_0, [20 x float]* %vec_i_1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="169" st_id="169">

<operation id="898" st_id="169" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32">
<![CDATA[
tanh.exit.i:0  call fastcc void @gemvm_lstm([16 x float]* %gate_o_0, [16 x float]* %gate_o_1, [32 x float]* @Weight0_o_0_0, [32 x float]* @Weight0_o_0_1, [32 x float]* @Weight0_o_0_2, [32 x float]* @Weight0_o_0_3, [32 x float]* @Weight0_o_0_4, [32 x float]* @Weight0_o_0_5, [32 x float]* @Weight0_o_0_6, [32 x float]* @Weight0_o_0_7, [32 x float]* @Weight0_o_0_8, [32 x float]* @Weight0_o_0_9, [32 x float]* @Weight0_o_0_10, [32 x float]* @Weight0_o_0_11, [32 x float]* @Weight0_o_0_12, [32 x float]* @Weight0_o_0_13, [32 x float]* @Weight0_o_0_14, [32 x float]* @Weight0_o_0_15, [32 x float]* @Weight0_o_0_16, [32 x float]* @Weight0_o_0_17, [32 x float]* @Weight0_o_0_18, [32 x float]* @Weight0_o_0_19, [32 x float]* @Weight0_o_1_0, [32 x float]* @Weight0_o_1_1, [32 x float]* @Weight0_o_1_2, [32 x float]* @Weight0_o_1_3, [32 x float]* @Weight0_o_1_4, [32 x float]* @Weight0_o_1_5, [32 x float]* @Weight0_o_1_6, [32 x float]* @Weight0_o_1_7, [32 x float]* @Weight0_o_1_8, [32 x float]* @Weight0_o_1_9, [32 x float]* @Weight0_o_1_10, [32 x float]* @Weight0_o_1_11, [32 x float]* @Weight0_o_1_12, [32 x float]* @Weight0_o_1_13, [32 x float]* @Weight0_o_1_14, [32 x float]* @Weight0_o_1_15, [32 x float]* @Weight0_o_1_16, [32 x float]* @Weight0_o_1_17, [32 x float]* @Weight0_o_1_18, [32 x float]* @Weight0_o_1_19, [20 x float]* %vec_i_0, [20 x float]* %vec_i_1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="899" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="0" op_0_bw="0">
<![CDATA[
tanh.exit.i:1  br label %16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="170" st_id="170">

<operation id="900" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:0  %i_0_i7_i = phi i6 [ 0, %tanh.exit.i ], [ %i_8_1_i, %17 ]

]]></Node>
<StgValue><ssdm name="i_0_i7_i"/></StgValue>
</operation>

<operation id="901" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:1  %empty_69 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_69"/></StgValue>
</operation>

<operation id="902" st_id="170" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %exitcond7_i = icmp eq i6 %i_0_i7_i, -32

]]></Node>
<StgValue><ssdm name="exitcond7_i"/></StgValue>
</operation>

<operation id="903" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond7_i, label %geva.exit25.i.preheader, label %17

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="904" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="5" op_0_bw="5" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %newIndex30_i = call i5 @_ssdm_op_PartSelect.i5.i6.i32.i32(i6 %i_0_i7_i, i32 1, i32 5)

]]></Node>
<StgValue><ssdm name="newIndex30_i"/></StgValue>
</operation>

<operation id="905" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="64" op_0_bw="5">
<![CDATA[
:3  %newIndex31_i = zext i5 %newIndex30_i to i64

]]></Node>
<StgValue><ssdm name="newIndex31_i"/></StgValue>
</operation>

<operation id="906" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %Bias0_o_0_addr = getelementptr [16 x float]* @Bias0_o_0, i64 0, i64 %newIndex31_i

]]></Node>
<StgValue><ssdm name="Bias0_o_0_addr"/></StgValue>
</operation>

<operation id="907" st_id="170" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="32" op_0_bw="4">
<![CDATA[
:5  %Bias0_o_0_load = load float* %Bias0_o_0_addr, align 8

]]></Node>
<StgValue><ssdm name="Bias0_o_0_load"/></StgValue>
</operation>

<operation id="908" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %gate_o_0_addr_1 = getelementptr [16 x float]* %gate_o_0, i64 0, i64 %newIndex31_i

]]></Node>
<StgValue><ssdm name="gate_o_0_addr_1"/></StgValue>
</operation>

<operation id="909" st_id="170" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="32" op_0_bw="4">
<![CDATA[
:7  %gate_o_0_load = load float* %gate_o_0_addr_1, align 8

]]></Node>
<StgValue><ssdm name="gate_o_0_load"/></StgValue>
</operation>

<operation id="910" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %Bias0_o_1_addr = getelementptr [16 x float]* @Bias0_o_1, i64 0, i64 %newIndex31_i

]]></Node>
<StgValue><ssdm name="Bias0_o_1_addr"/></StgValue>
</operation>

<operation id="911" st_id="170" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="32" op_0_bw="4">
<![CDATA[
:12  %Bias0_o_1_load = load float* %Bias0_o_1_addr, align 4

]]></Node>
<StgValue><ssdm name="Bias0_o_1_load"/></StgValue>
</operation>

<operation id="912" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %gate_o_1_addr_1 = getelementptr [16 x float]* %gate_o_1, i64 0, i64 %newIndex31_i

]]></Node>
<StgValue><ssdm name="gate_o_1_addr_1"/></StgValue>
</operation>

<operation id="913" st_id="170" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="32" op_0_bw="4">
<![CDATA[
:14  %gate_o_1_load = load float* %gate_o_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="gate_o_1_load"/></StgValue>
</operation>

<operation id="914" st_id="170" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:17  %i_8_1_i = add i6 %i_0_i7_i, 2

]]></Node>
<StgValue><ssdm name="i_8_1_i"/></StgValue>
</operation>
</state>

<state id="171" st_id="171">

<operation id="915" st_id="171" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="32" op_0_bw="4">
<![CDATA[
:5  %Bias0_o_0_load = load float* %Bias0_o_0_addr, align 8

]]></Node>
<StgValue><ssdm name="Bias0_o_0_load"/></StgValue>
</operation>

<operation id="916" st_id="171" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="32" op_0_bw="4">
<![CDATA[
:7  %gate_o_0_load = load float* %gate_o_0_addr_1, align 8

]]></Node>
<StgValue><ssdm name="gate_o_0_load"/></StgValue>
</operation>

<operation id="917" st_id="171" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="32" op_0_bw="4">
<![CDATA[
:12  %Bias0_o_1_load = load float* %Bias0_o_1_addr, align 4

]]></Node>
<StgValue><ssdm name="Bias0_o_1_load"/></StgValue>
</operation>

<operation id="918" st_id="171" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="32" op_0_bw="4">
<![CDATA[
:14  %gate_o_1_load = load float* %gate_o_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="gate_o_1_load"/></StgValue>
</operation>
</state>

<state id="172" st_id="172">

<operation id="919" st_id="172" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_49_i = fadd float %gate_o_0_load, %Bias0_o_0_load

]]></Node>
<StgValue><ssdm name="tmp_49_i"/></StgValue>
</operation>

<operation id="920" st_id="172" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_49_1_i = fadd float %gate_o_1_load, %Bias0_o_1_load

]]></Node>
<StgValue><ssdm name="tmp_49_1_i"/></StgValue>
</operation>
</state>

<state id="173" st_id="173">

<operation id="921" st_id="173" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_49_i = fadd float %gate_o_0_load, %Bias0_o_0_load

]]></Node>
<StgValue><ssdm name="tmp_49_i"/></StgValue>
</operation>

<operation id="922" st_id="173" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_49_1_i = fadd float %gate_o_1_load, %Bias0_o_1_load

]]></Node>
<StgValue><ssdm name="tmp_49_1_i"/></StgValue>
</operation>
</state>

<state id="174" st_id="174">

<operation id="923" st_id="174" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_49_i = fadd float %gate_o_0_load, %Bias0_o_0_load

]]></Node>
<StgValue><ssdm name="tmp_49_i"/></StgValue>
</operation>

<operation id="924" st_id="174" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_49_1_i = fadd float %gate_o_1_load, %Bias0_o_1_load

]]></Node>
<StgValue><ssdm name="tmp_49_1_i"/></StgValue>
</operation>
</state>

<state id="175" st_id="175">

<operation id="925" st_id="175" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_49_i = fadd float %gate_o_0_load, %Bias0_o_0_load

]]></Node>
<StgValue><ssdm name="tmp_49_i"/></StgValue>
</operation>

<operation id="926" st_id="175" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_49_1_i = fadd float %gate_o_1_load, %Bias0_o_1_load

]]></Node>
<StgValue><ssdm name="tmp_49_1_i"/></StgValue>
</operation>
</state>

<state id="176" st_id="176">

<operation id="927" st_id="176" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_49_i = fadd float %gate_o_0_load, %Bias0_o_0_load

]]></Node>
<StgValue><ssdm name="tmp_49_i"/></StgValue>
</operation>

<operation id="928" st_id="176" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_49_1_i = fadd float %gate_o_1_load, %Bias0_o_1_load

]]></Node>
<StgValue><ssdm name="tmp_49_1_i"/></StgValue>
</operation>
</state>

<state id="177" st_id="177">

<operation id="929" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_23_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str9)

]]></Node>
<StgValue><ssdm name="tmp_23_i"/></StgValue>
</operation>

<operation id="930" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="931" st_id="177" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:9  store float %tmp_49_i, float* %gate_o_0_addr_1, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="932" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:10  %empty_70 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str9, i32 %tmp_23_i)

]]></Node>
<StgValue><ssdm name="empty_70"/></StgValue>
</operation>

<operation id="933" st_id="177" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:16  store float %tmp_49_1_i, float* %gate_o_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="934" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="0" op_0_bw="0">
<![CDATA[
:18  br label %16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="178" st_id="178">

<operation id="935" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="0" op_0_bw="0">
<![CDATA[
geva.exit25.i.preheader:0  br label %geva.exit25.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="179" st_id="179">

<operation id="936" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
geva.exit25.i:0  %i_0_i8_i = phi i6 [ %i_9_1_i, %18 ], [ 0, %geva.exit25.i.preheader ]

]]></Node>
<StgValue><ssdm name="i_0_i8_i"/></StgValue>
</operation>

<operation id="937" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
geva.exit25.i:1  %empty_71 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_71"/></StgValue>
</operation>

<operation id="938" st_id="179" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
geva.exit25.i:2  %exitcond_i4_i = icmp eq i6 %i_0_i8_i, -32

]]></Node>
<StgValue><ssdm name="exitcond_i4_i"/></StgValue>
</operation>

<operation id="939" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
geva.exit25.i:3  br i1 %exitcond_i4_i, label %sigmoid.exit51.i.preheader, label %18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="940" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="5" op_0_bw="5" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %newIndex32_i = call i5 @_ssdm_op_PartSelect.i5.i6.i32.i32(i6 %i_0_i8_i, i32 1, i32 5)

]]></Node>
<StgValue><ssdm name="newIndex32_i"/></StgValue>
</operation>

<operation id="941" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="64" op_0_bw="5">
<![CDATA[
:3  %newIndex33_i = zext i5 %newIndex32_i to i64

]]></Node>
<StgValue><ssdm name="newIndex33_i"/></StgValue>
</operation>

<operation id="942" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %gate_o_0_addr_2 = getelementptr [16 x float]* %gate_o_0, i64 0, i64 %newIndex33_i

]]></Node>
<StgValue><ssdm name="gate_o_0_addr_2"/></StgValue>
</operation>

<operation id="943" st_id="179" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="32" op_0_bw="4">
<![CDATA[
:5  %gate_o_0_load_1 = load float* %gate_o_0_addr_2, align 8

]]></Node>
<StgValue><ssdm name="gate_o_0_load_1"/></StgValue>
</operation>

<operation id="944" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %gate_o_1_addr_2 = getelementptr [16 x float]* %gate_o_1, i64 0, i64 %newIndex33_i

]]></Node>
<StgValue><ssdm name="gate_o_1_addr_2"/></StgValue>
</operation>

<operation id="945" st_id="179" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="32" op_0_bw="4">
<![CDATA[
:17  %gate_o_1_load_1 = load float* %gate_o_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="gate_o_1_load_1"/></StgValue>
</operation>
</state>

<state id="180" st_id="180">

<operation id="946" st_id="180" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="32" op_0_bw="4">
<![CDATA[
:5  %gate_o_0_load_1 = load float* %gate_o_0_addr_2, align 8

]]></Node>
<StgValue><ssdm name="gate_o_0_load_1"/></StgValue>
</operation>

<operation id="947" st_id="180" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="32" op_0_bw="4">
<![CDATA[
:17  %gate_o_1_load_1 = load float* %gate_o_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="gate_o_1_load_1"/></StgValue>
</operation>

<operation id="948" st_id="180" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:27  %i_9_1_i = add i6 %i_0_i8_i, 2

]]></Node>
<StgValue><ssdm name="i_9_1_i"/></StgValue>
</operation>
</state>

<state id="181" st_id="181">

<operation id="949" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="32" op_0_bw="32">
<![CDATA[
:6  %tmp_51_to_int_i = bitcast float %gate_o_0_load_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_51_to_int_i"/></StgValue>
</operation>

<operation id="950" st_id="181" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_51_neg_i = xor i32 %tmp_51_to_int_i, -2147483648

]]></Node>
<StgValue><ssdm name="tmp_51_neg_i"/></StgValue>
</operation>

<operation id="951" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="32" op_0_bw="32">
<![CDATA[
:8  %x_assign_6 = bitcast i32 %tmp_51_neg_i to float

]]></Node>
<StgValue><ssdm name="x_assign_6"/></StgValue>
</operation>

<operation id="952" st_id="181" stage="9" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_i_i23_i = call float @llvm.exp.f32(float %x_assign_6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i23_i"/></StgValue>
</operation>
</state>

<state id="182" st_id="182">

<operation id="953" st_id="182" stage="8" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_i_i23_i = call float @llvm.exp.f32(float %x_assign_6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i23_i"/></StgValue>
</operation>

<operation id="954" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="32" op_0_bw="32">
<![CDATA[
:18  %tmp_51_to_int_1_i = bitcast float %gate_o_1_load_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_51_to_int_1_i"/></StgValue>
</operation>

<operation id="955" st_id="182" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_51_neg_1_i = xor i32 %tmp_51_to_int_1_i, -2147483648

]]></Node>
<StgValue><ssdm name="tmp_51_neg_1_i"/></StgValue>
</operation>

<operation id="956" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="32" op_0_bw="32">
<![CDATA[
:20  %x_assign_7 = bitcast i32 %tmp_51_neg_1_i to float

]]></Node>
<StgValue><ssdm name="x_assign_7"/></StgValue>
</operation>

<operation id="957" st_id="182" stage="9" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_i_i24_i = call float @llvm.exp.f32(float %x_assign_7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i24_i"/></StgValue>
</operation>
</state>

<state id="183" st_id="183">

<operation id="958" st_id="183" stage="7" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_i_i23_i = call float @llvm.exp.f32(float %x_assign_6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i23_i"/></StgValue>
</operation>

<operation id="959" st_id="183" stage="8" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_i_i24_i = call float @llvm.exp.f32(float %x_assign_7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i24_i"/></StgValue>
</operation>
</state>

<state id="184" st_id="184">

<operation id="960" st_id="184" stage="6" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_i_i23_i = call float @llvm.exp.f32(float %x_assign_6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i23_i"/></StgValue>
</operation>

<operation id="961" st_id="184" stage="7" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_i_i24_i = call float @llvm.exp.f32(float %x_assign_7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i24_i"/></StgValue>
</operation>
</state>

<state id="185" st_id="185">

<operation id="962" st_id="185" stage="5" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_i_i23_i = call float @llvm.exp.f32(float %x_assign_6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i23_i"/></StgValue>
</operation>

<operation id="963" st_id="185" stage="6" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_i_i24_i = call float @llvm.exp.f32(float %x_assign_7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i24_i"/></StgValue>
</operation>
</state>

<state id="186" st_id="186">

<operation id="964" st_id="186" stage="4" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_i_i23_i = call float @llvm.exp.f32(float %x_assign_6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i23_i"/></StgValue>
</operation>

<operation id="965" st_id="186" stage="5" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_i_i24_i = call float @llvm.exp.f32(float %x_assign_7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i24_i"/></StgValue>
</operation>
</state>

<state id="187" st_id="187">

<operation id="966" st_id="187" stage="3" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_i_i23_i = call float @llvm.exp.f32(float %x_assign_6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i23_i"/></StgValue>
</operation>

<operation id="967" st_id="187" stage="4" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_i_i24_i = call float @llvm.exp.f32(float %x_assign_7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i24_i"/></StgValue>
</operation>
</state>

<state id="188" st_id="188">

<operation id="968" st_id="188" stage="2" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_i_i23_i = call float @llvm.exp.f32(float %x_assign_6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i23_i"/></StgValue>
</operation>

<operation id="969" st_id="188" stage="3" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_i_i24_i = call float @llvm.exp.f32(float %x_assign_7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i24_i"/></StgValue>
</operation>
</state>

<state id="189" st_id="189">

<operation id="970" st_id="189" stage="1" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_i_i23_i = call float @llvm.exp.f32(float %x_assign_6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i23_i"/></StgValue>
</operation>

<operation id="971" st_id="189" stage="2" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_i_i24_i = call float @llvm.exp.f32(float %x_assign_7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i24_i"/></StgValue>
</operation>
</state>

<state id="190" st_id="190">

<operation id="972" st_id="190" stage="1" lat="1">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="64" op_0_bw="32">
<![CDATA[
:10  %tmp_53_i = fpext float %tmp_i_i23_i to double

]]></Node>
<StgValue><ssdm name="tmp_53_i"/></StgValue>
</operation>

<operation id="973" st_id="190" stage="1" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_i_i24_i = call float @llvm.exp.f32(float %x_assign_7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i24_i"/></StgValue>
</operation>
</state>

<state id="191" st_id="191">

<operation id="974" st_id="191" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_54_i = fadd double %tmp_53_i, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_54_i"/></StgValue>
</operation>

<operation id="975" st_id="191" stage="1" lat="1">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="64" op_0_bw="32">
<![CDATA[
:22  %tmp_53_1_i = fpext float %tmp_i_i24_i to double

]]></Node>
<StgValue><ssdm name="tmp_53_1_i"/></StgValue>
</operation>
</state>

<state id="192" st_id="192">

<operation id="976" st_id="192" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_54_i = fadd double %tmp_53_i, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_54_i"/></StgValue>
</operation>

<operation id="977" st_id="192" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:23  %tmp_54_1_i = fadd double %tmp_53_1_i, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_54_1_i"/></StgValue>
</operation>
</state>

<state id="193" st_id="193">

<operation id="978" st_id="193" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_54_i = fadd double %tmp_53_i, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_54_i"/></StgValue>
</operation>

<operation id="979" st_id="193" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:23  %tmp_54_1_i = fadd double %tmp_53_1_i, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_54_1_i"/></StgValue>
</operation>
</state>

<state id="194" st_id="194">

<operation id="980" st_id="194" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_54_i = fadd double %tmp_53_i, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_54_i"/></StgValue>
</operation>

<operation id="981" st_id="194" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:23  %tmp_54_1_i = fadd double %tmp_53_1_i, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_54_1_i"/></StgValue>
</operation>
</state>

<state id="195" st_id="195">

<operation id="982" st_id="195" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_54_i = fadd double %tmp_53_i, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_54_i"/></StgValue>
</operation>

<operation id="983" st_id="195" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:23  %tmp_54_1_i = fadd double %tmp_53_1_i, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_54_1_i"/></StgValue>
</operation>
</state>

<state id="196" st_id="196">

<operation id="984" st_id="196" stage="11" lat="11">
<core>DRecip</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_30_i = call double @_ssdm_op_DRecip.f64(double %tmp_54_i)

]]></Node>
<StgValue><ssdm name="tmp_30_i"/></StgValue>
</operation>

<operation id="985" st_id="196" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:23  %tmp_54_1_i = fadd double %tmp_53_1_i, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_54_1_i"/></StgValue>
</operation>
</state>

<state id="197" st_id="197">

<operation id="986" st_id="197" stage="10" lat="11">
<core>DRecip</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_30_i = call double @_ssdm_op_DRecip.f64(double %tmp_54_i)

]]></Node>
<StgValue><ssdm name="tmp_30_i"/></StgValue>
</operation>

<operation id="987" st_id="197" stage="11" lat="11">
<core>DRecip</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:24  %tmp_32_i = call double @_ssdm_op_DRecip.f64(double %tmp_54_1_i)

]]></Node>
<StgValue><ssdm name="tmp_32_i"/></StgValue>
</operation>
</state>

<state id="198" st_id="198">

<operation id="988" st_id="198" stage="9" lat="11">
<core>DRecip</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_30_i = call double @_ssdm_op_DRecip.f64(double %tmp_54_i)

]]></Node>
<StgValue><ssdm name="tmp_30_i"/></StgValue>
</operation>

<operation id="989" st_id="198" stage="10" lat="11">
<core>DRecip</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:24  %tmp_32_i = call double @_ssdm_op_DRecip.f64(double %tmp_54_1_i)

]]></Node>
<StgValue><ssdm name="tmp_32_i"/></StgValue>
</operation>
</state>

<state id="199" st_id="199">

<operation id="990" st_id="199" stage="8" lat="11">
<core>DRecip</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_30_i = call double @_ssdm_op_DRecip.f64(double %tmp_54_i)

]]></Node>
<StgValue><ssdm name="tmp_30_i"/></StgValue>
</operation>

<operation id="991" st_id="199" stage="9" lat="11">
<core>DRecip</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:24  %tmp_32_i = call double @_ssdm_op_DRecip.f64(double %tmp_54_1_i)

]]></Node>
<StgValue><ssdm name="tmp_32_i"/></StgValue>
</operation>
</state>

<state id="200" st_id="200">

<operation id="992" st_id="200" stage="7" lat="11">
<core>DRecip</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_30_i = call double @_ssdm_op_DRecip.f64(double %tmp_54_i)

]]></Node>
<StgValue><ssdm name="tmp_30_i"/></StgValue>
</operation>

<operation id="993" st_id="200" stage="8" lat="11">
<core>DRecip</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:24  %tmp_32_i = call double @_ssdm_op_DRecip.f64(double %tmp_54_1_i)

]]></Node>
<StgValue><ssdm name="tmp_32_i"/></StgValue>
</operation>
</state>

<state id="201" st_id="201">

<operation id="994" st_id="201" stage="6" lat="11">
<core>DRecip</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_30_i = call double @_ssdm_op_DRecip.f64(double %tmp_54_i)

]]></Node>
<StgValue><ssdm name="tmp_30_i"/></StgValue>
</operation>

<operation id="995" st_id="201" stage="7" lat="11">
<core>DRecip</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:24  %tmp_32_i = call double @_ssdm_op_DRecip.f64(double %tmp_54_1_i)

]]></Node>
<StgValue><ssdm name="tmp_32_i"/></StgValue>
</operation>
</state>

<state id="202" st_id="202">

<operation id="996" st_id="202" stage="5" lat="11">
<core>DRecip</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_30_i = call double @_ssdm_op_DRecip.f64(double %tmp_54_i)

]]></Node>
<StgValue><ssdm name="tmp_30_i"/></StgValue>
</operation>

<operation id="997" st_id="202" stage="6" lat="11">
<core>DRecip</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:24  %tmp_32_i = call double @_ssdm_op_DRecip.f64(double %tmp_54_1_i)

]]></Node>
<StgValue><ssdm name="tmp_32_i"/></StgValue>
</operation>
</state>

<state id="203" st_id="203">

<operation id="998" st_id="203" stage="4" lat="11">
<core>DRecip</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_30_i = call double @_ssdm_op_DRecip.f64(double %tmp_54_i)

]]></Node>
<StgValue><ssdm name="tmp_30_i"/></StgValue>
</operation>

<operation id="999" st_id="203" stage="5" lat="11">
<core>DRecip</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:24  %tmp_32_i = call double @_ssdm_op_DRecip.f64(double %tmp_54_1_i)

]]></Node>
<StgValue><ssdm name="tmp_32_i"/></StgValue>
</operation>
</state>

<state id="204" st_id="204">

<operation id="1000" st_id="204" stage="3" lat="11">
<core>DRecip</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_30_i = call double @_ssdm_op_DRecip.f64(double %tmp_54_i)

]]></Node>
<StgValue><ssdm name="tmp_30_i"/></StgValue>
</operation>

<operation id="1001" st_id="204" stage="4" lat="11">
<core>DRecip</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:24  %tmp_32_i = call double @_ssdm_op_DRecip.f64(double %tmp_54_1_i)

]]></Node>
<StgValue><ssdm name="tmp_32_i"/></StgValue>
</operation>
</state>

<state id="205" st_id="205">

<operation id="1002" st_id="205" stage="2" lat="11">
<core>DRecip</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_30_i = call double @_ssdm_op_DRecip.f64(double %tmp_54_i)

]]></Node>
<StgValue><ssdm name="tmp_30_i"/></StgValue>
</operation>

<operation id="1003" st_id="205" stage="3" lat="11">
<core>DRecip</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:24  %tmp_32_i = call double @_ssdm_op_DRecip.f64(double %tmp_54_1_i)

]]></Node>
<StgValue><ssdm name="tmp_32_i"/></StgValue>
</operation>
</state>

<state id="206" st_id="206">

<operation id="1004" st_id="206" stage="1" lat="11">
<core>DRecip</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_30_i = call double @_ssdm_op_DRecip.f64(double %tmp_54_i)

]]></Node>
<StgValue><ssdm name="tmp_30_i"/></StgValue>
</operation>

<operation id="1005" st_id="206" stage="2" lat="11">
<core>DRecip</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:24  %tmp_32_i = call double @_ssdm_op_DRecip.f64(double %tmp_54_1_i)

]]></Node>
<StgValue><ssdm name="tmp_32_i"/></StgValue>
</operation>
</state>

<state id="207" st_id="207">

<operation id="1006" st_id="207" stage="1" lat="1">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="32" op_0_bw="64">
<![CDATA[
:13  %tmp_56_i = fptrunc double %tmp_30_i to float

]]></Node>
<StgValue><ssdm name="tmp_56_i"/></StgValue>
</operation>

<operation id="1007" st_id="207" stage="1" lat="11">
<core>DRecip</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:24  %tmp_32_i = call double @_ssdm_op_DRecip.f64(double %tmp_54_1_i)

]]></Node>
<StgValue><ssdm name="tmp_32_i"/></StgValue>
</operation>
</state>

<state id="208" st_id="208">

<operation id="1008" st_id="208" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:14  store float %tmp_56_i, float* %gate_o_0_addr_2, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1009" st_id="208" stage="1" lat="1">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="32" op_0_bw="64">
<![CDATA[
:25  %tmp_56_1_i = fptrunc double %tmp_32_i to float

]]></Node>
<StgValue><ssdm name="tmp_56_1_i"/></StgValue>
</operation>
</state>

<state id="209" st_id="209">

<operation id="1010" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_25_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)

]]></Node>
<StgValue><ssdm name="tmp_25_i"/></StgValue>
</operation>

<operation id="1011" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1012" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:15  %empty_72 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_25_i)

]]></Node>
<StgValue><ssdm name="empty_72"/></StgValue>
</operation>

<operation id="1013" st_id="209" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:26  store float %tmp_56_1_i, float* %gate_o_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1014" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="0" op_0_bw="0">
<![CDATA[
:28  br label %geva.exit25.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="210" st_id="210">

<operation id="1015" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="0" op_0_bw="0">
<![CDATA[
sigmoid.exit51.i.preheader:0  br label %sigmoid.exit51.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="211" st_id="211">

<operation id="1016" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
sigmoid.exit51.i:0  %i_0_i9_i = phi i6 [ %i_10_1_i, %19 ], [ 0, %sigmoid.exit51.i.preheader ]

]]></Node>
<StgValue><ssdm name="i_0_i9_i"/></StgValue>
</operation>

<operation id="1017" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
sigmoid.exit51.i:1  %empty_73 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_73"/></StgValue>
</operation>

<operation id="1018" st_id="211" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
sigmoid.exit51.i:2  %exitcond_i5_i = icmp eq i6 %i_0_i9_i, -32

]]></Node>
<StgValue><ssdm name="exitcond_i5_i"/></StgValue>
</operation>

<operation id="1019" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sigmoid.exit51.i:3  br i1 %exitcond_i5_i, label %hprod.exit.i.preheader, label %19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1020" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="5" op_0_bw="5" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %newIndex34_i = call i5 @_ssdm_op_PartSelect.i5.i6.i32.i32(i6 %i_0_i9_i, i32 1, i32 5)

]]></Node>
<StgValue><ssdm name="newIndex34_i"/></StgValue>
</operation>

<operation id="1021" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="64" op_0_bw="5">
<![CDATA[
:3  %newIndex35_i = zext i5 %newIndex34_i to i64

]]></Node>
<StgValue><ssdm name="newIndex35_i"/></StgValue>
</operation>

<operation id="1022" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %gate_f_0_addr_3 = getelementptr [16 x float]* %gate_f_0, i64 0, i64 %newIndex35_i

]]></Node>
<StgValue><ssdm name="gate_f_0_addr_3"/></StgValue>
</operation>

<operation id="1023" st_id="211" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="32" op_0_bw="4">
<![CDATA[
:5  %gate_f_0_load_2 = load float* %gate_f_0_addr_3, align 8

]]></Node>
<StgValue><ssdm name="gate_f_0_load_2"/></StgValue>
</operation>

<operation id="1024" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %C_t_0_addr_1 = getelementptr [16 x float]* %C_t_0, i64 0, i64 %newIndex35_i

]]></Node>
<StgValue><ssdm name="C_t_0_addr_1"/></StgValue>
</operation>

<operation id="1025" st_id="211" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="32" op_0_bw="4">
<![CDATA[
:7  %C_t_0_load = load float* %C_t_0_addr_1, align 8

]]></Node>
<StgValue><ssdm name="C_t_0_load"/></StgValue>
</operation>

<operation id="1026" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %gate_f_1_addr_3 = getelementptr [16 x float]* %gate_f_1, i64 0, i64 %newIndex35_i

]]></Node>
<StgValue><ssdm name="gate_f_1_addr_3"/></StgValue>
</operation>

<operation id="1027" st_id="211" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="32" op_0_bw="4">
<![CDATA[
:13  %gate_f_1_load_2 = load float* %gate_f_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="gate_f_1_load_2"/></StgValue>
</operation>

<operation id="1028" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %C_t_1_addr_1 = getelementptr [16 x float]* %C_t_1, i64 0, i64 %newIndex35_i

]]></Node>
<StgValue><ssdm name="C_t_1_addr_1"/></StgValue>
</operation>

<operation id="1029" st_id="211" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="32" op_0_bw="4">
<![CDATA[
:15  %C_t_1_load = load float* %C_t_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="C_t_1_load"/></StgValue>
</operation>

<operation id="1030" st_id="211" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:19  %i_10_1_i = add i6 %i_0_i9_i, 2

]]></Node>
<StgValue><ssdm name="i_10_1_i"/></StgValue>
</operation>
</state>

<state id="212" st_id="212">

<operation id="1031" st_id="212" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="32" op_0_bw="4">
<![CDATA[
:5  %gate_f_0_load_2 = load float* %gate_f_0_addr_3, align 8

]]></Node>
<StgValue><ssdm name="gate_f_0_load_2"/></StgValue>
</operation>

<operation id="1032" st_id="212" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="32" op_0_bw="4">
<![CDATA[
:7  %C_t_0_load = load float* %C_t_0_addr_1, align 8

]]></Node>
<StgValue><ssdm name="C_t_0_load"/></StgValue>
</operation>

<operation id="1033" st_id="212" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_58_i = fmul float %gate_f_0_load_2, %C_t_0_load

]]></Node>
<StgValue><ssdm name="tmp_58_i"/></StgValue>
</operation>

<operation id="1034" st_id="212" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="32" op_0_bw="4">
<![CDATA[
:13  %gate_f_1_load_2 = load float* %gate_f_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="gate_f_1_load_2"/></StgValue>
</operation>

<operation id="1035" st_id="212" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="32" op_0_bw="4">
<![CDATA[
:15  %C_t_1_load = load float* %C_t_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="C_t_1_load"/></StgValue>
</operation>

<operation id="1036" st_id="212" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_58_1_i = fmul float %gate_f_1_load_2, %C_t_1_load

]]></Node>
<StgValue><ssdm name="tmp_58_1_i"/></StgValue>
</operation>
</state>

<state id="213" st_id="213">

<operation id="1037" st_id="213" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_58_i = fmul float %gate_f_0_load_2, %C_t_0_load

]]></Node>
<StgValue><ssdm name="tmp_58_i"/></StgValue>
</operation>

<operation id="1038" st_id="213" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_58_1_i = fmul float %gate_f_1_load_2, %C_t_1_load

]]></Node>
<StgValue><ssdm name="tmp_58_1_i"/></StgValue>
</operation>
</state>

<state id="214" st_id="214">

<operation id="1039" st_id="214" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_58_i = fmul float %gate_f_0_load_2, %C_t_0_load

]]></Node>
<StgValue><ssdm name="tmp_58_i"/></StgValue>
</operation>

<operation id="1040" st_id="214" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_58_1_i = fmul float %gate_f_1_load_2, %C_t_1_load

]]></Node>
<StgValue><ssdm name="tmp_58_1_i"/></StgValue>
</operation>
</state>

<state id="215" st_id="215">

<operation id="1041" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_33_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)

]]></Node>
<StgValue><ssdm name="tmp_33_i"/></StgValue>
</operation>

<operation id="1042" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1043" st_id="215" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_58_i = fmul float %gate_f_0_load_2, %C_t_0_load

]]></Node>
<StgValue><ssdm name="tmp_58_i"/></StgValue>
</operation>

<operation id="1044" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %vec_tmp_0_addr = getelementptr [16 x float]* %vec_tmp_0, i64 0, i64 %newIndex35_i

]]></Node>
<StgValue><ssdm name="vec_tmp_0_addr"/></StgValue>
</operation>

<operation id="1045" st_id="215" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:10  store float %tmp_58_i, float* %vec_tmp_0_addr, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1046" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:11  %empty_74 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_33_i)

]]></Node>
<StgValue><ssdm name="empty_74"/></StgValue>
</operation>

<operation id="1047" st_id="215" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_58_1_i = fmul float %gate_f_1_load_2, %C_t_1_load

]]></Node>
<StgValue><ssdm name="tmp_58_1_i"/></StgValue>
</operation>

<operation id="1048" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %vec_tmp_1_addr = getelementptr [16 x float]* %vec_tmp_1, i64 0, i64 %newIndex35_i

]]></Node>
<StgValue><ssdm name="vec_tmp_1_addr"/></StgValue>
</operation>

<operation id="1049" st_id="215" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:18  store float %tmp_58_1_i, float* %vec_tmp_1_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1050" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="0" op_0_bw="0">
<![CDATA[
:20  br label %sigmoid.exit51.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="216" st_id="216">

<operation id="1051" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="0" op_0_bw="0">
<![CDATA[
hprod.exit.i.preheader:0  br label %hprod.exit.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="217" st_id="217">

<operation id="1052" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
hprod.exit.i:0  %i_0_i10_i = phi i6 [ %i_11_1_i, %20 ], [ 0, %hprod.exit.i.preheader ]

]]></Node>
<StgValue><ssdm name="i_0_i10_i"/></StgValue>
</operation>

<operation id="1053" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
hprod.exit.i:1  %empty_75 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_75"/></StgValue>
</operation>

<operation id="1054" st_id="217" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hprod.exit.i:2  %exitcond_i6_i = icmp eq i6 %i_0_i10_i, -32

]]></Node>
<StgValue><ssdm name="exitcond_i6_i"/></StgValue>
</operation>

<operation id="1055" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
hprod.exit.i:3  br i1 %exitcond_i6_i, label %hprod.exit69.i.preheader, label %20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1056" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="5" op_0_bw="5" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %newIndex36_i = call i5 @_ssdm_op_PartSelect.i5.i6.i32.i32(i6 %i_0_i10_i, i32 1, i32 5)

]]></Node>
<StgValue><ssdm name="newIndex36_i"/></StgValue>
</operation>

<operation id="1057" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="64" op_0_bw="5">
<![CDATA[
:3  %newIndex37_i = zext i5 %newIndex36_i to i64

]]></Node>
<StgValue><ssdm name="newIndex37_i"/></StgValue>
</operation>

<operation id="1058" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %gate_i_0_addr_3 = getelementptr [16 x float]* %gate_i_0, i64 0, i64 %newIndex37_i

]]></Node>
<StgValue><ssdm name="gate_i_0_addr_3"/></StgValue>
</operation>

<operation id="1059" st_id="217" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="32" op_0_bw="4">
<![CDATA[
:5  %gate_i_0_load_2 = load float* %gate_i_0_addr_3, align 8

]]></Node>
<StgValue><ssdm name="gate_i_0_load_2"/></StgValue>
</operation>

<operation id="1060" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %stat_C_0_addr_3 = getelementptr [16 x float]* %stat_C_0, i64 0, i64 %newIndex37_i

]]></Node>
<StgValue><ssdm name="stat_C_0_addr_3"/></StgValue>
</operation>

<operation id="1061" st_id="217" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="32" op_0_bw="4">
<![CDATA[
:7  %stat_C_0_load_2 = load float* %stat_C_0_addr_3, align 8

]]></Node>
<StgValue><ssdm name="stat_C_0_load_2"/></StgValue>
</operation>

<operation id="1062" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %gate_i_1_addr_3 = getelementptr [16 x float]* %gate_i_1, i64 0, i64 %newIndex37_i

]]></Node>
<StgValue><ssdm name="gate_i_1_addr_3"/></StgValue>
</operation>

<operation id="1063" st_id="217" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="32" op_0_bw="4">
<![CDATA[
:13  %gate_i_1_load_2 = load float* %gate_i_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="gate_i_1_load_2"/></StgValue>
</operation>

<operation id="1064" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %stat_C_1_addr_3 = getelementptr [16 x float]* %stat_C_1, i64 0, i64 %newIndex37_i

]]></Node>
<StgValue><ssdm name="stat_C_1_addr_3"/></StgValue>
</operation>

<operation id="1065" st_id="217" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="32" op_0_bw="4">
<![CDATA[
:15  %stat_C_1_load_2 = load float* %stat_C_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="stat_C_1_load_2"/></StgValue>
</operation>

<operation id="1066" st_id="217" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:19  %i_11_1_i = add i6 %i_0_i10_i, 2

]]></Node>
<StgValue><ssdm name="i_11_1_i"/></StgValue>
</operation>
</state>

<state id="218" st_id="218">

<operation id="1067" st_id="218" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="32" op_0_bw="4">
<![CDATA[
:5  %gate_i_0_load_2 = load float* %gate_i_0_addr_3, align 8

]]></Node>
<StgValue><ssdm name="gate_i_0_load_2"/></StgValue>
</operation>

<operation id="1068" st_id="218" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="32" op_0_bw="4">
<![CDATA[
:7  %stat_C_0_load_2 = load float* %stat_C_0_addr_3, align 8

]]></Node>
<StgValue><ssdm name="stat_C_0_load_2"/></StgValue>
</operation>

<operation id="1069" st_id="218" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_60_i = fmul float %gate_i_0_load_2, %stat_C_0_load_2

]]></Node>
<StgValue><ssdm name="tmp_60_i"/></StgValue>
</operation>

<operation id="1070" st_id="218" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="32" op_0_bw="4">
<![CDATA[
:13  %gate_i_1_load_2 = load float* %gate_i_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="gate_i_1_load_2"/></StgValue>
</operation>

<operation id="1071" st_id="218" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="32" op_0_bw="4">
<![CDATA[
:15  %stat_C_1_load_2 = load float* %stat_C_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="stat_C_1_load_2"/></StgValue>
</operation>

<operation id="1072" st_id="218" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_60_1_i = fmul float %gate_i_1_load_2, %stat_C_1_load_2

]]></Node>
<StgValue><ssdm name="tmp_60_1_i"/></StgValue>
</operation>
</state>

<state id="219" st_id="219">

<operation id="1073" st_id="219" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_60_i = fmul float %gate_i_0_load_2, %stat_C_0_load_2

]]></Node>
<StgValue><ssdm name="tmp_60_i"/></StgValue>
</operation>

<operation id="1074" st_id="219" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_60_1_i = fmul float %gate_i_1_load_2, %stat_C_1_load_2

]]></Node>
<StgValue><ssdm name="tmp_60_1_i"/></StgValue>
</operation>
</state>

<state id="220" st_id="220">

<operation id="1075" st_id="220" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_60_i = fmul float %gate_i_0_load_2, %stat_C_0_load_2

]]></Node>
<StgValue><ssdm name="tmp_60_i"/></StgValue>
</operation>

<operation id="1076" st_id="220" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_60_1_i = fmul float %gate_i_1_load_2, %stat_C_1_load_2

]]></Node>
<StgValue><ssdm name="tmp_60_1_i"/></StgValue>
</operation>
</state>

<state id="221" st_id="221">

<operation id="1077" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_35_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)

]]></Node>
<StgValue><ssdm name="tmp_35_i"/></StgValue>
</operation>

<operation id="1078" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1079" st_id="221" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_60_i = fmul float %gate_i_0_load_2, %stat_C_0_load_2

]]></Node>
<StgValue><ssdm name="tmp_60_i"/></StgValue>
</operation>

<operation id="1080" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %C_t_0_addr_2 = getelementptr [16 x float]* %C_t_0, i64 0, i64 %newIndex37_i

]]></Node>
<StgValue><ssdm name="C_t_0_addr_2"/></StgValue>
</operation>

<operation id="1081" st_id="221" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:10  store float %tmp_60_i, float* %C_t_0_addr_2, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1082" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:11  %empty_76 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_35_i)

]]></Node>
<StgValue><ssdm name="empty_76"/></StgValue>
</operation>

<operation id="1083" st_id="221" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_60_1_i = fmul float %gate_i_1_load_2, %stat_C_1_load_2

]]></Node>
<StgValue><ssdm name="tmp_60_1_i"/></StgValue>
</operation>

<operation id="1084" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %C_t_1_addr_2 = getelementptr [16 x float]* %C_t_1, i64 0, i64 %newIndex37_i

]]></Node>
<StgValue><ssdm name="C_t_1_addr_2"/></StgValue>
</operation>

<operation id="1085" st_id="221" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:18  store float %tmp_60_1_i, float* %C_t_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1086" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="0" op_0_bw="0">
<![CDATA[
:20  br label %hprod.exit.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="222" st_id="222">

<operation id="1087" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="0" op_0_bw="0">
<![CDATA[
hprod.exit69.i.preheader:0  br label %hprod.exit69.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="223" st_id="223">

<operation id="1088" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
hprod.exit69.i:0  %i_0_i11_i = phi i6 [ %i_12_1_i, %21 ], [ 0, %hprod.exit69.i.preheader ]

]]></Node>
<StgValue><ssdm name="i_0_i11_i"/></StgValue>
</operation>

<operation id="1089" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
hprod.exit69.i:1  %empty_77 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_77"/></StgValue>
</operation>

<operation id="1090" st_id="223" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hprod.exit69.i:2  %exitcond6_i = icmp eq i6 %i_0_i11_i, -32

]]></Node>
<StgValue><ssdm name="exitcond6_i"/></StgValue>
</operation>

<operation id="1091" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
hprod.exit69.i:3  br i1 %exitcond6_i, label %geva.exit21.i.preheader, label %21

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1092" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="5" op_0_bw="5" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %newIndex38_i = call i5 @_ssdm_op_PartSelect.i5.i6.i32.i32(i6 %i_0_i11_i, i32 1, i32 5)

]]></Node>
<StgValue><ssdm name="newIndex38_i"/></StgValue>
</operation>

<operation id="1093" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="64" op_0_bw="5">
<![CDATA[
:3  %newIndex39_i = zext i5 %newIndex38_i to i64

]]></Node>
<StgValue><ssdm name="newIndex39_i"/></StgValue>
</operation>

<operation id="1094" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %vec_tmp_0_addr_1 = getelementptr [16 x float]* %vec_tmp_0, i64 0, i64 %newIndex39_i

]]></Node>
<StgValue><ssdm name="vec_tmp_0_addr_1"/></StgValue>
</operation>

<operation id="1095" st_id="223" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="32" op_0_bw="4">
<![CDATA[
:5  %vec_tmp_0_load = load float* %vec_tmp_0_addr_1, align 8

]]></Node>
<StgValue><ssdm name="vec_tmp_0_load"/></StgValue>
</operation>

<operation id="1096" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %C_t_0_addr_3 = getelementptr [16 x float]* %C_t_0, i64 0, i64 %newIndex39_i

]]></Node>
<StgValue><ssdm name="C_t_0_addr_3"/></StgValue>
</operation>

<operation id="1097" st_id="223" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="32" op_0_bw="4">
<![CDATA[
:7  %C_t_0_load_1 = load float* %C_t_0_addr_3, align 8

]]></Node>
<StgValue><ssdm name="C_t_0_load_1"/></StgValue>
</operation>

<operation id="1098" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %vec_tmp_1_addr_1 = getelementptr [16 x float]* %vec_tmp_1, i64 0, i64 %newIndex39_i

]]></Node>
<StgValue><ssdm name="vec_tmp_1_addr_1"/></StgValue>
</operation>

<operation id="1099" st_id="223" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="32" op_0_bw="4">
<![CDATA[
:12  %vec_tmp_1_load = load float* %vec_tmp_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="vec_tmp_1_load"/></StgValue>
</operation>

<operation id="1100" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %C_t_1_addr_3 = getelementptr [16 x float]* %C_t_1, i64 0, i64 %newIndex39_i

]]></Node>
<StgValue><ssdm name="C_t_1_addr_3"/></StgValue>
</operation>

<operation id="1101" st_id="223" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="32" op_0_bw="4">
<![CDATA[
:14  %C_t_1_load_1 = load float* %C_t_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="C_t_1_load_1"/></StgValue>
</operation>

<operation id="1102" st_id="223" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:17  %i_12_1_i = add i6 %i_0_i11_i, 2

]]></Node>
<StgValue><ssdm name="i_12_1_i"/></StgValue>
</operation>
</state>

<state id="224" st_id="224">

<operation id="1103" st_id="224" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="32" op_0_bw="4">
<![CDATA[
:5  %vec_tmp_0_load = load float* %vec_tmp_0_addr_1, align 8

]]></Node>
<StgValue><ssdm name="vec_tmp_0_load"/></StgValue>
</operation>

<operation id="1104" st_id="224" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="32" op_0_bw="4">
<![CDATA[
:7  %C_t_0_load_1 = load float* %C_t_0_addr_3, align 8

]]></Node>
<StgValue><ssdm name="C_t_0_load_1"/></StgValue>
</operation>

<operation id="1105" st_id="224" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="32" op_0_bw="4">
<![CDATA[
:12  %vec_tmp_1_load = load float* %vec_tmp_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="vec_tmp_1_load"/></StgValue>
</operation>

<operation id="1106" st_id="224" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="32" op_0_bw="4">
<![CDATA[
:14  %C_t_1_load_1 = load float* %C_t_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="C_t_1_load_1"/></StgValue>
</operation>
</state>

<state id="225" st_id="225">

<operation id="1107" st_id="225" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_63_i = fadd float %C_t_0_load_1, %vec_tmp_0_load

]]></Node>
<StgValue><ssdm name="tmp_63_i"/></StgValue>
</operation>

<operation id="1108" st_id="225" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_63_1_i = fadd float %C_t_1_load_1, %vec_tmp_1_load

]]></Node>
<StgValue><ssdm name="tmp_63_1_i"/></StgValue>
</operation>
</state>

<state id="226" st_id="226">

<operation id="1109" st_id="226" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_63_i = fadd float %C_t_0_load_1, %vec_tmp_0_load

]]></Node>
<StgValue><ssdm name="tmp_63_i"/></StgValue>
</operation>

<operation id="1110" st_id="226" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_63_1_i = fadd float %C_t_1_load_1, %vec_tmp_1_load

]]></Node>
<StgValue><ssdm name="tmp_63_1_i"/></StgValue>
</operation>
</state>

<state id="227" st_id="227">

<operation id="1111" st_id="227" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_63_i = fadd float %C_t_0_load_1, %vec_tmp_0_load

]]></Node>
<StgValue><ssdm name="tmp_63_i"/></StgValue>
</operation>

<operation id="1112" st_id="227" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_63_1_i = fadd float %C_t_1_load_1, %vec_tmp_1_load

]]></Node>
<StgValue><ssdm name="tmp_63_1_i"/></StgValue>
</operation>
</state>

<state id="228" st_id="228">

<operation id="1113" st_id="228" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_63_i = fadd float %C_t_0_load_1, %vec_tmp_0_load

]]></Node>
<StgValue><ssdm name="tmp_63_i"/></StgValue>
</operation>

<operation id="1114" st_id="228" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_63_1_i = fadd float %C_t_1_load_1, %vec_tmp_1_load

]]></Node>
<StgValue><ssdm name="tmp_63_1_i"/></StgValue>
</operation>
</state>

<state id="229" st_id="229">

<operation id="1115" st_id="229" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_63_i = fadd float %C_t_0_load_1, %vec_tmp_0_load

]]></Node>
<StgValue><ssdm name="tmp_63_i"/></StgValue>
</operation>

<operation id="1116" st_id="229" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_63_1_i = fadd float %C_t_1_load_1, %vec_tmp_1_load

]]></Node>
<StgValue><ssdm name="tmp_63_1_i"/></StgValue>
</operation>
</state>

<state id="230" st_id="230">

<operation id="1117" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_40_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str9)

]]></Node>
<StgValue><ssdm name="tmp_40_i"/></StgValue>
</operation>

<operation id="1118" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1119" st_id="230" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:9  store float %tmp_63_i, float* %C_t_0_addr_3, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1120" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:10  %empty_78 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str9, i32 %tmp_40_i)

]]></Node>
<StgValue><ssdm name="empty_78"/></StgValue>
</operation>

<operation id="1121" st_id="230" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:16  store float %tmp_63_1_i, float* %C_t_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1122" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="0" op_0_bw="0">
<![CDATA[
:18  br label %hprod.exit69.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="231" st_id="231">

<operation id="1123" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="0" op_0_bw="0">
<![CDATA[
geva.exit21.i.preheader:0  br label %geva.exit21.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="232" st_id="232">

<operation id="1124" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
geva.exit21.i:0  %i_0_i12_i = phi i6 [ %i_13_1_i, %22 ], [ 0, %geva.exit21.i.preheader ]

]]></Node>
<StgValue><ssdm name="i_0_i12_i"/></StgValue>
</operation>

<operation id="1125" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
geva.exit21.i:1  %empty_79 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_79"/></StgValue>
</operation>

<operation id="1126" st_id="232" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
geva.exit21.i:2  %exitcond_i7_i = icmp eq i6 %i_0_i12_i, -32

]]></Node>
<StgValue><ssdm name="exitcond_i7_i"/></StgValue>
</operation>

<operation id="1127" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
geva.exit21.i:3  br i1 %exitcond_i7_i, label %tanh.exit60.i.preheader, label %22

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1128" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="5" op_0_bw="5" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %newIndex40_i = call i5 @_ssdm_op_PartSelect.i5.i6.i32.i32(i6 %i_0_i12_i, i32 1, i32 5)

]]></Node>
<StgValue><ssdm name="newIndex40_i"/></StgValue>
</operation>

<operation id="1129" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="64" op_0_bw="5">
<![CDATA[
:3  %newIndex41_i = zext i5 %newIndex40_i to i64

]]></Node>
<StgValue><ssdm name="newIndex41_i"/></StgValue>
</operation>

<operation id="1130" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %C_t_0_addr_4 = getelementptr [16 x float]* %C_t_0, i64 0, i64 %newIndex41_i

]]></Node>
<StgValue><ssdm name="C_t_0_addr_4"/></StgValue>
</operation>

<operation id="1131" st_id="232" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="32" op_0_bw="4">
<![CDATA[
:5  %C_t_0_load_2 = load float* %C_t_0_addr_4, align 8

]]></Node>
<StgValue><ssdm name="C_t_0_load_2"/></StgValue>
</operation>

<operation id="1132" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %C_t_1_addr_4 = getelementptr [16 x float]* %C_t_1, i64 0, i64 %newIndex41_i

]]></Node>
<StgValue><ssdm name="C_t_1_addr_4"/></StgValue>
</operation>

<operation id="1133" st_id="232" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="32" op_0_bw="4">
<![CDATA[
:11  %C_t_1_load_2 = load float* %C_t_1_addr_4, align 4

]]></Node>
<StgValue><ssdm name="C_t_1_load_2"/></StgValue>
</operation>
</state>

<state id="233" st_id="233">

<operation id="1134" st_id="233" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="32" op_0_bw="4">
<![CDATA[
:5  %C_t_0_load_2 = load float* %C_t_0_addr_4, align 8

]]></Node>
<StgValue><ssdm name="C_t_0_load_2"/></StgValue>
</operation>

<operation id="1135" st_id="233" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="32" op_0_bw="4">
<![CDATA[
:11  %C_t_1_load_2 = load float* %C_t_1_addr_4, align 4

]]></Node>
<StgValue><ssdm name="C_t_1_load_2"/></StgValue>
</operation>

<operation id="1136" st_id="233" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:15  %i_13_1_i = add i6 %i_0_i12_i, 2

]]></Node>
<StgValue><ssdm name="i_13_1_i"/></StgValue>
</operation>
</state>

<state id="234" st_id="234">

<operation id="1137" st_id="234" stage="59" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_i_i25_i = call fastcc float @"generic_tanh<float>"(float %C_t_0_load_2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i25_i"/></StgValue>
</operation>
</state>

<state id="235" st_id="235">

<operation id="1138" st_id="235" stage="58" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_i_i25_i = call fastcc float @"generic_tanh<float>"(float %C_t_0_load_2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i25_i"/></StgValue>
</operation>

<operation id="1139" st_id="235" stage="59" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_i_i26_i = call fastcc float @"generic_tanh<float>"(float %C_t_1_load_2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i26_i"/></StgValue>
</operation>
</state>

<state id="236" st_id="236">

<operation id="1140" st_id="236" stage="57" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_i_i25_i = call fastcc float @"generic_tanh<float>"(float %C_t_0_load_2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i25_i"/></StgValue>
</operation>

<operation id="1141" st_id="236" stage="58" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_i_i26_i = call fastcc float @"generic_tanh<float>"(float %C_t_1_load_2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i26_i"/></StgValue>
</operation>
</state>

<state id="237" st_id="237">

<operation id="1142" st_id="237" stage="56" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_i_i25_i = call fastcc float @"generic_tanh<float>"(float %C_t_0_load_2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i25_i"/></StgValue>
</operation>

<operation id="1143" st_id="237" stage="57" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_i_i26_i = call fastcc float @"generic_tanh<float>"(float %C_t_1_load_2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i26_i"/></StgValue>
</operation>
</state>

<state id="238" st_id="238">

<operation id="1144" st_id="238" stage="55" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_i_i25_i = call fastcc float @"generic_tanh<float>"(float %C_t_0_load_2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i25_i"/></StgValue>
</operation>

<operation id="1145" st_id="238" stage="56" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_i_i26_i = call fastcc float @"generic_tanh<float>"(float %C_t_1_load_2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i26_i"/></StgValue>
</operation>
</state>

<state id="239" st_id="239">

<operation id="1146" st_id="239" stage="54" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_i_i25_i = call fastcc float @"generic_tanh<float>"(float %C_t_0_load_2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i25_i"/></StgValue>
</operation>

<operation id="1147" st_id="239" stage="55" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_i_i26_i = call fastcc float @"generic_tanh<float>"(float %C_t_1_load_2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i26_i"/></StgValue>
</operation>
</state>

<state id="240" st_id="240">

<operation id="1148" st_id="240" stage="53" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_i_i25_i = call fastcc float @"generic_tanh<float>"(float %C_t_0_load_2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i25_i"/></StgValue>
</operation>

<operation id="1149" st_id="240" stage="54" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_i_i26_i = call fastcc float @"generic_tanh<float>"(float %C_t_1_load_2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i26_i"/></StgValue>
</operation>
</state>

<state id="241" st_id="241">

<operation id="1150" st_id="241" stage="52" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_i_i25_i = call fastcc float @"generic_tanh<float>"(float %C_t_0_load_2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i25_i"/></StgValue>
</operation>

<operation id="1151" st_id="241" stage="53" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_i_i26_i = call fastcc float @"generic_tanh<float>"(float %C_t_1_load_2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i26_i"/></StgValue>
</operation>
</state>

<state id="242" st_id="242">

<operation id="1152" st_id="242" stage="51" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_i_i25_i = call fastcc float @"generic_tanh<float>"(float %C_t_0_load_2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i25_i"/></StgValue>
</operation>

<operation id="1153" st_id="242" stage="52" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_i_i26_i = call fastcc float @"generic_tanh<float>"(float %C_t_1_load_2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i26_i"/></StgValue>
</operation>
</state>

<state id="243" st_id="243">

<operation id="1154" st_id="243" stage="50" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_i_i25_i = call fastcc float @"generic_tanh<float>"(float %C_t_0_load_2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i25_i"/></StgValue>
</operation>

<operation id="1155" st_id="243" stage="51" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_i_i26_i = call fastcc float @"generic_tanh<float>"(float %C_t_1_load_2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i26_i"/></StgValue>
</operation>
</state>

<state id="244" st_id="244">

<operation id="1156" st_id="244" stage="49" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_i_i25_i = call fastcc float @"generic_tanh<float>"(float %C_t_0_load_2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i25_i"/></StgValue>
</operation>

<operation id="1157" st_id="244" stage="50" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_i_i26_i = call fastcc float @"generic_tanh<float>"(float %C_t_1_load_2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i26_i"/></StgValue>
</operation>
</state>

<state id="245" st_id="245">

<operation id="1158" st_id="245" stage="48" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_i_i25_i = call fastcc float @"generic_tanh<float>"(float %C_t_0_load_2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i25_i"/></StgValue>
</operation>

<operation id="1159" st_id="245" stage="49" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_i_i26_i = call fastcc float @"generic_tanh<float>"(float %C_t_1_load_2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i26_i"/></StgValue>
</operation>
</state>

<state id="246" st_id="246">

<operation id="1160" st_id="246" stage="47" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_i_i25_i = call fastcc float @"generic_tanh<float>"(float %C_t_0_load_2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i25_i"/></StgValue>
</operation>

<operation id="1161" st_id="246" stage="48" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_i_i26_i = call fastcc float @"generic_tanh<float>"(float %C_t_1_load_2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i26_i"/></StgValue>
</operation>
</state>

<state id="247" st_id="247">

<operation id="1162" st_id="247" stage="46" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_i_i25_i = call fastcc float @"generic_tanh<float>"(float %C_t_0_load_2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i25_i"/></StgValue>
</operation>

<operation id="1163" st_id="247" stage="47" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_i_i26_i = call fastcc float @"generic_tanh<float>"(float %C_t_1_load_2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i26_i"/></StgValue>
</operation>
</state>

<state id="248" st_id="248">

<operation id="1164" st_id="248" stage="45" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_i_i25_i = call fastcc float @"generic_tanh<float>"(float %C_t_0_load_2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i25_i"/></StgValue>
</operation>

<operation id="1165" st_id="248" stage="46" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_i_i26_i = call fastcc float @"generic_tanh<float>"(float %C_t_1_load_2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i26_i"/></StgValue>
</operation>
</state>

<state id="249" st_id="249">

<operation id="1166" st_id="249" stage="44" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_i_i25_i = call fastcc float @"generic_tanh<float>"(float %C_t_0_load_2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i25_i"/></StgValue>
</operation>

<operation id="1167" st_id="249" stage="45" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_i_i26_i = call fastcc float @"generic_tanh<float>"(float %C_t_1_load_2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i26_i"/></StgValue>
</operation>
</state>

<state id="250" st_id="250">

<operation id="1168" st_id="250" stage="43" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_i_i25_i = call fastcc float @"generic_tanh<float>"(float %C_t_0_load_2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i25_i"/></StgValue>
</operation>

<operation id="1169" st_id="250" stage="44" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_i_i26_i = call fastcc float @"generic_tanh<float>"(float %C_t_1_load_2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i26_i"/></StgValue>
</operation>
</state>

<state id="251" st_id="251">

<operation id="1170" st_id="251" stage="42" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_i_i25_i = call fastcc float @"generic_tanh<float>"(float %C_t_0_load_2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i25_i"/></StgValue>
</operation>

<operation id="1171" st_id="251" stage="43" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_i_i26_i = call fastcc float @"generic_tanh<float>"(float %C_t_1_load_2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i26_i"/></StgValue>
</operation>
</state>

<state id="252" st_id="252">

<operation id="1172" st_id="252" stage="41" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_i_i25_i = call fastcc float @"generic_tanh<float>"(float %C_t_0_load_2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i25_i"/></StgValue>
</operation>

<operation id="1173" st_id="252" stage="42" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_i_i26_i = call fastcc float @"generic_tanh<float>"(float %C_t_1_load_2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i26_i"/></StgValue>
</operation>
</state>

<state id="253" st_id="253">

<operation id="1174" st_id="253" stage="40" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_i_i25_i = call fastcc float @"generic_tanh<float>"(float %C_t_0_load_2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i25_i"/></StgValue>
</operation>

<operation id="1175" st_id="253" stage="41" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_i_i26_i = call fastcc float @"generic_tanh<float>"(float %C_t_1_load_2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i26_i"/></StgValue>
</operation>
</state>

<state id="254" st_id="254">

<operation id="1176" st_id="254" stage="39" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_i_i25_i = call fastcc float @"generic_tanh<float>"(float %C_t_0_load_2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i25_i"/></StgValue>
</operation>

<operation id="1177" st_id="254" stage="40" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_i_i26_i = call fastcc float @"generic_tanh<float>"(float %C_t_1_load_2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i26_i"/></StgValue>
</operation>
</state>

<state id="255" st_id="255">

<operation id="1178" st_id="255" stage="38" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_i_i25_i = call fastcc float @"generic_tanh<float>"(float %C_t_0_load_2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i25_i"/></StgValue>
</operation>

<operation id="1179" st_id="255" stage="39" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_i_i26_i = call fastcc float @"generic_tanh<float>"(float %C_t_1_load_2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i26_i"/></StgValue>
</operation>
</state>

<state id="256" st_id="256">

<operation id="1180" st_id="256" stage="37" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_i_i25_i = call fastcc float @"generic_tanh<float>"(float %C_t_0_load_2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i25_i"/></StgValue>
</operation>

<operation id="1181" st_id="256" stage="38" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_i_i26_i = call fastcc float @"generic_tanh<float>"(float %C_t_1_load_2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i26_i"/></StgValue>
</operation>
</state>

<state id="257" st_id="257">

<operation id="1182" st_id="257" stage="36" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_i_i25_i = call fastcc float @"generic_tanh<float>"(float %C_t_0_load_2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i25_i"/></StgValue>
</operation>

<operation id="1183" st_id="257" stage="37" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_i_i26_i = call fastcc float @"generic_tanh<float>"(float %C_t_1_load_2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i26_i"/></StgValue>
</operation>
</state>

<state id="258" st_id="258">

<operation id="1184" st_id="258" stage="35" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_i_i25_i = call fastcc float @"generic_tanh<float>"(float %C_t_0_load_2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i25_i"/></StgValue>
</operation>

<operation id="1185" st_id="258" stage="36" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_i_i26_i = call fastcc float @"generic_tanh<float>"(float %C_t_1_load_2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i26_i"/></StgValue>
</operation>
</state>

<state id="259" st_id="259">

<operation id="1186" st_id="259" stage="34" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_i_i25_i = call fastcc float @"generic_tanh<float>"(float %C_t_0_load_2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i25_i"/></StgValue>
</operation>

<operation id="1187" st_id="259" stage="35" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_i_i26_i = call fastcc float @"generic_tanh<float>"(float %C_t_1_load_2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i26_i"/></StgValue>
</operation>
</state>

<state id="260" st_id="260">

<operation id="1188" st_id="260" stage="33" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_i_i25_i = call fastcc float @"generic_tanh<float>"(float %C_t_0_load_2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i25_i"/></StgValue>
</operation>

<operation id="1189" st_id="260" stage="34" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_i_i26_i = call fastcc float @"generic_tanh<float>"(float %C_t_1_load_2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i26_i"/></StgValue>
</operation>
</state>

<state id="261" st_id="261">

<operation id="1190" st_id="261" stage="32" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_i_i25_i = call fastcc float @"generic_tanh<float>"(float %C_t_0_load_2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i25_i"/></StgValue>
</operation>

<operation id="1191" st_id="261" stage="33" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_i_i26_i = call fastcc float @"generic_tanh<float>"(float %C_t_1_load_2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i26_i"/></StgValue>
</operation>
</state>

<state id="262" st_id="262">

<operation id="1192" st_id="262" stage="31" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_i_i25_i = call fastcc float @"generic_tanh<float>"(float %C_t_0_load_2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i25_i"/></StgValue>
</operation>

<operation id="1193" st_id="262" stage="32" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_i_i26_i = call fastcc float @"generic_tanh<float>"(float %C_t_1_load_2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i26_i"/></StgValue>
</operation>
</state>

<state id="263" st_id="263">

<operation id="1194" st_id="263" stage="30" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_i_i25_i = call fastcc float @"generic_tanh<float>"(float %C_t_0_load_2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i25_i"/></StgValue>
</operation>

<operation id="1195" st_id="263" stage="31" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_i_i26_i = call fastcc float @"generic_tanh<float>"(float %C_t_1_load_2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i26_i"/></StgValue>
</operation>
</state>

<state id="264" st_id="264">

<operation id="1196" st_id="264" stage="29" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_i_i25_i = call fastcc float @"generic_tanh<float>"(float %C_t_0_load_2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i25_i"/></StgValue>
</operation>

<operation id="1197" st_id="264" stage="30" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_i_i26_i = call fastcc float @"generic_tanh<float>"(float %C_t_1_load_2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i26_i"/></StgValue>
</operation>
</state>

<state id="265" st_id="265">

<operation id="1198" st_id="265" stage="28" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_i_i25_i = call fastcc float @"generic_tanh<float>"(float %C_t_0_load_2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i25_i"/></StgValue>
</operation>

<operation id="1199" st_id="265" stage="29" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_i_i26_i = call fastcc float @"generic_tanh<float>"(float %C_t_1_load_2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i26_i"/></StgValue>
</operation>
</state>

<state id="266" st_id="266">

<operation id="1200" st_id="266" stage="27" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_i_i25_i = call fastcc float @"generic_tanh<float>"(float %C_t_0_load_2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i25_i"/></StgValue>
</operation>

<operation id="1201" st_id="266" stage="28" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_i_i26_i = call fastcc float @"generic_tanh<float>"(float %C_t_1_load_2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i26_i"/></StgValue>
</operation>
</state>

<state id="267" st_id="267">

<operation id="1202" st_id="267" stage="26" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_i_i25_i = call fastcc float @"generic_tanh<float>"(float %C_t_0_load_2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i25_i"/></StgValue>
</operation>

<operation id="1203" st_id="267" stage="27" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_i_i26_i = call fastcc float @"generic_tanh<float>"(float %C_t_1_load_2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i26_i"/></StgValue>
</operation>
</state>

<state id="268" st_id="268">

<operation id="1204" st_id="268" stage="25" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_i_i25_i = call fastcc float @"generic_tanh<float>"(float %C_t_0_load_2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i25_i"/></StgValue>
</operation>

<operation id="1205" st_id="268" stage="26" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_i_i26_i = call fastcc float @"generic_tanh<float>"(float %C_t_1_load_2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i26_i"/></StgValue>
</operation>
</state>

<state id="269" st_id="269">

<operation id="1206" st_id="269" stage="24" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_i_i25_i = call fastcc float @"generic_tanh<float>"(float %C_t_0_load_2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i25_i"/></StgValue>
</operation>

<operation id="1207" st_id="269" stage="25" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_i_i26_i = call fastcc float @"generic_tanh<float>"(float %C_t_1_load_2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i26_i"/></StgValue>
</operation>
</state>

<state id="270" st_id="270">

<operation id="1208" st_id="270" stage="23" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_i_i25_i = call fastcc float @"generic_tanh<float>"(float %C_t_0_load_2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i25_i"/></StgValue>
</operation>

<operation id="1209" st_id="270" stage="24" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_i_i26_i = call fastcc float @"generic_tanh<float>"(float %C_t_1_load_2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i26_i"/></StgValue>
</operation>
</state>

<state id="271" st_id="271">

<operation id="1210" st_id="271" stage="22" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_i_i25_i = call fastcc float @"generic_tanh<float>"(float %C_t_0_load_2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i25_i"/></StgValue>
</operation>

<operation id="1211" st_id="271" stage="23" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_i_i26_i = call fastcc float @"generic_tanh<float>"(float %C_t_1_load_2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i26_i"/></StgValue>
</operation>
</state>

<state id="272" st_id="272">

<operation id="1212" st_id="272" stage="21" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_i_i25_i = call fastcc float @"generic_tanh<float>"(float %C_t_0_load_2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i25_i"/></StgValue>
</operation>

<operation id="1213" st_id="272" stage="22" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_i_i26_i = call fastcc float @"generic_tanh<float>"(float %C_t_1_load_2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i26_i"/></StgValue>
</operation>
</state>

<state id="273" st_id="273">

<operation id="1214" st_id="273" stage="20" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_i_i25_i = call fastcc float @"generic_tanh<float>"(float %C_t_0_load_2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i25_i"/></StgValue>
</operation>

<operation id="1215" st_id="273" stage="21" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_i_i26_i = call fastcc float @"generic_tanh<float>"(float %C_t_1_load_2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i26_i"/></StgValue>
</operation>
</state>

<state id="274" st_id="274">

<operation id="1216" st_id="274" stage="19" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_i_i25_i = call fastcc float @"generic_tanh<float>"(float %C_t_0_load_2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i25_i"/></StgValue>
</operation>

<operation id="1217" st_id="274" stage="20" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_i_i26_i = call fastcc float @"generic_tanh<float>"(float %C_t_1_load_2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i26_i"/></StgValue>
</operation>
</state>

<state id="275" st_id="275">

<operation id="1218" st_id="275" stage="18" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_i_i25_i = call fastcc float @"generic_tanh<float>"(float %C_t_0_load_2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i25_i"/></StgValue>
</operation>

<operation id="1219" st_id="275" stage="19" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_i_i26_i = call fastcc float @"generic_tanh<float>"(float %C_t_1_load_2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i26_i"/></StgValue>
</operation>
</state>

<state id="276" st_id="276">

<operation id="1220" st_id="276" stage="17" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_i_i25_i = call fastcc float @"generic_tanh<float>"(float %C_t_0_load_2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i25_i"/></StgValue>
</operation>

<operation id="1221" st_id="276" stage="18" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_i_i26_i = call fastcc float @"generic_tanh<float>"(float %C_t_1_load_2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i26_i"/></StgValue>
</operation>
</state>

<state id="277" st_id="277">

<operation id="1222" st_id="277" stage="16" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_i_i25_i = call fastcc float @"generic_tanh<float>"(float %C_t_0_load_2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i25_i"/></StgValue>
</operation>

<operation id="1223" st_id="277" stage="17" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_i_i26_i = call fastcc float @"generic_tanh<float>"(float %C_t_1_load_2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i26_i"/></StgValue>
</operation>
</state>

<state id="278" st_id="278">

<operation id="1224" st_id="278" stage="15" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_i_i25_i = call fastcc float @"generic_tanh<float>"(float %C_t_0_load_2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i25_i"/></StgValue>
</operation>

<operation id="1225" st_id="278" stage="16" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_i_i26_i = call fastcc float @"generic_tanh<float>"(float %C_t_1_load_2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i26_i"/></StgValue>
</operation>
</state>

<state id="279" st_id="279">

<operation id="1226" st_id="279" stage="14" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_i_i25_i = call fastcc float @"generic_tanh<float>"(float %C_t_0_load_2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i25_i"/></StgValue>
</operation>

<operation id="1227" st_id="279" stage="15" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_i_i26_i = call fastcc float @"generic_tanh<float>"(float %C_t_1_load_2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i26_i"/></StgValue>
</operation>
</state>

<state id="280" st_id="280">

<operation id="1228" st_id="280" stage="13" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_i_i25_i = call fastcc float @"generic_tanh<float>"(float %C_t_0_load_2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i25_i"/></StgValue>
</operation>

<operation id="1229" st_id="280" stage="14" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_i_i26_i = call fastcc float @"generic_tanh<float>"(float %C_t_1_load_2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i26_i"/></StgValue>
</operation>
</state>

<state id="281" st_id="281">

<operation id="1230" st_id="281" stage="12" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_i_i25_i = call fastcc float @"generic_tanh<float>"(float %C_t_0_load_2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i25_i"/></StgValue>
</operation>

<operation id="1231" st_id="281" stage="13" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_i_i26_i = call fastcc float @"generic_tanh<float>"(float %C_t_1_load_2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i26_i"/></StgValue>
</operation>
</state>

<state id="282" st_id="282">

<operation id="1232" st_id="282" stage="11" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_i_i25_i = call fastcc float @"generic_tanh<float>"(float %C_t_0_load_2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i25_i"/></StgValue>
</operation>

<operation id="1233" st_id="282" stage="12" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_i_i26_i = call fastcc float @"generic_tanh<float>"(float %C_t_1_load_2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i26_i"/></StgValue>
</operation>
</state>

<state id="283" st_id="283">

<operation id="1234" st_id="283" stage="10" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_i_i25_i = call fastcc float @"generic_tanh<float>"(float %C_t_0_load_2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i25_i"/></StgValue>
</operation>

<operation id="1235" st_id="283" stage="11" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_i_i26_i = call fastcc float @"generic_tanh<float>"(float %C_t_1_load_2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i26_i"/></StgValue>
</operation>
</state>

<state id="284" st_id="284">

<operation id="1236" st_id="284" stage="9" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_i_i25_i = call fastcc float @"generic_tanh<float>"(float %C_t_0_load_2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i25_i"/></StgValue>
</operation>

<operation id="1237" st_id="284" stage="10" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_i_i26_i = call fastcc float @"generic_tanh<float>"(float %C_t_1_load_2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i26_i"/></StgValue>
</operation>
</state>

<state id="285" st_id="285">

<operation id="1238" st_id="285" stage="8" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_i_i25_i = call fastcc float @"generic_tanh<float>"(float %C_t_0_load_2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i25_i"/></StgValue>
</operation>

<operation id="1239" st_id="285" stage="9" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_i_i26_i = call fastcc float @"generic_tanh<float>"(float %C_t_1_load_2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i26_i"/></StgValue>
</operation>
</state>

<state id="286" st_id="286">

<operation id="1240" st_id="286" stage="7" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_i_i25_i = call fastcc float @"generic_tanh<float>"(float %C_t_0_load_2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i25_i"/></StgValue>
</operation>

<operation id="1241" st_id="286" stage="8" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_i_i26_i = call fastcc float @"generic_tanh<float>"(float %C_t_1_load_2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i26_i"/></StgValue>
</operation>
</state>

<state id="287" st_id="287">

<operation id="1242" st_id="287" stage="6" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_i_i25_i = call fastcc float @"generic_tanh<float>"(float %C_t_0_load_2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i25_i"/></StgValue>
</operation>

<operation id="1243" st_id="287" stage="7" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_i_i26_i = call fastcc float @"generic_tanh<float>"(float %C_t_1_load_2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i26_i"/></StgValue>
</operation>
</state>

<state id="288" st_id="288">

<operation id="1244" st_id="288" stage="5" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_i_i25_i = call fastcc float @"generic_tanh<float>"(float %C_t_0_load_2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i25_i"/></StgValue>
</operation>

<operation id="1245" st_id="288" stage="6" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_i_i26_i = call fastcc float @"generic_tanh<float>"(float %C_t_1_load_2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i26_i"/></StgValue>
</operation>
</state>

<state id="289" st_id="289">

<operation id="1246" st_id="289" stage="4" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_i_i25_i = call fastcc float @"generic_tanh<float>"(float %C_t_0_load_2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i25_i"/></StgValue>
</operation>

<operation id="1247" st_id="289" stage="5" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_i_i26_i = call fastcc float @"generic_tanh<float>"(float %C_t_1_load_2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i26_i"/></StgValue>
</operation>
</state>

<state id="290" st_id="290">

<operation id="1248" st_id="290" stage="3" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_i_i25_i = call fastcc float @"generic_tanh<float>"(float %C_t_0_load_2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i25_i"/></StgValue>
</operation>

<operation id="1249" st_id="290" stage="4" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_i_i26_i = call fastcc float @"generic_tanh<float>"(float %C_t_1_load_2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i26_i"/></StgValue>
</operation>
</state>

<state id="291" st_id="291">

<operation id="1250" st_id="291" stage="2" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_i_i25_i = call fastcc float @"generic_tanh<float>"(float %C_t_0_load_2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i25_i"/></StgValue>
</operation>

<operation id="1251" st_id="291" stage="3" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_i_i26_i = call fastcc float @"generic_tanh<float>"(float %C_t_1_load_2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i26_i"/></StgValue>
</operation>
</state>

<state id="292" st_id="292">

<operation id="1252" st_id="292" stage="1" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_i_i25_i = call fastcc float @"generic_tanh<float>"(float %C_t_0_load_2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i25_i"/></StgValue>
</operation>

<operation id="1253" st_id="292" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %vec_tmp_0_addr_2 = getelementptr [16 x float]* %vec_tmp_0, i64 0, i64 %newIndex41_i

]]></Node>
<StgValue><ssdm name="vec_tmp_0_addr_2"/></StgValue>
</operation>

<operation id="1254" st_id="292" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:8  store float %tmp_i_i25_i, float* %vec_tmp_0_addr_2, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1255" st_id="292" stage="2" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_i_i26_i = call fastcc float @"generic_tanh<float>"(float %C_t_1_load_2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i26_i"/></StgValue>
</operation>
</state>

<state id="293" st_id="293">

<operation id="1256" st_id="293" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_42_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7)

]]></Node>
<StgValue><ssdm name="tmp_42_i"/></StgValue>
</operation>

<operation id="1257" st_id="293" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1258" st_id="293" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:9  %empty_80 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_42_i)

]]></Node>
<StgValue><ssdm name="empty_80"/></StgValue>
</operation>

<operation id="1259" st_id="293" stage="1" lat="59">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_i_i26_i = call fastcc float @"generic_tanh<float>"(float %C_t_1_load_2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i26_i"/></StgValue>
</operation>

<operation id="1260" st_id="293" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %vec_tmp_1_addr_2 = getelementptr [16 x float]* %vec_tmp_1, i64 0, i64 %newIndex41_i

]]></Node>
<StgValue><ssdm name="vec_tmp_1_addr_2"/></StgValue>
</operation>

<operation id="1261" st_id="293" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:14  store float %tmp_i_i26_i, float* %vec_tmp_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1262" st_id="293" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="0" op_0_bw="0">
<![CDATA[
:16  br label %geva.exit21.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="294" st_id="294">

<operation id="1263" st_id="294" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="0" op_0_bw="0">
<![CDATA[
tanh.exit60.i.preheader:0  br label %tanh.exit60.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="295" st_id="295">

<operation id="1264" st_id="295" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
tanh.exit60.i:0  %i_0_i13_i = phi i6 [ %i_15_1_i, %23 ], [ 0, %tanh.exit60.i.preheader ]

]]></Node>
<StgValue><ssdm name="i_0_i13_i"/></StgValue>
</operation>

<operation id="1265" st_id="295" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
tanh.exit60.i:1  %empty_81 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_81"/></StgValue>
</operation>

<operation id="1266" st_id="295" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
tanh.exit60.i:2  %exitcond_i8_i = icmp eq i6 %i_0_i13_i, -32

]]></Node>
<StgValue><ssdm name="exitcond_i8_i"/></StgValue>
</operation>

<operation id="1267" st_id="295" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
tanh.exit60.i:3  br i1 %exitcond_i8_i, label %.preheader.i.loopexit, label %23

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1268" st_id="295" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i8_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="5" op_0_bw="5" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %newIndex42_i = call i5 @_ssdm_op_PartSelect.i5.i6.i32.i32(i6 %i_0_i13_i, i32 1, i32 5)

]]></Node>
<StgValue><ssdm name="newIndex42_i"/></StgValue>
</operation>

<operation id="1269" st_id="295" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i8_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="64" op_0_bw="5">
<![CDATA[
:3  %newIndex43_i = zext i5 %newIndex42_i to i64

]]></Node>
<StgValue><ssdm name="newIndex43_i"/></StgValue>
</operation>

<operation id="1270" st_id="295" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i8_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %gate_o_0_addr_3 = getelementptr [16 x float]* %gate_o_0, i64 0, i64 %newIndex43_i

]]></Node>
<StgValue><ssdm name="gate_o_0_addr_3"/></StgValue>
</operation>

<operation id="1271" st_id="295" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i8_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="32" op_0_bw="4">
<![CDATA[
:5  %gate_o_0_load_2 = load float* %gate_o_0_addr_3, align 8

]]></Node>
<StgValue><ssdm name="gate_o_0_load_2"/></StgValue>
</operation>

<operation id="1272" st_id="295" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i8_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %vec_tmp_0_addr_3 = getelementptr [16 x float]* %vec_tmp_0, i64 0, i64 %newIndex43_i

]]></Node>
<StgValue><ssdm name="vec_tmp_0_addr_3"/></StgValue>
</operation>

<operation id="1273" st_id="295" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i8_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="32" op_0_bw="4">
<![CDATA[
:7  %vec_tmp_0_load_1 = load float* %vec_tmp_0_addr_3, align 8

]]></Node>
<StgValue><ssdm name="vec_tmp_0_load_1"/></StgValue>
</operation>

<operation id="1274" st_id="295" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i8_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %gate_o_1_addr_3 = getelementptr [16 x float]* %gate_o_1, i64 0, i64 %newIndex43_i

]]></Node>
<StgValue><ssdm name="gate_o_1_addr_3"/></StgValue>
</operation>

<operation id="1275" st_id="295" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i8_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="32" op_0_bw="4">
<![CDATA[
:13  %gate_o_1_load_2 = load float* %gate_o_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="gate_o_1_load_2"/></StgValue>
</operation>

<operation id="1276" st_id="295" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i8_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %vec_tmp_1_addr_3 = getelementptr [16 x float]* %vec_tmp_1, i64 0, i64 %newIndex43_i

]]></Node>
<StgValue><ssdm name="vec_tmp_1_addr_3"/></StgValue>
</operation>

<operation id="1277" st_id="295" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i8_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="32" op_0_bw="4">
<![CDATA[
:15  %vec_tmp_1_load_1 = load float* %vec_tmp_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="vec_tmp_1_load_1"/></StgValue>
</operation>

<operation id="1278" st_id="295" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i8_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:19  %i_15_1_i = add i6 %i_0_i13_i, 2

]]></Node>
<StgValue><ssdm name="i_15_1_i"/></StgValue>
</operation>
</state>

<state id="296" st_id="296">

<operation id="1279" st_id="296" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i8_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="32" op_0_bw="4">
<![CDATA[
:5  %gate_o_0_load_2 = load float* %gate_o_0_addr_3, align 8

]]></Node>
<StgValue><ssdm name="gate_o_0_load_2"/></StgValue>
</operation>

<operation id="1280" st_id="296" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i8_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="32" op_0_bw="4">
<![CDATA[
:7  %vec_tmp_0_load_1 = load float* %vec_tmp_0_addr_3, align 8

]]></Node>
<StgValue><ssdm name="vec_tmp_0_load_1"/></StgValue>
</operation>

<operation id="1281" st_id="296" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i8_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_67_i = fmul float %gate_o_0_load_2, %vec_tmp_0_load_1

]]></Node>
<StgValue><ssdm name="tmp_67_i"/></StgValue>
</operation>

<operation id="1282" st_id="296" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i8_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="32" op_0_bw="4">
<![CDATA[
:13  %gate_o_1_load_2 = load float* %gate_o_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="gate_o_1_load_2"/></StgValue>
</operation>

<operation id="1283" st_id="296" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i8_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="32" op_0_bw="4">
<![CDATA[
:15  %vec_tmp_1_load_1 = load float* %vec_tmp_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="vec_tmp_1_load_1"/></StgValue>
</operation>

<operation id="1284" st_id="296" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i8_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_67_1_i = fmul float %gate_o_1_load_2, %vec_tmp_1_load_1

]]></Node>
<StgValue><ssdm name="tmp_67_1_i"/></StgValue>
</operation>
</state>

<state id="297" st_id="297">

<operation id="1285" st_id="297" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i8_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_67_i = fmul float %gate_o_0_load_2, %vec_tmp_0_load_1

]]></Node>
<StgValue><ssdm name="tmp_67_i"/></StgValue>
</operation>

<operation id="1286" st_id="297" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i8_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_67_1_i = fmul float %gate_o_1_load_2, %vec_tmp_1_load_1

]]></Node>
<StgValue><ssdm name="tmp_67_1_i"/></StgValue>
</operation>
</state>

<state id="298" st_id="298">

<operation id="1287" st_id="298" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i8_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_67_i = fmul float %gate_o_0_load_2, %vec_tmp_0_load_1

]]></Node>
<StgValue><ssdm name="tmp_67_i"/></StgValue>
</operation>

<operation id="1288" st_id="298" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i8_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_67_1_i = fmul float %gate_o_1_load_2, %vec_tmp_1_load_1

]]></Node>
<StgValue><ssdm name="tmp_67_1_i"/></StgValue>
</operation>
</state>

<state id="299" st_id="299">

<operation id="1289" st_id="299" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i8_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_43_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)

]]></Node>
<StgValue><ssdm name="tmp_43_i"/></StgValue>
</operation>

<operation id="1290" st_id="299" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i8_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1291" st_id="299" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i8_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_67_i = fmul float %gate_o_0_load_2, %vec_tmp_0_load_1

]]></Node>
<StgValue><ssdm name="tmp_67_i"/></StgValue>
</operation>

<operation id="1292" st_id="299" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i8_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %h_t_0_addr_2 = getelementptr [16 x float]* %h_t_0, i64 0, i64 %newIndex43_i

]]></Node>
<StgValue><ssdm name="h_t_0_addr_2"/></StgValue>
</operation>

<operation id="1293" st_id="299" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i8_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:10  store float %tmp_67_i, float* %h_t_0_addr_2, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1294" st_id="299" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i8_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:11  %empty_82 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_43_i)

]]></Node>
<StgValue><ssdm name="empty_82"/></StgValue>
</operation>

<operation id="1295" st_id="299" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i8_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_67_1_i = fmul float %gate_o_1_load_2, %vec_tmp_1_load_1

]]></Node>
<StgValue><ssdm name="tmp_67_1_i"/></StgValue>
</operation>

<operation id="1296" st_id="299" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i8_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %h_t_1_addr_2 = getelementptr [16 x float]* %h_t_1, i64 0, i64 %newIndex43_i

]]></Node>
<StgValue><ssdm name="h_t_1_addr_2"/></StgValue>
</operation>

<operation id="1297" st_id="299" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i8_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:18  store float %tmp_67_1_i, float* %h_t_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1298" st_id="299" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i8_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="0" op_0_bw="0">
<![CDATA[
:20  br label %tanh.exit60.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="300" st_id="300">

<operation id="1299" st_id="300" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="0" op_0_bw="0">
<![CDATA[
.preheader.i.loopexit:0  br label %.preheader.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="301" st_id="301">

<operation id="1300" st_id="301" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
.exit:0  %call_ret_i = call fastcc { float, float } @gemvm_out([16 x float]* %h_t_0, [16 x float]* %h_t_1)

]]></Node>
<StgValue><ssdm name="call_ret_i"/></StgValue>
</operation>

<operation id="1301" st_id="301" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="32" op_0_bw="64">
<![CDATA[
.exit:1  %res_loc_i = extractvalue { float, float } %call_ret_i, 0

]]></Node>
<StgValue><ssdm name="res_loc_i"/></StgValue>
</operation>

<operation id="1302" st_id="301" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="32" op_0_bw="64">
<![CDATA[
.exit:2  %res1_loc_i = extractvalue { float, float } %call_ret_i, 1

]]></Node>
<StgValue><ssdm name="res1_loc_i"/></StgValue>
</operation>

<operation id="1303" st_id="301" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.exit:3  %res_0_dc = fadd float %res_loc_i, 0xBFD0958540000000

]]></Node>
<StgValue><ssdm name="res_0_dc"/></StgValue>
</operation>

<operation id="1304" st_id="301" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.exit:4  %res_1_dc = fadd float %res1_loc_i, 0x3FD52A6F40000000

]]></Node>
<StgValue><ssdm name="res_1_dc"/></StgValue>
</operation>
</state>

<state id="302" st_id="302">

<operation id="1305" st_id="302" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.exit:3  %res_0_dc = fadd float %res_loc_i, 0xBFD0958540000000

]]></Node>
<StgValue><ssdm name="res_0_dc"/></StgValue>
</operation>

<operation id="1306" st_id="302" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.exit:4  %res_1_dc = fadd float %res1_loc_i, 0x3FD52A6F40000000

]]></Node>
<StgValue><ssdm name="res_1_dc"/></StgValue>
</operation>
</state>

<state id="303" st_id="303">

<operation id="1307" st_id="303" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.exit:3  %res_0_dc = fadd float %res_loc_i, 0xBFD0958540000000

]]></Node>
<StgValue><ssdm name="res_0_dc"/></StgValue>
</operation>

<operation id="1308" st_id="303" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.exit:4  %res_1_dc = fadd float %res1_loc_i, 0x3FD52A6F40000000

]]></Node>
<StgValue><ssdm name="res_1_dc"/></StgValue>
</operation>
</state>

<state id="304" st_id="304">

<operation id="1309" st_id="304" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.exit:3  %res_0_dc = fadd float %res_loc_i, 0xBFD0958540000000

]]></Node>
<StgValue><ssdm name="res_0_dc"/></StgValue>
</operation>

<operation id="1310" st_id="304" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.exit:4  %res_1_dc = fadd float %res1_loc_i, 0x3FD52A6F40000000

]]></Node>
<StgValue><ssdm name="res_1_dc"/></StgValue>
</operation>
</state>

<state id="305" st_id="305">

<operation id="1311" st_id="305" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.exit:3  %res_0_dc = fadd float %res_loc_i, 0xBFD0958540000000

]]></Node>
<StgValue><ssdm name="res_0_dc"/></StgValue>
</operation>

<operation id="1312" st_id="305" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.exit:4  %res_1_dc = fadd float %res1_loc_i, 0x3FD52A6F40000000

]]></Node>
<StgValue><ssdm name="res_1_dc"/></StgValue>
</operation>
</state>

<state id="306" st_id="306">

<operation id="1313" st_id="306" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.exit:5  call void (...)* @_ssdm_op_SpecInterface(float* %res_0_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1314" st_id="306" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.exit:6  call void @_ssdm_op_Write.ap_fifo.floatP(float* %res_0_out, float %res_0_dc)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1315" st_id="306" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.exit:7  call void (...)* @_ssdm_op_SpecInterface(float* %res_1_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1316" st_id="306" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.exit:8  call void @_ssdm_op_Write.ap_fifo.floatP(float* %res_1_out, float %res_1_dc)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1317" st_id="306" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="0">
<![CDATA[
.exit:9  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
