lbl_804B6360:
/* 804B6360  38 00 00 0D */	li r0, 0xd
/* 804B6364  54 E4 04 3E */	clrlwi r4, r7, 0x10
/* 804B6368  38 A0 00 00 */	li r5, 0
/* 804B636C  7C 09 03 A6 */	mtctr r0
lbl_804B6370:
/* 804B6370  A0 03 00 1A */	lhz r0, 0x1a(r3)
/* 804B6374  7C 04 00 40 */	cmplw r4, r0
/* 804B6378  40 82 00 44 */	bne lbl_804B63BC
/* 804B637C  C0 26 00 00 */	lfs f1, 0(r6)
/* 804B6380  C0 03 00 00 */	lfs f0, 0(r3)
/* 804B6384  FC 01 00 00 */	fcmpu cr0, f1, f0
/* 804B6388  40 82 00 34 */	bne lbl_804B63BC
/* 804B638C  C0 26 00 04 */	lfs f1, 4(r6)
/* 804B6390  C0 03 00 04 */	lfs f0, 4(r3)
/* 804B6394  FC 01 00 00 */	fcmpu cr0, f1, f0
/* 804B6398  40 82 00 24 */	bne lbl_804B63BC
/* 804B639C  C0 26 00 08 */	lfs f1, 8(r6)
/* 804B63A0  C0 03 00 08 */	lfs f0, 8(r3)
/* 804B63A4  FC 01 00 00 */	fcmpu cr0, f1, f0
/* 804B63A8  40 82 00 14 */	bne lbl_804B63BC
/* 804B63AC  38 00 00 00 */	li r0, 0
/* 804B63B0  38 A0 00 01 */	li r5, 1
/* 804B63B4  B0 03 00 10 */	sth r0, 0x10(r3)
/* 804B63B8  48 00 00 0C */	b lbl_804B63C4
lbl_804B63BC:
/* 804B63BC  38 63 00 1C */	addi r3, r3, 0x1c
/* 804B63C0  42 00 FF B0 */	bdnz lbl_804B6370
lbl_804B63C4:
/* 804B63C4  7C A3 2B 78 */	mr r3, r5
/* 804B63C8  4E 80 00 20 */	blr 
