// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
// Date        : Sat Dec  7 23:12:10 2019
// Host        : DESKTOP-KOEBDED running 64-bit major release  (build 9200)
// Command     : write_verilog -mode timesim -nolib -sdf_anno true -force -file {C:/Users/zhang/Documents/Computer
//               Architecture/ComputerArch2019/RISCV_CPU/RISCV_CPU.sim/real_testbench/synth/timing/xsim/testbench_time_synth.v}
// Design      : riscv_top
// Purpose     : This verilog netlist is a timing simulation representation of the design and should not be modified or
//               synthesized. Please ensure that this netlist is used with the corresponding SDF file.
// Device      : xc7a35tcpg236-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps
`define XIL_TIMING

module RAM256X1S_UNIQ_BASE_
   (O,
    A,
    D,
    WCLK,
    WE);
  output O;
  input [7:0]A;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire A6;
  wire A7;
  wire D;
  wire O;
  wire O0;
  wire O1;
  wire OA;
  wire OB;
  wire OC;
  wire OD;
  wire WCLK;
  wire WE;

  assign A0 = A[0];
  assign A1 = A[1];
  assign A2 = A[2];
  assign A3 = A[3];
  assign A4 = A[4];
  assign A5 = A[5];
  assign A6 = A[6];
  assign A7 = A[7];
  MUXF7 \F7.A 
       (.I0(OB),
        .I1(OA),
        .O(O1),
        .S(A6));
  MUXF7 \F7.B 
       (.I0(OD),
        .I1(OC),
        .O(O0),
        .S(A6));
  MUXF8 F8
       (.I0(O0),
        .I1(O1),
        .O(O),
        .S(A7));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMS64E_A
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OA),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b10)) 
    RAMS64E_B
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OB),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b01)) 
    RAMS64E_C
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OC),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b00)) 
    RAMS64E_D
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OD),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
endmodule

module RAM256X1S_HD496
   (O,
    A,
    D,
    WCLK,
    WE);
  output O;
  input [7:0]A;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire A6;
  wire A7;
  wire D;
  wire O;
  wire O0;
  wire O1;
  wire OA;
  wire OB;
  wire OC;
  wire OD;
  wire WCLK;
  wire WE;

  assign A0 = A[0];
  assign A1 = A[1];
  assign A2 = A[2];
  assign A3 = A[3];
  assign A4 = A[4];
  assign A5 = A[5];
  assign A6 = A[6];
  assign A7 = A[7];
  MUXF7 \F7.A 
       (.I0(OB),
        .I1(OA),
        .O(O1),
        .S(A6));
  MUXF7 \F7.B 
       (.I0(OD),
        .I1(OC),
        .O(O0),
        .S(A6));
  MUXF8 F8
       (.I0(O0),
        .I1(O1),
        .O(O),
        .S(A7));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMS64E_A
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OA),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b10)) 
    RAMS64E_B
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OB),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b01)) 
    RAMS64E_C
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OC),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b00)) 
    RAMS64E_D
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OD),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
endmodule

module RAM256X1S_HD497
   (O,
    A,
    D,
    WCLK,
    WE);
  output O;
  input [7:0]A;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire A6;
  wire A7;
  wire D;
  wire O;
  wire O0;
  wire O1;
  wire OA;
  wire OB;
  wire OC;
  wire OD;
  wire WCLK;
  wire WE;

  assign A0 = A[0];
  assign A1 = A[1];
  assign A2 = A[2];
  assign A3 = A[3];
  assign A4 = A[4];
  assign A5 = A[5];
  assign A6 = A[6];
  assign A7 = A[7];
  MUXF7 \F7.A 
       (.I0(OB),
        .I1(OA),
        .O(O1),
        .S(A6));
  MUXF7 \F7.B 
       (.I0(OD),
        .I1(OC),
        .O(O0),
        .S(A6));
  MUXF8 F8
       (.I0(O0),
        .I1(O1),
        .O(O),
        .S(A7));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMS64E_A
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OA),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b10)) 
    RAMS64E_B
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OB),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b01)) 
    RAMS64E_C
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OC),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b00)) 
    RAMS64E_D
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OD),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
endmodule

module RAM256X1S_HD498
   (O,
    A,
    D,
    WCLK,
    WE);
  output O;
  input [7:0]A;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire A6;
  wire A7;
  wire D;
  wire O;
  wire O0;
  wire O1;
  wire OA;
  wire OB;
  wire OC;
  wire OD;
  wire WCLK;
  wire WE;

  assign A0 = A[0];
  assign A1 = A[1];
  assign A2 = A[2];
  assign A3 = A[3];
  assign A4 = A[4];
  assign A5 = A[5];
  assign A6 = A[6];
  assign A7 = A[7];
  MUXF7 \F7.A 
       (.I0(OB),
        .I1(OA),
        .O(O1),
        .S(A6));
  MUXF7 \F7.B 
       (.I0(OD),
        .I1(OC),
        .O(O0),
        .S(A6));
  MUXF8 F8
       (.I0(O0),
        .I1(O1),
        .O(O),
        .S(A7));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMS64E_A
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OA),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b10)) 
    RAMS64E_B
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OB),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b01)) 
    RAMS64E_C
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OC),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b00)) 
    RAMS64E_D
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OD),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
endmodule

module RAM256X1S_HD499
   (O,
    A,
    D,
    WCLK,
    WE);
  output O;
  input [7:0]A;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire A6;
  wire A7;
  wire D;
  wire O;
  wire O0;
  wire O1;
  wire OA;
  wire OB;
  wire OC;
  wire OD;
  wire WCLK;
  wire WE;

  assign A0 = A[0];
  assign A1 = A[1];
  assign A2 = A[2];
  assign A3 = A[3];
  assign A4 = A[4];
  assign A5 = A[5];
  assign A6 = A[6];
  assign A7 = A[7];
  MUXF7 \F7.A 
       (.I0(OB),
        .I1(OA),
        .O(O1),
        .S(A6));
  MUXF7 \F7.B 
       (.I0(OD),
        .I1(OC),
        .O(O0),
        .S(A6));
  MUXF8 F8
       (.I0(O0),
        .I1(O1),
        .O(O),
        .S(A7));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMS64E_A
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OA),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b10)) 
    RAMS64E_B
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OB),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b01)) 
    RAMS64E_C
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OC),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b00)) 
    RAMS64E_D
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OD),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
endmodule

module RAM256X1S_HD500
   (O,
    A,
    D,
    WCLK,
    WE);
  output O;
  input [7:0]A;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire A6;
  wire A7;
  wire D;
  wire O;
  wire O0;
  wire O1;
  wire OA;
  wire OB;
  wire OC;
  wire OD;
  wire WCLK;
  wire WE;

  assign A0 = A[0];
  assign A1 = A[1];
  assign A2 = A[2];
  assign A3 = A[3];
  assign A4 = A[4];
  assign A5 = A[5];
  assign A6 = A[6];
  assign A7 = A[7];
  MUXF7 \F7.A 
       (.I0(OB),
        .I1(OA),
        .O(O1),
        .S(A6));
  MUXF7 \F7.B 
       (.I0(OD),
        .I1(OC),
        .O(O0),
        .S(A6));
  MUXF8 F8
       (.I0(O0),
        .I1(O1),
        .O(O),
        .S(A7));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMS64E_A
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OA),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b10)) 
    RAMS64E_B
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OB),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b01)) 
    RAMS64E_C
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OC),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b00)) 
    RAMS64E_D
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OD),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
endmodule

module RAM256X1S_HD501
   (O,
    A,
    D,
    WCLK,
    WE);
  output O;
  input [7:0]A;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire A6;
  wire A7;
  wire D;
  wire O;
  wire O0;
  wire O1;
  wire OA;
  wire OB;
  wire OC;
  wire OD;
  wire WCLK;
  wire WE;

  assign A0 = A[0];
  assign A1 = A[1];
  assign A2 = A[2];
  assign A3 = A[3];
  assign A4 = A[4];
  assign A5 = A[5];
  assign A6 = A[6];
  assign A7 = A[7];
  MUXF7 \F7.A 
       (.I0(OB),
        .I1(OA),
        .O(O1),
        .S(A6));
  MUXF7 \F7.B 
       (.I0(OD),
        .I1(OC),
        .O(O0),
        .S(A6));
  MUXF8 F8
       (.I0(O0),
        .I1(O1),
        .O(O),
        .S(A7));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMS64E_A
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OA),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b10)) 
    RAMS64E_B
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OB),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b01)) 
    RAMS64E_C
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OC),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b00)) 
    RAMS64E_D
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OD),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
endmodule

module RAM256X1S_HD502
   (O,
    A,
    D,
    WCLK,
    WE);
  output O;
  input [7:0]A;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire A6;
  wire A7;
  wire D;
  wire O;
  wire O0;
  wire O1;
  wire OA;
  wire OB;
  wire OC;
  wire OD;
  wire WCLK;
  wire WE;

  assign A0 = A[0];
  assign A1 = A[1];
  assign A2 = A[2];
  assign A3 = A[3];
  assign A4 = A[4];
  assign A5 = A[5];
  assign A6 = A[6];
  assign A7 = A[7];
  MUXF7 \F7.A 
       (.I0(OB),
        .I1(OA),
        .O(O1),
        .S(A6));
  MUXF7 \F7.B 
       (.I0(OD),
        .I1(OC),
        .O(O0),
        .S(A6));
  MUXF8 F8
       (.I0(O0),
        .I1(O1),
        .O(O),
        .S(A7));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMS64E_A
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OA),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b10)) 
    RAMS64E_B
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OB),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b01)) 
    RAMS64E_C
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OC),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b00)) 
    RAMS64E_D
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OD),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
endmodule

module RAM256X1S_HD503
   (O,
    A,
    D,
    WCLK,
    WE);
  output O;
  input [7:0]A;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire A6;
  wire A7;
  wire D;
  wire O;
  wire O0;
  wire O1;
  wire OA;
  wire OB;
  wire OC;
  wire OD;
  wire WCLK;
  wire WE;

  assign A0 = A[0];
  assign A1 = A[1];
  assign A2 = A[2];
  assign A3 = A[3];
  assign A4 = A[4];
  assign A5 = A[5];
  assign A6 = A[6];
  assign A7 = A[7];
  MUXF7 \F7.A 
       (.I0(OB),
        .I1(OA),
        .O(O1),
        .S(A6));
  MUXF7 \F7.B 
       (.I0(OD),
        .I1(OC),
        .O(O0),
        .S(A6));
  MUXF8 F8
       (.I0(O0),
        .I1(O1),
        .O(O),
        .S(A7));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMS64E_A
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OA),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b10)) 
    RAMS64E_B
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OB),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b01)) 
    RAMS64E_C
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OC),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b00)) 
    RAMS64E_D
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OD),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
endmodule

module RAM256X1S_HD504
   (O,
    A,
    D,
    WCLK,
    WE);
  output O;
  input [7:0]A;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire A6;
  wire A7;
  wire D;
  wire O;
  wire O0;
  wire O1;
  wire OA;
  wire OB;
  wire OC;
  wire OD;
  wire WCLK;
  wire WE;

  assign A0 = A[0];
  assign A1 = A[1];
  assign A2 = A[2];
  assign A3 = A[3];
  assign A4 = A[4];
  assign A5 = A[5];
  assign A6 = A[6];
  assign A7 = A[7];
  MUXF7 \F7.A 
       (.I0(OB),
        .I1(OA),
        .O(O1),
        .S(A6));
  MUXF7 \F7.B 
       (.I0(OD),
        .I1(OC),
        .O(O0),
        .S(A6));
  MUXF8 F8
       (.I0(O0),
        .I1(O1),
        .O(O),
        .S(A7));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMS64E_A
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OA),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b10)) 
    RAMS64E_B
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OB),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b01)) 
    RAMS64E_C
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OC),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b00)) 
    RAMS64E_D
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OD),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
endmodule

module RAM256X1S_HD505
   (O,
    A,
    D,
    WCLK,
    WE);
  output O;
  input [7:0]A;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire A6;
  wire A7;
  wire D;
  wire O;
  wire O0;
  wire O1;
  wire OA;
  wire OB;
  wire OC;
  wire OD;
  wire WCLK;
  wire WE;

  assign A0 = A[0];
  assign A1 = A[1];
  assign A2 = A[2];
  assign A3 = A[3];
  assign A4 = A[4];
  assign A5 = A[5];
  assign A6 = A[6];
  assign A7 = A[7];
  MUXF7 \F7.A 
       (.I0(OB),
        .I1(OA),
        .O(O1),
        .S(A6));
  MUXF7 \F7.B 
       (.I0(OD),
        .I1(OC),
        .O(O0),
        .S(A6));
  MUXF8 F8
       (.I0(O0),
        .I1(O1),
        .O(O),
        .S(A7));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMS64E_A
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OA),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b10)) 
    RAMS64E_B
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OB),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b01)) 
    RAMS64E_C
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OC),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b00)) 
    RAMS64E_D
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OD),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
endmodule

module RAM256X1S_HD506
   (O,
    A,
    D,
    WCLK,
    WE);
  output O;
  input [7:0]A;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire A6;
  wire A7;
  wire D;
  wire O;
  wire O0;
  wire O1;
  wire OA;
  wire OB;
  wire OC;
  wire OD;
  wire WCLK;
  wire WE;

  assign A0 = A[0];
  assign A1 = A[1];
  assign A2 = A[2];
  assign A3 = A[3];
  assign A4 = A[4];
  assign A5 = A[5];
  assign A6 = A[6];
  assign A7 = A[7];
  MUXF7 \F7.A 
       (.I0(OB),
        .I1(OA),
        .O(O1),
        .S(A6));
  MUXF7 \F7.B 
       (.I0(OD),
        .I1(OC),
        .O(O0),
        .S(A6));
  MUXF8 F8
       (.I0(O0),
        .I1(O1),
        .O(O),
        .S(A7));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMS64E_A
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OA),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b10)) 
    RAMS64E_B
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OB),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b01)) 
    RAMS64E_C
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OC),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b00)) 
    RAMS64E_D
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OD),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
endmodule

module RAM256X1S_HD507
   (O,
    A,
    D,
    WCLK,
    WE);
  output O;
  input [7:0]A;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire A6;
  wire A7;
  wire D;
  wire O;
  wire O0;
  wire O1;
  wire OA;
  wire OB;
  wire OC;
  wire OD;
  wire WCLK;
  wire WE;

  assign A0 = A[0];
  assign A1 = A[1];
  assign A2 = A[2];
  assign A3 = A[3];
  assign A4 = A[4];
  assign A5 = A[5];
  assign A6 = A[6];
  assign A7 = A[7];
  MUXF7 \F7.A 
       (.I0(OB),
        .I1(OA),
        .O(O1),
        .S(A6));
  MUXF7 \F7.B 
       (.I0(OD),
        .I1(OC),
        .O(O0),
        .S(A6));
  MUXF8 F8
       (.I0(O0),
        .I1(O1),
        .O(O),
        .S(A7));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMS64E_A
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OA),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b10)) 
    RAMS64E_B
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OB),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b01)) 
    RAMS64E_C
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OC),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b00)) 
    RAMS64E_D
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OD),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
endmodule

module RAM256X1S_HD508
   (O,
    A,
    D,
    WCLK,
    WE);
  output O;
  input [7:0]A;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire A6;
  wire A7;
  wire D;
  wire O;
  wire O0;
  wire O1;
  wire OA;
  wire OB;
  wire OC;
  wire OD;
  wire WCLK;
  wire WE;

  assign A0 = A[0];
  assign A1 = A[1];
  assign A2 = A[2];
  assign A3 = A[3];
  assign A4 = A[4];
  assign A5 = A[5];
  assign A6 = A[6];
  assign A7 = A[7];
  MUXF7 \F7.A 
       (.I0(OB),
        .I1(OA),
        .O(O1),
        .S(A6));
  MUXF7 \F7.B 
       (.I0(OD),
        .I1(OC),
        .O(O0),
        .S(A6));
  MUXF8 F8
       (.I0(O0),
        .I1(O1),
        .O(O),
        .S(A7));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMS64E_A
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OA),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b10)) 
    RAMS64E_B
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OB),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b01)) 
    RAMS64E_C
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OC),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b00)) 
    RAMS64E_D
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OD),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
endmodule

module RAM256X1S_HD509
   (O,
    A,
    D,
    WCLK,
    WE);
  output O;
  input [7:0]A;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire A6;
  wire A7;
  wire D;
  wire O;
  wire O0;
  wire O1;
  wire OA;
  wire OB;
  wire OC;
  wire OD;
  wire WCLK;
  wire WE;

  assign A0 = A[0];
  assign A1 = A[1];
  assign A2 = A[2];
  assign A3 = A[3];
  assign A4 = A[4];
  assign A5 = A[5];
  assign A6 = A[6];
  assign A7 = A[7];
  MUXF7 \F7.A 
       (.I0(OB),
        .I1(OA),
        .O(O1),
        .S(A6));
  MUXF7 \F7.B 
       (.I0(OD),
        .I1(OC),
        .O(O0),
        .S(A6));
  MUXF8 F8
       (.I0(O0),
        .I1(O1),
        .O(O),
        .S(A7));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMS64E_A
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OA),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b10)) 
    RAMS64E_B
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OB),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b01)) 
    RAMS64E_C
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OC),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b00)) 
    RAMS64E_D
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OD),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
endmodule

module RAM256X1S_HD510
   (O,
    A,
    D,
    WCLK,
    WE);
  output O;
  input [7:0]A;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire A6;
  wire A7;
  wire D;
  wire O;
  wire O0;
  wire O1;
  wire OA;
  wire OB;
  wire OC;
  wire OD;
  wire WCLK;
  wire WE;

  assign A0 = A[0];
  assign A1 = A[1];
  assign A2 = A[2];
  assign A3 = A[3];
  assign A4 = A[4];
  assign A5 = A[5];
  assign A6 = A[6];
  assign A7 = A[7];
  MUXF7 \F7.A 
       (.I0(OB),
        .I1(OA),
        .O(O1),
        .S(A6));
  MUXF7 \F7.B 
       (.I0(OD),
        .I1(OC),
        .O(O0),
        .S(A6));
  MUXF8 F8
       (.I0(O0),
        .I1(O1),
        .O(O),
        .S(A7));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMS64E_A
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OA),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b10)) 
    RAMS64E_B
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OB),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b01)) 
    RAMS64E_C
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OC),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b00)) 
    RAMS64E_D
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OD),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
endmodule

module RAM256X1S_HD511
   (O,
    A,
    D,
    WCLK,
    WE);
  output O;
  input [7:0]A;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire A6;
  wire A7;
  wire D;
  wire O;
  wire O0;
  wire O1;
  wire OA;
  wire OB;
  wire OC;
  wire OD;
  wire WCLK;
  wire WE;

  assign A0 = A[0];
  assign A1 = A[1];
  assign A2 = A[2];
  assign A3 = A[3];
  assign A4 = A[4];
  assign A5 = A[5];
  assign A6 = A[6];
  assign A7 = A[7];
  MUXF7 \F7.A 
       (.I0(OB),
        .I1(OA),
        .O(O1),
        .S(A6));
  MUXF7 \F7.B 
       (.I0(OD),
        .I1(OC),
        .O(O0),
        .S(A6));
  MUXF8 F8
       (.I0(O0),
        .I1(O1),
        .O(O),
        .S(A7));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMS64E_A
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OA),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b10)) 
    RAMS64E_B
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OB),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b01)) 
    RAMS64E_C
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OC),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b00)) 
    RAMS64E_D
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OD),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
endmodule

module RAM256X1S_HD512
   (O,
    A,
    D,
    WCLK,
    WE);
  output O;
  input [7:0]A;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire A6;
  wire A7;
  wire D;
  wire O;
  wire O0;
  wire O1;
  wire OA;
  wire OB;
  wire OC;
  wire OD;
  wire WCLK;
  wire WE;

  assign A0 = A[0];
  assign A1 = A[1];
  assign A2 = A[2];
  assign A3 = A[3];
  assign A4 = A[4];
  assign A5 = A[5];
  assign A6 = A[6];
  assign A7 = A[7];
  MUXF7 \F7.A 
       (.I0(OB),
        .I1(OA),
        .O(O1),
        .S(A6));
  MUXF7 \F7.B 
       (.I0(OD),
        .I1(OC),
        .O(O0),
        .S(A6));
  MUXF8 F8
       (.I0(O0),
        .I1(O1),
        .O(O),
        .S(A7));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMS64E_A
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OA),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b10)) 
    RAMS64E_B
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OB),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b01)) 
    RAMS64E_C
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OC),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b00)) 
    RAMS64E_D
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OD),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
endmodule

module RAM256X1S_HD513
   (O,
    A,
    D,
    WCLK,
    WE);
  output O;
  input [7:0]A;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire A6;
  wire A7;
  wire D;
  wire O;
  wire O0;
  wire O1;
  wire OA;
  wire OB;
  wire OC;
  wire OD;
  wire WCLK;
  wire WE;

  assign A0 = A[0];
  assign A1 = A[1];
  assign A2 = A[2];
  assign A3 = A[3];
  assign A4 = A[4];
  assign A5 = A[5];
  assign A6 = A[6];
  assign A7 = A[7];
  MUXF7 \F7.A 
       (.I0(OB),
        .I1(OA),
        .O(O1),
        .S(A6));
  MUXF7 \F7.B 
       (.I0(OD),
        .I1(OC),
        .O(O0),
        .S(A6));
  MUXF8 F8
       (.I0(O0),
        .I1(O1),
        .O(O),
        .S(A7));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMS64E_A
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OA),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b10)) 
    RAMS64E_B
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OB),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b01)) 
    RAMS64E_C
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OC),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b00)) 
    RAMS64E_D
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OD),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
endmodule

module RAM256X1S_HD514
   (O,
    A,
    D,
    WCLK,
    WE);
  output O;
  input [7:0]A;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire A6;
  wire A7;
  wire D;
  wire O;
  wire O0;
  wire O1;
  wire OA;
  wire OB;
  wire OC;
  wire OD;
  wire WCLK;
  wire WE;

  assign A0 = A[0];
  assign A1 = A[1];
  assign A2 = A[2];
  assign A3 = A[3];
  assign A4 = A[4];
  assign A5 = A[5];
  assign A6 = A[6];
  assign A7 = A[7];
  MUXF7 \F7.A 
       (.I0(OB),
        .I1(OA),
        .O(O1),
        .S(A6));
  MUXF7 \F7.B 
       (.I0(OD),
        .I1(OC),
        .O(O0),
        .S(A6));
  MUXF8 F8
       (.I0(O0),
        .I1(O1),
        .O(O),
        .S(A7));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMS64E_A
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OA),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b10)) 
    RAMS64E_B
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OB),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b01)) 
    RAMS64E_C
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OC),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b00)) 
    RAMS64E_D
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OD),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
endmodule

module RAM256X1S_HD515
   (O,
    A,
    D,
    WCLK,
    WE);
  output O;
  input [7:0]A;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire A6;
  wire A7;
  wire D;
  wire O;
  wire O0;
  wire O1;
  wire OA;
  wire OB;
  wire OC;
  wire OD;
  wire WCLK;
  wire WE;

  assign A0 = A[0];
  assign A1 = A[1];
  assign A2 = A[2];
  assign A3 = A[3];
  assign A4 = A[4];
  assign A5 = A[5];
  assign A6 = A[6];
  assign A7 = A[7];
  MUXF7 \F7.A 
       (.I0(OB),
        .I1(OA),
        .O(O1),
        .S(A6));
  MUXF7 \F7.B 
       (.I0(OD),
        .I1(OC),
        .O(O0),
        .S(A6));
  MUXF8 F8
       (.I0(O0),
        .I1(O1),
        .O(O),
        .S(A7));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMS64E_A
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OA),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b10)) 
    RAMS64E_B
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OB),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b01)) 
    RAMS64E_C
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OC),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b00)) 
    RAMS64E_D
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OD),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
endmodule

module RAM256X1S_HD516
   (O,
    A,
    D,
    WCLK,
    WE);
  output O;
  input [7:0]A;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire A6;
  wire A7;
  wire D;
  wire O;
  wire O0;
  wire O1;
  wire OA;
  wire OB;
  wire OC;
  wire OD;
  wire WCLK;
  wire WE;

  assign A0 = A[0];
  assign A1 = A[1];
  assign A2 = A[2];
  assign A3 = A[3];
  assign A4 = A[4];
  assign A5 = A[5];
  assign A6 = A[6];
  assign A7 = A[7];
  MUXF7 \F7.A 
       (.I0(OB),
        .I1(OA),
        .O(O1),
        .S(A6));
  MUXF7 \F7.B 
       (.I0(OD),
        .I1(OC),
        .O(O0),
        .S(A6));
  MUXF8 F8
       (.I0(O0),
        .I1(O1),
        .O(O),
        .S(A7));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMS64E_A
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OA),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b10)) 
    RAMS64E_B
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OB),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b01)) 
    RAMS64E_C
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OC),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b00)) 
    RAMS64E_D
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OD),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
endmodule

module RAM256X1S_HD517
   (O,
    A,
    D,
    WCLK,
    WE);
  output O;
  input [7:0]A;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire A6;
  wire A7;
  wire D;
  wire O;
  wire O0;
  wire O1;
  wire OA;
  wire OB;
  wire OC;
  wire OD;
  wire WCLK;
  wire WE;

  assign A0 = A[0];
  assign A1 = A[1];
  assign A2 = A[2];
  assign A3 = A[3];
  assign A4 = A[4];
  assign A5 = A[5];
  assign A6 = A[6];
  assign A7 = A[7];
  MUXF7 \F7.A 
       (.I0(OB),
        .I1(OA),
        .O(O1),
        .S(A6));
  MUXF7 \F7.B 
       (.I0(OD),
        .I1(OC),
        .O(O0),
        .S(A6));
  MUXF8 F8
       (.I0(O0),
        .I1(O1),
        .O(O),
        .S(A7));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMS64E_A
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OA),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b10)) 
    RAMS64E_B
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OB),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b01)) 
    RAMS64E_C
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OC),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b00)) 
    RAMS64E_D
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OD),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
endmodule

module RAM256X1S_HD518
   (O,
    A,
    D,
    WCLK,
    WE);
  output O;
  input [7:0]A;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire A6;
  wire A7;
  wire D;
  wire O;
  wire O0;
  wire O1;
  wire OA;
  wire OB;
  wire OC;
  wire OD;
  wire WCLK;
  wire WE;

  assign A0 = A[0];
  assign A1 = A[1];
  assign A2 = A[2];
  assign A3 = A[3];
  assign A4 = A[4];
  assign A5 = A[5];
  assign A6 = A[6];
  assign A7 = A[7];
  MUXF7 \F7.A 
       (.I0(OB),
        .I1(OA),
        .O(O1),
        .S(A6));
  MUXF7 \F7.B 
       (.I0(OD),
        .I1(OC),
        .O(O0),
        .S(A6));
  MUXF8 F8
       (.I0(O0),
        .I1(O1),
        .O(O),
        .S(A7));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMS64E_A
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OA),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b10)) 
    RAMS64E_B
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OB),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b01)) 
    RAMS64E_C
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OC),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b00)) 
    RAMS64E_D
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OD),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
endmodule

module RAM256X1S_HD519
   (O,
    A,
    D,
    WCLK,
    WE);
  output O;
  input [7:0]A;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire A6;
  wire A7;
  wire D;
  wire O;
  wire O0;
  wire O1;
  wire OA;
  wire OB;
  wire OC;
  wire OD;
  wire WCLK;
  wire WE;

  assign A0 = A[0];
  assign A1 = A[1];
  assign A2 = A[2];
  assign A3 = A[3];
  assign A4 = A[4];
  assign A5 = A[5];
  assign A6 = A[6];
  assign A7 = A[7];
  MUXF7 \F7.A 
       (.I0(OB),
        .I1(OA),
        .O(O1),
        .S(A6));
  MUXF7 \F7.B 
       (.I0(OD),
        .I1(OC),
        .O(O0),
        .S(A6));
  MUXF8 F8
       (.I0(O0),
        .I1(O1),
        .O(O),
        .S(A7));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMS64E_A
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OA),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b10)) 
    RAMS64E_B
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OB),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b01)) 
    RAMS64E_C
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OC),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b00)) 
    RAMS64E_D
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OD),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
endmodule

module RAM256X1S_HD520
   (O,
    A,
    D,
    WCLK,
    WE);
  output O;
  input [7:0]A;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire A6;
  wire A7;
  wire D;
  wire O;
  wire O0;
  wire O1;
  wire OA;
  wire OB;
  wire OC;
  wire OD;
  wire WCLK;
  wire WE;

  assign A0 = A[0];
  assign A1 = A[1];
  assign A2 = A[2];
  assign A3 = A[3];
  assign A4 = A[4];
  assign A5 = A[5];
  assign A6 = A[6];
  assign A7 = A[7];
  MUXF7 \F7.A 
       (.I0(OB),
        .I1(OA),
        .O(O1),
        .S(A6));
  MUXF7 \F7.B 
       (.I0(OD),
        .I1(OC),
        .O(O0),
        .S(A6));
  MUXF8 F8
       (.I0(O0),
        .I1(O1),
        .O(O),
        .S(A7));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMS64E_A
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OA),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b10)) 
    RAMS64E_B
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OB),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b01)) 
    RAMS64E_C
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OC),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b00)) 
    RAMS64E_D
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OD),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
endmodule

module RAM256X1S_HD521
   (O,
    A,
    D,
    WCLK,
    WE);
  output O;
  input [7:0]A;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire A6;
  wire A7;
  wire D;
  wire O;
  wire O0;
  wire O1;
  wire OA;
  wire OB;
  wire OC;
  wire OD;
  wire WCLK;
  wire WE;

  assign A0 = A[0];
  assign A1 = A[1];
  assign A2 = A[2];
  assign A3 = A[3];
  assign A4 = A[4];
  assign A5 = A[5];
  assign A6 = A[6];
  assign A7 = A[7];
  MUXF7 \F7.A 
       (.I0(OB),
        .I1(OA),
        .O(O1),
        .S(A6));
  MUXF7 \F7.B 
       (.I0(OD),
        .I1(OC),
        .O(O0),
        .S(A6));
  MUXF8 F8
       (.I0(O0),
        .I1(O1),
        .O(O),
        .S(A7));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMS64E_A
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OA),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b10)) 
    RAMS64E_B
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OB),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b01)) 
    RAMS64E_C
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OC),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b00)) 
    RAMS64E_D
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OD),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
endmodule

module RAM256X1S_HD522
   (O,
    A,
    D,
    WCLK,
    WE);
  output O;
  input [7:0]A;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire A6;
  wire A7;
  wire D;
  wire O;
  wire O0;
  wire O1;
  wire OA;
  wire OB;
  wire OC;
  wire OD;
  wire WCLK;
  wire WE;

  assign A0 = A[0];
  assign A1 = A[1];
  assign A2 = A[2];
  assign A3 = A[3];
  assign A4 = A[4];
  assign A5 = A[5];
  assign A6 = A[6];
  assign A7 = A[7];
  MUXF7 \F7.A 
       (.I0(OB),
        .I1(OA),
        .O(O1),
        .S(A6));
  MUXF7 \F7.B 
       (.I0(OD),
        .I1(OC),
        .O(O0),
        .S(A6));
  MUXF8 F8
       (.I0(O0),
        .I1(O1),
        .O(O),
        .S(A7));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMS64E_A
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OA),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b10)) 
    RAMS64E_B
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OB),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b01)) 
    RAMS64E_C
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OC),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b00)) 
    RAMS64E_D
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OD),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
endmodule

module RAM256X1S_HD523
   (O,
    A,
    D,
    WCLK,
    WE);
  output O;
  input [7:0]A;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire A6;
  wire A7;
  wire D;
  wire O;
  wire O0;
  wire O1;
  wire OA;
  wire OB;
  wire OC;
  wire OD;
  wire WCLK;
  wire WE;

  assign A0 = A[0];
  assign A1 = A[1];
  assign A2 = A[2];
  assign A3 = A[3];
  assign A4 = A[4];
  assign A5 = A[5];
  assign A6 = A[6];
  assign A7 = A[7];
  MUXF7 \F7.A 
       (.I0(OB),
        .I1(OA),
        .O(O1),
        .S(A6));
  MUXF7 \F7.B 
       (.I0(OD),
        .I1(OC),
        .O(O0),
        .S(A6));
  MUXF8 F8
       (.I0(O0),
        .I1(O1),
        .O(O),
        .S(A7));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMS64E_A
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OA),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b10)) 
    RAMS64E_B
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OB),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b01)) 
    RAMS64E_C
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OC),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b00)) 
    RAMS64E_D
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OD),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
endmodule

module RAM256X1S_HD524
   (O,
    A,
    D,
    WCLK,
    WE);
  output O;
  input [7:0]A;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire A6;
  wire A7;
  wire D;
  wire O;
  wire O0;
  wire O1;
  wire OA;
  wire OB;
  wire OC;
  wire OD;
  wire WCLK;
  wire WE;

  assign A0 = A[0];
  assign A1 = A[1];
  assign A2 = A[2];
  assign A3 = A[3];
  assign A4 = A[4];
  assign A5 = A[5];
  assign A6 = A[6];
  assign A7 = A[7];
  MUXF7 \F7.A 
       (.I0(OB),
        .I1(OA),
        .O(O1),
        .S(A6));
  MUXF7 \F7.B 
       (.I0(OD),
        .I1(OC),
        .O(O0),
        .S(A6));
  MUXF8 F8
       (.I0(O0),
        .I1(O1),
        .O(O),
        .S(A7));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMS64E_A
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OA),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b10)) 
    RAMS64E_B
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OB),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b01)) 
    RAMS64E_C
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OC),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b00)) 
    RAMS64E_D
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OD),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
endmodule

module RAM256X1S_HD525
   (O,
    A,
    D,
    WCLK,
    WE);
  output O;
  input [7:0]A;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire A6;
  wire A7;
  wire D;
  wire O;
  wire O0;
  wire O1;
  wire OA;
  wire OB;
  wire OC;
  wire OD;
  wire WCLK;
  wire WE;

  assign A0 = A[0];
  assign A1 = A[1];
  assign A2 = A[2];
  assign A3 = A[3];
  assign A4 = A[4];
  assign A5 = A[5];
  assign A6 = A[6];
  assign A7 = A[7];
  MUXF7 \F7.A 
       (.I0(OB),
        .I1(OA),
        .O(O1),
        .S(A6));
  MUXF7 \F7.B 
       (.I0(OD),
        .I1(OC),
        .O(O0),
        .S(A6));
  MUXF8 F8
       (.I0(O0),
        .I1(O1),
        .O(O),
        .S(A7));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMS64E_A
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OA),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b10)) 
    RAMS64E_B
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OB),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b01)) 
    RAMS64E_C
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OC),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b00)) 
    RAMS64E_D
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OD),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
endmodule

module RAM256X1S_HD526
   (O,
    A,
    D,
    WCLK,
    WE);
  output O;
  input [7:0]A;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire A6;
  wire A7;
  wire D;
  wire O;
  wire O0;
  wire O1;
  wire OA;
  wire OB;
  wire OC;
  wire OD;
  wire WCLK;
  wire WE;

  assign A0 = A[0];
  assign A1 = A[1];
  assign A2 = A[2];
  assign A3 = A[3];
  assign A4 = A[4];
  assign A5 = A[5];
  assign A6 = A[6];
  assign A7 = A[7];
  MUXF7 \F7.A 
       (.I0(OB),
        .I1(OA),
        .O(O1),
        .S(A6));
  MUXF7 \F7.B 
       (.I0(OD),
        .I1(OC),
        .O(O0),
        .S(A6));
  MUXF8 F8
       (.I0(O0),
        .I1(O1),
        .O(O),
        .S(A7));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMS64E_A
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OA),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b10)) 
    RAMS64E_B
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OB),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b01)) 
    RAMS64E_C
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OC),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b00)) 
    RAMS64E_D
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OD),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
endmodule

module RAM256X1S_HD527
   (O,
    A,
    D,
    WCLK,
    WE);
  output O;
  input [7:0]A;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire A6;
  wire A7;
  wire D;
  wire O;
  wire O0;
  wire O1;
  wire OA;
  wire OB;
  wire OC;
  wire OD;
  wire WCLK;
  wire WE;

  assign A0 = A[0];
  assign A1 = A[1];
  assign A2 = A[2];
  assign A3 = A[3];
  assign A4 = A[4];
  assign A5 = A[5];
  assign A6 = A[6];
  assign A7 = A[7];
  MUXF7 \F7.A 
       (.I0(OB),
        .I1(OA),
        .O(O1),
        .S(A6));
  MUXF7 \F7.B 
       (.I0(OD),
        .I1(OC),
        .O(O0),
        .S(A6));
  MUXF8 F8
       (.I0(O0),
        .I1(O1),
        .O(O),
        .S(A7));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMS64E_A
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OA),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b10)) 
    RAMS64E_B
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OB),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b01)) 
    RAMS64E_C
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OC),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b00)) 
    RAMS64E_D
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OD),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
endmodule

module RAM256X1S_HD528
   (O,
    A,
    D,
    WCLK,
    WE);
  output O;
  input [7:0]A;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire A6;
  wire A7;
  wire D;
  wire O;
  wire O0;
  wire O1;
  wire OA;
  wire OB;
  wire OC;
  wire OD;
  wire WCLK;
  wire WE;

  assign A0 = A[0];
  assign A1 = A[1];
  assign A2 = A[2];
  assign A3 = A[3];
  assign A4 = A[4];
  assign A5 = A[5];
  assign A6 = A[6];
  assign A7 = A[7];
  MUXF7 \F7.A 
       (.I0(OB),
        .I1(OA),
        .O(O1),
        .S(A6));
  MUXF7 \F7.B 
       (.I0(OD),
        .I1(OC),
        .O(O0),
        .S(A6));
  MUXF8 F8
       (.I0(O0),
        .I1(O1),
        .O(O),
        .S(A7));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMS64E_A
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OA),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b10)) 
    RAMS64E_B
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OB),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b01)) 
    RAMS64E_C
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OC),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b00)) 
    RAMS64E_D
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OD),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
endmodule

module RAM256X1S_HD529
   (O,
    A,
    D,
    WCLK,
    WE);
  output O;
  input [7:0]A;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire A6;
  wire A7;
  wire D;
  wire O;
  wire O0;
  wire O1;
  wire OA;
  wire OB;
  wire OC;
  wire OD;
  wire WCLK;
  wire WE;

  assign A0 = A[0];
  assign A1 = A[1];
  assign A2 = A[2];
  assign A3 = A[3];
  assign A4 = A[4];
  assign A5 = A[5];
  assign A6 = A[6];
  assign A7 = A[7];
  MUXF7 \F7.A 
       (.I0(OB),
        .I1(OA),
        .O(O1),
        .S(A6));
  MUXF7 \F7.B 
       (.I0(OD),
        .I1(OC),
        .O(O0),
        .S(A6));
  MUXF8 F8
       (.I0(O0),
        .I1(O1),
        .O(O),
        .S(A7));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMS64E_A
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OA),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b10)) 
    RAMS64E_B
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OB),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b01)) 
    RAMS64E_C
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OC),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b00)) 
    RAMS64E_D
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OD),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
endmodule

module RAM256X1S_HD530
   (O,
    A,
    D,
    WCLK,
    WE);
  output O;
  input [7:0]A;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire A6;
  wire A7;
  wire D;
  wire O;
  wire O0;
  wire O1;
  wire OA;
  wire OB;
  wire OC;
  wire OD;
  wire WCLK;
  wire WE;

  assign A0 = A[0];
  assign A1 = A[1];
  assign A2 = A[2];
  assign A3 = A[3];
  assign A4 = A[4];
  assign A5 = A[5];
  assign A6 = A[6];
  assign A7 = A[7];
  MUXF7 \F7.A 
       (.I0(OB),
        .I1(OA),
        .O(O1),
        .S(A6));
  MUXF7 \F7.B 
       (.I0(OD),
        .I1(OC),
        .O(O0),
        .S(A6));
  MUXF8 F8
       (.I0(O0),
        .I1(O1),
        .O(O),
        .S(A7));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMS64E_A
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OA),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b10)) 
    RAMS64E_B
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OB),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b01)) 
    RAMS64E_C
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OC),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b00)) 
    RAMS64E_D
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OD),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
endmodule

module RAM256X1S_HD531
   (O,
    A,
    D,
    WCLK,
    WE);
  output O;
  input [7:0]A;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire A6;
  wire A7;
  wire D;
  wire O;
  wire O0;
  wire O1;
  wire OA;
  wire OB;
  wire OC;
  wire OD;
  wire WCLK;
  wire WE;

  assign A0 = A[0];
  assign A1 = A[1];
  assign A2 = A[2];
  assign A3 = A[3];
  assign A4 = A[4];
  assign A5 = A[5];
  assign A6 = A[6];
  assign A7 = A[7];
  MUXF7 \F7.A 
       (.I0(OB),
        .I1(OA),
        .O(O1),
        .S(A6));
  MUXF7 \F7.B 
       (.I0(OD),
        .I1(OC),
        .O(O0),
        .S(A6));
  MUXF8 F8
       (.I0(O0),
        .I1(O1),
        .O(O),
        .S(A7));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMS64E_A
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OA),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b10)) 
    RAMS64E_B
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OB),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b01)) 
    RAMS64E_C
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OC),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b00)) 
    RAMS64E_D
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OD),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
endmodule

module RAM256X1S_HD532
   (O,
    A,
    D,
    WCLK,
    WE);
  output O;
  input [7:0]A;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire A6;
  wire A7;
  wire D;
  wire O;
  wire O0;
  wire O1;
  wire OA;
  wire OB;
  wire OC;
  wire OD;
  wire WCLK;
  wire WE;

  assign A0 = A[0];
  assign A1 = A[1];
  assign A2 = A[2];
  assign A3 = A[3];
  assign A4 = A[4];
  assign A5 = A[5];
  assign A6 = A[6];
  assign A7 = A[7];
  MUXF7 \F7.A 
       (.I0(OB),
        .I1(OA),
        .O(O1),
        .S(A6));
  MUXF7 \F7.B 
       (.I0(OD),
        .I1(OC),
        .O(O0),
        .S(A6));
  MUXF8 F8
       (.I0(O0),
        .I1(O1),
        .O(O),
        .S(A7));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMS64E_A
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OA),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b10)) 
    RAMS64E_B
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OB),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b01)) 
    RAMS64E_C
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OC),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b00)) 
    RAMS64E_D
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OD),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
endmodule

module RAM256X1S_HD533
   (O,
    A,
    D,
    WCLK,
    WE);
  output O;
  input [7:0]A;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire A6;
  wire A7;
  wire D;
  wire O;
  wire O0;
  wire O1;
  wire OA;
  wire OB;
  wire OC;
  wire OD;
  wire WCLK;
  wire WE;

  assign A0 = A[0];
  assign A1 = A[1];
  assign A2 = A[2];
  assign A3 = A[3];
  assign A4 = A[4];
  assign A5 = A[5];
  assign A6 = A[6];
  assign A7 = A[7];
  MUXF7 \F7.A 
       (.I0(OB),
        .I1(OA),
        .O(O1),
        .S(A6));
  MUXF7 \F7.B 
       (.I0(OD),
        .I1(OC),
        .O(O0),
        .S(A6));
  MUXF8 F8
       (.I0(O0),
        .I1(O1),
        .O(O),
        .S(A7));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMS64E_A
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OA),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b10)) 
    RAMS64E_B
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OB),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b01)) 
    RAMS64E_C
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OC),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
  RAMS64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b00),
    .RAM_ADDRESS_SPACE(2'b00)) 
    RAMS64E_D
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .ADR5(A5),
        .CLK(WCLK),
        .I(D),
        .O(OD),
        .WADR6(A6),
        .WADR7(A7),
        .WE(WE));
endmodule

module RAM32M_UNIQ_BASE_
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

module RAM32M_HD596
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

module RAM64M_UNIQ_BASE_
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM64M_HD534
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM64M_HD536
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM64M_HD537
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM64M_HD540
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM64M_HD541
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM64M_HD544
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM64M_HD545
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM64M_HD548
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM64M_HD549
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM64M_HD552
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM64M_HD553
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM64M_HD556
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM64M_HD557
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM64M_HD560
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM64M_HD561
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM64M_HD564
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM64M_HD565
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM64M_HD568
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM64M_HD569
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM64M_HD572
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM64M_HD573
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM64M_HD576
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM64M_HD577
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM64M_HD580
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM64M_HD581
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM64M_HD584
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM64M_HD585
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM64M_HD588
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM64M_HD589
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM64M_HD592
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM64M_HD593
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM64M_HD597
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM64M_HD598
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM64M_HD601
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM64M_HD602
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM64M_HD605
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM64M_HD606
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM64M_HD609
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM64M_HD610
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM64M_HD613
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM64M_HD614
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM64M_HD617
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM64M_HD618
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM64M_HD621
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM64M_HD622
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM64M_HD625
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM64M_HD626
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM64M_HD629
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM64M_HD630
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM64M_HD633
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM64M_HD634
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM64M_HD637
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM64M_HD638
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM64M_HD641
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM64M_HD642
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM64M_HD645
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM64M_HD646
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM64M_HD649
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM64M_HD650
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM64M_HD653
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM64M_HD654
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM64M_HD657
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM64M_HD658
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM64X1D_UNIQ_BASE_
   (DPO,
    SPO,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    D,
    DPRA0,
    DPRA1,
    DPRA2,
    DPRA3,
    DPRA4,
    DPRA5,
    WCLK,
    WE);
  output DPO;
  output SPO;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input D;
  input DPRA0;
  input DPRA1;
  input DPRA2;
  input DPRA3;
  input DPRA4;
  input DPRA5;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire D;
  wire DPO;
  wire DPRA0;
  wire DPRA1;
  wire DPRA2;
  wire DPRA3;
  wire DPRA4;
  wire DPRA5;
  wire SPO;
  wire WCLK;
  wire WE;
  wire NLW_DP_WADR6_UNCONNECTED;
  wire NLW_DP_WADR7_UNCONNECTED;
  wire NLW_SP_WADR6_UNCONNECTED;
  wire NLW_SP_WADR7_UNCONNECTED;

  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    DP
       (.CLK(WCLK),
        .I(D),
        .O(DPO),
        .RADR0(DPRA0),
        .RADR1(DPRA1),
        .RADR2(DPRA2),
        .RADR3(DPRA3),
        .RADR4(DPRA4),
        .RADR5(DPRA5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_DP_WADR6_UNCONNECTED),
        .WADR7(NLW_DP_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    SP
       (.CLK(WCLK),
        .I(D),
        .O(SPO),
        .RADR0(A0),
        .RADR1(A1),
        .RADR2(A2),
        .RADR3(A3),
        .RADR4(A4),
        .RADR5(A5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_SP_WADR6_UNCONNECTED),
        .WADR7(NLW_SP_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM64X1D_HD535
   (DPO,
    SPO,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    D,
    DPRA0,
    DPRA1,
    DPRA2,
    DPRA3,
    DPRA4,
    DPRA5,
    WCLK,
    WE);
  output DPO;
  output SPO;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input D;
  input DPRA0;
  input DPRA1;
  input DPRA2;
  input DPRA3;
  input DPRA4;
  input DPRA5;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire D;
  wire DPO;
  wire DPRA0;
  wire DPRA1;
  wire DPRA2;
  wire DPRA3;
  wire DPRA4;
  wire DPRA5;
  wire SPO;
  wire WCLK;
  wire WE;
  wire NLW_DP_WADR6_UNCONNECTED;
  wire NLW_DP_WADR7_UNCONNECTED;
  wire NLW_SP_WADR6_UNCONNECTED;
  wire NLW_SP_WADR7_UNCONNECTED;

  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    DP
       (.CLK(WCLK),
        .I(D),
        .O(DPO),
        .RADR0(DPRA0),
        .RADR1(DPRA1),
        .RADR2(DPRA2),
        .RADR3(DPRA3),
        .RADR4(DPRA4),
        .RADR5(DPRA5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_DP_WADR6_UNCONNECTED),
        .WADR7(NLW_DP_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    SP
       (.CLK(WCLK),
        .I(D),
        .O(SPO),
        .RADR0(A0),
        .RADR1(A1),
        .RADR2(A2),
        .RADR3(A3),
        .RADR4(A4),
        .RADR5(A5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_SP_WADR6_UNCONNECTED),
        .WADR7(NLW_SP_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM64X1D_HD538
   (DPO,
    SPO,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    D,
    DPRA0,
    DPRA1,
    DPRA2,
    DPRA3,
    DPRA4,
    DPRA5,
    WCLK,
    WE);
  output DPO;
  output SPO;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input D;
  input DPRA0;
  input DPRA1;
  input DPRA2;
  input DPRA3;
  input DPRA4;
  input DPRA5;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire D;
  wire DPO;
  wire DPRA0;
  wire DPRA1;
  wire DPRA2;
  wire DPRA3;
  wire DPRA4;
  wire DPRA5;
  wire SPO;
  wire WCLK;
  wire WE;
  wire NLW_DP_WADR6_UNCONNECTED;
  wire NLW_DP_WADR7_UNCONNECTED;
  wire NLW_SP_WADR6_UNCONNECTED;
  wire NLW_SP_WADR7_UNCONNECTED;

  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    DP
       (.CLK(WCLK),
        .I(D),
        .O(DPO),
        .RADR0(DPRA0),
        .RADR1(DPRA1),
        .RADR2(DPRA2),
        .RADR3(DPRA3),
        .RADR4(DPRA4),
        .RADR5(DPRA5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_DP_WADR6_UNCONNECTED),
        .WADR7(NLW_DP_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    SP
       (.CLK(WCLK),
        .I(D),
        .O(SPO),
        .RADR0(A0),
        .RADR1(A1),
        .RADR2(A2),
        .RADR3(A3),
        .RADR4(A4),
        .RADR5(A5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_SP_WADR6_UNCONNECTED),
        .WADR7(NLW_SP_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM64X1D_HD539
   (DPO,
    SPO,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    D,
    DPRA0,
    DPRA1,
    DPRA2,
    DPRA3,
    DPRA4,
    DPRA5,
    WCLK,
    WE);
  output DPO;
  output SPO;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input D;
  input DPRA0;
  input DPRA1;
  input DPRA2;
  input DPRA3;
  input DPRA4;
  input DPRA5;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire D;
  wire DPO;
  wire DPRA0;
  wire DPRA1;
  wire DPRA2;
  wire DPRA3;
  wire DPRA4;
  wire DPRA5;
  wire SPO;
  wire WCLK;
  wire WE;
  wire NLW_DP_WADR6_UNCONNECTED;
  wire NLW_DP_WADR7_UNCONNECTED;
  wire NLW_SP_WADR6_UNCONNECTED;
  wire NLW_SP_WADR7_UNCONNECTED;

  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    DP
       (.CLK(WCLK),
        .I(D),
        .O(DPO),
        .RADR0(DPRA0),
        .RADR1(DPRA1),
        .RADR2(DPRA2),
        .RADR3(DPRA3),
        .RADR4(DPRA4),
        .RADR5(DPRA5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_DP_WADR6_UNCONNECTED),
        .WADR7(NLW_DP_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    SP
       (.CLK(WCLK),
        .I(D),
        .O(SPO),
        .RADR0(A0),
        .RADR1(A1),
        .RADR2(A2),
        .RADR3(A3),
        .RADR4(A4),
        .RADR5(A5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_SP_WADR6_UNCONNECTED),
        .WADR7(NLW_SP_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM64X1D_HD542
   (DPO,
    SPO,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    D,
    DPRA0,
    DPRA1,
    DPRA2,
    DPRA3,
    DPRA4,
    DPRA5,
    WCLK,
    WE);
  output DPO;
  output SPO;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input D;
  input DPRA0;
  input DPRA1;
  input DPRA2;
  input DPRA3;
  input DPRA4;
  input DPRA5;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire D;
  wire DPO;
  wire DPRA0;
  wire DPRA1;
  wire DPRA2;
  wire DPRA3;
  wire DPRA4;
  wire DPRA5;
  wire SPO;
  wire WCLK;
  wire WE;
  wire NLW_DP_WADR6_UNCONNECTED;
  wire NLW_DP_WADR7_UNCONNECTED;
  wire NLW_SP_WADR6_UNCONNECTED;
  wire NLW_SP_WADR7_UNCONNECTED;

  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    DP
       (.CLK(WCLK),
        .I(D),
        .O(DPO),
        .RADR0(DPRA0),
        .RADR1(DPRA1),
        .RADR2(DPRA2),
        .RADR3(DPRA3),
        .RADR4(DPRA4),
        .RADR5(DPRA5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_DP_WADR6_UNCONNECTED),
        .WADR7(NLW_DP_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    SP
       (.CLK(WCLK),
        .I(D),
        .O(SPO),
        .RADR0(A0),
        .RADR1(A1),
        .RADR2(A2),
        .RADR3(A3),
        .RADR4(A4),
        .RADR5(A5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_SP_WADR6_UNCONNECTED),
        .WADR7(NLW_SP_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM64X1D_HD543
   (DPO,
    SPO,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    D,
    DPRA0,
    DPRA1,
    DPRA2,
    DPRA3,
    DPRA4,
    DPRA5,
    WCLK,
    WE);
  output DPO;
  output SPO;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input D;
  input DPRA0;
  input DPRA1;
  input DPRA2;
  input DPRA3;
  input DPRA4;
  input DPRA5;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire D;
  wire DPO;
  wire DPRA0;
  wire DPRA1;
  wire DPRA2;
  wire DPRA3;
  wire DPRA4;
  wire DPRA5;
  wire SPO;
  wire WCLK;
  wire WE;
  wire NLW_DP_WADR6_UNCONNECTED;
  wire NLW_DP_WADR7_UNCONNECTED;
  wire NLW_SP_WADR6_UNCONNECTED;
  wire NLW_SP_WADR7_UNCONNECTED;

  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    DP
       (.CLK(WCLK),
        .I(D),
        .O(DPO),
        .RADR0(DPRA0),
        .RADR1(DPRA1),
        .RADR2(DPRA2),
        .RADR3(DPRA3),
        .RADR4(DPRA4),
        .RADR5(DPRA5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_DP_WADR6_UNCONNECTED),
        .WADR7(NLW_DP_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    SP
       (.CLK(WCLK),
        .I(D),
        .O(SPO),
        .RADR0(A0),
        .RADR1(A1),
        .RADR2(A2),
        .RADR3(A3),
        .RADR4(A4),
        .RADR5(A5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_SP_WADR6_UNCONNECTED),
        .WADR7(NLW_SP_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM64X1D_HD546
   (DPO,
    SPO,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    D,
    DPRA0,
    DPRA1,
    DPRA2,
    DPRA3,
    DPRA4,
    DPRA5,
    WCLK,
    WE);
  output DPO;
  output SPO;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input D;
  input DPRA0;
  input DPRA1;
  input DPRA2;
  input DPRA3;
  input DPRA4;
  input DPRA5;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire D;
  wire DPO;
  wire DPRA0;
  wire DPRA1;
  wire DPRA2;
  wire DPRA3;
  wire DPRA4;
  wire DPRA5;
  wire SPO;
  wire WCLK;
  wire WE;
  wire NLW_DP_WADR6_UNCONNECTED;
  wire NLW_DP_WADR7_UNCONNECTED;
  wire NLW_SP_WADR6_UNCONNECTED;
  wire NLW_SP_WADR7_UNCONNECTED;

  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    DP
       (.CLK(WCLK),
        .I(D),
        .O(DPO),
        .RADR0(DPRA0),
        .RADR1(DPRA1),
        .RADR2(DPRA2),
        .RADR3(DPRA3),
        .RADR4(DPRA4),
        .RADR5(DPRA5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_DP_WADR6_UNCONNECTED),
        .WADR7(NLW_DP_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    SP
       (.CLK(WCLK),
        .I(D),
        .O(SPO),
        .RADR0(A0),
        .RADR1(A1),
        .RADR2(A2),
        .RADR3(A3),
        .RADR4(A4),
        .RADR5(A5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_SP_WADR6_UNCONNECTED),
        .WADR7(NLW_SP_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM64X1D_HD547
   (DPO,
    SPO,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    D,
    DPRA0,
    DPRA1,
    DPRA2,
    DPRA3,
    DPRA4,
    DPRA5,
    WCLK,
    WE);
  output DPO;
  output SPO;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input D;
  input DPRA0;
  input DPRA1;
  input DPRA2;
  input DPRA3;
  input DPRA4;
  input DPRA5;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire D;
  wire DPO;
  wire DPRA0;
  wire DPRA1;
  wire DPRA2;
  wire DPRA3;
  wire DPRA4;
  wire DPRA5;
  wire SPO;
  wire WCLK;
  wire WE;
  wire NLW_DP_WADR6_UNCONNECTED;
  wire NLW_DP_WADR7_UNCONNECTED;
  wire NLW_SP_WADR6_UNCONNECTED;
  wire NLW_SP_WADR7_UNCONNECTED;

  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    DP
       (.CLK(WCLK),
        .I(D),
        .O(DPO),
        .RADR0(DPRA0),
        .RADR1(DPRA1),
        .RADR2(DPRA2),
        .RADR3(DPRA3),
        .RADR4(DPRA4),
        .RADR5(DPRA5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_DP_WADR6_UNCONNECTED),
        .WADR7(NLW_DP_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    SP
       (.CLK(WCLK),
        .I(D),
        .O(SPO),
        .RADR0(A0),
        .RADR1(A1),
        .RADR2(A2),
        .RADR3(A3),
        .RADR4(A4),
        .RADR5(A5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_SP_WADR6_UNCONNECTED),
        .WADR7(NLW_SP_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM64X1D_HD550
   (DPO,
    SPO,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    D,
    DPRA0,
    DPRA1,
    DPRA2,
    DPRA3,
    DPRA4,
    DPRA5,
    WCLK,
    WE);
  output DPO;
  output SPO;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input D;
  input DPRA0;
  input DPRA1;
  input DPRA2;
  input DPRA3;
  input DPRA4;
  input DPRA5;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire D;
  wire DPO;
  wire DPRA0;
  wire DPRA1;
  wire DPRA2;
  wire DPRA3;
  wire DPRA4;
  wire DPRA5;
  wire SPO;
  wire WCLK;
  wire WE;
  wire NLW_DP_WADR6_UNCONNECTED;
  wire NLW_DP_WADR7_UNCONNECTED;
  wire NLW_SP_WADR6_UNCONNECTED;
  wire NLW_SP_WADR7_UNCONNECTED;

  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    DP
       (.CLK(WCLK),
        .I(D),
        .O(DPO),
        .RADR0(DPRA0),
        .RADR1(DPRA1),
        .RADR2(DPRA2),
        .RADR3(DPRA3),
        .RADR4(DPRA4),
        .RADR5(DPRA5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_DP_WADR6_UNCONNECTED),
        .WADR7(NLW_DP_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    SP
       (.CLK(WCLK),
        .I(D),
        .O(SPO),
        .RADR0(A0),
        .RADR1(A1),
        .RADR2(A2),
        .RADR3(A3),
        .RADR4(A4),
        .RADR5(A5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_SP_WADR6_UNCONNECTED),
        .WADR7(NLW_SP_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM64X1D_HD551
   (DPO,
    SPO,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    D,
    DPRA0,
    DPRA1,
    DPRA2,
    DPRA3,
    DPRA4,
    DPRA5,
    WCLK,
    WE);
  output DPO;
  output SPO;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input D;
  input DPRA0;
  input DPRA1;
  input DPRA2;
  input DPRA3;
  input DPRA4;
  input DPRA5;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire D;
  wire DPO;
  wire DPRA0;
  wire DPRA1;
  wire DPRA2;
  wire DPRA3;
  wire DPRA4;
  wire DPRA5;
  wire SPO;
  wire WCLK;
  wire WE;
  wire NLW_DP_WADR6_UNCONNECTED;
  wire NLW_DP_WADR7_UNCONNECTED;
  wire NLW_SP_WADR6_UNCONNECTED;
  wire NLW_SP_WADR7_UNCONNECTED;

  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    DP
       (.CLK(WCLK),
        .I(D),
        .O(DPO),
        .RADR0(DPRA0),
        .RADR1(DPRA1),
        .RADR2(DPRA2),
        .RADR3(DPRA3),
        .RADR4(DPRA4),
        .RADR5(DPRA5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_DP_WADR6_UNCONNECTED),
        .WADR7(NLW_DP_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    SP
       (.CLK(WCLK),
        .I(D),
        .O(SPO),
        .RADR0(A0),
        .RADR1(A1),
        .RADR2(A2),
        .RADR3(A3),
        .RADR4(A4),
        .RADR5(A5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_SP_WADR6_UNCONNECTED),
        .WADR7(NLW_SP_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM64X1D_HD554
   (DPO,
    SPO,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    D,
    DPRA0,
    DPRA1,
    DPRA2,
    DPRA3,
    DPRA4,
    DPRA5,
    WCLK,
    WE);
  output DPO;
  output SPO;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input D;
  input DPRA0;
  input DPRA1;
  input DPRA2;
  input DPRA3;
  input DPRA4;
  input DPRA5;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire D;
  wire DPO;
  wire DPRA0;
  wire DPRA1;
  wire DPRA2;
  wire DPRA3;
  wire DPRA4;
  wire DPRA5;
  wire SPO;
  wire WCLK;
  wire WE;
  wire NLW_DP_WADR6_UNCONNECTED;
  wire NLW_DP_WADR7_UNCONNECTED;
  wire NLW_SP_WADR6_UNCONNECTED;
  wire NLW_SP_WADR7_UNCONNECTED;

  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    DP
       (.CLK(WCLK),
        .I(D),
        .O(DPO),
        .RADR0(DPRA0),
        .RADR1(DPRA1),
        .RADR2(DPRA2),
        .RADR3(DPRA3),
        .RADR4(DPRA4),
        .RADR5(DPRA5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_DP_WADR6_UNCONNECTED),
        .WADR7(NLW_DP_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    SP
       (.CLK(WCLK),
        .I(D),
        .O(SPO),
        .RADR0(A0),
        .RADR1(A1),
        .RADR2(A2),
        .RADR3(A3),
        .RADR4(A4),
        .RADR5(A5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_SP_WADR6_UNCONNECTED),
        .WADR7(NLW_SP_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM64X1D_HD555
   (DPO,
    SPO,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    D,
    DPRA0,
    DPRA1,
    DPRA2,
    DPRA3,
    DPRA4,
    DPRA5,
    WCLK,
    WE);
  output DPO;
  output SPO;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input D;
  input DPRA0;
  input DPRA1;
  input DPRA2;
  input DPRA3;
  input DPRA4;
  input DPRA5;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire D;
  wire DPO;
  wire DPRA0;
  wire DPRA1;
  wire DPRA2;
  wire DPRA3;
  wire DPRA4;
  wire DPRA5;
  wire SPO;
  wire WCLK;
  wire WE;
  wire NLW_DP_WADR6_UNCONNECTED;
  wire NLW_DP_WADR7_UNCONNECTED;
  wire NLW_SP_WADR6_UNCONNECTED;
  wire NLW_SP_WADR7_UNCONNECTED;

  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    DP
       (.CLK(WCLK),
        .I(D),
        .O(DPO),
        .RADR0(DPRA0),
        .RADR1(DPRA1),
        .RADR2(DPRA2),
        .RADR3(DPRA3),
        .RADR4(DPRA4),
        .RADR5(DPRA5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_DP_WADR6_UNCONNECTED),
        .WADR7(NLW_DP_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    SP
       (.CLK(WCLK),
        .I(D),
        .O(SPO),
        .RADR0(A0),
        .RADR1(A1),
        .RADR2(A2),
        .RADR3(A3),
        .RADR4(A4),
        .RADR5(A5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_SP_WADR6_UNCONNECTED),
        .WADR7(NLW_SP_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM64X1D_HD558
   (DPO,
    SPO,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    D,
    DPRA0,
    DPRA1,
    DPRA2,
    DPRA3,
    DPRA4,
    DPRA5,
    WCLK,
    WE);
  output DPO;
  output SPO;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input D;
  input DPRA0;
  input DPRA1;
  input DPRA2;
  input DPRA3;
  input DPRA4;
  input DPRA5;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire D;
  wire DPO;
  wire DPRA0;
  wire DPRA1;
  wire DPRA2;
  wire DPRA3;
  wire DPRA4;
  wire DPRA5;
  wire SPO;
  wire WCLK;
  wire WE;
  wire NLW_DP_WADR6_UNCONNECTED;
  wire NLW_DP_WADR7_UNCONNECTED;
  wire NLW_SP_WADR6_UNCONNECTED;
  wire NLW_SP_WADR7_UNCONNECTED;

  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    DP
       (.CLK(WCLK),
        .I(D),
        .O(DPO),
        .RADR0(DPRA0),
        .RADR1(DPRA1),
        .RADR2(DPRA2),
        .RADR3(DPRA3),
        .RADR4(DPRA4),
        .RADR5(DPRA5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_DP_WADR6_UNCONNECTED),
        .WADR7(NLW_DP_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    SP
       (.CLK(WCLK),
        .I(D),
        .O(SPO),
        .RADR0(A0),
        .RADR1(A1),
        .RADR2(A2),
        .RADR3(A3),
        .RADR4(A4),
        .RADR5(A5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_SP_WADR6_UNCONNECTED),
        .WADR7(NLW_SP_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM64X1D_HD559
   (DPO,
    SPO,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    D,
    DPRA0,
    DPRA1,
    DPRA2,
    DPRA3,
    DPRA4,
    DPRA5,
    WCLK,
    WE);
  output DPO;
  output SPO;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input D;
  input DPRA0;
  input DPRA1;
  input DPRA2;
  input DPRA3;
  input DPRA4;
  input DPRA5;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire D;
  wire DPO;
  wire DPRA0;
  wire DPRA1;
  wire DPRA2;
  wire DPRA3;
  wire DPRA4;
  wire DPRA5;
  wire SPO;
  wire WCLK;
  wire WE;
  wire NLW_DP_WADR6_UNCONNECTED;
  wire NLW_DP_WADR7_UNCONNECTED;
  wire NLW_SP_WADR6_UNCONNECTED;
  wire NLW_SP_WADR7_UNCONNECTED;

  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    DP
       (.CLK(WCLK),
        .I(D),
        .O(DPO),
        .RADR0(DPRA0),
        .RADR1(DPRA1),
        .RADR2(DPRA2),
        .RADR3(DPRA3),
        .RADR4(DPRA4),
        .RADR5(DPRA5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_DP_WADR6_UNCONNECTED),
        .WADR7(NLW_DP_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    SP
       (.CLK(WCLK),
        .I(D),
        .O(SPO),
        .RADR0(A0),
        .RADR1(A1),
        .RADR2(A2),
        .RADR3(A3),
        .RADR4(A4),
        .RADR5(A5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_SP_WADR6_UNCONNECTED),
        .WADR7(NLW_SP_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM64X1D_HD562
   (DPO,
    SPO,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    D,
    DPRA0,
    DPRA1,
    DPRA2,
    DPRA3,
    DPRA4,
    DPRA5,
    WCLK,
    WE);
  output DPO;
  output SPO;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input D;
  input DPRA0;
  input DPRA1;
  input DPRA2;
  input DPRA3;
  input DPRA4;
  input DPRA5;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire D;
  wire DPO;
  wire DPRA0;
  wire DPRA1;
  wire DPRA2;
  wire DPRA3;
  wire DPRA4;
  wire DPRA5;
  wire SPO;
  wire WCLK;
  wire WE;
  wire NLW_DP_WADR6_UNCONNECTED;
  wire NLW_DP_WADR7_UNCONNECTED;
  wire NLW_SP_WADR6_UNCONNECTED;
  wire NLW_SP_WADR7_UNCONNECTED;

  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    DP
       (.CLK(WCLK),
        .I(D),
        .O(DPO),
        .RADR0(DPRA0),
        .RADR1(DPRA1),
        .RADR2(DPRA2),
        .RADR3(DPRA3),
        .RADR4(DPRA4),
        .RADR5(DPRA5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_DP_WADR6_UNCONNECTED),
        .WADR7(NLW_DP_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    SP
       (.CLK(WCLK),
        .I(D),
        .O(SPO),
        .RADR0(A0),
        .RADR1(A1),
        .RADR2(A2),
        .RADR3(A3),
        .RADR4(A4),
        .RADR5(A5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_SP_WADR6_UNCONNECTED),
        .WADR7(NLW_SP_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM64X1D_HD563
   (DPO,
    SPO,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    D,
    DPRA0,
    DPRA1,
    DPRA2,
    DPRA3,
    DPRA4,
    DPRA5,
    WCLK,
    WE);
  output DPO;
  output SPO;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input D;
  input DPRA0;
  input DPRA1;
  input DPRA2;
  input DPRA3;
  input DPRA4;
  input DPRA5;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire D;
  wire DPO;
  wire DPRA0;
  wire DPRA1;
  wire DPRA2;
  wire DPRA3;
  wire DPRA4;
  wire DPRA5;
  wire SPO;
  wire WCLK;
  wire WE;
  wire NLW_DP_WADR6_UNCONNECTED;
  wire NLW_DP_WADR7_UNCONNECTED;
  wire NLW_SP_WADR6_UNCONNECTED;
  wire NLW_SP_WADR7_UNCONNECTED;

  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    DP
       (.CLK(WCLK),
        .I(D),
        .O(DPO),
        .RADR0(DPRA0),
        .RADR1(DPRA1),
        .RADR2(DPRA2),
        .RADR3(DPRA3),
        .RADR4(DPRA4),
        .RADR5(DPRA5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_DP_WADR6_UNCONNECTED),
        .WADR7(NLW_DP_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    SP
       (.CLK(WCLK),
        .I(D),
        .O(SPO),
        .RADR0(A0),
        .RADR1(A1),
        .RADR2(A2),
        .RADR3(A3),
        .RADR4(A4),
        .RADR5(A5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_SP_WADR6_UNCONNECTED),
        .WADR7(NLW_SP_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM64X1D_HD566
   (DPO,
    SPO,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    D,
    DPRA0,
    DPRA1,
    DPRA2,
    DPRA3,
    DPRA4,
    DPRA5,
    WCLK,
    WE);
  output DPO;
  output SPO;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input D;
  input DPRA0;
  input DPRA1;
  input DPRA2;
  input DPRA3;
  input DPRA4;
  input DPRA5;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire D;
  wire DPO;
  wire DPRA0;
  wire DPRA1;
  wire DPRA2;
  wire DPRA3;
  wire DPRA4;
  wire DPRA5;
  wire SPO;
  wire WCLK;
  wire WE;
  wire NLW_DP_WADR6_UNCONNECTED;
  wire NLW_DP_WADR7_UNCONNECTED;
  wire NLW_SP_WADR6_UNCONNECTED;
  wire NLW_SP_WADR7_UNCONNECTED;

  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    DP
       (.CLK(WCLK),
        .I(D),
        .O(DPO),
        .RADR0(DPRA0),
        .RADR1(DPRA1),
        .RADR2(DPRA2),
        .RADR3(DPRA3),
        .RADR4(DPRA4),
        .RADR5(DPRA5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_DP_WADR6_UNCONNECTED),
        .WADR7(NLW_DP_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    SP
       (.CLK(WCLK),
        .I(D),
        .O(SPO),
        .RADR0(A0),
        .RADR1(A1),
        .RADR2(A2),
        .RADR3(A3),
        .RADR4(A4),
        .RADR5(A5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_SP_WADR6_UNCONNECTED),
        .WADR7(NLW_SP_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM64X1D_HD567
   (DPO,
    SPO,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    D,
    DPRA0,
    DPRA1,
    DPRA2,
    DPRA3,
    DPRA4,
    DPRA5,
    WCLK,
    WE);
  output DPO;
  output SPO;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input D;
  input DPRA0;
  input DPRA1;
  input DPRA2;
  input DPRA3;
  input DPRA4;
  input DPRA5;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire D;
  wire DPO;
  wire DPRA0;
  wire DPRA1;
  wire DPRA2;
  wire DPRA3;
  wire DPRA4;
  wire DPRA5;
  wire SPO;
  wire WCLK;
  wire WE;
  wire NLW_DP_WADR6_UNCONNECTED;
  wire NLW_DP_WADR7_UNCONNECTED;
  wire NLW_SP_WADR6_UNCONNECTED;
  wire NLW_SP_WADR7_UNCONNECTED;

  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    DP
       (.CLK(WCLK),
        .I(D),
        .O(DPO),
        .RADR0(DPRA0),
        .RADR1(DPRA1),
        .RADR2(DPRA2),
        .RADR3(DPRA3),
        .RADR4(DPRA4),
        .RADR5(DPRA5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_DP_WADR6_UNCONNECTED),
        .WADR7(NLW_DP_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    SP
       (.CLK(WCLK),
        .I(D),
        .O(SPO),
        .RADR0(A0),
        .RADR1(A1),
        .RADR2(A2),
        .RADR3(A3),
        .RADR4(A4),
        .RADR5(A5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_SP_WADR6_UNCONNECTED),
        .WADR7(NLW_SP_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM64X1D_HD570
   (DPO,
    SPO,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    D,
    DPRA0,
    DPRA1,
    DPRA2,
    DPRA3,
    DPRA4,
    DPRA5,
    WCLK,
    WE);
  output DPO;
  output SPO;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input D;
  input DPRA0;
  input DPRA1;
  input DPRA2;
  input DPRA3;
  input DPRA4;
  input DPRA5;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire D;
  wire DPO;
  wire DPRA0;
  wire DPRA1;
  wire DPRA2;
  wire DPRA3;
  wire DPRA4;
  wire DPRA5;
  wire SPO;
  wire WCLK;
  wire WE;
  wire NLW_DP_WADR6_UNCONNECTED;
  wire NLW_DP_WADR7_UNCONNECTED;
  wire NLW_SP_WADR6_UNCONNECTED;
  wire NLW_SP_WADR7_UNCONNECTED;

  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    DP
       (.CLK(WCLK),
        .I(D),
        .O(DPO),
        .RADR0(DPRA0),
        .RADR1(DPRA1),
        .RADR2(DPRA2),
        .RADR3(DPRA3),
        .RADR4(DPRA4),
        .RADR5(DPRA5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_DP_WADR6_UNCONNECTED),
        .WADR7(NLW_DP_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    SP
       (.CLK(WCLK),
        .I(D),
        .O(SPO),
        .RADR0(A0),
        .RADR1(A1),
        .RADR2(A2),
        .RADR3(A3),
        .RADR4(A4),
        .RADR5(A5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_SP_WADR6_UNCONNECTED),
        .WADR7(NLW_SP_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM64X1D_HD571
   (DPO,
    SPO,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    D,
    DPRA0,
    DPRA1,
    DPRA2,
    DPRA3,
    DPRA4,
    DPRA5,
    WCLK,
    WE);
  output DPO;
  output SPO;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input D;
  input DPRA0;
  input DPRA1;
  input DPRA2;
  input DPRA3;
  input DPRA4;
  input DPRA5;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire D;
  wire DPO;
  wire DPRA0;
  wire DPRA1;
  wire DPRA2;
  wire DPRA3;
  wire DPRA4;
  wire DPRA5;
  wire SPO;
  wire WCLK;
  wire WE;
  wire NLW_DP_WADR6_UNCONNECTED;
  wire NLW_DP_WADR7_UNCONNECTED;
  wire NLW_SP_WADR6_UNCONNECTED;
  wire NLW_SP_WADR7_UNCONNECTED;

  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    DP
       (.CLK(WCLK),
        .I(D),
        .O(DPO),
        .RADR0(DPRA0),
        .RADR1(DPRA1),
        .RADR2(DPRA2),
        .RADR3(DPRA3),
        .RADR4(DPRA4),
        .RADR5(DPRA5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_DP_WADR6_UNCONNECTED),
        .WADR7(NLW_DP_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    SP
       (.CLK(WCLK),
        .I(D),
        .O(SPO),
        .RADR0(A0),
        .RADR1(A1),
        .RADR2(A2),
        .RADR3(A3),
        .RADR4(A4),
        .RADR5(A5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_SP_WADR6_UNCONNECTED),
        .WADR7(NLW_SP_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM64X1D_HD574
   (DPO,
    SPO,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    D,
    DPRA0,
    DPRA1,
    DPRA2,
    DPRA3,
    DPRA4,
    DPRA5,
    WCLK,
    WE);
  output DPO;
  output SPO;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input D;
  input DPRA0;
  input DPRA1;
  input DPRA2;
  input DPRA3;
  input DPRA4;
  input DPRA5;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire D;
  wire DPO;
  wire DPRA0;
  wire DPRA1;
  wire DPRA2;
  wire DPRA3;
  wire DPRA4;
  wire DPRA5;
  wire SPO;
  wire WCLK;
  wire WE;
  wire NLW_DP_WADR6_UNCONNECTED;
  wire NLW_DP_WADR7_UNCONNECTED;
  wire NLW_SP_WADR6_UNCONNECTED;
  wire NLW_SP_WADR7_UNCONNECTED;

  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    DP
       (.CLK(WCLK),
        .I(D),
        .O(DPO),
        .RADR0(DPRA0),
        .RADR1(DPRA1),
        .RADR2(DPRA2),
        .RADR3(DPRA3),
        .RADR4(DPRA4),
        .RADR5(DPRA5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_DP_WADR6_UNCONNECTED),
        .WADR7(NLW_DP_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    SP
       (.CLK(WCLK),
        .I(D),
        .O(SPO),
        .RADR0(A0),
        .RADR1(A1),
        .RADR2(A2),
        .RADR3(A3),
        .RADR4(A4),
        .RADR5(A5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_SP_WADR6_UNCONNECTED),
        .WADR7(NLW_SP_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM64X1D_HD575
   (DPO,
    SPO,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    D,
    DPRA0,
    DPRA1,
    DPRA2,
    DPRA3,
    DPRA4,
    DPRA5,
    WCLK,
    WE);
  output DPO;
  output SPO;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input D;
  input DPRA0;
  input DPRA1;
  input DPRA2;
  input DPRA3;
  input DPRA4;
  input DPRA5;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire D;
  wire DPO;
  wire DPRA0;
  wire DPRA1;
  wire DPRA2;
  wire DPRA3;
  wire DPRA4;
  wire DPRA5;
  wire SPO;
  wire WCLK;
  wire WE;
  wire NLW_DP_WADR6_UNCONNECTED;
  wire NLW_DP_WADR7_UNCONNECTED;
  wire NLW_SP_WADR6_UNCONNECTED;
  wire NLW_SP_WADR7_UNCONNECTED;

  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    DP
       (.CLK(WCLK),
        .I(D),
        .O(DPO),
        .RADR0(DPRA0),
        .RADR1(DPRA1),
        .RADR2(DPRA2),
        .RADR3(DPRA3),
        .RADR4(DPRA4),
        .RADR5(DPRA5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_DP_WADR6_UNCONNECTED),
        .WADR7(NLW_DP_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    SP
       (.CLK(WCLK),
        .I(D),
        .O(SPO),
        .RADR0(A0),
        .RADR1(A1),
        .RADR2(A2),
        .RADR3(A3),
        .RADR4(A4),
        .RADR5(A5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_SP_WADR6_UNCONNECTED),
        .WADR7(NLW_SP_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM64X1D_HD578
   (DPO,
    SPO,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    D,
    DPRA0,
    DPRA1,
    DPRA2,
    DPRA3,
    DPRA4,
    DPRA5,
    WCLK,
    WE);
  output DPO;
  output SPO;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input D;
  input DPRA0;
  input DPRA1;
  input DPRA2;
  input DPRA3;
  input DPRA4;
  input DPRA5;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire D;
  wire DPO;
  wire DPRA0;
  wire DPRA1;
  wire DPRA2;
  wire DPRA3;
  wire DPRA4;
  wire DPRA5;
  wire SPO;
  wire WCLK;
  wire WE;
  wire NLW_DP_WADR6_UNCONNECTED;
  wire NLW_DP_WADR7_UNCONNECTED;
  wire NLW_SP_WADR6_UNCONNECTED;
  wire NLW_SP_WADR7_UNCONNECTED;

  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    DP
       (.CLK(WCLK),
        .I(D),
        .O(DPO),
        .RADR0(DPRA0),
        .RADR1(DPRA1),
        .RADR2(DPRA2),
        .RADR3(DPRA3),
        .RADR4(DPRA4),
        .RADR5(DPRA5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_DP_WADR6_UNCONNECTED),
        .WADR7(NLW_DP_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    SP
       (.CLK(WCLK),
        .I(D),
        .O(SPO),
        .RADR0(A0),
        .RADR1(A1),
        .RADR2(A2),
        .RADR3(A3),
        .RADR4(A4),
        .RADR5(A5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_SP_WADR6_UNCONNECTED),
        .WADR7(NLW_SP_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM64X1D_HD579
   (DPO,
    SPO,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    D,
    DPRA0,
    DPRA1,
    DPRA2,
    DPRA3,
    DPRA4,
    DPRA5,
    WCLK,
    WE);
  output DPO;
  output SPO;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input D;
  input DPRA0;
  input DPRA1;
  input DPRA2;
  input DPRA3;
  input DPRA4;
  input DPRA5;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire D;
  wire DPO;
  wire DPRA0;
  wire DPRA1;
  wire DPRA2;
  wire DPRA3;
  wire DPRA4;
  wire DPRA5;
  wire SPO;
  wire WCLK;
  wire WE;
  wire NLW_DP_WADR6_UNCONNECTED;
  wire NLW_DP_WADR7_UNCONNECTED;
  wire NLW_SP_WADR6_UNCONNECTED;
  wire NLW_SP_WADR7_UNCONNECTED;

  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    DP
       (.CLK(WCLK),
        .I(D),
        .O(DPO),
        .RADR0(DPRA0),
        .RADR1(DPRA1),
        .RADR2(DPRA2),
        .RADR3(DPRA3),
        .RADR4(DPRA4),
        .RADR5(DPRA5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_DP_WADR6_UNCONNECTED),
        .WADR7(NLW_DP_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    SP
       (.CLK(WCLK),
        .I(D),
        .O(SPO),
        .RADR0(A0),
        .RADR1(A1),
        .RADR2(A2),
        .RADR3(A3),
        .RADR4(A4),
        .RADR5(A5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_SP_WADR6_UNCONNECTED),
        .WADR7(NLW_SP_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM64X1D_HD582
   (DPO,
    SPO,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    D,
    DPRA0,
    DPRA1,
    DPRA2,
    DPRA3,
    DPRA4,
    DPRA5,
    WCLK,
    WE);
  output DPO;
  output SPO;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input D;
  input DPRA0;
  input DPRA1;
  input DPRA2;
  input DPRA3;
  input DPRA4;
  input DPRA5;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire D;
  wire DPO;
  wire DPRA0;
  wire DPRA1;
  wire DPRA2;
  wire DPRA3;
  wire DPRA4;
  wire DPRA5;
  wire SPO;
  wire WCLK;
  wire WE;
  wire NLW_DP_WADR6_UNCONNECTED;
  wire NLW_DP_WADR7_UNCONNECTED;
  wire NLW_SP_WADR6_UNCONNECTED;
  wire NLW_SP_WADR7_UNCONNECTED;

  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    DP
       (.CLK(WCLK),
        .I(D),
        .O(DPO),
        .RADR0(DPRA0),
        .RADR1(DPRA1),
        .RADR2(DPRA2),
        .RADR3(DPRA3),
        .RADR4(DPRA4),
        .RADR5(DPRA5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_DP_WADR6_UNCONNECTED),
        .WADR7(NLW_DP_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    SP
       (.CLK(WCLK),
        .I(D),
        .O(SPO),
        .RADR0(A0),
        .RADR1(A1),
        .RADR2(A2),
        .RADR3(A3),
        .RADR4(A4),
        .RADR5(A5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_SP_WADR6_UNCONNECTED),
        .WADR7(NLW_SP_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM64X1D_HD583
   (DPO,
    SPO,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    D,
    DPRA0,
    DPRA1,
    DPRA2,
    DPRA3,
    DPRA4,
    DPRA5,
    WCLK,
    WE);
  output DPO;
  output SPO;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input D;
  input DPRA0;
  input DPRA1;
  input DPRA2;
  input DPRA3;
  input DPRA4;
  input DPRA5;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire D;
  wire DPO;
  wire DPRA0;
  wire DPRA1;
  wire DPRA2;
  wire DPRA3;
  wire DPRA4;
  wire DPRA5;
  wire SPO;
  wire WCLK;
  wire WE;
  wire NLW_DP_WADR6_UNCONNECTED;
  wire NLW_DP_WADR7_UNCONNECTED;
  wire NLW_SP_WADR6_UNCONNECTED;
  wire NLW_SP_WADR7_UNCONNECTED;

  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    DP
       (.CLK(WCLK),
        .I(D),
        .O(DPO),
        .RADR0(DPRA0),
        .RADR1(DPRA1),
        .RADR2(DPRA2),
        .RADR3(DPRA3),
        .RADR4(DPRA4),
        .RADR5(DPRA5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_DP_WADR6_UNCONNECTED),
        .WADR7(NLW_DP_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    SP
       (.CLK(WCLK),
        .I(D),
        .O(SPO),
        .RADR0(A0),
        .RADR1(A1),
        .RADR2(A2),
        .RADR3(A3),
        .RADR4(A4),
        .RADR5(A5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_SP_WADR6_UNCONNECTED),
        .WADR7(NLW_SP_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM64X1D_HD586
   (DPO,
    SPO,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    D,
    DPRA0,
    DPRA1,
    DPRA2,
    DPRA3,
    DPRA4,
    DPRA5,
    WCLK,
    WE);
  output DPO;
  output SPO;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input D;
  input DPRA0;
  input DPRA1;
  input DPRA2;
  input DPRA3;
  input DPRA4;
  input DPRA5;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire D;
  wire DPO;
  wire DPRA0;
  wire DPRA1;
  wire DPRA2;
  wire DPRA3;
  wire DPRA4;
  wire DPRA5;
  wire SPO;
  wire WCLK;
  wire WE;
  wire NLW_DP_WADR6_UNCONNECTED;
  wire NLW_DP_WADR7_UNCONNECTED;
  wire NLW_SP_WADR6_UNCONNECTED;
  wire NLW_SP_WADR7_UNCONNECTED;

  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    DP
       (.CLK(WCLK),
        .I(D),
        .O(DPO),
        .RADR0(DPRA0),
        .RADR1(DPRA1),
        .RADR2(DPRA2),
        .RADR3(DPRA3),
        .RADR4(DPRA4),
        .RADR5(DPRA5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_DP_WADR6_UNCONNECTED),
        .WADR7(NLW_DP_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    SP
       (.CLK(WCLK),
        .I(D),
        .O(SPO),
        .RADR0(A0),
        .RADR1(A1),
        .RADR2(A2),
        .RADR3(A3),
        .RADR4(A4),
        .RADR5(A5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_SP_WADR6_UNCONNECTED),
        .WADR7(NLW_SP_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM64X1D_HD587
   (DPO,
    SPO,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    D,
    DPRA0,
    DPRA1,
    DPRA2,
    DPRA3,
    DPRA4,
    DPRA5,
    WCLK,
    WE);
  output DPO;
  output SPO;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input D;
  input DPRA0;
  input DPRA1;
  input DPRA2;
  input DPRA3;
  input DPRA4;
  input DPRA5;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire D;
  wire DPO;
  wire DPRA0;
  wire DPRA1;
  wire DPRA2;
  wire DPRA3;
  wire DPRA4;
  wire DPRA5;
  wire SPO;
  wire WCLK;
  wire WE;
  wire NLW_DP_WADR6_UNCONNECTED;
  wire NLW_DP_WADR7_UNCONNECTED;
  wire NLW_SP_WADR6_UNCONNECTED;
  wire NLW_SP_WADR7_UNCONNECTED;

  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    DP
       (.CLK(WCLK),
        .I(D),
        .O(DPO),
        .RADR0(DPRA0),
        .RADR1(DPRA1),
        .RADR2(DPRA2),
        .RADR3(DPRA3),
        .RADR4(DPRA4),
        .RADR5(DPRA5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_DP_WADR6_UNCONNECTED),
        .WADR7(NLW_DP_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    SP
       (.CLK(WCLK),
        .I(D),
        .O(SPO),
        .RADR0(A0),
        .RADR1(A1),
        .RADR2(A2),
        .RADR3(A3),
        .RADR4(A4),
        .RADR5(A5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_SP_WADR6_UNCONNECTED),
        .WADR7(NLW_SP_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM64X1D_HD590
   (DPO,
    SPO,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    D,
    DPRA0,
    DPRA1,
    DPRA2,
    DPRA3,
    DPRA4,
    DPRA5,
    WCLK,
    WE);
  output DPO;
  output SPO;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input D;
  input DPRA0;
  input DPRA1;
  input DPRA2;
  input DPRA3;
  input DPRA4;
  input DPRA5;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire D;
  wire DPO;
  wire DPRA0;
  wire DPRA1;
  wire DPRA2;
  wire DPRA3;
  wire DPRA4;
  wire DPRA5;
  wire SPO;
  wire WCLK;
  wire WE;
  wire NLW_DP_WADR6_UNCONNECTED;
  wire NLW_DP_WADR7_UNCONNECTED;
  wire NLW_SP_WADR6_UNCONNECTED;
  wire NLW_SP_WADR7_UNCONNECTED;

  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    DP
       (.CLK(WCLK),
        .I(D),
        .O(DPO),
        .RADR0(DPRA0),
        .RADR1(DPRA1),
        .RADR2(DPRA2),
        .RADR3(DPRA3),
        .RADR4(DPRA4),
        .RADR5(DPRA5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_DP_WADR6_UNCONNECTED),
        .WADR7(NLW_DP_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    SP
       (.CLK(WCLK),
        .I(D),
        .O(SPO),
        .RADR0(A0),
        .RADR1(A1),
        .RADR2(A2),
        .RADR3(A3),
        .RADR4(A4),
        .RADR5(A5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_SP_WADR6_UNCONNECTED),
        .WADR7(NLW_SP_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM64X1D_HD591
   (DPO,
    SPO,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    D,
    DPRA0,
    DPRA1,
    DPRA2,
    DPRA3,
    DPRA4,
    DPRA5,
    WCLK,
    WE);
  output DPO;
  output SPO;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input D;
  input DPRA0;
  input DPRA1;
  input DPRA2;
  input DPRA3;
  input DPRA4;
  input DPRA5;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire D;
  wire DPO;
  wire DPRA0;
  wire DPRA1;
  wire DPRA2;
  wire DPRA3;
  wire DPRA4;
  wire DPRA5;
  wire SPO;
  wire WCLK;
  wire WE;
  wire NLW_DP_WADR6_UNCONNECTED;
  wire NLW_DP_WADR7_UNCONNECTED;
  wire NLW_SP_WADR6_UNCONNECTED;
  wire NLW_SP_WADR7_UNCONNECTED;

  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    DP
       (.CLK(WCLK),
        .I(D),
        .O(DPO),
        .RADR0(DPRA0),
        .RADR1(DPRA1),
        .RADR2(DPRA2),
        .RADR3(DPRA3),
        .RADR4(DPRA4),
        .RADR5(DPRA5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_DP_WADR6_UNCONNECTED),
        .WADR7(NLW_DP_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    SP
       (.CLK(WCLK),
        .I(D),
        .O(SPO),
        .RADR0(A0),
        .RADR1(A1),
        .RADR2(A2),
        .RADR3(A3),
        .RADR4(A4),
        .RADR5(A5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_SP_WADR6_UNCONNECTED),
        .WADR7(NLW_SP_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM64X1D_HD594
   (DPO,
    SPO,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    D,
    DPRA0,
    DPRA1,
    DPRA2,
    DPRA3,
    DPRA4,
    DPRA5,
    WCLK,
    WE);
  output DPO;
  output SPO;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input D;
  input DPRA0;
  input DPRA1;
  input DPRA2;
  input DPRA3;
  input DPRA4;
  input DPRA5;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire D;
  wire DPO;
  wire DPRA0;
  wire DPRA1;
  wire DPRA2;
  wire DPRA3;
  wire DPRA4;
  wire DPRA5;
  wire SPO;
  wire WCLK;
  wire WE;
  wire NLW_DP_WADR6_UNCONNECTED;
  wire NLW_DP_WADR7_UNCONNECTED;
  wire NLW_SP_WADR6_UNCONNECTED;
  wire NLW_SP_WADR7_UNCONNECTED;

  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    DP
       (.CLK(WCLK),
        .I(D),
        .O(DPO),
        .RADR0(DPRA0),
        .RADR1(DPRA1),
        .RADR2(DPRA2),
        .RADR3(DPRA3),
        .RADR4(DPRA4),
        .RADR5(DPRA5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_DP_WADR6_UNCONNECTED),
        .WADR7(NLW_DP_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    SP
       (.CLK(WCLK),
        .I(D),
        .O(SPO),
        .RADR0(A0),
        .RADR1(A1),
        .RADR2(A2),
        .RADR3(A3),
        .RADR4(A4),
        .RADR5(A5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_SP_WADR6_UNCONNECTED),
        .WADR7(NLW_SP_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM64X1D_HD595
   (DPO,
    SPO,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    D,
    DPRA0,
    DPRA1,
    DPRA2,
    DPRA3,
    DPRA4,
    DPRA5,
    WCLK,
    WE);
  output DPO;
  output SPO;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input D;
  input DPRA0;
  input DPRA1;
  input DPRA2;
  input DPRA3;
  input DPRA4;
  input DPRA5;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire D;
  wire DPO;
  wire DPRA0;
  wire DPRA1;
  wire DPRA2;
  wire DPRA3;
  wire DPRA4;
  wire DPRA5;
  wire SPO;
  wire WCLK;
  wire WE;
  wire NLW_DP_WADR6_UNCONNECTED;
  wire NLW_DP_WADR7_UNCONNECTED;
  wire NLW_SP_WADR6_UNCONNECTED;
  wire NLW_SP_WADR7_UNCONNECTED;

  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    DP
       (.CLK(WCLK),
        .I(D),
        .O(DPO),
        .RADR0(DPRA0),
        .RADR1(DPRA1),
        .RADR2(DPRA2),
        .RADR3(DPRA3),
        .RADR4(DPRA4),
        .RADR5(DPRA5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_DP_WADR6_UNCONNECTED),
        .WADR7(NLW_DP_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    SP
       (.CLK(WCLK),
        .I(D),
        .O(SPO),
        .RADR0(A0),
        .RADR1(A1),
        .RADR2(A2),
        .RADR3(A3),
        .RADR4(A4),
        .RADR5(A5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_SP_WADR6_UNCONNECTED),
        .WADR7(NLW_SP_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM64X1D_HD599
   (DPO,
    SPO,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    D,
    DPRA0,
    DPRA1,
    DPRA2,
    DPRA3,
    DPRA4,
    DPRA5,
    WCLK,
    WE);
  output DPO;
  output SPO;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input D;
  input DPRA0;
  input DPRA1;
  input DPRA2;
  input DPRA3;
  input DPRA4;
  input DPRA5;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire D;
  wire DPO;
  wire DPRA0;
  wire DPRA1;
  wire DPRA2;
  wire DPRA3;
  wire DPRA4;
  wire DPRA5;
  wire SPO;
  wire WCLK;
  wire WE;
  wire NLW_DP_WADR6_UNCONNECTED;
  wire NLW_DP_WADR7_UNCONNECTED;
  wire NLW_SP_WADR6_UNCONNECTED;
  wire NLW_SP_WADR7_UNCONNECTED;

  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    DP
       (.CLK(WCLK),
        .I(D),
        .O(DPO),
        .RADR0(DPRA0),
        .RADR1(DPRA1),
        .RADR2(DPRA2),
        .RADR3(DPRA3),
        .RADR4(DPRA4),
        .RADR5(DPRA5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_DP_WADR6_UNCONNECTED),
        .WADR7(NLW_DP_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    SP
       (.CLK(WCLK),
        .I(D),
        .O(SPO),
        .RADR0(A0),
        .RADR1(A1),
        .RADR2(A2),
        .RADR3(A3),
        .RADR4(A4),
        .RADR5(A5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_SP_WADR6_UNCONNECTED),
        .WADR7(NLW_SP_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM64X1D_HD600
   (DPO,
    SPO,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    D,
    DPRA0,
    DPRA1,
    DPRA2,
    DPRA3,
    DPRA4,
    DPRA5,
    WCLK,
    WE);
  output DPO;
  output SPO;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input D;
  input DPRA0;
  input DPRA1;
  input DPRA2;
  input DPRA3;
  input DPRA4;
  input DPRA5;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire D;
  wire DPO;
  wire DPRA0;
  wire DPRA1;
  wire DPRA2;
  wire DPRA3;
  wire DPRA4;
  wire DPRA5;
  wire SPO;
  wire WCLK;
  wire WE;
  wire NLW_DP_WADR6_UNCONNECTED;
  wire NLW_DP_WADR7_UNCONNECTED;
  wire NLW_SP_WADR6_UNCONNECTED;
  wire NLW_SP_WADR7_UNCONNECTED;

  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    DP
       (.CLK(WCLK),
        .I(D),
        .O(DPO),
        .RADR0(DPRA0),
        .RADR1(DPRA1),
        .RADR2(DPRA2),
        .RADR3(DPRA3),
        .RADR4(DPRA4),
        .RADR5(DPRA5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_DP_WADR6_UNCONNECTED),
        .WADR7(NLW_DP_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    SP
       (.CLK(WCLK),
        .I(D),
        .O(SPO),
        .RADR0(A0),
        .RADR1(A1),
        .RADR2(A2),
        .RADR3(A3),
        .RADR4(A4),
        .RADR5(A5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_SP_WADR6_UNCONNECTED),
        .WADR7(NLW_SP_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM64X1D_HD603
   (DPO,
    SPO,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    D,
    DPRA0,
    DPRA1,
    DPRA2,
    DPRA3,
    DPRA4,
    DPRA5,
    WCLK,
    WE);
  output DPO;
  output SPO;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input D;
  input DPRA0;
  input DPRA1;
  input DPRA2;
  input DPRA3;
  input DPRA4;
  input DPRA5;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire D;
  wire DPO;
  wire DPRA0;
  wire DPRA1;
  wire DPRA2;
  wire DPRA3;
  wire DPRA4;
  wire DPRA5;
  wire SPO;
  wire WCLK;
  wire WE;
  wire NLW_DP_WADR6_UNCONNECTED;
  wire NLW_DP_WADR7_UNCONNECTED;
  wire NLW_SP_WADR6_UNCONNECTED;
  wire NLW_SP_WADR7_UNCONNECTED;

  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    DP
       (.CLK(WCLK),
        .I(D),
        .O(DPO),
        .RADR0(DPRA0),
        .RADR1(DPRA1),
        .RADR2(DPRA2),
        .RADR3(DPRA3),
        .RADR4(DPRA4),
        .RADR5(DPRA5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_DP_WADR6_UNCONNECTED),
        .WADR7(NLW_DP_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    SP
       (.CLK(WCLK),
        .I(D),
        .O(SPO),
        .RADR0(A0),
        .RADR1(A1),
        .RADR2(A2),
        .RADR3(A3),
        .RADR4(A4),
        .RADR5(A5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_SP_WADR6_UNCONNECTED),
        .WADR7(NLW_SP_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM64X1D_HD604
   (DPO,
    SPO,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    D,
    DPRA0,
    DPRA1,
    DPRA2,
    DPRA3,
    DPRA4,
    DPRA5,
    WCLK,
    WE);
  output DPO;
  output SPO;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input D;
  input DPRA0;
  input DPRA1;
  input DPRA2;
  input DPRA3;
  input DPRA4;
  input DPRA5;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire D;
  wire DPO;
  wire DPRA0;
  wire DPRA1;
  wire DPRA2;
  wire DPRA3;
  wire DPRA4;
  wire DPRA5;
  wire SPO;
  wire WCLK;
  wire WE;
  wire NLW_DP_WADR6_UNCONNECTED;
  wire NLW_DP_WADR7_UNCONNECTED;
  wire NLW_SP_WADR6_UNCONNECTED;
  wire NLW_SP_WADR7_UNCONNECTED;

  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    DP
       (.CLK(WCLK),
        .I(D),
        .O(DPO),
        .RADR0(DPRA0),
        .RADR1(DPRA1),
        .RADR2(DPRA2),
        .RADR3(DPRA3),
        .RADR4(DPRA4),
        .RADR5(DPRA5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_DP_WADR6_UNCONNECTED),
        .WADR7(NLW_DP_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    SP
       (.CLK(WCLK),
        .I(D),
        .O(SPO),
        .RADR0(A0),
        .RADR1(A1),
        .RADR2(A2),
        .RADR3(A3),
        .RADR4(A4),
        .RADR5(A5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_SP_WADR6_UNCONNECTED),
        .WADR7(NLW_SP_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM64X1D_HD607
   (DPO,
    SPO,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    D,
    DPRA0,
    DPRA1,
    DPRA2,
    DPRA3,
    DPRA4,
    DPRA5,
    WCLK,
    WE);
  output DPO;
  output SPO;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input D;
  input DPRA0;
  input DPRA1;
  input DPRA2;
  input DPRA3;
  input DPRA4;
  input DPRA5;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire D;
  wire DPO;
  wire DPRA0;
  wire DPRA1;
  wire DPRA2;
  wire DPRA3;
  wire DPRA4;
  wire DPRA5;
  wire SPO;
  wire WCLK;
  wire WE;
  wire NLW_DP_WADR6_UNCONNECTED;
  wire NLW_DP_WADR7_UNCONNECTED;
  wire NLW_SP_WADR6_UNCONNECTED;
  wire NLW_SP_WADR7_UNCONNECTED;

  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    DP
       (.CLK(WCLK),
        .I(D),
        .O(DPO),
        .RADR0(DPRA0),
        .RADR1(DPRA1),
        .RADR2(DPRA2),
        .RADR3(DPRA3),
        .RADR4(DPRA4),
        .RADR5(DPRA5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_DP_WADR6_UNCONNECTED),
        .WADR7(NLW_DP_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    SP
       (.CLK(WCLK),
        .I(D),
        .O(SPO),
        .RADR0(A0),
        .RADR1(A1),
        .RADR2(A2),
        .RADR3(A3),
        .RADR4(A4),
        .RADR5(A5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_SP_WADR6_UNCONNECTED),
        .WADR7(NLW_SP_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM64X1D_HD608
   (DPO,
    SPO,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    D,
    DPRA0,
    DPRA1,
    DPRA2,
    DPRA3,
    DPRA4,
    DPRA5,
    WCLK,
    WE);
  output DPO;
  output SPO;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input D;
  input DPRA0;
  input DPRA1;
  input DPRA2;
  input DPRA3;
  input DPRA4;
  input DPRA5;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire D;
  wire DPO;
  wire DPRA0;
  wire DPRA1;
  wire DPRA2;
  wire DPRA3;
  wire DPRA4;
  wire DPRA5;
  wire SPO;
  wire WCLK;
  wire WE;
  wire NLW_DP_WADR6_UNCONNECTED;
  wire NLW_DP_WADR7_UNCONNECTED;
  wire NLW_SP_WADR6_UNCONNECTED;
  wire NLW_SP_WADR7_UNCONNECTED;

  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    DP
       (.CLK(WCLK),
        .I(D),
        .O(DPO),
        .RADR0(DPRA0),
        .RADR1(DPRA1),
        .RADR2(DPRA2),
        .RADR3(DPRA3),
        .RADR4(DPRA4),
        .RADR5(DPRA5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_DP_WADR6_UNCONNECTED),
        .WADR7(NLW_DP_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    SP
       (.CLK(WCLK),
        .I(D),
        .O(SPO),
        .RADR0(A0),
        .RADR1(A1),
        .RADR2(A2),
        .RADR3(A3),
        .RADR4(A4),
        .RADR5(A5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_SP_WADR6_UNCONNECTED),
        .WADR7(NLW_SP_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM64X1D_HD611
   (DPO,
    SPO,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    D,
    DPRA0,
    DPRA1,
    DPRA2,
    DPRA3,
    DPRA4,
    DPRA5,
    WCLK,
    WE);
  output DPO;
  output SPO;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input D;
  input DPRA0;
  input DPRA1;
  input DPRA2;
  input DPRA3;
  input DPRA4;
  input DPRA5;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire D;
  wire DPO;
  wire DPRA0;
  wire DPRA1;
  wire DPRA2;
  wire DPRA3;
  wire DPRA4;
  wire DPRA5;
  wire SPO;
  wire WCLK;
  wire WE;
  wire NLW_DP_WADR6_UNCONNECTED;
  wire NLW_DP_WADR7_UNCONNECTED;
  wire NLW_SP_WADR6_UNCONNECTED;
  wire NLW_SP_WADR7_UNCONNECTED;

  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    DP
       (.CLK(WCLK),
        .I(D),
        .O(DPO),
        .RADR0(DPRA0),
        .RADR1(DPRA1),
        .RADR2(DPRA2),
        .RADR3(DPRA3),
        .RADR4(DPRA4),
        .RADR5(DPRA5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_DP_WADR6_UNCONNECTED),
        .WADR7(NLW_DP_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    SP
       (.CLK(WCLK),
        .I(D),
        .O(SPO),
        .RADR0(A0),
        .RADR1(A1),
        .RADR2(A2),
        .RADR3(A3),
        .RADR4(A4),
        .RADR5(A5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_SP_WADR6_UNCONNECTED),
        .WADR7(NLW_SP_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM64X1D_HD612
   (DPO,
    SPO,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    D,
    DPRA0,
    DPRA1,
    DPRA2,
    DPRA3,
    DPRA4,
    DPRA5,
    WCLK,
    WE);
  output DPO;
  output SPO;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input D;
  input DPRA0;
  input DPRA1;
  input DPRA2;
  input DPRA3;
  input DPRA4;
  input DPRA5;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire D;
  wire DPO;
  wire DPRA0;
  wire DPRA1;
  wire DPRA2;
  wire DPRA3;
  wire DPRA4;
  wire DPRA5;
  wire SPO;
  wire WCLK;
  wire WE;
  wire NLW_DP_WADR6_UNCONNECTED;
  wire NLW_DP_WADR7_UNCONNECTED;
  wire NLW_SP_WADR6_UNCONNECTED;
  wire NLW_SP_WADR7_UNCONNECTED;

  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    DP
       (.CLK(WCLK),
        .I(D),
        .O(DPO),
        .RADR0(DPRA0),
        .RADR1(DPRA1),
        .RADR2(DPRA2),
        .RADR3(DPRA3),
        .RADR4(DPRA4),
        .RADR5(DPRA5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_DP_WADR6_UNCONNECTED),
        .WADR7(NLW_DP_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    SP
       (.CLK(WCLK),
        .I(D),
        .O(SPO),
        .RADR0(A0),
        .RADR1(A1),
        .RADR2(A2),
        .RADR3(A3),
        .RADR4(A4),
        .RADR5(A5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_SP_WADR6_UNCONNECTED),
        .WADR7(NLW_SP_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM64X1D_HD615
   (DPO,
    SPO,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    D,
    DPRA0,
    DPRA1,
    DPRA2,
    DPRA3,
    DPRA4,
    DPRA5,
    WCLK,
    WE);
  output DPO;
  output SPO;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input D;
  input DPRA0;
  input DPRA1;
  input DPRA2;
  input DPRA3;
  input DPRA4;
  input DPRA5;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire D;
  wire DPO;
  wire DPRA0;
  wire DPRA1;
  wire DPRA2;
  wire DPRA3;
  wire DPRA4;
  wire DPRA5;
  wire SPO;
  wire WCLK;
  wire WE;
  wire NLW_DP_WADR6_UNCONNECTED;
  wire NLW_DP_WADR7_UNCONNECTED;
  wire NLW_SP_WADR6_UNCONNECTED;
  wire NLW_SP_WADR7_UNCONNECTED;

  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    DP
       (.CLK(WCLK),
        .I(D),
        .O(DPO),
        .RADR0(DPRA0),
        .RADR1(DPRA1),
        .RADR2(DPRA2),
        .RADR3(DPRA3),
        .RADR4(DPRA4),
        .RADR5(DPRA5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_DP_WADR6_UNCONNECTED),
        .WADR7(NLW_DP_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    SP
       (.CLK(WCLK),
        .I(D),
        .O(SPO),
        .RADR0(A0),
        .RADR1(A1),
        .RADR2(A2),
        .RADR3(A3),
        .RADR4(A4),
        .RADR5(A5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_SP_WADR6_UNCONNECTED),
        .WADR7(NLW_SP_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM64X1D_HD616
   (DPO,
    SPO,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    D,
    DPRA0,
    DPRA1,
    DPRA2,
    DPRA3,
    DPRA4,
    DPRA5,
    WCLK,
    WE);
  output DPO;
  output SPO;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input D;
  input DPRA0;
  input DPRA1;
  input DPRA2;
  input DPRA3;
  input DPRA4;
  input DPRA5;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire D;
  wire DPO;
  wire DPRA0;
  wire DPRA1;
  wire DPRA2;
  wire DPRA3;
  wire DPRA4;
  wire DPRA5;
  wire SPO;
  wire WCLK;
  wire WE;
  wire NLW_DP_WADR6_UNCONNECTED;
  wire NLW_DP_WADR7_UNCONNECTED;
  wire NLW_SP_WADR6_UNCONNECTED;
  wire NLW_SP_WADR7_UNCONNECTED;

  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    DP
       (.CLK(WCLK),
        .I(D),
        .O(DPO),
        .RADR0(DPRA0),
        .RADR1(DPRA1),
        .RADR2(DPRA2),
        .RADR3(DPRA3),
        .RADR4(DPRA4),
        .RADR5(DPRA5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_DP_WADR6_UNCONNECTED),
        .WADR7(NLW_DP_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    SP
       (.CLK(WCLK),
        .I(D),
        .O(SPO),
        .RADR0(A0),
        .RADR1(A1),
        .RADR2(A2),
        .RADR3(A3),
        .RADR4(A4),
        .RADR5(A5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_SP_WADR6_UNCONNECTED),
        .WADR7(NLW_SP_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM64X1D_HD619
   (DPO,
    SPO,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    D,
    DPRA0,
    DPRA1,
    DPRA2,
    DPRA3,
    DPRA4,
    DPRA5,
    WCLK,
    WE);
  output DPO;
  output SPO;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input D;
  input DPRA0;
  input DPRA1;
  input DPRA2;
  input DPRA3;
  input DPRA4;
  input DPRA5;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire D;
  wire DPO;
  wire DPRA0;
  wire DPRA1;
  wire DPRA2;
  wire DPRA3;
  wire DPRA4;
  wire DPRA5;
  wire SPO;
  wire WCLK;
  wire WE;
  wire NLW_DP_WADR6_UNCONNECTED;
  wire NLW_DP_WADR7_UNCONNECTED;
  wire NLW_SP_WADR6_UNCONNECTED;
  wire NLW_SP_WADR7_UNCONNECTED;

  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    DP
       (.CLK(WCLK),
        .I(D),
        .O(DPO),
        .RADR0(DPRA0),
        .RADR1(DPRA1),
        .RADR2(DPRA2),
        .RADR3(DPRA3),
        .RADR4(DPRA4),
        .RADR5(DPRA5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_DP_WADR6_UNCONNECTED),
        .WADR7(NLW_DP_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    SP
       (.CLK(WCLK),
        .I(D),
        .O(SPO),
        .RADR0(A0),
        .RADR1(A1),
        .RADR2(A2),
        .RADR3(A3),
        .RADR4(A4),
        .RADR5(A5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_SP_WADR6_UNCONNECTED),
        .WADR7(NLW_SP_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM64X1D_HD620
   (DPO,
    SPO,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    D,
    DPRA0,
    DPRA1,
    DPRA2,
    DPRA3,
    DPRA4,
    DPRA5,
    WCLK,
    WE);
  output DPO;
  output SPO;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input D;
  input DPRA0;
  input DPRA1;
  input DPRA2;
  input DPRA3;
  input DPRA4;
  input DPRA5;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire D;
  wire DPO;
  wire DPRA0;
  wire DPRA1;
  wire DPRA2;
  wire DPRA3;
  wire DPRA4;
  wire DPRA5;
  wire SPO;
  wire WCLK;
  wire WE;
  wire NLW_DP_WADR6_UNCONNECTED;
  wire NLW_DP_WADR7_UNCONNECTED;
  wire NLW_SP_WADR6_UNCONNECTED;
  wire NLW_SP_WADR7_UNCONNECTED;

  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    DP
       (.CLK(WCLK),
        .I(D),
        .O(DPO),
        .RADR0(DPRA0),
        .RADR1(DPRA1),
        .RADR2(DPRA2),
        .RADR3(DPRA3),
        .RADR4(DPRA4),
        .RADR5(DPRA5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_DP_WADR6_UNCONNECTED),
        .WADR7(NLW_DP_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    SP
       (.CLK(WCLK),
        .I(D),
        .O(SPO),
        .RADR0(A0),
        .RADR1(A1),
        .RADR2(A2),
        .RADR3(A3),
        .RADR4(A4),
        .RADR5(A5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_SP_WADR6_UNCONNECTED),
        .WADR7(NLW_SP_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM64X1D_HD623
   (DPO,
    SPO,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    D,
    DPRA0,
    DPRA1,
    DPRA2,
    DPRA3,
    DPRA4,
    DPRA5,
    WCLK,
    WE);
  output DPO;
  output SPO;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input D;
  input DPRA0;
  input DPRA1;
  input DPRA2;
  input DPRA3;
  input DPRA4;
  input DPRA5;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire D;
  wire DPO;
  wire DPRA0;
  wire DPRA1;
  wire DPRA2;
  wire DPRA3;
  wire DPRA4;
  wire DPRA5;
  wire SPO;
  wire WCLK;
  wire WE;
  wire NLW_DP_WADR6_UNCONNECTED;
  wire NLW_DP_WADR7_UNCONNECTED;
  wire NLW_SP_WADR6_UNCONNECTED;
  wire NLW_SP_WADR7_UNCONNECTED;

  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    DP
       (.CLK(WCLK),
        .I(D),
        .O(DPO),
        .RADR0(DPRA0),
        .RADR1(DPRA1),
        .RADR2(DPRA2),
        .RADR3(DPRA3),
        .RADR4(DPRA4),
        .RADR5(DPRA5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_DP_WADR6_UNCONNECTED),
        .WADR7(NLW_DP_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    SP
       (.CLK(WCLK),
        .I(D),
        .O(SPO),
        .RADR0(A0),
        .RADR1(A1),
        .RADR2(A2),
        .RADR3(A3),
        .RADR4(A4),
        .RADR5(A5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_SP_WADR6_UNCONNECTED),
        .WADR7(NLW_SP_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM64X1D_HD624
   (DPO,
    SPO,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    D,
    DPRA0,
    DPRA1,
    DPRA2,
    DPRA3,
    DPRA4,
    DPRA5,
    WCLK,
    WE);
  output DPO;
  output SPO;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input D;
  input DPRA0;
  input DPRA1;
  input DPRA2;
  input DPRA3;
  input DPRA4;
  input DPRA5;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire D;
  wire DPO;
  wire DPRA0;
  wire DPRA1;
  wire DPRA2;
  wire DPRA3;
  wire DPRA4;
  wire DPRA5;
  wire SPO;
  wire WCLK;
  wire WE;
  wire NLW_DP_WADR6_UNCONNECTED;
  wire NLW_DP_WADR7_UNCONNECTED;
  wire NLW_SP_WADR6_UNCONNECTED;
  wire NLW_SP_WADR7_UNCONNECTED;

  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    DP
       (.CLK(WCLK),
        .I(D),
        .O(DPO),
        .RADR0(DPRA0),
        .RADR1(DPRA1),
        .RADR2(DPRA2),
        .RADR3(DPRA3),
        .RADR4(DPRA4),
        .RADR5(DPRA5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_DP_WADR6_UNCONNECTED),
        .WADR7(NLW_DP_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    SP
       (.CLK(WCLK),
        .I(D),
        .O(SPO),
        .RADR0(A0),
        .RADR1(A1),
        .RADR2(A2),
        .RADR3(A3),
        .RADR4(A4),
        .RADR5(A5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_SP_WADR6_UNCONNECTED),
        .WADR7(NLW_SP_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM64X1D_HD627
   (DPO,
    SPO,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    D,
    DPRA0,
    DPRA1,
    DPRA2,
    DPRA3,
    DPRA4,
    DPRA5,
    WCLK,
    WE);
  output DPO;
  output SPO;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input D;
  input DPRA0;
  input DPRA1;
  input DPRA2;
  input DPRA3;
  input DPRA4;
  input DPRA5;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire D;
  wire DPO;
  wire DPRA0;
  wire DPRA1;
  wire DPRA2;
  wire DPRA3;
  wire DPRA4;
  wire DPRA5;
  wire SPO;
  wire WCLK;
  wire WE;
  wire NLW_DP_WADR6_UNCONNECTED;
  wire NLW_DP_WADR7_UNCONNECTED;
  wire NLW_SP_WADR6_UNCONNECTED;
  wire NLW_SP_WADR7_UNCONNECTED;

  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    DP
       (.CLK(WCLK),
        .I(D),
        .O(DPO),
        .RADR0(DPRA0),
        .RADR1(DPRA1),
        .RADR2(DPRA2),
        .RADR3(DPRA3),
        .RADR4(DPRA4),
        .RADR5(DPRA5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_DP_WADR6_UNCONNECTED),
        .WADR7(NLW_DP_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    SP
       (.CLK(WCLK),
        .I(D),
        .O(SPO),
        .RADR0(A0),
        .RADR1(A1),
        .RADR2(A2),
        .RADR3(A3),
        .RADR4(A4),
        .RADR5(A5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_SP_WADR6_UNCONNECTED),
        .WADR7(NLW_SP_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM64X1D_HD628
   (DPO,
    SPO,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    D,
    DPRA0,
    DPRA1,
    DPRA2,
    DPRA3,
    DPRA4,
    DPRA5,
    WCLK,
    WE);
  output DPO;
  output SPO;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input D;
  input DPRA0;
  input DPRA1;
  input DPRA2;
  input DPRA3;
  input DPRA4;
  input DPRA5;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire D;
  wire DPO;
  wire DPRA0;
  wire DPRA1;
  wire DPRA2;
  wire DPRA3;
  wire DPRA4;
  wire DPRA5;
  wire SPO;
  wire WCLK;
  wire WE;
  wire NLW_DP_WADR6_UNCONNECTED;
  wire NLW_DP_WADR7_UNCONNECTED;
  wire NLW_SP_WADR6_UNCONNECTED;
  wire NLW_SP_WADR7_UNCONNECTED;

  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    DP
       (.CLK(WCLK),
        .I(D),
        .O(DPO),
        .RADR0(DPRA0),
        .RADR1(DPRA1),
        .RADR2(DPRA2),
        .RADR3(DPRA3),
        .RADR4(DPRA4),
        .RADR5(DPRA5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_DP_WADR6_UNCONNECTED),
        .WADR7(NLW_DP_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    SP
       (.CLK(WCLK),
        .I(D),
        .O(SPO),
        .RADR0(A0),
        .RADR1(A1),
        .RADR2(A2),
        .RADR3(A3),
        .RADR4(A4),
        .RADR5(A5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_SP_WADR6_UNCONNECTED),
        .WADR7(NLW_SP_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM64X1D_HD631
   (DPO,
    SPO,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    D,
    DPRA0,
    DPRA1,
    DPRA2,
    DPRA3,
    DPRA4,
    DPRA5,
    WCLK,
    WE);
  output DPO;
  output SPO;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input D;
  input DPRA0;
  input DPRA1;
  input DPRA2;
  input DPRA3;
  input DPRA4;
  input DPRA5;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire D;
  wire DPO;
  wire DPRA0;
  wire DPRA1;
  wire DPRA2;
  wire DPRA3;
  wire DPRA4;
  wire DPRA5;
  wire SPO;
  wire WCLK;
  wire WE;
  wire NLW_DP_WADR6_UNCONNECTED;
  wire NLW_DP_WADR7_UNCONNECTED;
  wire NLW_SP_WADR6_UNCONNECTED;
  wire NLW_SP_WADR7_UNCONNECTED;

  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    DP
       (.CLK(WCLK),
        .I(D),
        .O(DPO),
        .RADR0(DPRA0),
        .RADR1(DPRA1),
        .RADR2(DPRA2),
        .RADR3(DPRA3),
        .RADR4(DPRA4),
        .RADR5(DPRA5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_DP_WADR6_UNCONNECTED),
        .WADR7(NLW_DP_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    SP
       (.CLK(WCLK),
        .I(D),
        .O(SPO),
        .RADR0(A0),
        .RADR1(A1),
        .RADR2(A2),
        .RADR3(A3),
        .RADR4(A4),
        .RADR5(A5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_SP_WADR6_UNCONNECTED),
        .WADR7(NLW_SP_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM64X1D_HD632
   (DPO,
    SPO,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    D,
    DPRA0,
    DPRA1,
    DPRA2,
    DPRA3,
    DPRA4,
    DPRA5,
    WCLK,
    WE);
  output DPO;
  output SPO;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input D;
  input DPRA0;
  input DPRA1;
  input DPRA2;
  input DPRA3;
  input DPRA4;
  input DPRA5;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire D;
  wire DPO;
  wire DPRA0;
  wire DPRA1;
  wire DPRA2;
  wire DPRA3;
  wire DPRA4;
  wire DPRA5;
  wire SPO;
  wire WCLK;
  wire WE;
  wire NLW_DP_WADR6_UNCONNECTED;
  wire NLW_DP_WADR7_UNCONNECTED;
  wire NLW_SP_WADR6_UNCONNECTED;
  wire NLW_SP_WADR7_UNCONNECTED;

  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    DP
       (.CLK(WCLK),
        .I(D),
        .O(DPO),
        .RADR0(DPRA0),
        .RADR1(DPRA1),
        .RADR2(DPRA2),
        .RADR3(DPRA3),
        .RADR4(DPRA4),
        .RADR5(DPRA5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_DP_WADR6_UNCONNECTED),
        .WADR7(NLW_DP_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    SP
       (.CLK(WCLK),
        .I(D),
        .O(SPO),
        .RADR0(A0),
        .RADR1(A1),
        .RADR2(A2),
        .RADR3(A3),
        .RADR4(A4),
        .RADR5(A5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_SP_WADR6_UNCONNECTED),
        .WADR7(NLW_SP_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM64X1D_HD635
   (DPO,
    SPO,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    D,
    DPRA0,
    DPRA1,
    DPRA2,
    DPRA3,
    DPRA4,
    DPRA5,
    WCLK,
    WE);
  output DPO;
  output SPO;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input D;
  input DPRA0;
  input DPRA1;
  input DPRA2;
  input DPRA3;
  input DPRA4;
  input DPRA5;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire D;
  wire DPO;
  wire DPRA0;
  wire DPRA1;
  wire DPRA2;
  wire DPRA3;
  wire DPRA4;
  wire DPRA5;
  wire SPO;
  wire WCLK;
  wire WE;
  wire NLW_DP_WADR6_UNCONNECTED;
  wire NLW_DP_WADR7_UNCONNECTED;
  wire NLW_SP_WADR6_UNCONNECTED;
  wire NLW_SP_WADR7_UNCONNECTED;

  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    DP
       (.CLK(WCLK),
        .I(D),
        .O(DPO),
        .RADR0(DPRA0),
        .RADR1(DPRA1),
        .RADR2(DPRA2),
        .RADR3(DPRA3),
        .RADR4(DPRA4),
        .RADR5(DPRA5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_DP_WADR6_UNCONNECTED),
        .WADR7(NLW_DP_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    SP
       (.CLK(WCLK),
        .I(D),
        .O(SPO),
        .RADR0(A0),
        .RADR1(A1),
        .RADR2(A2),
        .RADR3(A3),
        .RADR4(A4),
        .RADR5(A5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_SP_WADR6_UNCONNECTED),
        .WADR7(NLW_SP_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM64X1D_HD636
   (DPO,
    SPO,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    D,
    DPRA0,
    DPRA1,
    DPRA2,
    DPRA3,
    DPRA4,
    DPRA5,
    WCLK,
    WE);
  output DPO;
  output SPO;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input D;
  input DPRA0;
  input DPRA1;
  input DPRA2;
  input DPRA3;
  input DPRA4;
  input DPRA5;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire D;
  wire DPO;
  wire DPRA0;
  wire DPRA1;
  wire DPRA2;
  wire DPRA3;
  wire DPRA4;
  wire DPRA5;
  wire SPO;
  wire WCLK;
  wire WE;
  wire NLW_DP_WADR6_UNCONNECTED;
  wire NLW_DP_WADR7_UNCONNECTED;
  wire NLW_SP_WADR6_UNCONNECTED;
  wire NLW_SP_WADR7_UNCONNECTED;

  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    DP
       (.CLK(WCLK),
        .I(D),
        .O(DPO),
        .RADR0(DPRA0),
        .RADR1(DPRA1),
        .RADR2(DPRA2),
        .RADR3(DPRA3),
        .RADR4(DPRA4),
        .RADR5(DPRA5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_DP_WADR6_UNCONNECTED),
        .WADR7(NLW_DP_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    SP
       (.CLK(WCLK),
        .I(D),
        .O(SPO),
        .RADR0(A0),
        .RADR1(A1),
        .RADR2(A2),
        .RADR3(A3),
        .RADR4(A4),
        .RADR5(A5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_SP_WADR6_UNCONNECTED),
        .WADR7(NLW_SP_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM64X1D_HD639
   (DPO,
    SPO,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    D,
    DPRA0,
    DPRA1,
    DPRA2,
    DPRA3,
    DPRA4,
    DPRA5,
    WCLK,
    WE);
  output DPO;
  output SPO;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input D;
  input DPRA0;
  input DPRA1;
  input DPRA2;
  input DPRA3;
  input DPRA4;
  input DPRA5;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire D;
  wire DPO;
  wire DPRA0;
  wire DPRA1;
  wire DPRA2;
  wire DPRA3;
  wire DPRA4;
  wire DPRA5;
  wire SPO;
  wire WCLK;
  wire WE;
  wire NLW_DP_WADR6_UNCONNECTED;
  wire NLW_DP_WADR7_UNCONNECTED;
  wire NLW_SP_WADR6_UNCONNECTED;
  wire NLW_SP_WADR7_UNCONNECTED;

  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    DP
       (.CLK(WCLK),
        .I(D),
        .O(DPO),
        .RADR0(DPRA0),
        .RADR1(DPRA1),
        .RADR2(DPRA2),
        .RADR3(DPRA3),
        .RADR4(DPRA4),
        .RADR5(DPRA5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_DP_WADR6_UNCONNECTED),
        .WADR7(NLW_DP_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    SP
       (.CLK(WCLK),
        .I(D),
        .O(SPO),
        .RADR0(A0),
        .RADR1(A1),
        .RADR2(A2),
        .RADR3(A3),
        .RADR4(A4),
        .RADR5(A5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_SP_WADR6_UNCONNECTED),
        .WADR7(NLW_SP_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM64X1D_HD640
   (DPO,
    SPO,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    D,
    DPRA0,
    DPRA1,
    DPRA2,
    DPRA3,
    DPRA4,
    DPRA5,
    WCLK,
    WE);
  output DPO;
  output SPO;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input D;
  input DPRA0;
  input DPRA1;
  input DPRA2;
  input DPRA3;
  input DPRA4;
  input DPRA5;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire D;
  wire DPO;
  wire DPRA0;
  wire DPRA1;
  wire DPRA2;
  wire DPRA3;
  wire DPRA4;
  wire DPRA5;
  wire SPO;
  wire WCLK;
  wire WE;
  wire NLW_DP_WADR6_UNCONNECTED;
  wire NLW_DP_WADR7_UNCONNECTED;
  wire NLW_SP_WADR6_UNCONNECTED;
  wire NLW_SP_WADR7_UNCONNECTED;

  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    DP
       (.CLK(WCLK),
        .I(D),
        .O(DPO),
        .RADR0(DPRA0),
        .RADR1(DPRA1),
        .RADR2(DPRA2),
        .RADR3(DPRA3),
        .RADR4(DPRA4),
        .RADR5(DPRA5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_DP_WADR6_UNCONNECTED),
        .WADR7(NLW_DP_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    SP
       (.CLK(WCLK),
        .I(D),
        .O(SPO),
        .RADR0(A0),
        .RADR1(A1),
        .RADR2(A2),
        .RADR3(A3),
        .RADR4(A4),
        .RADR5(A5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_SP_WADR6_UNCONNECTED),
        .WADR7(NLW_SP_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM64X1D_HD643
   (DPO,
    SPO,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    D,
    DPRA0,
    DPRA1,
    DPRA2,
    DPRA3,
    DPRA4,
    DPRA5,
    WCLK,
    WE);
  output DPO;
  output SPO;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input D;
  input DPRA0;
  input DPRA1;
  input DPRA2;
  input DPRA3;
  input DPRA4;
  input DPRA5;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire D;
  wire DPO;
  wire DPRA0;
  wire DPRA1;
  wire DPRA2;
  wire DPRA3;
  wire DPRA4;
  wire DPRA5;
  wire SPO;
  wire WCLK;
  wire WE;
  wire NLW_DP_WADR6_UNCONNECTED;
  wire NLW_DP_WADR7_UNCONNECTED;
  wire NLW_SP_WADR6_UNCONNECTED;
  wire NLW_SP_WADR7_UNCONNECTED;

  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    DP
       (.CLK(WCLK),
        .I(D),
        .O(DPO),
        .RADR0(DPRA0),
        .RADR1(DPRA1),
        .RADR2(DPRA2),
        .RADR3(DPRA3),
        .RADR4(DPRA4),
        .RADR5(DPRA5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_DP_WADR6_UNCONNECTED),
        .WADR7(NLW_DP_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    SP
       (.CLK(WCLK),
        .I(D),
        .O(SPO),
        .RADR0(A0),
        .RADR1(A1),
        .RADR2(A2),
        .RADR3(A3),
        .RADR4(A4),
        .RADR5(A5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_SP_WADR6_UNCONNECTED),
        .WADR7(NLW_SP_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM64X1D_HD644
   (DPO,
    SPO,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    D,
    DPRA0,
    DPRA1,
    DPRA2,
    DPRA3,
    DPRA4,
    DPRA5,
    WCLK,
    WE);
  output DPO;
  output SPO;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input D;
  input DPRA0;
  input DPRA1;
  input DPRA2;
  input DPRA3;
  input DPRA4;
  input DPRA5;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire D;
  wire DPO;
  wire DPRA0;
  wire DPRA1;
  wire DPRA2;
  wire DPRA3;
  wire DPRA4;
  wire DPRA5;
  wire SPO;
  wire WCLK;
  wire WE;
  wire NLW_DP_WADR6_UNCONNECTED;
  wire NLW_DP_WADR7_UNCONNECTED;
  wire NLW_SP_WADR6_UNCONNECTED;
  wire NLW_SP_WADR7_UNCONNECTED;

  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    DP
       (.CLK(WCLK),
        .I(D),
        .O(DPO),
        .RADR0(DPRA0),
        .RADR1(DPRA1),
        .RADR2(DPRA2),
        .RADR3(DPRA3),
        .RADR4(DPRA4),
        .RADR5(DPRA5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_DP_WADR6_UNCONNECTED),
        .WADR7(NLW_DP_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    SP
       (.CLK(WCLK),
        .I(D),
        .O(SPO),
        .RADR0(A0),
        .RADR1(A1),
        .RADR2(A2),
        .RADR3(A3),
        .RADR4(A4),
        .RADR5(A5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_SP_WADR6_UNCONNECTED),
        .WADR7(NLW_SP_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM64X1D_HD647
   (DPO,
    SPO,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    D,
    DPRA0,
    DPRA1,
    DPRA2,
    DPRA3,
    DPRA4,
    DPRA5,
    WCLK,
    WE);
  output DPO;
  output SPO;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input D;
  input DPRA0;
  input DPRA1;
  input DPRA2;
  input DPRA3;
  input DPRA4;
  input DPRA5;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire D;
  wire DPO;
  wire DPRA0;
  wire DPRA1;
  wire DPRA2;
  wire DPRA3;
  wire DPRA4;
  wire DPRA5;
  wire SPO;
  wire WCLK;
  wire WE;
  wire NLW_DP_WADR6_UNCONNECTED;
  wire NLW_DP_WADR7_UNCONNECTED;
  wire NLW_SP_WADR6_UNCONNECTED;
  wire NLW_SP_WADR7_UNCONNECTED;

  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    DP
       (.CLK(WCLK),
        .I(D),
        .O(DPO),
        .RADR0(DPRA0),
        .RADR1(DPRA1),
        .RADR2(DPRA2),
        .RADR3(DPRA3),
        .RADR4(DPRA4),
        .RADR5(DPRA5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_DP_WADR6_UNCONNECTED),
        .WADR7(NLW_DP_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    SP
       (.CLK(WCLK),
        .I(D),
        .O(SPO),
        .RADR0(A0),
        .RADR1(A1),
        .RADR2(A2),
        .RADR3(A3),
        .RADR4(A4),
        .RADR5(A5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_SP_WADR6_UNCONNECTED),
        .WADR7(NLW_SP_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM64X1D_HD648
   (DPO,
    SPO,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    D,
    DPRA0,
    DPRA1,
    DPRA2,
    DPRA3,
    DPRA4,
    DPRA5,
    WCLK,
    WE);
  output DPO;
  output SPO;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input D;
  input DPRA0;
  input DPRA1;
  input DPRA2;
  input DPRA3;
  input DPRA4;
  input DPRA5;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire D;
  wire DPO;
  wire DPRA0;
  wire DPRA1;
  wire DPRA2;
  wire DPRA3;
  wire DPRA4;
  wire DPRA5;
  wire SPO;
  wire WCLK;
  wire WE;
  wire NLW_DP_WADR6_UNCONNECTED;
  wire NLW_DP_WADR7_UNCONNECTED;
  wire NLW_SP_WADR6_UNCONNECTED;
  wire NLW_SP_WADR7_UNCONNECTED;

  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    DP
       (.CLK(WCLK),
        .I(D),
        .O(DPO),
        .RADR0(DPRA0),
        .RADR1(DPRA1),
        .RADR2(DPRA2),
        .RADR3(DPRA3),
        .RADR4(DPRA4),
        .RADR5(DPRA5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_DP_WADR6_UNCONNECTED),
        .WADR7(NLW_DP_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    SP
       (.CLK(WCLK),
        .I(D),
        .O(SPO),
        .RADR0(A0),
        .RADR1(A1),
        .RADR2(A2),
        .RADR3(A3),
        .RADR4(A4),
        .RADR5(A5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_SP_WADR6_UNCONNECTED),
        .WADR7(NLW_SP_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM64X1D_HD651
   (DPO,
    SPO,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    D,
    DPRA0,
    DPRA1,
    DPRA2,
    DPRA3,
    DPRA4,
    DPRA5,
    WCLK,
    WE);
  output DPO;
  output SPO;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input D;
  input DPRA0;
  input DPRA1;
  input DPRA2;
  input DPRA3;
  input DPRA4;
  input DPRA5;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire D;
  wire DPO;
  wire DPRA0;
  wire DPRA1;
  wire DPRA2;
  wire DPRA3;
  wire DPRA4;
  wire DPRA5;
  wire SPO;
  wire WCLK;
  wire WE;
  wire NLW_DP_WADR6_UNCONNECTED;
  wire NLW_DP_WADR7_UNCONNECTED;
  wire NLW_SP_WADR6_UNCONNECTED;
  wire NLW_SP_WADR7_UNCONNECTED;

  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    DP
       (.CLK(WCLK),
        .I(D),
        .O(DPO),
        .RADR0(DPRA0),
        .RADR1(DPRA1),
        .RADR2(DPRA2),
        .RADR3(DPRA3),
        .RADR4(DPRA4),
        .RADR5(DPRA5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_DP_WADR6_UNCONNECTED),
        .WADR7(NLW_DP_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    SP
       (.CLK(WCLK),
        .I(D),
        .O(SPO),
        .RADR0(A0),
        .RADR1(A1),
        .RADR2(A2),
        .RADR3(A3),
        .RADR4(A4),
        .RADR5(A5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_SP_WADR6_UNCONNECTED),
        .WADR7(NLW_SP_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM64X1D_HD652
   (DPO,
    SPO,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    D,
    DPRA0,
    DPRA1,
    DPRA2,
    DPRA3,
    DPRA4,
    DPRA5,
    WCLK,
    WE);
  output DPO;
  output SPO;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input D;
  input DPRA0;
  input DPRA1;
  input DPRA2;
  input DPRA3;
  input DPRA4;
  input DPRA5;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire D;
  wire DPO;
  wire DPRA0;
  wire DPRA1;
  wire DPRA2;
  wire DPRA3;
  wire DPRA4;
  wire DPRA5;
  wire SPO;
  wire WCLK;
  wire WE;
  wire NLW_DP_WADR6_UNCONNECTED;
  wire NLW_DP_WADR7_UNCONNECTED;
  wire NLW_SP_WADR6_UNCONNECTED;
  wire NLW_SP_WADR7_UNCONNECTED;

  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    DP
       (.CLK(WCLK),
        .I(D),
        .O(DPO),
        .RADR0(DPRA0),
        .RADR1(DPRA1),
        .RADR2(DPRA2),
        .RADR3(DPRA3),
        .RADR4(DPRA4),
        .RADR5(DPRA5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_DP_WADR6_UNCONNECTED),
        .WADR7(NLW_DP_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    SP
       (.CLK(WCLK),
        .I(D),
        .O(SPO),
        .RADR0(A0),
        .RADR1(A1),
        .RADR2(A2),
        .RADR3(A3),
        .RADR4(A4),
        .RADR5(A5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_SP_WADR6_UNCONNECTED),
        .WADR7(NLW_SP_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM64X1D_HD655
   (DPO,
    SPO,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    D,
    DPRA0,
    DPRA1,
    DPRA2,
    DPRA3,
    DPRA4,
    DPRA5,
    WCLK,
    WE);
  output DPO;
  output SPO;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input D;
  input DPRA0;
  input DPRA1;
  input DPRA2;
  input DPRA3;
  input DPRA4;
  input DPRA5;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire D;
  wire DPO;
  wire DPRA0;
  wire DPRA1;
  wire DPRA2;
  wire DPRA3;
  wire DPRA4;
  wire DPRA5;
  wire SPO;
  wire WCLK;
  wire WE;
  wire NLW_DP_WADR6_UNCONNECTED;
  wire NLW_DP_WADR7_UNCONNECTED;
  wire NLW_SP_WADR6_UNCONNECTED;
  wire NLW_SP_WADR7_UNCONNECTED;

  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    DP
       (.CLK(WCLK),
        .I(D),
        .O(DPO),
        .RADR0(DPRA0),
        .RADR1(DPRA1),
        .RADR2(DPRA2),
        .RADR3(DPRA3),
        .RADR4(DPRA4),
        .RADR5(DPRA5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_DP_WADR6_UNCONNECTED),
        .WADR7(NLW_DP_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    SP
       (.CLK(WCLK),
        .I(D),
        .O(SPO),
        .RADR0(A0),
        .RADR1(A1),
        .RADR2(A2),
        .RADR3(A3),
        .RADR4(A4),
        .RADR5(A5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_SP_WADR6_UNCONNECTED),
        .WADR7(NLW_SP_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM64X1D_HD656
   (DPO,
    SPO,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    D,
    DPRA0,
    DPRA1,
    DPRA2,
    DPRA3,
    DPRA4,
    DPRA5,
    WCLK,
    WE);
  output DPO;
  output SPO;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input D;
  input DPRA0;
  input DPRA1;
  input DPRA2;
  input DPRA3;
  input DPRA4;
  input DPRA5;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire D;
  wire DPO;
  wire DPRA0;
  wire DPRA1;
  wire DPRA2;
  wire DPRA3;
  wire DPRA4;
  wire DPRA5;
  wire SPO;
  wire WCLK;
  wire WE;
  wire NLW_DP_WADR6_UNCONNECTED;
  wire NLW_DP_WADR7_UNCONNECTED;
  wire NLW_SP_WADR6_UNCONNECTED;
  wire NLW_SP_WADR7_UNCONNECTED;

  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    DP
       (.CLK(WCLK),
        .I(D),
        .O(DPO),
        .RADR0(DPRA0),
        .RADR1(DPRA1),
        .RADR2(DPRA2),
        .RADR3(DPRA3),
        .RADR4(DPRA4),
        .RADR5(DPRA5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_DP_WADR6_UNCONNECTED),
        .WADR7(NLW_DP_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    SP
       (.CLK(WCLK),
        .I(D),
        .O(SPO),
        .RADR0(A0),
        .RADR1(A1),
        .RADR2(A2),
        .RADR3(A3),
        .RADR4(A4),
        .RADR5(A5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_SP_WADR6_UNCONNECTED),
        .WADR7(NLW_SP_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM64X1D_HD659
   (DPO,
    SPO,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    D,
    DPRA0,
    DPRA1,
    DPRA2,
    DPRA3,
    DPRA4,
    DPRA5,
    WCLK,
    WE);
  output DPO;
  output SPO;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input D;
  input DPRA0;
  input DPRA1;
  input DPRA2;
  input DPRA3;
  input DPRA4;
  input DPRA5;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire D;
  wire DPO;
  wire DPRA0;
  wire DPRA1;
  wire DPRA2;
  wire DPRA3;
  wire DPRA4;
  wire DPRA5;
  wire SPO;
  wire WCLK;
  wire WE;
  wire NLW_DP_WADR6_UNCONNECTED;
  wire NLW_DP_WADR7_UNCONNECTED;
  wire NLW_SP_WADR6_UNCONNECTED;
  wire NLW_SP_WADR7_UNCONNECTED;

  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    DP
       (.CLK(WCLK),
        .I(D),
        .O(DPO),
        .RADR0(DPRA0),
        .RADR1(DPRA1),
        .RADR2(DPRA2),
        .RADR3(DPRA3),
        .RADR4(DPRA4),
        .RADR5(DPRA5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_DP_WADR6_UNCONNECTED),
        .WADR7(NLW_DP_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    SP
       (.CLK(WCLK),
        .I(D),
        .O(SPO),
        .RADR0(A0),
        .RADR1(A1),
        .RADR2(A2),
        .RADR3(A3),
        .RADR4(A4),
        .RADR5(A5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_SP_WADR6_UNCONNECTED),
        .WADR7(NLW_SP_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM64X1D_HD660
   (DPO,
    SPO,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    D,
    DPRA0,
    DPRA1,
    DPRA2,
    DPRA3,
    DPRA4,
    DPRA5,
    WCLK,
    WE);
  output DPO;
  output SPO;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input D;
  input DPRA0;
  input DPRA1;
  input DPRA2;
  input DPRA3;
  input DPRA4;
  input DPRA5;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire D;
  wire DPO;
  wire DPRA0;
  wire DPRA1;
  wire DPRA2;
  wire DPRA3;
  wire DPRA4;
  wire DPRA5;
  wire SPO;
  wire WCLK;
  wire WE;
  wire NLW_DP_WADR6_UNCONNECTED;
  wire NLW_DP_WADR7_UNCONNECTED;
  wire NLW_SP_WADR6_UNCONNECTED;
  wire NLW_SP_WADR7_UNCONNECTED;

  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    DP
       (.CLK(WCLK),
        .I(D),
        .O(DPO),
        .RADR0(DPRA0),
        .RADR1(DPRA1),
        .RADR2(DPRA2),
        .RADR3(DPRA3),
        .RADR4(DPRA4),
        .RADR5(DPRA5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_DP_WADR6_UNCONNECTED),
        .WADR7(NLW_DP_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    SP
       (.CLK(WCLK),
        .I(D),
        .O(SPO),
        .RADR0(A0),
        .RADR1(A1),
        .RADR2(A2),
        .RADR3(A3),
        .RADR4(A4),
        .RADR5(A5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_SP_WADR6_UNCONNECTED),
        .WADR7(NLW_SP_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module cache
   (valid,
    \status_reg[0] ,
    D,
    \pc_reg[16] ,
    \status_reg[0]_0 ,
    \status_reg[0]_1 ,
    rst_reg,
    \status_reg[0]_2 ,
    \status_reg[0]_3 ,
    rst,
    \valid_reg[255]_0 ,
    EXCLK_IBUF_BUFG,
    \valid_reg[254]_0 ,
    \valid_reg[253]_0 ,
    \valid_reg[252]_0 ,
    \valid_reg[251]_0 ,
    \valid_reg[250]_0 ,
    \valid_reg[249]_0 ,
    \valid_reg[248]_0 ,
    \valid_reg[247]_0 ,
    \valid_reg[246]_0 ,
    \valid_reg[245]_0 ,
    \valid_reg[244]_0 ,
    \valid_reg[243]_0 ,
    \valid_reg[242]_0 ,
    \valid_reg[241]_0 ,
    \valid_reg[240]_0 ,
    \valid_reg[239]_0 ,
    \valid_reg[238]_0 ,
    \valid_reg[237]_0 ,
    \valid_reg[236]_0 ,
    \valid_reg[235]_0 ,
    \valid_reg[234]_0 ,
    \valid_reg[233]_0 ,
    \valid_reg[232]_0 ,
    \valid_reg[231]_0 ,
    \valid_reg[230]_0 ,
    \valid_reg[229]_0 ,
    \valid_reg[228]_0 ,
    \valid_reg[227]_0 ,
    \valid_reg[226]_0 ,
    \valid_reg[225]_0 ,
    \valid_reg[224]_0 ,
    \valid_reg[223]_0 ,
    \valid_reg[222]_0 ,
    \valid_reg[221]_0 ,
    \valid_reg[220]_0 ,
    \valid_reg[219]_0 ,
    \valid_reg[218]_0 ,
    \valid_reg[217]_0 ,
    \valid_reg[216]_0 ,
    \valid_reg[215]_0 ,
    \valid_reg[214]_0 ,
    \valid_reg[213]_0 ,
    \valid_reg[212]_0 ,
    \valid_reg[211]_0 ,
    \valid_reg[210]_0 ,
    \valid_reg[209]_0 ,
    \valid_reg[208]_0 ,
    \valid_reg[207]_0 ,
    \valid_reg[206]_0 ,
    \valid_reg[205]_0 ,
    \valid_reg[204]_0 ,
    \valid_reg[203]_0 ,
    \valid_reg[202]_0 ,
    \valid_reg[201]_0 ,
    \valid_reg[200]_0 ,
    \valid_reg[199]_0 ,
    \valid_reg[198]_0 ,
    \valid_reg[197]_0 ,
    \valid_reg[196]_0 ,
    \valid_reg[195]_0 ,
    \valid_reg[194]_0 ,
    \valid_reg[193]_0 ,
    \valid_reg[192]_0 ,
    \valid_reg[191]_0 ,
    \valid_reg[190]_0 ,
    \valid_reg[189]_0 ,
    \valid_reg[188]_0 ,
    \valid_reg[187]_0 ,
    \valid_reg[186]_0 ,
    \valid_reg[185]_0 ,
    \valid_reg[184]_0 ,
    \valid_reg[183]_0 ,
    \valid_reg[182]_0 ,
    \valid_reg[181]_0 ,
    \valid_reg[180]_0 ,
    \valid_reg[179]_0 ,
    \valid_reg[178]_0 ,
    \valid_reg[177]_0 ,
    \valid_reg[176]_0 ,
    \valid_reg[175]_0 ,
    \valid_reg[174]_0 ,
    \valid_reg[173]_0 ,
    \valid_reg[172]_0 ,
    \valid_reg[171]_0 ,
    \valid_reg[170]_0 ,
    \valid_reg[169]_0 ,
    \valid_reg[168]_0 ,
    \valid_reg[167]_0 ,
    \valid_reg[166]_0 ,
    \valid_reg[165]_0 ,
    \valid_reg[164]_0 ,
    \valid_reg[163]_0 ,
    \valid_reg[162]_0 ,
    \valid_reg[161]_0 ,
    \valid_reg[160]_0 ,
    \valid_reg[159]_0 ,
    \valid_reg[158]_0 ,
    \valid_reg[157]_0 ,
    \valid_reg[156]_0 ,
    \valid_reg[155]_0 ,
    \valid_reg[154]_0 ,
    \valid_reg[153]_0 ,
    \valid_reg[152]_0 ,
    \valid_reg[151]_0 ,
    \valid_reg[150]_0 ,
    \valid_reg[149]_0 ,
    \valid_reg[148]_0 ,
    \valid_reg[147]_0 ,
    \valid_reg[146]_0 ,
    \valid_reg[145]_0 ,
    \valid_reg[144]_0 ,
    \valid_reg[143]_0 ,
    \valid_reg[142]_0 ,
    \valid_reg[141]_0 ,
    \valid_reg[140]_0 ,
    \valid_reg[139]_0 ,
    \valid_reg[138]_0 ,
    \valid_reg[137]_0 ,
    \valid_reg[136]_0 ,
    \valid_reg[135]_0 ,
    \valid_reg[134]_0 ,
    \valid_reg[133]_0 ,
    \valid_reg[132]_0 ,
    \valid_reg[131]_0 ,
    \valid_reg[130]_0 ,
    \valid_reg[129]_0 ,
    \valid_reg[128]_0 ,
    \valid_reg[127]_0 ,
    \valid_reg[126]_0 ,
    \valid_reg[125]_0 ,
    \valid_reg[124]_0 ,
    \valid_reg[123]_0 ,
    \valid_reg[122]_0 ,
    \valid_reg[121]_0 ,
    \valid_reg[120]_0 ,
    \valid_reg[119]_0 ,
    \valid_reg[118]_0 ,
    \valid_reg[117]_0 ,
    \valid_reg[116]_0 ,
    \valid_reg[115]_0 ,
    \valid_reg[114]_0 ,
    \valid_reg[113]_0 ,
    \valid_reg[112]_0 ,
    \valid_reg[111]_0 ,
    \valid_reg[110]_0 ,
    \valid_reg[109]_0 ,
    \valid_reg[108]_0 ,
    \valid_reg[107]_0 ,
    \valid_reg[106]_0 ,
    \valid_reg[105]_0 ,
    \valid_reg[104]_0 ,
    \valid_reg[103]_0 ,
    \valid_reg[102]_0 ,
    \valid_reg[101]_0 ,
    \valid_reg[100]_0 ,
    \valid_reg[99]_0 ,
    \valid_reg[98]_0 ,
    \valid_reg[97]_0 ,
    \valid_reg[96]_0 ,
    \valid_reg[95]_0 ,
    \valid_reg[94]_0 ,
    \valid_reg[93]_0 ,
    \valid_reg[92]_0 ,
    \valid_reg[91]_0 ,
    \valid_reg[90]_0 ,
    \valid_reg[89]_0 ,
    \valid_reg[88]_0 ,
    \valid_reg[87]_0 ,
    \valid_reg[86]_0 ,
    \valid_reg[85]_0 ,
    \valid_reg[84]_0 ,
    \valid_reg[83]_0 ,
    \valid_reg[82]_0 ,
    \valid_reg[81]_0 ,
    \valid_reg[80]_0 ,
    \valid_reg[79]_0 ,
    \valid_reg[78]_0 ,
    \valid_reg[77]_0 ,
    \valid_reg[76]_0 ,
    \valid_reg[75]_0 ,
    \valid_reg[74]_0 ,
    \valid_reg[73]_0 ,
    \valid_reg[72]_0 ,
    \valid_reg[71]_0 ,
    \valid_reg[70]_0 ,
    \valid_reg[69]_0 ,
    \valid_reg[68]_0 ,
    \valid_reg[67]_0 ,
    \valid_reg[66]_0 ,
    \valid_reg[65]_0 ,
    \valid_reg[64]_0 ,
    \valid_reg[63]_0 ,
    \valid_reg[62]_0 ,
    \valid_reg[61]_0 ,
    \valid_reg[60]_0 ,
    \valid_reg[59]_0 ,
    \valid_reg[58]_0 ,
    \valid_reg[57]_0 ,
    \valid_reg[56]_0 ,
    \valid_reg[55]_0 ,
    \valid_reg[54]_0 ,
    \valid_reg[53]_0 ,
    \valid_reg[52]_0 ,
    \valid_reg[51]_0 ,
    \valid_reg[50]_0 ,
    \valid_reg[49]_0 ,
    \valid_reg[48]_0 ,
    \valid_reg[47]_0 ,
    \valid_reg[46]_0 ,
    \valid_reg[45]_0 ,
    \valid_reg[44]_0 ,
    \valid_reg[43]_0 ,
    \valid_reg[42]_0 ,
    \valid_reg[41]_0 ,
    \valid_reg[40]_0 ,
    \valid_reg[39]_0 ,
    \valid_reg[38]_0 ,
    \valid_reg[37]_0 ,
    \valid_reg[36]_0 ,
    \valid_reg[35]_0 ,
    \valid_reg[34]_0 ,
    \valid_reg[33]_0 ,
    \valid_reg[32]_0 ,
    \valid_reg[31]_0 ,
    \valid_reg[30]_0 ,
    \valid_reg[29]_0 ,
    \valid_reg[28]_0 ,
    \valid_reg[27]_0 ,
    \valid_reg[26]_0 ,
    \valid_reg[25]_0 ,
    \valid_reg[24]_0 ,
    \valid_reg[23]_0 ,
    \valid_reg[22]_0 ,
    \valid_reg[21]_0 ,
    \valid_reg[20]_0 ,
    \valid_reg[19]_0 ,
    \valid_reg[18]_0 ,
    \valid_reg[17]_0 ,
    \valid_reg[16]_0 ,
    \valid_reg[15]_0 ,
    \valid_reg[14]_0 ,
    \valid_reg[13]_0 ,
    \valid_reg[12]_0 ,
    \valid_reg[11]_0 ,
    \valid_reg[10]_0 ,
    \valid_reg[9]_0 ,
    \valid_reg[8]_0 ,
    \valid_reg[7]_0 ,
    \valid_reg[6]_0 ,
    \valid_reg[5]_0 ,
    \valid_reg[4]_0 ,
    \valid_reg[3]_0 ,
    \valid_reg[2]_0 ,
    \valid_reg[1]_0 ,
    \valid_reg[0]_0 ,
    \status_reg[0]_4 ,
    \status_reg[0]_5 ,
    \q_reg[3] ,
    tag_reg_0_255_0_0_0,
    \data_out_reg[0] ,
    \status_if_reg[1] ,
    \data_out_reg[16] ,
    \data_out_reg[8] ,
    \data_out_reg[24] ,
    \data_out_reg[1] ,
    \data_out_reg[17] ,
    \data_out_reg[9] ,
    \data_out_reg[25] ,
    \data_out_reg[2] ,
    \data_out_reg[18] ,
    \data_out_reg[10] ,
    \data_out_reg[26] ,
    \data_out_reg[3] ,
    \data_out_reg[19] ,
    \data_out_reg[11] ,
    \data_out_reg[27] ,
    \data_out_reg[4] ,
    \data_out_reg[20] ,
    \data_out_reg[12] ,
    \data_out_reg[28] ,
    \data_out_reg[5] ,
    \data_out_reg[21] ,
    \data_out_reg[13] ,
    \data_out_reg[29] ,
    \data_out_reg[6] ,
    \data_out_reg[22] ,
    \data_out_reg[14] ,
    \data_out_reg[30] ,
    \data_out_reg[7] ,
    \data_out_reg[23] ,
    \data_out_reg[15] ,
    \data_out_reg[31] ,
    status_if,
    _rw,
    enable_pc,
    \status_if_reg[1]_0 ,
    A,
    \status_reg[1] ,
    status0,
    status03_out,
    \status_if_reg[1]_1 ,
    Q,
    addr);
  output [255:0]valid;
  output \status_reg[0] ;
  output [31:0]D;
  output \pc_reg[16] ;
  output \status_reg[0]_0 ;
  output \status_reg[0]_1 ;
  output rst_reg;
  output \status_reg[0]_2 ;
  output \status_reg[0]_3 ;
  input rst;
  input \valid_reg[255]_0 ;
  input EXCLK_IBUF_BUFG;
  input \valid_reg[254]_0 ;
  input \valid_reg[253]_0 ;
  input \valid_reg[252]_0 ;
  input \valid_reg[251]_0 ;
  input \valid_reg[250]_0 ;
  input \valid_reg[249]_0 ;
  input \valid_reg[248]_0 ;
  input \valid_reg[247]_0 ;
  input \valid_reg[246]_0 ;
  input \valid_reg[245]_0 ;
  input \valid_reg[244]_0 ;
  input \valid_reg[243]_0 ;
  input \valid_reg[242]_0 ;
  input \valid_reg[241]_0 ;
  input \valid_reg[240]_0 ;
  input \valid_reg[239]_0 ;
  input \valid_reg[238]_0 ;
  input \valid_reg[237]_0 ;
  input \valid_reg[236]_0 ;
  input \valid_reg[235]_0 ;
  input \valid_reg[234]_0 ;
  input \valid_reg[233]_0 ;
  input \valid_reg[232]_0 ;
  input \valid_reg[231]_0 ;
  input \valid_reg[230]_0 ;
  input \valid_reg[229]_0 ;
  input \valid_reg[228]_0 ;
  input \valid_reg[227]_0 ;
  input \valid_reg[226]_0 ;
  input \valid_reg[225]_0 ;
  input \valid_reg[224]_0 ;
  input \valid_reg[223]_0 ;
  input \valid_reg[222]_0 ;
  input \valid_reg[221]_0 ;
  input \valid_reg[220]_0 ;
  input \valid_reg[219]_0 ;
  input \valid_reg[218]_0 ;
  input \valid_reg[217]_0 ;
  input \valid_reg[216]_0 ;
  input \valid_reg[215]_0 ;
  input \valid_reg[214]_0 ;
  input \valid_reg[213]_0 ;
  input \valid_reg[212]_0 ;
  input \valid_reg[211]_0 ;
  input \valid_reg[210]_0 ;
  input \valid_reg[209]_0 ;
  input \valid_reg[208]_0 ;
  input \valid_reg[207]_0 ;
  input \valid_reg[206]_0 ;
  input \valid_reg[205]_0 ;
  input \valid_reg[204]_0 ;
  input \valid_reg[203]_0 ;
  input \valid_reg[202]_0 ;
  input \valid_reg[201]_0 ;
  input \valid_reg[200]_0 ;
  input \valid_reg[199]_0 ;
  input \valid_reg[198]_0 ;
  input \valid_reg[197]_0 ;
  input \valid_reg[196]_0 ;
  input \valid_reg[195]_0 ;
  input \valid_reg[194]_0 ;
  input \valid_reg[193]_0 ;
  input \valid_reg[192]_0 ;
  input \valid_reg[191]_0 ;
  input \valid_reg[190]_0 ;
  input \valid_reg[189]_0 ;
  input \valid_reg[188]_0 ;
  input \valid_reg[187]_0 ;
  input \valid_reg[186]_0 ;
  input \valid_reg[185]_0 ;
  input \valid_reg[184]_0 ;
  input \valid_reg[183]_0 ;
  input \valid_reg[182]_0 ;
  input \valid_reg[181]_0 ;
  input \valid_reg[180]_0 ;
  input \valid_reg[179]_0 ;
  input \valid_reg[178]_0 ;
  input \valid_reg[177]_0 ;
  input \valid_reg[176]_0 ;
  input \valid_reg[175]_0 ;
  input \valid_reg[174]_0 ;
  input \valid_reg[173]_0 ;
  input \valid_reg[172]_0 ;
  input \valid_reg[171]_0 ;
  input \valid_reg[170]_0 ;
  input \valid_reg[169]_0 ;
  input \valid_reg[168]_0 ;
  input \valid_reg[167]_0 ;
  input \valid_reg[166]_0 ;
  input \valid_reg[165]_0 ;
  input \valid_reg[164]_0 ;
  input \valid_reg[163]_0 ;
  input \valid_reg[162]_0 ;
  input \valid_reg[161]_0 ;
  input \valid_reg[160]_0 ;
  input \valid_reg[159]_0 ;
  input \valid_reg[158]_0 ;
  input \valid_reg[157]_0 ;
  input \valid_reg[156]_0 ;
  input \valid_reg[155]_0 ;
  input \valid_reg[154]_0 ;
  input \valid_reg[153]_0 ;
  input \valid_reg[152]_0 ;
  input \valid_reg[151]_0 ;
  input \valid_reg[150]_0 ;
  input \valid_reg[149]_0 ;
  input \valid_reg[148]_0 ;
  input \valid_reg[147]_0 ;
  input \valid_reg[146]_0 ;
  input \valid_reg[145]_0 ;
  input \valid_reg[144]_0 ;
  input \valid_reg[143]_0 ;
  input \valid_reg[142]_0 ;
  input \valid_reg[141]_0 ;
  input \valid_reg[140]_0 ;
  input \valid_reg[139]_0 ;
  input \valid_reg[138]_0 ;
  input \valid_reg[137]_0 ;
  input \valid_reg[136]_0 ;
  input \valid_reg[135]_0 ;
  input \valid_reg[134]_0 ;
  input \valid_reg[133]_0 ;
  input \valid_reg[132]_0 ;
  input \valid_reg[131]_0 ;
  input \valid_reg[130]_0 ;
  input \valid_reg[129]_0 ;
  input \valid_reg[128]_0 ;
  input \valid_reg[127]_0 ;
  input \valid_reg[126]_0 ;
  input \valid_reg[125]_0 ;
  input \valid_reg[124]_0 ;
  input \valid_reg[123]_0 ;
  input \valid_reg[122]_0 ;
  input \valid_reg[121]_0 ;
  input \valid_reg[120]_0 ;
  input \valid_reg[119]_0 ;
  input \valid_reg[118]_0 ;
  input \valid_reg[117]_0 ;
  input \valid_reg[116]_0 ;
  input \valid_reg[115]_0 ;
  input \valid_reg[114]_0 ;
  input \valid_reg[113]_0 ;
  input \valid_reg[112]_0 ;
  input \valid_reg[111]_0 ;
  input \valid_reg[110]_0 ;
  input \valid_reg[109]_0 ;
  input \valid_reg[108]_0 ;
  input \valid_reg[107]_0 ;
  input \valid_reg[106]_0 ;
  input \valid_reg[105]_0 ;
  input \valid_reg[104]_0 ;
  input \valid_reg[103]_0 ;
  input \valid_reg[102]_0 ;
  input \valid_reg[101]_0 ;
  input \valid_reg[100]_0 ;
  input \valid_reg[99]_0 ;
  input \valid_reg[98]_0 ;
  input \valid_reg[97]_0 ;
  input \valid_reg[96]_0 ;
  input \valid_reg[95]_0 ;
  input \valid_reg[94]_0 ;
  input \valid_reg[93]_0 ;
  input \valid_reg[92]_0 ;
  input \valid_reg[91]_0 ;
  input \valid_reg[90]_0 ;
  input \valid_reg[89]_0 ;
  input \valid_reg[88]_0 ;
  input \valid_reg[87]_0 ;
  input \valid_reg[86]_0 ;
  input \valid_reg[85]_0 ;
  input \valid_reg[84]_0 ;
  input \valid_reg[83]_0 ;
  input \valid_reg[82]_0 ;
  input \valid_reg[81]_0 ;
  input \valid_reg[80]_0 ;
  input \valid_reg[79]_0 ;
  input \valid_reg[78]_0 ;
  input \valid_reg[77]_0 ;
  input \valid_reg[76]_0 ;
  input \valid_reg[75]_0 ;
  input \valid_reg[74]_0 ;
  input \valid_reg[73]_0 ;
  input \valid_reg[72]_0 ;
  input \valid_reg[71]_0 ;
  input \valid_reg[70]_0 ;
  input \valid_reg[69]_0 ;
  input \valid_reg[68]_0 ;
  input \valid_reg[67]_0 ;
  input \valid_reg[66]_0 ;
  input \valid_reg[65]_0 ;
  input \valid_reg[64]_0 ;
  input \valid_reg[63]_0 ;
  input \valid_reg[62]_0 ;
  input \valid_reg[61]_0 ;
  input \valid_reg[60]_0 ;
  input \valid_reg[59]_0 ;
  input \valid_reg[58]_0 ;
  input \valid_reg[57]_0 ;
  input \valid_reg[56]_0 ;
  input \valid_reg[55]_0 ;
  input \valid_reg[54]_0 ;
  input \valid_reg[53]_0 ;
  input \valid_reg[52]_0 ;
  input \valid_reg[51]_0 ;
  input \valid_reg[50]_0 ;
  input \valid_reg[49]_0 ;
  input \valid_reg[48]_0 ;
  input \valid_reg[47]_0 ;
  input \valid_reg[46]_0 ;
  input \valid_reg[45]_0 ;
  input \valid_reg[44]_0 ;
  input \valid_reg[43]_0 ;
  input \valid_reg[42]_0 ;
  input \valid_reg[41]_0 ;
  input \valid_reg[40]_0 ;
  input \valid_reg[39]_0 ;
  input \valid_reg[38]_0 ;
  input \valid_reg[37]_0 ;
  input \valid_reg[36]_0 ;
  input \valid_reg[35]_0 ;
  input \valid_reg[34]_0 ;
  input \valid_reg[33]_0 ;
  input \valid_reg[32]_0 ;
  input \valid_reg[31]_0 ;
  input \valid_reg[30]_0 ;
  input \valid_reg[29]_0 ;
  input \valid_reg[28]_0 ;
  input \valid_reg[27]_0 ;
  input \valid_reg[26]_0 ;
  input \valid_reg[25]_0 ;
  input \valid_reg[24]_0 ;
  input \valid_reg[23]_0 ;
  input \valid_reg[22]_0 ;
  input \valid_reg[21]_0 ;
  input \valid_reg[20]_0 ;
  input \valid_reg[19]_0 ;
  input \valid_reg[18]_0 ;
  input \valid_reg[17]_0 ;
  input \valid_reg[16]_0 ;
  input \valid_reg[15]_0 ;
  input \valid_reg[14]_0 ;
  input \valid_reg[13]_0 ;
  input \valid_reg[12]_0 ;
  input \valid_reg[11]_0 ;
  input \valid_reg[10]_0 ;
  input \valid_reg[9]_0 ;
  input \valid_reg[8]_0 ;
  input \valid_reg[7]_0 ;
  input \valid_reg[6]_0 ;
  input \valid_reg[5]_0 ;
  input \valid_reg[4]_0 ;
  input \valid_reg[3]_0 ;
  input \valid_reg[2]_0 ;
  input \valid_reg[1]_0 ;
  input \valid_reg[0]_0 ;
  input \status_reg[0]_4 ;
  input \status_reg[0]_5 ;
  input \q_reg[3] ;
  input tag_reg_0_255_0_0_0;
  input \data_out_reg[0] ;
  input \status_if_reg[1] ;
  input \data_out_reg[16] ;
  input \data_out_reg[8] ;
  input \data_out_reg[24] ;
  input \data_out_reg[1] ;
  input \data_out_reg[17] ;
  input \data_out_reg[9] ;
  input \data_out_reg[25] ;
  input \data_out_reg[2] ;
  input \data_out_reg[18] ;
  input \data_out_reg[10] ;
  input \data_out_reg[26] ;
  input \data_out_reg[3] ;
  input \data_out_reg[19] ;
  input \data_out_reg[11] ;
  input \data_out_reg[27] ;
  input \data_out_reg[4] ;
  input \data_out_reg[20] ;
  input \data_out_reg[12] ;
  input \data_out_reg[28] ;
  input \data_out_reg[5] ;
  input \data_out_reg[21] ;
  input \data_out_reg[13] ;
  input \data_out_reg[29] ;
  input \data_out_reg[6] ;
  input \data_out_reg[22] ;
  input \data_out_reg[14] ;
  input \data_out_reg[30] ;
  input \data_out_reg[7] ;
  input \data_out_reg[23] ;
  input \data_out_reg[15] ;
  input \data_out_reg[31] ;
  input [1:0]status_if;
  input _rw;
  input enable_pc;
  input [14:0]\status_if_reg[1]_0 ;
  input [1:0]A;
  input \status_reg[1] ;
  input status0;
  input status03_out;
  input \status_if_reg[1]_1 ;
  input [31:0]Q;
  input [0:0]addr;

  wire [1:0]A;
  wire [31:0]D;
  wire EXCLK_IBUF_BUFG;
  wire [31:0]Q;
  wire _rw;
  wire [0:0]addr;
  wire \data_out[31]_i_100_n_0 ;
  wire \data_out[31]_i_101_n_0 ;
  wire \data_out[31]_i_102_n_0 ;
  wire \data_out[31]_i_103_n_0 ;
  wire \data_out[31]_i_104_n_0 ;
  wire \data_out[31]_i_105_n_0 ;
  wire \data_out[31]_i_106_n_0 ;
  wire \data_out[31]_i_107_n_0 ;
  wire \data_out[31]_i_108_n_0 ;
  wire \data_out[31]_i_109_n_0 ;
  wire \data_out[31]_i_110_n_0 ;
  wire \data_out[31]_i_111_n_0 ;
  wire \data_out[31]_i_112_n_0 ;
  wire \data_out[31]_i_113_n_0 ;
  wire \data_out[31]_i_114_n_0 ;
  wire \data_out[31]_i_115_n_0 ;
  wire \data_out[31]_i_116_n_0 ;
  wire \data_out[31]_i_117_n_0 ;
  wire \data_out[31]_i_118_n_0 ;
  wire \data_out[31]_i_119_n_0 ;
  wire \data_out[31]_i_120_n_0 ;
  wire \data_out[31]_i_121_n_0 ;
  wire \data_out[31]_i_122_n_0 ;
  wire \data_out[31]_i_123_n_0 ;
  wire \data_out[31]_i_124_n_0 ;
  wire \data_out[31]_i_125_n_0 ;
  wire \data_out[31]_i_126_n_0 ;
  wire \data_out[31]_i_127_n_0 ;
  wire \data_out[31]_i_128_n_0 ;
  wire \data_out[31]_i_129_n_0 ;
  wire \data_out[31]_i_130_n_0 ;
  wire \data_out[31]_i_131_n_0 ;
  wire \data_out[31]_i_132_n_0 ;
  wire \data_out[31]_i_133_n_0 ;
  wire \data_out[31]_i_134_n_0 ;
  wire \data_out[31]_i_135_n_0 ;
  wire \data_out[31]_i_136_n_0 ;
  wire \data_out[31]_i_137_n_0 ;
  wire \data_out[31]_i_138_n_0 ;
  wire \data_out[31]_i_139_n_0 ;
  wire \data_out[31]_i_140_n_0 ;
  wire \data_out[31]_i_141_n_0 ;
  wire \data_out[31]_i_142_n_0 ;
  wire \data_out[31]_i_143_n_0 ;
  wire \data_out[31]_i_144_n_0 ;
  wire \data_out[31]_i_145_n_0 ;
  wire \data_out[31]_i_146_n_0 ;
  wire \data_out[31]_i_147_n_0 ;
  wire \data_out[31]_i_148_n_0 ;
  wire \data_out[31]_i_149_n_0 ;
  wire \data_out[31]_i_150_n_0 ;
  wire \data_out[31]_i_151_n_0 ;
  wire \data_out[31]_i_152_n_0 ;
  wire \data_out[31]_i_153_n_0 ;
  wire \data_out[31]_i_154_n_0 ;
  wire \data_out[31]_i_155_n_0 ;
  wire \data_out[31]_i_156_n_0 ;
  wire \data_out[31]_i_157_n_0 ;
  wire \data_out[31]_i_158_n_0 ;
  wire \data_out[31]_i_159_n_0 ;
  wire \data_out[31]_i_160_n_0 ;
  wire \data_out[31]_i_161_n_0 ;
  wire \data_out[31]_i_162_n_0 ;
  wire \data_out[31]_i_18_n_0 ;
  wire \data_out[31]_i_19_n_0 ;
  wire \data_out[31]_i_40_n_0 ;
  wire \data_out[31]_i_41_n_0 ;
  wire \data_out[31]_i_42_n_0 ;
  wire \data_out[31]_i_43_n_0 ;
  wire \data_out[31]_i_99_n_0 ;
  wire \data_out_reg[0] ;
  wire \data_out_reg[10] ;
  wire \data_out_reg[11] ;
  wire \data_out_reg[12] ;
  wire \data_out_reg[13] ;
  wire \data_out_reg[14] ;
  wire \data_out_reg[15] ;
  wire \data_out_reg[16] ;
  wire \data_out_reg[17] ;
  wire \data_out_reg[18] ;
  wire \data_out_reg[19] ;
  wire \data_out_reg[1] ;
  wire \data_out_reg[20] ;
  wire \data_out_reg[21] ;
  wire \data_out_reg[22] ;
  wire \data_out_reg[23] ;
  wire \data_out_reg[24] ;
  wire \data_out_reg[25] ;
  wire \data_out_reg[26] ;
  wire \data_out_reg[27] ;
  wire \data_out_reg[28] ;
  wire \data_out_reg[29] ;
  wire \data_out_reg[2] ;
  wire \data_out_reg[30] ;
  wire \data_out_reg[31] ;
  wire \data_out_reg[31]_i_17_n_0 ;
  wire \data_out_reg[31]_i_29_n_0 ;
  wire \data_out_reg[31]_i_30_n_0 ;
  wire \data_out_reg[31]_i_51_n_0 ;
  wire \data_out_reg[31]_i_52_n_0 ;
  wire \data_out_reg[31]_i_53_n_0 ;
  wire \data_out_reg[31]_i_54_n_0 ;
  wire \data_out_reg[31]_i_55_n_0 ;
  wire \data_out_reg[31]_i_56_n_0 ;
  wire \data_out_reg[31]_i_57_n_0 ;
  wire \data_out_reg[31]_i_58_n_0 ;
  wire \data_out_reg[31]_i_59_n_0 ;
  wire \data_out_reg[31]_i_60_n_0 ;
  wire \data_out_reg[31]_i_61_n_0 ;
  wire \data_out_reg[31]_i_62_n_0 ;
  wire \data_out_reg[31]_i_63_n_0 ;
  wire \data_out_reg[31]_i_64_n_0 ;
  wire \data_out_reg[31]_i_65_n_0 ;
  wire \data_out_reg[31]_i_66_n_0 ;
  wire \data_out_reg[31]_i_67_n_0 ;
  wire \data_out_reg[31]_i_68_n_0 ;
  wire \data_out_reg[31]_i_69_n_0 ;
  wire \data_out_reg[31]_i_70_n_0 ;
  wire \data_out_reg[31]_i_71_n_0 ;
  wire \data_out_reg[31]_i_72_n_0 ;
  wire \data_out_reg[31]_i_73_n_0 ;
  wire \data_out_reg[31]_i_74_n_0 ;
  wire \data_out_reg[31]_i_75_n_0 ;
  wire \data_out_reg[31]_i_76_n_0 ;
  wire \data_out_reg[31]_i_77_n_0 ;
  wire \data_out_reg[31]_i_78_n_0 ;
  wire \data_out_reg[31]_i_79_n_0 ;
  wire \data_out_reg[31]_i_80_n_0 ;
  wire \data_out_reg[31]_i_81_n_0 ;
  wire \data_out_reg[31]_i_82_n_0 ;
  wire \data_out_reg[31]_i_83_n_0 ;
  wire \data_out_reg[31]_i_84_n_0 ;
  wire \data_out_reg[31]_i_85_n_0 ;
  wire \data_out_reg[31]_i_86_n_0 ;
  wire \data_out_reg[31]_i_87_n_0 ;
  wire \data_out_reg[31]_i_88_n_0 ;
  wire \data_out_reg[31]_i_89_n_0 ;
  wire \data_out_reg[31]_i_90_n_0 ;
  wire \data_out_reg[31]_i_91_n_0 ;
  wire \data_out_reg[31]_i_92_n_0 ;
  wire \data_out_reg[31]_i_93_n_0 ;
  wire \data_out_reg[31]_i_94_n_0 ;
  wire \data_out_reg[31]_i_95_n_0 ;
  wire \data_out_reg[31]_i_96_n_0 ;
  wire \data_out_reg[31]_i_97_n_0 ;
  wire \data_out_reg[31]_i_98_n_0 ;
  wire \data_out_reg[3] ;
  wire \data_out_reg[4] ;
  wire \data_out_reg[5] ;
  wire \data_out_reg[6] ;
  wire \data_out_reg[7] ;
  wire \data_out_reg[8] ;
  wire \data_out_reg[9] ;
  wire enable_pc;
  wire entry_reg_0_255_0_0_i_1_n_0;
  wire entry_reg_0_255_0_0_n_0;
  wire entry_reg_0_255_10_10_n_0;
  wire entry_reg_0_255_11_11_n_0;
  wire entry_reg_0_255_12_12_n_0;
  wire entry_reg_0_255_13_13_n_0;
  wire entry_reg_0_255_14_14_n_0;
  wire entry_reg_0_255_15_15_n_0;
  wire entry_reg_0_255_16_16_n_0;
  wire entry_reg_0_255_17_17_n_0;
  wire entry_reg_0_255_18_18_n_0;
  wire entry_reg_0_255_19_19_n_0;
  wire entry_reg_0_255_1_1_n_0;
  wire entry_reg_0_255_20_20_n_0;
  wire entry_reg_0_255_21_21_n_0;
  wire entry_reg_0_255_22_22_n_0;
  wire entry_reg_0_255_23_23_n_0;
  wire entry_reg_0_255_24_24_n_0;
  wire entry_reg_0_255_25_25_n_0;
  wire entry_reg_0_255_26_26_n_0;
  wire entry_reg_0_255_27_27_n_0;
  wire entry_reg_0_255_28_28_n_0;
  wire entry_reg_0_255_29_29_n_0;
  wire entry_reg_0_255_2_2_n_0;
  wire entry_reg_0_255_30_30_n_0;
  wire entry_reg_0_255_31_31_n_0;
  wire entry_reg_0_255_3_3_n_0;
  wire entry_reg_0_255_4_4_n_0;
  wire entry_reg_0_255_5_5_n_0;
  wire entry_reg_0_255_6_6_n_0;
  wire entry_reg_0_255_7_7_n_0;
  wire entry_reg_0_255_8_8_n_0;
  wire entry_reg_0_255_9_9_n_0;
  wire [6:0]isCorrect1;
  wire \pc_reg[16] ;
  wire \q[3]_i_3_n_0 ;
  wire \q_reg[3] ;
  wire rst;
  wire rst_reg;
  wire status0;
  wire status03_out;
  wire \status[1]_i_4_n_0 ;
  wire [1:0]status_if;
  wire \status_if_reg[1] ;
  wire [14:0]\status_if_reg[1]_0 ;
  wire \status_if_reg[1]_1 ;
  wire \status_reg[0] ;
  wire \status_reg[0]_0 ;
  wire \status_reg[0]_1 ;
  wire \status_reg[0]_2 ;
  wire \status_reg[0]_3 ;
  wire \status_reg[0]_4 ;
  wire \status_reg[0]_5 ;
  wire \status_reg[1] ;
  wire tag_reg_0_255_0_0_0;
  wire [255:0]valid;
  wire \valid_reg[0]_0 ;
  wire \valid_reg[100]_0 ;
  wire \valid_reg[101]_0 ;
  wire \valid_reg[102]_0 ;
  wire \valid_reg[103]_0 ;
  wire \valid_reg[104]_0 ;
  wire \valid_reg[105]_0 ;
  wire \valid_reg[106]_0 ;
  wire \valid_reg[107]_0 ;
  wire \valid_reg[108]_0 ;
  wire \valid_reg[109]_0 ;
  wire \valid_reg[10]_0 ;
  wire \valid_reg[110]_0 ;
  wire \valid_reg[111]_0 ;
  wire \valid_reg[112]_0 ;
  wire \valid_reg[113]_0 ;
  wire \valid_reg[114]_0 ;
  wire \valid_reg[115]_0 ;
  wire \valid_reg[116]_0 ;
  wire \valid_reg[117]_0 ;
  wire \valid_reg[118]_0 ;
  wire \valid_reg[119]_0 ;
  wire \valid_reg[11]_0 ;
  wire \valid_reg[120]_0 ;
  wire \valid_reg[121]_0 ;
  wire \valid_reg[122]_0 ;
  wire \valid_reg[123]_0 ;
  wire \valid_reg[124]_0 ;
  wire \valid_reg[125]_0 ;
  wire \valid_reg[126]_0 ;
  wire \valid_reg[127]_0 ;
  wire \valid_reg[128]_0 ;
  wire \valid_reg[129]_0 ;
  wire \valid_reg[12]_0 ;
  wire \valid_reg[130]_0 ;
  wire \valid_reg[131]_0 ;
  wire \valid_reg[132]_0 ;
  wire \valid_reg[133]_0 ;
  wire \valid_reg[134]_0 ;
  wire \valid_reg[135]_0 ;
  wire \valid_reg[136]_0 ;
  wire \valid_reg[137]_0 ;
  wire \valid_reg[138]_0 ;
  wire \valid_reg[139]_0 ;
  wire \valid_reg[13]_0 ;
  wire \valid_reg[140]_0 ;
  wire \valid_reg[141]_0 ;
  wire \valid_reg[142]_0 ;
  wire \valid_reg[143]_0 ;
  wire \valid_reg[144]_0 ;
  wire \valid_reg[145]_0 ;
  wire \valid_reg[146]_0 ;
  wire \valid_reg[147]_0 ;
  wire \valid_reg[148]_0 ;
  wire \valid_reg[149]_0 ;
  wire \valid_reg[14]_0 ;
  wire \valid_reg[150]_0 ;
  wire \valid_reg[151]_0 ;
  wire \valid_reg[152]_0 ;
  wire \valid_reg[153]_0 ;
  wire \valid_reg[154]_0 ;
  wire \valid_reg[155]_0 ;
  wire \valid_reg[156]_0 ;
  wire \valid_reg[157]_0 ;
  wire \valid_reg[158]_0 ;
  wire \valid_reg[159]_0 ;
  wire \valid_reg[15]_0 ;
  wire \valid_reg[160]_0 ;
  wire \valid_reg[161]_0 ;
  wire \valid_reg[162]_0 ;
  wire \valid_reg[163]_0 ;
  wire \valid_reg[164]_0 ;
  wire \valid_reg[165]_0 ;
  wire \valid_reg[166]_0 ;
  wire \valid_reg[167]_0 ;
  wire \valid_reg[168]_0 ;
  wire \valid_reg[169]_0 ;
  wire \valid_reg[16]_0 ;
  wire \valid_reg[170]_0 ;
  wire \valid_reg[171]_0 ;
  wire \valid_reg[172]_0 ;
  wire \valid_reg[173]_0 ;
  wire \valid_reg[174]_0 ;
  wire \valid_reg[175]_0 ;
  wire \valid_reg[176]_0 ;
  wire \valid_reg[177]_0 ;
  wire \valid_reg[178]_0 ;
  wire \valid_reg[179]_0 ;
  wire \valid_reg[17]_0 ;
  wire \valid_reg[180]_0 ;
  wire \valid_reg[181]_0 ;
  wire \valid_reg[182]_0 ;
  wire \valid_reg[183]_0 ;
  wire \valid_reg[184]_0 ;
  wire \valid_reg[185]_0 ;
  wire \valid_reg[186]_0 ;
  wire \valid_reg[187]_0 ;
  wire \valid_reg[188]_0 ;
  wire \valid_reg[189]_0 ;
  wire \valid_reg[18]_0 ;
  wire \valid_reg[190]_0 ;
  wire \valid_reg[191]_0 ;
  wire \valid_reg[192]_0 ;
  wire \valid_reg[193]_0 ;
  wire \valid_reg[194]_0 ;
  wire \valid_reg[195]_0 ;
  wire \valid_reg[196]_0 ;
  wire \valid_reg[197]_0 ;
  wire \valid_reg[198]_0 ;
  wire \valid_reg[199]_0 ;
  wire \valid_reg[19]_0 ;
  wire \valid_reg[1]_0 ;
  wire \valid_reg[200]_0 ;
  wire \valid_reg[201]_0 ;
  wire \valid_reg[202]_0 ;
  wire \valid_reg[203]_0 ;
  wire \valid_reg[204]_0 ;
  wire \valid_reg[205]_0 ;
  wire \valid_reg[206]_0 ;
  wire \valid_reg[207]_0 ;
  wire \valid_reg[208]_0 ;
  wire \valid_reg[209]_0 ;
  wire \valid_reg[20]_0 ;
  wire \valid_reg[210]_0 ;
  wire \valid_reg[211]_0 ;
  wire \valid_reg[212]_0 ;
  wire \valid_reg[213]_0 ;
  wire \valid_reg[214]_0 ;
  wire \valid_reg[215]_0 ;
  wire \valid_reg[216]_0 ;
  wire \valid_reg[217]_0 ;
  wire \valid_reg[218]_0 ;
  wire \valid_reg[219]_0 ;
  wire \valid_reg[21]_0 ;
  wire \valid_reg[220]_0 ;
  wire \valid_reg[221]_0 ;
  wire \valid_reg[222]_0 ;
  wire \valid_reg[223]_0 ;
  wire \valid_reg[224]_0 ;
  wire \valid_reg[225]_0 ;
  wire \valid_reg[226]_0 ;
  wire \valid_reg[227]_0 ;
  wire \valid_reg[228]_0 ;
  wire \valid_reg[229]_0 ;
  wire \valid_reg[22]_0 ;
  wire \valid_reg[230]_0 ;
  wire \valid_reg[231]_0 ;
  wire \valid_reg[232]_0 ;
  wire \valid_reg[233]_0 ;
  wire \valid_reg[234]_0 ;
  wire \valid_reg[235]_0 ;
  wire \valid_reg[236]_0 ;
  wire \valid_reg[237]_0 ;
  wire \valid_reg[238]_0 ;
  wire \valid_reg[239]_0 ;
  wire \valid_reg[23]_0 ;
  wire \valid_reg[240]_0 ;
  wire \valid_reg[241]_0 ;
  wire \valid_reg[242]_0 ;
  wire \valid_reg[243]_0 ;
  wire \valid_reg[244]_0 ;
  wire \valid_reg[245]_0 ;
  wire \valid_reg[246]_0 ;
  wire \valid_reg[247]_0 ;
  wire \valid_reg[248]_0 ;
  wire \valid_reg[249]_0 ;
  wire \valid_reg[24]_0 ;
  wire \valid_reg[250]_0 ;
  wire \valid_reg[251]_0 ;
  wire \valid_reg[252]_0 ;
  wire \valid_reg[253]_0 ;
  wire \valid_reg[254]_0 ;
  wire \valid_reg[255]_0 ;
  wire \valid_reg[25]_0 ;
  wire \valid_reg[26]_0 ;
  wire \valid_reg[27]_0 ;
  wire \valid_reg[28]_0 ;
  wire \valid_reg[29]_0 ;
  wire \valid_reg[2]_0 ;
  wire \valid_reg[30]_0 ;
  wire \valid_reg[31]_0 ;
  wire \valid_reg[32]_0 ;
  wire \valid_reg[33]_0 ;
  wire \valid_reg[34]_0 ;
  wire \valid_reg[35]_0 ;
  wire \valid_reg[36]_0 ;
  wire \valid_reg[37]_0 ;
  wire \valid_reg[38]_0 ;
  wire \valid_reg[39]_0 ;
  wire \valid_reg[3]_0 ;
  wire \valid_reg[40]_0 ;
  wire \valid_reg[41]_0 ;
  wire \valid_reg[42]_0 ;
  wire \valid_reg[43]_0 ;
  wire \valid_reg[44]_0 ;
  wire \valid_reg[45]_0 ;
  wire \valid_reg[46]_0 ;
  wire \valid_reg[47]_0 ;
  wire \valid_reg[48]_0 ;
  wire \valid_reg[49]_0 ;
  wire \valid_reg[4]_0 ;
  wire \valid_reg[50]_0 ;
  wire \valid_reg[51]_0 ;
  wire \valid_reg[52]_0 ;
  wire \valid_reg[53]_0 ;
  wire \valid_reg[54]_0 ;
  wire \valid_reg[55]_0 ;
  wire \valid_reg[56]_0 ;
  wire \valid_reg[57]_0 ;
  wire \valid_reg[58]_0 ;
  wire \valid_reg[59]_0 ;
  wire \valid_reg[5]_0 ;
  wire \valid_reg[60]_0 ;
  wire \valid_reg[61]_0 ;
  wire \valid_reg[62]_0 ;
  wire \valid_reg[63]_0 ;
  wire \valid_reg[64]_0 ;
  wire \valid_reg[65]_0 ;
  wire \valid_reg[66]_0 ;
  wire \valid_reg[67]_0 ;
  wire \valid_reg[68]_0 ;
  wire \valid_reg[69]_0 ;
  wire \valid_reg[6]_0 ;
  wire \valid_reg[70]_0 ;
  wire \valid_reg[71]_0 ;
  wire \valid_reg[72]_0 ;
  wire \valid_reg[73]_0 ;
  wire \valid_reg[74]_0 ;
  wire \valid_reg[75]_0 ;
  wire \valid_reg[76]_0 ;
  wire \valid_reg[77]_0 ;
  wire \valid_reg[78]_0 ;
  wire \valid_reg[79]_0 ;
  wire \valid_reg[7]_0 ;
  wire \valid_reg[80]_0 ;
  wire \valid_reg[81]_0 ;
  wire \valid_reg[82]_0 ;
  wire \valid_reg[83]_0 ;
  wire \valid_reg[84]_0 ;
  wire \valid_reg[85]_0 ;
  wire \valid_reg[86]_0 ;
  wire \valid_reg[87]_0 ;
  wire \valid_reg[88]_0 ;
  wire \valid_reg[89]_0 ;
  wire \valid_reg[8]_0 ;
  wire \valid_reg[90]_0 ;
  wire \valid_reg[91]_0 ;
  wire \valid_reg[92]_0 ;
  wire \valid_reg[93]_0 ;
  wire \valid_reg[94]_0 ;
  wire \valid_reg[95]_0 ;
  wire \valid_reg[96]_0 ;
  wire \valid_reg[97]_0 ;
  wire \valid_reg[98]_0 ;
  wire \valid_reg[99]_0 ;
  wire \valid_reg[9]_0 ;

  LUT6 #(
    .INIT(64'h88888888B8888888)) 
    \data_out[0]_i_1 
       (.I0(\data_out_reg[0] ),
        .I1(\status_reg[0]_4 ),
        .I2(\pc_reg[16] ),
        .I3(entry_reg_0_255_0_0_n_0),
        .I4(\status_if_reg[1] ),
        .I5(\q_reg[3] ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h88888888B8888888)) 
    \data_out[10]_i_1 
       (.I0(\data_out_reg[10] ),
        .I1(\status_reg[0]_4 ),
        .I2(\pc_reg[16] ),
        .I3(entry_reg_0_255_10_10_n_0),
        .I4(\status_if_reg[1] ),
        .I5(\q_reg[3] ),
        .O(D[10]));
  LUT6 #(
    .INIT(64'h88888888B8888888)) 
    \data_out[11]_i_1 
       (.I0(\data_out_reg[11] ),
        .I1(\status_reg[0]_4 ),
        .I2(\pc_reg[16] ),
        .I3(entry_reg_0_255_11_11_n_0),
        .I4(\status_if_reg[1] ),
        .I5(\q_reg[3] ),
        .O(D[11]));
  LUT6 #(
    .INIT(64'h88888888B8888888)) 
    \data_out[12]_i_1 
       (.I0(\data_out_reg[12] ),
        .I1(\status_reg[0]_4 ),
        .I2(\pc_reg[16] ),
        .I3(entry_reg_0_255_12_12_n_0),
        .I4(\status_if_reg[1] ),
        .I5(\q_reg[3] ),
        .O(D[12]));
  LUT6 #(
    .INIT(64'h88888888B8888888)) 
    \data_out[13]_i_1 
       (.I0(\data_out_reg[13] ),
        .I1(\status_reg[0]_4 ),
        .I2(\pc_reg[16] ),
        .I3(entry_reg_0_255_13_13_n_0),
        .I4(\status_if_reg[1] ),
        .I5(\q_reg[3] ),
        .O(D[13]));
  LUT6 #(
    .INIT(64'h88888888B8888888)) 
    \data_out[14]_i_1 
       (.I0(\data_out_reg[14] ),
        .I1(\status_reg[0]_4 ),
        .I2(\pc_reg[16] ),
        .I3(entry_reg_0_255_14_14_n_0),
        .I4(\status_if_reg[1] ),
        .I5(\q_reg[3] ),
        .O(D[14]));
  LUT6 #(
    .INIT(64'h88888888B8888888)) 
    \data_out[15]_i_2 
       (.I0(\data_out_reg[15] ),
        .I1(\status_reg[0]_4 ),
        .I2(\pc_reg[16] ),
        .I3(entry_reg_0_255_15_15_n_0),
        .I4(\status_if_reg[1] ),
        .I5(\q_reg[3] ),
        .O(D[15]));
  LUT6 #(
    .INIT(64'h88888888B8888888)) 
    \data_out[16]_i_1 
       (.I0(\data_out_reg[16] ),
        .I1(\status_reg[0]_4 ),
        .I2(\pc_reg[16] ),
        .I3(entry_reg_0_255_16_16_n_0),
        .I4(\status_if_reg[1] ),
        .I5(\q_reg[3] ),
        .O(D[16]));
  LUT6 #(
    .INIT(64'h88888888B8888888)) 
    \data_out[17]_i_1 
       (.I0(\data_out_reg[17] ),
        .I1(\status_reg[0]_4 ),
        .I2(\pc_reg[16] ),
        .I3(entry_reg_0_255_17_17_n_0),
        .I4(\status_if_reg[1] ),
        .I5(\q_reg[3] ),
        .O(D[17]));
  LUT6 #(
    .INIT(64'h88888888B8888888)) 
    \data_out[18]_i_1 
       (.I0(\data_out_reg[18] ),
        .I1(\status_reg[0]_4 ),
        .I2(\pc_reg[16] ),
        .I3(entry_reg_0_255_18_18_n_0),
        .I4(\status_if_reg[1] ),
        .I5(\q_reg[3] ),
        .O(D[18]));
  LUT6 #(
    .INIT(64'h88888888B8888888)) 
    \data_out[19]_i_1 
       (.I0(\data_out_reg[19] ),
        .I1(\status_reg[0]_4 ),
        .I2(\pc_reg[16] ),
        .I3(entry_reg_0_255_19_19_n_0),
        .I4(\status_if_reg[1] ),
        .I5(\q_reg[3] ),
        .O(D[19]));
  LUT6 #(
    .INIT(64'h88888888B8888888)) 
    \data_out[1]_i_1 
       (.I0(\data_out_reg[1] ),
        .I1(\status_reg[0]_4 ),
        .I2(\pc_reg[16] ),
        .I3(entry_reg_0_255_1_1_n_0),
        .I4(\status_if_reg[1] ),
        .I5(\q_reg[3] ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h88888888B8888888)) 
    \data_out[20]_i_1 
       (.I0(\data_out_reg[20] ),
        .I1(\status_reg[0]_4 ),
        .I2(\pc_reg[16] ),
        .I3(entry_reg_0_255_20_20_n_0),
        .I4(\status_if_reg[1] ),
        .I5(\q_reg[3] ),
        .O(D[20]));
  LUT6 #(
    .INIT(64'h88888888B8888888)) 
    \data_out[21]_i_1 
       (.I0(\data_out_reg[21] ),
        .I1(\status_reg[0]_4 ),
        .I2(\pc_reg[16] ),
        .I3(entry_reg_0_255_21_21_n_0),
        .I4(\status_if_reg[1] ),
        .I5(\q_reg[3] ),
        .O(D[21]));
  LUT6 #(
    .INIT(64'h88888888B8888888)) 
    \data_out[22]_i_1 
       (.I0(\data_out_reg[22] ),
        .I1(\status_reg[0]_4 ),
        .I2(\pc_reg[16] ),
        .I3(entry_reg_0_255_22_22_n_0),
        .I4(\status_if_reg[1] ),
        .I5(\q_reg[3] ),
        .O(D[22]));
  LUT6 #(
    .INIT(64'h88888888B8888888)) 
    \data_out[23]_i_2 
       (.I0(\data_out_reg[23] ),
        .I1(\status_reg[0]_4 ),
        .I2(\pc_reg[16] ),
        .I3(entry_reg_0_255_23_23_n_0),
        .I4(\status_if_reg[1] ),
        .I5(\q_reg[3] ),
        .O(D[23]));
  LUT6 #(
    .INIT(64'h88888888B8888888)) 
    \data_out[24]_i_1 
       (.I0(\data_out_reg[24] ),
        .I1(\status_reg[0]_4 ),
        .I2(\pc_reg[16] ),
        .I3(entry_reg_0_255_24_24_n_0),
        .I4(\status_if_reg[1] ),
        .I5(\q_reg[3] ),
        .O(D[24]));
  LUT6 #(
    .INIT(64'h88888888B8888888)) 
    \data_out[25]_i_1 
       (.I0(\data_out_reg[25] ),
        .I1(\status_reg[0]_4 ),
        .I2(\pc_reg[16] ),
        .I3(entry_reg_0_255_25_25_n_0),
        .I4(\status_if_reg[1] ),
        .I5(\q_reg[3] ),
        .O(D[25]));
  LUT6 #(
    .INIT(64'h88888888B8888888)) 
    \data_out[26]_i_1 
       (.I0(\data_out_reg[26] ),
        .I1(\status_reg[0]_4 ),
        .I2(\pc_reg[16] ),
        .I3(entry_reg_0_255_26_26_n_0),
        .I4(\status_if_reg[1] ),
        .I5(\q_reg[3] ),
        .O(D[26]));
  LUT6 #(
    .INIT(64'h88888888B8888888)) 
    \data_out[27]_i_1 
       (.I0(\data_out_reg[27] ),
        .I1(\status_reg[0]_4 ),
        .I2(\pc_reg[16] ),
        .I3(entry_reg_0_255_27_27_n_0),
        .I4(\status_if_reg[1] ),
        .I5(\q_reg[3] ),
        .O(D[27]));
  LUT6 #(
    .INIT(64'h88888888B8888888)) 
    \data_out[28]_i_1 
       (.I0(\data_out_reg[28] ),
        .I1(\status_reg[0]_4 ),
        .I2(\pc_reg[16] ),
        .I3(entry_reg_0_255_28_28_n_0),
        .I4(\status_if_reg[1] ),
        .I5(\q_reg[3] ),
        .O(D[28]));
  LUT6 #(
    .INIT(64'h88888888B8888888)) 
    \data_out[29]_i_1 
       (.I0(\data_out_reg[29] ),
        .I1(\status_reg[0]_4 ),
        .I2(\pc_reg[16] ),
        .I3(entry_reg_0_255_29_29_n_0),
        .I4(\status_if_reg[1] ),
        .I5(\q_reg[3] ),
        .O(D[29]));
  LUT6 #(
    .INIT(64'h88888888B8888888)) 
    \data_out[2]_i_1 
       (.I0(\data_out_reg[2] ),
        .I1(\status_reg[0]_4 ),
        .I2(\pc_reg[16] ),
        .I3(entry_reg_0_255_2_2_n_0),
        .I4(\status_if_reg[1] ),
        .I5(\q_reg[3] ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h88888888B8888888)) 
    \data_out[30]_i_1 
       (.I0(\data_out_reg[30] ),
        .I1(\status_reg[0]_4 ),
        .I2(\pc_reg[16] ),
        .I3(entry_reg_0_255_30_30_n_0),
        .I4(\status_if_reg[1] ),
        .I5(\q_reg[3] ),
        .O(D[30]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[31]_i_100 
       (.I0(valid[55]),
        .I1(valid[54]),
        .I2(A[1]),
        .I3(valid[53]),
        .I4(\status_if_reg[1]_0 [0]),
        .I5(valid[52]),
        .O(\data_out[31]_i_100_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[31]_i_101 
       (.I0(valid[59]),
        .I1(valid[58]),
        .I2(A[1]),
        .I3(valid[57]),
        .I4(\status_if_reg[1]_0 [0]),
        .I5(valid[56]),
        .O(\data_out[31]_i_101_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[31]_i_102 
       (.I0(valid[63]),
        .I1(valid[62]),
        .I2(A[1]),
        .I3(valid[61]),
        .I4(\status_if_reg[1]_0 [0]),
        .I5(valid[60]),
        .O(\data_out[31]_i_102_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[31]_i_103 
       (.I0(valid[35]),
        .I1(valid[34]),
        .I2(A[1]),
        .I3(valid[33]),
        .I4(\status_if_reg[1]_0 [0]),
        .I5(valid[32]),
        .O(\data_out[31]_i_103_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[31]_i_104 
       (.I0(valid[39]),
        .I1(valid[38]),
        .I2(A[1]),
        .I3(valid[37]),
        .I4(\status_if_reg[1]_0 [0]),
        .I5(valid[36]),
        .O(\data_out[31]_i_104_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[31]_i_105 
       (.I0(valid[43]),
        .I1(valid[42]),
        .I2(A[1]),
        .I3(valid[41]),
        .I4(\status_if_reg[1]_0 [0]),
        .I5(valid[40]),
        .O(\data_out[31]_i_105_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[31]_i_106 
       (.I0(valid[47]),
        .I1(valid[46]),
        .I2(A[1]),
        .I3(valid[45]),
        .I4(\status_if_reg[1]_0 [0]),
        .I5(valid[44]),
        .O(\data_out[31]_i_106_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[31]_i_107 
       (.I0(valid[19]),
        .I1(valid[18]),
        .I2(A[1]),
        .I3(valid[17]),
        .I4(\status_if_reg[1]_0 [0]),
        .I5(valid[16]),
        .O(\data_out[31]_i_107_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[31]_i_108 
       (.I0(valid[23]),
        .I1(valid[22]),
        .I2(A[1]),
        .I3(valid[21]),
        .I4(\status_if_reg[1]_0 [0]),
        .I5(valid[20]),
        .O(\data_out[31]_i_108_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[31]_i_109 
       (.I0(valid[27]),
        .I1(valid[26]),
        .I2(A[1]),
        .I3(valid[25]),
        .I4(\status_if_reg[1]_0 [0]),
        .I5(valid[24]),
        .O(\data_out[31]_i_109_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[31]_i_110 
       (.I0(valid[31]),
        .I1(valid[30]),
        .I2(A[1]),
        .I3(valid[29]),
        .I4(\status_if_reg[1]_0 [0]),
        .I5(valid[28]),
        .O(\data_out[31]_i_110_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[31]_i_111 
       (.I0(valid[3]),
        .I1(valid[2]),
        .I2(A[1]),
        .I3(valid[1]),
        .I4(\status_if_reg[1]_0 [0]),
        .I5(valid[0]),
        .O(\data_out[31]_i_111_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[31]_i_112 
       (.I0(valid[7]),
        .I1(valid[6]),
        .I2(A[1]),
        .I3(valid[5]),
        .I4(\status_if_reg[1]_0 [0]),
        .I5(valid[4]),
        .O(\data_out[31]_i_112_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[31]_i_113 
       (.I0(valid[11]),
        .I1(valid[10]),
        .I2(A[1]),
        .I3(valid[9]),
        .I4(\status_if_reg[1]_0 [0]),
        .I5(valid[8]),
        .O(\data_out[31]_i_113_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[31]_i_114 
       (.I0(valid[15]),
        .I1(valid[14]),
        .I2(A[1]),
        .I3(valid[13]),
        .I4(\status_if_reg[1]_0 [0]),
        .I5(valid[12]),
        .O(\data_out[31]_i_114_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[31]_i_115 
       (.I0(valid[115]),
        .I1(valid[114]),
        .I2(A[1]),
        .I3(valid[113]),
        .I4(\status_if_reg[1]_0 [0]),
        .I5(valid[112]),
        .O(\data_out[31]_i_115_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[31]_i_116 
       (.I0(valid[119]),
        .I1(valid[118]),
        .I2(A[1]),
        .I3(valid[117]),
        .I4(\status_if_reg[1]_0 [0]),
        .I5(valid[116]),
        .O(\data_out[31]_i_116_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[31]_i_117 
       (.I0(valid[123]),
        .I1(valid[122]),
        .I2(A[1]),
        .I3(valid[121]),
        .I4(\status_if_reg[1]_0 [0]),
        .I5(valid[120]),
        .O(\data_out[31]_i_117_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[31]_i_118 
       (.I0(valid[127]),
        .I1(valid[126]),
        .I2(A[1]),
        .I3(valid[125]),
        .I4(\status_if_reg[1]_0 [0]),
        .I5(valid[124]),
        .O(\data_out[31]_i_118_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[31]_i_119 
       (.I0(valid[99]),
        .I1(valid[98]),
        .I2(A[1]),
        .I3(valid[97]),
        .I4(\status_if_reg[1]_0 [0]),
        .I5(valid[96]),
        .O(\data_out[31]_i_119_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[31]_i_120 
       (.I0(valid[103]),
        .I1(valid[102]),
        .I2(A[1]),
        .I3(valid[101]),
        .I4(\status_if_reg[1]_0 [0]),
        .I5(valid[100]),
        .O(\data_out[31]_i_120_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[31]_i_121 
       (.I0(valid[107]),
        .I1(valid[106]),
        .I2(A[1]),
        .I3(valid[105]),
        .I4(\status_if_reg[1]_0 [0]),
        .I5(valid[104]),
        .O(\data_out[31]_i_121_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[31]_i_122 
       (.I0(valid[111]),
        .I1(valid[110]),
        .I2(A[1]),
        .I3(valid[109]),
        .I4(\status_if_reg[1]_0 [0]),
        .I5(valid[108]),
        .O(\data_out[31]_i_122_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[31]_i_123 
       (.I0(valid[83]),
        .I1(valid[82]),
        .I2(A[1]),
        .I3(valid[81]),
        .I4(\status_if_reg[1]_0 [0]),
        .I5(valid[80]),
        .O(\data_out[31]_i_123_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[31]_i_124 
       (.I0(valid[87]),
        .I1(valid[86]),
        .I2(A[1]),
        .I3(valid[85]),
        .I4(\status_if_reg[1]_0 [0]),
        .I5(valid[84]),
        .O(\data_out[31]_i_124_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[31]_i_125 
       (.I0(valid[91]),
        .I1(valid[90]),
        .I2(A[1]),
        .I3(valid[89]),
        .I4(\status_if_reg[1]_0 [0]),
        .I5(valid[88]),
        .O(\data_out[31]_i_125_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[31]_i_126 
       (.I0(valid[95]),
        .I1(valid[94]),
        .I2(A[1]),
        .I3(valid[93]),
        .I4(\status_if_reg[1]_0 [0]),
        .I5(valid[92]),
        .O(\data_out[31]_i_126_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[31]_i_127 
       (.I0(valid[67]),
        .I1(valid[66]),
        .I2(A[1]),
        .I3(valid[65]),
        .I4(\status_if_reg[1]_0 [0]),
        .I5(valid[64]),
        .O(\data_out[31]_i_127_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[31]_i_128 
       (.I0(valid[71]),
        .I1(valid[70]),
        .I2(A[1]),
        .I3(valid[69]),
        .I4(\status_if_reg[1]_0 [0]),
        .I5(valid[68]),
        .O(\data_out[31]_i_128_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[31]_i_129 
       (.I0(valid[75]),
        .I1(valid[74]),
        .I2(A[1]),
        .I3(valid[73]),
        .I4(\status_if_reg[1]_0 [0]),
        .I5(valid[72]),
        .O(\data_out[31]_i_129_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[31]_i_130 
       (.I0(valid[79]),
        .I1(valid[78]),
        .I2(A[1]),
        .I3(valid[77]),
        .I4(\status_if_reg[1]_0 [0]),
        .I5(valid[76]),
        .O(\data_out[31]_i_130_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[31]_i_131 
       (.I0(valid[179]),
        .I1(valid[178]),
        .I2(A[1]),
        .I3(valid[177]),
        .I4(\status_if_reg[1]_0 [0]),
        .I5(valid[176]),
        .O(\data_out[31]_i_131_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[31]_i_132 
       (.I0(valid[183]),
        .I1(valid[182]),
        .I2(A[1]),
        .I3(valid[181]),
        .I4(\status_if_reg[1]_0 [0]),
        .I5(valid[180]),
        .O(\data_out[31]_i_132_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[31]_i_133 
       (.I0(valid[187]),
        .I1(valid[186]),
        .I2(A[1]),
        .I3(valid[185]),
        .I4(\status_if_reg[1]_0 [0]),
        .I5(valid[184]),
        .O(\data_out[31]_i_133_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[31]_i_134 
       (.I0(valid[191]),
        .I1(valid[190]),
        .I2(A[1]),
        .I3(valid[189]),
        .I4(\status_if_reg[1]_0 [0]),
        .I5(valid[188]),
        .O(\data_out[31]_i_134_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[31]_i_135 
       (.I0(valid[163]),
        .I1(valid[162]),
        .I2(A[1]),
        .I3(valid[161]),
        .I4(\status_if_reg[1]_0 [0]),
        .I5(valid[160]),
        .O(\data_out[31]_i_135_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[31]_i_136 
       (.I0(valid[167]),
        .I1(valid[166]),
        .I2(A[1]),
        .I3(valid[165]),
        .I4(\status_if_reg[1]_0 [0]),
        .I5(valid[164]),
        .O(\data_out[31]_i_136_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[31]_i_137 
       (.I0(valid[171]),
        .I1(valid[170]),
        .I2(A[1]),
        .I3(valid[169]),
        .I4(\status_if_reg[1]_0 [0]),
        .I5(valid[168]),
        .O(\data_out[31]_i_137_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[31]_i_138 
       (.I0(valid[175]),
        .I1(valid[174]),
        .I2(A[1]),
        .I3(valid[173]),
        .I4(\status_if_reg[1]_0 [0]),
        .I5(valid[172]),
        .O(\data_out[31]_i_138_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[31]_i_139 
       (.I0(valid[147]),
        .I1(valid[146]),
        .I2(A[1]),
        .I3(valid[145]),
        .I4(\status_if_reg[1]_0 [0]),
        .I5(valid[144]),
        .O(\data_out[31]_i_139_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[31]_i_140 
       (.I0(valid[151]),
        .I1(valid[150]),
        .I2(A[1]),
        .I3(valid[149]),
        .I4(\status_if_reg[1]_0 [0]),
        .I5(valid[148]),
        .O(\data_out[31]_i_140_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[31]_i_141 
       (.I0(valid[155]),
        .I1(valid[154]),
        .I2(A[1]),
        .I3(valid[153]),
        .I4(\status_if_reg[1]_0 [0]),
        .I5(valid[152]),
        .O(\data_out[31]_i_141_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[31]_i_142 
       (.I0(valid[159]),
        .I1(valid[158]),
        .I2(A[1]),
        .I3(valid[157]),
        .I4(\status_if_reg[1]_0 [0]),
        .I5(valid[156]),
        .O(\data_out[31]_i_142_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[31]_i_143 
       (.I0(valid[131]),
        .I1(valid[130]),
        .I2(A[1]),
        .I3(valid[129]),
        .I4(\status_if_reg[1]_0 [0]),
        .I5(valid[128]),
        .O(\data_out[31]_i_143_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[31]_i_144 
       (.I0(valid[135]),
        .I1(valid[134]),
        .I2(A[1]),
        .I3(valid[133]),
        .I4(\status_if_reg[1]_0 [0]),
        .I5(valid[132]),
        .O(\data_out[31]_i_144_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[31]_i_145 
       (.I0(valid[139]),
        .I1(valid[138]),
        .I2(A[1]),
        .I3(valid[137]),
        .I4(\status_if_reg[1]_0 [0]),
        .I5(valid[136]),
        .O(\data_out[31]_i_145_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[31]_i_146 
       (.I0(valid[143]),
        .I1(valid[142]),
        .I2(A[1]),
        .I3(valid[141]),
        .I4(\status_if_reg[1]_0 [0]),
        .I5(valid[140]),
        .O(\data_out[31]_i_146_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[31]_i_147 
       (.I0(valid[243]),
        .I1(valid[242]),
        .I2(A[1]),
        .I3(valid[241]),
        .I4(\status_if_reg[1]_0 [0]),
        .I5(valid[240]),
        .O(\data_out[31]_i_147_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[31]_i_148 
       (.I0(valid[247]),
        .I1(valid[246]),
        .I2(A[1]),
        .I3(valid[245]),
        .I4(\status_if_reg[1]_0 [0]),
        .I5(valid[244]),
        .O(\data_out[31]_i_148_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[31]_i_149 
       (.I0(valid[251]),
        .I1(valid[250]),
        .I2(A[1]),
        .I3(valid[249]),
        .I4(\status_if_reg[1]_0 [0]),
        .I5(valid[248]),
        .O(\data_out[31]_i_149_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[31]_i_150 
       (.I0(valid[255]),
        .I1(valid[254]),
        .I2(A[1]),
        .I3(valid[253]),
        .I4(\status_if_reg[1]_0 [0]),
        .I5(valid[252]),
        .O(\data_out[31]_i_150_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[31]_i_151 
       (.I0(valid[227]),
        .I1(valid[226]),
        .I2(A[1]),
        .I3(valid[225]),
        .I4(\status_if_reg[1]_0 [0]),
        .I5(valid[224]),
        .O(\data_out[31]_i_151_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[31]_i_152 
       (.I0(valid[231]),
        .I1(valid[230]),
        .I2(A[1]),
        .I3(valid[229]),
        .I4(\status_if_reg[1]_0 [0]),
        .I5(valid[228]),
        .O(\data_out[31]_i_152_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[31]_i_153 
       (.I0(valid[235]),
        .I1(valid[234]),
        .I2(A[1]),
        .I3(valid[233]),
        .I4(\status_if_reg[1]_0 [0]),
        .I5(valid[232]),
        .O(\data_out[31]_i_153_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[31]_i_154 
       (.I0(valid[239]),
        .I1(valid[238]),
        .I2(A[1]),
        .I3(valid[237]),
        .I4(\status_if_reg[1]_0 [0]),
        .I5(valid[236]),
        .O(\data_out[31]_i_154_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[31]_i_155 
       (.I0(valid[211]),
        .I1(valid[210]),
        .I2(A[1]),
        .I3(valid[209]),
        .I4(\status_if_reg[1]_0 [0]),
        .I5(valid[208]),
        .O(\data_out[31]_i_155_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[31]_i_156 
       (.I0(valid[215]),
        .I1(valid[214]),
        .I2(A[1]),
        .I3(valid[213]),
        .I4(\status_if_reg[1]_0 [0]),
        .I5(valid[212]),
        .O(\data_out[31]_i_156_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[31]_i_157 
       (.I0(valid[219]),
        .I1(valid[218]),
        .I2(A[1]),
        .I3(valid[217]),
        .I4(\status_if_reg[1]_0 [0]),
        .I5(valid[216]),
        .O(\data_out[31]_i_157_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[31]_i_158 
       (.I0(valid[223]),
        .I1(valid[222]),
        .I2(A[1]),
        .I3(valid[221]),
        .I4(\status_if_reg[1]_0 [0]),
        .I5(valid[220]),
        .O(\data_out[31]_i_158_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[31]_i_159 
       (.I0(valid[195]),
        .I1(valid[194]),
        .I2(A[1]),
        .I3(valid[193]),
        .I4(\status_if_reg[1]_0 [0]),
        .I5(valid[192]),
        .O(\data_out[31]_i_159_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[31]_i_160 
       (.I0(valid[199]),
        .I1(valid[198]),
        .I2(A[1]),
        .I3(valid[197]),
        .I4(\status_if_reg[1]_0 [0]),
        .I5(valid[196]),
        .O(\data_out[31]_i_160_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[31]_i_161 
       (.I0(valid[203]),
        .I1(valid[202]),
        .I2(A[1]),
        .I3(valid[201]),
        .I4(\status_if_reg[1]_0 [0]),
        .I5(valid[200]),
        .O(\data_out[31]_i_161_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[31]_i_162 
       (.I0(valid[207]),
        .I1(valid[206]),
        .I2(A[1]),
        .I3(valid[205]),
        .I4(\status_if_reg[1]_0 [0]),
        .I5(valid[204]),
        .O(\data_out[31]_i_162_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \data_out[31]_i_18 
       (.I0(isCorrect1[0]),
        .I1(\status_if_reg[1]_0 [8]),
        .I2(\status_if_reg[1]_0 [10]),
        .I3(isCorrect1[2]),
        .I4(\status_if_reg[1]_0 [9]),
        .I5(isCorrect1[1]),
        .O(\data_out[31]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \data_out[31]_i_19 
       (.I0(isCorrect1[3]),
        .I1(\status_if_reg[1]_0 [11]),
        .I2(\status_if_reg[1]_0 [13]),
        .I3(isCorrect1[5]),
        .I4(\status_if_reg[1]_0 [12]),
        .I5(isCorrect1[4]),
        .O(\data_out[31]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h88888888B8888888)) 
    \data_out[31]_i_2 
       (.I0(\data_out_reg[31] ),
        .I1(\status_reg[0]_4 ),
        .I2(\pc_reg[16] ),
        .I3(entry_reg_0_255_31_31_n_0),
        .I4(\status_if_reg[1] ),
        .I5(\q_reg[3] ),
        .O(D[31]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[31]_i_40 
       (.I0(\data_out_reg[31]_i_51_n_0 ),
        .I1(\data_out_reg[31]_i_52_n_0 ),
        .I2(\status_if_reg[1]_0 [5]),
        .I3(\data_out_reg[31]_i_53_n_0 ),
        .I4(\status_if_reg[1]_0 [4]),
        .I5(\data_out_reg[31]_i_54_n_0 ),
        .O(\data_out[31]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[31]_i_41 
       (.I0(\data_out_reg[31]_i_55_n_0 ),
        .I1(\data_out_reg[31]_i_56_n_0 ),
        .I2(\status_if_reg[1]_0 [5]),
        .I3(\data_out_reg[31]_i_57_n_0 ),
        .I4(\status_if_reg[1]_0 [4]),
        .I5(\data_out_reg[31]_i_58_n_0 ),
        .O(\data_out[31]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[31]_i_42 
       (.I0(\data_out_reg[31]_i_59_n_0 ),
        .I1(\data_out_reg[31]_i_60_n_0 ),
        .I2(\status_if_reg[1]_0 [5]),
        .I3(\data_out_reg[31]_i_61_n_0 ),
        .I4(\status_if_reg[1]_0 [4]),
        .I5(\data_out_reg[31]_i_62_n_0 ),
        .O(\data_out[31]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[31]_i_43 
       (.I0(\data_out_reg[31]_i_63_n_0 ),
        .I1(\data_out_reg[31]_i_64_n_0 ),
        .I2(\status_if_reg[1]_0 [5]),
        .I3(\data_out_reg[31]_i_65_n_0 ),
        .I4(\status_if_reg[1]_0 [4]),
        .I5(\data_out_reg[31]_i_66_n_0 ),
        .O(\data_out[31]_i_43_n_0 ));
  LUT5 #(
    .INIT(32'h80000080)) 
    \data_out[31]_i_7 
       (.I0(\data_out_reg[31]_i_17_n_0 ),
        .I1(\data_out[31]_i_18_n_0 ),
        .I2(\data_out[31]_i_19_n_0 ),
        .I3(\status_if_reg[1]_0 [14]),
        .I4(isCorrect1[6]),
        .O(\pc_reg[16] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[31]_i_99 
       (.I0(valid[51]),
        .I1(valid[50]),
        .I2(A[1]),
        .I3(valid[49]),
        .I4(\status_if_reg[1]_0 [0]),
        .I5(valid[48]),
        .O(\data_out[31]_i_99_n_0 ));
  LUT6 #(
    .INIT(64'h88888888B8888888)) 
    \data_out[3]_i_1 
       (.I0(\data_out_reg[3] ),
        .I1(\status_reg[0]_4 ),
        .I2(\pc_reg[16] ),
        .I3(entry_reg_0_255_3_3_n_0),
        .I4(\status_if_reg[1] ),
        .I5(\q_reg[3] ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h88888888B8888888)) 
    \data_out[4]_i_1 
       (.I0(\data_out_reg[4] ),
        .I1(\status_reg[0]_4 ),
        .I2(\pc_reg[16] ),
        .I3(entry_reg_0_255_4_4_n_0),
        .I4(\status_if_reg[1] ),
        .I5(\q_reg[3] ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'h88888888B8888888)) 
    \data_out[5]_i_1 
       (.I0(\data_out_reg[5] ),
        .I1(\status_reg[0]_4 ),
        .I2(\pc_reg[16] ),
        .I3(entry_reg_0_255_5_5_n_0),
        .I4(\status_if_reg[1] ),
        .I5(\q_reg[3] ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'h88888888B8888888)) 
    \data_out[6]_i_1 
       (.I0(\data_out_reg[6] ),
        .I1(\status_reg[0]_4 ),
        .I2(\pc_reg[16] ),
        .I3(entry_reg_0_255_6_6_n_0),
        .I4(\status_if_reg[1] ),
        .I5(\q_reg[3] ),
        .O(D[6]));
  LUT6 #(
    .INIT(64'h88888888B8888888)) 
    \data_out[7]_i_2 
       (.I0(\data_out_reg[7] ),
        .I1(\status_reg[0]_4 ),
        .I2(\pc_reg[16] ),
        .I3(entry_reg_0_255_7_7_n_0),
        .I4(\status_if_reg[1] ),
        .I5(\q_reg[3] ),
        .O(D[7]));
  LUT6 #(
    .INIT(64'h88888888B8888888)) 
    \data_out[8]_i_1 
       (.I0(\data_out_reg[8] ),
        .I1(\status_reg[0]_4 ),
        .I2(\pc_reg[16] ),
        .I3(entry_reg_0_255_8_8_n_0),
        .I4(\status_if_reg[1] ),
        .I5(\q_reg[3] ),
        .O(D[8]));
  LUT6 #(
    .INIT(64'h88888888B8888888)) 
    \data_out[9]_i_1 
       (.I0(\data_out_reg[9] ),
        .I1(\status_reg[0]_4 ),
        .I2(\pc_reg[16] ),
        .I3(entry_reg_0_255_9_9_n_0),
        .I4(\status_if_reg[1] ),
        .I5(\q_reg[3] ),
        .O(D[9]));
  MUXF8 \data_out_reg[31]_i_17 
       (.I0(\data_out_reg[31]_i_29_n_0 ),
        .I1(\data_out_reg[31]_i_30_n_0 ),
        .O(\data_out_reg[31]_i_17_n_0 ),
        .S(\status_if_reg[1]_0 [7]));
  MUXF7 \data_out_reg[31]_i_29 
       (.I0(\data_out[31]_i_40_n_0 ),
        .I1(\data_out[31]_i_41_n_0 ),
        .O(\data_out_reg[31]_i_29_n_0 ),
        .S(\status_if_reg[1]_0 [6]));
  MUXF7 \data_out_reg[31]_i_30 
       (.I0(\data_out[31]_i_42_n_0 ),
        .I1(\data_out[31]_i_43_n_0 ),
        .O(\data_out_reg[31]_i_30_n_0 ),
        .S(\status_if_reg[1]_0 [6]));
  MUXF8 \data_out_reg[31]_i_51 
       (.I0(\data_out_reg[31]_i_67_n_0 ),
        .I1(\data_out_reg[31]_i_68_n_0 ),
        .O(\data_out_reg[31]_i_51_n_0 ),
        .S(\status_if_reg[1]_0 [3]));
  MUXF8 \data_out_reg[31]_i_52 
       (.I0(\data_out_reg[31]_i_69_n_0 ),
        .I1(\data_out_reg[31]_i_70_n_0 ),
        .O(\data_out_reg[31]_i_52_n_0 ),
        .S(\status_if_reg[1]_0 [3]));
  MUXF8 \data_out_reg[31]_i_53 
       (.I0(\data_out_reg[31]_i_71_n_0 ),
        .I1(\data_out_reg[31]_i_72_n_0 ),
        .O(\data_out_reg[31]_i_53_n_0 ),
        .S(\status_if_reg[1]_0 [3]));
  MUXF8 \data_out_reg[31]_i_54 
       (.I0(\data_out_reg[31]_i_73_n_0 ),
        .I1(\data_out_reg[31]_i_74_n_0 ),
        .O(\data_out_reg[31]_i_54_n_0 ),
        .S(\status_if_reg[1]_0 [3]));
  MUXF8 \data_out_reg[31]_i_55 
       (.I0(\data_out_reg[31]_i_75_n_0 ),
        .I1(\data_out_reg[31]_i_76_n_0 ),
        .O(\data_out_reg[31]_i_55_n_0 ),
        .S(\status_if_reg[1]_0 [3]));
  MUXF8 \data_out_reg[31]_i_56 
       (.I0(\data_out_reg[31]_i_77_n_0 ),
        .I1(\data_out_reg[31]_i_78_n_0 ),
        .O(\data_out_reg[31]_i_56_n_0 ),
        .S(\status_if_reg[1]_0 [3]));
  MUXF8 \data_out_reg[31]_i_57 
       (.I0(\data_out_reg[31]_i_79_n_0 ),
        .I1(\data_out_reg[31]_i_80_n_0 ),
        .O(\data_out_reg[31]_i_57_n_0 ),
        .S(\status_if_reg[1]_0 [3]));
  MUXF8 \data_out_reg[31]_i_58 
       (.I0(\data_out_reg[31]_i_81_n_0 ),
        .I1(\data_out_reg[31]_i_82_n_0 ),
        .O(\data_out_reg[31]_i_58_n_0 ),
        .S(\status_if_reg[1]_0 [3]));
  MUXF8 \data_out_reg[31]_i_59 
       (.I0(\data_out_reg[31]_i_83_n_0 ),
        .I1(\data_out_reg[31]_i_84_n_0 ),
        .O(\data_out_reg[31]_i_59_n_0 ),
        .S(\status_if_reg[1]_0 [3]));
  MUXF8 \data_out_reg[31]_i_60 
       (.I0(\data_out_reg[31]_i_85_n_0 ),
        .I1(\data_out_reg[31]_i_86_n_0 ),
        .O(\data_out_reg[31]_i_60_n_0 ),
        .S(\status_if_reg[1]_0 [3]));
  MUXF8 \data_out_reg[31]_i_61 
       (.I0(\data_out_reg[31]_i_87_n_0 ),
        .I1(\data_out_reg[31]_i_88_n_0 ),
        .O(\data_out_reg[31]_i_61_n_0 ),
        .S(\status_if_reg[1]_0 [3]));
  MUXF8 \data_out_reg[31]_i_62 
       (.I0(\data_out_reg[31]_i_89_n_0 ),
        .I1(\data_out_reg[31]_i_90_n_0 ),
        .O(\data_out_reg[31]_i_62_n_0 ),
        .S(\status_if_reg[1]_0 [3]));
  MUXF8 \data_out_reg[31]_i_63 
       (.I0(\data_out_reg[31]_i_91_n_0 ),
        .I1(\data_out_reg[31]_i_92_n_0 ),
        .O(\data_out_reg[31]_i_63_n_0 ),
        .S(\status_if_reg[1]_0 [3]));
  MUXF8 \data_out_reg[31]_i_64 
       (.I0(\data_out_reg[31]_i_93_n_0 ),
        .I1(\data_out_reg[31]_i_94_n_0 ),
        .O(\data_out_reg[31]_i_64_n_0 ),
        .S(\status_if_reg[1]_0 [3]));
  MUXF8 \data_out_reg[31]_i_65 
       (.I0(\data_out_reg[31]_i_95_n_0 ),
        .I1(\data_out_reg[31]_i_96_n_0 ),
        .O(\data_out_reg[31]_i_65_n_0 ),
        .S(\status_if_reg[1]_0 [3]));
  MUXF8 \data_out_reg[31]_i_66 
       (.I0(\data_out_reg[31]_i_97_n_0 ),
        .I1(\data_out_reg[31]_i_98_n_0 ),
        .O(\data_out_reg[31]_i_66_n_0 ),
        .S(\status_if_reg[1]_0 [3]));
  MUXF7 \data_out_reg[31]_i_67 
       (.I0(\data_out[31]_i_99_n_0 ),
        .I1(\data_out[31]_i_100_n_0 ),
        .O(\data_out_reg[31]_i_67_n_0 ),
        .S(\status_if_reg[1]_0 [2]));
  MUXF7 \data_out_reg[31]_i_68 
       (.I0(\data_out[31]_i_101_n_0 ),
        .I1(\data_out[31]_i_102_n_0 ),
        .O(\data_out_reg[31]_i_68_n_0 ),
        .S(\status_if_reg[1]_0 [2]));
  MUXF7 \data_out_reg[31]_i_69 
       (.I0(\data_out[31]_i_103_n_0 ),
        .I1(\data_out[31]_i_104_n_0 ),
        .O(\data_out_reg[31]_i_69_n_0 ),
        .S(\status_if_reg[1]_0 [2]));
  MUXF7 \data_out_reg[31]_i_70 
       (.I0(\data_out[31]_i_105_n_0 ),
        .I1(\data_out[31]_i_106_n_0 ),
        .O(\data_out_reg[31]_i_70_n_0 ),
        .S(\status_if_reg[1]_0 [2]));
  MUXF7 \data_out_reg[31]_i_71 
       (.I0(\data_out[31]_i_107_n_0 ),
        .I1(\data_out[31]_i_108_n_0 ),
        .O(\data_out_reg[31]_i_71_n_0 ),
        .S(\status_if_reg[1]_0 [2]));
  MUXF7 \data_out_reg[31]_i_72 
       (.I0(\data_out[31]_i_109_n_0 ),
        .I1(\data_out[31]_i_110_n_0 ),
        .O(\data_out_reg[31]_i_72_n_0 ),
        .S(\status_if_reg[1]_0 [2]));
  MUXF7 \data_out_reg[31]_i_73 
       (.I0(\data_out[31]_i_111_n_0 ),
        .I1(\data_out[31]_i_112_n_0 ),
        .O(\data_out_reg[31]_i_73_n_0 ),
        .S(\status_if_reg[1]_0 [2]));
  MUXF7 \data_out_reg[31]_i_74 
       (.I0(\data_out[31]_i_113_n_0 ),
        .I1(\data_out[31]_i_114_n_0 ),
        .O(\data_out_reg[31]_i_74_n_0 ),
        .S(\status_if_reg[1]_0 [2]));
  MUXF7 \data_out_reg[31]_i_75 
       (.I0(\data_out[31]_i_115_n_0 ),
        .I1(\data_out[31]_i_116_n_0 ),
        .O(\data_out_reg[31]_i_75_n_0 ),
        .S(\status_if_reg[1]_0 [2]));
  MUXF7 \data_out_reg[31]_i_76 
       (.I0(\data_out[31]_i_117_n_0 ),
        .I1(\data_out[31]_i_118_n_0 ),
        .O(\data_out_reg[31]_i_76_n_0 ),
        .S(\status_if_reg[1]_0 [2]));
  MUXF7 \data_out_reg[31]_i_77 
       (.I0(\data_out[31]_i_119_n_0 ),
        .I1(\data_out[31]_i_120_n_0 ),
        .O(\data_out_reg[31]_i_77_n_0 ),
        .S(\status_if_reg[1]_0 [2]));
  MUXF7 \data_out_reg[31]_i_78 
       (.I0(\data_out[31]_i_121_n_0 ),
        .I1(\data_out[31]_i_122_n_0 ),
        .O(\data_out_reg[31]_i_78_n_0 ),
        .S(\status_if_reg[1]_0 [2]));
  MUXF7 \data_out_reg[31]_i_79 
       (.I0(\data_out[31]_i_123_n_0 ),
        .I1(\data_out[31]_i_124_n_0 ),
        .O(\data_out_reg[31]_i_79_n_0 ),
        .S(\status_if_reg[1]_0 [2]));
  MUXF7 \data_out_reg[31]_i_80 
       (.I0(\data_out[31]_i_125_n_0 ),
        .I1(\data_out[31]_i_126_n_0 ),
        .O(\data_out_reg[31]_i_80_n_0 ),
        .S(\status_if_reg[1]_0 [2]));
  MUXF7 \data_out_reg[31]_i_81 
       (.I0(\data_out[31]_i_127_n_0 ),
        .I1(\data_out[31]_i_128_n_0 ),
        .O(\data_out_reg[31]_i_81_n_0 ),
        .S(\status_if_reg[1]_0 [2]));
  MUXF7 \data_out_reg[31]_i_82 
       (.I0(\data_out[31]_i_129_n_0 ),
        .I1(\data_out[31]_i_130_n_0 ),
        .O(\data_out_reg[31]_i_82_n_0 ),
        .S(\status_if_reg[1]_0 [2]));
  MUXF7 \data_out_reg[31]_i_83 
       (.I0(\data_out[31]_i_131_n_0 ),
        .I1(\data_out[31]_i_132_n_0 ),
        .O(\data_out_reg[31]_i_83_n_0 ),
        .S(\status_if_reg[1]_0 [2]));
  MUXF7 \data_out_reg[31]_i_84 
       (.I0(\data_out[31]_i_133_n_0 ),
        .I1(\data_out[31]_i_134_n_0 ),
        .O(\data_out_reg[31]_i_84_n_0 ),
        .S(\status_if_reg[1]_0 [2]));
  MUXF7 \data_out_reg[31]_i_85 
       (.I0(\data_out[31]_i_135_n_0 ),
        .I1(\data_out[31]_i_136_n_0 ),
        .O(\data_out_reg[31]_i_85_n_0 ),
        .S(\status_if_reg[1]_0 [2]));
  MUXF7 \data_out_reg[31]_i_86 
       (.I0(\data_out[31]_i_137_n_0 ),
        .I1(\data_out[31]_i_138_n_0 ),
        .O(\data_out_reg[31]_i_86_n_0 ),
        .S(\status_if_reg[1]_0 [2]));
  MUXF7 \data_out_reg[31]_i_87 
       (.I0(\data_out[31]_i_139_n_0 ),
        .I1(\data_out[31]_i_140_n_0 ),
        .O(\data_out_reg[31]_i_87_n_0 ),
        .S(\status_if_reg[1]_0 [2]));
  MUXF7 \data_out_reg[31]_i_88 
       (.I0(\data_out[31]_i_141_n_0 ),
        .I1(\data_out[31]_i_142_n_0 ),
        .O(\data_out_reg[31]_i_88_n_0 ),
        .S(\status_if_reg[1]_0 [2]));
  MUXF7 \data_out_reg[31]_i_89 
       (.I0(\data_out[31]_i_143_n_0 ),
        .I1(\data_out[31]_i_144_n_0 ),
        .O(\data_out_reg[31]_i_89_n_0 ),
        .S(\status_if_reg[1]_0 [2]));
  MUXF7 \data_out_reg[31]_i_90 
       (.I0(\data_out[31]_i_145_n_0 ),
        .I1(\data_out[31]_i_146_n_0 ),
        .O(\data_out_reg[31]_i_90_n_0 ),
        .S(\status_if_reg[1]_0 [2]));
  MUXF7 \data_out_reg[31]_i_91 
       (.I0(\data_out[31]_i_147_n_0 ),
        .I1(\data_out[31]_i_148_n_0 ),
        .O(\data_out_reg[31]_i_91_n_0 ),
        .S(\status_if_reg[1]_0 [2]));
  MUXF7 \data_out_reg[31]_i_92 
       (.I0(\data_out[31]_i_149_n_0 ),
        .I1(\data_out[31]_i_150_n_0 ),
        .O(\data_out_reg[31]_i_92_n_0 ),
        .S(\status_if_reg[1]_0 [2]));
  MUXF7 \data_out_reg[31]_i_93 
       (.I0(\data_out[31]_i_151_n_0 ),
        .I1(\data_out[31]_i_152_n_0 ),
        .O(\data_out_reg[31]_i_93_n_0 ),
        .S(\status_if_reg[1]_0 [2]));
  MUXF7 \data_out_reg[31]_i_94 
       (.I0(\data_out[31]_i_153_n_0 ),
        .I1(\data_out[31]_i_154_n_0 ),
        .O(\data_out_reg[31]_i_94_n_0 ),
        .S(\status_if_reg[1]_0 [2]));
  MUXF7 \data_out_reg[31]_i_95 
       (.I0(\data_out[31]_i_155_n_0 ),
        .I1(\data_out[31]_i_156_n_0 ),
        .O(\data_out_reg[31]_i_95_n_0 ),
        .S(\status_if_reg[1]_0 [2]));
  MUXF7 \data_out_reg[31]_i_96 
       (.I0(\data_out[31]_i_157_n_0 ),
        .I1(\data_out[31]_i_158_n_0 ),
        .O(\data_out_reg[31]_i_96_n_0 ),
        .S(\status_if_reg[1]_0 [2]));
  MUXF7 \data_out_reg[31]_i_97 
       (.I0(\data_out[31]_i_159_n_0 ),
        .I1(\data_out[31]_i_160_n_0 ),
        .O(\data_out_reg[31]_i_97_n_0 ),
        .S(\status_if_reg[1]_0 [2]));
  MUXF7 \data_out_reg[31]_i_98 
       (.I0(\data_out[31]_i_161_n_0 ),
        .I1(\data_out[31]_i_162_n_0 ),
        .O(\data_out_reg[31]_i_98_n_0 ),
        .S(\status_if_reg[1]_0 [2]));
  (* INIT = "256'h0000000000000000000000000000000000000000000000000000000000000000" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "cache0/entry" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM256X1S_UNIQ_BASE_ entry_reg_0_255_0_0
       (.A({\status_if_reg[1]_0 [7:1],A[0]}),
        .D(Q[0]),
        .O(entry_reg_0_255_0_0_n_0),
        .WCLK(EXCLK_IBUF_BUFG),
        .WE(entry_reg_0_255_0_0_i_1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    entry_reg_0_255_0_0_i_1
       (.I0(tag_reg_0_255_0_0_0),
        .I1(rst),
        .O(entry_reg_0_255_0_0_i_1_n_0));
  (* INIT = "256'h0000000000000000000000000000000000000000000000000000000000000000" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "cache0/entry" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM256X1S_HD496 entry_reg_0_255_10_10
       (.A({\status_if_reg[1]_0 [7:1],A[0]}),
        .D(Q[10]),
        .O(entry_reg_0_255_10_10_n_0),
        .WCLK(EXCLK_IBUF_BUFG),
        .WE(entry_reg_0_255_0_0_i_1_n_0));
  (* INIT = "256'h0000000000000000000000000000000000000000000000000000000000000000" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "cache0/entry" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM256X1S_HD497 entry_reg_0_255_11_11
       (.A({\status_if_reg[1]_0 [7:1],A[0]}),
        .D(Q[11]),
        .O(entry_reg_0_255_11_11_n_0),
        .WCLK(EXCLK_IBUF_BUFG),
        .WE(entry_reg_0_255_0_0_i_1_n_0));
  (* INIT = "256'h0000000000000000000000000000000000000000000000000000000000000000" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "cache0/entry" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM256X1S_HD498 entry_reg_0_255_12_12
       (.A({\status_if_reg[1]_0 [7:1],A[0]}),
        .D(Q[12]),
        .O(entry_reg_0_255_12_12_n_0),
        .WCLK(EXCLK_IBUF_BUFG),
        .WE(entry_reg_0_255_0_0_i_1_n_0));
  (* INIT = "256'h0000000000000000000000000000000000000000000000000000000000000000" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "cache0/entry" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM256X1S_HD499 entry_reg_0_255_13_13
       (.A({\status_if_reg[1]_0 [7:1],A[0]}),
        .D(Q[13]),
        .O(entry_reg_0_255_13_13_n_0),
        .WCLK(EXCLK_IBUF_BUFG),
        .WE(entry_reg_0_255_0_0_i_1_n_0));
  (* INIT = "256'h0000000000000000000000000000000000000000000000000000000000000000" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "cache0/entry" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM256X1S_HD500 entry_reg_0_255_14_14
       (.A({\status_if_reg[1]_0 [7:1],A[0]}),
        .D(Q[14]),
        .O(entry_reg_0_255_14_14_n_0),
        .WCLK(EXCLK_IBUF_BUFG),
        .WE(entry_reg_0_255_0_0_i_1_n_0));
  (* INIT = "256'h0000000000000000000000000000000000000000000000000000000000000000" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "cache0/entry" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM256X1S_HD501 entry_reg_0_255_15_15
       (.A({\status_if_reg[1]_0 [7:1],A[0]}),
        .D(Q[15]),
        .O(entry_reg_0_255_15_15_n_0),
        .WCLK(EXCLK_IBUF_BUFG),
        .WE(entry_reg_0_255_0_0_i_1_n_0));
  (* INIT = "256'h0000000000000000000000000000000000000000000000000000000000000000" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "cache0/entry" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM256X1S_HD502 entry_reg_0_255_16_16
       (.A({\status_if_reg[1]_0 [7:2],A}),
        .D(Q[16]),
        .O(entry_reg_0_255_16_16_n_0),
        .WCLK(EXCLK_IBUF_BUFG),
        .WE(entry_reg_0_255_0_0_i_1_n_0));
  (* INIT = "256'h0000000000000000000000000000000000000000000000000000000000000000" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "cache0/entry" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM256X1S_HD503 entry_reg_0_255_17_17
       (.A({\status_if_reg[1]_0 [7:2],A}),
        .D(Q[17]),
        .O(entry_reg_0_255_17_17_n_0),
        .WCLK(EXCLK_IBUF_BUFG),
        .WE(entry_reg_0_255_0_0_i_1_n_0));
  (* INIT = "256'h0000000000000000000000000000000000000000000000000000000000000000" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "cache0/entry" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM256X1S_HD504 entry_reg_0_255_18_18
       (.A({\status_if_reg[1]_0 [7:2],A}),
        .D(Q[18]),
        .O(entry_reg_0_255_18_18_n_0),
        .WCLK(EXCLK_IBUF_BUFG),
        .WE(entry_reg_0_255_0_0_i_1_n_0));
  (* INIT = "256'h0000000000000000000000000000000000000000000000000000000000000000" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "cache0/entry" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM256X1S_HD505 entry_reg_0_255_19_19
       (.A({\status_if_reg[1]_0 [7:2],A}),
        .D(Q[19]),
        .O(entry_reg_0_255_19_19_n_0),
        .WCLK(EXCLK_IBUF_BUFG),
        .WE(entry_reg_0_255_0_0_i_1_n_0));
  (* INIT = "256'h0000000000000000000000000000000000000000000000000000000000000000" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "cache0/entry" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM256X1S_HD506 entry_reg_0_255_1_1
       (.A({\status_if_reg[1]_0 [7:1],A[0]}),
        .D(Q[1]),
        .O(entry_reg_0_255_1_1_n_0),
        .WCLK(EXCLK_IBUF_BUFG),
        .WE(entry_reg_0_255_0_0_i_1_n_0));
  (* INIT = "256'h0000000000000000000000000000000000000000000000000000000000000000" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "cache0/entry" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM256X1S_HD507 entry_reg_0_255_20_20
       (.A({\status_if_reg[1]_0 [7:1],A[0]}),
        .D(Q[20]),
        .O(entry_reg_0_255_20_20_n_0),
        .WCLK(EXCLK_IBUF_BUFG),
        .WE(entry_reg_0_255_0_0_i_1_n_0));
  (* INIT = "256'h0000000000000000000000000000000000000000000000000000000000000000" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "cache0/entry" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM256X1S_HD508 entry_reg_0_255_21_21
       (.A({\status_if_reg[1]_0 [7:2],A}),
        .D(Q[21]),
        .O(entry_reg_0_255_21_21_n_0),
        .WCLK(EXCLK_IBUF_BUFG),
        .WE(entry_reg_0_255_0_0_i_1_n_0));
  (* INIT = "256'h0000000000000000000000000000000000000000000000000000000000000000" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "cache0/entry" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM256X1S_HD509 entry_reg_0_255_22_22
       (.A({\status_if_reg[1]_0 [7:1],A[0]}),
        .D(Q[22]),
        .O(entry_reg_0_255_22_22_n_0),
        .WCLK(EXCLK_IBUF_BUFG),
        .WE(entry_reg_0_255_0_0_i_1_n_0));
  (* INIT = "256'h0000000000000000000000000000000000000000000000000000000000000000" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "cache0/entry" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM256X1S_HD510 entry_reg_0_255_23_23
       (.A({\status_if_reg[1]_0 [7:2],A}),
        .D(Q[23]),
        .O(entry_reg_0_255_23_23_n_0),
        .WCLK(EXCLK_IBUF_BUFG),
        .WE(entry_reg_0_255_0_0_i_1_n_0));
  (* INIT = "256'h0000000000000000000000000000000000000000000000000000000000000000" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "cache0/entry" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM256X1S_HD511 entry_reg_0_255_24_24
       (.A({\status_if_reg[1]_0 [7:1],A[0]}),
        .D(Q[24]),
        .O(entry_reg_0_255_24_24_n_0),
        .WCLK(EXCLK_IBUF_BUFG),
        .WE(entry_reg_0_255_0_0_i_1_n_0));
  (* INIT = "256'h0000000000000000000000000000000000000000000000000000000000000000" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "cache0/entry" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM256X1S_HD512 entry_reg_0_255_25_25
       (.A({\status_if_reg[1]_0 [7:2],A}),
        .D(Q[25]),
        .O(entry_reg_0_255_25_25_n_0),
        .WCLK(EXCLK_IBUF_BUFG),
        .WE(entry_reg_0_255_0_0_i_1_n_0));
  (* INIT = "256'h0000000000000000000000000000000000000000000000000000000000000000" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "cache0/entry" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM256X1S_HD513 entry_reg_0_255_26_26
       (.A({\status_if_reg[1]_0 [7:1],A[0]}),
        .D(Q[26]),
        .O(entry_reg_0_255_26_26_n_0),
        .WCLK(EXCLK_IBUF_BUFG),
        .WE(entry_reg_0_255_0_0_i_1_n_0));
  (* INIT = "256'h0000000000000000000000000000000000000000000000000000000000000000" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "cache0/entry" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM256X1S_HD514 entry_reg_0_255_27_27
       (.A({\status_if_reg[1]_0 [7:2],A}),
        .D(Q[27]),
        .O(entry_reg_0_255_27_27_n_0),
        .WCLK(EXCLK_IBUF_BUFG),
        .WE(entry_reg_0_255_0_0_i_1_n_0));
  (* INIT = "256'h0000000000000000000000000000000000000000000000000000000000000000" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "cache0/entry" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM256X1S_HD515 entry_reg_0_255_28_28
       (.A({\status_if_reg[1]_0 [7:1],A[0]}),
        .D(Q[28]),
        .O(entry_reg_0_255_28_28_n_0),
        .WCLK(EXCLK_IBUF_BUFG),
        .WE(entry_reg_0_255_0_0_i_1_n_0));
  (* INIT = "256'h0000000000000000000000000000000000000000000000000000000000000000" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "cache0/entry" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM256X1S_HD516 entry_reg_0_255_29_29
       (.A({\status_if_reg[1]_0 [7:2],A}),
        .D(Q[29]),
        .O(entry_reg_0_255_29_29_n_0),
        .WCLK(EXCLK_IBUF_BUFG),
        .WE(entry_reg_0_255_0_0_i_1_n_0));
  (* INIT = "256'h0000000000000000000000000000000000000000000000000000000000000000" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "cache0/entry" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM256X1S_HD517 entry_reg_0_255_2_2
       (.A({\status_if_reg[1]_0 [7:1],A[0]}),
        .D(Q[2]),
        .O(entry_reg_0_255_2_2_n_0),
        .WCLK(EXCLK_IBUF_BUFG),
        .WE(entry_reg_0_255_0_0_i_1_n_0));
  (* INIT = "256'h0000000000000000000000000000000000000000000000000000000000000000" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "cache0/entry" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM256X1S_HD518 entry_reg_0_255_30_30
       (.A({\status_if_reg[1]_0 [7:1],A[0]}),
        .D(Q[30]),
        .O(entry_reg_0_255_30_30_n_0),
        .WCLK(EXCLK_IBUF_BUFG),
        .WE(entry_reg_0_255_0_0_i_1_n_0));
  (* INIT = "256'h0000000000000000000000000000000000000000000000000000000000000000" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "cache0/entry" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM256X1S_HD519 entry_reg_0_255_31_31
       (.A({\status_if_reg[1]_0 [7:1],A[0]}),
        .D(Q[31]),
        .O(entry_reg_0_255_31_31_n_0),
        .WCLK(EXCLK_IBUF_BUFG),
        .WE(entry_reg_0_255_0_0_i_1_n_0));
  (* INIT = "256'h0000000000000000000000000000000000000000000000000000000000000000" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "cache0/entry" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM256X1S_HD520 entry_reg_0_255_3_3
       (.A({\status_if_reg[1]_0 [7:1],A[0]}),
        .D(Q[3]),
        .O(entry_reg_0_255_3_3_n_0),
        .WCLK(EXCLK_IBUF_BUFG),
        .WE(entry_reg_0_255_0_0_i_1_n_0));
  (* INIT = "256'h0000000000000000000000000000000000000000000000000000000000000000" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "cache0/entry" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM256X1S_HD521 entry_reg_0_255_4_4
       (.A({\status_if_reg[1]_0 [7:1],A[0]}),
        .D(Q[4]),
        .O(entry_reg_0_255_4_4_n_0),
        .WCLK(EXCLK_IBUF_BUFG),
        .WE(entry_reg_0_255_0_0_i_1_n_0));
  (* INIT = "256'h0000000000000000000000000000000000000000000000000000000000000000" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "cache0/entry" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM256X1S_HD522 entry_reg_0_255_5_5
       (.A({\status_if_reg[1]_0 [7:1],A[0]}),
        .D(Q[5]),
        .O(entry_reg_0_255_5_5_n_0),
        .WCLK(EXCLK_IBUF_BUFG),
        .WE(entry_reg_0_255_0_0_i_1_n_0));
  (* INIT = "256'h0000000000000000000000000000000000000000000000000000000000000000" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "cache0/entry" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM256X1S_HD523 entry_reg_0_255_6_6
       (.A({\status_if_reg[1]_0 [7:1],A[0]}),
        .D(Q[6]),
        .O(entry_reg_0_255_6_6_n_0),
        .WCLK(EXCLK_IBUF_BUFG),
        .WE(entry_reg_0_255_0_0_i_1_n_0));
  (* INIT = "256'h0000000000000000000000000000000000000000000000000000000000000000" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "cache0/entry" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM256X1S_HD524 entry_reg_0_255_7_7
       (.A({\status_if_reg[1]_0 [7:1],A[0]}),
        .D(Q[7]),
        .O(entry_reg_0_255_7_7_n_0),
        .WCLK(EXCLK_IBUF_BUFG),
        .WE(entry_reg_0_255_0_0_i_1_n_0));
  (* INIT = "256'h0000000000000000000000000000000000000000000000000000000000000000" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "cache0/entry" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM256X1S_HD525 entry_reg_0_255_8_8
       (.A({\status_if_reg[1]_0 [7:1],A[0]}),
        .D(Q[8]),
        .O(entry_reg_0_255_8_8_n_0),
        .WCLK(EXCLK_IBUF_BUFG),
        .WE(entry_reg_0_255_0_0_i_1_n_0));
  (* INIT = "256'h0000000000000000000000000000000000000000000000000000000000000000" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "cache0/entry" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM256X1S_HD526 entry_reg_0_255_9_9
       (.A({\status_if_reg[1]_0 [7:1],A[0]}),
        .D(Q[9]),
        .O(entry_reg_0_255_9_9_n_0),
        .WCLK(EXCLK_IBUF_BUFG),
        .WE(entry_reg_0_255_0_0_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT5 #(
    .INIT(32'h00000054)) 
    \q[31]_i_1 
       (.I0(rst),
        .I1(\q_reg[3] ),
        .I2(\q[3]_i_3_n_0 ),
        .I3(\status_reg[0]_5 ),
        .I4(\status_reg[0]_4 ),
        .O(rst_reg));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT5 #(
    .INIT(32'h00007776)) 
    \q[3]_i_1 
       (.I0(\status_reg[0]_4 ),
        .I1(\status_reg[0]_5 ),
        .I2(\q[3]_i_3_n_0 ),
        .I3(\q_reg[3] ),
        .I4(rst),
        .O(\status_reg[0] ));
  LUT6 #(
    .INIT(64'h0000000045014500)) 
    \q[3]_i_3 
       (.I0(rst),
        .I1(status_if[0]),
        .I2(status_if[1]),
        .I3(_rw),
        .I4(enable_pc),
        .I5(\pc_reg[16] ),
        .O(\q[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hF03AF030)) 
    \status[0]_i_1 
       (.I0(\status_reg[1] ),
        .I1(status03_out),
        .I2(\status_reg[0]_4 ),
        .I3(\status_reg[0]_5 ),
        .I4(\status[1]_i_4_n_0 ),
        .O(\status_reg[0]_1 ));
  LUT5 #(
    .INIT(32'hCF11CF00)) 
    \status[1]_i_1 
       (.I0(\status_reg[1] ),
        .I1(\status_reg[0]_4 ),
        .I2(status0),
        .I3(\status_reg[0]_5 ),
        .I4(\status[1]_i_4_n_0 ),
        .O(\status_reg[0]_0 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \status[1]_i_4 
       (.I0(\q_reg[3] ),
        .I1(\pc_reg[16] ),
        .I2(\status_if_reg[1] ),
        .O(\status[1]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h02FF0200)) 
    \status_if[0]_i_1 
       (.I0(\q[3]_i_3_n_0 ),
        .I1(\status_reg[0]_4 ),
        .I2(\q_reg[3] ),
        .I3(\status_if_reg[1]_1 ),
        .I4(status_if[0]),
        .O(\status_reg[0]_3 ));
  LUT6 #(
    .INIT(64'hAAEAFFFFAAEA0000)) 
    \status_if[1]_i_1 
       (.I0(\status_reg[0]_4 ),
        .I1(\status_if_reg[1] ),
        .I2(\pc_reg[16] ),
        .I3(\q_reg[3] ),
        .I4(\status_if_reg[1]_1 ),
        .I5(status_if[1]),
        .O(\status_reg[0]_2 ));
  (* INIT = "256'h0000000000000000000000000000000000000000000000000000000000000000" *) 
  (* RTL_RAM_BITS = "1792" *) 
  (* RTL_RAM_NAME = "cache0/tag" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM256X1S_HD527 tag_reg_0_255_0_0
       (.A({\status_if_reg[1]_0 [7:1],addr}),
        .D(\status_if_reg[1]_0 [8]),
        .O(isCorrect1[0]),
        .WCLK(EXCLK_IBUF_BUFG),
        .WE(entry_reg_0_255_0_0_i_1_n_0));
  (* INIT = "256'h0000000000000000000000000000000000000000000000000000000000000000" *) 
  (* RTL_RAM_BITS = "1792" *) 
  (* RTL_RAM_NAME = "cache0/tag" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM256X1S_HD528 tag_reg_0_255_1_1
       (.A({\status_if_reg[1]_0 [7:1],addr}),
        .D(\status_if_reg[1]_0 [9]),
        .O(isCorrect1[1]),
        .WCLK(EXCLK_IBUF_BUFG),
        .WE(entry_reg_0_255_0_0_i_1_n_0));
  (* INIT = "256'h0000000000000000000000000000000000000000000000000000000000000000" *) 
  (* RTL_RAM_BITS = "1792" *) 
  (* RTL_RAM_NAME = "cache0/tag" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM256X1S_HD529 tag_reg_0_255_2_2
       (.A({\status_if_reg[1]_0 [7:1],addr}),
        .D(\status_if_reg[1]_0 [10]),
        .O(isCorrect1[2]),
        .WCLK(EXCLK_IBUF_BUFG),
        .WE(entry_reg_0_255_0_0_i_1_n_0));
  (* INIT = "256'h0000000000000000000000000000000000000000000000000000000000000000" *) 
  (* RTL_RAM_BITS = "1792" *) 
  (* RTL_RAM_NAME = "cache0/tag" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM256X1S_HD530 tag_reg_0_255_3_3
       (.A({\status_if_reg[1]_0 [7:1],addr}),
        .D(\status_if_reg[1]_0 [11]),
        .O(isCorrect1[3]),
        .WCLK(EXCLK_IBUF_BUFG),
        .WE(entry_reg_0_255_0_0_i_1_n_0));
  (* INIT = "256'h0000000000000000000000000000000000000000000000000000000000000000" *) 
  (* RTL_RAM_BITS = "1792" *) 
  (* RTL_RAM_NAME = "cache0/tag" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM256X1S_HD531 tag_reg_0_255_4_4
       (.A({\status_if_reg[1]_0 [7:1],addr}),
        .D(\status_if_reg[1]_0 [12]),
        .O(isCorrect1[4]),
        .WCLK(EXCLK_IBUF_BUFG),
        .WE(entry_reg_0_255_0_0_i_1_n_0));
  (* INIT = "256'h0000000000000000000000000000000000000000000000000000000000000000" *) 
  (* RTL_RAM_BITS = "1792" *) 
  (* RTL_RAM_NAME = "cache0/tag" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM256X1S_HD532 tag_reg_0_255_5_5
       (.A({\status_if_reg[1]_0 [7:1],addr}),
        .D(\status_if_reg[1]_0 [13]),
        .O(isCorrect1[5]),
        .WCLK(EXCLK_IBUF_BUFG),
        .WE(entry_reg_0_255_0_0_i_1_n_0));
  (* INIT = "256'h0000000000000000000000000000000000000000000000000000000000000000" *) 
  (* RTL_RAM_BITS = "1792" *) 
  (* RTL_RAM_NAME = "cache0/tag" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM256X1S_HD533 tag_reg_0_255_6_6
       (.A({\status_if_reg[1]_0 [7:1],addr}),
        .D(\status_if_reg[1]_0 [14]),
        .O(isCorrect1[6]),
        .WCLK(EXCLK_IBUF_BUFG),
        .WE(entry_reg_0_255_0_0_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[0] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[0]_0 ),
        .Q(valid[0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[100] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[100]_0 ),
        .Q(valid[100]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[101] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[101]_0 ),
        .Q(valid[101]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[102] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[102]_0 ),
        .Q(valid[102]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[103] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[103]_0 ),
        .Q(valid[103]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[104] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[104]_0 ),
        .Q(valid[104]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[105] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[105]_0 ),
        .Q(valid[105]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[106] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[106]_0 ),
        .Q(valid[106]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[107] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[107]_0 ),
        .Q(valid[107]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[108] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[108]_0 ),
        .Q(valid[108]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[109] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[109]_0 ),
        .Q(valid[109]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[10] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[10]_0 ),
        .Q(valid[10]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[110] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[110]_0 ),
        .Q(valid[110]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[111] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[111]_0 ),
        .Q(valid[111]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[112] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[112]_0 ),
        .Q(valid[112]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[113] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[113]_0 ),
        .Q(valid[113]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[114] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[114]_0 ),
        .Q(valid[114]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[115] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[115]_0 ),
        .Q(valid[115]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[116] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[116]_0 ),
        .Q(valid[116]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[117] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[117]_0 ),
        .Q(valid[117]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[118] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[118]_0 ),
        .Q(valid[118]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[119] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[119]_0 ),
        .Q(valid[119]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[11] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[11]_0 ),
        .Q(valid[11]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[120] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[120]_0 ),
        .Q(valid[120]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[121] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[121]_0 ),
        .Q(valid[121]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[122] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[122]_0 ),
        .Q(valid[122]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[123] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[123]_0 ),
        .Q(valid[123]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[124] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[124]_0 ),
        .Q(valid[124]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[125] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[125]_0 ),
        .Q(valid[125]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[126] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[126]_0 ),
        .Q(valid[126]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[127] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[127]_0 ),
        .Q(valid[127]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[128] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[128]_0 ),
        .Q(valid[128]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[129] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[129]_0 ),
        .Q(valid[129]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[12] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[12]_0 ),
        .Q(valid[12]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[130] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[130]_0 ),
        .Q(valid[130]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[131] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[131]_0 ),
        .Q(valid[131]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[132] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[132]_0 ),
        .Q(valid[132]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[133] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[133]_0 ),
        .Q(valid[133]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[134] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[134]_0 ),
        .Q(valid[134]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[135] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[135]_0 ),
        .Q(valid[135]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[136] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[136]_0 ),
        .Q(valid[136]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[137] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[137]_0 ),
        .Q(valid[137]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[138] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[138]_0 ),
        .Q(valid[138]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[139] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[139]_0 ),
        .Q(valid[139]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[13] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[13]_0 ),
        .Q(valid[13]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[140] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[140]_0 ),
        .Q(valid[140]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[141] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[141]_0 ),
        .Q(valid[141]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[142] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[142]_0 ),
        .Q(valid[142]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[143] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[143]_0 ),
        .Q(valid[143]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[144] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[144]_0 ),
        .Q(valid[144]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[145] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[145]_0 ),
        .Q(valid[145]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[146] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[146]_0 ),
        .Q(valid[146]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[147] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[147]_0 ),
        .Q(valid[147]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[148] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[148]_0 ),
        .Q(valid[148]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[149] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[149]_0 ),
        .Q(valid[149]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[14] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[14]_0 ),
        .Q(valid[14]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[150] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[150]_0 ),
        .Q(valid[150]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[151] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[151]_0 ),
        .Q(valid[151]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[152] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[152]_0 ),
        .Q(valid[152]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[153] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[153]_0 ),
        .Q(valid[153]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[154] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[154]_0 ),
        .Q(valid[154]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[155] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[155]_0 ),
        .Q(valid[155]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[156] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[156]_0 ),
        .Q(valid[156]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[157] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[157]_0 ),
        .Q(valid[157]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[158] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[158]_0 ),
        .Q(valid[158]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[159] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[159]_0 ),
        .Q(valid[159]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[15] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[15]_0 ),
        .Q(valid[15]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[160] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[160]_0 ),
        .Q(valid[160]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[161] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[161]_0 ),
        .Q(valid[161]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[162] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[162]_0 ),
        .Q(valid[162]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[163] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[163]_0 ),
        .Q(valid[163]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[164] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[164]_0 ),
        .Q(valid[164]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[165] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[165]_0 ),
        .Q(valid[165]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[166] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[166]_0 ),
        .Q(valid[166]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[167] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[167]_0 ),
        .Q(valid[167]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[168] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[168]_0 ),
        .Q(valid[168]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[169] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[169]_0 ),
        .Q(valid[169]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[16] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[16]_0 ),
        .Q(valid[16]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[170] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[170]_0 ),
        .Q(valid[170]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[171] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[171]_0 ),
        .Q(valid[171]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[172] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[172]_0 ),
        .Q(valid[172]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[173] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[173]_0 ),
        .Q(valid[173]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[174] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[174]_0 ),
        .Q(valid[174]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[175] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[175]_0 ),
        .Q(valid[175]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[176] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[176]_0 ),
        .Q(valid[176]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[177] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[177]_0 ),
        .Q(valid[177]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[178] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[178]_0 ),
        .Q(valid[178]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[179] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[179]_0 ),
        .Q(valid[179]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[17] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[17]_0 ),
        .Q(valid[17]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[180] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[180]_0 ),
        .Q(valid[180]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[181] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[181]_0 ),
        .Q(valid[181]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[182] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[182]_0 ),
        .Q(valid[182]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[183] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[183]_0 ),
        .Q(valid[183]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[184] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[184]_0 ),
        .Q(valid[184]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[185] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[185]_0 ),
        .Q(valid[185]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[186] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[186]_0 ),
        .Q(valid[186]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[187] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[187]_0 ),
        .Q(valid[187]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[188] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[188]_0 ),
        .Q(valid[188]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[189] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[189]_0 ),
        .Q(valid[189]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[18] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[18]_0 ),
        .Q(valid[18]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[190] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[190]_0 ),
        .Q(valid[190]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[191] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[191]_0 ),
        .Q(valid[191]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[192] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[192]_0 ),
        .Q(valid[192]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[193] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[193]_0 ),
        .Q(valid[193]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[194] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[194]_0 ),
        .Q(valid[194]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[195] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[195]_0 ),
        .Q(valid[195]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[196] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[196]_0 ),
        .Q(valid[196]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[197] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[197]_0 ),
        .Q(valid[197]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[198] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[198]_0 ),
        .Q(valid[198]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[199] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[199]_0 ),
        .Q(valid[199]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[19] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[19]_0 ),
        .Q(valid[19]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[1] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[1]_0 ),
        .Q(valid[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[200] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[200]_0 ),
        .Q(valid[200]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[201] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[201]_0 ),
        .Q(valid[201]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[202] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[202]_0 ),
        .Q(valid[202]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[203] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[203]_0 ),
        .Q(valid[203]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[204] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[204]_0 ),
        .Q(valid[204]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[205] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[205]_0 ),
        .Q(valid[205]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[206] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[206]_0 ),
        .Q(valid[206]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[207] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[207]_0 ),
        .Q(valid[207]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[208] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[208]_0 ),
        .Q(valid[208]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[209] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[209]_0 ),
        .Q(valid[209]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[20] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[20]_0 ),
        .Q(valid[20]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[210] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[210]_0 ),
        .Q(valid[210]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[211] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[211]_0 ),
        .Q(valid[211]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[212] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[212]_0 ),
        .Q(valid[212]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[213] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[213]_0 ),
        .Q(valid[213]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[214] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[214]_0 ),
        .Q(valid[214]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[215] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[215]_0 ),
        .Q(valid[215]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[216] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[216]_0 ),
        .Q(valid[216]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[217] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[217]_0 ),
        .Q(valid[217]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[218] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[218]_0 ),
        .Q(valid[218]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[219] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[219]_0 ),
        .Q(valid[219]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[21] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[21]_0 ),
        .Q(valid[21]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[220] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[220]_0 ),
        .Q(valid[220]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[221] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[221]_0 ),
        .Q(valid[221]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[222] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[222]_0 ),
        .Q(valid[222]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[223] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[223]_0 ),
        .Q(valid[223]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[224] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[224]_0 ),
        .Q(valid[224]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[225] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[225]_0 ),
        .Q(valid[225]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[226] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[226]_0 ),
        .Q(valid[226]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[227] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[227]_0 ),
        .Q(valid[227]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[228] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[228]_0 ),
        .Q(valid[228]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[229] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[229]_0 ),
        .Q(valid[229]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[22] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[22]_0 ),
        .Q(valid[22]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[230] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[230]_0 ),
        .Q(valid[230]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[231] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[231]_0 ),
        .Q(valid[231]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[232] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[232]_0 ),
        .Q(valid[232]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[233] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[233]_0 ),
        .Q(valid[233]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[234] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[234]_0 ),
        .Q(valid[234]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[235] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[235]_0 ),
        .Q(valid[235]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[236] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[236]_0 ),
        .Q(valid[236]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[237] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[237]_0 ),
        .Q(valid[237]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[238] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[238]_0 ),
        .Q(valid[238]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[239] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[239]_0 ),
        .Q(valid[239]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[23] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[23]_0 ),
        .Q(valid[23]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[240] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[240]_0 ),
        .Q(valid[240]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[241] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[241]_0 ),
        .Q(valid[241]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[242] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[242]_0 ),
        .Q(valid[242]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[243] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[243]_0 ),
        .Q(valid[243]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[244] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[244]_0 ),
        .Q(valid[244]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[245] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[245]_0 ),
        .Q(valid[245]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[246] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[246]_0 ),
        .Q(valid[246]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[247] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[247]_0 ),
        .Q(valid[247]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[248] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[248]_0 ),
        .Q(valid[248]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[249] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[249]_0 ),
        .Q(valid[249]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[24] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[24]_0 ),
        .Q(valid[24]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[250] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[250]_0 ),
        .Q(valid[250]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[251] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[251]_0 ),
        .Q(valid[251]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[252] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[252]_0 ),
        .Q(valid[252]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[253] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[253]_0 ),
        .Q(valid[253]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[254] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[254]_0 ),
        .Q(valid[254]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[255] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[255]_0 ),
        .Q(valid[255]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[25] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[25]_0 ),
        .Q(valid[25]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[26] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[26]_0 ),
        .Q(valid[26]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[27] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[27]_0 ),
        .Q(valid[27]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[28] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[28]_0 ),
        .Q(valid[28]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[29] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[29]_0 ),
        .Q(valid[29]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[2] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[2]_0 ),
        .Q(valid[2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[30] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[30]_0 ),
        .Q(valid[30]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[31] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[31]_0 ),
        .Q(valid[31]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[32] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[32]_0 ),
        .Q(valid[32]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[33] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[33]_0 ),
        .Q(valid[33]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[34] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[34]_0 ),
        .Q(valid[34]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[35] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[35]_0 ),
        .Q(valid[35]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[36] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[36]_0 ),
        .Q(valid[36]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[37] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[37]_0 ),
        .Q(valid[37]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[38] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[38]_0 ),
        .Q(valid[38]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[39] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[39]_0 ),
        .Q(valid[39]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[3] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[3]_0 ),
        .Q(valid[3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[40] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[40]_0 ),
        .Q(valid[40]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[41] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[41]_0 ),
        .Q(valid[41]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[42] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[42]_0 ),
        .Q(valid[42]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[43] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[43]_0 ),
        .Q(valid[43]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[44] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[44]_0 ),
        .Q(valid[44]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[45] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[45]_0 ),
        .Q(valid[45]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[46] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[46]_0 ),
        .Q(valid[46]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[47] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[47]_0 ),
        .Q(valid[47]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[48] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[48]_0 ),
        .Q(valid[48]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[49] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[49]_0 ),
        .Q(valid[49]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[4] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[4]_0 ),
        .Q(valid[4]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[50] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[50]_0 ),
        .Q(valid[50]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[51] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[51]_0 ),
        .Q(valid[51]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[52] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[52]_0 ),
        .Q(valid[52]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[53] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[53]_0 ),
        .Q(valid[53]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[54] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[54]_0 ),
        .Q(valid[54]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[55] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[55]_0 ),
        .Q(valid[55]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[56] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[56]_0 ),
        .Q(valid[56]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[57] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[57]_0 ),
        .Q(valid[57]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[58] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[58]_0 ),
        .Q(valid[58]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[59] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[59]_0 ),
        .Q(valid[59]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[5] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[5]_0 ),
        .Q(valid[5]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[60] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[60]_0 ),
        .Q(valid[60]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[61] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[61]_0 ),
        .Q(valid[61]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[62] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[62]_0 ),
        .Q(valid[62]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[63] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[63]_0 ),
        .Q(valid[63]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[64] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[64]_0 ),
        .Q(valid[64]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[65] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[65]_0 ),
        .Q(valid[65]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[66] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[66]_0 ),
        .Q(valid[66]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[67] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[67]_0 ),
        .Q(valid[67]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[68] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[68]_0 ),
        .Q(valid[68]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[69] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[69]_0 ),
        .Q(valid[69]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[6] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[6]_0 ),
        .Q(valid[6]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[70] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[70]_0 ),
        .Q(valid[70]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[71] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[71]_0 ),
        .Q(valid[71]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[72] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[72]_0 ),
        .Q(valid[72]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[73] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[73]_0 ),
        .Q(valid[73]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[74] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[74]_0 ),
        .Q(valid[74]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[75] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[75]_0 ),
        .Q(valid[75]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[76] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[76]_0 ),
        .Q(valid[76]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[77] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[77]_0 ),
        .Q(valid[77]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[78] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[78]_0 ),
        .Q(valid[78]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[79] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[79]_0 ),
        .Q(valid[79]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[7] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[7]_0 ),
        .Q(valid[7]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[80] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[80]_0 ),
        .Q(valid[80]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[81] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[81]_0 ),
        .Q(valid[81]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[82] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[82]_0 ),
        .Q(valid[82]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[83] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[83]_0 ),
        .Q(valid[83]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[84] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[84]_0 ),
        .Q(valid[84]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[85] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[85]_0 ),
        .Q(valid[85]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[86] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[86]_0 ),
        .Q(valid[86]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[87] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[87]_0 ),
        .Q(valid[87]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[88] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[88]_0 ),
        .Q(valid[88]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[89] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[89]_0 ),
        .Q(valid[89]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[8] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[8]_0 ),
        .Q(valid[8]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[90] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[90]_0 ),
        .Q(valid[90]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[91] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[91]_0 ),
        .Q(valid[91]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[92] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[92]_0 ),
        .Q(valid[92]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[93] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[93]_0 ),
        .Q(valid[93]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[94] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[94]_0 ),
        .Q(valid[94]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[95] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[95]_0 ),
        .Q(valid[95]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[96] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[96]_0 ),
        .Q(valid[96]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[97] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[97]_0 ),
        .Q(valid[97]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[98] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[98]_0 ),
        .Q(valid[98]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[99] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[99]_0 ),
        .Q(valid[99]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[9] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_reg[9]_0 ),
        .Q(valid[9]),
        .R(rst));
endmodule

module cpu
   (SR,
    mem_a,
    d_tx_data1__7,
    mem_dout,
    cpu_ram_wr,
    led_OBUF,
    hci_io_wr,
    rst,
    q_wr_en_i_3,
    \q_tx_data[7]_i_8 ,
    ram_bram_dout,
    hci_io_en,
    Q,
    EXCLK_IBUF_BUFG);
  output [0:0]SR;
  output [17:0]mem_a;
  output d_tx_data1__7;
  output [7:0]mem_dout;
  output cpu_ram_wr;
  input led_OBUF;
  input hci_io_wr;
  input rst;
  input q_wr_en_i_3;
  input \q_tx_data[7]_i_8 ;
  input [7:0]ram_bram_dout;
  input hci_io_en;
  input [7:0]Q;
  input EXCLK_IBUF_BUFG;

  wire EXCLK_IBUF_BUFG;
  wire [7:0]Q;
  wire [0:0]SR;
  wire _flush_id;
  wire [31:0]_inst;
  wire _jmp_enable;
  wire _rw;
  wire _stallreq;
  wire _stallreq_0;
  wire [255:0]\cache0/valid ;
  wire cpu_ram_wr;
  wire ctrl0_n_2;
  wire d_tx_data1__7;
  wire [31:1]data4;
  wire [31:0]data_out;
  wire enable_pc;
  wire ex_mem0_n_0;
  wire ex_mem0_n_1;
  wire ex_mem0_n_2;
  wire ex_mem0_n_3;
  wire ex_mem0_n_39;
  wire ex_mem0_n_4;
  wire ex_mem0_n_40;
  wire ex_mem0_n_41;
  wire ex_mem0_n_42;
  wire ex_mem0_n_43;
  wire ex_mem0_n_44;
  wire ex_mem0_n_45;
  wire ex_mem0_n_46;
  wire ex_mem0_n_47;
  wire ex_mem0_n_48;
  wire ex_mem0_n_49;
  wire ex_mem0_n_5;
  wire ex_mem0_n_50;
  wire ex_mem0_n_51;
  wire ex_mem0_n_52;
  wire ex_mem0_n_53;
  wire ex_mem0_n_54;
  wire ex_mem0_n_55;
  wire ex_mem0_n_56;
  wire ex_mem0_n_57;
  wire ex_mem0_n_58;
  wire ex_mem0_n_59;
  wire ex_mem0_n_60;
  wire ex_mem0_n_61;
  wire ex_mem0_n_62;
  wire ex_mem0_n_63;
  wire ex_mem0_n_64;
  wire ex_mem0_n_65;
  wire ex_mem0_n_66;
  wire ex_mem0_n_67;
  wire ex_mem0_n_68;
  wire ex_mem0_n_69;
  wire ex_mem0_n_70;
  wire ex_mem0_n_71;
  wire ex_mem0_n_74;
  wire ex_mem0_n_75;
  wire ex_mem0_n_76;
  wire ex_mem0_n_77;
  wire ex_mem0_n_78;
  wire ex_mem0_n_79;
  wire ex_mem0_n_80;
  wire ex_mem0_n_81;
  wire ex_mem0_n_82;
  wire ex_mem0_n_83;
  wire ex_mem0_n_85;
  wire ex_mem0_n_86;
  wire ex_mem0_n_87;
  wire ex_mem0_n_88;
  wire ex_mem0_n_89;
  wire ex_mem0_n_90;
  wire ex_mem0_n_91;
  wire ex_mem0_n_92;
  wire ex_mem0_n_93;
  wire ex_mem0_n_94;
  wire ex_mem0_n_95;
  wire ex_mem0_n_96;
  wire ex_mem0_n_97;
  wire ex_mem0_n_98;
  wire [17:0]ex_mem_addr;
  wire [4:0]ex_rd;
  wire [31:0]ex_rd_data;
  wire ex_rd_enable_o;
  wire [3:0]ex_width_o;
  wire flush_id;
  wire flush_if;
  wire hci_io_en;
  wire hci_io_wr;
  wire id0_n_31;
  wire id0_n_32;
  wire id0_n_33;
  wire id_ex0_n_100;
  wire id_ex0_n_101;
  wire id_ex0_n_102;
  wire id_ex0_n_103;
  wire id_ex0_n_104;
  wire id_ex0_n_105;
  wire id_ex0_n_106;
  wire id_ex0_n_107;
  wire id_ex0_n_108;
  wire id_ex0_n_109;
  wire id_ex0_n_110;
  wire id_ex0_n_111;
  wire id_ex0_n_112;
  wire id_ex0_n_113;
  wire id_ex0_n_114;
  wire id_ex0_n_115;
  wire id_ex0_n_116;
  wire id_ex0_n_117;
  wire id_ex0_n_118;
  wire id_ex0_n_119;
  wire id_ex0_n_120;
  wire id_ex0_n_122;
  wire id_ex0_n_123;
  wire id_ex0_n_124;
  wire id_ex0_n_131;
  wire id_ex0_n_2;
  wire id_ex0_n_36;
  wire id_ex0_n_37;
  wire id_ex0_n_38;
  wire id_ex0_n_39;
  wire id_ex0_n_40;
  wire id_ex0_n_41;
  wire id_ex0_n_42;
  wire id_ex0_n_43;
  wire id_ex0_n_44;
  wire id_ex0_n_45;
  wire id_ex0_n_46;
  wire id_ex0_n_47;
  wire id_ex0_n_48;
  wire id_ex0_n_49;
  wire id_ex0_n_50;
  wire id_ex0_n_51;
  wire id_ex0_n_52;
  wire id_ex0_n_53;
  wire id_ex0_n_54;
  wire id_ex0_n_55;
  wire id_ex0_n_56;
  wire id_ex0_n_57;
  wire id_ex0_n_58;
  wire id_ex0_n_59;
  wire id_ex0_n_60;
  wire id_ex0_n_61;
  wire id_ex0_n_62;
  wire id_ex0_n_63;
  wire id_ex0_n_64;
  wire id_ex0_n_65;
  wire id_ex0_n_66;
  wire id_ex0_n_67;
  wire id_ex0_n_68;
  wire id_ex0_n_69;
  wire id_ex0_n_70;
  wire id_ex0_n_71;
  wire id_ex0_n_72;
  wire id_ex0_n_73;
  wire id_ex0_n_74;
  wire id_ex0_n_75;
  wire id_ex0_n_76;
  wire id_ex0_n_77;
  wire id_ex0_n_78;
  wire id_ex0_n_79;
  wire id_ex0_n_80;
  wire id_ex0_n_81;
  wire id_ex0_n_82;
  wire id_ex0_n_83;
  wire id_ex0_n_84;
  wire id_ex0_n_85;
  wire id_ex0_n_86;
  wire id_ex0_n_87;
  wire id_ex0_n_88;
  wire id_ex0_n_89;
  wire id_ex0_n_90;
  wire id_ex0_n_91;
  wire id_ex0_n_92;
  wire id_ex0_n_93;
  wire id_ex0_n_94;
  wire id_ex0_n_95;
  wire id_ex0_n_96;
  wire id_ex0_n_97;
  wire id_ex0_n_98;
  wire id_ex0_n_99;
  wire [24:15]id_inst_i;
  wire [31:1]id_jmp_addr;
  wire [31:1]id_pc;
  wire [31:1]id_prediction;
  wire [4:0]id_rd;
  wire [29:12]id_reg1;
  wire if_flushed;
  wire if_id0_n_0;
  wire if_id0_n_1;
  wire if_id0_n_107;
  wire if_id0_n_108;
  wire if_id0_n_109;
  wire if_id0_n_110;
  wire if_id0_n_111;
  wire if_id0_n_112;
  wire if_id0_n_141;
  wire if_id0_n_142;
  wire if_id0_n_143;
  wire if_id0_n_144;
  wire if_id0_n_145;
  wire if_id0_n_146;
  wire if_id0_n_147;
  wire if_id0_n_148;
  wire if_id0_n_149;
  wire if_id0_n_150;
  wire if_id0_n_151;
  wire if_id0_n_152;
  wire if_id0_n_153;
  wire if_id0_n_154;
  wire if_id0_n_155;
  wire if_id0_n_156;
  wire if_id0_n_157;
  wire if_id0_n_159;
  wire if_id0_n_160;
  wire if_id0_n_161;
  wire if_id0_n_162;
  wire if_id0_n_163;
  wire if_id0_n_164;
  wire if_id0_n_165;
  wire if_id0_n_166;
  wire if_id0_n_167;
  wire if_id0_n_168;
  wire if_id0_n_169;
  wire if_id0_n_170;
  wire if_id0_n_171;
  wire if_id0_n_172;
  wire if_id0_n_173;
  wire if_id0_n_174;
  wire if_id0_n_175;
  wire if_id0_n_176;
  wire if_id0_n_177;
  wire if_id0_n_178;
  wire if_id0_n_179;
  wire if_id0_n_180;
  wire if_id0_n_181;
  wire if_id0_n_182;
  wire if_id0_n_183;
  wire if_id0_n_184;
  wire if_id0_n_185;
  wire if_id0_n_186;
  wire if_id0_n_187;
  wire if_id0_n_188;
  wire if_id0_n_189;
  wire if_id0_n_190;
  wire if_id0_n_191;
  wire if_id0_n_192;
  wire if_id0_n_193;
  wire if_id0_n_194;
  wire if_id0_n_195;
  wire if_id0_n_20;
  wire if_id0_n_200;
  wire if_id0_n_201;
  wire if_id0_n_203;
  wire if_id0_n_21;
  wire if_id0_n_22;
  wire if_id0_n_23;
  wire if_id0_n_235;
  wire if_id0_n_236;
  wire if_id0_n_237;
  wire if_id0_n_238;
  wire if_id0_n_239;
  wire if_id0_n_24;
  wire if_id0_n_240;
  wire if_id0_n_241;
  wire if_id0_n_242;
  wire if_id0_n_243;
  wire if_id0_n_244;
  wire if_id0_n_245;
  wire if_id0_n_246;
  wire if_id0_n_247;
  wire if_id0_n_248;
  wire if_id0_n_249;
  wire if_id0_n_25;
  wire if_id0_n_250;
  wire if_id0_n_251;
  wire if_id0_n_252;
  wire if_id0_n_253;
  wire if_id0_n_254;
  wire if_id0_n_255;
  wire if_id0_n_256;
  wire if_id0_n_257;
  wire if_id0_n_258;
  wire if_id0_n_259;
  wire if_id0_n_26;
  wire if_id0_n_260;
  wire if_id0_n_261;
  wire if_id0_n_262;
  wire if_id0_n_263;
  wire if_id0_n_264;
  wire if_id0_n_265;
  wire if_id0_n_266;
  wire if_id0_n_267;
  wire if_id0_n_268;
  wire if_id0_n_269;
  wire if_id0_n_27;
  wire if_id0_n_270;
  wire if_id0_n_271;
  wire if_id0_n_272;
  wire if_id0_n_273;
  wire if_id0_n_274;
  wire if_id0_n_275;
  wire if_id0_n_276;
  wire if_id0_n_277;
  wire if_id0_n_278;
  wire if_id0_n_279;
  wire if_id0_n_28;
  wire if_id0_n_280;
  wire if_id0_n_281;
  wire if_id0_n_282;
  wire if_id0_n_283;
  wire if_id0_n_284;
  wire if_id0_n_285;
  wire if_id0_n_286;
  wire if_id0_n_29;
  wire if_id0_n_30;
  wire if_id0_n_31;
  wire if_id0_n_32;
  wire if_id0_n_33;
  wire if_id0_n_34;
  wire if_id0_n_35;
  wire if_id0_n_36;
  wire if_id0_n_37;
  wire if_id0_n_38;
  wire if_id0_n_39;
  wire if_id0_n_40;
  wire if_id0_n_41;
  wire if_id0_n_42;
  wire if_id0_n_43;
  wire if_id0_n_44;
  wire if_id0_n_45;
  wire if_id0_n_46;
  wire if_id0_n_47;
  wire if_id0_n_48;
  wire if_id0_n_49;
  wire if_id0_n_50;
  wire if_id0_n_51;
  wire if_id0_n_52;
  wire if_id0_n_53;
  wire if_id0_n_54;
  wire if_id0_n_56;
  wire if_id0_n_57;
  wire if_id0_n_58;
  wire if_id0_n_59;
  wire if_id0_n_60;
  wire if_id0_n_61;
  wire [31:1]if_prediction;
  wire [31:1]jmp_addr1;
  wire jmp_enable;
  wire [2:2]jmp_target;
  wire led_OBUF;
  wire [17:0]mem_a;
  wire mem_ctrl0_n_257;
  wire mem_ctrl0_n_258;
  wire mem_ctrl0_n_259;
  wire mem_ctrl0_n_260;
  wire mem_ctrl0_n_289;
  wire mem_ctrl0_n_290;
  wire mem_ctrl0_n_291;
  wire mem_ctrl0_n_292;
  wire mem_ctrl0_n_295;
  wire mem_ctrl0_n_298;
  wire mem_ctrl0_n_299;
  wire mem_ctrl0_n_302;
  wire mem_ctrl0_n_304;
  wire mem_ctrl0_n_305;
  wire mem_ctrl0_n_306;
  wire mem_ctrl0_n_307;
  wire mem_ctrl0_n_309;
  wire mem_ctrl0_n_310;
  wire mem_ctrl0_n_343;
  wire mem_ctrl0_n_344;
  wire mem_ctrl0_n_345;
  wire mem_ctrl0_n_347;
  wire mem_ctrl0_n_348;
  wire mem_ctrl0_n_349;
  wire mem_ctrl0_n_350;
  wire mem_ctrl0_n_351;
  wire mem_ctrl0_n_352;
  wire mem_ctrl0_n_353;
  wire mem_ctrl0_n_354;
  wire mem_ctrl0_n_355;
  wire mem_ctrl0_n_356;
  wire mem_ctrl0_n_357;
  wire mem_ctrl0_n_358;
  wire mem_ctrl0_n_359;
  wire mem_ctrl0_n_360;
  wire mem_ctrl0_n_361;
  wire mem_ctrl0_n_362;
  wire mem_ctrl0_n_363;
  wire mem_ctrl0_n_364;
  wire mem_ctrl0_n_365;
  wire mem_ctrl0_n_366;
  wire mem_ctrl0_n_367;
  wire mem_ctrl0_n_368;
  wire mem_ctrl0_n_369;
  wire mem_ctrl0_n_370;
  wire mem_ctrl0_n_371;
  wire mem_ctrl0_n_372;
  wire mem_ctrl0_n_373;
  wire mem_ctrl0_n_374;
  wire mem_ctrl0_n_375;
  wire mem_ctrl0_n_376;
  wire mem_ctrl0_n_377;
  wire mem_ctrl0_n_378;
  wire mem_ctrl0_n_379;
  wire mem_ctrl0_n_380;
  wire [7:0]mem_dout;
  wire [4:0]mem_rd_addr;
  wire [31:0]mem_rd_data;
  wire mem_rd_enable_o;
  wire mem_wb0_n_1;
  wire mem_wb0_n_10;
  wire mem_wb0_n_11;
  wire mem_wb0_n_12;
  wire mem_wb0_n_13;
  wire mem_wb0_n_14;
  wire mem_wb0_n_15;
  wire mem_wb0_n_16;
  wire mem_wb0_n_17;
  wire mem_wb0_n_18;
  wire mem_wb0_n_19;
  wire mem_wb0_n_20;
  wire mem_wb0_n_21;
  wire mem_wb0_n_22;
  wire mem_wb0_n_23;
  wire mem_wb0_n_24;
  wire mem_wb0_n_25;
  wire mem_wb0_n_26;
  wire mem_wb0_n_27;
  wire mem_wb0_n_28;
  wire mem_wb0_n_29;
  wire mem_wb0_n_30;
  wire mem_wb0_n_31;
  wire mem_wb0_n_32;
  wire mem_wb0_n_33;
  wire mem_wb0_n_34;
  wire mem_wb0_n_35;
  wire mem_wb0_n_36;
  wire mem_wb0_n_7;
  wire mem_wb0_n_8;
  wire mem_wb0_n_9;
  wire [0:0]mem_width;
  wire [31:1]npc;
  wire [31:1]npc0;
  wire [1:1]p_0_in;
  wire p_0_in2_in0;
  wire p_1_in;
  wire [31:1]p_2_in;
  wire [31:1]pc;
  wire pc1__0;
  wire pc_reg0_n_100;
  wire pc_reg0_n_101;
  wire pc_reg0_n_102;
  wire pc_reg0_n_103;
  wire pc_reg0_n_104;
  wire pc_reg0_n_105;
  wire pc_reg0_n_106;
  wire pc_reg0_n_107;
  wire pc_reg0_n_108;
  wire pc_reg0_n_109;
  wire pc_reg0_n_110;
  wire pc_reg0_n_111;
  wire pc_reg0_n_112;
  wire pc_reg0_n_113;
  wire pc_reg0_n_114;
  wire pc_reg0_n_115;
  wire pc_reg0_n_116;
  wire pc_reg0_n_117;
  wire pc_reg0_n_118;
  wire pc_reg0_n_119;
  wire pc_reg0_n_120;
  wire pc_reg0_n_121;
  wire pc_reg0_n_122;
  wire pc_reg0_n_123;
  wire pc_reg0_n_124;
  wire pc_reg0_n_125;
  wire pc_reg0_n_126;
  wire pc_reg0_n_127;
  wire pc_reg0_n_128;
  wire pc_reg0_n_129;
  wire pc_reg0_n_130;
  wire pc_reg0_n_131;
  wire pc_reg0_n_132;
  wire pc_reg0_n_133;
  wire pc_reg0_n_134;
  wire pc_reg0_n_135;
  wire pc_reg0_n_136;
  wire pc_reg0_n_137;
  wire pc_reg0_n_138;
  wire pc_reg0_n_139;
  wire pc_reg0_n_140;
  wire pc_reg0_n_141;
  wire pc_reg0_n_142;
  wire pc_reg0_n_143;
  wire pc_reg0_n_144;
  wire pc_reg0_n_145;
  wire pc_reg0_n_146;
  wire pc_reg0_n_147;
  wire pc_reg0_n_148;
  wire pc_reg0_n_149;
  wire pc_reg0_n_150;
  wire pc_reg0_n_151;
  wire pc_reg0_n_152;
  wire pc_reg0_n_153;
  wire pc_reg0_n_154;
  wire pc_reg0_n_155;
  wire pc_reg0_n_156;
  wire pc_reg0_n_157;
  wire pc_reg0_n_158;
  wire pc_reg0_n_159;
  wire pc_reg0_n_160;
  wire pc_reg0_n_161;
  wire pc_reg0_n_162;
  wire pc_reg0_n_163;
  wire pc_reg0_n_164;
  wire pc_reg0_n_165;
  wire pc_reg0_n_166;
  wire pc_reg0_n_167;
  wire pc_reg0_n_168;
  wire pc_reg0_n_169;
  wire pc_reg0_n_170;
  wire pc_reg0_n_171;
  wire pc_reg0_n_172;
  wire pc_reg0_n_173;
  wire pc_reg0_n_174;
  wire pc_reg0_n_175;
  wire pc_reg0_n_176;
  wire pc_reg0_n_177;
  wire pc_reg0_n_178;
  wire pc_reg0_n_179;
  wire pc_reg0_n_180;
  wire pc_reg0_n_181;
  wire pc_reg0_n_182;
  wire pc_reg0_n_183;
  wire pc_reg0_n_184;
  wire pc_reg0_n_185;
  wire pc_reg0_n_186;
  wire pc_reg0_n_187;
  wire pc_reg0_n_188;
  wire pc_reg0_n_189;
  wire pc_reg0_n_190;
  wire pc_reg0_n_191;
  wire pc_reg0_n_192;
  wire pc_reg0_n_193;
  wire pc_reg0_n_194;
  wire pc_reg0_n_195;
  wire pc_reg0_n_196;
  wire pc_reg0_n_197;
  wire pc_reg0_n_198;
  wire pc_reg0_n_199;
  wire pc_reg0_n_200;
  wire pc_reg0_n_201;
  wire pc_reg0_n_202;
  wire pc_reg0_n_203;
  wire pc_reg0_n_204;
  wire pc_reg0_n_205;
  wire pc_reg0_n_206;
  wire pc_reg0_n_207;
  wire pc_reg0_n_208;
  wire pc_reg0_n_209;
  wire pc_reg0_n_210;
  wire pc_reg0_n_211;
  wire pc_reg0_n_212;
  wire pc_reg0_n_213;
  wire pc_reg0_n_214;
  wire pc_reg0_n_215;
  wire pc_reg0_n_216;
  wire pc_reg0_n_217;
  wire pc_reg0_n_218;
  wire pc_reg0_n_219;
  wire pc_reg0_n_220;
  wire pc_reg0_n_221;
  wire pc_reg0_n_222;
  wire pc_reg0_n_223;
  wire pc_reg0_n_224;
  wire pc_reg0_n_225;
  wire pc_reg0_n_226;
  wire pc_reg0_n_227;
  wire pc_reg0_n_228;
  wire pc_reg0_n_229;
  wire pc_reg0_n_230;
  wire pc_reg0_n_231;
  wire pc_reg0_n_232;
  wire pc_reg0_n_233;
  wire pc_reg0_n_234;
  wire pc_reg0_n_235;
  wire pc_reg0_n_236;
  wire pc_reg0_n_237;
  wire pc_reg0_n_238;
  wire pc_reg0_n_239;
  wire pc_reg0_n_240;
  wire pc_reg0_n_241;
  wire pc_reg0_n_242;
  wire pc_reg0_n_243;
  wire pc_reg0_n_244;
  wire pc_reg0_n_245;
  wire pc_reg0_n_246;
  wire pc_reg0_n_247;
  wire pc_reg0_n_248;
  wire pc_reg0_n_249;
  wire pc_reg0_n_250;
  wire pc_reg0_n_251;
  wire pc_reg0_n_252;
  wire pc_reg0_n_253;
  wire pc_reg0_n_254;
  wire pc_reg0_n_255;
  wire pc_reg0_n_256;
  wire pc_reg0_n_257;
  wire pc_reg0_n_258;
  wire pc_reg0_n_259;
  wire pc_reg0_n_260;
  wire pc_reg0_n_261;
  wire pc_reg0_n_262;
  wire pc_reg0_n_263;
  wire pc_reg0_n_264;
  wire pc_reg0_n_265;
  wire pc_reg0_n_266;
  wire pc_reg0_n_267;
  wire pc_reg0_n_268;
  wire pc_reg0_n_269;
  wire pc_reg0_n_270;
  wire pc_reg0_n_271;
  wire pc_reg0_n_272;
  wire pc_reg0_n_273;
  wire pc_reg0_n_274;
  wire pc_reg0_n_275;
  wire pc_reg0_n_276;
  wire pc_reg0_n_277;
  wire pc_reg0_n_278;
  wire pc_reg0_n_279;
  wire pc_reg0_n_280;
  wire pc_reg0_n_281;
  wire pc_reg0_n_282;
  wire pc_reg0_n_283;
  wire pc_reg0_n_284;
  wire pc_reg0_n_285;
  wire pc_reg0_n_286;
  wire pc_reg0_n_287;
  wire pc_reg0_n_288;
  wire pc_reg0_n_289;
  wire pc_reg0_n_290;
  wire pc_reg0_n_291;
  wire pc_reg0_n_292;
  wire pc_reg0_n_293;
  wire pc_reg0_n_294;
  wire pc_reg0_n_295;
  wire pc_reg0_n_296;
  wire pc_reg0_n_297;
  wire pc_reg0_n_298;
  wire pc_reg0_n_299;
  wire pc_reg0_n_300;
  wire pc_reg0_n_301;
  wire pc_reg0_n_302;
  wire pc_reg0_n_303;
  wire pc_reg0_n_304;
  wire pc_reg0_n_305;
  wire pc_reg0_n_306;
  wire pc_reg0_n_307;
  wire pc_reg0_n_308;
  wire pc_reg0_n_309;
  wire pc_reg0_n_310;
  wire pc_reg0_n_311;
  wire pc_reg0_n_312;
  wire pc_reg0_n_313;
  wire pc_reg0_n_314;
  wire pc_reg0_n_315;
  wire pc_reg0_n_316;
  wire pc_reg0_n_317;
  wire pc_reg0_n_318;
  wire pc_reg0_n_319;
  wire pc_reg0_n_32;
  wire pc_reg0_n_320;
  wire pc_reg0_n_327;
  wire pc_reg0_n_33;
  wire pc_reg0_n_34;
  wire pc_reg0_n_35;
  wire pc_reg0_n_353;
  wire pc_reg0_n_36;
  wire pc_reg0_n_37;
  wire pc_reg0_n_38;
  wire pc_reg0_n_385;
  wire pc_reg0_n_39;
  wire pc_reg0_n_40;
  wire pc_reg0_n_41;
  wire pc_reg0_n_42;
  wire pc_reg0_n_43;
  wire pc_reg0_n_44;
  wire pc_reg0_n_45;
  wire pc_reg0_n_46;
  wire pc_reg0_n_47;
  wire pc_reg0_n_48;
  wire pc_reg0_n_49;
  wire pc_reg0_n_50;
  wire pc_reg0_n_51;
  wire pc_reg0_n_52;
  wire pc_reg0_n_53;
  wire pc_reg0_n_54;
  wire pc_reg0_n_55;
  wire pc_reg0_n_56;
  wire pc_reg0_n_57;
  wire pc_reg0_n_58;
  wire pc_reg0_n_59;
  wire pc_reg0_n_60;
  wire pc_reg0_n_61;
  wire pc_reg0_n_62;
  wire pc_reg0_n_63;
  wire pc_reg0_n_64;
  wire pc_reg0_n_65;
  wire pc_reg0_n_66;
  wire pc_reg0_n_67;
  wire pc_reg0_n_68;
  wire pc_reg0_n_69;
  wire pc_reg0_n_70;
  wire pc_reg0_n_71;
  wire pc_reg0_n_72;
  wire pc_reg0_n_73;
  wire pc_reg0_n_74;
  wire pc_reg0_n_75;
  wire pc_reg0_n_76;
  wire pc_reg0_n_77;
  wire pc_reg0_n_78;
  wire pc_reg0_n_79;
  wire pc_reg0_n_80;
  wire pc_reg0_n_81;
  wire pc_reg0_n_82;
  wire pc_reg0_n_83;
  wire pc_reg0_n_84;
  wire pc_reg0_n_85;
  wire pc_reg0_n_86;
  wire pc_reg0_n_87;
  wire pc_reg0_n_88;
  wire pc_reg0_n_89;
  wire pc_reg0_n_90;
  wire pc_reg0_n_91;
  wire pc_reg0_n_92;
  wire pc_reg0_n_93;
  wire pc_reg0_n_94;
  wire pc_reg0_n_95;
  wire pc_reg0_n_96;
  wire pc_reg0_n_97;
  wire pc_reg0_n_98;
  wire pc_reg0_n_99;
  wire [1:1]q0;
  wire \q_tx_data[7]_i_8 ;
  wire q_wr_en_i_3;
  wire [2:2]quantity;
  wire [7:0]ram_bram_dout;
  wire reg118_out;
  wire reg11__0;
  wire [29:0]reg1_data;
  wire reg1_read_enable;
  wire reg216_out;
  wire reg21__0;
  wire [31:5]reg2_data;
  wire reg2_read_enable;
  wire register0_n_0;
  wire register0_n_1;
  wire register0_n_10;
  wire register0_n_100;
  wire register0_n_101;
  wire register0_n_102;
  wire register0_n_103;
  wire register0_n_104;
  wire register0_n_105;
  wire register0_n_106;
  wire register0_n_107;
  wire register0_n_108;
  wire register0_n_109;
  wire register0_n_11;
  wire register0_n_110;
  wire register0_n_111;
  wire register0_n_112;
  wire register0_n_113;
  wire register0_n_114;
  wire register0_n_115;
  wire register0_n_116;
  wire register0_n_117;
  wire register0_n_118;
  wire register0_n_119;
  wire register0_n_12;
  wire register0_n_120;
  wire register0_n_121;
  wire register0_n_122;
  wire register0_n_123;
  wire register0_n_124;
  wire register0_n_125;
  wire register0_n_126;
  wire register0_n_127;
  wire register0_n_13;
  wire register0_n_14;
  wire register0_n_15;
  wire register0_n_16;
  wire register0_n_17;
  wire register0_n_18;
  wire register0_n_19;
  wire register0_n_2;
  wire register0_n_20;
  wire register0_n_21;
  wire register0_n_22;
  wire register0_n_23;
  wire register0_n_24;
  wire register0_n_25;
  wire register0_n_26;
  wire register0_n_27;
  wire register0_n_28;
  wire register0_n_29;
  wire register0_n_3;
  wire register0_n_30;
  wire register0_n_31;
  wire register0_n_32;
  wire register0_n_33;
  wire register0_n_34;
  wire register0_n_35;
  wire register0_n_36;
  wire register0_n_37;
  wire register0_n_38;
  wire register0_n_39;
  wire register0_n_4;
  wire register0_n_40;
  wire register0_n_41;
  wire register0_n_42;
  wire register0_n_43;
  wire register0_n_44;
  wire register0_n_45;
  wire register0_n_46;
  wire register0_n_47;
  wire register0_n_48;
  wire register0_n_49;
  wire register0_n_5;
  wire register0_n_50;
  wire register0_n_51;
  wire register0_n_52;
  wire register0_n_53;
  wire register0_n_54;
  wire register0_n_55;
  wire register0_n_56;
  wire register0_n_57;
  wire register0_n_58;
  wire register0_n_59;
  wire register0_n_6;
  wire register0_n_60;
  wire register0_n_61;
  wire register0_n_62;
  wire register0_n_63;
  wire register0_n_64;
  wire register0_n_65;
  wire register0_n_66;
  wire register0_n_67;
  wire register0_n_68;
  wire register0_n_69;
  wire register0_n_7;
  wire register0_n_70;
  wire register0_n_71;
  wire register0_n_72;
  wire register0_n_73;
  wire register0_n_74;
  wire register0_n_75;
  wire register0_n_76;
  wire register0_n_77;
  wire register0_n_78;
  wire register0_n_79;
  wire register0_n_8;
  wire register0_n_80;
  wire register0_n_81;
  wire register0_n_82;
  wire register0_n_83;
  wire register0_n_84;
  wire register0_n_85;
  wire register0_n_86;
  wire register0_n_87;
  wire register0_n_88;
  wire register0_n_89;
  wire register0_n_9;
  wire register0_n_90;
  wire register0_n_91;
  wire register0_n_92;
  wire register0_n_93;
  wire register0_n_94;
  wire register0_n_95;
  wire register0_n_96;
  wire register0_n_97;
  wire register0_n_98;
  wire register0_n_99;
  wire rst;
  wire rw_if;
  wire [0:0]stall;
  wire stallreq_if;
  wire stallreq_mem;
  wire [1:0]status_mem;
  wire [4:0]write_addr;
  wire [31:0]write_data;
  wire write_enable;

  ctrl ctrl0
       (.E(ctrl0_n_2),
        .EXCLK_IBUF_BUFG(EXCLK_IBUF_BUFG),
        ._flush_id(_flush_id),
        .flush_id(flush_id),
        .flush_if(flush_if),
        .if_flushed(if_flushed),
        .jmp_enable(jmp_enable),
        .rst(rst),
        .stall(stall));
  ex ex0
       (.EXCLK_IBUF_BUFG(EXCLK_IBUF_BUFG),
        ._jmp_enable(_jmp_enable),
        .jmp_enable(jmp_enable));
  ex_mem ex_mem0
       (.A(pc_reg0_n_327),
        .D(p_0_in),
        .EXCLK_IBUF_BUFG(EXCLK_IBUF_BUFG),
        .O(q0),
        .Q({p_0_in2_in0,id_inst_i}),
        .S({ex_mem0_n_4,ex_mem0_n_5}),
        .\addr_to_mem_reg[17] ({pc[17:3],pc[1]}),
        .\addr_to_mem_reg[1] (mem_ctrl0_n_299),
        .\count_reg[0] ({ex_mem0_n_75,ex_mem0_n_76,ex_mem0_n_77,ex_mem0_n_78,ex_mem0_n_79,ex_mem0_n_80,ex_mem0_n_81,ex_mem0_n_82}),
        .\data_out_reg[0] (ex_mem0_n_87),
        .\data_out_reg[1] (ex_mem0_n_88),
        .\data_out_reg[2] (ex_mem0_n_89),
        .\data_out_reg[3] (ex_mem0_n_90),
        .\data_out_reg[4] (ex_mem0_n_91),
        .\data_out_reg[5] (ex_mem0_n_92),
        .\data_out_reg[6] (ex_mem0_n_93),
        .\data_out_reg[7] (ex_mem0_n_94),
        .\data_to_mem_reg[0] (mem_ctrl0_n_289),
        .\data_to_mem_reg[0]_0 (mem_ctrl0_n_290),
        .ex_rd_enable_o(ex_rd_enable_o),
        .\ex_reg2_reg[5] (id_ex0_n_122),
        .id_reg1(id_reg1[28:12]),
        .jmp_addr1_carry__1_i_1(if_id0_n_144),
        .jmp_addr1_carry__2(id_ex0_n_49),
        .jmp_addr1_carry__2_0(id_ex0_n_50),
        .jmp_addr1_carry__2_1(id_ex0_n_51),
        .jmp_addr1_carry__2_2(id_ex0_n_52),
        .jmp_addr1_carry__3(id_ex0_n_45),
        .jmp_addr1_carry__3_0(id_ex0_n_46),
        .jmp_addr1_carry__3_1(id_ex0_n_47),
        .jmp_addr1_carry__3_2(id_ex0_n_48),
        .jmp_addr1_carry__4(id_ex0_n_41),
        .jmp_addr1_carry__4_0(id_ex0_n_42),
        .jmp_addr1_carry__4_1(id_ex0_n_43),
        .jmp_addr1_carry__4_2(id_ex0_n_44),
        .jmp_addr1_carry__5(id_ex0_n_37),
        .jmp_addr1_carry__5_0(id_ex0_n_38),
        .jmp_addr1_carry__5_1(id_ex0_n_39),
        .jmp_addr1_carry__5_2(id_ex0_n_40),
        .jmp_addr1_carry__6(id_ex0_n_2),
        .jmp_addr1_carry__6_0(id_ex0_n_36),
        .\mem_mem_addr_reg[17]_0 (ex_mem_addr),
        .\mem_rd_addr_reg[4]_0 (mem_rd_addr),
        .\mem_rd_addr_reg[4]_1 (ex_rd),
        .mem_rd_data(mem_rd_data),
        .\mem_rd_data_reg[10]_0 (ex_mem0_n_97),
        .\mem_rd_data_reg[11]_0 (ex_mem0_n_98),
        .\mem_rd_data_reg[31]_0 (ex_rd_data),
        .\mem_rd_data_reg[5]_0 (ex_mem0_n_83),
        .\mem_rd_data_reg[6]_0 (ex_mem0_n_85),
        .\mem_rd_data_reg[7]_0 (ex_mem0_n_86),
        .\mem_rd_data_reg[8]_0 (ex_mem0_n_95),
        .\mem_rd_data_reg[9]_0 (ex_mem0_n_96),
        .mem_rd_enable_o(mem_rd_enable_o),
        .\mem_width_reg[0]_0 (mem_width),
        .\mem_width_reg[1]_0 (ex_mem0_n_74),
        .\mem_width_reg[3]_0 (ex_width_o),
        .p_1_in(p_1_in),
        .\pc_reg[10] (ex_mem0_n_64),
        .\pc_reg[11] (ex_mem0_n_65),
        .\pc_reg[12] (ex_mem0_n_66),
        .\pc_reg[13] (ex_mem0_n_67),
        .\pc_reg[14] (ex_mem0_n_68),
        .\pc_reg[15] (ex_mem0_n_69),
        .\pc_reg[16] (ex_mem0_n_70),
        .\pc_reg[17] (ex_mem0_n_71),
        .\pc_reg[1] (ex_mem0_n_55),
        .\pc_reg[2]_rep__0 (ex_mem0_n_56),
        .\pc_reg[3] (ex_mem0_n_57),
        .\pc_reg[4] (ex_mem0_n_58),
        .\pc_reg[5] (ex_mem0_n_59),
        .\pc_reg[6] (ex_mem0_n_60),
        .\pc_reg[7] (ex_mem0_n_61),
        .\pc_reg[8] (ex_mem0_n_62),
        .\pc_reg[9] (ex_mem0_n_63),
        .\q_reg[1] (mem_ctrl0_n_292),
        .\q_reg[1]_0 (mem_ctrl0_n_291),
        .quantity(quantity),
        .reg118_out(reg118_out),
        .reg11__0(reg11__0),
        .reg216_out(reg216_out),
        .reg21__0(reg21__0),
        .reg2_data(reg2_data[7:5]),
        .reg2_read_enable(reg2_read_enable),
        .rst(rst),
        .rst_reg(ex_mem0_n_1),
        .rst_reg_0(ex_mem0_n_2),
        .rst_reg_1({ex_mem0_n_39,ex_mem0_n_40,ex_mem0_n_41,ex_mem0_n_42}),
        .rst_reg_2({ex_mem0_n_43,ex_mem0_n_44,ex_mem0_n_45,ex_mem0_n_46}),
        .rst_reg_3({ex_mem0_n_47,ex_mem0_n_48,ex_mem0_n_49,ex_mem0_n_50}),
        .rst_reg_4({ex_mem0_n_51,ex_mem0_n_52,ex_mem0_n_53,ex_mem0_n_54}),
        .rw_if(rw_if),
        .status_mem(status_mem),
        .\status_mem_reg[0] (ex_mem0_n_3),
        .\status_mem_reg[1] (ex_mem0_n_0),
        .\wb_rd_data_reg[31] (data_out),
        .\wb_rd_data_reg[7] (mem_ctrl0_n_347));
  id id0
       (.D(id_jmp_addr[28:2]),
        .DI(if_id0_n_235),
        .O({id0_n_31,id0_n_32,id0_n_33}),
        .Q(id_pc),
        .S(if_id0_n_203),
        .data4(data4),
        .\ex_jmp_addr_reg[11] ({if_id0_n_255,if_id0_n_256,if_id0_n_257,if_id0_n_258}),
        .\ex_jmp_addr_reg[12] ({if_id0_n_267,if_id0_n_268,if_id0_n_269,if_id0_n_270}),
        .\ex_jmp_addr_reg[15] ({ex_mem0_n_51,ex_mem0_n_52,ex_mem0_n_53,ex_mem0_n_54}),
        .\ex_jmp_addr_reg[16] ({if_id0_n_271,if_id0_n_272,if_id0_n_273,if_id0_n_274}),
        .\ex_jmp_addr_reg[19] ({ex_mem0_n_47,ex_mem0_n_48,ex_mem0_n_49,ex_mem0_n_50}),
        .\ex_jmp_addr_reg[20] ({p_0_in2_in0,if_id0_n_56,if_id0_n_57,if_id0_n_58,if_id0_n_59,if_id0_n_60,if_id0_n_61,id_inst_i[24:20]}),
        .\ex_jmp_addr_reg[20]_0 ({if_id0_n_275,if_id0_n_276,if_id0_n_277,if_id0_n_278}),
        .\ex_jmp_addr_reg[23] ({ex_mem0_n_43,ex_mem0_n_44,ex_mem0_n_45,ex_mem0_n_46}),
        .\ex_jmp_addr_reg[24] ({if_id0_n_279,if_id0_n_280,if_id0_n_281,if_id0_n_282}),
        .\ex_jmp_addr_reg[27] ({ex_mem0_n_39,ex_mem0_n_40,ex_mem0_n_41,ex_mem0_n_42}),
        .\ex_jmp_addr_reg[28] ({if_id0_n_283,if_id0_n_284,if_id0_n_285,if_id0_n_286}),
        .\ex_jmp_addr_reg[2] (if_id0_n_200),
        .\ex_jmp_addr_reg[2]_0 (if_id0_n_201),
        .\ex_jmp_addr_reg[31] ({if_id0_n_244,if_id0_n_245,if_id0_n_246}),
        .\ex_jmp_addr_reg[31]_0 ({if_id0_n_0,if_id0_n_1,ex_mem0_n_4,ex_mem0_n_5}),
        .\ex_jmp_addr_reg[3] ({if_id0_n_247,if_id0_n_248,if_id0_n_249,if_id0_n_250}),
        .\ex_jmp_addr_reg[4] ({if_id0_n_259,if_id0_n_260,if_id0_n_261,if_id0_n_262}),
        .\ex_jmp_addr_reg[7] ({if_id0_n_251,if_id0_n_252,if_id0_n_253,if_id0_n_254}),
        .\ex_jmp_addr_reg[8] ({if_id0_n_263,if_id0_n_264,if_id0_n_265,if_id0_n_266}),
        .id_reg1(id_reg1),
        .jmp_addr1_carry__6_i_7({jmp_addr1[31:29],jmp_addr1[1]}));
  id_ex id_ex0
       (.D({id_ex0_n_53,id_ex0_n_54,id_ex0_n_55,id_ex0_n_56,id_ex0_n_57,id_ex0_n_58,id_ex0_n_59,id_ex0_n_60,id_ex0_n_61,id_ex0_n_62,id_ex0_n_63,id_ex0_n_64,id_ex0_n_65,id_ex0_n_66,id_ex0_n_67,id_ex0_n_68,id_ex0_n_69,id_ex0_n_70,id_ex0_n_71,id_ex0_n_72,id_ex0_n_73,id_ex0_n_74,id_ex0_n_75,id_ex0_n_76,id_ex0_n_77,id_ex0_n_78,id_ex0_n_79,id_ex0_n_80,id_ex0_n_81,id_ex0_n_82,id_ex0_n_83}),
        .E(mem_ctrl0_n_302),
        .EXCLK_IBUF_BUFG(EXCLK_IBUF_BUFG),
        .Q({pc_reg0_n_32,pc_reg0_n_33,pc_reg0_n_34,pc_reg0_n_35,pc_reg0_n_36,pc_reg0_n_37,pc_reg0_n_38,pc_reg0_n_39,pc_reg0_n_40,pc_reg0_n_41,pc_reg0_n_42,pc_reg0_n_43,pc_reg0_n_44,pc_reg0_n_45,pc_reg0_n_46,pc_reg0_n_47,pc_reg0_n_48,pc_reg0_n_49,pc_reg0_n_50,pc_reg0_n_51,pc_reg0_n_52,pc_reg0_n_53,pc_reg0_n_54,pc_reg0_n_55,pc_reg0_n_56,pc_reg0_n_57,pc_reg0_n_58,pc_reg0_n_59,pc_reg0_n_60,pc_reg0_n_61,pc_reg0_n_62}),
        .S(mem_ctrl0_n_298),
        ._flush_id(_flush_id),
        ._flush_id_reg(id_ex0_n_119),
        ._flush_id_reg_0(id_ex0_n_122),
        ._jmp_enable(_jmp_enable),
        .\ex_Imm_reg[10]_0 (id_ex0_n_124),
        .\ex_Imm_reg[31]_0 ({if_id0_n_22,if_id0_n_23,if_id0_n_24,if_id0_n_25,if_id0_n_26,if_id0_n_27,if_id0_n_28,if_id0_n_29,if_id0_n_30,if_id0_n_31,if_id0_n_32,if_id0_n_33,if_id0_n_34,if_id0_n_35,if_id0_n_36,if_id0_n_37,if_id0_n_38,if_id0_n_39,if_id0_n_40,if_id0_n_41,if_id0_n_42,if_id0_n_43,if_id0_n_44,if_id0_n_45,if_id0_n_46,if_id0_n_47,if_id0_n_48,if_id0_n_49,if_id0_n_50,if_id0_n_51,if_id0_n_52,if_id0_n_53}),
        .\ex_Imm_reg[9]_0 (id_ex0_n_123),
        .\ex_aluop_reg[3]_0 (ex_rd_data),
        .\ex_aluop_reg[3]_1 ({if_id0_n_192,if_id0_n_193,if_id0_n_194,if_id0_n_195}),
        .\ex_alusel_reg[1]_0 (ex_mem_addr),
        .\ex_alusel_reg[2]_0 ({if_id0_n_184,if_id0_n_185,if_id0_n_186}),
        .\ex_ctrlsel_reg[3]_0 ({if_id0_n_180,if_id0_n_181,if_id0_n_182,if_id0_n_183}),
        .\ex_jmp_addr_reg[1]_0 (mem_ctrl0_n_304),
        .\ex_jmp_addr_reg[31]_0 (id_jmp_addr),
        .\ex_pc_reg[31]_0 (id_pc),
        .\ex_prediction_reg[31]_0 (id_prediction),
        .ex_rd_enable_o(ex_rd_enable_o),
        .ex_rd_enable_reg_0(if_id0_n_191),
        .\ex_rd_reg[4]_0 (ex_rd),
        .\ex_rd_reg[4]_1 (id_rd),
        .\ex_reg1_reg[31]_0 ({if_id0_n_145,if_id0_n_146}),
        .\ex_reg2[31]_i_7_0 ({id_inst_i[24:23],id_inst_i[19:18]}),
        .\ex_reg2[31]_i_7_1 (if_id0_n_141),
        .\ex_reg2[31]_i_7_2 (if_id0_n_142),
        .\ex_reg2[7]_i_4 (if_id0_n_143),
        .\ex_reg2_reg[0]_0 (if_id0_n_147),
        .\ex_reg2_reg[10]_0 ({if_id0_n_152,if_id0_n_153,if_id0_n_154,if_id0_n_155,if_id0_n_156,if_id0_n_157}),
        .\ex_reg2_reg[11]_0 (if_id0_n_178),
        .\ex_reg2_reg[11]_1 (if_id0_n_54),
        .\ex_reg2_reg[12]_0 (if_id0_n_159),
        .\ex_reg2_reg[13]_0 (if_id0_n_160),
        .\ex_reg2_reg[14]_0 (if_id0_n_161),
        .\ex_reg2_reg[15]_0 (if_id0_n_162),
        .\ex_reg2_reg[16]_0 (if_id0_n_163),
        .\ex_reg2_reg[17]_0 (if_id0_n_164),
        .\ex_reg2_reg[18]_0 (if_id0_n_165),
        .\ex_reg2_reg[19]_0 (if_id0_n_166),
        .\ex_reg2_reg[1]_0 (if_id0_n_148),
        .\ex_reg2_reg[20]_0 (if_id0_n_167),
        .\ex_reg2_reg[21]_0 (if_id0_n_168),
        .\ex_reg2_reg[22]_0 (if_id0_n_169),
        .\ex_reg2_reg[23]_0 (if_id0_n_170),
        .\ex_reg2_reg[24]_0 (if_id0_n_171),
        .\ex_reg2_reg[25]_0 (if_id0_n_172),
        .\ex_reg2_reg[26]_0 (if_id0_n_173),
        .\ex_reg2_reg[27]_0 (if_id0_n_174),
        .\ex_reg2_reg[28]_0 (if_id0_n_175),
        .\ex_reg2_reg[29]_0 (if_id0_n_176),
        .\ex_reg2_reg[2]_0 (if_id0_n_149),
        .\ex_reg2_reg[30]_0 (if_id0_n_177),
        .\ex_reg2_reg[31]_0 (mem_rd_data),
        .\ex_reg2_reg[31]_1 (if_id0_n_179),
        .\ex_reg2_reg[3]_0 (if_id0_n_150),
        .\ex_reg2_reg[4]_0 (if_id0_n_151),
        .\ex_width_reg[3]_0 (ex_width_o),
        .\ex_width_reg[3]_1 ({if_id0_n_187,if_id0_n_188,if_id0_n_189,if_id0_n_190}),
        .flush_id(flush_id),
        .jmp_addr1_carry__2_i_10_0(if_id0_n_111),
        .jmp_addr1_carry__2_i_10_1(if_id0_n_109),
        .jmp_addr1_carry__2_i_8(if_id0_n_107),
        .jmp_addr1_carry__2_i_8_0(if_id0_n_112),
        .jmp_enable(jmp_enable),
        .npc({npc[31:3],npc[1]}),
        .npc0({npc0[31:3],npc0[1]}),
        .\npc[31]_i_7_0 ({id_ex0_n_87,id_ex0_n_88,id_ex0_n_89,id_ex0_n_90,id_ex0_n_91,id_ex0_n_92,id_ex0_n_93,id_ex0_n_94,id_ex0_n_95,id_ex0_n_96,id_ex0_n_97,id_ex0_n_98,id_ex0_n_99,id_ex0_n_100,id_ex0_n_101,id_ex0_n_102,id_ex0_n_103,id_ex0_n_104,id_ex0_n_105,id_ex0_n_106,id_ex0_n_107,id_ex0_n_108,id_ex0_n_109,id_ex0_n_110,id_ex0_n_111,id_ex0_n_112,id_ex0_n_113,id_ex0_n_114,id_ex0_n_115,id_ex0_n_116,id_ex0_n_117}),
        .\npc_reg[2] (id_ex0_n_84),
        .\npc_reg[2]_0 (id_ex0_n_85),
        .\npc_reg[3] (id_ex0_n_86),
        .p_1_in(p_1_in),
        .pc1__0(pc1__0),
        .\pc_reg[31] (if_prediction),
        .reg118_out(reg118_out),
        .reg11__0(reg11__0),
        .reg1_data(reg1_data),
        .reg1_read_enable(reg1_read_enable),
        .reg216_out(reg216_out),
        .reg21__0(reg21__0),
        .reg2_data(reg2_data[31:8]),
        .reg2_read_enable(reg2_read_enable),
        .rst(rst),
        .rst_reg(jmp_target),
        .rst_reg_0(id_ex0_n_2),
        .rst_reg_1(id_ex0_n_36),
        .rst_reg_10(id_ex0_n_45),
        .rst_reg_11(id_ex0_n_46),
        .rst_reg_12(id_ex0_n_47),
        .rst_reg_13(id_ex0_n_48),
        .rst_reg_14(id_ex0_n_49),
        .rst_reg_15(id_ex0_n_50),
        .rst_reg_16(id_ex0_n_51),
        .rst_reg_17(id_ex0_n_52),
        .rst_reg_18(id_ex0_n_118),
        .rst_reg_19(id_ex0_n_131),
        .rst_reg_2(id_ex0_n_37),
        .rst_reg_3(id_ex0_n_38),
        .rst_reg_4(id_ex0_n_39),
        .rst_reg_5(id_ex0_n_40),
        .rst_reg_6(id_ex0_n_41),
        .rst_reg_7(id_ex0_n_42),
        .rst_reg_8(id_ex0_n_43),
        .rst_reg_9(id_ex0_n_44),
        .stall(stall),
        .\wb_rd_data_reg[8] (id_ex0_n_120));
  if_stage if0
       (.A({pc[9:4],pc_reg0_n_327}),
        .D(if_prediction),
        .EXCLK_IBUF_BUFG(EXCLK_IBUF_BUFG),
        .Q({pc[31:10],pc[3],pc[1]}),
        .S(pc_reg0_n_320),
        ._inst(_inst),
        .\_inst_reg[0]_0 (mem_ctrl0_n_343),
        .\_inst_reg[1]_0 (mem_ctrl0_n_310),
        .\_inst_reg[31]_0 (mem_ctrl0_n_309),
        .\_inst_reg[31]_1 ({data_out[31:7],data_out[4:2]}),
        .\_inst_reg[5]_0 (mem_ctrl0_n_345),
        .\_inst_reg[6]_0 (mem_ctrl0_n_344),
        ._rw(_rw),
        ._stallreq(_stallreq),
        .npc(npc),
        .rst(rst),
        .rw_if(rw_if),
        .stall(stall),
        .stallreq_if(stallreq_if));
  if_id if_id0
       (.D({mem_rd_data[31:12],mem_rd_data[10:8]}),
        .DI(if_id0_n_235),
        .E(ctrl0_n_2),
        .EXCLK_IBUF_BUFG(EXCLK_IBUF_BUFG),
        .O({id0_n_31,id0_n_32,id0_n_33}),
        .Q(write_addr),
        .S(if_id0_n_203),
        .SR(mem_ctrl0_n_305),
        ._flush_id_reg(if_id0_n_178),
        .data4(data4),
        .\ex_Imm_reg[0] (id_ex0_n_122),
        .\ex_jmp_addr_reg[31] ({jmp_addr1[31:29],jmp_addr1[1]}),
        .\ex_reg1[30]_i_2_0 (register0_n_3),
        .\ex_reg1[30]_i_2_1 (register0_n_2),
        .\ex_reg1[31]_i_2_0 ({if_id0_n_0,if_id0_n_1}),
        .\ex_reg1[31]_i_2_1 (register0_n_1),
        .\ex_reg1[31]_i_2_2 (register0_n_0),
        .\ex_reg1_reg[0] (register0_n_63),
        .\ex_reg1_reg[0]_0 (register0_n_62),
        .\ex_reg1_reg[10] (register0_n_43),
        .\ex_reg1_reg[10]_0 (register0_n_42),
        .\ex_reg1_reg[11] (register0_n_41),
        .\ex_reg1_reg[11]_0 (register0_n_40),
        .\ex_reg1_reg[12] (register0_n_39),
        .\ex_reg1_reg[12]_0 (register0_n_38),
        .\ex_reg1_reg[13] (register0_n_37),
        .\ex_reg1_reg[13]_0 (register0_n_36),
        .\ex_reg1_reg[14] (register0_n_35),
        .\ex_reg1_reg[14]_0 (register0_n_34),
        .\ex_reg1_reg[15] (register0_n_33),
        .\ex_reg1_reg[15]_0 (register0_n_32),
        .\ex_reg1_reg[16] (register0_n_31),
        .\ex_reg1_reg[16]_0 (register0_n_30),
        .\ex_reg1_reg[17] (register0_n_29),
        .\ex_reg1_reg[17]_0 (register0_n_28),
        .\ex_reg1_reg[18] (register0_n_27),
        .\ex_reg1_reg[18]_0 (register0_n_26),
        .\ex_reg1_reg[19] (register0_n_25),
        .\ex_reg1_reg[19]_0 (register0_n_24),
        .\ex_reg1_reg[1] (register0_n_61),
        .\ex_reg1_reg[1]_0 (register0_n_60),
        .\ex_reg1_reg[20] (register0_n_23),
        .\ex_reg1_reg[20]_0 (register0_n_22),
        .\ex_reg1_reg[21] (register0_n_21),
        .\ex_reg1_reg[21]_0 (register0_n_20),
        .\ex_reg1_reg[22] (register0_n_19),
        .\ex_reg1_reg[22]_0 (register0_n_18),
        .\ex_reg1_reg[23] (register0_n_17),
        .\ex_reg1_reg[23]_0 (register0_n_16),
        .\ex_reg1_reg[24] (register0_n_15),
        .\ex_reg1_reg[24]_0 (register0_n_14),
        .\ex_reg1_reg[25] (register0_n_13),
        .\ex_reg1_reg[25]_0 (register0_n_12),
        .\ex_reg1_reg[26] (register0_n_11),
        .\ex_reg1_reg[26]_0 (register0_n_10),
        .\ex_reg1_reg[27] (register0_n_9),
        .\ex_reg1_reg[27]_0 (register0_n_8),
        .\ex_reg1_reg[28] (register0_n_7),
        .\ex_reg1_reg[28]_0 (register0_n_6),
        .\ex_reg1_reg[29] (register0_n_5),
        .\ex_reg1_reg[29]_0 (register0_n_4),
        .\ex_reg1_reg[2] (register0_n_59),
        .\ex_reg1_reg[2]_0 (register0_n_58),
        .\ex_reg1_reg[31] (ex_rd_data),
        .\ex_reg1_reg[3] (register0_n_57),
        .\ex_reg1_reg[3]_0 (register0_n_56),
        .\ex_reg1_reg[4] (register0_n_55),
        .\ex_reg1_reg[4]_0 (register0_n_54),
        .\ex_reg1_reg[5] (register0_n_53),
        .\ex_reg1_reg[5]_0 (register0_n_52),
        .\ex_reg1_reg[6] (register0_n_51),
        .\ex_reg1_reg[6]_0 (register0_n_50),
        .\ex_reg1_reg[7] (register0_n_49),
        .\ex_reg1_reg[7]_0 (register0_n_48),
        .\ex_reg1_reg[8] (register0_n_47),
        .\ex_reg1_reg[8]_0 (register0_n_46),
        .\ex_reg1_reg[9] (register0_n_45),
        .\ex_reg1_reg[9]_0 (register0_n_44),
        .\ex_reg2[0]_i_2_0 (register0_n_127),
        .\ex_reg2[0]_i_2_1 (register0_n_126),
        .\ex_reg2[10]_i_4 (register0_n_107),
        .\ex_reg2[10]_i_4_0 (register0_n_106),
        .\ex_reg2[1]_i_2_0 (register0_n_125),
        .\ex_reg2[1]_i_2_1 (register0_n_124),
        .\ex_reg2[2]_i_2_0 (register0_n_123),
        .\ex_reg2[2]_i_2_1 (register0_n_122),
        .\ex_reg2[3]_i_2_0 (register0_n_121),
        .\ex_reg2[3]_i_2_1 (register0_n_120),
        .\ex_reg2[4]_i_2_0 (register0_n_119),
        .\ex_reg2[4]_i_2_1 (register0_n_118),
        .\ex_reg2[5]_i_3 (register0_n_117),
        .\ex_reg2[5]_i_3_0 (register0_n_116),
        .\ex_reg2[6]_i_3 (register0_n_115),
        .\ex_reg2[6]_i_3_0 (register0_n_114),
        .\ex_reg2[7]_i_4 (register0_n_113),
        .\ex_reg2[7]_i_4_0 (register0_n_112),
        .\ex_reg2[8]_i_3 (register0_n_111),
        .\ex_reg2[8]_i_3_0 (register0_n_110),
        .\ex_reg2[9]_i_3 (register0_n_109),
        .\ex_reg2[9]_i_3_0 (register0_n_108),
        .\ex_reg2_reg[10] (id_ex0_n_124),
        .\ex_reg2_reg[10]_0 (id_ex0_n_131),
        .\ex_reg2_reg[11] (register0_n_105),
        .\ex_reg2_reg[11]_0 (register0_n_104),
        .\ex_reg2_reg[12] (register0_n_103),
        .\ex_reg2_reg[12]_0 (register0_n_102),
        .\ex_reg2_reg[13] (register0_n_101),
        .\ex_reg2_reg[13]_0 (register0_n_100),
        .\ex_reg2_reg[14] (register0_n_99),
        .\ex_reg2_reg[14]_0 (register0_n_98),
        .\ex_reg2_reg[15] (register0_n_97),
        .\ex_reg2_reg[15]_0 (register0_n_96),
        .\ex_reg2_reg[16] (register0_n_95),
        .\ex_reg2_reg[16]_0 (register0_n_94),
        .\ex_reg2_reg[17] (register0_n_93),
        .\ex_reg2_reg[17]_0 (register0_n_92),
        .\ex_reg2_reg[18] (register0_n_91),
        .\ex_reg2_reg[18]_0 (register0_n_90),
        .\ex_reg2_reg[19] (register0_n_89),
        .\ex_reg2_reg[19]_0 (register0_n_88),
        .\ex_reg2_reg[20] (register0_n_87),
        .\ex_reg2_reg[20]_0 (register0_n_86),
        .\ex_reg2_reg[21] (register0_n_85),
        .\ex_reg2_reg[21]_0 (register0_n_84),
        .\ex_reg2_reg[22] (register0_n_83),
        .\ex_reg2_reg[22]_0 (register0_n_82),
        .\ex_reg2_reg[23] (register0_n_81),
        .\ex_reg2_reg[23]_0 (register0_n_80),
        .\ex_reg2_reg[24] (register0_n_79),
        .\ex_reg2_reg[24]_0 (register0_n_78),
        .\ex_reg2_reg[25] (register0_n_77),
        .\ex_reg2_reg[25]_0 (register0_n_76),
        .\ex_reg2_reg[26] (register0_n_75),
        .\ex_reg2_reg[26]_0 (register0_n_74),
        .\ex_reg2_reg[27] (register0_n_73),
        .\ex_reg2_reg[27]_0 (register0_n_72),
        .\ex_reg2_reg[28] (register0_n_71),
        .\ex_reg2_reg[28]_0 (register0_n_70),
        .\ex_reg2_reg[29] (register0_n_69),
        .\ex_reg2_reg[29]_0 (register0_n_68),
        .\ex_reg2_reg[30] (register0_n_67),
        .\ex_reg2_reg[30]_0 (register0_n_66),
        .\ex_reg2_reg[31] (write_data),
        .\ex_reg2_reg[31]_0 (register0_n_65),
        .\ex_reg2_reg[31]_1 (register0_n_64),
        .\ex_reg2_reg[5] (id_ex0_n_119),
        .\ex_reg2_reg[5]_0 (ex_mem0_n_83),
        .\ex_reg2_reg[6] (ex_mem0_n_85),
        .\ex_reg2_reg[7] (ex_mem0_n_86),
        .\ex_reg2_reg[8] (id_ex0_n_118),
        .\ex_reg2_reg[8]_0 (id_ex0_n_120),
        .\ex_reg2_reg[9] (id_ex0_n_123),
        .flush_id(flush_id),
        .\id_inst_reg[0]_0 ({if_id0_n_184,if_id0_n_185,if_id0_n_186}),
        .\id_inst_reg[0]_1 ({if_id0_n_192,if_id0_n_193,if_id0_n_194,if_id0_n_195}),
        .\id_inst_reg[0]_2 (mem_ctrl0_n_306),
        .\id_inst_reg[11]_0 ({if_id0_n_259,if_id0_n_260,if_id0_n_261,if_id0_n_262}),
        .\id_inst_reg[12]_0 (if_id0_n_159),
        .\id_inst_reg[12]_1 ({if_id0_n_187,if_id0_n_188,if_id0_n_189,if_id0_n_190}),
        .\id_inst_reg[13]_0 (if_id0_n_54),
        .\id_inst_reg[13]_1 (if_id0_n_160),
        .\id_inst_reg[14]_0 (if_id0_n_161),
        .\id_inst_reg[15]_0 (if_id0_n_162),
        .\id_inst_reg[16]_0 (if_id0_n_163),
        .\id_inst_reg[17]_0 (if_id0_n_164),
        .\id_inst_reg[18]_0 (if_id0_n_165),
        .\id_inst_reg[19]_0 (if_id0_n_166),
        .\id_inst_reg[20]_0 (if_id0_n_167),
        .\id_inst_reg[21]_0 (if_id0_n_168),
        .\id_inst_reg[22]_0 (if_id0_n_169),
        .\id_inst_reg[23]_0 (if_id0_n_170),
        .\id_inst_reg[23]_1 ({if_id0_n_247,if_id0_n_248,if_id0_n_249,if_id0_n_250}),
        .\id_inst_reg[24]_0 (if_id0_n_171),
        .\id_inst_reg[25]_0 (if_id0_n_172),
        .\id_inst_reg[26]_0 (if_id0_n_173),
        .\id_inst_reg[27]_0 (if_id0_n_174),
        .\id_inst_reg[27]_1 ({if_id0_n_251,if_id0_n_252,if_id0_n_253,if_id0_n_254}),
        .\id_inst_reg[28]_0 (if_id0_n_175),
        .\id_inst_reg[28]_1 ({if_id0_n_263,if_id0_n_264,if_id0_n_265,if_id0_n_266}),
        .\id_inst_reg[29]_0 (if_id0_n_176),
        .\id_inst_reg[30]_0 ({if_id0_n_152,if_id0_n_153,if_id0_n_154,if_id0_n_155,if_id0_n_156,if_id0_n_157}),
        .\id_inst_reg[30]_1 (if_id0_n_177),
        .\id_inst_reg[31]_0 ({p_0_in2_in0,if_id0_n_56,if_id0_n_57,if_id0_n_58,if_id0_n_59,if_id0_n_60,if_id0_n_61,id_inst_i}),
        .\id_inst_reg[31]_1 ({if_id0_n_244,if_id0_n_245,if_id0_n_246}),
        .\id_inst_reg[31]_2 ({if_id0_n_255,if_id0_n_256,if_id0_n_257,if_id0_n_258}),
        .\id_inst_reg[31]_3 ({if_id0_n_267,if_id0_n_268,if_id0_n_269,if_id0_n_270}),
        .\id_inst_reg[31]_4 ({if_id0_n_271,if_id0_n_272,if_id0_n_273,if_id0_n_274}),
        .\id_inst_reg[31]_5 ({if_id0_n_275,if_id0_n_276,if_id0_n_277,if_id0_n_278}),
        .\id_inst_reg[31]_6 ({if_id0_n_279,if_id0_n_280,if_id0_n_281,if_id0_n_282}),
        .\id_inst_reg[31]_7 ({if_id0_n_283,if_id0_n_284,if_id0_n_285,if_id0_n_286}),
        .\id_inst_reg[31]_8 ({mem_ctrl0_n_348,mem_ctrl0_n_349,mem_ctrl0_n_350,mem_ctrl0_n_351,mem_ctrl0_n_352,mem_ctrl0_n_353,mem_ctrl0_n_354,mem_ctrl0_n_355,mem_ctrl0_n_356,mem_ctrl0_n_357,mem_ctrl0_n_358,mem_ctrl0_n_359,mem_ctrl0_n_360,mem_ctrl0_n_361,mem_ctrl0_n_362,mem_ctrl0_n_363,mem_ctrl0_n_364,mem_ctrl0_n_365,mem_ctrl0_n_366,mem_ctrl0_n_367,mem_ctrl0_n_368,mem_ctrl0_n_369,mem_ctrl0_n_370,mem_ctrl0_n_371,mem_ctrl0_n_372,mem_ctrl0_n_373,mem_ctrl0_n_374,mem_ctrl0_n_375,mem_ctrl0_n_376,mem_ctrl0_n_377,mem_ctrl0_n_378,mem_ctrl0_n_379}),
        .\id_inst_reg[3]_0 ({if_id0_n_180,if_id0_n_181,if_id0_n_182,if_id0_n_183}),
        .\id_inst_reg[3]_1 ({id_jmp_addr[31:29],id_jmp_addr[1]}),
        .\id_inst_reg[3]_2 (if_id0_n_200),
        .\id_inst_reg[4]_0 (if_id0_n_191),
        .\id_inst_reg[5]_0 ({if_id0_n_22,if_id0_n_23,if_id0_n_24,if_id0_n_25,if_id0_n_26,if_id0_n_27,if_id0_n_28,if_id0_n_29,if_id0_n_30,if_id0_n_31,if_id0_n_32,if_id0_n_33,if_id0_n_34,if_id0_n_35,if_id0_n_36,if_id0_n_37,if_id0_n_38,if_id0_n_39,if_id0_n_40,if_id0_n_41,if_id0_n_42,if_id0_n_43,if_id0_n_44,if_id0_n_45,if_id0_n_46,if_id0_n_47,if_id0_n_48,if_id0_n_49,if_id0_n_50,if_id0_n_51,if_id0_n_52,if_id0_n_53}),
        .\id_pc_reg[31]_0 (if_id0_n_179),
        .\id_pc_reg[31]_1 (id_pc),
        .\id_pc_reg[31]_2 (p_2_in),
        .\id_prediction_reg[31]_0 (id_prediction),
        .\id_prediction_reg[31]_1 (if_prediction),
        .id_reg1(id_reg1),
        .if_flushed(if_flushed),
        .jmp_addr1_carry(ex_mem0_n_87),
        .jmp_addr1_carry_0(ex_mem0_n_88),
        .jmp_addr1_carry_1(ex_mem0_n_89),
        .jmp_addr1_carry_2(ex_mem0_n_90),
        .jmp_addr1_carry__0(ex_mem0_n_91),
        .jmp_addr1_carry__0_0(ex_mem0_n_92),
        .jmp_addr1_carry__0_1(ex_mem0_n_93),
        .jmp_addr1_carry__0_2(ex_mem0_n_94),
        .jmp_addr1_carry__1(ex_mem0_n_95),
        .jmp_addr1_carry__1_0(ex_mem0_n_96),
        .jmp_addr1_carry__1_1(ex_mem0_n_97),
        .jmp_addr1_carry__1_2(ex_mem0_n_98),
        .reg118_out(reg118_out),
        .reg11__0(reg11__0),
        .reg1_read_enable(reg1_read_enable),
        .reg216_out(reg216_out),
        .reg21__0(reg21__0),
        .reg2_read_enable(reg2_read_enable),
        .rst(rst),
        .rst_reg(if_id0_n_20),
        .rst_reg_0(if_id0_n_21),
        .rst_reg_1(id_rd),
        .rst_reg_10(if_id0_n_143),
        .rst_reg_11(if_id0_n_144),
        .rst_reg_12({if_id0_n_145,if_id0_n_146}),
        .rst_reg_13(if_id0_n_201),
        .rst_reg_14(if_id0_n_236),
        .rst_reg_15(if_id0_n_237),
        .rst_reg_16(if_id0_n_238),
        .rst_reg_17(if_id0_n_239),
        .rst_reg_18(if_id0_n_240),
        .rst_reg_19(if_id0_n_241),
        .rst_reg_2(if_id0_n_107),
        .rst_reg_20(if_id0_n_242),
        .rst_reg_21(if_id0_n_243),
        .rst_reg_3(if_id0_n_108),
        .rst_reg_4(if_id0_n_109),
        .rst_reg_5(if_id0_n_110),
        .rst_reg_6(if_id0_n_111),
        .rst_reg_7(if_id0_n_112),
        .rst_reg_8(if_id0_n_141),
        .rst_reg_9(if_id0_n_142),
        .\wb_rd_data_reg[0] (if_id0_n_147),
        .\wb_rd_data_reg[1] (if_id0_n_148),
        .\wb_rd_data_reg[29] (reg1_data),
        .\wb_rd_data_reg[2] (if_id0_n_149),
        .\wb_rd_data_reg[31] (reg2_data),
        .\wb_rd_data_reg[3] (if_id0_n_150),
        .\wb_rd_data_reg[4] (if_id0_n_151),
        .write_enable(write_enable));
  mem mem0
       (.EXCLK_IBUF_BUFG(EXCLK_IBUF_BUFG),
        ._stallreq(_stallreq_0),
        .stallreq_mem(stallreq_mem));
  mem_ctrl mem_ctrl0
       (.A({pc_reg0_n_353,pc_reg0_n_327}),
        .D(p_0_in),
        .E(mem_ctrl0_n_295),
        .EXCLK_IBUF_BUFG(EXCLK_IBUF_BUFG),
        .O(npc0[2]),
        .Q(Q),
        .S(mem_ctrl0_n_298),
        .SR(SR),
        ._inst(_inst),
        .\_inst_reg[0] (mem_ctrl0_n_343),
        .\_inst_reg[1] (mem_ctrl0_n_310),
        .\_inst_reg[31] ({mem_ctrl0_n_348,mem_ctrl0_n_349,mem_ctrl0_n_350,mem_ctrl0_n_351,mem_ctrl0_n_352,mem_ctrl0_n_353,mem_ctrl0_n_354,mem_ctrl0_n_355,mem_ctrl0_n_356,mem_ctrl0_n_357,mem_ctrl0_n_358,mem_ctrl0_n_359,mem_ctrl0_n_360,mem_ctrl0_n_361,mem_ctrl0_n_362,mem_ctrl0_n_363,mem_ctrl0_n_364,mem_ctrl0_n_365,mem_ctrl0_n_366,mem_ctrl0_n_367,mem_ctrl0_n_368,mem_ctrl0_n_369,mem_ctrl0_n_370,mem_ctrl0_n_371,mem_ctrl0_n_372,mem_ctrl0_n_373,mem_ctrl0_n_374,mem_ctrl0_n_375,mem_ctrl0_n_376,mem_ctrl0_n_377,mem_ctrl0_n_378,mem_ctrl0_n_379}),
        .\_inst_reg[5] (mem_ctrl0_n_345),
        .\_inst_reg[6] (mem_ctrl0_n_344),
        ._rw(_rw),
        ._stallreq(_stallreq_0),
        ._stallreq_0(_stallreq),
        ._stallreq_reg(mem_ctrl0_n_305),
        ._stallreq_reg_0(mem_ctrl0_n_306),
        .addr(pc_reg0_n_385),
        .\addr_to_mem_reg[0]_0 (ex_mem0_n_0),
        .\addr_to_mem_reg[10]_0 (ex_mem0_n_64),
        .\addr_to_mem_reg[11]_0 (ex_mem0_n_65),
        .\addr_to_mem_reg[12]_0 (ex_mem0_n_66),
        .\addr_to_mem_reg[13]_0 (ex_mem0_n_67),
        .\addr_to_mem_reg[14]_0 (ex_mem0_n_68),
        .\addr_to_mem_reg[15]_0 (ex_mem0_n_69),
        .\addr_to_mem_reg[16]_0 (ex_mem0_n_70),
        .\addr_to_mem_reg[17]_0 (ex_mem0_n_71),
        .\addr_to_mem_reg[1]_0 (ex_mem0_n_55),
        .\addr_to_mem_reg[2]_0 (ex_mem0_n_56),
        .\addr_to_mem_reg[3]_0 (ex_mem0_n_57),
        .\addr_to_mem_reg[4]_0 (ex_mem0_n_58),
        .\addr_to_mem_reg[5]_0 (ex_mem0_n_59),
        .\addr_to_mem_reg[6]_0 (ex_mem0_n_60),
        .\addr_to_mem_reg[7]_0 (ex_mem0_n_61),
        .\addr_to_mem_reg[8]_0 (ex_mem0_n_62),
        .\addr_to_mem_reg[9]_0 (ex_mem0_n_63),
        .assigned_reg(mem_ctrl0_n_380),
        .assigned_reg_0(pc_reg0_n_63),
        .\count_reg[0]_0 (mem_ctrl0_n_289),
        .\count_reg[1]_0 (mem_ctrl0_n_290),
        .cpu_ram_wr(cpu_ram_wr),
        .d_tx_data1__7(d_tx_data1__7),
        .\data_out_reg[31]_0 (data_out),
        .\data_to_mem_reg[7]_0 ({ex_mem0_n_75,ex_mem0_n_76,ex_mem0_n_77,ex_mem0_n_78,ex_mem0_n_79,ex_mem0_n_80,ex_mem0_n_81,ex_mem0_n_82}),
        .enable_pc(enable_pc),
        .\ex_jmp_addr_reg[1] (ex_mem0_n_74),
        .\ex_jmp_addr_reg[1]_0 (id_ex0_n_122),
        .flush_id(flush_id),
        .flush_if(flush_if),
        .hci_io_en(hci_io_en),
        .hci_io_wr(hci_io_wr),
        .jmp_enable(jmp_enable),
        .led_OBUF(led_OBUF),
        .mem_a(mem_a),
        .mem_dout(mem_dout),
        .npc(npc[2]),
        .\npc_reg[4] (jmp_target),
        .p_1_in(p_1_in),
        .pc1__0(pc1__0),
        .\pc_reg[16] (mem_ctrl0_n_299),
        .\q_reg[0]_0 (q0),
        .\q_reg[0]_1 (mem_width),
        .\q_reg[3]_0 (ex_mem0_n_3),
        .\q_tx_data[7]_i_8_0 (\q_tx_data[7]_i_8 ),
        .q_wr_en_i_3(q_wr_en_i_3),
        .quantity(quantity),
        .r_nw_to_mem_reg_0(ex_mem0_n_2),
        .r_nw_to_mem_reg_1(ex_mem0_n_1),
        .ram_bram_dout(ram_bram_dout),
        .\replace_reg[0]_0 (mem_ctrl0_n_257),
        .\replace_reg[0]_rep_0 (mem_ctrl0_n_258),
        .\replace_reg[0]_rep__0_0 (mem_ctrl0_n_259),
        .\replace_reg[0]_rep__1_0 (mem_ctrl0_n_260),
        .rst(rst),
        .rst_reg(mem_ctrl0_n_302),
        .rst_reg_0(mem_ctrl0_n_307),
        .rw_if(rw_if),
        .stall(stall),
        .stallreq_if(stallreq_if),
        .stallreq_mem(stallreq_mem),
        .\status_if_reg[1]_0 (mem_ctrl0_n_309),
        .\status_if_reg[1]_1 (pc[16:2]),
        .status_mem(status_mem),
        .\status_mem_reg[0]_0 (mem_ctrl0_n_347),
        .\status_mem_reg[1]_0 (mem_ctrl0_n_304),
        .\status_reg[0]_0 (mem_ctrl0_n_291),
        .\status_reg[1]_0 (mem_ctrl0_n_292),
        .valid(\cache0/valid ),
        .\valid_reg[0] (pc_reg0_n_64),
        .\valid_reg[100] (pc_reg0_n_164),
        .\valid_reg[101] (pc_reg0_n_165),
        .\valid_reg[102] (pc_reg0_n_166),
        .\valid_reg[103] (pc_reg0_n_167),
        .\valid_reg[104] (pc_reg0_n_168),
        .\valid_reg[105] (pc_reg0_n_169),
        .\valid_reg[106] (pc_reg0_n_170),
        .\valid_reg[107] (pc_reg0_n_171),
        .\valid_reg[108] (pc_reg0_n_172),
        .\valid_reg[109] (pc_reg0_n_173),
        .\valid_reg[10] (pc_reg0_n_74),
        .\valid_reg[110] (pc_reg0_n_174),
        .\valid_reg[111] (pc_reg0_n_175),
        .\valid_reg[112] (pc_reg0_n_176),
        .\valid_reg[113] (pc_reg0_n_177),
        .\valid_reg[114] (pc_reg0_n_178),
        .\valid_reg[115] (pc_reg0_n_179),
        .\valid_reg[116] (pc_reg0_n_180),
        .\valid_reg[117] (pc_reg0_n_181),
        .\valid_reg[118] (pc_reg0_n_182),
        .\valid_reg[119] (pc_reg0_n_183),
        .\valid_reg[11] (pc_reg0_n_75),
        .\valid_reg[120] (pc_reg0_n_184),
        .\valid_reg[121] (pc_reg0_n_185),
        .\valid_reg[122] (pc_reg0_n_186),
        .\valid_reg[123] (pc_reg0_n_187),
        .\valid_reg[124] (pc_reg0_n_188),
        .\valid_reg[125] (pc_reg0_n_189),
        .\valid_reg[126] (pc_reg0_n_190),
        .\valid_reg[127] (pc_reg0_n_191),
        .\valid_reg[128] (pc_reg0_n_192),
        .\valid_reg[129] (pc_reg0_n_193),
        .\valid_reg[12] (pc_reg0_n_76),
        .\valid_reg[130] (pc_reg0_n_194),
        .\valid_reg[131] (pc_reg0_n_195),
        .\valid_reg[132] (pc_reg0_n_196),
        .\valid_reg[133] (pc_reg0_n_197),
        .\valid_reg[134] (pc_reg0_n_198),
        .\valid_reg[135] (pc_reg0_n_199),
        .\valid_reg[136] (pc_reg0_n_200),
        .\valid_reg[137] (pc_reg0_n_201),
        .\valid_reg[138] (pc_reg0_n_202),
        .\valid_reg[139] (pc_reg0_n_203),
        .\valid_reg[13] (pc_reg0_n_77),
        .\valid_reg[140] (pc_reg0_n_204),
        .\valid_reg[141] (pc_reg0_n_205),
        .\valid_reg[142] (pc_reg0_n_206),
        .\valid_reg[143] (pc_reg0_n_207),
        .\valid_reg[144] (pc_reg0_n_208),
        .\valid_reg[145] (pc_reg0_n_209),
        .\valid_reg[146] (pc_reg0_n_210),
        .\valid_reg[147] (pc_reg0_n_211),
        .\valid_reg[148] (pc_reg0_n_212),
        .\valid_reg[149] (pc_reg0_n_213),
        .\valid_reg[14] (pc_reg0_n_78),
        .\valid_reg[150] (pc_reg0_n_214),
        .\valid_reg[151] (pc_reg0_n_215),
        .\valid_reg[152] (pc_reg0_n_216),
        .\valid_reg[153] (pc_reg0_n_217),
        .\valid_reg[154] (pc_reg0_n_218),
        .\valid_reg[155] (pc_reg0_n_219),
        .\valid_reg[156] (pc_reg0_n_220),
        .\valid_reg[157] (pc_reg0_n_221),
        .\valid_reg[158] (pc_reg0_n_222),
        .\valid_reg[159] (pc_reg0_n_223),
        .\valid_reg[15] (pc_reg0_n_79),
        .\valid_reg[160] (pc_reg0_n_224),
        .\valid_reg[161] (pc_reg0_n_225),
        .\valid_reg[162] (pc_reg0_n_226),
        .\valid_reg[163] (pc_reg0_n_227),
        .\valid_reg[164] (pc_reg0_n_228),
        .\valid_reg[165] (pc_reg0_n_229),
        .\valid_reg[166] (pc_reg0_n_230),
        .\valid_reg[167] (pc_reg0_n_231),
        .\valid_reg[168] (pc_reg0_n_232),
        .\valid_reg[169] (pc_reg0_n_233),
        .\valid_reg[16] (pc_reg0_n_80),
        .\valid_reg[170] (pc_reg0_n_234),
        .\valid_reg[171] (pc_reg0_n_235),
        .\valid_reg[172] (pc_reg0_n_236),
        .\valid_reg[173] (pc_reg0_n_237),
        .\valid_reg[174] (pc_reg0_n_238),
        .\valid_reg[175] (pc_reg0_n_239),
        .\valid_reg[176] (pc_reg0_n_240),
        .\valid_reg[177] (pc_reg0_n_241),
        .\valid_reg[178] (pc_reg0_n_242),
        .\valid_reg[179] (pc_reg0_n_243),
        .\valid_reg[17] (pc_reg0_n_81),
        .\valid_reg[180] (pc_reg0_n_244),
        .\valid_reg[181] (pc_reg0_n_245),
        .\valid_reg[182] (pc_reg0_n_246),
        .\valid_reg[183] (pc_reg0_n_247),
        .\valid_reg[184] (pc_reg0_n_248),
        .\valid_reg[185] (pc_reg0_n_249),
        .\valid_reg[186] (pc_reg0_n_250),
        .\valid_reg[187] (pc_reg0_n_251),
        .\valid_reg[188] (pc_reg0_n_252),
        .\valid_reg[189] (pc_reg0_n_253),
        .\valid_reg[18] (pc_reg0_n_82),
        .\valid_reg[190] (pc_reg0_n_254),
        .\valid_reg[191] (pc_reg0_n_255),
        .\valid_reg[192] (pc_reg0_n_256),
        .\valid_reg[193] (pc_reg0_n_257),
        .\valid_reg[194] (pc_reg0_n_258),
        .\valid_reg[195] (pc_reg0_n_259),
        .\valid_reg[196] (pc_reg0_n_260),
        .\valid_reg[197] (pc_reg0_n_261),
        .\valid_reg[198] (pc_reg0_n_262),
        .\valid_reg[199] (pc_reg0_n_263),
        .\valid_reg[19] (pc_reg0_n_83),
        .\valid_reg[1] (pc_reg0_n_65),
        .\valid_reg[200] (pc_reg0_n_264),
        .\valid_reg[201] (pc_reg0_n_265),
        .\valid_reg[202] (pc_reg0_n_266),
        .\valid_reg[203] (pc_reg0_n_267),
        .\valid_reg[204] (pc_reg0_n_268),
        .\valid_reg[205] (pc_reg0_n_269),
        .\valid_reg[206] (pc_reg0_n_270),
        .\valid_reg[207] (pc_reg0_n_271),
        .\valid_reg[208] (pc_reg0_n_272),
        .\valid_reg[209] (pc_reg0_n_273),
        .\valid_reg[20] (pc_reg0_n_84),
        .\valid_reg[210] (pc_reg0_n_274),
        .\valid_reg[211] (pc_reg0_n_275),
        .\valid_reg[212] (pc_reg0_n_276),
        .\valid_reg[213] (pc_reg0_n_277),
        .\valid_reg[214] (pc_reg0_n_278),
        .\valid_reg[215] (pc_reg0_n_279),
        .\valid_reg[216] (pc_reg0_n_280),
        .\valid_reg[217] (pc_reg0_n_281),
        .\valid_reg[218] (pc_reg0_n_282),
        .\valid_reg[219] (pc_reg0_n_283),
        .\valid_reg[21] (pc_reg0_n_85),
        .\valid_reg[220] (pc_reg0_n_284),
        .\valid_reg[221] (pc_reg0_n_285),
        .\valid_reg[222] (pc_reg0_n_286),
        .\valid_reg[223] (pc_reg0_n_287),
        .\valid_reg[224] (pc_reg0_n_288),
        .\valid_reg[225] (pc_reg0_n_289),
        .\valid_reg[226] (pc_reg0_n_290),
        .\valid_reg[227] (pc_reg0_n_291),
        .\valid_reg[228] (pc_reg0_n_292),
        .\valid_reg[229] (pc_reg0_n_293),
        .\valid_reg[22] (pc_reg0_n_86),
        .\valid_reg[230] (pc_reg0_n_294),
        .\valid_reg[231] (pc_reg0_n_295),
        .\valid_reg[232] (pc_reg0_n_296),
        .\valid_reg[233] (pc_reg0_n_297),
        .\valid_reg[234] (pc_reg0_n_298),
        .\valid_reg[235] (pc_reg0_n_299),
        .\valid_reg[236] (pc_reg0_n_300),
        .\valid_reg[237] (pc_reg0_n_301),
        .\valid_reg[238] (pc_reg0_n_302),
        .\valid_reg[239] (pc_reg0_n_303),
        .\valid_reg[23] (pc_reg0_n_87),
        .\valid_reg[240] (pc_reg0_n_304),
        .\valid_reg[241] (pc_reg0_n_305),
        .\valid_reg[242] (pc_reg0_n_306),
        .\valid_reg[243] (pc_reg0_n_307),
        .\valid_reg[244] (pc_reg0_n_308),
        .\valid_reg[245] (pc_reg0_n_309),
        .\valid_reg[246] (pc_reg0_n_310),
        .\valid_reg[247] (pc_reg0_n_311),
        .\valid_reg[248] (pc_reg0_n_312),
        .\valid_reg[249] (pc_reg0_n_313),
        .\valid_reg[24] (pc_reg0_n_88),
        .\valid_reg[250] (pc_reg0_n_314),
        .\valid_reg[251] (pc_reg0_n_315),
        .\valid_reg[252] (pc_reg0_n_316),
        .\valid_reg[253] (pc_reg0_n_317),
        .\valid_reg[254] (pc_reg0_n_318),
        .\valid_reg[255] (pc_reg0_n_319),
        .\valid_reg[25] (pc_reg0_n_89),
        .\valid_reg[26] (pc_reg0_n_90),
        .\valid_reg[27] (pc_reg0_n_91),
        .\valid_reg[28] (pc_reg0_n_92),
        .\valid_reg[29] (pc_reg0_n_93),
        .\valid_reg[2] (pc_reg0_n_66),
        .\valid_reg[30] (pc_reg0_n_94),
        .\valid_reg[31] (pc_reg0_n_95),
        .\valid_reg[32] (pc_reg0_n_96),
        .\valid_reg[33] (pc_reg0_n_97),
        .\valid_reg[34] (pc_reg0_n_98),
        .\valid_reg[35] (pc_reg0_n_99),
        .\valid_reg[36] (pc_reg0_n_100),
        .\valid_reg[37] (pc_reg0_n_101),
        .\valid_reg[38] (pc_reg0_n_102),
        .\valid_reg[39] (pc_reg0_n_103),
        .\valid_reg[3] (pc_reg0_n_67),
        .\valid_reg[40] (pc_reg0_n_104),
        .\valid_reg[41] (pc_reg0_n_105),
        .\valid_reg[42] (pc_reg0_n_106),
        .\valid_reg[43] (pc_reg0_n_107),
        .\valid_reg[44] (pc_reg0_n_108),
        .\valid_reg[45] (pc_reg0_n_109),
        .\valid_reg[46] (pc_reg0_n_110),
        .\valid_reg[47] (pc_reg0_n_111),
        .\valid_reg[48] (pc_reg0_n_112),
        .\valid_reg[49] (pc_reg0_n_113),
        .\valid_reg[4] (pc_reg0_n_68),
        .\valid_reg[50] (pc_reg0_n_114),
        .\valid_reg[51] (pc_reg0_n_115),
        .\valid_reg[52] (pc_reg0_n_116),
        .\valid_reg[53] (pc_reg0_n_117),
        .\valid_reg[54] (pc_reg0_n_118),
        .\valid_reg[55] (pc_reg0_n_119),
        .\valid_reg[56] (pc_reg0_n_120),
        .\valid_reg[57] (pc_reg0_n_121),
        .\valid_reg[58] (pc_reg0_n_122),
        .\valid_reg[59] (pc_reg0_n_123),
        .\valid_reg[5] (pc_reg0_n_69),
        .\valid_reg[60] (pc_reg0_n_124),
        .\valid_reg[61] (pc_reg0_n_125),
        .\valid_reg[62] (pc_reg0_n_126),
        .\valid_reg[63] (pc_reg0_n_127),
        .\valid_reg[64] (pc_reg0_n_128),
        .\valid_reg[65] (pc_reg0_n_129),
        .\valid_reg[66] (pc_reg0_n_130),
        .\valid_reg[67] (pc_reg0_n_131),
        .\valid_reg[68] (pc_reg0_n_132),
        .\valid_reg[69] (pc_reg0_n_133),
        .\valid_reg[6] (pc_reg0_n_70),
        .\valid_reg[70] (pc_reg0_n_134),
        .\valid_reg[71] (pc_reg0_n_135),
        .\valid_reg[72] (pc_reg0_n_136),
        .\valid_reg[73] (pc_reg0_n_137),
        .\valid_reg[74] (pc_reg0_n_138),
        .\valid_reg[75] (pc_reg0_n_139),
        .\valid_reg[76] (pc_reg0_n_140),
        .\valid_reg[77] (pc_reg0_n_141),
        .\valid_reg[78] (pc_reg0_n_142),
        .\valid_reg[79] (pc_reg0_n_143),
        .\valid_reg[7] (pc_reg0_n_71),
        .\valid_reg[80] (pc_reg0_n_144),
        .\valid_reg[81] (pc_reg0_n_145),
        .\valid_reg[82] (pc_reg0_n_146),
        .\valid_reg[83] (pc_reg0_n_147),
        .\valid_reg[84] (pc_reg0_n_148),
        .\valid_reg[85] (pc_reg0_n_149),
        .\valid_reg[86] (pc_reg0_n_150),
        .\valid_reg[87] (pc_reg0_n_151),
        .\valid_reg[88] (pc_reg0_n_152),
        .\valid_reg[89] (pc_reg0_n_153),
        .\valid_reg[8] (pc_reg0_n_72),
        .\valid_reg[90] (pc_reg0_n_154),
        .\valid_reg[91] (pc_reg0_n_155),
        .\valid_reg[92] (pc_reg0_n_156),
        .\valid_reg[93] (pc_reg0_n_157),
        .\valid_reg[94] (pc_reg0_n_158),
        .\valid_reg[95] (pc_reg0_n_159),
        .\valid_reg[96] (pc_reg0_n_160),
        .\valid_reg[97] (pc_reg0_n_161),
        .\valid_reg[98] (pc_reg0_n_162),
        .\valid_reg[99] (pc_reg0_n_163),
        .\valid_reg[9] (pc_reg0_n_73));
  mem_wb mem_wb0
       (.D(mem_rd_data),
        .E(mem_wb0_n_1),
        .EXCLK_IBUF_BUFG(EXCLK_IBUF_BUFG),
        .Q(write_addr),
        .SR(mem_ctrl0_n_307),
        .mem_rd_enable_o(mem_rd_enable_o),
        .p_1_in(p_1_in),
        .\wb_rd_addr_reg[0]_0 (mem_wb0_n_11),
        .\wb_rd_addr_reg[0]_1 (mem_wb0_n_13),
        .\wb_rd_addr_reg[0]_2 (mem_wb0_n_25),
        .\wb_rd_addr_reg[0]_3 (mem_wb0_n_36),
        .\wb_rd_addr_reg[1]_0 (mem_wb0_n_7),
        .\wb_rd_addr_reg[1]_1 (mem_wb0_n_12),
        .\wb_rd_addr_reg[1]_2 (mem_wb0_n_20),
        .\wb_rd_addr_reg[1]_3 (mem_wb0_n_21),
        .\wb_rd_addr_reg[1]_4 (mem_wb0_n_22),
        .\wb_rd_addr_reg[1]_5 (mem_wb0_n_23),
        .\wb_rd_addr_reg[1]_6 (mem_wb0_n_24),
        .\wb_rd_addr_reg[2]_0 (mem_wb0_n_9),
        .\wb_rd_addr_reg[2]_1 (mem_wb0_n_14),
        .\wb_rd_addr_reg[2]_2 (mem_wb0_n_16),
        .\wb_rd_addr_reg[2]_3 (mem_wb0_n_26),
        .\wb_rd_addr_reg[2]_4 (mem_wb0_n_30),
        .\wb_rd_addr_reg[2]_5 (mem_wb0_n_31),
        .\wb_rd_addr_reg[2]_6 (mem_wb0_n_33),
        .\wb_rd_addr_reg[2]_7 (mem_wb0_n_34),
        .\wb_rd_addr_reg[2]_8 (mem_wb0_n_35),
        .\wb_rd_addr_reg[3]_0 (mem_wb0_n_10),
        .\wb_rd_addr_reg[4]_0 (mem_rd_addr),
        .\wb_rd_data_reg[31]_0 (write_data),
        .wb_rd_enable_reg_0(mem_wb0_n_8),
        .wb_rd_enable_reg_1(mem_wb0_n_15),
        .wb_rd_enable_reg_2(mem_wb0_n_17),
        .wb_rd_enable_reg_3(mem_wb0_n_18),
        .wb_rd_enable_reg_4(mem_wb0_n_19),
        .wb_rd_enable_reg_5(mem_wb0_n_27),
        .wb_rd_enable_reg_6(mem_wb0_n_28),
        .wb_rd_enable_reg_7(mem_wb0_n_29),
        .wb_rd_enable_reg_8(mem_wb0_n_32),
        .write_enable(write_enable));
  pc_reg pc_reg0
       (.A({pc[9:4],pc_reg0_n_327}),
        .D({id_ex0_n_87,id_ex0_n_88,id_ex0_n_89,id_ex0_n_90,id_ex0_n_91,id_ex0_n_92,id_ex0_n_93,id_ex0_n_94,id_ex0_n_95,id_ex0_n_96,id_ex0_n_97,id_ex0_n_98,id_ex0_n_99,id_ex0_n_100,id_ex0_n_101,id_ex0_n_102,id_ex0_n_103,id_ex0_n_104,id_ex0_n_105,id_ex0_n_106,id_ex0_n_107,id_ex0_n_108,id_ex0_n_109,id_ex0_n_110,id_ex0_n_111,id_ex0_n_112,id_ex0_n_113,id_ex0_n_114,id_ex0_n_115,id_ex0_n_116,id_ex0_n_117}),
        .E(mem_ctrl0_n_295),
        .EXCLK_IBUF_BUFG(EXCLK_IBUF_BUFG),
        .Q({pc_reg0_n_32,pc_reg0_n_33,pc_reg0_n_34,pc_reg0_n_35,pc_reg0_n_36,pc_reg0_n_37,pc_reg0_n_38,pc_reg0_n_39,pc_reg0_n_40,pc_reg0_n_41,pc_reg0_n_42,pc_reg0_n_43,pc_reg0_n_44,pc_reg0_n_45,pc_reg0_n_46,pc_reg0_n_47,pc_reg0_n_48,pc_reg0_n_49,pc_reg0_n_50,pc_reg0_n_51,pc_reg0_n_52,pc_reg0_n_53,pc_reg0_n_54,pc_reg0_n_55,pc_reg0_n_56,pc_reg0_n_57,pc_reg0_n_58,pc_reg0_n_59,pc_reg0_n_60,pc_reg0_n_61,pc_reg0_n_62}),
        .S(pc_reg0_n_320),
        .addr(pc_reg0_n_385),
        .assigned_reg_0(pc_reg0_n_63),
        .assigned_reg_1(mem_ctrl0_n_380),
        .enable_pc(enable_pc),
        .enable_pc_reg_0(mem_ctrl0_n_306),
        .flush_if(flush_if),
        .npc0(npc0),
        .\pc_reg[2]_rep_0 (id_ex0_n_84),
        .\pc_reg[2]_rep__0_0 (id_ex0_n_85),
        .\pc_reg[31]_0 ({pc[31:10],pc[3:1]}),
        .\pc_reg[31]_1 (p_2_in),
        .\pc_reg[31]_2 ({id_ex0_n_53,id_ex0_n_54,id_ex0_n_55,id_ex0_n_56,id_ex0_n_57,id_ex0_n_58,id_ex0_n_59,id_ex0_n_60,id_ex0_n_61,id_ex0_n_62,id_ex0_n_63,id_ex0_n_64,id_ex0_n_65,id_ex0_n_66,id_ex0_n_67,id_ex0_n_68,id_ex0_n_69,id_ex0_n_70,id_ex0_n_71,id_ex0_n_72,id_ex0_n_73,id_ex0_n_74,id_ex0_n_75,id_ex0_n_76,id_ex0_n_77,id_ex0_n_78,id_ex0_n_79,id_ex0_n_80,id_ex0_n_81,id_ex0_n_82,id_ex0_n_83}),
        .\pc_reg[3]_rep_0 (pc_reg0_n_353),
        .\pc_reg[3]_rep_1 (id_ex0_n_86),
        .\replace_reg[0] (pc_reg0_n_256),
        .\replace_reg[0]_0 (pc_reg0_n_257),
        .\replace_reg[0]_1 (pc_reg0_n_258),
        .\replace_reg[0]_10 (pc_reg0_n_267),
        .\replace_reg[0]_11 (pc_reg0_n_268),
        .\replace_reg[0]_12 (pc_reg0_n_269),
        .\replace_reg[0]_13 (pc_reg0_n_270),
        .\replace_reg[0]_14 (pc_reg0_n_271),
        .\replace_reg[0]_15 (pc_reg0_n_272),
        .\replace_reg[0]_16 (pc_reg0_n_273),
        .\replace_reg[0]_17 (pc_reg0_n_274),
        .\replace_reg[0]_18 (pc_reg0_n_275),
        .\replace_reg[0]_19 (pc_reg0_n_276),
        .\replace_reg[0]_2 (pc_reg0_n_259),
        .\replace_reg[0]_20 (pc_reg0_n_277),
        .\replace_reg[0]_21 (pc_reg0_n_278),
        .\replace_reg[0]_22 (pc_reg0_n_279),
        .\replace_reg[0]_23 (pc_reg0_n_280),
        .\replace_reg[0]_24 (pc_reg0_n_281),
        .\replace_reg[0]_25 (pc_reg0_n_282),
        .\replace_reg[0]_26 (pc_reg0_n_283),
        .\replace_reg[0]_27 (pc_reg0_n_284),
        .\replace_reg[0]_28 (pc_reg0_n_285),
        .\replace_reg[0]_29 (pc_reg0_n_286),
        .\replace_reg[0]_3 (pc_reg0_n_260),
        .\replace_reg[0]_30 (pc_reg0_n_287),
        .\replace_reg[0]_31 (pc_reg0_n_288),
        .\replace_reg[0]_32 (pc_reg0_n_289),
        .\replace_reg[0]_33 (pc_reg0_n_290),
        .\replace_reg[0]_34 (pc_reg0_n_291),
        .\replace_reg[0]_35 (pc_reg0_n_292),
        .\replace_reg[0]_36 (pc_reg0_n_293),
        .\replace_reg[0]_37 (pc_reg0_n_294),
        .\replace_reg[0]_38 (pc_reg0_n_295),
        .\replace_reg[0]_39 (pc_reg0_n_296),
        .\replace_reg[0]_4 (pc_reg0_n_261),
        .\replace_reg[0]_40 (pc_reg0_n_297),
        .\replace_reg[0]_41 (pc_reg0_n_298),
        .\replace_reg[0]_42 (pc_reg0_n_299),
        .\replace_reg[0]_43 (pc_reg0_n_300),
        .\replace_reg[0]_44 (pc_reg0_n_301),
        .\replace_reg[0]_45 (pc_reg0_n_302),
        .\replace_reg[0]_46 (pc_reg0_n_303),
        .\replace_reg[0]_47 (pc_reg0_n_304),
        .\replace_reg[0]_48 (pc_reg0_n_305),
        .\replace_reg[0]_49 (pc_reg0_n_306),
        .\replace_reg[0]_5 (pc_reg0_n_262),
        .\replace_reg[0]_50 (pc_reg0_n_307),
        .\replace_reg[0]_51 (pc_reg0_n_308),
        .\replace_reg[0]_52 (pc_reg0_n_309),
        .\replace_reg[0]_53 (pc_reg0_n_310),
        .\replace_reg[0]_54 (pc_reg0_n_311),
        .\replace_reg[0]_55 (pc_reg0_n_312),
        .\replace_reg[0]_56 (pc_reg0_n_313),
        .\replace_reg[0]_57 (pc_reg0_n_314),
        .\replace_reg[0]_58 (pc_reg0_n_315),
        .\replace_reg[0]_59 (pc_reg0_n_316),
        .\replace_reg[0]_6 (pc_reg0_n_263),
        .\replace_reg[0]_60 (pc_reg0_n_317),
        .\replace_reg[0]_61 (pc_reg0_n_318),
        .\replace_reg[0]_62 (pc_reg0_n_319),
        .\replace_reg[0]_7 (pc_reg0_n_264),
        .\replace_reg[0]_8 (pc_reg0_n_265),
        .\replace_reg[0]_9 (pc_reg0_n_266),
        .\replace_reg[0]_rep (pc_reg0_n_192),
        .\replace_reg[0]_rep_0 (pc_reg0_n_193),
        .\replace_reg[0]_rep_1 (pc_reg0_n_194),
        .\replace_reg[0]_rep_10 (pc_reg0_n_203),
        .\replace_reg[0]_rep_11 (pc_reg0_n_204),
        .\replace_reg[0]_rep_12 (pc_reg0_n_205),
        .\replace_reg[0]_rep_13 (pc_reg0_n_206),
        .\replace_reg[0]_rep_14 (pc_reg0_n_207),
        .\replace_reg[0]_rep_15 (pc_reg0_n_208),
        .\replace_reg[0]_rep_16 (pc_reg0_n_209),
        .\replace_reg[0]_rep_17 (pc_reg0_n_210),
        .\replace_reg[0]_rep_18 (pc_reg0_n_211),
        .\replace_reg[0]_rep_19 (pc_reg0_n_212),
        .\replace_reg[0]_rep_2 (pc_reg0_n_195),
        .\replace_reg[0]_rep_20 (pc_reg0_n_213),
        .\replace_reg[0]_rep_21 (pc_reg0_n_214),
        .\replace_reg[0]_rep_22 (pc_reg0_n_215),
        .\replace_reg[0]_rep_23 (pc_reg0_n_216),
        .\replace_reg[0]_rep_24 (pc_reg0_n_217),
        .\replace_reg[0]_rep_25 (pc_reg0_n_218),
        .\replace_reg[0]_rep_26 (pc_reg0_n_219),
        .\replace_reg[0]_rep_27 (pc_reg0_n_220),
        .\replace_reg[0]_rep_28 (pc_reg0_n_221),
        .\replace_reg[0]_rep_29 (pc_reg0_n_222),
        .\replace_reg[0]_rep_3 (pc_reg0_n_196),
        .\replace_reg[0]_rep_30 (pc_reg0_n_223),
        .\replace_reg[0]_rep_31 (pc_reg0_n_224),
        .\replace_reg[0]_rep_32 (pc_reg0_n_225),
        .\replace_reg[0]_rep_33 (pc_reg0_n_226),
        .\replace_reg[0]_rep_34 (pc_reg0_n_227),
        .\replace_reg[0]_rep_35 (pc_reg0_n_228),
        .\replace_reg[0]_rep_36 (pc_reg0_n_229),
        .\replace_reg[0]_rep_37 (pc_reg0_n_230),
        .\replace_reg[0]_rep_38 (pc_reg0_n_231),
        .\replace_reg[0]_rep_39 (pc_reg0_n_232),
        .\replace_reg[0]_rep_4 (pc_reg0_n_197),
        .\replace_reg[0]_rep_40 (pc_reg0_n_233),
        .\replace_reg[0]_rep_41 (pc_reg0_n_234),
        .\replace_reg[0]_rep_42 (pc_reg0_n_235),
        .\replace_reg[0]_rep_43 (pc_reg0_n_236),
        .\replace_reg[0]_rep_44 (pc_reg0_n_237),
        .\replace_reg[0]_rep_45 (pc_reg0_n_238),
        .\replace_reg[0]_rep_46 (pc_reg0_n_239),
        .\replace_reg[0]_rep_47 (pc_reg0_n_240),
        .\replace_reg[0]_rep_48 (pc_reg0_n_241),
        .\replace_reg[0]_rep_49 (pc_reg0_n_242),
        .\replace_reg[0]_rep_5 (pc_reg0_n_198),
        .\replace_reg[0]_rep_50 (pc_reg0_n_243),
        .\replace_reg[0]_rep_51 (pc_reg0_n_244),
        .\replace_reg[0]_rep_52 (pc_reg0_n_245),
        .\replace_reg[0]_rep_53 (pc_reg0_n_246),
        .\replace_reg[0]_rep_54 (pc_reg0_n_247),
        .\replace_reg[0]_rep_55 (pc_reg0_n_248),
        .\replace_reg[0]_rep_56 (pc_reg0_n_249),
        .\replace_reg[0]_rep_57 (pc_reg0_n_250),
        .\replace_reg[0]_rep_58 (pc_reg0_n_251),
        .\replace_reg[0]_rep_59 (pc_reg0_n_252),
        .\replace_reg[0]_rep_6 (pc_reg0_n_199),
        .\replace_reg[0]_rep_60 (pc_reg0_n_253),
        .\replace_reg[0]_rep_61 (pc_reg0_n_254),
        .\replace_reg[0]_rep_62 (pc_reg0_n_255),
        .\replace_reg[0]_rep_7 (pc_reg0_n_200),
        .\replace_reg[0]_rep_8 (pc_reg0_n_201),
        .\replace_reg[0]_rep_9 (pc_reg0_n_202),
        .\replace_reg[0]_rep__0 (pc_reg0_n_128),
        .\replace_reg[0]_rep__0_0 (pc_reg0_n_129),
        .\replace_reg[0]_rep__0_1 (pc_reg0_n_130),
        .\replace_reg[0]_rep__0_10 (pc_reg0_n_139),
        .\replace_reg[0]_rep__0_11 (pc_reg0_n_140),
        .\replace_reg[0]_rep__0_12 (pc_reg0_n_141),
        .\replace_reg[0]_rep__0_13 (pc_reg0_n_142),
        .\replace_reg[0]_rep__0_14 (pc_reg0_n_143),
        .\replace_reg[0]_rep__0_15 (pc_reg0_n_144),
        .\replace_reg[0]_rep__0_16 (pc_reg0_n_145),
        .\replace_reg[0]_rep__0_17 (pc_reg0_n_146),
        .\replace_reg[0]_rep__0_18 (pc_reg0_n_147),
        .\replace_reg[0]_rep__0_19 (pc_reg0_n_148),
        .\replace_reg[0]_rep__0_2 (pc_reg0_n_131),
        .\replace_reg[0]_rep__0_20 (pc_reg0_n_149),
        .\replace_reg[0]_rep__0_21 (pc_reg0_n_150),
        .\replace_reg[0]_rep__0_22 (pc_reg0_n_151),
        .\replace_reg[0]_rep__0_23 (pc_reg0_n_152),
        .\replace_reg[0]_rep__0_24 (pc_reg0_n_153),
        .\replace_reg[0]_rep__0_25 (pc_reg0_n_154),
        .\replace_reg[0]_rep__0_26 (pc_reg0_n_155),
        .\replace_reg[0]_rep__0_27 (pc_reg0_n_156),
        .\replace_reg[0]_rep__0_28 (pc_reg0_n_157),
        .\replace_reg[0]_rep__0_29 (pc_reg0_n_158),
        .\replace_reg[0]_rep__0_3 (pc_reg0_n_132),
        .\replace_reg[0]_rep__0_30 (pc_reg0_n_159),
        .\replace_reg[0]_rep__0_31 (pc_reg0_n_160),
        .\replace_reg[0]_rep__0_32 (pc_reg0_n_161),
        .\replace_reg[0]_rep__0_33 (pc_reg0_n_162),
        .\replace_reg[0]_rep__0_34 (pc_reg0_n_163),
        .\replace_reg[0]_rep__0_35 (pc_reg0_n_164),
        .\replace_reg[0]_rep__0_36 (pc_reg0_n_165),
        .\replace_reg[0]_rep__0_37 (pc_reg0_n_166),
        .\replace_reg[0]_rep__0_38 (pc_reg0_n_167),
        .\replace_reg[0]_rep__0_39 (pc_reg0_n_168),
        .\replace_reg[0]_rep__0_4 (pc_reg0_n_133),
        .\replace_reg[0]_rep__0_40 (pc_reg0_n_169),
        .\replace_reg[0]_rep__0_41 (pc_reg0_n_170),
        .\replace_reg[0]_rep__0_42 (pc_reg0_n_171),
        .\replace_reg[0]_rep__0_43 (pc_reg0_n_172),
        .\replace_reg[0]_rep__0_44 (pc_reg0_n_173),
        .\replace_reg[0]_rep__0_45 (pc_reg0_n_174),
        .\replace_reg[0]_rep__0_46 (pc_reg0_n_175),
        .\replace_reg[0]_rep__0_47 (pc_reg0_n_176),
        .\replace_reg[0]_rep__0_48 (pc_reg0_n_177),
        .\replace_reg[0]_rep__0_49 (pc_reg0_n_178),
        .\replace_reg[0]_rep__0_5 (pc_reg0_n_134),
        .\replace_reg[0]_rep__0_50 (pc_reg0_n_179),
        .\replace_reg[0]_rep__0_51 (pc_reg0_n_180),
        .\replace_reg[0]_rep__0_52 (pc_reg0_n_181),
        .\replace_reg[0]_rep__0_53 (pc_reg0_n_182),
        .\replace_reg[0]_rep__0_54 (pc_reg0_n_183),
        .\replace_reg[0]_rep__0_55 (pc_reg0_n_184),
        .\replace_reg[0]_rep__0_56 (pc_reg0_n_185),
        .\replace_reg[0]_rep__0_57 (pc_reg0_n_186),
        .\replace_reg[0]_rep__0_58 (pc_reg0_n_187),
        .\replace_reg[0]_rep__0_59 (pc_reg0_n_188),
        .\replace_reg[0]_rep__0_6 (pc_reg0_n_135),
        .\replace_reg[0]_rep__0_60 (pc_reg0_n_189),
        .\replace_reg[0]_rep__0_61 (pc_reg0_n_190),
        .\replace_reg[0]_rep__0_62 (pc_reg0_n_191),
        .\replace_reg[0]_rep__0_7 (pc_reg0_n_136),
        .\replace_reg[0]_rep__0_8 (pc_reg0_n_137),
        .\replace_reg[0]_rep__0_9 (pc_reg0_n_138),
        .\replace_reg[0]_rep__1 (pc_reg0_n_64),
        .\replace_reg[0]_rep__1_0 (pc_reg0_n_65),
        .\replace_reg[0]_rep__1_1 (pc_reg0_n_66),
        .\replace_reg[0]_rep__1_10 (pc_reg0_n_75),
        .\replace_reg[0]_rep__1_11 (pc_reg0_n_76),
        .\replace_reg[0]_rep__1_12 (pc_reg0_n_77),
        .\replace_reg[0]_rep__1_13 (pc_reg0_n_78),
        .\replace_reg[0]_rep__1_14 (pc_reg0_n_79),
        .\replace_reg[0]_rep__1_15 (pc_reg0_n_80),
        .\replace_reg[0]_rep__1_16 (pc_reg0_n_81),
        .\replace_reg[0]_rep__1_17 (pc_reg0_n_82),
        .\replace_reg[0]_rep__1_18 (pc_reg0_n_83),
        .\replace_reg[0]_rep__1_19 (pc_reg0_n_84),
        .\replace_reg[0]_rep__1_2 (pc_reg0_n_67),
        .\replace_reg[0]_rep__1_20 (pc_reg0_n_85),
        .\replace_reg[0]_rep__1_21 (pc_reg0_n_86),
        .\replace_reg[0]_rep__1_22 (pc_reg0_n_87),
        .\replace_reg[0]_rep__1_23 (pc_reg0_n_88),
        .\replace_reg[0]_rep__1_24 (pc_reg0_n_89),
        .\replace_reg[0]_rep__1_25 (pc_reg0_n_90),
        .\replace_reg[0]_rep__1_26 (pc_reg0_n_91),
        .\replace_reg[0]_rep__1_27 (pc_reg0_n_92),
        .\replace_reg[0]_rep__1_28 (pc_reg0_n_93),
        .\replace_reg[0]_rep__1_29 (pc_reg0_n_94),
        .\replace_reg[0]_rep__1_3 (pc_reg0_n_68),
        .\replace_reg[0]_rep__1_30 (pc_reg0_n_95),
        .\replace_reg[0]_rep__1_31 (pc_reg0_n_96),
        .\replace_reg[0]_rep__1_32 (pc_reg0_n_97),
        .\replace_reg[0]_rep__1_33 (pc_reg0_n_98),
        .\replace_reg[0]_rep__1_34 (pc_reg0_n_99),
        .\replace_reg[0]_rep__1_35 (pc_reg0_n_100),
        .\replace_reg[0]_rep__1_36 (pc_reg0_n_101),
        .\replace_reg[0]_rep__1_37 (pc_reg0_n_102),
        .\replace_reg[0]_rep__1_38 (pc_reg0_n_103),
        .\replace_reg[0]_rep__1_39 (pc_reg0_n_104),
        .\replace_reg[0]_rep__1_4 (pc_reg0_n_69),
        .\replace_reg[0]_rep__1_40 (pc_reg0_n_105),
        .\replace_reg[0]_rep__1_41 (pc_reg0_n_106),
        .\replace_reg[0]_rep__1_42 (pc_reg0_n_107),
        .\replace_reg[0]_rep__1_43 (pc_reg0_n_108),
        .\replace_reg[0]_rep__1_44 (pc_reg0_n_109),
        .\replace_reg[0]_rep__1_45 (pc_reg0_n_110),
        .\replace_reg[0]_rep__1_46 (pc_reg0_n_111),
        .\replace_reg[0]_rep__1_47 (pc_reg0_n_112),
        .\replace_reg[0]_rep__1_48 (pc_reg0_n_113),
        .\replace_reg[0]_rep__1_49 (pc_reg0_n_114),
        .\replace_reg[0]_rep__1_5 (pc_reg0_n_70),
        .\replace_reg[0]_rep__1_50 (pc_reg0_n_115),
        .\replace_reg[0]_rep__1_51 (pc_reg0_n_116),
        .\replace_reg[0]_rep__1_52 (pc_reg0_n_117),
        .\replace_reg[0]_rep__1_53 (pc_reg0_n_118),
        .\replace_reg[0]_rep__1_54 (pc_reg0_n_119),
        .\replace_reg[0]_rep__1_55 (pc_reg0_n_120),
        .\replace_reg[0]_rep__1_56 (pc_reg0_n_121),
        .\replace_reg[0]_rep__1_57 (pc_reg0_n_122),
        .\replace_reg[0]_rep__1_58 (pc_reg0_n_123),
        .\replace_reg[0]_rep__1_59 (pc_reg0_n_124),
        .\replace_reg[0]_rep__1_6 (pc_reg0_n_71),
        .\replace_reg[0]_rep__1_60 (pc_reg0_n_125),
        .\replace_reg[0]_rep__1_61 (pc_reg0_n_126),
        .\replace_reg[0]_rep__1_62 (pc_reg0_n_127),
        .\replace_reg[0]_rep__1_7 (pc_reg0_n_72),
        .\replace_reg[0]_rep__1_8 (pc_reg0_n_73),
        .\replace_reg[0]_rep__1_9 (pc_reg0_n_74),
        .rst(rst),
        .valid(\cache0/valid ),
        .\valid_reg[0] (mem_ctrl0_n_260),
        .\valid_reg[128] (mem_ctrl0_n_258),
        .\valid_reg[192] (mem_ctrl0_n_257),
        .\valid_reg[64] (mem_ctrl0_n_259));
  register register0
       (.D(write_data),
        .E(mem_wb0_n_20),
        .EXCLK_IBUF_BUFG(EXCLK_IBUF_BUFG),
        .\ex_reg1[0]_i_2 (if_id0_n_20),
        .\ex_reg1_reg[0]_i_3_0 (if_id0_n_109),
        .\ex_reg1_reg[0]_i_6_0 (if_id0_n_108),
        .\ex_reg1_reg[0]_i_6_1 (if_id0_n_110),
        .\ex_reg1_reg[10]_i_8_0 (if_id0_n_243),
        .\ex_reg1_reg[10]_i_8_1 (if_id0_n_236),
        .\ex_reg1_reg[21]_i_5_0 (if_id0_n_112),
        .\ex_reg1_reg[21]_i_5_1 (if_id0_n_111),
        .\ex_reg2[0]_i_3 (if_id0_n_21),
        .\ex_reg2_reg[0]_i_5_0 (if_id0_n_142),
        .\ex_reg2_reg[0]_i_8_0 (if_id0_n_239),
        .\ex_reg2_reg[0]_i_8_1 (if_id0_n_242),
        .\ex_reg2_reg[0]_i_8_2 (if_id0_n_143),
        .\ex_reg2_reg[0]_i_8_3 (if_id0_n_141),
        .\ex_reg2_reg[10]_i_14_0 (if_id0_n_238),
        .\ex_reg2_reg[10]_i_14_1 (if_id0_n_241),
        .\ex_reg2_reg[21]_i_8_0 (if_id0_n_237),
        .\ex_reg2_reg[21]_i_8_1 (if_id0_n_240),
        .\regs_reg[10][31]_0 (mem_wb0_n_27),
        .\regs_reg[11][31]_0 (mem_wb0_n_21),
        .\regs_reg[12][31]_0 (mem_wb0_n_32),
        .\regs_reg[13][31]_0 (mem_wb0_n_33),
        .\regs_reg[14][31]_0 (mem_wb0_n_28),
        .\regs_reg[15][31]_0 (mem_wb0_n_24),
        .\regs_reg[16][31]_0 (mem_wb0_n_9),
        .\regs_reg[17][31]_0 (mem_wb0_n_8),
        .\regs_reg[18][31]_0 (mem_wb0_n_15),
        .\regs_reg[19][31]_0 (mem_wb0_n_7),
        .\regs_reg[1][31]_0 (mem_wb0_n_35),
        .\regs_reg[20][31]_0 (mem_wb0_n_11),
        .\regs_reg[21][31]_0 (mem_wb0_n_12),
        .\regs_reg[22][31]_0 (mem_wb0_n_13),
        .\regs_reg[23][31]_0 (mem_wb0_n_1),
        .\regs_reg[24][31]_0 (mem_wb0_n_17),
        .\regs_reg[25][31]_0 (mem_wb0_n_14),
        .\regs_reg[26][31]_0 (mem_wb0_n_16),
        .\regs_reg[27][31]_0 (mem_wb0_n_18),
        .\regs_reg[28][31]_0 (mem_wb0_n_10),
        .\regs_reg[29][31]_0 (mem_wb0_n_19),
        .\regs_reg[2][31]_0 (mem_wb0_n_26),
        .\regs_reg[30][31]_0 (mem_wb0_n_29),
        .\regs_reg[3][31]_0 (mem_wb0_n_22),
        .\regs_reg[4][31]_0 (mem_wb0_n_36),
        .\regs_reg[5][31]_0 (mem_wb0_n_34),
        .\regs_reg[6][31]_0 (mem_wb0_n_25),
        .\regs_reg[7][31]_0 (mem_wb0_n_23),
        .\regs_reg[8][31]_0 (mem_wb0_n_30),
        .\regs_reg[9][31]_0 (mem_wb0_n_31),
        .rst(rst),
        .rst_reg(register0_n_0),
        .rst_reg_0(register0_n_1),
        .rst_reg_1(register0_n_2),
        .rst_reg_10(register0_n_11),
        .rst_reg_100(register0_n_101),
        .rst_reg_101(register0_n_102),
        .rst_reg_102(register0_n_103),
        .rst_reg_103(register0_n_104),
        .rst_reg_104(register0_n_105),
        .rst_reg_105(register0_n_106),
        .rst_reg_106(register0_n_107),
        .rst_reg_107(register0_n_108),
        .rst_reg_108(register0_n_109),
        .rst_reg_109(register0_n_110),
        .rst_reg_11(register0_n_12),
        .rst_reg_110(register0_n_111),
        .rst_reg_111(register0_n_112),
        .rst_reg_112(register0_n_113),
        .rst_reg_113(register0_n_114),
        .rst_reg_114(register0_n_115),
        .rst_reg_115(register0_n_116),
        .rst_reg_116(register0_n_117),
        .rst_reg_117(register0_n_118),
        .rst_reg_118(register0_n_119),
        .rst_reg_119(register0_n_120),
        .rst_reg_12(register0_n_13),
        .rst_reg_120(register0_n_121),
        .rst_reg_121(register0_n_122),
        .rst_reg_122(register0_n_123),
        .rst_reg_123(register0_n_124),
        .rst_reg_124(register0_n_125),
        .rst_reg_125(register0_n_126),
        .rst_reg_126(register0_n_127),
        .rst_reg_13(register0_n_14),
        .rst_reg_14(register0_n_15),
        .rst_reg_15(register0_n_16),
        .rst_reg_16(register0_n_17),
        .rst_reg_17(register0_n_18),
        .rst_reg_18(register0_n_19),
        .rst_reg_19(register0_n_20),
        .rst_reg_2(register0_n_3),
        .rst_reg_20(register0_n_21),
        .rst_reg_21(register0_n_22),
        .rst_reg_22(register0_n_23),
        .rst_reg_23(register0_n_24),
        .rst_reg_24(register0_n_25),
        .rst_reg_25(register0_n_26),
        .rst_reg_26(register0_n_27),
        .rst_reg_27(register0_n_28),
        .rst_reg_28(register0_n_29),
        .rst_reg_29(register0_n_30),
        .rst_reg_3(register0_n_4),
        .rst_reg_30(register0_n_31),
        .rst_reg_31(register0_n_32),
        .rst_reg_32(register0_n_33),
        .rst_reg_33(register0_n_34),
        .rst_reg_34(register0_n_35),
        .rst_reg_35(register0_n_36),
        .rst_reg_36(register0_n_37),
        .rst_reg_37(register0_n_38),
        .rst_reg_38(register0_n_39),
        .rst_reg_39(register0_n_40),
        .rst_reg_4(register0_n_5),
        .rst_reg_40(register0_n_41),
        .rst_reg_41(register0_n_42),
        .rst_reg_42(register0_n_43),
        .rst_reg_43(register0_n_44),
        .rst_reg_44(register0_n_45),
        .rst_reg_45(register0_n_46),
        .rst_reg_46(register0_n_47),
        .rst_reg_47(register0_n_48),
        .rst_reg_48(register0_n_49),
        .rst_reg_49(register0_n_50),
        .rst_reg_5(register0_n_6),
        .rst_reg_50(register0_n_51),
        .rst_reg_51(register0_n_52),
        .rst_reg_52(register0_n_53),
        .rst_reg_53(register0_n_54),
        .rst_reg_54(register0_n_55),
        .rst_reg_55(register0_n_56),
        .rst_reg_56(register0_n_57),
        .rst_reg_57(register0_n_58),
        .rst_reg_58(register0_n_59),
        .rst_reg_59(register0_n_60),
        .rst_reg_6(register0_n_7),
        .rst_reg_60(register0_n_61),
        .rst_reg_61(register0_n_62),
        .rst_reg_62(register0_n_63),
        .rst_reg_63(register0_n_64),
        .rst_reg_64(register0_n_65),
        .rst_reg_65(register0_n_66),
        .rst_reg_66(register0_n_67),
        .rst_reg_67(register0_n_68),
        .rst_reg_68(register0_n_69),
        .rst_reg_69(register0_n_70),
        .rst_reg_7(register0_n_8),
        .rst_reg_70(register0_n_71),
        .rst_reg_71(register0_n_72),
        .rst_reg_72(register0_n_73),
        .rst_reg_73(register0_n_74),
        .rst_reg_74(register0_n_75),
        .rst_reg_75(register0_n_76),
        .rst_reg_76(register0_n_77),
        .rst_reg_77(register0_n_78),
        .rst_reg_78(register0_n_79),
        .rst_reg_79(register0_n_80),
        .rst_reg_8(register0_n_9),
        .rst_reg_80(register0_n_81),
        .rst_reg_81(register0_n_82),
        .rst_reg_82(register0_n_83),
        .rst_reg_83(register0_n_84),
        .rst_reg_84(register0_n_85),
        .rst_reg_85(register0_n_86),
        .rst_reg_86(register0_n_87),
        .rst_reg_87(register0_n_88),
        .rst_reg_88(register0_n_89),
        .rst_reg_89(register0_n_90),
        .rst_reg_9(register0_n_10),
        .rst_reg_90(register0_n_91),
        .rst_reg_91(register0_n_92),
        .rst_reg_92(register0_n_93),
        .rst_reg_93(register0_n_94),
        .rst_reg_94(register0_n_95),
        .rst_reg_95(register0_n_96),
        .rst_reg_96(register0_n_97),
        .rst_reg_97(register0_n_98),
        .rst_reg_98(register0_n_99),
        .rst_reg_99(register0_n_100));
endmodule

module ctrl
   (flush_if,
    _flush_id,
    E,
    EXCLK_IBUF_BUFG,
    flush_id,
    rst,
    stall,
    jmp_enable,
    if_flushed);
  output flush_if;
  output _flush_id;
  output [0:0]E;
  input EXCLK_IBUF_BUFG;
  input flush_id;
  input rst;
  input [0:0]stall;
  input jmp_enable;
  input if_flushed;

  wire [0:0]E;
  wire EXCLK_IBUF_BUFG;
  wire _flush_id;
  wire _flush_if;
  wire flush_id;
  wire flush_if;
  wire if_flushed;
  wire jmp_enable;
  wire rst;
  wire [0:0]stall;

  FDRE #(
    .INIT(1'b0)) 
    _flush_id_reg
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(flush_id),
        .Q(_flush_id),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0054)) 
    _flush_if_i_1
       (.I0(rst),
        .I1(_flush_if),
        .I2(jmp_enable),
        .I3(if_flushed),
        .O(flush_if));
  FDRE #(
    .INIT(1'b0)) 
    _flush_if_reg
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(flush_if),
        .Q(_flush_if),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h01)) 
    \id_prediction[31]_i_1 
       (.I0(rst),
        .I1(flush_if),
        .I2(stall),
        .O(E));
endmodule

module ex
   (_jmp_enable,
    jmp_enable,
    EXCLK_IBUF_BUFG);
  output _jmp_enable;
  input jmp_enable;
  input EXCLK_IBUF_BUFG;

  wire EXCLK_IBUF_BUFG;
  wire _jmp_enable;
  wire jmp_enable;

  FDRE #(
    .INIT(1'b0)) 
    _jmp_enable_reg
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(jmp_enable),
        .Q(_jmp_enable),
        .R(1'b0));
endmodule

module ex_mem
   (\status_mem_reg[1] ,
    rst_reg,
    rst_reg_0,
    \status_mem_reg[0] ,
    S,
    reg11__0,
    mem_rd_data,
    rst_reg_1,
    rst_reg_2,
    rst_reg_3,
    rst_reg_4,
    \pc_reg[1] ,
    \pc_reg[2]_rep__0 ,
    \pc_reg[3] ,
    \pc_reg[4] ,
    \pc_reg[5] ,
    \pc_reg[6] ,
    \pc_reg[7] ,
    \pc_reg[8] ,
    \pc_reg[9] ,
    \pc_reg[10] ,
    \pc_reg[11] ,
    \pc_reg[12] ,
    \pc_reg[13] ,
    \pc_reg[14] ,
    \pc_reg[15] ,
    \pc_reg[16] ,
    \pc_reg[17] ,
    D,
    \mem_width_reg[0]_0 ,
    \mem_width_reg[1]_0 ,
    \count_reg[0] ,
    \mem_rd_data_reg[5]_0 ,
    reg21__0,
    \mem_rd_data_reg[6]_0 ,
    \mem_rd_data_reg[7]_0 ,
    \data_out_reg[0] ,
    \data_out_reg[1] ,
    \data_out_reg[2] ,
    \data_out_reg[3] ,
    \data_out_reg[4] ,
    \data_out_reg[5] ,
    \data_out_reg[6] ,
    \data_out_reg[7] ,
    \mem_rd_data_reg[8]_0 ,
    \mem_rd_data_reg[9]_0 ,
    \mem_rd_data_reg[10]_0 ,
    \mem_rd_data_reg[11]_0 ,
    quantity,
    \mem_rd_addr_reg[4]_0 ,
    mem_rd_enable_o,
    rst,
    p_1_in,
    ex_rd_enable_o,
    EXCLK_IBUF_BUFG,
    status_mem,
    reg118_out,
    id_reg1,
    jmp_addr1_carry__6,
    jmp_addr1_carry__6_0,
    jmp_addr1_carry__5,
    jmp_addr1_carry__5_0,
    jmp_addr1_carry__5_1,
    jmp_addr1_carry__5_2,
    jmp_addr1_carry__4,
    jmp_addr1_carry__4_0,
    jmp_addr1_carry__4_1,
    jmp_addr1_carry__4_2,
    jmp_addr1_carry__3,
    jmp_addr1_carry__3_0,
    jmp_addr1_carry__3_1,
    jmp_addr1_carry__3_2,
    jmp_addr1_carry__2,
    jmp_addr1_carry__2_0,
    jmp_addr1_carry__2_1,
    Q,
    jmp_addr1_carry__2_2,
    rw_if,
    \addr_to_mem_reg[1] ,
    \addr_to_mem_reg[17] ,
    A,
    \q_reg[1] ,
    O,
    \q_reg[1]_0 ,
    \data_to_mem_reg[0] ,
    \data_to_mem_reg[0]_0 ,
    reg2_data,
    reg216_out,
    reg2_read_enable,
    \ex_reg2_reg[5] ,
    jmp_addr1_carry__1_i_1,
    \wb_rd_data_reg[31] ,
    \wb_rd_data_reg[7] ,
    \mem_rd_addr_reg[4]_1 ,
    \mem_width_reg[3]_0 ,
    \mem_rd_data_reg[31]_0 ,
    \mem_mem_addr_reg[17]_0 );
  output \status_mem_reg[1] ;
  output rst_reg;
  output rst_reg_0;
  output \status_mem_reg[0] ;
  output [1:0]S;
  output reg11__0;
  output [31:0]mem_rd_data;
  output [3:0]rst_reg_1;
  output [3:0]rst_reg_2;
  output [3:0]rst_reg_3;
  output [3:0]rst_reg_4;
  output \pc_reg[1] ;
  output \pc_reg[2]_rep__0 ;
  output \pc_reg[3] ;
  output \pc_reg[4] ;
  output \pc_reg[5] ;
  output \pc_reg[6] ;
  output \pc_reg[7] ;
  output \pc_reg[8] ;
  output \pc_reg[9] ;
  output \pc_reg[10] ;
  output \pc_reg[11] ;
  output \pc_reg[12] ;
  output \pc_reg[13] ;
  output \pc_reg[14] ;
  output \pc_reg[15] ;
  output \pc_reg[16] ;
  output \pc_reg[17] ;
  output [0:0]D;
  output [0:0]\mem_width_reg[0]_0 ;
  output \mem_width_reg[1]_0 ;
  output [7:0]\count_reg[0] ;
  output \mem_rd_data_reg[5]_0 ;
  output reg21__0;
  output \mem_rd_data_reg[6]_0 ;
  output \mem_rd_data_reg[7]_0 ;
  output \data_out_reg[0] ;
  output \data_out_reg[1] ;
  output \data_out_reg[2] ;
  output \data_out_reg[3] ;
  output \data_out_reg[4] ;
  output \data_out_reg[5] ;
  output \data_out_reg[6] ;
  output \data_out_reg[7] ;
  output \mem_rd_data_reg[8]_0 ;
  output \mem_rd_data_reg[9]_0 ;
  output \mem_rd_data_reg[10]_0 ;
  output \mem_rd_data_reg[11]_0 ;
  output [0:0]quantity;
  output [4:0]\mem_rd_addr_reg[4]_0 ;
  output mem_rd_enable_o;
  input rst;
  input p_1_in;
  input ex_rd_enable_o;
  input EXCLK_IBUF_BUFG;
  input [1:0]status_mem;
  input reg118_out;
  input [16:0]id_reg1;
  input jmp_addr1_carry__6;
  input jmp_addr1_carry__6_0;
  input jmp_addr1_carry__5;
  input jmp_addr1_carry__5_0;
  input jmp_addr1_carry__5_1;
  input jmp_addr1_carry__5_2;
  input jmp_addr1_carry__4;
  input jmp_addr1_carry__4_0;
  input jmp_addr1_carry__4_1;
  input jmp_addr1_carry__4_2;
  input jmp_addr1_carry__3;
  input jmp_addr1_carry__3_0;
  input jmp_addr1_carry__3_1;
  input jmp_addr1_carry__3_2;
  input jmp_addr1_carry__2;
  input jmp_addr1_carry__2_0;
  input jmp_addr1_carry__2_1;
  input [10:0]Q;
  input jmp_addr1_carry__2_2;
  input rw_if;
  input \addr_to_mem_reg[1] ;
  input [15:0]\addr_to_mem_reg[17] ;
  input [0:0]A;
  input \q_reg[1] ;
  input [0:0]O;
  input \q_reg[1]_0 ;
  input \data_to_mem_reg[0] ;
  input \data_to_mem_reg[0]_0 ;
  input [2:0]reg2_data;
  input reg216_out;
  input reg2_read_enable;
  input \ex_reg2_reg[5] ;
  input jmp_addr1_carry__1_i_1;
  input [31:0]\wb_rd_data_reg[31] ;
  input \wb_rd_data_reg[7] ;
  input [4:0]\mem_rd_addr_reg[4]_1 ;
  input [3:0]\mem_width_reg[3]_0 ;
  input [31:0]\mem_rd_data_reg[31]_0 ;
  input [17:0]\mem_mem_addr_reg[17]_0 ;

  wire [0:0]A;
  wire [0:0]D;
  wire EXCLK_IBUF_BUFG;
  wire [0:0]O;
  wire [10:0]Q;
  wire [1:0]S;
  wire [17:1]addr_from_mem;
  wire [15:0]\addr_to_mem_reg[17] ;
  wire \addr_to_mem_reg[1] ;
  wire [7:0]\count_reg[0] ;
  wire \data_out_reg[0] ;
  wire \data_out_reg[1] ;
  wire \data_out_reg[2] ;
  wire \data_out_reg[3] ;
  wire \data_out_reg[4] ;
  wire \data_out_reg[5] ;
  wire \data_out_reg[6] ;
  wire \data_out_reg[7] ;
  wire \data_to_mem[0]_i_2_n_0 ;
  wire \data_to_mem[0]_i_3_n_0 ;
  wire \data_to_mem[1]_i_2_n_0 ;
  wire \data_to_mem[1]_i_3_n_0 ;
  wire \data_to_mem[2]_i_2_n_0 ;
  wire \data_to_mem[2]_i_3_n_0 ;
  wire \data_to_mem[3]_i_2_n_0 ;
  wire \data_to_mem[3]_i_3_n_0 ;
  wire \data_to_mem[4]_i_2_n_0 ;
  wire \data_to_mem[4]_i_3_n_0 ;
  wire \data_to_mem[5]_i_2_n_0 ;
  wire \data_to_mem[5]_i_3_n_0 ;
  wire \data_to_mem[6]_i_2_n_0 ;
  wire \data_to_mem[6]_i_3_n_0 ;
  wire \data_to_mem[7]_i_3_n_0 ;
  wire \data_to_mem[7]_i_4_n_0 ;
  wire \data_to_mem_reg[0] ;
  wire \data_to_mem_reg[0]_0 ;
  wire ex_rd_enable_o;
  wire \ex_reg1[29]_i_12_n_0 ;
  wire \ex_reg1[29]_i_13_n_0 ;
  wire \ex_reg2[31]_i_19_n_0 ;
  wire \ex_reg2[31]_i_20_n_0 ;
  wire \ex_reg2_reg[5] ;
  wire [16:0]id_reg1;
  wire jmp_addr1_carry__1_i_1;
  wire jmp_addr1_carry__1_i_9_n_0;
  wire jmp_addr1_carry__2;
  wire jmp_addr1_carry__2_0;
  wire jmp_addr1_carry__2_1;
  wire jmp_addr1_carry__2_2;
  wire jmp_addr1_carry__3;
  wire jmp_addr1_carry__3_0;
  wire jmp_addr1_carry__3_1;
  wire jmp_addr1_carry__3_2;
  wire jmp_addr1_carry__4;
  wire jmp_addr1_carry__4_0;
  wire jmp_addr1_carry__4_1;
  wire jmp_addr1_carry__4_2;
  wire jmp_addr1_carry__5;
  wire jmp_addr1_carry__5_0;
  wire jmp_addr1_carry__5_1;
  wire jmp_addr1_carry__5_2;
  wire jmp_addr1_carry__6;
  wire jmp_addr1_carry__6_0;
  wire [17:0]\mem_mem_addr_reg[17]_0 ;
  wire \mem_mem_addr_reg_n_0_[0] ;
  wire \mem_mem_addr_reg_n_0_[10] ;
  wire \mem_mem_addr_reg_n_0_[11] ;
  wire \mem_mem_addr_reg_n_0_[12] ;
  wire \mem_mem_addr_reg_n_0_[13] ;
  wire \mem_mem_addr_reg_n_0_[14] ;
  wire \mem_mem_addr_reg_n_0_[15] ;
  wire \mem_mem_addr_reg_n_0_[16] ;
  wire \mem_mem_addr_reg_n_0_[17] ;
  wire \mem_mem_addr_reg_n_0_[1] ;
  wire \mem_mem_addr_reg_n_0_[2] ;
  wire \mem_mem_addr_reg_n_0_[3] ;
  wire \mem_mem_addr_reg_n_0_[4] ;
  wire \mem_mem_addr_reg_n_0_[5] ;
  wire \mem_mem_addr_reg_n_0_[6] ;
  wire \mem_mem_addr_reg_n_0_[7] ;
  wire \mem_mem_addr_reg_n_0_[8] ;
  wire \mem_mem_addr_reg_n_0_[9] ;
  wire [4:0]\mem_rd_addr_reg[4]_0 ;
  wire [4:0]\mem_rd_addr_reg[4]_1 ;
  wire [31:0]mem_rd_data;
  wire \mem_rd_data_reg[10]_0 ;
  wire \mem_rd_data_reg[11]_0 ;
  wire [31:0]\mem_rd_data_reg[31]_0 ;
  wire \mem_rd_data_reg[5]_0 ;
  wire \mem_rd_data_reg[6]_0 ;
  wire \mem_rd_data_reg[7]_0 ;
  wire \mem_rd_data_reg[8]_0 ;
  wire \mem_rd_data_reg[9]_0 ;
  wire \mem_rd_data_reg_n_0_[0] ;
  wire \mem_rd_data_reg_n_0_[10] ;
  wire \mem_rd_data_reg_n_0_[11] ;
  wire \mem_rd_data_reg_n_0_[12] ;
  wire \mem_rd_data_reg_n_0_[13] ;
  wire \mem_rd_data_reg_n_0_[14] ;
  wire \mem_rd_data_reg_n_0_[15] ;
  wire \mem_rd_data_reg_n_0_[16] ;
  wire \mem_rd_data_reg_n_0_[17] ;
  wire \mem_rd_data_reg_n_0_[18] ;
  wire \mem_rd_data_reg_n_0_[19] ;
  wire \mem_rd_data_reg_n_0_[1] ;
  wire \mem_rd_data_reg_n_0_[20] ;
  wire \mem_rd_data_reg_n_0_[21] ;
  wire \mem_rd_data_reg_n_0_[22] ;
  wire \mem_rd_data_reg_n_0_[23] ;
  wire \mem_rd_data_reg_n_0_[24] ;
  wire \mem_rd_data_reg_n_0_[25] ;
  wire \mem_rd_data_reg_n_0_[26] ;
  wire \mem_rd_data_reg_n_0_[27] ;
  wire \mem_rd_data_reg_n_0_[28] ;
  wire \mem_rd_data_reg_n_0_[29] ;
  wire \mem_rd_data_reg_n_0_[2] ;
  wire \mem_rd_data_reg_n_0_[30] ;
  wire \mem_rd_data_reg_n_0_[31] ;
  wire \mem_rd_data_reg_n_0_[3] ;
  wire \mem_rd_data_reg_n_0_[4] ;
  wire \mem_rd_data_reg_n_0_[5] ;
  wire \mem_rd_data_reg_n_0_[6] ;
  wire \mem_rd_data_reg_n_0_[7] ;
  wire \mem_rd_data_reg_n_0_[8] ;
  wire \mem_rd_data_reg_n_0_[9] ;
  wire mem_rd_enable_i;
  wire mem_rd_enable_o;
  wire [3:1]mem_width;
  wire [0:0]\mem_width_reg[0]_0 ;
  wire \mem_width_reg[1]_0 ;
  wire [3:0]\mem_width_reg[3]_0 ;
  wire p_1_in;
  wire \pc_reg[10] ;
  wire \pc_reg[11] ;
  wire \pc_reg[12] ;
  wire \pc_reg[13] ;
  wire \pc_reg[14] ;
  wire \pc_reg[15] ;
  wire \pc_reg[16] ;
  wire \pc_reg[17] ;
  wire \pc_reg[1] ;
  wire \pc_reg[2]_rep__0 ;
  wire \pc_reg[3] ;
  wire \pc_reg[4] ;
  wire \pc_reg[5] ;
  wire \pc_reg[6] ;
  wire \pc_reg[7] ;
  wire \pc_reg[8] ;
  wire \pc_reg[9] ;
  wire \q_reg[1] ;
  wire \q_reg[1]_0 ;
  wire [0:0]quantity;
  wire reg118_out;
  wire reg11__0;
  wire reg216_out;
  wire reg21__0;
  wire [2:0]reg2_data;
  wire reg2_read_enable;
  wire rst;
  wire rst_reg;
  wire rst_reg_0;
  wire [3:0]rst_reg_1;
  wire [3:0]rst_reg_2;
  wire [3:0]rst_reg_3;
  wire [3:0]rst_reg_4;
  wire rw_if;
  wire [1:0]status_mem;
  wire \status_mem_reg[0] ;
  wire \status_mem_reg[1] ;
  wire \wb_rd_data[15]_i_2_n_0 ;
  wire \wb_rd_data[15]_i_3_n_0 ;
  wire \wb_rd_data[31]_i_3_n_0 ;
  wire \wb_rd_data[31]_i_4_n_0 ;
  wire \wb_rd_data[31]_i_5_n_0 ;
  wire [31:0]\wb_rd_data_reg[31] ;
  wire \wb_rd_data_reg[7] ;

  LUT6 #(
    .INIT(64'hDDDDD000D000D000)) 
    \addr_to_mem[0]_i_2 
       (.I0(status_mem[1]),
        .I1(status_mem[0]),
        .I2(rst_reg),
        .I3(\mem_rd_data_reg_n_0_[0] ),
        .I4(rst_reg_0),
        .I5(\mem_mem_addr_reg_n_0_[0] ),
        .O(\status_mem_reg[1] ));
  LUT5 #(
    .INIT(32'h88B88888)) 
    \addr_to_mem[10]_i_2 
       (.I0(addr_from_mem[10]),
        .I1(\status_mem_reg[0] ),
        .I2(rw_if),
        .I3(\addr_to_mem_reg[1] ),
        .I4(\addr_to_mem_reg[17] [8]),
        .O(\pc_reg[10] ));
  LUT4 #(
    .INIT(16'hF888)) 
    \addr_to_mem[10]_i_3 
       (.I0(\mem_mem_addr_reg_n_0_[10] ),
        .I1(rst_reg_0),
        .I2(\mem_rd_data_reg_n_0_[10] ),
        .I3(rst_reg),
        .O(addr_from_mem[10]));
  LUT5 #(
    .INIT(32'h88B88888)) 
    \addr_to_mem[11]_i_2 
       (.I0(addr_from_mem[11]),
        .I1(\status_mem_reg[0] ),
        .I2(rw_if),
        .I3(\addr_to_mem_reg[1] ),
        .I4(\addr_to_mem_reg[17] [9]),
        .O(\pc_reg[11] ));
  LUT4 #(
    .INIT(16'hF888)) 
    \addr_to_mem[11]_i_3 
       (.I0(\mem_mem_addr_reg_n_0_[11] ),
        .I1(rst_reg_0),
        .I2(\mem_rd_data_reg_n_0_[11] ),
        .I3(rst_reg),
        .O(addr_from_mem[11]));
  LUT5 #(
    .INIT(32'h88B88888)) 
    \addr_to_mem[12]_i_3 
       (.I0(addr_from_mem[12]),
        .I1(\status_mem_reg[0] ),
        .I2(rw_if),
        .I3(\addr_to_mem_reg[1] ),
        .I4(\addr_to_mem_reg[17] [10]),
        .O(\pc_reg[12] ));
  LUT4 #(
    .INIT(16'hF888)) 
    \addr_to_mem[12]_i_4 
       (.I0(\mem_mem_addr_reg_n_0_[12] ),
        .I1(rst_reg_0),
        .I2(\mem_rd_data_reg_n_0_[12] ),
        .I3(rst_reg),
        .O(addr_from_mem[12]));
  LUT5 #(
    .INIT(32'h88B88888)) 
    \addr_to_mem[13]_i_2 
       (.I0(addr_from_mem[13]),
        .I1(\status_mem_reg[0] ),
        .I2(rw_if),
        .I3(\addr_to_mem_reg[1] ),
        .I4(\addr_to_mem_reg[17] [11]),
        .O(\pc_reg[13] ));
  LUT4 #(
    .INIT(16'hF888)) 
    \addr_to_mem[13]_i_3 
       (.I0(\mem_mem_addr_reg_n_0_[13] ),
        .I1(rst_reg_0),
        .I2(\mem_rd_data_reg_n_0_[13] ),
        .I3(rst_reg),
        .O(addr_from_mem[13]));
  LUT5 #(
    .INIT(32'h88B88888)) 
    \addr_to_mem[14]_i_2 
       (.I0(addr_from_mem[14]),
        .I1(\status_mem_reg[0] ),
        .I2(rw_if),
        .I3(\addr_to_mem_reg[1] ),
        .I4(\addr_to_mem_reg[17] [12]),
        .O(\pc_reg[14] ));
  LUT4 #(
    .INIT(16'hF888)) 
    \addr_to_mem[14]_i_3 
       (.I0(\mem_mem_addr_reg_n_0_[14] ),
        .I1(rst_reg_0),
        .I2(\mem_rd_data_reg_n_0_[14] ),
        .I3(rst_reg),
        .O(addr_from_mem[14]));
  LUT5 #(
    .INIT(32'h88B88888)) 
    \addr_to_mem[15]_i_2 
       (.I0(addr_from_mem[15]),
        .I1(\status_mem_reg[0] ),
        .I2(rw_if),
        .I3(\addr_to_mem_reg[1] ),
        .I4(\addr_to_mem_reg[17] [13]),
        .O(\pc_reg[15] ));
  LUT4 #(
    .INIT(16'hF888)) 
    \addr_to_mem[15]_i_3 
       (.I0(\mem_mem_addr_reg_n_0_[15] ),
        .I1(rst_reg_0),
        .I2(\mem_rd_data_reg_n_0_[15] ),
        .I3(rst_reg),
        .O(addr_from_mem[15]));
  LUT5 #(
    .INIT(32'h88B88888)) 
    \addr_to_mem[16]_i_3 
       (.I0(addr_from_mem[16]),
        .I1(\status_mem_reg[0] ),
        .I2(rw_if),
        .I3(\addr_to_mem_reg[1] ),
        .I4(\addr_to_mem_reg[17] [14]),
        .O(\pc_reg[16] ));
  LUT4 #(
    .INIT(16'hF888)) 
    \addr_to_mem[16]_i_4 
       (.I0(\mem_mem_addr_reg_n_0_[16] ),
        .I1(rst_reg_0),
        .I2(\mem_rd_data_reg_n_0_[16] ),
        .I3(rst_reg),
        .O(addr_from_mem[16]));
  LUT4 #(
    .INIT(16'hF888)) 
    \addr_to_mem[17]_i_22 
       (.I0(\mem_mem_addr_reg_n_0_[17] ),
        .I1(rst_reg_0),
        .I2(\mem_rd_data_reg_n_0_[17] ),
        .I3(rst_reg),
        .O(addr_from_mem[17]));
  LUT5 #(
    .INIT(32'h88B88888)) 
    \addr_to_mem[17]_i_7 
       (.I0(addr_from_mem[17]),
        .I1(\status_mem_reg[0] ),
        .I2(rw_if),
        .I3(\addr_to_mem_reg[1] ),
        .I4(\addr_to_mem_reg[17] [15]),
        .O(\pc_reg[17] ));
  LUT5 #(
    .INIT(32'h88B88888)) 
    \addr_to_mem[1]_i_2 
       (.I0(addr_from_mem[1]),
        .I1(\status_mem_reg[0] ),
        .I2(rw_if),
        .I3(\addr_to_mem_reg[1] ),
        .I4(\addr_to_mem_reg[17] [0]),
        .O(\pc_reg[1] ));
  LUT4 #(
    .INIT(16'hF888)) 
    \addr_to_mem[1]_i_3 
       (.I0(\mem_mem_addr_reg_n_0_[1] ),
        .I1(rst_reg_0),
        .I2(\mem_rd_data_reg_n_0_[1] ),
        .I3(rst_reg),
        .O(addr_from_mem[1]));
  LUT5 #(
    .INIT(32'h88B88888)) 
    \addr_to_mem[2]_i_2 
       (.I0(addr_from_mem[2]),
        .I1(\status_mem_reg[0] ),
        .I2(rw_if),
        .I3(\addr_to_mem_reg[1] ),
        .I4(A),
        .O(\pc_reg[2]_rep__0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \addr_to_mem[2]_i_3 
       (.I0(\mem_mem_addr_reg_n_0_[2] ),
        .I1(rst_reg_0),
        .I2(\mem_rd_data_reg_n_0_[2] ),
        .I3(rst_reg),
        .O(addr_from_mem[2]));
  LUT5 #(
    .INIT(32'h88B88888)) 
    \addr_to_mem[3]_i_2 
       (.I0(addr_from_mem[3]),
        .I1(\status_mem_reg[0] ),
        .I2(rw_if),
        .I3(\addr_to_mem_reg[1] ),
        .I4(\addr_to_mem_reg[17] [1]),
        .O(\pc_reg[3] ));
  LUT4 #(
    .INIT(16'hF888)) 
    \addr_to_mem[3]_i_3 
       (.I0(\mem_mem_addr_reg_n_0_[3] ),
        .I1(rst_reg_0),
        .I2(\mem_rd_data_reg_n_0_[3] ),
        .I3(rst_reg),
        .O(addr_from_mem[3]));
  LUT5 #(
    .INIT(32'h88B88888)) 
    \addr_to_mem[4]_i_3 
       (.I0(addr_from_mem[4]),
        .I1(\status_mem_reg[0] ),
        .I2(rw_if),
        .I3(\addr_to_mem_reg[1] ),
        .I4(\addr_to_mem_reg[17] [2]),
        .O(\pc_reg[4] ));
  LUT4 #(
    .INIT(16'hF888)) 
    \addr_to_mem[4]_i_4 
       (.I0(\mem_mem_addr_reg_n_0_[4] ),
        .I1(rst_reg_0),
        .I2(\mem_rd_data_reg_n_0_[4] ),
        .I3(rst_reg),
        .O(addr_from_mem[4]));
  LUT5 #(
    .INIT(32'h88B88888)) 
    \addr_to_mem[5]_i_2 
       (.I0(addr_from_mem[5]),
        .I1(\status_mem_reg[0] ),
        .I2(rw_if),
        .I3(\addr_to_mem_reg[1] ),
        .I4(\addr_to_mem_reg[17] [3]),
        .O(\pc_reg[5] ));
  LUT4 #(
    .INIT(16'hF888)) 
    \addr_to_mem[5]_i_3 
       (.I0(\mem_mem_addr_reg_n_0_[5] ),
        .I1(rst_reg_0),
        .I2(\mem_rd_data_reg_n_0_[5] ),
        .I3(rst_reg),
        .O(addr_from_mem[5]));
  LUT5 #(
    .INIT(32'h88B88888)) 
    \addr_to_mem[6]_i_2 
       (.I0(addr_from_mem[6]),
        .I1(\status_mem_reg[0] ),
        .I2(rw_if),
        .I3(\addr_to_mem_reg[1] ),
        .I4(\addr_to_mem_reg[17] [4]),
        .O(\pc_reg[6] ));
  LUT4 #(
    .INIT(16'hF888)) 
    \addr_to_mem[6]_i_3 
       (.I0(\mem_mem_addr_reg_n_0_[6] ),
        .I1(rst_reg_0),
        .I2(\mem_rd_data_reg_n_0_[6] ),
        .I3(rst_reg),
        .O(addr_from_mem[6]));
  LUT5 #(
    .INIT(32'h88B88888)) 
    \addr_to_mem[7]_i_2 
       (.I0(addr_from_mem[7]),
        .I1(\status_mem_reg[0] ),
        .I2(rw_if),
        .I3(\addr_to_mem_reg[1] ),
        .I4(\addr_to_mem_reg[17] [5]),
        .O(\pc_reg[7] ));
  LUT4 #(
    .INIT(16'hF888)) 
    \addr_to_mem[7]_i_3 
       (.I0(\mem_mem_addr_reg_n_0_[7] ),
        .I1(rst_reg_0),
        .I2(\mem_rd_data_reg_n_0_[7] ),
        .I3(rst_reg),
        .O(addr_from_mem[7]));
  LUT5 #(
    .INIT(32'h88B88888)) 
    \addr_to_mem[8]_i_3 
       (.I0(addr_from_mem[8]),
        .I1(\status_mem_reg[0] ),
        .I2(rw_if),
        .I3(\addr_to_mem_reg[1] ),
        .I4(\addr_to_mem_reg[17] [6]),
        .O(\pc_reg[8] ));
  LUT4 #(
    .INIT(16'hF888)) 
    \addr_to_mem[8]_i_4 
       (.I0(\mem_mem_addr_reg_n_0_[8] ),
        .I1(rst_reg_0),
        .I2(\mem_rd_data_reg_n_0_[8] ),
        .I3(rst_reg),
        .O(addr_from_mem[8]));
  LUT5 #(
    .INIT(32'h88B88888)) 
    \addr_to_mem[9]_i_2 
       (.I0(addr_from_mem[9]),
        .I1(\status_mem_reg[0] ),
        .I2(rw_if),
        .I3(\addr_to_mem_reg[1] ),
        .I4(\addr_to_mem_reg[17] [7]),
        .O(\pc_reg[9] ));
  LUT4 #(
    .INIT(16'hF888)) 
    \addr_to_mem[9]_i_3 
       (.I0(\mem_mem_addr_reg_n_0_[9] ),
        .I1(rst_reg_0),
        .I2(\mem_rd_data_reg_n_0_[9] ),
        .I3(rst_reg),
        .O(addr_from_mem[9]));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF000000)) 
    \data_to_mem[0]_i_1 
       (.I0(\data_to_mem[0]_i_2_n_0 ),
        .I1(\data_to_mem_reg[0] ),
        .I2(\data_to_mem[0]_i_3_n_0 ),
        .I3(rst_reg_0),
        .I4(\mem_rd_data_reg_n_0_[0] ),
        .I5(\q_reg[1] ),
        .O(\count_reg[0] [0]));
  LUT5 #(
    .INIT(32'hBE008200)) 
    \data_to_mem[0]_i_2 
       (.I0(\mem_rd_data_reg_n_0_[0] ),
        .I1(\data_to_mem_reg[0] ),
        .I2(\data_to_mem_reg[0]_0 ),
        .I3(rst_reg_0),
        .I4(\mem_rd_data_reg_n_0_[16] ),
        .O(\data_to_mem[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBE008200)) 
    \data_to_mem[0]_i_3 
       (.I0(\mem_rd_data_reg_n_0_[8] ),
        .I1(\data_to_mem_reg[0] ),
        .I2(\data_to_mem_reg[0]_0 ),
        .I3(rst_reg_0),
        .I4(\mem_rd_data_reg_n_0_[24] ),
        .O(\data_to_mem[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF000000)) 
    \data_to_mem[1]_i_1 
       (.I0(\data_to_mem[1]_i_2_n_0 ),
        .I1(\data_to_mem_reg[0] ),
        .I2(\data_to_mem[1]_i_3_n_0 ),
        .I3(rst_reg_0),
        .I4(\mem_rd_data_reg_n_0_[1] ),
        .I5(\q_reg[1] ),
        .O(\count_reg[0] [1]));
  LUT5 #(
    .INIT(32'hBE008200)) 
    \data_to_mem[1]_i_2 
       (.I0(\mem_rd_data_reg_n_0_[1] ),
        .I1(\data_to_mem_reg[0] ),
        .I2(\data_to_mem_reg[0]_0 ),
        .I3(rst_reg_0),
        .I4(\mem_rd_data_reg_n_0_[17] ),
        .O(\data_to_mem[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBE008200)) 
    \data_to_mem[1]_i_3 
       (.I0(\mem_rd_data_reg_n_0_[9] ),
        .I1(\data_to_mem_reg[0] ),
        .I2(\data_to_mem_reg[0]_0 ),
        .I3(rst_reg_0),
        .I4(\mem_rd_data_reg_n_0_[25] ),
        .O(\data_to_mem[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF000000)) 
    \data_to_mem[2]_i_1 
       (.I0(\data_to_mem[2]_i_2_n_0 ),
        .I1(\data_to_mem_reg[0] ),
        .I2(\data_to_mem[2]_i_3_n_0 ),
        .I3(rst_reg_0),
        .I4(\mem_rd_data_reg_n_0_[2] ),
        .I5(\q_reg[1] ),
        .O(\count_reg[0] [2]));
  LUT5 #(
    .INIT(32'hBE008200)) 
    \data_to_mem[2]_i_2 
       (.I0(\mem_rd_data_reg_n_0_[2] ),
        .I1(\data_to_mem_reg[0] ),
        .I2(\data_to_mem_reg[0]_0 ),
        .I3(rst_reg_0),
        .I4(\mem_rd_data_reg_n_0_[18] ),
        .O(\data_to_mem[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBE008200)) 
    \data_to_mem[2]_i_3 
       (.I0(\mem_rd_data_reg_n_0_[10] ),
        .I1(\data_to_mem_reg[0] ),
        .I2(\data_to_mem_reg[0]_0 ),
        .I3(rst_reg_0),
        .I4(\mem_rd_data_reg_n_0_[26] ),
        .O(\data_to_mem[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF000000)) 
    \data_to_mem[3]_i_1 
       (.I0(\data_to_mem[3]_i_2_n_0 ),
        .I1(\data_to_mem_reg[0] ),
        .I2(\data_to_mem[3]_i_3_n_0 ),
        .I3(rst_reg_0),
        .I4(\mem_rd_data_reg_n_0_[3] ),
        .I5(\q_reg[1] ),
        .O(\count_reg[0] [3]));
  LUT5 #(
    .INIT(32'hBE008200)) 
    \data_to_mem[3]_i_2 
       (.I0(\mem_rd_data_reg_n_0_[3] ),
        .I1(\data_to_mem_reg[0] ),
        .I2(\data_to_mem_reg[0]_0 ),
        .I3(rst_reg_0),
        .I4(\mem_rd_data_reg_n_0_[19] ),
        .O(\data_to_mem[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBE008200)) 
    \data_to_mem[3]_i_3 
       (.I0(\mem_rd_data_reg_n_0_[11] ),
        .I1(\data_to_mem_reg[0] ),
        .I2(\data_to_mem_reg[0]_0 ),
        .I3(rst_reg_0),
        .I4(\mem_rd_data_reg_n_0_[27] ),
        .O(\data_to_mem[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF000000)) 
    \data_to_mem[4]_i_1 
       (.I0(\data_to_mem[4]_i_2_n_0 ),
        .I1(\data_to_mem_reg[0] ),
        .I2(\data_to_mem[4]_i_3_n_0 ),
        .I3(rst_reg_0),
        .I4(\mem_rd_data_reg_n_0_[4] ),
        .I5(\q_reg[1] ),
        .O(\count_reg[0] [4]));
  LUT5 #(
    .INIT(32'hBE008200)) 
    \data_to_mem[4]_i_2 
       (.I0(\mem_rd_data_reg_n_0_[4] ),
        .I1(\data_to_mem_reg[0] ),
        .I2(\data_to_mem_reg[0]_0 ),
        .I3(rst_reg_0),
        .I4(\mem_rd_data_reg_n_0_[20] ),
        .O(\data_to_mem[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBE008200)) 
    \data_to_mem[4]_i_3 
       (.I0(\mem_rd_data_reg_n_0_[12] ),
        .I1(\data_to_mem_reg[0] ),
        .I2(\data_to_mem_reg[0]_0 ),
        .I3(rst_reg_0),
        .I4(\mem_rd_data_reg_n_0_[28] ),
        .O(\data_to_mem[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF000000)) 
    \data_to_mem[5]_i_1 
       (.I0(\data_to_mem[5]_i_2_n_0 ),
        .I1(\data_to_mem_reg[0] ),
        .I2(\data_to_mem[5]_i_3_n_0 ),
        .I3(rst_reg_0),
        .I4(\mem_rd_data_reg_n_0_[5] ),
        .I5(\q_reg[1] ),
        .O(\count_reg[0] [5]));
  LUT5 #(
    .INIT(32'hBE008200)) 
    \data_to_mem[5]_i_2 
       (.I0(\mem_rd_data_reg_n_0_[5] ),
        .I1(\data_to_mem_reg[0] ),
        .I2(\data_to_mem_reg[0]_0 ),
        .I3(rst_reg_0),
        .I4(\mem_rd_data_reg_n_0_[21] ),
        .O(\data_to_mem[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBE008200)) 
    \data_to_mem[5]_i_3 
       (.I0(\mem_rd_data_reg_n_0_[13] ),
        .I1(\data_to_mem_reg[0] ),
        .I2(\data_to_mem_reg[0]_0 ),
        .I3(rst_reg_0),
        .I4(\mem_rd_data_reg_n_0_[29] ),
        .O(\data_to_mem[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF000000)) 
    \data_to_mem[6]_i_1 
       (.I0(\data_to_mem[6]_i_2_n_0 ),
        .I1(\data_to_mem_reg[0] ),
        .I2(\data_to_mem[6]_i_3_n_0 ),
        .I3(rst_reg_0),
        .I4(\mem_rd_data_reg_n_0_[6] ),
        .I5(\q_reg[1] ),
        .O(\count_reg[0] [6]));
  LUT5 #(
    .INIT(32'hBE008200)) 
    \data_to_mem[6]_i_2 
       (.I0(\mem_rd_data_reg_n_0_[6] ),
        .I1(\data_to_mem_reg[0] ),
        .I2(\data_to_mem_reg[0]_0 ),
        .I3(rst_reg_0),
        .I4(\mem_rd_data_reg_n_0_[22] ),
        .O(\data_to_mem[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBE008200)) 
    \data_to_mem[6]_i_3 
       (.I0(\mem_rd_data_reg_n_0_[14] ),
        .I1(\data_to_mem_reg[0] ),
        .I2(\data_to_mem_reg[0]_0 ),
        .I3(rst_reg_0),
        .I4(\mem_rd_data_reg_n_0_[30] ),
        .O(\data_to_mem[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF000000)) 
    \data_to_mem[7]_i_2 
       (.I0(\data_to_mem[7]_i_3_n_0 ),
        .I1(\data_to_mem_reg[0] ),
        .I2(\data_to_mem[7]_i_4_n_0 ),
        .I3(rst_reg_0),
        .I4(\mem_rd_data_reg_n_0_[7] ),
        .I5(\q_reg[1] ),
        .O(\count_reg[0] [7]));
  LUT5 #(
    .INIT(32'hBE008200)) 
    \data_to_mem[7]_i_3 
       (.I0(\mem_rd_data_reg_n_0_[7] ),
        .I1(\data_to_mem_reg[0] ),
        .I2(\data_to_mem_reg[0]_0 ),
        .I3(rst_reg_0),
        .I4(\mem_rd_data_reg_n_0_[23] ),
        .O(\data_to_mem[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBE008200)) 
    \data_to_mem[7]_i_4 
       (.I0(\mem_rd_data_reg_n_0_[15] ),
        .I1(\data_to_mem_reg[0] ),
        .I2(\data_to_mem_reg[0]_0 ),
        .I3(rst_reg_0),
        .I4(\mem_rd_data_reg_n_0_[31] ),
        .O(\data_to_mem[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \data_to_mem[7]_i_5 
       (.I0(rst),
        .I1(mem_width[3]),
        .O(rst_reg_0));
  LUT5 #(
    .INIT(32'hF9F0F0F9)) 
    \ex_reg1[29]_i_12 
       (.I0(\mem_rd_addr_reg[4]_0 [0]),
        .I1(Q[0]),
        .I2(rst),
        .I3(\mem_rd_addr_reg[4]_0 [1]),
        .I4(Q[1]),
        .O(\ex_reg1[29]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hF9F0F0F9)) 
    \ex_reg1[29]_i_13 
       (.I0(\mem_rd_addr_reg[4]_0 [3]),
        .I1(Q[3]),
        .I2(rst),
        .I3(\mem_rd_addr_reg[4]_0 [4]),
        .I4(Q[4]),
        .O(\ex_reg1[29]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h8880808800000000)) 
    \ex_reg1[29]_i_5 
       (.I0(\ex_reg1[29]_i_12_n_0 ),
        .I1(\ex_reg1[29]_i_13_n_0 ),
        .I2(rst),
        .I3(\mem_rd_addr_reg[4]_0 [2]),
        .I4(Q[2]),
        .I5(mem_rd_enable_o),
        .O(reg11__0));
  LUT5 #(
    .INIT(32'hF9F0F0F9)) 
    \ex_reg2[31]_i_19 
       (.I0(\mem_rd_addr_reg[4]_0 [0]),
        .I1(Q[5]),
        .I2(rst),
        .I3(\mem_rd_addr_reg[4]_0 [1]),
        .I4(Q[6]),
        .O(\ex_reg2[31]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hF9F0F0F9)) 
    \ex_reg2[31]_i_20 
       (.I0(\mem_rd_addr_reg[4]_0 [3]),
        .I1(Q[8]),
        .I2(rst),
        .I3(\mem_rd_addr_reg[4]_0 [4]),
        .I4(Q[9]),
        .O(\ex_reg2[31]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h8880808800000000)) 
    \ex_reg2[31]_i_9 
       (.I0(\ex_reg2[31]_i_19_n_0 ),
        .I1(\ex_reg2[31]_i_20_n_0 ),
        .I2(rst),
        .I3(Q[7]),
        .I4(\mem_rd_addr_reg[4]_0 [2]),
        .I5(mem_rd_enable_o),
        .O(reg21__0));
  LUT6 #(
    .INIT(64'h00000A0000000C00)) 
    \ex_reg2[5]_i_3 
       (.I0(mem_rd_data[5]),
        .I1(reg2_data[0]),
        .I2(reg216_out),
        .I3(reg2_read_enable),
        .I4(\ex_reg2_reg[5] ),
        .I5(reg21__0),
        .O(\mem_rd_data_reg[5]_0 ));
  LUT6 #(
    .INIT(64'h00000A0000000C00)) 
    \ex_reg2[6]_i_3 
       (.I0(mem_rd_data[6]),
        .I1(reg2_data[1]),
        .I2(reg216_out),
        .I3(reg2_read_enable),
        .I4(\ex_reg2_reg[5] ),
        .I5(reg21__0),
        .O(\mem_rd_data_reg[6]_0 ));
  LUT6 #(
    .INIT(64'h00000A0000000C00)) 
    \ex_reg2[7]_i_4 
       (.I0(mem_rd_data[7]),
        .I1(reg2_data[2]),
        .I2(reg216_out),
        .I3(reg2_read_enable),
        .I4(\ex_reg2_reg[5] ),
        .I5(reg21__0),
        .O(\mem_rd_data_reg[7]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hAA808080)) 
    jmp_addr1_carry__0_i_5
       (.I0(jmp_addr1_carry__1_i_1),
        .I1(\wb_rd_data[15]_i_3_n_0 ),
        .I2(\wb_rd_data_reg[31] [7]),
        .I3(\wb_rd_data[31]_i_4_n_0 ),
        .I4(\mem_rd_data_reg_n_0_[7] ),
        .O(\data_out_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hAA808080)) 
    jmp_addr1_carry__0_i_6
       (.I0(jmp_addr1_carry__1_i_1),
        .I1(\wb_rd_data[15]_i_3_n_0 ),
        .I2(\wb_rd_data_reg[31] [6]),
        .I3(\wb_rd_data[31]_i_4_n_0 ),
        .I4(\mem_rd_data_reg_n_0_[6] ),
        .O(\data_out_reg[6] ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'hAA808080)) 
    jmp_addr1_carry__0_i_7
       (.I0(jmp_addr1_carry__1_i_1),
        .I1(\wb_rd_data[15]_i_3_n_0 ),
        .I2(\wb_rd_data_reg[31] [5]),
        .I3(\wb_rd_data[31]_i_4_n_0 ),
        .I4(\mem_rd_data_reg_n_0_[5] ),
        .O(\data_out_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'hAA808080)) 
    jmp_addr1_carry__0_i_8
       (.I0(jmp_addr1_carry__1_i_1),
        .I1(\wb_rd_data[15]_i_3_n_0 ),
        .I2(\wb_rd_data_reg[31] [4]),
        .I3(\wb_rd_data[31]_i_4_n_0 ),
        .I4(\mem_rd_data_reg_n_0_[4] ),
        .O(\data_out_reg[4] ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA808080)) 
    jmp_addr1_carry__1_i_5
       (.I0(jmp_addr1_carry__1_i_1),
        .I1(\wb_rd_data[31]_i_4_n_0 ),
        .I2(\mem_rd_data_reg_n_0_[11] ),
        .I3(\wb_rd_data_reg[31] [11]),
        .I4(jmp_addr1_carry__1_i_9_n_0),
        .I5(\wb_rd_data[15]_i_2_n_0 ),
        .O(\mem_rd_data_reg[11]_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA808080)) 
    jmp_addr1_carry__1_i_6
       (.I0(jmp_addr1_carry__1_i_1),
        .I1(\wb_rd_data[31]_i_4_n_0 ),
        .I2(\mem_rd_data_reg_n_0_[10] ),
        .I3(\wb_rd_data_reg[31] [10]),
        .I4(jmp_addr1_carry__1_i_9_n_0),
        .I5(\wb_rd_data[15]_i_2_n_0 ),
        .O(\mem_rd_data_reg[10]_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA808080)) 
    jmp_addr1_carry__1_i_7
       (.I0(jmp_addr1_carry__1_i_1),
        .I1(\wb_rd_data[31]_i_4_n_0 ),
        .I2(\mem_rd_data_reg_n_0_[9] ),
        .I3(\wb_rd_data_reg[31] [9]),
        .I4(jmp_addr1_carry__1_i_9_n_0),
        .I5(\wb_rd_data[15]_i_2_n_0 ),
        .O(\mem_rd_data_reg[9]_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA808080)) 
    jmp_addr1_carry__1_i_8
       (.I0(jmp_addr1_carry__1_i_1),
        .I1(\wb_rd_data[31]_i_4_n_0 ),
        .I2(\mem_rd_data_reg_n_0_[8] ),
        .I3(\wb_rd_data_reg[31] [8]),
        .I4(jmp_addr1_carry__1_i_9_n_0),
        .I5(\wb_rd_data[15]_i_2_n_0 ),
        .O(\mem_rd_data_reg[8]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    jmp_addr1_carry__1_i_9
       (.I0(\wb_rd_data[15]_i_3_n_0 ),
        .I1(\mem_width_reg[0]_0 ),
        .O(jmp_addr1_carry__1_i_9_n_0));
  LUT5 #(
    .INIT(32'h0F0FF0D2)) 
    jmp_addr1_carry__2_i_5
       (.I0(reg11__0),
        .I1(reg118_out),
        .I2(id_reg1[2]),
        .I3(mem_rd_data[15]),
        .I4(jmp_addr1_carry__2),
        .O(rst_reg_4[3]));
  LUT5 #(
    .INIT(32'h0F0FF0D2)) 
    jmp_addr1_carry__2_i_6
       (.I0(reg11__0),
        .I1(reg118_out),
        .I2(id_reg1[1]),
        .I3(mem_rd_data[14]),
        .I4(jmp_addr1_carry__2_0),
        .O(rst_reg_4[2]));
  LUT5 #(
    .INIT(32'h0F0FF0D2)) 
    jmp_addr1_carry__2_i_7
       (.I0(reg11__0),
        .I1(reg118_out),
        .I2(id_reg1[0]),
        .I3(mem_rd_data[13]),
        .I4(jmp_addr1_carry__2_1),
        .O(rst_reg_4[1]));
  LUT5 #(
    .INIT(32'hF0F00F2D)) 
    jmp_addr1_carry__2_i_8
       (.I0(reg11__0),
        .I1(reg118_out),
        .I2(Q[10]),
        .I3(mem_rd_data[12]),
        .I4(jmp_addr1_carry__2_2),
        .O(rst_reg_4[0]));
  LUT5 #(
    .INIT(32'h0F0FF0D2)) 
    jmp_addr1_carry__3_i_5
       (.I0(reg11__0),
        .I1(reg118_out),
        .I2(id_reg1[6]),
        .I3(mem_rd_data[19]),
        .I4(jmp_addr1_carry__3),
        .O(rst_reg_3[3]));
  LUT5 #(
    .INIT(32'h0F0FF0D2)) 
    jmp_addr1_carry__3_i_6
       (.I0(reg11__0),
        .I1(reg118_out),
        .I2(id_reg1[5]),
        .I3(mem_rd_data[18]),
        .I4(jmp_addr1_carry__3_0),
        .O(rst_reg_3[2]));
  LUT5 #(
    .INIT(32'h0F0FF0D2)) 
    jmp_addr1_carry__3_i_7
       (.I0(reg11__0),
        .I1(reg118_out),
        .I2(id_reg1[4]),
        .I3(mem_rd_data[17]),
        .I4(jmp_addr1_carry__3_1),
        .O(rst_reg_3[1]));
  LUT5 #(
    .INIT(32'h0F0FF0D2)) 
    jmp_addr1_carry__3_i_8
       (.I0(reg11__0),
        .I1(reg118_out),
        .I2(id_reg1[3]),
        .I3(mem_rd_data[16]),
        .I4(jmp_addr1_carry__3_2),
        .O(rst_reg_3[0]));
  LUT5 #(
    .INIT(32'h0F0FF0D2)) 
    jmp_addr1_carry__4_i_5
       (.I0(reg11__0),
        .I1(reg118_out),
        .I2(id_reg1[10]),
        .I3(mem_rd_data[23]),
        .I4(jmp_addr1_carry__4),
        .O(rst_reg_2[3]));
  LUT5 #(
    .INIT(32'h0F0FF0D2)) 
    jmp_addr1_carry__4_i_6
       (.I0(reg11__0),
        .I1(reg118_out),
        .I2(id_reg1[9]),
        .I3(mem_rd_data[22]),
        .I4(jmp_addr1_carry__4_0),
        .O(rst_reg_2[2]));
  LUT5 #(
    .INIT(32'h0F0FF0D2)) 
    jmp_addr1_carry__4_i_7
       (.I0(reg11__0),
        .I1(reg118_out),
        .I2(id_reg1[8]),
        .I3(mem_rd_data[21]),
        .I4(jmp_addr1_carry__4_1),
        .O(rst_reg_2[1]));
  LUT5 #(
    .INIT(32'h0F0FF0D2)) 
    jmp_addr1_carry__4_i_8
       (.I0(reg11__0),
        .I1(reg118_out),
        .I2(id_reg1[7]),
        .I3(mem_rd_data[20]),
        .I4(jmp_addr1_carry__4_2),
        .O(rst_reg_2[0]));
  LUT5 #(
    .INIT(32'h0F0FF0D2)) 
    jmp_addr1_carry__5_i_5
       (.I0(reg11__0),
        .I1(reg118_out),
        .I2(id_reg1[14]),
        .I3(mem_rd_data[27]),
        .I4(jmp_addr1_carry__5),
        .O(rst_reg_1[3]));
  LUT5 #(
    .INIT(32'h0F0FF0D2)) 
    jmp_addr1_carry__5_i_6
       (.I0(reg11__0),
        .I1(reg118_out),
        .I2(id_reg1[13]),
        .I3(mem_rd_data[26]),
        .I4(jmp_addr1_carry__5_0),
        .O(rst_reg_1[2]));
  LUT5 #(
    .INIT(32'h0F0FF0D2)) 
    jmp_addr1_carry__5_i_7
       (.I0(reg11__0),
        .I1(reg118_out),
        .I2(id_reg1[12]),
        .I3(mem_rd_data[25]),
        .I4(jmp_addr1_carry__5_1),
        .O(rst_reg_1[1]));
  LUT5 #(
    .INIT(32'h0F0FF0D2)) 
    jmp_addr1_carry__5_i_8
       (.I0(reg11__0),
        .I1(reg118_out),
        .I2(id_reg1[11]),
        .I3(mem_rd_data[24]),
        .I4(jmp_addr1_carry__5_2),
        .O(rst_reg_1[0]));
  LUT5 #(
    .INIT(32'h0F0FF0D2)) 
    jmp_addr1_carry__6_i_6
       (.I0(reg11__0),
        .I1(reg118_out),
        .I2(id_reg1[16]),
        .I3(mem_rd_data[29]),
        .I4(jmp_addr1_carry__6),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h0F0FF0D2)) 
    jmp_addr1_carry__6_i_7
       (.I0(reg11__0),
        .I1(reg118_out),
        .I2(id_reg1[15]),
        .I3(mem_rd_data[28]),
        .I4(jmp_addr1_carry__6_0),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'hAA808080)) 
    jmp_addr1_carry_i_10
       (.I0(jmp_addr1_carry__1_i_1),
        .I1(\wb_rd_data[15]_i_3_n_0 ),
        .I2(\wb_rd_data_reg[31] [0]),
        .I3(\wb_rd_data[31]_i_4_n_0 ),
        .I4(\mem_rd_data_reg_n_0_[0] ),
        .O(\data_out_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'hAA808080)) 
    jmp_addr1_carry_i_6
       (.I0(jmp_addr1_carry__1_i_1),
        .I1(\wb_rd_data[15]_i_3_n_0 ),
        .I2(\wb_rd_data_reg[31] [3]),
        .I3(\wb_rd_data[31]_i_4_n_0 ),
        .I4(\mem_rd_data_reg_n_0_[3] ),
        .O(\data_out_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'hAA808080)) 
    jmp_addr1_carry_i_8
       (.I0(jmp_addr1_carry__1_i_1),
        .I1(\wb_rd_data[15]_i_3_n_0 ),
        .I2(\wb_rd_data_reg[31] [2]),
        .I3(\wb_rd_data[31]_i_4_n_0 ),
        .I4(\mem_rd_data_reg_n_0_[2] ),
        .O(\data_out_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'hAA808080)) 
    jmp_addr1_carry_i_9
       (.I0(jmp_addr1_carry__1_i_1),
        .I1(\wb_rd_data[15]_i_3_n_0 ),
        .I2(\wb_rd_data_reg[31] [1]),
        .I3(\wb_rd_data[31]_i_4_n_0 ),
        .I4(\mem_rd_data_reg_n_0_[1] ),
        .O(\data_out_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_mem_addr_reg[0] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\mem_mem_addr_reg[17]_0 [0]),
        .Q(\mem_mem_addr_reg_n_0_[0] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \mem_mem_addr_reg[10] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\mem_mem_addr_reg[17]_0 [10]),
        .Q(\mem_mem_addr_reg_n_0_[10] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \mem_mem_addr_reg[11] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\mem_mem_addr_reg[17]_0 [11]),
        .Q(\mem_mem_addr_reg_n_0_[11] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \mem_mem_addr_reg[12] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\mem_mem_addr_reg[17]_0 [12]),
        .Q(\mem_mem_addr_reg_n_0_[12] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \mem_mem_addr_reg[13] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\mem_mem_addr_reg[17]_0 [13]),
        .Q(\mem_mem_addr_reg_n_0_[13] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \mem_mem_addr_reg[14] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\mem_mem_addr_reg[17]_0 [14]),
        .Q(\mem_mem_addr_reg_n_0_[14] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \mem_mem_addr_reg[15] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\mem_mem_addr_reg[17]_0 [15]),
        .Q(\mem_mem_addr_reg_n_0_[15] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \mem_mem_addr_reg[16] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\mem_mem_addr_reg[17]_0 [16]),
        .Q(\mem_mem_addr_reg_n_0_[16] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \mem_mem_addr_reg[17] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\mem_mem_addr_reg[17]_0 [17]),
        .Q(\mem_mem_addr_reg_n_0_[17] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \mem_mem_addr_reg[1] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\mem_mem_addr_reg[17]_0 [1]),
        .Q(\mem_mem_addr_reg_n_0_[1] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \mem_mem_addr_reg[2] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\mem_mem_addr_reg[17]_0 [2]),
        .Q(\mem_mem_addr_reg_n_0_[2] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \mem_mem_addr_reg[3] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\mem_mem_addr_reg[17]_0 [3]),
        .Q(\mem_mem_addr_reg_n_0_[3] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \mem_mem_addr_reg[4] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\mem_mem_addr_reg[17]_0 [4]),
        .Q(\mem_mem_addr_reg_n_0_[4] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \mem_mem_addr_reg[5] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\mem_mem_addr_reg[17]_0 [5]),
        .Q(\mem_mem_addr_reg_n_0_[5] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \mem_mem_addr_reg[6] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\mem_mem_addr_reg[17]_0 [6]),
        .Q(\mem_mem_addr_reg_n_0_[6] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \mem_mem_addr_reg[7] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\mem_mem_addr_reg[17]_0 [7]),
        .Q(\mem_mem_addr_reg_n_0_[7] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \mem_mem_addr_reg[8] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\mem_mem_addr_reg[17]_0 [8]),
        .Q(\mem_mem_addr_reg_n_0_[8] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \mem_mem_addr_reg[9] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\mem_mem_addr_reg[17]_0 [9]),
        .Q(\mem_mem_addr_reg_n_0_[9] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \mem_rd_addr_reg[0] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\mem_rd_addr_reg[4]_1 [0]),
        .Q(\mem_rd_addr_reg[4]_0 [0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \mem_rd_addr_reg[1] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\mem_rd_addr_reg[4]_1 [1]),
        .Q(\mem_rd_addr_reg[4]_0 [1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \mem_rd_addr_reg[2] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\mem_rd_addr_reg[4]_1 [2]),
        .Q(\mem_rd_addr_reg[4]_0 [2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \mem_rd_addr_reg[3] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\mem_rd_addr_reg[4]_1 [3]),
        .Q(\mem_rd_addr_reg[4]_0 [3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \mem_rd_addr_reg[4] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\mem_rd_addr_reg[4]_1 [4]),
        .Q(\mem_rd_addr_reg[4]_0 [4]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \mem_rd_data_reg[0] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\mem_rd_data_reg[31]_0 [0]),
        .Q(\mem_rd_data_reg_n_0_[0] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \mem_rd_data_reg[10] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\mem_rd_data_reg[31]_0 [10]),
        .Q(\mem_rd_data_reg_n_0_[10] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \mem_rd_data_reg[11] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\mem_rd_data_reg[31]_0 [11]),
        .Q(\mem_rd_data_reg_n_0_[11] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \mem_rd_data_reg[12] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\mem_rd_data_reg[31]_0 [12]),
        .Q(\mem_rd_data_reg_n_0_[12] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \mem_rd_data_reg[13] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\mem_rd_data_reg[31]_0 [13]),
        .Q(\mem_rd_data_reg_n_0_[13] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \mem_rd_data_reg[14] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\mem_rd_data_reg[31]_0 [14]),
        .Q(\mem_rd_data_reg_n_0_[14] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \mem_rd_data_reg[15] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\mem_rd_data_reg[31]_0 [15]),
        .Q(\mem_rd_data_reg_n_0_[15] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \mem_rd_data_reg[16] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\mem_rd_data_reg[31]_0 [16]),
        .Q(\mem_rd_data_reg_n_0_[16] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \mem_rd_data_reg[17] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\mem_rd_data_reg[31]_0 [17]),
        .Q(\mem_rd_data_reg_n_0_[17] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \mem_rd_data_reg[18] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\mem_rd_data_reg[31]_0 [18]),
        .Q(\mem_rd_data_reg_n_0_[18] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \mem_rd_data_reg[19] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\mem_rd_data_reg[31]_0 [19]),
        .Q(\mem_rd_data_reg_n_0_[19] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \mem_rd_data_reg[1] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\mem_rd_data_reg[31]_0 [1]),
        .Q(\mem_rd_data_reg_n_0_[1] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \mem_rd_data_reg[20] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\mem_rd_data_reg[31]_0 [20]),
        .Q(\mem_rd_data_reg_n_0_[20] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \mem_rd_data_reg[21] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\mem_rd_data_reg[31]_0 [21]),
        .Q(\mem_rd_data_reg_n_0_[21] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \mem_rd_data_reg[22] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\mem_rd_data_reg[31]_0 [22]),
        .Q(\mem_rd_data_reg_n_0_[22] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \mem_rd_data_reg[23] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\mem_rd_data_reg[31]_0 [23]),
        .Q(\mem_rd_data_reg_n_0_[23] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \mem_rd_data_reg[24] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\mem_rd_data_reg[31]_0 [24]),
        .Q(\mem_rd_data_reg_n_0_[24] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \mem_rd_data_reg[25] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\mem_rd_data_reg[31]_0 [25]),
        .Q(\mem_rd_data_reg_n_0_[25] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \mem_rd_data_reg[26] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\mem_rd_data_reg[31]_0 [26]),
        .Q(\mem_rd_data_reg_n_0_[26] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \mem_rd_data_reg[27] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\mem_rd_data_reg[31]_0 [27]),
        .Q(\mem_rd_data_reg_n_0_[27] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \mem_rd_data_reg[28] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\mem_rd_data_reg[31]_0 [28]),
        .Q(\mem_rd_data_reg_n_0_[28] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \mem_rd_data_reg[29] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\mem_rd_data_reg[31]_0 [29]),
        .Q(\mem_rd_data_reg_n_0_[29] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \mem_rd_data_reg[2] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\mem_rd_data_reg[31]_0 [2]),
        .Q(\mem_rd_data_reg_n_0_[2] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \mem_rd_data_reg[30] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\mem_rd_data_reg[31]_0 [30]),
        .Q(\mem_rd_data_reg_n_0_[30] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \mem_rd_data_reg[31] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\mem_rd_data_reg[31]_0 [31]),
        .Q(\mem_rd_data_reg_n_0_[31] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \mem_rd_data_reg[3] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\mem_rd_data_reg[31]_0 [3]),
        .Q(\mem_rd_data_reg_n_0_[3] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \mem_rd_data_reg[4] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\mem_rd_data_reg[31]_0 [4]),
        .Q(\mem_rd_data_reg_n_0_[4] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \mem_rd_data_reg[5] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\mem_rd_data_reg[31]_0 [5]),
        .Q(\mem_rd_data_reg_n_0_[5] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \mem_rd_data_reg[6] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\mem_rd_data_reg[31]_0 [6]),
        .Q(\mem_rd_data_reg_n_0_[6] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \mem_rd_data_reg[7] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\mem_rd_data_reg[31]_0 [7]),
        .Q(\mem_rd_data_reg_n_0_[7] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \mem_rd_data_reg[8] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\mem_rd_data_reg[31]_0 [8]),
        .Q(\mem_rd_data_reg_n_0_[8] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \mem_rd_data_reg[9] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\mem_rd_data_reg[31]_0 [9]),
        .Q(\mem_rd_data_reg_n_0_[9] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    mem_rd_enable_reg
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(ex_rd_enable_o),
        .Q(mem_rd_enable_i),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \mem_width_reg[0] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\mem_width_reg[3]_0 [0]),
        .Q(\mem_width_reg[0]_0 ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \mem_width_reg[1] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\mem_width_reg[3]_0 [1]),
        .Q(mem_width[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \mem_width_reg[2] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\mem_width_reg[3]_0 [2]),
        .Q(mem_width[2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \mem_width_reg[3] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\mem_width_reg[3]_0 [3]),
        .Q(mem_width[3]),
        .R(rst));
  LUT6 #(
    .INIT(64'hCDC8C8C8C8C8C8C8)) 
    \q[1]_i_1 
       (.I0(\q_reg[1] ),
        .I1(O),
        .I2(\q_reg[1]_0 ),
        .I3(\status_mem_reg[0] ),
        .I4(mem_width[1]),
        .I5(\mem_width_reg[1]_0 ),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h0000FFFE)) 
    \q[1]_i_2 
       (.I0(mem_width[1]),
        .I1(\mem_width_reg[0]_0 ),
        .I2(mem_width[2]),
        .I3(mem_width[3]),
        .I4(rst),
        .O(\mem_width_reg[1]_0 ));
  LUT5 #(
    .INIT(32'h22222002)) 
    \q[2]_i_2 
       (.I0(mem_width[2]),
        .I1(rst),
        .I2(\mem_width_reg[0]_0 ),
        .I3(mem_width[1]),
        .I4(mem_width[3]),
        .O(quantity));
  LUT4 #(
    .INIT(16'hCF8A)) 
    \q[3]_i_4 
       (.I0(rst_reg_0),
        .I1(status_mem[0]),
        .I2(status_mem[1]),
        .I3(rst_reg),
        .O(\status_mem_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h00005554)) 
    r_nw_to_mem_i_2
       (.I0(rst),
        .I1(mem_width[2]),
        .I2(\mem_width_reg[0]_0 ),
        .I3(mem_width[1]),
        .I4(mem_width[3]),
        .O(rst_reg));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \wb_rd_data[0]_i_1 
       (.I0(\mem_rd_data_reg_n_0_[0] ),
        .I1(\wb_rd_data[31]_i_4_n_0 ),
        .I2(\wb_rd_data_reg[31] [0]),
        .I3(\wb_rd_data[15]_i_3_n_0 ),
        .O(mem_rd_data[0]));
  LUT6 #(
    .INIT(64'hFFFFBAAABAAABAAA)) 
    \wb_rd_data[10]_i_1 
       (.I0(\wb_rd_data[15]_i_2_n_0 ),
        .I1(\mem_width_reg[0]_0 ),
        .I2(\wb_rd_data[15]_i_3_n_0 ),
        .I3(\wb_rd_data_reg[31] [10]),
        .I4(\mem_rd_data_reg_n_0_[10] ),
        .I5(\wb_rd_data[31]_i_4_n_0 ),
        .O(mem_rd_data[10]));
  LUT6 #(
    .INIT(64'hFFFFBAAABAAABAAA)) 
    \wb_rd_data[11]_i_1 
       (.I0(\wb_rd_data[15]_i_2_n_0 ),
        .I1(\mem_width_reg[0]_0 ),
        .I2(\wb_rd_data[15]_i_3_n_0 ),
        .I3(\wb_rd_data_reg[31] [11]),
        .I4(\mem_rd_data_reg_n_0_[11] ),
        .I5(\wb_rd_data[31]_i_4_n_0 ),
        .O(mem_rd_data[11]));
  LUT6 #(
    .INIT(64'hFFFFBAAABAAABAAA)) 
    \wb_rd_data[12]_i_1 
       (.I0(\wb_rd_data[15]_i_2_n_0 ),
        .I1(\mem_width_reg[0]_0 ),
        .I2(\wb_rd_data[15]_i_3_n_0 ),
        .I3(\wb_rd_data_reg[31] [12]),
        .I4(\mem_rd_data_reg_n_0_[12] ),
        .I5(\wb_rd_data[31]_i_4_n_0 ),
        .O(mem_rd_data[12]));
  LUT6 #(
    .INIT(64'hFFFFBAAABAAABAAA)) 
    \wb_rd_data[13]_i_1 
       (.I0(\wb_rd_data[15]_i_2_n_0 ),
        .I1(\mem_width_reg[0]_0 ),
        .I2(\wb_rd_data[15]_i_3_n_0 ),
        .I3(\wb_rd_data_reg[31] [13]),
        .I4(\mem_rd_data_reg_n_0_[13] ),
        .I5(\wb_rd_data[31]_i_4_n_0 ),
        .O(mem_rd_data[13]));
  LUT6 #(
    .INIT(64'hFFFFBAAABAAABAAA)) 
    \wb_rd_data[14]_i_1 
       (.I0(\wb_rd_data[15]_i_2_n_0 ),
        .I1(\mem_width_reg[0]_0 ),
        .I2(\wb_rd_data[15]_i_3_n_0 ),
        .I3(\wb_rd_data_reg[31] [14]),
        .I4(\mem_rd_data_reg_n_0_[14] ),
        .I5(\wb_rd_data[31]_i_4_n_0 ),
        .O(mem_rd_data[14]));
  LUT6 #(
    .INIT(64'hFFFFBAAABAAABAAA)) 
    \wb_rd_data[15]_i_1 
       (.I0(\wb_rd_data[15]_i_2_n_0 ),
        .I1(\mem_width_reg[0]_0 ),
        .I2(\wb_rd_data[15]_i_3_n_0 ),
        .I3(\wb_rd_data_reg[31] [15]),
        .I4(\mem_rd_data_reg_n_0_[15] ),
        .I5(\wb_rd_data[31]_i_4_n_0 ),
        .O(mem_rd_data[15]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h82000000)) 
    \wb_rd_data[15]_i_2 
       (.I0(\wb_rd_data_reg[31] [7]),
        .I1(mem_width[2]),
        .I2(mem_width[1]),
        .I3(\mem_width_reg[0]_0 ),
        .I4(\wb_rd_data[15]_i_3_n_0 ),
        .O(\wb_rd_data[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000005554)) 
    \wb_rd_data[15]_i_3 
       (.I0(mem_width[3]),
        .I1(mem_width[2]),
        .I2(\mem_width_reg[0]_0 ),
        .I3(mem_width[1]),
        .I4(rst),
        .I5(\wb_rd_data_reg[7] ),
        .O(\wb_rd_data[15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \wb_rd_data[16]_i_1 
       (.I0(\wb_rd_data[31]_i_3_n_0 ),
        .I1(\wb_rd_data[31]_i_4_n_0 ),
        .I2(\mem_rd_data_reg_n_0_[16] ),
        .I3(\wb_rd_data_reg[31] [16]),
        .I4(\wb_rd_data[31]_i_5_n_0 ),
        .O(mem_rd_data[16]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \wb_rd_data[17]_i_1 
       (.I0(\wb_rd_data[31]_i_3_n_0 ),
        .I1(\wb_rd_data[31]_i_4_n_0 ),
        .I2(\mem_rd_data_reg_n_0_[17] ),
        .I3(\wb_rd_data_reg[31] [17]),
        .I4(\wb_rd_data[31]_i_5_n_0 ),
        .O(mem_rd_data[17]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \wb_rd_data[18]_i_1 
       (.I0(\wb_rd_data[31]_i_3_n_0 ),
        .I1(\wb_rd_data[31]_i_4_n_0 ),
        .I2(\mem_rd_data_reg_n_0_[18] ),
        .I3(\wb_rd_data_reg[31] [18]),
        .I4(\wb_rd_data[31]_i_5_n_0 ),
        .O(mem_rd_data[18]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \wb_rd_data[19]_i_1 
       (.I0(\wb_rd_data[31]_i_3_n_0 ),
        .I1(\wb_rd_data[31]_i_4_n_0 ),
        .I2(\mem_rd_data_reg_n_0_[19] ),
        .I3(\wb_rd_data_reg[31] [19]),
        .I4(\wb_rd_data[31]_i_5_n_0 ),
        .O(mem_rd_data[19]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \wb_rd_data[1]_i_1 
       (.I0(\mem_rd_data_reg_n_0_[1] ),
        .I1(\wb_rd_data[31]_i_4_n_0 ),
        .I2(\wb_rd_data_reg[31] [1]),
        .I3(\wb_rd_data[15]_i_3_n_0 ),
        .O(mem_rd_data[1]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \wb_rd_data[20]_i_1 
       (.I0(\wb_rd_data[31]_i_3_n_0 ),
        .I1(\wb_rd_data[31]_i_4_n_0 ),
        .I2(\mem_rd_data_reg_n_0_[20] ),
        .I3(\wb_rd_data_reg[31] [20]),
        .I4(\wb_rd_data[31]_i_5_n_0 ),
        .O(mem_rd_data[20]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \wb_rd_data[21]_i_1 
       (.I0(\wb_rd_data[31]_i_3_n_0 ),
        .I1(\wb_rd_data[31]_i_4_n_0 ),
        .I2(\mem_rd_data_reg_n_0_[21] ),
        .I3(\wb_rd_data_reg[31] [21]),
        .I4(\wb_rd_data[31]_i_5_n_0 ),
        .O(mem_rd_data[21]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \wb_rd_data[22]_i_1 
       (.I0(\wb_rd_data[31]_i_3_n_0 ),
        .I1(\wb_rd_data[31]_i_4_n_0 ),
        .I2(\mem_rd_data_reg_n_0_[22] ),
        .I3(\wb_rd_data_reg[31] [22]),
        .I4(\wb_rd_data[31]_i_5_n_0 ),
        .O(mem_rd_data[22]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \wb_rd_data[23]_i_1 
       (.I0(\wb_rd_data[31]_i_3_n_0 ),
        .I1(\wb_rd_data[31]_i_4_n_0 ),
        .I2(\mem_rd_data_reg_n_0_[23] ),
        .I3(\wb_rd_data_reg[31] [23]),
        .I4(\wb_rd_data[31]_i_5_n_0 ),
        .O(mem_rd_data[23]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \wb_rd_data[24]_i_1 
       (.I0(\wb_rd_data[31]_i_3_n_0 ),
        .I1(\wb_rd_data[31]_i_4_n_0 ),
        .I2(\mem_rd_data_reg_n_0_[24] ),
        .I3(\wb_rd_data_reg[31] [24]),
        .I4(\wb_rd_data[31]_i_5_n_0 ),
        .O(mem_rd_data[24]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \wb_rd_data[25]_i_1 
       (.I0(\wb_rd_data[31]_i_3_n_0 ),
        .I1(\wb_rd_data[31]_i_4_n_0 ),
        .I2(\mem_rd_data_reg_n_0_[25] ),
        .I3(\wb_rd_data_reg[31] [25]),
        .I4(\wb_rd_data[31]_i_5_n_0 ),
        .O(mem_rd_data[25]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \wb_rd_data[26]_i_1 
       (.I0(\wb_rd_data[31]_i_3_n_0 ),
        .I1(\wb_rd_data[31]_i_4_n_0 ),
        .I2(\mem_rd_data_reg_n_0_[26] ),
        .I3(\wb_rd_data_reg[31] [26]),
        .I4(\wb_rd_data[31]_i_5_n_0 ),
        .O(mem_rd_data[26]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \wb_rd_data[27]_i_1 
       (.I0(\wb_rd_data[31]_i_3_n_0 ),
        .I1(\wb_rd_data[31]_i_4_n_0 ),
        .I2(\mem_rd_data_reg_n_0_[27] ),
        .I3(\wb_rd_data_reg[31] [27]),
        .I4(\wb_rd_data[31]_i_5_n_0 ),
        .O(mem_rd_data[27]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \wb_rd_data[28]_i_1 
       (.I0(\wb_rd_data[31]_i_3_n_0 ),
        .I1(\wb_rd_data[31]_i_4_n_0 ),
        .I2(\mem_rd_data_reg_n_0_[28] ),
        .I3(\wb_rd_data_reg[31] [28]),
        .I4(\wb_rd_data[31]_i_5_n_0 ),
        .O(mem_rd_data[28]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \wb_rd_data[29]_i_1 
       (.I0(\wb_rd_data[31]_i_3_n_0 ),
        .I1(\wb_rd_data[31]_i_4_n_0 ),
        .I2(\mem_rd_data_reg_n_0_[29] ),
        .I3(\wb_rd_data_reg[31] [29]),
        .I4(\wb_rd_data[31]_i_5_n_0 ),
        .O(mem_rd_data[29]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \wb_rd_data[2]_i_1 
       (.I0(\mem_rd_data_reg_n_0_[2] ),
        .I1(\wb_rd_data[31]_i_4_n_0 ),
        .I2(\wb_rd_data_reg[31] [2]),
        .I3(\wb_rd_data[15]_i_3_n_0 ),
        .O(mem_rd_data[2]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \wb_rd_data[30]_i_1 
       (.I0(\wb_rd_data[31]_i_3_n_0 ),
        .I1(\wb_rd_data[31]_i_4_n_0 ),
        .I2(\mem_rd_data_reg_n_0_[30] ),
        .I3(\wb_rd_data_reg[31] [30]),
        .I4(\wb_rd_data[31]_i_5_n_0 ),
        .O(mem_rd_data[30]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \wb_rd_data[31]_i_2 
       (.I0(\wb_rd_data[31]_i_3_n_0 ),
        .I1(\wb_rd_data[31]_i_4_n_0 ),
        .I2(\mem_rd_data_reg_n_0_[31] ),
        .I3(\wb_rd_data_reg[31] [31]),
        .I4(\wb_rd_data[31]_i_5_n_0 ),
        .O(mem_rd_data[31]));
  LUT6 #(
    .INIT(64'h8044400080004000)) 
    \wb_rd_data[31]_i_3 
       (.I0(mem_width[2]),
        .I1(\wb_rd_data[15]_i_3_n_0 ),
        .I2(\wb_rd_data_reg[31] [7]),
        .I3(\mem_width_reg[0]_0 ),
        .I4(mem_width[1]),
        .I5(\wb_rd_data_reg[31] [15]),
        .O(\wb_rd_data[31]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \wb_rd_data[31]_i_4 
       (.I0(mem_width[3]),
        .I1(mem_width[2]),
        .I2(\mem_width_reg[0]_0 ),
        .I3(mem_width[1]),
        .I4(rst),
        .O(\wb_rd_data[31]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \wb_rd_data[31]_i_5 
       (.I0(mem_width[2]),
        .I1(\wb_rd_data[15]_i_3_n_0 ),
        .I2(\mem_width_reg[0]_0 ),
        .I3(mem_width[1]),
        .O(\wb_rd_data[31]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \wb_rd_data[3]_i_1 
       (.I0(\mem_rd_data_reg_n_0_[3] ),
        .I1(\wb_rd_data[31]_i_4_n_0 ),
        .I2(\wb_rd_data_reg[31] [3]),
        .I3(\wb_rd_data[15]_i_3_n_0 ),
        .O(mem_rd_data[3]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \wb_rd_data[4]_i_1 
       (.I0(\mem_rd_data_reg_n_0_[4] ),
        .I1(\wb_rd_data[31]_i_4_n_0 ),
        .I2(\wb_rd_data_reg[31] [4]),
        .I3(\wb_rd_data[15]_i_3_n_0 ),
        .O(mem_rd_data[4]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \wb_rd_data[5]_i_1 
       (.I0(\mem_rd_data_reg_n_0_[5] ),
        .I1(\wb_rd_data[31]_i_4_n_0 ),
        .I2(\wb_rd_data_reg[31] [5]),
        .I3(\wb_rd_data[15]_i_3_n_0 ),
        .O(mem_rd_data[5]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \wb_rd_data[6]_i_1 
       (.I0(\mem_rd_data_reg_n_0_[6] ),
        .I1(\wb_rd_data[31]_i_4_n_0 ),
        .I2(\wb_rd_data_reg[31] [6]),
        .I3(\wb_rd_data[15]_i_3_n_0 ),
        .O(mem_rd_data[6]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \wb_rd_data[7]_i_1 
       (.I0(\mem_rd_data_reg_n_0_[7] ),
        .I1(\wb_rd_data[31]_i_4_n_0 ),
        .I2(\wb_rd_data_reg[31] [7]),
        .I3(\wb_rd_data[15]_i_3_n_0 ),
        .O(mem_rd_data[7]));
  LUT6 #(
    .INIT(64'hFFFFBAAABAAABAAA)) 
    \wb_rd_data[8]_i_1 
       (.I0(\wb_rd_data[15]_i_2_n_0 ),
        .I1(\mem_width_reg[0]_0 ),
        .I2(\wb_rd_data[15]_i_3_n_0 ),
        .I3(\wb_rd_data_reg[31] [8]),
        .I4(\mem_rd_data_reg_n_0_[8] ),
        .I5(\wb_rd_data[31]_i_4_n_0 ),
        .O(mem_rd_data[8]));
  LUT6 #(
    .INIT(64'hFFFFBAAABAAABAAA)) 
    \wb_rd_data[9]_i_1 
       (.I0(\wb_rd_data[15]_i_2_n_0 ),
        .I1(\mem_width_reg[0]_0 ),
        .I2(\wb_rd_data[15]_i_3_n_0 ),
        .I3(\wb_rd_data_reg[31] [9]),
        .I4(\mem_rd_data_reg_n_0_[9] ),
        .I5(\wb_rd_data[31]_i_4_n_0 ),
        .O(mem_rd_data[9]));
  LUT6 #(
    .INIT(64'h0000000033333332)) 
    wb_rd_enable_i_1
       (.I0(mem_rd_enable_i),
        .I1(mem_width[3]),
        .I2(mem_width[2]),
        .I3(\mem_width_reg[0]_0 ),
        .I4(mem_width[1]),
        .I5(rst),
        .O(mem_rd_enable_o));
endmodule

module fifo
   (io_in_empty,
    io_in_full,
    D,
    \q_addr_reg[0] ,
    \q_addr_reg[2] ,
    \q_addr_reg[1] ,
    \q_data_reg[7] ,
    rd_en119_out,
    rst,
    clk,
    data3,
    data2,
    \q_io_dout_reg[0] ,
    data4,
    S,
    \q_io_dout_reg[7] ,
    rd_data,
    \q_io_in_wr_data_reg[7] ,
    \q_io_in_wr_data_reg[7]_0 ,
    \q_io_in_wr_data_reg[7]_1 ,
    q_full_reg_0,
    q_io_in_wr_en,
    \q_rd_ptr_reg[9]_0 ,
    \q_rd_ptr_reg[9]_1 ,
    mem_a,
    q_io_en,
    Q,
    \q_io_dout_reg[0]_0 ,
    rx_empty,
    \q_io_dout[7]_i_10_0 );
  output io_in_empty;
  output io_in_full;
  output [7:0]D;
  output \q_addr_reg[0] ;
  output \q_addr_reg[2] ;
  output \q_addr_reg[1] ;
  output [7:0]\q_data_reg[7] ;
  output rd_en119_out;
  input rst;
  input clk;
  input [7:0]data3;
  input [7:0]data2;
  input \q_io_dout_reg[0] ;
  input [7:0]data4;
  input [2:0]S;
  input [3:0]\q_io_dout_reg[7] ;
  input [7:0]rd_data;
  input \q_io_in_wr_data_reg[7] ;
  input \q_io_in_wr_data_reg[7]_0 ;
  input \q_io_in_wr_data_reg[7]_1 ;
  input q_full_reg_0;
  input q_io_in_wr_en;
  input \q_rd_ptr_reg[9]_0 ;
  input \q_rd_ptr_reg[9]_1 ;
  input [4:0]mem_a;
  input q_io_en;
  input [2:0]Q;
  input [3:0]\q_io_dout_reg[0]_0 ;
  input rx_empty;
  input [7:0]\q_io_dout[7]_i_10_0 ;

  wire [7:0]D;
  wire [2:0]Q;
  wire [2:0]S;
  wire clk;
  wire d_empty;
  wire [9:0]d_empty21_out;
  wire d_empty2_carry__0_i_1_n_0;
  wire d_empty2_carry__0_i_2_n_0;
  wire d_empty2_carry__0_i_3_n_0;
  wire d_empty2_carry__0_i_4_n_0;
  wire d_empty2_carry__0_n_0;
  wire d_empty2_carry__0_n_1;
  wire d_empty2_carry__0_n_2;
  wire d_empty2_carry__0_n_3;
  wire d_empty2_carry__1_i_1_n_0;
  wire d_empty2_carry__1_i_2_n_0;
  wire d_empty2_carry__1_n_3;
  wire d_empty2_carry_i_1_n_0;
  wire d_empty2_carry_i_2_n_0;
  wire d_empty2_carry_i_3_n_0;
  wire d_empty2_carry_i_4__0_n_0;
  wire d_empty2_carry_n_0;
  wire d_empty2_carry_n_1;
  wire d_empty2_carry_n_2;
  wire d_empty2_carry_n_3;
  wire d_full;
  wire [9:0]d_full20_out;
  wire d_full2_carry__0_i_1_n_0;
  wire d_full2_carry__0_i_2_n_0;
  wire d_full2_carry__0_i_3_n_0;
  wire d_full2_carry__0_i_4_n_0;
  wire d_full2_carry__0_n_0;
  wire d_full2_carry__0_n_1;
  wire d_full2_carry__0_n_2;
  wire d_full2_carry__0_n_3;
  wire d_full2_carry__1_i_1_n_0;
  wire d_full2_carry__1_i_2_n_0;
  wire d_full2_carry__1_n_3;
  wire d_full2_carry_i_1_n_0;
  wire d_full2_carry_i_2_n_0;
  wire d_full2_carry_i_3_n_0;
  wire d_full2_carry_i_4_n_0;
  wire d_full2_carry_n_0;
  wire d_full2_carry_n_1;
  wire d_full2_carry_n_2;
  wire d_full2_carry_n_3;
  wire [7:0]data2;
  wire [7:0]data3;
  wire [7:0]data4;
  wire io_in_empty;
  wire io_in_full;
  wire [7:0]io_in_rd_data;
  wire [4:0]mem_a;
  wire [0:0]p_0_in;
  wire [9:1]p_0_in__0;
  wire \q_addr_reg[0] ;
  wire \q_addr_reg[1] ;
  wire \q_addr_reg[2] ;
  wire q_data_array_reg_0_63_0_2_i_1_n_0;
  wire q_data_array_reg_0_63_0_2_i_2_n_0;
  wire q_data_array_reg_0_63_0_2_n_0;
  wire q_data_array_reg_0_63_0_2_n_1;
  wire q_data_array_reg_0_63_0_2_n_2;
  wire q_data_array_reg_0_63_3_5_n_0;
  wire q_data_array_reg_0_63_3_5_n_1;
  wire q_data_array_reg_0_63_3_5_n_2;
  wire q_data_array_reg_0_63_6_6_n_0;
  wire q_data_array_reg_0_63_7_7_n_0;
  wire q_data_array_reg_128_191_0_2_i_1_n_0;
  wire q_data_array_reg_128_191_0_2_n_0;
  wire q_data_array_reg_128_191_0_2_n_1;
  wire q_data_array_reg_128_191_0_2_n_2;
  wire q_data_array_reg_128_191_3_5_n_0;
  wire q_data_array_reg_128_191_3_5_n_1;
  wire q_data_array_reg_128_191_3_5_n_2;
  wire q_data_array_reg_128_191_6_6_n_0;
  wire q_data_array_reg_128_191_7_7_n_0;
  wire q_data_array_reg_192_255_0_2_i_1_n_0;
  wire q_data_array_reg_192_255_0_2_n_0;
  wire q_data_array_reg_192_255_0_2_n_1;
  wire q_data_array_reg_192_255_0_2_n_2;
  wire q_data_array_reg_192_255_3_5_n_0;
  wire q_data_array_reg_192_255_3_5_n_1;
  wire q_data_array_reg_192_255_3_5_n_2;
  wire q_data_array_reg_192_255_6_6_n_0;
  wire q_data_array_reg_192_255_7_7_n_0;
  wire q_data_array_reg_256_319_0_2_i_1_n_0;
  wire q_data_array_reg_256_319_0_2_n_0;
  wire q_data_array_reg_256_319_0_2_n_1;
  wire q_data_array_reg_256_319_0_2_n_2;
  wire q_data_array_reg_256_319_3_5_n_0;
  wire q_data_array_reg_256_319_3_5_n_1;
  wire q_data_array_reg_256_319_3_5_n_2;
  wire q_data_array_reg_256_319_6_6_n_0;
  wire q_data_array_reg_256_319_7_7_n_0;
  wire q_data_array_reg_320_383_0_2_i_1_n_0;
  wire q_data_array_reg_320_383_0_2_n_0;
  wire q_data_array_reg_320_383_0_2_n_1;
  wire q_data_array_reg_320_383_0_2_n_2;
  wire q_data_array_reg_320_383_3_5_n_0;
  wire q_data_array_reg_320_383_3_5_n_1;
  wire q_data_array_reg_320_383_3_5_n_2;
  wire q_data_array_reg_320_383_6_6_n_0;
  wire q_data_array_reg_320_383_7_7_n_0;
  wire q_data_array_reg_384_447_0_2_i_1_n_0;
  wire q_data_array_reg_384_447_0_2_n_0;
  wire q_data_array_reg_384_447_0_2_n_1;
  wire q_data_array_reg_384_447_0_2_n_2;
  wire q_data_array_reg_384_447_3_5_n_0;
  wire q_data_array_reg_384_447_3_5_n_1;
  wire q_data_array_reg_384_447_3_5_n_2;
  wire q_data_array_reg_384_447_6_6_n_0;
  wire q_data_array_reg_384_447_7_7_n_0;
  wire q_data_array_reg_448_511_0_2_i_1_n_0;
  wire q_data_array_reg_448_511_0_2_n_0;
  wire q_data_array_reg_448_511_0_2_n_1;
  wire q_data_array_reg_448_511_0_2_n_2;
  wire q_data_array_reg_448_511_3_5_n_0;
  wire q_data_array_reg_448_511_3_5_n_1;
  wire q_data_array_reg_448_511_3_5_n_2;
  wire q_data_array_reg_448_511_6_6_n_0;
  wire q_data_array_reg_448_511_7_7_n_0;
  wire q_data_array_reg_512_575_0_2_i_1_n_0;
  wire q_data_array_reg_512_575_0_2_n_0;
  wire q_data_array_reg_512_575_0_2_n_1;
  wire q_data_array_reg_512_575_0_2_n_2;
  wire q_data_array_reg_512_575_3_5_n_0;
  wire q_data_array_reg_512_575_3_5_n_1;
  wire q_data_array_reg_512_575_3_5_n_2;
  wire q_data_array_reg_512_575_6_6_n_0;
  wire q_data_array_reg_512_575_7_7_n_0;
  wire q_data_array_reg_576_639_0_2_i_1_n_0;
  wire q_data_array_reg_576_639_0_2_n_0;
  wire q_data_array_reg_576_639_0_2_n_1;
  wire q_data_array_reg_576_639_0_2_n_2;
  wire q_data_array_reg_576_639_3_5_n_0;
  wire q_data_array_reg_576_639_3_5_n_1;
  wire q_data_array_reg_576_639_3_5_n_2;
  wire q_data_array_reg_576_639_6_6_n_0;
  wire q_data_array_reg_576_639_7_7_n_0;
  wire q_data_array_reg_640_703_0_2_i_1_n_0;
  wire q_data_array_reg_640_703_0_2_n_0;
  wire q_data_array_reg_640_703_0_2_n_1;
  wire q_data_array_reg_640_703_0_2_n_2;
  wire q_data_array_reg_640_703_3_5_n_0;
  wire q_data_array_reg_640_703_3_5_n_1;
  wire q_data_array_reg_640_703_3_5_n_2;
  wire q_data_array_reg_640_703_6_6_n_0;
  wire q_data_array_reg_640_703_7_7_n_0;
  wire q_data_array_reg_64_127_0_2_i_1_n_0;
  wire q_data_array_reg_64_127_0_2_n_0;
  wire q_data_array_reg_64_127_0_2_n_1;
  wire q_data_array_reg_64_127_0_2_n_2;
  wire q_data_array_reg_64_127_3_5_n_0;
  wire q_data_array_reg_64_127_3_5_n_1;
  wire q_data_array_reg_64_127_3_5_n_2;
  wire q_data_array_reg_64_127_6_6_n_0;
  wire q_data_array_reg_64_127_7_7_n_0;
  wire q_data_array_reg_704_767_0_2_i_1_n_0;
  wire q_data_array_reg_704_767_0_2_n_0;
  wire q_data_array_reg_704_767_0_2_n_1;
  wire q_data_array_reg_704_767_0_2_n_2;
  wire q_data_array_reg_704_767_3_5_n_0;
  wire q_data_array_reg_704_767_3_5_n_1;
  wire q_data_array_reg_704_767_3_5_n_2;
  wire q_data_array_reg_704_767_6_6_n_0;
  wire q_data_array_reg_704_767_7_7_n_0;
  wire q_data_array_reg_768_831_0_2_i_1_n_0;
  wire q_data_array_reg_768_831_0_2_n_0;
  wire q_data_array_reg_768_831_0_2_n_1;
  wire q_data_array_reg_768_831_0_2_n_2;
  wire q_data_array_reg_768_831_3_5_n_0;
  wire q_data_array_reg_768_831_3_5_n_1;
  wire q_data_array_reg_768_831_3_5_n_2;
  wire q_data_array_reg_768_831_6_6_n_0;
  wire q_data_array_reg_768_831_7_7_n_0;
  wire q_data_array_reg_832_895_0_2_i_1_n_0;
  wire q_data_array_reg_832_895_0_2_n_0;
  wire q_data_array_reg_832_895_0_2_n_1;
  wire q_data_array_reg_832_895_0_2_n_2;
  wire q_data_array_reg_832_895_3_5_n_0;
  wire q_data_array_reg_832_895_3_5_n_1;
  wire q_data_array_reg_832_895_3_5_n_2;
  wire q_data_array_reg_832_895_6_6_n_0;
  wire q_data_array_reg_832_895_7_7_n_0;
  wire q_data_array_reg_896_959_0_2_i_1_n_0;
  wire q_data_array_reg_896_959_0_2_n_0;
  wire q_data_array_reg_896_959_0_2_n_1;
  wire q_data_array_reg_896_959_0_2_n_2;
  wire q_data_array_reg_896_959_3_5_n_0;
  wire q_data_array_reg_896_959_3_5_n_1;
  wire q_data_array_reg_896_959_3_5_n_2;
  wire q_data_array_reg_896_959_6_6_n_0;
  wire q_data_array_reg_896_959_7_7_n_0;
  wire q_data_array_reg_960_1023_0_2_i_1_n_0;
  wire q_data_array_reg_960_1023_0_2_n_0;
  wire q_data_array_reg_960_1023_0_2_n_1;
  wire q_data_array_reg_960_1023_0_2_n_2;
  wire q_data_array_reg_960_1023_3_5_n_0;
  wire q_data_array_reg_960_1023_3_5_n_1;
  wire q_data_array_reg_960_1023_3_5_n_2;
  wire q_data_array_reg_960_1023_6_6_n_0;
  wire q_data_array_reg_960_1023_7_7_n_0;
  wire [7:0]\q_data_reg[7] ;
  wire q_empty_i_3__0_n_0;
  wire q_empty_i_4_n_0;
  wire q_full_i_2_n_0;
  wire q_full_i_3__1_n_0;
  wire q_full_i_4_n_0;
  wire q_full_reg_0;
  wire \q_io_dout[0]_i_2_n_0 ;
  wire \q_io_dout[0]_i_6_n_0 ;
  wire \q_io_dout[0]_i_7_n_0 ;
  wire \q_io_dout[0]_i_8_n_0 ;
  wire \q_io_dout[0]_i_9_n_0 ;
  wire \q_io_dout[1]_i_2_n_0 ;
  wire \q_io_dout[1]_i_6_n_0 ;
  wire \q_io_dout[1]_i_7_n_0 ;
  wire \q_io_dout[1]_i_8_n_0 ;
  wire \q_io_dout[1]_i_9_n_0 ;
  wire \q_io_dout[2]_i_2_n_0 ;
  wire \q_io_dout[2]_i_6_n_0 ;
  wire \q_io_dout[2]_i_7_n_0 ;
  wire \q_io_dout[2]_i_8_n_0 ;
  wire \q_io_dout[2]_i_9_n_0 ;
  wire \q_io_dout[3]_i_2_n_0 ;
  wire \q_io_dout[3]_i_6_n_0 ;
  wire \q_io_dout[3]_i_7_n_0 ;
  wire \q_io_dout[3]_i_8_n_0 ;
  wire \q_io_dout[3]_i_9_n_0 ;
  wire \q_io_dout[4]_i_2_n_0 ;
  wire \q_io_dout[4]_i_6_n_0 ;
  wire \q_io_dout[4]_i_7_n_0 ;
  wire \q_io_dout[4]_i_8_n_0 ;
  wire \q_io_dout[4]_i_9_n_0 ;
  wire \q_io_dout[5]_i_2_n_0 ;
  wire \q_io_dout[5]_i_6_n_0 ;
  wire \q_io_dout[5]_i_7_n_0 ;
  wire \q_io_dout[5]_i_8_n_0 ;
  wire \q_io_dout[5]_i_9_n_0 ;
  wire \q_io_dout[6]_i_2_n_0 ;
  wire \q_io_dout[6]_i_6_n_0 ;
  wire \q_io_dout[6]_i_7_n_0 ;
  wire \q_io_dout[6]_i_8_n_0 ;
  wire \q_io_dout[6]_i_9_n_0 ;
  wire [7:0]\q_io_dout[7]_i_10_0 ;
  wire \q_io_dout[7]_i_10_n_0 ;
  wire \q_io_dout[7]_i_11_n_0 ;
  wire \q_io_dout[7]_i_12_n_0 ;
  wire \q_io_dout[7]_i_13_n_0 ;
  wire \q_io_dout[7]_i_3_n_0 ;
  wire \q_io_dout_reg[0] ;
  wire [3:0]\q_io_dout_reg[0]_0 ;
  wire \q_io_dout_reg[0]_i_4_n_0 ;
  wire \q_io_dout_reg[0]_i_5_n_0 ;
  wire \q_io_dout_reg[1]_i_4_n_0 ;
  wire \q_io_dout_reg[1]_i_5_n_0 ;
  wire \q_io_dout_reg[2]_i_4_n_0 ;
  wire \q_io_dout_reg[2]_i_5_n_0 ;
  wire \q_io_dout_reg[3]_i_4_n_0 ;
  wire \q_io_dout_reg[3]_i_5_n_0 ;
  wire \q_io_dout_reg[4]_i_4_n_0 ;
  wire \q_io_dout_reg[4]_i_5_n_0 ;
  wire \q_io_dout_reg[5]_i_4_n_0 ;
  wire \q_io_dout_reg[5]_i_5_n_0 ;
  wire \q_io_dout_reg[6]_i_4_n_0 ;
  wire \q_io_dout_reg[6]_i_5_n_0 ;
  wire [3:0]\q_io_dout_reg[7] ;
  wire \q_io_dout_reg[7]_i_8_n_0 ;
  wire \q_io_dout_reg[7]_i_9_n_0 ;
  wire q_io_en;
  wire \q_io_in_wr_data[7]_i_3_n_0 ;
  wire \q_io_in_wr_data[7]_i_4_n_0 ;
  wire \q_io_in_wr_data_reg[7] ;
  wire \q_io_in_wr_data_reg[7]_0 ;
  wire \q_io_in_wr_data_reg[7]_1 ;
  wire q_io_in_wr_en;
  wire \q_rd_ptr[1]_i_1__1_n_0 ;
  wire \q_rd_ptr[2]_i_1__1_n_0 ;
  wire \q_rd_ptr[3]_i_1__0_n_0 ;
  wire \q_rd_ptr[4]_i_1__0_n_0 ;
  wire \q_rd_ptr[5]_i_1__0_n_0 ;
  wire \q_rd_ptr[6]_i_1__0_n_0 ;
  wire \q_rd_ptr[6]_i_2__0_n_0 ;
  wire \q_rd_ptr[7]_i_1__0_n_0 ;
  wire \q_rd_ptr[8]_i_1__0_n_0 ;
  wire \q_rd_ptr[9]_i_1__0_n_0 ;
  wire [9:0]q_rd_ptr_reg;
  wire \q_rd_ptr_reg[9]_0 ;
  wire \q_rd_ptr_reg[9]_1 ;
  wire \q_wr_ptr[0]_i_1__0_n_0 ;
  wire \q_wr_ptr[9]_i_3_n_0 ;
  wire [9:0]q_wr_ptr_reg;
  wire [7:0]rd_data;
  wire rd_en119_out;
  wire rd_en_prot;
  wire rst;
  wire rx_empty;
  wire wr_en_prot;
  wire [3:1]NLW_d_empty2_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_d_empty2_carry__1_O_UNCONNECTED;
  wire [3:1]NLW_d_full2_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_d_full2_carry__1_O_UNCONNECTED;
  wire NLW_q_data_array_reg_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_q_data_array_reg_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_q_data_array_reg_0_63_6_6_SPO_UNCONNECTED;
  wire NLW_q_data_array_reg_0_63_7_7_SPO_UNCONNECTED;
  wire NLW_q_data_array_reg_128_191_0_2_DOD_UNCONNECTED;
  wire NLW_q_data_array_reg_128_191_3_5_DOD_UNCONNECTED;
  wire NLW_q_data_array_reg_128_191_6_6_SPO_UNCONNECTED;
  wire NLW_q_data_array_reg_128_191_7_7_SPO_UNCONNECTED;
  wire NLW_q_data_array_reg_192_255_0_2_DOD_UNCONNECTED;
  wire NLW_q_data_array_reg_192_255_3_5_DOD_UNCONNECTED;
  wire NLW_q_data_array_reg_192_255_6_6_SPO_UNCONNECTED;
  wire NLW_q_data_array_reg_192_255_7_7_SPO_UNCONNECTED;
  wire NLW_q_data_array_reg_256_319_0_2_DOD_UNCONNECTED;
  wire NLW_q_data_array_reg_256_319_3_5_DOD_UNCONNECTED;
  wire NLW_q_data_array_reg_256_319_6_6_SPO_UNCONNECTED;
  wire NLW_q_data_array_reg_256_319_7_7_SPO_UNCONNECTED;
  wire NLW_q_data_array_reg_320_383_0_2_DOD_UNCONNECTED;
  wire NLW_q_data_array_reg_320_383_3_5_DOD_UNCONNECTED;
  wire NLW_q_data_array_reg_320_383_6_6_SPO_UNCONNECTED;
  wire NLW_q_data_array_reg_320_383_7_7_SPO_UNCONNECTED;
  wire NLW_q_data_array_reg_384_447_0_2_DOD_UNCONNECTED;
  wire NLW_q_data_array_reg_384_447_3_5_DOD_UNCONNECTED;
  wire NLW_q_data_array_reg_384_447_6_6_SPO_UNCONNECTED;
  wire NLW_q_data_array_reg_384_447_7_7_SPO_UNCONNECTED;
  wire NLW_q_data_array_reg_448_511_0_2_DOD_UNCONNECTED;
  wire NLW_q_data_array_reg_448_511_3_5_DOD_UNCONNECTED;
  wire NLW_q_data_array_reg_448_511_6_6_SPO_UNCONNECTED;
  wire NLW_q_data_array_reg_448_511_7_7_SPO_UNCONNECTED;
  wire NLW_q_data_array_reg_512_575_0_2_DOD_UNCONNECTED;
  wire NLW_q_data_array_reg_512_575_3_5_DOD_UNCONNECTED;
  wire NLW_q_data_array_reg_512_575_6_6_SPO_UNCONNECTED;
  wire NLW_q_data_array_reg_512_575_7_7_SPO_UNCONNECTED;
  wire NLW_q_data_array_reg_576_639_0_2_DOD_UNCONNECTED;
  wire NLW_q_data_array_reg_576_639_3_5_DOD_UNCONNECTED;
  wire NLW_q_data_array_reg_576_639_6_6_SPO_UNCONNECTED;
  wire NLW_q_data_array_reg_576_639_7_7_SPO_UNCONNECTED;
  wire NLW_q_data_array_reg_640_703_0_2_DOD_UNCONNECTED;
  wire NLW_q_data_array_reg_640_703_3_5_DOD_UNCONNECTED;
  wire NLW_q_data_array_reg_640_703_6_6_SPO_UNCONNECTED;
  wire NLW_q_data_array_reg_640_703_7_7_SPO_UNCONNECTED;
  wire NLW_q_data_array_reg_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_q_data_array_reg_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_q_data_array_reg_64_127_6_6_SPO_UNCONNECTED;
  wire NLW_q_data_array_reg_64_127_7_7_SPO_UNCONNECTED;
  wire NLW_q_data_array_reg_704_767_0_2_DOD_UNCONNECTED;
  wire NLW_q_data_array_reg_704_767_3_5_DOD_UNCONNECTED;
  wire NLW_q_data_array_reg_704_767_6_6_SPO_UNCONNECTED;
  wire NLW_q_data_array_reg_704_767_7_7_SPO_UNCONNECTED;
  wire NLW_q_data_array_reg_768_831_0_2_DOD_UNCONNECTED;
  wire NLW_q_data_array_reg_768_831_3_5_DOD_UNCONNECTED;
  wire NLW_q_data_array_reg_768_831_6_6_SPO_UNCONNECTED;
  wire NLW_q_data_array_reg_768_831_7_7_SPO_UNCONNECTED;
  wire NLW_q_data_array_reg_832_895_0_2_DOD_UNCONNECTED;
  wire NLW_q_data_array_reg_832_895_3_5_DOD_UNCONNECTED;
  wire NLW_q_data_array_reg_832_895_6_6_SPO_UNCONNECTED;
  wire NLW_q_data_array_reg_832_895_7_7_SPO_UNCONNECTED;
  wire NLW_q_data_array_reg_896_959_0_2_DOD_UNCONNECTED;
  wire NLW_q_data_array_reg_896_959_3_5_DOD_UNCONNECTED;
  wire NLW_q_data_array_reg_896_959_6_6_SPO_UNCONNECTED;
  wire NLW_q_data_array_reg_896_959_7_7_SPO_UNCONNECTED;
  wire NLW_q_data_array_reg_960_1023_0_2_DOD_UNCONNECTED;
  wire NLW_q_data_array_reg_960_1023_3_5_DOD_UNCONNECTED;
  wire NLW_q_data_array_reg_960_1023_6_6_SPO_UNCONNECTED;
  wire NLW_q_data_array_reg_960_1023_7_7_SPO_UNCONNECTED;

  CARRY4 d_empty2_carry
       (.CI(1'b0),
        .CO({d_empty2_carry_n_0,d_empty2_carry_n_1,d_empty2_carry_n_2,d_empty2_carry_n_3}),
        .CYINIT(1'b1),
        .DI(q_wr_ptr_reg[3:0]),
        .O(d_empty21_out[3:0]),
        .S({d_empty2_carry_i_1_n_0,d_empty2_carry_i_2_n_0,d_empty2_carry_i_3_n_0,d_empty2_carry_i_4__0_n_0}));
  CARRY4 d_empty2_carry__0
       (.CI(d_empty2_carry_n_0),
        .CO({d_empty2_carry__0_n_0,d_empty2_carry__0_n_1,d_empty2_carry__0_n_2,d_empty2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(q_wr_ptr_reg[7:4]),
        .O(d_empty21_out[7:4]),
        .S({d_empty2_carry__0_i_1_n_0,d_empty2_carry__0_i_2_n_0,d_empty2_carry__0_i_3_n_0,d_empty2_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    d_empty2_carry__0_i_1
       (.I0(q_wr_ptr_reg[7]),
        .I1(q_rd_ptr_reg[7]),
        .O(d_empty2_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    d_empty2_carry__0_i_2
       (.I0(q_wr_ptr_reg[6]),
        .I1(q_rd_ptr_reg[6]),
        .O(d_empty2_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    d_empty2_carry__0_i_3
       (.I0(q_wr_ptr_reg[5]),
        .I1(q_rd_ptr_reg[5]),
        .O(d_empty2_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    d_empty2_carry__0_i_4
       (.I0(q_wr_ptr_reg[4]),
        .I1(q_rd_ptr_reg[4]),
        .O(d_empty2_carry__0_i_4_n_0));
  CARRY4 d_empty2_carry__1
       (.CI(d_empty2_carry__0_n_0),
        .CO({NLW_d_empty2_carry__1_CO_UNCONNECTED[3:1],d_empty2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,q_wr_ptr_reg[8]}),
        .O({NLW_d_empty2_carry__1_O_UNCONNECTED[3:2],d_empty21_out[9:8]}),
        .S({1'b0,1'b0,d_empty2_carry__1_i_1_n_0,d_empty2_carry__1_i_2_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    d_empty2_carry__1_i_1
       (.I0(q_rd_ptr_reg[9]),
        .I1(q_wr_ptr_reg[9]),
        .O(d_empty2_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    d_empty2_carry__1_i_2
       (.I0(q_wr_ptr_reg[8]),
        .I1(q_rd_ptr_reg[8]),
        .O(d_empty2_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    d_empty2_carry_i_1
       (.I0(q_wr_ptr_reg[3]),
        .I1(q_rd_ptr_reg[3]),
        .O(d_empty2_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    d_empty2_carry_i_2
       (.I0(q_wr_ptr_reg[2]),
        .I1(q_rd_ptr_reg[2]),
        .O(d_empty2_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    d_empty2_carry_i_3
       (.I0(q_wr_ptr_reg[1]),
        .I1(q_rd_ptr_reg[1]),
        .O(d_empty2_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    d_empty2_carry_i_4__0
       (.I0(q_wr_ptr_reg[0]),
        .I1(q_rd_ptr_reg[0]),
        .O(d_empty2_carry_i_4__0_n_0));
  CARRY4 d_full2_carry
       (.CI(1'b0),
        .CO({d_full2_carry_n_0,d_full2_carry_n_1,d_full2_carry_n_2,d_full2_carry_n_3}),
        .CYINIT(1'b1),
        .DI(q_rd_ptr_reg[3:0]),
        .O(d_full20_out[3:0]),
        .S({d_full2_carry_i_1_n_0,d_full2_carry_i_2_n_0,d_full2_carry_i_3_n_0,d_full2_carry_i_4_n_0}));
  CARRY4 d_full2_carry__0
       (.CI(d_full2_carry_n_0),
        .CO({d_full2_carry__0_n_0,d_full2_carry__0_n_1,d_full2_carry__0_n_2,d_full2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(q_rd_ptr_reg[7:4]),
        .O(d_full20_out[7:4]),
        .S({d_full2_carry__0_i_1_n_0,d_full2_carry__0_i_2_n_0,d_full2_carry__0_i_3_n_0,d_full2_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    d_full2_carry__0_i_1
       (.I0(q_rd_ptr_reg[7]),
        .I1(q_wr_ptr_reg[7]),
        .O(d_full2_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    d_full2_carry__0_i_2
       (.I0(q_rd_ptr_reg[6]),
        .I1(q_wr_ptr_reg[6]),
        .O(d_full2_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    d_full2_carry__0_i_3
       (.I0(q_rd_ptr_reg[5]),
        .I1(q_wr_ptr_reg[5]),
        .O(d_full2_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    d_full2_carry__0_i_4
       (.I0(q_rd_ptr_reg[4]),
        .I1(q_wr_ptr_reg[4]),
        .O(d_full2_carry__0_i_4_n_0));
  CARRY4 d_full2_carry__1
       (.CI(d_full2_carry__0_n_0),
        .CO({NLW_d_full2_carry__1_CO_UNCONNECTED[3:1],d_full2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,q_rd_ptr_reg[8]}),
        .O({NLW_d_full2_carry__1_O_UNCONNECTED[3:2],d_full20_out[9:8]}),
        .S({1'b0,1'b0,d_full2_carry__1_i_1_n_0,d_full2_carry__1_i_2_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    d_full2_carry__1_i_1
       (.I0(q_rd_ptr_reg[9]),
        .I1(q_wr_ptr_reg[9]),
        .O(d_full2_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    d_full2_carry__1_i_2
       (.I0(q_rd_ptr_reg[8]),
        .I1(q_wr_ptr_reg[8]),
        .O(d_full2_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    d_full2_carry_i_1
       (.I0(q_rd_ptr_reg[3]),
        .I1(q_wr_ptr_reg[3]),
        .O(d_full2_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    d_full2_carry_i_2
       (.I0(q_rd_ptr_reg[2]),
        .I1(q_wr_ptr_reg[2]),
        .O(d_full2_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    d_full2_carry_i_3
       (.I0(q_rd_ptr_reg[1]),
        .I1(q_wr_ptr_reg[1]),
        .O(d_full2_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    d_full2_carry_i_4
       (.I0(q_rd_ptr_reg[0]),
        .I1(q_wr_ptr_reg[0]),
        .O(d_full2_carry_i_4_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "hci0/io_in_fifo/q_data_array" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M_UNIQ_BASE_ q_data_array_reg_0_63_0_2
       (.ADDRA(q_rd_ptr_reg[5:0]),
        .ADDRB(q_rd_ptr_reg[5:0]),
        .ADDRC(q_rd_ptr_reg[5:0]),
        .ADDRD(q_wr_ptr_reg[5:0]),
        .DIA(\q_io_dout[7]_i_10_0 [0]),
        .DIB(\q_io_dout[7]_i_10_0 [1]),
        .DIC(\q_io_dout[7]_i_10_0 [2]),
        .DID(1'b0),
        .DOA(q_data_array_reg_0_63_0_2_n_0),
        .DOB(q_data_array_reg_0_63_0_2_n_1),
        .DOC(q_data_array_reg_0_63_0_2_n_2),
        .DOD(NLW_q_data_array_reg_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(q_data_array_reg_0_63_0_2_i_1_n_0));
  LUT5 #(
    .INIT(32'h00000002)) 
    q_data_array_reg_0_63_0_2_i_1
       (.I0(q_data_array_reg_0_63_0_2_i_2_n_0),
        .I1(q_wr_ptr_reg[7]),
        .I2(q_wr_ptr_reg[6]),
        .I3(q_wr_ptr_reg[9]),
        .I4(q_wr_ptr_reg[8]),
        .O(q_data_array_reg_0_63_0_2_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'h02)) 
    q_data_array_reg_0_63_0_2_i_2
       (.I0(q_io_in_wr_en),
        .I1(io_in_full),
        .I2(rst),
        .O(q_data_array_reg_0_63_0_2_i_2_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "hci0/io_in_fifo/q_data_array" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M_HD534 q_data_array_reg_0_63_3_5
       (.ADDRA(q_rd_ptr_reg[5:0]),
        .ADDRB(q_rd_ptr_reg[5:0]),
        .ADDRC(q_rd_ptr_reg[5:0]),
        .ADDRD(q_wr_ptr_reg[5:0]),
        .DIA(\q_io_dout[7]_i_10_0 [3]),
        .DIB(\q_io_dout[7]_i_10_0 [4]),
        .DIC(\q_io_dout[7]_i_10_0 [5]),
        .DID(1'b0),
        .DOA(q_data_array_reg_0_63_3_5_n_0),
        .DOB(q_data_array_reg_0_63_3_5_n_1),
        .DOC(q_data_array_reg_0_63_3_5_n_2),
        .DOD(NLW_q_data_array_reg_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(q_data_array_reg_0_63_0_2_i_1_n_0));
  (* INIT = "64'h0000000000000000" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "hci0/io_in_fifo/q_data_array" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D_UNIQ_BASE_ q_data_array_reg_0_63_6_6
       (.A0(q_wr_ptr_reg[0]),
        .A1(q_wr_ptr_reg[1]),
        .A2(q_wr_ptr_reg[2]),
        .A3(q_wr_ptr_reg[3]),
        .A4(q_wr_ptr_reg[4]),
        .A5(q_wr_ptr_reg[5]),
        .D(\q_io_dout[7]_i_10_0 [6]),
        .DPO(q_data_array_reg_0_63_6_6_n_0),
        .DPRA0(q_rd_ptr_reg[0]),
        .DPRA1(q_rd_ptr_reg[1]),
        .DPRA2(q_rd_ptr_reg[2]),
        .DPRA3(q_rd_ptr_reg[3]),
        .DPRA4(q_rd_ptr_reg[4]),
        .DPRA5(q_rd_ptr_reg[5]),
        .SPO(NLW_q_data_array_reg_0_63_6_6_SPO_UNCONNECTED),
        .WCLK(clk),
        .WE(q_data_array_reg_0_63_0_2_i_1_n_0));
  (* INIT = "64'h0000000000000000" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "hci0/io_in_fifo/q_data_array" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D_HD535 q_data_array_reg_0_63_7_7
       (.A0(q_wr_ptr_reg[0]),
        .A1(q_wr_ptr_reg[1]),
        .A2(q_wr_ptr_reg[2]),
        .A3(q_wr_ptr_reg[3]),
        .A4(q_wr_ptr_reg[4]),
        .A5(q_wr_ptr_reg[5]),
        .D(\q_io_dout[7]_i_10_0 [7]),
        .DPO(q_data_array_reg_0_63_7_7_n_0),
        .DPRA0(q_rd_ptr_reg[0]),
        .DPRA1(q_rd_ptr_reg[1]),
        .DPRA2(q_rd_ptr_reg[2]),
        .DPRA3(q_rd_ptr_reg[3]),
        .DPRA4(q_rd_ptr_reg[4]),
        .DPRA5(q_rd_ptr_reg[5]),
        .SPO(NLW_q_data_array_reg_0_63_7_7_SPO_UNCONNECTED),
        .WCLK(clk),
        .WE(q_data_array_reg_0_63_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "hci0/io_in_fifo/q_data_array" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M_HD536 q_data_array_reg_128_191_0_2
       (.ADDRA(q_rd_ptr_reg[5:0]),
        .ADDRB(q_rd_ptr_reg[5:0]),
        .ADDRC(q_rd_ptr_reg[5:0]),
        .ADDRD(q_wr_ptr_reg[5:0]),
        .DIA(\q_io_dout[7]_i_10_0 [0]),
        .DIB(\q_io_dout[7]_i_10_0 [1]),
        .DIC(\q_io_dout[7]_i_10_0 [2]),
        .DID(1'b0),
        .DOA(q_data_array_reg_128_191_0_2_n_0),
        .DOB(q_data_array_reg_128_191_0_2_n_1),
        .DOC(q_data_array_reg_128_191_0_2_n_2),
        .DOD(NLW_q_data_array_reg_128_191_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(q_data_array_reg_128_191_0_2_i_1_n_0));
  LUT5 #(
    .INIT(32'h00020000)) 
    q_data_array_reg_128_191_0_2_i_1
       (.I0(q_data_array_reg_0_63_0_2_i_2_n_0),
        .I1(q_wr_ptr_reg[8]),
        .I2(q_wr_ptr_reg[6]),
        .I3(q_wr_ptr_reg[9]),
        .I4(q_wr_ptr_reg[7]),
        .O(q_data_array_reg_128_191_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "hci0/io_in_fifo/q_data_array" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M_HD537 q_data_array_reg_128_191_3_5
       (.ADDRA(q_rd_ptr_reg[5:0]),
        .ADDRB(q_rd_ptr_reg[5:0]),
        .ADDRC(q_rd_ptr_reg[5:0]),
        .ADDRD(q_wr_ptr_reg[5:0]),
        .DIA(\q_io_dout[7]_i_10_0 [3]),
        .DIB(\q_io_dout[7]_i_10_0 [4]),
        .DIC(\q_io_dout[7]_i_10_0 [5]),
        .DID(1'b0),
        .DOA(q_data_array_reg_128_191_3_5_n_0),
        .DOB(q_data_array_reg_128_191_3_5_n_1),
        .DOC(q_data_array_reg_128_191_3_5_n_2),
        .DOD(NLW_q_data_array_reg_128_191_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(q_data_array_reg_128_191_0_2_i_1_n_0));
  (* INIT = "64'h0000000000000000" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "hci0/io_in_fifo/q_data_array" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D_HD538 q_data_array_reg_128_191_6_6
       (.A0(q_wr_ptr_reg[0]),
        .A1(q_wr_ptr_reg[1]),
        .A2(q_wr_ptr_reg[2]),
        .A3(q_wr_ptr_reg[3]),
        .A4(q_wr_ptr_reg[4]),
        .A5(q_wr_ptr_reg[5]),
        .D(\q_io_dout[7]_i_10_0 [6]),
        .DPO(q_data_array_reg_128_191_6_6_n_0),
        .DPRA0(q_rd_ptr_reg[0]),
        .DPRA1(q_rd_ptr_reg[1]),
        .DPRA2(q_rd_ptr_reg[2]),
        .DPRA3(q_rd_ptr_reg[3]),
        .DPRA4(q_rd_ptr_reg[4]),
        .DPRA5(q_rd_ptr_reg[5]),
        .SPO(NLW_q_data_array_reg_128_191_6_6_SPO_UNCONNECTED),
        .WCLK(clk),
        .WE(q_data_array_reg_128_191_0_2_i_1_n_0));
  (* INIT = "64'h0000000000000000" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "hci0/io_in_fifo/q_data_array" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D_HD539 q_data_array_reg_128_191_7_7
       (.A0(q_wr_ptr_reg[0]),
        .A1(q_wr_ptr_reg[1]),
        .A2(q_wr_ptr_reg[2]),
        .A3(q_wr_ptr_reg[3]),
        .A4(q_wr_ptr_reg[4]),
        .A5(q_wr_ptr_reg[5]),
        .D(\q_io_dout[7]_i_10_0 [7]),
        .DPO(q_data_array_reg_128_191_7_7_n_0),
        .DPRA0(q_rd_ptr_reg[0]),
        .DPRA1(q_rd_ptr_reg[1]),
        .DPRA2(q_rd_ptr_reg[2]),
        .DPRA3(q_rd_ptr_reg[3]),
        .DPRA4(q_rd_ptr_reg[4]),
        .DPRA5(q_rd_ptr_reg[5]),
        .SPO(NLW_q_data_array_reg_128_191_7_7_SPO_UNCONNECTED),
        .WCLK(clk),
        .WE(q_data_array_reg_128_191_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "hci0/io_in_fifo/q_data_array" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M_HD540 q_data_array_reg_192_255_0_2
       (.ADDRA(q_rd_ptr_reg[5:0]),
        .ADDRB(q_rd_ptr_reg[5:0]),
        .ADDRC(q_rd_ptr_reg[5:0]),
        .ADDRD(q_wr_ptr_reg[5:0]),
        .DIA(\q_io_dout[7]_i_10_0 [0]),
        .DIB(\q_io_dout[7]_i_10_0 [1]),
        .DIC(\q_io_dout[7]_i_10_0 [2]),
        .DID(1'b0),
        .DOA(q_data_array_reg_192_255_0_2_n_0),
        .DOB(q_data_array_reg_192_255_0_2_n_1),
        .DOC(q_data_array_reg_192_255_0_2_n_2),
        .DOD(NLW_q_data_array_reg_192_255_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(q_data_array_reg_192_255_0_2_i_1_n_0));
  LUT5 #(
    .INIT(32'h00400000)) 
    q_data_array_reg_192_255_0_2_i_1
       (.I0(q_wr_ptr_reg[9]),
        .I1(q_wr_ptr_reg[7]),
        .I2(q_wr_ptr_reg[6]),
        .I3(q_wr_ptr_reg[8]),
        .I4(q_data_array_reg_0_63_0_2_i_2_n_0),
        .O(q_data_array_reg_192_255_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "hci0/io_in_fifo/q_data_array" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M_HD541 q_data_array_reg_192_255_3_5
       (.ADDRA(q_rd_ptr_reg[5:0]),
        .ADDRB(q_rd_ptr_reg[5:0]),
        .ADDRC(q_rd_ptr_reg[5:0]),
        .ADDRD(q_wr_ptr_reg[5:0]),
        .DIA(\q_io_dout[7]_i_10_0 [3]),
        .DIB(\q_io_dout[7]_i_10_0 [4]),
        .DIC(\q_io_dout[7]_i_10_0 [5]),
        .DID(1'b0),
        .DOA(q_data_array_reg_192_255_3_5_n_0),
        .DOB(q_data_array_reg_192_255_3_5_n_1),
        .DOC(q_data_array_reg_192_255_3_5_n_2),
        .DOD(NLW_q_data_array_reg_192_255_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(q_data_array_reg_192_255_0_2_i_1_n_0));
  (* INIT = "64'h0000000000000000" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "hci0/io_in_fifo/q_data_array" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D_HD542 q_data_array_reg_192_255_6_6
       (.A0(q_wr_ptr_reg[0]),
        .A1(q_wr_ptr_reg[1]),
        .A2(q_wr_ptr_reg[2]),
        .A3(q_wr_ptr_reg[3]),
        .A4(q_wr_ptr_reg[4]),
        .A5(q_wr_ptr_reg[5]),
        .D(\q_io_dout[7]_i_10_0 [6]),
        .DPO(q_data_array_reg_192_255_6_6_n_0),
        .DPRA0(q_rd_ptr_reg[0]),
        .DPRA1(q_rd_ptr_reg[1]),
        .DPRA2(q_rd_ptr_reg[2]),
        .DPRA3(q_rd_ptr_reg[3]),
        .DPRA4(q_rd_ptr_reg[4]),
        .DPRA5(q_rd_ptr_reg[5]),
        .SPO(NLW_q_data_array_reg_192_255_6_6_SPO_UNCONNECTED),
        .WCLK(clk),
        .WE(q_data_array_reg_192_255_0_2_i_1_n_0));
  (* INIT = "64'h0000000000000000" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "hci0/io_in_fifo/q_data_array" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D_HD543 q_data_array_reg_192_255_7_7
       (.A0(q_wr_ptr_reg[0]),
        .A1(q_wr_ptr_reg[1]),
        .A2(q_wr_ptr_reg[2]),
        .A3(q_wr_ptr_reg[3]),
        .A4(q_wr_ptr_reg[4]),
        .A5(q_wr_ptr_reg[5]),
        .D(\q_io_dout[7]_i_10_0 [7]),
        .DPO(q_data_array_reg_192_255_7_7_n_0),
        .DPRA0(q_rd_ptr_reg[0]),
        .DPRA1(q_rd_ptr_reg[1]),
        .DPRA2(q_rd_ptr_reg[2]),
        .DPRA3(q_rd_ptr_reg[3]),
        .DPRA4(q_rd_ptr_reg[4]),
        .DPRA5(q_rd_ptr_reg[5]),
        .SPO(NLW_q_data_array_reg_192_255_7_7_SPO_UNCONNECTED),
        .WCLK(clk),
        .WE(q_data_array_reg_192_255_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "hci0/io_in_fifo/q_data_array" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M_HD544 q_data_array_reg_256_319_0_2
       (.ADDRA(q_rd_ptr_reg[5:0]),
        .ADDRB(q_rd_ptr_reg[5:0]),
        .ADDRC(q_rd_ptr_reg[5:0]),
        .ADDRD(q_wr_ptr_reg[5:0]),
        .DIA(\q_io_dout[7]_i_10_0 [0]),
        .DIB(\q_io_dout[7]_i_10_0 [1]),
        .DIC(\q_io_dout[7]_i_10_0 [2]),
        .DID(1'b0),
        .DOA(q_data_array_reg_256_319_0_2_n_0),
        .DOB(q_data_array_reg_256_319_0_2_n_1),
        .DOC(q_data_array_reg_256_319_0_2_n_2),
        .DOD(NLW_q_data_array_reg_256_319_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(q_data_array_reg_256_319_0_2_i_1_n_0));
  LUT5 #(
    .INIT(32'h00020000)) 
    q_data_array_reg_256_319_0_2_i_1
       (.I0(q_data_array_reg_0_63_0_2_i_2_n_0),
        .I1(q_wr_ptr_reg[7]),
        .I2(q_wr_ptr_reg[6]),
        .I3(q_wr_ptr_reg[9]),
        .I4(q_wr_ptr_reg[8]),
        .O(q_data_array_reg_256_319_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "hci0/io_in_fifo/q_data_array" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M_HD545 q_data_array_reg_256_319_3_5
       (.ADDRA(q_rd_ptr_reg[5:0]),
        .ADDRB(q_rd_ptr_reg[5:0]),
        .ADDRC(q_rd_ptr_reg[5:0]),
        .ADDRD(q_wr_ptr_reg[5:0]),
        .DIA(\q_io_dout[7]_i_10_0 [3]),
        .DIB(\q_io_dout[7]_i_10_0 [4]),
        .DIC(\q_io_dout[7]_i_10_0 [5]),
        .DID(1'b0),
        .DOA(q_data_array_reg_256_319_3_5_n_0),
        .DOB(q_data_array_reg_256_319_3_5_n_1),
        .DOC(q_data_array_reg_256_319_3_5_n_2),
        .DOD(NLW_q_data_array_reg_256_319_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(q_data_array_reg_256_319_0_2_i_1_n_0));
  (* INIT = "64'h0000000000000000" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "hci0/io_in_fifo/q_data_array" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D_HD546 q_data_array_reg_256_319_6_6
       (.A0(q_wr_ptr_reg[0]),
        .A1(q_wr_ptr_reg[1]),
        .A2(q_wr_ptr_reg[2]),
        .A3(q_wr_ptr_reg[3]),
        .A4(q_wr_ptr_reg[4]),
        .A5(q_wr_ptr_reg[5]),
        .D(\q_io_dout[7]_i_10_0 [6]),
        .DPO(q_data_array_reg_256_319_6_6_n_0),
        .DPRA0(q_rd_ptr_reg[0]),
        .DPRA1(q_rd_ptr_reg[1]),
        .DPRA2(q_rd_ptr_reg[2]),
        .DPRA3(q_rd_ptr_reg[3]),
        .DPRA4(q_rd_ptr_reg[4]),
        .DPRA5(q_rd_ptr_reg[5]),
        .SPO(NLW_q_data_array_reg_256_319_6_6_SPO_UNCONNECTED),
        .WCLK(clk),
        .WE(q_data_array_reg_256_319_0_2_i_1_n_0));
  (* INIT = "64'h0000000000000000" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "hci0/io_in_fifo/q_data_array" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D_HD547 q_data_array_reg_256_319_7_7
       (.A0(q_wr_ptr_reg[0]),
        .A1(q_wr_ptr_reg[1]),
        .A2(q_wr_ptr_reg[2]),
        .A3(q_wr_ptr_reg[3]),
        .A4(q_wr_ptr_reg[4]),
        .A5(q_wr_ptr_reg[5]),
        .D(\q_io_dout[7]_i_10_0 [7]),
        .DPO(q_data_array_reg_256_319_7_7_n_0),
        .DPRA0(q_rd_ptr_reg[0]),
        .DPRA1(q_rd_ptr_reg[1]),
        .DPRA2(q_rd_ptr_reg[2]),
        .DPRA3(q_rd_ptr_reg[3]),
        .DPRA4(q_rd_ptr_reg[4]),
        .DPRA5(q_rd_ptr_reg[5]),
        .SPO(NLW_q_data_array_reg_256_319_7_7_SPO_UNCONNECTED),
        .WCLK(clk),
        .WE(q_data_array_reg_256_319_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "hci0/io_in_fifo/q_data_array" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M_HD548 q_data_array_reg_320_383_0_2
       (.ADDRA(q_rd_ptr_reg[5:0]),
        .ADDRB(q_rd_ptr_reg[5:0]),
        .ADDRC(q_rd_ptr_reg[5:0]),
        .ADDRD(q_wr_ptr_reg[5:0]),
        .DIA(\q_io_dout[7]_i_10_0 [0]),
        .DIB(\q_io_dout[7]_i_10_0 [1]),
        .DIC(\q_io_dout[7]_i_10_0 [2]),
        .DID(1'b0),
        .DOA(q_data_array_reg_320_383_0_2_n_0),
        .DOB(q_data_array_reg_320_383_0_2_n_1),
        .DOC(q_data_array_reg_320_383_0_2_n_2),
        .DOD(NLW_q_data_array_reg_320_383_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(q_data_array_reg_320_383_0_2_i_1_n_0));
  LUT5 #(
    .INIT(32'h00400000)) 
    q_data_array_reg_320_383_0_2_i_1
       (.I0(q_wr_ptr_reg[9]),
        .I1(q_wr_ptr_reg[8]),
        .I2(q_wr_ptr_reg[6]),
        .I3(q_wr_ptr_reg[7]),
        .I4(q_data_array_reg_0_63_0_2_i_2_n_0),
        .O(q_data_array_reg_320_383_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "hci0/io_in_fifo/q_data_array" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M_HD549 q_data_array_reg_320_383_3_5
       (.ADDRA(q_rd_ptr_reg[5:0]),
        .ADDRB(q_rd_ptr_reg[5:0]),
        .ADDRC(q_rd_ptr_reg[5:0]),
        .ADDRD(q_wr_ptr_reg[5:0]),
        .DIA(\q_io_dout[7]_i_10_0 [3]),
        .DIB(\q_io_dout[7]_i_10_0 [4]),
        .DIC(\q_io_dout[7]_i_10_0 [5]),
        .DID(1'b0),
        .DOA(q_data_array_reg_320_383_3_5_n_0),
        .DOB(q_data_array_reg_320_383_3_5_n_1),
        .DOC(q_data_array_reg_320_383_3_5_n_2),
        .DOD(NLW_q_data_array_reg_320_383_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(q_data_array_reg_320_383_0_2_i_1_n_0));
  (* INIT = "64'h0000000000000000" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "hci0/io_in_fifo/q_data_array" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D_HD550 q_data_array_reg_320_383_6_6
       (.A0(q_wr_ptr_reg[0]),
        .A1(q_wr_ptr_reg[1]),
        .A2(q_wr_ptr_reg[2]),
        .A3(q_wr_ptr_reg[3]),
        .A4(q_wr_ptr_reg[4]),
        .A5(q_wr_ptr_reg[5]),
        .D(\q_io_dout[7]_i_10_0 [6]),
        .DPO(q_data_array_reg_320_383_6_6_n_0),
        .DPRA0(q_rd_ptr_reg[0]),
        .DPRA1(q_rd_ptr_reg[1]),
        .DPRA2(q_rd_ptr_reg[2]),
        .DPRA3(q_rd_ptr_reg[3]),
        .DPRA4(q_rd_ptr_reg[4]),
        .DPRA5(q_rd_ptr_reg[5]),
        .SPO(NLW_q_data_array_reg_320_383_6_6_SPO_UNCONNECTED),
        .WCLK(clk),
        .WE(q_data_array_reg_320_383_0_2_i_1_n_0));
  (* INIT = "64'h0000000000000000" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "hci0/io_in_fifo/q_data_array" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D_HD551 q_data_array_reg_320_383_7_7
       (.A0(q_wr_ptr_reg[0]),
        .A1(q_wr_ptr_reg[1]),
        .A2(q_wr_ptr_reg[2]),
        .A3(q_wr_ptr_reg[3]),
        .A4(q_wr_ptr_reg[4]),
        .A5(q_wr_ptr_reg[5]),
        .D(\q_io_dout[7]_i_10_0 [7]),
        .DPO(q_data_array_reg_320_383_7_7_n_0),
        .DPRA0(q_rd_ptr_reg[0]),
        .DPRA1(q_rd_ptr_reg[1]),
        .DPRA2(q_rd_ptr_reg[2]),
        .DPRA3(q_rd_ptr_reg[3]),
        .DPRA4(q_rd_ptr_reg[4]),
        .DPRA5(q_rd_ptr_reg[5]),
        .SPO(NLW_q_data_array_reg_320_383_7_7_SPO_UNCONNECTED),
        .WCLK(clk),
        .WE(q_data_array_reg_320_383_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "hci0/io_in_fifo/q_data_array" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M_HD552 q_data_array_reg_384_447_0_2
       (.ADDRA(q_rd_ptr_reg[5:0]),
        .ADDRB(q_rd_ptr_reg[5:0]),
        .ADDRC(q_rd_ptr_reg[5:0]),
        .ADDRD(q_wr_ptr_reg[5:0]),
        .DIA(\q_io_dout[7]_i_10_0 [0]),
        .DIB(\q_io_dout[7]_i_10_0 [1]),
        .DIC(\q_io_dout[7]_i_10_0 [2]),
        .DID(1'b0),
        .DOA(q_data_array_reg_384_447_0_2_n_0),
        .DOB(q_data_array_reg_384_447_0_2_n_1),
        .DOC(q_data_array_reg_384_447_0_2_n_2),
        .DOD(NLW_q_data_array_reg_384_447_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(q_data_array_reg_384_447_0_2_i_1_n_0));
  LUT5 #(
    .INIT(32'h00400000)) 
    q_data_array_reg_384_447_0_2_i_1
       (.I0(q_wr_ptr_reg[9]),
        .I1(q_wr_ptr_reg[8]),
        .I2(q_wr_ptr_reg[7]),
        .I3(q_wr_ptr_reg[6]),
        .I4(q_data_array_reg_0_63_0_2_i_2_n_0),
        .O(q_data_array_reg_384_447_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "hci0/io_in_fifo/q_data_array" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M_HD553 q_data_array_reg_384_447_3_5
       (.ADDRA(q_rd_ptr_reg[5:0]),
        .ADDRB(q_rd_ptr_reg[5:0]),
        .ADDRC(q_rd_ptr_reg[5:0]),
        .ADDRD(q_wr_ptr_reg[5:0]),
        .DIA(\q_io_dout[7]_i_10_0 [3]),
        .DIB(\q_io_dout[7]_i_10_0 [4]),
        .DIC(\q_io_dout[7]_i_10_0 [5]),
        .DID(1'b0),
        .DOA(q_data_array_reg_384_447_3_5_n_0),
        .DOB(q_data_array_reg_384_447_3_5_n_1),
        .DOC(q_data_array_reg_384_447_3_5_n_2),
        .DOD(NLW_q_data_array_reg_384_447_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(q_data_array_reg_384_447_0_2_i_1_n_0));
  (* INIT = "64'h0000000000000000" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "hci0/io_in_fifo/q_data_array" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D_HD554 q_data_array_reg_384_447_6_6
       (.A0(q_wr_ptr_reg[0]),
        .A1(q_wr_ptr_reg[1]),
        .A2(q_wr_ptr_reg[2]),
        .A3(q_wr_ptr_reg[3]),
        .A4(q_wr_ptr_reg[4]),
        .A5(q_wr_ptr_reg[5]),
        .D(\q_io_dout[7]_i_10_0 [6]),
        .DPO(q_data_array_reg_384_447_6_6_n_0),
        .DPRA0(q_rd_ptr_reg[0]),
        .DPRA1(q_rd_ptr_reg[1]),
        .DPRA2(q_rd_ptr_reg[2]),
        .DPRA3(q_rd_ptr_reg[3]),
        .DPRA4(q_rd_ptr_reg[4]),
        .DPRA5(q_rd_ptr_reg[5]),
        .SPO(NLW_q_data_array_reg_384_447_6_6_SPO_UNCONNECTED),
        .WCLK(clk),
        .WE(q_data_array_reg_384_447_0_2_i_1_n_0));
  (* INIT = "64'h0000000000000000" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "hci0/io_in_fifo/q_data_array" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D_HD555 q_data_array_reg_384_447_7_7
       (.A0(q_wr_ptr_reg[0]),
        .A1(q_wr_ptr_reg[1]),
        .A2(q_wr_ptr_reg[2]),
        .A3(q_wr_ptr_reg[3]),
        .A4(q_wr_ptr_reg[4]),
        .A5(q_wr_ptr_reg[5]),
        .D(\q_io_dout[7]_i_10_0 [7]),
        .DPO(q_data_array_reg_384_447_7_7_n_0),
        .DPRA0(q_rd_ptr_reg[0]),
        .DPRA1(q_rd_ptr_reg[1]),
        .DPRA2(q_rd_ptr_reg[2]),
        .DPRA3(q_rd_ptr_reg[3]),
        .DPRA4(q_rd_ptr_reg[4]),
        .DPRA5(q_rd_ptr_reg[5]),
        .SPO(NLW_q_data_array_reg_384_447_7_7_SPO_UNCONNECTED),
        .WCLK(clk),
        .WE(q_data_array_reg_384_447_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "hci0/io_in_fifo/q_data_array" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M_HD556 q_data_array_reg_448_511_0_2
       (.ADDRA(q_rd_ptr_reg[5:0]),
        .ADDRB(q_rd_ptr_reg[5:0]),
        .ADDRC(q_rd_ptr_reg[5:0]),
        .ADDRD(q_wr_ptr_reg[5:0]),
        .DIA(\q_io_dout[7]_i_10_0 [0]),
        .DIB(\q_io_dout[7]_i_10_0 [1]),
        .DIC(\q_io_dout[7]_i_10_0 [2]),
        .DID(1'b0),
        .DOA(q_data_array_reg_448_511_0_2_n_0),
        .DOB(q_data_array_reg_448_511_0_2_n_1),
        .DOC(q_data_array_reg_448_511_0_2_n_2),
        .DOD(NLW_q_data_array_reg_448_511_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(q_data_array_reg_448_511_0_2_i_1_n_0));
  LUT5 #(
    .INIT(32'h40000000)) 
    q_data_array_reg_448_511_0_2_i_1
       (.I0(q_wr_ptr_reg[9]),
        .I1(q_wr_ptr_reg[7]),
        .I2(q_wr_ptr_reg[6]),
        .I3(q_data_array_reg_0_63_0_2_i_2_n_0),
        .I4(q_wr_ptr_reg[8]),
        .O(q_data_array_reg_448_511_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "hci0/io_in_fifo/q_data_array" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M_HD557 q_data_array_reg_448_511_3_5
       (.ADDRA(q_rd_ptr_reg[5:0]),
        .ADDRB(q_rd_ptr_reg[5:0]),
        .ADDRC(q_rd_ptr_reg[5:0]),
        .ADDRD(q_wr_ptr_reg[5:0]),
        .DIA(\q_io_dout[7]_i_10_0 [3]),
        .DIB(\q_io_dout[7]_i_10_0 [4]),
        .DIC(\q_io_dout[7]_i_10_0 [5]),
        .DID(1'b0),
        .DOA(q_data_array_reg_448_511_3_5_n_0),
        .DOB(q_data_array_reg_448_511_3_5_n_1),
        .DOC(q_data_array_reg_448_511_3_5_n_2),
        .DOD(NLW_q_data_array_reg_448_511_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(q_data_array_reg_448_511_0_2_i_1_n_0));
  (* INIT = "64'h0000000000000000" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "hci0/io_in_fifo/q_data_array" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D_HD558 q_data_array_reg_448_511_6_6
       (.A0(q_wr_ptr_reg[0]),
        .A1(q_wr_ptr_reg[1]),
        .A2(q_wr_ptr_reg[2]),
        .A3(q_wr_ptr_reg[3]),
        .A4(q_wr_ptr_reg[4]),
        .A5(q_wr_ptr_reg[5]),
        .D(\q_io_dout[7]_i_10_0 [6]),
        .DPO(q_data_array_reg_448_511_6_6_n_0),
        .DPRA0(q_rd_ptr_reg[0]),
        .DPRA1(q_rd_ptr_reg[1]),
        .DPRA2(q_rd_ptr_reg[2]),
        .DPRA3(q_rd_ptr_reg[3]),
        .DPRA4(q_rd_ptr_reg[4]),
        .DPRA5(q_rd_ptr_reg[5]),
        .SPO(NLW_q_data_array_reg_448_511_6_6_SPO_UNCONNECTED),
        .WCLK(clk),
        .WE(q_data_array_reg_448_511_0_2_i_1_n_0));
  (* INIT = "64'h0000000000000000" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "hci0/io_in_fifo/q_data_array" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D_HD559 q_data_array_reg_448_511_7_7
       (.A0(q_wr_ptr_reg[0]),
        .A1(q_wr_ptr_reg[1]),
        .A2(q_wr_ptr_reg[2]),
        .A3(q_wr_ptr_reg[3]),
        .A4(q_wr_ptr_reg[4]),
        .A5(q_wr_ptr_reg[5]),
        .D(\q_io_dout[7]_i_10_0 [7]),
        .DPO(q_data_array_reg_448_511_7_7_n_0),
        .DPRA0(q_rd_ptr_reg[0]),
        .DPRA1(q_rd_ptr_reg[1]),
        .DPRA2(q_rd_ptr_reg[2]),
        .DPRA3(q_rd_ptr_reg[3]),
        .DPRA4(q_rd_ptr_reg[4]),
        .DPRA5(q_rd_ptr_reg[5]),
        .SPO(NLW_q_data_array_reg_448_511_7_7_SPO_UNCONNECTED),
        .WCLK(clk),
        .WE(q_data_array_reg_448_511_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "hci0/io_in_fifo/q_data_array" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M_HD560 q_data_array_reg_512_575_0_2
       (.ADDRA(q_rd_ptr_reg[5:0]),
        .ADDRB(q_rd_ptr_reg[5:0]),
        .ADDRC(q_rd_ptr_reg[5:0]),
        .ADDRD(q_wr_ptr_reg[5:0]),
        .DIA(\q_io_dout[7]_i_10_0 [0]),
        .DIB(\q_io_dout[7]_i_10_0 [1]),
        .DIC(\q_io_dout[7]_i_10_0 [2]),
        .DID(1'b0),
        .DOA(q_data_array_reg_512_575_0_2_n_0),
        .DOB(q_data_array_reg_512_575_0_2_n_1),
        .DOC(q_data_array_reg_512_575_0_2_n_2),
        .DOD(NLW_q_data_array_reg_512_575_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(q_data_array_reg_512_575_0_2_i_1_n_0));
  LUT5 #(
    .INIT(32'h00020000)) 
    q_data_array_reg_512_575_0_2_i_1
       (.I0(q_data_array_reg_0_63_0_2_i_2_n_0),
        .I1(q_wr_ptr_reg[7]),
        .I2(q_wr_ptr_reg[6]),
        .I3(q_wr_ptr_reg[8]),
        .I4(q_wr_ptr_reg[9]),
        .O(q_data_array_reg_512_575_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "hci0/io_in_fifo/q_data_array" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M_HD561 q_data_array_reg_512_575_3_5
       (.ADDRA(q_rd_ptr_reg[5:0]),
        .ADDRB(q_rd_ptr_reg[5:0]),
        .ADDRC(q_rd_ptr_reg[5:0]),
        .ADDRD(q_wr_ptr_reg[5:0]),
        .DIA(\q_io_dout[7]_i_10_0 [3]),
        .DIB(\q_io_dout[7]_i_10_0 [4]),
        .DIC(\q_io_dout[7]_i_10_0 [5]),
        .DID(1'b0),
        .DOA(q_data_array_reg_512_575_3_5_n_0),
        .DOB(q_data_array_reg_512_575_3_5_n_1),
        .DOC(q_data_array_reg_512_575_3_5_n_2),
        .DOD(NLW_q_data_array_reg_512_575_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(q_data_array_reg_512_575_0_2_i_1_n_0));
  (* INIT = "64'h0000000000000000" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "hci0/io_in_fifo/q_data_array" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D_HD562 q_data_array_reg_512_575_6_6
       (.A0(q_wr_ptr_reg[0]),
        .A1(q_wr_ptr_reg[1]),
        .A2(q_wr_ptr_reg[2]),
        .A3(q_wr_ptr_reg[3]),
        .A4(q_wr_ptr_reg[4]),
        .A5(q_wr_ptr_reg[5]),
        .D(\q_io_dout[7]_i_10_0 [6]),
        .DPO(q_data_array_reg_512_575_6_6_n_0),
        .DPRA0(q_rd_ptr_reg[0]),
        .DPRA1(q_rd_ptr_reg[1]),
        .DPRA2(q_rd_ptr_reg[2]),
        .DPRA3(q_rd_ptr_reg[3]),
        .DPRA4(q_rd_ptr_reg[4]),
        .DPRA5(q_rd_ptr_reg[5]),
        .SPO(NLW_q_data_array_reg_512_575_6_6_SPO_UNCONNECTED),
        .WCLK(clk),
        .WE(q_data_array_reg_512_575_0_2_i_1_n_0));
  (* INIT = "64'h0000000000000000" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "hci0/io_in_fifo/q_data_array" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D_HD563 q_data_array_reg_512_575_7_7
       (.A0(q_wr_ptr_reg[0]),
        .A1(q_wr_ptr_reg[1]),
        .A2(q_wr_ptr_reg[2]),
        .A3(q_wr_ptr_reg[3]),
        .A4(q_wr_ptr_reg[4]),
        .A5(q_wr_ptr_reg[5]),
        .D(\q_io_dout[7]_i_10_0 [7]),
        .DPO(q_data_array_reg_512_575_7_7_n_0),
        .DPRA0(q_rd_ptr_reg[0]),
        .DPRA1(q_rd_ptr_reg[1]),
        .DPRA2(q_rd_ptr_reg[2]),
        .DPRA3(q_rd_ptr_reg[3]),
        .DPRA4(q_rd_ptr_reg[4]),
        .DPRA5(q_rd_ptr_reg[5]),
        .SPO(NLW_q_data_array_reg_512_575_7_7_SPO_UNCONNECTED),
        .WCLK(clk),
        .WE(q_data_array_reg_512_575_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "hci0/io_in_fifo/q_data_array" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M_HD564 q_data_array_reg_576_639_0_2
       (.ADDRA(q_rd_ptr_reg[5:0]),
        .ADDRB(q_rd_ptr_reg[5:0]),
        .ADDRC(q_rd_ptr_reg[5:0]),
        .ADDRD(q_wr_ptr_reg[5:0]),
        .DIA(\q_io_dout[7]_i_10_0 [0]),
        .DIB(\q_io_dout[7]_i_10_0 [1]),
        .DIC(\q_io_dout[7]_i_10_0 [2]),
        .DID(1'b0),
        .DOA(q_data_array_reg_576_639_0_2_n_0),
        .DOB(q_data_array_reg_576_639_0_2_n_1),
        .DOC(q_data_array_reg_576_639_0_2_n_2),
        .DOD(NLW_q_data_array_reg_576_639_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(q_data_array_reg_576_639_0_2_i_1_n_0));
  LUT5 #(
    .INIT(32'h00400000)) 
    q_data_array_reg_576_639_0_2_i_1
       (.I0(q_wr_ptr_reg[8]),
        .I1(q_wr_ptr_reg[9]),
        .I2(q_wr_ptr_reg[6]),
        .I3(q_wr_ptr_reg[7]),
        .I4(q_data_array_reg_0_63_0_2_i_2_n_0),
        .O(q_data_array_reg_576_639_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "hci0/io_in_fifo/q_data_array" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M_HD565 q_data_array_reg_576_639_3_5
       (.ADDRA(q_rd_ptr_reg[5:0]),
        .ADDRB(q_rd_ptr_reg[5:0]),
        .ADDRC(q_rd_ptr_reg[5:0]),
        .ADDRD(q_wr_ptr_reg[5:0]),
        .DIA(\q_io_dout[7]_i_10_0 [3]),
        .DIB(\q_io_dout[7]_i_10_0 [4]),
        .DIC(\q_io_dout[7]_i_10_0 [5]),
        .DID(1'b0),
        .DOA(q_data_array_reg_576_639_3_5_n_0),
        .DOB(q_data_array_reg_576_639_3_5_n_1),
        .DOC(q_data_array_reg_576_639_3_5_n_2),
        .DOD(NLW_q_data_array_reg_576_639_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(q_data_array_reg_576_639_0_2_i_1_n_0));
  (* INIT = "64'h0000000000000000" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "hci0/io_in_fifo/q_data_array" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D_HD566 q_data_array_reg_576_639_6_6
       (.A0(q_wr_ptr_reg[0]),
        .A1(q_wr_ptr_reg[1]),
        .A2(q_wr_ptr_reg[2]),
        .A3(q_wr_ptr_reg[3]),
        .A4(q_wr_ptr_reg[4]),
        .A5(q_wr_ptr_reg[5]),
        .D(\q_io_dout[7]_i_10_0 [6]),
        .DPO(q_data_array_reg_576_639_6_6_n_0),
        .DPRA0(q_rd_ptr_reg[0]),
        .DPRA1(q_rd_ptr_reg[1]),
        .DPRA2(q_rd_ptr_reg[2]),
        .DPRA3(q_rd_ptr_reg[3]),
        .DPRA4(q_rd_ptr_reg[4]),
        .DPRA5(q_rd_ptr_reg[5]),
        .SPO(NLW_q_data_array_reg_576_639_6_6_SPO_UNCONNECTED),
        .WCLK(clk),
        .WE(q_data_array_reg_576_639_0_2_i_1_n_0));
  (* INIT = "64'h0000000000000000" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "hci0/io_in_fifo/q_data_array" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D_HD567 q_data_array_reg_576_639_7_7
       (.A0(q_wr_ptr_reg[0]),
        .A1(q_wr_ptr_reg[1]),
        .A2(q_wr_ptr_reg[2]),
        .A3(q_wr_ptr_reg[3]),
        .A4(q_wr_ptr_reg[4]),
        .A5(q_wr_ptr_reg[5]),
        .D(\q_io_dout[7]_i_10_0 [7]),
        .DPO(q_data_array_reg_576_639_7_7_n_0),
        .DPRA0(q_rd_ptr_reg[0]),
        .DPRA1(q_rd_ptr_reg[1]),
        .DPRA2(q_rd_ptr_reg[2]),
        .DPRA3(q_rd_ptr_reg[3]),
        .DPRA4(q_rd_ptr_reg[4]),
        .DPRA5(q_rd_ptr_reg[5]),
        .SPO(NLW_q_data_array_reg_576_639_7_7_SPO_UNCONNECTED),
        .WCLK(clk),
        .WE(q_data_array_reg_576_639_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "hci0/io_in_fifo/q_data_array" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M_HD568 q_data_array_reg_640_703_0_2
       (.ADDRA(q_rd_ptr_reg[5:0]),
        .ADDRB(q_rd_ptr_reg[5:0]),
        .ADDRC(q_rd_ptr_reg[5:0]),
        .ADDRD(q_wr_ptr_reg[5:0]),
        .DIA(\q_io_dout[7]_i_10_0 [0]),
        .DIB(\q_io_dout[7]_i_10_0 [1]),
        .DIC(\q_io_dout[7]_i_10_0 [2]),
        .DID(1'b0),
        .DOA(q_data_array_reg_640_703_0_2_n_0),
        .DOB(q_data_array_reg_640_703_0_2_n_1),
        .DOC(q_data_array_reg_640_703_0_2_n_2),
        .DOD(NLW_q_data_array_reg_640_703_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(q_data_array_reg_640_703_0_2_i_1_n_0));
  LUT5 #(
    .INIT(32'h00400000)) 
    q_data_array_reg_640_703_0_2_i_1
       (.I0(q_wr_ptr_reg[8]),
        .I1(q_wr_ptr_reg[9]),
        .I2(q_wr_ptr_reg[7]),
        .I3(q_wr_ptr_reg[6]),
        .I4(q_data_array_reg_0_63_0_2_i_2_n_0),
        .O(q_data_array_reg_640_703_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "hci0/io_in_fifo/q_data_array" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M_HD569 q_data_array_reg_640_703_3_5
       (.ADDRA(q_rd_ptr_reg[5:0]),
        .ADDRB(q_rd_ptr_reg[5:0]),
        .ADDRC(q_rd_ptr_reg[5:0]),
        .ADDRD(q_wr_ptr_reg[5:0]),
        .DIA(\q_io_dout[7]_i_10_0 [3]),
        .DIB(\q_io_dout[7]_i_10_0 [4]),
        .DIC(\q_io_dout[7]_i_10_0 [5]),
        .DID(1'b0),
        .DOA(q_data_array_reg_640_703_3_5_n_0),
        .DOB(q_data_array_reg_640_703_3_5_n_1),
        .DOC(q_data_array_reg_640_703_3_5_n_2),
        .DOD(NLW_q_data_array_reg_640_703_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(q_data_array_reg_640_703_0_2_i_1_n_0));
  (* INIT = "64'h0000000000000000" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "hci0/io_in_fifo/q_data_array" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D_HD570 q_data_array_reg_640_703_6_6
       (.A0(q_wr_ptr_reg[0]),
        .A1(q_wr_ptr_reg[1]),
        .A2(q_wr_ptr_reg[2]),
        .A3(q_wr_ptr_reg[3]),
        .A4(q_wr_ptr_reg[4]),
        .A5(q_wr_ptr_reg[5]),
        .D(\q_io_dout[7]_i_10_0 [6]),
        .DPO(q_data_array_reg_640_703_6_6_n_0),
        .DPRA0(q_rd_ptr_reg[0]),
        .DPRA1(q_rd_ptr_reg[1]),
        .DPRA2(q_rd_ptr_reg[2]),
        .DPRA3(q_rd_ptr_reg[3]),
        .DPRA4(q_rd_ptr_reg[4]),
        .DPRA5(q_rd_ptr_reg[5]),
        .SPO(NLW_q_data_array_reg_640_703_6_6_SPO_UNCONNECTED),
        .WCLK(clk),
        .WE(q_data_array_reg_640_703_0_2_i_1_n_0));
  (* INIT = "64'h0000000000000000" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "hci0/io_in_fifo/q_data_array" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D_HD571 q_data_array_reg_640_703_7_7
       (.A0(q_wr_ptr_reg[0]),
        .A1(q_wr_ptr_reg[1]),
        .A2(q_wr_ptr_reg[2]),
        .A3(q_wr_ptr_reg[3]),
        .A4(q_wr_ptr_reg[4]),
        .A5(q_wr_ptr_reg[5]),
        .D(\q_io_dout[7]_i_10_0 [7]),
        .DPO(q_data_array_reg_640_703_7_7_n_0),
        .DPRA0(q_rd_ptr_reg[0]),
        .DPRA1(q_rd_ptr_reg[1]),
        .DPRA2(q_rd_ptr_reg[2]),
        .DPRA3(q_rd_ptr_reg[3]),
        .DPRA4(q_rd_ptr_reg[4]),
        .DPRA5(q_rd_ptr_reg[5]),
        .SPO(NLW_q_data_array_reg_640_703_7_7_SPO_UNCONNECTED),
        .WCLK(clk),
        .WE(q_data_array_reg_640_703_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "hci0/io_in_fifo/q_data_array" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M_HD572 q_data_array_reg_64_127_0_2
       (.ADDRA(q_rd_ptr_reg[5:0]),
        .ADDRB(q_rd_ptr_reg[5:0]),
        .ADDRC(q_rd_ptr_reg[5:0]),
        .ADDRD(q_wr_ptr_reg[5:0]),
        .DIA(\q_io_dout[7]_i_10_0 [0]),
        .DIB(\q_io_dout[7]_i_10_0 [1]),
        .DIC(\q_io_dout[7]_i_10_0 [2]),
        .DID(1'b0),
        .DOA(q_data_array_reg_64_127_0_2_n_0),
        .DOB(q_data_array_reg_64_127_0_2_n_1),
        .DOC(q_data_array_reg_64_127_0_2_n_2),
        .DOD(NLW_q_data_array_reg_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(q_data_array_reg_64_127_0_2_i_1_n_0));
  LUT5 #(
    .INIT(32'h00020000)) 
    q_data_array_reg_64_127_0_2_i_1
       (.I0(q_data_array_reg_0_63_0_2_i_2_n_0),
        .I1(q_wr_ptr_reg[8]),
        .I2(q_wr_ptr_reg[7]),
        .I3(q_wr_ptr_reg[9]),
        .I4(q_wr_ptr_reg[6]),
        .O(q_data_array_reg_64_127_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "hci0/io_in_fifo/q_data_array" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M_HD573 q_data_array_reg_64_127_3_5
       (.ADDRA(q_rd_ptr_reg[5:0]),
        .ADDRB(q_rd_ptr_reg[5:0]),
        .ADDRC(q_rd_ptr_reg[5:0]),
        .ADDRD(q_wr_ptr_reg[5:0]),
        .DIA(\q_io_dout[7]_i_10_0 [3]),
        .DIB(\q_io_dout[7]_i_10_0 [4]),
        .DIC(\q_io_dout[7]_i_10_0 [5]),
        .DID(1'b0),
        .DOA(q_data_array_reg_64_127_3_5_n_0),
        .DOB(q_data_array_reg_64_127_3_5_n_1),
        .DOC(q_data_array_reg_64_127_3_5_n_2),
        .DOD(NLW_q_data_array_reg_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(q_data_array_reg_64_127_0_2_i_1_n_0));
  (* INIT = "64'h0000000000000000" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "hci0/io_in_fifo/q_data_array" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D_HD574 q_data_array_reg_64_127_6_6
       (.A0(q_wr_ptr_reg[0]),
        .A1(q_wr_ptr_reg[1]),
        .A2(q_wr_ptr_reg[2]),
        .A3(q_wr_ptr_reg[3]),
        .A4(q_wr_ptr_reg[4]),
        .A5(q_wr_ptr_reg[5]),
        .D(\q_io_dout[7]_i_10_0 [6]),
        .DPO(q_data_array_reg_64_127_6_6_n_0),
        .DPRA0(q_rd_ptr_reg[0]),
        .DPRA1(q_rd_ptr_reg[1]),
        .DPRA2(q_rd_ptr_reg[2]),
        .DPRA3(q_rd_ptr_reg[3]),
        .DPRA4(q_rd_ptr_reg[4]),
        .DPRA5(q_rd_ptr_reg[5]),
        .SPO(NLW_q_data_array_reg_64_127_6_6_SPO_UNCONNECTED),
        .WCLK(clk),
        .WE(q_data_array_reg_64_127_0_2_i_1_n_0));
  (* INIT = "64'h0000000000000000" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "hci0/io_in_fifo/q_data_array" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D_HD575 q_data_array_reg_64_127_7_7
       (.A0(q_wr_ptr_reg[0]),
        .A1(q_wr_ptr_reg[1]),
        .A2(q_wr_ptr_reg[2]),
        .A3(q_wr_ptr_reg[3]),
        .A4(q_wr_ptr_reg[4]),
        .A5(q_wr_ptr_reg[5]),
        .D(\q_io_dout[7]_i_10_0 [7]),
        .DPO(q_data_array_reg_64_127_7_7_n_0),
        .DPRA0(q_rd_ptr_reg[0]),
        .DPRA1(q_rd_ptr_reg[1]),
        .DPRA2(q_rd_ptr_reg[2]),
        .DPRA3(q_rd_ptr_reg[3]),
        .DPRA4(q_rd_ptr_reg[4]),
        .DPRA5(q_rd_ptr_reg[5]),
        .SPO(NLW_q_data_array_reg_64_127_7_7_SPO_UNCONNECTED),
        .WCLK(clk),
        .WE(q_data_array_reg_64_127_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "hci0/io_in_fifo/q_data_array" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M_HD576 q_data_array_reg_704_767_0_2
       (.ADDRA(q_rd_ptr_reg[5:0]),
        .ADDRB(q_rd_ptr_reg[5:0]),
        .ADDRC(q_rd_ptr_reg[5:0]),
        .ADDRD(q_wr_ptr_reg[5:0]),
        .DIA(\q_io_dout[7]_i_10_0 [0]),
        .DIB(\q_io_dout[7]_i_10_0 [1]),
        .DIC(\q_io_dout[7]_i_10_0 [2]),
        .DID(1'b0),
        .DOA(q_data_array_reg_704_767_0_2_n_0),
        .DOB(q_data_array_reg_704_767_0_2_n_1),
        .DOC(q_data_array_reg_704_767_0_2_n_2),
        .DOD(NLW_q_data_array_reg_704_767_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(q_data_array_reg_704_767_0_2_i_1_n_0));
  LUT5 #(
    .INIT(32'h40000000)) 
    q_data_array_reg_704_767_0_2_i_1
       (.I0(q_wr_ptr_reg[8]),
        .I1(q_wr_ptr_reg[7]),
        .I2(q_wr_ptr_reg[6]),
        .I3(q_data_array_reg_0_63_0_2_i_2_n_0),
        .I4(q_wr_ptr_reg[9]),
        .O(q_data_array_reg_704_767_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "hci0/io_in_fifo/q_data_array" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M_HD577 q_data_array_reg_704_767_3_5
       (.ADDRA(q_rd_ptr_reg[5:0]),
        .ADDRB(q_rd_ptr_reg[5:0]),
        .ADDRC(q_rd_ptr_reg[5:0]),
        .ADDRD(q_wr_ptr_reg[5:0]),
        .DIA(\q_io_dout[7]_i_10_0 [3]),
        .DIB(\q_io_dout[7]_i_10_0 [4]),
        .DIC(\q_io_dout[7]_i_10_0 [5]),
        .DID(1'b0),
        .DOA(q_data_array_reg_704_767_3_5_n_0),
        .DOB(q_data_array_reg_704_767_3_5_n_1),
        .DOC(q_data_array_reg_704_767_3_5_n_2),
        .DOD(NLW_q_data_array_reg_704_767_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(q_data_array_reg_704_767_0_2_i_1_n_0));
  (* INIT = "64'h0000000000000000" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "hci0/io_in_fifo/q_data_array" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D_HD578 q_data_array_reg_704_767_6_6
       (.A0(q_wr_ptr_reg[0]),
        .A1(q_wr_ptr_reg[1]),
        .A2(q_wr_ptr_reg[2]),
        .A3(q_wr_ptr_reg[3]),
        .A4(q_wr_ptr_reg[4]),
        .A5(q_wr_ptr_reg[5]),
        .D(\q_io_dout[7]_i_10_0 [6]),
        .DPO(q_data_array_reg_704_767_6_6_n_0),
        .DPRA0(q_rd_ptr_reg[0]),
        .DPRA1(q_rd_ptr_reg[1]),
        .DPRA2(q_rd_ptr_reg[2]),
        .DPRA3(q_rd_ptr_reg[3]),
        .DPRA4(q_rd_ptr_reg[4]),
        .DPRA5(q_rd_ptr_reg[5]),
        .SPO(NLW_q_data_array_reg_704_767_6_6_SPO_UNCONNECTED),
        .WCLK(clk),
        .WE(q_data_array_reg_704_767_0_2_i_1_n_0));
  (* INIT = "64'h0000000000000000" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "hci0/io_in_fifo/q_data_array" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D_HD579 q_data_array_reg_704_767_7_7
       (.A0(q_wr_ptr_reg[0]),
        .A1(q_wr_ptr_reg[1]),
        .A2(q_wr_ptr_reg[2]),
        .A3(q_wr_ptr_reg[3]),
        .A4(q_wr_ptr_reg[4]),
        .A5(q_wr_ptr_reg[5]),
        .D(\q_io_dout[7]_i_10_0 [7]),
        .DPO(q_data_array_reg_704_767_7_7_n_0),
        .DPRA0(q_rd_ptr_reg[0]),
        .DPRA1(q_rd_ptr_reg[1]),
        .DPRA2(q_rd_ptr_reg[2]),
        .DPRA3(q_rd_ptr_reg[3]),
        .DPRA4(q_rd_ptr_reg[4]),
        .DPRA5(q_rd_ptr_reg[5]),
        .SPO(NLW_q_data_array_reg_704_767_7_7_SPO_UNCONNECTED),
        .WCLK(clk),
        .WE(q_data_array_reg_704_767_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "hci0/io_in_fifo/q_data_array" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M_HD580 q_data_array_reg_768_831_0_2
       (.ADDRA(q_rd_ptr_reg[5:0]),
        .ADDRB(q_rd_ptr_reg[5:0]),
        .ADDRC(q_rd_ptr_reg[5:0]),
        .ADDRD(q_wr_ptr_reg[5:0]),
        .DIA(\q_io_dout[7]_i_10_0 [0]),
        .DIB(\q_io_dout[7]_i_10_0 [1]),
        .DIC(\q_io_dout[7]_i_10_0 [2]),
        .DID(1'b0),
        .DOA(q_data_array_reg_768_831_0_2_n_0),
        .DOB(q_data_array_reg_768_831_0_2_n_1),
        .DOC(q_data_array_reg_768_831_0_2_n_2),
        .DOD(NLW_q_data_array_reg_768_831_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(q_data_array_reg_768_831_0_2_i_1_n_0));
  LUT5 #(
    .INIT(32'h00400000)) 
    q_data_array_reg_768_831_0_2_i_1
       (.I0(q_wr_ptr_reg[7]),
        .I1(q_wr_ptr_reg[9]),
        .I2(q_wr_ptr_reg[8]),
        .I3(q_wr_ptr_reg[6]),
        .I4(q_data_array_reg_0_63_0_2_i_2_n_0),
        .O(q_data_array_reg_768_831_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "hci0/io_in_fifo/q_data_array" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M_HD581 q_data_array_reg_768_831_3_5
       (.ADDRA(q_rd_ptr_reg[5:0]),
        .ADDRB(q_rd_ptr_reg[5:0]),
        .ADDRC(q_rd_ptr_reg[5:0]),
        .ADDRD(q_wr_ptr_reg[5:0]),
        .DIA(\q_io_dout[7]_i_10_0 [3]),
        .DIB(\q_io_dout[7]_i_10_0 [4]),
        .DIC(\q_io_dout[7]_i_10_0 [5]),
        .DID(1'b0),
        .DOA(q_data_array_reg_768_831_3_5_n_0),
        .DOB(q_data_array_reg_768_831_3_5_n_1),
        .DOC(q_data_array_reg_768_831_3_5_n_2),
        .DOD(NLW_q_data_array_reg_768_831_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(q_data_array_reg_768_831_0_2_i_1_n_0));
  (* INIT = "64'h0000000000000000" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "hci0/io_in_fifo/q_data_array" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D_HD582 q_data_array_reg_768_831_6_6
       (.A0(q_wr_ptr_reg[0]),
        .A1(q_wr_ptr_reg[1]),
        .A2(q_wr_ptr_reg[2]),
        .A3(q_wr_ptr_reg[3]),
        .A4(q_wr_ptr_reg[4]),
        .A5(q_wr_ptr_reg[5]),
        .D(\q_io_dout[7]_i_10_0 [6]),
        .DPO(q_data_array_reg_768_831_6_6_n_0),
        .DPRA0(q_rd_ptr_reg[0]),
        .DPRA1(q_rd_ptr_reg[1]),
        .DPRA2(q_rd_ptr_reg[2]),
        .DPRA3(q_rd_ptr_reg[3]),
        .DPRA4(q_rd_ptr_reg[4]),
        .DPRA5(q_rd_ptr_reg[5]),
        .SPO(NLW_q_data_array_reg_768_831_6_6_SPO_UNCONNECTED),
        .WCLK(clk),
        .WE(q_data_array_reg_768_831_0_2_i_1_n_0));
  (* INIT = "64'h0000000000000000" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "hci0/io_in_fifo/q_data_array" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D_HD583 q_data_array_reg_768_831_7_7
       (.A0(q_wr_ptr_reg[0]),
        .A1(q_wr_ptr_reg[1]),
        .A2(q_wr_ptr_reg[2]),
        .A3(q_wr_ptr_reg[3]),
        .A4(q_wr_ptr_reg[4]),
        .A5(q_wr_ptr_reg[5]),
        .D(\q_io_dout[7]_i_10_0 [7]),
        .DPO(q_data_array_reg_768_831_7_7_n_0),
        .DPRA0(q_rd_ptr_reg[0]),
        .DPRA1(q_rd_ptr_reg[1]),
        .DPRA2(q_rd_ptr_reg[2]),
        .DPRA3(q_rd_ptr_reg[3]),
        .DPRA4(q_rd_ptr_reg[4]),
        .DPRA5(q_rd_ptr_reg[5]),
        .SPO(NLW_q_data_array_reg_768_831_7_7_SPO_UNCONNECTED),
        .WCLK(clk),
        .WE(q_data_array_reg_768_831_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "hci0/io_in_fifo/q_data_array" *) 
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M_HD584 q_data_array_reg_832_895_0_2
       (.ADDRA(q_rd_ptr_reg[5:0]),
        .ADDRB(q_rd_ptr_reg[5:0]),
        .ADDRC(q_rd_ptr_reg[5:0]),
        .ADDRD(q_wr_ptr_reg[5:0]),
        .DIA(\q_io_dout[7]_i_10_0 [0]),
        .DIB(\q_io_dout[7]_i_10_0 [1]),
        .DIC(\q_io_dout[7]_i_10_0 [2]),
        .DID(1'b0),
        .DOA(q_data_array_reg_832_895_0_2_n_0),
        .DOB(q_data_array_reg_832_895_0_2_n_1),
        .DOC(q_data_array_reg_832_895_0_2_n_2),
        .DOD(NLW_q_data_array_reg_832_895_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(q_data_array_reg_832_895_0_2_i_1_n_0));
  LUT5 #(
    .INIT(32'h40000000)) 
    q_data_array_reg_832_895_0_2_i_1
       (.I0(q_wr_ptr_reg[7]),
        .I1(q_wr_ptr_reg[8]),
        .I2(q_wr_ptr_reg[6]),
        .I3(q_data_array_reg_0_63_0_2_i_2_n_0),
        .I4(q_wr_ptr_reg[9]),
        .O(q_data_array_reg_832_895_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "hci0/io_in_fifo/q_data_array" *) 
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M_HD585 q_data_array_reg_832_895_3_5
       (.ADDRA(q_rd_ptr_reg[5:0]),
        .ADDRB(q_rd_ptr_reg[5:0]),
        .ADDRC(q_rd_ptr_reg[5:0]),
        .ADDRD(q_wr_ptr_reg[5:0]),
        .DIA(\q_io_dout[7]_i_10_0 [3]),
        .DIB(\q_io_dout[7]_i_10_0 [4]),
        .DIC(\q_io_dout[7]_i_10_0 [5]),
        .DID(1'b0),
        .DOA(q_data_array_reg_832_895_3_5_n_0),
        .DOB(q_data_array_reg_832_895_3_5_n_1),
        .DOC(q_data_array_reg_832_895_3_5_n_2),
        .DOD(NLW_q_data_array_reg_832_895_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(q_data_array_reg_832_895_0_2_i_1_n_0));
  (* INIT = "64'h0000000000000000" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "hci0/io_in_fifo/q_data_array" *) 
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D_HD586 q_data_array_reg_832_895_6_6
       (.A0(q_wr_ptr_reg[0]),
        .A1(q_wr_ptr_reg[1]),
        .A2(q_wr_ptr_reg[2]),
        .A3(q_wr_ptr_reg[3]),
        .A4(q_wr_ptr_reg[4]),
        .A5(q_wr_ptr_reg[5]),
        .D(\q_io_dout[7]_i_10_0 [6]),
        .DPO(q_data_array_reg_832_895_6_6_n_0),
        .DPRA0(q_rd_ptr_reg[0]),
        .DPRA1(q_rd_ptr_reg[1]),
        .DPRA2(q_rd_ptr_reg[2]),
        .DPRA3(q_rd_ptr_reg[3]),
        .DPRA4(q_rd_ptr_reg[4]),
        .DPRA5(q_rd_ptr_reg[5]),
        .SPO(NLW_q_data_array_reg_832_895_6_6_SPO_UNCONNECTED),
        .WCLK(clk),
        .WE(q_data_array_reg_832_895_0_2_i_1_n_0));
  (* INIT = "64'h0000000000000000" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "hci0/io_in_fifo/q_data_array" *) 
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D_HD587 q_data_array_reg_832_895_7_7
       (.A0(q_wr_ptr_reg[0]),
        .A1(q_wr_ptr_reg[1]),
        .A2(q_wr_ptr_reg[2]),
        .A3(q_wr_ptr_reg[3]),
        .A4(q_wr_ptr_reg[4]),
        .A5(q_wr_ptr_reg[5]),
        .D(\q_io_dout[7]_i_10_0 [7]),
        .DPO(q_data_array_reg_832_895_7_7_n_0),
        .DPRA0(q_rd_ptr_reg[0]),
        .DPRA1(q_rd_ptr_reg[1]),
        .DPRA2(q_rd_ptr_reg[2]),
        .DPRA3(q_rd_ptr_reg[3]),
        .DPRA4(q_rd_ptr_reg[4]),
        .DPRA5(q_rd_ptr_reg[5]),
        .SPO(NLW_q_data_array_reg_832_895_7_7_SPO_UNCONNECTED),
        .WCLK(clk),
        .WE(q_data_array_reg_832_895_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "hci0/io_in_fifo/q_data_array" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M_HD588 q_data_array_reg_896_959_0_2
       (.ADDRA(q_rd_ptr_reg[5:0]),
        .ADDRB(q_rd_ptr_reg[5:0]),
        .ADDRC(q_rd_ptr_reg[5:0]),
        .ADDRD(q_wr_ptr_reg[5:0]),
        .DIA(\q_io_dout[7]_i_10_0 [0]),
        .DIB(\q_io_dout[7]_i_10_0 [1]),
        .DIC(\q_io_dout[7]_i_10_0 [2]),
        .DID(1'b0),
        .DOA(q_data_array_reg_896_959_0_2_n_0),
        .DOB(q_data_array_reg_896_959_0_2_n_1),
        .DOC(q_data_array_reg_896_959_0_2_n_2),
        .DOD(NLW_q_data_array_reg_896_959_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(q_data_array_reg_896_959_0_2_i_1_n_0));
  LUT5 #(
    .INIT(32'h40000000)) 
    q_data_array_reg_896_959_0_2_i_1
       (.I0(q_wr_ptr_reg[6]),
        .I1(q_wr_ptr_reg[8]),
        .I2(q_wr_ptr_reg[7]),
        .I3(q_data_array_reg_0_63_0_2_i_2_n_0),
        .I4(q_wr_ptr_reg[9]),
        .O(q_data_array_reg_896_959_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "hci0/io_in_fifo/q_data_array" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M_HD589 q_data_array_reg_896_959_3_5
       (.ADDRA(q_rd_ptr_reg[5:0]),
        .ADDRB(q_rd_ptr_reg[5:0]),
        .ADDRC(q_rd_ptr_reg[5:0]),
        .ADDRD(q_wr_ptr_reg[5:0]),
        .DIA(\q_io_dout[7]_i_10_0 [3]),
        .DIB(\q_io_dout[7]_i_10_0 [4]),
        .DIC(\q_io_dout[7]_i_10_0 [5]),
        .DID(1'b0),
        .DOA(q_data_array_reg_896_959_3_5_n_0),
        .DOB(q_data_array_reg_896_959_3_5_n_1),
        .DOC(q_data_array_reg_896_959_3_5_n_2),
        .DOD(NLW_q_data_array_reg_896_959_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(q_data_array_reg_896_959_0_2_i_1_n_0));
  (* INIT = "64'h0000000000000000" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "hci0/io_in_fifo/q_data_array" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D_HD590 q_data_array_reg_896_959_6_6
       (.A0(q_wr_ptr_reg[0]),
        .A1(q_wr_ptr_reg[1]),
        .A2(q_wr_ptr_reg[2]),
        .A3(q_wr_ptr_reg[3]),
        .A4(q_wr_ptr_reg[4]),
        .A5(q_wr_ptr_reg[5]),
        .D(\q_io_dout[7]_i_10_0 [6]),
        .DPO(q_data_array_reg_896_959_6_6_n_0),
        .DPRA0(q_rd_ptr_reg[0]),
        .DPRA1(q_rd_ptr_reg[1]),
        .DPRA2(q_rd_ptr_reg[2]),
        .DPRA3(q_rd_ptr_reg[3]),
        .DPRA4(q_rd_ptr_reg[4]),
        .DPRA5(q_rd_ptr_reg[5]),
        .SPO(NLW_q_data_array_reg_896_959_6_6_SPO_UNCONNECTED),
        .WCLK(clk),
        .WE(q_data_array_reg_896_959_0_2_i_1_n_0));
  (* INIT = "64'h0000000000000000" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "hci0/io_in_fifo/q_data_array" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D_HD591 q_data_array_reg_896_959_7_7
       (.A0(q_wr_ptr_reg[0]),
        .A1(q_wr_ptr_reg[1]),
        .A2(q_wr_ptr_reg[2]),
        .A3(q_wr_ptr_reg[3]),
        .A4(q_wr_ptr_reg[4]),
        .A5(q_wr_ptr_reg[5]),
        .D(\q_io_dout[7]_i_10_0 [7]),
        .DPO(q_data_array_reg_896_959_7_7_n_0),
        .DPRA0(q_rd_ptr_reg[0]),
        .DPRA1(q_rd_ptr_reg[1]),
        .DPRA2(q_rd_ptr_reg[2]),
        .DPRA3(q_rd_ptr_reg[3]),
        .DPRA4(q_rd_ptr_reg[4]),
        .DPRA5(q_rd_ptr_reg[5]),
        .SPO(NLW_q_data_array_reg_896_959_7_7_SPO_UNCONNECTED),
        .WCLK(clk),
        .WE(q_data_array_reg_896_959_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "hci0/io_in_fifo/q_data_array" *) 
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M_HD592 q_data_array_reg_960_1023_0_2
       (.ADDRA(q_rd_ptr_reg[5:0]),
        .ADDRB(q_rd_ptr_reg[5:0]),
        .ADDRC(q_rd_ptr_reg[5:0]),
        .ADDRD(q_wr_ptr_reg[5:0]),
        .DIA(\q_io_dout[7]_i_10_0 [0]),
        .DIB(\q_io_dout[7]_i_10_0 [1]),
        .DIC(\q_io_dout[7]_i_10_0 [2]),
        .DID(1'b0),
        .DOA(q_data_array_reg_960_1023_0_2_n_0),
        .DOB(q_data_array_reg_960_1023_0_2_n_1),
        .DOC(q_data_array_reg_960_1023_0_2_n_2),
        .DOD(NLW_q_data_array_reg_960_1023_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(q_data_array_reg_960_1023_0_2_i_1_n_0));
  LUT5 #(
    .INIT(32'h80000000)) 
    q_data_array_reg_960_1023_0_2_i_1
       (.I0(q_data_array_reg_0_63_0_2_i_2_n_0),
        .I1(q_wr_ptr_reg[7]),
        .I2(q_wr_ptr_reg[6]),
        .I3(q_wr_ptr_reg[9]),
        .I4(q_wr_ptr_reg[8]),
        .O(q_data_array_reg_960_1023_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "hci0/io_in_fifo/q_data_array" *) 
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M_HD593 q_data_array_reg_960_1023_3_5
       (.ADDRA(q_rd_ptr_reg[5:0]),
        .ADDRB(q_rd_ptr_reg[5:0]),
        .ADDRC(q_rd_ptr_reg[5:0]),
        .ADDRD(q_wr_ptr_reg[5:0]),
        .DIA(\q_io_dout[7]_i_10_0 [3]),
        .DIB(\q_io_dout[7]_i_10_0 [4]),
        .DIC(\q_io_dout[7]_i_10_0 [5]),
        .DID(1'b0),
        .DOA(q_data_array_reg_960_1023_3_5_n_0),
        .DOB(q_data_array_reg_960_1023_3_5_n_1),
        .DOC(q_data_array_reg_960_1023_3_5_n_2),
        .DOD(NLW_q_data_array_reg_960_1023_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(q_data_array_reg_960_1023_0_2_i_1_n_0));
  (* INIT = "64'h0000000000000000" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "hci0/io_in_fifo/q_data_array" *) 
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D_HD594 q_data_array_reg_960_1023_6_6
       (.A0(q_wr_ptr_reg[0]),
        .A1(q_wr_ptr_reg[1]),
        .A2(q_wr_ptr_reg[2]),
        .A3(q_wr_ptr_reg[3]),
        .A4(q_wr_ptr_reg[4]),
        .A5(q_wr_ptr_reg[5]),
        .D(\q_io_dout[7]_i_10_0 [6]),
        .DPO(q_data_array_reg_960_1023_6_6_n_0),
        .DPRA0(q_rd_ptr_reg[0]),
        .DPRA1(q_rd_ptr_reg[1]),
        .DPRA2(q_rd_ptr_reg[2]),
        .DPRA3(q_rd_ptr_reg[3]),
        .DPRA4(q_rd_ptr_reg[4]),
        .DPRA5(q_rd_ptr_reg[5]),
        .SPO(NLW_q_data_array_reg_960_1023_6_6_SPO_UNCONNECTED),
        .WCLK(clk),
        .WE(q_data_array_reg_960_1023_0_2_i_1_n_0));
  (* INIT = "64'h0000000000000000" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "hci0/io_in_fifo/q_data_array" *) 
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D_HD595 q_data_array_reg_960_1023_7_7
       (.A0(q_wr_ptr_reg[0]),
        .A1(q_wr_ptr_reg[1]),
        .A2(q_wr_ptr_reg[2]),
        .A3(q_wr_ptr_reg[3]),
        .A4(q_wr_ptr_reg[4]),
        .A5(q_wr_ptr_reg[5]),
        .D(\q_io_dout[7]_i_10_0 [7]),
        .DPO(q_data_array_reg_960_1023_7_7_n_0),
        .DPRA0(q_rd_ptr_reg[0]),
        .DPRA1(q_rd_ptr_reg[1]),
        .DPRA2(q_rd_ptr_reg[2]),
        .DPRA3(q_rd_ptr_reg[3]),
        .DPRA4(q_rd_ptr_reg[4]),
        .DPRA5(q_rd_ptr_reg[5]),
        .SPO(NLW_q_data_array_reg_960_1023_7_7_SPO_UNCONNECTED),
        .WCLK(clk),
        .WE(q_data_array_reg_960_1023_0_2_i_1_n_0));
  LUT5 #(
    .INIT(32'h8AFF8A8A)) 
    q_empty_i_1__0
       (.I0(io_in_empty),
        .I1(io_in_full),
        .I2(q_io_in_wr_en),
        .I3(q_full_reg_0),
        .I4(q_empty_i_3__0_n_0),
        .O(d_empty));
  LUT5 #(
    .INIT(32'h00000200)) 
    q_empty_i_3__0
       (.I0(q_empty_i_4_n_0),
        .I1(d_empty21_out[2]),
        .I2(d_empty21_out[3]),
        .I3(d_empty21_out[0]),
        .I4(d_empty21_out[1]),
        .O(q_empty_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    q_empty_i_4
       (.I0(d_empty21_out[4]),
        .I1(d_empty21_out[5]),
        .I2(d_empty21_out[6]),
        .I3(d_empty21_out[7]),
        .I4(d_empty21_out[9]),
        .I5(d_empty21_out[8]),
        .O(q_empty_i_4_n_0));
  FDSE #(
    .INIT(1'b1)) 
    q_empty_reg
       (.C(clk),
        .CE(1'b1),
        .D(d_empty),
        .Q(io_in_empty),
        .S(rst));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    q_full_i_1__0
       (.I0(io_in_full),
        .I1(q_full_reg_0),
        .I2(q_full_i_2_n_0),
        .O(d_full));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    q_full_i_2
       (.I0(q_full_i_3__1_n_0),
        .I1(d_full20_out[9]),
        .I2(d_full20_out[8]),
        .I3(q_io_in_wr_en),
        .I4(io_in_full),
        .I5(q_full_i_4_n_0),
        .O(q_full_i_2_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    q_full_i_3__1
       (.I0(d_full20_out[7]),
        .I1(d_full20_out[6]),
        .I2(d_full20_out[5]),
        .I3(d_full20_out[4]),
        .O(q_full_i_3__1_n_0));
  LUT4 #(
    .INIT(16'h0004)) 
    q_full_i_4
       (.I0(d_full20_out[1]),
        .I1(d_full20_out[0]),
        .I2(d_full20_out[3]),
        .I3(d_full20_out[2]),
        .O(q_full_i_4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    q_full_reg
       (.C(clk),
        .CE(1'b1),
        .D(d_full),
        .Q(io_in_full),
        .R(rst));
  LUT6 #(
    .INIT(64'hBAEAAAEABAAAAAAA)) 
    \q_io_dout[0]_i_1 
       (.I0(\q_io_dout[0]_i_2_n_0 ),
        .I1(\q_addr_reg[0] ),
        .I2(\q_addr_reg[2] ),
        .I3(\q_addr_reg[1] ),
        .I4(data3[0]),
        .I5(data2[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hF000000000CC00AA)) 
    \q_io_dout[0]_i_2 
       (.I0(io_in_rd_data[0]),
        .I1(\q_io_dout_reg[0] ),
        .I2(data4[0]),
        .I3(\q_addr_reg[1] ),
        .I4(\q_addr_reg[2] ),
        .I5(\q_addr_reg[0] ),
        .O(\q_io_dout[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \q_io_dout[0]_i_6 
       (.I0(q_data_array_reg_192_255_0_2_n_0),
        .I1(q_data_array_reg_128_191_0_2_n_0),
        .I2(q_rd_ptr_reg[7]),
        .I3(q_data_array_reg_64_127_0_2_n_0),
        .I4(q_rd_ptr_reg[6]),
        .I5(q_data_array_reg_0_63_0_2_n_0),
        .O(\q_io_dout[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \q_io_dout[0]_i_7 
       (.I0(q_data_array_reg_448_511_0_2_n_0),
        .I1(q_data_array_reg_384_447_0_2_n_0),
        .I2(q_rd_ptr_reg[7]),
        .I3(q_data_array_reg_320_383_0_2_n_0),
        .I4(q_rd_ptr_reg[6]),
        .I5(q_data_array_reg_256_319_0_2_n_0),
        .O(\q_io_dout[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \q_io_dout[0]_i_8 
       (.I0(q_data_array_reg_704_767_0_2_n_0),
        .I1(q_data_array_reg_640_703_0_2_n_0),
        .I2(q_rd_ptr_reg[7]),
        .I3(q_data_array_reg_576_639_0_2_n_0),
        .I4(q_rd_ptr_reg[6]),
        .I5(q_data_array_reg_512_575_0_2_n_0),
        .O(\q_io_dout[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \q_io_dout[0]_i_9 
       (.I0(q_data_array_reg_960_1023_0_2_n_0),
        .I1(q_data_array_reg_896_959_0_2_n_0),
        .I2(q_rd_ptr_reg[7]),
        .I3(q_data_array_reg_832_895_0_2_n_0),
        .I4(q_rd_ptr_reg[6]),
        .I5(q_data_array_reg_768_831_0_2_n_0),
        .O(\q_io_dout[0]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hBAEAAAEABAAAAAAA)) 
    \q_io_dout[1]_i_1 
       (.I0(\q_io_dout[1]_i_2_n_0 ),
        .I1(\q_addr_reg[0] ),
        .I2(\q_addr_reg[2] ),
        .I3(\q_addr_reg[1] ),
        .I4(data3[1]),
        .I5(data2[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hF000000000CC00AA)) 
    \q_io_dout[1]_i_2 
       (.I0(io_in_rd_data[1]),
        .I1(S[0]),
        .I2(data4[1]),
        .I3(\q_addr_reg[1] ),
        .I4(\q_addr_reg[2] ),
        .I5(\q_addr_reg[0] ),
        .O(\q_io_dout[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \q_io_dout[1]_i_6 
       (.I0(q_data_array_reg_192_255_0_2_n_1),
        .I1(q_data_array_reg_128_191_0_2_n_1),
        .I2(q_rd_ptr_reg[7]),
        .I3(q_data_array_reg_64_127_0_2_n_1),
        .I4(q_rd_ptr_reg[6]),
        .I5(q_data_array_reg_0_63_0_2_n_1),
        .O(\q_io_dout[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \q_io_dout[1]_i_7 
       (.I0(q_data_array_reg_448_511_0_2_n_1),
        .I1(q_data_array_reg_384_447_0_2_n_1),
        .I2(q_rd_ptr_reg[7]),
        .I3(q_data_array_reg_320_383_0_2_n_1),
        .I4(q_rd_ptr_reg[6]),
        .I5(q_data_array_reg_256_319_0_2_n_1),
        .O(\q_io_dout[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \q_io_dout[1]_i_8 
       (.I0(q_data_array_reg_704_767_0_2_n_1),
        .I1(q_data_array_reg_640_703_0_2_n_1),
        .I2(q_rd_ptr_reg[7]),
        .I3(q_data_array_reg_576_639_0_2_n_1),
        .I4(q_rd_ptr_reg[6]),
        .I5(q_data_array_reg_512_575_0_2_n_1),
        .O(\q_io_dout[1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \q_io_dout[1]_i_9 
       (.I0(q_data_array_reg_960_1023_0_2_n_1),
        .I1(q_data_array_reg_896_959_0_2_n_1),
        .I2(q_rd_ptr_reg[7]),
        .I3(q_data_array_reg_832_895_0_2_n_1),
        .I4(q_rd_ptr_reg[6]),
        .I5(q_data_array_reg_768_831_0_2_n_1),
        .O(\q_io_dout[1]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hBAEAAAEABAAAAAAA)) 
    \q_io_dout[2]_i_1 
       (.I0(\q_io_dout[2]_i_2_n_0 ),
        .I1(\q_addr_reg[0] ),
        .I2(\q_addr_reg[2] ),
        .I3(\q_addr_reg[1] ),
        .I4(data3[2]),
        .I5(data2[2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hF000000000CC00AA)) 
    \q_io_dout[2]_i_2 
       (.I0(io_in_rd_data[2]),
        .I1(S[1]),
        .I2(data4[2]),
        .I3(\q_addr_reg[1] ),
        .I4(\q_addr_reg[2] ),
        .I5(\q_addr_reg[0] ),
        .O(\q_io_dout[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \q_io_dout[2]_i_6 
       (.I0(q_data_array_reg_192_255_0_2_n_2),
        .I1(q_data_array_reg_128_191_0_2_n_2),
        .I2(q_rd_ptr_reg[7]),
        .I3(q_data_array_reg_64_127_0_2_n_2),
        .I4(q_rd_ptr_reg[6]),
        .I5(q_data_array_reg_0_63_0_2_n_2),
        .O(\q_io_dout[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \q_io_dout[2]_i_7 
       (.I0(q_data_array_reg_448_511_0_2_n_2),
        .I1(q_data_array_reg_384_447_0_2_n_2),
        .I2(q_rd_ptr_reg[7]),
        .I3(q_data_array_reg_320_383_0_2_n_2),
        .I4(q_rd_ptr_reg[6]),
        .I5(q_data_array_reg_256_319_0_2_n_2),
        .O(\q_io_dout[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \q_io_dout[2]_i_8 
       (.I0(q_data_array_reg_704_767_0_2_n_2),
        .I1(q_data_array_reg_640_703_0_2_n_2),
        .I2(q_rd_ptr_reg[7]),
        .I3(q_data_array_reg_576_639_0_2_n_2),
        .I4(q_rd_ptr_reg[6]),
        .I5(q_data_array_reg_512_575_0_2_n_2),
        .O(\q_io_dout[2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \q_io_dout[2]_i_9 
       (.I0(q_data_array_reg_960_1023_0_2_n_2),
        .I1(q_data_array_reg_896_959_0_2_n_2),
        .I2(q_rd_ptr_reg[7]),
        .I3(q_data_array_reg_832_895_0_2_n_2),
        .I4(q_rd_ptr_reg[6]),
        .I5(q_data_array_reg_768_831_0_2_n_2),
        .O(\q_io_dout[2]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hBAEAAAEABAAAAAAA)) 
    \q_io_dout[3]_i_1 
       (.I0(\q_io_dout[3]_i_2_n_0 ),
        .I1(\q_addr_reg[0] ),
        .I2(\q_addr_reg[2] ),
        .I3(\q_addr_reg[1] ),
        .I4(data3[3]),
        .I5(data2[3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hF000000000CC00AA)) 
    \q_io_dout[3]_i_2 
       (.I0(io_in_rd_data[3]),
        .I1(S[2]),
        .I2(data4[3]),
        .I3(\q_addr_reg[1] ),
        .I4(\q_addr_reg[2] ),
        .I5(\q_addr_reg[0] ),
        .O(\q_io_dout[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \q_io_dout[3]_i_6 
       (.I0(q_data_array_reg_192_255_3_5_n_0),
        .I1(q_data_array_reg_128_191_3_5_n_0),
        .I2(q_rd_ptr_reg[7]),
        .I3(q_data_array_reg_64_127_3_5_n_0),
        .I4(q_rd_ptr_reg[6]),
        .I5(q_data_array_reg_0_63_3_5_n_0),
        .O(\q_io_dout[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \q_io_dout[3]_i_7 
       (.I0(q_data_array_reg_448_511_3_5_n_0),
        .I1(q_data_array_reg_384_447_3_5_n_0),
        .I2(q_rd_ptr_reg[7]),
        .I3(q_data_array_reg_320_383_3_5_n_0),
        .I4(q_rd_ptr_reg[6]),
        .I5(q_data_array_reg_256_319_3_5_n_0),
        .O(\q_io_dout[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \q_io_dout[3]_i_8 
       (.I0(q_data_array_reg_704_767_3_5_n_0),
        .I1(q_data_array_reg_640_703_3_5_n_0),
        .I2(q_rd_ptr_reg[7]),
        .I3(q_data_array_reg_576_639_3_5_n_0),
        .I4(q_rd_ptr_reg[6]),
        .I5(q_data_array_reg_512_575_3_5_n_0),
        .O(\q_io_dout[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \q_io_dout[3]_i_9 
       (.I0(q_data_array_reg_960_1023_3_5_n_0),
        .I1(q_data_array_reg_896_959_3_5_n_0),
        .I2(q_rd_ptr_reg[7]),
        .I3(q_data_array_reg_832_895_3_5_n_0),
        .I4(q_rd_ptr_reg[6]),
        .I5(q_data_array_reg_768_831_3_5_n_0),
        .O(\q_io_dout[3]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hBAEAAAEABAAAAAAA)) 
    \q_io_dout[4]_i_1 
       (.I0(\q_io_dout[4]_i_2_n_0 ),
        .I1(\q_addr_reg[0] ),
        .I2(\q_addr_reg[2] ),
        .I3(\q_addr_reg[1] ),
        .I4(data3[4]),
        .I5(data2[4]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hF000000000CC00AA)) 
    \q_io_dout[4]_i_2 
       (.I0(io_in_rd_data[4]),
        .I1(\q_io_dout_reg[7] [0]),
        .I2(data4[4]),
        .I3(\q_addr_reg[1] ),
        .I4(\q_addr_reg[2] ),
        .I5(\q_addr_reg[0] ),
        .O(\q_io_dout[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \q_io_dout[4]_i_6 
       (.I0(q_data_array_reg_192_255_3_5_n_1),
        .I1(q_data_array_reg_128_191_3_5_n_1),
        .I2(q_rd_ptr_reg[7]),
        .I3(q_data_array_reg_64_127_3_5_n_1),
        .I4(q_rd_ptr_reg[6]),
        .I5(q_data_array_reg_0_63_3_5_n_1),
        .O(\q_io_dout[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \q_io_dout[4]_i_7 
       (.I0(q_data_array_reg_448_511_3_5_n_1),
        .I1(q_data_array_reg_384_447_3_5_n_1),
        .I2(q_rd_ptr_reg[7]),
        .I3(q_data_array_reg_320_383_3_5_n_1),
        .I4(q_rd_ptr_reg[6]),
        .I5(q_data_array_reg_256_319_3_5_n_1),
        .O(\q_io_dout[4]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \q_io_dout[4]_i_8 
       (.I0(q_data_array_reg_704_767_3_5_n_1),
        .I1(q_data_array_reg_640_703_3_5_n_1),
        .I2(q_rd_ptr_reg[7]),
        .I3(q_data_array_reg_576_639_3_5_n_1),
        .I4(q_rd_ptr_reg[6]),
        .I5(q_data_array_reg_512_575_3_5_n_1),
        .O(\q_io_dout[4]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \q_io_dout[4]_i_9 
       (.I0(q_data_array_reg_960_1023_3_5_n_1),
        .I1(q_data_array_reg_896_959_3_5_n_1),
        .I2(q_rd_ptr_reg[7]),
        .I3(q_data_array_reg_832_895_3_5_n_1),
        .I4(q_rd_ptr_reg[6]),
        .I5(q_data_array_reg_768_831_3_5_n_1),
        .O(\q_io_dout[4]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hBAEAAAEABAAAAAAA)) 
    \q_io_dout[5]_i_1 
       (.I0(\q_io_dout[5]_i_2_n_0 ),
        .I1(\q_addr_reg[0] ),
        .I2(\q_addr_reg[2] ),
        .I3(\q_addr_reg[1] ),
        .I4(data3[5]),
        .I5(data2[5]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hF000000000CC00AA)) 
    \q_io_dout[5]_i_2 
       (.I0(io_in_rd_data[5]),
        .I1(\q_io_dout_reg[7] [1]),
        .I2(data4[5]),
        .I3(\q_addr_reg[1] ),
        .I4(\q_addr_reg[2] ),
        .I5(\q_addr_reg[0] ),
        .O(\q_io_dout[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \q_io_dout[5]_i_6 
       (.I0(q_data_array_reg_192_255_3_5_n_2),
        .I1(q_data_array_reg_128_191_3_5_n_2),
        .I2(q_rd_ptr_reg[7]),
        .I3(q_data_array_reg_64_127_3_5_n_2),
        .I4(q_rd_ptr_reg[6]),
        .I5(q_data_array_reg_0_63_3_5_n_2),
        .O(\q_io_dout[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \q_io_dout[5]_i_7 
       (.I0(q_data_array_reg_448_511_3_5_n_2),
        .I1(q_data_array_reg_384_447_3_5_n_2),
        .I2(q_rd_ptr_reg[7]),
        .I3(q_data_array_reg_320_383_3_5_n_2),
        .I4(q_rd_ptr_reg[6]),
        .I5(q_data_array_reg_256_319_3_5_n_2),
        .O(\q_io_dout[5]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \q_io_dout[5]_i_8 
       (.I0(q_data_array_reg_704_767_3_5_n_2),
        .I1(q_data_array_reg_640_703_3_5_n_2),
        .I2(q_rd_ptr_reg[7]),
        .I3(q_data_array_reg_576_639_3_5_n_2),
        .I4(q_rd_ptr_reg[6]),
        .I5(q_data_array_reg_512_575_3_5_n_2),
        .O(\q_io_dout[5]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \q_io_dout[5]_i_9 
       (.I0(q_data_array_reg_960_1023_3_5_n_2),
        .I1(q_data_array_reg_896_959_3_5_n_2),
        .I2(q_rd_ptr_reg[7]),
        .I3(q_data_array_reg_832_895_3_5_n_2),
        .I4(q_rd_ptr_reg[6]),
        .I5(q_data_array_reg_768_831_3_5_n_2),
        .O(\q_io_dout[5]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hBAEAAAEABAAAAAAA)) 
    \q_io_dout[6]_i_1 
       (.I0(\q_io_dout[6]_i_2_n_0 ),
        .I1(\q_addr_reg[0] ),
        .I2(\q_addr_reg[2] ),
        .I3(\q_addr_reg[1] ),
        .I4(data3[6]),
        .I5(data2[6]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hF000000000CC00AA)) 
    \q_io_dout[6]_i_2 
       (.I0(io_in_rd_data[6]),
        .I1(\q_io_dout_reg[7] [2]),
        .I2(data4[6]),
        .I3(\q_addr_reg[1] ),
        .I4(\q_addr_reg[2] ),
        .I5(\q_addr_reg[0] ),
        .O(\q_io_dout[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \q_io_dout[6]_i_6 
       (.I0(q_data_array_reg_192_255_6_6_n_0),
        .I1(q_data_array_reg_128_191_6_6_n_0),
        .I2(q_rd_ptr_reg[7]),
        .I3(q_data_array_reg_64_127_6_6_n_0),
        .I4(q_rd_ptr_reg[6]),
        .I5(q_data_array_reg_0_63_6_6_n_0),
        .O(\q_io_dout[6]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \q_io_dout[6]_i_7 
       (.I0(q_data_array_reg_448_511_6_6_n_0),
        .I1(q_data_array_reg_384_447_6_6_n_0),
        .I2(q_rd_ptr_reg[7]),
        .I3(q_data_array_reg_320_383_6_6_n_0),
        .I4(q_rd_ptr_reg[6]),
        .I5(q_data_array_reg_256_319_6_6_n_0),
        .O(\q_io_dout[6]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \q_io_dout[6]_i_8 
       (.I0(q_data_array_reg_704_767_6_6_n_0),
        .I1(q_data_array_reg_640_703_6_6_n_0),
        .I2(q_rd_ptr_reg[7]),
        .I3(q_data_array_reg_576_639_6_6_n_0),
        .I4(q_rd_ptr_reg[6]),
        .I5(q_data_array_reg_512_575_6_6_n_0),
        .O(\q_io_dout[6]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \q_io_dout[6]_i_9 
       (.I0(q_data_array_reg_960_1023_6_6_n_0),
        .I1(q_data_array_reg_896_959_6_6_n_0),
        .I2(q_rd_ptr_reg[7]),
        .I3(q_data_array_reg_832_895_6_6_n_0),
        .I4(q_rd_ptr_reg[6]),
        .I5(q_data_array_reg_768_831_6_6_n_0),
        .O(\q_io_dout[6]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \q_io_dout[7]_i_10 
       (.I0(q_data_array_reg_192_255_7_7_n_0),
        .I1(q_data_array_reg_128_191_7_7_n_0),
        .I2(q_rd_ptr_reg[7]),
        .I3(q_data_array_reg_64_127_7_7_n_0),
        .I4(q_rd_ptr_reg[6]),
        .I5(q_data_array_reg_0_63_7_7_n_0),
        .O(\q_io_dout[7]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \q_io_dout[7]_i_11 
       (.I0(q_data_array_reg_448_511_7_7_n_0),
        .I1(q_data_array_reg_384_447_7_7_n_0),
        .I2(q_rd_ptr_reg[7]),
        .I3(q_data_array_reg_320_383_7_7_n_0),
        .I4(q_rd_ptr_reg[6]),
        .I5(q_data_array_reg_256_319_7_7_n_0),
        .O(\q_io_dout[7]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \q_io_dout[7]_i_12 
       (.I0(q_data_array_reg_704_767_7_7_n_0),
        .I1(q_data_array_reg_640_703_7_7_n_0),
        .I2(q_rd_ptr_reg[7]),
        .I3(q_data_array_reg_576_639_7_7_n_0),
        .I4(q_rd_ptr_reg[6]),
        .I5(q_data_array_reg_512_575_7_7_n_0),
        .O(\q_io_dout[7]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \q_io_dout[7]_i_13 
       (.I0(q_data_array_reg_960_1023_7_7_n_0),
        .I1(q_data_array_reg_896_959_7_7_n_0),
        .I2(q_rd_ptr_reg[7]),
        .I3(q_data_array_reg_832_895_7_7_n_0),
        .I4(q_rd_ptr_reg[6]),
        .I5(q_data_array_reg_768_831_7_7_n_0),
        .O(\q_io_dout[7]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hBAEAAAEABAAAAAAA)) 
    \q_io_dout[7]_i_2 
       (.I0(\q_io_dout[7]_i_3_n_0 ),
        .I1(\q_addr_reg[0] ),
        .I2(\q_addr_reg[2] ),
        .I3(\q_addr_reg[1] ),
        .I4(data3[7]),
        .I5(data2[7]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hF000000000CC00AA)) 
    \q_io_dout[7]_i_3 
       (.I0(io_in_rd_data[7]),
        .I1(\q_io_dout_reg[7] [3]),
        .I2(data4[7]),
        .I3(\q_addr_reg[1] ),
        .I4(\q_addr_reg[2] ),
        .I5(\q_addr_reg[0] ),
        .O(\q_io_dout[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAEAAAAAAA2AAA)) 
    \q_io_dout[7]_i_4 
       (.I0(Q[0]),
        .I1(\q_io_dout_reg[0]_0 [3]),
        .I2(\q_io_dout_reg[0]_0 [0]),
        .I3(\q_io_dout_reg[0]_0 [2]),
        .I4(\q_io_dout_reg[0]_0 [1]),
        .I5(mem_a[0]),
        .O(\q_addr_reg[0] ));
  LUT6 #(
    .INIT(64'hAAAAEAAAAAAA2AAA)) 
    \q_io_dout[7]_i_5 
       (.I0(Q[2]),
        .I1(\q_io_dout_reg[0]_0 [3]),
        .I2(\q_io_dout_reg[0]_0 [0]),
        .I3(\q_io_dout_reg[0]_0 [2]),
        .I4(\q_io_dout_reg[0]_0 [1]),
        .I5(mem_a[2]),
        .O(\q_addr_reg[2] ));
  LUT6 #(
    .INIT(64'hAAAAEAAAAAAA2AAA)) 
    \q_io_dout[7]_i_6 
       (.I0(Q[1]),
        .I1(\q_io_dout_reg[0]_0 [3]),
        .I2(\q_io_dout_reg[0]_0 [0]),
        .I3(\q_io_dout_reg[0]_0 [2]),
        .I4(\q_io_dout_reg[0]_0 [1]),
        .I5(mem_a[1]),
        .O(\q_addr_reg[1] ));
  MUXF8 \q_io_dout_reg[0]_i_3 
       (.I0(\q_io_dout_reg[0]_i_4_n_0 ),
        .I1(\q_io_dout_reg[0]_i_5_n_0 ),
        .O(io_in_rd_data[0]),
        .S(q_rd_ptr_reg[9]));
  MUXF7 \q_io_dout_reg[0]_i_4 
       (.I0(\q_io_dout[0]_i_6_n_0 ),
        .I1(\q_io_dout[0]_i_7_n_0 ),
        .O(\q_io_dout_reg[0]_i_4_n_0 ),
        .S(q_rd_ptr_reg[8]));
  MUXF7 \q_io_dout_reg[0]_i_5 
       (.I0(\q_io_dout[0]_i_8_n_0 ),
        .I1(\q_io_dout[0]_i_9_n_0 ),
        .O(\q_io_dout_reg[0]_i_5_n_0 ),
        .S(q_rd_ptr_reg[8]));
  MUXF8 \q_io_dout_reg[1]_i_3 
       (.I0(\q_io_dout_reg[1]_i_4_n_0 ),
        .I1(\q_io_dout_reg[1]_i_5_n_0 ),
        .O(io_in_rd_data[1]),
        .S(q_rd_ptr_reg[9]));
  MUXF7 \q_io_dout_reg[1]_i_4 
       (.I0(\q_io_dout[1]_i_6_n_0 ),
        .I1(\q_io_dout[1]_i_7_n_0 ),
        .O(\q_io_dout_reg[1]_i_4_n_0 ),
        .S(q_rd_ptr_reg[8]));
  MUXF7 \q_io_dout_reg[1]_i_5 
       (.I0(\q_io_dout[1]_i_8_n_0 ),
        .I1(\q_io_dout[1]_i_9_n_0 ),
        .O(\q_io_dout_reg[1]_i_5_n_0 ),
        .S(q_rd_ptr_reg[8]));
  MUXF8 \q_io_dout_reg[2]_i_3 
       (.I0(\q_io_dout_reg[2]_i_4_n_0 ),
        .I1(\q_io_dout_reg[2]_i_5_n_0 ),
        .O(io_in_rd_data[2]),
        .S(q_rd_ptr_reg[9]));
  MUXF7 \q_io_dout_reg[2]_i_4 
       (.I0(\q_io_dout[2]_i_6_n_0 ),
        .I1(\q_io_dout[2]_i_7_n_0 ),
        .O(\q_io_dout_reg[2]_i_4_n_0 ),
        .S(q_rd_ptr_reg[8]));
  MUXF7 \q_io_dout_reg[2]_i_5 
       (.I0(\q_io_dout[2]_i_8_n_0 ),
        .I1(\q_io_dout[2]_i_9_n_0 ),
        .O(\q_io_dout_reg[2]_i_5_n_0 ),
        .S(q_rd_ptr_reg[8]));
  MUXF8 \q_io_dout_reg[3]_i_3 
       (.I0(\q_io_dout_reg[3]_i_4_n_0 ),
        .I1(\q_io_dout_reg[3]_i_5_n_0 ),
        .O(io_in_rd_data[3]),
        .S(q_rd_ptr_reg[9]));
  MUXF7 \q_io_dout_reg[3]_i_4 
       (.I0(\q_io_dout[3]_i_6_n_0 ),
        .I1(\q_io_dout[3]_i_7_n_0 ),
        .O(\q_io_dout_reg[3]_i_4_n_0 ),
        .S(q_rd_ptr_reg[8]));
  MUXF7 \q_io_dout_reg[3]_i_5 
       (.I0(\q_io_dout[3]_i_8_n_0 ),
        .I1(\q_io_dout[3]_i_9_n_0 ),
        .O(\q_io_dout_reg[3]_i_5_n_0 ),
        .S(q_rd_ptr_reg[8]));
  MUXF8 \q_io_dout_reg[4]_i_3 
       (.I0(\q_io_dout_reg[4]_i_4_n_0 ),
        .I1(\q_io_dout_reg[4]_i_5_n_0 ),
        .O(io_in_rd_data[4]),
        .S(q_rd_ptr_reg[9]));
  MUXF7 \q_io_dout_reg[4]_i_4 
       (.I0(\q_io_dout[4]_i_6_n_0 ),
        .I1(\q_io_dout[4]_i_7_n_0 ),
        .O(\q_io_dout_reg[4]_i_4_n_0 ),
        .S(q_rd_ptr_reg[8]));
  MUXF7 \q_io_dout_reg[4]_i_5 
       (.I0(\q_io_dout[4]_i_8_n_0 ),
        .I1(\q_io_dout[4]_i_9_n_0 ),
        .O(\q_io_dout_reg[4]_i_5_n_0 ),
        .S(q_rd_ptr_reg[8]));
  MUXF8 \q_io_dout_reg[5]_i_3 
       (.I0(\q_io_dout_reg[5]_i_4_n_0 ),
        .I1(\q_io_dout_reg[5]_i_5_n_0 ),
        .O(io_in_rd_data[5]),
        .S(q_rd_ptr_reg[9]));
  MUXF7 \q_io_dout_reg[5]_i_4 
       (.I0(\q_io_dout[5]_i_6_n_0 ),
        .I1(\q_io_dout[5]_i_7_n_0 ),
        .O(\q_io_dout_reg[5]_i_4_n_0 ),
        .S(q_rd_ptr_reg[8]));
  MUXF7 \q_io_dout_reg[5]_i_5 
       (.I0(\q_io_dout[5]_i_8_n_0 ),
        .I1(\q_io_dout[5]_i_9_n_0 ),
        .O(\q_io_dout_reg[5]_i_5_n_0 ),
        .S(q_rd_ptr_reg[8]));
  MUXF8 \q_io_dout_reg[6]_i_3 
       (.I0(\q_io_dout_reg[6]_i_4_n_0 ),
        .I1(\q_io_dout_reg[6]_i_5_n_0 ),
        .O(io_in_rd_data[6]),
        .S(q_rd_ptr_reg[9]));
  MUXF7 \q_io_dout_reg[6]_i_4 
       (.I0(\q_io_dout[6]_i_6_n_0 ),
        .I1(\q_io_dout[6]_i_7_n_0 ),
        .O(\q_io_dout_reg[6]_i_4_n_0 ),
        .S(q_rd_ptr_reg[8]));
  MUXF7 \q_io_dout_reg[6]_i_5 
       (.I0(\q_io_dout[6]_i_8_n_0 ),
        .I1(\q_io_dout[6]_i_9_n_0 ),
        .O(\q_io_dout_reg[6]_i_5_n_0 ),
        .S(q_rd_ptr_reg[8]));
  MUXF8 \q_io_dout_reg[7]_i_7 
       (.I0(\q_io_dout_reg[7]_i_8_n_0 ),
        .I1(\q_io_dout_reg[7]_i_9_n_0 ),
        .O(io_in_rd_data[7]),
        .S(q_rd_ptr_reg[9]));
  MUXF7 \q_io_dout_reg[7]_i_8 
       (.I0(\q_io_dout[7]_i_10_n_0 ),
        .I1(\q_io_dout[7]_i_11_n_0 ),
        .O(\q_io_dout_reg[7]_i_8_n_0 ),
        .S(q_rd_ptr_reg[8]));
  MUXF7 \q_io_dout_reg[7]_i_9 
       (.I0(\q_io_dout[7]_i_12_n_0 ),
        .I1(\q_io_dout[7]_i_13_n_0 ),
        .O(\q_io_dout_reg[7]_i_9_n_0 ),
        .S(q_rd_ptr_reg[8]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \q_io_in_wr_data[0]_i_1 
       (.I0(\q_io_in_wr_data[7]_i_3_n_0 ),
        .I1(rd_data[0]),
        .O(\q_data_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \q_io_in_wr_data[1]_i_1 
       (.I0(\q_io_in_wr_data[7]_i_3_n_0 ),
        .I1(rd_data[1]),
        .O(\q_data_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \q_io_in_wr_data[2]_i_1 
       (.I0(\q_io_in_wr_data[7]_i_3_n_0 ),
        .I1(rd_data[2]),
        .O(\q_data_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \q_io_in_wr_data[3]_i_1 
       (.I0(\q_io_in_wr_data[7]_i_3_n_0 ),
        .I1(rd_data[3]),
        .O(\q_data_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \q_io_in_wr_data[4]_i_1 
       (.I0(\q_io_in_wr_data[7]_i_3_n_0 ),
        .I1(rd_data[4]),
        .O(\q_data_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \q_io_in_wr_data[5]_i_1 
       (.I0(\q_io_in_wr_data[7]_i_3_n_0 ),
        .I1(rd_data[5]),
        .O(\q_data_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \q_io_in_wr_data[6]_i_1 
       (.I0(\q_io_in_wr_data[7]_i_3_n_0 ),
        .I1(rd_data[6]),
        .O(\q_data_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \q_io_in_wr_data[7]_i_2 
       (.I0(\q_io_in_wr_data[7]_i_3_n_0 ),
        .I1(rd_data[7]),
        .O(\q_data_reg[7] [7]));
  LUT6 #(
    .INIT(64'h222A000800080008)) 
    \q_io_in_wr_data[7]_i_3 
       (.I0(\q_io_in_wr_data[7]_i_4_n_0 ),
        .I1(rd_en119_out),
        .I2(\q_addr_reg[2] ),
        .I3(\q_io_in_wr_data_reg[7] ),
        .I4(\q_io_in_wr_data_reg[7]_0 ),
        .I5(\q_io_in_wr_data_reg[7]_1 ),
        .O(\q_io_in_wr_data[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \q_io_in_wr_data[7]_i_4 
       (.I0(io_in_full),
        .I1(rx_empty),
        .O(\q_io_in_wr_data[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \q_rd_ptr[0]_i_1__0 
       (.I0(io_in_empty),
        .I1(\q_rd_ptr_reg[9]_0 ),
        .I2(\q_addr_reg[2] ),
        .I3(rd_en119_out),
        .I4(\q_addr_reg[0] ),
        .I5(\q_addr_reg[1] ),
        .O(rd_en_prot));
  LUT1 #(
    .INIT(2'h1)) 
    \q_rd_ptr[0]_i_2__0 
       (.I0(q_rd_ptr_reg[0]),
        .O(p_0_in));
  LUT4 #(
    .INIT(16'h0040)) 
    \q_rd_ptr[0]_i_3 
       (.I0(\q_rd_ptr_reg[9]_1 ),
        .I1(mem_a[3]),
        .I2(mem_a[4]),
        .I3(q_io_en),
        .O(rd_en119_out));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \q_rd_ptr[1]_i_1__1 
       (.I0(q_rd_ptr_reg[0]),
        .I1(q_rd_ptr_reg[1]),
        .O(\q_rd_ptr[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \q_rd_ptr[2]_i_1__1 
       (.I0(q_rd_ptr_reg[0]),
        .I1(q_rd_ptr_reg[1]),
        .I2(q_rd_ptr_reg[2]),
        .O(\q_rd_ptr[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \q_rd_ptr[3]_i_1__0 
       (.I0(q_rd_ptr_reg[2]),
        .I1(q_rd_ptr_reg[1]),
        .I2(q_rd_ptr_reg[0]),
        .I3(q_rd_ptr_reg[3]),
        .O(\q_rd_ptr[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \q_rd_ptr[4]_i_1__0 
       (.I0(q_rd_ptr_reg[3]),
        .I1(q_rd_ptr_reg[0]),
        .I2(q_rd_ptr_reg[1]),
        .I3(q_rd_ptr_reg[2]),
        .I4(q_rd_ptr_reg[4]),
        .O(\q_rd_ptr[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \q_rd_ptr[5]_i_1__0 
       (.I0(q_rd_ptr_reg[2]),
        .I1(q_rd_ptr_reg[1]),
        .I2(q_rd_ptr_reg[0]),
        .I3(q_rd_ptr_reg[3]),
        .I4(q_rd_ptr_reg[4]),
        .I5(q_rd_ptr_reg[5]),
        .O(\q_rd_ptr[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \q_rd_ptr[6]_i_1__0 
       (.I0(\q_rd_ptr[6]_i_2__0_n_0 ),
        .I1(q_rd_ptr_reg[6]),
        .O(\q_rd_ptr[6]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \q_rd_ptr[6]_i_2__0 
       (.I0(q_rd_ptr_reg[5]),
        .I1(q_rd_ptr_reg[2]),
        .I2(q_rd_ptr_reg[1]),
        .I3(q_rd_ptr_reg[0]),
        .I4(q_rd_ptr_reg[3]),
        .I5(q_rd_ptr_reg[4]),
        .O(\q_rd_ptr[6]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \q_rd_ptr[7]_i_1__0 
       (.I0(q_rd_ptr_reg[6]),
        .I1(\q_rd_ptr[6]_i_2__0_n_0 ),
        .I2(q_rd_ptr_reg[7]),
        .O(\q_rd_ptr[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \q_rd_ptr[8]_i_1__0 
       (.I0(q_rd_ptr_reg[7]),
        .I1(\q_rd_ptr[6]_i_2__0_n_0 ),
        .I2(q_rd_ptr_reg[6]),
        .I3(q_rd_ptr_reg[8]),
        .O(\q_rd_ptr[8]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \q_rd_ptr[9]_i_1__0 
       (.I0(q_rd_ptr_reg[8]),
        .I1(q_rd_ptr_reg[6]),
        .I2(\q_rd_ptr[6]_i_2__0_n_0 ),
        .I3(q_rd_ptr_reg[7]),
        .I4(q_rd_ptr_reg[9]),
        .O(\q_rd_ptr[9]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_rd_ptr_reg[0] 
       (.C(clk),
        .CE(rd_en_prot),
        .D(p_0_in),
        .Q(q_rd_ptr_reg[0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \q_rd_ptr_reg[1] 
       (.C(clk),
        .CE(rd_en_prot),
        .D(\q_rd_ptr[1]_i_1__1_n_0 ),
        .Q(q_rd_ptr_reg[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \q_rd_ptr_reg[2] 
       (.C(clk),
        .CE(rd_en_prot),
        .D(\q_rd_ptr[2]_i_1__1_n_0 ),
        .Q(q_rd_ptr_reg[2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \q_rd_ptr_reg[3] 
       (.C(clk),
        .CE(rd_en_prot),
        .D(\q_rd_ptr[3]_i_1__0_n_0 ),
        .Q(q_rd_ptr_reg[3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \q_rd_ptr_reg[4] 
       (.C(clk),
        .CE(rd_en_prot),
        .D(\q_rd_ptr[4]_i_1__0_n_0 ),
        .Q(q_rd_ptr_reg[4]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \q_rd_ptr_reg[5] 
       (.C(clk),
        .CE(rd_en_prot),
        .D(\q_rd_ptr[5]_i_1__0_n_0 ),
        .Q(q_rd_ptr_reg[5]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \q_rd_ptr_reg[6] 
       (.C(clk),
        .CE(rd_en_prot),
        .D(\q_rd_ptr[6]_i_1__0_n_0 ),
        .Q(q_rd_ptr_reg[6]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \q_rd_ptr_reg[7] 
       (.C(clk),
        .CE(rd_en_prot),
        .D(\q_rd_ptr[7]_i_1__0_n_0 ),
        .Q(q_rd_ptr_reg[7]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \q_rd_ptr_reg[8] 
       (.C(clk),
        .CE(rd_en_prot),
        .D(\q_rd_ptr[8]_i_1__0_n_0 ),
        .Q(q_rd_ptr_reg[8]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \q_rd_ptr_reg[9] 
       (.C(clk),
        .CE(rd_en_prot),
        .D(\q_rd_ptr[9]_i_1__0_n_0 ),
        .Q(q_rd_ptr_reg[9]),
        .R(rst));
  LUT1 #(
    .INIT(2'h1)) 
    \q_wr_ptr[0]_i_1__0 
       (.I0(q_wr_ptr_reg[0]),
        .O(\q_wr_ptr[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \q_wr_ptr[1]_i_1__0 
       (.I0(q_wr_ptr_reg[0]),
        .I1(q_wr_ptr_reg[1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \q_wr_ptr[2]_i_1__0 
       (.I0(q_wr_ptr_reg[0]),
        .I1(q_wr_ptr_reg[1]),
        .I2(q_wr_ptr_reg[2]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \q_wr_ptr[3]_i_1 
       (.I0(q_wr_ptr_reg[2]),
        .I1(q_wr_ptr_reg[1]),
        .I2(q_wr_ptr_reg[0]),
        .I3(q_wr_ptr_reg[3]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \q_wr_ptr[4]_i_1 
       (.I0(q_wr_ptr_reg[3]),
        .I1(q_wr_ptr_reg[0]),
        .I2(q_wr_ptr_reg[1]),
        .I3(q_wr_ptr_reg[2]),
        .I4(q_wr_ptr_reg[4]),
        .O(p_0_in__0[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \q_wr_ptr[5]_i_1 
       (.I0(q_wr_ptr_reg[2]),
        .I1(q_wr_ptr_reg[1]),
        .I2(q_wr_ptr_reg[0]),
        .I3(q_wr_ptr_reg[3]),
        .I4(q_wr_ptr_reg[4]),
        .I5(q_wr_ptr_reg[5]),
        .O(p_0_in__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \q_wr_ptr[6]_i_1 
       (.I0(\q_wr_ptr[9]_i_3_n_0 ),
        .I1(q_wr_ptr_reg[6]),
        .O(p_0_in__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \q_wr_ptr[7]_i_1 
       (.I0(q_wr_ptr_reg[6]),
        .I1(\q_wr_ptr[9]_i_3_n_0 ),
        .I2(q_wr_ptr_reg[7]),
        .O(p_0_in__0[7]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \q_wr_ptr[8]_i_1 
       (.I0(q_wr_ptr_reg[7]),
        .I1(\q_wr_ptr[9]_i_3_n_0 ),
        .I2(q_wr_ptr_reg[6]),
        .I3(q_wr_ptr_reg[8]),
        .O(p_0_in__0[8]));
  LUT2 #(
    .INIT(4'h2)) 
    \q_wr_ptr[9]_i_1 
       (.I0(q_io_in_wr_en),
        .I1(io_in_full),
        .O(wr_en_prot));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \q_wr_ptr[9]_i_2 
       (.I0(q_wr_ptr_reg[8]),
        .I1(q_wr_ptr_reg[6]),
        .I2(\q_wr_ptr[9]_i_3_n_0 ),
        .I3(q_wr_ptr_reg[7]),
        .I4(q_wr_ptr_reg[9]),
        .O(p_0_in__0[9]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \q_wr_ptr[9]_i_3 
       (.I0(q_wr_ptr_reg[5]),
        .I1(q_wr_ptr_reg[2]),
        .I2(q_wr_ptr_reg[1]),
        .I3(q_wr_ptr_reg[0]),
        .I4(q_wr_ptr_reg[3]),
        .I5(q_wr_ptr_reg[4]),
        .O(\q_wr_ptr[9]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_wr_ptr_reg[0] 
       (.C(clk),
        .CE(wr_en_prot),
        .D(\q_wr_ptr[0]_i_1__0_n_0 ),
        .Q(q_wr_ptr_reg[0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \q_wr_ptr_reg[1] 
       (.C(clk),
        .CE(wr_en_prot),
        .D(p_0_in__0[1]),
        .Q(q_wr_ptr_reg[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \q_wr_ptr_reg[2] 
       (.C(clk),
        .CE(wr_en_prot),
        .D(p_0_in__0[2]),
        .Q(q_wr_ptr_reg[2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \q_wr_ptr_reg[3] 
       (.C(clk),
        .CE(wr_en_prot),
        .D(p_0_in__0[3]),
        .Q(q_wr_ptr_reg[3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \q_wr_ptr_reg[4] 
       (.C(clk),
        .CE(wr_en_prot),
        .D(p_0_in__0[4]),
        .Q(q_wr_ptr_reg[4]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \q_wr_ptr_reg[5] 
       (.C(clk),
        .CE(wr_en_prot),
        .D(p_0_in__0[5]),
        .Q(q_wr_ptr_reg[5]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \q_wr_ptr_reg[6] 
       (.C(clk),
        .CE(wr_en_prot),
        .D(p_0_in__0[6]),
        .Q(q_wr_ptr_reg[6]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \q_wr_ptr_reg[7] 
       (.C(clk),
        .CE(wr_en_prot),
        .D(p_0_in__0[7]),
        .Q(q_wr_ptr_reg[7]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \q_wr_ptr_reg[8] 
       (.C(clk),
        .CE(wr_en_prot),
        .D(p_0_in__0[8]),
        .Q(q_wr_ptr_reg[8]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \q_wr_ptr_reg[9] 
       (.C(clk),
        .CE(wr_en_prot),
        .D(p_0_in__0[9]),
        .Q(q_wr_ptr_reg[9]),
        .R(rst));
endmodule

(* ORIG_REF_NAME = "fifo" *) 
module fifo_0
   (tx_fifo_empty,
    tx_full,
    \q_execute_cnt_reg[0] ,
    \FSM_sequential_q_state_reg[2] ,
    \q_rd_ptr_reg[9]_0 ,
    \q_rd_ptr_reg[9]_1 ,
    D,
    q_full_reg_0,
    \FSM_sequential_q_state_reg[1] ,
    q_full_reg_1,
    q_full_reg_2,
    \q_execute_cnt_reg[0]_0 ,
    \FSM_sequential_q_state_reg[0] ,
    \q_addr_reg[16] ,
    rst,
    clk,
    rd_en_prot,
    ram_bram_dout,
    hci_io_en,
    Q,
    q_err_code,
    \q_addr_reg[16]_0 ,
    \q_data_reg[7] ,
    q_wr_en_reg,
    q_wr_en_reg_0,
    q_wr_en_reg_1,
    rd_en119_out,
    rx_empty,
    q_wr_en_i_4_0,
    q_wr_en_i_6_0,
    mem_a,
    \q_tx_data_reg[0] ,
    tx_done_tick,
    q_wr_en,
    \FSM_sequential_q_state[3]_i_3 ,
    in22,
    rd_data,
    \q_addr_reg[16]_1 ,
    \q_addr_reg[16]_2 ,
    \q_addr_reg[16]_3 ,
    \q_addr_reg[16]_4 ,
    hci_ram_a,
    \q_data[7]_i_10_0 );
  output tx_fifo_empty;
  output tx_full;
  output \q_execute_cnt_reg[0] ;
  output \FSM_sequential_q_state_reg[2] ;
  output \q_rd_ptr_reg[9]_0 ;
  output [6:0]\q_rd_ptr_reg[9]_1 ;
  output [0:0]D;
  output q_full_reg_0;
  output \FSM_sequential_q_state_reg[1] ;
  output q_full_reg_1;
  output q_full_reg_2;
  output \q_execute_cnt_reg[0]_0 ;
  output \FSM_sequential_q_state_reg[0] ;
  output \q_addr_reg[16] ;
  input rst;
  input clk;
  input rd_en_prot;
  input [0:0]ram_bram_dout;
  input hci_io_en;
  input [0:0]Q;
  input [0:0]q_err_code;
  input [3:0]\q_addr_reg[16]_0 ;
  input [0:0]\q_data_reg[7] ;
  input q_wr_en_reg;
  input q_wr_en_reg_0;
  input q_wr_en_reg_1;
  input rd_en119_out;
  input rx_empty;
  input q_wr_en_i_4_0;
  input q_wr_en_i_6_0;
  input [1:0]mem_a;
  input \q_tx_data_reg[0] ;
  input tx_done_tick;
  input q_wr_en;
  input \FSM_sequential_q_state[3]_i_3 ;
  input [0:0]in22;
  input [0:0]rd_data;
  input \q_addr_reg[16]_1 ;
  input \q_addr_reg[16]_2 ;
  input \q_addr_reg[16]_3 ;
  input \q_addr_reg[16]_4 ;
  input [0:0]hci_ram_a;
  input [7:0]\q_data[7]_i_10_0 ;

  wire [0:0]D;
  wire \FSM_sequential_q_state[3]_i_3 ;
  wire \FSM_sequential_q_state_reg[0] ;
  wire \FSM_sequential_q_state_reg[1] ;
  wire \FSM_sequential_q_state_reg[2] ;
  wire [0:0]Q;
  wire clk;
  wire d_empty;
  wire [9:0]d_empty21_out;
  wire d_empty2_carry__0_i_1__0_n_0;
  wire d_empty2_carry__0_i_2__0_n_0;
  wire d_empty2_carry__0_i_3__0_n_0;
  wire d_empty2_carry__0_i_4__0_n_0;
  wire d_empty2_carry__0_n_0;
  wire d_empty2_carry__0_n_1;
  wire d_empty2_carry__0_n_2;
  wire d_empty2_carry__0_n_3;
  wire d_empty2_carry__1_i_1__0_n_0;
  wire d_empty2_carry__1_i_2__0_n_0;
  wire d_empty2_carry__1_n_3;
  wire d_empty2_carry_i_1__0_n_0;
  wire d_empty2_carry_i_2__0_n_0;
  wire d_empty2_carry_i_3__0_n_0;
  wire d_empty2_carry_i_4_n_0;
  wire d_empty2_carry_n_0;
  wire d_empty2_carry_n_1;
  wire d_empty2_carry_n_2;
  wire d_empty2_carry_n_3;
  wire d_full;
  wire [9:0]d_full20_out;
  wire d_full2_carry__0_i_1__0_n_0;
  wire d_full2_carry__0_i_2__0_n_0;
  wire d_full2_carry__0_i_3__0_n_0;
  wire d_full2_carry__0_i_4__0_n_0;
  wire d_full2_carry__0_n_0;
  wire d_full2_carry__0_n_1;
  wire d_full2_carry__0_n_2;
  wire d_full2_carry__0_n_3;
  wire d_full2_carry__1_i_1__0_n_0;
  wire d_full2_carry__1_i_2__0_n_0;
  wire d_full2_carry__1_n_3;
  wire d_full2_carry_i_1__0_n_0;
  wire d_full2_carry_i_2__0_n_0;
  wire d_full2_carry_i_3__0_n_0;
  wire d_full2_carry_i_4__0_n_0;
  wire d_full2_carry_n_0;
  wire d_full2_carry_n_1;
  wire d_full2_carry_n_2;
  wire d_full2_carry_n_3;
  wire hci_io_en;
  wire [0:0]hci_ram_a;
  wire [0:0]in22;
  wire [1:0]mem_a;
  wire [9:1]p_0_in__1;
  wire \q_addr[16]_i_2_n_0 ;
  wire \q_addr_reg[16] ;
  wire [3:0]\q_addr_reg[16]_0 ;
  wire \q_addr_reg[16]_1 ;
  wire \q_addr_reg[16]_2 ;
  wire \q_addr_reg[16]_3 ;
  wire \q_addr_reg[16]_4 ;
  wire \q_data[0]_i_5_n_0 ;
  wire \q_data[0]_i_6_n_0 ;
  wire \q_data[0]_i_7_n_0 ;
  wire \q_data[0]_i_8_n_0 ;
  wire \q_data[1]_i_5_n_0 ;
  wire \q_data[1]_i_6_n_0 ;
  wire \q_data[1]_i_7_n_0 ;
  wire \q_data[1]_i_8_n_0 ;
  wire \q_data[2]_i_5_n_0 ;
  wire \q_data[2]_i_6_n_0 ;
  wire \q_data[2]_i_7_n_0 ;
  wire \q_data[2]_i_8_n_0 ;
  wire \q_data[3]_i_5_n_0 ;
  wire \q_data[3]_i_6_n_0 ;
  wire \q_data[3]_i_7_n_0 ;
  wire \q_data[3]_i_8_n_0 ;
  wire \q_data[4]_i_5_n_0 ;
  wire \q_data[4]_i_6_n_0 ;
  wire \q_data[4]_i_7_n_0 ;
  wire \q_data[4]_i_8_n_0 ;
  wire \q_data[5]_i_5_n_0 ;
  wire \q_data[5]_i_6_n_0 ;
  wire \q_data[5]_i_7_n_0 ;
  wire \q_data[5]_i_8_n_0 ;
  wire \q_data[6]_i_5_n_0 ;
  wire \q_data[6]_i_6_n_0 ;
  wire \q_data[6]_i_7_n_0 ;
  wire \q_data[6]_i_8_n_0 ;
  wire [7:0]\q_data[7]_i_10_0 ;
  wire \q_data[7]_i_10_n_0 ;
  wire \q_data[7]_i_7_n_0 ;
  wire \q_data[7]_i_8_n_0 ;
  wire \q_data[7]_i_9_n_0 ;
  wire q_data_array_reg_0_63_0_2_i_1__0_n_0;
  wire q_data_array_reg_0_63_0_2_i_2__0_n_0;
  wire q_data_array_reg_0_63_0_2_n_0;
  wire q_data_array_reg_0_63_0_2_n_1;
  wire q_data_array_reg_0_63_0_2_n_2;
  wire q_data_array_reg_0_63_3_5_n_0;
  wire q_data_array_reg_0_63_3_5_n_1;
  wire q_data_array_reg_0_63_3_5_n_2;
  wire q_data_array_reg_0_63_6_6_n_0;
  wire q_data_array_reg_0_63_7_7_n_0;
  wire q_data_array_reg_128_191_0_2_i_1__0_n_0;
  wire q_data_array_reg_128_191_0_2_n_0;
  wire q_data_array_reg_128_191_0_2_n_1;
  wire q_data_array_reg_128_191_0_2_n_2;
  wire q_data_array_reg_128_191_3_5_n_0;
  wire q_data_array_reg_128_191_3_5_n_1;
  wire q_data_array_reg_128_191_3_5_n_2;
  wire q_data_array_reg_128_191_6_6_n_0;
  wire q_data_array_reg_128_191_7_7_n_0;
  wire q_data_array_reg_192_255_0_2_i_1__0_n_0;
  wire q_data_array_reg_192_255_0_2_n_0;
  wire q_data_array_reg_192_255_0_2_n_1;
  wire q_data_array_reg_192_255_0_2_n_2;
  wire q_data_array_reg_192_255_3_5_n_0;
  wire q_data_array_reg_192_255_3_5_n_1;
  wire q_data_array_reg_192_255_3_5_n_2;
  wire q_data_array_reg_192_255_6_6_n_0;
  wire q_data_array_reg_192_255_7_7_n_0;
  wire q_data_array_reg_256_319_0_2_i_1__0_n_0;
  wire q_data_array_reg_256_319_0_2_n_0;
  wire q_data_array_reg_256_319_0_2_n_1;
  wire q_data_array_reg_256_319_0_2_n_2;
  wire q_data_array_reg_256_319_3_5_n_0;
  wire q_data_array_reg_256_319_3_5_n_1;
  wire q_data_array_reg_256_319_3_5_n_2;
  wire q_data_array_reg_256_319_6_6_n_0;
  wire q_data_array_reg_256_319_7_7_n_0;
  wire q_data_array_reg_320_383_0_2_i_1__0_n_0;
  wire q_data_array_reg_320_383_0_2_n_0;
  wire q_data_array_reg_320_383_0_2_n_1;
  wire q_data_array_reg_320_383_0_2_n_2;
  wire q_data_array_reg_320_383_3_5_n_0;
  wire q_data_array_reg_320_383_3_5_n_1;
  wire q_data_array_reg_320_383_3_5_n_2;
  wire q_data_array_reg_320_383_6_6_n_0;
  wire q_data_array_reg_320_383_7_7_n_0;
  wire q_data_array_reg_384_447_0_2_i_1__0_n_0;
  wire q_data_array_reg_384_447_0_2_n_0;
  wire q_data_array_reg_384_447_0_2_n_1;
  wire q_data_array_reg_384_447_0_2_n_2;
  wire q_data_array_reg_384_447_3_5_n_0;
  wire q_data_array_reg_384_447_3_5_n_1;
  wire q_data_array_reg_384_447_3_5_n_2;
  wire q_data_array_reg_384_447_6_6_n_0;
  wire q_data_array_reg_384_447_7_7_n_0;
  wire q_data_array_reg_448_511_0_2_i_1__0_n_0;
  wire q_data_array_reg_448_511_0_2_n_0;
  wire q_data_array_reg_448_511_0_2_n_1;
  wire q_data_array_reg_448_511_0_2_n_2;
  wire q_data_array_reg_448_511_3_5_n_0;
  wire q_data_array_reg_448_511_3_5_n_1;
  wire q_data_array_reg_448_511_3_5_n_2;
  wire q_data_array_reg_448_511_6_6_n_0;
  wire q_data_array_reg_448_511_7_7_n_0;
  wire q_data_array_reg_512_575_0_2_i_1__0_n_0;
  wire q_data_array_reg_512_575_0_2_n_0;
  wire q_data_array_reg_512_575_0_2_n_1;
  wire q_data_array_reg_512_575_0_2_n_2;
  wire q_data_array_reg_512_575_3_5_n_0;
  wire q_data_array_reg_512_575_3_5_n_1;
  wire q_data_array_reg_512_575_3_5_n_2;
  wire q_data_array_reg_512_575_6_6_n_0;
  wire q_data_array_reg_512_575_7_7_n_0;
  wire q_data_array_reg_576_639_0_2_i_1__0_n_0;
  wire q_data_array_reg_576_639_0_2_n_0;
  wire q_data_array_reg_576_639_0_2_n_1;
  wire q_data_array_reg_576_639_0_2_n_2;
  wire q_data_array_reg_576_639_3_5_n_0;
  wire q_data_array_reg_576_639_3_5_n_1;
  wire q_data_array_reg_576_639_3_5_n_2;
  wire q_data_array_reg_576_639_6_6_n_0;
  wire q_data_array_reg_576_639_7_7_n_0;
  wire q_data_array_reg_640_703_0_2_i_1__0_n_0;
  wire q_data_array_reg_640_703_0_2_n_0;
  wire q_data_array_reg_640_703_0_2_n_1;
  wire q_data_array_reg_640_703_0_2_n_2;
  wire q_data_array_reg_640_703_3_5_n_0;
  wire q_data_array_reg_640_703_3_5_n_1;
  wire q_data_array_reg_640_703_3_5_n_2;
  wire q_data_array_reg_640_703_6_6_n_0;
  wire q_data_array_reg_640_703_7_7_n_0;
  wire q_data_array_reg_64_127_0_2_i_1__0_n_0;
  wire q_data_array_reg_64_127_0_2_n_0;
  wire q_data_array_reg_64_127_0_2_n_1;
  wire q_data_array_reg_64_127_0_2_n_2;
  wire q_data_array_reg_64_127_3_5_n_0;
  wire q_data_array_reg_64_127_3_5_n_1;
  wire q_data_array_reg_64_127_3_5_n_2;
  wire q_data_array_reg_64_127_6_6_n_0;
  wire q_data_array_reg_64_127_7_7_n_0;
  wire q_data_array_reg_704_767_0_2_i_1__0_n_0;
  wire q_data_array_reg_704_767_0_2_n_0;
  wire q_data_array_reg_704_767_0_2_n_1;
  wire q_data_array_reg_704_767_0_2_n_2;
  wire q_data_array_reg_704_767_3_5_n_0;
  wire q_data_array_reg_704_767_3_5_n_1;
  wire q_data_array_reg_704_767_3_5_n_2;
  wire q_data_array_reg_704_767_6_6_n_0;
  wire q_data_array_reg_704_767_7_7_n_0;
  wire q_data_array_reg_768_831_0_2_i_1__0_n_0;
  wire q_data_array_reg_768_831_0_2_n_0;
  wire q_data_array_reg_768_831_0_2_n_1;
  wire q_data_array_reg_768_831_0_2_n_2;
  wire q_data_array_reg_768_831_3_5_n_0;
  wire q_data_array_reg_768_831_3_5_n_1;
  wire q_data_array_reg_768_831_3_5_n_2;
  wire q_data_array_reg_768_831_6_6_n_0;
  wire q_data_array_reg_768_831_7_7_n_0;
  wire q_data_array_reg_832_895_0_2_i_1__0_n_0;
  wire q_data_array_reg_832_895_0_2_n_0;
  wire q_data_array_reg_832_895_0_2_n_1;
  wire q_data_array_reg_832_895_0_2_n_2;
  wire q_data_array_reg_832_895_3_5_n_0;
  wire q_data_array_reg_832_895_3_5_n_1;
  wire q_data_array_reg_832_895_3_5_n_2;
  wire q_data_array_reg_832_895_6_6_n_0;
  wire q_data_array_reg_832_895_7_7_n_0;
  wire q_data_array_reg_896_959_0_2_i_1__0_n_0;
  wire q_data_array_reg_896_959_0_2_n_0;
  wire q_data_array_reg_896_959_0_2_n_1;
  wire q_data_array_reg_896_959_0_2_n_2;
  wire q_data_array_reg_896_959_3_5_n_0;
  wire q_data_array_reg_896_959_3_5_n_1;
  wire q_data_array_reg_896_959_3_5_n_2;
  wire q_data_array_reg_896_959_6_6_n_0;
  wire q_data_array_reg_896_959_7_7_n_0;
  wire q_data_array_reg_960_1023_0_2_i_1__0_n_0;
  wire q_data_array_reg_960_1023_0_2_n_0;
  wire q_data_array_reg_960_1023_0_2_n_1;
  wire q_data_array_reg_960_1023_0_2_n_2;
  wire q_data_array_reg_960_1023_3_5_n_0;
  wire q_data_array_reg_960_1023_3_5_n_1;
  wire q_data_array_reg_960_1023_3_5_n_2;
  wire q_data_array_reg_960_1023_6_6_n_0;
  wire q_data_array_reg_960_1023_7_7_n_0;
  wire \q_data_reg[0]_i_3_n_0 ;
  wire \q_data_reg[0]_i_4_n_0 ;
  wire \q_data_reg[1]_i_3_n_0 ;
  wire \q_data_reg[1]_i_4_n_0 ;
  wire \q_data_reg[2]_i_3_n_0 ;
  wire \q_data_reg[2]_i_4_n_0 ;
  wire \q_data_reg[3]_i_3_n_0 ;
  wire \q_data_reg[3]_i_4_n_0 ;
  wire \q_data_reg[4]_i_3_n_0 ;
  wire \q_data_reg[4]_i_4_n_0 ;
  wire \q_data_reg[5]_i_3_n_0 ;
  wire \q_data_reg[5]_i_4_n_0 ;
  wire \q_data_reg[6]_i_3_n_0 ;
  wire \q_data_reg[6]_i_4_n_0 ;
  wire [0:0]\q_data_reg[7] ;
  wire \q_data_reg[7]_i_5_n_0 ;
  wire \q_data_reg[7]_i_6_n_0 ;
  wire q_empty_i_2__1_n_0;
  wire q_empty_i_3_n_0;
  wire q_empty_i_4__0_n_0;
  wire [0:0]q_err_code;
  wire \q_execute_cnt_reg[0] ;
  wire \q_execute_cnt_reg[0]_0 ;
  wire q_full_i_2__1_n_0;
  wire q_full_i_3__0_n_0;
  wire q_full_i_4__1_n_0;
  wire q_full_reg_0;
  wire q_full_reg_1;
  wire q_full_reg_2;
  wire q_parity_bit_i_3_n_0;
  wire [9:6]q_rd_ptr;
  wire \q_rd_ptr[0]_i_2_n_0 ;
  wire \q_rd_ptr[1]_i_1__0_n_0 ;
  wire \q_rd_ptr[2]_i_1__0_n_0 ;
  wire \q_rd_ptr[3]_i_1_n_0 ;
  wire \q_rd_ptr[4]_i_1_n_0 ;
  wire \q_rd_ptr[5]_i_1_n_0 ;
  wire \q_rd_ptr[6]_i_1_n_0 ;
  wire \q_rd_ptr[6]_i_2_n_0 ;
  wire \q_rd_ptr[7]_i_1_n_0 ;
  wire \q_rd_ptr[8]_i_1_n_0 ;
  wire \q_rd_ptr[9]_i_1_n_0 ;
  wire [5:0]q_rd_ptr_reg;
  wire \q_rd_ptr_reg[9]_0 ;
  wire [6:0]\q_rd_ptr_reg[9]_1 ;
  wire \q_tx_data_reg[0] ;
  wire q_wr_en;
  wire q_wr_en_i_4_0;
  wire q_wr_en_i_6_0;
  wire q_wr_en_i_6_n_0;
  wire q_wr_en_i_7_n_0;
  wire q_wr_en_reg;
  wire q_wr_en_reg_0;
  wire q_wr_en_reg_1;
  wire \q_wr_ptr[0]_i_1__1_n_0 ;
  wire \q_wr_ptr[9]_i_3__0_n_0 ;
  wire [9:0]q_wr_ptr_reg;
  wire [0:0]ram_bram_dout;
  wire [0:0]rd_data;
  wire [7:7]rd_data_0;
  wire rd_en119_out;
  wire rd_en_prot;
  wire rst;
  wire rx_empty;
  wire tx_done_tick;
  wire tx_fifo_empty;
  wire tx_full;
  wire wr_en_prot;
  wire [3:1]NLW_d_empty2_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_d_empty2_carry__1_O_UNCONNECTED;
  wire [3:1]NLW_d_full2_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_d_full2_carry__1_O_UNCONNECTED;
  wire NLW_q_data_array_reg_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_q_data_array_reg_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_q_data_array_reg_0_63_6_6_SPO_UNCONNECTED;
  wire NLW_q_data_array_reg_0_63_7_7_SPO_UNCONNECTED;
  wire NLW_q_data_array_reg_128_191_0_2_DOD_UNCONNECTED;
  wire NLW_q_data_array_reg_128_191_3_5_DOD_UNCONNECTED;
  wire NLW_q_data_array_reg_128_191_6_6_SPO_UNCONNECTED;
  wire NLW_q_data_array_reg_128_191_7_7_SPO_UNCONNECTED;
  wire NLW_q_data_array_reg_192_255_0_2_DOD_UNCONNECTED;
  wire NLW_q_data_array_reg_192_255_3_5_DOD_UNCONNECTED;
  wire NLW_q_data_array_reg_192_255_6_6_SPO_UNCONNECTED;
  wire NLW_q_data_array_reg_192_255_7_7_SPO_UNCONNECTED;
  wire NLW_q_data_array_reg_256_319_0_2_DOD_UNCONNECTED;
  wire NLW_q_data_array_reg_256_319_3_5_DOD_UNCONNECTED;
  wire NLW_q_data_array_reg_256_319_6_6_SPO_UNCONNECTED;
  wire NLW_q_data_array_reg_256_319_7_7_SPO_UNCONNECTED;
  wire NLW_q_data_array_reg_320_383_0_2_DOD_UNCONNECTED;
  wire NLW_q_data_array_reg_320_383_3_5_DOD_UNCONNECTED;
  wire NLW_q_data_array_reg_320_383_6_6_SPO_UNCONNECTED;
  wire NLW_q_data_array_reg_320_383_7_7_SPO_UNCONNECTED;
  wire NLW_q_data_array_reg_384_447_0_2_DOD_UNCONNECTED;
  wire NLW_q_data_array_reg_384_447_3_5_DOD_UNCONNECTED;
  wire NLW_q_data_array_reg_384_447_6_6_SPO_UNCONNECTED;
  wire NLW_q_data_array_reg_384_447_7_7_SPO_UNCONNECTED;
  wire NLW_q_data_array_reg_448_511_0_2_DOD_UNCONNECTED;
  wire NLW_q_data_array_reg_448_511_3_5_DOD_UNCONNECTED;
  wire NLW_q_data_array_reg_448_511_6_6_SPO_UNCONNECTED;
  wire NLW_q_data_array_reg_448_511_7_7_SPO_UNCONNECTED;
  wire NLW_q_data_array_reg_512_575_0_2_DOD_UNCONNECTED;
  wire NLW_q_data_array_reg_512_575_3_5_DOD_UNCONNECTED;
  wire NLW_q_data_array_reg_512_575_6_6_SPO_UNCONNECTED;
  wire NLW_q_data_array_reg_512_575_7_7_SPO_UNCONNECTED;
  wire NLW_q_data_array_reg_576_639_0_2_DOD_UNCONNECTED;
  wire NLW_q_data_array_reg_576_639_3_5_DOD_UNCONNECTED;
  wire NLW_q_data_array_reg_576_639_6_6_SPO_UNCONNECTED;
  wire NLW_q_data_array_reg_576_639_7_7_SPO_UNCONNECTED;
  wire NLW_q_data_array_reg_640_703_0_2_DOD_UNCONNECTED;
  wire NLW_q_data_array_reg_640_703_3_5_DOD_UNCONNECTED;
  wire NLW_q_data_array_reg_640_703_6_6_SPO_UNCONNECTED;
  wire NLW_q_data_array_reg_640_703_7_7_SPO_UNCONNECTED;
  wire NLW_q_data_array_reg_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_q_data_array_reg_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_q_data_array_reg_64_127_6_6_SPO_UNCONNECTED;
  wire NLW_q_data_array_reg_64_127_7_7_SPO_UNCONNECTED;
  wire NLW_q_data_array_reg_704_767_0_2_DOD_UNCONNECTED;
  wire NLW_q_data_array_reg_704_767_3_5_DOD_UNCONNECTED;
  wire NLW_q_data_array_reg_704_767_6_6_SPO_UNCONNECTED;
  wire NLW_q_data_array_reg_704_767_7_7_SPO_UNCONNECTED;
  wire NLW_q_data_array_reg_768_831_0_2_DOD_UNCONNECTED;
  wire NLW_q_data_array_reg_768_831_3_5_DOD_UNCONNECTED;
  wire NLW_q_data_array_reg_768_831_6_6_SPO_UNCONNECTED;
  wire NLW_q_data_array_reg_768_831_7_7_SPO_UNCONNECTED;
  wire NLW_q_data_array_reg_832_895_0_2_DOD_UNCONNECTED;
  wire NLW_q_data_array_reg_832_895_3_5_DOD_UNCONNECTED;
  wire NLW_q_data_array_reg_832_895_6_6_SPO_UNCONNECTED;
  wire NLW_q_data_array_reg_832_895_7_7_SPO_UNCONNECTED;
  wire NLW_q_data_array_reg_896_959_0_2_DOD_UNCONNECTED;
  wire NLW_q_data_array_reg_896_959_3_5_DOD_UNCONNECTED;
  wire NLW_q_data_array_reg_896_959_6_6_SPO_UNCONNECTED;
  wire NLW_q_data_array_reg_896_959_7_7_SPO_UNCONNECTED;
  wire NLW_q_data_array_reg_960_1023_0_2_DOD_UNCONNECTED;
  wire NLW_q_data_array_reg_960_1023_3_5_DOD_UNCONNECTED;
  wire NLW_q_data_array_reg_960_1023_6_6_SPO_UNCONNECTED;
  wire NLW_q_data_array_reg_960_1023_7_7_SPO_UNCONNECTED;

  LUT5 #(
    .INIT(32'h00008F00)) 
    \FSM_sequential_q_state[3]_i_7 
       (.I0(\FSM_sequential_q_state[3]_i_3 ),
        .I1(Q),
        .I2(\q_addr_reg[16]_0 [1]),
        .I3(\q_addr_reg[16]_0 [0]),
        .I4(tx_full),
        .O(\q_execute_cnt_reg[0]_0 ));
  CARRY4 d_empty2_carry
       (.CI(1'b0),
        .CO({d_empty2_carry_n_0,d_empty2_carry_n_1,d_empty2_carry_n_2,d_empty2_carry_n_3}),
        .CYINIT(1'b1),
        .DI(q_wr_ptr_reg[3:0]),
        .O(d_empty21_out[3:0]),
        .S({d_empty2_carry_i_1__0_n_0,d_empty2_carry_i_2__0_n_0,d_empty2_carry_i_3__0_n_0,d_empty2_carry_i_4_n_0}));
  CARRY4 d_empty2_carry__0
       (.CI(d_empty2_carry_n_0),
        .CO({d_empty2_carry__0_n_0,d_empty2_carry__0_n_1,d_empty2_carry__0_n_2,d_empty2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(q_wr_ptr_reg[7:4]),
        .O(d_empty21_out[7:4]),
        .S({d_empty2_carry__0_i_1__0_n_0,d_empty2_carry__0_i_2__0_n_0,d_empty2_carry__0_i_3__0_n_0,d_empty2_carry__0_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    d_empty2_carry__0_i_1__0
       (.I0(q_wr_ptr_reg[7]),
        .I1(q_rd_ptr[7]),
        .O(d_empty2_carry__0_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    d_empty2_carry__0_i_2__0
       (.I0(q_wr_ptr_reg[6]),
        .I1(q_rd_ptr[6]),
        .O(d_empty2_carry__0_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    d_empty2_carry__0_i_3__0
       (.I0(q_wr_ptr_reg[5]),
        .I1(q_rd_ptr_reg[5]),
        .O(d_empty2_carry__0_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    d_empty2_carry__0_i_4__0
       (.I0(q_wr_ptr_reg[4]),
        .I1(q_rd_ptr_reg[4]),
        .O(d_empty2_carry__0_i_4__0_n_0));
  CARRY4 d_empty2_carry__1
       (.CI(d_empty2_carry__0_n_0),
        .CO({NLW_d_empty2_carry__1_CO_UNCONNECTED[3:1],d_empty2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,q_wr_ptr_reg[8]}),
        .O({NLW_d_empty2_carry__1_O_UNCONNECTED[3:2],d_empty21_out[9:8]}),
        .S({1'b0,1'b0,d_empty2_carry__1_i_1__0_n_0,d_empty2_carry__1_i_2__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    d_empty2_carry__1_i_1__0
       (.I0(q_rd_ptr[9]),
        .I1(q_wr_ptr_reg[9]),
        .O(d_empty2_carry__1_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    d_empty2_carry__1_i_2__0
       (.I0(q_wr_ptr_reg[8]),
        .I1(q_rd_ptr[8]),
        .O(d_empty2_carry__1_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    d_empty2_carry_i_1__0
       (.I0(q_wr_ptr_reg[3]),
        .I1(q_rd_ptr_reg[3]),
        .O(d_empty2_carry_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    d_empty2_carry_i_2__0
       (.I0(q_wr_ptr_reg[2]),
        .I1(q_rd_ptr_reg[2]),
        .O(d_empty2_carry_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    d_empty2_carry_i_3__0
       (.I0(q_wr_ptr_reg[1]),
        .I1(q_rd_ptr_reg[1]),
        .O(d_empty2_carry_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    d_empty2_carry_i_4
       (.I0(q_wr_ptr_reg[0]),
        .I1(q_rd_ptr_reg[0]),
        .O(d_empty2_carry_i_4_n_0));
  CARRY4 d_full2_carry
       (.CI(1'b0),
        .CO({d_full2_carry_n_0,d_full2_carry_n_1,d_full2_carry_n_2,d_full2_carry_n_3}),
        .CYINIT(1'b1),
        .DI(q_rd_ptr_reg[3:0]),
        .O(d_full20_out[3:0]),
        .S({d_full2_carry_i_1__0_n_0,d_full2_carry_i_2__0_n_0,d_full2_carry_i_3__0_n_0,d_full2_carry_i_4__0_n_0}));
  CARRY4 d_full2_carry__0
       (.CI(d_full2_carry_n_0),
        .CO({d_full2_carry__0_n_0,d_full2_carry__0_n_1,d_full2_carry__0_n_2,d_full2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({q_rd_ptr[7:6],q_rd_ptr_reg[5:4]}),
        .O(d_full20_out[7:4]),
        .S({d_full2_carry__0_i_1__0_n_0,d_full2_carry__0_i_2__0_n_0,d_full2_carry__0_i_3__0_n_0,d_full2_carry__0_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    d_full2_carry__0_i_1__0
       (.I0(q_rd_ptr[7]),
        .I1(q_wr_ptr_reg[7]),
        .O(d_full2_carry__0_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    d_full2_carry__0_i_2__0
       (.I0(q_rd_ptr[6]),
        .I1(q_wr_ptr_reg[6]),
        .O(d_full2_carry__0_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    d_full2_carry__0_i_3__0
       (.I0(q_rd_ptr_reg[5]),
        .I1(q_wr_ptr_reg[5]),
        .O(d_full2_carry__0_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    d_full2_carry__0_i_4__0
       (.I0(q_rd_ptr_reg[4]),
        .I1(q_wr_ptr_reg[4]),
        .O(d_full2_carry__0_i_4__0_n_0));
  CARRY4 d_full2_carry__1
       (.CI(d_full2_carry__0_n_0),
        .CO({NLW_d_full2_carry__1_CO_UNCONNECTED[3:1],d_full2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,q_rd_ptr[8]}),
        .O({NLW_d_full2_carry__1_O_UNCONNECTED[3:2],d_full20_out[9:8]}),
        .S({1'b0,1'b0,d_full2_carry__1_i_1__0_n_0,d_full2_carry__1_i_2__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    d_full2_carry__1_i_1__0
       (.I0(q_rd_ptr[9]),
        .I1(q_wr_ptr_reg[9]),
        .O(d_full2_carry__1_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    d_full2_carry__1_i_2__0
       (.I0(q_rd_ptr[8]),
        .I1(q_wr_ptr_reg[8]),
        .O(d_full2_carry__1_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    d_full2_carry_i_1__0
       (.I0(q_rd_ptr_reg[3]),
        .I1(q_wr_ptr_reg[3]),
        .O(d_full2_carry_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    d_full2_carry_i_2__0
       (.I0(q_rd_ptr_reg[2]),
        .I1(q_wr_ptr_reg[2]),
        .O(d_full2_carry_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    d_full2_carry_i_3__0
       (.I0(q_rd_ptr_reg[1]),
        .I1(q_wr_ptr_reg[1]),
        .O(d_full2_carry_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    d_full2_carry_i_4__0
       (.I0(q_rd_ptr_reg[0]),
        .I1(q_wr_ptr_reg[0]),
        .O(d_full2_carry_i_4__0_n_0));
  LUT4 #(
    .INIT(16'h340C)) 
    \q_addr[15]_i_3 
       (.I0(tx_full),
        .I1(\q_addr_reg[16]_0 [3]),
        .I2(\q_addr_reg[16]_0 [2]),
        .I3(\q_addr_reg[16]_0 [1]),
        .O(q_full_reg_2));
  LUT6 #(
    .INIT(64'hAAAAFFBFAAAA0080)) 
    \q_addr[16]_i_1 
       (.I0(\q_addr[16]_i_2_n_0 ),
        .I1(\q_addr_reg[16]_2 ),
        .I2(q_full_reg_2),
        .I3(\q_addr_reg[16]_3 ),
        .I4(\q_addr_reg[16]_4 ),
        .I5(hci_ram_a),
        .O(\q_addr_reg[16] ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \q_addr[16]_i_2 
       (.I0(\FSM_sequential_q_state_reg[0] ),
        .I1(in22),
        .I2(\q_addr_reg[16]_0 [0]),
        .I3(rd_data),
        .I4(\q_addr_reg[16]_1 ),
        .O(\q_addr[16]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \q_addr[7]_i_6 
       (.I0(\q_addr_reg[16]_0 [0]),
        .I1(\q_addr_reg[16]_0 [2]),
        .I2(\q_addr_reg[16]_0 [1]),
        .I3(tx_full),
        .O(\FSM_sequential_q_state_reg[0] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \q_data[0]_i_5 
       (.I0(q_data_array_reg_192_255_0_2_n_0),
        .I1(q_data_array_reg_128_191_0_2_n_0),
        .I2(q_rd_ptr[7]),
        .I3(q_data_array_reg_64_127_0_2_n_0),
        .I4(q_rd_ptr[6]),
        .I5(q_data_array_reg_0_63_0_2_n_0),
        .O(\q_data[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \q_data[0]_i_6 
       (.I0(q_data_array_reg_448_511_0_2_n_0),
        .I1(q_data_array_reg_384_447_0_2_n_0),
        .I2(q_rd_ptr[7]),
        .I3(q_data_array_reg_320_383_0_2_n_0),
        .I4(q_rd_ptr[6]),
        .I5(q_data_array_reg_256_319_0_2_n_0),
        .O(\q_data[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \q_data[0]_i_7 
       (.I0(q_data_array_reg_704_767_0_2_n_0),
        .I1(q_data_array_reg_640_703_0_2_n_0),
        .I2(q_rd_ptr[7]),
        .I3(q_data_array_reg_576_639_0_2_n_0),
        .I4(q_rd_ptr[6]),
        .I5(q_data_array_reg_512_575_0_2_n_0),
        .O(\q_data[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \q_data[0]_i_8 
       (.I0(q_data_array_reg_960_1023_0_2_n_0),
        .I1(q_data_array_reg_896_959_0_2_n_0),
        .I2(q_rd_ptr[7]),
        .I3(q_data_array_reg_832_895_0_2_n_0),
        .I4(q_rd_ptr[6]),
        .I5(q_data_array_reg_768_831_0_2_n_0),
        .O(\q_data[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \q_data[1]_i_5 
       (.I0(q_data_array_reg_192_255_0_2_n_1),
        .I1(q_data_array_reg_128_191_0_2_n_1),
        .I2(q_rd_ptr[7]),
        .I3(q_data_array_reg_64_127_0_2_n_1),
        .I4(q_rd_ptr[6]),
        .I5(q_data_array_reg_0_63_0_2_n_1),
        .O(\q_data[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \q_data[1]_i_6 
       (.I0(q_data_array_reg_448_511_0_2_n_1),
        .I1(q_data_array_reg_384_447_0_2_n_1),
        .I2(q_rd_ptr[7]),
        .I3(q_data_array_reg_320_383_0_2_n_1),
        .I4(q_rd_ptr[6]),
        .I5(q_data_array_reg_256_319_0_2_n_1),
        .O(\q_data[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \q_data[1]_i_7 
       (.I0(q_data_array_reg_704_767_0_2_n_1),
        .I1(q_data_array_reg_640_703_0_2_n_1),
        .I2(q_rd_ptr[7]),
        .I3(q_data_array_reg_576_639_0_2_n_1),
        .I4(q_rd_ptr[6]),
        .I5(q_data_array_reg_512_575_0_2_n_1),
        .O(\q_data[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \q_data[1]_i_8 
       (.I0(q_data_array_reg_960_1023_0_2_n_1),
        .I1(q_data_array_reg_896_959_0_2_n_1),
        .I2(q_rd_ptr[7]),
        .I3(q_data_array_reg_832_895_0_2_n_1),
        .I4(q_rd_ptr[6]),
        .I5(q_data_array_reg_768_831_0_2_n_1),
        .O(\q_data[1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \q_data[2]_i_5 
       (.I0(q_data_array_reg_192_255_0_2_n_2),
        .I1(q_data_array_reg_128_191_0_2_n_2),
        .I2(q_rd_ptr[7]),
        .I3(q_data_array_reg_64_127_0_2_n_2),
        .I4(q_rd_ptr[6]),
        .I5(q_data_array_reg_0_63_0_2_n_2),
        .O(\q_data[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \q_data[2]_i_6 
       (.I0(q_data_array_reg_448_511_0_2_n_2),
        .I1(q_data_array_reg_384_447_0_2_n_2),
        .I2(q_rd_ptr[7]),
        .I3(q_data_array_reg_320_383_0_2_n_2),
        .I4(q_rd_ptr[6]),
        .I5(q_data_array_reg_256_319_0_2_n_2),
        .O(\q_data[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \q_data[2]_i_7 
       (.I0(q_data_array_reg_704_767_0_2_n_2),
        .I1(q_data_array_reg_640_703_0_2_n_2),
        .I2(q_rd_ptr[7]),
        .I3(q_data_array_reg_576_639_0_2_n_2),
        .I4(q_rd_ptr[6]),
        .I5(q_data_array_reg_512_575_0_2_n_2),
        .O(\q_data[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \q_data[2]_i_8 
       (.I0(q_data_array_reg_960_1023_0_2_n_2),
        .I1(q_data_array_reg_896_959_0_2_n_2),
        .I2(q_rd_ptr[7]),
        .I3(q_data_array_reg_832_895_0_2_n_2),
        .I4(q_rd_ptr[6]),
        .I5(q_data_array_reg_768_831_0_2_n_2),
        .O(\q_data[2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \q_data[3]_i_5 
       (.I0(q_data_array_reg_192_255_3_5_n_0),
        .I1(q_data_array_reg_128_191_3_5_n_0),
        .I2(q_rd_ptr[7]),
        .I3(q_data_array_reg_64_127_3_5_n_0),
        .I4(q_rd_ptr[6]),
        .I5(q_data_array_reg_0_63_3_5_n_0),
        .O(\q_data[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \q_data[3]_i_6 
       (.I0(q_data_array_reg_448_511_3_5_n_0),
        .I1(q_data_array_reg_384_447_3_5_n_0),
        .I2(q_rd_ptr[7]),
        .I3(q_data_array_reg_320_383_3_5_n_0),
        .I4(q_rd_ptr[6]),
        .I5(q_data_array_reg_256_319_3_5_n_0),
        .O(\q_data[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \q_data[3]_i_7 
       (.I0(q_data_array_reg_704_767_3_5_n_0),
        .I1(q_data_array_reg_640_703_3_5_n_0),
        .I2(q_rd_ptr[7]),
        .I3(q_data_array_reg_576_639_3_5_n_0),
        .I4(q_rd_ptr[6]),
        .I5(q_data_array_reg_512_575_3_5_n_0),
        .O(\q_data[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \q_data[3]_i_8 
       (.I0(q_data_array_reg_960_1023_3_5_n_0),
        .I1(q_data_array_reg_896_959_3_5_n_0),
        .I2(q_rd_ptr[7]),
        .I3(q_data_array_reg_832_895_3_5_n_0),
        .I4(q_rd_ptr[6]),
        .I5(q_data_array_reg_768_831_3_5_n_0),
        .O(\q_data[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \q_data[4]_i_5 
       (.I0(q_data_array_reg_192_255_3_5_n_1),
        .I1(q_data_array_reg_128_191_3_5_n_1),
        .I2(q_rd_ptr[7]),
        .I3(q_data_array_reg_64_127_3_5_n_1),
        .I4(q_rd_ptr[6]),
        .I5(q_data_array_reg_0_63_3_5_n_1),
        .O(\q_data[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \q_data[4]_i_6 
       (.I0(q_data_array_reg_448_511_3_5_n_1),
        .I1(q_data_array_reg_384_447_3_5_n_1),
        .I2(q_rd_ptr[7]),
        .I3(q_data_array_reg_320_383_3_5_n_1),
        .I4(q_rd_ptr[6]),
        .I5(q_data_array_reg_256_319_3_5_n_1),
        .O(\q_data[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \q_data[4]_i_7 
       (.I0(q_data_array_reg_704_767_3_5_n_1),
        .I1(q_data_array_reg_640_703_3_5_n_1),
        .I2(q_rd_ptr[7]),
        .I3(q_data_array_reg_576_639_3_5_n_1),
        .I4(q_rd_ptr[6]),
        .I5(q_data_array_reg_512_575_3_5_n_1),
        .O(\q_data[4]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \q_data[4]_i_8 
       (.I0(q_data_array_reg_960_1023_3_5_n_1),
        .I1(q_data_array_reg_896_959_3_5_n_1),
        .I2(q_rd_ptr[7]),
        .I3(q_data_array_reg_832_895_3_5_n_1),
        .I4(q_rd_ptr[6]),
        .I5(q_data_array_reg_768_831_3_5_n_1),
        .O(\q_data[4]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \q_data[5]_i_5 
       (.I0(q_data_array_reg_192_255_3_5_n_2),
        .I1(q_data_array_reg_128_191_3_5_n_2),
        .I2(q_rd_ptr[7]),
        .I3(q_data_array_reg_64_127_3_5_n_2),
        .I4(q_rd_ptr[6]),
        .I5(q_data_array_reg_0_63_3_5_n_2),
        .O(\q_data[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \q_data[5]_i_6 
       (.I0(q_data_array_reg_448_511_3_5_n_2),
        .I1(q_data_array_reg_384_447_3_5_n_2),
        .I2(q_rd_ptr[7]),
        .I3(q_data_array_reg_320_383_3_5_n_2),
        .I4(q_rd_ptr[6]),
        .I5(q_data_array_reg_256_319_3_5_n_2),
        .O(\q_data[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \q_data[5]_i_7 
       (.I0(q_data_array_reg_704_767_3_5_n_2),
        .I1(q_data_array_reg_640_703_3_5_n_2),
        .I2(q_rd_ptr[7]),
        .I3(q_data_array_reg_576_639_3_5_n_2),
        .I4(q_rd_ptr[6]),
        .I5(q_data_array_reg_512_575_3_5_n_2),
        .O(\q_data[5]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \q_data[5]_i_8 
       (.I0(q_data_array_reg_960_1023_3_5_n_2),
        .I1(q_data_array_reg_896_959_3_5_n_2),
        .I2(q_rd_ptr[7]),
        .I3(q_data_array_reg_832_895_3_5_n_2),
        .I4(q_rd_ptr[6]),
        .I5(q_data_array_reg_768_831_3_5_n_2),
        .O(\q_data[5]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \q_data[6]_i_5 
       (.I0(q_data_array_reg_192_255_6_6_n_0),
        .I1(q_data_array_reg_128_191_6_6_n_0),
        .I2(q_rd_ptr[7]),
        .I3(q_data_array_reg_64_127_6_6_n_0),
        .I4(q_rd_ptr[6]),
        .I5(q_data_array_reg_0_63_6_6_n_0),
        .O(\q_data[6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \q_data[6]_i_6 
       (.I0(q_data_array_reg_448_511_6_6_n_0),
        .I1(q_data_array_reg_384_447_6_6_n_0),
        .I2(q_rd_ptr[7]),
        .I3(q_data_array_reg_320_383_6_6_n_0),
        .I4(q_rd_ptr[6]),
        .I5(q_data_array_reg_256_319_6_6_n_0),
        .O(\q_data[6]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \q_data[6]_i_7 
       (.I0(q_data_array_reg_704_767_6_6_n_0),
        .I1(q_data_array_reg_640_703_6_6_n_0),
        .I2(q_rd_ptr[7]),
        .I3(q_data_array_reg_576_639_6_6_n_0),
        .I4(q_rd_ptr[6]),
        .I5(q_data_array_reg_512_575_6_6_n_0),
        .O(\q_data[6]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \q_data[6]_i_8 
       (.I0(q_data_array_reg_960_1023_6_6_n_0),
        .I1(q_data_array_reg_896_959_6_6_n_0),
        .I2(q_rd_ptr[7]),
        .I3(q_data_array_reg_832_895_6_6_n_0),
        .I4(q_rd_ptr[6]),
        .I5(q_data_array_reg_768_831_6_6_n_0),
        .O(\q_data[6]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \q_data[7]_i_10 
       (.I0(q_data_array_reg_960_1023_7_7_n_0),
        .I1(q_data_array_reg_896_959_7_7_n_0),
        .I2(q_rd_ptr[7]),
        .I3(q_data_array_reg_832_895_7_7_n_0),
        .I4(q_rd_ptr[6]),
        .I5(q_data_array_reg_768_831_7_7_n_0),
        .O(\q_data[7]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \q_data[7]_i_2 
       (.I0(rd_data_0),
        .I1(\q_data_reg[7] ),
        .O(D));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \q_data[7]_i_7 
       (.I0(q_data_array_reg_192_255_7_7_n_0),
        .I1(q_data_array_reg_128_191_7_7_n_0),
        .I2(q_rd_ptr[7]),
        .I3(q_data_array_reg_64_127_7_7_n_0),
        .I4(q_rd_ptr[6]),
        .I5(q_data_array_reg_0_63_7_7_n_0),
        .O(\q_data[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \q_data[7]_i_8 
       (.I0(q_data_array_reg_448_511_7_7_n_0),
        .I1(q_data_array_reg_384_447_7_7_n_0),
        .I2(q_rd_ptr[7]),
        .I3(q_data_array_reg_320_383_7_7_n_0),
        .I4(q_rd_ptr[6]),
        .I5(q_data_array_reg_256_319_7_7_n_0),
        .O(\q_data[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \q_data[7]_i_9 
       (.I0(q_data_array_reg_704_767_7_7_n_0),
        .I1(q_data_array_reg_640_703_7_7_n_0),
        .I2(q_rd_ptr[7]),
        .I3(q_data_array_reg_576_639_7_7_n_0),
        .I4(q_rd_ptr[6]),
        .I5(q_data_array_reg_512_575_7_7_n_0),
        .O(\q_data[7]_i_9_n_0 ));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "hci0/uart_blk/uart_tx_fifo/q_data_array" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M_HD597 q_data_array_reg_0_63_0_2
       (.ADDRA(q_rd_ptr_reg),
        .ADDRB(q_rd_ptr_reg),
        .ADDRC(q_rd_ptr_reg),
        .ADDRD(q_wr_ptr_reg[5:0]),
        .DIA(\q_data[7]_i_10_0 [0]),
        .DIB(\q_data[7]_i_10_0 [1]),
        .DIC(\q_data[7]_i_10_0 [2]),
        .DID(1'b0),
        .DOA(q_data_array_reg_0_63_0_2_n_0),
        .DOB(q_data_array_reg_0_63_0_2_n_1),
        .DOC(q_data_array_reg_0_63_0_2_n_2),
        .DOD(NLW_q_data_array_reg_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(q_data_array_reg_0_63_0_2_i_1__0_n_0));
  LUT5 #(
    .INIT(32'h00000002)) 
    q_data_array_reg_0_63_0_2_i_1__0
       (.I0(q_data_array_reg_0_63_0_2_i_2__0_n_0),
        .I1(q_wr_ptr_reg[7]),
        .I2(q_wr_ptr_reg[6]),
        .I3(q_wr_ptr_reg[9]),
        .I4(q_wr_ptr_reg[8]),
        .O(q_data_array_reg_0_63_0_2_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'h02)) 
    q_data_array_reg_0_63_0_2_i_2__0
       (.I0(q_wr_en),
        .I1(tx_full),
        .I2(rst),
        .O(q_data_array_reg_0_63_0_2_i_2__0_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "hci0/uart_blk/uart_tx_fifo/q_data_array" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M_HD598 q_data_array_reg_0_63_3_5
       (.ADDRA(q_rd_ptr_reg),
        .ADDRB(q_rd_ptr_reg),
        .ADDRC(q_rd_ptr_reg),
        .ADDRD(q_wr_ptr_reg[5:0]),
        .DIA(\q_data[7]_i_10_0 [3]),
        .DIB(\q_data[7]_i_10_0 [4]),
        .DIC(\q_data[7]_i_10_0 [5]),
        .DID(1'b0),
        .DOA(q_data_array_reg_0_63_3_5_n_0),
        .DOB(q_data_array_reg_0_63_3_5_n_1),
        .DOC(q_data_array_reg_0_63_3_5_n_2),
        .DOD(NLW_q_data_array_reg_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(q_data_array_reg_0_63_0_2_i_1__0_n_0));
  (* INIT = "64'h0000000000000000" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "hci0/uart_blk/uart_tx_fifo/q_data_array" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D_HD599 q_data_array_reg_0_63_6_6
       (.A0(q_wr_ptr_reg[0]),
        .A1(q_wr_ptr_reg[1]),
        .A2(q_wr_ptr_reg[2]),
        .A3(q_wr_ptr_reg[3]),
        .A4(q_wr_ptr_reg[4]),
        .A5(q_wr_ptr_reg[5]),
        .D(\q_data[7]_i_10_0 [6]),
        .DPO(q_data_array_reg_0_63_6_6_n_0),
        .DPRA0(q_rd_ptr_reg[0]),
        .DPRA1(q_rd_ptr_reg[1]),
        .DPRA2(q_rd_ptr_reg[2]),
        .DPRA3(q_rd_ptr_reg[3]),
        .DPRA4(q_rd_ptr_reg[4]),
        .DPRA5(q_rd_ptr_reg[5]),
        .SPO(NLW_q_data_array_reg_0_63_6_6_SPO_UNCONNECTED),
        .WCLK(clk),
        .WE(q_data_array_reg_0_63_0_2_i_1__0_n_0));
  (* INIT = "64'h0000000000000000" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "hci0/uart_blk/uart_tx_fifo/q_data_array" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D_HD600 q_data_array_reg_0_63_7_7
       (.A0(q_wr_ptr_reg[0]),
        .A1(q_wr_ptr_reg[1]),
        .A2(q_wr_ptr_reg[2]),
        .A3(q_wr_ptr_reg[3]),
        .A4(q_wr_ptr_reg[4]),
        .A5(q_wr_ptr_reg[5]),
        .D(\q_data[7]_i_10_0 [7]),
        .DPO(q_data_array_reg_0_63_7_7_n_0),
        .DPRA0(q_rd_ptr_reg[0]),
        .DPRA1(q_rd_ptr_reg[1]),
        .DPRA2(q_rd_ptr_reg[2]),
        .DPRA3(q_rd_ptr_reg[3]),
        .DPRA4(q_rd_ptr_reg[4]),
        .DPRA5(q_rd_ptr_reg[5]),
        .SPO(NLW_q_data_array_reg_0_63_7_7_SPO_UNCONNECTED),
        .WCLK(clk),
        .WE(q_data_array_reg_0_63_0_2_i_1__0_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "hci0/uart_blk/uart_tx_fifo/q_data_array" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M_HD601 q_data_array_reg_128_191_0_2
       (.ADDRA(q_rd_ptr_reg),
        .ADDRB(q_rd_ptr_reg),
        .ADDRC(q_rd_ptr_reg),
        .ADDRD(q_wr_ptr_reg[5:0]),
        .DIA(\q_data[7]_i_10_0 [0]),
        .DIB(\q_data[7]_i_10_0 [1]),
        .DIC(\q_data[7]_i_10_0 [2]),
        .DID(1'b0),
        .DOA(q_data_array_reg_128_191_0_2_n_0),
        .DOB(q_data_array_reg_128_191_0_2_n_1),
        .DOC(q_data_array_reg_128_191_0_2_n_2),
        .DOD(NLW_q_data_array_reg_128_191_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(q_data_array_reg_128_191_0_2_i_1__0_n_0));
  LUT5 #(
    .INIT(32'h00020000)) 
    q_data_array_reg_128_191_0_2_i_1__0
       (.I0(q_data_array_reg_0_63_0_2_i_2__0_n_0),
        .I1(q_wr_ptr_reg[8]),
        .I2(q_wr_ptr_reg[6]),
        .I3(q_wr_ptr_reg[9]),
        .I4(q_wr_ptr_reg[7]),
        .O(q_data_array_reg_128_191_0_2_i_1__0_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "hci0/uart_blk/uart_tx_fifo/q_data_array" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M_HD602 q_data_array_reg_128_191_3_5
       (.ADDRA(q_rd_ptr_reg),
        .ADDRB(q_rd_ptr_reg),
        .ADDRC(q_rd_ptr_reg),
        .ADDRD(q_wr_ptr_reg[5:0]),
        .DIA(\q_data[7]_i_10_0 [3]),
        .DIB(\q_data[7]_i_10_0 [4]),
        .DIC(\q_data[7]_i_10_0 [5]),
        .DID(1'b0),
        .DOA(q_data_array_reg_128_191_3_5_n_0),
        .DOB(q_data_array_reg_128_191_3_5_n_1),
        .DOC(q_data_array_reg_128_191_3_5_n_2),
        .DOD(NLW_q_data_array_reg_128_191_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(q_data_array_reg_128_191_0_2_i_1__0_n_0));
  (* INIT = "64'h0000000000000000" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "hci0/uart_blk/uart_tx_fifo/q_data_array" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D_HD603 q_data_array_reg_128_191_6_6
       (.A0(q_wr_ptr_reg[0]),
        .A1(q_wr_ptr_reg[1]),
        .A2(q_wr_ptr_reg[2]),
        .A3(q_wr_ptr_reg[3]),
        .A4(q_wr_ptr_reg[4]),
        .A5(q_wr_ptr_reg[5]),
        .D(\q_data[7]_i_10_0 [6]),
        .DPO(q_data_array_reg_128_191_6_6_n_0),
        .DPRA0(q_rd_ptr_reg[0]),
        .DPRA1(q_rd_ptr_reg[1]),
        .DPRA2(q_rd_ptr_reg[2]),
        .DPRA3(q_rd_ptr_reg[3]),
        .DPRA4(q_rd_ptr_reg[4]),
        .DPRA5(q_rd_ptr_reg[5]),
        .SPO(NLW_q_data_array_reg_128_191_6_6_SPO_UNCONNECTED),
        .WCLK(clk),
        .WE(q_data_array_reg_128_191_0_2_i_1__0_n_0));
  (* INIT = "64'h0000000000000000" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "hci0/uart_blk/uart_tx_fifo/q_data_array" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D_HD604 q_data_array_reg_128_191_7_7
       (.A0(q_wr_ptr_reg[0]),
        .A1(q_wr_ptr_reg[1]),
        .A2(q_wr_ptr_reg[2]),
        .A3(q_wr_ptr_reg[3]),
        .A4(q_wr_ptr_reg[4]),
        .A5(q_wr_ptr_reg[5]),
        .D(\q_data[7]_i_10_0 [7]),
        .DPO(q_data_array_reg_128_191_7_7_n_0),
        .DPRA0(q_rd_ptr_reg[0]),
        .DPRA1(q_rd_ptr_reg[1]),
        .DPRA2(q_rd_ptr_reg[2]),
        .DPRA3(q_rd_ptr_reg[3]),
        .DPRA4(q_rd_ptr_reg[4]),
        .DPRA5(q_rd_ptr_reg[5]),
        .SPO(NLW_q_data_array_reg_128_191_7_7_SPO_UNCONNECTED),
        .WCLK(clk),
        .WE(q_data_array_reg_128_191_0_2_i_1__0_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "hci0/uart_blk/uart_tx_fifo/q_data_array" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M_HD605 q_data_array_reg_192_255_0_2
       (.ADDRA(q_rd_ptr_reg),
        .ADDRB(q_rd_ptr_reg),
        .ADDRC(q_rd_ptr_reg),
        .ADDRD(q_wr_ptr_reg[5:0]),
        .DIA(\q_data[7]_i_10_0 [0]),
        .DIB(\q_data[7]_i_10_0 [1]),
        .DIC(\q_data[7]_i_10_0 [2]),
        .DID(1'b0),
        .DOA(q_data_array_reg_192_255_0_2_n_0),
        .DOB(q_data_array_reg_192_255_0_2_n_1),
        .DOC(q_data_array_reg_192_255_0_2_n_2),
        .DOD(NLW_q_data_array_reg_192_255_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(q_data_array_reg_192_255_0_2_i_1__0_n_0));
  LUT5 #(
    .INIT(32'h00400000)) 
    q_data_array_reg_192_255_0_2_i_1__0
       (.I0(q_wr_ptr_reg[9]),
        .I1(q_wr_ptr_reg[7]),
        .I2(q_wr_ptr_reg[6]),
        .I3(q_wr_ptr_reg[8]),
        .I4(q_data_array_reg_0_63_0_2_i_2__0_n_0),
        .O(q_data_array_reg_192_255_0_2_i_1__0_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "hci0/uart_blk/uart_tx_fifo/q_data_array" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M_HD606 q_data_array_reg_192_255_3_5
       (.ADDRA(q_rd_ptr_reg),
        .ADDRB(q_rd_ptr_reg),
        .ADDRC(q_rd_ptr_reg),
        .ADDRD(q_wr_ptr_reg[5:0]),
        .DIA(\q_data[7]_i_10_0 [3]),
        .DIB(\q_data[7]_i_10_0 [4]),
        .DIC(\q_data[7]_i_10_0 [5]),
        .DID(1'b0),
        .DOA(q_data_array_reg_192_255_3_5_n_0),
        .DOB(q_data_array_reg_192_255_3_5_n_1),
        .DOC(q_data_array_reg_192_255_3_5_n_2),
        .DOD(NLW_q_data_array_reg_192_255_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(q_data_array_reg_192_255_0_2_i_1__0_n_0));
  (* INIT = "64'h0000000000000000" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "hci0/uart_blk/uart_tx_fifo/q_data_array" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D_HD607 q_data_array_reg_192_255_6_6
       (.A0(q_wr_ptr_reg[0]),
        .A1(q_wr_ptr_reg[1]),
        .A2(q_wr_ptr_reg[2]),
        .A3(q_wr_ptr_reg[3]),
        .A4(q_wr_ptr_reg[4]),
        .A5(q_wr_ptr_reg[5]),
        .D(\q_data[7]_i_10_0 [6]),
        .DPO(q_data_array_reg_192_255_6_6_n_0),
        .DPRA0(q_rd_ptr_reg[0]),
        .DPRA1(q_rd_ptr_reg[1]),
        .DPRA2(q_rd_ptr_reg[2]),
        .DPRA3(q_rd_ptr_reg[3]),
        .DPRA4(q_rd_ptr_reg[4]),
        .DPRA5(q_rd_ptr_reg[5]),
        .SPO(NLW_q_data_array_reg_192_255_6_6_SPO_UNCONNECTED),
        .WCLK(clk),
        .WE(q_data_array_reg_192_255_0_2_i_1__0_n_0));
  (* INIT = "64'h0000000000000000" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "hci0/uart_blk/uart_tx_fifo/q_data_array" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D_HD608 q_data_array_reg_192_255_7_7
       (.A0(q_wr_ptr_reg[0]),
        .A1(q_wr_ptr_reg[1]),
        .A2(q_wr_ptr_reg[2]),
        .A3(q_wr_ptr_reg[3]),
        .A4(q_wr_ptr_reg[4]),
        .A5(q_wr_ptr_reg[5]),
        .D(\q_data[7]_i_10_0 [7]),
        .DPO(q_data_array_reg_192_255_7_7_n_0),
        .DPRA0(q_rd_ptr_reg[0]),
        .DPRA1(q_rd_ptr_reg[1]),
        .DPRA2(q_rd_ptr_reg[2]),
        .DPRA3(q_rd_ptr_reg[3]),
        .DPRA4(q_rd_ptr_reg[4]),
        .DPRA5(q_rd_ptr_reg[5]),
        .SPO(NLW_q_data_array_reg_192_255_7_7_SPO_UNCONNECTED),
        .WCLK(clk),
        .WE(q_data_array_reg_192_255_0_2_i_1__0_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "hci0/uart_blk/uart_tx_fifo/q_data_array" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M_HD609 q_data_array_reg_256_319_0_2
       (.ADDRA(q_rd_ptr_reg),
        .ADDRB(q_rd_ptr_reg),
        .ADDRC(q_rd_ptr_reg),
        .ADDRD(q_wr_ptr_reg[5:0]),
        .DIA(\q_data[7]_i_10_0 [0]),
        .DIB(\q_data[7]_i_10_0 [1]),
        .DIC(\q_data[7]_i_10_0 [2]),
        .DID(1'b0),
        .DOA(q_data_array_reg_256_319_0_2_n_0),
        .DOB(q_data_array_reg_256_319_0_2_n_1),
        .DOC(q_data_array_reg_256_319_0_2_n_2),
        .DOD(NLW_q_data_array_reg_256_319_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(q_data_array_reg_256_319_0_2_i_1__0_n_0));
  LUT5 #(
    .INIT(32'h00020000)) 
    q_data_array_reg_256_319_0_2_i_1__0
       (.I0(q_data_array_reg_0_63_0_2_i_2__0_n_0),
        .I1(q_wr_ptr_reg[7]),
        .I2(q_wr_ptr_reg[6]),
        .I3(q_wr_ptr_reg[9]),
        .I4(q_wr_ptr_reg[8]),
        .O(q_data_array_reg_256_319_0_2_i_1__0_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "hci0/uart_blk/uart_tx_fifo/q_data_array" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M_HD610 q_data_array_reg_256_319_3_5
       (.ADDRA(q_rd_ptr_reg),
        .ADDRB(q_rd_ptr_reg),
        .ADDRC(q_rd_ptr_reg),
        .ADDRD(q_wr_ptr_reg[5:0]),
        .DIA(\q_data[7]_i_10_0 [3]),
        .DIB(\q_data[7]_i_10_0 [4]),
        .DIC(\q_data[7]_i_10_0 [5]),
        .DID(1'b0),
        .DOA(q_data_array_reg_256_319_3_5_n_0),
        .DOB(q_data_array_reg_256_319_3_5_n_1),
        .DOC(q_data_array_reg_256_319_3_5_n_2),
        .DOD(NLW_q_data_array_reg_256_319_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(q_data_array_reg_256_319_0_2_i_1__0_n_0));
  (* INIT = "64'h0000000000000000" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "hci0/uart_blk/uart_tx_fifo/q_data_array" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D_HD611 q_data_array_reg_256_319_6_6
       (.A0(q_wr_ptr_reg[0]),
        .A1(q_wr_ptr_reg[1]),
        .A2(q_wr_ptr_reg[2]),
        .A3(q_wr_ptr_reg[3]),
        .A4(q_wr_ptr_reg[4]),
        .A5(q_wr_ptr_reg[5]),
        .D(\q_data[7]_i_10_0 [6]),
        .DPO(q_data_array_reg_256_319_6_6_n_0),
        .DPRA0(q_rd_ptr_reg[0]),
        .DPRA1(q_rd_ptr_reg[1]),
        .DPRA2(q_rd_ptr_reg[2]),
        .DPRA3(q_rd_ptr_reg[3]),
        .DPRA4(q_rd_ptr_reg[4]),
        .DPRA5(q_rd_ptr_reg[5]),
        .SPO(NLW_q_data_array_reg_256_319_6_6_SPO_UNCONNECTED),
        .WCLK(clk),
        .WE(q_data_array_reg_256_319_0_2_i_1__0_n_0));
  (* INIT = "64'h0000000000000000" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "hci0/uart_blk/uart_tx_fifo/q_data_array" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D_HD612 q_data_array_reg_256_319_7_7
       (.A0(q_wr_ptr_reg[0]),
        .A1(q_wr_ptr_reg[1]),
        .A2(q_wr_ptr_reg[2]),
        .A3(q_wr_ptr_reg[3]),
        .A4(q_wr_ptr_reg[4]),
        .A5(q_wr_ptr_reg[5]),
        .D(\q_data[7]_i_10_0 [7]),
        .DPO(q_data_array_reg_256_319_7_7_n_0),
        .DPRA0(q_rd_ptr_reg[0]),
        .DPRA1(q_rd_ptr_reg[1]),
        .DPRA2(q_rd_ptr_reg[2]),
        .DPRA3(q_rd_ptr_reg[3]),
        .DPRA4(q_rd_ptr_reg[4]),
        .DPRA5(q_rd_ptr_reg[5]),
        .SPO(NLW_q_data_array_reg_256_319_7_7_SPO_UNCONNECTED),
        .WCLK(clk),
        .WE(q_data_array_reg_256_319_0_2_i_1__0_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "hci0/uart_blk/uart_tx_fifo/q_data_array" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M_HD613 q_data_array_reg_320_383_0_2
       (.ADDRA(q_rd_ptr_reg),
        .ADDRB(q_rd_ptr_reg),
        .ADDRC(q_rd_ptr_reg),
        .ADDRD(q_wr_ptr_reg[5:0]),
        .DIA(\q_data[7]_i_10_0 [0]),
        .DIB(\q_data[7]_i_10_0 [1]),
        .DIC(\q_data[7]_i_10_0 [2]),
        .DID(1'b0),
        .DOA(q_data_array_reg_320_383_0_2_n_0),
        .DOB(q_data_array_reg_320_383_0_2_n_1),
        .DOC(q_data_array_reg_320_383_0_2_n_2),
        .DOD(NLW_q_data_array_reg_320_383_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(q_data_array_reg_320_383_0_2_i_1__0_n_0));
  LUT5 #(
    .INIT(32'h00400000)) 
    q_data_array_reg_320_383_0_2_i_1__0
       (.I0(q_wr_ptr_reg[9]),
        .I1(q_wr_ptr_reg[8]),
        .I2(q_wr_ptr_reg[6]),
        .I3(q_wr_ptr_reg[7]),
        .I4(q_data_array_reg_0_63_0_2_i_2__0_n_0),
        .O(q_data_array_reg_320_383_0_2_i_1__0_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "hci0/uart_blk/uart_tx_fifo/q_data_array" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M_HD614 q_data_array_reg_320_383_3_5
       (.ADDRA(q_rd_ptr_reg),
        .ADDRB(q_rd_ptr_reg),
        .ADDRC(q_rd_ptr_reg),
        .ADDRD(q_wr_ptr_reg[5:0]),
        .DIA(\q_data[7]_i_10_0 [3]),
        .DIB(\q_data[7]_i_10_0 [4]),
        .DIC(\q_data[7]_i_10_0 [5]),
        .DID(1'b0),
        .DOA(q_data_array_reg_320_383_3_5_n_0),
        .DOB(q_data_array_reg_320_383_3_5_n_1),
        .DOC(q_data_array_reg_320_383_3_5_n_2),
        .DOD(NLW_q_data_array_reg_320_383_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(q_data_array_reg_320_383_0_2_i_1__0_n_0));
  (* INIT = "64'h0000000000000000" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "hci0/uart_blk/uart_tx_fifo/q_data_array" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D_HD615 q_data_array_reg_320_383_6_6
       (.A0(q_wr_ptr_reg[0]),
        .A1(q_wr_ptr_reg[1]),
        .A2(q_wr_ptr_reg[2]),
        .A3(q_wr_ptr_reg[3]),
        .A4(q_wr_ptr_reg[4]),
        .A5(q_wr_ptr_reg[5]),
        .D(\q_data[7]_i_10_0 [6]),
        .DPO(q_data_array_reg_320_383_6_6_n_0),
        .DPRA0(q_rd_ptr_reg[0]),
        .DPRA1(q_rd_ptr_reg[1]),
        .DPRA2(q_rd_ptr_reg[2]),
        .DPRA3(q_rd_ptr_reg[3]),
        .DPRA4(q_rd_ptr_reg[4]),
        .DPRA5(q_rd_ptr_reg[5]),
        .SPO(NLW_q_data_array_reg_320_383_6_6_SPO_UNCONNECTED),
        .WCLK(clk),
        .WE(q_data_array_reg_320_383_0_2_i_1__0_n_0));
  (* INIT = "64'h0000000000000000" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "hci0/uart_blk/uart_tx_fifo/q_data_array" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D_HD616 q_data_array_reg_320_383_7_7
       (.A0(q_wr_ptr_reg[0]),
        .A1(q_wr_ptr_reg[1]),
        .A2(q_wr_ptr_reg[2]),
        .A3(q_wr_ptr_reg[3]),
        .A4(q_wr_ptr_reg[4]),
        .A5(q_wr_ptr_reg[5]),
        .D(\q_data[7]_i_10_0 [7]),
        .DPO(q_data_array_reg_320_383_7_7_n_0),
        .DPRA0(q_rd_ptr_reg[0]),
        .DPRA1(q_rd_ptr_reg[1]),
        .DPRA2(q_rd_ptr_reg[2]),
        .DPRA3(q_rd_ptr_reg[3]),
        .DPRA4(q_rd_ptr_reg[4]),
        .DPRA5(q_rd_ptr_reg[5]),
        .SPO(NLW_q_data_array_reg_320_383_7_7_SPO_UNCONNECTED),
        .WCLK(clk),
        .WE(q_data_array_reg_320_383_0_2_i_1__0_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "hci0/uart_blk/uart_tx_fifo/q_data_array" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M_HD617 q_data_array_reg_384_447_0_2
       (.ADDRA(q_rd_ptr_reg),
        .ADDRB(q_rd_ptr_reg),
        .ADDRC(q_rd_ptr_reg),
        .ADDRD(q_wr_ptr_reg[5:0]),
        .DIA(\q_data[7]_i_10_0 [0]),
        .DIB(\q_data[7]_i_10_0 [1]),
        .DIC(\q_data[7]_i_10_0 [2]),
        .DID(1'b0),
        .DOA(q_data_array_reg_384_447_0_2_n_0),
        .DOB(q_data_array_reg_384_447_0_2_n_1),
        .DOC(q_data_array_reg_384_447_0_2_n_2),
        .DOD(NLW_q_data_array_reg_384_447_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(q_data_array_reg_384_447_0_2_i_1__0_n_0));
  LUT5 #(
    .INIT(32'h00400000)) 
    q_data_array_reg_384_447_0_2_i_1__0
       (.I0(q_wr_ptr_reg[9]),
        .I1(q_wr_ptr_reg[8]),
        .I2(q_wr_ptr_reg[7]),
        .I3(q_wr_ptr_reg[6]),
        .I4(q_data_array_reg_0_63_0_2_i_2__0_n_0),
        .O(q_data_array_reg_384_447_0_2_i_1__0_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "hci0/uart_blk/uart_tx_fifo/q_data_array" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M_HD618 q_data_array_reg_384_447_3_5
       (.ADDRA(q_rd_ptr_reg),
        .ADDRB(q_rd_ptr_reg),
        .ADDRC(q_rd_ptr_reg),
        .ADDRD(q_wr_ptr_reg[5:0]),
        .DIA(\q_data[7]_i_10_0 [3]),
        .DIB(\q_data[7]_i_10_0 [4]),
        .DIC(\q_data[7]_i_10_0 [5]),
        .DID(1'b0),
        .DOA(q_data_array_reg_384_447_3_5_n_0),
        .DOB(q_data_array_reg_384_447_3_5_n_1),
        .DOC(q_data_array_reg_384_447_3_5_n_2),
        .DOD(NLW_q_data_array_reg_384_447_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(q_data_array_reg_384_447_0_2_i_1__0_n_0));
  (* INIT = "64'h0000000000000000" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "hci0/uart_blk/uart_tx_fifo/q_data_array" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D_HD619 q_data_array_reg_384_447_6_6
       (.A0(q_wr_ptr_reg[0]),
        .A1(q_wr_ptr_reg[1]),
        .A2(q_wr_ptr_reg[2]),
        .A3(q_wr_ptr_reg[3]),
        .A4(q_wr_ptr_reg[4]),
        .A5(q_wr_ptr_reg[5]),
        .D(\q_data[7]_i_10_0 [6]),
        .DPO(q_data_array_reg_384_447_6_6_n_0),
        .DPRA0(q_rd_ptr_reg[0]),
        .DPRA1(q_rd_ptr_reg[1]),
        .DPRA2(q_rd_ptr_reg[2]),
        .DPRA3(q_rd_ptr_reg[3]),
        .DPRA4(q_rd_ptr_reg[4]),
        .DPRA5(q_rd_ptr_reg[5]),
        .SPO(NLW_q_data_array_reg_384_447_6_6_SPO_UNCONNECTED),
        .WCLK(clk),
        .WE(q_data_array_reg_384_447_0_2_i_1__0_n_0));
  (* INIT = "64'h0000000000000000" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "hci0/uart_blk/uart_tx_fifo/q_data_array" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D_HD620 q_data_array_reg_384_447_7_7
       (.A0(q_wr_ptr_reg[0]),
        .A1(q_wr_ptr_reg[1]),
        .A2(q_wr_ptr_reg[2]),
        .A3(q_wr_ptr_reg[3]),
        .A4(q_wr_ptr_reg[4]),
        .A5(q_wr_ptr_reg[5]),
        .D(\q_data[7]_i_10_0 [7]),
        .DPO(q_data_array_reg_384_447_7_7_n_0),
        .DPRA0(q_rd_ptr_reg[0]),
        .DPRA1(q_rd_ptr_reg[1]),
        .DPRA2(q_rd_ptr_reg[2]),
        .DPRA3(q_rd_ptr_reg[3]),
        .DPRA4(q_rd_ptr_reg[4]),
        .DPRA5(q_rd_ptr_reg[5]),
        .SPO(NLW_q_data_array_reg_384_447_7_7_SPO_UNCONNECTED),
        .WCLK(clk),
        .WE(q_data_array_reg_384_447_0_2_i_1__0_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "hci0/uart_blk/uart_tx_fifo/q_data_array" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M_HD621 q_data_array_reg_448_511_0_2
       (.ADDRA(q_rd_ptr_reg),
        .ADDRB(q_rd_ptr_reg),
        .ADDRC(q_rd_ptr_reg),
        .ADDRD(q_wr_ptr_reg[5:0]),
        .DIA(\q_data[7]_i_10_0 [0]),
        .DIB(\q_data[7]_i_10_0 [1]),
        .DIC(\q_data[7]_i_10_0 [2]),
        .DID(1'b0),
        .DOA(q_data_array_reg_448_511_0_2_n_0),
        .DOB(q_data_array_reg_448_511_0_2_n_1),
        .DOC(q_data_array_reg_448_511_0_2_n_2),
        .DOD(NLW_q_data_array_reg_448_511_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(q_data_array_reg_448_511_0_2_i_1__0_n_0));
  LUT5 #(
    .INIT(32'h40000000)) 
    q_data_array_reg_448_511_0_2_i_1__0
       (.I0(q_wr_ptr_reg[9]),
        .I1(q_wr_ptr_reg[7]),
        .I2(q_wr_ptr_reg[6]),
        .I3(q_data_array_reg_0_63_0_2_i_2__0_n_0),
        .I4(q_wr_ptr_reg[8]),
        .O(q_data_array_reg_448_511_0_2_i_1__0_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "hci0/uart_blk/uart_tx_fifo/q_data_array" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M_HD622 q_data_array_reg_448_511_3_5
       (.ADDRA(q_rd_ptr_reg),
        .ADDRB(q_rd_ptr_reg),
        .ADDRC(q_rd_ptr_reg),
        .ADDRD(q_wr_ptr_reg[5:0]),
        .DIA(\q_data[7]_i_10_0 [3]),
        .DIB(\q_data[7]_i_10_0 [4]),
        .DIC(\q_data[7]_i_10_0 [5]),
        .DID(1'b0),
        .DOA(q_data_array_reg_448_511_3_5_n_0),
        .DOB(q_data_array_reg_448_511_3_5_n_1),
        .DOC(q_data_array_reg_448_511_3_5_n_2),
        .DOD(NLW_q_data_array_reg_448_511_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(q_data_array_reg_448_511_0_2_i_1__0_n_0));
  (* INIT = "64'h0000000000000000" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "hci0/uart_blk/uart_tx_fifo/q_data_array" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D_HD623 q_data_array_reg_448_511_6_6
       (.A0(q_wr_ptr_reg[0]),
        .A1(q_wr_ptr_reg[1]),
        .A2(q_wr_ptr_reg[2]),
        .A3(q_wr_ptr_reg[3]),
        .A4(q_wr_ptr_reg[4]),
        .A5(q_wr_ptr_reg[5]),
        .D(\q_data[7]_i_10_0 [6]),
        .DPO(q_data_array_reg_448_511_6_6_n_0),
        .DPRA0(q_rd_ptr_reg[0]),
        .DPRA1(q_rd_ptr_reg[1]),
        .DPRA2(q_rd_ptr_reg[2]),
        .DPRA3(q_rd_ptr_reg[3]),
        .DPRA4(q_rd_ptr_reg[4]),
        .DPRA5(q_rd_ptr_reg[5]),
        .SPO(NLW_q_data_array_reg_448_511_6_6_SPO_UNCONNECTED),
        .WCLK(clk),
        .WE(q_data_array_reg_448_511_0_2_i_1__0_n_0));
  (* INIT = "64'h0000000000000000" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "hci0/uart_blk/uart_tx_fifo/q_data_array" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D_HD624 q_data_array_reg_448_511_7_7
       (.A0(q_wr_ptr_reg[0]),
        .A1(q_wr_ptr_reg[1]),
        .A2(q_wr_ptr_reg[2]),
        .A3(q_wr_ptr_reg[3]),
        .A4(q_wr_ptr_reg[4]),
        .A5(q_wr_ptr_reg[5]),
        .D(\q_data[7]_i_10_0 [7]),
        .DPO(q_data_array_reg_448_511_7_7_n_0),
        .DPRA0(q_rd_ptr_reg[0]),
        .DPRA1(q_rd_ptr_reg[1]),
        .DPRA2(q_rd_ptr_reg[2]),
        .DPRA3(q_rd_ptr_reg[3]),
        .DPRA4(q_rd_ptr_reg[4]),
        .DPRA5(q_rd_ptr_reg[5]),
        .SPO(NLW_q_data_array_reg_448_511_7_7_SPO_UNCONNECTED),
        .WCLK(clk),
        .WE(q_data_array_reg_448_511_0_2_i_1__0_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "hci0/uart_blk/uart_tx_fifo/q_data_array" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M_HD625 q_data_array_reg_512_575_0_2
       (.ADDRA(q_rd_ptr_reg),
        .ADDRB(q_rd_ptr_reg),
        .ADDRC(q_rd_ptr_reg),
        .ADDRD(q_wr_ptr_reg[5:0]),
        .DIA(\q_data[7]_i_10_0 [0]),
        .DIB(\q_data[7]_i_10_0 [1]),
        .DIC(\q_data[7]_i_10_0 [2]),
        .DID(1'b0),
        .DOA(q_data_array_reg_512_575_0_2_n_0),
        .DOB(q_data_array_reg_512_575_0_2_n_1),
        .DOC(q_data_array_reg_512_575_0_2_n_2),
        .DOD(NLW_q_data_array_reg_512_575_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(q_data_array_reg_512_575_0_2_i_1__0_n_0));
  LUT5 #(
    .INIT(32'h00020000)) 
    q_data_array_reg_512_575_0_2_i_1__0
       (.I0(q_data_array_reg_0_63_0_2_i_2__0_n_0),
        .I1(q_wr_ptr_reg[7]),
        .I2(q_wr_ptr_reg[6]),
        .I3(q_wr_ptr_reg[8]),
        .I4(q_wr_ptr_reg[9]),
        .O(q_data_array_reg_512_575_0_2_i_1__0_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "hci0/uart_blk/uart_tx_fifo/q_data_array" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M_HD626 q_data_array_reg_512_575_3_5
       (.ADDRA(q_rd_ptr_reg),
        .ADDRB(q_rd_ptr_reg),
        .ADDRC(q_rd_ptr_reg),
        .ADDRD(q_wr_ptr_reg[5:0]),
        .DIA(\q_data[7]_i_10_0 [3]),
        .DIB(\q_data[7]_i_10_0 [4]),
        .DIC(\q_data[7]_i_10_0 [5]),
        .DID(1'b0),
        .DOA(q_data_array_reg_512_575_3_5_n_0),
        .DOB(q_data_array_reg_512_575_3_5_n_1),
        .DOC(q_data_array_reg_512_575_3_5_n_2),
        .DOD(NLW_q_data_array_reg_512_575_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(q_data_array_reg_512_575_0_2_i_1__0_n_0));
  (* INIT = "64'h0000000000000000" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "hci0/uart_blk/uart_tx_fifo/q_data_array" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D_HD627 q_data_array_reg_512_575_6_6
       (.A0(q_wr_ptr_reg[0]),
        .A1(q_wr_ptr_reg[1]),
        .A2(q_wr_ptr_reg[2]),
        .A3(q_wr_ptr_reg[3]),
        .A4(q_wr_ptr_reg[4]),
        .A5(q_wr_ptr_reg[5]),
        .D(\q_data[7]_i_10_0 [6]),
        .DPO(q_data_array_reg_512_575_6_6_n_0),
        .DPRA0(q_rd_ptr_reg[0]),
        .DPRA1(q_rd_ptr_reg[1]),
        .DPRA2(q_rd_ptr_reg[2]),
        .DPRA3(q_rd_ptr_reg[3]),
        .DPRA4(q_rd_ptr_reg[4]),
        .DPRA5(q_rd_ptr_reg[5]),
        .SPO(NLW_q_data_array_reg_512_575_6_6_SPO_UNCONNECTED),
        .WCLK(clk),
        .WE(q_data_array_reg_512_575_0_2_i_1__0_n_0));
  (* INIT = "64'h0000000000000000" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "hci0/uart_blk/uart_tx_fifo/q_data_array" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D_HD628 q_data_array_reg_512_575_7_7
       (.A0(q_wr_ptr_reg[0]),
        .A1(q_wr_ptr_reg[1]),
        .A2(q_wr_ptr_reg[2]),
        .A3(q_wr_ptr_reg[3]),
        .A4(q_wr_ptr_reg[4]),
        .A5(q_wr_ptr_reg[5]),
        .D(\q_data[7]_i_10_0 [7]),
        .DPO(q_data_array_reg_512_575_7_7_n_0),
        .DPRA0(q_rd_ptr_reg[0]),
        .DPRA1(q_rd_ptr_reg[1]),
        .DPRA2(q_rd_ptr_reg[2]),
        .DPRA3(q_rd_ptr_reg[3]),
        .DPRA4(q_rd_ptr_reg[4]),
        .DPRA5(q_rd_ptr_reg[5]),
        .SPO(NLW_q_data_array_reg_512_575_7_7_SPO_UNCONNECTED),
        .WCLK(clk),
        .WE(q_data_array_reg_512_575_0_2_i_1__0_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "hci0/uart_blk/uart_tx_fifo/q_data_array" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M_HD629 q_data_array_reg_576_639_0_2
       (.ADDRA(q_rd_ptr_reg),
        .ADDRB(q_rd_ptr_reg),
        .ADDRC(q_rd_ptr_reg),
        .ADDRD(q_wr_ptr_reg[5:0]),
        .DIA(\q_data[7]_i_10_0 [0]),
        .DIB(\q_data[7]_i_10_0 [1]),
        .DIC(\q_data[7]_i_10_0 [2]),
        .DID(1'b0),
        .DOA(q_data_array_reg_576_639_0_2_n_0),
        .DOB(q_data_array_reg_576_639_0_2_n_1),
        .DOC(q_data_array_reg_576_639_0_2_n_2),
        .DOD(NLW_q_data_array_reg_576_639_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(q_data_array_reg_576_639_0_2_i_1__0_n_0));
  LUT5 #(
    .INIT(32'h00400000)) 
    q_data_array_reg_576_639_0_2_i_1__0
       (.I0(q_wr_ptr_reg[8]),
        .I1(q_wr_ptr_reg[9]),
        .I2(q_wr_ptr_reg[6]),
        .I3(q_wr_ptr_reg[7]),
        .I4(q_data_array_reg_0_63_0_2_i_2__0_n_0),
        .O(q_data_array_reg_576_639_0_2_i_1__0_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "hci0/uart_blk/uart_tx_fifo/q_data_array" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M_HD630 q_data_array_reg_576_639_3_5
       (.ADDRA(q_rd_ptr_reg),
        .ADDRB(q_rd_ptr_reg),
        .ADDRC(q_rd_ptr_reg),
        .ADDRD(q_wr_ptr_reg[5:0]),
        .DIA(\q_data[7]_i_10_0 [3]),
        .DIB(\q_data[7]_i_10_0 [4]),
        .DIC(\q_data[7]_i_10_0 [5]),
        .DID(1'b0),
        .DOA(q_data_array_reg_576_639_3_5_n_0),
        .DOB(q_data_array_reg_576_639_3_5_n_1),
        .DOC(q_data_array_reg_576_639_3_5_n_2),
        .DOD(NLW_q_data_array_reg_576_639_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(q_data_array_reg_576_639_0_2_i_1__0_n_0));
  (* INIT = "64'h0000000000000000" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "hci0/uart_blk/uart_tx_fifo/q_data_array" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D_HD631 q_data_array_reg_576_639_6_6
       (.A0(q_wr_ptr_reg[0]),
        .A1(q_wr_ptr_reg[1]),
        .A2(q_wr_ptr_reg[2]),
        .A3(q_wr_ptr_reg[3]),
        .A4(q_wr_ptr_reg[4]),
        .A5(q_wr_ptr_reg[5]),
        .D(\q_data[7]_i_10_0 [6]),
        .DPO(q_data_array_reg_576_639_6_6_n_0),
        .DPRA0(q_rd_ptr_reg[0]),
        .DPRA1(q_rd_ptr_reg[1]),
        .DPRA2(q_rd_ptr_reg[2]),
        .DPRA3(q_rd_ptr_reg[3]),
        .DPRA4(q_rd_ptr_reg[4]),
        .DPRA5(q_rd_ptr_reg[5]),
        .SPO(NLW_q_data_array_reg_576_639_6_6_SPO_UNCONNECTED),
        .WCLK(clk),
        .WE(q_data_array_reg_576_639_0_2_i_1__0_n_0));
  (* INIT = "64'h0000000000000000" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "hci0/uart_blk/uart_tx_fifo/q_data_array" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D_HD632 q_data_array_reg_576_639_7_7
       (.A0(q_wr_ptr_reg[0]),
        .A1(q_wr_ptr_reg[1]),
        .A2(q_wr_ptr_reg[2]),
        .A3(q_wr_ptr_reg[3]),
        .A4(q_wr_ptr_reg[4]),
        .A5(q_wr_ptr_reg[5]),
        .D(\q_data[7]_i_10_0 [7]),
        .DPO(q_data_array_reg_576_639_7_7_n_0),
        .DPRA0(q_rd_ptr_reg[0]),
        .DPRA1(q_rd_ptr_reg[1]),
        .DPRA2(q_rd_ptr_reg[2]),
        .DPRA3(q_rd_ptr_reg[3]),
        .DPRA4(q_rd_ptr_reg[4]),
        .DPRA5(q_rd_ptr_reg[5]),
        .SPO(NLW_q_data_array_reg_576_639_7_7_SPO_UNCONNECTED),
        .WCLK(clk),
        .WE(q_data_array_reg_576_639_0_2_i_1__0_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "hci0/uart_blk/uart_tx_fifo/q_data_array" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M_HD633 q_data_array_reg_640_703_0_2
       (.ADDRA(q_rd_ptr_reg),
        .ADDRB(q_rd_ptr_reg),
        .ADDRC(q_rd_ptr_reg),
        .ADDRD(q_wr_ptr_reg[5:0]),
        .DIA(\q_data[7]_i_10_0 [0]),
        .DIB(\q_data[7]_i_10_0 [1]),
        .DIC(\q_data[7]_i_10_0 [2]),
        .DID(1'b0),
        .DOA(q_data_array_reg_640_703_0_2_n_0),
        .DOB(q_data_array_reg_640_703_0_2_n_1),
        .DOC(q_data_array_reg_640_703_0_2_n_2),
        .DOD(NLW_q_data_array_reg_640_703_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(q_data_array_reg_640_703_0_2_i_1__0_n_0));
  LUT5 #(
    .INIT(32'h00400000)) 
    q_data_array_reg_640_703_0_2_i_1__0
       (.I0(q_wr_ptr_reg[8]),
        .I1(q_wr_ptr_reg[9]),
        .I2(q_wr_ptr_reg[7]),
        .I3(q_wr_ptr_reg[6]),
        .I4(q_data_array_reg_0_63_0_2_i_2__0_n_0),
        .O(q_data_array_reg_640_703_0_2_i_1__0_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "hci0/uart_blk/uart_tx_fifo/q_data_array" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M_HD634 q_data_array_reg_640_703_3_5
       (.ADDRA(q_rd_ptr_reg),
        .ADDRB(q_rd_ptr_reg),
        .ADDRC(q_rd_ptr_reg),
        .ADDRD(q_wr_ptr_reg[5:0]),
        .DIA(\q_data[7]_i_10_0 [3]),
        .DIB(\q_data[7]_i_10_0 [4]),
        .DIC(\q_data[7]_i_10_0 [5]),
        .DID(1'b0),
        .DOA(q_data_array_reg_640_703_3_5_n_0),
        .DOB(q_data_array_reg_640_703_3_5_n_1),
        .DOC(q_data_array_reg_640_703_3_5_n_2),
        .DOD(NLW_q_data_array_reg_640_703_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(q_data_array_reg_640_703_0_2_i_1__0_n_0));
  (* INIT = "64'h0000000000000000" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "hci0/uart_blk/uart_tx_fifo/q_data_array" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D_HD635 q_data_array_reg_640_703_6_6
       (.A0(q_wr_ptr_reg[0]),
        .A1(q_wr_ptr_reg[1]),
        .A2(q_wr_ptr_reg[2]),
        .A3(q_wr_ptr_reg[3]),
        .A4(q_wr_ptr_reg[4]),
        .A5(q_wr_ptr_reg[5]),
        .D(\q_data[7]_i_10_0 [6]),
        .DPO(q_data_array_reg_640_703_6_6_n_0),
        .DPRA0(q_rd_ptr_reg[0]),
        .DPRA1(q_rd_ptr_reg[1]),
        .DPRA2(q_rd_ptr_reg[2]),
        .DPRA3(q_rd_ptr_reg[3]),
        .DPRA4(q_rd_ptr_reg[4]),
        .DPRA5(q_rd_ptr_reg[5]),
        .SPO(NLW_q_data_array_reg_640_703_6_6_SPO_UNCONNECTED),
        .WCLK(clk),
        .WE(q_data_array_reg_640_703_0_2_i_1__0_n_0));
  (* INIT = "64'h0000000000000000" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "hci0/uart_blk/uart_tx_fifo/q_data_array" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D_HD636 q_data_array_reg_640_703_7_7
       (.A0(q_wr_ptr_reg[0]),
        .A1(q_wr_ptr_reg[1]),
        .A2(q_wr_ptr_reg[2]),
        .A3(q_wr_ptr_reg[3]),
        .A4(q_wr_ptr_reg[4]),
        .A5(q_wr_ptr_reg[5]),
        .D(\q_data[7]_i_10_0 [7]),
        .DPO(q_data_array_reg_640_703_7_7_n_0),
        .DPRA0(q_rd_ptr_reg[0]),
        .DPRA1(q_rd_ptr_reg[1]),
        .DPRA2(q_rd_ptr_reg[2]),
        .DPRA3(q_rd_ptr_reg[3]),
        .DPRA4(q_rd_ptr_reg[4]),
        .DPRA5(q_rd_ptr_reg[5]),
        .SPO(NLW_q_data_array_reg_640_703_7_7_SPO_UNCONNECTED),
        .WCLK(clk),
        .WE(q_data_array_reg_640_703_0_2_i_1__0_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "hci0/uart_blk/uart_tx_fifo/q_data_array" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M_HD637 q_data_array_reg_64_127_0_2
       (.ADDRA(q_rd_ptr_reg),
        .ADDRB(q_rd_ptr_reg),
        .ADDRC(q_rd_ptr_reg),
        .ADDRD(q_wr_ptr_reg[5:0]),
        .DIA(\q_data[7]_i_10_0 [0]),
        .DIB(\q_data[7]_i_10_0 [1]),
        .DIC(\q_data[7]_i_10_0 [2]),
        .DID(1'b0),
        .DOA(q_data_array_reg_64_127_0_2_n_0),
        .DOB(q_data_array_reg_64_127_0_2_n_1),
        .DOC(q_data_array_reg_64_127_0_2_n_2),
        .DOD(NLW_q_data_array_reg_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(q_data_array_reg_64_127_0_2_i_1__0_n_0));
  LUT5 #(
    .INIT(32'h00020000)) 
    q_data_array_reg_64_127_0_2_i_1__0
       (.I0(q_data_array_reg_0_63_0_2_i_2__0_n_0),
        .I1(q_wr_ptr_reg[8]),
        .I2(q_wr_ptr_reg[7]),
        .I3(q_wr_ptr_reg[9]),
        .I4(q_wr_ptr_reg[6]),
        .O(q_data_array_reg_64_127_0_2_i_1__0_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "hci0/uart_blk/uart_tx_fifo/q_data_array" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M_HD638 q_data_array_reg_64_127_3_5
       (.ADDRA(q_rd_ptr_reg),
        .ADDRB(q_rd_ptr_reg),
        .ADDRC(q_rd_ptr_reg),
        .ADDRD(q_wr_ptr_reg[5:0]),
        .DIA(\q_data[7]_i_10_0 [3]),
        .DIB(\q_data[7]_i_10_0 [4]),
        .DIC(\q_data[7]_i_10_0 [5]),
        .DID(1'b0),
        .DOA(q_data_array_reg_64_127_3_5_n_0),
        .DOB(q_data_array_reg_64_127_3_5_n_1),
        .DOC(q_data_array_reg_64_127_3_5_n_2),
        .DOD(NLW_q_data_array_reg_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(q_data_array_reg_64_127_0_2_i_1__0_n_0));
  (* INIT = "64'h0000000000000000" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "hci0/uart_blk/uart_tx_fifo/q_data_array" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D_HD639 q_data_array_reg_64_127_6_6
       (.A0(q_wr_ptr_reg[0]),
        .A1(q_wr_ptr_reg[1]),
        .A2(q_wr_ptr_reg[2]),
        .A3(q_wr_ptr_reg[3]),
        .A4(q_wr_ptr_reg[4]),
        .A5(q_wr_ptr_reg[5]),
        .D(\q_data[7]_i_10_0 [6]),
        .DPO(q_data_array_reg_64_127_6_6_n_0),
        .DPRA0(q_rd_ptr_reg[0]),
        .DPRA1(q_rd_ptr_reg[1]),
        .DPRA2(q_rd_ptr_reg[2]),
        .DPRA3(q_rd_ptr_reg[3]),
        .DPRA4(q_rd_ptr_reg[4]),
        .DPRA5(q_rd_ptr_reg[5]),
        .SPO(NLW_q_data_array_reg_64_127_6_6_SPO_UNCONNECTED),
        .WCLK(clk),
        .WE(q_data_array_reg_64_127_0_2_i_1__0_n_0));
  (* INIT = "64'h0000000000000000" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "hci0/uart_blk/uart_tx_fifo/q_data_array" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D_HD640 q_data_array_reg_64_127_7_7
       (.A0(q_wr_ptr_reg[0]),
        .A1(q_wr_ptr_reg[1]),
        .A2(q_wr_ptr_reg[2]),
        .A3(q_wr_ptr_reg[3]),
        .A4(q_wr_ptr_reg[4]),
        .A5(q_wr_ptr_reg[5]),
        .D(\q_data[7]_i_10_0 [7]),
        .DPO(q_data_array_reg_64_127_7_7_n_0),
        .DPRA0(q_rd_ptr_reg[0]),
        .DPRA1(q_rd_ptr_reg[1]),
        .DPRA2(q_rd_ptr_reg[2]),
        .DPRA3(q_rd_ptr_reg[3]),
        .DPRA4(q_rd_ptr_reg[4]),
        .DPRA5(q_rd_ptr_reg[5]),
        .SPO(NLW_q_data_array_reg_64_127_7_7_SPO_UNCONNECTED),
        .WCLK(clk),
        .WE(q_data_array_reg_64_127_0_2_i_1__0_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "hci0/uart_blk/uart_tx_fifo/q_data_array" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M_HD641 q_data_array_reg_704_767_0_2
       (.ADDRA(q_rd_ptr_reg),
        .ADDRB(q_rd_ptr_reg),
        .ADDRC(q_rd_ptr_reg),
        .ADDRD(q_wr_ptr_reg[5:0]),
        .DIA(\q_data[7]_i_10_0 [0]),
        .DIB(\q_data[7]_i_10_0 [1]),
        .DIC(\q_data[7]_i_10_0 [2]),
        .DID(1'b0),
        .DOA(q_data_array_reg_704_767_0_2_n_0),
        .DOB(q_data_array_reg_704_767_0_2_n_1),
        .DOC(q_data_array_reg_704_767_0_2_n_2),
        .DOD(NLW_q_data_array_reg_704_767_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(q_data_array_reg_704_767_0_2_i_1__0_n_0));
  LUT5 #(
    .INIT(32'h40000000)) 
    q_data_array_reg_704_767_0_2_i_1__0
       (.I0(q_wr_ptr_reg[8]),
        .I1(q_wr_ptr_reg[7]),
        .I2(q_wr_ptr_reg[6]),
        .I3(q_data_array_reg_0_63_0_2_i_2__0_n_0),
        .I4(q_wr_ptr_reg[9]),
        .O(q_data_array_reg_704_767_0_2_i_1__0_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "hci0/uart_blk/uart_tx_fifo/q_data_array" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M_HD642 q_data_array_reg_704_767_3_5
       (.ADDRA(q_rd_ptr_reg),
        .ADDRB(q_rd_ptr_reg),
        .ADDRC(q_rd_ptr_reg),
        .ADDRD(q_wr_ptr_reg[5:0]),
        .DIA(\q_data[7]_i_10_0 [3]),
        .DIB(\q_data[7]_i_10_0 [4]),
        .DIC(\q_data[7]_i_10_0 [5]),
        .DID(1'b0),
        .DOA(q_data_array_reg_704_767_3_5_n_0),
        .DOB(q_data_array_reg_704_767_3_5_n_1),
        .DOC(q_data_array_reg_704_767_3_5_n_2),
        .DOD(NLW_q_data_array_reg_704_767_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(q_data_array_reg_704_767_0_2_i_1__0_n_0));
  (* INIT = "64'h0000000000000000" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "hci0/uart_blk/uart_tx_fifo/q_data_array" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D_HD643 q_data_array_reg_704_767_6_6
       (.A0(q_wr_ptr_reg[0]),
        .A1(q_wr_ptr_reg[1]),
        .A2(q_wr_ptr_reg[2]),
        .A3(q_wr_ptr_reg[3]),
        .A4(q_wr_ptr_reg[4]),
        .A5(q_wr_ptr_reg[5]),
        .D(\q_data[7]_i_10_0 [6]),
        .DPO(q_data_array_reg_704_767_6_6_n_0),
        .DPRA0(q_rd_ptr_reg[0]),
        .DPRA1(q_rd_ptr_reg[1]),
        .DPRA2(q_rd_ptr_reg[2]),
        .DPRA3(q_rd_ptr_reg[3]),
        .DPRA4(q_rd_ptr_reg[4]),
        .DPRA5(q_rd_ptr_reg[5]),
        .SPO(NLW_q_data_array_reg_704_767_6_6_SPO_UNCONNECTED),
        .WCLK(clk),
        .WE(q_data_array_reg_704_767_0_2_i_1__0_n_0));
  (* INIT = "64'h0000000000000000" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "hci0/uart_blk/uart_tx_fifo/q_data_array" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D_HD644 q_data_array_reg_704_767_7_7
       (.A0(q_wr_ptr_reg[0]),
        .A1(q_wr_ptr_reg[1]),
        .A2(q_wr_ptr_reg[2]),
        .A3(q_wr_ptr_reg[3]),
        .A4(q_wr_ptr_reg[4]),
        .A5(q_wr_ptr_reg[5]),
        .D(\q_data[7]_i_10_0 [7]),
        .DPO(q_data_array_reg_704_767_7_7_n_0),
        .DPRA0(q_rd_ptr_reg[0]),
        .DPRA1(q_rd_ptr_reg[1]),
        .DPRA2(q_rd_ptr_reg[2]),
        .DPRA3(q_rd_ptr_reg[3]),
        .DPRA4(q_rd_ptr_reg[4]),
        .DPRA5(q_rd_ptr_reg[5]),
        .SPO(NLW_q_data_array_reg_704_767_7_7_SPO_UNCONNECTED),
        .WCLK(clk),
        .WE(q_data_array_reg_704_767_0_2_i_1__0_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "hci0/uart_blk/uart_tx_fifo/q_data_array" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M_HD645 q_data_array_reg_768_831_0_2
       (.ADDRA(q_rd_ptr_reg),
        .ADDRB(q_rd_ptr_reg),
        .ADDRC(q_rd_ptr_reg),
        .ADDRD(q_wr_ptr_reg[5:0]),
        .DIA(\q_data[7]_i_10_0 [0]),
        .DIB(\q_data[7]_i_10_0 [1]),
        .DIC(\q_data[7]_i_10_0 [2]),
        .DID(1'b0),
        .DOA(q_data_array_reg_768_831_0_2_n_0),
        .DOB(q_data_array_reg_768_831_0_2_n_1),
        .DOC(q_data_array_reg_768_831_0_2_n_2),
        .DOD(NLW_q_data_array_reg_768_831_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(q_data_array_reg_768_831_0_2_i_1__0_n_0));
  LUT5 #(
    .INIT(32'h00400000)) 
    q_data_array_reg_768_831_0_2_i_1__0
       (.I0(q_wr_ptr_reg[7]),
        .I1(q_wr_ptr_reg[9]),
        .I2(q_wr_ptr_reg[8]),
        .I3(q_wr_ptr_reg[6]),
        .I4(q_data_array_reg_0_63_0_2_i_2__0_n_0),
        .O(q_data_array_reg_768_831_0_2_i_1__0_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "hci0/uart_blk/uart_tx_fifo/q_data_array" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M_HD646 q_data_array_reg_768_831_3_5
       (.ADDRA(q_rd_ptr_reg),
        .ADDRB(q_rd_ptr_reg),
        .ADDRC(q_rd_ptr_reg),
        .ADDRD(q_wr_ptr_reg[5:0]),
        .DIA(\q_data[7]_i_10_0 [3]),
        .DIB(\q_data[7]_i_10_0 [4]),
        .DIC(\q_data[7]_i_10_0 [5]),
        .DID(1'b0),
        .DOA(q_data_array_reg_768_831_3_5_n_0),
        .DOB(q_data_array_reg_768_831_3_5_n_1),
        .DOC(q_data_array_reg_768_831_3_5_n_2),
        .DOD(NLW_q_data_array_reg_768_831_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(q_data_array_reg_768_831_0_2_i_1__0_n_0));
  (* INIT = "64'h0000000000000000" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "hci0/uart_blk/uart_tx_fifo/q_data_array" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D_HD647 q_data_array_reg_768_831_6_6
       (.A0(q_wr_ptr_reg[0]),
        .A1(q_wr_ptr_reg[1]),
        .A2(q_wr_ptr_reg[2]),
        .A3(q_wr_ptr_reg[3]),
        .A4(q_wr_ptr_reg[4]),
        .A5(q_wr_ptr_reg[5]),
        .D(\q_data[7]_i_10_0 [6]),
        .DPO(q_data_array_reg_768_831_6_6_n_0),
        .DPRA0(q_rd_ptr_reg[0]),
        .DPRA1(q_rd_ptr_reg[1]),
        .DPRA2(q_rd_ptr_reg[2]),
        .DPRA3(q_rd_ptr_reg[3]),
        .DPRA4(q_rd_ptr_reg[4]),
        .DPRA5(q_rd_ptr_reg[5]),
        .SPO(NLW_q_data_array_reg_768_831_6_6_SPO_UNCONNECTED),
        .WCLK(clk),
        .WE(q_data_array_reg_768_831_0_2_i_1__0_n_0));
  (* INIT = "64'h0000000000000000" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "hci0/uart_blk/uart_tx_fifo/q_data_array" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D_HD648 q_data_array_reg_768_831_7_7
       (.A0(q_wr_ptr_reg[0]),
        .A1(q_wr_ptr_reg[1]),
        .A2(q_wr_ptr_reg[2]),
        .A3(q_wr_ptr_reg[3]),
        .A4(q_wr_ptr_reg[4]),
        .A5(q_wr_ptr_reg[5]),
        .D(\q_data[7]_i_10_0 [7]),
        .DPO(q_data_array_reg_768_831_7_7_n_0),
        .DPRA0(q_rd_ptr_reg[0]),
        .DPRA1(q_rd_ptr_reg[1]),
        .DPRA2(q_rd_ptr_reg[2]),
        .DPRA3(q_rd_ptr_reg[3]),
        .DPRA4(q_rd_ptr_reg[4]),
        .DPRA5(q_rd_ptr_reg[5]),
        .SPO(NLW_q_data_array_reg_768_831_7_7_SPO_UNCONNECTED),
        .WCLK(clk),
        .WE(q_data_array_reg_768_831_0_2_i_1__0_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "hci0/uart_blk/uart_tx_fifo/q_data_array" *) 
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M_HD649 q_data_array_reg_832_895_0_2
       (.ADDRA(q_rd_ptr_reg),
        .ADDRB(q_rd_ptr_reg),
        .ADDRC(q_rd_ptr_reg),
        .ADDRD(q_wr_ptr_reg[5:0]),
        .DIA(\q_data[7]_i_10_0 [0]),
        .DIB(\q_data[7]_i_10_0 [1]),
        .DIC(\q_data[7]_i_10_0 [2]),
        .DID(1'b0),
        .DOA(q_data_array_reg_832_895_0_2_n_0),
        .DOB(q_data_array_reg_832_895_0_2_n_1),
        .DOC(q_data_array_reg_832_895_0_2_n_2),
        .DOD(NLW_q_data_array_reg_832_895_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(q_data_array_reg_832_895_0_2_i_1__0_n_0));
  LUT5 #(
    .INIT(32'h40000000)) 
    q_data_array_reg_832_895_0_2_i_1__0
       (.I0(q_wr_ptr_reg[7]),
        .I1(q_wr_ptr_reg[8]),
        .I2(q_wr_ptr_reg[6]),
        .I3(q_data_array_reg_0_63_0_2_i_2__0_n_0),
        .I4(q_wr_ptr_reg[9]),
        .O(q_data_array_reg_832_895_0_2_i_1__0_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "hci0/uart_blk/uart_tx_fifo/q_data_array" *) 
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M_HD650 q_data_array_reg_832_895_3_5
       (.ADDRA(q_rd_ptr_reg),
        .ADDRB(q_rd_ptr_reg),
        .ADDRC(q_rd_ptr_reg),
        .ADDRD(q_wr_ptr_reg[5:0]),
        .DIA(\q_data[7]_i_10_0 [3]),
        .DIB(\q_data[7]_i_10_0 [4]),
        .DIC(\q_data[7]_i_10_0 [5]),
        .DID(1'b0),
        .DOA(q_data_array_reg_832_895_3_5_n_0),
        .DOB(q_data_array_reg_832_895_3_5_n_1),
        .DOC(q_data_array_reg_832_895_3_5_n_2),
        .DOD(NLW_q_data_array_reg_832_895_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(q_data_array_reg_832_895_0_2_i_1__0_n_0));
  (* INIT = "64'h0000000000000000" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "hci0/uart_blk/uart_tx_fifo/q_data_array" *) 
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D_HD651 q_data_array_reg_832_895_6_6
       (.A0(q_wr_ptr_reg[0]),
        .A1(q_wr_ptr_reg[1]),
        .A2(q_wr_ptr_reg[2]),
        .A3(q_wr_ptr_reg[3]),
        .A4(q_wr_ptr_reg[4]),
        .A5(q_wr_ptr_reg[5]),
        .D(\q_data[7]_i_10_0 [6]),
        .DPO(q_data_array_reg_832_895_6_6_n_0),
        .DPRA0(q_rd_ptr_reg[0]),
        .DPRA1(q_rd_ptr_reg[1]),
        .DPRA2(q_rd_ptr_reg[2]),
        .DPRA3(q_rd_ptr_reg[3]),
        .DPRA4(q_rd_ptr_reg[4]),
        .DPRA5(q_rd_ptr_reg[5]),
        .SPO(NLW_q_data_array_reg_832_895_6_6_SPO_UNCONNECTED),
        .WCLK(clk),
        .WE(q_data_array_reg_832_895_0_2_i_1__0_n_0));
  (* INIT = "64'h0000000000000000" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "hci0/uart_blk/uart_tx_fifo/q_data_array" *) 
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D_HD652 q_data_array_reg_832_895_7_7
       (.A0(q_wr_ptr_reg[0]),
        .A1(q_wr_ptr_reg[1]),
        .A2(q_wr_ptr_reg[2]),
        .A3(q_wr_ptr_reg[3]),
        .A4(q_wr_ptr_reg[4]),
        .A5(q_wr_ptr_reg[5]),
        .D(\q_data[7]_i_10_0 [7]),
        .DPO(q_data_array_reg_832_895_7_7_n_0),
        .DPRA0(q_rd_ptr_reg[0]),
        .DPRA1(q_rd_ptr_reg[1]),
        .DPRA2(q_rd_ptr_reg[2]),
        .DPRA3(q_rd_ptr_reg[3]),
        .DPRA4(q_rd_ptr_reg[4]),
        .DPRA5(q_rd_ptr_reg[5]),
        .SPO(NLW_q_data_array_reg_832_895_7_7_SPO_UNCONNECTED),
        .WCLK(clk),
        .WE(q_data_array_reg_832_895_0_2_i_1__0_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "hci0/uart_blk/uart_tx_fifo/q_data_array" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M_HD653 q_data_array_reg_896_959_0_2
       (.ADDRA(q_rd_ptr_reg),
        .ADDRB(q_rd_ptr_reg),
        .ADDRC(q_rd_ptr_reg),
        .ADDRD(q_wr_ptr_reg[5:0]),
        .DIA(\q_data[7]_i_10_0 [0]),
        .DIB(\q_data[7]_i_10_0 [1]),
        .DIC(\q_data[7]_i_10_0 [2]),
        .DID(1'b0),
        .DOA(q_data_array_reg_896_959_0_2_n_0),
        .DOB(q_data_array_reg_896_959_0_2_n_1),
        .DOC(q_data_array_reg_896_959_0_2_n_2),
        .DOD(NLW_q_data_array_reg_896_959_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(q_data_array_reg_896_959_0_2_i_1__0_n_0));
  LUT5 #(
    .INIT(32'h40000000)) 
    q_data_array_reg_896_959_0_2_i_1__0
       (.I0(q_wr_ptr_reg[6]),
        .I1(q_wr_ptr_reg[8]),
        .I2(q_wr_ptr_reg[7]),
        .I3(q_data_array_reg_0_63_0_2_i_2__0_n_0),
        .I4(q_wr_ptr_reg[9]),
        .O(q_data_array_reg_896_959_0_2_i_1__0_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "hci0/uart_blk/uart_tx_fifo/q_data_array" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M_HD654 q_data_array_reg_896_959_3_5
       (.ADDRA(q_rd_ptr_reg),
        .ADDRB(q_rd_ptr_reg),
        .ADDRC(q_rd_ptr_reg),
        .ADDRD(q_wr_ptr_reg[5:0]),
        .DIA(\q_data[7]_i_10_0 [3]),
        .DIB(\q_data[7]_i_10_0 [4]),
        .DIC(\q_data[7]_i_10_0 [5]),
        .DID(1'b0),
        .DOA(q_data_array_reg_896_959_3_5_n_0),
        .DOB(q_data_array_reg_896_959_3_5_n_1),
        .DOC(q_data_array_reg_896_959_3_5_n_2),
        .DOD(NLW_q_data_array_reg_896_959_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(q_data_array_reg_896_959_0_2_i_1__0_n_0));
  (* INIT = "64'h0000000000000000" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "hci0/uart_blk/uart_tx_fifo/q_data_array" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D_HD655 q_data_array_reg_896_959_6_6
       (.A0(q_wr_ptr_reg[0]),
        .A1(q_wr_ptr_reg[1]),
        .A2(q_wr_ptr_reg[2]),
        .A3(q_wr_ptr_reg[3]),
        .A4(q_wr_ptr_reg[4]),
        .A5(q_wr_ptr_reg[5]),
        .D(\q_data[7]_i_10_0 [6]),
        .DPO(q_data_array_reg_896_959_6_6_n_0),
        .DPRA0(q_rd_ptr_reg[0]),
        .DPRA1(q_rd_ptr_reg[1]),
        .DPRA2(q_rd_ptr_reg[2]),
        .DPRA3(q_rd_ptr_reg[3]),
        .DPRA4(q_rd_ptr_reg[4]),
        .DPRA5(q_rd_ptr_reg[5]),
        .SPO(NLW_q_data_array_reg_896_959_6_6_SPO_UNCONNECTED),
        .WCLK(clk),
        .WE(q_data_array_reg_896_959_0_2_i_1__0_n_0));
  (* INIT = "64'h0000000000000000" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "hci0/uart_blk/uart_tx_fifo/q_data_array" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D_HD656 q_data_array_reg_896_959_7_7
       (.A0(q_wr_ptr_reg[0]),
        .A1(q_wr_ptr_reg[1]),
        .A2(q_wr_ptr_reg[2]),
        .A3(q_wr_ptr_reg[3]),
        .A4(q_wr_ptr_reg[4]),
        .A5(q_wr_ptr_reg[5]),
        .D(\q_data[7]_i_10_0 [7]),
        .DPO(q_data_array_reg_896_959_7_7_n_0),
        .DPRA0(q_rd_ptr_reg[0]),
        .DPRA1(q_rd_ptr_reg[1]),
        .DPRA2(q_rd_ptr_reg[2]),
        .DPRA3(q_rd_ptr_reg[3]),
        .DPRA4(q_rd_ptr_reg[4]),
        .DPRA5(q_rd_ptr_reg[5]),
        .SPO(NLW_q_data_array_reg_896_959_7_7_SPO_UNCONNECTED),
        .WCLK(clk),
        .WE(q_data_array_reg_896_959_0_2_i_1__0_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "hci0/uart_blk/uart_tx_fifo/q_data_array" *) 
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M_HD657 q_data_array_reg_960_1023_0_2
       (.ADDRA(q_rd_ptr_reg),
        .ADDRB(q_rd_ptr_reg),
        .ADDRC(q_rd_ptr_reg),
        .ADDRD(q_wr_ptr_reg[5:0]),
        .DIA(\q_data[7]_i_10_0 [0]),
        .DIB(\q_data[7]_i_10_0 [1]),
        .DIC(\q_data[7]_i_10_0 [2]),
        .DID(1'b0),
        .DOA(q_data_array_reg_960_1023_0_2_n_0),
        .DOB(q_data_array_reg_960_1023_0_2_n_1),
        .DOC(q_data_array_reg_960_1023_0_2_n_2),
        .DOD(NLW_q_data_array_reg_960_1023_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(q_data_array_reg_960_1023_0_2_i_1__0_n_0));
  LUT5 #(
    .INIT(32'h80000000)) 
    q_data_array_reg_960_1023_0_2_i_1__0
       (.I0(q_data_array_reg_0_63_0_2_i_2__0_n_0),
        .I1(q_wr_ptr_reg[7]),
        .I2(q_wr_ptr_reg[6]),
        .I3(q_wr_ptr_reg[9]),
        .I4(q_wr_ptr_reg[8]),
        .O(q_data_array_reg_960_1023_0_2_i_1__0_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "hci0/uart_blk/uart_tx_fifo/q_data_array" *) 
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M_HD658 q_data_array_reg_960_1023_3_5
       (.ADDRA(q_rd_ptr_reg),
        .ADDRB(q_rd_ptr_reg),
        .ADDRC(q_rd_ptr_reg),
        .ADDRD(q_wr_ptr_reg[5:0]),
        .DIA(\q_data[7]_i_10_0 [3]),
        .DIB(\q_data[7]_i_10_0 [4]),
        .DIC(\q_data[7]_i_10_0 [5]),
        .DID(1'b0),
        .DOA(q_data_array_reg_960_1023_3_5_n_0),
        .DOB(q_data_array_reg_960_1023_3_5_n_1),
        .DOC(q_data_array_reg_960_1023_3_5_n_2),
        .DOD(NLW_q_data_array_reg_960_1023_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(q_data_array_reg_960_1023_0_2_i_1__0_n_0));
  (* INIT = "64'h0000000000000000" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "hci0/uart_blk/uart_tx_fifo/q_data_array" *) 
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D_HD659 q_data_array_reg_960_1023_6_6
       (.A0(q_wr_ptr_reg[0]),
        .A1(q_wr_ptr_reg[1]),
        .A2(q_wr_ptr_reg[2]),
        .A3(q_wr_ptr_reg[3]),
        .A4(q_wr_ptr_reg[4]),
        .A5(q_wr_ptr_reg[5]),
        .D(\q_data[7]_i_10_0 [6]),
        .DPO(q_data_array_reg_960_1023_6_6_n_0),
        .DPRA0(q_rd_ptr_reg[0]),
        .DPRA1(q_rd_ptr_reg[1]),
        .DPRA2(q_rd_ptr_reg[2]),
        .DPRA3(q_rd_ptr_reg[3]),
        .DPRA4(q_rd_ptr_reg[4]),
        .DPRA5(q_rd_ptr_reg[5]),
        .SPO(NLW_q_data_array_reg_960_1023_6_6_SPO_UNCONNECTED),
        .WCLK(clk),
        .WE(q_data_array_reg_960_1023_0_2_i_1__0_n_0));
  (* INIT = "64'h0000000000000000" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "hci0/uart_blk/uart_tx_fifo/q_data_array" *) 
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D_HD660 q_data_array_reg_960_1023_7_7
       (.A0(q_wr_ptr_reg[0]),
        .A1(q_wr_ptr_reg[1]),
        .A2(q_wr_ptr_reg[2]),
        .A3(q_wr_ptr_reg[3]),
        .A4(q_wr_ptr_reg[4]),
        .A5(q_wr_ptr_reg[5]),
        .D(\q_data[7]_i_10_0 [7]),
        .DPO(q_data_array_reg_960_1023_7_7_n_0),
        .DPRA0(q_rd_ptr_reg[0]),
        .DPRA1(q_rd_ptr_reg[1]),
        .DPRA2(q_rd_ptr_reg[2]),
        .DPRA3(q_rd_ptr_reg[3]),
        .DPRA4(q_rd_ptr_reg[4]),
        .DPRA5(q_rd_ptr_reg[5]),
        .SPO(NLW_q_data_array_reg_960_1023_7_7_SPO_UNCONNECTED),
        .WCLK(clk),
        .WE(q_data_array_reg_960_1023_0_2_i_1__0_n_0));
  MUXF8 \q_data_reg[0]_i_2 
       (.I0(\q_data_reg[0]_i_3_n_0 ),
        .I1(\q_data_reg[0]_i_4_n_0 ),
        .O(\q_rd_ptr_reg[9]_1 [0]),
        .S(q_rd_ptr[9]));
  MUXF7 \q_data_reg[0]_i_3 
       (.I0(\q_data[0]_i_5_n_0 ),
        .I1(\q_data[0]_i_6_n_0 ),
        .O(\q_data_reg[0]_i_3_n_0 ),
        .S(q_rd_ptr[8]));
  MUXF7 \q_data_reg[0]_i_4 
       (.I0(\q_data[0]_i_7_n_0 ),
        .I1(\q_data[0]_i_8_n_0 ),
        .O(\q_data_reg[0]_i_4_n_0 ),
        .S(q_rd_ptr[8]));
  MUXF8 \q_data_reg[1]_i_2 
       (.I0(\q_data_reg[1]_i_3_n_0 ),
        .I1(\q_data_reg[1]_i_4_n_0 ),
        .O(\q_rd_ptr_reg[9]_1 [1]),
        .S(q_rd_ptr[9]));
  MUXF7 \q_data_reg[1]_i_3 
       (.I0(\q_data[1]_i_5_n_0 ),
        .I1(\q_data[1]_i_6_n_0 ),
        .O(\q_data_reg[1]_i_3_n_0 ),
        .S(q_rd_ptr[8]));
  MUXF7 \q_data_reg[1]_i_4 
       (.I0(\q_data[1]_i_7_n_0 ),
        .I1(\q_data[1]_i_8_n_0 ),
        .O(\q_data_reg[1]_i_4_n_0 ),
        .S(q_rd_ptr[8]));
  MUXF8 \q_data_reg[2]_i_2 
       (.I0(\q_data_reg[2]_i_3_n_0 ),
        .I1(\q_data_reg[2]_i_4_n_0 ),
        .O(\q_rd_ptr_reg[9]_1 [2]),
        .S(q_rd_ptr[9]));
  MUXF7 \q_data_reg[2]_i_3 
       (.I0(\q_data[2]_i_5_n_0 ),
        .I1(\q_data[2]_i_6_n_0 ),
        .O(\q_data_reg[2]_i_3_n_0 ),
        .S(q_rd_ptr[8]));
  MUXF7 \q_data_reg[2]_i_4 
       (.I0(\q_data[2]_i_7_n_0 ),
        .I1(\q_data[2]_i_8_n_0 ),
        .O(\q_data_reg[2]_i_4_n_0 ),
        .S(q_rd_ptr[8]));
  MUXF8 \q_data_reg[3]_i_2 
       (.I0(\q_data_reg[3]_i_3_n_0 ),
        .I1(\q_data_reg[3]_i_4_n_0 ),
        .O(\q_rd_ptr_reg[9]_1 [3]),
        .S(q_rd_ptr[9]));
  MUXF7 \q_data_reg[3]_i_3 
       (.I0(\q_data[3]_i_5_n_0 ),
        .I1(\q_data[3]_i_6_n_0 ),
        .O(\q_data_reg[3]_i_3_n_0 ),
        .S(q_rd_ptr[8]));
  MUXF7 \q_data_reg[3]_i_4 
       (.I0(\q_data[3]_i_7_n_0 ),
        .I1(\q_data[3]_i_8_n_0 ),
        .O(\q_data_reg[3]_i_4_n_0 ),
        .S(q_rd_ptr[8]));
  MUXF8 \q_data_reg[4]_i_2 
       (.I0(\q_data_reg[4]_i_3_n_0 ),
        .I1(\q_data_reg[4]_i_4_n_0 ),
        .O(\q_rd_ptr_reg[9]_1 [4]),
        .S(q_rd_ptr[9]));
  MUXF7 \q_data_reg[4]_i_3 
       (.I0(\q_data[4]_i_5_n_0 ),
        .I1(\q_data[4]_i_6_n_0 ),
        .O(\q_data_reg[4]_i_3_n_0 ),
        .S(q_rd_ptr[8]));
  MUXF7 \q_data_reg[4]_i_4 
       (.I0(\q_data[4]_i_7_n_0 ),
        .I1(\q_data[4]_i_8_n_0 ),
        .O(\q_data_reg[4]_i_4_n_0 ),
        .S(q_rd_ptr[8]));
  MUXF8 \q_data_reg[5]_i_2 
       (.I0(\q_data_reg[5]_i_3_n_0 ),
        .I1(\q_data_reg[5]_i_4_n_0 ),
        .O(\q_rd_ptr_reg[9]_1 [5]),
        .S(q_rd_ptr[9]));
  MUXF7 \q_data_reg[5]_i_3 
       (.I0(\q_data[5]_i_5_n_0 ),
        .I1(\q_data[5]_i_6_n_0 ),
        .O(\q_data_reg[5]_i_3_n_0 ),
        .S(q_rd_ptr[8]));
  MUXF7 \q_data_reg[5]_i_4 
       (.I0(\q_data[5]_i_7_n_0 ),
        .I1(\q_data[5]_i_8_n_0 ),
        .O(\q_data_reg[5]_i_4_n_0 ),
        .S(q_rd_ptr[8]));
  MUXF8 \q_data_reg[6]_i_2 
       (.I0(\q_data_reg[6]_i_3_n_0 ),
        .I1(\q_data_reg[6]_i_4_n_0 ),
        .O(\q_rd_ptr_reg[9]_1 [6]),
        .S(q_rd_ptr[9]));
  MUXF7 \q_data_reg[6]_i_3 
       (.I0(\q_data[6]_i_5_n_0 ),
        .I1(\q_data[6]_i_6_n_0 ),
        .O(\q_data_reg[6]_i_3_n_0 ),
        .S(q_rd_ptr[8]));
  MUXF7 \q_data_reg[6]_i_4 
       (.I0(\q_data[6]_i_7_n_0 ),
        .I1(\q_data[6]_i_8_n_0 ),
        .O(\q_data_reg[6]_i_4_n_0 ),
        .S(q_rd_ptr[8]));
  MUXF8 \q_data_reg[7]_i_4 
       (.I0(\q_data_reg[7]_i_5_n_0 ),
        .I1(\q_data_reg[7]_i_6_n_0 ),
        .O(rd_data_0),
        .S(q_rd_ptr[9]));
  MUXF7 \q_data_reg[7]_i_5 
       (.I0(\q_data[7]_i_7_n_0 ),
        .I1(\q_data[7]_i_8_n_0 ),
        .O(\q_data_reg[7]_i_5_n_0 ),
        .S(q_rd_ptr[8]));
  MUXF7 \q_data_reg[7]_i_6 
       (.I0(\q_data[7]_i_9_n_0 ),
        .I1(\q_data[7]_i_10_n_0 ),
        .O(\q_data_reg[7]_i_6_n_0 ),
        .S(q_rd_ptr[8]));
  LUT6 #(
    .INIT(64'hFF8A8A8A8A8A8A8A)) 
    q_empty_i_1__1
       (.I0(tx_fifo_empty),
        .I1(tx_full),
        .I2(q_wr_en),
        .I3(q_empty_i_2__1_n_0),
        .I4(q_empty_i_3_n_0),
        .I5(q_empty_i_4__0_n_0),
        .O(d_empty));
  LUT4 #(
    .INIT(16'h0004)) 
    q_empty_i_2__1
       (.I0(d_empty21_out[1]),
        .I1(d_empty21_out[0]),
        .I2(d_empty21_out[3]),
        .I3(d_empty21_out[2]),
        .O(q_empty_i_2__1_n_0));
  LUT4 #(
    .INIT(16'h0010)) 
    q_empty_i_3
       (.I0(d_empty21_out[9]),
        .I1(d_empty21_out[8]),
        .I2(tx_done_tick),
        .I3(tx_fifo_empty),
        .O(q_empty_i_3_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    q_empty_i_4__0
       (.I0(d_empty21_out[7]),
        .I1(d_empty21_out[6]),
        .I2(d_empty21_out[5]),
        .I3(d_empty21_out[4]),
        .O(q_empty_i_4__0_n_0));
  FDSE #(
    .INIT(1'b1)) 
    q_empty_reg
       (.C(clk),
        .CE(1'b1),
        .D(d_empty),
        .Q(tx_fifo_empty),
        .S(rst));
  LUT6 #(
    .INIT(64'hFF8A8A8A8A8A8A8A)) 
    q_full_i_1__1
       (.I0(tx_full),
        .I1(tx_fifo_empty),
        .I2(tx_done_tick),
        .I3(q_full_i_2__1_n_0),
        .I4(q_full_i_3__0_n_0),
        .I5(q_full_i_4__1_n_0),
        .O(d_full));
  LUT4 #(
    .INIT(16'h0004)) 
    q_full_i_2__1
       (.I0(d_full20_out[1]),
        .I1(d_full20_out[0]),
        .I2(d_full20_out[3]),
        .I3(d_full20_out[2]),
        .O(q_full_i_2__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    q_full_i_3__0
       (.I0(d_full20_out[9]),
        .I1(d_full20_out[8]),
        .I2(q_wr_en),
        .I3(tx_full),
        .O(q_full_i_3__0_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    q_full_i_4__1
       (.I0(d_full20_out[7]),
        .I1(d_full20_out[6]),
        .I2(d_full20_out[5]),
        .I3(d_full20_out[4]),
        .O(q_full_i_4__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    q_full_reg
       (.C(clk),
        .CE(1'b1),
        .D(d_full),
        .Q(tx_full),
        .R(rst));
  LUT5 #(
    .INIT(32'h69969669)) 
    q_parity_bit_i_2
       (.I0(\q_rd_ptr_reg[9]_1 [5]),
        .I1(\q_rd_ptr_reg[9]_1 [4]),
        .I2(rd_data_0),
        .I3(\q_rd_ptr_reg[9]_1 [6]),
        .I4(q_parity_bit_i_3_n_0),
        .O(\q_rd_ptr_reg[9]_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    q_parity_bit_i_3
       (.I0(\q_rd_ptr_reg[9]_1 [2]),
        .I1(\q_rd_ptr_reg[9]_1 [3]),
        .I2(\q_rd_ptr_reg[9]_1 [0]),
        .I3(\q_rd_ptr_reg[9]_1 [1]),
        .O(q_parity_bit_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \q_rd_ptr[0]_i_2 
       (.I0(q_rd_ptr_reg[0]),
        .O(\q_rd_ptr[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \q_rd_ptr[1]_i_1__0 
       (.I0(q_rd_ptr_reg[0]),
        .I1(q_rd_ptr_reg[1]),
        .O(\q_rd_ptr[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \q_rd_ptr[2]_i_1__0 
       (.I0(q_rd_ptr_reg[0]),
        .I1(q_rd_ptr_reg[1]),
        .I2(q_rd_ptr_reg[2]),
        .O(\q_rd_ptr[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \q_rd_ptr[3]_i_1 
       (.I0(q_rd_ptr_reg[2]),
        .I1(q_rd_ptr_reg[1]),
        .I2(q_rd_ptr_reg[0]),
        .I3(q_rd_ptr_reg[3]),
        .O(\q_rd_ptr[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \q_rd_ptr[4]_i_1 
       (.I0(q_rd_ptr_reg[3]),
        .I1(q_rd_ptr_reg[0]),
        .I2(q_rd_ptr_reg[1]),
        .I3(q_rd_ptr_reg[2]),
        .I4(q_rd_ptr_reg[4]),
        .O(\q_rd_ptr[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \q_rd_ptr[5]_i_1 
       (.I0(q_rd_ptr_reg[2]),
        .I1(q_rd_ptr_reg[1]),
        .I2(q_rd_ptr_reg[0]),
        .I3(q_rd_ptr_reg[3]),
        .I4(q_rd_ptr_reg[4]),
        .I5(q_rd_ptr_reg[5]),
        .O(\q_rd_ptr[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \q_rd_ptr[6]_i_1 
       (.I0(\q_rd_ptr[6]_i_2_n_0 ),
        .I1(q_rd_ptr[6]),
        .O(\q_rd_ptr[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \q_rd_ptr[6]_i_2 
       (.I0(q_rd_ptr_reg[5]),
        .I1(q_rd_ptr_reg[2]),
        .I2(q_rd_ptr_reg[1]),
        .I3(q_rd_ptr_reg[0]),
        .I4(q_rd_ptr_reg[3]),
        .I5(q_rd_ptr_reg[4]),
        .O(\q_rd_ptr[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \q_rd_ptr[7]_i_1 
       (.I0(q_rd_ptr[6]),
        .I1(\q_rd_ptr[6]_i_2_n_0 ),
        .I2(q_rd_ptr[7]),
        .O(\q_rd_ptr[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \q_rd_ptr[8]_i_1 
       (.I0(q_rd_ptr[7]),
        .I1(\q_rd_ptr[6]_i_2_n_0 ),
        .I2(q_rd_ptr[6]),
        .I3(q_rd_ptr[8]),
        .O(\q_rd_ptr[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \q_rd_ptr[9]_i_1 
       (.I0(q_rd_ptr[8]),
        .I1(q_rd_ptr[6]),
        .I2(\q_rd_ptr[6]_i_2_n_0 ),
        .I3(q_rd_ptr[7]),
        .I4(q_rd_ptr[9]),
        .O(\q_rd_ptr[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_rd_ptr_reg[0] 
       (.C(clk),
        .CE(rd_en_prot),
        .D(\q_rd_ptr[0]_i_2_n_0 ),
        .Q(q_rd_ptr_reg[0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \q_rd_ptr_reg[1] 
       (.C(clk),
        .CE(rd_en_prot),
        .D(\q_rd_ptr[1]_i_1__0_n_0 ),
        .Q(q_rd_ptr_reg[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \q_rd_ptr_reg[2] 
       (.C(clk),
        .CE(rd_en_prot),
        .D(\q_rd_ptr[2]_i_1__0_n_0 ),
        .Q(q_rd_ptr_reg[2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \q_rd_ptr_reg[3] 
       (.C(clk),
        .CE(rd_en_prot),
        .D(\q_rd_ptr[3]_i_1_n_0 ),
        .Q(q_rd_ptr_reg[3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \q_rd_ptr_reg[4] 
       (.C(clk),
        .CE(rd_en_prot),
        .D(\q_rd_ptr[4]_i_1_n_0 ),
        .Q(q_rd_ptr_reg[4]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \q_rd_ptr_reg[5] 
       (.C(clk),
        .CE(rd_en_prot),
        .D(\q_rd_ptr[5]_i_1_n_0 ),
        .Q(q_rd_ptr_reg[5]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \q_rd_ptr_reg[6] 
       (.C(clk),
        .CE(rd_en_prot),
        .D(\q_rd_ptr[6]_i_1_n_0 ),
        .Q(q_rd_ptr[6]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \q_rd_ptr_reg[7] 
       (.C(clk),
        .CE(rd_en_prot),
        .D(\q_rd_ptr[7]_i_1_n_0 ),
        .Q(q_rd_ptr[7]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \q_rd_ptr_reg[8] 
       (.C(clk),
        .CE(rd_en_prot),
        .D(\q_rd_ptr[8]_i_1_n_0 ),
        .Q(q_rd_ptr[8]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \q_rd_ptr_reg[9] 
       (.C(clk),
        .CE(rd_en_prot),
        .D(\q_rd_ptr[9]_i_1_n_0 ),
        .Q(q_rd_ptr[9]),
        .R(rst));
  LUT6 #(
    .INIT(64'h20002000FF000000)) 
    \q_tx_data[1]_i_2 
       (.I0(ram_bram_dout),
        .I1(hci_io_en),
        .I2(Q),
        .I3(\FSM_sequential_q_state_reg[2] ),
        .I4(q_err_code),
        .I5(\q_addr_reg[16]_0 [1]),
        .O(\q_execute_cnt_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT5 #(
    .INIT(32'h10000000)) 
    \q_tx_data[7]_i_12 
       (.I0(tx_full),
        .I1(\q_addr_reg[16]_0 [1]),
        .I2(\q_addr_reg[16]_0 [2]),
        .I3(\q_addr_reg[16]_0 [0]),
        .I4(\q_addr_reg[16]_0 [3]),
        .O(q_full_reg_1));
  LUT6 #(
    .INIT(64'h8888088800000000)) 
    \q_tx_data[7]_i_3 
       (.I0(\q_addr_reg[16]_0 [1]),
        .I1(\FSM_sequential_q_state_reg[2] ),
        .I2(mem_a[1]),
        .I3(mem_a[0]),
        .I4(\q_tx_data_reg[0] ),
        .I5(Q),
        .O(\FSM_sequential_q_state_reg[1] ));
  LUT5 #(
    .INIT(32'h00040000)) 
    \q_tx_data[7]_i_7 
       (.I0(rd_en119_out),
        .I1(\q_addr_reg[16]_0 [2]),
        .I2(\q_addr_reg[16]_0 [3]),
        .I3(tx_full),
        .I4(\q_addr_reg[16]_0 [0]),
        .O(\FSM_sequential_q_state_reg[2] ));
  LUT6 #(
    .INIT(64'hAAABAAAAAAAAAAAA)) 
    q_wr_en_i_4
       (.I0(q_wr_en_i_6_n_0),
        .I1(q_wr_en_reg),
        .I2(q_wr_en_reg_0),
        .I3(tx_full),
        .I4(q_wr_en_reg_1),
        .I5(rd_en119_out),
        .O(q_full_reg_0));
  LUT6 #(
    .INIT(64'h0A000A000A000A03)) 
    q_wr_en_i_6
       (.I0(q_wr_en_i_7_n_0),
        .I1(rx_empty),
        .I2(rd_en119_out),
        .I3(\q_addr_reg[16]_0 [0]),
        .I4(q_wr_en_i_4_0),
        .I5(\q_addr_reg[16]_0 [3]),
        .O(q_wr_en_i_6_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF14041004)) 
    q_wr_en_i_7
       (.I0(tx_full),
        .I1(\q_addr_reg[16]_0 [2]),
        .I2(\q_addr_reg[16]_0 [3]),
        .I3(\q_addr_reg[16]_0 [1]),
        .I4(Q),
        .I5(q_wr_en_i_6_0),
        .O(q_wr_en_i_7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \q_wr_ptr[0]_i_1__1 
       (.I0(q_wr_ptr_reg[0]),
        .O(\q_wr_ptr[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \q_wr_ptr[1]_i_1__1 
       (.I0(q_wr_ptr_reg[0]),
        .I1(q_wr_ptr_reg[1]),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \q_wr_ptr[2]_i_1__1 
       (.I0(q_wr_ptr_reg[0]),
        .I1(q_wr_ptr_reg[1]),
        .I2(q_wr_ptr_reg[2]),
        .O(p_0_in__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \q_wr_ptr[3]_i_1__0 
       (.I0(q_wr_ptr_reg[2]),
        .I1(q_wr_ptr_reg[1]),
        .I2(q_wr_ptr_reg[0]),
        .I3(q_wr_ptr_reg[3]),
        .O(p_0_in__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \q_wr_ptr[4]_i_1__0 
       (.I0(q_wr_ptr_reg[3]),
        .I1(q_wr_ptr_reg[0]),
        .I2(q_wr_ptr_reg[1]),
        .I3(q_wr_ptr_reg[2]),
        .I4(q_wr_ptr_reg[4]),
        .O(p_0_in__1[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \q_wr_ptr[5]_i_1__0 
       (.I0(q_wr_ptr_reg[2]),
        .I1(q_wr_ptr_reg[1]),
        .I2(q_wr_ptr_reg[0]),
        .I3(q_wr_ptr_reg[3]),
        .I4(q_wr_ptr_reg[4]),
        .I5(q_wr_ptr_reg[5]),
        .O(p_0_in__1[5]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \q_wr_ptr[6]_i_1__0 
       (.I0(\q_wr_ptr[9]_i_3__0_n_0 ),
        .I1(q_wr_ptr_reg[6]),
        .O(p_0_in__1[6]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \q_wr_ptr[7]_i_1__0 
       (.I0(q_wr_ptr_reg[6]),
        .I1(\q_wr_ptr[9]_i_3__0_n_0 ),
        .I2(q_wr_ptr_reg[7]),
        .O(p_0_in__1[7]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \q_wr_ptr[8]_i_1__0 
       (.I0(q_wr_ptr_reg[7]),
        .I1(\q_wr_ptr[9]_i_3__0_n_0 ),
        .I2(q_wr_ptr_reg[6]),
        .I3(q_wr_ptr_reg[8]),
        .O(p_0_in__1[8]));
  LUT2 #(
    .INIT(4'h2)) 
    \q_wr_ptr[9]_i_1__0 
       (.I0(q_wr_en),
        .I1(tx_full),
        .O(wr_en_prot));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \q_wr_ptr[9]_i_2__0 
       (.I0(q_wr_ptr_reg[8]),
        .I1(q_wr_ptr_reg[6]),
        .I2(\q_wr_ptr[9]_i_3__0_n_0 ),
        .I3(q_wr_ptr_reg[7]),
        .I4(q_wr_ptr_reg[9]),
        .O(p_0_in__1[9]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \q_wr_ptr[9]_i_3__0 
       (.I0(q_wr_ptr_reg[5]),
        .I1(q_wr_ptr_reg[2]),
        .I2(q_wr_ptr_reg[1]),
        .I3(q_wr_ptr_reg[0]),
        .I4(q_wr_ptr_reg[3]),
        .I5(q_wr_ptr_reg[4]),
        .O(\q_wr_ptr[9]_i_3__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_wr_ptr_reg[0] 
       (.C(clk),
        .CE(wr_en_prot),
        .D(\q_wr_ptr[0]_i_1__1_n_0 ),
        .Q(q_wr_ptr_reg[0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \q_wr_ptr_reg[1] 
       (.C(clk),
        .CE(wr_en_prot),
        .D(p_0_in__1[1]),
        .Q(q_wr_ptr_reg[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \q_wr_ptr_reg[2] 
       (.C(clk),
        .CE(wr_en_prot),
        .D(p_0_in__1[2]),
        .Q(q_wr_ptr_reg[2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \q_wr_ptr_reg[3] 
       (.C(clk),
        .CE(wr_en_prot),
        .D(p_0_in__1[3]),
        .Q(q_wr_ptr_reg[3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \q_wr_ptr_reg[4] 
       (.C(clk),
        .CE(wr_en_prot),
        .D(p_0_in__1[4]),
        .Q(q_wr_ptr_reg[4]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \q_wr_ptr_reg[5] 
       (.C(clk),
        .CE(wr_en_prot),
        .D(p_0_in__1[5]),
        .Q(q_wr_ptr_reg[5]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \q_wr_ptr_reg[6] 
       (.C(clk),
        .CE(wr_en_prot),
        .D(p_0_in__1[6]),
        .Q(q_wr_ptr_reg[6]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \q_wr_ptr_reg[7] 
       (.C(clk),
        .CE(wr_en_prot),
        .D(p_0_in__1[7]),
        .Q(q_wr_ptr_reg[7]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \q_wr_ptr_reg[8] 
       (.C(clk),
        .CE(wr_en_prot),
        .D(p_0_in__1[8]),
        .Q(q_wr_ptr_reg[8]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \q_wr_ptr_reg[9] 
       (.C(clk),
        .CE(wr_en_prot),
        .D(p_0_in__1[9]),
        .Q(q_wr_ptr_reg[9]),
        .R(rst));
endmodule

(* ORIG_REF_NAME = "fifo" *) 
module fifo__parameterized0
   (q_empty_reg_0,
    q_full_reg_0,
    WEA,
    \FSM_sequential_q_state_reg[3] ,
    \addr_to_mem_reg[17] ,
    \addr_to_mem_reg[17]_0 ,
    \addr_to_mem_reg[17]_1 ,
    D,
    rd_data,
    E,
    rst_reg,
    q_empty_reg_1,
    \FSM_sequential_q_state_reg[2] ,
    \addr_to_mem_reg[1] ,
    \FSM_sequential_q_state_reg[0] ,
    \FSM_sequential_q_state_reg[1] ,
    \q_decode_cnt_reg[0] ,
    \addr_to_mem_reg[16] ,
    SR,
    rst_reg_0,
    q_empty_reg_2,
    q_empty_reg_3,
    q_full_reg_1,
    hci_io_din,
    \q_data_reg[7] ,
    \FSM_sequential_q_state_reg[3]_0 ,
    \FSM_sequential_q_state_reg[0]_0 ,
    \q_addr_reg[1] ,
    \q_addr_reg[2] ,
    \q_addr_reg[3] ,
    \q_addr_reg[4] ,
    \q_addr_reg[5] ,
    \q_addr_reg[6] ,
    \q_addr_reg[7] ,
    \FSM_sequential_q_state_reg[0]_1 ,
    \FSM_sequential_q_state_reg[0]_2 ,
    \FSM_sequential_q_state_reg[0]_3 ,
    \FSM_sequential_q_state_reg[0]_4 ,
    \FSM_sequential_q_state_reg[0]_5 ,
    \FSM_sequential_q_state_reg[0]_6 ,
    \FSM_sequential_q_state_reg[0]_7 ,
    \FSM_sequential_q_state_reg[0]_8 ,
    \addr_to_mem_reg[16]_0 ,
    \addr_to_mem_reg[16]_1 ,
    \addr_to_mem_reg[16]_2 ,
    \addr_to_mem_reg[16]_3 ,
    q_empty_reg_4,
    q_empty_reg_5,
    \FSM_sequential_q_state_reg[1]_0 ,
    \q_err_code_reg[1] ,
    rst,
    clk,
    mem_a,
    \q_io_in_wr_data_reg[0] ,
    hci_ram_a,
    \q_tx_data_reg[0] ,
    ram_bram_dout,
    \q_tx_data_reg[7] ,
    mem_dout,
    \q_tx_data_reg[1] ,
    \q_execute_cnt_reg[1] ,
    \q_execute_cnt_reg[1]_0 ,
    \q_execute_cnt_reg[0] ,
    \FSM_sequential_q_state_reg[3]_1 ,
    \q_execute_cnt_reg[8] ,
    \q_execute_cnt_reg[8]_0 ,
    \q_execute_cnt_reg[8]_1 ,
    \q_execute_cnt_reg[8]_2 ,
    rd_en119_out,
    Q,
    tx_full,
    q_wr_en_reg,
    q_wr_en_reg_0,
    q_wr_en_i_7,
    q_err_code,
    \q_tx_data_reg[0]_0 ,
    d_tx_data1__7,
    q_io_in_wr_en_reg,
    \q_addr_reg[15] ,
    q_decode_cnt,
    q_decode_cnt__0,
    \q_err_code_reg[1]_0 ,
    q_io_en,
    \FSM_sequential_q_state_reg[0]_9 ,
    io_in_full,
    q_io_in_wr_en_reg_0,
    rx_done_tick,
    q_io_in_wr_en_reg_1,
    q_io_in_wr_en_reg_2,
    io_in_empty,
    cpu_ram_wr,
    in30,
    \q_execute_cnt_reg[16] ,
    \q_execute_cnt_reg[0]_0 ,
    \q_execute_cnt_reg[0]_1 ,
    \q_execute_cnt_reg[16]_0 ,
    \q_execute_cnt_reg[7] ,
    \q_execute_cnt_reg[15] ,
    \FSM_sequential_q_state[3]_i_3_0 ,
    \FSM_sequential_q_state_reg[3]_2 ,
    \q_addr_reg[0] ,
    \q_addr_reg[7]_0 ,
    \q_addr_reg[0]_0 ,
    in22,
    p_0_in,
    q_data);
  output q_empty_reg_0;
  output q_full_reg_0;
  output [1:0]WEA;
  output \FSM_sequential_q_state_reg[3] ;
  output [1:0]\addr_to_mem_reg[17] ;
  output [1:0]\addr_to_mem_reg[17]_0 ;
  output [0:0]\addr_to_mem_reg[17]_1 ;
  output [7:0]D;
  output [7:0]rd_data;
  output [1:0]E;
  output rst_reg;
  output q_empty_reg_1;
  output [0:0]\FSM_sequential_q_state_reg[2] ;
  output \addr_to_mem_reg[1] ;
  output \FSM_sequential_q_state_reg[0] ;
  output \FSM_sequential_q_state_reg[1] ;
  output \q_decode_cnt_reg[0] ;
  output \addr_to_mem_reg[16] ;
  output [0:0]SR;
  output [0:0]rst_reg_0;
  output q_empty_reg_2;
  output q_empty_reg_3;
  output q_full_reg_1;
  output [7:0]hci_io_din;
  output [16:0]\q_data_reg[7] ;
  output [3:0]\FSM_sequential_q_state_reg[3]_0 ;
  output \FSM_sequential_q_state_reg[0]_0 ;
  output \q_addr_reg[1] ;
  output \q_addr_reg[2] ;
  output \q_addr_reg[3] ;
  output \q_addr_reg[4] ;
  output \q_addr_reg[5] ;
  output \q_addr_reg[6] ;
  output \q_addr_reg[7] ;
  output \FSM_sequential_q_state_reg[0]_1 ;
  output \FSM_sequential_q_state_reg[0]_2 ;
  output \FSM_sequential_q_state_reg[0]_3 ;
  output \FSM_sequential_q_state_reg[0]_4 ;
  output \FSM_sequential_q_state_reg[0]_5 ;
  output \FSM_sequential_q_state_reg[0]_6 ;
  output \FSM_sequential_q_state_reg[0]_7 ;
  output \FSM_sequential_q_state_reg[0]_8 ;
  output [1:0]\addr_to_mem_reg[16]_0 ;
  output [1:0]\addr_to_mem_reg[16]_1 ;
  output [1:0]\addr_to_mem_reg[16]_2 ;
  output [0:0]\addr_to_mem_reg[16]_3 ;
  output q_empty_reg_4;
  output q_empty_reg_5;
  output \FSM_sequential_q_state_reg[1]_0 ;
  output \q_err_code_reg[1] ;
  input rst;
  input clk;
  input [3:0]mem_a;
  input \q_io_in_wr_data_reg[0] ;
  input [16:0]hci_ram_a;
  input \q_tx_data_reg[0] ;
  input [6:0]ram_bram_dout;
  input \q_tx_data_reg[7] ;
  input [7:0]mem_dout;
  input \q_tx_data_reg[1] ;
  input \q_execute_cnt_reg[1] ;
  input \q_execute_cnt_reg[1]_0 ;
  input \q_execute_cnt_reg[0] ;
  input [3:0]\FSM_sequential_q_state_reg[3]_1 ;
  input \q_execute_cnt_reg[8] ;
  input \q_execute_cnt_reg[8]_0 ;
  input \q_execute_cnt_reg[8]_1 ;
  input \q_execute_cnt_reg[8]_2 ;
  input rd_en119_out;
  input [7:0]Q;
  input tx_full;
  input q_wr_en_reg;
  input q_wr_en_reg_0;
  input q_wr_en_i_7;
  input [1:0]q_err_code;
  input \q_tx_data_reg[0]_0 ;
  input d_tx_data1__7;
  input q_io_in_wr_en_reg;
  input \q_addr_reg[15] ;
  input [0:0]q_decode_cnt;
  input [1:0]q_decode_cnt__0;
  input \q_err_code_reg[1]_0 ;
  input q_io_en;
  input \FSM_sequential_q_state_reg[0]_9 ;
  input io_in_full;
  input q_io_in_wr_en_reg_0;
  input rx_done_tick;
  input q_io_in_wr_en_reg_1;
  input q_io_in_wr_en_reg_2;
  input io_in_empty;
  input cpu_ram_wr;
  input [15:0]in30;
  input \q_execute_cnt_reg[16] ;
  input \q_execute_cnt_reg[0]_0 ;
  input \q_execute_cnt_reg[0]_1 ;
  input \q_execute_cnt_reg[16]_0 ;
  input \q_execute_cnt_reg[7] ;
  input \q_execute_cnt_reg[15] ;
  input \FSM_sequential_q_state[3]_i_3_0 ;
  input \FSM_sequential_q_state_reg[3]_2 ;
  input \q_addr_reg[0] ;
  input \q_addr_reg[7]_0 ;
  input \q_addr_reg[0]_0 ;
  input [14:0]in22;
  input p_0_in;
  input [7:0]q_data;

  wire [7:0]D;
  wire [1:0]E;
  wire \FSM_sequential_q_state[0]_i_2_n_0 ;
  wire \FSM_sequential_q_state[1]_i_2_n_0 ;
  wire \FSM_sequential_q_state[2]_i_2_n_0 ;
  wire \FSM_sequential_q_state[3]_i_10_n_0 ;
  wire \FSM_sequential_q_state[3]_i_11_n_0 ;
  wire \FSM_sequential_q_state[3]_i_12_n_0 ;
  wire \FSM_sequential_q_state[3]_i_14_n_0 ;
  wire \FSM_sequential_q_state[3]_i_15_n_0 ;
  wire \FSM_sequential_q_state[3]_i_3_0 ;
  wire \FSM_sequential_q_state[3]_i_3_n_0 ;
  wire \FSM_sequential_q_state[3]_i_4_n_0 ;
  wire \FSM_sequential_q_state[3]_i_5_n_0 ;
  wire \FSM_sequential_q_state[3]_i_6_n_0 ;
  wire \FSM_sequential_q_state[3]_i_8_n_0 ;
  wire \FSM_sequential_q_state[3]_i_9_n_0 ;
  wire \FSM_sequential_q_state_reg[0] ;
  wire \FSM_sequential_q_state_reg[0]_0 ;
  wire \FSM_sequential_q_state_reg[0]_1 ;
  wire \FSM_sequential_q_state_reg[0]_2 ;
  wire \FSM_sequential_q_state_reg[0]_3 ;
  wire \FSM_sequential_q_state_reg[0]_4 ;
  wire \FSM_sequential_q_state_reg[0]_5 ;
  wire \FSM_sequential_q_state_reg[0]_6 ;
  wire \FSM_sequential_q_state_reg[0]_7 ;
  wire \FSM_sequential_q_state_reg[0]_8 ;
  wire \FSM_sequential_q_state_reg[0]_9 ;
  wire \FSM_sequential_q_state_reg[1] ;
  wire \FSM_sequential_q_state_reg[1]_0 ;
  wire [0:0]\FSM_sequential_q_state_reg[2] ;
  wire \FSM_sequential_q_state_reg[3] ;
  wire [3:0]\FSM_sequential_q_state_reg[3]_0 ;
  wire [3:0]\FSM_sequential_q_state_reg[3]_1 ;
  wire \FSM_sequential_q_state_reg[3]_2 ;
  wire [7:0]Q;
  wire [0:0]SR;
  wire [1:0]WEA;
  wire \addr_to_mem_reg[16] ;
  wire [1:0]\addr_to_mem_reg[16]_0 ;
  wire [1:0]\addr_to_mem_reg[16]_1 ;
  wire [1:0]\addr_to_mem_reg[16]_2 ;
  wire [0:0]\addr_to_mem_reg[16]_3 ;
  wire [1:0]\addr_to_mem_reg[17] ;
  wire [1:0]\addr_to_mem_reg[17]_0 ;
  wire [0:0]\addr_to_mem_reg[17]_1 ;
  wire \addr_to_mem_reg[1] ;
  wire clk;
  wire cpu_ram_wr;
  wire d_empty;
  wire d_full;
  wire d_tx_data1__7;
  wire [7:0]hci_io_din;
  wire [16:0]hci_ram_a;
  wire [14:0]in22;
  wire [15:0]in30;
  wire io_in_empty;
  wire io_in_full;
  wire [3:0]mem_a;
  wire [7:0]mem_dout;
  wire p_0_in;
  wire \q_addr[10]_i_2_n_0 ;
  wire \q_addr[11]_i_2_n_0 ;
  wire \q_addr[12]_i_2_n_0 ;
  wire \q_addr[13]_i_2_n_0 ;
  wire \q_addr[14]_i_2_n_0 ;
  wire \q_addr[15]_i_5_n_0 ;
  wire \q_addr[15]_i_6_n_0 ;
  wire \q_addr[1]_i_2_n_0 ;
  wire \q_addr[2]_i_2_n_0 ;
  wire \q_addr[3]_i_2_n_0 ;
  wire \q_addr[4]_i_2_n_0 ;
  wire \q_addr[5]_i_2_n_0 ;
  wire \q_addr[6]_i_2_n_0 ;
  wire \q_addr[7]_i_4_n_0 ;
  wire \q_addr[8]_i_2_n_0 ;
  wire \q_addr[9]_i_2_n_0 ;
  wire \q_addr_reg[0] ;
  wire \q_addr_reg[0]_0 ;
  wire \q_addr_reg[15] ;
  wire \q_addr_reg[1] ;
  wire \q_addr_reg[2] ;
  wire \q_addr_reg[3] ;
  wire \q_addr_reg[4] ;
  wire \q_addr_reg[5] ;
  wire \q_addr_reg[6] ;
  wire \q_addr_reg[7] ;
  wire \q_addr_reg[7]_0 ;
  wire [7:0]q_data;
  wire [16:0]\q_data_reg[7] ;
  wire [0:0]q_decode_cnt;
  wire \q_decode_cnt[2]_i_3_n_0 ;
  wire [1:0]q_decode_cnt__0;
  wire \q_decode_cnt_reg[0] ;
  wire q_empty_i_2__0_n_0;
  wire q_empty_reg_0;
  wire q_empty_reg_1;
  wire q_empty_reg_2;
  wire q_empty_reg_3;
  wire q_empty_reg_4;
  wire q_empty_reg_5;
  wire [1:0]q_err_code;
  wire \q_err_code[1]_i_3_n_0 ;
  wire \q_err_code_reg[1] ;
  wire \q_err_code_reg[1]_0 ;
  wire \q_execute_cnt[16]_i_11_n_0 ;
  wire \q_execute_cnt[16]_i_3_n_0 ;
  wire \q_execute_cnt[16]_i_8_n_0 ;
  wire \q_execute_cnt[2]_i_2_n_0 ;
  wire \q_execute_cnt[2]_i_3_n_0 ;
  wire \q_execute_cnt[7]_i_3_n_0 ;
  wire \q_execute_cnt_reg[0] ;
  wire \q_execute_cnt_reg[0]_0 ;
  wire \q_execute_cnt_reg[0]_1 ;
  wire \q_execute_cnt_reg[15] ;
  wire \q_execute_cnt_reg[16] ;
  wire \q_execute_cnt_reg[16]_0 ;
  wire \q_execute_cnt_reg[1] ;
  wire \q_execute_cnt_reg[1]_0 ;
  wire \q_execute_cnt_reg[7] ;
  wire \q_execute_cnt_reg[8] ;
  wire \q_execute_cnt_reg[8]_0 ;
  wire \q_execute_cnt_reg[8]_1 ;
  wire \q_execute_cnt_reg[8]_2 ;
  wire q_full_i_2__0_n_0;
  wire q_full_i_3_n_0;
  wire q_full_i_4__0_n_0;
  wire q_full_reg_0;
  wire q_full_reg_1;
  wire q_io_en;
  wire \q_io_in_wr_data_reg[0] ;
  wire q_io_in_wr_en_i_2_n_0;
  wire q_io_in_wr_en_reg;
  wire q_io_in_wr_en_reg_0;
  wire q_io_in_wr_en_reg_1;
  wire q_io_in_wr_en_reg_2;
  wire [2:0]q_rd_ptr;
  wire \q_rd_ptr[0]_i_1_n_0 ;
  wire \q_rd_ptr[1]_i_1_n_0 ;
  wire \q_rd_ptr[2]_i_1_n_0 ;
  wire \q_rd_ptr[2]_i_3_n_0 ;
  wire \q_tx_data[0]_i_2_n_0 ;
  wire \q_tx_data[7]_i_10_n_0 ;
  wire \q_tx_data[7]_i_6_n_0 ;
  wire \q_tx_data_reg[0] ;
  wire \q_tx_data_reg[0]_0 ;
  wire \q_tx_data_reg[1] ;
  wire \q_tx_data_reg[7] ;
  wire q_wr_en_i_10_n_0;
  wire q_wr_en_i_2_n_0;
  wire q_wr_en_i_5_n_0;
  wire q_wr_en_i_7;
  wire q_wr_en_reg;
  wire q_wr_en_reg_0;
  wire [2:0]q_wr_ptr;
  wire \q_wr_ptr[0]_i_1_n_0 ;
  wire \q_wr_ptr[1]_i_1_n_0 ;
  wire \q_wr_ptr[2]_i_1_n_0 ;
  wire [6:0]ram_bram_dout;
  wire [7:0]rd_data;
  wire rd_en119_out;
  wire rd_en_prot;
  wire rst;
  wire rst_reg;
  wire [0:0]rst_reg_0;
  wire rx_done_tick;
  wire tx_full;
  wire [1:0]NLW_q_data_array_reg_0_7_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_q_data_array_reg_0_7_6_7_DOB_UNCONNECTED;
  wire [1:0]NLW_q_data_array_reg_0_7_6_7_DOC_UNCONNECTED;
  wire [1:0]NLW_q_data_array_reg_0_7_6_7_DOD_UNCONNECTED;

  LUT6 #(
    .INIT(64'hAABAAAEEAAAAAAEA)) 
    \FSM_sequential_q_state[0]_i_1 
       (.I0(\FSM_sequential_q_state[0]_i_2_n_0 ),
        .I1(\FSM_sequential_q_state_reg[3]_1 [3]),
        .I2(\FSM_sequential_q_state[3]_i_6_n_0 ),
        .I3(\FSM_sequential_q_state_reg[3]_1 [0]),
        .I4(\FSM_sequential_q_state_reg[3]_1 [2]),
        .I5(\FSM_sequential_q_state_reg[3]_1 [1]),
        .O(\FSM_sequential_q_state_reg[3]_0 [0]));
  LUT6 #(
    .INIT(64'h0010001300000000)) 
    \FSM_sequential_q_state[0]_i_2 
       (.I0(rd_data[3]),
        .I1(\FSM_sequential_q_state[3]_i_12_n_0 ),
        .I2(rd_data[2]),
        .I3(rd_data[1]),
        .I4(rd_data[0]),
        .I5(\q_err_code_reg[1]_0 ),
        .O(\FSM_sequential_q_state[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCCCFCCCCCECCCCEC)) 
    \FSM_sequential_q_state[1]_i_1 
       (.I0(\FSM_sequential_q_state[3]_i_6_n_0 ),
        .I1(\FSM_sequential_q_state[1]_i_2_n_0 ),
        .I2(\FSM_sequential_q_state_reg[3]_1 [0]),
        .I3(\FSM_sequential_q_state_reg[3]_1 [2]),
        .I4(\FSM_sequential_q_state_reg[3]_1 [1]),
        .I5(\FSM_sequential_q_state_reg[3]_1 [3]),
        .O(\FSM_sequential_q_state_reg[3]_0 [1]));
  LUT6 #(
    .INIT(64'h0000000800000088)) 
    \FSM_sequential_q_state[1]_i_2 
       (.I0(rd_data[0]),
        .I1(\q_err_code_reg[1]_0 ),
        .I2(rd_data[2]),
        .I3(\FSM_sequential_q_state[3]_i_12_n_0 ),
        .I4(rd_data[1]),
        .I5(rd_data[3]),
        .O(\FSM_sequential_q_state[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00480000)) 
    \FSM_sequential_q_state[2]_i_1 
       (.I0(\FSM_sequential_q_state_reg[3]_1 [2]),
        .I1(\FSM_sequential_q_state_reg[3]_1 [1]),
        .I2(\FSM_sequential_q_state_reg[3]_1 [0]),
        .I3(\FSM_sequential_q_state_reg[3]_1 [3]),
        .I4(\FSM_sequential_q_state[3]_i_6_n_0 ),
        .I5(\FSM_sequential_q_state[2]_i_2_n_0 ),
        .O(\FSM_sequential_q_state_reg[3]_0 [2]));
  LUT6 #(
    .INIT(64'h1000000010100040)) 
    \FSM_sequential_q_state[2]_i_2 
       (.I0(\FSM_sequential_q_state[3]_i_12_n_0 ),
        .I1(rd_data[2]),
        .I2(\q_err_code_reg[1]_0 ),
        .I3(rd_data[0]),
        .I4(rd_data[3]),
        .I5(rd_data[1]),
        .O(\FSM_sequential_q_state[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAEAEEEAEAAAAAAAA)) 
    \FSM_sequential_q_state[3]_i_1 
       (.I0(\FSM_sequential_q_state[3]_i_3_n_0 ),
        .I1(\FSM_sequential_q_state[3]_i_4_n_0 ),
        .I2(\FSM_sequential_q_state_reg[3]_1 [2]),
        .I3(\FSM_sequential_q_state_reg[3]_1 [0]),
        .I4(\FSM_sequential_q_state_reg[3]_1 [1]),
        .I5(\FSM_sequential_q_state_reg[3]_1 [3]),
        .O(\FSM_sequential_q_state_reg[2] ));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \FSM_sequential_q_state[3]_i_10 
       (.I0(\FSM_sequential_q_state_reg[3]_1 [1]),
        .I1(\FSM_sequential_q_state_reg[3]_1 [2]),
        .I2(rd_data[0]),
        .I3(rd_data[1]),
        .I4(rd_data[3]),
        .I5(\FSM_sequential_q_state[3]_i_15_n_0 ),
        .O(\FSM_sequential_q_state[3]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h00220030AA22FF30)) 
    \FSM_sequential_q_state[3]_i_11 
       (.I0(\FSM_sequential_q_state[3]_i_3_0 ),
        .I1(q_empty_reg_0),
        .I2(q_decode_cnt),
        .I3(\FSM_sequential_q_state_reg[3]_1 [1]),
        .I4(\FSM_sequential_q_state_reg[3]_1 [0]),
        .I5(tx_full),
        .O(\FSM_sequential_q_state[3]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_sequential_q_state[3]_i_12 
       (.I0(rd_data[6]),
        .I1(rd_data[7]),
        .I2(rd_data[4]),
        .I3(rd_data[5]),
        .O(\FSM_sequential_q_state[3]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_sequential_q_state[3]_i_14 
       (.I0(rd_data[3]),
        .I1(rd_data[1]),
        .O(\FSM_sequential_q_state[3]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \FSM_sequential_q_state[3]_i_15 
       (.I0(rd_data[5]),
        .I1(rd_data[4]),
        .I2(rd_data[7]),
        .I3(rd_data[6]),
        .I4(rd_data[2]),
        .O(\FSM_sequential_q_state[3]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAEEAAAAAAEA)) 
    \FSM_sequential_q_state[3]_i_2 
       (.I0(\FSM_sequential_q_state[3]_i_5_n_0 ),
        .I1(\FSM_sequential_q_state_reg[3]_1 [3]),
        .I2(\FSM_sequential_q_state[3]_i_6_n_0 ),
        .I3(\FSM_sequential_q_state_reg[3]_1 [0]),
        .I4(\FSM_sequential_q_state_reg[3]_1 [2]),
        .I5(\FSM_sequential_q_state_reg[3]_1 [1]),
        .O(\FSM_sequential_q_state_reg[3]_0 [3]));
  LUT6 #(
    .INIT(64'h000000EE000000F0)) 
    \FSM_sequential_q_state[3]_i_3 
       (.I0(\FSM_sequential_q_state_reg[0]_9 ),
        .I1(\FSM_sequential_q_state[3]_i_8_n_0 ),
        .I2(\FSM_sequential_q_state[3]_i_9_n_0 ),
        .I3(rd_en119_out),
        .I4(\FSM_sequential_q_state_reg[3]_1 [3]),
        .I5(\FSM_sequential_q_state_reg[3]_1 [2]),
        .O(\FSM_sequential_q_state[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F4F444F4)) 
    \FSM_sequential_q_state[3]_i_4 
       (.I0(q_empty_reg_0),
        .I1(\FSM_sequential_q_state[3]_i_10_n_0 ),
        .I2(\FSM_sequential_q_state[3]_i_11_n_0 ),
        .I3(\FSM_sequential_q_state_reg[3]_1 [2]),
        .I4(\FSM_sequential_q_state_reg[3]_1 [1]),
        .I5(rd_en119_out),
        .O(\FSM_sequential_q_state[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h1010000000001040)) 
    \FSM_sequential_q_state[3]_i_5 
       (.I0(\FSM_sequential_q_state[3]_i_12_n_0 ),
        .I1(rd_data[2]),
        .I2(\q_err_code_reg[1]_0 ),
        .I3(rd_data[0]),
        .I4(rd_data[3]),
        .I5(rd_data[1]),
        .O(\FSM_sequential_q_state[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \FSM_sequential_q_state[3]_i_6 
       (.I0(\FSM_sequential_q_state_reg[3]_2 ),
        .I1(rd_data[0]),
        .I2(\FSM_sequential_q_state[3]_i_14_n_0 ),
        .I3(\FSM_sequential_q_state[3]_i_15_n_0 ),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\FSM_sequential_q_state[3]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h000000AC)) 
    \FSM_sequential_q_state[3]_i_8 
       (.I0(q_decode_cnt),
        .I1(\FSM_sequential_q_state[3]_i_3_0 ),
        .I2(\FSM_sequential_q_state_reg[3]_1 [1]),
        .I3(\FSM_sequential_q_state_reg[3]_1 [0]),
        .I4(q_empty_reg_0),
        .O(\FSM_sequential_q_state[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF00E4E4)) 
    \FSM_sequential_q_state[3]_i_9 
       (.I0(\FSM_sequential_q_state_reg[3]_1 [1]),
        .I1(q_wr_en_i_5_n_0),
        .I2(\FSM_sequential_q_state[3]_i_3_0 ),
        .I3(\q_execute_cnt_reg[1] ),
        .I4(\FSM_sequential_q_state_reg[3]_1 [0]),
        .I5(q_empty_reg_0),
        .O(\FSM_sequential_q_state[3]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFF8FFF8FFFFFF88)) 
    \q_addr[0]_i_1 
       (.I0(\q_addr_reg[0] ),
        .I1(rd_data[0]),
        .I2(\q_addr_reg[7]_0 ),
        .I3(\q_addr_reg[0]_0 ),
        .I4(\FSM_sequential_q_state_reg[3]_1 [0]),
        .I5(hci_ram_a[0]),
        .O(\FSM_sequential_q_state_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hEFEEEEEEABAAAAAA)) 
    \q_addr[10]_i_1 
       (.I0(\q_addr[10]_i_2_n_0 ),
        .I1(\FSM_sequential_q_state_reg[3]_1 [0]),
        .I2(\FSM_sequential_q_state_reg[3]_1 [2]),
        .I3(\FSM_sequential_q_state_reg[3]_1 [1]),
        .I4(tx_full),
        .I5(in22[9]),
        .O(\FSM_sequential_q_state_reg[0]_3 ));
  LUT5 #(
    .INIT(32'hF8888888)) 
    \q_addr[10]_i_2 
       (.I0(hci_ram_a[10]),
        .I1(\q_addr_reg[7]_0 ),
        .I2(rd_data[2]),
        .I3(\q_addr_reg[0] ),
        .I4(q_decode_cnt__0[0]),
        .O(\q_addr[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEFEEEEEEABAAAAAA)) 
    \q_addr[11]_i_1 
       (.I0(\q_addr[11]_i_2_n_0 ),
        .I1(\FSM_sequential_q_state_reg[3]_1 [0]),
        .I2(\FSM_sequential_q_state_reg[3]_1 [2]),
        .I3(\FSM_sequential_q_state_reg[3]_1 [1]),
        .I4(tx_full),
        .I5(in22[10]),
        .O(\FSM_sequential_q_state_reg[0]_4 ));
  LUT5 #(
    .INIT(32'hF8888888)) 
    \q_addr[11]_i_2 
       (.I0(hci_ram_a[11]),
        .I1(\q_addr_reg[7]_0 ),
        .I2(rd_data[3]),
        .I3(\q_addr_reg[0] ),
        .I4(q_decode_cnt__0[0]),
        .O(\q_addr[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEFEEEEEEABAAAAAA)) 
    \q_addr[12]_i_1 
       (.I0(\q_addr[12]_i_2_n_0 ),
        .I1(\FSM_sequential_q_state_reg[3]_1 [0]),
        .I2(\FSM_sequential_q_state_reg[3]_1 [2]),
        .I3(\FSM_sequential_q_state_reg[3]_1 [1]),
        .I4(tx_full),
        .I5(in22[11]),
        .O(\FSM_sequential_q_state_reg[0]_5 ));
  LUT5 #(
    .INIT(32'hF8888888)) 
    \q_addr[12]_i_2 
       (.I0(hci_ram_a[12]),
        .I1(\q_addr_reg[7]_0 ),
        .I2(rd_data[4]),
        .I3(\q_addr_reg[0] ),
        .I4(q_decode_cnt__0[0]),
        .O(\q_addr[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEFEEEEEEABAAAAAA)) 
    \q_addr[13]_i_1 
       (.I0(\q_addr[13]_i_2_n_0 ),
        .I1(\FSM_sequential_q_state_reg[3]_1 [0]),
        .I2(\FSM_sequential_q_state_reg[3]_1 [2]),
        .I3(\FSM_sequential_q_state_reg[3]_1 [1]),
        .I4(tx_full),
        .I5(in22[12]),
        .O(\FSM_sequential_q_state_reg[0]_6 ));
  LUT5 #(
    .INIT(32'hF8888888)) 
    \q_addr[13]_i_2 
       (.I0(hci_ram_a[13]),
        .I1(\q_addr_reg[7]_0 ),
        .I2(rd_data[5]),
        .I3(\q_addr_reg[0] ),
        .I4(q_decode_cnt__0[0]),
        .O(\q_addr[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEFEEEEEEABAAAAAA)) 
    \q_addr[14]_i_1 
       (.I0(\q_addr[14]_i_2_n_0 ),
        .I1(\FSM_sequential_q_state_reg[3]_1 [0]),
        .I2(\FSM_sequential_q_state_reg[3]_1 [2]),
        .I3(\FSM_sequential_q_state_reg[3]_1 [1]),
        .I4(tx_full),
        .I5(in22[13]),
        .O(\FSM_sequential_q_state_reg[0]_7 ));
  LUT5 #(
    .INIT(32'hF8888888)) 
    \q_addr[14]_i_2 
       (.I0(hci_ram_a[14]),
        .I1(\q_addr_reg[7]_0 ),
        .I2(rd_data[6]),
        .I3(\q_addr_reg[0] ),
        .I4(q_decode_cnt__0[0]),
        .O(\q_addr[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000020)) 
    \q_addr[15]_i_1 
       (.I0(\q_execute_cnt[16]_i_3_n_0 ),
        .I1(\FSM_sequential_q_state_reg[3]_1 [0]),
        .I2(\q_addr_reg[15] ),
        .I3(q_decode_cnt),
        .I4(q_decode_cnt__0[1]),
        .I5(\FSM_sequential_q_state_reg[1] ),
        .O(\FSM_sequential_q_state_reg[0] ));
  LUT6 #(
    .INIT(64'hEFEEEEEEABAAAAAA)) 
    \q_addr[15]_i_2 
       (.I0(\q_addr[15]_i_5_n_0 ),
        .I1(\FSM_sequential_q_state_reg[3]_1 [0]),
        .I2(\FSM_sequential_q_state_reg[3]_1 [2]),
        .I3(\FSM_sequential_q_state_reg[3]_1 [1]),
        .I4(tx_full),
        .I5(in22[14]),
        .O(\FSM_sequential_q_state_reg[0]_8 ));
  LUT6 #(
    .INIT(64'h000AA00000BAA000)) 
    \q_addr[15]_i_4 
       (.I0(\q_addr[15]_i_6_n_0 ),
        .I1(rd_en119_out),
        .I2(\FSM_sequential_q_state_reg[3]_1 [1]),
        .I3(\FSM_sequential_q_state_reg[3]_1 [2]),
        .I4(\FSM_sequential_q_state_reg[3]_1 [3]),
        .I5(tx_full),
        .O(\FSM_sequential_q_state_reg[1] ));
  LUT5 #(
    .INIT(32'hF8888888)) 
    \q_addr[15]_i_5 
       (.I0(hci_ram_a[15]),
        .I1(\q_addr_reg[7]_0 ),
        .I2(rd_data[7]),
        .I3(\q_addr_reg[0] ),
        .I4(q_decode_cnt__0[0]),
        .O(\q_addr[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0101510100000000)) 
    \q_addr[15]_i_6 
       (.I0(rd_en119_out),
        .I1(q_empty_reg_0),
        .I2(\FSM_sequential_q_state_reg[3]_1 [1]),
        .I3(Q[0]),
        .I4(tx_full),
        .I5(\FSM_sequential_q_state_reg[3]_1 [0]),
        .O(\q_addr[15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEAFFEAFFEA)) 
    \q_addr[1]_i_1 
       (.I0(\q_addr[1]_i_2_n_0 ),
        .I1(\q_addr_reg[7]_0 ),
        .I2(hci_ram_a[1]),
        .I3(\q_addr_reg[0]_0 ),
        .I4(in22[0]),
        .I5(\FSM_sequential_q_state_reg[3]_1 [0]),
        .O(\q_addr_reg[1] ));
  LUT6 #(
    .INIT(64'h0000110100000000)) 
    \q_addr[1]_i_2 
       (.I0(q_decode_cnt__0[1]),
        .I1(q_decode_cnt),
        .I2(\FSM_sequential_q_state_reg[3]_1 [1]),
        .I3(\FSM_sequential_q_state_reg[3]_1 [2]),
        .I4(\FSM_sequential_q_state_reg[3]_1 [0]),
        .I5(rd_data[1]),
        .O(\q_addr[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEAFFEAFFEA)) 
    \q_addr[2]_i_1 
       (.I0(\q_addr[2]_i_2_n_0 ),
        .I1(\q_addr_reg[7]_0 ),
        .I2(hci_ram_a[2]),
        .I3(\q_addr_reg[0]_0 ),
        .I4(in22[1]),
        .I5(\FSM_sequential_q_state_reg[3]_1 [0]),
        .O(\q_addr_reg[2] ));
  LUT6 #(
    .INIT(64'h0000110100000000)) 
    \q_addr[2]_i_2 
       (.I0(q_decode_cnt__0[1]),
        .I1(q_decode_cnt),
        .I2(\FSM_sequential_q_state_reg[3]_1 [1]),
        .I3(\FSM_sequential_q_state_reg[3]_1 [2]),
        .I4(\FSM_sequential_q_state_reg[3]_1 [0]),
        .I5(rd_data[2]),
        .O(\q_addr[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEAFFEAFFEA)) 
    \q_addr[3]_i_1 
       (.I0(\q_addr[3]_i_2_n_0 ),
        .I1(\q_addr_reg[7]_0 ),
        .I2(hci_ram_a[3]),
        .I3(\q_addr_reg[0]_0 ),
        .I4(in22[2]),
        .I5(\FSM_sequential_q_state_reg[3]_1 [0]),
        .O(\q_addr_reg[3] ));
  LUT6 #(
    .INIT(64'h0000110100000000)) 
    \q_addr[3]_i_2 
       (.I0(q_decode_cnt__0[1]),
        .I1(q_decode_cnt),
        .I2(\FSM_sequential_q_state_reg[3]_1 [1]),
        .I3(\FSM_sequential_q_state_reg[3]_1 [2]),
        .I4(\FSM_sequential_q_state_reg[3]_1 [0]),
        .I5(rd_data[3]),
        .O(\q_addr[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEAFFEAFFEA)) 
    \q_addr[4]_i_1 
       (.I0(\q_addr[4]_i_2_n_0 ),
        .I1(\q_addr_reg[7]_0 ),
        .I2(hci_ram_a[4]),
        .I3(\q_addr_reg[0]_0 ),
        .I4(in22[3]),
        .I5(\FSM_sequential_q_state_reg[3]_1 [0]),
        .O(\q_addr_reg[4] ));
  LUT6 #(
    .INIT(64'h0000110100000000)) 
    \q_addr[4]_i_2 
       (.I0(q_decode_cnt__0[1]),
        .I1(q_decode_cnt),
        .I2(\FSM_sequential_q_state_reg[3]_1 [1]),
        .I3(\FSM_sequential_q_state_reg[3]_1 [2]),
        .I4(\FSM_sequential_q_state_reg[3]_1 [0]),
        .I5(rd_data[4]),
        .O(\q_addr[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEAFFEAFFEA)) 
    \q_addr[5]_i_1 
       (.I0(\q_addr[5]_i_2_n_0 ),
        .I1(\q_addr_reg[7]_0 ),
        .I2(hci_ram_a[5]),
        .I3(\q_addr_reg[0]_0 ),
        .I4(in22[4]),
        .I5(\FSM_sequential_q_state_reg[3]_1 [0]),
        .O(\q_addr_reg[5] ));
  LUT6 #(
    .INIT(64'h0000110100000000)) 
    \q_addr[5]_i_2 
       (.I0(q_decode_cnt__0[1]),
        .I1(q_decode_cnt),
        .I2(\FSM_sequential_q_state_reg[3]_1 [1]),
        .I3(\FSM_sequential_q_state_reg[3]_1 [2]),
        .I4(\FSM_sequential_q_state_reg[3]_1 [0]),
        .I5(rd_data[5]),
        .O(\q_addr[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEAFFEAFFEA)) 
    \q_addr[6]_i_1 
       (.I0(\q_addr[6]_i_2_n_0 ),
        .I1(\q_addr_reg[7]_0 ),
        .I2(hci_ram_a[6]),
        .I3(\q_addr_reg[0]_0 ),
        .I4(in22[5]),
        .I5(\FSM_sequential_q_state_reg[3]_1 [0]),
        .O(\q_addr_reg[6] ));
  LUT6 #(
    .INIT(64'h0000110100000000)) 
    \q_addr[6]_i_2 
       (.I0(q_decode_cnt__0[1]),
        .I1(q_decode_cnt),
        .I2(\FSM_sequential_q_state_reg[3]_1 [1]),
        .I3(\FSM_sequential_q_state_reg[3]_1 [2]),
        .I4(\FSM_sequential_q_state_reg[3]_1 [0]),
        .I5(rd_data[6]),
        .O(\q_addr[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000008)) 
    \q_addr[7]_i_1 
       (.I0(\addr_to_mem_reg[16] ),
        .I1(\q_addr_reg[15] ),
        .I2(q_decode_cnt__0[0]),
        .I3(q_decode_cnt__0[1]),
        .I4(q_decode_cnt),
        .I5(\FSM_sequential_q_state_reg[1] ),
        .O(\q_decode_cnt_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFFFEAFFEAFFEA)) 
    \q_addr[7]_i_2 
       (.I0(\q_addr[7]_i_4_n_0 ),
        .I1(\q_addr_reg[7]_0 ),
        .I2(hci_ram_a[7]),
        .I3(\q_addr_reg[0]_0 ),
        .I4(in22[6]),
        .I5(\FSM_sequential_q_state_reg[3]_1 [0]),
        .O(\q_addr_reg[7] ));
  LUT6 #(
    .INIT(64'h000000000000FFBF)) 
    \q_addr[7]_i_3 
       (.I0(\q_io_in_wr_data_reg[0] ),
        .I1(mem_a[2]),
        .I2(mem_a[3]),
        .I3(q_io_en),
        .I4(q_empty_reg_0),
        .I5(\FSM_sequential_q_state_reg[3]_1 [0]),
        .O(\addr_to_mem_reg[16] ));
  LUT6 #(
    .INIT(64'h0000110100000000)) 
    \q_addr[7]_i_4 
       (.I0(q_decode_cnt__0[1]),
        .I1(q_decode_cnt),
        .I2(\FSM_sequential_q_state_reg[3]_1 [1]),
        .I3(\FSM_sequential_q_state_reg[3]_1 [2]),
        .I4(\FSM_sequential_q_state_reg[3]_1 [0]),
        .I5(rd_data[7]),
        .O(\q_addr[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEFEEEEEEABAAAAAA)) 
    \q_addr[8]_i_1 
       (.I0(\q_addr[8]_i_2_n_0 ),
        .I1(\FSM_sequential_q_state_reg[3]_1 [0]),
        .I2(\FSM_sequential_q_state_reg[3]_1 [2]),
        .I3(\FSM_sequential_q_state_reg[3]_1 [1]),
        .I4(tx_full),
        .I5(in22[7]),
        .O(\FSM_sequential_q_state_reg[0]_1 ));
  LUT5 #(
    .INIT(32'hF8888888)) 
    \q_addr[8]_i_2 
       (.I0(hci_ram_a[8]),
        .I1(\q_addr_reg[7]_0 ),
        .I2(rd_data[0]),
        .I3(\q_addr_reg[0] ),
        .I4(q_decode_cnt__0[0]),
        .O(\q_addr[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEFEEEEEEABAAAAAA)) 
    \q_addr[9]_i_1 
       (.I0(\q_addr[9]_i_2_n_0 ),
        .I1(\FSM_sequential_q_state_reg[3]_1 [0]),
        .I2(\FSM_sequential_q_state_reg[3]_1 [2]),
        .I3(\FSM_sequential_q_state_reg[3]_1 [1]),
        .I4(tx_full),
        .I5(in22[8]),
        .O(\FSM_sequential_q_state_reg[0]_2 ));
  LUT5 #(
    .INIT(32'hF8888888)) 
    \q_addr[9]_i_2 
       (.I0(hci_ram_a[9]),
        .I1(\q_addr_reg[7]_0 ),
        .I2(rd_data[1]),
        .I3(\q_addr_reg[0] ),
        .I4(q_decode_cnt__0[0]),
        .O(\q_addr[9]_i_2_n_0 ));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "64" *) 
  (* RTL_RAM_NAME = "hci0/uart_blk/uart_rx_fifo/q_data_array" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M_UNIQ_BASE_ q_data_array_reg_0_7_0_5
       (.ADDRA({1'b0,1'b0,q_rd_ptr}),
        .ADDRB({1'b0,1'b0,q_rd_ptr}),
        .ADDRC({1'b0,1'b0,q_rd_ptr}),
        .ADDRD({1'b0,1'b0,q_wr_ptr}),
        .DIA(q_data[1:0]),
        .DIB(q_data[3:2]),
        .DIC(q_data[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(rd_data[1:0]),
        .DOB(rd_data[3:2]),
        .DOC(rd_data[5:4]),
        .DOD(NLW_q_data_array_reg_0_7_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(p_0_in));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "64" *) 
  (* RTL_RAM_NAME = "hci0/uart_blk/uart_rx_fifo/q_data_array" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM32M_HD596 q_data_array_reg_0_7_6_7
       (.ADDRA({1'b0,1'b0,q_rd_ptr}),
        .ADDRB({1'b0,1'b0,q_rd_ptr}),
        .ADDRC({1'b0,1'b0,q_rd_ptr}),
        .ADDRD({1'b0,1'b0,q_wr_ptr}),
        .DIA(q_data[7:6]),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(rd_data[7:6]),
        .DOB(NLW_q_data_array_reg_0_7_6_7_DOB_UNCONNECTED[1:0]),
        .DOC(NLW_q_data_array_reg_0_7_6_7_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_q_data_array_reg_0_7_6_7_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(p_0_in));
  LUT6 #(
    .INIT(64'h0100FFFFFFFE0000)) 
    \q_decode_cnt[0]_i_1 
       (.I0(\FSM_sequential_q_state_reg[3]_1 [1]),
        .I1(\FSM_sequential_q_state_reg[3]_1 [3]),
        .I2(\FSM_sequential_q_state_reg[3]_1 [0]),
        .I3(q_empty_reg_0),
        .I4(\q_decode_cnt[2]_i_3_n_0 ),
        .I5(q_decode_cnt__0[0]),
        .O(\FSM_sequential_q_state_reg[1]_0 ));
  LUT5 #(
    .INIT(32'h2EFFE200)) 
    \q_decode_cnt[1]_i_1 
       (.I0(q_empty_reg_0),
        .I1(q_io_in_wr_en_reg_0),
        .I2(q_decode_cnt__0[0]),
        .I3(\q_decode_cnt[2]_i_3_n_0 ),
        .I4(q_decode_cnt__0[1]),
        .O(q_empty_reg_5));
  LUT6 #(
    .INIT(64'h2EEEFFFFE2220000)) 
    \q_decode_cnt[2]_i_1 
       (.I0(q_empty_reg_0),
        .I1(q_io_in_wr_en_reg_0),
        .I2(q_decode_cnt__0[0]),
        .I3(q_decode_cnt__0[1]),
        .I4(\q_decode_cnt[2]_i_3_n_0 ),
        .I5(q_decode_cnt),
        .O(q_empty_reg_4));
  LUT5 #(
    .INIT(32'h0202200A)) 
    \q_decode_cnt[2]_i_3 
       (.I0(\q_execute_cnt[16]_i_3_n_0 ),
        .I1(\FSM_sequential_q_state_reg[3]_1 [3]),
        .I2(\FSM_sequential_q_state_reg[3]_1 [2]),
        .I3(\FSM_sequential_q_state_reg[3]_1 [1]),
        .I4(\FSM_sequential_q_state_reg[3]_1 [0]),
        .O(\q_decode_cnt[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT5 #(
    .INIT(32'hF888F8F8)) 
    q_empty_i_1
       (.I0(rd_en_prot),
        .I1(q_empty_i_2__0_n_0),
        .I2(q_empty_reg_0),
        .I3(q_full_reg_0),
        .I4(rx_done_tick),
        .O(d_empty));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEF)) 
    q_empty_i_2
       (.I0(q_io_in_wr_en_reg_1),
        .I1(q_io_in_wr_en_reg_2),
        .I2(rd_en119_out),
        .I3(q_io_in_wr_en_reg),
        .I4(\FSM_sequential_q_state_reg[3] ),
        .I5(io_in_empty),
        .O(q_empty_reg_3));
  LUT6 #(
    .INIT(64'h0090060009000090)) 
    q_empty_i_2__0
       (.I0(q_wr_ptr[2]),
        .I1(q_rd_ptr[2]),
        .I2(q_wr_ptr[0]),
        .I3(q_rd_ptr[0]),
        .I4(q_wr_ptr[1]),
        .I5(q_rd_ptr[1]),
        .O(q_empty_i_2__0_n_0));
  FDSE #(
    .INIT(1'b1)) 
    q_empty_reg
       (.C(clk),
        .CE(1'b1),
        .D(d_empty),
        .Q(q_empty_reg_0),
        .S(rst));
  LUT6 #(
    .INIT(64'hFFFFFFFFA0808080)) 
    \q_err_code[1]_i_1 
       (.I0(\q_err_code_reg[1]_0 ),
        .I1(\q_err_code[1]_i_3_n_0 ),
        .I2(\q_execute_cnt[16]_i_3_n_0 ),
        .I3(rd_data[3]),
        .I4(rd_data[2]),
        .I5(q_err_code[1]),
        .O(\q_err_code_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT4 #(
    .INIT(16'hFF10)) 
    \q_err_code[1]_i_3 
       (.I0(rd_data[0]),
        .I1(rd_data[3]),
        .I2(rd_data[1]),
        .I3(\FSM_sequential_q_state[3]_i_12_n_0 ),
        .O(\q_err_code[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF2222F2222222)) 
    \q_execute_cnt[0]_i_1 
       (.I0(\q_execute_cnt_reg[16] ),
        .I1(Q[0]),
        .I2(\q_execute_cnt_reg[0]_0 ),
        .I3(\q_execute_cnt_reg[0] ),
        .I4(rd_data[0]),
        .I5(\q_execute_cnt_reg[0]_1 ),
        .O(\q_data_reg[7] [0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \q_execute_cnt[10]_i_1 
       (.I0(\q_execute_cnt_reg[16] ),
        .I1(in30[9]),
        .I2(\q_execute_cnt_reg[16]_0 ),
        .I3(rd_data[1]),
        .I4(rd_data[2]),
        .I5(\q_execute_cnt_reg[15] ),
        .O(\q_data_reg[7] [10]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \q_execute_cnt[11]_i_1 
       (.I0(\q_execute_cnt_reg[16] ),
        .I1(in30[10]),
        .I2(\q_execute_cnt_reg[16]_0 ),
        .I3(rd_data[2]),
        .I4(rd_data[3]),
        .I5(\q_execute_cnt_reg[15] ),
        .O(\q_data_reg[7] [11]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \q_execute_cnt[12]_i_1 
       (.I0(\q_execute_cnt_reg[16] ),
        .I1(in30[11]),
        .I2(\q_execute_cnt_reg[16]_0 ),
        .I3(rd_data[3]),
        .I4(rd_data[4]),
        .I5(\q_execute_cnt_reg[15] ),
        .O(\q_data_reg[7] [12]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \q_execute_cnt[13]_i_1 
       (.I0(\q_execute_cnt_reg[16] ),
        .I1(in30[12]),
        .I2(\q_execute_cnt_reg[16]_0 ),
        .I3(rd_data[4]),
        .I4(rd_data[5]),
        .I5(\q_execute_cnt_reg[15] ),
        .O(\q_data_reg[7] [13]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \q_execute_cnt[14]_i_1 
       (.I0(\q_execute_cnt_reg[16] ),
        .I1(in30[13]),
        .I2(\q_execute_cnt_reg[16]_0 ),
        .I3(rd_data[5]),
        .I4(rd_data[6]),
        .I5(\q_execute_cnt_reg[15] ),
        .O(\q_data_reg[7] [14]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \q_execute_cnt[15]_i_1 
       (.I0(\q_execute_cnt_reg[16] ),
        .I1(in30[14]),
        .I2(\q_execute_cnt_reg[16]_0 ),
        .I3(rd_data[6]),
        .I4(rd_data[7]),
        .I5(\q_execute_cnt_reg[15] ),
        .O(\q_data_reg[7] [15]));
  LUT6 #(
    .INIT(64'hFFFFFFFF22020202)) 
    \q_execute_cnt[16]_i_1 
       (.I0(\q_execute_cnt[16]_i_3_n_0 ),
        .I1(\q_execute_cnt_reg[8] ),
        .I2(\q_execute_cnt_reg[8]_0 ),
        .I3(\q_execute_cnt_reg[8]_1 ),
        .I4(\q_execute_cnt_reg[8]_2 ),
        .I5(\q_execute_cnt[16]_i_8_n_0 ),
        .O(E[1]));
  LUT6 #(
    .INIT(64'h00C000C01111FFFF)) 
    \q_execute_cnt[16]_i_11 
       (.I0(Q[0]),
        .I1(\q_execute_cnt_reg[8] ),
        .I2(\q_execute_cnt_reg[8]_1 ),
        .I3(q_empty_reg_0),
        .I4(tx_full),
        .I5(\q_execute_cnt_reg[8]_2 ),
        .O(\q_execute_cnt[16]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \q_execute_cnt[16]_i_2 
       (.I0(rd_data[7]),
        .I1(\q_execute_cnt_reg[16]_0 ),
        .I2(in30[15]),
        .I3(\q_execute_cnt_reg[16] ),
        .O(\q_data_reg[7] [16]));
  LUT5 #(
    .INIT(32'h55554555)) 
    \q_execute_cnt[16]_i_3 
       (.I0(q_empty_reg_0),
        .I1(q_io_en),
        .I2(mem_a[3]),
        .I3(mem_a[2]),
        .I4(\q_io_in_wr_data_reg[0] ),
        .O(\q_execute_cnt[16]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000660200000000)) 
    \q_execute_cnt[16]_i_8 
       (.I0(\FSM_sequential_q_state_reg[3]_1 [3]),
        .I1(\FSM_sequential_q_state_reg[3]_1 [2]),
        .I2(\FSM_sequential_q_state_reg[3]_1 [0]),
        .I3(\FSM_sequential_q_state_reg[3]_1 [1]),
        .I4(rd_en119_out),
        .I5(\q_execute_cnt[16]_i_11_n_0 ),
        .O(\q_execute_cnt[16]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \q_execute_cnt[1]_i_1 
       (.I0(\q_execute_cnt_reg[16] ),
        .I1(in30[0]),
        .I2(\q_execute_cnt_reg[16]_0 ),
        .I3(Q[0]),
        .I4(rd_data[1]),
        .I5(\q_execute_cnt_reg[7] ),
        .O(\q_data_reg[7] [1]));
  LUT6 #(
    .INIT(64'hBABABABABAAAAAAA)) 
    \q_execute_cnt[2]_i_1 
       (.I0(\q_execute_cnt[2]_i_2_n_0 ),
        .I1(\FSM_sequential_q_state_reg[3]_1 [0]),
        .I2(\FSM_sequential_q_state_reg[3]_1 [1]),
        .I3(\FSM_sequential_q_state_reg[3]_1 [2]),
        .I4(\q_execute_cnt[2]_i_3_n_0 ),
        .I5(\FSM_sequential_q_state_reg[3]_1 [3]),
        .O(\q_data_reg[7] [2]));
  LUT6 #(
    .INIT(64'hFEFED5F21010C0D0)) 
    \q_execute_cnt[2]_i_2 
       (.I0(\FSM_sequential_q_state_reg[3]_1 [2]),
        .I1(\FSM_sequential_q_state_reg[3]_1 [3]),
        .I2(rd_data[2]),
        .I3(\FSM_sequential_q_state_reg[3]_1 [1]),
        .I4(\FSM_sequential_q_state_reg[3]_1 [0]),
        .I5(in30[1]),
        .O(\q_execute_cnt[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \q_execute_cnt[2]_i_3 
       (.I0(rd_data[2]),
        .I1(q_decode_cnt__0[0]),
        .I2(q_decode_cnt__0[1]),
        .I3(q_decode_cnt),
        .I4(Q[1]),
        .O(\q_execute_cnt[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \q_execute_cnt[3]_i_1 
       (.I0(\q_execute_cnt_reg[16] ),
        .I1(in30[2]),
        .I2(\q_execute_cnt_reg[16]_0 ),
        .I3(Q[2]),
        .I4(rd_data[3]),
        .I5(\q_execute_cnt_reg[7] ),
        .O(\q_data_reg[7] [3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \q_execute_cnt[4]_i_1 
       (.I0(\q_execute_cnt_reg[16] ),
        .I1(in30[3]),
        .I2(\q_execute_cnt_reg[16]_0 ),
        .I3(Q[3]),
        .I4(rd_data[4]),
        .I5(\q_execute_cnt_reg[7] ),
        .O(\q_data_reg[7] [4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \q_execute_cnt[5]_i_1 
       (.I0(\q_execute_cnt_reg[16] ),
        .I1(in30[4]),
        .I2(\q_execute_cnt_reg[16]_0 ),
        .I3(Q[4]),
        .I4(rd_data[5]),
        .I5(\q_execute_cnt_reg[7] ),
        .O(\q_data_reg[7] [5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \q_execute_cnt[6]_i_1 
       (.I0(\q_execute_cnt_reg[16] ),
        .I1(in30[5]),
        .I2(\q_execute_cnt_reg[16]_0 ),
        .I3(Q[5]),
        .I4(rd_data[6]),
        .I5(\q_execute_cnt_reg[7] ),
        .O(\q_data_reg[7] [6]));
  LUT5 #(
    .INIT(32'hFFFFAABA)) 
    \q_execute_cnt[7]_i_1 
       (.I0(\q_execute_cnt[7]_i_3_n_0 ),
        .I1(\q_execute_cnt_reg[1] ),
        .I2(\q_execute_cnt[16]_i_3_n_0 ),
        .I3(\q_execute_cnt_reg[1]_0 ),
        .I4(\q_execute_cnt[16]_i_8_n_0 ),
        .O(E[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \q_execute_cnt[7]_i_2 
       (.I0(\q_execute_cnt_reg[16] ),
        .I1(in30[6]),
        .I2(\q_execute_cnt_reg[16]_0 ),
        .I3(Q[6]),
        .I4(rd_data[7]),
        .I5(\q_execute_cnt_reg[7] ),
        .O(\q_data_reg[7] [7]));
  LUT6 #(
    .INIT(64'h00000A08000A00A0)) 
    \q_execute_cnt[7]_i_3 
       (.I0(\q_execute_cnt[16]_i_3_n_0 ),
        .I1(\q_execute_cnt_reg[0] ),
        .I2(\FSM_sequential_q_state_reg[3]_1 [1]),
        .I3(\FSM_sequential_q_state_reg[3]_1 [0]),
        .I4(\FSM_sequential_q_state_reg[3]_1 [2]),
        .I5(\FSM_sequential_q_state_reg[3]_1 [3]),
        .O(\q_execute_cnt[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \q_execute_cnt[8]_i_1 
       (.I0(\q_execute_cnt_reg[16] ),
        .I1(in30[7]),
        .I2(\q_execute_cnt_reg[16]_0 ),
        .I3(Q[7]),
        .I4(rd_data[0]),
        .I5(\q_execute_cnt_reg[15] ),
        .O(\q_data_reg[7] [8]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \q_execute_cnt[9]_i_1 
       (.I0(\q_execute_cnt_reg[16] ),
        .I1(in30[8]),
        .I2(\q_execute_cnt_reg[16]_0 ),
        .I3(rd_data[0]),
        .I4(rd_data[1]),
        .I5(\q_execute_cnt_reg[15] ),
        .O(\q_data_reg[7] [9]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    q_full_i_1
       (.I0(rd_en_prot),
        .I1(q_full_reg_0),
        .I2(q_full_i_2__0_n_0),
        .O(d_full));
  LUT6 #(
    .INIT(64'h0010040001000010)) 
    q_full_i_2__0
       (.I0(q_full_i_3_n_0),
        .I1(q_full_i_4__0_n_0),
        .I2(q_rd_ptr[0]),
        .I3(q_wr_ptr[0]),
        .I4(q_rd_ptr[1]),
        .I5(q_wr_ptr[1]),
        .O(q_full_i_2__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT2 #(
    .INIT(4'hB)) 
    q_full_i_3
       (.I0(q_full_reg_0),
        .I1(rx_done_tick),
        .O(q_full_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    q_full_i_4__0
       (.I0(q_wr_ptr[2]),
        .I1(q_rd_ptr[2]),
        .O(q_full_i_4__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    q_full_reg
       (.C(clk),
        .CE(1'b1),
        .D(d_full),
        .Q(q_full_reg_0),
        .R(rst));
  LUT6 #(
    .INIT(64'hFFFFFFFF00002000)) 
    \q_io_in_wr_data[7]_i_1 
       (.I0(\FSM_sequential_q_state_reg[3] ),
        .I1(\q_io_in_wr_data_reg[0] ),
        .I2(mem_a[2]),
        .I3(mem_a[3]),
        .I4(q_io_en),
        .I5(rst),
        .O(SR));
  LUT6 #(
    .INIT(64'h0011001100F10011)) 
    q_io_in_wr_en_i_1
       (.I0(q_io_in_wr_en_i_2_n_0),
        .I1(q_empty_reg_0),
        .I2(\q_execute_cnt[16]_i_3_n_0 ),
        .I3(io_in_full),
        .I4(\FSM_sequential_q_state_reg[3]_1 [2]),
        .I5(q_io_in_wr_en_reg_0),
        .O(q_empty_reg_2));
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    q_io_in_wr_en_i_2
       (.I0(\FSM_sequential_q_state_reg[3] ),
        .I1(q_io_in_wr_en_reg),
        .I2(rd_en119_out),
        .I3(q_io_in_wr_en_reg_2),
        .I4(q_io_in_wr_en_reg_1),
        .O(q_io_in_wr_en_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \q_rd_ptr[0]_i_1 
       (.I0(rd_en_prot),
        .I1(q_rd_ptr[0]),
        .O(\q_rd_ptr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \q_rd_ptr[1]_i_1 
       (.I0(q_rd_ptr[0]),
        .I1(rd_en_prot),
        .I2(q_rd_ptr[1]),
        .O(\q_rd_ptr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \q_rd_ptr[2]_i_1 
       (.I0(q_rd_ptr[0]),
        .I1(q_rd_ptr[1]),
        .I2(rd_en_prot),
        .I3(q_rd_ptr[2]),
        .O(\q_rd_ptr[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAABFAAFBAABFAA)) 
    \q_rd_ptr[2]_i_2 
       (.I0(\q_rd_ptr[2]_i_3_n_0 ),
        .I1(\FSM_sequential_q_state_reg[3]_1 [2]),
        .I2(\FSM_sequential_q_state_reg[3]_1 [0]),
        .I3(\q_execute_cnt[16]_i_3_n_0 ),
        .I4(\FSM_sequential_q_state_reg[3]_1 [3]),
        .I5(\FSM_sequential_q_state_reg[3]_1 [1]),
        .O(rd_en_prot));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \q_rd_ptr[2]_i_3 
       (.I0(q_empty_reg_0),
        .I1(io_in_full),
        .I2(\addr_to_mem_reg[1] ),
        .I3(rd_en119_out),
        .I4(q_io_in_wr_en_reg),
        .I5(\FSM_sequential_q_state_reg[3] ),
        .O(\q_rd_ptr[2]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_rd_ptr_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\q_rd_ptr[0]_i_1_n_0 ),
        .Q(q_rd_ptr[0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \q_rd_ptr_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\q_rd_ptr[1]_i_1_n_0 ),
        .Q(q_rd_ptr[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \q_rd_ptr_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\q_rd_ptr[2]_i_1_n_0 ),
        .Q(q_rd_ptr[2]),
        .R(rst));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \q_tx_data[0]_i_1 
       (.I0(\q_tx_data[0]_i_2_n_0 ),
        .I1(\q_tx_data_reg[0] ),
        .I2(ram_bram_dout[0]),
        .I3(\q_tx_data_reg[7] ),
        .I4(mem_dout[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFFBAAABAAABAAA)) 
    \q_tx_data[0]_i_2 
       (.I0(q_wr_en_i_2_n_0),
        .I1(\FSM_sequential_q_state_reg[3]_1 [1]),
        .I2(q_err_code[0]),
        .I3(\q_tx_data_reg[0]_0 ),
        .I4(rd_data[0]),
        .I5(\q_tx_data[7]_i_6_n_0 ),
        .O(\q_tx_data[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFF8F8F8)) 
    \q_tx_data[1]_i_1 
       (.I0(\q_tx_data_reg[7] ),
        .I1(mem_dout[1]),
        .I2(\q_tx_data_reg[1] ),
        .I3(rd_data[1]),
        .I4(\q_tx_data[7]_i_6_n_0 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \q_tx_data[2]_i_1 
       (.I0(\q_tx_data_reg[0] ),
        .I1(ram_bram_dout[1]),
        .I2(\q_tx_data_reg[7] ),
        .I3(mem_dout[2]),
        .I4(rd_data[2]),
        .I5(\q_tx_data[7]_i_6_n_0 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \q_tx_data[3]_i_1 
       (.I0(\q_tx_data_reg[0] ),
        .I1(ram_bram_dout[2]),
        .I2(\q_tx_data_reg[7] ),
        .I3(mem_dout[3]),
        .I4(rd_data[3]),
        .I5(\q_tx_data[7]_i_6_n_0 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \q_tx_data[4]_i_1 
       (.I0(\q_tx_data_reg[0] ),
        .I1(ram_bram_dout[3]),
        .I2(\q_tx_data_reg[7] ),
        .I3(mem_dout[4]),
        .I4(rd_data[4]),
        .I5(\q_tx_data[7]_i_6_n_0 ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \q_tx_data[5]_i_1 
       (.I0(\q_tx_data_reg[0] ),
        .I1(ram_bram_dout[4]),
        .I2(\q_tx_data_reg[7] ),
        .I3(mem_dout[5]),
        .I4(rd_data[5]),
        .I5(\q_tx_data[7]_i_6_n_0 ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \q_tx_data[6]_i_1 
       (.I0(\q_tx_data_reg[0] ),
        .I1(ram_bram_dout[5]),
        .I2(\q_tx_data_reg[7] ),
        .I3(mem_dout[6]),
        .I4(rd_data[6]),
        .I5(\q_tx_data[7]_i_6_n_0 ),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hAAAAAAAAABAAAAAA)) 
    \q_tx_data[7]_i_1 
       (.I0(rst),
        .I1(\FSM_sequential_q_state_reg[3] ),
        .I2(q_io_en),
        .I3(mem_a[3]),
        .I4(mem_a[2]),
        .I5(\q_io_in_wr_data_reg[0] ),
        .O(rst_reg_0));
  LUT5 #(
    .INIT(32'h00000100)) 
    \q_tx_data[7]_i_10 
       (.I0(\FSM_sequential_q_state_reg[3]_1 [0]),
        .I1(\FSM_sequential_q_state_reg[3]_1 [3]),
        .I2(q_empty_reg_0),
        .I3(\FSM_sequential_q_state_reg[3]_1 [1]),
        .I4(\FSM_sequential_q_state_reg[3]_1 [2]),
        .O(\q_tx_data[7]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h4444444444444440)) 
    \q_tx_data[7]_i_13 
       (.I0(tx_full),
        .I1(\q_io_in_wr_data_reg[0] ),
        .I2(\FSM_sequential_q_state[3]_i_15_n_0 ),
        .I3(rd_data[1]),
        .I4(rd_data[3]),
        .I5(rd_data[0]),
        .O(q_full_reg_1));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \q_tx_data[7]_i_2 
       (.I0(\q_tx_data_reg[0] ),
        .I1(ram_bram_dout[6]),
        .I2(\q_tx_data_reg[7] ),
        .I3(mem_dout[7]),
        .I4(rd_data[7]),
        .I5(\q_tx_data[7]_i_6_n_0 ),
        .O(D[7]));
  LUT6 #(
    .INIT(64'h0008FFFF00080000)) 
    \q_tx_data[7]_i_6 
       (.I0(d_tx_data1__7),
        .I1(\q_io_in_wr_data_reg[0] ),
        .I2(q_io_in_wr_en_reg),
        .I3(\addr_to_mem_reg[1] ),
        .I4(rd_en119_out),
        .I5(\q_tx_data[7]_i_10_n_0 ),
        .O(\q_tx_data[7]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \q_tx_data[7]_i_9 
       (.I0(mem_a[1]),
        .I1(hci_ram_a[1]),
        .I2(mem_a[0]),
        .I3(\q_io_in_wr_data_reg[0] ),
        .I4(hci_ram_a[0]),
        .O(\addr_to_mem_reg[1] ));
  LUT6 #(
    .INIT(64'h4545454545454500)) 
    q_wr_en_i_1
       (.I0(rst),
        .I1(\FSM_sequential_q_state_reg[3] ),
        .I2(rd_en119_out),
        .I3(q_wr_en_i_2_n_0),
        .I4(q_wr_en_reg),
        .I5(q_wr_en_reg_0),
        .O(rst_reg));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    q_wr_en_i_10
       (.I0(rd_data[1]),
        .I1(rd_data[3]),
        .I2(rd_data[2]),
        .O(q_wr_en_i_10_n_0));
  LUT4 #(
    .INIT(16'h0004)) 
    q_wr_en_i_2
       (.I0(rd_en119_out),
        .I1(\q_err_code_reg[1]_0 ),
        .I2(q_empty_reg_0),
        .I3(q_wr_en_i_5_n_0),
        .O(q_wr_en_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT5 #(
    .INIT(32'hFFFFDFFF)) 
    q_wr_en_i_5
       (.I0(rd_data[2]),
        .I1(rd_data[3]),
        .I2(rd_data[1]),
        .I3(rd_data[0]),
        .I4(\FSM_sequential_q_state[3]_i_12_n_0 ),
        .O(q_wr_en_i_5_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    q_wr_en_i_9
       (.I0(\FSM_sequential_q_state[3]_i_12_n_0 ),
        .I1(q_wr_en_i_10_n_0),
        .I2(q_wr_en_i_7),
        .I3(q_empty_reg_0),
        .I4(rd_data[0]),
        .I5(\FSM_sequential_q_state_reg[3]_1 [3]),
        .O(q_empty_reg_1));
  LUT3 #(
    .INIT(8'hB4)) 
    \q_wr_ptr[0]_i_1 
       (.I0(q_full_reg_0),
        .I1(rx_done_tick),
        .I2(q_wr_ptr[0]),
        .O(\q_wr_ptr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT4 #(
    .INIT(16'hF708)) 
    \q_wr_ptr[1]_i_1 
       (.I0(q_wr_ptr[0]),
        .I1(rx_done_tick),
        .I2(q_full_reg_0),
        .I3(q_wr_ptr[1]),
        .O(\q_wr_ptr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT5 #(
    .INIT(32'hFF7F0080)) 
    \q_wr_ptr[2]_i_1 
       (.I0(q_wr_ptr[0]),
        .I1(q_wr_ptr[1]),
        .I2(rx_done_tick),
        .I3(q_full_reg_0),
        .I4(q_wr_ptr[2]),
        .O(\q_wr_ptr[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_wr_ptr_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\q_wr_ptr[0]_i_1_n_0 ),
        .Q(q_wr_ptr[0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \q_wr_ptr_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\q_wr_ptr[1]_i_1_n_0 ),
        .Q(q_wr_ptr[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \q_wr_ptr_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\q_wr_ptr[2]_i_1_n_0 ),
        .Q(q_wr_ptr[2]),
        .R(rst));
  LUT6 #(
    .INIT(64'hAAAAEAAAAAAA2AAA)) 
    ram_reg_0_0_i_18
       (.I0(rd_data[0]),
        .I1(\FSM_sequential_q_state_reg[3]_1 [3]),
        .I2(\FSM_sequential_q_state_reg[3]_1 [0]),
        .I3(\FSM_sequential_q_state_reg[3]_1 [2]),
        .I4(\FSM_sequential_q_state_reg[3]_1 [1]),
        .I5(mem_dout[0]),
        .O(hci_io_din[0]));
  LUT4 #(
    .INIT(16'h02A2)) 
    ram_reg_0_0_i_19
       (.I0(\FSM_sequential_q_state_reg[3] ),
        .I1(mem_a[2]),
        .I2(\q_io_in_wr_data_reg[0] ),
        .I3(hci_ram_a[16]),
        .O(\addr_to_mem_reg[16]_3 ));
  LUT6 #(
    .INIT(64'h0000C08000000080)) 
    ram_reg_0_0_i_20
       (.I0(\q_execute_cnt[16]_i_3_n_0 ),
        .I1(\FSM_sequential_q_state_reg[3]_1 [3]),
        .I2(\FSM_sequential_q_state_reg[3]_1 [0]),
        .I3(\FSM_sequential_q_state_reg[3]_1 [2]),
        .I4(\FSM_sequential_q_state_reg[3]_1 [1]),
        .I5(cpu_ram_wr),
        .O(\FSM_sequential_q_state_reg[3] ));
  LUT6 #(
    .INIT(64'hAAAAEAAAAAAA2AAA)) 
    ram_reg_0_1_i_1
       (.I0(rd_data[1]),
        .I1(\FSM_sequential_q_state_reg[3]_1 [3]),
        .I2(\FSM_sequential_q_state_reg[3]_1 [0]),
        .I3(\FSM_sequential_q_state_reg[3]_1 [2]),
        .I4(\FSM_sequential_q_state_reg[3]_1 [1]),
        .I5(mem_dout[1]),
        .O(hci_io_din[1]));
  LUT6 #(
    .INIT(64'hAAAAEAAAAAAA2AAA)) 
    ram_reg_0_2_i_1
       (.I0(rd_data[2]),
        .I1(\FSM_sequential_q_state_reg[3]_1 [3]),
        .I2(\FSM_sequential_q_state_reg[3]_1 [0]),
        .I3(\FSM_sequential_q_state_reg[3]_1 [2]),
        .I4(\FSM_sequential_q_state_reg[3]_1 [1]),
        .I5(mem_dout[2]),
        .O(hci_io_din[2]));
  LUT6 #(
    .INIT(64'hAAAAEAAAAAAA2AAA)) 
    ram_reg_0_3_i_1
       (.I0(rd_data[3]),
        .I1(\FSM_sequential_q_state_reg[3]_1 [3]),
        .I2(\FSM_sequential_q_state_reg[3]_1 [0]),
        .I3(\FSM_sequential_q_state_reg[3]_1 [2]),
        .I4(\FSM_sequential_q_state_reg[3]_1 [1]),
        .I5(mem_dout[3]),
        .O(hci_io_din[3]));
  LUT4 #(
    .INIT(16'h02A2)) 
    ram_reg_0_3_i_2
       (.I0(\FSM_sequential_q_state_reg[3] ),
        .I1(mem_a[2]),
        .I2(\q_io_in_wr_data_reg[0] ),
        .I3(hci_ram_a[16]),
        .O(\addr_to_mem_reg[16]_1 [0]));
  LUT6 #(
    .INIT(64'hAAAAEAAAAAAA2AAA)) 
    ram_reg_0_4_i_1
       (.I0(rd_data[4]),
        .I1(\FSM_sequential_q_state_reg[3]_1 [3]),
        .I2(\FSM_sequential_q_state_reg[3]_1 [0]),
        .I3(\FSM_sequential_q_state_reg[3]_1 [2]),
        .I4(\FSM_sequential_q_state_reg[3]_1 [1]),
        .I5(mem_dout[4]),
        .O(hci_io_din[4]));
  LUT4 #(
    .INIT(16'h02A2)) 
    ram_reg_0_4_i_2
       (.I0(\FSM_sequential_q_state_reg[3] ),
        .I1(mem_a[2]),
        .I2(\q_io_in_wr_data_reg[0] ),
        .I3(hci_ram_a[16]),
        .O(\addr_to_mem_reg[16]_1 [1]));
  LUT6 #(
    .INIT(64'hAAAAEAAAAAAA2AAA)) 
    ram_reg_0_5_i_4
       (.I0(rd_data[5]),
        .I1(\FSM_sequential_q_state_reg[3]_1 [3]),
        .I2(\FSM_sequential_q_state_reg[3]_1 [0]),
        .I3(\FSM_sequential_q_state_reg[3]_1 [2]),
        .I4(\FSM_sequential_q_state_reg[3]_1 [1]),
        .I5(mem_dout[5]),
        .O(hci_io_din[5]));
  LUT6 #(
    .INIT(64'hAAAAEAAAAAAA2AAA)) 
    ram_reg_0_6_i_14
       (.I0(rd_data[6]),
        .I1(\FSM_sequential_q_state_reg[3]_1 [3]),
        .I2(\FSM_sequential_q_state_reg[3]_1 [0]),
        .I3(\FSM_sequential_q_state_reg[3]_1 [2]),
        .I4(\FSM_sequential_q_state_reg[3]_1 [1]),
        .I5(mem_dout[6]),
        .O(hci_io_din[6]));
  LUT6 #(
    .INIT(64'hAAAAEAAAAAAA2AAA)) 
    ram_reg_0_7_i_1
       (.I0(rd_data[7]),
        .I1(\FSM_sequential_q_state_reg[3]_1 [3]),
        .I2(\FSM_sequential_q_state_reg[3]_1 [0]),
        .I3(\FSM_sequential_q_state_reg[3]_1 [2]),
        .I4(\FSM_sequential_q_state_reg[3]_1 [1]),
        .I5(mem_dout[7]),
        .O(hci_io_din[7]));
  LUT4 #(
    .INIT(16'h02A2)) 
    ram_reg_1_0_i_1
       (.I0(\FSM_sequential_q_state_reg[3] ),
        .I1(mem_a[2]),
        .I2(\q_io_in_wr_data_reg[0] ),
        .I3(hci_ram_a[16]),
        .O(\addr_to_mem_reg[16]_2 [0]));
  LUT4 #(
    .INIT(16'h02A2)) 
    ram_reg_1_1_i_1
       (.I0(\FSM_sequential_q_state_reg[3] ),
        .I1(mem_a[2]),
        .I2(\q_io_in_wr_data_reg[0] ),
        .I3(hci_ram_a[16]),
        .O(\addr_to_mem_reg[16]_2 [1]));
  LUT4 #(
    .INIT(16'h02A2)) 
    ram_reg_1_5_i_1
       (.I0(\FSM_sequential_q_state_reg[3] ),
        .I1(mem_a[2]),
        .I2(\q_io_in_wr_data_reg[0] ),
        .I3(hci_ram_a[16]),
        .O(\addr_to_mem_reg[16]_0 [0]));
  LUT4 #(
    .INIT(16'h02A2)) 
    ram_reg_1_6_i_1
       (.I0(\FSM_sequential_q_state_reg[3] ),
        .I1(mem_a[2]),
        .I2(\q_io_in_wr_data_reg[0] ),
        .I3(hci_ram_a[16]),
        .O(\addr_to_mem_reg[16]_0 [1]));
  LUT5 #(
    .INIT(32'hCC400040)) 
    ram_reg_2_0_i_1
       (.I0(mem_a[3]),
        .I1(\FSM_sequential_q_state_reg[3] ),
        .I2(mem_a[2]),
        .I3(\q_io_in_wr_data_reg[0] ),
        .I4(hci_ram_a[16]),
        .O(WEA[0]));
  LUT5 #(
    .INIT(32'hCC400040)) 
    ram_reg_2_1_i_1
       (.I0(mem_a[3]),
        .I1(\FSM_sequential_q_state_reg[3] ),
        .I2(mem_a[2]),
        .I3(\q_io_in_wr_data_reg[0] ),
        .I4(hci_ram_a[16]),
        .O(WEA[1]));
  LUT5 #(
    .INIT(32'hCC400040)) 
    ram_reg_2_5_i_1
       (.I0(mem_a[3]),
        .I1(\FSM_sequential_q_state_reg[3] ),
        .I2(mem_a[2]),
        .I3(\q_io_in_wr_data_reg[0] ),
        .I4(hci_ram_a[16]),
        .O(\addr_to_mem_reg[17]_0 [0]));
  LUT5 #(
    .INIT(32'hCC400040)) 
    ram_reg_2_6_i_1
       (.I0(mem_a[3]),
        .I1(\FSM_sequential_q_state_reg[3] ),
        .I2(mem_a[2]),
        .I3(\q_io_in_wr_data_reg[0] ),
        .I4(hci_ram_a[16]),
        .O(\addr_to_mem_reg[17]_0 [1]));
  LUT5 #(
    .INIT(32'hCC400040)) 
    ram_reg_3_2_i_1
       (.I0(mem_a[3]),
        .I1(\FSM_sequential_q_state_reg[3] ),
        .I2(mem_a[2]),
        .I3(\q_io_in_wr_data_reg[0] ),
        .I4(hci_ram_a[16]),
        .O(\addr_to_mem_reg[17] [0]));
  LUT5 #(
    .INIT(32'hCC400040)) 
    ram_reg_3_3_i_1
       (.I0(mem_a[3]),
        .I1(\FSM_sequential_q_state_reg[3] ),
        .I2(mem_a[2]),
        .I3(\q_io_in_wr_data_reg[0] ),
        .I4(hci_ram_a[16]),
        .O(\addr_to_mem_reg[17] [1]));
  LUT5 #(
    .INIT(32'hCC400040)) 
    ram_reg_3_7_i_1
       (.I0(mem_a[3]),
        .I1(\FSM_sequential_q_state_reg[3] ),
        .I2(mem_a[2]),
        .I3(\q_io_in_wr_data_reg[0] ),
        .I4(hci_ram_a[16]),
        .O(\addr_to_mem_reg[17]_1 ));
endmodule

module hci
   (Tx_OBUF,
    hci_io_en,
    \addr_to_mem_reg[16] ,
    WEA,
    hci_io_wr,
    led_OBUF,
    \addr_to_mem_reg[17] ,
    \addr_to_mem_reg[17]_0 ,
    \addr_to_mem_reg[17]_1 ,
    q_full_reg,
    q_full_reg_0,
    p_0_in,
    ADDRARDADDR,
    hci_io_din,
    \q_addr_reg[15]_0 ,
    \q_addr_reg[2]_0 ,
    \q_addr_reg[2]_1 ,
    \addr_to_mem_reg[16]_0 ,
    \addr_to_mem_reg[16]_1 ,
    \addr_to_mem_reg[16]_2 ,
    \addr_to_mem_reg[16]_3 ,
    Q,
    rst,
    clk,
    Rx_IBUF,
    mem_a,
    ram_bram_dout,
    mem_dout,
    d_tx_data1__7,
    cpu_ram_wr,
    SR);
  output Tx_OBUF;
  output hci_io_en;
  output \addr_to_mem_reg[16] ;
  output [1:0]WEA;
  output hci_io_wr;
  output led_OBUF;
  output [1:0]\addr_to_mem_reg[17] ;
  output [1:0]\addr_to_mem_reg[17]_0 ;
  output [0:0]\addr_to_mem_reg[17]_1 ;
  output q_full_reg;
  output q_full_reg_0;
  output [0:0]p_0_in;
  output [15:0]ADDRARDADDR;
  output [7:0]hci_io_din;
  output [15:0]\q_addr_reg[15]_0 ;
  output [2:0]\q_addr_reg[2]_0 ;
  output [2:0]\q_addr_reg[2]_1 ;
  output [1:0]\addr_to_mem_reg[16]_0 ;
  output [1:0]\addr_to_mem_reg[16]_1 ;
  output [1:0]\addr_to_mem_reg[16]_2 ;
  output [0:0]\addr_to_mem_reg[16]_3 ;
  output [7:0]Q;
  input rst;
  input clk;
  input Rx_IBUF;
  input [17:0]mem_a;
  input [7:0]ram_bram_dout;
  input [7:0]mem_dout;
  input d_tx_data1__7;
  input cpu_ram_wr;
  input [0:0]SR;

  wire [15:0]ADDRARDADDR;
  wire \FSM_sequential_q_state[3]_i_13_n_0 ;
  wire \FSM_sequential_q_state[3]_i_16_n_0 ;
  wire \FSM_sequential_q_state[3]_i_17_n_0 ;
  wire \FSM_sequential_q_state[3]_i_18_n_0 ;
  wire \FSM_sequential_q_state[3]_i_19_n_0 ;
  wire [7:0]Q;
  wire Rx_IBUF;
  wire [0:0]SR;
  wire Tx_OBUF;
  wire [1:0]WEA;
  wire \addr_to_mem_reg[16] ;
  wire [1:0]\addr_to_mem_reg[16]_0 ;
  wire [1:0]\addr_to_mem_reg[16]_1 ;
  wire [1:0]\addr_to_mem_reg[16]_2 ;
  wire [0:0]\addr_to_mem_reg[16]_3 ;
  wire [1:0]\addr_to_mem_reg[17] ;
  wire [1:0]\addr_to_mem_reg[17]_0 ;
  wire [0:0]\addr_to_mem_reg[17]_1 ;
  wire clk;
  wire cpu_ram_wr;
  wire d_addr0_carry__0_n_0;
  wire d_addr0_carry__0_n_1;
  wire d_addr0_carry__0_n_2;
  wire d_addr0_carry__0_n_3;
  wire d_addr0_carry__1_n_0;
  wire d_addr0_carry__1_n_1;
  wire d_addr0_carry__1_n_2;
  wire d_addr0_carry__1_n_3;
  wire d_addr0_carry__2_n_1;
  wire d_addr0_carry__2_n_2;
  wire d_addr0_carry__2_n_3;
  wire d_addr0_carry_n_0;
  wire d_addr0_carry_n_1;
  wire d_addr0_carry_n_2;
  wire d_addr0_carry_n_3;
  wire [7:0]d_io_dout;
  wire [7:0]d_io_in_wr_data;
  wire d_state1_carry__0_i_1_n_0;
  wire d_state1_carry__0_i_2_n_0;
  wire d_state1_carry__0_i_3_n_0;
  wire d_state1_carry__0_i_4_n_0;
  wire d_state1_carry__0_n_0;
  wire d_state1_carry__0_n_1;
  wire d_state1_carry__0_n_2;
  wire d_state1_carry__0_n_3;
  wire d_state1_carry__1_i_1_n_0;
  wire d_state1_carry__1_i_2_n_0;
  wire d_state1_carry__1_i_3_n_0;
  wire d_state1_carry__1_i_4_n_0;
  wire d_state1_carry__1_n_0;
  wire d_state1_carry__1_n_1;
  wire d_state1_carry__1_n_2;
  wire d_state1_carry__1_n_3;
  wire d_state1_carry__2_i_1_n_0;
  wire d_state1_carry__2_i_2_n_0;
  wire d_state1_carry__2_i_3_n_0;
  wire d_state1_carry__2_i_4_n_0;
  wire d_state1_carry__2_n_1;
  wire d_state1_carry__2_n_2;
  wire d_state1_carry__2_n_3;
  wire d_state1_carry_i_1_n_0;
  wire d_state1_carry_i_2_n_0;
  wire d_state1_carry_i_3_n_0;
  wire d_state1_carry_i_4_n_0;
  wire d_state1_carry_n_0;
  wire d_state1_carry_n_1;
  wire d_state1_carry_n_2;
  wire d_state1_carry_n_3;
  wire [3:0]d_state__0;
  wire d_tx_data1__7;
  wire [7:0]data2;
  wire [7:0]data3;
  wire [7:0]data4;
  wire [7:0]hci_io_din;
  wire hci_io_en;
  wire hci_io_wr;
  wire [16:0]hci_ram_a;
  wire [7:0]hci_ram_dout;
  wire [16:1]in22;
  wire [16:1]in30;
  wire io_in_empty;
  wire io_in_fifo_n_10;
  wire io_in_fifo_n_11;
  wire io_in_fifo_n_12;
  wire io_in_full;
  wire led_OBUF;
  wire [17:0]mem_a;
  wire [7:0]mem_dout;
  wire [0:0]p_0_in;
  wire [0:0]p_0_in_1;
  wire [7:1]p_0_in__0_0;
  wire \q_addr[0]_i_2_n_0 ;
  wire \q_addr[7]_i_5_n_0 ;
  wire [15:0]\q_addr_reg[15]_0 ;
  wire [2:0]\q_addr_reg[2]_0 ;
  wire [2:0]\q_addr_reg[2]_1 ;
  wire \q_cpu_cycle_cnt[0]_i_3_n_0 ;
  wire \q_cpu_cycle_cnt_reg[0]_i_2_n_0 ;
  wire \q_cpu_cycle_cnt_reg[0]_i_2_n_1 ;
  wire \q_cpu_cycle_cnt_reg[0]_i_2_n_2 ;
  wire \q_cpu_cycle_cnt_reg[0]_i_2_n_3 ;
  wire \q_cpu_cycle_cnt_reg[0]_i_2_n_4 ;
  wire \q_cpu_cycle_cnt_reg[0]_i_2_n_5 ;
  wire \q_cpu_cycle_cnt_reg[0]_i_2_n_6 ;
  wire \q_cpu_cycle_cnt_reg[0]_i_2_n_7 ;
  wire \q_cpu_cycle_cnt_reg[12]_i_1_n_0 ;
  wire \q_cpu_cycle_cnt_reg[12]_i_1_n_1 ;
  wire \q_cpu_cycle_cnt_reg[12]_i_1_n_2 ;
  wire \q_cpu_cycle_cnt_reg[12]_i_1_n_3 ;
  wire \q_cpu_cycle_cnt_reg[12]_i_1_n_4 ;
  wire \q_cpu_cycle_cnt_reg[12]_i_1_n_5 ;
  wire \q_cpu_cycle_cnt_reg[12]_i_1_n_6 ;
  wire \q_cpu_cycle_cnt_reg[12]_i_1_n_7 ;
  wire \q_cpu_cycle_cnt_reg[16]_i_1_n_0 ;
  wire \q_cpu_cycle_cnt_reg[16]_i_1_n_1 ;
  wire \q_cpu_cycle_cnt_reg[16]_i_1_n_2 ;
  wire \q_cpu_cycle_cnt_reg[16]_i_1_n_3 ;
  wire \q_cpu_cycle_cnt_reg[16]_i_1_n_4 ;
  wire \q_cpu_cycle_cnt_reg[16]_i_1_n_5 ;
  wire \q_cpu_cycle_cnt_reg[16]_i_1_n_6 ;
  wire \q_cpu_cycle_cnt_reg[16]_i_1_n_7 ;
  wire \q_cpu_cycle_cnt_reg[20]_i_1_n_0 ;
  wire \q_cpu_cycle_cnt_reg[20]_i_1_n_1 ;
  wire \q_cpu_cycle_cnt_reg[20]_i_1_n_2 ;
  wire \q_cpu_cycle_cnt_reg[20]_i_1_n_3 ;
  wire \q_cpu_cycle_cnt_reg[20]_i_1_n_4 ;
  wire \q_cpu_cycle_cnt_reg[20]_i_1_n_5 ;
  wire \q_cpu_cycle_cnt_reg[20]_i_1_n_6 ;
  wire \q_cpu_cycle_cnt_reg[20]_i_1_n_7 ;
  wire \q_cpu_cycle_cnt_reg[24]_i_1_n_0 ;
  wire \q_cpu_cycle_cnt_reg[24]_i_1_n_1 ;
  wire \q_cpu_cycle_cnt_reg[24]_i_1_n_2 ;
  wire \q_cpu_cycle_cnt_reg[24]_i_1_n_3 ;
  wire \q_cpu_cycle_cnt_reg[24]_i_1_n_4 ;
  wire \q_cpu_cycle_cnt_reg[24]_i_1_n_5 ;
  wire \q_cpu_cycle_cnt_reg[24]_i_1_n_6 ;
  wire \q_cpu_cycle_cnt_reg[24]_i_1_n_7 ;
  wire \q_cpu_cycle_cnt_reg[28]_i_1_n_1 ;
  wire \q_cpu_cycle_cnt_reg[28]_i_1_n_2 ;
  wire \q_cpu_cycle_cnt_reg[28]_i_1_n_3 ;
  wire \q_cpu_cycle_cnt_reg[28]_i_1_n_4 ;
  wire \q_cpu_cycle_cnt_reg[28]_i_1_n_5 ;
  wire \q_cpu_cycle_cnt_reg[28]_i_1_n_6 ;
  wire \q_cpu_cycle_cnt_reg[28]_i_1_n_7 ;
  wire \q_cpu_cycle_cnt_reg[4]_i_1_n_0 ;
  wire \q_cpu_cycle_cnt_reg[4]_i_1_n_1 ;
  wire \q_cpu_cycle_cnt_reg[4]_i_1_n_2 ;
  wire \q_cpu_cycle_cnt_reg[4]_i_1_n_3 ;
  wire \q_cpu_cycle_cnt_reg[4]_i_1_n_4 ;
  wire \q_cpu_cycle_cnt_reg[4]_i_1_n_5 ;
  wire \q_cpu_cycle_cnt_reg[4]_i_1_n_6 ;
  wire \q_cpu_cycle_cnt_reg[4]_i_1_n_7 ;
  wire \q_cpu_cycle_cnt_reg[8]_i_1_n_0 ;
  wire \q_cpu_cycle_cnt_reg[8]_i_1_n_1 ;
  wire \q_cpu_cycle_cnt_reg[8]_i_1_n_2 ;
  wire \q_cpu_cycle_cnt_reg[8]_i_1_n_3 ;
  wire \q_cpu_cycle_cnt_reg[8]_i_1_n_4 ;
  wire \q_cpu_cycle_cnt_reg[8]_i_1_n_5 ;
  wire \q_cpu_cycle_cnt_reg[8]_i_1_n_6 ;
  wire \q_cpu_cycle_cnt_reg[8]_i_1_n_7 ;
  wire \q_cpu_cycle_cnt_reg_n_0_[0] ;
  wire \q_cpu_cycle_cnt_reg_n_0_[1] ;
  wire \q_cpu_cycle_cnt_reg_n_0_[2] ;
  wire \q_cpu_cycle_cnt_reg_n_0_[3] ;
  wire \q_cpu_cycle_cnt_reg_n_0_[4] ;
  wire \q_cpu_cycle_cnt_reg_n_0_[5] ;
  wire \q_cpu_cycle_cnt_reg_n_0_[6] ;
  wire \q_cpu_cycle_cnt_reg_n_0_[7] ;
  wire [2:2]q_decode_cnt;
  wire \q_decode_cnt[2]_i_2_n_0 ;
  wire [1:0]q_decode_cnt__0;
  wire [1:0]q_err_code;
  wire \q_err_code[1]_i_2_n_0 ;
  wire \q_execute_cnt[0]_i_2_n_0 ;
  wire \q_execute_cnt[0]_i_3_n_0 ;
  wire \q_execute_cnt[0]_i_4_n_0 ;
  wire \q_execute_cnt[15]_i_2_n_0 ;
  wire \q_execute_cnt[16]_i_10_n_0 ;
  wire \q_execute_cnt[16]_i_12_n_0 ;
  wire \q_execute_cnt[16]_i_4_n_0 ;
  wire \q_execute_cnt[16]_i_5_n_0 ;
  wire \q_execute_cnt[16]_i_6_n_0 ;
  wire \q_execute_cnt[16]_i_7_n_0 ;
  wire \q_execute_cnt[16]_i_9_n_0 ;
  wire \q_execute_cnt[7]_i_4_n_0 ;
  wire \q_execute_cnt[7]_i_5_n_0 ;
  wire \q_execute_cnt[7]_i_6_n_0 ;
  wire \q_execute_cnt_reg_n_0_[10] ;
  wire \q_execute_cnt_reg_n_0_[11] ;
  wire \q_execute_cnt_reg_n_0_[12] ;
  wire \q_execute_cnt_reg_n_0_[13] ;
  wire \q_execute_cnt_reg_n_0_[14] ;
  wire \q_execute_cnt_reg_n_0_[15] ;
  wire \q_execute_cnt_reg_n_0_[16] ;
  wire \q_execute_cnt_reg_n_0_[8] ;
  wire \q_execute_cnt_reg_n_0_[9] ;
  wire q_full_reg;
  wire q_full_reg_0;
  wire q_io_en;
  wire [7:0]q_io_in_wr_data;
  wire \q_io_in_wr_data[7]_i_5_n_0 ;
  wire \q_io_in_wr_data[7]_i_6_n_0 ;
  wire q_io_in_wr_en;
  wire [3:0]q_state;
  wire [7:0]q_tx_data;
  wire \q_tx_data[7]_i_5_n_0 ;
  wire q_wr_en;
  wire q_wr_en_i_11_n_0;
  wire q_wr_en_i_3_n_0;
  wire q_wr_en_i_8_n_0;
  wire [7:0]ram_bram_dout;
  wire rd_en119_out;
  wire rst;
  wire rx_empty;
  wire sel;
  wire uart_blk_n_10;
  wire uart_blk_n_11;
  wire uart_blk_n_12;
  wire uart_blk_n_13;
  wire uart_blk_n_14;
  wire uart_blk_n_15;
  wire uart_blk_n_16;
  wire uart_blk_n_17;
  wire uart_blk_n_26;
  wire uart_blk_n_27;
  wire uart_blk_n_28;
  wire uart_blk_n_29;
  wire uart_blk_n_30;
  wire uart_blk_n_31;
  wire uart_blk_n_32;
  wire uart_blk_n_33;
  wire uart_blk_n_34;
  wire uart_blk_n_35;
  wire uart_blk_n_36;
  wire uart_blk_n_47;
  wire uart_blk_n_48;
  wire uart_blk_n_49;
  wire uart_blk_n_50;
  wire uart_blk_n_51;
  wire uart_blk_n_52;
  wire uart_blk_n_53;
  wire uart_blk_n_54;
  wire uart_blk_n_55;
  wire uart_blk_n_56;
  wire uart_blk_n_57;
  wire uart_blk_n_58;
  wire uart_blk_n_59;
  wire uart_blk_n_60;
  wire uart_blk_n_61;
  wire uart_blk_n_62;
  wire uart_blk_n_63;
  wire uart_blk_n_68;
  wire uart_blk_n_69;
  wire uart_blk_n_70;
  wire uart_blk_n_71;
  wire uart_blk_n_72;
  wire uart_blk_n_73;
  wire uart_blk_n_74;
  wire uart_blk_n_75;
  wire uart_blk_n_76;
  wire uart_blk_n_77;
  wire uart_blk_n_78;
  wire uart_blk_n_79;
  wire uart_blk_n_80;
  wire uart_blk_n_81;
  wire uart_blk_n_82;
  wire uart_blk_n_83;
  wire uart_blk_n_91;
  wire uart_blk_n_92;
  wire uart_blk_n_93;
  wire uart_blk_n_94;
  wire uart_blk_n_95;
  wire uart_blk_n_96;
  wire [3:3]NLW_d_addr0_carry__2_CO_UNCONNECTED;
  wire [3:3]NLW_d_state1_carry__2_CO_UNCONNECTED;
  wire [3:3]\NLW_q_cpu_cycle_cnt_reg[28]_i_1_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \FSM_sequential_q_state[3]_i_13 
       (.I0(p_0_in__0_0[2]),
        .I1(p_0_in__0_0[3]),
        .I2(p_0_in__0_0[4]),
        .I3(p_0_in__0_0[5]),
        .I4(p_0_in__0_0[7]),
        .I5(p_0_in__0_0[6]),
        .O(\FSM_sequential_q_state[3]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \FSM_sequential_q_state[3]_i_16 
       (.I0(p_0_in__0_0[2]),
        .I1(p_0_in__0_0[1]),
        .I2(p_0_in_1),
        .I3(\FSM_sequential_q_state[3]_i_17_n_0 ),
        .I4(\FSM_sequential_q_state[3]_i_18_n_0 ),
        .I5(\FSM_sequential_q_state[3]_i_19_n_0 ),
        .O(\FSM_sequential_q_state[3]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \FSM_sequential_q_state[3]_i_17 
       (.I0(p_0_in__0_0[6]),
        .I1(p_0_in__0_0[5]),
        .I2(p_0_in__0_0[4]),
        .I3(p_0_in__0_0[3]),
        .O(\FSM_sequential_q_state[3]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \FSM_sequential_q_state[3]_i_18 
       (.I0(\q_execute_cnt_reg_n_0_[10] ),
        .I1(\q_execute_cnt_reg_n_0_[9] ),
        .I2(\q_execute_cnt_reg_n_0_[8] ),
        .I3(p_0_in__0_0[7]),
        .O(\FSM_sequential_q_state[3]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \FSM_sequential_q_state[3]_i_19 
       (.I0(\q_execute_cnt_reg_n_0_[11] ),
        .I1(\q_execute_cnt_reg_n_0_[12] ),
        .I2(\q_execute_cnt_reg_n_0_[13] ),
        .I3(\q_execute_cnt_reg_n_0_[14] ),
        .I4(\q_execute_cnt_reg_n_0_[16] ),
        .I5(\q_execute_cnt_reg_n_0_[15] ),
        .O(\FSM_sequential_q_state[3]_i_19_n_0 ));
  (* FSM_ENCODED_STATES = "S_DISABLED:1101,S_CPU_REG_RD_STG1:1011,S_MEM_RD_STG_0:0110,S_QUERY_ERR_CODE:0101,S_CPU_REG_RD_STG0:1010,S_IO_IN_STG_1:0100,S_ECHO_STG_1:0010,S_IO_IN_STG_0:0011,S_ECHO_STG_0:0001,S_MEM_WR_STG_1:1001,S_MEM_WR_STG_0:1000,iSTATE:1100,S_MEM_RD_STG_1:0111,S_DECODE:0000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_q_state_reg[0] 
       (.C(clk),
        .CE(uart_blk_n_29),
        .D(d_state__0[0]),
        .Q(q_state[0]),
        .R(rst));
  (* FSM_ENCODED_STATES = "S_DISABLED:1101,S_CPU_REG_RD_STG1:1011,S_MEM_RD_STG_0:0110,S_QUERY_ERR_CODE:0101,S_CPU_REG_RD_STG0:1010,S_IO_IN_STG_1:0100,S_ECHO_STG_1:0010,S_IO_IN_STG_0:0011,S_ECHO_STG_0:0001,S_MEM_WR_STG_1:1001,S_MEM_WR_STG_0:1000,iSTATE:1100,S_MEM_RD_STG_1:0111,S_DECODE:0000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_q_state_reg[1] 
       (.C(clk),
        .CE(uart_blk_n_29),
        .D(d_state__0[1]),
        .Q(q_state[1]),
        .R(rst));
  (* FSM_ENCODED_STATES = "S_DISABLED:1101,S_CPU_REG_RD_STG1:1011,S_MEM_RD_STG_0:0110,S_QUERY_ERR_CODE:0101,S_CPU_REG_RD_STG0:1010,S_IO_IN_STG_1:0100,S_ECHO_STG_1:0010,S_IO_IN_STG_0:0011,S_ECHO_STG_0:0001,S_MEM_WR_STG_1:1001,S_MEM_WR_STG_0:1000,iSTATE:1100,S_MEM_RD_STG_1:0111,S_DECODE:0000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_q_state_reg[2] 
       (.C(clk),
        .CE(uart_blk_n_29),
        .D(d_state__0[2]),
        .Q(q_state[2]),
        .R(rst));
  (* FSM_ENCODED_STATES = "S_DISABLED:1101,S_CPU_REG_RD_STG1:1011,S_MEM_RD_STG_0:0110,S_QUERY_ERR_CODE:0101,S_CPU_REG_RD_STG0:1010,S_IO_IN_STG_1:0100,S_ECHO_STG_1:0010,S_IO_IN_STG_0:0011,S_ECHO_STG_0:0001,S_MEM_WR_STG_1:1001,S_MEM_WR_STG_0:1000,iSTATE:1100,S_MEM_RD_STG_1:0111,S_DECODE:0000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_q_state_reg[3] 
       (.C(clk),
        .CE(uart_blk_n_29),
        .D(d_state__0[3]),
        .Q(q_state[3]),
        .R(rst));
  CARRY4 d_addr0_carry
       (.CI(1'b0),
        .CO({d_addr0_carry_n_0,d_addr0_carry_n_1,d_addr0_carry_n_2,d_addr0_carry_n_3}),
        .CYINIT(hci_ram_a[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in22[4:1]),
        .S(hci_ram_a[4:1]));
  CARRY4 d_addr0_carry__0
       (.CI(d_addr0_carry_n_0),
        .CO({d_addr0_carry__0_n_0,d_addr0_carry__0_n_1,d_addr0_carry__0_n_2,d_addr0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in22[8:5]),
        .S(hci_ram_a[8:5]));
  CARRY4 d_addr0_carry__1
       (.CI(d_addr0_carry__0_n_0),
        .CO({d_addr0_carry__1_n_0,d_addr0_carry__1_n_1,d_addr0_carry__1_n_2,d_addr0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in22[12:9]),
        .S(hci_ram_a[12:9]));
  CARRY4 d_addr0_carry__2
       (.CI(d_addr0_carry__1_n_0),
        .CO({NLW_d_addr0_carry__2_CO_UNCONNECTED[3],d_addr0_carry__2_n_1,d_addr0_carry__2_n_2,d_addr0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in22[16:13]),
        .S(hci_ram_a[16:13]));
  CARRY4 d_state1_carry
       (.CI(1'b0),
        .CO({d_state1_carry_n_0,d_state1_carry_n_1,d_state1_carry_n_2,d_state1_carry_n_3}),
        .CYINIT(p_0_in_1),
        .DI(p_0_in__0_0[4:1]),
        .O(in30[4:1]),
        .S({d_state1_carry_i_1_n_0,d_state1_carry_i_2_n_0,d_state1_carry_i_3_n_0,d_state1_carry_i_4_n_0}));
  CARRY4 d_state1_carry__0
       (.CI(d_state1_carry_n_0),
        .CO({d_state1_carry__0_n_0,d_state1_carry__0_n_1,d_state1_carry__0_n_2,d_state1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({\q_execute_cnt_reg_n_0_[8] ,p_0_in__0_0[7:5]}),
        .O(in30[8:5]),
        .S({d_state1_carry__0_i_1_n_0,d_state1_carry__0_i_2_n_0,d_state1_carry__0_i_3_n_0,d_state1_carry__0_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    d_state1_carry__0_i_1
       (.I0(\q_execute_cnt_reg_n_0_[8] ),
        .O(d_state1_carry__0_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    d_state1_carry__0_i_2
       (.I0(p_0_in__0_0[7]),
        .O(d_state1_carry__0_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    d_state1_carry__0_i_3
       (.I0(p_0_in__0_0[6]),
        .O(d_state1_carry__0_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    d_state1_carry__0_i_4
       (.I0(p_0_in__0_0[5]),
        .O(d_state1_carry__0_i_4_n_0));
  CARRY4 d_state1_carry__1
       (.CI(d_state1_carry__0_n_0),
        .CO({d_state1_carry__1_n_0,d_state1_carry__1_n_1,d_state1_carry__1_n_2,d_state1_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({\q_execute_cnt_reg_n_0_[12] ,\q_execute_cnt_reg_n_0_[11] ,\q_execute_cnt_reg_n_0_[10] ,\q_execute_cnt_reg_n_0_[9] }),
        .O(in30[12:9]),
        .S({d_state1_carry__1_i_1_n_0,d_state1_carry__1_i_2_n_0,d_state1_carry__1_i_3_n_0,d_state1_carry__1_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    d_state1_carry__1_i_1
       (.I0(\q_execute_cnt_reg_n_0_[12] ),
        .O(d_state1_carry__1_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    d_state1_carry__1_i_2
       (.I0(\q_execute_cnt_reg_n_0_[11] ),
        .O(d_state1_carry__1_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    d_state1_carry__1_i_3
       (.I0(\q_execute_cnt_reg_n_0_[10] ),
        .O(d_state1_carry__1_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    d_state1_carry__1_i_4
       (.I0(\q_execute_cnt_reg_n_0_[9] ),
        .O(d_state1_carry__1_i_4_n_0));
  CARRY4 d_state1_carry__2
       (.CI(d_state1_carry__1_n_0),
        .CO({NLW_d_state1_carry__2_CO_UNCONNECTED[3],d_state1_carry__2_n_1,d_state1_carry__2_n_2,d_state1_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,\q_execute_cnt_reg_n_0_[15] ,\q_execute_cnt_reg_n_0_[14] ,\q_execute_cnt_reg_n_0_[13] }),
        .O(in30[16:13]),
        .S({d_state1_carry__2_i_1_n_0,d_state1_carry__2_i_2_n_0,d_state1_carry__2_i_3_n_0,d_state1_carry__2_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    d_state1_carry__2_i_1
       (.I0(\q_execute_cnt_reg_n_0_[16] ),
        .O(d_state1_carry__2_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    d_state1_carry__2_i_2
       (.I0(\q_execute_cnt_reg_n_0_[15] ),
        .O(d_state1_carry__2_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    d_state1_carry__2_i_3
       (.I0(\q_execute_cnt_reg_n_0_[14] ),
        .O(d_state1_carry__2_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    d_state1_carry__2_i_4
       (.I0(\q_execute_cnt_reg_n_0_[13] ),
        .O(d_state1_carry__2_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    d_state1_carry_i_1
       (.I0(p_0_in__0_0[4]),
        .O(d_state1_carry_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    d_state1_carry_i_2
       (.I0(p_0_in__0_0[3]),
        .O(d_state1_carry_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    d_state1_carry_i_3
       (.I0(p_0_in__0_0[2]),
        .O(d_state1_carry_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    d_state1_carry_i_4
       (.I0(p_0_in__0_0[1]),
        .O(d_state1_carry_i_4_n_0));
  fifo io_in_fifo
       (.D(d_io_dout),
        .Q(hci_ram_a[2:0]),
        .S({\q_cpu_cycle_cnt_reg_n_0_[3] ,\q_cpu_cycle_cnt_reg_n_0_[2] ,\q_cpu_cycle_cnt_reg_n_0_[1] }),
        .clk(clk),
        .data2(data2),
        .data3(data3),
        .data4(data4),
        .io_in_empty(io_in_empty),
        .io_in_full(io_in_full),
        .mem_a({mem_a[17:16],mem_a[2:0]}),
        .\q_addr_reg[0] (io_in_fifo_n_10),
        .\q_addr_reg[1] (io_in_fifo_n_12),
        .\q_addr_reg[2] (io_in_fifo_n_11),
        .\q_data_reg[7] (d_io_in_wr_data),
        .q_full_reg_0(uart_blk_n_36),
        .\q_io_dout[7]_i_10_0 (q_io_in_wr_data),
        .\q_io_dout_reg[0] (\q_cpu_cycle_cnt_reg_n_0_[0] ),
        .\q_io_dout_reg[0]_0 (q_state),
        .\q_io_dout_reg[7] ({\q_cpu_cycle_cnt_reg_n_0_[7] ,\q_cpu_cycle_cnt_reg_n_0_[6] ,\q_cpu_cycle_cnt_reg_n_0_[5] ,\q_cpu_cycle_cnt_reg_n_0_[4] }),
        .q_io_en(q_io_en),
        .\q_io_in_wr_data_reg[7] (uart_blk_n_30),
        .\q_io_in_wr_data_reg[7]_0 (\q_io_in_wr_data[7]_i_5_n_0 ),
        .\q_io_in_wr_data_reg[7]_1 (\q_io_in_wr_data[7]_i_6_n_0 ),
        .q_io_in_wr_en(q_io_in_wr_en),
        .\q_rd_ptr_reg[9]_0 (hci_io_wr),
        .\q_rd_ptr_reg[9]_1 (led_OBUF),
        .rd_data(hci_ram_dout),
        .rd_en119_out(rd_en119_out),
        .rst(rst),
        .rx_empty(rx_empty));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT4 #(
    .INIT(16'hFF7F)) 
    led_OBUF_inst_i_1
       (.I0(q_state[3]),
        .I1(q_state[0]),
        .I2(q_state[2]),
        .I3(q_state[1]),
        .O(led_OBUF));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT5 #(
    .INIT(32'h00000045)) 
    \q_addr[0]_i_2 
       (.I0(q_state[0]),
        .I1(q_state[2]),
        .I2(q_state[1]),
        .I3(q_decode_cnt),
        .I4(q_decode_cnt__0[1]),
        .O(\q_addr[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT5 #(
    .INIT(32'h45454500)) 
    \q_addr[7]_i_5 
       (.I0(q_state[0]),
        .I1(q_state[2]),
        .I2(q_state[1]),
        .I3(q_decode_cnt),
        .I4(q_decode_cnt__0[1]),
        .O(\q_addr[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_addr_reg[0] 
       (.C(clk),
        .CE(uart_blk_n_32),
        .D(uart_blk_n_68),
        .Q(hci_ram_a[0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \q_addr_reg[10] 
       (.C(clk),
        .CE(uart_blk_n_31),
        .D(uart_blk_n_78),
        .Q(hci_ram_a[10]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \q_addr_reg[11] 
       (.C(clk),
        .CE(uart_blk_n_31),
        .D(uart_blk_n_79),
        .Q(hci_ram_a[11]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \q_addr_reg[12] 
       (.C(clk),
        .CE(uart_blk_n_31),
        .D(uart_blk_n_80),
        .Q(hci_ram_a[12]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \q_addr_reg[13] 
       (.C(clk),
        .CE(uart_blk_n_31),
        .D(uart_blk_n_81),
        .Q(hci_ram_a[13]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \q_addr_reg[14] 
       (.C(clk),
        .CE(uart_blk_n_31),
        .D(uart_blk_n_82),
        .Q(hci_ram_a[14]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \q_addr_reg[15] 
       (.C(clk),
        .CE(uart_blk_n_31),
        .D(uart_blk_n_83),
        .Q(hci_ram_a[15]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \q_addr_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(uart_blk_n_96),
        .Q(hci_ram_a[16]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \q_addr_reg[1] 
       (.C(clk),
        .CE(uart_blk_n_32),
        .D(uart_blk_n_69),
        .Q(hci_ram_a[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \q_addr_reg[2] 
       (.C(clk),
        .CE(uart_blk_n_32),
        .D(uart_blk_n_70),
        .Q(hci_ram_a[2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \q_addr_reg[3] 
       (.C(clk),
        .CE(uart_blk_n_32),
        .D(uart_blk_n_71),
        .Q(hci_ram_a[3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \q_addr_reg[4] 
       (.C(clk),
        .CE(uart_blk_n_32),
        .D(uart_blk_n_72),
        .Q(hci_ram_a[4]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \q_addr_reg[5] 
       (.C(clk),
        .CE(uart_blk_n_32),
        .D(uart_blk_n_73),
        .Q(hci_ram_a[5]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \q_addr_reg[6] 
       (.C(clk),
        .CE(uart_blk_n_32),
        .D(uart_blk_n_74),
        .Q(hci_ram_a[6]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \q_addr_reg[7] 
       (.C(clk),
        .CE(uart_blk_n_32),
        .D(uart_blk_n_75),
        .Q(hci_ram_a[7]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \q_addr_reg[8] 
       (.C(clk),
        .CE(uart_blk_n_31),
        .D(uart_blk_n_76),
        .Q(hci_ram_a[8]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \q_addr_reg[9] 
       (.C(clk),
        .CE(uart_blk_n_31),
        .D(uart_blk_n_77),
        .Q(hci_ram_a[9]),
        .R(rst));
  LUT4 #(
    .INIT(16'h4000)) 
    \q_cpu_cycle_cnt[0]_i_1 
       (.I0(q_state[1]),
        .I1(q_state[2]),
        .I2(q_state[0]),
        .I3(q_state[3]),
        .O(sel));
  LUT1 #(
    .INIT(2'h1)) 
    \q_cpu_cycle_cnt[0]_i_3 
       (.I0(\q_cpu_cycle_cnt_reg_n_0_[0] ),
        .O(\q_cpu_cycle_cnt[0]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_cpu_cycle_cnt_reg[0] 
       (.C(clk),
        .CE(sel),
        .D(\q_cpu_cycle_cnt_reg[0]_i_2_n_7 ),
        .Q(\q_cpu_cycle_cnt_reg_n_0_[0] ),
        .R(rst));
  CARRY4 \q_cpu_cycle_cnt_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\q_cpu_cycle_cnt_reg[0]_i_2_n_0 ,\q_cpu_cycle_cnt_reg[0]_i_2_n_1 ,\q_cpu_cycle_cnt_reg[0]_i_2_n_2 ,\q_cpu_cycle_cnt_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\q_cpu_cycle_cnt_reg[0]_i_2_n_4 ,\q_cpu_cycle_cnt_reg[0]_i_2_n_5 ,\q_cpu_cycle_cnt_reg[0]_i_2_n_6 ,\q_cpu_cycle_cnt_reg[0]_i_2_n_7 }),
        .S({\q_cpu_cycle_cnt_reg_n_0_[3] ,\q_cpu_cycle_cnt_reg_n_0_[2] ,\q_cpu_cycle_cnt_reg_n_0_[1] ,\q_cpu_cycle_cnt[0]_i_3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \q_cpu_cycle_cnt_reg[10] 
       (.C(clk),
        .CE(sel),
        .D(\q_cpu_cycle_cnt_reg[8]_i_1_n_5 ),
        .Q(data2[2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \q_cpu_cycle_cnt_reg[11] 
       (.C(clk),
        .CE(sel),
        .D(\q_cpu_cycle_cnt_reg[8]_i_1_n_4 ),
        .Q(data2[3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \q_cpu_cycle_cnt_reg[12] 
       (.C(clk),
        .CE(sel),
        .D(\q_cpu_cycle_cnt_reg[12]_i_1_n_7 ),
        .Q(data2[4]),
        .R(rst));
  CARRY4 \q_cpu_cycle_cnt_reg[12]_i_1 
       (.CI(\q_cpu_cycle_cnt_reg[8]_i_1_n_0 ),
        .CO({\q_cpu_cycle_cnt_reg[12]_i_1_n_0 ,\q_cpu_cycle_cnt_reg[12]_i_1_n_1 ,\q_cpu_cycle_cnt_reg[12]_i_1_n_2 ,\q_cpu_cycle_cnt_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\q_cpu_cycle_cnt_reg[12]_i_1_n_4 ,\q_cpu_cycle_cnt_reg[12]_i_1_n_5 ,\q_cpu_cycle_cnt_reg[12]_i_1_n_6 ,\q_cpu_cycle_cnt_reg[12]_i_1_n_7 }),
        .S(data2[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \q_cpu_cycle_cnt_reg[13] 
       (.C(clk),
        .CE(sel),
        .D(\q_cpu_cycle_cnt_reg[12]_i_1_n_6 ),
        .Q(data2[5]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \q_cpu_cycle_cnt_reg[14] 
       (.C(clk),
        .CE(sel),
        .D(\q_cpu_cycle_cnt_reg[12]_i_1_n_5 ),
        .Q(data2[6]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \q_cpu_cycle_cnt_reg[15] 
       (.C(clk),
        .CE(sel),
        .D(\q_cpu_cycle_cnt_reg[12]_i_1_n_4 ),
        .Q(data2[7]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \q_cpu_cycle_cnt_reg[16] 
       (.C(clk),
        .CE(sel),
        .D(\q_cpu_cycle_cnt_reg[16]_i_1_n_7 ),
        .Q(data3[0]),
        .R(rst));
  CARRY4 \q_cpu_cycle_cnt_reg[16]_i_1 
       (.CI(\q_cpu_cycle_cnt_reg[12]_i_1_n_0 ),
        .CO({\q_cpu_cycle_cnt_reg[16]_i_1_n_0 ,\q_cpu_cycle_cnt_reg[16]_i_1_n_1 ,\q_cpu_cycle_cnt_reg[16]_i_1_n_2 ,\q_cpu_cycle_cnt_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\q_cpu_cycle_cnt_reg[16]_i_1_n_4 ,\q_cpu_cycle_cnt_reg[16]_i_1_n_5 ,\q_cpu_cycle_cnt_reg[16]_i_1_n_6 ,\q_cpu_cycle_cnt_reg[16]_i_1_n_7 }),
        .S(data3[3:0]));
  FDRE #(
    .INIT(1'b0)) 
    \q_cpu_cycle_cnt_reg[17] 
       (.C(clk),
        .CE(sel),
        .D(\q_cpu_cycle_cnt_reg[16]_i_1_n_6 ),
        .Q(data3[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \q_cpu_cycle_cnt_reg[18] 
       (.C(clk),
        .CE(sel),
        .D(\q_cpu_cycle_cnt_reg[16]_i_1_n_5 ),
        .Q(data3[2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \q_cpu_cycle_cnt_reg[19] 
       (.C(clk),
        .CE(sel),
        .D(\q_cpu_cycle_cnt_reg[16]_i_1_n_4 ),
        .Q(data3[3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \q_cpu_cycle_cnt_reg[1] 
       (.C(clk),
        .CE(sel),
        .D(\q_cpu_cycle_cnt_reg[0]_i_2_n_6 ),
        .Q(\q_cpu_cycle_cnt_reg_n_0_[1] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \q_cpu_cycle_cnt_reg[20] 
       (.C(clk),
        .CE(sel),
        .D(\q_cpu_cycle_cnt_reg[20]_i_1_n_7 ),
        .Q(data3[4]),
        .R(rst));
  CARRY4 \q_cpu_cycle_cnt_reg[20]_i_1 
       (.CI(\q_cpu_cycle_cnt_reg[16]_i_1_n_0 ),
        .CO({\q_cpu_cycle_cnt_reg[20]_i_1_n_0 ,\q_cpu_cycle_cnt_reg[20]_i_1_n_1 ,\q_cpu_cycle_cnt_reg[20]_i_1_n_2 ,\q_cpu_cycle_cnt_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\q_cpu_cycle_cnt_reg[20]_i_1_n_4 ,\q_cpu_cycle_cnt_reg[20]_i_1_n_5 ,\q_cpu_cycle_cnt_reg[20]_i_1_n_6 ,\q_cpu_cycle_cnt_reg[20]_i_1_n_7 }),
        .S(data3[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \q_cpu_cycle_cnt_reg[21] 
       (.C(clk),
        .CE(sel),
        .D(\q_cpu_cycle_cnt_reg[20]_i_1_n_6 ),
        .Q(data3[5]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \q_cpu_cycle_cnt_reg[22] 
       (.C(clk),
        .CE(sel),
        .D(\q_cpu_cycle_cnt_reg[20]_i_1_n_5 ),
        .Q(data3[6]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \q_cpu_cycle_cnt_reg[23] 
       (.C(clk),
        .CE(sel),
        .D(\q_cpu_cycle_cnt_reg[20]_i_1_n_4 ),
        .Q(data3[7]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \q_cpu_cycle_cnt_reg[24] 
       (.C(clk),
        .CE(sel),
        .D(\q_cpu_cycle_cnt_reg[24]_i_1_n_7 ),
        .Q(data4[0]),
        .R(rst));
  CARRY4 \q_cpu_cycle_cnt_reg[24]_i_1 
       (.CI(\q_cpu_cycle_cnt_reg[20]_i_1_n_0 ),
        .CO({\q_cpu_cycle_cnt_reg[24]_i_1_n_0 ,\q_cpu_cycle_cnt_reg[24]_i_1_n_1 ,\q_cpu_cycle_cnt_reg[24]_i_1_n_2 ,\q_cpu_cycle_cnt_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\q_cpu_cycle_cnt_reg[24]_i_1_n_4 ,\q_cpu_cycle_cnt_reg[24]_i_1_n_5 ,\q_cpu_cycle_cnt_reg[24]_i_1_n_6 ,\q_cpu_cycle_cnt_reg[24]_i_1_n_7 }),
        .S(data4[3:0]));
  FDRE #(
    .INIT(1'b0)) 
    \q_cpu_cycle_cnt_reg[25] 
       (.C(clk),
        .CE(sel),
        .D(\q_cpu_cycle_cnt_reg[24]_i_1_n_6 ),
        .Q(data4[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \q_cpu_cycle_cnt_reg[26] 
       (.C(clk),
        .CE(sel),
        .D(\q_cpu_cycle_cnt_reg[24]_i_1_n_5 ),
        .Q(data4[2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \q_cpu_cycle_cnt_reg[27] 
       (.C(clk),
        .CE(sel),
        .D(\q_cpu_cycle_cnt_reg[24]_i_1_n_4 ),
        .Q(data4[3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \q_cpu_cycle_cnt_reg[28] 
       (.C(clk),
        .CE(sel),
        .D(\q_cpu_cycle_cnt_reg[28]_i_1_n_7 ),
        .Q(data4[4]),
        .R(rst));
  CARRY4 \q_cpu_cycle_cnt_reg[28]_i_1 
       (.CI(\q_cpu_cycle_cnt_reg[24]_i_1_n_0 ),
        .CO({\NLW_q_cpu_cycle_cnt_reg[28]_i_1_CO_UNCONNECTED [3],\q_cpu_cycle_cnt_reg[28]_i_1_n_1 ,\q_cpu_cycle_cnt_reg[28]_i_1_n_2 ,\q_cpu_cycle_cnt_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\q_cpu_cycle_cnt_reg[28]_i_1_n_4 ,\q_cpu_cycle_cnt_reg[28]_i_1_n_5 ,\q_cpu_cycle_cnt_reg[28]_i_1_n_6 ,\q_cpu_cycle_cnt_reg[28]_i_1_n_7 }),
        .S(data4[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \q_cpu_cycle_cnt_reg[29] 
       (.C(clk),
        .CE(sel),
        .D(\q_cpu_cycle_cnt_reg[28]_i_1_n_6 ),
        .Q(data4[5]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \q_cpu_cycle_cnt_reg[2] 
       (.C(clk),
        .CE(sel),
        .D(\q_cpu_cycle_cnt_reg[0]_i_2_n_5 ),
        .Q(\q_cpu_cycle_cnt_reg_n_0_[2] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \q_cpu_cycle_cnt_reg[30] 
       (.C(clk),
        .CE(sel),
        .D(\q_cpu_cycle_cnt_reg[28]_i_1_n_5 ),
        .Q(data4[6]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \q_cpu_cycle_cnt_reg[31] 
       (.C(clk),
        .CE(sel),
        .D(\q_cpu_cycle_cnt_reg[28]_i_1_n_4 ),
        .Q(data4[7]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \q_cpu_cycle_cnt_reg[3] 
       (.C(clk),
        .CE(sel),
        .D(\q_cpu_cycle_cnt_reg[0]_i_2_n_4 ),
        .Q(\q_cpu_cycle_cnt_reg_n_0_[3] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \q_cpu_cycle_cnt_reg[4] 
       (.C(clk),
        .CE(sel),
        .D(\q_cpu_cycle_cnt_reg[4]_i_1_n_7 ),
        .Q(\q_cpu_cycle_cnt_reg_n_0_[4] ),
        .R(rst));
  CARRY4 \q_cpu_cycle_cnt_reg[4]_i_1 
       (.CI(\q_cpu_cycle_cnt_reg[0]_i_2_n_0 ),
        .CO({\q_cpu_cycle_cnt_reg[4]_i_1_n_0 ,\q_cpu_cycle_cnt_reg[4]_i_1_n_1 ,\q_cpu_cycle_cnt_reg[4]_i_1_n_2 ,\q_cpu_cycle_cnt_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\q_cpu_cycle_cnt_reg[4]_i_1_n_4 ,\q_cpu_cycle_cnt_reg[4]_i_1_n_5 ,\q_cpu_cycle_cnt_reg[4]_i_1_n_6 ,\q_cpu_cycle_cnt_reg[4]_i_1_n_7 }),
        .S({\q_cpu_cycle_cnt_reg_n_0_[7] ,\q_cpu_cycle_cnt_reg_n_0_[6] ,\q_cpu_cycle_cnt_reg_n_0_[5] ,\q_cpu_cycle_cnt_reg_n_0_[4] }));
  FDRE #(
    .INIT(1'b0)) 
    \q_cpu_cycle_cnt_reg[5] 
       (.C(clk),
        .CE(sel),
        .D(\q_cpu_cycle_cnt_reg[4]_i_1_n_6 ),
        .Q(\q_cpu_cycle_cnt_reg_n_0_[5] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \q_cpu_cycle_cnt_reg[6] 
       (.C(clk),
        .CE(sel),
        .D(\q_cpu_cycle_cnt_reg[4]_i_1_n_5 ),
        .Q(\q_cpu_cycle_cnt_reg_n_0_[6] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \q_cpu_cycle_cnt_reg[7] 
       (.C(clk),
        .CE(sel),
        .D(\q_cpu_cycle_cnt_reg[4]_i_1_n_4 ),
        .Q(\q_cpu_cycle_cnt_reg_n_0_[7] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \q_cpu_cycle_cnt_reg[8] 
       (.C(clk),
        .CE(sel),
        .D(\q_cpu_cycle_cnt_reg[8]_i_1_n_7 ),
        .Q(data2[0]),
        .R(rst));
  CARRY4 \q_cpu_cycle_cnt_reg[8]_i_1 
       (.CI(\q_cpu_cycle_cnt_reg[4]_i_1_n_0 ),
        .CO({\q_cpu_cycle_cnt_reg[8]_i_1_n_0 ,\q_cpu_cycle_cnt_reg[8]_i_1_n_1 ,\q_cpu_cycle_cnt_reg[8]_i_1_n_2 ,\q_cpu_cycle_cnt_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\q_cpu_cycle_cnt_reg[8]_i_1_n_4 ,\q_cpu_cycle_cnt_reg[8]_i_1_n_5 ,\q_cpu_cycle_cnt_reg[8]_i_1_n_6 ,\q_cpu_cycle_cnt_reg[8]_i_1_n_7 }),
        .S(data2[3:0]));
  FDRE #(
    .INIT(1'b0)) 
    \q_cpu_cycle_cnt_reg[9] 
       (.C(clk),
        .CE(sel),
        .D(\q_cpu_cycle_cnt_reg[8]_i_1_n_6 ),
        .Q(data2[1]),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \q_decode_cnt[2]_i_2 
       (.I0(q_state[1]),
        .I1(q_state[3]),
        .I2(q_state[0]),
        .O(\q_decode_cnt[2]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_decode_cnt_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(uart_blk_n_93),
        .Q(q_decode_cnt__0[0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \q_decode_cnt_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(uart_blk_n_92),
        .Q(q_decode_cnt__0[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \q_decode_cnt_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(uart_blk_n_91),
        .Q(q_decode_cnt),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \q_err_code[1]_i_2 
       (.I0(q_state[1]),
        .I1(q_state[0]),
        .I2(q_state[3]),
        .I3(q_state[2]),
        .O(\q_err_code[1]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_err_code_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(uart_blk_n_94),
        .Q(q_err_code[0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \q_err_code_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(uart_blk_n_95),
        .Q(q_err_code[1]),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \q_execute_cnt[0]_i_2 
       (.I0(q_state[3]),
        .I1(q_state[2]),
        .I2(q_state[1]),
        .I3(q_state[0]),
        .O(\q_execute_cnt[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \q_execute_cnt[0]_i_3 
       (.I0(q_decode_cnt__0[0]),
        .I1(q_decode_cnt__0[1]),
        .I2(q_decode_cnt),
        .O(\q_execute_cnt[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT4 #(
    .INIT(16'h101D)) 
    \q_execute_cnt[0]_i_4 
       (.I0(q_state[2]),
        .I1(q_state[3]),
        .I2(q_state[0]),
        .I3(q_state[1]),
        .O(\q_execute_cnt[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h000500000005CC0C)) 
    \q_execute_cnt[15]_i_2 
       (.I0(\q_execute_cnt[0]_i_3_n_0 ),
        .I1(\q_execute_cnt[7]_i_4_n_0 ),
        .I2(q_state[1]),
        .I3(q_state[0]),
        .I4(q_state[3]),
        .I5(q_state[2]),
        .O(\q_execute_cnt[15]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT4 #(
    .INIT(16'hE1E4)) 
    \q_execute_cnt[16]_i_10 
       (.I0(q_state[3]),
        .I1(q_state[2]),
        .I2(q_state[0]),
        .I3(q_state[1]),
        .O(\q_execute_cnt[16]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \q_execute_cnt[16]_i_12 
       (.I0(q_state[0]),
        .I1(q_state[1]),
        .O(\q_execute_cnt[16]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT4 #(
    .INIT(16'hF6A1)) 
    \q_execute_cnt[16]_i_4 
       (.I0(q_state[1]),
        .I1(q_state[0]),
        .I2(q_state[3]),
        .I3(q_state[2]),
        .O(\q_execute_cnt[16]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT4 #(
    .INIT(16'h0BA0)) 
    \q_execute_cnt[16]_i_5 
       (.I0(q_state[1]),
        .I1(q_state[0]),
        .I2(q_state[2]),
        .I3(q_state[3]),
        .O(\q_execute_cnt[16]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \q_execute_cnt[16]_i_6 
       (.I0(q_decode_cnt),
        .I1(q_decode_cnt__0[0]),
        .I2(q_decode_cnt__0[1]),
        .O(\q_execute_cnt[16]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT4 #(
    .INIT(16'hD1FD)) 
    \q_execute_cnt[16]_i_7 
       (.I0(q_state[0]),
        .I1(q_state[3]),
        .I2(q_state[2]),
        .I3(q_state[1]),
        .O(\q_execute_cnt[16]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0400040404040404)) 
    \q_execute_cnt[16]_i_9 
       (.I0(\q_execute_cnt[16]_i_12_n_0 ),
        .I1(q_state[2]),
        .I2(q_state[3]),
        .I3(q_decode_cnt),
        .I4(q_decode_cnt__0[1]),
        .I5(q_decode_cnt__0[0]),
        .O(\q_execute_cnt[16]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \q_execute_cnt[7]_i_4 
       (.I0(q_decode_cnt),
        .I1(q_decode_cnt__0[1]),
        .I2(q_decode_cnt__0[0]),
        .O(\q_execute_cnt[7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT4 #(
    .INIT(16'hEEAD)) 
    \q_execute_cnt[7]_i_5 
       (.I0(q_state[2]),
        .I1(q_state[3]),
        .I2(q_state[0]),
        .I3(q_state[1]),
        .O(\q_execute_cnt[7]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT5 #(
    .INIT(32'h030803F3)) 
    \q_execute_cnt[7]_i_6 
       (.I0(\q_execute_cnt[0]_i_3_n_0 ),
        .I1(q_state[1]),
        .I2(q_state[0]),
        .I3(q_state[3]),
        .I4(q_state[2]),
        .O(\q_execute_cnt[7]_i_6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_execute_cnt_reg[0] 
       (.C(clk),
        .CE(uart_blk_n_27),
        .D(uart_blk_n_63),
        .Q(p_0_in_1),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \q_execute_cnt_reg[10] 
       (.C(clk),
        .CE(uart_blk_n_26),
        .D(uart_blk_n_53),
        .Q(\q_execute_cnt_reg_n_0_[10] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \q_execute_cnt_reg[11] 
       (.C(clk),
        .CE(uart_blk_n_26),
        .D(uart_blk_n_52),
        .Q(\q_execute_cnt_reg_n_0_[11] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \q_execute_cnt_reg[12] 
       (.C(clk),
        .CE(uart_blk_n_26),
        .D(uart_blk_n_51),
        .Q(\q_execute_cnt_reg_n_0_[12] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \q_execute_cnt_reg[13] 
       (.C(clk),
        .CE(uart_blk_n_26),
        .D(uart_blk_n_50),
        .Q(\q_execute_cnt_reg_n_0_[13] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \q_execute_cnt_reg[14] 
       (.C(clk),
        .CE(uart_blk_n_26),
        .D(uart_blk_n_49),
        .Q(\q_execute_cnt_reg_n_0_[14] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \q_execute_cnt_reg[15] 
       (.C(clk),
        .CE(uart_blk_n_26),
        .D(uart_blk_n_48),
        .Q(\q_execute_cnt_reg_n_0_[15] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \q_execute_cnt_reg[16] 
       (.C(clk),
        .CE(uart_blk_n_26),
        .D(uart_blk_n_47),
        .Q(\q_execute_cnt_reg_n_0_[16] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \q_execute_cnt_reg[1] 
       (.C(clk),
        .CE(uart_blk_n_27),
        .D(uart_blk_n_62),
        .Q(p_0_in__0_0[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \q_execute_cnt_reg[2] 
       (.C(clk),
        .CE(uart_blk_n_27),
        .D(uart_blk_n_61),
        .Q(p_0_in__0_0[2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \q_execute_cnt_reg[3] 
       (.C(clk),
        .CE(uart_blk_n_27),
        .D(uart_blk_n_60),
        .Q(p_0_in__0_0[3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \q_execute_cnt_reg[4] 
       (.C(clk),
        .CE(uart_blk_n_27),
        .D(uart_blk_n_59),
        .Q(p_0_in__0_0[4]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \q_execute_cnt_reg[5] 
       (.C(clk),
        .CE(uart_blk_n_27),
        .D(uart_blk_n_58),
        .Q(p_0_in__0_0[5]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \q_execute_cnt_reg[6] 
       (.C(clk),
        .CE(uart_blk_n_27),
        .D(uart_blk_n_57),
        .Q(p_0_in__0_0[6]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \q_execute_cnt_reg[7] 
       (.C(clk),
        .CE(uart_blk_n_27),
        .D(uart_blk_n_56),
        .Q(p_0_in__0_0[7]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \q_execute_cnt_reg[8] 
       (.C(clk),
        .CE(uart_blk_n_26),
        .D(uart_blk_n_55),
        .Q(\q_execute_cnt_reg_n_0_[8] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \q_execute_cnt_reg[9] 
       (.C(clk),
        .CE(uart_blk_n_26),
        .D(uart_blk_n_54),
        .Q(\q_execute_cnt_reg_n_0_[9] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \q_io_dout_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(d_io_dout[0]),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_io_dout_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(d_io_dout[1]),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_io_dout_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(d_io_dout[2]),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_io_dout_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(d_io_dout[3]),
        .Q(Q[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_io_dout_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(d_io_dout[4]),
        .Q(Q[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_io_dout_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(d_io_dout[5]),
        .Q(Q[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_io_dout_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(d_io_dout[6]),
        .Q(Q[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_io_dout_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(d_io_dout[7]),
        .Q(Q[7]),
        .R(SR));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    q_io_en_i_1
       (.I0(mem_a[17]),
        .I1(mem_a[16]),
        .I2(q_state[1]),
        .I3(q_state[2]),
        .I4(q_state[0]),
        .I5(q_state[3]),
        .O(hci_io_en));
  FDRE #(
    .INIT(1'b0)) 
    q_io_en_reg
       (.C(clk),
        .CE(1'b1),
        .D(hci_io_en),
        .Q(q_io_en),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \q_io_in_wr_data[7]_i_5 
       (.I0(q_state[2]),
        .I1(q_state[3]),
        .O(\q_io_in_wr_data[7]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \q_io_in_wr_data[7]_i_6 
       (.I0(q_state[0]),
        .I1(q_state[1]),
        .O(\q_io_in_wr_data[7]_i_6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_io_in_wr_data_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(d_io_in_wr_data[0]),
        .Q(q_io_in_wr_data[0]),
        .R(uart_blk_n_33));
  FDRE #(
    .INIT(1'b0)) 
    \q_io_in_wr_data_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(d_io_in_wr_data[1]),
        .Q(q_io_in_wr_data[1]),
        .R(uart_blk_n_33));
  FDRE #(
    .INIT(1'b0)) 
    \q_io_in_wr_data_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(d_io_in_wr_data[2]),
        .Q(q_io_in_wr_data[2]),
        .R(uart_blk_n_33));
  FDRE #(
    .INIT(1'b0)) 
    \q_io_in_wr_data_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(d_io_in_wr_data[3]),
        .Q(q_io_in_wr_data[3]),
        .R(uart_blk_n_33));
  FDRE #(
    .INIT(1'b0)) 
    \q_io_in_wr_data_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(d_io_in_wr_data[4]),
        .Q(q_io_in_wr_data[4]),
        .R(uart_blk_n_33));
  FDRE #(
    .INIT(1'b0)) 
    \q_io_in_wr_data_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(d_io_in_wr_data[5]),
        .Q(q_io_in_wr_data[5]),
        .R(uart_blk_n_33));
  FDRE #(
    .INIT(1'b0)) 
    \q_io_in_wr_data_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(d_io_in_wr_data[6]),
        .Q(q_io_in_wr_data[6]),
        .R(uart_blk_n_33));
  FDRE #(
    .INIT(1'b0)) 
    \q_io_in_wr_data_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(d_io_in_wr_data[7]),
        .Q(q_io_in_wr_data[7]),
        .R(uart_blk_n_33));
  FDRE #(
    .INIT(1'b0)) 
    q_io_in_wr_en_reg
       (.C(clk),
        .CE(1'b1),
        .D(uart_blk_n_35),
        .Q(q_io_in_wr_en),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    \q_tx_data[7]_i_5 
       (.I0(q_wr_en_i_3_n_0),
        .I1(q_state[1]),
        .I2(q_state[2]),
        .I3(q_state[0]),
        .I4(q_state[3]),
        .O(\q_tx_data[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tx_data_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(uart_blk_n_17),
        .Q(q_tx_data[0]),
        .R(uart_blk_n_34));
  FDRE #(
    .INIT(1'b0)) 
    \q_tx_data_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(uart_blk_n_16),
        .Q(q_tx_data[1]),
        .R(uart_blk_n_34));
  FDRE #(
    .INIT(1'b0)) 
    \q_tx_data_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(uart_blk_n_15),
        .Q(q_tx_data[2]),
        .R(uart_blk_n_34));
  FDRE #(
    .INIT(1'b0)) 
    \q_tx_data_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(uart_blk_n_14),
        .Q(q_tx_data[3]),
        .R(uart_blk_n_34));
  FDRE #(
    .INIT(1'b0)) 
    \q_tx_data_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(uart_blk_n_13),
        .Q(q_tx_data[4]),
        .R(uart_blk_n_34));
  FDRE #(
    .INIT(1'b0)) 
    \q_tx_data_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(uart_blk_n_12),
        .Q(q_tx_data[5]),
        .R(uart_blk_n_34));
  FDRE #(
    .INIT(1'b0)) 
    \q_tx_data_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(uart_blk_n_11),
        .Q(q_tx_data[6]),
        .R(uart_blk_n_34));
  FDRE #(
    .INIT(1'b0)) 
    \q_tx_data_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(uart_blk_n_10),
        .Q(q_tx_data[7]),
        .R(uart_blk_n_34));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT2 #(
    .INIT(4'hB)) 
    q_wr_en_i_11
       (.I0(q_state[1]),
        .I1(q_state[2]),
        .O(q_wr_en_i_11_n_0));
  LUT5 #(
    .INIT(32'h00001000)) 
    q_wr_en_i_3
       (.I0(io_in_fifo_n_12),
        .I1(io_in_fifo_n_10),
        .I2(d_tx_data1__7),
        .I3(rd_en119_out),
        .I4(io_in_fifo_n_11),
        .O(q_wr_en_i_3_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    q_wr_en_i_8
       (.I0(q_state[2]),
        .I1(q_state[1]),
        .O(q_wr_en_i_8_n_0));
  FDRE #(
    .INIT(1'b0)) 
    q_wr_en_reg
       (.C(clk),
        .CE(1'b1),
        .D(uart_blk_n_28),
        .Q(q_wr_en),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAEAAAAAAA2AAA)) 
    ram_mux_sel_i_1
       (.I0(hci_ram_a[16]),
        .I1(q_state[3]),
        .I2(q_state[0]),
        .I3(q_state[2]),
        .I4(q_state[1]),
        .I5(mem_a[16]),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h10000000DFFFFFFF)) 
    ram_reg_0_0_i_1
       (.I0(mem_a[16]),
        .I1(q_state[1]),
        .I2(q_state[2]),
        .I3(q_state[0]),
        .I4(q_state[3]),
        .I5(hci_ram_a[16]),
        .O(\addr_to_mem_reg[16] ));
  LUT6 #(
    .INIT(64'hAAAAEAAAAAAA2AAA)) 
    ram_reg_0_0_i_10
       (.I0(hci_ram_a[7]),
        .I1(q_state[3]),
        .I2(q_state[0]),
        .I3(q_state[2]),
        .I4(q_state[1]),
        .I5(mem_a[7]),
        .O(ADDRARDADDR[7]));
  LUT6 #(
    .INIT(64'hAAAAEAAAAAAA2AAA)) 
    ram_reg_0_0_i_11
       (.I0(hci_ram_a[6]),
        .I1(q_state[3]),
        .I2(q_state[0]),
        .I3(q_state[2]),
        .I4(q_state[1]),
        .I5(mem_a[6]),
        .O(ADDRARDADDR[6]));
  LUT6 #(
    .INIT(64'hAAAAEAAAAAAA2AAA)) 
    ram_reg_0_0_i_12
       (.I0(hci_ram_a[5]),
        .I1(q_state[3]),
        .I2(q_state[0]),
        .I3(q_state[2]),
        .I4(q_state[1]),
        .I5(mem_a[5]),
        .O(ADDRARDADDR[5]));
  LUT6 #(
    .INIT(64'hAAAAEAAAAAAA2AAA)) 
    ram_reg_0_0_i_13
       (.I0(hci_ram_a[4]),
        .I1(q_state[3]),
        .I2(q_state[0]),
        .I3(q_state[2]),
        .I4(q_state[1]),
        .I5(mem_a[4]),
        .O(ADDRARDADDR[4]));
  LUT6 #(
    .INIT(64'hAAAAEAAAAAAA2AAA)) 
    ram_reg_0_0_i_14
       (.I0(hci_ram_a[3]),
        .I1(q_state[3]),
        .I2(q_state[0]),
        .I3(q_state[2]),
        .I4(q_state[1]),
        .I5(mem_a[3]),
        .O(ADDRARDADDR[3]));
  LUT6 #(
    .INIT(64'hAAAAEAAAAAAA2AAA)) 
    ram_reg_0_0_i_15
       (.I0(hci_ram_a[2]),
        .I1(q_state[3]),
        .I2(q_state[0]),
        .I3(q_state[2]),
        .I4(q_state[1]),
        .I5(mem_a[2]),
        .O(ADDRARDADDR[2]));
  LUT6 #(
    .INIT(64'hAAAAEAAAAAAA2AAA)) 
    ram_reg_0_0_i_16
       (.I0(hci_ram_a[1]),
        .I1(q_state[3]),
        .I2(q_state[0]),
        .I3(q_state[2]),
        .I4(q_state[1]),
        .I5(mem_a[1]),
        .O(ADDRARDADDR[1]));
  LUT6 #(
    .INIT(64'hAAAAEAAAAAAA2AAA)) 
    ram_reg_0_0_i_17
       (.I0(hci_ram_a[0]),
        .I1(q_state[3]),
        .I2(q_state[0]),
        .I3(q_state[2]),
        .I4(q_state[1]),
        .I5(mem_a[0]),
        .O(ADDRARDADDR[0]));
  LUT6 #(
    .INIT(64'hAAAAEAAAAAAA2AAA)) 
    ram_reg_0_0_i_2
       (.I0(hci_ram_a[15]),
        .I1(q_state[3]),
        .I2(q_state[0]),
        .I3(q_state[2]),
        .I4(q_state[1]),
        .I5(mem_a[15]),
        .O(ADDRARDADDR[15]));
  LUT6 #(
    .INIT(64'hAAAAEAAAAAAA2AAA)) 
    ram_reg_0_0_i_3
       (.I0(hci_ram_a[14]),
        .I1(q_state[3]),
        .I2(q_state[0]),
        .I3(q_state[2]),
        .I4(q_state[1]),
        .I5(mem_a[14]),
        .O(ADDRARDADDR[14]));
  LUT6 #(
    .INIT(64'hAAAAEAAAAAAA2AAA)) 
    ram_reg_0_0_i_4
       (.I0(hci_ram_a[13]),
        .I1(q_state[3]),
        .I2(q_state[0]),
        .I3(q_state[2]),
        .I4(q_state[1]),
        .I5(mem_a[13]),
        .O(ADDRARDADDR[13]));
  LUT6 #(
    .INIT(64'hAAAAEAAAAAAA2AAA)) 
    ram_reg_0_0_i_5
       (.I0(hci_ram_a[12]),
        .I1(q_state[3]),
        .I2(q_state[0]),
        .I3(q_state[2]),
        .I4(q_state[1]),
        .I5(mem_a[12]),
        .O(ADDRARDADDR[12]));
  LUT6 #(
    .INIT(64'hAAAAEAAAAAAA2AAA)) 
    ram_reg_0_0_i_6
       (.I0(hci_ram_a[11]),
        .I1(q_state[3]),
        .I2(q_state[0]),
        .I3(q_state[2]),
        .I4(q_state[1]),
        .I5(mem_a[11]),
        .O(ADDRARDADDR[11]));
  LUT6 #(
    .INIT(64'hAAAAEAAAAAAA2AAA)) 
    ram_reg_0_0_i_7
       (.I0(hci_ram_a[10]),
        .I1(q_state[3]),
        .I2(q_state[0]),
        .I3(q_state[2]),
        .I4(q_state[1]),
        .I5(mem_a[10]),
        .O(ADDRARDADDR[10]));
  LUT6 #(
    .INIT(64'hAAAAEAAAAAAA2AAA)) 
    ram_reg_0_0_i_8
       (.I0(hci_ram_a[9]),
        .I1(q_state[3]),
        .I2(q_state[0]),
        .I3(q_state[2]),
        .I4(q_state[1]),
        .I5(mem_a[9]),
        .O(ADDRARDADDR[9]));
  LUT6 #(
    .INIT(64'hAAAAEAAAAAAA2AAA)) 
    ram_reg_0_0_i_9
       (.I0(hci_ram_a[8]),
        .I1(q_state[3]),
        .I2(q_state[0]),
        .I3(q_state[2]),
        .I4(q_state[1]),
        .I5(mem_a[8]),
        .O(ADDRARDADDR[8]));
  LUT6 #(
    .INIT(64'hAAAAEAAAAAAA2AAA)) 
    ram_reg_0_5_i_1
       (.I0(hci_ram_a[2]),
        .I1(q_state[3]),
        .I2(q_state[0]),
        .I3(q_state[2]),
        .I4(q_state[1]),
        .I5(mem_a[2]),
        .O(\q_addr_reg[15]_0 [2]));
  LUT6 #(
    .INIT(64'hAAAAEAAAAAAA2AAA)) 
    ram_reg_0_5_i_2
       (.I0(hci_ram_a[1]),
        .I1(q_state[3]),
        .I2(q_state[0]),
        .I3(q_state[2]),
        .I4(q_state[1]),
        .I5(mem_a[1]),
        .O(\q_addr_reg[15]_0 [1]));
  LUT6 #(
    .INIT(64'hAAAAEAAAAAAA2AAA)) 
    ram_reg_0_5_i_3
       (.I0(hci_ram_a[0]),
        .I1(q_state[3]),
        .I2(q_state[0]),
        .I3(q_state[2]),
        .I4(q_state[1]),
        .I5(mem_a[0]),
        .O(\q_addr_reg[15]_0 [0]));
  LUT6 #(
    .INIT(64'hAAAAEAAAAAAA2AAA)) 
    ram_reg_0_6_i_1
       (.I0(hci_ram_a[15]),
        .I1(q_state[3]),
        .I2(q_state[0]),
        .I3(q_state[2]),
        .I4(q_state[1]),
        .I5(mem_a[15]),
        .O(\q_addr_reg[15]_0 [15]));
  LUT6 #(
    .INIT(64'hAAAAEAAAAAAA2AAA)) 
    ram_reg_0_6_i_10
       (.I0(hci_ram_a[6]),
        .I1(q_state[3]),
        .I2(q_state[0]),
        .I3(q_state[2]),
        .I4(q_state[1]),
        .I5(mem_a[6]),
        .O(\q_addr_reg[15]_0 [6]));
  LUT6 #(
    .INIT(64'hAAAAEAAAAAAA2AAA)) 
    ram_reg_0_6_i_11
       (.I0(hci_ram_a[5]),
        .I1(q_state[3]),
        .I2(q_state[0]),
        .I3(q_state[2]),
        .I4(q_state[1]),
        .I5(mem_a[5]),
        .O(\q_addr_reg[15]_0 [5]));
  LUT6 #(
    .INIT(64'hAAAAEAAAAAAA2AAA)) 
    ram_reg_0_6_i_12
       (.I0(hci_ram_a[4]),
        .I1(q_state[3]),
        .I2(q_state[0]),
        .I3(q_state[2]),
        .I4(q_state[1]),
        .I5(mem_a[4]),
        .O(\q_addr_reg[15]_0 [4]));
  LUT6 #(
    .INIT(64'hAAAAEAAAAAAA2AAA)) 
    ram_reg_0_6_i_13
       (.I0(hci_ram_a[3]),
        .I1(q_state[3]),
        .I2(q_state[0]),
        .I3(q_state[2]),
        .I4(q_state[1]),
        .I5(mem_a[3]),
        .O(\q_addr_reg[15]_0 [3]));
  LUT6 #(
    .INIT(64'hAAAAEAAAAAAA2AAA)) 
    ram_reg_0_6_i_2
       (.I0(hci_ram_a[14]),
        .I1(q_state[3]),
        .I2(q_state[0]),
        .I3(q_state[2]),
        .I4(q_state[1]),
        .I5(mem_a[14]),
        .O(\q_addr_reg[15]_0 [14]));
  LUT6 #(
    .INIT(64'hAAAAEAAAAAAA2AAA)) 
    ram_reg_0_6_i_3
       (.I0(hci_ram_a[13]),
        .I1(q_state[3]),
        .I2(q_state[0]),
        .I3(q_state[2]),
        .I4(q_state[1]),
        .I5(mem_a[13]),
        .O(\q_addr_reg[15]_0 [13]));
  LUT6 #(
    .INIT(64'hAAAAEAAAAAAA2AAA)) 
    ram_reg_0_6_i_4
       (.I0(hci_ram_a[12]),
        .I1(q_state[3]),
        .I2(q_state[0]),
        .I3(q_state[2]),
        .I4(q_state[1]),
        .I5(mem_a[12]),
        .O(\q_addr_reg[15]_0 [12]));
  LUT6 #(
    .INIT(64'hAAAAEAAAAAAA2AAA)) 
    ram_reg_0_6_i_5
       (.I0(hci_ram_a[11]),
        .I1(q_state[3]),
        .I2(q_state[0]),
        .I3(q_state[2]),
        .I4(q_state[1]),
        .I5(mem_a[11]),
        .O(\q_addr_reg[15]_0 [11]));
  LUT6 #(
    .INIT(64'hAAAAEAAAAAAA2AAA)) 
    ram_reg_0_6_i_6
       (.I0(hci_ram_a[10]),
        .I1(q_state[3]),
        .I2(q_state[0]),
        .I3(q_state[2]),
        .I4(q_state[1]),
        .I5(mem_a[10]),
        .O(\q_addr_reg[15]_0 [10]));
  LUT6 #(
    .INIT(64'hAAAAEAAAAAAA2AAA)) 
    ram_reg_0_6_i_7
       (.I0(hci_ram_a[9]),
        .I1(q_state[3]),
        .I2(q_state[0]),
        .I3(q_state[2]),
        .I4(q_state[1]),
        .I5(mem_a[9]),
        .O(\q_addr_reg[15]_0 [9]));
  LUT6 #(
    .INIT(64'hAAAAEAAAAAAA2AAA)) 
    ram_reg_0_6_i_8
       (.I0(hci_ram_a[8]),
        .I1(q_state[3]),
        .I2(q_state[0]),
        .I3(q_state[2]),
        .I4(q_state[1]),
        .I5(mem_a[8]),
        .O(\q_addr_reg[15]_0 [8]));
  LUT6 #(
    .INIT(64'hAAAAEAAAAAAA2AAA)) 
    ram_reg_0_6_i_9
       (.I0(hci_ram_a[7]),
        .I1(q_state[3]),
        .I2(q_state[0]),
        .I3(q_state[2]),
        .I4(q_state[1]),
        .I5(mem_a[7]),
        .O(\q_addr_reg[15]_0 [7]));
  LUT6 #(
    .INIT(64'hAAAAEAAAAAAA2AAA)) 
    ram_reg_2_2_i_1
       (.I0(hci_ram_a[2]),
        .I1(q_state[3]),
        .I2(q_state[0]),
        .I3(q_state[2]),
        .I4(q_state[1]),
        .I5(mem_a[2]),
        .O(\q_addr_reg[2]_0 [2]));
  LUT6 #(
    .INIT(64'hAAAAEAAAAAAA2AAA)) 
    ram_reg_2_2_i_2
       (.I0(hci_ram_a[1]),
        .I1(q_state[3]),
        .I2(q_state[0]),
        .I3(q_state[2]),
        .I4(q_state[1]),
        .I5(mem_a[1]),
        .O(\q_addr_reg[2]_0 [1]));
  LUT6 #(
    .INIT(64'hAAAAEAAAAAAA2AAA)) 
    ram_reg_2_2_i_3
       (.I0(hci_ram_a[0]),
        .I1(q_state[3]),
        .I2(q_state[0]),
        .I3(q_state[2]),
        .I4(q_state[1]),
        .I5(mem_a[0]),
        .O(\q_addr_reg[2]_0 [0]));
  LUT6 #(
    .INIT(64'hAAAAEAAAAAAA2AAA)) 
    ram_reg_2_7_i_1
       (.I0(hci_ram_a[2]),
        .I1(q_state[3]),
        .I2(q_state[0]),
        .I3(q_state[2]),
        .I4(q_state[1]),
        .I5(mem_a[2]),
        .O(\q_addr_reg[2]_1 [2]));
  LUT6 #(
    .INIT(64'hAAAAEAAAAAAA2AAA)) 
    ram_reg_2_7_i_2
       (.I0(hci_ram_a[1]),
        .I1(q_state[3]),
        .I2(q_state[0]),
        .I3(q_state[2]),
        .I4(q_state[1]),
        .I5(mem_a[1]),
        .O(\q_addr_reg[2]_1 [1]));
  LUT6 #(
    .INIT(64'hAAAAEAAAAAAA2AAA)) 
    ram_reg_2_7_i_3
       (.I0(hci_ram_a[0]),
        .I1(q_state[3]),
        .I2(q_state[0]),
        .I3(q_state[2]),
        .I4(q_state[1]),
        .I5(mem_a[0]),
        .O(\q_addr_reg[2]_1 [0]));
  uart uart_blk
       (.D({uart_blk_n_10,uart_blk_n_11,uart_blk_n_12,uart_blk_n_13,uart_blk_n_14,uart_blk_n_15,uart_blk_n_16,uart_blk_n_17}),
        .E({uart_blk_n_26,uart_blk_n_27}),
        .\FSM_sequential_q_state[3]_i_3 (\FSM_sequential_q_state[3]_i_16_n_0 ),
        .\FSM_sequential_q_state_reg[0] (uart_blk_n_31),
        .\FSM_sequential_q_state_reg[0]_0 (uart_blk_n_68),
        .\FSM_sequential_q_state_reg[0]_1 (uart_blk_n_76),
        .\FSM_sequential_q_state_reg[0]_2 (uart_blk_n_77),
        .\FSM_sequential_q_state_reg[0]_3 (uart_blk_n_78),
        .\FSM_sequential_q_state_reg[0]_4 (uart_blk_n_79),
        .\FSM_sequential_q_state_reg[0]_5 (uart_blk_n_80),
        .\FSM_sequential_q_state_reg[0]_6 (uart_blk_n_81),
        .\FSM_sequential_q_state_reg[0]_7 (uart_blk_n_82),
        .\FSM_sequential_q_state_reg[0]_8 (uart_blk_n_83),
        .\FSM_sequential_q_state_reg[1] (uart_blk_n_93),
        .\FSM_sequential_q_state_reg[2] (uart_blk_n_29),
        .\FSM_sequential_q_state_reg[3] (hci_io_wr),
        .\FSM_sequential_q_state_reg[3]_0 (d_state__0),
        .\FSM_sequential_q_state_reg[3]_1 (q_state),
        .\FSM_sequential_q_state_reg[3]_2 (\FSM_sequential_q_state[3]_i_13_n_0 ),
        .Q({p_0_in__0_0,p_0_in_1}),
        .Rx_IBUF(Rx_IBUF),
        .SR(uart_blk_n_33),
        .Tx_OBUF(Tx_OBUF),
        .WEA(WEA),
        .\addr_to_mem_reg[16] (\addr_to_mem_reg[16]_0 ),
        .\addr_to_mem_reg[16]_0 (\addr_to_mem_reg[16]_1 ),
        .\addr_to_mem_reg[16]_1 (\addr_to_mem_reg[16]_2 ),
        .\addr_to_mem_reg[16]_2 (\addr_to_mem_reg[16]_3 ),
        .\addr_to_mem_reg[17] (\addr_to_mem_reg[17] ),
        .\addr_to_mem_reg[17]_0 (\addr_to_mem_reg[17]_0 ),
        .\addr_to_mem_reg[17]_1 (\addr_to_mem_reg[17]_1 ),
        .\addr_to_mem_reg[1] (uart_blk_n_30),
        .clk(clk),
        .cpu_ram_wr(cpu_ram_wr),
        .d_tx_data1__7(d_tx_data1__7),
        .hci_io_din(hci_io_din),
        .hci_io_en(hci_io_en),
        .hci_ram_a(hci_ram_a),
        .in22(in22),
        .in30(in30),
        .io_in_empty(io_in_empty),
        .io_in_full(io_in_full),
        .mem_a({mem_a[17:16],mem_a[1:0]}),
        .mem_dout(mem_dout),
        .\q_addr_reg[0] (\q_addr[0]_i_2_n_0 ),
        .\q_addr_reg[16] (uart_blk_n_96),
        .\q_addr_reg[16]_0 (\q_execute_cnt[16]_i_6_n_0 ),
        .\q_addr_reg[1] (uart_blk_n_69),
        .\q_addr_reg[2] (uart_blk_n_70),
        .\q_addr_reg[3] (uart_blk_n_71),
        .\q_addr_reg[4] (uart_blk_n_72),
        .\q_addr_reg[5] (uart_blk_n_73),
        .\q_addr_reg[6] (uart_blk_n_74),
        .\q_addr_reg[7] (uart_blk_n_75),
        .\q_addr_reg[7]_0 (\q_addr[7]_i_5_n_0 ),
        .\q_data[7]_i_10 (q_tx_data),
        .\q_data_reg[7] ({uart_blk_n_47,uart_blk_n_48,uart_blk_n_49,uart_blk_n_50,uart_blk_n_51,uart_blk_n_52,uart_blk_n_53,uart_blk_n_54,uart_blk_n_55,uart_blk_n_56,uart_blk_n_57,uart_blk_n_58,uart_blk_n_59,uart_blk_n_60,uart_blk_n_61,uart_blk_n_62,uart_blk_n_63}),
        .q_decode_cnt(q_decode_cnt),
        .q_decode_cnt__0(q_decode_cnt__0),
        .\q_decode_cnt_reg[0] (uart_blk_n_32),
        .q_empty_reg(uart_blk_n_35),
        .q_empty_reg_0(uart_blk_n_36),
        .q_empty_reg_1(uart_blk_n_91),
        .q_empty_reg_2(uart_blk_n_92),
        .q_err_code(q_err_code),
        .\q_err_code_reg[1] (uart_blk_n_95),
        .\q_err_code_reg[1]_0 (\q_err_code[1]_i_2_n_0 ),
        .\q_execute_cnt_reg[0] (\q_execute_cnt[0]_i_3_n_0 ),
        .\q_execute_cnt_reg[0]_0 (\q_execute_cnt[0]_i_2_n_0 ),
        .\q_execute_cnt_reg[0]_1 (\q_execute_cnt[0]_i_4_n_0 ),
        .\q_execute_cnt_reg[15] (\q_execute_cnt[15]_i_2_n_0 ),
        .\q_execute_cnt_reg[16] (\q_execute_cnt[16]_i_10_n_0 ),
        .\q_execute_cnt_reg[16]_0 (\q_execute_cnt[16]_i_9_n_0 ),
        .\q_execute_cnt_reg[1] (\q_execute_cnt[7]_i_4_n_0 ),
        .\q_execute_cnt_reg[1]_0 (\q_execute_cnt[7]_i_5_n_0 ),
        .\q_execute_cnt_reg[7] (\q_execute_cnt[7]_i_6_n_0 ),
        .\q_execute_cnt_reg[8] (\q_execute_cnt[16]_i_4_n_0 ),
        .\q_execute_cnt_reg[8]_0 (\q_execute_cnt[16]_i_5_n_0 ),
        .\q_execute_cnt_reg[8]_1 (\q_execute_cnt[16]_i_7_n_0 ),
        .q_full_reg(q_full_reg),
        .q_full_reg_0(q_full_reg_0),
        .q_io_en(q_io_en),
        .\q_io_in_wr_data_reg[0] (led_OBUF),
        .q_io_in_wr_en_reg(\q_decode_cnt[2]_i_2_n_0 ),
        .q_rx_parity_err_reg_0(uart_blk_n_94),
        .\q_tx_data_reg[7] (\q_tx_data[7]_i_5_n_0 ),
        .q_wr_en(q_wr_en),
        .q_wr_en_i_4(q_wr_en_i_8_n_0),
        .q_wr_en_i_7(q_wr_en_i_11_n_0),
        .q_wr_en_reg(q_wr_en_i_3_n_0),
        .q_wr_en_reg_0(io_in_fifo_n_12),
        .q_wr_en_reg_1(io_in_fifo_n_10),
        .q_wr_en_reg_2(io_in_fifo_n_11),
        .ram_bram_dout(ram_bram_dout),
        .rd_data(hci_ram_dout),
        .rd_en119_out(rd_en119_out),
        .rst(rst),
        .rst_reg(uart_blk_n_28),
        .rst_reg_0(uart_blk_n_34),
        .rx_empty(rx_empty));
endmodule

module id
   (data4,
    O,
    jmp_addr1_carry__6_i_7,
    D,
    Q,
    S,
    \ex_jmp_addr_reg[4] ,
    \ex_jmp_addr_reg[20] ,
    \ex_jmp_addr_reg[8] ,
    \ex_jmp_addr_reg[12] ,
    \ex_jmp_addr_reg[16] ,
    \ex_jmp_addr_reg[20]_0 ,
    \ex_jmp_addr_reg[24] ,
    \ex_jmp_addr_reg[28] ,
    \ex_jmp_addr_reg[31] ,
    \ex_jmp_addr_reg[3] ,
    \ex_jmp_addr_reg[7] ,
    \ex_jmp_addr_reg[11] ,
    id_reg1,
    DI,
    \ex_jmp_addr_reg[15] ,
    \ex_jmp_addr_reg[19] ,
    \ex_jmp_addr_reg[23] ,
    \ex_jmp_addr_reg[27] ,
    \ex_jmp_addr_reg[31]_0 ,
    \ex_jmp_addr_reg[2] ,
    \ex_jmp_addr_reg[2]_0 );
  output [30:0]data4;
  output [2:0]O;
  output [3:0]jmp_addr1_carry__6_i_7;
  output [26:0]D;
  input [30:0]Q;
  input [0:0]S;
  input [3:0]\ex_jmp_addr_reg[4] ;
  input [11:0]\ex_jmp_addr_reg[20] ;
  input [3:0]\ex_jmp_addr_reg[8] ;
  input [3:0]\ex_jmp_addr_reg[12] ;
  input [3:0]\ex_jmp_addr_reg[16] ;
  input [3:0]\ex_jmp_addr_reg[20]_0 ;
  input [3:0]\ex_jmp_addr_reg[24] ;
  input [3:0]\ex_jmp_addr_reg[28] ;
  input [2:0]\ex_jmp_addr_reg[31] ;
  input [3:0]\ex_jmp_addr_reg[3] ;
  input [3:0]\ex_jmp_addr_reg[7] ;
  input [3:0]\ex_jmp_addr_reg[11] ;
  input [17:0]id_reg1;
  input [0:0]DI;
  input [3:0]\ex_jmp_addr_reg[15] ;
  input [3:0]\ex_jmp_addr_reg[19] ;
  input [3:0]\ex_jmp_addr_reg[23] ;
  input [3:0]\ex_jmp_addr_reg[27] ;
  input [3:0]\ex_jmp_addr_reg[31]_0 ;
  input \ex_jmp_addr_reg[2] ;
  input \ex_jmp_addr_reg[2]_0 ;

  wire [26:0]D;
  wire [0:0]DI;
  wire [2:0]O;
  wire [30:0]Q;
  wire [0:0]S;
  wire [30:0]data4;
  wire [3:0]\ex_jmp_addr_reg[11] ;
  wire [3:0]\ex_jmp_addr_reg[12] ;
  wire [3:0]\ex_jmp_addr_reg[15] ;
  wire [3:0]\ex_jmp_addr_reg[16] ;
  wire [3:0]\ex_jmp_addr_reg[19] ;
  wire [11:0]\ex_jmp_addr_reg[20] ;
  wire [3:0]\ex_jmp_addr_reg[20]_0 ;
  wire [3:0]\ex_jmp_addr_reg[23] ;
  wire [3:0]\ex_jmp_addr_reg[24] ;
  wire [3:0]\ex_jmp_addr_reg[27] ;
  wire [3:0]\ex_jmp_addr_reg[28] ;
  wire \ex_jmp_addr_reg[2] ;
  wire \ex_jmp_addr_reg[2]_0 ;
  wire [2:0]\ex_jmp_addr_reg[31] ;
  wire [3:0]\ex_jmp_addr_reg[31]_0 ;
  wire [3:0]\ex_jmp_addr_reg[3] ;
  wire [3:0]\ex_jmp_addr_reg[4] ;
  wire [3:0]\ex_jmp_addr_reg[7] ;
  wire [3:0]\ex_jmp_addr_reg[8] ;
  wire [17:0]id_reg1;
  wire [28:2]jmp_addr1;
  wire jmp_addr1_carry__0_n_0;
  wire jmp_addr1_carry__0_n_1;
  wire jmp_addr1_carry__0_n_2;
  wire jmp_addr1_carry__0_n_3;
  wire jmp_addr1_carry__1_n_0;
  wire jmp_addr1_carry__1_n_1;
  wire jmp_addr1_carry__1_n_2;
  wire jmp_addr1_carry__1_n_3;
  wire jmp_addr1_carry__2_n_0;
  wire jmp_addr1_carry__2_n_1;
  wire jmp_addr1_carry__2_n_2;
  wire jmp_addr1_carry__2_n_3;
  wire jmp_addr1_carry__3_n_0;
  wire jmp_addr1_carry__3_n_1;
  wire jmp_addr1_carry__3_n_2;
  wire jmp_addr1_carry__3_n_3;
  wire jmp_addr1_carry__4_n_0;
  wire jmp_addr1_carry__4_n_1;
  wire jmp_addr1_carry__4_n_2;
  wire jmp_addr1_carry__4_n_3;
  wire jmp_addr1_carry__5_n_0;
  wire jmp_addr1_carry__5_n_1;
  wire jmp_addr1_carry__5_n_2;
  wire jmp_addr1_carry__5_n_3;
  wire [3:0]jmp_addr1_carry__6_i_7;
  wire jmp_addr1_carry__6_n_1;
  wire jmp_addr1_carry__6_n_2;
  wire jmp_addr1_carry__6_n_3;
  wire jmp_addr1_carry_n_0;
  wire jmp_addr1_carry_n_1;
  wire jmp_addr1_carry_n_2;
  wire jmp_addr1_carry_n_3;
  wire npc_carry__0_n_0;
  wire npc_carry__0_n_1;
  wire npc_carry__0_n_2;
  wire npc_carry__0_n_3;
  wire npc_carry__1_n_0;
  wire npc_carry__1_n_1;
  wire npc_carry__1_n_2;
  wire npc_carry__1_n_3;
  wire npc_carry__2_n_0;
  wire npc_carry__2_n_1;
  wire npc_carry__2_n_2;
  wire npc_carry__2_n_3;
  wire npc_carry__3_n_0;
  wire npc_carry__3_n_1;
  wire npc_carry__3_n_2;
  wire npc_carry__3_n_3;
  wire npc_carry__4_n_0;
  wire npc_carry__4_n_1;
  wire npc_carry__4_n_2;
  wire npc_carry__4_n_3;
  wire npc_carry__5_n_0;
  wire npc_carry__5_n_1;
  wire npc_carry__5_n_2;
  wire npc_carry__5_n_3;
  wire npc_carry__6_n_2;
  wire npc_carry__6_n_3;
  wire npc_carry_n_0;
  wire npc_carry_n_1;
  wire npc_carry_n_2;
  wire npc_carry_n_3;
  wire p_1_out_carry__0_n_0;
  wire p_1_out_carry__0_n_1;
  wire p_1_out_carry__0_n_2;
  wire p_1_out_carry__0_n_3;
  wire p_1_out_carry__0_n_4;
  wire p_1_out_carry__0_n_5;
  wire p_1_out_carry__0_n_6;
  wire p_1_out_carry__0_n_7;
  wire p_1_out_carry__1_n_0;
  wire p_1_out_carry__1_n_1;
  wire p_1_out_carry__1_n_2;
  wire p_1_out_carry__1_n_3;
  wire p_1_out_carry__1_n_4;
  wire p_1_out_carry__1_n_5;
  wire p_1_out_carry__1_n_6;
  wire p_1_out_carry__1_n_7;
  wire p_1_out_carry__2_n_0;
  wire p_1_out_carry__2_n_1;
  wire p_1_out_carry__2_n_2;
  wire p_1_out_carry__2_n_3;
  wire p_1_out_carry__2_n_4;
  wire p_1_out_carry__2_n_5;
  wire p_1_out_carry__2_n_6;
  wire p_1_out_carry__2_n_7;
  wire p_1_out_carry__3_n_0;
  wire p_1_out_carry__3_n_1;
  wire p_1_out_carry__3_n_2;
  wire p_1_out_carry__3_n_3;
  wire p_1_out_carry__3_n_4;
  wire p_1_out_carry__3_n_5;
  wire p_1_out_carry__3_n_6;
  wire p_1_out_carry__3_n_7;
  wire p_1_out_carry__4_n_0;
  wire p_1_out_carry__4_n_1;
  wire p_1_out_carry__4_n_2;
  wire p_1_out_carry__4_n_3;
  wire p_1_out_carry__4_n_4;
  wire p_1_out_carry__4_n_5;
  wire p_1_out_carry__4_n_6;
  wire p_1_out_carry__4_n_7;
  wire p_1_out_carry__5_n_0;
  wire p_1_out_carry__5_n_1;
  wire p_1_out_carry__5_n_2;
  wire p_1_out_carry__5_n_3;
  wire p_1_out_carry__5_n_4;
  wire p_1_out_carry__5_n_5;
  wire p_1_out_carry__5_n_6;
  wire p_1_out_carry__5_n_7;
  wire p_1_out_carry__6_n_2;
  wire p_1_out_carry__6_n_3;
  wire p_1_out_carry_n_0;
  wire p_1_out_carry_n_1;
  wire p_1_out_carry_n_2;
  wire p_1_out_carry_n_3;
  wire p_1_out_carry_n_4;
  wire p_1_out_carry_n_5;
  wire p_1_out_carry_n_6;
  wire [0:0]NLW_jmp_addr1_carry_O_UNCONNECTED;
  wire [3:3]NLW_jmp_addr1_carry__6_CO_UNCONNECTED;
  wire [3:2]NLW_npc_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_npc_carry__6_O_UNCONNECTED;
  wire [0:0]NLW_p_1_out_carry_O_UNCONNECTED;
  wire [3:2]NLW_p_1_out_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_p_1_out_carry__6_O_UNCONNECTED;

  LUT4 #(
    .INIT(16'hF888)) 
    \ex_jmp_addr[10]_i_1 
       (.I0(jmp_addr1[10]),
        .I1(\ex_jmp_addr_reg[2] ),
        .I2(p_1_out_carry__1_n_6),
        .I3(\ex_jmp_addr_reg[2]_0 ),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ex_jmp_addr[11]_i_1 
       (.I0(jmp_addr1[11]),
        .I1(\ex_jmp_addr_reg[2] ),
        .I2(p_1_out_carry__1_n_5),
        .I3(\ex_jmp_addr_reg[2]_0 ),
        .O(D[9]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ex_jmp_addr[12]_i_1 
       (.I0(jmp_addr1[12]),
        .I1(\ex_jmp_addr_reg[2] ),
        .I2(p_1_out_carry__1_n_4),
        .I3(\ex_jmp_addr_reg[2]_0 ),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ex_jmp_addr[13]_i_1 
       (.I0(jmp_addr1[13]),
        .I1(\ex_jmp_addr_reg[2] ),
        .I2(p_1_out_carry__2_n_7),
        .I3(\ex_jmp_addr_reg[2]_0 ),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ex_jmp_addr[14]_i_1 
       (.I0(jmp_addr1[14]),
        .I1(\ex_jmp_addr_reg[2] ),
        .I2(p_1_out_carry__2_n_6),
        .I3(\ex_jmp_addr_reg[2]_0 ),
        .O(D[12]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ex_jmp_addr[15]_i_1 
       (.I0(jmp_addr1[15]),
        .I1(\ex_jmp_addr_reg[2] ),
        .I2(p_1_out_carry__2_n_5),
        .I3(\ex_jmp_addr_reg[2]_0 ),
        .O(D[13]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ex_jmp_addr[16]_i_1 
       (.I0(jmp_addr1[16]),
        .I1(\ex_jmp_addr_reg[2] ),
        .I2(p_1_out_carry__2_n_4),
        .I3(\ex_jmp_addr_reg[2]_0 ),
        .O(D[14]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ex_jmp_addr[17]_i_1 
       (.I0(jmp_addr1[17]),
        .I1(\ex_jmp_addr_reg[2] ),
        .I2(p_1_out_carry__3_n_7),
        .I3(\ex_jmp_addr_reg[2]_0 ),
        .O(D[15]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ex_jmp_addr[18]_i_1 
       (.I0(jmp_addr1[18]),
        .I1(\ex_jmp_addr_reg[2] ),
        .I2(p_1_out_carry__3_n_6),
        .I3(\ex_jmp_addr_reg[2]_0 ),
        .O(D[16]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ex_jmp_addr[19]_i_1 
       (.I0(jmp_addr1[19]),
        .I1(\ex_jmp_addr_reg[2] ),
        .I2(p_1_out_carry__3_n_5),
        .I3(\ex_jmp_addr_reg[2]_0 ),
        .O(D[17]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ex_jmp_addr[20]_i_1 
       (.I0(jmp_addr1[20]),
        .I1(\ex_jmp_addr_reg[2] ),
        .I2(p_1_out_carry__3_n_4),
        .I3(\ex_jmp_addr_reg[2]_0 ),
        .O(D[18]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ex_jmp_addr[21]_i_1 
       (.I0(jmp_addr1[21]),
        .I1(\ex_jmp_addr_reg[2] ),
        .I2(p_1_out_carry__4_n_7),
        .I3(\ex_jmp_addr_reg[2]_0 ),
        .O(D[19]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ex_jmp_addr[22]_i_1 
       (.I0(jmp_addr1[22]),
        .I1(\ex_jmp_addr_reg[2] ),
        .I2(p_1_out_carry__4_n_6),
        .I3(\ex_jmp_addr_reg[2]_0 ),
        .O(D[20]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ex_jmp_addr[23]_i_1 
       (.I0(jmp_addr1[23]),
        .I1(\ex_jmp_addr_reg[2] ),
        .I2(p_1_out_carry__4_n_5),
        .I3(\ex_jmp_addr_reg[2]_0 ),
        .O(D[21]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ex_jmp_addr[24]_i_1 
       (.I0(jmp_addr1[24]),
        .I1(\ex_jmp_addr_reg[2] ),
        .I2(p_1_out_carry__4_n_4),
        .I3(\ex_jmp_addr_reg[2]_0 ),
        .O(D[22]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ex_jmp_addr[25]_i_1 
       (.I0(jmp_addr1[25]),
        .I1(\ex_jmp_addr_reg[2] ),
        .I2(p_1_out_carry__5_n_7),
        .I3(\ex_jmp_addr_reg[2]_0 ),
        .O(D[23]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ex_jmp_addr[26]_i_1 
       (.I0(jmp_addr1[26]),
        .I1(\ex_jmp_addr_reg[2] ),
        .I2(p_1_out_carry__5_n_6),
        .I3(\ex_jmp_addr_reg[2]_0 ),
        .O(D[24]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ex_jmp_addr[27]_i_1 
       (.I0(jmp_addr1[27]),
        .I1(\ex_jmp_addr_reg[2] ),
        .I2(p_1_out_carry__5_n_5),
        .I3(\ex_jmp_addr_reg[2]_0 ),
        .O(D[25]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ex_jmp_addr[28]_i_1 
       (.I0(jmp_addr1[28]),
        .I1(\ex_jmp_addr_reg[2] ),
        .I2(p_1_out_carry__5_n_4),
        .I3(\ex_jmp_addr_reg[2]_0 ),
        .O(D[26]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ex_jmp_addr[2]_i_1 
       (.I0(jmp_addr1[2]),
        .I1(\ex_jmp_addr_reg[2] ),
        .I2(p_1_out_carry_n_6),
        .I3(\ex_jmp_addr_reg[2]_0 ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ex_jmp_addr[3]_i_1 
       (.I0(jmp_addr1[3]),
        .I1(\ex_jmp_addr_reg[2] ),
        .I2(p_1_out_carry_n_5),
        .I3(\ex_jmp_addr_reg[2]_0 ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ex_jmp_addr[4]_i_1 
       (.I0(jmp_addr1[4]),
        .I1(\ex_jmp_addr_reg[2] ),
        .I2(p_1_out_carry_n_4),
        .I3(\ex_jmp_addr_reg[2]_0 ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ex_jmp_addr[5]_i_1 
       (.I0(jmp_addr1[5]),
        .I1(\ex_jmp_addr_reg[2] ),
        .I2(p_1_out_carry__0_n_7),
        .I3(\ex_jmp_addr_reg[2]_0 ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ex_jmp_addr[6]_i_1 
       (.I0(jmp_addr1[6]),
        .I1(\ex_jmp_addr_reg[2] ),
        .I2(p_1_out_carry__0_n_6),
        .I3(\ex_jmp_addr_reg[2]_0 ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ex_jmp_addr[7]_i_1 
       (.I0(jmp_addr1[7]),
        .I1(\ex_jmp_addr_reg[2] ),
        .I2(p_1_out_carry__0_n_5),
        .I3(\ex_jmp_addr_reg[2]_0 ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ex_jmp_addr[8]_i_1 
       (.I0(jmp_addr1[8]),
        .I1(\ex_jmp_addr_reg[2] ),
        .I2(p_1_out_carry__0_n_4),
        .I3(\ex_jmp_addr_reg[2]_0 ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ex_jmp_addr[9]_i_1 
       (.I0(jmp_addr1[9]),
        .I1(\ex_jmp_addr_reg[2] ),
        .I2(p_1_out_carry__1_n_7),
        .I3(\ex_jmp_addr_reg[2]_0 ),
        .O(D[7]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 jmp_addr1_carry
       (.CI(1'b0),
        .CO({jmp_addr1_carry_n_0,jmp_addr1_carry_n_1,jmp_addr1_carry_n_2,jmp_addr1_carry_n_3}),
        .CYINIT(1'b0),
        .DI(\ex_jmp_addr_reg[20] [3:0]),
        .O({jmp_addr1[3:2],jmp_addr1_carry__6_i_7[0],NLW_jmp_addr1_carry_O_UNCONNECTED[0]}),
        .S(\ex_jmp_addr_reg[3] ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 jmp_addr1_carry__0
       (.CI(jmp_addr1_carry_n_0),
        .CO({jmp_addr1_carry__0_n_0,jmp_addr1_carry__0_n_1,jmp_addr1_carry__0_n_2,jmp_addr1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(\ex_jmp_addr_reg[20] [7:4]),
        .O(jmp_addr1[7:4]),
        .S(\ex_jmp_addr_reg[7] ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 jmp_addr1_carry__1
       (.CI(jmp_addr1_carry__0_n_0),
        .CO({jmp_addr1_carry__1_n_0,jmp_addr1_carry__1_n_1,jmp_addr1_carry__1_n_2,jmp_addr1_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(\ex_jmp_addr_reg[20] [11:8]),
        .O(jmp_addr1[11:8]),
        .S(\ex_jmp_addr_reg[11] ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 jmp_addr1_carry__2
       (.CI(jmp_addr1_carry__1_n_0),
        .CO({jmp_addr1_carry__2_n_0,jmp_addr1_carry__2_n_1,jmp_addr1_carry__2_n_2,jmp_addr1_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({id_reg1[2:0],DI}),
        .O(jmp_addr1[15:12]),
        .S(\ex_jmp_addr_reg[15] ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 jmp_addr1_carry__3
       (.CI(jmp_addr1_carry__2_n_0),
        .CO({jmp_addr1_carry__3_n_0,jmp_addr1_carry__3_n_1,jmp_addr1_carry__3_n_2,jmp_addr1_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(id_reg1[6:3]),
        .O(jmp_addr1[19:16]),
        .S(\ex_jmp_addr_reg[19] ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 jmp_addr1_carry__4
       (.CI(jmp_addr1_carry__3_n_0),
        .CO({jmp_addr1_carry__4_n_0,jmp_addr1_carry__4_n_1,jmp_addr1_carry__4_n_2,jmp_addr1_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(id_reg1[10:7]),
        .O(jmp_addr1[23:20]),
        .S(\ex_jmp_addr_reg[23] ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 jmp_addr1_carry__5
       (.CI(jmp_addr1_carry__4_n_0),
        .CO({jmp_addr1_carry__5_n_0,jmp_addr1_carry__5_n_1,jmp_addr1_carry__5_n_2,jmp_addr1_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(id_reg1[14:11]),
        .O(jmp_addr1[27:24]),
        .S(\ex_jmp_addr_reg[27] ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 jmp_addr1_carry__6
       (.CI(jmp_addr1_carry__5_n_0),
        .CO({NLW_jmp_addr1_carry__6_CO_UNCONNECTED[3],jmp_addr1_carry__6_n_1,jmp_addr1_carry__6_n_2,jmp_addr1_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,id_reg1[17:15]}),
        .O({jmp_addr1_carry__6_i_7[3:1],jmp_addr1[28]}),
        .S(\ex_jmp_addr_reg[31]_0 ));
  CARRY4 npc_carry
       (.CI(1'b0),
        .CO({npc_carry_n_0,npc_carry_n_1,npc_carry_n_2,npc_carry_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,Q[1],1'b0}),
        .O(data4[3:0]),
        .S({Q[3:2],S,Q[0]}));
  CARRY4 npc_carry__0
       (.CI(npc_carry_n_0),
        .CO({npc_carry__0_n_0,npc_carry__0_n_1,npc_carry__0_n_2,npc_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data4[7:4]),
        .S(Q[7:4]));
  CARRY4 npc_carry__1
       (.CI(npc_carry__0_n_0),
        .CO({npc_carry__1_n_0,npc_carry__1_n_1,npc_carry__1_n_2,npc_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data4[11:8]),
        .S(Q[11:8]));
  CARRY4 npc_carry__2
       (.CI(npc_carry__1_n_0),
        .CO({npc_carry__2_n_0,npc_carry__2_n_1,npc_carry__2_n_2,npc_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data4[15:12]),
        .S(Q[15:12]));
  CARRY4 npc_carry__3
       (.CI(npc_carry__2_n_0),
        .CO({npc_carry__3_n_0,npc_carry__3_n_1,npc_carry__3_n_2,npc_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data4[19:16]),
        .S(Q[19:16]));
  CARRY4 npc_carry__4
       (.CI(npc_carry__3_n_0),
        .CO({npc_carry__4_n_0,npc_carry__4_n_1,npc_carry__4_n_2,npc_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data4[23:20]),
        .S(Q[23:20]));
  CARRY4 npc_carry__5
       (.CI(npc_carry__4_n_0),
        .CO({npc_carry__5_n_0,npc_carry__5_n_1,npc_carry__5_n_2,npc_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data4[27:24]),
        .S(Q[27:24]));
  CARRY4 npc_carry__6
       (.CI(npc_carry__5_n_0),
        .CO({NLW_npc_carry__6_CO_UNCONNECTED[3:2],npc_carry__6_n_2,npc_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_npc_carry__6_O_UNCONNECTED[3],data4[30:28]}),
        .S({1'b0,Q[30:28]}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_1_out_carry
       (.CI(1'b0),
        .CO({p_1_out_carry_n_0,p_1_out_carry_n_1,p_1_out_carry_n_2,p_1_out_carry_n_3}),
        .CYINIT(1'b0),
        .DI(Q[3:0]),
        .O({p_1_out_carry_n_4,p_1_out_carry_n_5,p_1_out_carry_n_6,NLW_p_1_out_carry_O_UNCONNECTED[0]}),
        .S(\ex_jmp_addr_reg[4] ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_1_out_carry__0
       (.CI(p_1_out_carry_n_0),
        .CO({p_1_out_carry__0_n_0,p_1_out_carry__0_n_1,p_1_out_carry__0_n_2,p_1_out_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(\ex_jmp_addr_reg[20] [8:5]),
        .O({p_1_out_carry__0_n_4,p_1_out_carry__0_n_5,p_1_out_carry__0_n_6,p_1_out_carry__0_n_7}),
        .S(\ex_jmp_addr_reg[8] ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_1_out_carry__1
       (.CI(p_1_out_carry__0_n_0),
        .CO({p_1_out_carry__1_n_0,p_1_out_carry__1_n_1,p_1_out_carry__1_n_2,p_1_out_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({Q[11:10],\ex_jmp_addr_reg[20] [10:9]}),
        .O({p_1_out_carry__1_n_4,p_1_out_carry__1_n_5,p_1_out_carry__1_n_6,p_1_out_carry__1_n_7}),
        .S(\ex_jmp_addr_reg[12] ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_1_out_carry__2
       (.CI(p_1_out_carry__1_n_0),
        .CO({p_1_out_carry__2_n_0,p_1_out_carry__2_n_1,p_1_out_carry__2_n_2,p_1_out_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(Q[15:12]),
        .O({p_1_out_carry__2_n_4,p_1_out_carry__2_n_5,p_1_out_carry__2_n_6,p_1_out_carry__2_n_7}),
        .S(\ex_jmp_addr_reg[16] ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_1_out_carry__3
       (.CI(p_1_out_carry__2_n_0),
        .CO({p_1_out_carry__3_n_0,p_1_out_carry__3_n_1,p_1_out_carry__3_n_2,p_1_out_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({\ex_jmp_addr_reg[20] [11],Q[18:16]}),
        .O({p_1_out_carry__3_n_4,p_1_out_carry__3_n_5,p_1_out_carry__3_n_6,p_1_out_carry__3_n_7}),
        .S(\ex_jmp_addr_reg[20]_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_1_out_carry__4
       (.CI(p_1_out_carry__3_n_0),
        .CO({p_1_out_carry__4_n_0,p_1_out_carry__4_n_1,p_1_out_carry__4_n_2,p_1_out_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({\ex_jmp_addr_reg[20] [11],\ex_jmp_addr_reg[20] [11],\ex_jmp_addr_reg[20] [11],\ex_jmp_addr_reg[20] [11]}),
        .O({p_1_out_carry__4_n_4,p_1_out_carry__4_n_5,p_1_out_carry__4_n_6,p_1_out_carry__4_n_7}),
        .S(\ex_jmp_addr_reg[24] ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_1_out_carry__5
       (.CI(p_1_out_carry__4_n_0),
        .CO({p_1_out_carry__5_n_0,p_1_out_carry__5_n_1,p_1_out_carry__5_n_2,p_1_out_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({\ex_jmp_addr_reg[20] [11],\ex_jmp_addr_reg[20] [11],\ex_jmp_addr_reg[20] [11],\ex_jmp_addr_reg[20] [11]}),
        .O({p_1_out_carry__5_n_4,p_1_out_carry__5_n_5,p_1_out_carry__5_n_6,p_1_out_carry__5_n_7}),
        .S(\ex_jmp_addr_reg[28] ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_1_out_carry__6
       (.CI(p_1_out_carry__5_n_0),
        .CO({NLW_p_1_out_carry__6_CO_UNCONNECTED[3:2],p_1_out_carry__6_n_2,p_1_out_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\ex_jmp_addr_reg[20] [11],\ex_jmp_addr_reg[20] [11]}),
        .O({NLW_p_1_out_carry__6_O_UNCONNECTED[3],O}),
        .S({1'b0,\ex_jmp_addr_reg[31] }));
endmodule

module id_ex
   (jmp_enable,
    rst_reg,
    rst_reg_0,
    reg118_out,
    \ex_aluop_reg[3]_0 ,
    rst_reg_1,
    rst_reg_2,
    rst_reg_3,
    rst_reg_4,
    rst_reg_5,
    rst_reg_6,
    rst_reg_7,
    rst_reg_8,
    rst_reg_9,
    rst_reg_10,
    rst_reg_11,
    rst_reg_12,
    rst_reg_13,
    rst_reg_14,
    rst_reg_15,
    rst_reg_16,
    rst_reg_17,
    D,
    \npc_reg[2] ,
    \npc_reg[2]_0 ,
    \npc_reg[3] ,
    \npc[31]_i_7_0 ,
    rst_reg_18,
    _flush_id_reg,
    \wb_rd_data_reg[8] ,
    reg216_out,
    _flush_id_reg_0,
    \ex_Imm_reg[9]_0 ,
    \ex_Imm_reg[10]_0 ,
    ex_rd_enable_o,
    \ex_rd_reg[4]_0 ,
    rst_reg_19,
    flush_id,
    \ex_width_reg[3]_0 ,
    \ex_alusel_reg[1]_0 ,
    rst,
    p_1_in,
    ex_rd_enable_reg_0,
    EXCLK_IBUF_BUFG,
    stall,
    reg11__0,
    jmp_addr1_carry__2_i_8,
    reg1_data,
    pc1__0,
    Q,
    \pc_reg[31] ,
    S,
    npc,
    npc0,
    \ex_reg2_reg[31]_0 ,
    \ex_reg2_reg[0]_0 ,
    \ex_reg2_reg[1]_0 ,
    \ex_reg2_reg[2]_0 ,
    \ex_reg2_reg[3]_0 ,
    \ex_reg2_reg[4]_0 ,
    reg2_data,
    reg2_read_enable,
    reg21__0,
    \ex_reg2_reg[11]_0 ,
    \ex_reg2_reg[12]_0 ,
    \ex_reg2_reg[13]_0 ,
    \ex_reg2_reg[14]_0 ,
    \ex_reg2_reg[15]_0 ,
    \ex_reg2_reg[16]_0 ,
    \ex_reg2_reg[17]_0 ,
    \ex_reg2_reg[18]_0 ,
    \ex_reg2_reg[19]_0 ,
    \ex_reg2_reg[20]_0 ,
    \ex_reg2_reg[21]_0 ,
    \ex_reg2_reg[22]_0 ,
    \ex_reg2_reg[23]_0 ,
    \ex_reg2_reg[24]_0 ,
    \ex_reg2_reg[25]_0 ,
    \ex_reg2_reg[26]_0 ,
    \ex_reg2_reg[27]_0 ,
    \ex_reg2_reg[28]_0 ,
    \ex_reg2_reg[29]_0 ,
    \ex_reg2_reg[30]_0 ,
    \ex_reg2_reg[31]_1 ,
    \ex_reg2_reg[11]_1 ,
    reg1_read_enable,
    jmp_addr1_carry__2_i_8_0,
    \ex_reg2[7]_i_4 ,
    _flush_id,
    \ex_reg2[31]_i_7_0 ,
    jmp_addr1_carry__2_i_10_0,
    \ex_reg2[31]_i_7_1 ,
    jmp_addr1_carry__2_i_10_1,
    \ex_reg2[31]_i_7_2 ,
    E,
    \ex_pc_reg[31]_0 ,
    \ex_reg1_reg[31]_0 ,
    \ex_reg2_reg[10]_0 ,
    \ex_Imm_reg[31]_0 ,
    \ex_rd_reg[4]_1 ,
    \ex_aluop_reg[3]_1 ,
    \ex_alusel_reg[2]_0 ,
    \ex_ctrlsel_reg[3]_0 ,
    \ex_width_reg[3]_1 ,
    \ex_jmp_addr_reg[1]_0 ,
    \ex_jmp_addr_reg[31]_0 ,
    \ex_prediction_reg[31]_0 ,
    _jmp_enable);
  output jmp_enable;
  output [0:0]rst_reg;
  output rst_reg_0;
  output reg118_out;
  output [31:0]\ex_aluop_reg[3]_0 ;
  output rst_reg_1;
  output rst_reg_2;
  output rst_reg_3;
  output rst_reg_4;
  output rst_reg_5;
  output rst_reg_6;
  output rst_reg_7;
  output rst_reg_8;
  output rst_reg_9;
  output rst_reg_10;
  output rst_reg_11;
  output rst_reg_12;
  output rst_reg_13;
  output rst_reg_14;
  output rst_reg_15;
  output rst_reg_16;
  output rst_reg_17;
  output [30:0]D;
  output \npc_reg[2] ;
  output \npc_reg[2]_0 ;
  output \npc_reg[3] ;
  output [30:0]\npc[31]_i_7_0 ;
  output rst_reg_18;
  output _flush_id_reg;
  output \wb_rd_data_reg[8] ;
  output reg216_out;
  output _flush_id_reg_0;
  output \ex_Imm_reg[9]_0 ;
  output \ex_Imm_reg[10]_0 ;
  output ex_rd_enable_o;
  output [4:0]\ex_rd_reg[4]_0 ;
  output rst_reg_19;
  output flush_id;
  output [3:0]\ex_width_reg[3]_0 ;
  output [17:0]\ex_alusel_reg[1]_0 ;
  input rst;
  input p_1_in;
  input ex_rd_enable_reg_0;
  input EXCLK_IBUF_BUFG;
  input [0:0]stall;
  input reg11__0;
  input jmp_addr1_carry__2_i_8;
  input [29:0]reg1_data;
  input pc1__0;
  input [30:0]Q;
  input [30:0]\pc_reg[31] ;
  input [0:0]S;
  input [29:0]npc;
  input [29:0]npc0;
  input [31:0]\ex_reg2_reg[31]_0 ;
  input \ex_reg2_reg[0]_0 ;
  input \ex_reg2_reg[1]_0 ;
  input \ex_reg2_reg[2]_0 ;
  input \ex_reg2_reg[3]_0 ;
  input \ex_reg2_reg[4]_0 ;
  input [23:0]reg2_data;
  input reg2_read_enable;
  input reg21__0;
  input \ex_reg2_reg[11]_0 ;
  input \ex_reg2_reg[12]_0 ;
  input \ex_reg2_reg[13]_0 ;
  input \ex_reg2_reg[14]_0 ;
  input \ex_reg2_reg[15]_0 ;
  input \ex_reg2_reg[16]_0 ;
  input \ex_reg2_reg[17]_0 ;
  input \ex_reg2_reg[18]_0 ;
  input \ex_reg2_reg[19]_0 ;
  input \ex_reg2_reg[20]_0 ;
  input \ex_reg2_reg[21]_0 ;
  input \ex_reg2_reg[22]_0 ;
  input \ex_reg2_reg[23]_0 ;
  input \ex_reg2_reg[24]_0 ;
  input \ex_reg2_reg[25]_0 ;
  input \ex_reg2_reg[26]_0 ;
  input \ex_reg2_reg[27]_0 ;
  input \ex_reg2_reg[28]_0 ;
  input \ex_reg2_reg[29]_0 ;
  input \ex_reg2_reg[30]_0 ;
  input \ex_reg2_reg[31]_1 ;
  input \ex_reg2_reg[11]_1 ;
  input reg1_read_enable;
  input jmp_addr1_carry__2_i_8_0;
  input \ex_reg2[7]_i_4 ;
  input _flush_id;
  input [3:0]\ex_reg2[31]_i_7_0 ;
  input jmp_addr1_carry__2_i_10_0;
  input \ex_reg2[31]_i_7_1 ;
  input jmp_addr1_carry__2_i_10_1;
  input \ex_reg2[31]_i_7_2 ;
  input [0:0]E;
  input [30:0]\ex_pc_reg[31]_0 ;
  input [1:0]\ex_reg1_reg[31]_0 ;
  input [5:0]\ex_reg2_reg[10]_0 ;
  input [31:0]\ex_Imm_reg[31]_0 ;
  input [4:0]\ex_rd_reg[4]_1 ;
  input [3:0]\ex_aluop_reg[3]_1 ;
  input [2:0]\ex_alusel_reg[2]_0 ;
  input [3:0]\ex_ctrlsel_reg[3]_0 ;
  input [3:0]\ex_width_reg[3]_1 ;
  input [0:0]\ex_jmp_addr_reg[1]_0 ;
  input [30:0]\ex_jmp_addr_reg[31]_0 ;
  input [30:0]\ex_prediction_reg[31]_0 ;
  input _jmp_enable;

  wire [30:0]D;
  wire [0:0]E;
  wire EXCLK_IBUF_BUFG;
  wire [30:0]Q;
  wire [0:0]S;
  wire _flush_id;
  wire _flush_id_i_2_n_0;
  wire _flush_id_i_3_n_0;
  wire _flush_id_i_4_n_0;
  wire _flush_id_i_5_n_0;
  wire _flush_id_reg;
  wire _flush_id_reg_0;
  wire _jmp_enable;
  wire _jmp_enable_i_100_n_0;
  wire _jmp_enable_i_101_n_0;
  wire _jmp_enable_i_102_n_0;
  wire _jmp_enable_i_103_n_0;
  wire _jmp_enable_i_104_n_0;
  wire _jmp_enable_i_105_n_0;
  wire _jmp_enable_i_106_n_0;
  wire _jmp_enable_i_107_n_0;
  wire _jmp_enable_i_108_n_0;
  wire _jmp_enable_i_109_n_0;
  wire _jmp_enable_i_110_n_0;
  wire _jmp_enable_i_111_n_0;
  wire _jmp_enable_i_112_n_0;
  wire _jmp_enable_i_113_n_0;
  wire _jmp_enable_i_114_n_0;
  wire _jmp_enable_i_115_n_0;
  wire _jmp_enable_i_117_n_0;
  wire _jmp_enable_i_118_n_0;
  wire _jmp_enable_i_119_n_0;
  wire _jmp_enable_i_120_n_0;
  wire _jmp_enable_i_121_n_0;
  wire _jmp_enable_i_122_n_0;
  wire _jmp_enable_i_123_n_0;
  wire _jmp_enable_i_124_n_0;
  wire _jmp_enable_i_126_n_0;
  wire _jmp_enable_i_127_n_0;
  wire _jmp_enable_i_128_n_0;
  wire _jmp_enable_i_129_n_0;
  wire _jmp_enable_i_130_n_0;
  wire _jmp_enable_i_131_n_0;
  wire _jmp_enable_i_132_n_0;
  wire _jmp_enable_i_133_n_0;
  wire _jmp_enable_i_134_n_0;
  wire _jmp_enable_i_135_n_0;
  wire _jmp_enable_i_136_n_0;
  wire _jmp_enable_i_137_n_0;
  wire _jmp_enable_i_138_n_0;
  wire _jmp_enable_i_139_n_0;
  wire _jmp_enable_i_140_n_0;
  wire _jmp_enable_i_141_n_0;
  wire _jmp_enable_i_142_n_0;
  wire _jmp_enable_i_143_n_0;
  wire _jmp_enable_i_144_n_0;
  wire _jmp_enable_i_145_n_0;
  wire _jmp_enable_i_146_n_0;
  wire _jmp_enable_i_147_n_0;
  wire _jmp_enable_i_148_n_0;
  wire _jmp_enable_i_149_n_0;
  wire _jmp_enable_i_150_n_0;
  wire _jmp_enable_i_151_n_0;
  wire _jmp_enable_i_152_n_0;
  wire _jmp_enable_i_153_n_0;
  wire _jmp_enable_i_154_n_0;
  wire _jmp_enable_i_155_n_0;
  wire _jmp_enable_i_156_n_0;
  wire _jmp_enable_i_157_n_0;
  wire _jmp_enable_i_15_n_0;
  wire _jmp_enable_i_16_n_0;
  wire _jmp_enable_i_17_n_0;
  wire _jmp_enable_i_18_n_0;
  wire _jmp_enable_i_19_n_0;
  wire _jmp_enable_i_20_n_0;
  wire _jmp_enable_i_21_n_0;
  wire _jmp_enable_i_22_n_0;
  wire _jmp_enable_i_24_n_0;
  wire _jmp_enable_i_25_n_0;
  wire _jmp_enable_i_26_n_0;
  wire _jmp_enable_i_28_n_0;
  wire _jmp_enable_i_29_n_0;
  wire _jmp_enable_i_2_n_0;
  wire _jmp_enable_i_30_n_0;
  wire _jmp_enable_i_32_n_0;
  wire _jmp_enable_i_33_n_0;
  wire _jmp_enable_i_34_n_0;
  wire _jmp_enable_i_36_n_0;
  wire _jmp_enable_i_37_n_0;
  wire _jmp_enable_i_38_n_0;
  wire _jmp_enable_i_39_n_0;
  wire _jmp_enable_i_3_n_0;
  wire _jmp_enable_i_40_n_0;
  wire _jmp_enable_i_41_n_0;
  wire _jmp_enable_i_42_n_0;
  wire _jmp_enable_i_43_n_0;
  wire _jmp_enable_i_45_n_0;
  wire _jmp_enable_i_46_n_0;
  wire _jmp_enable_i_47_n_0;
  wire _jmp_enable_i_48_n_0;
  wire _jmp_enable_i_49_n_0;
  wire _jmp_enable_i_4_n_0;
  wire _jmp_enable_i_50_n_0;
  wire _jmp_enable_i_51_n_0;
  wire _jmp_enable_i_52_n_0;
  wire _jmp_enable_i_54_n_0;
  wire _jmp_enable_i_55_n_0;
  wire _jmp_enable_i_56_n_0;
  wire _jmp_enable_i_57_n_0;
  wire _jmp_enable_i_58_n_0;
  wire _jmp_enable_i_59_n_0;
  wire _jmp_enable_i_5_n_0;
  wire _jmp_enable_i_60_n_0;
  wire _jmp_enable_i_61_n_0;
  wire _jmp_enable_i_63_n_0;
  wire _jmp_enable_i_64_n_0;
  wire _jmp_enable_i_65_n_0;
  wire _jmp_enable_i_66_n_0;
  wire _jmp_enable_i_68_n_0;
  wire _jmp_enable_i_69_n_0;
  wire _jmp_enable_i_6_n_0;
  wire _jmp_enable_i_70_n_0;
  wire _jmp_enable_i_71_n_0;
  wire _jmp_enable_i_73_n_0;
  wire _jmp_enable_i_74_n_0;
  wire _jmp_enable_i_75_n_0;
  wire _jmp_enable_i_76_n_0;
  wire _jmp_enable_i_78_n_0;
  wire _jmp_enable_i_79_n_0;
  wire _jmp_enable_i_80_n_0;
  wire _jmp_enable_i_81_n_0;
  wire _jmp_enable_i_82_n_0;
  wire _jmp_enable_i_83_n_0;
  wire _jmp_enable_i_84_n_0;
  wire _jmp_enable_i_85_n_0;
  wire _jmp_enable_i_87_n_0;
  wire _jmp_enable_i_88_n_0;
  wire _jmp_enable_i_89_n_0;
  wire _jmp_enable_i_90_n_0;
  wire _jmp_enable_i_91_n_0;
  wire _jmp_enable_i_92_n_0;
  wire _jmp_enable_i_93_n_0;
  wire _jmp_enable_i_94_n_0;
  wire _jmp_enable_i_96_n_0;
  wire _jmp_enable_i_97_n_0;
  wire _jmp_enable_i_98_n_0;
  wire _jmp_enable_i_99_n_0;
  wire _jmp_enable_i_9_n_0;
  wire _jmp_enable_reg_i_10_n_2;
  wire _jmp_enable_reg_i_10_n_3;
  wire _jmp_enable_reg_i_116_n_0;
  wire _jmp_enable_reg_i_116_n_1;
  wire _jmp_enable_reg_i_116_n_2;
  wire _jmp_enable_reg_i_116_n_3;
  wire _jmp_enable_reg_i_11_n_2;
  wire _jmp_enable_reg_i_11_n_3;
  wire _jmp_enable_reg_i_125_n_0;
  wire _jmp_enable_reg_i_125_n_1;
  wire _jmp_enable_reg_i_125_n_2;
  wire _jmp_enable_reg_i_125_n_3;
  wire _jmp_enable_reg_i_12_n_1;
  wire _jmp_enable_reg_i_12_n_2;
  wire _jmp_enable_reg_i_12_n_3;
  wire _jmp_enable_reg_i_13_n_1;
  wire _jmp_enable_reg_i_13_n_2;
  wire _jmp_enable_reg_i_13_n_3;
  wire _jmp_enable_reg_i_14_n_0;
  wire _jmp_enable_reg_i_14_n_1;
  wire _jmp_enable_reg_i_14_n_2;
  wire _jmp_enable_reg_i_14_n_3;
  wire _jmp_enable_reg_i_23_n_0;
  wire _jmp_enable_reg_i_23_n_1;
  wire _jmp_enable_reg_i_23_n_2;
  wire _jmp_enable_reg_i_23_n_3;
  wire _jmp_enable_reg_i_27_n_0;
  wire _jmp_enable_reg_i_27_n_1;
  wire _jmp_enable_reg_i_27_n_2;
  wire _jmp_enable_reg_i_27_n_3;
  wire _jmp_enable_reg_i_31_n_0;
  wire _jmp_enable_reg_i_31_n_1;
  wire _jmp_enable_reg_i_31_n_2;
  wire _jmp_enable_reg_i_31_n_3;
  wire _jmp_enable_reg_i_35_n_0;
  wire _jmp_enable_reg_i_35_n_1;
  wire _jmp_enable_reg_i_35_n_2;
  wire _jmp_enable_reg_i_35_n_3;
  wire _jmp_enable_reg_i_44_n_0;
  wire _jmp_enable_reg_i_44_n_1;
  wire _jmp_enable_reg_i_44_n_2;
  wire _jmp_enable_reg_i_44_n_3;
  wire _jmp_enable_reg_i_53_n_0;
  wire _jmp_enable_reg_i_53_n_1;
  wire _jmp_enable_reg_i_53_n_2;
  wire _jmp_enable_reg_i_53_n_3;
  wire _jmp_enable_reg_i_62_n_0;
  wire _jmp_enable_reg_i_62_n_1;
  wire _jmp_enable_reg_i_62_n_2;
  wire _jmp_enable_reg_i_62_n_3;
  wire _jmp_enable_reg_i_67_n_0;
  wire _jmp_enable_reg_i_67_n_1;
  wire _jmp_enable_reg_i_67_n_2;
  wire _jmp_enable_reg_i_67_n_3;
  wire _jmp_enable_reg_i_72_n_0;
  wire _jmp_enable_reg_i_72_n_1;
  wire _jmp_enable_reg_i_72_n_2;
  wire _jmp_enable_reg_i_72_n_3;
  wire _jmp_enable_reg_i_77_n_0;
  wire _jmp_enable_reg_i_77_n_1;
  wire _jmp_enable_reg_i_77_n_2;
  wire _jmp_enable_reg_i_77_n_3;
  wire _jmp_enable_reg_i_7_n_1;
  wire _jmp_enable_reg_i_7_n_2;
  wire _jmp_enable_reg_i_7_n_3;
  wire _jmp_enable_reg_i_86_n_0;
  wire _jmp_enable_reg_i_86_n_1;
  wire _jmp_enable_reg_i_86_n_2;
  wire _jmp_enable_reg_i_86_n_3;
  wire _jmp_enable_reg_i_8_n_2;
  wire _jmp_enable_reg_i_8_n_3;
  wire _jmp_enable_reg_i_95_n_0;
  wire _jmp_enable_reg_i_95_n_1;
  wire _jmp_enable_reg_i_95_n_2;
  wire _jmp_enable_reg_i_95_n_3;
  wire [3:0]ctrlsel_o;
  wire \ex0/beq ;
  wire \ex0/bge ;
  wire \ex0/bne ;
  wire [31:0]\ex0/data0 ;
  wire \ex0/jmp_enable1 ;
  wire [31:1]\ex0/p_0_in1_in ;
  wire [30:1]\ex0/p_0_out ;
  wire [31:31]\ex0/p_0_out__0 ;
  wire \ex0/p_1_in ;
  wire \ex0/p_2_in ;
  wire [31:0]ex_Imm;
  wire \ex_Imm_reg[10]_0 ;
  wire [31:0]\ex_Imm_reg[31]_0 ;
  wire \ex_Imm_reg[9]_0 ;
  wire [3:0]ex_aluop;
  wire [31:0]\ex_aluop_reg[3]_0 ;
  wire [3:0]\ex_aluop_reg[3]_1 ;
  wire [2:0]ex_alusel;
  wire [17:0]\ex_alusel_reg[1]_0 ;
  wire [2:0]\ex_alusel_reg[2]_0 ;
  wire [3:0]\ex_ctrlsel_reg[3]_0 ;
  wire [31:1]ex_jmp_addr;
  wire [0:0]\ex_jmp_addr_reg[1]_0 ;
  wire [30:0]\ex_jmp_addr_reg[31]_0 ;
  wire [31:1]ex_pc;
  wire [30:0]\ex_pc_reg[31]_0 ;
  wire [31:1]ex_prediction;
  wire [30:0]\ex_prediction_reg[31]_0 ;
  wire ex_rd_enable_i;
  wire ex_rd_enable_o;
  wire ex_rd_enable_reg_0;
  wire [4:0]\ex_rd_reg[4]_0 ;
  wire [4:0]\ex_rd_reg[4]_1 ;
  wire [31:0]ex_reg1;
  wire \ex_reg1[0]_i_1_n_0 ;
  wire \ex_reg1[10]_i_1_n_0 ;
  wire \ex_reg1[11]_i_1_n_0 ;
  wire \ex_reg1[12]_i_1_n_0 ;
  wire \ex_reg1[13]_i_1_n_0 ;
  wire \ex_reg1[14]_i_1_n_0 ;
  wire \ex_reg1[15]_i_1_n_0 ;
  wire \ex_reg1[16]_i_1_n_0 ;
  wire \ex_reg1[17]_i_1_n_0 ;
  wire \ex_reg1[18]_i_1_n_0 ;
  wire \ex_reg1[19]_i_1_n_0 ;
  wire \ex_reg1[1]_i_1_n_0 ;
  wire \ex_reg1[20]_i_1_n_0 ;
  wire \ex_reg1[21]_i_1_n_0 ;
  wire \ex_reg1[22]_i_1_n_0 ;
  wire \ex_reg1[23]_i_1_n_0 ;
  wire \ex_reg1[24]_i_1_n_0 ;
  wire \ex_reg1[25]_i_1_n_0 ;
  wire \ex_reg1[26]_i_1_n_0 ;
  wire \ex_reg1[27]_i_1_n_0 ;
  wire \ex_reg1[28]_i_1_n_0 ;
  wire \ex_reg1[29]_i_1_n_0 ;
  wire \ex_reg1[29]_i_3_n_0 ;
  wire \ex_reg1[29]_i_4_n_0 ;
  wire \ex_reg1[2]_i_1_n_0 ;
  wire \ex_reg1[3]_i_1_n_0 ;
  wire \ex_reg1[4]_i_1_n_0 ;
  wire \ex_reg1[5]_i_1_n_0 ;
  wire \ex_reg1[6]_i_1_n_0 ;
  wire \ex_reg1[7]_i_1_n_0 ;
  wire \ex_reg1[8]_i_1_n_0 ;
  wire \ex_reg1[9]_i_1_n_0 ;
  wire [1:0]\ex_reg1_reg[31]_0 ;
  wire [31:0]ex_reg2;
  wire \ex_reg2[0]_i_1_n_0 ;
  wire \ex_reg2[10]_i_11_n_0 ;
  wire \ex_reg2[10]_i_8_n_0 ;
  wire \ex_reg2[11]_i_1_n_0 ;
  wire \ex_reg2[11]_i_2_n_0 ;
  wire \ex_reg2[12]_i_1_n_0 ;
  wire \ex_reg2[12]_i_4_n_0 ;
  wire \ex_reg2[13]_i_1_n_0 ;
  wire \ex_reg2[13]_i_4_n_0 ;
  wire \ex_reg2[14]_i_1_n_0 ;
  wire \ex_reg2[14]_i_4_n_0 ;
  wire \ex_reg2[15]_i_1_n_0 ;
  wire \ex_reg2[15]_i_4_n_0 ;
  wire \ex_reg2[16]_i_1_n_0 ;
  wire \ex_reg2[16]_i_4_n_0 ;
  wire \ex_reg2[17]_i_1_n_0 ;
  wire \ex_reg2[17]_i_4_n_0 ;
  wire \ex_reg2[18]_i_1_n_0 ;
  wire \ex_reg2[18]_i_4_n_0 ;
  wire \ex_reg2[19]_i_1_n_0 ;
  wire \ex_reg2[19]_i_4_n_0 ;
  wire \ex_reg2[1]_i_1_n_0 ;
  wire \ex_reg2[20]_i_1_n_0 ;
  wire \ex_reg2[20]_i_4_n_0 ;
  wire \ex_reg2[21]_i_1_n_0 ;
  wire \ex_reg2[21]_i_4_n_0 ;
  wire \ex_reg2[22]_i_1_n_0 ;
  wire \ex_reg2[22]_i_4_n_0 ;
  wire \ex_reg2[23]_i_1_n_0 ;
  wire \ex_reg2[23]_i_4_n_0 ;
  wire \ex_reg2[24]_i_1_n_0 ;
  wire \ex_reg2[24]_i_4_n_0 ;
  wire \ex_reg2[25]_i_1_n_0 ;
  wire \ex_reg2[25]_i_4_n_0 ;
  wire \ex_reg2[26]_i_1_n_0 ;
  wire \ex_reg2[26]_i_4_n_0 ;
  wire \ex_reg2[27]_i_1_n_0 ;
  wire \ex_reg2[27]_i_4_n_0 ;
  wire \ex_reg2[28]_i_1_n_0 ;
  wire \ex_reg2[28]_i_4_n_0 ;
  wire \ex_reg2[29]_i_1_n_0 ;
  wire \ex_reg2[29]_i_4_n_0 ;
  wire \ex_reg2[2]_i_1_n_0 ;
  wire \ex_reg2[30]_i_1_n_0 ;
  wire \ex_reg2[30]_i_4_n_0 ;
  wire \ex_reg2[31]_i_15_n_0 ;
  wire \ex_reg2[31]_i_16_n_0 ;
  wire \ex_reg2[31]_i_1_n_0 ;
  wire \ex_reg2[31]_i_4_n_0 ;
  wire \ex_reg2[31]_i_6_n_0 ;
  wire [3:0]\ex_reg2[31]_i_7_0 ;
  wire \ex_reg2[31]_i_7_1 ;
  wire \ex_reg2[31]_i_7_2 ;
  wire \ex_reg2[3]_i_1_n_0 ;
  wire \ex_reg2[4]_i_1_n_0 ;
  wire \ex_reg2[7]_i_4 ;
  wire \ex_reg2_reg[0]_0 ;
  wire [5:0]\ex_reg2_reg[10]_0 ;
  wire \ex_reg2_reg[11]_0 ;
  wire \ex_reg2_reg[11]_1 ;
  wire \ex_reg2_reg[12]_0 ;
  wire \ex_reg2_reg[13]_0 ;
  wire \ex_reg2_reg[14]_0 ;
  wire \ex_reg2_reg[15]_0 ;
  wire \ex_reg2_reg[16]_0 ;
  wire \ex_reg2_reg[17]_0 ;
  wire \ex_reg2_reg[18]_0 ;
  wire \ex_reg2_reg[19]_0 ;
  wire \ex_reg2_reg[1]_0 ;
  wire \ex_reg2_reg[20]_0 ;
  wire \ex_reg2_reg[21]_0 ;
  wire \ex_reg2_reg[22]_0 ;
  wire \ex_reg2_reg[23]_0 ;
  wire \ex_reg2_reg[24]_0 ;
  wire \ex_reg2_reg[25]_0 ;
  wire \ex_reg2_reg[26]_0 ;
  wire \ex_reg2_reg[27]_0 ;
  wire \ex_reg2_reg[28]_0 ;
  wire \ex_reg2_reg[29]_0 ;
  wire \ex_reg2_reg[2]_0 ;
  wire \ex_reg2_reg[30]_0 ;
  wire [31:0]\ex_reg2_reg[31]_0 ;
  wire \ex_reg2_reg[31]_1 ;
  wire \ex_reg2_reg[3]_0 ;
  wire \ex_reg2_reg[4]_0 ;
  wire [3:0]ex_width;
  wire [3:0]\ex_width_reg[3]_0 ;
  wire [3:0]\ex_width_reg[3]_1 ;
  wire flush_id;
  wire jmp_addr1_carry__2_i_10_0;
  wire jmp_addr1_carry__2_i_10_1;
  wire jmp_addr1_carry__2_i_15_n_0;
  wire jmp_addr1_carry__2_i_16_n_0;
  wire jmp_addr1_carry__2_i_8;
  wire jmp_addr1_carry__2_i_8_0;
  wire jmp_enable;
  wire [31:1]jmp_target;
  wire \mem_mem_addr[15]_i_2_n_0 ;
  wire \mem_mem_addr[15]_i_3_n_0 ;
  wire \mem_mem_addr[16]_i_2_n_0 ;
  wire \mem_mem_addr[16]_i_3_n_0 ;
  wire \mem_mem_addr[17]_i_2_n_0 ;
  wire \mem_mem_addr[17]_i_3_n_0 ;
  wire \mem_mem_addr[17]_i_4_n_0 ;
  wire \mem_mem_addr[8]_i_2_n_0 ;
  wire \mem_mem_addr[8]_i_3_n_0 ;
  wire \mem_mem_addr[8]_i_4_n_0 ;
  wire \mem_rd_data[0]_i_13_n_0 ;
  wire \mem_rd_data[0]_i_14_n_0 ;
  wire \mem_rd_data[0]_i_15_n_0 ;
  wire \mem_rd_data[0]_i_16_n_0 ;
  wire \mem_rd_data[0]_i_17_n_0 ;
  wire \mem_rd_data[0]_i_18_n_0 ;
  wire \mem_rd_data[0]_i_19_n_0 ;
  wire \mem_rd_data[0]_i_2_n_0 ;
  wire \mem_rd_data[0]_i_3_n_0 ;
  wire \mem_rd_data[0]_i_4_n_0 ;
  wire \mem_rd_data[0]_i_6_n_0 ;
  wire \mem_rd_data[0]_i_7_n_0 ;
  wire \mem_rd_data[0]_i_8_n_0 ;
  wire \mem_rd_data[0]_i_9_n_0 ;
  wire \mem_rd_data[10]_i_2_n_0 ;
  wire \mem_rd_data[10]_i_3_n_0 ;
  wire \mem_rd_data[10]_i_4_n_0 ;
  wire \mem_rd_data[10]_i_5_n_0 ;
  wire \mem_rd_data[10]_i_6_n_0 ;
  wire \mem_rd_data[10]_i_7_n_0 ;
  wire \mem_rd_data[10]_i_8_n_0 ;
  wire \mem_rd_data[11]_i_2_n_0 ;
  wire \mem_rd_data[11]_i_3_n_0 ;
  wire \mem_rd_data[11]_i_4_n_0 ;
  wire \mem_rd_data[11]_i_5_n_0 ;
  wire \mem_rd_data[11]_i_6_n_0 ;
  wire \mem_rd_data[11]_i_7_n_0 ;
  wire \mem_rd_data[11]_i_8_n_0 ;
  wire \mem_rd_data[11]_i_9_n_0 ;
  wire \mem_rd_data[12]_i_10_n_0 ;
  wire \mem_rd_data[12]_i_11_n_0 ;
  wire \mem_rd_data[12]_i_2_n_0 ;
  wire \mem_rd_data[12]_i_3_n_0 ;
  wire \mem_rd_data[12]_i_4_n_0 ;
  wire \mem_rd_data[12]_i_5_n_0 ;
  wire \mem_rd_data[12]_i_6_n_0 ;
  wire \mem_rd_data[12]_i_7_n_0 ;
  wire \mem_rd_data[12]_i_8_n_0 ;
  wire \mem_rd_data[12]_i_9_n_0 ;
  wire \mem_rd_data[13]_i_10_n_0 ;
  wire \mem_rd_data[13]_i_11_n_0 ;
  wire \mem_rd_data[13]_i_2_n_0 ;
  wire \mem_rd_data[13]_i_3_n_0 ;
  wire \mem_rd_data[13]_i_4_n_0 ;
  wire \mem_rd_data[13]_i_5_n_0 ;
  wire \mem_rd_data[13]_i_6_n_0 ;
  wire \mem_rd_data[13]_i_7_n_0 ;
  wire \mem_rd_data[13]_i_8_n_0 ;
  wire \mem_rd_data[13]_i_9_n_0 ;
  wire \mem_rd_data[14]_i_10_n_0 ;
  wire \mem_rd_data[14]_i_11_n_0 ;
  wire \mem_rd_data[14]_i_12_n_0 ;
  wire \mem_rd_data[14]_i_2_n_0 ;
  wire \mem_rd_data[14]_i_3_n_0 ;
  wire \mem_rd_data[14]_i_4_n_0 ;
  wire \mem_rd_data[14]_i_5_n_0 ;
  wire \mem_rd_data[14]_i_6_n_0 ;
  wire \mem_rd_data[14]_i_7_n_0 ;
  wire \mem_rd_data[14]_i_8_n_0 ;
  wire \mem_rd_data[14]_i_9_n_0 ;
  wire \mem_rd_data[15]_i_10_n_0 ;
  wire \mem_rd_data[15]_i_11_n_0 ;
  wire \mem_rd_data[15]_i_12_n_0 ;
  wire \mem_rd_data[15]_i_14_n_0 ;
  wire \mem_rd_data[15]_i_15_n_0 ;
  wire \mem_rd_data[15]_i_16_n_0 ;
  wire \mem_rd_data[15]_i_22_n_0 ;
  wire \mem_rd_data[15]_i_23_n_0 ;
  wire \mem_rd_data[15]_i_24_n_0 ;
  wire \mem_rd_data[15]_i_25_n_0 ;
  wire \mem_rd_data[15]_i_2_n_0 ;
  wire \mem_rd_data[15]_i_30_n_0 ;
  wire \mem_rd_data[15]_i_31_n_0 ;
  wire \mem_rd_data[15]_i_32_n_0 ;
  wire \mem_rd_data[15]_i_33_n_0 ;
  wire \mem_rd_data[15]_i_3_n_0 ;
  wire \mem_rd_data[15]_i_4_n_0 ;
  wire \mem_rd_data[15]_i_5_n_0 ;
  wire \mem_rd_data[15]_i_6_n_0 ;
  wire \mem_rd_data[15]_i_7_n_0 ;
  wire \mem_rd_data[15]_i_8_n_0 ;
  wire \mem_rd_data[15]_i_9_n_0 ;
  wire \mem_rd_data[16]_i_10_n_0 ;
  wire \mem_rd_data[16]_i_11_n_0 ;
  wire \mem_rd_data[16]_i_12_n_0 ;
  wire \mem_rd_data[16]_i_13_n_0 ;
  wire \mem_rd_data[16]_i_14_n_0 ;
  wire \mem_rd_data[16]_i_15_n_0 ;
  wire \mem_rd_data[16]_i_16_n_0 ;
  wire \mem_rd_data[16]_i_17_n_0 ;
  wire \mem_rd_data[16]_i_18_n_0 ;
  wire \mem_rd_data[16]_i_19_n_0 ;
  wire \mem_rd_data[16]_i_2_n_0 ;
  wire \mem_rd_data[16]_i_3_n_0 ;
  wire \mem_rd_data[16]_i_4_n_0 ;
  wire \mem_rd_data[16]_i_5_n_0 ;
  wire \mem_rd_data[16]_i_6_n_0 ;
  wire \mem_rd_data[16]_i_7_n_0 ;
  wire \mem_rd_data[16]_i_8_n_0 ;
  wire \mem_rd_data[16]_i_9_n_0 ;
  wire \mem_rd_data[17]_i_10_n_0 ;
  wire \mem_rd_data[17]_i_2_n_0 ;
  wire \mem_rd_data[17]_i_3_n_0 ;
  wire \mem_rd_data[17]_i_4_n_0 ;
  wire \mem_rd_data[17]_i_5_n_0 ;
  wire \mem_rd_data[17]_i_6_n_0 ;
  wire \mem_rd_data[17]_i_7_n_0 ;
  wire \mem_rd_data[17]_i_8_n_0 ;
  wire \mem_rd_data[17]_i_9_n_0 ;
  wire \mem_rd_data[18]_i_10_n_0 ;
  wire \mem_rd_data[18]_i_11_n_0 ;
  wire \mem_rd_data[18]_i_16_n_0 ;
  wire \mem_rd_data[18]_i_17_n_0 ;
  wire \mem_rd_data[18]_i_18_n_0 ;
  wire \mem_rd_data[18]_i_19_n_0 ;
  wire \mem_rd_data[18]_i_20_n_0 ;
  wire \mem_rd_data[18]_i_21_n_0 ;
  wire \mem_rd_data[18]_i_22_n_0 ;
  wire \mem_rd_data[18]_i_2_n_0 ;
  wire \mem_rd_data[18]_i_3_n_0 ;
  wire \mem_rd_data[18]_i_4_n_0 ;
  wire \mem_rd_data[18]_i_5_n_0 ;
  wire \mem_rd_data[18]_i_6_n_0 ;
  wire \mem_rd_data[18]_i_8_n_0 ;
  wire \mem_rd_data[18]_i_9_n_0 ;
  wire \mem_rd_data[19]_i_10_n_0 ;
  wire \mem_rd_data[19]_i_11_n_0 ;
  wire \mem_rd_data[19]_i_12_n_0 ;
  wire \mem_rd_data[19]_i_13_n_0 ;
  wire \mem_rd_data[19]_i_14_n_0 ;
  wire \mem_rd_data[19]_i_15_n_0 ;
  wire \mem_rd_data[19]_i_16_n_0 ;
  wire \mem_rd_data[19]_i_17_n_0 ;
  wire \mem_rd_data[19]_i_18_n_0 ;
  wire \mem_rd_data[19]_i_2_n_0 ;
  wire \mem_rd_data[19]_i_3_n_0 ;
  wire \mem_rd_data[19]_i_4_n_0 ;
  wire \mem_rd_data[19]_i_5_n_0 ;
  wire \mem_rd_data[19]_i_6_n_0 ;
  wire \mem_rd_data[19]_i_7_n_0 ;
  wire \mem_rd_data[19]_i_8_n_0 ;
  wire \mem_rd_data[19]_i_9_n_0 ;
  wire \mem_rd_data[1]_i_2_n_0 ;
  wire \mem_rd_data[1]_i_3_n_0 ;
  wire \mem_rd_data[1]_i_4_n_0 ;
  wire \mem_rd_data[1]_i_5_n_0 ;
  wire \mem_rd_data[1]_i_6_n_0 ;
  wire \mem_rd_data[1]_i_7_n_0 ;
  wire \mem_rd_data[1]_i_8_n_0 ;
  wire \mem_rd_data[1]_i_9_n_0 ;
  wire \mem_rd_data[20]_i_2_n_0 ;
  wire \mem_rd_data[20]_i_3_n_0 ;
  wire \mem_rd_data[20]_i_4_n_0 ;
  wire \mem_rd_data[20]_i_5_n_0 ;
  wire \mem_rd_data[20]_i_6_n_0 ;
  wire \mem_rd_data[20]_i_7_n_0 ;
  wire \mem_rd_data[20]_i_8_n_0 ;
  wire \mem_rd_data[21]_i_2_n_0 ;
  wire \mem_rd_data[21]_i_3_n_0 ;
  wire \mem_rd_data[21]_i_4_n_0 ;
  wire \mem_rd_data[21]_i_5_n_0 ;
  wire \mem_rd_data[21]_i_6_n_0 ;
  wire \mem_rd_data[21]_i_7_n_0 ;
  wire \mem_rd_data[21]_i_8_n_0 ;
  wire \mem_rd_data[22]_i_2_n_0 ;
  wire \mem_rd_data[22]_i_3_n_0 ;
  wire \mem_rd_data[22]_i_4_n_0 ;
  wire \mem_rd_data[22]_i_5_n_0 ;
  wire \mem_rd_data[22]_i_6_n_0 ;
  wire \mem_rd_data[22]_i_7_n_0 ;
  wire \mem_rd_data[22]_i_8_n_0 ;
  wire \mem_rd_data[22]_i_9_n_0 ;
  wire \mem_rd_data[23]_i_14_n_0 ;
  wire \mem_rd_data[23]_i_15_n_0 ;
  wire \mem_rd_data[23]_i_16_n_0 ;
  wire \mem_rd_data[23]_i_17_n_0 ;
  wire \mem_rd_data[23]_i_2_n_0 ;
  wire \mem_rd_data[23]_i_3_n_0 ;
  wire \mem_rd_data[23]_i_4_n_0 ;
  wire \mem_rd_data[23]_i_5_n_0 ;
  wire \mem_rd_data[23]_i_6_n_0 ;
  wire \mem_rd_data[23]_i_7_n_0 ;
  wire \mem_rd_data[23]_i_9_n_0 ;
  wire \mem_rd_data[24]_i_10_n_0 ;
  wire \mem_rd_data[24]_i_2_n_0 ;
  wire \mem_rd_data[24]_i_3_n_0 ;
  wire \mem_rd_data[24]_i_4_n_0 ;
  wire \mem_rd_data[24]_i_5_n_0 ;
  wire \mem_rd_data[24]_i_6_n_0 ;
  wire \mem_rd_data[24]_i_7_n_0 ;
  wire \mem_rd_data[24]_i_8_n_0 ;
  wire \mem_rd_data[24]_i_9_n_0 ;
  wire \mem_rd_data[25]_i_10_n_0 ;
  wire \mem_rd_data[25]_i_11_n_0 ;
  wire \mem_rd_data[25]_i_12_n_0 ;
  wire \mem_rd_data[25]_i_13_n_0 ;
  wire \mem_rd_data[25]_i_14_n_0 ;
  wire \mem_rd_data[25]_i_15_n_0 ;
  wire \mem_rd_data[25]_i_16_n_0 ;
  wire \mem_rd_data[25]_i_2_n_0 ;
  wire \mem_rd_data[25]_i_3_n_0 ;
  wire \mem_rd_data[25]_i_4_n_0 ;
  wire \mem_rd_data[25]_i_5_n_0 ;
  wire \mem_rd_data[25]_i_6_n_0 ;
  wire \mem_rd_data[25]_i_7_n_0 ;
  wire \mem_rd_data[25]_i_8_n_0 ;
  wire \mem_rd_data[25]_i_9_n_0 ;
  wire \mem_rd_data[26]_i_2_n_0 ;
  wire \mem_rd_data[26]_i_3_n_0 ;
  wire \mem_rd_data[26]_i_4_n_0 ;
  wire \mem_rd_data[26]_i_5_n_0 ;
  wire \mem_rd_data[27]_i_2_n_0 ;
  wire \mem_rd_data[27]_i_3_n_0 ;
  wire \mem_rd_data[27]_i_4_n_0 ;
  wire \mem_rd_data[27]_i_5_n_0 ;
  wire \mem_rd_data[27]_i_6_n_0 ;
  wire \mem_rd_data[27]_i_7_n_0 ;
  wire \mem_rd_data[27]_i_8_n_0 ;
  wire \mem_rd_data[28]_i_2_n_0 ;
  wire \mem_rd_data[28]_i_3_n_0 ;
  wire \mem_rd_data[28]_i_4_n_0 ;
  wire \mem_rd_data[28]_i_5_n_0 ;
  wire \mem_rd_data[28]_i_6_n_0 ;
  wire \mem_rd_data[28]_i_7_n_0 ;
  wire \mem_rd_data[29]_i_10_n_0 ;
  wire \mem_rd_data[29]_i_11_n_0 ;
  wire \mem_rd_data[29]_i_12_n_0 ;
  wire \mem_rd_data[29]_i_13_n_0 ;
  wire \mem_rd_data[29]_i_14_n_0 ;
  wire \mem_rd_data[29]_i_15_n_0 ;
  wire \mem_rd_data[29]_i_2_n_0 ;
  wire \mem_rd_data[29]_i_3_n_0 ;
  wire \mem_rd_data[29]_i_4_n_0 ;
  wire \mem_rd_data[29]_i_5_n_0 ;
  wire \mem_rd_data[29]_i_6_n_0 ;
  wire \mem_rd_data[29]_i_7_n_0 ;
  wire \mem_rd_data[29]_i_8_n_0 ;
  wire \mem_rd_data[29]_i_9_n_0 ;
  wire \mem_rd_data[2]_i_2_n_0 ;
  wire \mem_rd_data[2]_i_3_n_0 ;
  wire \mem_rd_data[2]_i_4_n_0 ;
  wire \mem_rd_data[2]_i_5_n_0 ;
  wire \mem_rd_data[2]_i_6_n_0 ;
  wire \mem_rd_data[2]_i_7_n_0 ;
  wire \mem_rd_data[2]_i_8_n_0 ;
  wire \mem_rd_data[30]_i_2_n_0 ;
  wire \mem_rd_data[30]_i_3_n_0 ;
  wire \mem_rd_data[30]_i_4_n_0 ;
  wire \mem_rd_data[30]_i_5_n_0 ;
  wire \mem_rd_data[30]_i_6_n_0 ;
  wire \mem_rd_data[30]_i_7_n_0 ;
  wire \mem_rd_data[30]_i_8_n_0 ;
  wire \mem_rd_data[30]_i_9_n_0 ;
  wire \mem_rd_data[31]_i_10_n_0 ;
  wire \mem_rd_data[31]_i_11_n_0 ;
  wire \mem_rd_data[31]_i_12_n_0 ;
  wire \mem_rd_data[31]_i_13_n_0 ;
  wire \mem_rd_data[31]_i_14_n_0 ;
  wire \mem_rd_data[31]_i_19_n_0 ;
  wire \mem_rd_data[31]_i_20_n_0 ;
  wire \mem_rd_data[31]_i_21_n_0 ;
  wire \mem_rd_data[31]_i_22_n_0 ;
  wire \mem_rd_data[31]_i_23_n_0 ;
  wire \mem_rd_data[31]_i_24_n_0 ;
  wire \mem_rd_data[31]_i_25_n_0 ;
  wire \mem_rd_data[31]_i_26_n_0 ;
  wire \mem_rd_data[31]_i_2_n_0 ;
  wire \mem_rd_data[31]_i_31_n_0 ;
  wire \mem_rd_data[31]_i_32_n_0 ;
  wire \mem_rd_data[31]_i_33_n_0 ;
  wire \mem_rd_data[31]_i_34_n_0 ;
  wire \mem_rd_data[31]_i_36_n_0 ;
  wire \mem_rd_data[31]_i_37_n_0 ;
  wire \mem_rd_data[31]_i_38_n_0 ;
  wire \mem_rd_data[31]_i_3_n_0 ;
  wire \mem_rd_data[31]_i_4_n_0 ;
  wire \mem_rd_data[31]_i_5_n_0 ;
  wire \mem_rd_data[31]_i_6_n_0 ;
  wire \mem_rd_data[31]_i_7_n_0 ;
  wire \mem_rd_data[31]_i_8_n_0 ;
  wire \mem_rd_data[3]_i_2_n_0 ;
  wire \mem_rd_data[3]_i_3_n_0 ;
  wire \mem_rd_data[3]_i_4_n_0 ;
  wire \mem_rd_data[3]_i_5_n_0 ;
  wire \mem_rd_data[3]_i_6_n_0 ;
  wire \mem_rd_data[3]_i_7_n_0 ;
  wire \mem_rd_data[3]_i_8_n_0 ;
  wire \mem_rd_data[4]_i_2_n_0 ;
  wire \mem_rd_data[4]_i_3_n_0 ;
  wire \mem_rd_data[4]_i_4_n_0 ;
  wire \mem_rd_data[4]_i_5_n_0 ;
  wire \mem_rd_data[4]_i_6_n_0 ;
  wire \mem_rd_data[4]_i_7_n_0 ;
  wire \mem_rd_data[5]_i_2_n_0 ;
  wire \mem_rd_data[5]_i_3_n_0 ;
  wire \mem_rd_data[5]_i_4_n_0 ;
  wire \mem_rd_data[5]_i_5_n_0 ;
  wire \mem_rd_data[5]_i_6_n_0 ;
  wire \mem_rd_data[5]_i_7_n_0 ;
  wire \mem_rd_data[5]_i_8_n_0 ;
  wire \mem_rd_data[6]_i_2_n_0 ;
  wire \mem_rd_data[6]_i_3_n_0 ;
  wire \mem_rd_data[6]_i_4_n_0 ;
  wire \mem_rd_data[6]_i_5_n_0 ;
  wire \mem_rd_data[6]_i_6_n_0 ;
  wire \mem_rd_data[6]_i_7_n_0 ;
  wire \mem_rd_data[6]_i_8_n_0 ;
  wire \mem_rd_data[7]_i_10_n_0 ;
  wire \mem_rd_data[7]_i_12_n_0 ;
  wire \mem_rd_data[7]_i_17_n_0 ;
  wire \mem_rd_data[7]_i_18_n_0 ;
  wire \mem_rd_data[7]_i_19_n_0 ;
  wire \mem_rd_data[7]_i_20_n_0 ;
  wire \mem_rd_data[7]_i_2_n_0 ;
  wire \mem_rd_data[7]_i_3_n_0 ;
  wire \mem_rd_data[7]_i_4_n_0 ;
  wire \mem_rd_data[7]_i_5_n_0 ;
  wire \mem_rd_data[7]_i_6_n_0 ;
  wire \mem_rd_data[7]_i_7_n_0 ;
  wire \mem_rd_data[7]_i_8_n_0 ;
  wire \mem_rd_data[7]_i_9_n_0 ;
  wire \mem_rd_data[8]_i_10_n_0 ;
  wire \mem_rd_data[8]_i_11_n_0 ;
  wire \mem_rd_data[8]_i_12_n_0 ;
  wire \mem_rd_data[8]_i_13_n_0 ;
  wire \mem_rd_data[8]_i_14_n_0 ;
  wire \mem_rd_data[8]_i_15_n_0 ;
  wire \mem_rd_data[8]_i_16_n_0 ;
  wire \mem_rd_data[8]_i_2_n_0 ;
  wire \mem_rd_data[8]_i_3_n_0 ;
  wire \mem_rd_data[8]_i_4_n_0 ;
  wire \mem_rd_data[8]_i_5_n_0 ;
  wire \mem_rd_data[8]_i_6_n_0 ;
  wire \mem_rd_data[8]_i_7_n_0 ;
  wire \mem_rd_data[8]_i_8_n_0 ;
  wire \mem_rd_data[8]_i_9_n_0 ;
  wire \mem_rd_data[9]_i_2_n_0 ;
  wire \mem_rd_data[9]_i_3_n_0 ;
  wire \mem_rd_data[9]_i_4_n_0 ;
  wire \mem_rd_data[9]_i_5_n_0 ;
  wire \mem_rd_data[9]_i_6_n_0 ;
  wire \mem_rd_data[9]_i_7_n_0 ;
  wire \mem_rd_data[9]_i_8_n_0 ;
  wire \mem_rd_data_reg[0]_i_5_n_0 ;
  wire \mem_rd_data_reg[0]_i_5_n_1 ;
  wire \mem_rd_data_reg[0]_i_5_n_2 ;
  wire \mem_rd_data_reg[0]_i_5_n_3 ;
  wire \mem_rd_data_reg[15]_i_13_n_0 ;
  wire \mem_rd_data_reg[15]_i_13_n_1 ;
  wire \mem_rd_data_reg[15]_i_13_n_2 ;
  wire \mem_rd_data_reg[15]_i_13_n_3 ;
  wire \mem_rd_data_reg[15]_i_17_n_0 ;
  wire \mem_rd_data_reg[15]_i_17_n_1 ;
  wire \mem_rd_data_reg[15]_i_17_n_2 ;
  wire \mem_rd_data_reg[15]_i_17_n_3 ;
  wire \mem_rd_data_reg[18]_i_7_n_0 ;
  wire \mem_rd_data_reg[18]_i_7_n_1 ;
  wire \mem_rd_data_reg[18]_i_7_n_2 ;
  wire \mem_rd_data_reg[18]_i_7_n_3 ;
  wire \mem_rd_data_reg[23]_i_8_n_0 ;
  wire \mem_rd_data_reg[23]_i_8_n_1 ;
  wire \mem_rd_data_reg[23]_i_8_n_2 ;
  wire \mem_rd_data_reg[23]_i_8_n_3 ;
  wire \mem_rd_data_reg[31]_i_15_n_0 ;
  wire \mem_rd_data_reg[31]_i_15_n_1 ;
  wire \mem_rd_data_reg[31]_i_15_n_2 ;
  wire \mem_rd_data_reg[31]_i_15_n_3 ;
  wire \mem_rd_data_reg[31]_i_9_n_1 ;
  wire \mem_rd_data_reg[31]_i_9_n_2 ;
  wire \mem_rd_data_reg[31]_i_9_n_3 ;
  wire \mem_rd_data_reg[7]_i_11_n_0 ;
  wire \mem_rd_data_reg[7]_i_11_n_1 ;
  wire \mem_rd_data_reg[7]_i_11_n_2 ;
  wire \mem_rd_data_reg[7]_i_11_n_3 ;
  wire [29:0]npc;
  wire [29:0]npc0;
  wire \npc[12]_i_2_n_0 ;
  wire \npc[12]_i_3_n_0 ;
  wire \npc[12]_i_4_n_0 ;
  wire \npc[12]_i_5_n_0 ;
  wire \npc[16]_i_2_n_0 ;
  wire \npc[16]_i_3_n_0 ;
  wire \npc[16]_i_4_n_0 ;
  wire \npc[16]_i_5_n_0 ;
  wire \npc[20]_i_2_n_0 ;
  wire \npc[20]_i_3_n_0 ;
  wire \npc[20]_i_4_n_0 ;
  wire \npc[20]_i_5_n_0 ;
  wire \npc[24]_i_2_n_0 ;
  wire \npc[24]_i_3_n_0 ;
  wire \npc[24]_i_4_n_0 ;
  wire \npc[24]_i_5_n_0 ;
  wire \npc[28]_i_2_n_0 ;
  wire \npc[28]_i_3_n_0 ;
  wire \npc[28]_i_4_n_0 ;
  wire \npc[28]_i_5_n_0 ;
  wire \npc[31]_i_5_n_0 ;
  wire \npc[31]_i_6_n_0 ;
  wire [30:0]\npc[31]_i_7_0 ;
  wire \npc[31]_i_7_n_0 ;
  wire \npc[4]_i_2_n_0 ;
  wire \npc[4]_i_3_n_0 ;
  wire \npc[4]_i_4_n_0 ;
  wire \npc[4]_i_6_n_0 ;
  wire \npc[8]_i_2_n_0 ;
  wire \npc[8]_i_3_n_0 ;
  wire \npc[8]_i_4_n_0 ;
  wire \npc[8]_i_5_n_0 ;
  wire \npc_reg[12]_i_1_n_0 ;
  wire \npc_reg[12]_i_1_n_1 ;
  wire \npc_reg[12]_i_1_n_2 ;
  wire \npc_reg[12]_i_1_n_3 ;
  wire \npc_reg[16]_i_1_n_0 ;
  wire \npc_reg[16]_i_1_n_1 ;
  wire \npc_reg[16]_i_1_n_2 ;
  wire \npc_reg[16]_i_1_n_3 ;
  wire \npc_reg[20]_i_1_n_0 ;
  wire \npc_reg[20]_i_1_n_1 ;
  wire \npc_reg[20]_i_1_n_2 ;
  wire \npc_reg[20]_i_1_n_3 ;
  wire \npc_reg[24]_i_1_n_0 ;
  wire \npc_reg[24]_i_1_n_1 ;
  wire \npc_reg[24]_i_1_n_2 ;
  wire \npc_reg[24]_i_1_n_3 ;
  wire \npc_reg[28]_i_1_n_0 ;
  wire \npc_reg[28]_i_1_n_1 ;
  wire \npc_reg[28]_i_1_n_2 ;
  wire \npc_reg[28]_i_1_n_3 ;
  wire \npc_reg[2] ;
  wire \npc_reg[2]_0 ;
  wire \npc_reg[31]_i_2_n_2 ;
  wire \npc_reg[31]_i_2_n_3 ;
  wire \npc_reg[3] ;
  wire \npc_reg[4]_i_1_n_0 ;
  wire \npc_reg[4]_i_1_n_1 ;
  wire \npc_reg[4]_i_1_n_2 ;
  wire \npc_reg[4]_i_1_n_3 ;
  wire \npc_reg[8]_i_1_n_0 ;
  wire \npc_reg[8]_i_1_n_1 ;
  wire \npc_reg[8]_i_1_n_2 ;
  wire \npc_reg[8]_i_1_n_3 ;
  wire p_1_in;
  wire pc1__0;
  wire \pc[31]_i_10_n_0 ;
  wire \pc[31]_i_11_n_0 ;
  wire \pc[31]_i_4_n_0 ;
  wire \pc[31]_i_5_n_0 ;
  wire \pc[31]_i_6_n_0 ;
  wire \pc[31]_i_8_n_0 ;
  wire \pc[31]_i_9_n_0 ;
  wire \pc[4]_i_4_n_0 ;
  wire \pc_reg[12]_i_3_n_0 ;
  wire \pc_reg[12]_i_3_n_1 ;
  wire \pc_reg[12]_i_3_n_2 ;
  wire \pc_reg[12]_i_3_n_3 ;
  wire \pc_reg[16]_i_3_n_0 ;
  wire \pc_reg[16]_i_3_n_1 ;
  wire \pc_reg[16]_i_3_n_2 ;
  wire \pc_reg[16]_i_3_n_3 ;
  wire \pc_reg[20]_i_3_n_0 ;
  wire \pc_reg[20]_i_3_n_1 ;
  wire \pc_reg[20]_i_3_n_2 ;
  wire \pc_reg[20]_i_3_n_3 ;
  wire \pc_reg[24]_i_3_n_0 ;
  wire \pc_reg[24]_i_3_n_1 ;
  wire \pc_reg[24]_i_3_n_2 ;
  wire \pc_reg[24]_i_3_n_3 ;
  wire \pc_reg[28]_i_3_n_0 ;
  wire \pc_reg[28]_i_3_n_1 ;
  wire \pc_reg[28]_i_3_n_2 ;
  wire \pc_reg[28]_i_3_n_3 ;
  wire [30:0]\pc_reg[31] ;
  wire \pc_reg[31]_i_7_n_2 ;
  wire \pc_reg[31]_i_7_n_3 ;
  wire \pc_reg[4]_i_3_n_0 ;
  wire \pc_reg[4]_i_3_n_1 ;
  wire \pc_reg[4]_i_3_n_2 ;
  wire \pc_reg[4]_i_3_n_3 ;
  wire \pc_reg[8]_i_3_n_0 ;
  wire \pc_reg[8]_i_3_n_1 ;
  wire \pc_reg[8]_i_3_n_2 ;
  wire \pc_reg[8]_i_3_n_3 ;
  wire reg118_out;
  wire reg11__0;
  wire [29:0]reg1_data;
  wire reg1_read_enable;
  wire reg216_out;
  wire reg21__0;
  wire [23:0]reg2_data;
  wire reg2_read_enable;
  wire rst;
  wire [0:0]rst_reg;
  wire rst_reg_0;
  wire rst_reg_1;
  wire rst_reg_10;
  wire rst_reg_11;
  wire rst_reg_12;
  wire rst_reg_13;
  wire rst_reg_14;
  wire rst_reg_15;
  wire rst_reg_16;
  wire rst_reg_17;
  wire rst_reg_18;
  wire rst_reg_19;
  wire rst_reg_2;
  wire rst_reg_3;
  wire rst_reg_4;
  wire rst_reg_5;
  wire rst_reg_6;
  wire rst_reg_7;
  wire rst_reg_8;
  wire rst_reg_9;
  wire [0:0]stall;
  wire \wb_rd_data_reg[8] ;
  wire [3:3]NLW__jmp_enable_reg_i_10_CO_UNCONNECTED;
  wire [3:0]NLW__jmp_enable_reg_i_10_O_UNCONNECTED;
  wire [3:3]NLW__jmp_enable_reg_i_11_CO_UNCONNECTED;
  wire [3:0]NLW__jmp_enable_reg_i_11_O_UNCONNECTED;
  wire [3:0]NLW__jmp_enable_reg_i_116_O_UNCONNECTED;
  wire [3:0]NLW__jmp_enable_reg_i_12_O_UNCONNECTED;
  wire [3:0]NLW__jmp_enable_reg_i_125_O_UNCONNECTED;
  wire [3:0]NLW__jmp_enable_reg_i_13_O_UNCONNECTED;
  wire [3:0]NLW__jmp_enable_reg_i_14_O_UNCONNECTED;
  wire [3:0]NLW__jmp_enable_reg_i_23_O_UNCONNECTED;
  wire [3:0]NLW__jmp_enable_reg_i_27_O_UNCONNECTED;
  wire [3:0]NLW__jmp_enable_reg_i_31_O_UNCONNECTED;
  wire [3:0]NLW__jmp_enable_reg_i_35_O_UNCONNECTED;
  wire [3:0]NLW__jmp_enable_reg_i_44_O_UNCONNECTED;
  wire [3:0]NLW__jmp_enable_reg_i_53_O_UNCONNECTED;
  wire [3:0]NLW__jmp_enable_reg_i_62_O_UNCONNECTED;
  wire [3:0]NLW__jmp_enable_reg_i_67_O_UNCONNECTED;
  wire [3:0]NLW__jmp_enable_reg_i_7_O_UNCONNECTED;
  wire [3:0]NLW__jmp_enable_reg_i_72_O_UNCONNECTED;
  wire [3:0]NLW__jmp_enable_reg_i_77_O_UNCONNECTED;
  wire [3:3]NLW__jmp_enable_reg_i_8_CO_UNCONNECTED;
  wire [3:0]NLW__jmp_enable_reg_i_8_O_UNCONNECTED;
  wire [3:0]NLW__jmp_enable_reg_i_86_O_UNCONNECTED;
  wire [3:0]NLW__jmp_enable_reg_i_95_O_UNCONNECTED;
  wire [3:3]\NLW_mem_rd_data_reg[31]_i_9_CO_UNCONNECTED ;
  wire [3:2]\NLW_npc_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_npc_reg[31]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_pc_reg[31]_i_7_CO_UNCONNECTED ;
  wire [3:3]\NLW_pc_reg[31]_i_7_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hAAAAAAAAAAAA0200)) 
    _flush_id_i_1
       (.I0(_flush_id_i_2_n_0),
        .I1(rst),
        .I2(ctrlsel_o[3]),
        .I3(_flush_id_i_3_n_0),
        .I4(_jmp_enable_i_5_n_0),
        .I5(_flush_id),
        .O(flush_id));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'h00007FFF)) 
    _flush_id_i_2
       (.I0(ex_aluop[0]),
        .I1(ex_aluop[1]),
        .I2(ex_aluop[2]),
        .I3(ex_aluop[3]),
        .I4(rst),
        .O(_flush_id_i_2_n_0));
  LUT5 #(
    .INIT(32'hFFFFFF10)) 
    _flush_id_i_3
       (.I0(_flush_id_i_4_n_0),
        .I1(_jmp_enable_i_6_n_0),
        .I2(_flush_id_i_5_n_0),
        .I3(_jmp_enable_i_3_n_0),
        .I4(_jmp_enable_i_4_n_0),
        .O(_flush_id_i_3_n_0));
  LUT6 #(
    .INIT(64'h7705770500007705)) 
    _flush_id_i_4
       (.I0(ctrlsel_o[1]),
        .I1(\ex0/p_1_in ),
        .I2(\ex0/beq ),
        .I3(ctrlsel_o[2]),
        .I4(\ex0/jmp_enable1 ),
        .I5(ctrlsel_o[0]),
        .O(_flush_id_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF5003FFFF)) 
    _flush_id_i_5
       (.I0(\ex0/p_1_in ),
        .I1(\ex0/beq ),
        .I2(ctrlsel_o[2]),
        .I3(ctrlsel_o[1]),
        .I4(\ex0/jmp_enable1 ),
        .I5(ctrlsel_o[0]),
        .O(_flush_id_i_5_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF11111110)) 
    _jmp_enable_i_1
       (.I0(rst),
        .I1(ctrlsel_o[3]),
        .I2(_jmp_enable_i_2_n_0),
        .I3(_jmp_enable_i_3_n_0),
        .I4(_jmp_enable_i_4_n_0),
        .I5(_jmp_enable_i_5_n_0),
        .O(jmp_enable));
  LUT4 #(
    .INIT(16'h9009)) 
    _jmp_enable_i_100
       (.I0(ex_reg2[15]),
        .I1(ex_reg1[15]),
        .I2(ex_reg1[14]),
        .I3(ex_reg2[14]),
        .O(_jmp_enable_i_100_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    _jmp_enable_i_101
       (.I0(ex_reg2[13]),
        .I1(ex_reg1[13]),
        .I2(ex_reg1[12]),
        .I3(ex_reg2[12]),
        .O(_jmp_enable_i_101_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    _jmp_enable_i_102
       (.I0(ex_reg2[11]),
        .I1(ex_reg1[11]),
        .I2(ex_reg1[10]),
        .I3(ex_reg2[10]),
        .O(_jmp_enable_i_102_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    _jmp_enable_i_103
       (.I0(ex_reg1[8]),
        .I1(ex_reg2[8]),
        .I2(ex_reg2[9]),
        .I3(ex_reg1[9]),
        .O(_jmp_enable_i_103_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    _jmp_enable_i_104
       (.I0(ex_reg2[10]),
        .I1(ex_reg1[10]),
        .I2(ex_reg1[11]),
        .I3(ex_reg2[11]),
        .I4(ex_reg2[9]),
        .I5(ex_reg1[9]),
        .O(_jmp_enable_i_104_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    _jmp_enable_i_105
       (.I0(ex_reg2[6]),
        .I1(ex_reg1[6]),
        .I2(ex_reg1[7]),
        .I3(ex_reg2[7]),
        .I4(ex_reg1[8]),
        .I5(ex_reg2[8]),
        .O(_jmp_enable_i_105_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    _jmp_enable_i_106
       (.I0(ex_reg2[4]),
        .I1(ex_reg1[4]),
        .I2(ex_reg1[5]),
        .I3(ex_reg2[5]),
        .I4(ex_reg2[3]),
        .I5(ex_reg1[3]),
        .O(_jmp_enable_i_106_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    _jmp_enable_i_107
       (.I0(ex_reg1[1]),
        .I1(ex_reg2[1]),
        .I2(ex_reg2[0]),
        .I3(ex_reg1[0]),
        .I4(ex_reg1[2]),
        .I5(ex_reg2[2]),
        .O(_jmp_enable_i_107_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    _jmp_enable_i_108
       (.I0(ex_reg2[10]),
        .I1(ex_reg1[10]),
        .I2(ex_reg1[11]),
        .I3(ex_reg2[11]),
        .I4(ex_reg2[9]),
        .I5(ex_reg1[9]),
        .O(_jmp_enable_i_108_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    _jmp_enable_i_109
       (.I0(ex_reg2[6]),
        .I1(ex_reg1[6]),
        .I2(ex_reg1[7]),
        .I3(ex_reg2[7]),
        .I4(ex_reg1[8]),
        .I5(ex_reg2[8]),
        .O(_jmp_enable_i_109_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    _jmp_enable_i_110
       (.I0(ex_reg2[4]),
        .I1(ex_reg1[4]),
        .I2(ex_reg1[5]),
        .I3(ex_reg2[5]),
        .I4(ex_reg2[3]),
        .I5(ex_reg1[3]),
        .O(_jmp_enable_i_110_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    _jmp_enable_i_111
       (.I0(ex_reg1[1]),
        .I1(ex_reg2[1]),
        .I2(ex_reg2[0]),
        .I3(ex_reg1[0]),
        .I4(ex_reg1[2]),
        .I5(ex_reg2[2]),
        .O(_jmp_enable_i_111_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    _jmp_enable_i_112
       (.I0(ex_jmp_addr[9]),
        .I1(ex_prediction[9]),
        .I2(ex_jmp_addr[11]),
        .I3(ex_prediction[11]),
        .I4(ex_prediction[10]),
        .I5(ex_jmp_addr[10]),
        .O(_jmp_enable_i_112_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    _jmp_enable_i_113
       (.I0(ex_jmp_addr[6]),
        .I1(ex_prediction[6]),
        .I2(ex_jmp_addr[8]),
        .I3(ex_prediction[8]),
        .I4(ex_prediction[7]),
        .I5(ex_jmp_addr[7]),
        .O(_jmp_enable_i_113_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    _jmp_enable_i_114
       (.I0(ex_jmp_addr[3]),
        .I1(ex_prediction[3]),
        .I2(ex_jmp_addr[5]),
        .I3(ex_prediction[5]),
        .I4(ex_prediction[4]),
        .I5(ex_jmp_addr[4]),
        .O(_jmp_enable_i_114_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    _jmp_enable_i_115
       (.I0(ex_jmp_addr[2]),
        .I1(ex_prediction[2]),
        .I2(ex_prediction[1]),
        .I3(ex_jmp_addr[1]),
        .O(_jmp_enable_i_115_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    _jmp_enable_i_117
       (.I0(ex_reg1[15]),
        .I1(ex_reg2[15]),
        .I2(ex_reg2[14]),
        .I3(ex_reg1[14]),
        .O(_jmp_enable_i_117_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    _jmp_enable_i_118
       (.I0(ex_reg2[12]),
        .I1(ex_reg1[12]),
        .I2(ex_reg1[13]),
        .I3(ex_reg2[13]),
        .O(_jmp_enable_i_118_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    _jmp_enable_i_119
       (.I0(ex_reg2[10]),
        .I1(ex_reg1[10]),
        .I2(ex_reg1[11]),
        .I3(ex_reg2[11]),
        .O(_jmp_enable_i_119_n_0));
  LUT4 #(
    .INIT(16'h40F4)) 
    _jmp_enable_i_120
       (.I0(ex_reg1[8]),
        .I1(ex_reg2[8]),
        .I2(ex_reg2[9]),
        .I3(ex_reg1[9]),
        .O(_jmp_enable_i_120_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    _jmp_enable_i_121
       (.I0(ex_reg2[15]),
        .I1(ex_reg1[15]),
        .I2(ex_reg1[14]),
        .I3(ex_reg2[14]),
        .O(_jmp_enable_i_121_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    _jmp_enable_i_122
       (.I0(ex_reg2[13]),
        .I1(ex_reg1[13]),
        .I2(ex_reg1[12]),
        .I3(ex_reg2[12]),
        .O(_jmp_enable_i_122_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    _jmp_enable_i_123
       (.I0(ex_reg2[11]),
        .I1(ex_reg1[11]),
        .I2(ex_reg1[10]),
        .I3(ex_reg2[10]),
        .O(_jmp_enable_i_123_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    _jmp_enable_i_124
       (.I0(ex_reg1[8]),
        .I1(ex_reg2[8]),
        .I2(ex_reg2[9]),
        .I3(ex_reg1[9]),
        .O(_jmp_enable_i_124_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    _jmp_enable_i_126
       (.I0(ex_reg2[15]),
        .I1(ex_reg1[15]),
        .I2(ex_reg1[14]),
        .I3(ex_reg2[14]),
        .O(_jmp_enable_i_126_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    _jmp_enable_i_127
       (.I0(ex_reg1[12]),
        .I1(ex_reg2[12]),
        .I2(ex_reg2[13]),
        .I3(ex_reg1[13]),
        .O(_jmp_enable_i_127_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    _jmp_enable_i_128
       (.I0(ex_reg1[10]),
        .I1(ex_reg2[10]),
        .I2(ex_reg2[11]),
        .I3(ex_reg1[11]),
        .O(_jmp_enable_i_128_n_0));
  LUT4 #(
    .INIT(16'h20F2)) 
    _jmp_enable_i_129
       (.I0(ex_reg1[8]),
        .I1(ex_reg2[8]),
        .I2(ex_reg1[9]),
        .I3(ex_reg2[9]),
        .O(_jmp_enable_i_129_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    _jmp_enable_i_130
       (.I0(ex_reg2[15]),
        .I1(ex_reg1[15]),
        .I2(ex_reg1[14]),
        .I3(ex_reg2[14]),
        .O(_jmp_enable_i_130_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    _jmp_enable_i_131
       (.I0(ex_reg2[13]),
        .I1(ex_reg1[13]),
        .I2(ex_reg1[12]),
        .I3(ex_reg2[12]),
        .O(_jmp_enable_i_131_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    _jmp_enable_i_132
       (.I0(ex_reg2[11]),
        .I1(ex_reg1[11]),
        .I2(ex_reg1[10]),
        .I3(ex_reg2[10]),
        .O(_jmp_enable_i_132_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    _jmp_enable_i_133
       (.I0(ex_reg1[8]),
        .I1(ex_reg2[8]),
        .I2(ex_reg2[9]),
        .I3(ex_reg1[9]),
        .O(_jmp_enable_i_133_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    _jmp_enable_i_134
       (.I0(ex_reg2[6]),
        .I1(ex_reg1[6]),
        .I2(ex_reg1[7]),
        .I3(ex_reg2[7]),
        .O(_jmp_enable_i_134_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    _jmp_enable_i_135
       (.I0(ex_reg2[4]),
        .I1(ex_reg1[4]),
        .I2(ex_reg1[5]),
        .I3(ex_reg2[5]),
        .O(_jmp_enable_i_135_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    _jmp_enable_i_136
       (.I0(ex_reg1[3]),
        .I1(ex_reg2[3]),
        .I2(ex_reg2[2]),
        .I3(ex_reg1[2]),
        .O(_jmp_enable_i_136_n_0));
  LUT4 #(
    .INIT(16'h20F2)) 
    _jmp_enable_i_137
       (.I0(ex_reg2[0]),
        .I1(ex_reg1[0]),
        .I2(ex_reg2[1]),
        .I3(ex_reg1[1]),
        .O(_jmp_enable_i_137_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    _jmp_enable_i_138
       (.I0(ex_reg2[7]),
        .I1(ex_reg1[7]),
        .I2(ex_reg1[6]),
        .I3(ex_reg2[6]),
        .O(_jmp_enable_i_138_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    _jmp_enable_i_139
       (.I0(ex_reg2[5]),
        .I1(ex_reg1[5]),
        .I2(ex_reg1[4]),
        .I3(ex_reg2[4]),
        .O(_jmp_enable_i_139_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    _jmp_enable_i_140
       (.I0(ex_reg2[3]),
        .I1(ex_reg1[3]),
        .I2(ex_reg1[2]),
        .I3(ex_reg2[2]),
        .O(_jmp_enable_i_140_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    _jmp_enable_i_141
       (.I0(ex_reg1[0]),
        .I1(ex_reg2[0]),
        .I2(ex_reg2[1]),
        .I3(ex_reg1[1]),
        .O(_jmp_enable_i_141_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    _jmp_enable_i_142
       (.I0(ex_reg2[6]),
        .I1(ex_reg1[6]),
        .I2(ex_reg1[7]),
        .I3(ex_reg2[7]),
        .O(_jmp_enable_i_142_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    _jmp_enable_i_143
       (.I0(ex_reg2[4]),
        .I1(ex_reg1[4]),
        .I2(ex_reg1[5]),
        .I3(ex_reg2[5]),
        .O(_jmp_enable_i_143_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    _jmp_enable_i_144
       (.I0(ex_reg1[3]),
        .I1(ex_reg2[3]),
        .I2(ex_reg2[2]),
        .I3(ex_reg1[2]),
        .O(_jmp_enable_i_144_n_0));
  LUT4 #(
    .INIT(16'h20F2)) 
    _jmp_enable_i_145
       (.I0(ex_reg2[0]),
        .I1(ex_reg1[0]),
        .I2(ex_reg2[1]),
        .I3(ex_reg1[1]),
        .O(_jmp_enable_i_145_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    _jmp_enable_i_146
       (.I0(ex_reg2[7]),
        .I1(ex_reg1[7]),
        .I2(ex_reg1[6]),
        .I3(ex_reg2[6]),
        .O(_jmp_enable_i_146_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    _jmp_enable_i_147
       (.I0(ex_reg2[5]),
        .I1(ex_reg1[5]),
        .I2(ex_reg1[4]),
        .I3(ex_reg2[4]),
        .O(_jmp_enable_i_147_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    _jmp_enable_i_148
       (.I0(ex_reg2[3]),
        .I1(ex_reg1[3]),
        .I2(ex_reg1[2]),
        .I3(ex_reg2[2]),
        .O(_jmp_enable_i_148_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    _jmp_enable_i_149
       (.I0(ex_reg1[0]),
        .I1(ex_reg2[0]),
        .I2(ex_reg2[1]),
        .I3(ex_reg1[1]),
        .O(_jmp_enable_i_149_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    _jmp_enable_i_15
       (.I0(ex_reg2[31]),
        .I1(ex_reg1[31]),
        .I2(ex_reg2[30]),
        .I3(ex_reg1[30]),
        .O(_jmp_enable_i_15_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    _jmp_enable_i_150
       (.I0(ex_reg1[6]),
        .I1(ex_reg2[6]),
        .I2(ex_reg2[7]),
        .I3(ex_reg1[7]),
        .O(_jmp_enable_i_150_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    _jmp_enable_i_151
       (.I0(ex_reg1[4]),
        .I1(ex_reg2[4]),
        .I2(ex_reg2[5]),
        .I3(ex_reg1[5]),
        .O(_jmp_enable_i_151_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    _jmp_enable_i_152
       (.I0(ex_reg2[3]),
        .I1(ex_reg1[3]),
        .I2(ex_reg1[2]),
        .I3(ex_reg2[2]),
        .O(_jmp_enable_i_152_n_0));
  LUT4 #(
    .INIT(16'h40F4)) 
    _jmp_enable_i_153
       (.I0(ex_reg2[0]),
        .I1(ex_reg1[0]),
        .I2(ex_reg1[1]),
        .I3(ex_reg2[1]),
        .O(_jmp_enable_i_153_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    _jmp_enable_i_154
       (.I0(ex_reg2[7]),
        .I1(ex_reg1[7]),
        .I2(ex_reg1[6]),
        .I3(ex_reg2[6]),
        .O(_jmp_enable_i_154_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    _jmp_enable_i_155
       (.I0(ex_reg2[5]),
        .I1(ex_reg1[5]),
        .I2(ex_reg1[4]),
        .I3(ex_reg2[4]),
        .O(_jmp_enable_i_155_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    _jmp_enable_i_156
       (.I0(ex_reg2[3]),
        .I1(ex_reg1[3]),
        .I2(ex_reg1[2]),
        .I3(ex_reg2[2]),
        .O(_jmp_enable_i_156_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    _jmp_enable_i_157
       (.I0(ex_reg1[0]),
        .I1(ex_reg2[0]),
        .I2(ex_reg2[1]),
        .I3(ex_reg1[1]),
        .O(_jmp_enable_i_157_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    _jmp_enable_i_16
       (.I0(ex_reg2[28]),
        .I1(ex_reg1[28]),
        .I2(ex_reg1[29]),
        .I3(ex_reg2[29]),
        .O(_jmp_enable_i_16_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    _jmp_enable_i_17
       (.I0(ex_reg2[26]),
        .I1(ex_reg1[26]),
        .I2(ex_reg1[27]),
        .I3(ex_reg2[27]),
        .O(_jmp_enable_i_17_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    _jmp_enable_i_18
       (.I0(ex_reg2[24]),
        .I1(ex_reg1[24]),
        .I2(ex_reg1[25]),
        .I3(ex_reg2[25]),
        .O(_jmp_enable_i_18_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    _jmp_enable_i_19
       (.I0(ex_reg1[31]),
        .I1(ex_reg2[31]),
        .I2(ex_reg2[30]),
        .I3(ex_reg1[30]),
        .O(_jmp_enable_i_19_n_0));
  LUT6 #(
    .INIT(64'h0404001140405544)) 
    _jmp_enable_i_2
       (.I0(_jmp_enable_i_6_n_0),
        .I1(ctrlsel_o[1]),
        .I2(\ex0/p_1_in ),
        .I3(\ex0/beq ),
        .I4(ctrlsel_o[2]),
        .I5(_jmp_enable_i_9_n_0),
        .O(_jmp_enable_i_2_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    _jmp_enable_i_20
       (.I0(ex_reg2[29]),
        .I1(ex_reg1[29]),
        .I2(ex_reg1[28]),
        .I3(ex_reg2[28]),
        .O(_jmp_enable_i_20_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    _jmp_enable_i_21
       (.I0(ex_reg2[27]),
        .I1(ex_reg1[27]),
        .I2(ex_reg1[26]),
        .I3(ex_reg2[26]),
        .O(_jmp_enable_i_21_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    _jmp_enable_i_22
       (.I0(ex_reg2[25]),
        .I1(ex_reg1[25]),
        .I2(ex_reg1[24]),
        .I3(ex_reg2[24]),
        .O(_jmp_enable_i_22_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    _jmp_enable_i_24
       (.I0(ex_reg1[31]),
        .I1(ex_reg2[31]),
        .I2(ex_reg2[30]),
        .I3(ex_reg1[30]),
        .O(_jmp_enable_i_24_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    _jmp_enable_i_25
       (.I0(ex_reg2[28]),
        .I1(ex_reg1[28]),
        .I2(ex_reg1[29]),
        .I3(ex_reg2[29]),
        .I4(ex_reg2[27]),
        .I5(ex_reg1[27]),
        .O(_jmp_enable_i_25_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    _jmp_enable_i_26
       (.I0(ex_reg2[24]),
        .I1(ex_reg1[24]),
        .I2(ex_reg1[25]),
        .I3(ex_reg2[25]),
        .I4(ex_reg1[26]),
        .I5(ex_reg2[26]),
        .O(_jmp_enable_i_26_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    _jmp_enable_i_28
       (.I0(ex_reg1[31]),
        .I1(ex_reg2[31]),
        .I2(ex_reg2[30]),
        .I3(ex_reg1[30]),
        .O(_jmp_enable_i_28_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    _jmp_enable_i_29
       (.I0(ex_reg2[28]),
        .I1(ex_reg1[28]),
        .I2(ex_reg1[29]),
        .I3(ex_reg2[29]),
        .I4(ex_reg2[27]),
        .I5(ex_reg1[27]),
        .O(_jmp_enable_i_29_n_0));
  LUT6 #(
    .INIT(64'h00000000003C6600)) 
    _jmp_enable_i_3
       (.I0(\ex0/bne ),
        .I1(\ex0/jmp_enable1 ),
        .I2(\ex0/p_2_in ),
        .I3(ctrlsel_o[0]),
        .I4(ctrlsel_o[2]),
        .I5(ctrlsel_o[1]),
        .O(_jmp_enable_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    _jmp_enable_i_30
       (.I0(ex_reg2[24]),
        .I1(ex_reg1[24]),
        .I2(ex_reg1[25]),
        .I3(ex_reg2[25]),
        .I4(ex_reg1[26]),
        .I5(ex_reg2[26]),
        .O(_jmp_enable_i_30_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    _jmp_enable_i_32
       (.I0(ex_prediction[30]),
        .I1(ex_jmp_addr[30]),
        .I2(ex_jmp_addr[31]),
        .I3(ex_prediction[31]),
        .O(_jmp_enable_i_32_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    _jmp_enable_i_33
       (.I0(ex_jmp_addr[27]),
        .I1(ex_prediction[27]),
        .I2(ex_jmp_addr[29]),
        .I3(ex_prediction[29]),
        .I4(ex_prediction[28]),
        .I5(ex_jmp_addr[28]),
        .O(_jmp_enable_i_33_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    _jmp_enable_i_34
       (.I0(ex_jmp_addr[26]),
        .I1(ex_prediction[26]),
        .I2(ex_jmp_addr[25]),
        .I3(ex_prediction[25]),
        .I4(ex_prediction[24]),
        .I5(ex_jmp_addr[24]),
        .O(_jmp_enable_i_34_n_0));
  LUT4 #(
    .INIT(16'h20F2)) 
    _jmp_enable_i_36
       (.I0(ex_reg2[30]),
        .I1(ex_reg1[30]),
        .I2(ex_reg1[31]),
        .I3(ex_reg2[31]),
        .O(_jmp_enable_i_36_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    _jmp_enable_i_37
       (.I0(ex_reg2[28]),
        .I1(ex_reg1[28]),
        .I2(ex_reg1[29]),
        .I3(ex_reg2[29]),
        .O(_jmp_enable_i_37_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    _jmp_enable_i_38
       (.I0(ex_reg2[26]),
        .I1(ex_reg1[26]),
        .I2(ex_reg1[27]),
        .I3(ex_reg2[27]),
        .O(_jmp_enable_i_38_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    _jmp_enable_i_39
       (.I0(ex_reg2[24]),
        .I1(ex_reg1[24]),
        .I2(ex_reg1[25]),
        .I3(ex_reg2[25]),
        .O(_jmp_enable_i_39_n_0));
  LUT6 #(
    .INIT(64'h8800080800888080)) 
    _jmp_enable_i_4
       (.I0(ctrlsel_o[0]),
        .I1(ctrlsel_o[2]),
        .I2(\ex0/bge ),
        .I3(\ex0/p_1_in ),
        .I4(ctrlsel_o[1]),
        .I5(\ex0/jmp_enable1 ),
        .O(_jmp_enable_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    _jmp_enable_i_40
       (.I0(ex_reg1[31]),
        .I1(ex_reg2[31]),
        .I2(ex_reg2[30]),
        .I3(ex_reg1[30]),
        .O(_jmp_enable_i_40_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    _jmp_enable_i_41
       (.I0(ex_reg2[29]),
        .I1(ex_reg1[29]),
        .I2(ex_reg1[28]),
        .I3(ex_reg2[28]),
        .O(_jmp_enable_i_41_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    _jmp_enable_i_42
       (.I0(ex_reg2[27]),
        .I1(ex_reg1[27]),
        .I2(ex_reg1[26]),
        .I3(ex_reg2[26]),
        .O(_jmp_enable_i_42_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    _jmp_enable_i_43
       (.I0(ex_reg2[25]),
        .I1(ex_reg1[25]),
        .I2(ex_reg1[24]),
        .I3(ex_reg2[24]),
        .O(_jmp_enable_i_43_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    _jmp_enable_i_45
       (.I0(ex_reg2[31]),
        .I1(ex_reg1[31]),
        .I2(ex_reg1[30]),
        .I3(ex_reg2[30]),
        .O(_jmp_enable_i_45_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    _jmp_enable_i_46
       (.I0(ex_reg1[28]),
        .I1(ex_reg2[28]),
        .I2(ex_reg2[29]),
        .I3(ex_reg1[29]),
        .O(_jmp_enable_i_46_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    _jmp_enable_i_47
       (.I0(ex_reg1[26]),
        .I1(ex_reg2[26]),
        .I2(ex_reg2[27]),
        .I3(ex_reg1[27]),
        .O(_jmp_enable_i_47_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    _jmp_enable_i_48
       (.I0(ex_reg1[24]),
        .I1(ex_reg2[24]),
        .I2(ex_reg2[25]),
        .I3(ex_reg1[25]),
        .O(_jmp_enable_i_48_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    _jmp_enable_i_49
       (.I0(ex_reg1[31]),
        .I1(ex_reg2[31]),
        .I2(ex_reg2[30]),
        .I3(ex_reg1[30]),
        .O(_jmp_enable_i_49_n_0));
  LUT6 #(
    .INIT(64'h0000FB0000000000)) 
    _jmp_enable_i_5
       (.I0(ctrlsel_o[2]),
        .I1(ctrlsel_o[1]),
        .I2(ctrlsel_o[0]),
        .I3(ctrlsel_o[3]),
        .I4(rst),
        .I5(_jmp_enable),
        .O(_jmp_enable_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    _jmp_enable_i_50
       (.I0(ex_reg2[29]),
        .I1(ex_reg1[29]),
        .I2(ex_reg1[28]),
        .I3(ex_reg2[28]),
        .O(_jmp_enable_i_50_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    _jmp_enable_i_51
       (.I0(ex_reg2[27]),
        .I1(ex_reg1[27]),
        .I2(ex_reg1[26]),
        .I3(ex_reg2[26]),
        .O(_jmp_enable_i_51_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    _jmp_enable_i_52
       (.I0(ex_reg2[25]),
        .I1(ex_reg1[25]),
        .I2(ex_reg1[24]),
        .I3(ex_reg2[24]),
        .O(_jmp_enable_i_52_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    _jmp_enable_i_54
       (.I0(ex_reg2[22]),
        .I1(ex_reg1[22]),
        .I2(ex_reg1[23]),
        .I3(ex_reg2[23]),
        .O(_jmp_enable_i_54_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    _jmp_enable_i_55
       (.I0(ex_reg2[20]),
        .I1(ex_reg1[20]),
        .I2(ex_reg1[21]),
        .I3(ex_reg2[21]),
        .O(_jmp_enable_i_55_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    _jmp_enable_i_56
       (.I0(ex_reg2[18]),
        .I1(ex_reg1[18]),
        .I2(ex_reg1[19]),
        .I3(ex_reg2[19]),
        .O(_jmp_enable_i_56_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    _jmp_enable_i_57
       (.I0(ex_reg2[16]),
        .I1(ex_reg1[16]),
        .I2(ex_reg1[17]),
        .I3(ex_reg2[17]),
        .O(_jmp_enable_i_57_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    _jmp_enable_i_58
       (.I0(ex_reg1[22]),
        .I1(ex_reg2[22]),
        .I2(ex_reg2[23]),
        .I3(ex_reg1[23]),
        .O(_jmp_enable_i_58_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    _jmp_enable_i_59
       (.I0(ex_reg2[21]),
        .I1(ex_reg1[21]),
        .I2(ex_reg1[20]),
        .I3(ex_reg2[20]),
        .O(_jmp_enable_i_59_n_0));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    _jmp_enable_i_6
       (.I0(ctrlsel_o[0]),
        .I1(ctrlsel_o[2]),
        .I2(ctrlsel_o[1]),
        .I3(_jmp_enable),
        .O(_jmp_enable_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    _jmp_enable_i_60
       (.I0(ex_reg2[18]),
        .I1(ex_reg1[18]),
        .I2(ex_reg1[19]),
        .I3(ex_reg2[19]),
        .O(_jmp_enable_i_60_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    _jmp_enable_i_61
       (.I0(ex_reg2[16]),
        .I1(ex_reg1[16]),
        .I2(ex_reg1[17]),
        .I3(ex_reg2[17]),
        .O(_jmp_enable_i_61_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    _jmp_enable_i_63
       (.I0(ex_reg1[23]),
        .I1(ex_reg2[23]),
        .I2(ex_reg2[22]),
        .I3(ex_reg1[22]),
        .I4(ex_reg2[21]),
        .I5(ex_reg1[21]),
        .O(_jmp_enable_i_63_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    _jmp_enable_i_64
       (.I0(ex_reg2[19]),
        .I1(ex_reg1[19]),
        .I2(ex_reg1[18]),
        .I3(ex_reg2[18]),
        .I4(ex_reg1[20]),
        .I5(ex_reg2[20]),
        .O(_jmp_enable_i_64_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    _jmp_enable_i_65
       (.I0(ex_reg2[17]),
        .I1(ex_reg1[17]),
        .I2(ex_reg1[16]),
        .I3(ex_reg2[16]),
        .I4(ex_reg2[15]),
        .I5(ex_reg1[15]),
        .O(_jmp_enable_i_65_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    _jmp_enable_i_66
       (.I0(ex_reg2[12]),
        .I1(ex_reg1[12]),
        .I2(ex_reg1[13]),
        .I3(ex_reg2[13]),
        .I4(ex_reg1[14]),
        .I5(ex_reg2[14]),
        .O(_jmp_enable_i_66_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    _jmp_enable_i_68
       (.I0(ex_reg1[23]),
        .I1(ex_reg2[23]),
        .I2(ex_reg2[22]),
        .I3(ex_reg1[22]),
        .I4(ex_reg2[21]),
        .I5(ex_reg1[21]),
        .O(_jmp_enable_i_68_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    _jmp_enable_i_69
       (.I0(ex_reg2[19]),
        .I1(ex_reg1[19]),
        .I2(ex_reg1[18]),
        .I3(ex_reg2[18]),
        .I4(ex_reg1[20]),
        .I5(ex_reg2[20]),
        .O(_jmp_enable_i_69_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    _jmp_enable_i_70
       (.I0(ex_reg2[17]),
        .I1(ex_reg1[17]),
        .I2(ex_reg1[16]),
        .I3(ex_reg2[16]),
        .I4(ex_reg2[15]),
        .I5(ex_reg1[15]),
        .O(_jmp_enable_i_70_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    _jmp_enable_i_71
       (.I0(ex_reg2[12]),
        .I1(ex_reg1[12]),
        .I2(ex_reg1[13]),
        .I3(ex_reg2[13]),
        .I4(ex_reg1[14]),
        .I5(ex_reg2[14]),
        .O(_jmp_enable_i_71_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    _jmp_enable_i_73
       (.I0(ex_jmp_addr[21]),
        .I1(ex_prediction[21]),
        .I2(ex_jmp_addr[23]),
        .I3(ex_prediction[23]),
        .I4(ex_prediction[22]),
        .I5(ex_jmp_addr[22]),
        .O(_jmp_enable_i_73_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    _jmp_enable_i_74
       (.I0(ex_jmp_addr[19]),
        .I1(ex_prediction[19]),
        .I2(ex_jmp_addr[20]),
        .I3(ex_prediction[20]),
        .I4(ex_prediction[18]),
        .I5(ex_jmp_addr[18]),
        .O(_jmp_enable_i_74_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    _jmp_enable_i_75
       (.I0(ex_jmp_addr[15]),
        .I1(ex_prediction[15]),
        .I2(ex_jmp_addr[17]),
        .I3(ex_prediction[17]),
        .I4(ex_prediction[16]),
        .I5(ex_jmp_addr[16]),
        .O(_jmp_enable_i_75_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    _jmp_enable_i_76
       (.I0(ex_jmp_addr[14]),
        .I1(ex_prediction[14]),
        .I2(ex_jmp_addr[12]),
        .I3(ex_prediction[12]),
        .I4(ex_prediction[13]),
        .I5(ex_jmp_addr[13]),
        .O(_jmp_enable_i_76_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    _jmp_enable_i_78
       (.I0(ex_reg2[22]),
        .I1(ex_reg1[22]),
        .I2(ex_reg1[23]),
        .I3(ex_reg2[23]),
        .O(_jmp_enable_i_78_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    _jmp_enable_i_79
       (.I0(ex_reg2[20]),
        .I1(ex_reg1[20]),
        .I2(ex_reg1[21]),
        .I3(ex_reg2[21]),
        .O(_jmp_enable_i_79_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    _jmp_enable_i_80
       (.I0(ex_reg2[18]),
        .I1(ex_reg1[18]),
        .I2(ex_reg1[19]),
        .I3(ex_reg2[19]),
        .O(_jmp_enable_i_80_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    _jmp_enable_i_81
       (.I0(ex_reg2[16]),
        .I1(ex_reg1[16]),
        .I2(ex_reg1[17]),
        .I3(ex_reg2[17]),
        .O(_jmp_enable_i_81_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    _jmp_enable_i_82
       (.I0(ex_reg1[22]),
        .I1(ex_reg2[22]),
        .I2(ex_reg2[23]),
        .I3(ex_reg1[23]),
        .O(_jmp_enable_i_82_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    _jmp_enable_i_83
       (.I0(ex_reg2[21]),
        .I1(ex_reg1[21]),
        .I2(ex_reg1[20]),
        .I3(ex_reg2[20]),
        .O(_jmp_enable_i_83_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    _jmp_enable_i_84
       (.I0(ex_reg2[18]),
        .I1(ex_reg1[18]),
        .I2(ex_reg1[19]),
        .I3(ex_reg2[19]),
        .O(_jmp_enable_i_84_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    _jmp_enable_i_85
       (.I0(ex_reg2[16]),
        .I1(ex_reg1[16]),
        .I2(ex_reg1[17]),
        .I3(ex_reg2[17]),
        .O(_jmp_enable_i_85_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    _jmp_enable_i_87
       (.I0(ex_reg1[22]),
        .I1(ex_reg2[22]),
        .I2(ex_reg2[23]),
        .I3(ex_reg1[23]),
        .O(_jmp_enable_i_87_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    _jmp_enable_i_88
       (.I0(ex_reg1[20]),
        .I1(ex_reg2[20]),
        .I2(ex_reg2[21]),
        .I3(ex_reg1[21]),
        .O(_jmp_enable_i_88_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    _jmp_enable_i_89
       (.I0(ex_reg1[18]),
        .I1(ex_reg2[18]),
        .I2(ex_reg2[19]),
        .I3(ex_reg1[19]),
        .O(_jmp_enable_i_89_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    _jmp_enable_i_9
       (.I0(\ex0/jmp_enable1 ),
        .I1(ctrlsel_o[0]),
        .O(_jmp_enable_i_9_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    _jmp_enable_i_90
       (.I0(ex_reg1[16]),
        .I1(ex_reg2[16]),
        .I2(ex_reg2[17]),
        .I3(ex_reg1[17]),
        .O(_jmp_enable_i_90_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    _jmp_enable_i_91
       (.I0(ex_reg1[22]),
        .I1(ex_reg2[22]),
        .I2(ex_reg2[23]),
        .I3(ex_reg1[23]),
        .O(_jmp_enable_i_91_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    _jmp_enable_i_92
       (.I0(ex_reg2[21]),
        .I1(ex_reg1[21]),
        .I2(ex_reg1[20]),
        .I3(ex_reg2[20]),
        .O(_jmp_enable_i_92_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    _jmp_enable_i_93
       (.I0(ex_reg2[18]),
        .I1(ex_reg1[18]),
        .I2(ex_reg1[19]),
        .I3(ex_reg2[19]),
        .O(_jmp_enable_i_93_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    _jmp_enable_i_94
       (.I0(ex_reg2[16]),
        .I1(ex_reg1[16]),
        .I2(ex_reg1[17]),
        .I3(ex_reg2[17]),
        .O(_jmp_enable_i_94_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    _jmp_enable_i_96
       (.I0(ex_reg1[15]),
        .I1(ex_reg2[15]),
        .I2(ex_reg2[14]),
        .I3(ex_reg1[14]),
        .O(_jmp_enable_i_96_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    _jmp_enable_i_97
       (.I0(ex_reg2[12]),
        .I1(ex_reg1[12]),
        .I2(ex_reg1[13]),
        .I3(ex_reg2[13]),
        .O(_jmp_enable_i_97_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    _jmp_enable_i_98
       (.I0(ex_reg2[10]),
        .I1(ex_reg1[10]),
        .I2(ex_reg1[11]),
        .I3(ex_reg2[11]),
        .O(_jmp_enable_i_98_n_0));
  LUT4 #(
    .INIT(16'h40F4)) 
    _jmp_enable_i_99
       (.I0(ex_reg1[8]),
        .I1(ex_reg2[8]),
        .I2(ex_reg2[9]),
        .I3(ex_reg1[9]),
        .O(_jmp_enable_i_99_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 _jmp_enable_reg_i_10
       (.CI(_jmp_enable_reg_i_27_n_0),
        .CO({NLW__jmp_enable_reg_i_10_CO_UNCONNECTED[3],\ex0/bne ,_jmp_enable_reg_i_10_n_2,_jmp_enable_reg_i_10_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b1,1'b1,1'b1}),
        .O(NLW__jmp_enable_reg_i_10_O_UNCONNECTED[3:0]),
        .S({1'b0,_jmp_enable_i_28_n_0,_jmp_enable_i_29_n_0,_jmp_enable_i_30_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 _jmp_enable_reg_i_11
       (.CI(_jmp_enable_reg_i_31_n_0),
        .CO({NLW__jmp_enable_reg_i_11_CO_UNCONNECTED[3],\ex0/jmp_enable1 ,_jmp_enable_reg_i_11_n_2,_jmp_enable_reg_i_11_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW__jmp_enable_reg_i_11_O_UNCONNECTED[3:0]),
        .S({1'b0,_jmp_enable_i_32_n_0,_jmp_enable_i_33_n_0,_jmp_enable_i_34_n_0}));
  CARRY4 _jmp_enable_reg_i_116
       (.CI(1'b0),
        .CO({_jmp_enable_reg_i_116_n_0,_jmp_enable_reg_i_116_n_1,_jmp_enable_reg_i_116_n_2,_jmp_enable_reg_i_116_n_3}),
        .CYINIT(1'b0),
        .DI({_jmp_enable_i_142_n_0,_jmp_enable_i_143_n_0,_jmp_enable_i_144_n_0,_jmp_enable_i_145_n_0}),
        .O(NLW__jmp_enable_reg_i_116_O_UNCONNECTED[3:0]),
        .S({_jmp_enable_i_146_n_0,_jmp_enable_i_147_n_0,_jmp_enable_i_148_n_0,_jmp_enable_i_149_n_0}));
  CARRY4 _jmp_enable_reg_i_12
       (.CI(_jmp_enable_reg_i_35_n_0),
        .CO({\ex0/p_2_in ,_jmp_enable_reg_i_12_n_1,_jmp_enable_reg_i_12_n_2,_jmp_enable_reg_i_12_n_3}),
        .CYINIT(1'b0),
        .DI({_jmp_enable_i_36_n_0,_jmp_enable_i_37_n_0,_jmp_enable_i_38_n_0,_jmp_enable_i_39_n_0}),
        .O(NLW__jmp_enable_reg_i_12_O_UNCONNECTED[3:0]),
        .S({_jmp_enable_i_40_n_0,_jmp_enable_i_41_n_0,_jmp_enable_i_42_n_0,_jmp_enable_i_43_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 _jmp_enable_reg_i_125
       (.CI(1'b0),
        .CO({_jmp_enable_reg_i_125_n_0,_jmp_enable_reg_i_125_n_1,_jmp_enable_reg_i_125_n_2,_jmp_enable_reg_i_125_n_3}),
        .CYINIT(1'b1),
        .DI({_jmp_enable_i_150_n_0,_jmp_enable_i_151_n_0,_jmp_enable_i_152_n_0,_jmp_enable_i_153_n_0}),
        .O(NLW__jmp_enable_reg_i_125_O_UNCONNECTED[3:0]),
        .S({_jmp_enable_i_154_n_0,_jmp_enable_i_155_n_0,_jmp_enable_i_156_n_0,_jmp_enable_i_157_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 _jmp_enable_reg_i_13
       (.CI(_jmp_enable_reg_i_44_n_0),
        .CO({\ex0/bge ,_jmp_enable_reg_i_13_n_1,_jmp_enable_reg_i_13_n_2,_jmp_enable_reg_i_13_n_3}),
        .CYINIT(1'b0),
        .DI({_jmp_enable_i_45_n_0,_jmp_enable_i_46_n_0,_jmp_enable_i_47_n_0,_jmp_enable_i_48_n_0}),
        .O(NLW__jmp_enable_reg_i_13_O_UNCONNECTED[3:0]),
        .S({_jmp_enable_i_49_n_0,_jmp_enable_i_50_n_0,_jmp_enable_i_51_n_0,_jmp_enable_i_52_n_0}));
  CARRY4 _jmp_enable_reg_i_14
       (.CI(_jmp_enable_reg_i_53_n_0),
        .CO({_jmp_enable_reg_i_14_n_0,_jmp_enable_reg_i_14_n_1,_jmp_enable_reg_i_14_n_2,_jmp_enable_reg_i_14_n_3}),
        .CYINIT(1'b0),
        .DI({_jmp_enable_i_54_n_0,_jmp_enable_i_55_n_0,_jmp_enable_i_56_n_0,_jmp_enable_i_57_n_0}),
        .O(NLW__jmp_enable_reg_i_14_O_UNCONNECTED[3:0]),
        .S({_jmp_enable_i_58_n_0,_jmp_enable_i_59_n_0,_jmp_enable_i_60_n_0,_jmp_enable_i_61_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 _jmp_enable_reg_i_23
       (.CI(_jmp_enable_reg_i_62_n_0),
        .CO({_jmp_enable_reg_i_23_n_0,_jmp_enable_reg_i_23_n_1,_jmp_enable_reg_i_23_n_2,_jmp_enable_reg_i_23_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW__jmp_enable_reg_i_23_O_UNCONNECTED[3:0]),
        .S({_jmp_enable_i_63_n_0,_jmp_enable_i_64_n_0,_jmp_enable_i_65_n_0,_jmp_enable_i_66_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 _jmp_enable_reg_i_27
       (.CI(_jmp_enable_reg_i_67_n_0),
        .CO({_jmp_enable_reg_i_27_n_0,_jmp_enable_reg_i_27_n_1,_jmp_enable_reg_i_27_n_2,_jmp_enable_reg_i_27_n_3}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(NLW__jmp_enable_reg_i_27_O_UNCONNECTED[3:0]),
        .S({_jmp_enable_i_68_n_0,_jmp_enable_i_69_n_0,_jmp_enable_i_70_n_0,_jmp_enable_i_71_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 _jmp_enable_reg_i_31
       (.CI(_jmp_enable_reg_i_72_n_0),
        .CO({_jmp_enable_reg_i_31_n_0,_jmp_enable_reg_i_31_n_1,_jmp_enable_reg_i_31_n_2,_jmp_enable_reg_i_31_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW__jmp_enable_reg_i_31_O_UNCONNECTED[3:0]),
        .S({_jmp_enable_i_73_n_0,_jmp_enable_i_74_n_0,_jmp_enable_i_75_n_0,_jmp_enable_i_76_n_0}));
  CARRY4 _jmp_enable_reg_i_35
       (.CI(_jmp_enable_reg_i_77_n_0),
        .CO({_jmp_enable_reg_i_35_n_0,_jmp_enable_reg_i_35_n_1,_jmp_enable_reg_i_35_n_2,_jmp_enable_reg_i_35_n_3}),
        .CYINIT(1'b0),
        .DI({_jmp_enable_i_78_n_0,_jmp_enable_i_79_n_0,_jmp_enable_i_80_n_0,_jmp_enable_i_81_n_0}),
        .O(NLW__jmp_enable_reg_i_35_O_UNCONNECTED[3:0]),
        .S({_jmp_enable_i_82_n_0,_jmp_enable_i_83_n_0,_jmp_enable_i_84_n_0,_jmp_enable_i_85_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 _jmp_enable_reg_i_44
       (.CI(_jmp_enable_reg_i_86_n_0),
        .CO({_jmp_enable_reg_i_44_n_0,_jmp_enable_reg_i_44_n_1,_jmp_enable_reg_i_44_n_2,_jmp_enable_reg_i_44_n_3}),
        .CYINIT(1'b0),
        .DI({_jmp_enable_i_87_n_0,_jmp_enable_i_88_n_0,_jmp_enable_i_89_n_0,_jmp_enable_i_90_n_0}),
        .O(NLW__jmp_enable_reg_i_44_O_UNCONNECTED[3:0]),
        .S({_jmp_enable_i_91_n_0,_jmp_enable_i_92_n_0,_jmp_enable_i_93_n_0,_jmp_enable_i_94_n_0}));
  CARRY4 _jmp_enable_reg_i_53
       (.CI(_jmp_enable_reg_i_95_n_0),
        .CO({_jmp_enable_reg_i_53_n_0,_jmp_enable_reg_i_53_n_1,_jmp_enable_reg_i_53_n_2,_jmp_enable_reg_i_53_n_3}),
        .CYINIT(1'b0),
        .DI({_jmp_enable_i_96_n_0,_jmp_enable_i_97_n_0,_jmp_enable_i_98_n_0,_jmp_enable_i_99_n_0}),
        .O(NLW__jmp_enable_reg_i_53_O_UNCONNECTED[3:0]),
        .S({_jmp_enable_i_100_n_0,_jmp_enable_i_101_n_0,_jmp_enable_i_102_n_0,_jmp_enable_i_103_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 _jmp_enable_reg_i_62
       (.CI(1'b0),
        .CO({_jmp_enable_reg_i_62_n_0,_jmp_enable_reg_i_62_n_1,_jmp_enable_reg_i_62_n_2,_jmp_enable_reg_i_62_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW__jmp_enable_reg_i_62_O_UNCONNECTED[3:0]),
        .S({_jmp_enable_i_104_n_0,_jmp_enable_i_105_n_0,_jmp_enable_i_106_n_0,_jmp_enable_i_107_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 _jmp_enable_reg_i_67
       (.CI(1'b0),
        .CO({_jmp_enable_reg_i_67_n_0,_jmp_enable_reg_i_67_n_1,_jmp_enable_reg_i_67_n_2,_jmp_enable_reg_i_67_n_3}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(NLW__jmp_enable_reg_i_67_O_UNCONNECTED[3:0]),
        .S({_jmp_enable_i_108_n_0,_jmp_enable_i_109_n_0,_jmp_enable_i_110_n_0,_jmp_enable_i_111_n_0}));
  CARRY4 _jmp_enable_reg_i_7
       (.CI(_jmp_enable_reg_i_14_n_0),
        .CO({\ex0/p_1_in ,_jmp_enable_reg_i_7_n_1,_jmp_enable_reg_i_7_n_2,_jmp_enable_reg_i_7_n_3}),
        .CYINIT(1'b0),
        .DI({_jmp_enable_i_15_n_0,_jmp_enable_i_16_n_0,_jmp_enable_i_17_n_0,_jmp_enable_i_18_n_0}),
        .O(NLW__jmp_enable_reg_i_7_O_UNCONNECTED[3:0]),
        .S({_jmp_enable_i_19_n_0,_jmp_enable_i_20_n_0,_jmp_enable_i_21_n_0,_jmp_enable_i_22_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 _jmp_enable_reg_i_72
       (.CI(1'b0),
        .CO({_jmp_enable_reg_i_72_n_0,_jmp_enable_reg_i_72_n_1,_jmp_enable_reg_i_72_n_2,_jmp_enable_reg_i_72_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW__jmp_enable_reg_i_72_O_UNCONNECTED[3:0]),
        .S({_jmp_enable_i_112_n_0,_jmp_enable_i_113_n_0,_jmp_enable_i_114_n_0,_jmp_enable_i_115_n_0}));
  CARRY4 _jmp_enable_reg_i_77
       (.CI(_jmp_enable_reg_i_116_n_0),
        .CO({_jmp_enable_reg_i_77_n_0,_jmp_enable_reg_i_77_n_1,_jmp_enable_reg_i_77_n_2,_jmp_enable_reg_i_77_n_3}),
        .CYINIT(1'b0),
        .DI({_jmp_enable_i_117_n_0,_jmp_enable_i_118_n_0,_jmp_enable_i_119_n_0,_jmp_enable_i_120_n_0}),
        .O(NLW__jmp_enable_reg_i_77_O_UNCONNECTED[3:0]),
        .S({_jmp_enable_i_121_n_0,_jmp_enable_i_122_n_0,_jmp_enable_i_123_n_0,_jmp_enable_i_124_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 _jmp_enable_reg_i_8
       (.CI(_jmp_enable_reg_i_23_n_0),
        .CO({NLW__jmp_enable_reg_i_8_CO_UNCONNECTED[3],\ex0/beq ,_jmp_enable_reg_i_8_n_2,_jmp_enable_reg_i_8_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW__jmp_enable_reg_i_8_O_UNCONNECTED[3:0]),
        .S({1'b0,_jmp_enable_i_24_n_0,_jmp_enable_i_25_n_0,_jmp_enable_i_26_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 _jmp_enable_reg_i_86
       (.CI(_jmp_enable_reg_i_125_n_0),
        .CO({_jmp_enable_reg_i_86_n_0,_jmp_enable_reg_i_86_n_1,_jmp_enable_reg_i_86_n_2,_jmp_enable_reg_i_86_n_3}),
        .CYINIT(1'b0),
        .DI({_jmp_enable_i_126_n_0,_jmp_enable_i_127_n_0,_jmp_enable_i_128_n_0,_jmp_enable_i_129_n_0}),
        .O(NLW__jmp_enable_reg_i_86_O_UNCONNECTED[3:0]),
        .S({_jmp_enable_i_130_n_0,_jmp_enable_i_131_n_0,_jmp_enable_i_132_n_0,_jmp_enable_i_133_n_0}));
  CARRY4 _jmp_enable_reg_i_95
       (.CI(1'b0),
        .CO({_jmp_enable_reg_i_95_n_0,_jmp_enable_reg_i_95_n_1,_jmp_enable_reg_i_95_n_2,_jmp_enable_reg_i_95_n_3}),
        .CYINIT(1'b0),
        .DI({_jmp_enable_i_134_n_0,_jmp_enable_i_135_n_0,_jmp_enable_i_136_n_0,_jmp_enable_i_137_n_0}),
        .O(NLW__jmp_enable_reg_i_95_O_UNCONNECTED[3:0]),
        .S({_jmp_enable_i_138_n_0,_jmp_enable_i_139_n_0,_jmp_enable_i_140_n_0,_jmp_enable_i_141_n_0}));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEFE0000)) 
    \ex_Imm[31]_i_3 
       (.I0(_flush_id),
        .I1(_jmp_enable_i_5_n_0),
        .I2(_flush_id_i_3_n_0),
        .I3(ctrlsel_o[3]),
        .I4(_flush_id_i_2_n_0),
        .I5(rst),
        .O(_flush_id_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \ex_Imm_reg[0] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\ex_Imm_reg[31]_0 [0]),
        .Q(ex_Imm[0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \ex_Imm_reg[10] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\ex_Imm_reg[31]_0 [10]),
        .Q(ex_Imm[10]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \ex_Imm_reg[11] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\ex_Imm_reg[31]_0 [11]),
        .Q(ex_Imm[11]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \ex_Imm_reg[12] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\ex_Imm_reg[31]_0 [12]),
        .Q(ex_Imm[12]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \ex_Imm_reg[13] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\ex_Imm_reg[31]_0 [13]),
        .Q(ex_Imm[13]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \ex_Imm_reg[14] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\ex_Imm_reg[31]_0 [14]),
        .Q(ex_Imm[14]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \ex_Imm_reg[15] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\ex_Imm_reg[31]_0 [15]),
        .Q(ex_Imm[15]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \ex_Imm_reg[16] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\ex_Imm_reg[31]_0 [16]),
        .Q(ex_Imm[16]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \ex_Imm_reg[17] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\ex_Imm_reg[31]_0 [17]),
        .Q(ex_Imm[17]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \ex_Imm_reg[18] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\ex_Imm_reg[31]_0 [18]),
        .Q(ex_Imm[18]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \ex_Imm_reg[19] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\ex_Imm_reg[31]_0 [19]),
        .Q(ex_Imm[19]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \ex_Imm_reg[1] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\ex_Imm_reg[31]_0 [1]),
        .Q(ex_Imm[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \ex_Imm_reg[20] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\ex_Imm_reg[31]_0 [20]),
        .Q(ex_Imm[20]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \ex_Imm_reg[21] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\ex_Imm_reg[31]_0 [21]),
        .Q(ex_Imm[21]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \ex_Imm_reg[22] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\ex_Imm_reg[31]_0 [22]),
        .Q(ex_Imm[22]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \ex_Imm_reg[23] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\ex_Imm_reg[31]_0 [23]),
        .Q(ex_Imm[23]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \ex_Imm_reg[24] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\ex_Imm_reg[31]_0 [24]),
        .Q(ex_Imm[24]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \ex_Imm_reg[25] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\ex_Imm_reg[31]_0 [25]),
        .Q(ex_Imm[25]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \ex_Imm_reg[26] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\ex_Imm_reg[31]_0 [26]),
        .Q(ex_Imm[26]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \ex_Imm_reg[27] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\ex_Imm_reg[31]_0 [27]),
        .Q(ex_Imm[27]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \ex_Imm_reg[28] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\ex_Imm_reg[31]_0 [28]),
        .Q(ex_Imm[28]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \ex_Imm_reg[29] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\ex_Imm_reg[31]_0 [29]),
        .Q(ex_Imm[29]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \ex_Imm_reg[2] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\ex_Imm_reg[31]_0 [2]),
        .Q(ex_Imm[2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \ex_Imm_reg[30] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\ex_Imm_reg[31]_0 [30]),
        .Q(ex_Imm[30]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \ex_Imm_reg[31] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\ex_Imm_reg[31]_0 [31]),
        .Q(ex_Imm[31]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \ex_Imm_reg[3] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\ex_Imm_reg[31]_0 [3]),
        .Q(ex_Imm[3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \ex_Imm_reg[4] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\ex_Imm_reg[31]_0 [4]),
        .Q(ex_Imm[4]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \ex_Imm_reg[5] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\ex_Imm_reg[31]_0 [5]),
        .Q(ex_Imm[5]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \ex_Imm_reg[6] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\ex_Imm_reg[31]_0 [6]),
        .Q(ex_Imm[6]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \ex_Imm_reg[7] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\ex_Imm_reg[31]_0 [7]),
        .Q(ex_Imm[7]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \ex_Imm_reg[8] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\ex_Imm_reg[31]_0 [8]),
        .Q(ex_Imm[8]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \ex_Imm_reg[9] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\ex_Imm_reg[31]_0 [9]),
        .Q(ex_Imm[9]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \ex_aluop_reg[0] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\ex_aluop_reg[3]_1 [0]),
        .Q(ex_aluop[0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \ex_aluop_reg[1] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\ex_aluop_reg[3]_1 [1]),
        .Q(ex_aluop[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \ex_aluop_reg[2] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\ex_aluop_reg[3]_1 [2]),
        .Q(ex_aluop[2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \ex_aluop_reg[3] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\ex_aluop_reg[3]_1 [3]),
        .Q(ex_aluop[3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \ex_alusel_reg[0] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\ex_alusel_reg[2]_0 [0]),
        .Q(ex_alusel[0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \ex_alusel_reg[1] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\ex_alusel_reg[2]_0 [1]),
        .Q(ex_alusel[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \ex_alusel_reg[2] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\ex_alusel_reg[2]_0 [2]),
        .Q(ex_alusel[2]),
        .R(rst));
  FDSE #(
    .INIT(1'b1)) 
    \ex_ctrlsel_reg[0] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\ex_ctrlsel_reg[3]_0 [0]),
        .Q(ctrlsel_o[0]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \ex_ctrlsel_reg[1] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\ex_ctrlsel_reg[3]_0 [1]),
        .Q(ctrlsel_o[1]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \ex_ctrlsel_reg[2] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\ex_ctrlsel_reg[3]_0 [2]),
        .Q(ctrlsel_o[2]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \ex_ctrlsel_reg[3] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\ex_ctrlsel_reg[3]_0 [3]),
        .Q(ctrlsel_o[3]),
        .S(rst));
  FDRE #(
    .INIT(1'b0)) 
    \ex_jmp_addr_reg[10] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\ex_jmp_addr_reg[1]_0 ),
        .D(\ex_jmp_addr_reg[31]_0 [9]),
        .Q(ex_jmp_addr[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ex_jmp_addr_reg[11] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\ex_jmp_addr_reg[1]_0 ),
        .D(\ex_jmp_addr_reg[31]_0 [10]),
        .Q(ex_jmp_addr[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ex_jmp_addr_reg[12] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\ex_jmp_addr_reg[1]_0 ),
        .D(\ex_jmp_addr_reg[31]_0 [11]),
        .Q(ex_jmp_addr[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ex_jmp_addr_reg[13] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\ex_jmp_addr_reg[1]_0 ),
        .D(\ex_jmp_addr_reg[31]_0 [12]),
        .Q(ex_jmp_addr[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ex_jmp_addr_reg[14] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\ex_jmp_addr_reg[1]_0 ),
        .D(\ex_jmp_addr_reg[31]_0 [13]),
        .Q(ex_jmp_addr[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ex_jmp_addr_reg[15] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\ex_jmp_addr_reg[1]_0 ),
        .D(\ex_jmp_addr_reg[31]_0 [14]),
        .Q(ex_jmp_addr[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ex_jmp_addr_reg[16] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\ex_jmp_addr_reg[1]_0 ),
        .D(\ex_jmp_addr_reg[31]_0 [15]),
        .Q(ex_jmp_addr[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ex_jmp_addr_reg[17] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\ex_jmp_addr_reg[1]_0 ),
        .D(\ex_jmp_addr_reg[31]_0 [16]),
        .Q(ex_jmp_addr[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ex_jmp_addr_reg[18] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\ex_jmp_addr_reg[1]_0 ),
        .D(\ex_jmp_addr_reg[31]_0 [17]),
        .Q(ex_jmp_addr[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ex_jmp_addr_reg[19] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\ex_jmp_addr_reg[1]_0 ),
        .D(\ex_jmp_addr_reg[31]_0 [18]),
        .Q(ex_jmp_addr[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ex_jmp_addr_reg[1] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\ex_jmp_addr_reg[1]_0 ),
        .D(\ex_jmp_addr_reg[31]_0 [0]),
        .Q(ex_jmp_addr[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ex_jmp_addr_reg[20] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\ex_jmp_addr_reg[1]_0 ),
        .D(\ex_jmp_addr_reg[31]_0 [19]),
        .Q(ex_jmp_addr[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ex_jmp_addr_reg[21] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\ex_jmp_addr_reg[1]_0 ),
        .D(\ex_jmp_addr_reg[31]_0 [20]),
        .Q(ex_jmp_addr[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ex_jmp_addr_reg[22] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\ex_jmp_addr_reg[1]_0 ),
        .D(\ex_jmp_addr_reg[31]_0 [21]),
        .Q(ex_jmp_addr[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ex_jmp_addr_reg[23] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\ex_jmp_addr_reg[1]_0 ),
        .D(\ex_jmp_addr_reg[31]_0 [22]),
        .Q(ex_jmp_addr[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ex_jmp_addr_reg[24] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\ex_jmp_addr_reg[1]_0 ),
        .D(\ex_jmp_addr_reg[31]_0 [23]),
        .Q(ex_jmp_addr[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ex_jmp_addr_reg[25] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\ex_jmp_addr_reg[1]_0 ),
        .D(\ex_jmp_addr_reg[31]_0 [24]),
        .Q(ex_jmp_addr[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ex_jmp_addr_reg[26] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\ex_jmp_addr_reg[1]_0 ),
        .D(\ex_jmp_addr_reg[31]_0 [25]),
        .Q(ex_jmp_addr[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ex_jmp_addr_reg[27] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\ex_jmp_addr_reg[1]_0 ),
        .D(\ex_jmp_addr_reg[31]_0 [26]),
        .Q(ex_jmp_addr[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ex_jmp_addr_reg[28] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\ex_jmp_addr_reg[1]_0 ),
        .D(\ex_jmp_addr_reg[31]_0 [27]),
        .Q(ex_jmp_addr[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ex_jmp_addr_reg[29] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\ex_jmp_addr_reg[1]_0 ),
        .D(\ex_jmp_addr_reg[31]_0 [28]),
        .Q(ex_jmp_addr[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ex_jmp_addr_reg[2] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\ex_jmp_addr_reg[1]_0 ),
        .D(\ex_jmp_addr_reg[31]_0 [1]),
        .Q(ex_jmp_addr[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ex_jmp_addr_reg[30] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\ex_jmp_addr_reg[1]_0 ),
        .D(\ex_jmp_addr_reg[31]_0 [29]),
        .Q(ex_jmp_addr[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ex_jmp_addr_reg[31] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\ex_jmp_addr_reg[1]_0 ),
        .D(\ex_jmp_addr_reg[31]_0 [30]),
        .Q(ex_jmp_addr[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ex_jmp_addr_reg[3] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\ex_jmp_addr_reg[1]_0 ),
        .D(\ex_jmp_addr_reg[31]_0 [2]),
        .Q(ex_jmp_addr[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ex_jmp_addr_reg[4] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\ex_jmp_addr_reg[1]_0 ),
        .D(\ex_jmp_addr_reg[31]_0 [3]),
        .Q(ex_jmp_addr[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ex_jmp_addr_reg[5] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\ex_jmp_addr_reg[1]_0 ),
        .D(\ex_jmp_addr_reg[31]_0 [4]),
        .Q(ex_jmp_addr[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ex_jmp_addr_reg[6] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\ex_jmp_addr_reg[1]_0 ),
        .D(\ex_jmp_addr_reg[31]_0 [5]),
        .Q(ex_jmp_addr[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ex_jmp_addr_reg[7] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\ex_jmp_addr_reg[1]_0 ),
        .D(\ex_jmp_addr_reg[31]_0 [6]),
        .Q(ex_jmp_addr[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ex_jmp_addr_reg[8] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\ex_jmp_addr_reg[1]_0 ),
        .D(\ex_jmp_addr_reg[31]_0 [7]),
        .Q(ex_jmp_addr[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ex_jmp_addr_reg[9] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\ex_jmp_addr_reg[1]_0 ),
        .D(\ex_jmp_addr_reg[31]_0 [8]),
        .Q(ex_jmp_addr[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ex_pc_reg[10] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(E),
        .D(\ex_pc_reg[31]_0 [9]),
        .Q(ex_pc[10]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \ex_pc_reg[11] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(E),
        .D(\ex_pc_reg[31]_0 [10]),
        .Q(ex_pc[11]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \ex_pc_reg[12] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(E),
        .D(\ex_pc_reg[31]_0 [11]),
        .Q(ex_pc[12]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \ex_pc_reg[13] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(E),
        .D(\ex_pc_reg[31]_0 [12]),
        .Q(ex_pc[13]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \ex_pc_reg[14] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(E),
        .D(\ex_pc_reg[31]_0 [13]),
        .Q(ex_pc[14]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \ex_pc_reg[15] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(E),
        .D(\ex_pc_reg[31]_0 [14]),
        .Q(ex_pc[15]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \ex_pc_reg[16] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(E),
        .D(\ex_pc_reg[31]_0 [15]),
        .Q(ex_pc[16]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \ex_pc_reg[17] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(E),
        .D(\ex_pc_reg[31]_0 [16]),
        .Q(ex_pc[17]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \ex_pc_reg[18] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(E),
        .D(\ex_pc_reg[31]_0 [17]),
        .Q(ex_pc[18]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \ex_pc_reg[19] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(E),
        .D(\ex_pc_reg[31]_0 [18]),
        .Q(ex_pc[19]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \ex_pc_reg[1] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(E),
        .D(\ex_pc_reg[31]_0 [0]),
        .Q(ex_pc[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \ex_pc_reg[20] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(E),
        .D(\ex_pc_reg[31]_0 [19]),
        .Q(ex_pc[20]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \ex_pc_reg[21] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(E),
        .D(\ex_pc_reg[31]_0 [20]),
        .Q(ex_pc[21]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \ex_pc_reg[22] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(E),
        .D(\ex_pc_reg[31]_0 [21]),
        .Q(ex_pc[22]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \ex_pc_reg[23] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(E),
        .D(\ex_pc_reg[31]_0 [22]),
        .Q(ex_pc[23]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \ex_pc_reg[24] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(E),
        .D(\ex_pc_reg[31]_0 [23]),
        .Q(ex_pc[24]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \ex_pc_reg[25] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(E),
        .D(\ex_pc_reg[31]_0 [24]),
        .Q(ex_pc[25]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \ex_pc_reg[26] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(E),
        .D(\ex_pc_reg[31]_0 [25]),
        .Q(ex_pc[26]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \ex_pc_reg[27] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(E),
        .D(\ex_pc_reg[31]_0 [26]),
        .Q(ex_pc[27]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \ex_pc_reg[28] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(E),
        .D(\ex_pc_reg[31]_0 [27]),
        .Q(ex_pc[28]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \ex_pc_reg[29] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(E),
        .D(\ex_pc_reg[31]_0 [28]),
        .Q(ex_pc[29]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \ex_pc_reg[2] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(E),
        .D(\ex_pc_reg[31]_0 [1]),
        .Q(ex_pc[2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \ex_pc_reg[30] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(E),
        .D(\ex_pc_reg[31]_0 [29]),
        .Q(ex_pc[30]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \ex_pc_reg[31] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(E),
        .D(\ex_pc_reg[31]_0 [30]),
        .Q(ex_pc[31]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \ex_pc_reg[3] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(E),
        .D(\ex_pc_reg[31]_0 [2]),
        .Q(ex_pc[3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \ex_pc_reg[4] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(E),
        .D(\ex_pc_reg[31]_0 [3]),
        .Q(ex_pc[4]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \ex_pc_reg[5] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(E),
        .D(\ex_pc_reg[31]_0 [4]),
        .Q(ex_pc[5]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \ex_pc_reg[6] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(E),
        .D(\ex_pc_reg[31]_0 [5]),
        .Q(ex_pc[6]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \ex_pc_reg[7] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(E),
        .D(\ex_pc_reg[31]_0 [6]),
        .Q(ex_pc[7]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \ex_pc_reg[8] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(E),
        .D(\ex_pc_reg[31]_0 [7]),
        .Q(ex_pc[8]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \ex_pc_reg[9] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(E),
        .D(\ex_pc_reg[31]_0 [8]),
        .Q(ex_pc[9]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \ex_prediction_reg[10] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\ex_jmp_addr_reg[1]_0 ),
        .D(\ex_prediction_reg[31]_0 [9]),
        .Q(ex_prediction[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ex_prediction_reg[11] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\ex_jmp_addr_reg[1]_0 ),
        .D(\ex_prediction_reg[31]_0 [10]),
        .Q(ex_prediction[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ex_prediction_reg[12] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\ex_jmp_addr_reg[1]_0 ),
        .D(\ex_prediction_reg[31]_0 [11]),
        .Q(ex_prediction[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ex_prediction_reg[13] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\ex_jmp_addr_reg[1]_0 ),
        .D(\ex_prediction_reg[31]_0 [12]),
        .Q(ex_prediction[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ex_prediction_reg[14] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\ex_jmp_addr_reg[1]_0 ),
        .D(\ex_prediction_reg[31]_0 [13]),
        .Q(ex_prediction[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ex_prediction_reg[15] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\ex_jmp_addr_reg[1]_0 ),
        .D(\ex_prediction_reg[31]_0 [14]),
        .Q(ex_prediction[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ex_prediction_reg[16] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\ex_jmp_addr_reg[1]_0 ),
        .D(\ex_prediction_reg[31]_0 [15]),
        .Q(ex_prediction[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ex_prediction_reg[17] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\ex_jmp_addr_reg[1]_0 ),
        .D(\ex_prediction_reg[31]_0 [16]),
        .Q(ex_prediction[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ex_prediction_reg[18] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\ex_jmp_addr_reg[1]_0 ),
        .D(\ex_prediction_reg[31]_0 [17]),
        .Q(ex_prediction[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ex_prediction_reg[19] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\ex_jmp_addr_reg[1]_0 ),
        .D(\ex_prediction_reg[31]_0 [18]),
        .Q(ex_prediction[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ex_prediction_reg[1] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\ex_jmp_addr_reg[1]_0 ),
        .D(\ex_prediction_reg[31]_0 [0]),
        .Q(ex_prediction[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ex_prediction_reg[20] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\ex_jmp_addr_reg[1]_0 ),
        .D(\ex_prediction_reg[31]_0 [19]),
        .Q(ex_prediction[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ex_prediction_reg[21] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\ex_jmp_addr_reg[1]_0 ),
        .D(\ex_prediction_reg[31]_0 [20]),
        .Q(ex_prediction[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ex_prediction_reg[22] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\ex_jmp_addr_reg[1]_0 ),
        .D(\ex_prediction_reg[31]_0 [21]),
        .Q(ex_prediction[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ex_prediction_reg[23] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\ex_jmp_addr_reg[1]_0 ),
        .D(\ex_prediction_reg[31]_0 [22]),
        .Q(ex_prediction[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ex_prediction_reg[24] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\ex_jmp_addr_reg[1]_0 ),
        .D(\ex_prediction_reg[31]_0 [23]),
        .Q(ex_prediction[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ex_prediction_reg[25] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\ex_jmp_addr_reg[1]_0 ),
        .D(\ex_prediction_reg[31]_0 [24]),
        .Q(ex_prediction[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ex_prediction_reg[26] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\ex_jmp_addr_reg[1]_0 ),
        .D(\ex_prediction_reg[31]_0 [25]),
        .Q(ex_prediction[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ex_prediction_reg[27] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\ex_jmp_addr_reg[1]_0 ),
        .D(\ex_prediction_reg[31]_0 [26]),
        .Q(ex_prediction[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ex_prediction_reg[28] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\ex_jmp_addr_reg[1]_0 ),
        .D(\ex_prediction_reg[31]_0 [27]),
        .Q(ex_prediction[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ex_prediction_reg[29] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\ex_jmp_addr_reg[1]_0 ),
        .D(\ex_prediction_reg[31]_0 [28]),
        .Q(ex_prediction[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ex_prediction_reg[2] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\ex_jmp_addr_reg[1]_0 ),
        .D(\ex_prediction_reg[31]_0 [1]),
        .Q(ex_prediction[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ex_prediction_reg[30] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\ex_jmp_addr_reg[1]_0 ),
        .D(\ex_prediction_reg[31]_0 [29]),
        .Q(ex_prediction[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ex_prediction_reg[31] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\ex_jmp_addr_reg[1]_0 ),
        .D(\ex_prediction_reg[31]_0 [30]),
        .Q(ex_prediction[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ex_prediction_reg[3] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\ex_jmp_addr_reg[1]_0 ),
        .D(\ex_prediction_reg[31]_0 [2]),
        .Q(ex_prediction[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ex_prediction_reg[4] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\ex_jmp_addr_reg[1]_0 ),
        .D(\ex_prediction_reg[31]_0 [3]),
        .Q(ex_prediction[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ex_prediction_reg[5] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\ex_jmp_addr_reg[1]_0 ),
        .D(\ex_prediction_reg[31]_0 [4]),
        .Q(ex_prediction[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ex_prediction_reg[6] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\ex_jmp_addr_reg[1]_0 ),
        .D(\ex_prediction_reg[31]_0 [5]),
        .Q(ex_prediction[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ex_prediction_reg[7] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\ex_jmp_addr_reg[1]_0 ),
        .D(\ex_prediction_reg[31]_0 [6]),
        .Q(ex_prediction[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ex_prediction_reg[8] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\ex_jmp_addr_reg[1]_0 ),
        .D(\ex_prediction_reg[31]_0 [7]),
        .Q(ex_prediction[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ex_prediction_reg[9] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\ex_jmp_addr_reg[1]_0 ),
        .D(\ex_prediction_reg[31]_0 [8]),
        .Q(ex_prediction[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ex_rd_enable_reg
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(ex_rd_enable_reg_0),
        .Q(ex_rd_enable_i),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \ex_rd_reg[0] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(E),
        .D(\ex_rd_reg[4]_1 [0]),
        .Q(\ex_rd_reg[4]_0 [0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \ex_rd_reg[1] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(E),
        .D(\ex_rd_reg[4]_1 [1]),
        .Q(\ex_rd_reg[4]_0 [1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \ex_rd_reg[2] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(E),
        .D(\ex_rd_reg[4]_1 [2]),
        .Q(\ex_rd_reg[4]_0 [2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \ex_rd_reg[3] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(E),
        .D(\ex_rd_reg[4]_1 [3]),
        .Q(\ex_rd_reg[4]_0 [3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \ex_rd_reg[4] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(E),
        .D(\ex_rd_reg[4]_1 [4]),
        .Q(\ex_rd_reg[4]_0 [4]),
        .R(rst));
  LUT6 #(
    .INIT(64'hFFFFC840C840C840)) 
    \ex_reg1[0]_i_1 
       (.I0(reg11__0),
        .I1(\ex_reg1[29]_i_4_n_0 ),
        .I2(reg1_data[0]),
        .I3(\ex_reg2_reg[31]_0 [0]),
        .I4(\ex_aluop_reg[3]_0 [0]),
        .I5(\ex_reg1[29]_i_3_n_0 ),
        .O(\ex_reg1[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFC0C0C0EAEAC0C0)) 
    \ex_reg1[10]_i_1 
       (.I0(reg1_data[10]),
        .I1(\ex_reg1[29]_i_3_n_0 ),
        .I2(\ex_aluop_reg[3]_0 [10]),
        .I3(\ex_reg2_reg[31]_0 [10]),
        .I4(\ex_reg1[29]_i_4_n_0 ),
        .I5(reg11__0),
        .O(\ex_reg1[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFC0C0C0EAEAC0C0)) 
    \ex_reg1[11]_i_1 
       (.I0(reg1_data[11]),
        .I1(\ex_reg1[29]_i_3_n_0 ),
        .I2(\ex_aluop_reg[3]_0 [11]),
        .I3(\ex_reg2_reg[31]_0 [11]),
        .I4(\ex_reg1[29]_i_4_n_0 ),
        .I5(reg11__0),
        .O(\ex_reg1[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFC0C0C0EAEAC0C0)) 
    \ex_reg1[12]_i_1 
       (.I0(reg1_data[12]),
        .I1(\ex_reg1[29]_i_3_n_0 ),
        .I2(\ex_aluop_reg[3]_0 [12]),
        .I3(\ex_reg2_reg[31]_0 [12]),
        .I4(\ex_reg1[29]_i_4_n_0 ),
        .I5(reg11__0),
        .O(\ex_reg1[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFC0C0C0EAEAC0C0)) 
    \ex_reg1[13]_i_1 
       (.I0(reg1_data[13]),
        .I1(\ex_reg1[29]_i_3_n_0 ),
        .I2(\ex_aluop_reg[3]_0 [13]),
        .I3(\ex_reg2_reg[31]_0 [13]),
        .I4(\ex_reg1[29]_i_4_n_0 ),
        .I5(reg11__0),
        .O(\ex_reg1[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFC0C0C0EAEAC0C0)) 
    \ex_reg1[14]_i_1 
       (.I0(reg1_data[14]),
        .I1(\ex_reg1[29]_i_3_n_0 ),
        .I2(\ex_aluop_reg[3]_0 [14]),
        .I3(\ex_reg2_reg[31]_0 [14]),
        .I4(\ex_reg1[29]_i_4_n_0 ),
        .I5(reg11__0),
        .O(\ex_reg1[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFC0C0C0EAEAC0C0)) 
    \ex_reg1[15]_i_1 
       (.I0(reg1_data[15]),
        .I1(\ex_reg1[29]_i_3_n_0 ),
        .I2(\ex_aluop_reg[3]_0 [15]),
        .I3(\ex_reg2_reg[31]_0 [15]),
        .I4(\ex_reg1[29]_i_4_n_0 ),
        .I5(reg11__0),
        .O(\ex_reg1[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFC0C0C0EAEAC0C0)) 
    \ex_reg1[16]_i_1 
       (.I0(reg1_data[16]),
        .I1(\ex_reg1[29]_i_3_n_0 ),
        .I2(\ex_aluop_reg[3]_0 [16]),
        .I3(\ex_reg2_reg[31]_0 [16]),
        .I4(\ex_reg1[29]_i_4_n_0 ),
        .I5(reg11__0),
        .O(\ex_reg1[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFC0C0C0EAEAC0C0)) 
    \ex_reg1[17]_i_1 
       (.I0(reg1_data[17]),
        .I1(\ex_reg1[29]_i_3_n_0 ),
        .I2(\ex_aluop_reg[3]_0 [17]),
        .I3(\ex_reg2_reg[31]_0 [17]),
        .I4(\ex_reg1[29]_i_4_n_0 ),
        .I5(reg11__0),
        .O(\ex_reg1[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFC0C0C0EAEAC0C0)) 
    \ex_reg1[18]_i_1 
       (.I0(reg1_data[18]),
        .I1(\ex_reg1[29]_i_3_n_0 ),
        .I2(\ex_aluop_reg[3]_0 [18]),
        .I3(\ex_reg2_reg[31]_0 [18]),
        .I4(\ex_reg1[29]_i_4_n_0 ),
        .I5(reg11__0),
        .O(\ex_reg1[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFC0C0C0EAEAC0C0)) 
    \ex_reg1[19]_i_1 
       (.I0(reg1_data[19]),
        .I1(\ex_reg1[29]_i_3_n_0 ),
        .I2(\ex_aluop_reg[3]_0 [19]),
        .I3(\ex_reg2_reg[31]_0 [19]),
        .I4(\ex_reg1[29]_i_4_n_0 ),
        .I5(reg11__0),
        .O(\ex_reg1[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFC840C840C840)) 
    \ex_reg1[1]_i_1 
       (.I0(reg11__0),
        .I1(\ex_reg1[29]_i_4_n_0 ),
        .I2(reg1_data[1]),
        .I3(\ex_reg2_reg[31]_0 [1]),
        .I4(\ex_aluop_reg[3]_0 [1]),
        .I5(\ex_reg1[29]_i_3_n_0 ),
        .O(\ex_reg1[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFC0C0C0EAEAC0C0)) 
    \ex_reg1[20]_i_1 
       (.I0(reg1_data[20]),
        .I1(\ex_reg1[29]_i_3_n_0 ),
        .I2(\ex_aluop_reg[3]_0 [20]),
        .I3(\ex_reg2_reg[31]_0 [20]),
        .I4(\ex_reg1[29]_i_4_n_0 ),
        .I5(reg11__0),
        .O(\ex_reg1[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFC0C0C0EAEAC0C0)) 
    \ex_reg1[21]_i_1 
       (.I0(reg1_data[21]),
        .I1(\ex_reg1[29]_i_3_n_0 ),
        .I2(\ex_aluop_reg[3]_0 [21]),
        .I3(\ex_reg2_reg[31]_0 [21]),
        .I4(\ex_reg1[29]_i_4_n_0 ),
        .I5(reg11__0),
        .O(\ex_reg1[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFC0C0C0EAEAC0C0)) 
    \ex_reg1[22]_i_1 
       (.I0(reg1_data[22]),
        .I1(\ex_reg1[29]_i_3_n_0 ),
        .I2(\ex_aluop_reg[3]_0 [22]),
        .I3(\ex_reg2_reg[31]_0 [22]),
        .I4(\ex_reg1[29]_i_4_n_0 ),
        .I5(reg11__0),
        .O(\ex_reg1[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFC0C0C0EAEAC0C0)) 
    \ex_reg1[23]_i_1 
       (.I0(reg1_data[23]),
        .I1(\ex_reg1[29]_i_3_n_0 ),
        .I2(\ex_aluop_reg[3]_0 [23]),
        .I3(\ex_reg2_reg[31]_0 [23]),
        .I4(\ex_reg1[29]_i_4_n_0 ),
        .I5(reg11__0),
        .O(\ex_reg1[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFC0C0C0EAEAC0C0)) 
    \ex_reg1[24]_i_1 
       (.I0(reg1_data[24]),
        .I1(\ex_reg1[29]_i_3_n_0 ),
        .I2(\ex_aluop_reg[3]_0 [24]),
        .I3(\ex_reg2_reg[31]_0 [24]),
        .I4(\ex_reg1[29]_i_4_n_0 ),
        .I5(reg11__0),
        .O(\ex_reg1[24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFC0C0C0EAEAC0C0)) 
    \ex_reg1[25]_i_1 
       (.I0(reg1_data[25]),
        .I1(\ex_reg1[29]_i_3_n_0 ),
        .I2(\ex_aluop_reg[3]_0 [25]),
        .I3(\ex_reg2_reg[31]_0 [25]),
        .I4(\ex_reg1[29]_i_4_n_0 ),
        .I5(reg11__0),
        .O(\ex_reg1[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFC0C0C0EAEAC0C0)) 
    \ex_reg1[26]_i_1 
       (.I0(reg1_data[26]),
        .I1(\ex_reg1[29]_i_3_n_0 ),
        .I2(\ex_aluop_reg[3]_0 [26]),
        .I3(\ex_reg2_reg[31]_0 [26]),
        .I4(\ex_reg1[29]_i_4_n_0 ),
        .I5(reg11__0),
        .O(\ex_reg1[26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFC0C0C0EAEAC0C0)) 
    \ex_reg1[27]_i_1 
       (.I0(reg1_data[27]),
        .I1(\ex_reg1[29]_i_3_n_0 ),
        .I2(\ex_aluop_reg[3]_0 [27]),
        .I3(\ex_reg2_reg[31]_0 [27]),
        .I4(\ex_reg1[29]_i_4_n_0 ),
        .I5(reg11__0),
        .O(\ex_reg1[27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFC0C0C0EAEAC0C0)) 
    \ex_reg1[28]_i_1 
       (.I0(reg1_data[28]),
        .I1(\ex_reg1[29]_i_3_n_0 ),
        .I2(\ex_aluop_reg[3]_0 [28]),
        .I3(\ex_reg2_reg[31]_0 [28]),
        .I4(\ex_reg1[29]_i_4_n_0 ),
        .I5(reg11__0),
        .O(\ex_reg1[28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFC0C0C0EAEAC0C0)) 
    \ex_reg1[29]_i_1 
       (.I0(reg1_data[29]),
        .I1(\ex_reg1[29]_i_3_n_0 ),
        .I2(\ex_aluop_reg[3]_0 [29]),
        .I3(\ex_reg2_reg[31]_0 [29]),
        .I4(\ex_reg1[29]_i_4_n_0 ),
        .I5(reg11__0),
        .O(\ex_reg1[29]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \ex_reg1[29]_i_3 
       (.I0(reg1_read_enable),
        .I1(reg118_out),
        .I2(_flush_id_reg_0),
        .O(\ex_reg1[29]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \ex_reg1[29]_i_4 
       (.I0(reg118_out),
        .I1(reg1_read_enable),
        .I2(_flush_id_reg_0),
        .O(\ex_reg1[29]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFC840C840C840)) 
    \ex_reg1[2]_i_1 
       (.I0(reg11__0),
        .I1(\ex_reg1[29]_i_4_n_0 ),
        .I2(reg1_data[2]),
        .I3(\ex_reg2_reg[31]_0 [2]),
        .I4(\ex_aluop_reg[3]_0 [2]),
        .I5(\ex_reg1[29]_i_3_n_0 ),
        .O(\ex_reg1[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFC840C840C840)) 
    \ex_reg1[3]_i_1 
       (.I0(reg11__0),
        .I1(\ex_reg1[29]_i_4_n_0 ),
        .I2(reg1_data[3]),
        .I3(\ex_reg2_reg[31]_0 [3]),
        .I4(\ex_aluop_reg[3]_0 [3]),
        .I5(\ex_reg1[29]_i_3_n_0 ),
        .O(\ex_reg1[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFC840C840C840)) 
    \ex_reg1[4]_i_1 
       (.I0(reg11__0),
        .I1(\ex_reg1[29]_i_4_n_0 ),
        .I2(reg1_data[4]),
        .I3(\ex_reg2_reg[31]_0 [4]),
        .I4(\ex_aluop_reg[3]_0 [4]),
        .I5(\ex_reg1[29]_i_3_n_0 ),
        .O(\ex_reg1[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFC840C840C840)) 
    \ex_reg1[5]_i_1 
       (.I0(reg11__0),
        .I1(\ex_reg1[29]_i_4_n_0 ),
        .I2(reg1_data[5]),
        .I3(\ex_reg2_reg[31]_0 [5]),
        .I4(\ex_aluop_reg[3]_0 [5]),
        .I5(\ex_reg1[29]_i_3_n_0 ),
        .O(\ex_reg1[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFC840C840C840)) 
    \ex_reg1[6]_i_1 
       (.I0(reg11__0),
        .I1(\ex_reg1[29]_i_4_n_0 ),
        .I2(reg1_data[6]),
        .I3(\ex_reg2_reg[31]_0 [6]),
        .I4(\ex_aluop_reg[3]_0 [6]),
        .I5(\ex_reg1[29]_i_3_n_0 ),
        .O(\ex_reg1[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFC840C840C840)) 
    \ex_reg1[7]_i_1 
       (.I0(reg11__0),
        .I1(\ex_reg1[29]_i_4_n_0 ),
        .I2(reg1_data[7]),
        .I3(\ex_reg2_reg[31]_0 [7]),
        .I4(\ex_aluop_reg[3]_0 [7]),
        .I5(\ex_reg1[29]_i_3_n_0 ),
        .O(\ex_reg1[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFC0C0C0EAEAC0C0)) 
    \ex_reg1[8]_i_1 
       (.I0(reg1_data[8]),
        .I1(\ex_reg1[29]_i_3_n_0 ),
        .I2(\ex_aluop_reg[3]_0 [8]),
        .I3(\ex_reg2_reg[31]_0 [8]),
        .I4(\ex_reg1[29]_i_4_n_0 ),
        .I5(reg11__0),
        .O(\ex_reg1[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFC0C0C0EAEAC0C0)) 
    \ex_reg1[9]_i_1 
       (.I0(reg1_data[9]),
        .I1(\ex_reg1[29]_i_3_n_0 ),
        .I2(\ex_aluop_reg[3]_0 [9]),
        .I3(\ex_reg2_reg[31]_0 [9]),
        .I4(\ex_reg1[29]_i_4_n_0 ),
        .I5(reg11__0),
        .O(\ex_reg1[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ex_reg1_reg[0] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\ex_reg1[0]_i_1_n_0 ),
        .Q(ex_reg1[0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \ex_reg1_reg[10] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\ex_reg1[10]_i_1_n_0 ),
        .Q(ex_reg1[10]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \ex_reg1_reg[11] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\ex_reg1[11]_i_1_n_0 ),
        .Q(ex_reg1[11]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \ex_reg1_reg[12] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\ex_reg1[12]_i_1_n_0 ),
        .Q(ex_reg1[12]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \ex_reg1_reg[13] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\ex_reg1[13]_i_1_n_0 ),
        .Q(ex_reg1[13]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \ex_reg1_reg[14] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\ex_reg1[14]_i_1_n_0 ),
        .Q(ex_reg1[14]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \ex_reg1_reg[15] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\ex_reg1[15]_i_1_n_0 ),
        .Q(ex_reg1[15]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \ex_reg1_reg[16] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\ex_reg1[16]_i_1_n_0 ),
        .Q(ex_reg1[16]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \ex_reg1_reg[17] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\ex_reg1[17]_i_1_n_0 ),
        .Q(ex_reg1[17]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \ex_reg1_reg[18] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\ex_reg1[18]_i_1_n_0 ),
        .Q(ex_reg1[18]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \ex_reg1_reg[19] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\ex_reg1[19]_i_1_n_0 ),
        .Q(ex_reg1[19]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \ex_reg1_reg[1] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\ex_reg1[1]_i_1_n_0 ),
        .Q(ex_reg1[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \ex_reg1_reg[20] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\ex_reg1[20]_i_1_n_0 ),
        .Q(ex_reg1[20]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \ex_reg1_reg[21] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\ex_reg1[21]_i_1_n_0 ),
        .Q(ex_reg1[21]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \ex_reg1_reg[22] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\ex_reg1[22]_i_1_n_0 ),
        .Q(ex_reg1[22]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \ex_reg1_reg[23] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\ex_reg1[23]_i_1_n_0 ),
        .Q(ex_reg1[23]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \ex_reg1_reg[24] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\ex_reg1[24]_i_1_n_0 ),
        .Q(ex_reg1[24]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \ex_reg1_reg[25] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\ex_reg1[25]_i_1_n_0 ),
        .Q(ex_reg1[25]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \ex_reg1_reg[26] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\ex_reg1[26]_i_1_n_0 ),
        .Q(ex_reg1[26]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \ex_reg1_reg[27] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\ex_reg1[27]_i_1_n_0 ),
        .Q(ex_reg1[27]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \ex_reg1_reg[28] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\ex_reg1[28]_i_1_n_0 ),
        .Q(ex_reg1[28]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \ex_reg1_reg[29] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\ex_reg1[29]_i_1_n_0 ),
        .Q(ex_reg1[29]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \ex_reg1_reg[2] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\ex_reg1[2]_i_1_n_0 ),
        .Q(ex_reg1[2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \ex_reg1_reg[30] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\ex_reg1_reg[31]_0 [0]),
        .Q(ex_reg1[30]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \ex_reg1_reg[31] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\ex_reg1_reg[31]_0 [1]),
        .Q(ex_reg1[31]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \ex_reg1_reg[3] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\ex_reg1[3]_i_1_n_0 ),
        .Q(ex_reg1[3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \ex_reg1_reg[4] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\ex_reg1[4]_i_1_n_0 ),
        .Q(ex_reg1[4]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \ex_reg1_reg[5] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\ex_reg1[5]_i_1_n_0 ),
        .Q(ex_reg1[5]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \ex_reg1_reg[6] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\ex_reg1[6]_i_1_n_0 ),
        .Q(ex_reg1[6]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \ex_reg1_reg[7] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\ex_reg1[7]_i_1_n_0 ),
        .Q(ex_reg1[7]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \ex_reg1_reg[8] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\ex_reg1[8]_i_1_n_0 ),
        .Q(ex_reg1[8]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \ex_reg1_reg[9] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\ex_reg1[9]_i_1_n_0 ),
        .Q(ex_reg1[9]),
        .R(rst));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \ex_reg2[0]_i_1 
       (.I0(rst_reg_18),
        .I1(\ex_reg2_reg[31]_0 [0]),
        .I2(_flush_id_reg),
        .I3(\ex_aluop_reg[3]_0 [0]),
        .I4(\ex_reg2_reg[0]_0 ),
        .O(\ex_reg2[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ex_reg2[10]_i_11 
       (.I0(rst),
        .I1(ctrlsel_o[3]),
        .O(\ex_reg2[10]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0000A0000000AC00)) 
    \ex_reg2[10]_i_4 
       (.I0(\ex_aluop_reg[3]_0 [10]),
        .I1(reg2_data[2]),
        .I2(reg216_out),
        .I3(reg2_read_enable),
        .I4(_flush_id_reg_0),
        .I5(reg21__0),
        .O(\ex_Imm_reg[10]_0 ));
  LUT6 #(
    .INIT(64'h0000000011111115)) 
    \ex_reg2[10]_i_5 
       (.I0(rst),
        .I1(_flush_id_i_2_n_0),
        .I2(\ex_reg2[10]_i_8_n_0 ),
        .I3(_jmp_enable_i_5_n_0),
        .I4(_flush_id),
        .I5(reg2_read_enable),
        .O(rst_reg_19));
  LUT6 #(
    .INIT(64'h00000000EEEEEEFE)) 
    \ex_reg2[10]_i_8 
       (.I0(_jmp_enable_i_4_n_0),
        .I1(_jmp_enable_i_3_n_0),
        .I2(_flush_id_i_5_n_0),
        .I3(_jmp_enable_i_6_n_0),
        .I4(_flush_id_i_4_n_0),
        .I5(\ex_reg2[10]_i_11_n_0 ),
        .O(\ex_reg2[10]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFF8FFF8FFF8)) 
    \ex_reg2[11]_i_1 
       (.I0(rst_reg_18),
        .I1(\ex_reg2_reg[31]_0 [11]),
        .I2(\ex_reg2[11]_i_2_n_0 ),
        .I3(\ex_reg2_reg[11]_0 ),
        .I4(\ex_reg2[31]_i_4_n_0 ),
        .I5(reg2_data[3]),
        .O(\ex_reg2[11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h008800F0)) 
    \ex_reg2[11]_i_2 
       (.I0(\ex_aluop_reg[3]_0 [11]),
        .I1(reg216_out),
        .I2(\ex_reg2_reg[11]_1 ),
        .I3(_flush_id_reg_0),
        .I4(reg2_read_enable),
        .O(\ex_reg2[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF8F8F8)) 
    \ex_reg2[12]_i_1 
       (.I0(rst_reg_18),
        .I1(\ex_reg2_reg[31]_0 [12]),
        .I2(\ex_reg2_reg[12]_0 ),
        .I3(\ex_reg2[31]_i_4_n_0 ),
        .I4(reg2_data[4]),
        .I5(\ex_reg2[12]_i_4_n_0 ),
        .O(\ex_reg2[12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h008800F0)) 
    \ex_reg2[12]_i_4 
       (.I0(\ex_aluop_reg[3]_0 [12]),
        .I1(reg216_out),
        .I2(\ex_reg2_reg[11]_1 ),
        .I3(_flush_id_reg_0),
        .I4(reg2_read_enable),
        .O(\ex_reg2[12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF8F8F8)) 
    \ex_reg2[13]_i_1 
       (.I0(rst_reg_18),
        .I1(\ex_reg2_reg[31]_0 [13]),
        .I2(\ex_reg2_reg[13]_0 ),
        .I3(\ex_reg2[31]_i_4_n_0 ),
        .I4(reg2_data[5]),
        .I5(\ex_reg2[13]_i_4_n_0 ),
        .O(\ex_reg2[13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h008800F0)) 
    \ex_reg2[13]_i_4 
       (.I0(\ex_aluop_reg[3]_0 [13]),
        .I1(reg216_out),
        .I2(\ex_reg2_reg[11]_1 ),
        .I3(_flush_id_reg_0),
        .I4(reg2_read_enable),
        .O(\ex_reg2[13]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF8F8F8)) 
    \ex_reg2[14]_i_1 
       (.I0(rst_reg_18),
        .I1(\ex_reg2_reg[31]_0 [14]),
        .I2(\ex_reg2_reg[14]_0 ),
        .I3(\ex_reg2[31]_i_4_n_0 ),
        .I4(reg2_data[6]),
        .I5(\ex_reg2[14]_i_4_n_0 ),
        .O(\ex_reg2[14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h008800F0)) 
    \ex_reg2[14]_i_4 
       (.I0(\ex_aluop_reg[3]_0 [14]),
        .I1(reg216_out),
        .I2(\ex_reg2_reg[11]_1 ),
        .I3(_flush_id_reg_0),
        .I4(reg2_read_enable),
        .O(\ex_reg2[14]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF8F8F8)) 
    \ex_reg2[15]_i_1 
       (.I0(rst_reg_18),
        .I1(\ex_reg2_reg[31]_0 [15]),
        .I2(\ex_reg2_reg[15]_0 ),
        .I3(\ex_reg2[31]_i_4_n_0 ),
        .I4(reg2_data[7]),
        .I5(\ex_reg2[15]_i_4_n_0 ),
        .O(\ex_reg2[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h008800F0)) 
    \ex_reg2[15]_i_4 
       (.I0(\ex_aluop_reg[3]_0 [15]),
        .I1(reg216_out),
        .I2(\ex_reg2_reg[11]_1 ),
        .I3(_flush_id_reg_0),
        .I4(reg2_read_enable),
        .O(\ex_reg2[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF8F8F8)) 
    \ex_reg2[16]_i_1 
       (.I0(rst_reg_18),
        .I1(\ex_reg2_reg[31]_0 [16]),
        .I2(\ex_reg2_reg[16]_0 ),
        .I3(\ex_reg2[31]_i_4_n_0 ),
        .I4(reg2_data[8]),
        .I5(\ex_reg2[16]_i_4_n_0 ),
        .O(\ex_reg2[16]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h008800F0)) 
    \ex_reg2[16]_i_4 
       (.I0(\ex_aluop_reg[3]_0 [16]),
        .I1(reg216_out),
        .I2(\ex_reg2_reg[11]_1 ),
        .I3(_flush_id_reg_0),
        .I4(reg2_read_enable),
        .O(\ex_reg2[16]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF8F8F8)) 
    \ex_reg2[17]_i_1 
       (.I0(rst_reg_18),
        .I1(\ex_reg2_reg[31]_0 [17]),
        .I2(\ex_reg2_reg[17]_0 ),
        .I3(\ex_reg2[31]_i_4_n_0 ),
        .I4(reg2_data[9]),
        .I5(\ex_reg2[17]_i_4_n_0 ),
        .O(\ex_reg2[17]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h008800F0)) 
    \ex_reg2[17]_i_4 
       (.I0(\ex_aluop_reg[3]_0 [17]),
        .I1(reg216_out),
        .I2(\ex_reg2_reg[11]_1 ),
        .I3(_flush_id_reg_0),
        .I4(reg2_read_enable),
        .O(\ex_reg2[17]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF8F8F8)) 
    \ex_reg2[18]_i_1 
       (.I0(rst_reg_18),
        .I1(\ex_reg2_reg[31]_0 [18]),
        .I2(\ex_reg2_reg[18]_0 ),
        .I3(\ex_reg2[31]_i_4_n_0 ),
        .I4(reg2_data[10]),
        .I5(\ex_reg2[18]_i_4_n_0 ),
        .O(\ex_reg2[18]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h008800F0)) 
    \ex_reg2[18]_i_4 
       (.I0(\ex_aluop_reg[3]_0 [18]),
        .I1(reg216_out),
        .I2(\ex_reg2_reg[11]_1 ),
        .I3(_flush_id_reg_0),
        .I4(reg2_read_enable),
        .O(\ex_reg2[18]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF8F8F8)) 
    \ex_reg2[19]_i_1 
       (.I0(rst_reg_18),
        .I1(\ex_reg2_reg[31]_0 [19]),
        .I2(\ex_reg2_reg[19]_0 ),
        .I3(\ex_reg2[31]_i_4_n_0 ),
        .I4(reg2_data[11]),
        .I5(\ex_reg2[19]_i_4_n_0 ),
        .O(\ex_reg2[19]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h008800F0)) 
    \ex_reg2[19]_i_4 
       (.I0(\ex_aluop_reg[3]_0 [19]),
        .I1(reg216_out),
        .I2(\ex_reg2_reg[11]_1 ),
        .I3(_flush_id_reg_0),
        .I4(reg2_read_enable),
        .O(\ex_reg2[19]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \ex_reg2[1]_i_1 
       (.I0(rst_reg_18),
        .I1(\ex_reg2_reg[31]_0 [1]),
        .I2(_flush_id_reg),
        .I3(\ex_aluop_reg[3]_0 [1]),
        .I4(\ex_reg2_reg[1]_0 ),
        .O(\ex_reg2[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF8F8F8)) 
    \ex_reg2[20]_i_1 
       (.I0(rst_reg_18),
        .I1(\ex_reg2_reg[31]_0 [20]),
        .I2(\ex_reg2_reg[20]_0 ),
        .I3(\ex_reg2[31]_i_4_n_0 ),
        .I4(reg2_data[12]),
        .I5(\ex_reg2[20]_i_4_n_0 ),
        .O(\ex_reg2[20]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h008800F0)) 
    \ex_reg2[20]_i_4 
       (.I0(\ex_aluop_reg[3]_0 [20]),
        .I1(reg216_out),
        .I2(\ex_reg2_reg[11]_1 ),
        .I3(_flush_id_reg_0),
        .I4(reg2_read_enable),
        .O(\ex_reg2[20]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF8F8F8)) 
    \ex_reg2[21]_i_1 
       (.I0(rst_reg_18),
        .I1(\ex_reg2_reg[31]_0 [21]),
        .I2(\ex_reg2_reg[21]_0 ),
        .I3(\ex_reg2[31]_i_4_n_0 ),
        .I4(reg2_data[13]),
        .I5(\ex_reg2[21]_i_4_n_0 ),
        .O(\ex_reg2[21]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h008800F0)) 
    \ex_reg2[21]_i_4 
       (.I0(\ex_aluop_reg[3]_0 [21]),
        .I1(reg216_out),
        .I2(\ex_reg2_reg[11]_1 ),
        .I3(_flush_id_reg_0),
        .I4(reg2_read_enable),
        .O(\ex_reg2[21]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF8F8F8)) 
    \ex_reg2[22]_i_1 
       (.I0(rst_reg_18),
        .I1(\ex_reg2_reg[31]_0 [22]),
        .I2(\ex_reg2_reg[22]_0 ),
        .I3(\ex_reg2[31]_i_4_n_0 ),
        .I4(reg2_data[14]),
        .I5(\ex_reg2[22]_i_4_n_0 ),
        .O(\ex_reg2[22]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h008800F0)) 
    \ex_reg2[22]_i_4 
       (.I0(\ex_aluop_reg[3]_0 [22]),
        .I1(reg216_out),
        .I2(\ex_reg2_reg[11]_1 ),
        .I3(_flush_id_reg_0),
        .I4(reg2_read_enable),
        .O(\ex_reg2[22]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF8F8F8)) 
    \ex_reg2[23]_i_1 
       (.I0(rst_reg_18),
        .I1(\ex_reg2_reg[31]_0 [23]),
        .I2(\ex_reg2_reg[23]_0 ),
        .I3(\ex_reg2[31]_i_4_n_0 ),
        .I4(reg2_data[15]),
        .I5(\ex_reg2[23]_i_4_n_0 ),
        .O(\ex_reg2[23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h008800F0)) 
    \ex_reg2[23]_i_4 
       (.I0(\ex_aluop_reg[3]_0 [23]),
        .I1(reg216_out),
        .I2(\ex_reg2_reg[11]_1 ),
        .I3(_flush_id_reg_0),
        .I4(reg2_read_enable),
        .O(\ex_reg2[23]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF8F8F8)) 
    \ex_reg2[24]_i_1 
       (.I0(rst_reg_18),
        .I1(\ex_reg2_reg[31]_0 [24]),
        .I2(\ex_reg2_reg[24]_0 ),
        .I3(\ex_reg2[31]_i_4_n_0 ),
        .I4(reg2_data[16]),
        .I5(\ex_reg2[24]_i_4_n_0 ),
        .O(\ex_reg2[24]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h008800F0)) 
    \ex_reg2[24]_i_4 
       (.I0(\ex_aluop_reg[3]_0 [24]),
        .I1(reg216_out),
        .I2(\ex_reg2_reg[11]_1 ),
        .I3(_flush_id_reg_0),
        .I4(reg2_read_enable),
        .O(\ex_reg2[24]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF8F8F8)) 
    \ex_reg2[25]_i_1 
       (.I0(rst_reg_18),
        .I1(\ex_reg2_reg[31]_0 [25]),
        .I2(\ex_reg2_reg[25]_0 ),
        .I3(\ex_reg2[31]_i_4_n_0 ),
        .I4(reg2_data[17]),
        .I5(\ex_reg2[25]_i_4_n_0 ),
        .O(\ex_reg2[25]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h008800F0)) 
    \ex_reg2[25]_i_4 
       (.I0(\ex_aluop_reg[3]_0 [25]),
        .I1(reg216_out),
        .I2(\ex_reg2_reg[11]_1 ),
        .I3(_flush_id_reg_0),
        .I4(reg2_read_enable),
        .O(\ex_reg2[25]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF8F8F8)) 
    \ex_reg2[26]_i_1 
       (.I0(rst_reg_18),
        .I1(\ex_reg2_reg[31]_0 [26]),
        .I2(\ex_reg2_reg[26]_0 ),
        .I3(\ex_reg2[31]_i_4_n_0 ),
        .I4(reg2_data[18]),
        .I5(\ex_reg2[26]_i_4_n_0 ),
        .O(\ex_reg2[26]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h008800F0)) 
    \ex_reg2[26]_i_4 
       (.I0(\ex_aluop_reg[3]_0 [26]),
        .I1(reg216_out),
        .I2(\ex_reg2_reg[11]_1 ),
        .I3(_flush_id_reg_0),
        .I4(reg2_read_enable),
        .O(\ex_reg2[26]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF8F8F8)) 
    \ex_reg2[27]_i_1 
       (.I0(rst_reg_18),
        .I1(\ex_reg2_reg[31]_0 [27]),
        .I2(\ex_reg2_reg[27]_0 ),
        .I3(\ex_reg2[31]_i_4_n_0 ),
        .I4(reg2_data[19]),
        .I5(\ex_reg2[27]_i_4_n_0 ),
        .O(\ex_reg2[27]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h008800F0)) 
    \ex_reg2[27]_i_4 
       (.I0(\ex_aluop_reg[3]_0 [27]),
        .I1(reg216_out),
        .I2(\ex_reg2_reg[11]_1 ),
        .I3(_flush_id_reg_0),
        .I4(reg2_read_enable),
        .O(\ex_reg2[27]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF8F8F8)) 
    \ex_reg2[28]_i_1 
       (.I0(rst_reg_18),
        .I1(\ex_reg2_reg[31]_0 [28]),
        .I2(\ex_reg2_reg[28]_0 ),
        .I3(\ex_reg2[31]_i_4_n_0 ),
        .I4(reg2_data[20]),
        .I5(\ex_reg2[28]_i_4_n_0 ),
        .O(\ex_reg2[28]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h008800F0)) 
    \ex_reg2[28]_i_4 
       (.I0(\ex_aluop_reg[3]_0 [28]),
        .I1(reg216_out),
        .I2(\ex_reg2_reg[11]_1 ),
        .I3(_flush_id_reg_0),
        .I4(reg2_read_enable),
        .O(\ex_reg2[28]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF8F8F8)) 
    \ex_reg2[29]_i_1 
       (.I0(rst_reg_18),
        .I1(\ex_reg2_reg[31]_0 [29]),
        .I2(\ex_reg2_reg[29]_0 ),
        .I3(\ex_reg2[31]_i_4_n_0 ),
        .I4(reg2_data[21]),
        .I5(\ex_reg2[29]_i_4_n_0 ),
        .O(\ex_reg2[29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'h008800F0)) 
    \ex_reg2[29]_i_4 
       (.I0(\ex_aluop_reg[3]_0 [29]),
        .I1(reg216_out),
        .I2(\ex_reg2_reg[11]_1 ),
        .I3(_flush_id_reg_0),
        .I4(reg2_read_enable),
        .O(\ex_reg2[29]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \ex_reg2[2]_i_1 
       (.I0(rst_reg_18),
        .I1(\ex_reg2_reg[31]_0 [2]),
        .I2(_flush_id_reg),
        .I3(\ex_aluop_reg[3]_0 [2]),
        .I4(\ex_reg2_reg[2]_0 ),
        .O(\ex_reg2[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF8F8F8)) 
    \ex_reg2[30]_i_1 
       (.I0(rst_reg_18),
        .I1(\ex_reg2_reg[31]_0 [30]),
        .I2(\ex_reg2_reg[30]_0 ),
        .I3(\ex_reg2[31]_i_4_n_0 ),
        .I4(reg2_data[22]),
        .I5(\ex_reg2[30]_i_4_n_0 ),
        .O(\ex_reg2[30]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h008800F0)) 
    \ex_reg2[30]_i_4 
       (.I0(\ex_aluop_reg[3]_0 [30]),
        .I1(reg216_out),
        .I2(\ex_reg2_reg[11]_1 ),
        .I3(_flush_id_reg_0),
        .I4(reg2_read_enable),
        .O(\ex_reg2[30]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF8F8F8)) 
    \ex_reg2[31]_i_1 
       (.I0(rst_reg_18),
        .I1(\ex_reg2_reg[31]_0 [31]),
        .I2(\ex_reg2_reg[31]_1 ),
        .I3(\ex_reg2[31]_i_4_n_0 ),
        .I4(reg2_data[23]),
        .I5(\ex_reg2[31]_i_6_n_0 ),
        .O(\ex_reg2[31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF090090)) 
    \ex_reg2[31]_i_15 
       (.I0(\ex_rd_reg[4]_0 [4]),
        .I1(\ex_reg2[31]_i_7_0 [3]),
        .I2(\ex_rd_reg[4]_0 [0]),
        .I3(rst),
        .I4(\ex_reg2[31]_i_7_1 ),
        .O(\ex_reg2[31]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hCC60CC06)) 
    \ex_reg2[31]_i_16 
       (.I0(\ex_rd_reg[4]_0 [2]),
        .I1(\ex_reg2[31]_i_7_2 ),
        .I2(\ex_rd_reg[4]_0 [3]),
        .I3(rst),
        .I4(\ex_reg2[31]_i_7_0 [2]),
        .O(\ex_reg2[31]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \ex_reg2[31]_i_2 
       (.I0(reg216_out),
        .I1(reg2_read_enable),
        .I2(_flush_id_reg_0),
        .I3(reg21__0),
        .O(rst_reg_18));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \ex_reg2[31]_i_4 
       (.I0(reg216_out),
        .I1(reg2_read_enable),
        .I2(_flush_id_reg_0),
        .I3(reg21__0),
        .O(\ex_reg2[31]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h0800)) 
    \ex_reg2[31]_i_6 
       (.I0(reg216_out),
        .I1(reg2_read_enable),
        .I2(_flush_id_reg_0),
        .I3(\ex_aluop_reg[3]_0 [31]),
        .O(\ex_reg2[31]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h8000008080008000)) 
    \ex_reg2[31]_i_7 
       (.I0(\ex_reg2[31]_i_15_n_0 ),
        .I1(\ex_reg2[31]_i_16_n_0 ),
        .I2(ex_rd_enable_o),
        .I3(\ex_reg2[7]_i_4 ),
        .I4(rst),
        .I5(\ex_rd_reg[4]_0 [1]),
        .O(reg216_out));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \ex_reg2[3]_i_1 
       (.I0(rst_reg_18),
        .I1(\ex_reg2_reg[31]_0 [3]),
        .I2(_flush_id_reg),
        .I3(\ex_aluop_reg[3]_0 [3]),
        .I4(\ex_reg2_reg[3]_0 ),
        .O(\ex_reg2[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \ex_reg2[4]_i_1 
       (.I0(rst_reg_18),
        .I1(\ex_reg2_reg[31]_0 [4]),
        .I2(_flush_id_reg),
        .I3(\ex_aluop_reg[3]_0 [4]),
        .I4(\ex_reg2_reg[4]_0 ),
        .O(\ex_reg2[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \ex_reg2[7]_i_2 
       (.I0(_flush_id_reg_0),
        .I1(reg2_read_enable),
        .I2(reg216_out),
        .O(_flush_id_reg));
  LUT6 #(
    .INIT(64'h0000A0000000AC00)) 
    \ex_reg2[8]_i_3 
       (.I0(\ex_aluop_reg[3]_0 [8]),
        .I1(reg2_data[0]),
        .I2(reg216_out),
        .I3(reg2_read_enable),
        .I4(_flush_id_reg_0),
        .I5(reg21__0),
        .O(\wb_rd_data_reg[8] ));
  LUT6 #(
    .INIT(64'h0000A0000000AC00)) 
    \ex_reg2[9]_i_3 
       (.I0(\ex_aluop_reg[3]_0 [9]),
        .I1(reg2_data[1]),
        .I2(reg216_out),
        .I3(reg2_read_enable),
        .I4(_flush_id_reg_0),
        .I5(reg21__0),
        .O(\ex_Imm_reg[9]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ex_reg2_reg[0] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\ex_reg2[0]_i_1_n_0 ),
        .Q(ex_reg2[0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \ex_reg2_reg[10] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\ex_reg2_reg[10]_0 [5]),
        .Q(ex_reg2[10]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \ex_reg2_reg[11] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\ex_reg2[11]_i_1_n_0 ),
        .Q(ex_reg2[11]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \ex_reg2_reg[12] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\ex_reg2[12]_i_1_n_0 ),
        .Q(ex_reg2[12]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \ex_reg2_reg[13] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\ex_reg2[13]_i_1_n_0 ),
        .Q(ex_reg2[13]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \ex_reg2_reg[14] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\ex_reg2[14]_i_1_n_0 ),
        .Q(ex_reg2[14]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \ex_reg2_reg[15] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\ex_reg2[15]_i_1_n_0 ),
        .Q(ex_reg2[15]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \ex_reg2_reg[16] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\ex_reg2[16]_i_1_n_0 ),
        .Q(ex_reg2[16]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \ex_reg2_reg[17] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\ex_reg2[17]_i_1_n_0 ),
        .Q(ex_reg2[17]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \ex_reg2_reg[18] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\ex_reg2[18]_i_1_n_0 ),
        .Q(ex_reg2[18]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \ex_reg2_reg[19] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\ex_reg2[19]_i_1_n_0 ),
        .Q(ex_reg2[19]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \ex_reg2_reg[1] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\ex_reg2[1]_i_1_n_0 ),
        .Q(ex_reg2[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \ex_reg2_reg[20] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\ex_reg2[20]_i_1_n_0 ),
        .Q(ex_reg2[20]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \ex_reg2_reg[21] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\ex_reg2[21]_i_1_n_0 ),
        .Q(ex_reg2[21]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \ex_reg2_reg[22] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\ex_reg2[22]_i_1_n_0 ),
        .Q(ex_reg2[22]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \ex_reg2_reg[23] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\ex_reg2[23]_i_1_n_0 ),
        .Q(ex_reg2[23]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \ex_reg2_reg[24] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\ex_reg2[24]_i_1_n_0 ),
        .Q(ex_reg2[24]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \ex_reg2_reg[25] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\ex_reg2[25]_i_1_n_0 ),
        .Q(ex_reg2[25]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \ex_reg2_reg[26] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\ex_reg2[26]_i_1_n_0 ),
        .Q(ex_reg2[26]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \ex_reg2_reg[27] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\ex_reg2[27]_i_1_n_0 ),
        .Q(ex_reg2[27]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \ex_reg2_reg[28] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\ex_reg2[28]_i_1_n_0 ),
        .Q(ex_reg2[28]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \ex_reg2_reg[29] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\ex_reg2[29]_i_1_n_0 ),
        .Q(ex_reg2[29]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \ex_reg2_reg[2] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\ex_reg2[2]_i_1_n_0 ),
        .Q(ex_reg2[2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \ex_reg2_reg[30] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\ex_reg2[30]_i_1_n_0 ),
        .Q(ex_reg2[30]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \ex_reg2_reg[31] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\ex_reg2[31]_i_1_n_0 ),
        .Q(ex_reg2[31]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \ex_reg2_reg[3] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\ex_reg2[3]_i_1_n_0 ),
        .Q(ex_reg2[3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \ex_reg2_reg[4] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\ex_reg2[4]_i_1_n_0 ),
        .Q(ex_reg2[4]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \ex_reg2_reg[5] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\ex_reg2_reg[10]_0 [0]),
        .Q(ex_reg2[5]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \ex_reg2_reg[6] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\ex_reg2_reg[10]_0 [1]),
        .Q(ex_reg2[6]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \ex_reg2_reg[7] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\ex_reg2_reg[10]_0 [2]),
        .Q(ex_reg2[7]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \ex_reg2_reg[8] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\ex_reg2_reg[10]_0 [3]),
        .Q(ex_reg2[8]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \ex_reg2_reg[9] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\ex_reg2_reg[10]_0 [4]),
        .Q(ex_reg2[9]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \ex_width_reg[0] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\ex_width_reg[3]_1 [0]),
        .Q(ex_width[0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \ex_width_reg[1] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\ex_width_reg[3]_1 [1]),
        .Q(ex_width[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \ex_width_reg[2] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\ex_width_reg[3]_1 [2]),
        .Q(ex_width[2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \ex_width_reg[3] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\ex_width_reg[3]_1 [3]),
        .Q(ex_width[3]),
        .R(rst));
  LUT6 #(
    .INIT(64'h8000008080008000)) 
    jmp_addr1_carry__2_i_10
       (.I0(jmp_addr1_carry__2_i_15_n_0),
        .I1(jmp_addr1_carry__2_i_16_n_0),
        .I2(ex_rd_enable_o),
        .I3(jmp_addr1_carry__2_i_8_0),
        .I4(rst),
        .I5(\ex_rd_reg[4]_0 [1]),
        .O(reg118_out));
  LUT5 #(
    .INIT(32'hF0FAF1FB)) 
    jmp_addr1_carry__2_i_11
       (.I0(reg118_out),
        .I1(reg11__0),
        .I2(jmp_addr1_carry__2_i_8),
        .I3(\ex_aluop_reg[3]_0 [15]),
        .I4(reg1_data[15]),
        .O(rst_reg_14));
  LUT5 #(
    .INIT(32'hF0FAF1FB)) 
    jmp_addr1_carry__2_i_12
       (.I0(reg118_out),
        .I1(reg11__0),
        .I2(jmp_addr1_carry__2_i_8),
        .I3(\ex_aluop_reg[3]_0 [14]),
        .I4(reg1_data[14]),
        .O(rst_reg_15));
  LUT5 #(
    .INIT(32'hF0FAF1FB)) 
    jmp_addr1_carry__2_i_13
       (.I0(reg118_out),
        .I1(reg11__0),
        .I2(jmp_addr1_carry__2_i_8),
        .I3(\ex_aluop_reg[3]_0 [13]),
        .I4(reg1_data[13]),
        .O(rst_reg_16));
  LUT5 #(
    .INIT(32'hF0FAF1FB)) 
    jmp_addr1_carry__2_i_14
       (.I0(reg118_out),
        .I1(reg11__0),
        .I2(jmp_addr1_carry__2_i_8),
        .I3(\ex_aluop_reg[3]_0 [12]),
        .I4(reg1_data[12]),
        .O(rst_reg_17));
  LUT5 #(
    .INIT(32'hFF090090)) 
    jmp_addr1_carry__2_i_15
       (.I0(\ex_rd_reg[4]_0 [4]),
        .I1(\ex_reg2[31]_i_7_0 [1]),
        .I2(\ex_rd_reg[4]_0 [0]),
        .I3(rst),
        .I4(jmp_addr1_carry__2_i_10_0),
        .O(jmp_addr1_carry__2_i_15_n_0));
  LUT5 #(
    .INIT(32'hCC60CC06)) 
    jmp_addr1_carry__2_i_16
       (.I0(\ex_rd_reg[4]_0 [2]),
        .I1(jmp_addr1_carry__2_i_10_1),
        .I2(\ex_rd_reg[4]_0 [3]),
        .I3(rst),
        .I4(\ex_reg2[31]_i_7_0 [0]),
        .O(jmp_addr1_carry__2_i_16_n_0));
  LUT5 #(
    .INIT(32'hF0FAF1FB)) 
    jmp_addr1_carry__3_i_10
       (.I0(reg118_out),
        .I1(reg11__0),
        .I2(jmp_addr1_carry__2_i_8),
        .I3(\ex_aluop_reg[3]_0 [18]),
        .I4(reg1_data[18]),
        .O(rst_reg_11));
  LUT5 #(
    .INIT(32'hF0FAF1FB)) 
    jmp_addr1_carry__3_i_11
       (.I0(reg118_out),
        .I1(reg11__0),
        .I2(jmp_addr1_carry__2_i_8),
        .I3(\ex_aluop_reg[3]_0 [17]),
        .I4(reg1_data[17]),
        .O(rst_reg_12));
  LUT5 #(
    .INIT(32'hF0FAF1FB)) 
    jmp_addr1_carry__3_i_12
       (.I0(reg118_out),
        .I1(reg11__0),
        .I2(jmp_addr1_carry__2_i_8),
        .I3(\ex_aluop_reg[3]_0 [16]),
        .I4(reg1_data[16]),
        .O(rst_reg_13));
  LUT5 #(
    .INIT(32'hF0FAF1FB)) 
    jmp_addr1_carry__3_i_9
       (.I0(reg118_out),
        .I1(reg11__0),
        .I2(jmp_addr1_carry__2_i_8),
        .I3(\ex_aluop_reg[3]_0 [19]),
        .I4(reg1_data[19]),
        .O(rst_reg_10));
  LUT5 #(
    .INIT(32'hF0FAF1FB)) 
    jmp_addr1_carry__4_i_10
       (.I0(reg118_out),
        .I1(reg11__0),
        .I2(jmp_addr1_carry__2_i_8),
        .I3(\ex_aluop_reg[3]_0 [22]),
        .I4(reg1_data[22]),
        .O(rst_reg_7));
  LUT5 #(
    .INIT(32'hF0FAF1FB)) 
    jmp_addr1_carry__4_i_11
       (.I0(reg118_out),
        .I1(reg11__0),
        .I2(jmp_addr1_carry__2_i_8),
        .I3(\ex_aluop_reg[3]_0 [21]),
        .I4(reg1_data[21]),
        .O(rst_reg_8));
  LUT5 #(
    .INIT(32'hF0FAF1FB)) 
    jmp_addr1_carry__4_i_12
       (.I0(reg118_out),
        .I1(reg11__0),
        .I2(jmp_addr1_carry__2_i_8),
        .I3(\ex_aluop_reg[3]_0 [20]),
        .I4(reg1_data[20]),
        .O(rst_reg_9));
  LUT5 #(
    .INIT(32'hF0FAF1FB)) 
    jmp_addr1_carry__4_i_9
       (.I0(reg118_out),
        .I1(reg11__0),
        .I2(jmp_addr1_carry__2_i_8),
        .I3(\ex_aluop_reg[3]_0 [23]),
        .I4(reg1_data[23]),
        .O(rst_reg_6));
  LUT5 #(
    .INIT(32'hF0FAF1FB)) 
    jmp_addr1_carry__5_i_10
       (.I0(reg118_out),
        .I1(reg11__0),
        .I2(jmp_addr1_carry__2_i_8),
        .I3(\ex_aluop_reg[3]_0 [26]),
        .I4(reg1_data[26]),
        .O(rst_reg_3));
  LUT5 #(
    .INIT(32'hF0FAF1FB)) 
    jmp_addr1_carry__5_i_11
       (.I0(reg118_out),
        .I1(reg11__0),
        .I2(jmp_addr1_carry__2_i_8),
        .I3(\ex_aluop_reg[3]_0 [25]),
        .I4(reg1_data[25]),
        .O(rst_reg_4));
  LUT5 #(
    .INIT(32'hF0FAF1FB)) 
    jmp_addr1_carry__5_i_12
       (.I0(reg118_out),
        .I1(reg11__0),
        .I2(jmp_addr1_carry__2_i_8),
        .I3(\ex_aluop_reg[3]_0 [24]),
        .I4(reg1_data[24]),
        .O(rst_reg_5));
  LUT5 #(
    .INIT(32'hF0FAF1FB)) 
    jmp_addr1_carry__5_i_9
       (.I0(reg118_out),
        .I1(reg11__0),
        .I2(jmp_addr1_carry__2_i_8),
        .I3(\ex_aluop_reg[3]_0 [27]),
        .I4(reg1_data[27]),
        .O(rst_reg_2));
  LUT5 #(
    .INIT(32'hF0FAF1FB)) 
    jmp_addr1_carry__6_i_8
       (.I0(reg118_out),
        .I1(reg11__0),
        .I2(jmp_addr1_carry__2_i_8),
        .I3(\ex_aluop_reg[3]_0 [29]),
        .I4(reg1_data[29]),
        .O(rst_reg_0));
  LUT5 #(
    .INIT(32'hF0FAF1FB)) 
    jmp_addr1_carry__6_i_9
       (.I0(reg118_out),
        .I1(reg11__0),
        .I2(jmp_addr1_carry__2_i_8),
        .I3(\ex_aluop_reg[3]_0 [28]),
        .I4(reg1_data[28]),
        .O(rst_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \mem_mem_addr[0]_i_1 
       (.I0(ex_alusel[1]),
        .I1(ex_alusel[2]),
        .I2(ex_alusel[0]),
        .I3(\mem_rd_data[0]_i_2_n_0 ),
        .O(\ex_alusel_reg[1]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \mem_mem_addr[10]_i_1 
       (.I0(ex_alusel[1]),
        .I1(ex_alusel[2]),
        .I2(ex_alusel[0]),
        .I3(\mem_rd_data[10]_i_2_n_0 ),
        .O(\ex_alusel_reg[1]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \mem_mem_addr[11]_i_1 
       (.I0(ex_alusel[1]),
        .I1(ex_alusel[2]),
        .I2(ex_alusel[0]),
        .I3(\mem_rd_data[11]_i_2_n_0 ),
        .O(\ex_alusel_reg[1]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \mem_mem_addr[12]_i_1 
       (.I0(ex_alusel[1]),
        .I1(ex_alusel[2]),
        .I2(ex_alusel[0]),
        .I3(\mem_rd_data[12]_i_2_n_0 ),
        .O(\ex_alusel_reg[1]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \mem_mem_addr[13]_i_1 
       (.I0(ex_alusel[1]),
        .I1(ex_alusel[2]),
        .I2(ex_alusel[0]),
        .I3(\mem_rd_data[13]_i_2_n_0 ),
        .O(\ex_alusel_reg[1]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \mem_mem_addr[14]_i_1 
       (.I0(ex_alusel[1]),
        .I1(ex_alusel[2]),
        .I2(ex_alusel[0]),
        .I3(\mem_rd_data[14]_i_2_n_0 ),
        .O(\ex_alusel_reg[1]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \mem_mem_addr[15]_i_1 
       (.I0(ex_alusel[1]),
        .I1(ex_alusel[2]),
        .I2(ex_alusel[0]),
        .I3(\mem_mem_addr[15]_i_2_n_0 ),
        .O(\ex_alusel_reg[1]_0 [15]));
  LUT6 #(
    .INIT(64'h000000000E000E0E)) 
    \mem_mem_addr[15]_i_2 
       (.I0(\mem_rd_data[15]_i_2_n_0 ),
        .I1(\mem_rd_data[15]_i_3_n_0 ),
        .I2(\mem_mem_addr[15]_i_3_n_0 ),
        .I3(\mem_rd_data[16]_i_12_n_0 ),
        .I4(\mem_rd_data[25]_i_2_n_0 ),
        .I5(\mem_rd_data[15]_i_5_n_0 ),
        .O(\mem_mem_addr[15]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'h00000800)) 
    \mem_mem_addr[15]_i_3 
       (.I0(ex_reg2[0]),
        .I1(ex_aluop[0]),
        .I2(ex_aluop[1]),
        .I3(ex_aluop[2]),
        .I4(\mem_rd_data[16]_i_11_n_0 ),
        .O(\mem_mem_addr[15]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \mem_mem_addr[16]_i_1 
       (.I0(ex_alusel[1]),
        .I1(ex_alusel[2]),
        .I2(ex_alusel[0]),
        .I3(\mem_mem_addr[16]_i_2_n_0 ),
        .O(\ex_alusel_reg[1]_0 [16]));
  LUT6 #(
    .INIT(64'h000D0000000D000D)) 
    \mem_mem_addr[16]_i_2 
       (.I0(\mem_rd_data[25]_i_2_n_0 ),
        .I1(\mem_rd_data[16]_i_2_n_0 ),
        .I2(\mem_rd_data[16]_i_3_n_0 ),
        .I3(\mem_mem_addr[16]_i_3_n_0 ),
        .I4(\mem_rd_data[16]_i_12_n_0 ),
        .I5(\mem_rd_data[29]_i_2_n_0 ),
        .O(\mem_mem_addr[16]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'h00000020)) 
    \mem_mem_addr[16]_i_3 
       (.I0(ex_aluop[2]),
        .I1(ex_reg2[0]),
        .I2(ex_aluop[0]),
        .I3(ex_aluop[1]),
        .I4(\mem_rd_data[16]_i_11_n_0 ),
        .O(\mem_mem_addr[16]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \mem_mem_addr[17]_i_1 
       (.I0(ex_alusel[1]),
        .I1(ex_alusel[2]),
        .I2(ex_alusel[0]),
        .I3(\mem_mem_addr[17]_i_2_n_0 ),
        .O(\ex_alusel_reg[1]_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'hA2A2A200)) 
    \mem_mem_addr[17]_i_2 
       (.I0(\mem_mem_addr[17]_i_3_n_0 ),
        .I1(\mem_rd_data[29]_i_2_n_0 ),
        .I2(\mem_rd_data[16]_i_2_n_0 ),
        .I3(\mem_rd_data[8]_i_3_n_0 ),
        .I4(\mem_rd_data[18]_i_8_n_0 ),
        .O(\mem_mem_addr[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000D000D000D0000)) 
    \mem_mem_addr[17]_i_3 
       (.I0(\mem_rd_data[25]_i_2_n_0 ),
        .I1(\mem_rd_data[18]_i_4_n_0 ),
        .I2(\mem_rd_data[17]_i_7_n_0 ),
        .I3(\mem_mem_addr[17]_i_4_n_0 ),
        .I4(\mem_rd_data[15]_i_3_n_0 ),
        .I5(\mem_rd_data[17]_i_5_n_0 ),
        .O(\mem_mem_addr[17]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF4FF444444444444)) 
    \mem_mem_addr[17]_i_4 
       (.I0(\mem_rd_data[31]_i_10_n_0 ),
        .I1(\ex0/data0 [17]),
        .I2(ex_reg1[17]),
        .I3(ex_aluop[0]),
        .I4(ex_reg2[17]),
        .I5(\mem_rd_data[29]_i_15_n_0 ),
        .O(\mem_mem_addr[17]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \mem_mem_addr[1]_i_1 
       (.I0(ex_alusel[1]),
        .I1(ex_alusel[2]),
        .I2(ex_alusel[0]),
        .I3(\mem_rd_data[1]_i_2_n_0 ),
        .O(\ex_alusel_reg[1]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \mem_mem_addr[2]_i_1 
       (.I0(ex_alusel[1]),
        .I1(ex_alusel[2]),
        .I2(ex_alusel[0]),
        .I3(\mem_rd_data[2]_i_2_n_0 ),
        .O(\ex_alusel_reg[1]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \mem_mem_addr[3]_i_1 
       (.I0(ex_alusel[1]),
        .I1(ex_alusel[2]),
        .I2(ex_alusel[0]),
        .I3(\mem_rd_data[3]_i_2_n_0 ),
        .O(\ex_alusel_reg[1]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \mem_mem_addr[4]_i_1 
       (.I0(ex_alusel[1]),
        .I1(ex_alusel[2]),
        .I2(ex_alusel[0]),
        .I3(\mem_rd_data[4]_i_2_n_0 ),
        .O(\ex_alusel_reg[1]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \mem_mem_addr[5]_i_1 
       (.I0(ex_alusel[1]),
        .I1(ex_alusel[2]),
        .I2(ex_alusel[0]),
        .I3(\mem_rd_data[5]_i_2_n_0 ),
        .O(\ex_alusel_reg[1]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \mem_mem_addr[6]_i_1 
       (.I0(ex_alusel[1]),
        .I1(ex_alusel[2]),
        .I2(ex_alusel[0]),
        .I3(\mem_rd_data[6]_i_2_n_0 ),
        .O(\ex_alusel_reg[1]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \mem_mem_addr[7]_i_1 
       (.I0(ex_alusel[1]),
        .I1(ex_alusel[2]),
        .I2(ex_alusel[0]),
        .I3(\mem_rd_data[7]_i_2_n_0 ),
        .O(\ex_alusel_reg[1]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \mem_mem_addr[8]_i_1 
       (.I0(ex_alusel[1]),
        .I1(ex_alusel[2]),
        .I2(ex_alusel[0]),
        .I3(\mem_mem_addr[8]_i_2_n_0 ),
        .O(\ex_alusel_reg[1]_0 [8]));
  LUT5 #(
    .INIT(32'h0E0E0E00)) 
    \mem_mem_addr[8]_i_2 
       (.I0(\mem_rd_data[8]_i_2_n_0 ),
        .I1(\mem_rd_data[8]_i_3_n_0 ),
        .I2(\mem_mem_addr[8]_i_3_n_0 ),
        .I3(\mem_rd_data[15]_i_3_n_0 ),
        .I4(\mem_rd_data[8]_i_9_n_0 ),
        .O(\mem_mem_addr[8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF4F4FFF4)) 
    \mem_mem_addr[8]_i_3 
       (.I0(\mem_rd_data[9]_i_4_n_0 ),
        .I1(\mem_rd_data[25]_i_2_n_0 ),
        .I2(\mem_mem_addr[8]_i_4_n_0 ),
        .I3(\mem_rd_data[29]_i_2_n_0 ),
        .I4(\mem_rd_data[7]_i_4_n_0 ),
        .O(\mem_mem_addr[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAEAAAFFFFEAAA)) 
    \mem_mem_addr[8]_i_4 
       (.I0(\mem_rd_data[8]_i_16_n_0 ),
        .I1(ex_reg1[8]),
        .I2(ex_reg2[8]),
        .I3(\mem_rd_data[29]_i_15_n_0 ),
        .I4(\ex0/data0 [8]),
        .I5(\mem_rd_data[31]_i_10_n_0 ),
        .O(\mem_mem_addr[8]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \mem_mem_addr[9]_i_1 
       (.I0(ex_alusel[1]),
        .I1(ex_alusel[2]),
        .I2(ex_alusel[0]),
        .I3(\mem_rd_data[9]_i_2_n_0 ),
        .O(\ex_alusel_reg[1]_0 [9]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \mem_rd_data[0]_i_1 
       (.I0(\mem_rd_data[0]_i_2_n_0 ),
        .I1(\mem_rd_data[31]_i_4_n_0 ),
        .I2(ex_Imm[0]),
        .I3(\mem_rd_data[30]_i_4_n_0 ),
        .I4(ex_reg2[0]),
        .I5(\mem_rd_data[30]_i_3_n_0 ),
        .O(\ex_aluop_reg[3]_0 [0]));
  LUT6 #(
    .INIT(64'hAAA8AAABAAABAAA8)) 
    \mem_rd_data[0]_i_10 
       (.I0(ex_Imm[3]),
        .I1(ex_aluop[1]),
        .I2(ex_aluop[2]),
        .I3(ex_aluop[0]),
        .I4(ex_reg2[3]),
        .I5(ex_aluop[3]),
        .O(\ex0/p_0_out [3]));
  LUT6 #(
    .INIT(64'hAAA8AAABAAABAAA8)) 
    \mem_rd_data[0]_i_11 
       (.I0(ex_Imm[2]),
        .I1(ex_aluop[1]),
        .I2(ex_aluop[2]),
        .I3(ex_aluop[0]),
        .I4(ex_reg2[2]),
        .I5(ex_aluop[3]),
        .O(\ex0/p_0_out [2]));
  LUT6 #(
    .INIT(64'hAAA8AAABAAABAAA8)) 
    \mem_rd_data[0]_i_12 
       (.I0(ex_Imm[1]),
        .I1(ex_aluop[1]),
        .I2(ex_aluop[2]),
        .I3(ex_aluop[0]),
        .I4(ex_reg2[1]),
        .I5(ex_aluop[3]),
        .O(\ex0/p_0_out [1]));
  LUT3 #(
    .INIT(8'h04)) 
    \mem_rd_data[0]_i_13 
       (.I0(ex_aluop[0]),
        .I1(ex_aluop[3]),
        .I2(ex_aluop[1]),
        .O(\mem_rd_data[0]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \mem_rd_data[0]_i_14 
       (.I0(\ex0/p_0_out [3]),
        .I1(ex_reg1[3]),
        .I2(ex_aluop[1]),
        .I3(ex_pc[3]),
        .O(\mem_rd_data[0]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \mem_rd_data[0]_i_15 
       (.I0(\ex0/p_0_out [2]),
        .I1(ex_reg1[2]),
        .I2(ex_aluop[1]),
        .I3(ex_pc[2]),
        .O(\mem_rd_data[0]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \mem_rd_data[0]_i_16 
       (.I0(\ex0/p_0_out [1]),
        .I1(ex_reg1[1]),
        .I2(ex_aluop[1]),
        .I3(ex_pc[1]),
        .O(\mem_rd_data[0]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF5FC00000A0C)) 
    \mem_rd_data[0]_i_17 
       (.I0(ex_aluop[3]),
        .I1(ex_reg2[0]),
        .I2(ex_aluop[0]),
        .I3(ex_aluop[2]),
        .I4(ex_aluop[1]),
        .I5(ex_Imm[0]),
        .O(\mem_rd_data[0]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0011100000001000)) 
    \mem_rd_data[0]_i_18 
       (.I0(ex_reg2[2]),
        .I1(ex_reg2[1]),
        .I2(ex_reg1[16]),
        .I3(ex_reg2[4]),
        .I4(ex_reg2[3]),
        .I5(ex_reg1[8]),
        .O(\mem_rd_data[0]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0C00000A)) 
    \mem_rd_data[0]_i_19 
       (.I0(ex_reg1[0]),
        .I1(ex_reg1[24]),
        .I2(\mem_rd_data[19]_i_11_n_0 ),
        .I3(ex_reg2[3]),
        .I4(ex_reg2[4]),
        .I5(ex_reg2[0]),
        .O(\mem_rd_data[0]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h2022000020222022)) 
    \mem_rd_data[0]_i_2 
       (.I0(\mem_rd_data[0]_i_3_n_0 ),
        .I1(\mem_rd_data[0]_i_4_n_0 ),
        .I2(\mem_rd_data[31]_i_10_n_0 ),
        .I3(\ex0/data0 [0]),
        .I4(\mem_rd_data[0]_i_6_n_0 ),
        .I5(\mem_rd_data[25]_i_2_n_0 ),
        .O(\mem_rd_data[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAEFFFFFFFFFF)) 
    \mem_rd_data[0]_i_3 
       (.I0(\mem_rd_data[0]_i_7_n_0 ),
        .I1(ex_reg2[0]),
        .I2(\mem_rd_data[1]_i_5_n_0 ),
        .I3(ex_aluop[0]),
        .I4(ex_aluop[1]),
        .I5(ex_aluop[2]),
        .O(\mem_rd_data[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFC400CFF0)) 
    \mem_rd_data[0]_i_4 
       (.I0(ex_aluop[0]),
        .I1(\mem_rd_data[29]_i_15_n_0 ),
        .I2(ex_reg1[0]),
        .I3(ex_reg2[0]),
        .I4(\mem_rd_data[29]_i_14_n_0 ),
        .I5(\mem_rd_data[0]_i_8_n_0 ),
        .O(\mem_rd_data[0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \mem_rd_data[0]_i_6 
       (.I0(ex_reg2[1]),
        .I1(ex_reg2[2]),
        .I2(ex_reg2[3]),
        .I3(ex_reg2[4]),
        .I4(ex_reg1[0]),
        .O(\mem_rd_data[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0202030302020003)) 
    \mem_rd_data[0]_i_7 
       (.I0(\mem_rd_data[2]_i_5_n_0 ),
        .I1(\mem_rd_data[0]_i_18_n_0 ),
        .I2(\mem_rd_data[0]_i_19_n_0 ),
        .I3(ex_reg2[2]),
        .I4(ex_reg2[1]),
        .I5(\mem_rd_data[4]_i_7_n_0 ),
        .O(\mem_rd_data[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000E20000)) 
    \mem_rd_data[0]_i_8 
       (.I0(\ex0/p_2_in ),
        .I1(ex_aluop[0]),
        .I2(\ex0/p_1_in ),
        .I3(ex_aluop[3]),
        .I4(ex_aluop[1]),
        .I5(ex_aluop[2]),
        .O(\mem_rd_data[0]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \mem_rd_data[0]_i_9 
       (.I0(ex_reg1[0]),
        .I1(ex_aluop[1]),
        .O(\mem_rd_data[0]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \mem_rd_data[10]_i_1 
       (.I0(\mem_rd_data[10]_i_2_n_0 ),
        .I1(\mem_rd_data[31]_i_4_n_0 ),
        .I2(ex_Imm[10]),
        .I3(\mem_rd_data[30]_i_4_n_0 ),
        .I4(ex_reg2[10]),
        .I5(\mem_rd_data[30]_i_3_n_0 ),
        .O(\ex_aluop_reg[3]_0 [10]));
  LUT6 #(
    .INIT(64'h008A008A0000008A)) 
    \mem_rd_data[10]_i_2 
       (.I0(\mem_rd_data[10]_i_3_n_0 ),
        .I1(\mem_rd_data[11]_i_3_n_0 ),
        .I2(\mem_rd_data[25]_i_2_n_0 ),
        .I3(\mem_rd_data[10]_i_4_n_0 ),
        .I4(\mem_rd_data[29]_i_2_n_0 ),
        .I5(\mem_rd_data[10]_i_5_n_0 ),
        .O(\mem_rd_data[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFCFFFFFFFAFFFFF)) 
    \mem_rd_data[10]_i_3 
       (.I0(\mem_rd_data[10]_i_6_n_0 ),
        .I1(\mem_rd_data[11]_i_9_n_0 ),
        .I2(ex_aluop[2]),
        .I3(ex_aluop[1]),
        .I4(ex_aluop[0]),
        .I5(ex_reg2[0]),
        .O(\mem_rd_data[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF020B0000)) 
    \mem_rd_data[10]_i_4 
       (.I0(ex_aluop[3]),
        .I1(ex_aluop[1]),
        .I2(ex_aluop[2]),
        .I3(ex_aluop[0]),
        .I4(\ex0/data0 [10]),
        .I5(\mem_rd_data[10]_i_7_n_0 ),
        .O(\mem_rd_data[10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFCDFFFD)) 
    \mem_rd_data[10]_i_5 
       (.I0(ex_reg1[9]),
        .I1(\mem_rd_data[19]_i_11_n_0 ),
        .I2(ex_reg2[3]),
        .I3(ex_reg2[4]),
        .I4(ex_reg1[1]),
        .I5(\mem_rd_data[10]_i_8_n_0 ),
        .O(\mem_rd_data[10]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hACFFACF0AC0FAC00)) 
    \mem_rd_data[10]_i_6 
       (.I0(\mem_rd_data[12]_i_10_n_0 ),
        .I1(\mem_rd_data[8]_i_14_n_0 ),
        .I2(ex_reg2[2]),
        .I3(ex_reg2[1]),
        .I4(\mem_rd_data[8]_i_12_n_0 ),
        .I5(\mem_rd_data[8]_i_13_n_0 ),
        .O(\mem_rd_data[10]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00A0003000300000)) 
    \mem_rd_data[10]_i_7 
       (.I0(ex_aluop[1]),
        .I1(ex_aluop[0]),
        .I2(ex_aluop[2]),
        .I3(ex_aluop[3]),
        .I4(ex_reg2[10]),
        .I5(ex_reg1[10]),
        .O(\mem_rd_data[10]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000CFA00000C0A0)) 
    \mem_rd_data[10]_i_8 
       (.I0(ex_reg1[7]),
        .I1(ex_reg1[3]),
        .I2(ex_reg2[1]),
        .I3(ex_reg2[2]),
        .I4(\mem_rd_data[25]_i_14_n_0 ),
        .I5(ex_reg1[5]),
        .O(\mem_rd_data[10]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \mem_rd_data[11]_i_1 
       (.I0(\mem_rd_data[11]_i_2_n_0 ),
        .I1(\mem_rd_data[31]_i_4_n_0 ),
        .I2(ex_Imm[11]),
        .I3(\mem_rd_data[30]_i_4_n_0 ),
        .I4(ex_reg2[11]),
        .I5(\mem_rd_data[30]_i_3_n_0 ),
        .O(\ex_aluop_reg[3]_0 [11]));
  LUT6 #(
    .INIT(64'h000000000B000B0B)) 
    \mem_rd_data[11]_i_2 
       (.I0(\mem_rd_data[11]_i_3_n_0 ),
        .I1(\mem_rd_data[29]_i_2_n_0 ),
        .I2(\mem_rd_data[11]_i_4_n_0 ),
        .I3(\mem_rd_data[12]_i_4_n_0 ),
        .I4(\mem_rd_data[25]_i_2_n_0 ),
        .I5(\mem_rd_data[11]_i_5_n_0 ),
        .O(\mem_rd_data[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000008A008A8A)) 
    \mem_rd_data[11]_i_3 
       (.I0(\mem_rd_data[11]_i_6_n_0 ),
        .I1(\mem_rd_data[15]_i_14_n_0 ),
        .I2(ex_reg1[8]),
        .I3(\mem_rd_data[18]_i_11_n_0 ),
        .I4(ex_reg1[4]),
        .I5(\mem_rd_data[11]_i_7_n_0 ),
        .O(\mem_rd_data[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAABEAABEFFFFAABE)) 
    \mem_rd_data[11]_i_4 
       (.I0(\mem_rd_data[11]_i_8_n_0 ),
        .I1(ex_reg2[11]),
        .I2(ex_reg1[11]),
        .I3(\mem_rd_data[29]_i_14_n_0 ),
        .I4(\ex0/data0 [11]),
        .I5(\mem_rd_data[31]_i_10_n_0 ),
        .O(\mem_rd_data[11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0030000000500000)) 
    \mem_rd_data[11]_i_5 
       (.I0(\mem_rd_data[11]_i_9_n_0 ),
        .I1(\mem_rd_data[12]_i_8_n_0 ),
        .I2(ex_aluop[2]),
        .I3(ex_aluop[1]),
        .I4(ex_aluop[0]),
        .I5(ex_reg2[0]),
        .O(\mem_rd_data[11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFDF3FFFFFDFF)) 
    \mem_rd_data[11]_i_6 
       (.I0(ex_reg1[6]),
        .I1(ex_reg2[3]),
        .I2(ex_reg2[4]),
        .I3(ex_reg2[2]),
        .I4(ex_reg2[1]),
        .I5(ex_reg1[2]),
        .O(\mem_rd_data[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0020000300200000)) 
    \mem_rd_data[11]_i_7 
       (.I0(ex_reg1[0]),
        .I1(ex_reg2[4]),
        .I2(ex_reg2[3]),
        .I3(ex_reg2[2]),
        .I4(ex_reg2[1]),
        .I5(ex_reg1[10]),
        .O(\mem_rd_data[11]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h4040004000400000)) 
    \mem_rd_data[11]_i_8 
       (.I0(ex_aluop[3]),
        .I1(ex_aluop[2]),
        .I2(ex_aluop[1]),
        .I3(ex_aluop[0]),
        .I4(ex_reg2[11]),
        .I5(ex_reg1[11]),
        .O(\mem_rd_data[11]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hACFFACF0AC0FAC00)) 
    \mem_rd_data[11]_i_9 
       (.I0(\mem_rd_data[13]_i_10_n_0 ),
        .I1(\mem_rd_data[8]_i_8_n_0 ),
        .I2(ex_reg2[2]),
        .I3(ex_reg2[1]),
        .I4(\mem_rd_data[8]_i_7_n_0 ),
        .I5(\mem_rd_data[15]_i_7_n_0 ),
        .O(\mem_rd_data[11]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \mem_rd_data[12]_i_1 
       (.I0(\mem_rd_data[12]_i_2_n_0 ),
        .I1(\mem_rd_data[31]_i_4_n_0 ),
        .I2(ex_Imm[12]),
        .I3(\mem_rd_data[30]_i_4_n_0 ),
        .I4(ex_reg2[12]),
        .I5(\mem_rd_data[30]_i_3_n_0 ),
        .O(\ex_aluop_reg[3]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'hCDFD)) 
    \mem_rd_data[12]_i_10 
       (.I0(ex_reg1[16]),
        .I1(ex_reg2[4]),
        .I2(ex_reg2[3]),
        .I3(ex_reg1[24]),
        .O(\mem_rd_data[12]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h2300000020000000)) 
    \mem_rd_data[12]_i_11 
       (.I0(ex_reg1[26]),
        .I1(ex_reg2[4]),
        .I2(ex_reg2[3]),
        .I3(ex_reg2[2]),
        .I4(ex_reg2[1]),
        .I5(ex_reg1[18]),
        .O(\mem_rd_data[12]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h000000000B000B0B)) 
    \mem_rd_data[12]_i_2 
       (.I0(\mem_rd_data[13]_i_4_n_0 ),
        .I1(\mem_rd_data[25]_i_2_n_0 ),
        .I2(\mem_rd_data[12]_i_3_n_0 ),
        .I3(\mem_rd_data[12]_i_4_n_0 ),
        .I4(\mem_rd_data[29]_i_2_n_0 ),
        .I5(\mem_rd_data[12]_i_5_n_0 ),
        .O(\mem_rd_data[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF020B0000)) 
    \mem_rd_data[12]_i_3 
       (.I0(ex_aluop[3]),
        .I1(ex_aluop[1]),
        .I2(ex_aluop[2]),
        .I3(ex_aluop[0]),
        .I4(\ex0/data0 [12]),
        .I5(\mem_rd_data[12]_i_6_n_0 ),
        .O(\mem_rd_data[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF4FFF7F)) 
    \mem_rd_data[12]_i_4 
       (.I0(ex_reg1[5]),
        .I1(ex_reg2[1]),
        .I2(ex_reg2[2]),
        .I3(\mem_rd_data[25]_i_14_n_0 ),
        .I4(ex_reg1[7]),
        .I5(\mem_rd_data[12]_i_7_n_0 ),
        .O(\mem_rd_data[12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0030000000500000)) 
    \mem_rd_data[12]_i_5 
       (.I0(\mem_rd_data[12]_i_8_n_0 ),
        .I1(\mem_rd_data[13]_i_9_n_0 ),
        .I2(ex_aluop[2]),
        .I3(ex_aluop[1]),
        .I4(ex_aluop[0]),
        .I5(ex_reg2[0]),
        .O(\mem_rd_data[12]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00A0003000300000)) 
    \mem_rd_data[12]_i_6 
       (.I0(ex_aluop[1]),
        .I1(ex_aluop[0]),
        .I2(ex_aluop[2]),
        .I3(ex_aluop[3]),
        .I4(ex_reg2[12]),
        .I5(ex_reg1[12]),
        .O(\mem_rd_data[12]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h444F444FFFFF444F)) 
    \mem_rd_data[12]_i_7 
       (.I0(\mem_rd_data[15]_i_14_n_0 ),
        .I1(ex_reg1[9]),
        .I2(\mem_rd_data[12]_i_9_n_0 ),
        .I3(\mem_rd_data[7]_i_8_n_0 ),
        .I4(ex_reg1[11]),
        .I5(\mem_rd_data[31]_i_14_n_0 ),
        .O(\mem_rd_data[12]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000FCFA0000FC0A)) 
    \mem_rd_data[12]_i_8 
       (.I0(\mem_rd_data[8]_i_14_n_0 ),
        .I1(\mem_rd_data[12]_i_10_n_0 ),
        .I2(ex_reg2[1]),
        .I3(ex_reg2[2]),
        .I4(\mem_rd_data[12]_i_11_n_0 ),
        .I5(\mem_rd_data[8]_i_13_n_0 ),
        .O(\mem_rd_data[12]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \mem_rd_data[12]_i_9 
       (.I0(ex_reg2[2]),
        .I1(ex_reg2[3]),
        .I2(ex_reg2[4]),
        .O(\mem_rd_data[12]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \mem_rd_data[13]_i_1 
       (.I0(\mem_rd_data[13]_i_2_n_0 ),
        .I1(\mem_rd_data[31]_i_4_n_0 ),
        .I2(ex_Imm[13]),
        .I3(\mem_rd_data[30]_i_4_n_0 ),
        .I4(ex_reg2[13]),
        .I5(\mem_rd_data[30]_i_3_n_0 ),
        .O(\ex_aluop_reg[3]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'hCDFD)) 
    \mem_rd_data[13]_i_10 
       (.I0(ex_reg1[17]),
        .I1(ex_reg2[4]),
        .I2(ex_reg2[3]),
        .I3(ex_reg1[25]),
        .O(\mem_rd_data[13]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0E00000002000000)) 
    \mem_rd_data[13]_i_11 
       (.I0(ex_reg1[19]),
        .I1(ex_reg2[3]),
        .I2(ex_reg2[4]),
        .I3(ex_reg2[2]),
        .I4(ex_reg2[1]),
        .I5(ex_reg1[27]),
        .O(\mem_rd_data[13]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h000000000B000B0B)) 
    \mem_rd_data[13]_i_2 
       (.I0(\mem_rd_data[14]_i_3_n_0 ),
        .I1(\mem_rd_data[25]_i_2_n_0 ),
        .I2(\mem_rd_data[13]_i_3_n_0 ),
        .I3(\mem_rd_data[13]_i_4_n_0 ),
        .I4(\mem_rd_data[29]_i_2_n_0 ),
        .I5(\mem_rd_data[13]_i_5_n_0 ),
        .O(\mem_rd_data[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAABEAABEFFFFAABE)) 
    \mem_rd_data[13]_i_3 
       (.I0(\mem_rd_data[13]_i_6_n_0 ),
        .I1(ex_reg2[13]),
        .I2(ex_reg1[13]),
        .I3(\mem_rd_data[29]_i_14_n_0 ),
        .I4(\ex0/data0 [13]),
        .I5(\mem_rd_data[31]_i_10_n_0 ),
        .O(\mem_rd_data[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h2022000020222022)) 
    \mem_rd_data[13]_i_4 
       (.I0(\mem_rd_data[13]_i_7_n_0 ),
        .I1(\mem_rd_data[13]_i_8_n_0 ),
        .I2(\mem_rd_data[15]_i_14_n_0 ),
        .I3(ex_reg1[10]),
        .I4(\mem_rd_data[16]_i_9_n_0 ),
        .I5(ex_reg1[8]),
        .O(\mem_rd_data[13]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0030000000500000)) 
    \mem_rd_data[13]_i_5 
       (.I0(\mem_rd_data[13]_i_9_n_0 ),
        .I1(\mem_rd_data[14]_i_8_n_0 ),
        .I2(ex_aluop[2]),
        .I3(ex_aluop[1]),
        .I4(ex_aluop[0]),
        .I5(ex_reg2[0]),
        .O(\mem_rd_data[13]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h4000404000004000)) 
    \mem_rd_data[13]_i_6 
       (.I0(ex_aluop[3]),
        .I1(ex_aluop[2]),
        .I2(ex_aluop[1]),
        .I3(ex_reg2[13]),
        .I4(ex_aluop[0]),
        .I5(ex_reg1[13]),
        .O(\mem_rd_data[13]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hDD0DDD0D0000DD0D)) 
    \mem_rd_data[13]_i_7 
       (.I0(ex_reg1[2]),
        .I1(\mem_rd_data[14]_i_9_n_0 ),
        .I2(ex_reg1[6]),
        .I3(\mem_rd_data[18]_i_11_n_0 ),
        .I4(ex_reg1[12]),
        .I5(\mem_rd_data[31]_i_14_n_0 ),
        .O(\mem_rd_data[13]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00000C0800000008)) 
    \mem_rd_data[13]_i_8 
       (.I0(ex_reg1[4]),
        .I1(ex_reg2[3]),
        .I2(ex_reg2[4]),
        .I3(ex_reg2[2]),
        .I4(ex_reg2[1]),
        .I5(ex_reg1[0]),
        .O(\mem_rd_data[13]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000FCAF0000FCA0)) 
    \mem_rd_data[13]_i_9 
       (.I0(\mem_rd_data[15]_i_7_n_0 ),
        .I1(\mem_rd_data[13]_i_10_n_0 ),
        .I2(ex_reg2[1]),
        .I3(ex_reg2[2]),
        .I4(\mem_rd_data[13]_i_11_n_0 ),
        .I5(\mem_rd_data[8]_i_8_n_0 ),
        .O(\mem_rd_data[13]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \mem_rd_data[14]_i_1 
       (.I0(\mem_rd_data[14]_i_2_n_0 ),
        .I1(\mem_rd_data[31]_i_4_n_0 ),
        .I2(ex_Imm[14]),
        .I3(\mem_rd_data[30]_i_4_n_0 ),
        .I4(ex_reg2[14]),
        .I5(\mem_rd_data[30]_i_3_n_0 ),
        .O(\ex_aluop_reg[3]_0 [14]));
  LUT6 #(
    .INIT(64'h0E00000002000000)) 
    \mem_rd_data[14]_i_10 
       (.I0(ex_reg1[20]),
        .I1(ex_reg2[3]),
        .I2(ex_reg2[4]),
        .I3(ex_reg2[2]),
        .I4(ex_reg2[1]),
        .I5(ex_reg1[28]),
        .O(\mem_rd_data[14]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0000230000002000)) 
    \mem_rd_data[14]_i_11 
       (.I0(ex_reg1[24]),
        .I1(ex_reg2[4]),
        .I2(ex_reg2[3]),
        .I3(ex_reg2[1]),
        .I4(ex_reg2[2]),
        .I5(ex_reg1[16]),
        .O(\mem_rd_data[14]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0000202200002000)) 
    \mem_rd_data[14]_i_12 
       (.I0(ex_reg2[2]),
        .I1(ex_reg2[1]),
        .I2(ex_reg1[26]),
        .I3(ex_reg2[3]),
        .I4(ex_reg2[4]),
        .I5(ex_reg1[18]),
        .O(\mem_rd_data[14]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h000000000B000B0B)) 
    \mem_rd_data[14]_i_2 
       (.I0(\mem_rd_data[14]_i_3_n_0 ),
        .I1(\mem_rd_data[29]_i_2_n_0 ),
        .I2(\mem_rd_data[14]_i_4_n_0 ),
        .I3(\mem_rd_data[15]_i_11_n_0 ),
        .I4(\mem_rd_data[25]_i_2_n_0 ),
        .I5(\mem_rd_data[14]_i_5_n_0 ),
        .O(\mem_rd_data[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h2022000020222022)) 
    \mem_rd_data[14]_i_3 
       (.I0(\mem_rd_data[14]_i_6_n_0 ),
        .I1(\mem_rd_data[14]_i_7_n_0 ),
        .I2(\mem_rd_data[16]_i_8_n_0 ),
        .I3(ex_reg1[1]),
        .I4(\mem_rd_data[15]_i_14_n_0 ),
        .I5(ex_reg1[11]),
        .O(\mem_rd_data[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF444FFF444444FF4)) 
    \mem_rd_data[14]_i_4 
       (.I0(\mem_rd_data[31]_i_10_n_0 ),
        .I1(\ex0/data0 [14]),
        .I2(ex_reg1[14]),
        .I3(ex_reg2[14]),
        .I4(\mem_rd_data[29]_i_14_n_0 ),
        .I5(\mem_rd_data[29]_i_15_n_0 ),
        .O(\mem_rd_data[14]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0030000000500000)) 
    \mem_rd_data[14]_i_5 
       (.I0(\mem_rd_data[14]_i_8_n_0 ),
        .I1(\mem_rd_data[15]_i_2_n_0 ),
        .I2(ex_aluop[2]),
        .I3(ex_aluop[1]),
        .I4(ex_aluop[0]),
        .I5(ex_reg2[0]),
        .O(\mem_rd_data[14]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hDD0DDD0D0000DD0D)) 
    \mem_rd_data[14]_i_6 
       (.I0(ex_reg1[3]),
        .I1(\mem_rd_data[14]_i_9_n_0 ),
        .I2(ex_reg1[7]),
        .I3(\mem_rd_data[18]_i_11_n_0 ),
        .I4(ex_reg1[13]),
        .I5(\mem_rd_data[31]_i_14_n_0 ),
        .O(\mem_rd_data[14]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000032000000020)) 
    \mem_rd_data[14]_i_7 
       (.I0(ex_reg1[5]),
        .I1(ex_reg2[4]),
        .I2(ex_reg2[3]),
        .I3(ex_reg2[2]),
        .I4(ex_reg2[1]),
        .I5(ex_reg1[9]),
        .O(\mem_rd_data[14]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000000FE)) 
    \mem_rd_data[14]_i_8 
       (.I0(\mem_rd_data[8]_i_13_n_0 ),
        .I1(ex_reg2[1]),
        .I2(ex_reg2[2]),
        .I3(\mem_rd_data[14]_i_10_n_0 ),
        .I4(\mem_rd_data[14]_i_11_n_0 ),
        .I5(\mem_rd_data[14]_i_12_n_0 ),
        .O(\mem_rd_data[14]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'hFFDF)) 
    \mem_rd_data[14]_i_9 
       (.I0(ex_reg2[3]),
        .I1(ex_reg2[4]),
        .I2(ex_reg2[1]),
        .I3(ex_reg2[2]),
        .O(\mem_rd_data[14]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF10000)) 
    \mem_rd_data[15]_i_1 
       (.I0(\mem_rd_data[15]_i_2_n_0 ),
        .I1(\mem_rd_data[15]_i_3_n_0 ),
        .I2(\mem_rd_data[15]_i_4_n_0 ),
        .I3(\mem_rd_data[15]_i_5_n_0 ),
        .I4(\mem_rd_data[31]_i_4_n_0 ),
        .I5(\mem_rd_data[15]_i_6_n_0 ),
        .O(\ex_aluop_reg[3]_0 [15]));
  LUT6 #(
    .INIT(64'h02000C0002000000)) 
    \mem_rd_data[15]_i_10 
       (.I0(ex_reg1[21]),
        .I1(ex_reg2[3]),
        .I2(ex_reg2[4]),
        .I3(ex_reg2[2]),
        .I4(ex_reg2[1]),
        .I5(ex_reg1[27]),
        .O(\mem_rd_data[15]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h00000000B0BB0000)) 
    \mem_rd_data[15]_i_11 
       (.I0(\mem_rd_data[15]_i_14_n_0 ),
        .I1(ex_reg1[12]),
        .I2(\mem_rd_data[16]_i_9_n_0 ),
        .I3(ex_reg1[10]),
        .I4(\mem_rd_data[15]_i_15_n_0 ),
        .I5(\mem_rd_data[15]_i_16_n_0 ),
        .O(\mem_rd_data[15]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h4000000040444400)) 
    \mem_rd_data[15]_i_12 
       (.I0(ex_aluop[3]),
        .I1(ex_aluop[2]),
        .I2(ex_aluop[1]),
        .I3(ex_reg1[15]),
        .I4(ex_reg2[15]),
        .I5(ex_aluop[0]),
        .O(\mem_rd_data[15]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \mem_rd_data[15]_i_14 
       (.I0(ex_reg2[4]),
        .I1(ex_reg2[3]),
        .I2(ex_reg2[1]),
        .I3(ex_reg2[2]),
        .O(\mem_rd_data[15]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFCFFDFFFFFFFDFFF)) 
    \mem_rd_data[15]_i_15 
       (.I0(ex_reg1[2]),
        .I1(ex_reg2[4]),
        .I2(ex_reg2[3]),
        .I3(ex_reg2[2]),
        .I4(ex_reg2[1]),
        .I5(ex_reg1[8]),
        .O(\mem_rd_data[15]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0005C0F50005C005)) 
    \mem_rd_data[15]_i_16 
       (.I0(\mem_rd_data[21]_i_6_n_0 ),
        .I1(ex_reg1[0]),
        .I2(ex_reg2[1]),
        .I3(ex_reg2[2]),
        .I4(\mem_rd_data[9]_i_7_n_0 ),
        .I5(ex_reg1[4]),
        .O(\mem_rd_data[15]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAAA8AAABAAABAAA8)) 
    \mem_rd_data[15]_i_18 
       (.I0(ex_Imm[15]),
        .I1(ex_aluop[1]),
        .I2(ex_aluop[2]),
        .I3(ex_aluop[0]),
        .I4(ex_reg2[15]),
        .I5(ex_aluop[3]),
        .O(\ex0/p_0_out [15]));
  LUT6 #(
    .INIT(64'hAAA8AAABAAABAAA8)) 
    \mem_rd_data[15]_i_19 
       (.I0(ex_Imm[14]),
        .I1(ex_aluop[1]),
        .I2(ex_aluop[2]),
        .I3(ex_aluop[0]),
        .I4(ex_reg2[14]),
        .I5(ex_aluop[3]),
        .O(\ex0/p_0_out [14]));
  LUT6 #(
    .INIT(64'h00000000000000FE)) 
    \mem_rd_data[15]_i_2 
       (.I0(\mem_rd_data[15]_i_7_n_0 ),
        .I1(ex_reg2[1]),
        .I2(ex_reg2[2]),
        .I3(\mem_rd_data[15]_i_8_n_0 ),
        .I4(\mem_rd_data[15]_i_9_n_0 ),
        .I5(\mem_rd_data[15]_i_10_n_0 ),
        .O(\mem_rd_data[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAA8AAABAAABAAA8)) 
    \mem_rd_data[15]_i_20 
       (.I0(ex_Imm[13]),
        .I1(ex_aluop[1]),
        .I2(ex_aluop[2]),
        .I3(ex_aluop[0]),
        .I4(ex_reg2[13]),
        .I5(ex_aluop[3]),
        .O(\ex0/p_0_out [13]));
  LUT6 #(
    .INIT(64'hAAA8AAABAAABAAA8)) 
    \mem_rd_data[15]_i_21 
       (.I0(ex_Imm[12]),
        .I1(ex_aluop[1]),
        .I2(ex_aluop[2]),
        .I3(ex_aluop[0]),
        .I4(ex_reg2[12]),
        .I5(ex_aluop[3]),
        .O(\ex0/p_0_out [12]));
  LUT4 #(
    .INIT(16'h56A6)) 
    \mem_rd_data[15]_i_22 
       (.I0(\ex0/p_0_out [15]),
        .I1(ex_reg1[15]),
        .I2(ex_aluop[1]),
        .I3(ex_pc[15]),
        .O(\mem_rd_data[15]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \mem_rd_data[15]_i_23 
       (.I0(\ex0/p_0_out [14]),
        .I1(ex_reg1[14]),
        .I2(ex_aluop[1]),
        .I3(ex_pc[14]),
        .O(\mem_rd_data[15]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \mem_rd_data[15]_i_24 
       (.I0(\ex0/p_0_out [13]),
        .I1(ex_reg1[13]),
        .I2(ex_aluop[1]),
        .I3(ex_pc[13]),
        .O(\mem_rd_data[15]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \mem_rd_data[15]_i_25 
       (.I0(\ex0/p_0_out [12]),
        .I1(ex_reg1[12]),
        .I2(ex_aluop[1]),
        .I3(ex_pc[12]),
        .O(\mem_rd_data[15]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAAA8AAABAAABAAA8)) 
    \mem_rd_data[15]_i_26 
       (.I0(ex_Imm[11]),
        .I1(ex_aluop[1]),
        .I2(ex_aluop[2]),
        .I3(ex_aluop[0]),
        .I4(ex_reg2[11]),
        .I5(ex_aluop[3]),
        .O(\ex0/p_0_out [11]));
  LUT6 #(
    .INIT(64'hAAA8AAABAAABAAA8)) 
    \mem_rd_data[15]_i_27 
       (.I0(ex_Imm[10]),
        .I1(ex_aluop[1]),
        .I2(ex_aluop[2]),
        .I3(ex_aluop[0]),
        .I4(ex_reg2[10]),
        .I5(ex_aluop[3]),
        .O(\ex0/p_0_out [10]));
  LUT6 #(
    .INIT(64'hAAA8AAABAAABAAA8)) 
    \mem_rd_data[15]_i_28 
       (.I0(ex_Imm[9]),
        .I1(ex_aluop[1]),
        .I2(ex_aluop[2]),
        .I3(ex_aluop[0]),
        .I4(ex_reg2[9]),
        .I5(ex_aluop[3]),
        .O(\ex0/p_0_out [9]));
  LUT6 #(
    .INIT(64'hAAA8AAABAAABAAA8)) 
    \mem_rd_data[15]_i_29 
       (.I0(ex_Imm[8]),
        .I1(ex_aluop[1]),
        .I2(ex_aluop[2]),
        .I3(ex_aluop[0]),
        .I4(ex_reg2[8]),
        .I5(ex_aluop[3]),
        .O(\ex0/p_0_out [8]));
  LUT4 #(
    .INIT(16'hFBFF)) 
    \mem_rd_data[15]_i_3 
       (.I0(ex_aluop[1]),
        .I1(ex_aluop[0]),
        .I2(ex_reg2[0]),
        .I3(ex_aluop[2]),
        .O(\mem_rd_data[15]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \mem_rd_data[15]_i_30 
       (.I0(\ex0/p_0_out [11]),
        .I1(ex_reg1[11]),
        .I2(ex_aluop[1]),
        .I3(ex_pc[11]),
        .O(\mem_rd_data[15]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \mem_rd_data[15]_i_31 
       (.I0(\ex0/p_0_out [10]),
        .I1(ex_reg1[10]),
        .I2(ex_aluop[1]),
        .I3(ex_pc[10]),
        .O(\mem_rd_data[15]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \mem_rd_data[15]_i_32 
       (.I0(\ex0/p_0_out [9]),
        .I1(ex_reg1[9]),
        .I2(ex_aluop[1]),
        .I3(ex_pc[9]),
        .O(\mem_rd_data[15]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \mem_rd_data[15]_i_33 
       (.I0(\ex0/p_0_out [8]),
        .I1(ex_reg1[8]),
        .I2(ex_aluop[1]),
        .I3(ex_pc[8]),
        .O(\mem_rd_data[15]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h1F11)) 
    \mem_rd_data[15]_i_4 
       (.I0(\mem_rd_data[16]_i_11_n_0 ),
        .I1(\mem_rd_data[8]_i_3_n_0 ),
        .I2(\mem_rd_data[16]_i_12_n_0 ),
        .I3(\mem_rd_data[25]_i_2_n_0 ),
        .O(\mem_rd_data[15]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hF4F4FFF4)) 
    \mem_rd_data[15]_i_5 
       (.I0(\mem_rd_data[15]_i_11_n_0 ),
        .I1(\mem_rd_data[29]_i_2_n_0 ),
        .I2(\mem_rd_data[15]_i_12_n_0 ),
        .I3(\ex0/data0 [15]),
        .I4(\mem_rd_data[31]_i_10_n_0 ),
        .O(\mem_rd_data[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0220003002200000)) 
    \mem_rd_data[15]_i_6 
       (.I0(ex_reg2[15]),
        .I1(rst),
        .I2(ex_alusel[1]),
        .I3(ex_alusel[0]),
        .I4(ex_alusel[2]),
        .I5(ex_Imm[15]),
        .O(\mem_rd_data[15]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hF035FF35)) 
    \mem_rd_data[15]_i_7 
       (.I0(ex_reg1[15]),
        .I1(ex_reg1[31]),
        .I2(ex_reg2[4]),
        .I3(ex_reg2[3]),
        .I4(ex_reg1[23]),
        .O(\mem_rd_data[15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h2000030020000000)) 
    \mem_rd_data[15]_i_8 
       (.I0(ex_reg1[29]),
        .I1(ex_reg2[4]),
        .I2(ex_reg2[3]),
        .I3(ex_reg2[1]),
        .I4(ex_reg2[2]),
        .I5(ex_reg1[17]),
        .O(\mem_rd_data[15]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0020030000200000)) 
    \mem_rd_data[15]_i_9 
       (.I0(ex_reg1[25]),
        .I1(ex_reg2[4]),
        .I2(ex_reg2[3]),
        .I3(ex_reg2[2]),
        .I4(ex_reg2[1]),
        .I5(ex_reg1[19]),
        .O(\mem_rd_data[15]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF20000)) 
    \mem_rd_data[16]_i_1 
       (.I0(\mem_rd_data[25]_i_2_n_0 ),
        .I1(\mem_rd_data[16]_i_2_n_0 ),
        .I2(\mem_rd_data[16]_i_3_n_0 ),
        .I3(\mem_rd_data[16]_i_4_n_0 ),
        .I4(\mem_rd_data[31]_i_4_n_0 ),
        .I5(\mem_rd_data[16]_i_5_n_0 ),
        .O(\ex_aluop_reg[3]_0 [16]));
  LUT6 #(
    .INIT(64'h00A0003000300000)) 
    \mem_rd_data[16]_i_10 
       (.I0(ex_aluop[1]),
        .I1(ex_aluop[0]),
        .I2(ex_aluop[2]),
        .I3(ex_aluop[3]),
        .I4(ex_reg2[16]),
        .I5(ex_reg1[16]),
        .O(\mem_rd_data[16]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h2022000020222022)) 
    \mem_rd_data[16]_i_11 
       (.I0(\mem_rd_data[16]_i_14_n_0 ),
        .I1(\mem_rd_data[16]_i_15_n_0 ),
        .I2(\mem_rd_data[16]_i_9_n_0 ),
        .I3(ex_reg1[20]),
        .I4(\mem_rd_data[18]_i_11_n_0 ),
        .I5(ex_reg1[22]),
        .O(\mem_rd_data[16]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h000000008A008A8A)) 
    \mem_rd_data[16]_i_12 
       (.I0(\mem_rd_data[16]_i_16_n_0 ),
        .I1(\mem_rd_data[19]_i_13_n_0 ),
        .I2(ex_reg1[1]),
        .I3(\mem_rd_data[18]_i_11_n_0 ),
        .I4(ex_reg1[9]),
        .I5(\mem_rd_data[16]_i_17_n_0 ),
        .O(\mem_rd_data[16]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0E00000002000000)) 
    \mem_rd_data[16]_i_13 
       (.I0(ex_reg1[10]),
        .I1(ex_reg2[3]),
        .I2(ex_reg2[4]),
        .I3(ex_reg2[2]),
        .I4(ex_reg2[1]),
        .I5(ex_reg1[2]),
        .O(\mem_rd_data[16]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF1FFFDF)) 
    \mem_rd_data[16]_i_14 
       (.I0(ex_reg1[28]),
        .I1(ex_reg2[1]),
        .I2(ex_reg2[2]),
        .I3(\mem_rd_data[9]_i_7_n_0 ),
        .I4(ex_reg1[30]),
        .I5(\mem_rd_data[16]_i_18_n_0 ),
        .O(\mem_rd_data[16]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h0020000300200000)) 
    \mem_rd_data[16]_i_15 
       (.I0(ex_reg1[26]),
        .I1(ex_reg2[4]),
        .I2(ex_reg2[3]),
        .I3(ex_reg2[2]),
        .I4(ex_reg2[1]),
        .I5(ex_reg1[16]),
        .O(\mem_rd_data[16]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA0A2AAAAAAA2)) 
    \mem_rd_data[16]_i_16 
       (.I0(\mem_rd_data[16]_i_19_n_0 ),
        .I1(ex_reg1[15]),
        .I2(\mem_rd_data[19]_i_11_n_0 ),
        .I3(ex_reg2[3]),
        .I4(ex_reg2[4]),
        .I5(ex_reg1[7]),
        .O(\mem_rd_data[16]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h0020030000200000)) 
    \mem_rd_data[16]_i_17 
       (.I0(ex_reg1[5]),
        .I1(ex_reg2[4]),
        .I2(ex_reg2[3]),
        .I3(ex_reg2[2]),
        .I4(ex_reg2[1]),
        .I5(ex_reg1[11]),
        .O(\mem_rd_data[16]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0000032000000020)) 
    \mem_rd_data[16]_i_18 
       (.I0(ex_reg1[24]),
        .I1(ex_reg2[4]),
        .I2(ex_reg2[3]),
        .I3(ex_reg2[1]),
        .I4(ex_reg2[2]),
        .I5(ex_reg1[18]),
        .O(\mem_rd_data[16]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFFDFFCFFFFDFFFFF)) 
    \mem_rd_data[16]_i_19 
       (.I0(ex_reg1[3]),
        .I1(ex_reg2[4]),
        .I2(ex_reg2[3]),
        .I3(ex_reg2[1]),
        .I4(ex_reg2[2]),
        .I5(ex_reg1[13]),
        .O(\mem_rd_data[16]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h2022000020222022)) 
    \mem_rd_data[16]_i_2 
       (.I0(\mem_rd_data[16]_i_6_n_0 ),
        .I1(\mem_rd_data[16]_i_7_n_0 ),
        .I2(\mem_rd_data[16]_i_8_n_0 ),
        .I3(ex_reg1[4]),
        .I4(\mem_rd_data[16]_i_9_n_0 ),
        .I5(ex_reg1[12]),
        .O(\mem_rd_data[16]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF1F1FFF1)) 
    \mem_rd_data[16]_i_3 
       (.I0(\mem_rd_data[17]_i_5_n_0 ),
        .I1(\mem_rd_data[8]_i_3_n_0 ),
        .I2(\mem_rd_data[16]_i_10_n_0 ),
        .I3(\ex0/data0 [16]),
        .I4(\mem_rd_data[31]_i_10_n_0 ),
        .O(\mem_rd_data[16]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1F11)) 
    \mem_rd_data[16]_i_4 
       (.I0(\mem_rd_data[16]_i_11_n_0 ),
        .I1(\mem_rd_data[15]_i_3_n_0 ),
        .I2(\mem_rd_data[16]_i_12_n_0 ),
        .I3(\mem_rd_data[29]_i_2_n_0 ),
        .O(\mem_rd_data[16]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0220003002200000)) 
    \mem_rd_data[16]_i_5 
       (.I0(ex_reg2[16]),
        .I1(rst),
        .I2(ex_alusel[1]),
        .I3(ex_alusel[0]),
        .I4(ex_alusel[2]),
        .I5(ex_Imm[16]),
        .O(\mem_rd_data[16]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFBBAAAFFFBBFFAF)) 
    \mem_rd_data[16]_i_6 
       (.I0(\mem_rd_data[19]_i_11_n_0 ),
        .I1(ex_reg1[0]),
        .I2(ex_reg1[16]),
        .I3(ex_reg2[3]),
        .I4(ex_reg2[4]),
        .I5(ex_reg1[8]),
        .O(\mem_rd_data[16]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00320002)) 
    \mem_rd_data[16]_i_7 
       (.I0(ex_reg1[14]),
        .I1(\mem_rd_data[19]_i_18_n_0 ),
        .I2(ex_reg2[3]),
        .I3(ex_reg2[4]),
        .I4(ex_reg1[6]),
        .I5(\mem_rd_data[16]_i_13_n_0 ),
        .O(\mem_rd_data[16]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'hFFDF)) 
    \mem_rd_data[16]_i_8 
       (.I0(ex_reg2[3]),
        .I1(ex_reg2[4]),
        .I2(ex_reg2[2]),
        .I3(ex_reg2[1]),
        .O(\mem_rd_data[16]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \mem_rd_data[16]_i_9 
       (.I0(ex_reg2[4]),
        .I1(ex_reg2[3]),
        .I2(ex_reg2[2]),
        .I3(ex_reg2[1]),
        .O(\mem_rd_data[16]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFBA0000)) 
    \mem_rd_data[17]_i_1 
       (.I0(\mem_rd_data[17]_i_2_n_0 ),
        .I1(\mem_rd_data[18]_i_4_n_0 ),
        .I2(\mem_rd_data[25]_i_2_n_0 ),
        .I3(\mem_rd_data[17]_i_3_n_0 ),
        .I4(\mem_rd_data[31]_i_4_n_0 ),
        .I5(\mem_rd_data[17]_i_4_n_0 ),
        .O(\ex_aluop_reg[3]_0 [17]));
  LUT6 #(
    .INIT(64'h0000032000000020)) 
    \mem_rd_data[17]_i_10 
       (.I0(ex_reg1[25]),
        .I1(ex_reg2[4]),
        .I2(ex_reg2[3]),
        .I3(ex_reg2[1]),
        .I4(ex_reg2[2]),
        .I5(ex_reg1[19]),
        .O(\mem_rd_data[17]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF1F11)) 
    \mem_rd_data[17]_i_2 
       (.I0(\mem_rd_data[17]_i_5_n_0 ),
        .I1(\mem_rd_data[15]_i_3_n_0 ),
        .I2(\mem_rd_data[31]_i_10_n_0 ),
        .I3(\ex0/data0 [17]),
        .I4(\mem_rd_data[17]_i_6_n_0 ),
        .I5(\mem_rd_data[17]_i_7_n_0 ),
        .O(\mem_rd_data[17]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'h1F11)) 
    \mem_rd_data[17]_i_3 
       (.I0(\mem_rd_data[18]_i_8_n_0 ),
        .I1(\mem_rd_data[8]_i_3_n_0 ),
        .I2(\mem_rd_data[16]_i_2_n_0 ),
        .I3(\mem_rd_data[29]_i_2_n_0 ),
        .O(\mem_rd_data[17]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0220003002200000)) 
    \mem_rd_data[17]_i_4 
       (.I0(ex_reg2[17]),
        .I1(rst),
        .I2(ex_alusel[1]),
        .I3(ex_alusel[0]),
        .I4(ex_alusel[2]),
        .I5(ex_Imm[17]),
        .O(\mem_rd_data[17]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h2022000020222022)) 
    \mem_rd_data[17]_i_5 
       (.I0(\mem_rd_data[17]_i_8_n_0 ),
        .I1(\mem_rd_data[17]_i_9_n_0 ),
        .I2(\mem_rd_data[16]_i_9_n_0 ),
        .I3(ex_reg1[21]),
        .I4(\mem_rd_data[18]_i_11_n_0 ),
        .I5(ex_reg1[23]),
        .O(\mem_rd_data[17]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h4000400000004000)) 
    \mem_rd_data[17]_i_6 
       (.I0(ex_aluop[3]),
        .I1(ex_aluop[2]),
        .I2(ex_aluop[1]),
        .I3(ex_reg2[17]),
        .I4(ex_aluop[0]),
        .I5(ex_reg1[17]),
        .O(\mem_rd_data[17]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0404040000040400)) 
    \mem_rd_data[17]_i_7 
       (.I0(ex_aluop[3]),
        .I1(ex_aluop[2]),
        .I2(ex_aluop[0]),
        .I3(ex_reg1[17]),
        .I4(ex_reg2[17]),
        .I5(ex_aluop[1]),
        .O(\mem_rd_data[17]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF4FFF7F)) 
    \mem_rd_data[17]_i_8 
       (.I0(ex_reg1[31]),
        .I1(ex_reg2[1]),
        .I2(ex_reg2[2]),
        .I3(\mem_rd_data[9]_i_7_n_0 ),
        .I4(ex_reg1[29]),
        .I5(\mem_rd_data[17]_i_10_n_0 ),
        .O(\mem_rd_data[17]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0020000300200000)) 
    \mem_rd_data[17]_i_9 
       (.I0(ex_reg1[27]),
        .I1(ex_reg2[4]),
        .I2(ex_reg2[3]),
        .I3(ex_reg2[2]),
        .I4(ex_reg2[1]),
        .I5(ex_reg1[17]),
        .O(\mem_rd_data[17]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFDDFD0000)) 
    \mem_rd_data[18]_i_1 
       (.I0(\mem_rd_data[18]_i_2_n_0 ),
        .I1(\mem_rd_data[18]_i_3_n_0 ),
        .I2(\mem_rd_data[29]_i_2_n_0 ),
        .I3(\mem_rd_data[18]_i_4_n_0 ),
        .I4(\mem_rd_data[31]_i_4_n_0 ),
        .I5(\mem_rd_data[18]_i_5_n_0 ),
        .O(\ex_aluop_reg[3]_0 [18]));
  LUT6 #(
    .INIT(64'hAAAAAFAEAAAAAAAE)) 
    \mem_rd_data[18]_i_10 
       (.I0(\mem_rd_data[18]_i_22_n_0 ),
        .I1(ex_reg1[15]),
        .I2(\mem_rd_data[19]_i_18_n_0 ),
        .I3(ex_reg2[3]),
        .I4(ex_reg2[4]),
        .I5(ex_reg1[7]),
        .O(\mem_rd_data[18]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    \mem_rd_data[18]_i_11 
       (.I0(ex_reg2[4]),
        .I1(ex_reg2[3]),
        .I2(ex_reg2[2]),
        .I3(ex_reg2[1]),
        .O(\mem_rd_data[18]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAAA8AAABAAABAAA8)) 
    \mem_rd_data[18]_i_12 
       (.I0(ex_Imm[19]),
        .I1(ex_aluop[1]),
        .I2(ex_aluop[2]),
        .I3(ex_aluop[0]),
        .I4(ex_reg2[19]),
        .I5(ex_aluop[3]),
        .O(\ex0/p_0_out [19]));
  LUT6 #(
    .INIT(64'hAAA8AAABAAABAAA8)) 
    \mem_rd_data[18]_i_13 
       (.I0(ex_Imm[18]),
        .I1(ex_aluop[1]),
        .I2(ex_aluop[2]),
        .I3(ex_aluop[0]),
        .I4(ex_reg2[18]),
        .I5(ex_aluop[3]),
        .O(\ex0/p_0_out [18]));
  LUT6 #(
    .INIT(64'hAAA8AAABAAABAAA8)) 
    \mem_rd_data[18]_i_14 
       (.I0(ex_Imm[17]),
        .I1(ex_aluop[1]),
        .I2(ex_aluop[2]),
        .I3(ex_aluop[0]),
        .I4(ex_reg2[17]),
        .I5(ex_aluop[3]),
        .O(\ex0/p_0_out [17]));
  LUT6 #(
    .INIT(64'hAAA8AAABAAABAAA8)) 
    \mem_rd_data[18]_i_15 
       (.I0(ex_Imm[16]),
        .I1(ex_aluop[1]),
        .I2(ex_aluop[2]),
        .I3(ex_aluop[0]),
        .I4(ex_reg2[16]),
        .I5(ex_aluop[3]),
        .O(\ex0/p_0_out [16]));
  LUT4 #(
    .INIT(16'h56A6)) 
    \mem_rd_data[18]_i_16 
       (.I0(\ex0/p_0_out [19]),
        .I1(ex_reg1[19]),
        .I2(ex_aluop[1]),
        .I3(ex_pc[19]),
        .O(\mem_rd_data[18]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \mem_rd_data[18]_i_17 
       (.I0(\ex0/p_0_out [18]),
        .I1(ex_reg1[18]),
        .I2(ex_aluop[1]),
        .I3(ex_pc[18]),
        .O(\mem_rd_data[18]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \mem_rd_data[18]_i_18 
       (.I0(\ex0/p_0_out [17]),
        .I1(ex_reg1[17]),
        .I2(ex_aluop[1]),
        .I3(ex_pc[17]),
        .O(\mem_rd_data[18]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \mem_rd_data[18]_i_19 
       (.I0(\ex0/p_0_out [16]),
        .I1(ex_reg1[16]),
        .I2(ex_aluop[1]),
        .I3(ex_pc[16]),
        .O(\mem_rd_data[18]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'h0D0D000D)) 
    \mem_rd_data[18]_i_2 
       (.I0(\mem_rd_data[25]_i_2_n_0 ),
        .I1(\mem_rd_data[19]_i_4_n_0 ),
        .I2(\mem_rd_data[18]_i_6_n_0 ),
        .I3(\ex0/data0 [18]),
        .I4(\mem_rd_data[31]_i_10_n_0 ),
        .O(\mem_rd_data[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000080C00000800)) 
    \mem_rd_data[18]_i_20 
       (.I0(ex_reg1[30]),
        .I1(ex_reg2[3]),
        .I2(ex_reg2[4]),
        .I3(ex_reg2[2]),
        .I4(ex_reg2[1]),
        .I5(ex_reg1[26]),
        .O(\mem_rd_data[18]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h0000030200000002)) 
    \mem_rd_data[18]_i_21 
       (.I0(ex_reg1[18]),
        .I1(ex_reg2[4]),
        .I2(ex_reg2[3]),
        .I3(ex_reg2[2]),
        .I4(ex_reg2[1]),
        .I5(ex_reg1[22]),
        .O(\mem_rd_data[18]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h0000230000002000)) 
    \mem_rd_data[18]_i_22 
       (.I0(ex_reg1[5]),
        .I1(ex_reg2[4]),
        .I2(ex_reg2[3]),
        .I3(ex_reg2[2]),
        .I4(ex_reg2[1]),
        .I5(ex_reg1[13]),
        .O(\mem_rd_data[18]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h0030000000500000)) 
    \mem_rd_data[18]_i_3 
       (.I0(\mem_rd_data[18]_i_8_n_0 ),
        .I1(\mem_rd_data[19]_i_6_n_0 ),
        .I2(ex_aluop[2]),
        .I3(ex_aluop[1]),
        .I4(ex_aluop[0]),
        .I5(ex_reg2[0]),
        .O(\mem_rd_data[18]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h2022000020222022)) 
    \mem_rd_data[18]_i_4 
       (.I0(\mem_rd_data[18]_i_9_n_0 ),
        .I1(\mem_rd_data[18]_i_10_n_0 ),
        .I2(\mem_rd_data[18]_i_11_n_0 ),
        .I3(ex_reg1[11]),
        .I4(\mem_rd_data[19]_i_13_n_0 ),
        .I5(ex_reg1[3]),
        .O(\mem_rd_data[18]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0030320000000200)) 
    \mem_rd_data[18]_i_5 
       (.I0(ex_Imm[18]),
        .I1(rst),
        .I2(ex_alusel[2]),
        .I3(ex_alusel[1]),
        .I4(ex_alusel[0]),
        .I5(ex_reg2[18]),
        .O(\mem_rd_data[18]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00000000B2120000)) 
    \mem_rd_data[18]_i_6 
       (.I0(ex_reg1[18]),
        .I1(ex_aluop[0]),
        .I2(ex_reg2[18]),
        .I3(ex_aluop[1]),
        .I4(ex_aluop[2]),
        .I5(ex_aluop[3]),
        .O(\mem_rd_data[18]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h000D)) 
    \mem_rd_data[18]_i_8 
       (.I0(ex_reg2[1]),
        .I1(\mem_rd_data[19]_i_7_n_0 ),
        .I2(\mem_rd_data[18]_i_20_n_0 ),
        .I3(\mem_rd_data[18]_i_21_n_0 ),
        .O(\mem_rd_data[18]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFBBAAAFFFBBFFAF)) 
    \mem_rd_data[18]_i_9 
       (.I0(\mem_rd_data[19]_i_11_n_0 ),
        .I1(ex_reg1[1]),
        .I2(ex_reg1[17]),
        .I3(ex_reg2[3]),
        .I4(ex_reg2[4]),
        .I5(ex_reg1[9]),
        .O(\mem_rd_data[18]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFDDFD0000)) 
    \mem_rd_data[19]_i_1 
       (.I0(\mem_rd_data[19]_i_2_n_0 ),
        .I1(\mem_rd_data[19]_i_3_n_0 ),
        .I2(\mem_rd_data[29]_i_2_n_0 ),
        .I3(\mem_rd_data[19]_i_4_n_0 ),
        .I4(\mem_rd_data[31]_i_4_n_0 ),
        .I5(\mem_rd_data[19]_i_5_n_0 ),
        .O(\ex_aluop_reg[3]_0 [19]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \mem_rd_data[19]_i_10 
       (.I0(\mem_rd_data[16]_i_9_n_0 ),
        .I1(ex_reg1[14]),
        .I2(ex_reg1[12]),
        .I3(\mem_rd_data[18]_i_11_n_0 ),
        .I4(ex_reg1[6]),
        .I5(\mem_rd_data[16]_i_8_n_0 ),
        .O(\mem_rd_data[19]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \mem_rd_data[19]_i_11 
       (.I0(ex_reg2[1]),
        .I1(ex_reg2[2]),
        .O(\mem_rd_data[19]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hF035FF35)) 
    \mem_rd_data[19]_i_12 
       (.I0(ex_reg1[18]),
        .I1(ex_reg1[2]),
        .I2(ex_reg2[4]),
        .I3(ex_reg2[3]),
        .I4(ex_reg1[10]),
        .O(\mem_rd_data[19]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \mem_rd_data[19]_i_13 
       (.I0(ex_reg2[3]),
        .I1(ex_reg2[4]),
        .I2(ex_reg2[2]),
        .I3(ex_reg2[1]),
        .O(\mem_rd_data[19]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0044555000440050)) 
    \mem_rd_data[19]_i_14 
       (.I0(\mem_rd_data[19]_i_18_n_0 ),
        .I1(ex_reg1[0]),
        .I2(ex_reg1[16]),
        .I3(ex_reg2[3]),
        .I4(ex_reg2[4]),
        .I5(ex_reg1[8]),
        .O(\mem_rd_data[19]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h0000032000000020)) 
    \mem_rd_data[19]_i_15 
       (.I0(ex_reg1[27]),
        .I1(ex_reg2[4]),
        .I2(ex_reg2[3]),
        .I3(ex_reg2[2]),
        .I4(ex_reg2[1]),
        .I5(ex_reg1[23]),
        .O(\mem_rd_data[19]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0000200300002000)) 
    \mem_rd_data[19]_i_16 
       (.I0(ex_reg1[31]),
        .I1(ex_reg2[4]),
        .I2(ex_reg2[3]),
        .I3(ex_reg2[2]),
        .I4(ex_reg2[1]),
        .I5(ex_reg1[19]),
        .O(\mem_rd_data[19]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h0000000080BC0000)) 
    \mem_rd_data[19]_i_17 
       (.I0(ex_aluop[1]),
        .I1(ex_reg2[19]),
        .I2(ex_reg1[19]),
        .I3(ex_aluop[0]),
        .I4(ex_aluop[2]),
        .I5(ex_aluop[3]),
        .O(\mem_rd_data[19]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mem_rd_data[19]_i_18 
       (.I0(ex_reg2[2]),
        .I1(ex_reg2[1]),
        .O(\mem_rd_data[19]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'hE0EE)) 
    \mem_rd_data[19]_i_2 
       (.I0(\mem_rd_data[19]_i_6_n_0 ),
        .I1(\mem_rd_data[15]_i_3_n_0 ),
        .I2(\mem_rd_data[20]_i_3_n_0 ),
        .I3(\mem_rd_data[25]_i_2_n_0 ),
        .O(\mem_rd_data[19]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hCCCDCCFD)) 
    \mem_rd_data[19]_i_3 
       (.I0(\mem_rd_data[19]_i_7_n_0 ),
        .I1(\mem_rd_data[19]_i_8_n_0 ),
        .I2(ex_reg2[1]),
        .I3(\mem_rd_data[8]_i_3_n_0 ),
        .I4(\mem_rd_data[19]_i_9_n_0 ),
        .O(\mem_rd_data[19]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000054540054)) 
    \mem_rd_data[19]_i_4 
       (.I0(\mem_rd_data[19]_i_10_n_0 ),
        .I1(\mem_rd_data[19]_i_11_n_0 ),
        .I2(\mem_rd_data[19]_i_12_n_0 ),
        .I3(ex_reg1[4]),
        .I4(\mem_rd_data[19]_i_13_n_0 ),
        .I5(\mem_rd_data[19]_i_14_n_0 ),
        .O(\mem_rd_data[19]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0220003002200000)) 
    \mem_rd_data[19]_i_5 
       (.I0(ex_reg2[19]),
        .I1(rst),
        .I2(ex_alusel[1]),
        .I3(ex_alusel[0]),
        .I4(ex_alusel[2]),
        .I5(ex_Imm[19]),
        .O(\mem_rd_data[19]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'h000D)) 
    \mem_rd_data[19]_i_6 
       (.I0(ex_reg2[1]),
        .I1(\mem_rd_data[21]_i_7_n_0 ),
        .I2(\mem_rd_data[19]_i_15_n_0 ),
        .I3(\mem_rd_data[19]_i_16_n_0 ),
        .O(\mem_rd_data[19]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFCFCF4F7FFFFF4F7)) 
    \mem_rd_data[19]_i_7 
       (.I0(ex_reg1[28]),
        .I1(ex_reg2[3]),
        .I2(ex_reg2[4]),
        .I3(ex_reg1[20]),
        .I4(ex_reg2[2]),
        .I5(ex_reg1[24]),
        .O(\mem_rd_data[19]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF020B0000)) 
    \mem_rd_data[19]_i_8 
       (.I0(ex_aluop[3]),
        .I1(ex_aluop[1]),
        .I2(ex_aluop[2]),
        .I3(ex_aluop[0]),
        .I4(\ex0/data0 [19]),
        .I5(\mem_rd_data[19]_i_17_n_0 ),
        .O(\mem_rd_data[19]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFCFCF4F7FFFFF4F7)) 
    \mem_rd_data[19]_i_9 
       (.I0(ex_reg1[30]),
        .I1(ex_reg2[3]),
        .I2(ex_reg2[4]),
        .I3(ex_reg1[22]),
        .I4(ex_reg2[2]),
        .I5(ex_reg1[26]),
        .O(\mem_rd_data[19]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \mem_rd_data[1]_i_1 
       (.I0(\mem_rd_data[1]_i_2_n_0 ),
        .I1(\mem_rd_data[31]_i_4_n_0 ),
        .I2(ex_Imm[1]),
        .I3(\mem_rd_data[30]_i_4_n_0 ),
        .I4(ex_reg2[1]),
        .I5(\mem_rd_data[30]_i_3_n_0 ),
        .O(\ex_aluop_reg[3]_0 [1]));
  LUT6 #(
    .INIT(64'h000E000E0000000E)) 
    \mem_rd_data[1]_i_2 
       (.I0(\mem_rd_data[2]_i_3_n_0 ),
        .I1(\mem_rd_data[8]_i_3_n_0 ),
        .I2(\mem_rd_data[1]_i_3_n_0 ),
        .I3(\mem_rd_data[1]_i_4_n_0 ),
        .I4(\mem_rd_data[1]_i_5_n_0 ),
        .I5(\mem_rd_data[15]_i_3_n_0 ),
        .O(\mem_rd_data[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00A0000000300000)) 
    \mem_rd_data[1]_i_3 
       (.I0(ex_aluop[1]),
        .I1(ex_aluop[0]),
        .I2(ex_aluop[2]),
        .I3(ex_aluop[3]),
        .I4(ex_reg2[1]),
        .I5(ex_reg1[1]),
        .O(\mem_rd_data[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAABAAABAFFFFAABA)) 
    \mem_rd_data[1]_i_4 
       (.I0(\mem_rd_data[1]_i_6_n_0 ),
        .I1(ex_reg2[1]),
        .I2(ex_reg1[1]),
        .I3(\mem_rd_data[29]_i_14_n_0 ),
        .I4(\ex0/data0 [1]),
        .I5(\mem_rd_data[31]_i_10_n_0 ),
        .O(\mem_rd_data[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEFEEEEEFEFEFE)) 
    \mem_rd_data[1]_i_5 
       (.I0(\mem_rd_data[1]_i_7_n_0 ),
        .I1(\mem_rd_data[1]_i_8_n_0 ),
        .I2(ex_reg2[2]),
        .I3(ex_reg2[1]),
        .I4(\mem_rd_data[7]_i_7_n_0 ),
        .I5(\mem_rd_data[5]_i_7_n_0 ),
        .O(\mem_rd_data[1]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h0F080808)) 
    \mem_rd_data[1]_i_6 
       (.I0(ex_reg1[1]),
        .I1(\mem_rd_data[25]_i_2_n_0 ),
        .I2(\mem_rd_data[31]_i_14_n_0 ),
        .I3(ex_reg1[0]),
        .I4(\mem_rd_data[29]_i_2_n_0 ),
        .O(\mem_rd_data[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0F000F004F44FFFF)) 
    \mem_rd_data[1]_i_7 
       (.I0(\mem_rd_data[31]_i_37_n_0 ),
        .I1(ex_reg1[19]),
        .I2(\mem_rd_data[31]_i_14_n_0 ),
        .I3(ex_reg1[1]),
        .I4(\mem_rd_data[3]_i_8_n_0 ),
        .I5(\mem_rd_data[19]_i_18_n_0 ),
        .O(\mem_rd_data[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAEAFAAAAAEAAAAAA)) 
    \mem_rd_data[1]_i_8 
       (.I0(\mem_rd_data[1]_i_9_n_0 ),
        .I1(ex_reg1[25]),
        .I2(\mem_rd_data[19]_i_11_n_0 ),
        .I3(ex_reg2[3]),
        .I4(ex_reg2[4]),
        .I5(ex_reg1[17]),
        .O(\mem_rd_data[1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0002000C00020000)) 
    \mem_rd_data[1]_i_9 
       (.I0(ex_reg1[3]),
        .I1(ex_reg2[3]),
        .I2(ex_reg2[4]),
        .I3(ex_reg2[2]),
        .I4(ex_reg2[1]),
        .I5(ex_reg1[9]),
        .O(\mem_rd_data[1]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \mem_rd_data[20]_i_1 
       (.I0(\mem_rd_data[20]_i_2_n_0 ),
        .I1(\mem_rd_data[31]_i_4_n_0 ),
        .I2(ex_Imm[20]),
        .I3(\mem_rd_data[30]_i_4_n_0 ),
        .I4(ex_reg2[20]),
        .I5(\mem_rd_data[30]_i_3_n_0 ),
        .O(\ex_aluop_reg[3]_0 [20]));
  LUT6 #(
    .INIT(64'h000000000000D0DD)) 
    \mem_rd_data[20]_i_2 
       (.I0(\mem_rd_data[25]_i_2_n_0 ),
        .I1(\mem_rd_data[21]_i_3_n_0 ),
        .I2(\mem_rd_data[20]_i_3_n_0 ),
        .I3(\mem_rd_data[29]_i_2_n_0 ),
        .I4(\mem_rd_data[20]_i_4_n_0 ),
        .I5(\mem_rd_data[20]_i_5_n_0 ),
        .O(\mem_rd_data[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000054540054)) 
    \mem_rd_data[20]_i_3 
       (.I0(\mem_rd_data[20]_i_6_n_0 ),
        .I1(\mem_rd_data[19]_i_11_n_0 ),
        .I2(\mem_rd_data[25]_i_8_n_0 ),
        .I3(ex_reg1[5]),
        .I4(\mem_rd_data[19]_i_13_n_0 ),
        .I5(\mem_rd_data[20]_i_7_n_0 ),
        .O(\mem_rd_data[20]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h1100110F1F001F0F)) 
    \mem_rd_data[20]_i_4 
       (.I0(\mem_rd_data[19]_i_9_n_0 ),
        .I1(\mem_rd_data[15]_i_3_n_0 ),
        .I2(\mem_rd_data[8]_i_3_n_0 ),
        .I3(ex_reg2[1]),
        .I4(\mem_rd_data[21]_i_7_n_0 ),
        .I5(\mem_rd_data[23]_i_6_n_0 ),
        .O(\mem_rd_data[20]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFF01FF01FFFFFF01)) 
    \mem_rd_data[20]_i_5 
       (.I0(\mem_rd_data[19]_i_7_n_0 ),
        .I1(ex_reg2[1]),
        .I2(\mem_rd_data[15]_i_3_n_0 ),
        .I3(\mem_rd_data[20]_i_8_n_0 ),
        .I4(\ex0/data0 [20]),
        .I5(\mem_rd_data[31]_i_10_n_0 ),
        .O(\mem_rd_data[20]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \mem_rd_data[20]_i_6 
       (.I0(\mem_rd_data[16]_i_9_n_0 ),
        .I1(ex_reg1[15]),
        .I2(ex_reg1[7]),
        .I3(\mem_rd_data[16]_i_8_n_0 ),
        .I4(ex_reg1[13]),
        .I5(\mem_rd_data[18]_i_11_n_0 ),
        .O(\mem_rd_data[20]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0044555000440050)) 
    \mem_rd_data[20]_i_7 
       (.I0(\mem_rd_data[19]_i_18_n_0 ),
        .I1(ex_reg1[1]),
        .I2(ex_reg1[17]),
        .I3(ex_reg2[3]),
        .I4(ex_reg2[4]),
        .I5(ex_reg1[9]),
        .O(\mem_rd_data[20]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00A0003000300000)) 
    \mem_rd_data[20]_i_8 
       (.I0(ex_aluop[1]),
        .I1(ex_aluop[0]),
        .I2(ex_aluop[2]),
        .I3(ex_aluop[3]),
        .I4(ex_reg2[20]),
        .I5(ex_reg1[20]),
        .O(\mem_rd_data[20]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \mem_rd_data[21]_i_1 
       (.I0(\mem_rd_data[21]_i_2_n_0 ),
        .I1(\mem_rd_data[31]_i_4_n_0 ),
        .I2(ex_Imm[21]),
        .I3(\mem_rd_data[30]_i_4_n_0 ),
        .I4(ex_reg2[21]),
        .I5(\mem_rd_data[30]_i_3_n_0 ),
        .O(\ex_aluop_reg[3]_0 [21]));
  LUT6 #(
    .INIT(64'h000000000000D0DD)) 
    \mem_rd_data[21]_i_2 
       (.I0(\mem_rd_data[25]_i_2_n_0 ),
        .I1(\mem_rd_data[22]_i_3_n_0 ),
        .I2(\mem_rd_data[21]_i_3_n_0 ),
        .I3(\mem_rd_data[29]_i_2_n_0 ),
        .I4(\mem_rd_data[21]_i_4_n_0 ),
        .I5(\mem_rd_data[21]_i_5_n_0 ),
        .O(\mem_rd_data[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFCFAFC0A0CFA0C0A)) 
    \mem_rd_data[21]_i_3 
       (.I0(\mem_rd_data[27]_i_5_n_0 ),
        .I1(\mem_rd_data[19]_i_12_n_0 ),
        .I2(ex_reg2[2]),
        .I3(ex_reg2[1]),
        .I4(\mem_rd_data[23]_i_9_n_0 ),
        .I5(\mem_rd_data[21]_i_6_n_0 ),
        .O(\mem_rd_data[21]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000305070003F5F7)) 
    \mem_rd_data[21]_i_4 
       (.I0(\mem_rd_data[21]_i_7_n_0 ),
        .I1(\mem_rd_data[8]_i_3_n_0 ),
        .I2(ex_reg2[1]),
        .I3(\mem_rd_data[19]_i_9_n_0 ),
        .I4(\mem_rd_data[15]_i_3_n_0 ),
        .I5(\mem_rd_data[23]_i_6_n_0 ),
        .O(\mem_rd_data[21]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFF04FF04FFFFFF04)) 
    \mem_rd_data[21]_i_5 
       (.I0(\mem_rd_data[8]_i_3_n_0 ),
        .I1(ex_reg2[1]),
        .I2(\mem_rd_data[24]_i_9_n_0 ),
        .I3(\mem_rd_data[21]_i_8_n_0 ),
        .I4(\ex0/data0 [21]),
        .I5(\mem_rd_data[31]_i_10_n_0 ),
        .O(\mem_rd_data[21]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'hCDFD)) 
    \mem_rd_data[21]_i_6 
       (.I0(ex_reg1[14]),
        .I1(ex_reg2[4]),
        .I2(ex_reg2[3]),
        .I3(ex_reg1[6]),
        .O(\mem_rd_data[21]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFCFCF4F7FFFFF4F7)) 
    \mem_rd_data[21]_i_7 
       (.I0(ex_reg1[29]),
        .I1(ex_reg2[3]),
        .I2(ex_reg2[4]),
        .I3(ex_reg1[21]),
        .I4(ex_reg2[2]),
        .I5(ex_reg1[25]),
        .O(\mem_rd_data[21]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h000000008E060000)) 
    \mem_rd_data[21]_i_8 
       (.I0(ex_reg1[21]),
        .I1(ex_reg2[21]),
        .I2(ex_aluop[0]),
        .I3(ex_aluop[1]),
        .I4(ex_aluop[2]),
        .I5(ex_aluop[3]),
        .O(\mem_rd_data[21]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \mem_rd_data[22]_i_1 
       (.I0(\mem_rd_data[22]_i_2_n_0 ),
        .I1(\mem_rd_data[31]_i_4_n_0 ),
        .I2(ex_Imm[22]),
        .I3(\mem_rd_data[30]_i_4_n_0 ),
        .I4(ex_reg2[22]),
        .I5(\mem_rd_data[30]_i_3_n_0 ),
        .O(\ex_aluop_reg[3]_0 [22]));
  LUT6 #(
    .INIT(64'h000D000D0000000D)) 
    \mem_rd_data[22]_i_2 
       (.I0(\mem_rd_data[29]_i_2_n_0 ),
        .I1(\mem_rd_data[22]_i_3_n_0 ),
        .I2(\mem_rd_data[22]_i_4_n_0 ),
        .I3(\mem_rd_data[22]_i_5_n_0 ),
        .I4(\mem_rd_data[25]_i_2_n_0 ),
        .I5(\mem_rd_data[23]_i_5_n_0 ),
        .O(\mem_rd_data[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5455545054055400)) 
    \mem_rd_data[22]_i_3 
       (.I0(\mem_rd_data[22]_i_6_n_0 ),
        .I1(\mem_rd_data[25]_i_8_n_0 ),
        .I2(ex_reg2[2]),
        .I3(ex_reg2[1]),
        .I4(\mem_rd_data[25]_i_9_n_0 ),
        .I5(\mem_rd_data[24]_i_10_n_0 ),
        .O(\mem_rd_data[22]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h0011001F)) 
    \mem_rd_data[22]_i_4 
       (.I0(\mem_rd_data[19]_i_9_n_0 ),
        .I1(\mem_rd_data[15]_i_3_n_0 ),
        .I2(\mem_rd_data[23]_i_6_n_0 ),
        .I3(ex_reg2[1]),
        .I4(\mem_rd_data[8]_i_3_n_0 ),
        .O(\mem_rd_data[22]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFBAFFBAFFFFFFBA)) 
    \mem_rd_data[22]_i_5 
       (.I0(\mem_rd_data[22]_i_7_n_0 ),
        .I1(\mem_rd_data[31]_i_10_n_0 ),
        .I2(\ex0/data0 [22]),
        .I3(\mem_rd_data[22]_i_8_n_0 ),
        .I4(\mem_rd_data[24]_i_8_n_0 ),
        .I5(\mem_rd_data[22]_i_9_n_0 ),
        .O(\mem_rd_data[22]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0E00000002000000)) 
    \mem_rd_data[22]_i_6 
       (.I0(ex_reg1[15]),
        .I1(ex_reg2[3]),
        .I2(ex_reg2[4]),
        .I3(ex_reg2[2]),
        .I4(ex_reg2[1]),
        .I5(ex_reg1[7]),
        .O(\mem_rd_data[22]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0022002000000020)) 
    \mem_rd_data[22]_i_7 
       (.I0(ex_reg2[1]),
        .I1(\mem_rd_data[15]_i_3_n_0 ),
        .I2(ex_reg1[24]),
        .I3(\mem_rd_data[25]_i_14_n_0 ),
        .I4(ex_reg2[2]),
        .I5(ex_reg1[28]),
        .O(\mem_rd_data[22]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00A0003000300000)) 
    \mem_rd_data[22]_i_8 
       (.I0(ex_aluop[1]),
        .I1(ex_aluop[0]),
        .I2(ex_aluop[2]),
        .I3(ex_aluop[3]),
        .I4(ex_reg2[22]),
        .I5(ex_reg1[22]),
        .O(\mem_rd_data[22]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hF7FFFFFF)) 
    \mem_rd_data[22]_i_9 
       (.I0(ex_reg2[0]),
        .I1(ex_aluop[0]),
        .I2(ex_aluop[1]),
        .I3(ex_aluop[2]),
        .I4(ex_reg2[1]),
        .O(\mem_rd_data[22]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \mem_rd_data[23]_i_1 
       (.I0(\mem_rd_data[23]_i_2_n_0 ),
        .I1(\mem_rd_data[31]_i_4_n_0 ),
        .I2(ex_Imm[23]),
        .I3(\mem_rd_data[30]_i_4_n_0 ),
        .I4(ex_reg2[23]),
        .I5(\mem_rd_data[30]_i_3_n_0 ),
        .O(\ex_aluop_reg[3]_0 [23]));
  LUT6 #(
    .INIT(64'hAAA8AAABAAABAAA8)) 
    \mem_rd_data[23]_i_10 
       (.I0(ex_Imm[23]),
        .I1(ex_aluop[1]),
        .I2(ex_aluop[2]),
        .I3(ex_aluop[0]),
        .I4(ex_reg2[23]),
        .I5(ex_aluop[3]),
        .O(\ex0/p_0_out [23]));
  LUT6 #(
    .INIT(64'hAAA8AAABAAABAAA8)) 
    \mem_rd_data[23]_i_11 
       (.I0(ex_Imm[22]),
        .I1(ex_aluop[1]),
        .I2(ex_aluop[2]),
        .I3(ex_aluop[0]),
        .I4(ex_reg2[22]),
        .I5(ex_aluop[3]),
        .O(\ex0/p_0_out [22]));
  LUT6 #(
    .INIT(64'hAAA8AAABAAABAAA8)) 
    \mem_rd_data[23]_i_12 
       (.I0(ex_Imm[21]),
        .I1(ex_aluop[1]),
        .I2(ex_aluop[2]),
        .I3(ex_aluop[0]),
        .I4(ex_reg2[21]),
        .I5(ex_aluop[3]),
        .O(\ex0/p_0_out [21]));
  LUT6 #(
    .INIT(64'hAAA8AAABAAABAAA8)) 
    \mem_rd_data[23]_i_13 
       (.I0(ex_Imm[20]),
        .I1(ex_aluop[1]),
        .I2(ex_aluop[2]),
        .I3(ex_aluop[0]),
        .I4(ex_reg2[20]),
        .I5(ex_aluop[3]),
        .O(\ex0/p_0_out [20]));
  LUT4 #(
    .INIT(16'h56A6)) 
    \mem_rd_data[23]_i_14 
       (.I0(\ex0/p_0_out [23]),
        .I1(ex_reg1[23]),
        .I2(ex_aluop[1]),
        .I3(ex_pc[23]),
        .O(\mem_rd_data[23]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \mem_rd_data[23]_i_15 
       (.I0(\ex0/p_0_out [22]),
        .I1(ex_reg1[22]),
        .I2(ex_aluop[1]),
        .I3(ex_pc[22]),
        .O(\mem_rd_data[23]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \mem_rd_data[23]_i_16 
       (.I0(\ex0/p_0_out [21]),
        .I1(ex_reg1[21]),
        .I2(ex_aluop[1]),
        .I3(ex_pc[21]),
        .O(\mem_rd_data[23]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \mem_rd_data[23]_i_17 
       (.I0(\ex0/p_0_out [20]),
        .I1(ex_reg1[20]),
        .I2(ex_aluop[1]),
        .I3(ex_pc[20]),
        .O(\mem_rd_data[23]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h000D000D0000000D)) 
    \mem_rd_data[23]_i_2 
       (.I0(\mem_rd_data[25]_i_2_n_0 ),
        .I1(\mem_rd_data[24]_i_5_n_0 ),
        .I2(\mem_rd_data[23]_i_3_n_0 ),
        .I3(\mem_rd_data[23]_i_4_n_0 ),
        .I4(\mem_rd_data[29]_i_2_n_0 ),
        .I5(\mem_rd_data[23]_i_5_n_0 ),
        .O(\mem_rd_data[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h20232023F0F32023)) 
    \mem_rd_data[23]_i_3 
       (.I0(\mem_rd_data[24]_i_6_n_0 ),
        .I1(\mem_rd_data[8]_i_3_n_0 ),
        .I2(ex_reg2[1]),
        .I3(\mem_rd_data[24]_i_9_n_0 ),
        .I4(\mem_rd_data[24]_i_8_n_0 ),
        .I5(\mem_rd_data[15]_i_3_n_0 ),
        .O(\mem_rd_data[23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF01FF01FFFFFF01)) 
    \mem_rd_data[23]_i_4 
       (.I0(\mem_rd_data[23]_i_6_n_0 ),
        .I1(ex_reg2[1]),
        .I2(\mem_rd_data[15]_i_3_n_0 ),
        .I3(\mem_rd_data[23]_i_7_n_0 ),
        .I4(\ex0/data0 [23]),
        .I5(\mem_rd_data[31]_i_10_n_0 ),
        .O(\mem_rd_data[23]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFCFA0CFAFC0A0C0A)) 
    \mem_rd_data[23]_i_5 
       (.I0(\mem_rd_data[29]_i_7_n_0 ),
        .I1(\mem_rd_data[27]_i_5_n_0 ),
        .I2(ex_reg2[2]),
        .I3(ex_reg2[1]),
        .I4(\mem_rd_data[23]_i_9_n_0 ),
        .I5(\mem_rd_data[19]_i_12_n_0 ),
        .O(\mem_rd_data[23]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFCFCF4F7FFFFF4F7)) 
    \mem_rd_data[23]_i_6 
       (.I0(ex_reg1[31]),
        .I1(ex_reg2[3]),
        .I2(ex_reg2[4]),
        .I3(ex_reg1[23]),
        .I4(ex_reg2[2]),
        .I5(ex_reg1[27]),
        .O(\mem_rd_data[23]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0C00040404040000)) 
    \mem_rd_data[23]_i_7 
       (.I0(ex_aluop[0]),
        .I1(ex_aluop[2]),
        .I2(ex_aluop[3]),
        .I3(ex_aluop[1]),
        .I4(ex_reg2[23]),
        .I5(ex_reg1[23]),
        .O(\mem_rd_data[23]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'hD0D3DCDF)) 
    \mem_rd_data[23]_i_9 
       (.I0(ex_reg1[8]),
        .I1(ex_reg2[4]),
        .I2(ex_reg2[3]),
        .I3(ex_reg1[16]),
        .I4(ex_reg1[0]),
        .O(\mem_rd_data[23]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \mem_rd_data[24]_i_1 
       (.I0(\mem_rd_data[24]_i_2_n_0 ),
        .I1(\mem_rd_data[31]_i_4_n_0 ),
        .I2(ex_Imm[24]),
        .I3(\mem_rd_data[30]_i_4_n_0 ),
        .I4(ex_reg2[24]),
        .I5(\mem_rd_data[30]_i_3_n_0 ),
        .O(\ex_aluop_reg[3]_0 [24]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'hD0D3DCDF)) 
    \mem_rd_data[24]_i_10 
       (.I0(ex_reg1[9]),
        .I1(ex_reg2[4]),
        .I2(ex_reg2[3]),
        .I3(ex_reg1[17]),
        .I4(ex_reg1[1]),
        .O(\mem_rd_data[24]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h000D000D0000000D)) 
    \mem_rd_data[24]_i_2 
       (.I0(\mem_rd_data[25]_i_2_n_0 ),
        .I1(\mem_rd_data[25]_i_10_n_0 ),
        .I2(\mem_rd_data[24]_i_3_n_0 ),
        .I3(\mem_rd_data[24]_i_4_n_0 ),
        .I4(\mem_rd_data[29]_i_2_n_0 ),
        .I5(\mem_rd_data[24]_i_5_n_0 ),
        .O(\mem_rd_data[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF40FF40FFFFFF40)) 
    \mem_rd_data[24]_i_3 
       (.I0(\mem_rd_data[15]_i_3_n_0 ),
        .I1(ex_reg2[1]),
        .I2(\mem_rd_data[24]_i_6_n_0 ),
        .I3(\mem_rd_data[24]_i_7_n_0 ),
        .I4(\ex0/data0 [24]),
        .I5(\mem_rd_data[31]_i_10_n_0 ),
        .O(\mem_rd_data[24]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00CA00CA00CA0FCF)) 
    \mem_rd_data[24]_i_4 
       (.I0(\mem_rd_data[24]_i_8_n_0 ),
        .I1(\mem_rd_data[25]_i_15_n_0 ),
        .I2(ex_reg2[1]),
        .I3(\mem_rd_data[8]_i_3_n_0 ),
        .I4(\mem_rd_data[15]_i_3_n_0 ),
        .I5(\mem_rd_data[24]_i_9_n_0 ),
        .O(\mem_rd_data[24]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFCFA0CFAFC0A0C0A)) 
    \mem_rd_data[24]_i_5 
       (.I0(\mem_rd_data[25]_i_7_n_0 ),
        .I1(\mem_rd_data[25]_i_9_n_0 ),
        .I2(ex_reg2[2]),
        .I3(ex_reg2[1]),
        .I4(\mem_rd_data[24]_i_10_n_0 ),
        .I5(\mem_rd_data[25]_i_8_n_0 ),
        .O(\mem_rd_data[24]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h000C000A)) 
    \mem_rd_data[24]_i_6 
       (.I0(ex_reg1[26]),
        .I1(ex_reg1[30]),
        .I2(ex_reg2[4]),
        .I3(ex_reg2[3]),
        .I4(ex_reg2[2]),
        .O(\mem_rd_data[24]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00A0003000300000)) 
    \mem_rd_data[24]_i_7 
       (.I0(ex_aluop[1]),
        .I1(ex_aluop[0]),
        .I2(ex_aluop[2]),
        .I3(ex_aluop[3]),
        .I4(ex_reg2[24]),
        .I5(ex_reg1[24]),
        .O(\mem_rd_data[24]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h000C000A)) 
    \mem_rd_data[24]_i_8 
       (.I0(ex_reg1[25]),
        .I1(ex_reg1[29]),
        .I2(ex_reg2[4]),
        .I3(ex_reg2[3]),
        .I4(ex_reg2[2]),
        .O(\mem_rd_data[24]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'hFFF4FFF7)) 
    \mem_rd_data[24]_i_9 
       (.I0(ex_reg1[28]),
        .I1(ex_reg2[2]),
        .I2(ex_reg2[4]),
        .I3(ex_reg2[3]),
        .I4(ex_reg1[24]),
        .O(\mem_rd_data[24]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF200)) 
    \mem_rd_data[25]_i_1 
       (.I0(\mem_rd_data[25]_i_2_n_0 ),
        .I1(\mem_rd_data[25]_i_3_n_0 ),
        .I2(\mem_rd_data[25]_i_4_n_0 ),
        .I3(\mem_rd_data[31]_i_4_n_0 ),
        .I4(\mem_rd_data[25]_i_5_n_0 ),
        .O(\ex_aluop_reg[3]_0 [25]));
  LUT6 #(
    .INIT(64'hFCFA0CFAFC0A0C0A)) 
    \mem_rd_data[25]_i_10 
       (.I0(\mem_rd_data[29]_i_9_n_0 ),
        .I1(\mem_rd_data[29]_i_7_n_0 ),
        .I2(ex_reg2[2]),
        .I3(ex_reg2[1]),
        .I4(\mem_rd_data[19]_i_12_n_0 ),
        .I5(\mem_rd_data[27]_i_5_n_0 ),
        .O(\mem_rd_data[25]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0011000100100000)) 
    \mem_rd_data[25]_i_11 
       (.I0(\mem_rd_data[15]_i_3_n_0 ),
        .I1(ex_reg2[1]),
        .I2(ex_reg2[2]),
        .I3(\mem_rd_data[25]_i_14_n_0 ),
        .I4(ex_reg1[29]),
        .I5(ex_reg1[25]),
        .O(\mem_rd_data[25]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFF40FF40FFFFFF40)) 
    \mem_rd_data[25]_i_12 
       (.I0(\mem_rd_data[15]_i_3_n_0 ),
        .I1(ex_reg2[1]),
        .I2(\mem_rd_data[25]_i_15_n_0 ),
        .I3(\mem_rd_data[25]_i_16_n_0 ),
        .I4(\ex0/data0 [25]),
        .I5(\mem_rd_data[31]_i_10_n_0 ),
        .O(\mem_rd_data[25]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFF3F0F5FFF3FFF5)) 
    \mem_rd_data[25]_i_13 
       (.I0(ex_reg1[26]),
        .I1(ex_reg1[30]),
        .I2(\mem_rd_data[25]_i_14_n_0 ),
        .I3(ex_reg2[1]),
        .I4(ex_reg2[2]),
        .I5(ex_reg1[28]),
        .O(\mem_rd_data[25]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \mem_rd_data[25]_i_14 
       (.I0(ex_reg2[3]),
        .I1(ex_reg2[4]),
        .O(\mem_rd_data[25]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'h000C000A)) 
    \mem_rd_data[25]_i_15 
       (.I0(ex_reg1[27]),
        .I1(ex_reg1[31]),
        .I2(ex_reg2[4]),
        .I3(ex_reg2[3]),
        .I4(ex_reg2[2]),
        .O(\mem_rd_data[25]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h00A0003000300000)) 
    \mem_rd_data[25]_i_16 
       (.I0(ex_aluop[1]),
        .I1(ex_aluop[0]),
        .I2(ex_aluop[2]),
        .I3(ex_aluop[3]),
        .I4(ex_reg1[25]),
        .I5(ex_reg2[25]),
        .O(\mem_rd_data[25]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \mem_rd_data[25]_i_2 
       (.I0(ex_reg2[0]),
        .I1(ex_aluop[1]),
        .I2(ex_aluop[0]),
        .I3(ex_aluop[3]),
        .I4(ex_aluop[2]),
        .O(\mem_rd_data[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFCFA0CFAFC0A0C0A)) 
    \mem_rd_data[25]_i_3 
       (.I0(\mem_rd_data[25]_i_6_n_0 ),
        .I1(\mem_rd_data[25]_i_7_n_0 ),
        .I2(ex_reg2[2]),
        .I3(ex_reg2[1]),
        .I4(\mem_rd_data[25]_i_8_n_0 ),
        .I5(\mem_rd_data[25]_i_9_n_0 ),
        .O(\mem_rd_data[25]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFF4FFF4FFF4FFFF)) 
    \mem_rd_data[25]_i_4 
       (.I0(\mem_rd_data[25]_i_10_n_0 ),
        .I1(\mem_rd_data[29]_i_2_n_0 ),
        .I2(\mem_rd_data[25]_i_11_n_0 ),
        .I3(\mem_rd_data[25]_i_12_n_0 ),
        .I4(\mem_rd_data[8]_i_3_n_0 ),
        .I5(\mem_rd_data[25]_i_13_n_0 ),
        .O(\mem_rd_data[25]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0220003002200000)) 
    \mem_rd_data[25]_i_5 
       (.I0(ex_reg2[25]),
        .I1(rst),
        .I2(ex_alusel[1]),
        .I3(ex_alusel[0]),
        .I4(ex_alusel[2]),
        .I5(ex_Imm[25]),
        .O(\mem_rd_data[25]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0F0033550FFF3355)) 
    \mem_rd_data[25]_i_6 
       (.I0(ex_reg1[25]),
        .I1(ex_reg1[9]),
        .I2(ex_reg1[1]),
        .I3(ex_reg2[4]),
        .I4(ex_reg2[3]),
        .I5(ex_reg1[17]),
        .O(\mem_rd_data[25]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hF503F5F3)) 
    \mem_rd_data[25]_i_7 
       (.I0(ex_reg1[15]),
        .I1(ex_reg1[23]),
        .I2(ex_reg2[4]),
        .I3(ex_reg2[3]),
        .I4(ex_reg1[7]),
        .O(\mem_rd_data[25]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hF503F5F3)) 
    \mem_rd_data[25]_i_8 
       (.I0(ex_reg1[11]),
        .I1(ex_reg1[19]),
        .I2(ex_reg2[4]),
        .I3(ex_reg2[3]),
        .I4(ex_reg1[3]),
        .O(\mem_rd_data[25]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'hF503F5F3)) 
    \mem_rd_data[25]_i_9 
       (.I0(ex_reg1[13]),
        .I1(ex_reg1[21]),
        .I2(ex_reg2[4]),
        .I3(ex_reg2[3]),
        .I4(ex_reg1[5]),
        .O(\mem_rd_data[25]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hAEAEFFAE)) 
    \mem_rd_data[26]_i_1 
       (.I0(\mem_rd_data[26]_i_2_n_0 ),
        .I1(ex_Imm[26]),
        .I2(\mem_rd_data[30]_i_4_n_0 ),
        .I3(ex_reg2[26]),
        .I4(\mem_rd_data[30]_i_3_n_0 ),
        .O(\ex_aluop_reg[3]_0 [26]));
  LUT6 #(
    .INIT(64'h88A8AAAA88A888A8)) 
    \mem_rd_data[26]_i_2 
       (.I0(\mem_rd_data[31]_i_4_n_0 ),
        .I1(\mem_rd_data[26]_i_3_n_0 ),
        .I2(\mem_rd_data[25]_i_2_n_0 ),
        .I3(\mem_rd_data[27]_i_3_n_0 ),
        .I4(\mem_rd_data[25]_i_3_n_0 ),
        .I5(\mem_rd_data[29]_i_2_n_0 ),
        .O(\mem_rd_data[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF1F11)) 
    \mem_rd_data[26]_i_3 
       (.I0(\mem_rd_data[25]_i_13_n_0 ),
        .I1(\mem_rd_data[15]_i_3_n_0 ),
        .I2(\mem_rd_data[31]_i_10_n_0 ),
        .I3(\ex0/data0 [26]),
        .I4(\mem_rd_data[26]_i_4_n_0 ),
        .I5(\mem_rd_data[26]_i_5_n_0 ),
        .O(\mem_rd_data[26]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000B2120000)) 
    \mem_rd_data[26]_i_4 
       (.I0(ex_reg1[26]),
        .I1(ex_aluop[0]),
        .I2(ex_reg2[26]),
        .I3(ex_aluop[1]),
        .I4(ex_aluop[2]),
        .I5(ex_aluop[3]),
        .O(\mem_rd_data[26]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0404045404040404)) 
    \mem_rd_data[26]_i_5 
       (.I0(\mem_rd_data[8]_i_3_n_0 ),
        .I1(\mem_rd_data[25]_i_15_n_0 ),
        .I2(ex_reg2[1]),
        .I3(ex_reg2[2]),
        .I4(\mem_rd_data[25]_i_14_n_0 ),
        .I5(ex_reg1[29]),
        .O(\mem_rd_data[26]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hAEAEFFAE)) 
    \mem_rd_data[27]_i_1 
       (.I0(\mem_rd_data[27]_i_2_n_0 ),
        .I1(ex_Imm[27]),
        .I2(\mem_rd_data[30]_i_4_n_0 ),
        .I3(ex_reg2[27]),
        .I4(\mem_rd_data[30]_i_3_n_0 ),
        .O(\ex_aluop_reg[3]_0 [27]));
  LUT6 #(
    .INIT(64'hAA20AAAAAA20AA20)) 
    \mem_rd_data[27]_i_2 
       (.I0(\mem_rd_data[31]_i_4_n_0 ),
        .I1(\mem_rd_data[27]_i_3_n_0 ),
        .I2(\mem_rd_data[29]_i_2_n_0 ),
        .I3(\mem_rd_data[27]_i_4_n_0 ),
        .I4(\mem_rd_data[28]_i_3_n_0 ),
        .I5(\mem_rd_data[25]_i_2_n_0 ),
        .O(\mem_rd_data[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFCFA0CFAFC0A0C0A)) 
    \mem_rd_data[27]_i_3 
       (.I0(\mem_rd_data[29]_i_8_n_0 ),
        .I1(\mem_rd_data[29]_i_9_n_0 ),
        .I2(ex_reg2[2]),
        .I3(ex_reg2[1]),
        .I4(\mem_rd_data[27]_i_5_n_0 ),
        .I5(\mem_rd_data[29]_i_7_n_0 ),
        .O(\mem_rd_data[27]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF1F11)) 
    \mem_rd_data[27]_i_4 
       (.I0(\mem_rd_data[27]_i_6_n_0 ),
        .I1(\mem_rd_data[15]_i_3_n_0 ),
        .I2(\mem_rd_data[31]_i_10_n_0 ),
        .I3(\ex0/data0 [27]),
        .I4(\mem_rd_data[27]_i_7_n_0 ),
        .I5(\mem_rd_data[27]_i_8_n_0 ),
        .O(\mem_rd_data[27]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'hF503F5F3)) 
    \mem_rd_data[27]_i_5 
       (.I0(ex_reg1[12]),
        .I1(ex_reg1[20]),
        .I2(ex_reg2[4]),
        .I3(ex_reg2[3]),
        .I4(ex_reg1[4]),
        .O(\mem_rd_data[27]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFCCFFFFFF4747)) 
    \mem_rd_data[27]_i_6 
       (.I0(ex_reg1[29]),
        .I1(ex_reg2[1]),
        .I2(ex_reg1[27]),
        .I3(ex_reg1[31]),
        .I4(\mem_rd_data[25]_i_14_n_0 ),
        .I5(ex_reg2[2]),
        .O(\mem_rd_data[27]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0C04000404000400)) 
    \mem_rd_data[27]_i_7 
       (.I0(ex_aluop[0]),
        .I1(ex_aluop[2]),
        .I2(ex_aluop[3]),
        .I3(ex_reg1[27]),
        .I4(ex_aluop[1]),
        .I5(ex_reg2[27]),
        .O(\mem_rd_data[27]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000040500000400)) 
    \mem_rd_data[27]_i_8 
       (.I0(\mem_rd_data[8]_i_3_n_0 ),
        .I1(ex_reg1[30]),
        .I2(ex_reg2[2]),
        .I3(ex_reg2[1]),
        .I4(\mem_rd_data[25]_i_14_n_0 ),
        .I5(ex_reg1[28]),
        .O(\mem_rd_data[27]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hAEAEFFAE)) 
    \mem_rd_data[28]_i_1 
       (.I0(\mem_rd_data[28]_i_2_n_0 ),
        .I1(ex_Imm[28]),
        .I2(\mem_rd_data[30]_i_4_n_0 ),
        .I3(ex_reg2[28]),
        .I4(\mem_rd_data[30]_i_3_n_0 ),
        .O(\ex_aluop_reg[3]_0 [28]));
  LUT6 #(
    .INIT(64'hAA20AAAAAA20AA20)) 
    \mem_rd_data[28]_i_2 
       (.I0(\mem_rd_data[31]_i_4_n_0 ),
        .I1(\mem_rd_data[28]_i_3_n_0 ),
        .I2(\mem_rd_data[29]_i_2_n_0 ),
        .I3(\mem_rd_data[28]_i_4_n_0 ),
        .I4(\mem_rd_data[29]_i_3_n_0 ),
        .I5(\mem_rd_data[25]_i_2_n_0 ),
        .O(\mem_rd_data[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hACFFAC0FACF0AC00)) 
    \mem_rd_data[28]_i_3 
       (.I0(\mem_rd_data[25]_i_9_n_0 ),
        .I1(\mem_rd_data[25]_i_7_n_0 ),
        .I2(ex_reg2[1]),
        .I3(ex_reg2[2]),
        .I4(\mem_rd_data[25]_i_6_n_0 ),
        .I5(\mem_rd_data[31]_i_25_n_0 ),
        .O(\mem_rd_data[28]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF1F11)) 
    \mem_rd_data[28]_i_4 
       (.I0(\mem_rd_data[28]_i_5_n_0 ),
        .I1(\mem_rd_data[15]_i_3_n_0 ),
        .I2(\mem_rd_data[31]_i_10_n_0 ),
        .I3(\ex0/data0 [28]),
        .I4(\mem_rd_data[28]_i_6_n_0 ),
        .I5(\mem_rd_data[28]_i_7_n_0 ),
        .O(\mem_rd_data[28]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFCFDFFFFFFFD)) 
    \mem_rd_data[28]_i_5 
       (.I0(ex_reg1[28]),
        .I1(ex_reg2[4]),
        .I2(ex_reg2[3]),
        .I3(ex_reg2[1]),
        .I4(ex_reg2[2]),
        .I5(ex_reg1[30]),
        .O(\mem_rd_data[28]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00000000B2120000)) 
    \mem_rd_data[28]_i_6 
       (.I0(ex_reg1[28]),
        .I1(ex_aluop[0]),
        .I2(ex_reg2[28]),
        .I3(ex_aluop[1]),
        .I4(ex_aluop[2]),
        .I5(ex_aluop[3]),
        .O(\mem_rd_data[28]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000040500000400)) 
    \mem_rd_data[28]_i_7 
       (.I0(\mem_rd_data[8]_i_3_n_0 ),
        .I1(ex_reg1[31]),
        .I2(ex_reg2[2]),
        .I3(ex_reg2[1]),
        .I4(\mem_rd_data[25]_i_14_n_0 ),
        .I5(ex_reg1[29]),
        .O(\mem_rd_data[28]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF200)) 
    \mem_rd_data[29]_i_1 
       (.I0(\mem_rd_data[29]_i_2_n_0 ),
        .I1(\mem_rd_data[29]_i_3_n_0 ),
        .I2(\mem_rd_data[29]_i_4_n_0 ),
        .I3(\mem_rd_data[31]_i_4_n_0 ),
        .I4(\mem_rd_data[29]_i_5_n_0 ),
        .O(\ex_aluop_reg[3]_0 [29]));
  LUT6 #(
    .INIT(64'h040404FF04FF0404)) 
    \mem_rd_data[29]_i_10 
       (.I0(\mem_rd_data[8]_i_3_n_0 ),
        .I1(ex_reg1[30]),
        .I2(\mem_rd_data[31]_i_14_n_0 ),
        .I3(\mem_rd_data[29]_i_14_n_0 ),
        .I4(ex_reg1[29]),
        .I5(ex_reg2[29]),
        .O(\mem_rd_data[29]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h80E0FFFF80E080E0)) 
    \mem_rd_data[29]_i_11 
       (.I0(ex_reg2[29]),
        .I1(ex_reg1[29]),
        .I2(\mem_rd_data[29]_i_15_n_0 ),
        .I3(ex_aluop[0]),
        .I4(\mem_rd_data[31]_i_10_n_0 ),
        .I5(\ex0/data0 [29]),
        .O(\mem_rd_data[29]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFCFDFFFFFFFD)) 
    \mem_rd_data[29]_i_12 
       (.I0(ex_reg1[29]),
        .I1(ex_reg2[4]),
        .I2(ex_reg2[3]),
        .I3(ex_reg2[1]),
        .I4(ex_reg2[2]),
        .I5(ex_reg1[31]),
        .O(\mem_rd_data[29]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'hC0A0)) 
    \mem_rd_data[29]_i_13 
       (.I0(ex_reg1[20]),
        .I1(ex_reg1[4]),
        .I2(ex_reg2[3]),
        .I3(ex_reg2[4]),
        .O(\mem_rd_data[29]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \mem_rd_data[29]_i_14 
       (.I0(ex_aluop[0]),
        .I1(ex_aluop[2]),
        .I2(ex_aluop[3]),
        .O(\mem_rd_data[29]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \mem_rd_data[29]_i_15 
       (.I0(ex_aluop[1]),
        .I1(ex_aluop[2]),
        .I2(ex_aluop[3]),
        .O(\mem_rd_data[29]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'h00000020)) 
    \mem_rd_data[29]_i_2 
       (.I0(ex_reg2[0]),
        .I1(ex_aluop[1]),
        .I2(ex_aluop[0]),
        .I3(ex_aluop[3]),
        .I4(ex_aluop[2]),
        .O(\mem_rd_data[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h88A0AAAA88A000AA)) 
    \mem_rd_data[29]_i_3 
       (.I0(\mem_rd_data[29]_i_6_n_0 ),
        .I1(\mem_rd_data[29]_i_7_n_0 ),
        .I2(\mem_rd_data[29]_i_8_n_0 ),
        .I3(ex_reg2[2]),
        .I4(ex_reg2[1]),
        .I5(\mem_rd_data[29]_i_9_n_0 ),
        .O(\mem_rd_data[29]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFF4FFF4FFF4FFFF)) 
    \mem_rd_data[29]_i_4 
       (.I0(\mem_rd_data[30]_i_5_n_0 ),
        .I1(\mem_rd_data[25]_i_2_n_0 ),
        .I2(\mem_rd_data[29]_i_10_n_0 ),
        .I3(\mem_rd_data[29]_i_11_n_0 ),
        .I4(\mem_rd_data[15]_i_3_n_0 ),
        .I5(\mem_rd_data[29]_i_12_n_0 ),
        .O(\mem_rd_data[29]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0220003002200000)) 
    \mem_rd_data[29]_i_5 
       (.I0(ex_reg2[29]),
        .I1(rst),
        .I2(ex_alusel[1]),
        .I3(ex_alusel[0]),
        .I4(ex_alusel[2]),
        .I5(ex_Imm[29]),
        .O(\mem_rd_data[29]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000F3F5)) 
    \mem_rd_data[29]_i_6 
       (.I0(ex_reg1[28]),
        .I1(ex_reg1[12]),
        .I2(ex_reg2[3]),
        .I3(ex_reg2[4]),
        .I4(\mem_rd_data[29]_i_13_n_0 ),
        .I5(\mem_rd_data[19]_i_11_n_0 ),
        .O(\mem_rd_data[29]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'hF503F5F3)) 
    \mem_rd_data[29]_i_7 
       (.I0(ex_reg1[14]),
        .I1(ex_reg1[22]),
        .I2(ex_reg2[4]),
        .I3(ex_reg2[3]),
        .I4(ex_reg1[6]),
        .O(\mem_rd_data[29]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0F0033550FFF3355)) 
    \mem_rd_data[29]_i_8 
       (.I0(ex_reg1[26]),
        .I1(ex_reg1[10]),
        .I2(ex_reg1[2]),
        .I3(ex_reg2[4]),
        .I4(ex_reg2[3]),
        .I5(ex_reg1[18]),
        .O(\mem_rd_data[29]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0F5533000F5533FF)) 
    \mem_rd_data[29]_i_9 
       (.I0(ex_reg1[16]),
        .I1(ex_reg1[8]),
        .I2(ex_reg1[0]),
        .I3(ex_reg2[4]),
        .I4(ex_reg2[3]),
        .I5(ex_reg1[24]),
        .O(\mem_rd_data[29]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \mem_rd_data[2]_i_1 
       (.I0(\mem_rd_data[2]_i_2_n_0 ),
        .I1(\mem_rd_data[31]_i_4_n_0 ),
        .I2(ex_Imm[2]),
        .I3(\mem_rd_data[30]_i_4_n_0 ),
        .I4(ex_reg2[2]),
        .I5(\mem_rd_data[30]_i_3_n_0 ),
        .O(\ex_aluop_reg[3]_0 [2]));
  LUT5 #(
    .INIT(32'h0E0E0E00)) 
    \mem_rd_data[2]_i_2 
       (.I0(\mem_rd_data[2]_i_3_n_0 ),
        .I1(\mem_rd_data[15]_i_3_n_0 ),
        .I2(\mem_rd_data[2]_i_4_n_0 ),
        .I3(\mem_rd_data[8]_i_3_n_0 ),
        .I4(\mem_rd_data[3]_i_4_n_0 ),
        .O(\mem_rd_data[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'hEEE22E22)) 
    \mem_rd_data[2]_i_3 
       (.I0(\mem_rd_data[2]_i_5_n_0 ),
        .I1(ex_reg2[1]),
        .I2(ex_reg2[2]),
        .I3(\mem_rd_data[4]_i_7_n_0 ),
        .I4(\mem_rd_data[8]_i_11_n_0 ),
        .O(\mem_rd_data[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF4F4F4F4FFF4F4F4)) 
    \mem_rd_data[2]_i_4 
       (.I0(\mem_rd_data[2]_i_6_n_0 ),
        .I1(\mem_rd_data[25]_i_2_n_0 ),
        .I2(\mem_rd_data[2]_i_7_n_0 ),
        .I3(\mem_rd_data[29]_i_2_n_0 ),
        .I4(ex_reg1[1]),
        .I5(\mem_rd_data[31]_i_14_n_0 ),
        .O(\mem_rd_data[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hA3A3A3A0A3A3A3A3)) 
    \mem_rd_data[2]_i_5 
       (.I0(\mem_rd_data[6]_i_8_n_0 ),
        .I1(\mem_rd_data[2]_i_8_n_0 ),
        .I2(ex_reg2[2]),
        .I3(ex_reg2[3]),
        .I4(ex_reg2[4]),
        .I5(ex_reg1[2]),
        .O(\mem_rd_data[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFDFFFCFFFDFFFF)) 
    \mem_rd_data[2]_i_6 
       (.I0(ex_reg1[0]),
        .I1(ex_reg2[4]),
        .I2(ex_reg2[3]),
        .I3(ex_reg2[2]),
        .I4(ex_reg2[1]),
        .I5(ex_reg1[2]),
        .O(\mem_rd_data[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hF4444444FFF44FF4)) 
    \mem_rd_data[2]_i_7 
       (.I0(\mem_rd_data[31]_i_10_n_0 ),
        .I1(\ex0/data0 [2]),
        .I2(ex_reg1[2]),
        .I3(ex_reg2[2]),
        .I4(\mem_rd_data[29]_i_15_n_0 ),
        .I5(\mem_rd_data[29]_i_14_n_0 ),
        .O(\mem_rd_data[2]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'hCFA0C0A0)) 
    \mem_rd_data[2]_i_8 
       (.I0(ex_reg1[18]),
        .I1(ex_reg1[26]),
        .I2(ex_reg2[4]),
        .I3(ex_reg2[3]),
        .I4(ex_reg1[10]),
        .O(\mem_rd_data[2]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hAEAEFFAE)) 
    \mem_rd_data[30]_i_1 
       (.I0(\mem_rd_data[30]_i_2_n_0 ),
        .I1(ex_reg2[30]),
        .I2(\mem_rd_data[30]_i_3_n_0 ),
        .I3(ex_Imm[30]),
        .I4(\mem_rd_data[30]_i_4_n_0 ),
        .O(\ex_aluop_reg[3]_0 [30]));
  LUT6 #(
    .INIT(64'hAA20AAAAAA20AA20)) 
    \mem_rd_data[30]_i_2 
       (.I0(\mem_rd_data[31]_i_4_n_0 ),
        .I1(\mem_rd_data[30]_i_5_n_0 ),
        .I2(\mem_rd_data[29]_i_2_n_0 ),
        .I3(\mem_rd_data[30]_i_6_n_0 ),
        .I4(\mem_rd_data[31]_i_6_n_0 ),
        .I5(\mem_rd_data[25]_i_2_n_0 ),
        .O(\mem_rd_data[30]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'hFBBF)) 
    \mem_rd_data[30]_i_3 
       (.I0(rst),
        .I1(ex_alusel[2]),
        .I2(ex_alusel[1]),
        .I3(ex_alusel[0]),
        .O(\mem_rd_data[30]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'hFFFB)) 
    \mem_rd_data[30]_i_4 
       (.I0(rst),
        .I1(ex_alusel[1]),
        .I2(ex_alusel[0]),
        .I3(ex_alusel[2]),
        .O(\mem_rd_data[30]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h5455540504550405)) 
    \mem_rd_data[30]_i_5 
       (.I0(\mem_rd_data[30]_i_7_n_0 ),
        .I1(\mem_rd_data[25]_i_6_n_0 ),
        .I2(ex_reg2[1]),
        .I3(ex_reg2[2]),
        .I4(\mem_rd_data[31]_i_25_n_0 ),
        .I5(\mem_rd_data[25]_i_7_n_0 ),
        .O(\mem_rd_data[30]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAABAAABAFFFFAABA)) 
    \mem_rd_data[30]_i_6 
       (.I0(\mem_rd_data[30]_i_8_n_0 ),
        .I1(\mem_rd_data[31]_i_14_n_0 ),
        .I2(ex_reg1[31]),
        .I3(\mem_rd_data[8]_i_3_n_0 ),
        .I4(\ex0/data0 [30]),
        .I5(\mem_rd_data[31]_i_10_n_0 ),
        .O(\mem_rd_data[30]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h1313131111131111)) 
    \mem_rd_data[30]_i_7 
       (.I0(\mem_rd_data[31]_i_36_n_0 ),
        .I1(\mem_rd_data[19]_i_11_n_0 ),
        .I2(ex_reg2[3]),
        .I3(ex_reg2[4]),
        .I4(ex_reg1[29]),
        .I5(ex_reg1[13]),
        .O(\mem_rd_data[30]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000004)) 
    \mem_rd_data[30]_i_8 
       (.I0(\mem_rd_data[15]_i_3_n_0 ),
        .I1(ex_reg1[30]),
        .I2(\mem_rd_data[19]_i_11_n_0 ),
        .I3(ex_reg2[3]),
        .I4(ex_reg2[4]),
        .I5(\mem_rd_data[30]_i_9_n_0 ),
        .O(\mem_rd_data[30]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000D40000001400)) 
    \mem_rd_data[30]_i_9 
       (.I0(ex_aluop[0]),
        .I1(ex_reg2[30]),
        .I2(ex_reg1[30]),
        .I3(ex_aluop[2]),
        .I4(ex_aluop[3]),
        .I5(ex_aluop[1]),
        .O(\mem_rd_data[30]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hFFD0)) 
    \mem_rd_data[31]_i_1 
       (.I0(\mem_rd_data[31]_i_2_n_0 ),
        .I1(\mem_rd_data[31]_i_3_n_0 ),
        .I2(\mem_rd_data[31]_i_4_n_0 ),
        .I3(\mem_rd_data[31]_i_5_n_0 ),
        .O(\ex_aluop_reg[3]_0 [31]));
  LUT4 #(
    .INIT(16'hFDF4)) 
    \mem_rd_data[31]_i_10 
       (.I0(ex_aluop[3]),
        .I1(ex_aluop[1]),
        .I2(ex_aluop[2]),
        .I3(ex_aluop[0]),
        .O(\mem_rd_data[31]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h4444044444040404)) 
    \mem_rd_data[31]_i_11 
       (.I0(\mem_rd_data[31]_i_23_n_0 ),
        .I1(\mem_rd_data[31]_i_24_n_0 ),
        .I2(ex_reg2[2]),
        .I3(ex_reg2[1]),
        .I4(\mem_rd_data[25]_i_6_n_0 ),
        .I5(\mem_rd_data[31]_i_25_n_0 ),
        .O(\mem_rd_data[31]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h00A000FC00A000AC)) 
    \mem_rd_data[31]_i_12 
       (.I0(\mem_rd_data[29]_i_13_n_0 ),
        .I1(ex_reg1[30]),
        .I2(ex_reg2[1]),
        .I3(ex_reg2[2]),
        .I4(\mem_rd_data[25]_i_14_n_0 ),
        .I5(ex_reg1[28]),
        .O(\mem_rd_data[31]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hA2AAA0AAA2AAAAAA)) 
    \mem_rd_data[31]_i_13 
       (.I0(\mem_rd_data[31]_i_26_n_0 ),
        .I1(ex_reg1[6]),
        .I2(\mem_rd_data[19]_i_11_n_0 ),
        .I3(ex_reg2[3]),
        .I4(ex_reg2[4]),
        .I5(ex_reg1[22]),
        .O(\mem_rd_data[31]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \mem_rd_data[31]_i_14 
       (.I0(ex_reg2[4]),
        .I1(ex_reg2[3]),
        .I2(ex_reg2[2]),
        .I3(ex_reg2[1]),
        .O(\mem_rd_data[31]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAAA8AAABAAABAAA8)) 
    \mem_rd_data[31]_i_16 
       (.I0(ex_Imm[30]),
        .I1(ex_aluop[1]),
        .I2(ex_aluop[2]),
        .I3(ex_aluop[0]),
        .I4(ex_reg2[30]),
        .I5(ex_aluop[3]),
        .O(\ex0/p_0_out [30]));
  LUT6 #(
    .INIT(64'hAAA8AAABAAABAAA8)) 
    \mem_rd_data[31]_i_17 
       (.I0(ex_Imm[29]),
        .I1(ex_aluop[1]),
        .I2(ex_aluop[2]),
        .I3(ex_aluop[0]),
        .I4(ex_reg2[29]),
        .I5(ex_aluop[3]),
        .O(\ex0/p_0_out [29]));
  LUT6 #(
    .INIT(64'hAAA8AAABAAABAAA8)) 
    \mem_rd_data[31]_i_18 
       (.I0(ex_Imm[28]),
        .I1(ex_aluop[1]),
        .I2(ex_aluop[2]),
        .I3(ex_aluop[0]),
        .I4(ex_reg2[28]),
        .I5(ex_aluop[3]),
        .O(\ex0/p_0_out [28]));
  LUT4 #(
    .INIT(16'h27D8)) 
    \mem_rd_data[31]_i_19 
       (.I0(ex_aluop[1]),
        .I1(ex_pc[31]),
        .I2(ex_reg1[31]),
        .I3(\ex0/p_0_out__0 ),
        .O(\mem_rd_data[31]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hD0DDDDDD)) 
    \mem_rd_data[31]_i_2 
       (.I0(\mem_rd_data[29]_i_2_n_0 ),
        .I1(\mem_rd_data[31]_i_6_n_0 ),
        .I2(ex_aluop[3]),
        .I3(ex_aluop[2]),
        .I4(\mem_rd_data[31]_i_7_n_0 ),
        .O(\mem_rd_data[31]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \mem_rd_data[31]_i_20 
       (.I0(\ex0/p_0_out [30]),
        .I1(ex_reg1[30]),
        .I2(ex_aluop[1]),
        .I3(ex_pc[30]),
        .O(\mem_rd_data[31]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \mem_rd_data[31]_i_21 
       (.I0(\ex0/p_0_out [29]),
        .I1(ex_reg1[29]),
        .I2(ex_aluop[1]),
        .I3(ex_pc[29]),
        .O(\mem_rd_data[31]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \mem_rd_data[31]_i_22 
       (.I0(\ex0/p_0_out [28]),
        .I1(ex_reg1[28]),
        .I2(ex_aluop[1]),
        .I3(ex_pc[28]),
        .O(\mem_rd_data[31]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h050D050DFFFF050D)) 
    \mem_rd_data[31]_i_23 
       (.I0(\mem_rd_data[31]_i_36_n_0 ),
        .I1(ex_reg1[13]),
        .I2(\mem_rd_data[19]_i_18_n_0 ),
        .I3(\mem_rd_data[31]_i_37_n_0 ),
        .I4(ex_reg1[31]),
        .I5(\mem_rd_data[31]_i_14_n_0 ),
        .O(\mem_rd_data[31]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h00000000DCFFDFFF)) 
    \mem_rd_data[31]_i_24 
       (.I0(ex_reg1[7]),
        .I1(\mem_rd_data[19]_i_11_n_0 ),
        .I2(ex_reg2[3]),
        .I3(ex_reg2[4]),
        .I4(ex_reg1[15]),
        .I5(\mem_rd_data[31]_i_38_n_0 ),
        .O(\mem_rd_data[31]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h3300550F33FF550F)) 
    \mem_rd_data[31]_i_25 
       (.I0(ex_reg1[11]),
        .I1(ex_reg1[3]),
        .I2(ex_reg1[27]),
        .I3(ex_reg2[4]),
        .I4(ex_reg2[3]),
        .I5(ex_reg1[19]),
        .O(\mem_rd_data[31]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hFFF7FFF3FFF7FFFF)) 
    \mem_rd_data[31]_i_26 
       (.I0(ex_reg1[12]),
        .I1(ex_reg2[4]),
        .I2(ex_reg2[3]),
        .I3(ex_reg2[2]),
        .I4(ex_reg2[1]),
        .I5(ex_reg1[14]),
        .O(\mem_rd_data[31]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAAA8AAABAAABAAA8)) 
    \mem_rd_data[31]_i_27 
       (.I0(ex_Imm[27]),
        .I1(ex_aluop[1]),
        .I2(ex_aluop[2]),
        .I3(ex_aluop[0]),
        .I4(ex_reg2[27]),
        .I5(ex_aluop[3]),
        .O(\ex0/p_0_out [27]));
  LUT6 #(
    .INIT(64'hAAA8AAABAAABAAA8)) 
    \mem_rd_data[31]_i_28 
       (.I0(ex_Imm[26]),
        .I1(ex_aluop[1]),
        .I2(ex_aluop[2]),
        .I3(ex_aluop[0]),
        .I4(ex_reg2[26]),
        .I5(ex_aluop[3]),
        .O(\ex0/p_0_out [26]));
  LUT6 #(
    .INIT(64'hAAA8AAABAAABAAA8)) 
    \mem_rd_data[31]_i_29 
       (.I0(ex_Imm[25]),
        .I1(ex_aluop[1]),
        .I2(ex_aluop[2]),
        .I3(ex_aluop[0]),
        .I4(ex_reg2[25]),
        .I5(ex_aluop[3]),
        .O(\ex0/p_0_out [25]));
  LUT6 #(
    .INIT(64'h11F111F1FFFF11F1)) 
    \mem_rd_data[31]_i_3 
       (.I0(\mem_rd_data[31]_i_8_n_0 ),
        .I1(\mem_rd_data[15]_i_3_n_0 ),
        .I2(\ex0/data0 [31]),
        .I3(\mem_rd_data[31]_i_10_n_0 ),
        .I4(\mem_rd_data[25]_i_2_n_0 ),
        .I5(\mem_rd_data[31]_i_11_n_0 ),
        .O(\mem_rd_data[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAA8AAABAAABAAA8)) 
    \mem_rd_data[31]_i_30 
       (.I0(ex_Imm[24]),
        .I1(ex_aluop[1]),
        .I2(ex_aluop[2]),
        .I3(ex_aluop[0]),
        .I4(ex_reg2[24]),
        .I5(ex_aluop[3]),
        .O(\ex0/p_0_out [24]));
  LUT4 #(
    .INIT(16'h56A6)) 
    \mem_rd_data[31]_i_31 
       (.I0(\ex0/p_0_out [27]),
        .I1(ex_reg1[27]),
        .I2(ex_aluop[1]),
        .I3(ex_pc[27]),
        .O(\mem_rd_data[31]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \mem_rd_data[31]_i_32 
       (.I0(\ex0/p_0_out [26]),
        .I1(ex_reg1[26]),
        .I2(ex_aluop[1]),
        .I3(ex_pc[26]),
        .O(\mem_rd_data[31]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \mem_rd_data[31]_i_33 
       (.I0(\ex0/p_0_out [25]),
        .I1(ex_reg1[25]),
        .I2(ex_aluop[1]),
        .I3(ex_pc[25]),
        .O(\mem_rd_data[31]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \mem_rd_data[31]_i_34 
       (.I0(\ex0/p_0_out [24]),
        .I1(ex_reg1[24]),
        .I2(ex_aluop[1]),
        .I3(ex_pc[24]),
        .O(\mem_rd_data[31]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAAA8AAABAAABAAA8)) 
    \mem_rd_data[31]_i_35 
       (.I0(ex_Imm[31]),
        .I1(ex_aluop[1]),
        .I2(ex_aluop[2]),
        .I3(ex_aluop[0]),
        .I4(ex_reg2[31]),
        .I5(ex_aluop[3]),
        .O(\ex0/p_0_out__0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'h4F7F)) 
    \mem_rd_data[31]_i_36 
       (.I0(ex_reg1[5]),
        .I1(ex_reg2[4]),
        .I2(ex_reg2[3]),
        .I3(ex_reg1[21]),
        .O(\mem_rd_data[31]_i_36_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mem_rd_data[31]_i_37 
       (.I0(ex_reg2[3]),
        .I1(ex_reg2[4]),
        .O(\mem_rd_data[31]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'h0000000A000000C0)) 
    \mem_rd_data[31]_i_38 
       (.I0(ex_reg1[29]),
        .I1(ex_reg1[23]),
        .I2(ex_reg2[3]),
        .I3(ex_reg2[4]),
        .I4(ex_reg2[2]),
        .I5(ex_reg2[1]),
        .O(\mem_rd_data[31]_i_38_n_0 ));
  LUT4 #(
    .INIT(16'h0034)) 
    \mem_rd_data[31]_i_4 
       (.I0(ex_alusel[1]),
        .I1(ex_alusel[2]),
        .I2(ex_alusel[0]),
        .I3(rst),
        .O(\mem_rd_data[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0030320000000200)) 
    \mem_rd_data[31]_i_5 
       (.I0(ex_Imm[31]),
        .I1(rst),
        .I2(ex_alusel[2]),
        .I3(ex_alusel[1]),
        .I4(ex_alusel[0]),
        .I5(ex_reg2[31]),
        .O(\mem_rd_data[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h4444044444040404)) 
    \mem_rd_data[31]_i_6 
       (.I0(\mem_rd_data[31]_i_12_n_0 ),
        .I1(\mem_rd_data[31]_i_13_n_0 ),
        .I2(ex_reg2[2]),
        .I3(ex_reg2[1]),
        .I4(\mem_rd_data[29]_i_9_n_0 ),
        .I5(\mem_rd_data[29]_i_8_n_0 ),
        .O(\mem_rd_data[31]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hF000FFF010100FF0)) 
    \mem_rd_data[31]_i_7 
       (.I0(ex_reg2[0]),
        .I1(\mem_rd_data[31]_i_14_n_0 ),
        .I2(ex_reg1[31]),
        .I3(ex_reg2[31]),
        .I4(ex_aluop[0]),
        .I5(ex_aluop[1]),
        .O(\mem_rd_data[31]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFDFFFFFFFF)) 
    \mem_rd_data[31]_i_8 
       (.I0(ex_aluop[3]),
        .I1(ex_reg2[4]),
        .I2(ex_reg2[3]),
        .I3(ex_reg2[2]),
        .I4(ex_reg2[1]),
        .I5(ex_reg1[31]),
        .O(\mem_rd_data[31]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \mem_rd_data[3]_i_1 
       (.I0(\mem_rd_data[3]_i_2_n_0 ),
        .I1(\mem_rd_data[31]_i_4_n_0 ),
        .I2(ex_Imm[3]),
        .I3(\mem_rd_data[30]_i_4_n_0 ),
        .I4(ex_reg2[3]),
        .I5(\mem_rd_data[30]_i_3_n_0 ),
        .O(\ex_aluop_reg[3]_0 [3]));
  LUT5 #(
    .INIT(32'h0E0E0E00)) 
    \mem_rd_data[3]_i_2 
       (.I0(\mem_rd_data[4]_i_4_n_0 ),
        .I1(\mem_rd_data[8]_i_3_n_0 ),
        .I2(\mem_rd_data[3]_i_3_n_0 ),
        .I3(\mem_rd_data[15]_i_3_n_0 ),
        .I4(\mem_rd_data[3]_i_4_n_0 ),
        .O(\mem_rd_data[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEAFAFAA)) 
    \mem_rd_data[3]_i_3 
       (.I0(\mem_rd_data[3]_i_5_n_0 ),
        .I1(\mem_rd_data[29]_i_15_n_0 ),
        .I2(\mem_rd_data[29]_i_14_n_0 ),
        .I3(ex_reg1[3]),
        .I4(ex_reg2[3]),
        .I5(\mem_rd_data[3]_i_6_n_0 ),
        .O(\mem_rd_data[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0F0A0C0F000A0C0F)) 
    \mem_rd_data[3]_i_4 
       (.I0(\mem_rd_data[5]_i_7_n_0 ),
        .I1(\mem_rd_data[7]_i_7_n_0 ),
        .I2(\mem_rd_data[3]_i_7_n_0 ),
        .I3(ex_reg2[2]),
        .I4(ex_reg2[1]),
        .I5(\mem_rd_data[8]_i_6_n_0 ),
        .O(\mem_rd_data[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h4444444F44444444)) 
    \mem_rd_data[3]_i_5 
       (.I0(\mem_rd_data[31]_i_10_n_0 ),
        .I1(\ex0/data0 [3]),
        .I2(\mem_rd_data[25]_i_14_n_0 ),
        .I3(ex_reg2[2]),
        .I4(\mem_rd_data[7]_i_8_n_0 ),
        .I5(\mem_rd_data[25]_i_2_n_0 ),
        .O(\mem_rd_data[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h000000A800000008)) 
    \mem_rd_data[3]_i_6 
       (.I0(\mem_rd_data[29]_i_2_n_0 ),
        .I1(ex_reg1[2]),
        .I2(ex_reg2[1]),
        .I3(ex_reg2[2]),
        .I4(\mem_rd_data[25]_i_14_n_0 ),
        .I5(ex_reg1[0]),
        .O(\mem_rd_data[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h050D050F050D0505)) 
    \mem_rd_data[3]_i_7 
       (.I0(\mem_rd_data[3]_i_8_n_0 ),
        .I1(ex_reg1[19]),
        .I2(\mem_rd_data[19]_i_11_n_0 ),
        .I3(ex_reg2[3]),
        .I4(ex_reg2[4]),
        .I5(ex_reg1[3]),
        .O(\mem_rd_data[3]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'h37F7)) 
    \mem_rd_data[3]_i_8 
       (.I0(ex_reg1[11]),
        .I1(ex_reg2[3]),
        .I2(ex_reg2[4]),
        .I3(ex_reg1[27]),
        .O(\mem_rd_data[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \mem_rd_data[4]_i_1 
       (.I0(\mem_rd_data[4]_i_2_n_0 ),
        .I1(\mem_rd_data[31]_i_4_n_0 ),
        .I2(ex_Imm[4]),
        .I3(\mem_rd_data[30]_i_4_n_0 ),
        .I4(ex_reg2[4]),
        .I5(\mem_rd_data[30]_i_3_n_0 ),
        .O(\ex_aluop_reg[3]_0 [4]));
  LUT5 #(
    .INIT(32'h0E0E0E00)) 
    \mem_rd_data[4]_i_2 
       (.I0(\mem_rd_data[5]_i_3_n_0 ),
        .I1(\mem_rd_data[8]_i_3_n_0 ),
        .I2(\mem_rd_data[4]_i_3_n_0 ),
        .I3(\mem_rd_data[15]_i_3_n_0 ),
        .I4(\mem_rd_data[4]_i_4_n_0 ),
        .O(\mem_rd_data[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF4FFF4F4)) 
    \mem_rd_data[4]_i_3 
       (.I0(\mem_rd_data[5]_i_4_n_0 ),
        .I1(\mem_rd_data[25]_i_2_n_0 ),
        .I2(\mem_rd_data[4]_i_5_n_0 ),
        .I3(\mem_rd_data[31]_i_10_n_0 ),
        .I4(\ex0/data0 [4]),
        .I5(\mem_rd_data[4]_i_6_n_0 ),
        .O(\mem_rd_data[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFCFA0CFAFC0A0C0A)) 
    \mem_rd_data[4]_i_4 
       (.I0(\mem_rd_data[4]_i_7_n_0 ),
        .I1(\mem_rd_data[6]_i_8_n_0 ),
        .I2(ex_reg2[2]),
        .I3(ex_reg2[1]),
        .I4(\mem_rd_data[8]_i_12_n_0 ),
        .I5(\mem_rd_data[8]_i_11_n_0 ),
        .O(\mem_rd_data[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008A80)) 
    \mem_rd_data[4]_i_5 
       (.I0(\mem_rd_data[29]_i_2_n_0 ),
        .I1(ex_reg1[1]),
        .I2(ex_reg2[1]),
        .I3(ex_reg1[3]),
        .I4(ex_reg2[2]),
        .I5(\mem_rd_data[25]_i_14_n_0 ),
        .O(\mem_rd_data[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00A0003000300000)) 
    \mem_rd_data[4]_i_6 
       (.I0(ex_aluop[1]),
        .I1(ex_aluop[0]),
        .I2(ex_aluop[2]),
        .I3(ex_aluop[3]),
        .I4(ex_reg2[4]),
        .I5(ex_reg1[4]),
        .O(\mem_rd_data[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0F3355000F3355FF)) 
    \mem_rd_data[4]_i_7 
       (.I0(ex_reg1[20]),
        .I1(ex_reg1[12]),
        .I2(ex_reg1[28]),
        .I3(ex_reg2[4]),
        .I4(ex_reg2[3]),
        .I5(ex_reg1[4]),
        .O(\mem_rd_data[4]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \mem_rd_data[5]_i_1 
       (.I0(\mem_rd_data[5]_i_2_n_0 ),
        .I1(\mem_rd_data[31]_i_4_n_0 ),
        .I2(ex_Imm[5]),
        .I3(\mem_rd_data[30]_i_4_n_0 ),
        .I4(ex_reg2[5]),
        .I5(\mem_rd_data[30]_i_3_n_0 ),
        .O(\ex_aluop_reg[3]_0 [5]));
  LUT6 #(
    .INIT(64'h000000000000E0EE)) 
    \mem_rd_data[5]_i_2 
       (.I0(\mem_rd_data[5]_i_3_n_0 ),
        .I1(\mem_rd_data[15]_i_3_n_0 ),
        .I2(\mem_rd_data[5]_i_4_n_0 ),
        .I3(\mem_rd_data[29]_i_2_n_0 ),
        .I4(\mem_rd_data[5]_i_5_n_0 ),
        .I5(\mem_rd_data[5]_i_6_n_0 ),
        .O(\mem_rd_data[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFCFA0CFAFC0A0C0A)) 
    \mem_rd_data[5]_i_3 
       (.I0(\mem_rd_data[5]_i_7_n_0 ),
        .I1(\mem_rd_data[7]_i_7_n_0 ),
        .I2(ex_reg2[2]),
        .I3(ex_reg2[1]),
        .I4(\mem_rd_data[8]_i_7_n_0 ),
        .I5(\mem_rd_data[8]_i_6_n_0 ),
        .O(\mem_rd_data[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF053FFFFFF53)) 
    \mem_rd_data[5]_i_4 
       (.I0(ex_reg1[2]),
        .I1(ex_reg1[4]),
        .I2(ex_reg2[1]),
        .I3(ex_reg2[2]),
        .I4(\mem_rd_data[25]_i_14_n_0 ),
        .I5(ex_reg1[0]),
        .O(\mem_rd_data[5]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hF4F4FFF4)) 
    \mem_rd_data[5]_i_5 
       (.I0(\mem_rd_data[6]_i_4_n_0 ),
        .I1(\mem_rd_data[25]_i_2_n_0 ),
        .I2(\mem_rd_data[5]_i_8_n_0 ),
        .I3(\ex0/data0 [5]),
        .I4(\mem_rd_data[31]_i_10_n_0 ),
        .O(\mem_rd_data[5]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00000800)) 
    \mem_rd_data[5]_i_6 
       (.I0(ex_reg2[0]),
        .I1(ex_aluop[0]),
        .I2(ex_aluop[1]),
        .I3(ex_aluop[2]),
        .I4(\mem_rd_data[6]_i_6_n_0 ),
        .O(\mem_rd_data[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0F3355000F3355FF)) 
    \mem_rd_data[5]_i_7 
       (.I0(ex_reg1[21]),
        .I1(ex_reg1[13]),
        .I2(ex_reg1[29]),
        .I3(ex_reg2[4]),
        .I4(ex_reg2[3]),
        .I5(ex_reg1[5]),
        .O(\mem_rd_data[5]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00A0003000300000)) 
    \mem_rd_data[5]_i_8 
       (.I0(ex_aluop[1]),
        .I1(ex_aluop[0]),
        .I2(ex_aluop[2]),
        .I3(ex_aluop[3]),
        .I4(ex_reg1[5]),
        .I5(ex_reg2[5]),
        .O(\mem_rd_data[5]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \mem_rd_data[6]_i_1 
       (.I0(\mem_rd_data[6]_i_2_n_0 ),
        .I1(\mem_rd_data[31]_i_4_n_0 ),
        .I2(ex_Imm[6]),
        .I3(\mem_rd_data[30]_i_4_n_0 ),
        .I4(ex_reg2[6]),
        .I5(\mem_rd_data[30]_i_3_n_0 ),
        .O(\ex_aluop_reg[3]_0 [6]));
  LUT6 #(
    .INIT(64'h008A008A008A0000)) 
    \mem_rd_data[6]_i_2 
       (.I0(\mem_rd_data[6]_i_3_n_0 ),
        .I1(\mem_rd_data[6]_i_4_n_0 ),
        .I2(\mem_rd_data[29]_i_2_n_0 ),
        .I3(\mem_rd_data[6]_i_5_n_0 ),
        .I4(\mem_rd_data[15]_i_3_n_0 ),
        .I5(\mem_rd_data[6]_i_6_n_0 ),
        .O(\mem_rd_data[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'hFFFFF7FF)) 
    \mem_rd_data[6]_i_3 
       (.I0(ex_reg2[0]),
        .I1(ex_aluop[0]),
        .I2(ex_aluop[1]),
        .I3(ex_aluop[2]),
        .I4(\mem_rd_data[7]_i_3_n_0 ),
        .O(\mem_rd_data[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF503FFFFF5F3)) 
    \mem_rd_data[6]_i_4 
       (.I0(ex_reg1[1]),
        .I1(ex_reg1[5]),
        .I2(ex_reg2[1]),
        .I3(ex_reg2[2]),
        .I4(\mem_rd_data[25]_i_14_n_0 ),
        .I5(ex_reg1[3]),
        .O(\mem_rd_data[6]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAEFFAEAE)) 
    \mem_rd_data[6]_i_5 
       (.I0(\mem_rd_data[6]_i_7_n_0 ),
        .I1(\ex0/data0 [6]),
        .I2(\mem_rd_data[31]_i_10_n_0 ),
        .I3(\mem_rd_data[7]_i_9_n_0 ),
        .I4(\mem_rd_data[25]_i_2_n_0 ),
        .O(\mem_rd_data[6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFCFA0CFAFC0A0C0A)) 
    \mem_rd_data[6]_i_6 
       (.I0(\mem_rd_data[6]_i_8_n_0 ),
        .I1(\mem_rd_data[8]_i_11_n_0 ),
        .I2(ex_reg2[2]),
        .I3(ex_reg2[1]),
        .I4(\mem_rd_data[8]_i_14_n_0 ),
        .I5(\mem_rd_data[8]_i_12_n_0 ),
        .O(\mem_rd_data[6]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00A0003000300000)) 
    \mem_rd_data[6]_i_7 
       (.I0(ex_aluop[1]),
        .I1(ex_aluop[0]),
        .I2(ex_aluop[2]),
        .I3(ex_aluop[3]),
        .I4(ex_reg2[6]),
        .I5(ex_reg1[6]),
        .O(\mem_rd_data[6]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0F3355000F3355FF)) 
    \mem_rd_data[6]_i_8 
       (.I0(ex_reg1[22]),
        .I1(ex_reg1[14]),
        .I2(ex_reg1[30]),
        .I3(ex_reg2[4]),
        .I4(ex_reg2[3]),
        .I5(ex_reg1[6]),
        .O(\mem_rd_data[6]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \mem_rd_data[7]_i_1 
       (.I0(\mem_rd_data[7]_i_2_n_0 ),
        .I1(\mem_rd_data[31]_i_4_n_0 ),
        .I2(ex_Imm[7]),
        .I3(\mem_rd_data[30]_i_4_n_0 ),
        .I4(ex_reg2[7]),
        .I5(\mem_rd_data[30]_i_3_n_0 ),
        .O(\ex_aluop_reg[3]_0 [7]));
  LUT6 #(
    .INIT(64'h00A0003000300000)) 
    \mem_rd_data[7]_i_10 
       (.I0(ex_aluop[1]),
        .I1(ex_aluop[0]),
        .I2(ex_aluop[2]),
        .I3(ex_aluop[3]),
        .I4(ex_reg1[7]),
        .I5(ex_reg2[7]),
        .O(\mem_rd_data[7]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0002030000020000)) 
    \mem_rd_data[7]_i_12 
       (.I0(ex_reg1[2]),
        .I1(ex_reg2[4]),
        .I2(ex_reg2[3]),
        .I3(ex_reg2[1]),
        .I4(ex_reg2[2]),
        .I5(ex_reg1[4]),
        .O(\mem_rd_data[7]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAAA8AAABAAABAAA8)) 
    \mem_rd_data[7]_i_13 
       (.I0(ex_Imm[7]),
        .I1(ex_aluop[1]),
        .I2(ex_aluop[2]),
        .I3(ex_aluop[0]),
        .I4(ex_reg2[7]),
        .I5(ex_aluop[3]),
        .O(\ex0/p_0_out [7]));
  LUT6 #(
    .INIT(64'hAAA8AAABAAABAAA8)) 
    \mem_rd_data[7]_i_14 
       (.I0(ex_Imm[6]),
        .I1(ex_aluop[1]),
        .I2(ex_aluop[2]),
        .I3(ex_aluop[0]),
        .I4(ex_reg2[6]),
        .I5(ex_aluop[3]),
        .O(\ex0/p_0_out [6]));
  LUT6 #(
    .INIT(64'hAAA8AAABAAABAAA8)) 
    \mem_rd_data[7]_i_15 
       (.I0(ex_Imm[5]),
        .I1(ex_aluop[1]),
        .I2(ex_aluop[2]),
        .I3(ex_aluop[0]),
        .I4(ex_reg2[5]),
        .I5(ex_aluop[3]),
        .O(\ex0/p_0_out [5]));
  LUT6 #(
    .INIT(64'hAAA8AAABAAABAAA8)) 
    \mem_rd_data[7]_i_16 
       (.I0(ex_Imm[4]),
        .I1(ex_aluop[1]),
        .I2(ex_aluop[2]),
        .I3(ex_aluop[0]),
        .I4(ex_reg2[4]),
        .I5(ex_aluop[3]),
        .O(\ex0/p_0_out [4]));
  LUT4 #(
    .INIT(16'h56A6)) 
    \mem_rd_data[7]_i_17 
       (.I0(\ex0/p_0_out [7]),
        .I1(ex_reg1[7]),
        .I2(ex_aluop[1]),
        .I3(ex_pc[7]),
        .O(\mem_rd_data[7]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \mem_rd_data[7]_i_18 
       (.I0(\ex0/p_0_out [6]),
        .I1(ex_reg1[6]),
        .I2(ex_aluop[1]),
        .I3(ex_pc[6]),
        .O(\mem_rd_data[7]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \mem_rd_data[7]_i_19 
       (.I0(\ex0/p_0_out [5]),
        .I1(ex_reg1[5]),
        .I2(ex_aluop[1]),
        .I3(ex_pc[5]),
        .O(\mem_rd_data[7]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000E0EE)) 
    \mem_rd_data[7]_i_2 
       (.I0(\mem_rd_data[7]_i_3_n_0 ),
        .I1(\mem_rd_data[15]_i_3_n_0 ),
        .I2(\mem_rd_data[7]_i_4_n_0 ),
        .I3(\mem_rd_data[25]_i_2_n_0 ),
        .I4(\mem_rd_data[7]_i_5_n_0 ),
        .I5(\mem_rd_data[7]_i_6_n_0 ),
        .O(\mem_rd_data[7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \mem_rd_data[7]_i_20 
       (.I0(\ex0/p_0_out [4]),
        .I1(ex_reg1[4]),
        .I2(ex_aluop[1]),
        .I3(ex_pc[4]),
        .O(\mem_rd_data[7]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hFCFA0CFAFC0A0C0A)) 
    \mem_rd_data[7]_i_3 
       (.I0(\mem_rd_data[7]_i_7_n_0 ),
        .I1(\mem_rd_data[8]_i_6_n_0 ),
        .I2(ex_reg2[2]),
        .I3(ex_reg2[1]),
        .I4(\mem_rd_data[8]_i_8_n_0 ),
        .I5(\mem_rd_data[8]_i_7_n_0 ),
        .O(\mem_rd_data[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFCF0FFF3FDF1FDF1)) 
    \mem_rd_data[7]_i_4 
       (.I0(ex_reg1[7]),
        .I1(ex_reg2[2]),
        .I2(\mem_rd_data[25]_i_14_n_0 ),
        .I3(\mem_rd_data[7]_i_8_n_0 ),
        .I4(ex_reg1[5]),
        .I5(ex_reg2[1]),
        .O(\mem_rd_data[7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hF4F4FFF4)) 
    \mem_rd_data[7]_i_5 
       (.I0(\mem_rd_data[7]_i_9_n_0 ),
        .I1(\mem_rd_data[29]_i_2_n_0 ),
        .I2(\mem_rd_data[7]_i_10_n_0 ),
        .I3(\ex0/data0 [7]),
        .I4(\mem_rd_data[31]_i_10_n_0 ),
        .O(\mem_rd_data[7]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00000800)) 
    \mem_rd_data[7]_i_6 
       (.I0(ex_reg2[0]),
        .I1(ex_aluop[0]),
        .I2(ex_aluop[1]),
        .I3(ex_aluop[2]),
        .I4(\mem_rd_data[8]_i_9_n_0 ),
        .O(\mem_rd_data[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0F3355000F3355FF)) 
    \mem_rd_data[7]_i_7 
       (.I0(ex_reg1[23]),
        .I1(ex_reg1[15]),
        .I2(ex_reg1[31]),
        .I3(ex_reg2[4]),
        .I4(ex_reg2[3]),
        .I5(ex_reg1[7]),
        .O(\mem_rd_data[7]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \mem_rd_data[7]_i_8 
       (.I0(ex_reg1[1]),
        .I1(ex_reg2[1]),
        .I2(ex_reg1[3]),
        .O(\mem_rd_data[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF3DFFFD)) 
    \mem_rd_data[7]_i_9 
       (.I0(ex_reg1[6]),
        .I1(ex_reg2[1]),
        .I2(ex_reg2[2]),
        .I3(\mem_rd_data[25]_i_14_n_0 ),
        .I4(ex_reg1[0]),
        .I5(\mem_rd_data[7]_i_12_n_0 ),
        .O(\mem_rd_data[7]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF100)) 
    \mem_rd_data[8]_i_1 
       (.I0(\mem_rd_data[8]_i_2_n_0 ),
        .I1(\mem_rd_data[8]_i_3_n_0 ),
        .I2(\mem_rd_data[8]_i_4_n_0 ),
        .I3(\mem_rd_data[31]_i_4_n_0 ),
        .I4(\mem_rd_data[8]_i_5_n_0 ),
        .O(\ex_aluop_reg[3]_0 [8]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4F44)) 
    \mem_rd_data[8]_i_10 
       (.I0(\mem_rd_data[7]_i_4_n_0 ),
        .I1(\mem_rd_data[29]_i_2_n_0 ),
        .I2(\mem_rd_data[31]_i_10_n_0 ),
        .I3(\ex0/data0 [8]),
        .I4(\mem_rd_data[8]_i_15_n_0 ),
        .I5(\mem_rd_data[8]_i_16_n_0 ),
        .O(\mem_rd_data[8]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'hF035FF35)) 
    \mem_rd_data[8]_i_11 
       (.I0(ex_reg1[8]),
        .I1(ex_reg1[24]),
        .I2(ex_reg2[4]),
        .I3(ex_reg2[3]),
        .I4(ex_reg1[16]),
        .O(\mem_rd_data[8]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'hF053FF53)) 
    \mem_rd_data[8]_i_12 
       (.I0(ex_reg1[26]),
        .I1(ex_reg1[10]),
        .I2(ex_reg2[4]),
        .I3(ex_reg2[3]),
        .I4(ex_reg1[18]),
        .O(\mem_rd_data[8]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hF035FF35)) 
    \mem_rd_data[8]_i_13 
       (.I0(ex_reg1[14]),
        .I1(ex_reg1[30]),
        .I2(ex_reg2[4]),
        .I3(ex_reg2[3]),
        .I4(ex_reg1[22]),
        .O(\mem_rd_data[8]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hF035FF35)) 
    \mem_rd_data[8]_i_14 
       (.I0(ex_reg1[12]),
        .I1(ex_reg1[28]),
        .I2(ex_reg2[4]),
        .I3(ex_reg2[3]),
        .I4(ex_reg1[20]),
        .O(\mem_rd_data[8]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    \mem_rd_data[8]_i_15 
       (.I0(ex_reg1[8]),
        .I1(ex_reg2[8]),
        .I2(ex_aluop[1]),
        .I3(ex_aluop[2]),
        .I4(ex_aluop[3]),
        .O(\mem_rd_data[8]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0020003000300000)) 
    \mem_rd_data[8]_i_16 
       (.I0(ex_aluop[1]),
        .I1(ex_aluop[0]),
        .I2(ex_aluop[2]),
        .I3(ex_aluop[3]),
        .I4(ex_reg2[8]),
        .I5(ex_reg1[8]),
        .O(\mem_rd_data[8]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFCFA0CFAFC0A0C0A)) 
    \mem_rd_data[8]_i_2 
       (.I0(\mem_rd_data[8]_i_6_n_0 ),
        .I1(\mem_rd_data[8]_i_7_n_0 ),
        .I2(ex_reg2[2]),
        .I3(ex_reg2[1]),
        .I4(\mem_rd_data[15]_i_7_n_0 ),
        .I5(\mem_rd_data[8]_i_8_n_0 ),
        .O(\mem_rd_data[8]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \mem_rd_data[8]_i_3 
       (.I0(ex_aluop[2]),
        .I1(ex_aluop[1]),
        .I2(ex_aluop[0]),
        .I3(ex_reg2[0]),
        .O(\mem_rd_data[8]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hF1F1FFF1)) 
    \mem_rd_data[8]_i_4 
       (.I0(\mem_rd_data[8]_i_9_n_0 ),
        .I1(\mem_rd_data[15]_i_3_n_0 ),
        .I2(\mem_rd_data[8]_i_10_n_0 ),
        .I3(\mem_rd_data[25]_i_2_n_0 ),
        .I4(\mem_rd_data[9]_i_4_n_0 ),
        .O(\mem_rd_data[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0220003002200000)) 
    \mem_rd_data[8]_i_5 
       (.I0(ex_reg2[8]),
        .I1(rst),
        .I2(ex_alusel[1]),
        .I3(ex_alusel[0]),
        .I4(ex_alusel[2]),
        .I5(ex_Imm[8]),
        .O(\mem_rd_data[8]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'hF035FF35)) 
    \mem_rd_data[8]_i_6 
       (.I0(ex_reg1[9]),
        .I1(ex_reg1[25]),
        .I2(ex_reg2[4]),
        .I3(ex_reg2[3]),
        .I4(ex_reg1[17]),
        .O(\mem_rd_data[8]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'hF053FF53)) 
    \mem_rd_data[8]_i_7 
       (.I0(ex_reg1[27]),
        .I1(ex_reg1[11]),
        .I2(ex_reg2[4]),
        .I3(ex_reg2[3]),
        .I4(ex_reg1[19]),
        .O(\mem_rd_data[8]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'hF035FF35)) 
    \mem_rd_data[8]_i_8 
       (.I0(ex_reg1[13]),
        .I1(ex_reg1[29]),
        .I2(ex_reg2[4]),
        .I3(ex_reg2[3]),
        .I4(ex_reg1[21]),
        .O(\mem_rd_data[8]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFCFA0CFAFC0A0C0A)) 
    \mem_rd_data[8]_i_9 
       (.I0(\mem_rd_data[8]_i_11_n_0 ),
        .I1(\mem_rd_data[8]_i_12_n_0 ),
        .I2(ex_reg2[2]),
        .I3(ex_reg2[1]),
        .I4(\mem_rd_data[8]_i_13_n_0 ),
        .I5(\mem_rd_data[8]_i_14_n_0 ),
        .O(\mem_rd_data[8]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \mem_rd_data[9]_i_1 
       (.I0(\mem_rd_data[9]_i_2_n_0 ),
        .I1(\mem_rd_data[31]_i_4_n_0 ),
        .I2(ex_Imm[9]),
        .I3(\mem_rd_data[30]_i_4_n_0 ),
        .I4(ex_reg2[9]),
        .I5(\mem_rd_data[30]_i_3_n_0 ),
        .O(\ex_aluop_reg[3]_0 [9]));
  LUT6 #(
    .INIT(64'h000000000B000B0B)) 
    \mem_rd_data[9]_i_2 
       (.I0(\mem_rd_data[10]_i_5_n_0 ),
        .I1(\mem_rd_data[25]_i_2_n_0 ),
        .I2(\mem_rd_data[9]_i_3_n_0 ),
        .I3(\mem_rd_data[9]_i_4_n_0 ),
        .I4(\mem_rd_data[29]_i_2_n_0 ),
        .I5(\mem_rd_data[9]_i_5_n_0 ),
        .O(\mem_rd_data[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF020B0000)) 
    \mem_rd_data[9]_i_3 
       (.I0(ex_aluop[3]),
        .I1(ex_aluop[1]),
        .I2(ex_aluop[2]),
        .I3(ex_aluop[0]),
        .I4(\ex0/data0 [9]),
        .I5(\mem_rd_data[9]_i_6_n_0 ),
        .O(\mem_rd_data[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FD00FDFD)) 
    \mem_rd_data[9]_i_4 
       (.I0(ex_reg1[0]),
        .I1(\mem_rd_data[19]_i_11_n_0 ),
        .I2(\mem_rd_data[9]_i_7_n_0 ),
        .I3(\mem_rd_data[16]_i_9_n_0 ),
        .I4(ex_reg1[4]),
        .I5(\mem_rd_data[9]_i_8_n_0 ),
        .O(\mem_rd_data[9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0030000000500000)) 
    \mem_rd_data[9]_i_5 
       (.I0(\mem_rd_data[8]_i_2_n_0 ),
        .I1(\mem_rd_data[10]_i_6_n_0 ),
        .I2(ex_aluop[2]),
        .I3(ex_aluop[1]),
        .I4(ex_aluop[0]),
        .I5(ex_reg2[0]),
        .O(\mem_rd_data[9]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h000000008B0C0000)) 
    \mem_rd_data[9]_i_6 
       (.I0(ex_aluop[1]),
        .I1(ex_reg1[9]),
        .I2(ex_aluop[0]),
        .I3(ex_reg2[9]),
        .I4(ex_aluop[2]),
        .I5(ex_aluop[3]),
        .O(\mem_rd_data[9]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mem_rd_data[9]_i_7 
       (.I0(ex_reg2[4]),
        .I1(ex_reg2[3]),
        .O(\mem_rd_data[9]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000A0FC0000A00C)) 
    \mem_rd_data[9]_i_8 
       (.I0(ex_reg1[2]),
        .I1(ex_reg1[8]),
        .I2(ex_reg2[1]),
        .I3(ex_reg2[2]),
        .I4(\mem_rd_data[25]_i_14_n_0 ),
        .I5(ex_reg1[6]),
        .O(\mem_rd_data[9]_i_8_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mem_rd_data_reg[0]_i_5 
       (.CI(1'b0),
        .CO({\mem_rd_data_reg[0]_i_5_n_0 ,\mem_rd_data_reg[0]_i_5_n_1 ,\mem_rd_data_reg[0]_i_5_n_2 ,\mem_rd_data_reg[0]_i_5_n_3 }),
        .CYINIT(\mem_rd_data[0]_i_9_n_0 ),
        .DI({\ex0/p_0_out [3:1],\mem_rd_data[0]_i_13_n_0 }),
        .O(\ex0/data0 [3:0]),
        .S({\mem_rd_data[0]_i_14_n_0 ,\mem_rd_data[0]_i_15_n_0 ,\mem_rd_data[0]_i_16_n_0 ,\mem_rd_data[0]_i_17_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mem_rd_data_reg[15]_i_13 
       (.CI(\mem_rd_data_reg[15]_i_17_n_0 ),
        .CO({\mem_rd_data_reg[15]_i_13_n_0 ,\mem_rd_data_reg[15]_i_13_n_1 ,\mem_rd_data_reg[15]_i_13_n_2 ,\mem_rd_data_reg[15]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI(\ex0/p_0_out [15:12]),
        .O(\ex0/data0 [15:12]),
        .S({\mem_rd_data[15]_i_22_n_0 ,\mem_rd_data[15]_i_23_n_0 ,\mem_rd_data[15]_i_24_n_0 ,\mem_rd_data[15]_i_25_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mem_rd_data_reg[15]_i_17 
       (.CI(\mem_rd_data_reg[7]_i_11_n_0 ),
        .CO({\mem_rd_data_reg[15]_i_17_n_0 ,\mem_rd_data_reg[15]_i_17_n_1 ,\mem_rd_data_reg[15]_i_17_n_2 ,\mem_rd_data_reg[15]_i_17_n_3 }),
        .CYINIT(1'b0),
        .DI(\ex0/p_0_out [11:8]),
        .O(\ex0/data0 [11:8]),
        .S({\mem_rd_data[15]_i_30_n_0 ,\mem_rd_data[15]_i_31_n_0 ,\mem_rd_data[15]_i_32_n_0 ,\mem_rd_data[15]_i_33_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mem_rd_data_reg[18]_i_7 
       (.CI(\mem_rd_data_reg[15]_i_13_n_0 ),
        .CO({\mem_rd_data_reg[18]_i_7_n_0 ,\mem_rd_data_reg[18]_i_7_n_1 ,\mem_rd_data_reg[18]_i_7_n_2 ,\mem_rd_data_reg[18]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI(\ex0/p_0_out [19:16]),
        .O(\ex0/data0 [19:16]),
        .S({\mem_rd_data[18]_i_16_n_0 ,\mem_rd_data[18]_i_17_n_0 ,\mem_rd_data[18]_i_18_n_0 ,\mem_rd_data[18]_i_19_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mem_rd_data_reg[23]_i_8 
       (.CI(\mem_rd_data_reg[18]_i_7_n_0 ),
        .CO({\mem_rd_data_reg[23]_i_8_n_0 ,\mem_rd_data_reg[23]_i_8_n_1 ,\mem_rd_data_reg[23]_i_8_n_2 ,\mem_rd_data_reg[23]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI(\ex0/p_0_out [23:20]),
        .O(\ex0/data0 [23:20]),
        .S({\mem_rd_data[23]_i_14_n_0 ,\mem_rd_data[23]_i_15_n_0 ,\mem_rd_data[23]_i_16_n_0 ,\mem_rd_data[23]_i_17_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mem_rd_data_reg[31]_i_15 
       (.CI(\mem_rd_data_reg[23]_i_8_n_0 ),
        .CO({\mem_rd_data_reg[31]_i_15_n_0 ,\mem_rd_data_reg[31]_i_15_n_1 ,\mem_rd_data_reg[31]_i_15_n_2 ,\mem_rd_data_reg[31]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI(\ex0/p_0_out [27:24]),
        .O(\ex0/data0 [27:24]),
        .S({\mem_rd_data[31]_i_31_n_0 ,\mem_rd_data[31]_i_32_n_0 ,\mem_rd_data[31]_i_33_n_0 ,\mem_rd_data[31]_i_34_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mem_rd_data_reg[31]_i_9 
       (.CI(\mem_rd_data_reg[31]_i_15_n_0 ),
        .CO({\NLW_mem_rd_data_reg[31]_i_9_CO_UNCONNECTED [3],\mem_rd_data_reg[31]_i_9_n_1 ,\mem_rd_data_reg[31]_i_9_n_2 ,\mem_rd_data_reg[31]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\ex0/p_0_out [30:28]}),
        .O(\ex0/data0 [31:28]),
        .S({\mem_rd_data[31]_i_19_n_0 ,\mem_rd_data[31]_i_20_n_0 ,\mem_rd_data[31]_i_21_n_0 ,\mem_rd_data[31]_i_22_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mem_rd_data_reg[7]_i_11 
       (.CI(\mem_rd_data_reg[0]_i_5_n_0 ),
        .CO({\mem_rd_data_reg[7]_i_11_n_0 ,\mem_rd_data_reg[7]_i_11_n_1 ,\mem_rd_data_reg[7]_i_11_n_2 ,\mem_rd_data_reg[7]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI(\ex0/p_0_out [7:4]),
        .O(\ex0/data0 [7:4]),
        .S({\mem_rd_data[7]_i_17_n_0 ,\mem_rd_data[7]_i_18_n_0 ,\mem_rd_data[7]_i_19_n_0 ,\mem_rd_data[7]_i_20_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'h44440444)) 
    mem_rd_enable_i_1
       (.I0(rst),
        .I1(ex_rd_enable_i),
        .I2(ex_alusel[2]),
        .I3(ex_alusel[0]),
        .I4(ex_alusel[1]),
        .O(ex_rd_enable_o));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \mem_width[0]_i_1 
       (.I0(ex_width[0]),
        .I1(ex_alusel[2]),
        .I2(ex_alusel[1]),
        .O(\ex_width_reg[3]_0 [0]));
  LUT3 #(
    .INIT(8'h08)) 
    \mem_width[1]_i_1 
       (.I0(ex_width[1]),
        .I1(ex_alusel[2]),
        .I2(ex_alusel[1]),
        .O(\ex_width_reg[3]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \mem_width[2]_i_1 
       (.I0(ex_width[2]),
        .I1(ex_alusel[2]),
        .I2(ex_alusel[1]),
        .O(\ex_width_reg[3]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \mem_width[3]_i_1 
       (.I0(ex_width[3]),
        .I1(ex_alusel[2]),
        .I2(ex_alusel[1]),
        .O(\ex_width_reg[3]_0 [3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \npc[12]_i_2 
       (.I0(jmp_target[12]),
        .I1(jmp_enable),
        .I2(npc[10]),
        .I3(pc1__0),
        .I4(npc0[10]),
        .O(\npc[12]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \npc[12]_i_3 
       (.I0(jmp_target[11]),
        .I1(jmp_enable),
        .I2(npc[9]),
        .I3(pc1__0),
        .I4(npc0[9]),
        .O(\npc[12]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \npc[12]_i_4 
       (.I0(jmp_target[10]),
        .I1(jmp_enable),
        .I2(npc[8]),
        .I3(pc1__0),
        .I4(npc0[8]),
        .O(\npc[12]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \npc[12]_i_5 
       (.I0(jmp_target[9]),
        .I1(jmp_enable),
        .I2(npc[7]),
        .I3(pc1__0),
        .I4(npc0[7]),
        .O(\npc[12]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \npc[16]_i_2 
       (.I0(jmp_target[16]),
        .I1(jmp_enable),
        .I2(npc[14]),
        .I3(pc1__0),
        .I4(npc0[14]),
        .O(\npc[16]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \npc[16]_i_3 
       (.I0(jmp_target[15]),
        .I1(jmp_enable),
        .I2(npc[13]),
        .I3(pc1__0),
        .I4(npc0[13]),
        .O(\npc[16]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \npc[16]_i_4 
       (.I0(jmp_target[14]),
        .I1(jmp_enable),
        .I2(npc[12]),
        .I3(pc1__0),
        .I4(npc0[12]),
        .O(\npc[16]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \npc[16]_i_5 
       (.I0(jmp_target[13]),
        .I1(jmp_enable),
        .I2(npc[11]),
        .I3(pc1__0),
        .I4(npc0[11]),
        .O(\npc[16]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \npc[20]_i_2 
       (.I0(jmp_target[20]),
        .I1(jmp_enable),
        .I2(npc[18]),
        .I3(pc1__0),
        .I4(npc0[18]),
        .O(\npc[20]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \npc[20]_i_3 
       (.I0(jmp_target[19]),
        .I1(jmp_enable),
        .I2(npc[17]),
        .I3(pc1__0),
        .I4(npc0[17]),
        .O(\npc[20]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \npc[20]_i_4 
       (.I0(jmp_target[18]),
        .I1(jmp_enable),
        .I2(npc[16]),
        .I3(pc1__0),
        .I4(npc0[16]),
        .O(\npc[20]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \npc[20]_i_5 
       (.I0(jmp_target[17]),
        .I1(jmp_enable),
        .I2(npc[15]),
        .I3(pc1__0),
        .I4(npc0[15]),
        .O(\npc[20]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \npc[24]_i_2 
       (.I0(jmp_target[24]),
        .I1(jmp_enable),
        .I2(npc[22]),
        .I3(pc1__0),
        .I4(npc0[22]),
        .O(\npc[24]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \npc[24]_i_3 
       (.I0(jmp_target[23]),
        .I1(jmp_enable),
        .I2(npc[21]),
        .I3(pc1__0),
        .I4(npc0[21]),
        .O(\npc[24]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \npc[24]_i_4 
       (.I0(jmp_target[22]),
        .I1(jmp_enable),
        .I2(npc[20]),
        .I3(pc1__0),
        .I4(npc0[20]),
        .O(\npc[24]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \npc[24]_i_5 
       (.I0(jmp_target[21]),
        .I1(jmp_enable),
        .I2(npc[19]),
        .I3(pc1__0),
        .I4(npc0[19]),
        .O(\npc[24]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \npc[28]_i_2 
       (.I0(jmp_target[28]),
        .I1(jmp_enable),
        .I2(npc[26]),
        .I3(pc1__0),
        .I4(npc0[26]),
        .O(\npc[28]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \npc[28]_i_3 
       (.I0(jmp_target[27]),
        .I1(jmp_enable),
        .I2(npc[25]),
        .I3(pc1__0),
        .I4(npc0[25]),
        .O(\npc[28]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \npc[28]_i_4 
       (.I0(jmp_target[26]),
        .I1(jmp_enable),
        .I2(npc[24]),
        .I3(pc1__0),
        .I4(npc0[24]),
        .O(\npc[28]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \npc[28]_i_5 
       (.I0(jmp_target[25]),
        .I1(jmp_enable),
        .I2(npc[23]),
        .I3(pc1__0),
        .I4(npc0[23]),
        .O(\npc[28]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \npc[31]_i_5 
       (.I0(jmp_target[31]),
        .I1(jmp_enable),
        .I2(npc[29]),
        .I3(pc1__0),
        .I4(npc0[29]),
        .O(\npc[31]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \npc[31]_i_6 
       (.I0(jmp_target[30]),
        .I1(jmp_enable),
        .I2(npc[28]),
        .I3(pc1__0),
        .I4(npc0[28]),
        .O(\npc[31]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \npc[31]_i_7 
       (.I0(jmp_target[29]),
        .I1(jmp_enable),
        .I2(npc[27]),
        .I3(pc1__0),
        .I4(npc0[27]),
        .O(\npc[31]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \npc[4]_i_2 
       (.I0(jmp_enable),
        .I1(stall),
        .O(\npc[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \npc[4]_i_3 
       (.I0(jmp_target[4]),
        .I1(jmp_enable),
        .I2(npc[2]),
        .I3(pc1__0),
        .I4(npc0[2]),
        .O(\npc[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \npc[4]_i_4 
       (.I0(jmp_target[3]),
        .I1(jmp_enable),
        .I2(npc[1]),
        .I3(pc1__0),
        .I4(npc0[1]),
        .O(\npc[4]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \npc[4]_i_6 
       (.I0(jmp_target[1]),
        .I1(jmp_enable),
        .I2(npc[0]),
        .I3(pc1__0),
        .I4(npc0[0]),
        .O(\npc[4]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \npc[8]_i_2 
       (.I0(jmp_target[8]),
        .I1(jmp_enable),
        .I2(npc[6]),
        .I3(pc1__0),
        .I4(npc0[6]),
        .O(\npc[8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \npc[8]_i_3 
       (.I0(jmp_target[7]),
        .I1(jmp_enable),
        .I2(npc[5]),
        .I3(pc1__0),
        .I4(npc0[5]),
        .O(\npc[8]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \npc[8]_i_4 
       (.I0(jmp_target[6]),
        .I1(jmp_enable),
        .I2(npc[4]),
        .I3(pc1__0),
        .I4(npc0[4]),
        .O(\npc[8]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \npc[8]_i_5 
       (.I0(jmp_target[5]),
        .I1(jmp_enable),
        .I2(npc[3]),
        .I3(pc1__0),
        .I4(npc0[3]),
        .O(\npc[8]_i_5_n_0 ));
  CARRY4 \npc_reg[12]_i_1 
       (.CI(\npc_reg[8]_i_1_n_0 ),
        .CO({\npc_reg[12]_i_1_n_0 ,\npc_reg[12]_i_1_n_1 ,\npc_reg[12]_i_1_n_2 ,\npc_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\npc[31]_i_7_0 [11:8]),
        .S({\npc[12]_i_2_n_0 ,\npc[12]_i_3_n_0 ,\npc[12]_i_4_n_0 ,\npc[12]_i_5_n_0 }));
  CARRY4 \npc_reg[16]_i_1 
       (.CI(\npc_reg[12]_i_1_n_0 ),
        .CO({\npc_reg[16]_i_1_n_0 ,\npc_reg[16]_i_1_n_1 ,\npc_reg[16]_i_1_n_2 ,\npc_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\npc[31]_i_7_0 [15:12]),
        .S({\npc[16]_i_2_n_0 ,\npc[16]_i_3_n_0 ,\npc[16]_i_4_n_0 ,\npc[16]_i_5_n_0 }));
  CARRY4 \npc_reg[20]_i_1 
       (.CI(\npc_reg[16]_i_1_n_0 ),
        .CO({\npc_reg[20]_i_1_n_0 ,\npc_reg[20]_i_1_n_1 ,\npc_reg[20]_i_1_n_2 ,\npc_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\npc[31]_i_7_0 [19:16]),
        .S({\npc[20]_i_2_n_0 ,\npc[20]_i_3_n_0 ,\npc[20]_i_4_n_0 ,\npc[20]_i_5_n_0 }));
  CARRY4 \npc_reg[24]_i_1 
       (.CI(\npc_reg[20]_i_1_n_0 ),
        .CO({\npc_reg[24]_i_1_n_0 ,\npc_reg[24]_i_1_n_1 ,\npc_reg[24]_i_1_n_2 ,\npc_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\npc[31]_i_7_0 [23:20]),
        .S({\npc[24]_i_2_n_0 ,\npc[24]_i_3_n_0 ,\npc[24]_i_4_n_0 ,\npc[24]_i_5_n_0 }));
  CARRY4 \npc_reg[28]_i_1 
       (.CI(\npc_reg[24]_i_1_n_0 ),
        .CO({\npc_reg[28]_i_1_n_0 ,\npc_reg[28]_i_1_n_1 ,\npc_reg[28]_i_1_n_2 ,\npc_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\npc[31]_i_7_0 [27:24]),
        .S({\npc[28]_i_2_n_0 ,\npc[28]_i_3_n_0 ,\npc[28]_i_4_n_0 ,\npc[28]_i_5_n_0 }));
  CARRY4 \npc_reg[31]_i_2 
       (.CI(\npc_reg[28]_i_1_n_0 ),
        .CO({\NLW_npc_reg[31]_i_2_CO_UNCONNECTED [3:2],\npc_reg[31]_i_2_n_2 ,\npc_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_npc_reg[31]_i_2_O_UNCONNECTED [3],\npc[31]_i_7_0 [30:28]}),
        .S({1'b0,\npc[31]_i_5_n_0 ,\npc[31]_i_6_n_0 ,\npc[31]_i_7_n_0 }));
  CARRY4 \npc_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\npc_reg[4]_i_1_n_0 ,\npc_reg[4]_i_1_n_1 ,\npc_reg[4]_i_1_n_2 ,\npc_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\npc[4]_i_2_n_0 ,1'b0}),
        .O(\npc[31]_i_7_0 [3:0]),
        .S({\npc[4]_i_3_n_0 ,\npc[4]_i_4_n_0 ,S,\npc[4]_i_6_n_0 }));
  CARRY4 \npc_reg[8]_i_1 
       (.CI(\npc_reg[4]_i_1_n_0 ),
        .CO({\npc_reg[8]_i_1_n_0 ,\npc_reg[8]_i_1_n_1 ,\npc_reg[8]_i_1_n_2 ,\npc_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\npc[31]_i_7_0 [7:4]),
        .S({\npc[8]_i_2_n_0 ,\npc[8]_i_3_n_0 ,\npc[8]_i_4_n_0 ,\npc[8]_i_5_n_0 }));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    \pc[10]_i_1 
       (.I0(pc1__0),
        .I1(jmp_enable),
        .I2(Q[9]),
        .I3(\pc_reg[31] [9]),
        .I4(jmp_target[10]),
        .O(D[9]));
  LUT6 #(
    .INIT(64'h45FF454500FF0000)) 
    \pc[10]_i_2 
       (.I0(rst),
        .I1(\pc[31]_i_4_n_0 ),
        .I2(\pc[31]_i_5_n_0 ),
        .I3(\pc[31]_i_6_n_0 ),
        .I4(\ex0/p_0_in1_in [10]),
        .I5(ex_jmp_addr[10]),
        .O(jmp_target[10]));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    \pc[11]_i_1 
       (.I0(pc1__0),
        .I1(jmp_enable),
        .I2(Q[10]),
        .I3(\pc_reg[31] [10]),
        .I4(jmp_target[11]),
        .O(D[10]));
  LUT6 #(
    .INIT(64'h45FF454500FF0000)) 
    \pc[11]_i_2 
       (.I0(rst),
        .I1(\pc[31]_i_4_n_0 ),
        .I2(\pc[31]_i_5_n_0 ),
        .I3(\pc[31]_i_6_n_0 ),
        .I4(\ex0/p_0_in1_in [11]),
        .I5(ex_jmp_addr[11]),
        .O(jmp_target[11]));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    \pc[12]_i_1 
       (.I0(pc1__0),
        .I1(jmp_enable),
        .I2(Q[11]),
        .I3(\pc_reg[31] [11]),
        .I4(jmp_target[12]),
        .O(D[11]));
  LUT6 #(
    .INIT(64'h45FF454500FF0000)) 
    \pc[12]_i_2 
       (.I0(rst),
        .I1(\pc[31]_i_4_n_0 ),
        .I2(\pc[31]_i_5_n_0 ),
        .I3(\pc[31]_i_6_n_0 ),
        .I4(\ex0/p_0_in1_in [12]),
        .I5(ex_jmp_addr[12]),
        .O(jmp_target[12]));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    \pc[13]_i_1 
       (.I0(pc1__0),
        .I1(jmp_enable),
        .I2(Q[12]),
        .I3(\pc_reg[31] [12]),
        .I4(jmp_target[13]),
        .O(D[12]));
  LUT6 #(
    .INIT(64'h45FF454500FF0000)) 
    \pc[13]_i_2 
       (.I0(rst),
        .I1(\pc[31]_i_4_n_0 ),
        .I2(\pc[31]_i_5_n_0 ),
        .I3(\pc[31]_i_6_n_0 ),
        .I4(\ex0/p_0_in1_in [13]),
        .I5(ex_jmp_addr[13]),
        .O(jmp_target[13]));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    \pc[14]_i_1 
       (.I0(pc1__0),
        .I1(jmp_enable),
        .I2(Q[13]),
        .I3(\pc_reg[31] [13]),
        .I4(jmp_target[14]),
        .O(D[13]));
  LUT6 #(
    .INIT(64'h45FF454500FF0000)) 
    \pc[14]_i_2 
       (.I0(rst),
        .I1(\pc[31]_i_4_n_0 ),
        .I2(\pc[31]_i_5_n_0 ),
        .I3(\pc[31]_i_6_n_0 ),
        .I4(\ex0/p_0_in1_in [14]),
        .I5(ex_jmp_addr[14]),
        .O(jmp_target[14]));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    \pc[15]_i_1 
       (.I0(pc1__0),
        .I1(jmp_enable),
        .I2(Q[14]),
        .I3(\pc_reg[31] [14]),
        .I4(jmp_target[15]),
        .O(D[14]));
  LUT6 #(
    .INIT(64'h45FF454500FF0000)) 
    \pc[15]_i_2 
       (.I0(rst),
        .I1(\pc[31]_i_4_n_0 ),
        .I2(\pc[31]_i_5_n_0 ),
        .I3(\pc[31]_i_6_n_0 ),
        .I4(\ex0/p_0_in1_in [15]),
        .I5(ex_jmp_addr[15]),
        .O(jmp_target[15]));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    \pc[16]_i_1 
       (.I0(pc1__0),
        .I1(jmp_enable),
        .I2(Q[15]),
        .I3(\pc_reg[31] [15]),
        .I4(jmp_target[16]),
        .O(D[15]));
  LUT6 #(
    .INIT(64'h45FF454500FF0000)) 
    \pc[16]_i_2 
       (.I0(rst),
        .I1(\pc[31]_i_4_n_0 ),
        .I2(\pc[31]_i_5_n_0 ),
        .I3(\pc[31]_i_6_n_0 ),
        .I4(\ex0/p_0_in1_in [16]),
        .I5(ex_jmp_addr[16]),
        .O(jmp_target[16]));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    \pc[17]_i_1 
       (.I0(pc1__0),
        .I1(jmp_enable),
        .I2(Q[16]),
        .I3(\pc_reg[31] [16]),
        .I4(jmp_target[17]),
        .O(D[16]));
  LUT6 #(
    .INIT(64'h45FF454500FF0000)) 
    \pc[17]_i_2 
       (.I0(rst),
        .I1(\pc[31]_i_4_n_0 ),
        .I2(\pc[31]_i_5_n_0 ),
        .I3(\pc[31]_i_6_n_0 ),
        .I4(\ex0/p_0_in1_in [17]),
        .I5(ex_jmp_addr[17]),
        .O(jmp_target[17]));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    \pc[18]_i_1 
       (.I0(pc1__0),
        .I1(jmp_enable),
        .I2(Q[17]),
        .I3(\pc_reg[31] [17]),
        .I4(jmp_target[18]),
        .O(D[17]));
  LUT6 #(
    .INIT(64'h45FF454500FF0000)) 
    \pc[18]_i_2 
       (.I0(rst),
        .I1(\pc[31]_i_4_n_0 ),
        .I2(\pc[31]_i_5_n_0 ),
        .I3(\pc[31]_i_6_n_0 ),
        .I4(\ex0/p_0_in1_in [18]),
        .I5(ex_jmp_addr[18]),
        .O(jmp_target[18]));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    \pc[19]_i_1 
       (.I0(pc1__0),
        .I1(jmp_enable),
        .I2(Q[18]),
        .I3(\pc_reg[31] [18]),
        .I4(jmp_target[19]),
        .O(D[18]));
  LUT6 #(
    .INIT(64'h45FF454500FF0000)) 
    \pc[19]_i_2 
       (.I0(rst),
        .I1(\pc[31]_i_4_n_0 ),
        .I2(\pc[31]_i_5_n_0 ),
        .I3(\pc[31]_i_6_n_0 ),
        .I4(\ex0/p_0_in1_in [19]),
        .I5(ex_jmp_addr[19]),
        .O(jmp_target[19]));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    \pc[1]_i_1 
       (.I0(pc1__0),
        .I1(jmp_enable),
        .I2(Q[0]),
        .I3(\pc_reg[31] [0]),
        .I4(jmp_target[1]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h45FF454500FF0000)) 
    \pc[1]_i_2 
       (.I0(rst),
        .I1(\pc[31]_i_4_n_0 ),
        .I2(\pc[31]_i_5_n_0 ),
        .I3(\pc[31]_i_6_n_0 ),
        .I4(\ex0/p_0_in1_in [1]),
        .I5(ex_jmp_addr[1]),
        .O(jmp_target[1]));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    \pc[20]_i_1 
       (.I0(pc1__0),
        .I1(jmp_enable),
        .I2(Q[19]),
        .I3(\pc_reg[31] [19]),
        .I4(jmp_target[20]),
        .O(D[19]));
  LUT6 #(
    .INIT(64'h45FF454500FF0000)) 
    \pc[20]_i_2 
       (.I0(rst),
        .I1(\pc[31]_i_4_n_0 ),
        .I2(\pc[31]_i_5_n_0 ),
        .I3(\pc[31]_i_6_n_0 ),
        .I4(\ex0/p_0_in1_in [20]),
        .I5(ex_jmp_addr[20]),
        .O(jmp_target[20]));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    \pc[21]_i_1 
       (.I0(pc1__0),
        .I1(jmp_enable),
        .I2(Q[20]),
        .I3(\pc_reg[31] [20]),
        .I4(jmp_target[21]),
        .O(D[20]));
  LUT6 #(
    .INIT(64'h45FF454500FF0000)) 
    \pc[21]_i_2 
       (.I0(rst),
        .I1(\pc[31]_i_4_n_0 ),
        .I2(\pc[31]_i_5_n_0 ),
        .I3(\pc[31]_i_6_n_0 ),
        .I4(\ex0/p_0_in1_in [21]),
        .I5(ex_jmp_addr[21]),
        .O(jmp_target[21]));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    \pc[22]_i_1 
       (.I0(pc1__0),
        .I1(jmp_enable),
        .I2(Q[21]),
        .I3(\pc_reg[31] [21]),
        .I4(jmp_target[22]),
        .O(D[21]));
  LUT6 #(
    .INIT(64'h45FF454500FF0000)) 
    \pc[22]_i_2 
       (.I0(rst),
        .I1(\pc[31]_i_4_n_0 ),
        .I2(\pc[31]_i_5_n_0 ),
        .I3(\pc[31]_i_6_n_0 ),
        .I4(\ex0/p_0_in1_in [22]),
        .I5(ex_jmp_addr[22]),
        .O(jmp_target[22]));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    \pc[23]_i_1 
       (.I0(pc1__0),
        .I1(jmp_enable),
        .I2(Q[22]),
        .I3(\pc_reg[31] [22]),
        .I4(jmp_target[23]),
        .O(D[22]));
  LUT6 #(
    .INIT(64'h45FF454500FF0000)) 
    \pc[23]_i_2 
       (.I0(rst),
        .I1(\pc[31]_i_4_n_0 ),
        .I2(\pc[31]_i_5_n_0 ),
        .I3(\pc[31]_i_6_n_0 ),
        .I4(\ex0/p_0_in1_in [23]),
        .I5(ex_jmp_addr[23]),
        .O(jmp_target[23]));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    \pc[24]_i_1 
       (.I0(pc1__0),
        .I1(jmp_enable),
        .I2(Q[23]),
        .I3(\pc_reg[31] [23]),
        .I4(jmp_target[24]),
        .O(D[23]));
  LUT6 #(
    .INIT(64'h45FF454500FF0000)) 
    \pc[24]_i_2 
       (.I0(rst),
        .I1(\pc[31]_i_4_n_0 ),
        .I2(\pc[31]_i_5_n_0 ),
        .I3(\pc[31]_i_6_n_0 ),
        .I4(\ex0/p_0_in1_in [24]),
        .I5(ex_jmp_addr[24]),
        .O(jmp_target[24]));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    \pc[25]_i_1 
       (.I0(pc1__0),
        .I1(jmp_enable),
        .I2(Q[24]),
        .I3(\pc_reg[31] [24]),
        .I4(jmp_target[25]),
        .O(D[24]));
  LUT6 #(
    .INIT(64'h45FF454500FF0000)) 
    \pc[25]_i_2 
       (.I0(rst),
        .I1(\pc[31]_i_4_n_0 ),
        .I2(\pc[31]_i_5_n_0 ),
        .I3(\pc[31]_i_6_n_0 ),
        .I4(\ex0/p_0_in1_in [25]),
        .I5(ex_jmp_addr[25]),
        .O(jmp_target[25]));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    \pc[26]_i_1 
       (.I0(pc1__0),
        .I1(jmp_enable),
        .I2(Q[25]),
        .I3(\pc_reg[31] [25]),
        .I4(jmp_target[26]),
        .O(D[25]));
  LUT6 #(
    .INIT(64'h45FF454500FF0000)) 
    \pc[26]_i_2 
       (.I0(rst),
        .I1(\pc[31]_i_4_n_0 ),
        .I2(\pc[31]_i_5_n_0 ),
        .I3(\pc[31]_i_6_n_0 ),
        .I4(\ex0/p_0_in1_in [26]),
        .I5(ex_jmp_addr[26]),
        .O(jmp_target[26]));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    \pc[27]_i_1 
       (.I0(pc1__0),
        .I1(jmp_enable),
        .I2(Q[26]),
        .I3(\pc_reg[31] [26]),
        .I4(jmp_target[27]),
        .O(D[26]));
  LUT6 #(
    .INIT(64'h45FF454500FF0000)) 
    \pc[27]_i_2 
       (.I0(rst),
        .I1(\pc[31]_i_4_n_0 ),
        .I2(\pc[31]_i_5_n_0 ),
        .I3(\pc[31]_i_6_n_0 ),
        .I4(\ex0/p_0_in1_in [27]),
        .I5(ex_jmp_addr[27]),
        .O(jmp_target[27]));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    \pc[28]_i_1 
       (.I0(pc1__0),
        .I1(jmp_enable),
        .I2(Q[27]),
        .I3(\pc_reg[31] [27]),
        .I4(jmp_target[28]),
        .O(D[27]));
  LUT6 #(
    .INIT(64'h45FF454500FF0000)) 
    \pc[28]_i_2 
       (.I0(rst),
        .I1(\pc[31]_i_4_n_0 ),
        .I2(\pc[31]_i_5_n_0 ),
        .I3(\pc[31]_i_6_n_0 ),
        .I4(\ex0/p_0_in1_in [28]),
        .I5(ex_jmp_addr[28]),
        .O(jmp_target[28]));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    \pc[29]_i_1 
       (.I0(pc1__0),
        .I1(jmp_enable),
        .I2(Q[28]),
        .I3(\pc_reg[31] [28]),
        .I4(jmp_target[29]),
        .O(D[28]));
  LUT6 #(
    .INIT(64'h45FF454500FF0000)) 
    \pc[29]_i_2 
       (.I0(rst),
        .I1(\pc[31]_i_4_n_0 ),
        .I2(\pc[31]_i_5_n_0 ),
        .I3(\pc[31]_i_6_n_0 ),
        .I4(\ex0/p_0_in1_in [29]),
        .I5(ex_jmp_addr[29]),
        .O(jmp_target[29]));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    \pc[2]_i_1 
       (.I0(pc1__0),
        .I1(jmp_enable),
        .I2(Q[1]),
        .I3(\pc_reg[31] [1]),
        .I4(rst_reg),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h45FF454500FF0000)) 
    \pc[2]_i_2 
       (.I0(rst),
        .I1(\pc[31]_i_4_n_0 ),
        .I2(\pc[31]_i_5_n_0 ),
        .I3(\pc[31]_i_6_n_0 ),
        .I4(\ex0/p_0_in1_in [2]),
        .I5(ex_jmp_addr[2]),
        .O(rst_reg));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    \pc[2]_rep__0_i_1 
       (.I0(pc1__0),
        .I1(jmp_enable),
        .I2(Q[1]),
        .I3(\pc_reg[31] [1]),
        .I4(rst_reg),
        .O(\npc_reg[2]_0 ));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    \pc[2]_rep_i_1 
       (.I0(pc1__0),
        .I1(jmp_enable),
        .I2(Q[1]),
        .I3(\pc_reg[31] [1]),
        .I4(rst_reg),
        .O(\npc_reg[2] ));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    \pc[30]_i_1 
       (.I0(pc1__0),
        .I1(jmp_enable),
        .I2(Q[29]),
        .I3(\pc_reg[31] [29]),
        .I4(jmp_target[30]),
        .O(D[29]));
  LUT6 #(
    .INIT(64'h45FF454500FF0000)) 
    \pc[30]_i_2 
       (.I0(rst),
        .I1(\pc[31]_i_4_n_0 ),
        .I2(\pc[31]_i_5_n_0 ),
        .I3(\pc[31]_i_6_n_0 ),
        .I4(\ex0/p_0_in1_in [30]),
        .I5(ex_jmp_addr[30]),
        .O(jmp_target[30]));
  LUT3 #(
    .INIT(8'hFE)) 
    \pc[31]_i_10 
       (.I0(\ex0/beq ),
        .I1(ctrlsel_o[2]),
        .I2(ctrlsel_o[1]),
        .O(\pc[31]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'h5104)) 
    \pc[31]_i_11 
       (.I0(ctrlsel_o[3]),
        .I1(ctrlsel_o[1]),
        .I2(ctrlsel_o[2]),
        .I3(ctrlsel_o[0]),
        .O(\pc[31]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    \pc[31]_i_2 
       (.I0(pc1__0),
        .I1(jmp_enable),
        .I2(Q[30]),
        .I3(\pc_reg[31] [30]),
        .I4(jmp_target[31]),
        .O(D[30]));
  LUT6 #(
    .INIT(64'h45FF454500FF0000)) 
    \pc[31]_i_3 
       (.I0(rst),
        .I1(\pc[31]_i_4_n_0 ),
        .I2(\pc[31]_i_5_n_0 ),
        .I3(\pc[31]_i_6_n_0 ),
        .I4(\ex0/p_0_in1_in [31]),
        .I5(ex_jmp_addr[31]),
        .O(jmp_target[31]));
  LUT6 #(
    .INIT(64'h0000220000002220)) 
    \pc[31]_i_4 
       (.I0(\pc[31]_i_8_n_0 ),
        .I1(ctrlsel_o[0]),
        .I2(\ex0/beq ),
        .I3(ctrlsel_o[2]),
        .I4(ctrlsel_o[3]),
        .I5(ctrlsel_o[1]),
        .O(\pc[31]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFBEBB)) 
    \pc[31]_i_5 
       (.I0(\pc[31]_i_9_n_0 ),
        .I1(ctrlsel_o[0]),
        .I2(ctrlsel_o[2]),
        .I3(ctrlsel_o[1]),
        .I4(ctrlsel_o[3]),
        .O(\pc[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF5555CCC0)) 
    \pc[31]_i_6 
       (.I0(\pc[31]_i_9_n_0 ),
        .I1(\pc[31]_i_8_n_0 ),
        .I2(ctrlsel_o[3]),
        .I3(\pc[31]_i_10_n_0 ),
        .I4(\pc[31]_i_11_n_0 ),
        .I5(rst),
        .O(\pc[31]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFEFFCEFF)) 
    \pc[31]_i_8 
       (.I0(\ex0/p_2_in ),
        .I1(ctrlsel_o[3]),
        .I2(ctrlsel_o[1]),
        .I3(ctrlsel_o[2]),
        .I4(\ex0/p_1_in ),
        .O(\pc[31]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000AA000000330F)) 
    \pc[31]_i_9 
       (.I0(\ex0/p_1_in ),
        .I1(\ex0/bge ),
        .I2(\ex0/bne ),
        .I3(ctrlsel_o[2]),
        .I4(ctrlsel_o[3]),
        .I5(ctrlsel_o[1]),
        .O(\pc[31]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    \pc[3]_i_1 
       (.I0(pc1__0),
        .I1(jmp_enable),
        .I2(Q[2]),
        .I3(\pc_reg[31] [2]),
        .I4(jmp_target[3]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h45FF454500FF0000)) 
    \pc[3]_i_2 
       (.I0(rst),
        .I1(\pc[31]_i_4_n_0 ),
        .I2(\pc[31]_i_5_n_0 ),
        .I3(\pc[31]_i_6_n_0 ),
        .I4(\ex0/p_0_in1_in [3]),
        .I5(ex_jmp_addr[3]),
        .O(jmp_target[3]));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    \pc[3]_rep_i_1 
       (.I0(pc1__0),
        .I1(jmp_enable),
        .I2(Q[2]),
        .I3(\pc_reg[31] [2]),
        .I4(jmp_target[3]),
        .O(\npc_reg[3] ));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    \pc[4]_i_1 
       (.I0(pc1__0),
        .I1(jmp_enable),
        .I2(Q[3]),
        .I3(\pc_reg[31] [3]),
        .I4(jmp_target[4]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h45FF454500FF0000)) 
    \pc[4]_i_2 
       (.I0(rst),
        .I1(\pc[31]_i_4_n_0 ),
        .I2(\pc[31]_i_5_n_0 ),
        .I3(\pc[31]_i_6_n_0 ),
        .I4(\ex0/p_0_in1_in [4]),
        .I5(ex_jmp_addr[4]),
        .O(jmp_target[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \pc[4]_i_4 
       (.I0(ex_pc[2]),
        .O(\pc[4]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    \pc[5]_i_1 
       (.I0(pc1__0),
        .I1(jmp_enable),
        .I2(Q[4]),
        .I3(\pc_reg[31] [4]),
        .I4(jmp_target[5]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'h45FF454500FF0000)) 
    \pc[5]_i_2 
       (.I0(rst),
        .I1(\pc[31]_i_4_n_0 ),
        .I2(\pc[31]_i_5_n_0 ),
        .I3(\pc[31]_i_6_n_0 ),
        .I4(\ex0/p_0_in1_in [5]),
        .I5(ex_jmp_addr[5]),
        .O(jmp_target[5]));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    \pc[6]_i_1 
       (.I0(pc1__0),
        .I1(jmp_enable),
        .I2(Q[5]),
        .I3(\pc_reg[31] [5]),
        .I4(jmp_target[6]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'h45FF454500FF0000)) 
    \pc[6]_i_2 
       (.I0(rst),
        .I1(\pc[31]_i_4_n_0 ),
        .I2(\pc[31]_i_5_n_0 ),
        .I3(\pc[31]_i_6_n_0 ),
        .I4(\ex0/p_0_in1_in [6]),
        .I5(ex_jmp_addr[6]),
        .O(jmp_target[6]));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    \pc[7]_i_1 
       (.I0(pc1__0),
        .I1(jmp_enable),
        .I2(Q[6]),
        .I3(\pc_reg[31] [6]),
        .I4(jmp_target[7]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'h45FF454500FF0000)) 
    \pc[7]_i_2 
       (.I0(rst),
        .I1(\pc[31]_i_4_n_0 ),
        .I2(\pc[31]_i_5_n_0 ),
        .I3(\pc[31]_i_6_n_0 ),
        .I4(\ex0/p_0_in1_in [7]),
        .I5(ex_jmp_addr[7]),
        .O(jmp_target[7]));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    \pc[8]_i_1 
       (.I0(pc1__0),
        .I1(jmp_enable),
        .I2(Q[7]),
        .I3(\pc_reg[31] [7]),
        .I4(jmp_target[8]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'h45FF454500FF0000)) 
    \pc[8]_i_2 
       (.I0(rst),
        .I1(\pc[31]_i_4_n_0 ),
        .I2(\pc[31]_i_5_n_0 ),
        .I3(\pc[31]_i_6_n_0 ),
        .I4(\ex0/p_0_in1_in [8]),
        .I5(ex_jmp_addr[8]),
        .O(jmp_target[8]));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    \pc[9]_i_1 
       (.I0(pc1__0),
        .I1(jmp_enable),
        .I2(Q[8]),
        .I3(\pc_reg[31] [8]),
        .I4(jmp_target[9]),
        .O(D[8]));
  LUT6 #(
    .INIT(64'h45FF454500FF0000)) 
    \pc[9]_i_2 
       (.I0(rst),
        .I1(\pc[31]_i_4_n_0 ),
        .I2(\pc[31]_i_5_n_0 ),
        .I3(\pc[31]_i_6_n_0 ),
        .I4(\ex0/p_0_in1_in [9]),
        .I5(ex_jmp_addr[9]),
        .O(jmp_target[9]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \pc_reg[12]_i_3 
       (.CI(\pc_reg[8]_i_3_n_0 ),
        .CO({\pc_reg[12]_i_3_n_0 ,\pc_reg[12]_i_3_n_1 ,\pc_reg[12]_i_3_n_2 ,\pc_reg[12]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\ex0/p_0_in1_in [12:9]),
        .S(ex_pc[12:9]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \pc_reg[16]_i_3 
       (.CI(\pc_reg[12]_i_3_n_0 ),
        .CO({\pc_reg[16]_i_3_n_0 ,\pc_reg[16]_i_3_n_1 ,\pc_reg[16]_i_3_n_2 ,\pc_reg[16]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\ex0/p_0_in1_in [16:13]),
        .S(ex_pc[16:13]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \pc_reg[20]_i_3 
       (.CI(\pc_reg[16]_i_3_n_0 ),
        .CO({\pc_reg[20]_i_3_n_0 ,\pc_reg[20]_i_3_n_1 ,\pc_reg[20]_i_3_n_2 ,\pc_reg[20]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\ex0/p_0_in1_in [20:17]),
        .S(ex_pc[20:17]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \pc_reg[24]_i_3 
       (.CI(\pc_reg[20]_i_3_n_0 ),
        .CO({\pc_reg[24]_i_3_n_0 ,\pc_reg[24]_i_3_n_1 ,\pc_reg[24]_i_3_n_2 ,\pc_reg[24]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\ex0/p_0_in1_in [24:21]),
        .S(ex_pc[24:21]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \pc_reg[28]_i_3 
       (.CI(\pc_reg[24]_i_3_n_0 ),
        .CO({\pc_reg[28]_i_3_n_0 ,\pc_reg[28]_i_3_n_1 ,\pc_reg[28]_i_3_n_2 ,\pc_reg[28]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\ex0/p_0_in1_in [28:25]),
        .S(ex_pc[28:25]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \pc_reg[31]_i_7 
       (.CI(\pc_reg[28]_i_3_n_0 ),
        .CO({\NLW_pc_reg[31]_i_7_CO_UNCONNECTED [3:2],\pc_reg[31]_i_7_n_2 ,\pc_reg[31]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_pc_reg[31]_i_7_O_UNCONNECTED [3],\ex0/p_0_in1_in [31:29]}),
        .S({1'b0,ex_pc[31:29]}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \pc_reg[4]_i_3 
       (.CI(1'b0),
        .CO({\pc_reg[4]_i_3_n_0 ,\pc_reg[4]_i_3_n_1 ,\pc_reg[4]_i_3_n_2 ,\pc_reg[4]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,ex_pc[2],1'b0}),
        .O(\ex0/p_0_in1_in [4:1]),
        .S({ex_pc[4:3],\pc[4]_i_4_n_0 ,ex_pc[1]}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \pc_reg[8]_i_3 
       (.CI(\pc_reg[4]_i_3_n_0 ),
        .CO({\pc_reg[8]_i_3_n_0 ,\pc_reg[8]_i_3_n_1 ,\pc_reg[8]_i_3_n_2 ,\pc_reg[8]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\ex0/p_0_in1_in [8:5]),
        .S(ex_pc[8:5]));
endmodule

module if_id
   (\ex_reg1[31]_i_2_0 ,
    id_reg1,
    rst_reg,
    rst_reg_0,
    \id_inst_reg[5]_0 ,
    \id_inst_reg[13]_0 ,
    \id_inst_reg[31]_0 ,
    rst_reg_1,
    \wb_rd_data_reg[29] ,
    rst_reg_2,
    rst_reg_3,
    rst_reg_4,
    rst_reg_5,
    rst_reg_6,
    rst_reg_7,
    \wb_rd_data_reg[31] ,
    reg2_read_enable,
    rst_reg_8,
    rst_reg_9,
    rst_reg_10,
    rst_reg_11,
    rst_reg_12,
    \wb_rd_data_reg[0] ,
    \wb_rd_data_reg[1] ,
    \wb_rd_data_reg[2] ,
    \wb_rd_data_reg[3] ,
    \wb_rd_data_reg[4] ,
    \id_inst_reg[30]_0 ,
    reg1_read_enable,
    \id_inst_reg[12]_0 ,
    \id_inst_reg[13]_1 ,
    \id_inst_reg[14]_0 ,
    \id_inst_reg[15]_0 ,
    \id_inst_reg[16]_0 ,
    \id_inst_reg[17]_0 ,
    \id_inst_reg[18]_0 ,
    \id_inst_reg[19]_0 ,
    \id_inst_reg[20]_0 ,
    \id_inst_reg[21]_0 ,
    \id_inst_reg[22]_0 ,
    \id_inst_reg[23]_0 ,
    \id_inst_reg[24]_0 ,
    \id_inst_reg[25]_0 ,
    \id_inst_reg[26]_0 ,
    \id_inst_reg[27]_0 ,
    \id_inst_reg[28]_0 ,
    \id_inst_reg[29]_0 ,
    \id_inst_reg[30]_1 ,
    _flush_id_reg,
    \id_pc_reg[31]_0 ,
    \id_inst_reg[3]_0 ,
    \id_inst_reg[0]_0 ,
    \id_inst_reg[12]_1 ,
    \id_inst_reg[4]_0 ,
    \id_inst_reg[0]_1 ,
    \id_inst_reg[3]_1 ,
    \id_inst_reg[3]_2 ,
    rst_reg_13,
    if_flushed,
    S,
    \id_pc_reg[31]_1 ,
    DI,
    rst_reg_14,
    rst_reg_15,
    rst_reg_16,
    rst_reg_17,
    rst_reg_18,
    rst_reg_19,
    rst_reg_20,
    rst_reg_21,
    \id_inst_reg[31]_1 ,
    \id_inst_reg[23]_1 ,
    \id_inst_reg[27]_1 ,
    \id_inst_reg[31]_2 ,
    \id_inst_reg[11]_0 ,
    \id_inst_reg[28]_1 ,
    \id_inst_reg[31]_3 ,
    \id_inst_reg[31]_4 ,
    \id_inst_reg[31]_5 ,
    \id_inst_reg[31]_6 ,
    \id_inst_reg[31]_7 ,
    \id_prediction_reg[31]_0 ,
    Q,
    write_enable,
    \ex_Imm_reg[0] ,
    data4,
    rst,
    \ex_reg1_reg[0] ,
    \ex_reg1_reg[0]_0 ,
    \ex_reg2_reg[31] ,
    \ex_reg1_reg[1] ,
    \ex_reg1_reg[1]_0 ,
    \ex_reg1_reg[2] ,
    \ex_reg1_reg[2]_0 ,
    \ex_reg1_reg[3] ,
    \ex_reg1_reg[3]_0 ,
    \ex_reg1_reg[4] ,
    \ex_reg1_reg[4]_0 ,
    \ex_reg1_reg[5] ,
    \ex_reg1_reg[5]_0 ,
    \ex_reg1_reg[6] ,
    \ex_reg1_reg[6]_0 ,
    \ex_reg1_reg[7] ,
    \ex_reg1_reg[7]_0 ,
    \ex_reg1_reg[8] ,
    \ex_reg1_reg[8]_0 ,
    \ex_reg1_reg[9] ,
    \ex_reg1_reg[9]_0 ,
    \ex_reg1_reg[10] ,
    \ex_reg1_reg[10]_0 ,
    \ex_reg1_reg[11] ,
    \ex_reg1_reg[11]_0 ,
    \ex_reg1_reg[12] ,
    \ex_reg1_reg[12]_0 ,
    \ex_reg1_reg[13] ,
    \ex_reg1_reg[13]_0 ,
    \ex_reg1_reg[14] ,
    \ex_reg1_reg[14]_0 ,
    \ex_reg1_reg[15] ,
    \ex_reg1_reg[15]_0 ,
    \ex_reg1_reg[16] ,
    \ex_reg1_reg[16]_0 ,
    \ex_reg1_reg[17] ,
    \ex_reg1_reg[17]_0 ,
    \ex_reg1_reg[18] ,
    \ex_reg1_reg[18]_0 ,
    \ex_reg1_reg[19] ,
    \ex_reg1_reg[19]_0 ,
    \ex_reg1_reg[20] ,
    \ex_reg1_reg[20]_0 ,
    \ex_reg1_reg[21] ,
    \ex_reg1_reg[21]_0 ,
    \ex_reg1_reg[22] ,
    \ex_reg1_reg[22]_0 ,
    \ex_reg1_reg[23] ,
    \ex_reg1_reg[23]_0 ,
    \ex_reg1_reg[24] ,
    \ex_reg1_reg[24]_0 ,
    \ex_reg1_reg[25] ,
    \ex_reg1_reg[25]_0 ,
    \ex_reg1_reg[26] ,
    \ex_reg1_reg[26]_0 ,
    \ex_reg1_reg[27] ,
    \ex_reg1_reg[27]_0 ,
    \ex_reg1_reg[28] ,
    \ex_reg1_reg[28]_0 ,
    \ex_reg1_reg[29] ,
    \ex_reg1_reg[29]_0 ,
    \ex_reg1[30]_i_2_0 ,
    \ex_reg1[30]_i_2_1 ,
    \ex_reg1[31]_i_2_1 ,
    \ex_reg1[31]_i_2_2 ,
    \ex_reg2[0]_i_2_0 ,
    \ex_reg2[0]_i_2_1 ,
    \ex_reg2[1]_i_2_0 ,
    \ex_reg2[1]_i_2_1 ,
    \ex_reg2[2]_i_2_0 ,
    \ex_reg2[2]_i_2_1 ,
    \ex_reg2[3]_i_2_0 ,
    \ex_reg2[3]_i_2_1 ,
    \ex_reg2[4]_i_2_0 ,
    \ex_reg2[4]_i_2_1 ,
    \ex_reg2[5]_i_3 ,
    \ex_reg2[5]_i_3_0 ,
    \ex_reg2[6]_i_3 ,
    \ex_reg2[6]_i_3_0 ,
    \ex_reg2[7]_i_4 ,
    \ex_reg2[7]_i_4_0 ,
    \ex_reg2[8]_i_3 ,
    \ex_reg2[8]_i_3_0 ,
    \ex_reg2[9]_i_3 ,
    \ex_reg2[9]_i_3_0 ,
    \ex_reg2[10]_i_4 ,
    \ex_reg2[10]_i_4_0 ,
    \ex_reg2_reg[11] ,
    \ex_reg2_reg[11]_0 ,
    \ex_reg2_reg[12] ,
    \ex_reg2_reg[12]_0 ,
    \ex_reg2_reg[13] ,
    \ex_reg2_reg[13]_0 ,
    \ex_reg2_reg[14] ,
    \ex_reg2_reg[14]_0 ,
    \ex_reg2_reg[15] ,
    \ex_reg2_reg[15]_0 ,
    \ex_reg2_reg[16] ,
    \ex_reg2_reg[16]_0 ,
    \ex_reg2_reg[17] ,
    \ex_reg2_reg[17]_0 ,
    \ex_reg2_reg[18] ,
    \ex_reg2_reg[18]_0 ,
    \ex_reg2_reg[19] ,
    \ex_reg2_reg[19]_0 ,
    \ex_reg2_reg[20] ,
    \ex_reg2_reg[20]_0 ,
    \ex_reg2_reg[21] ,
    \ex_reg2_reg[21]_0 ,
    \ex_reg2_reg[22] ,
    \ex_reg2_reg[22]_0 ,
    \ex_reg2_reg[23] ,
    \ex_reg2_reg[23]_0 ,
    \ex_reg2_reg[24] ,
    \ex_reg2_reg[24]_0 ,
    \ex_reg2_reg[25] ,
    \ex_reg2_reg[25]_0 ,
    \ex_reg2_reg[26] ,
    \ex_reg2_reg[26]_0 ,
    \ex_reg2_reg[27] ,
    \ex_reg2_reg[27]_0 ,
    \ex_reg2_reg[28] ,
    \ex_reg2_reg[28]_0 ,
    \ex_reg2_reg[29] ,
    \ex_reg2_reg[29]_0 ,
    \ex_reg2_reg[30] ,
    \ex_reg2_reg[30]_0 ,
    \ex_reg2_reg[31]_0 ,
    \ex_reg2_reg[31]_1 ,
    \ex_reg1_reg[31] ,
    D,
    flush_id,
    reg216_out,
    reg21__0,
    \ex_reg2_reg[5] ,
    \ex_reg2_reg[5]_0 ,
    \ex_reg2_reg[6] ,
    \ex_reg2_reg[7] ,
    \ex_reg2_reg[8] ,
    \ex_reg2_reg[8]_0 ,
    \ex_reg2_reg[9] ,
    \ex_reg2_reg[10] ,
    reg118_out,
    reg11__0,
    \ex_reg2_reg[10]_0 ,
    \ex_jmp_addr_reg[31] ,
    O,
    jmp_addr1_carry,
    jmp_addr1_carry_0,
    jmp_addr1_carry_1,
    jmp_addr1_carry_2,
    jmp_addr1_carry__0,
    jmp_addr1_carry__0_0,
    jmp_addr1_carry__0_1,
    jmp_addr1_carry__0_2,
    jmp_addr1_carry__1,
    jmp_addr1_carry__1_0,
    jmp_addr1_carry__1_1,
    jmp_addr1_carry__1_2,
    SR,
    \id_inst_reg[0]_2 ,
    \id_inst_reg[31]_8 ,
    EXCLK_IBUF_BUFG,
    \id_pc_reg[31]_2 ,
    E,
    \id_prediction_reg[31]_1 );
  output [1:0]\ex_reg1[31]_i_2_0 ;
  output [17:0]id_reg1;
  output rst_reg;
  output rst_reg_0;
  output [31:0]\id_inst_reg[5]_0 ;
  output \id_inst_reg[13]_0 ;
  output [16:0]\id_inst_reg[31]_0 ;
  output [4:0]rst_reg_1;
  output [29:0]\wb_rd_data_reg[29] ;
  output rst_reg_2;
  output rst_reg_3;
  output rst_reg_4;
  output rst_reg_5;
  output rst_reg_6;
  output rst_reg_7;
  output [26:0]\wb_rd_data_reg[31] ;
  output reg2_read_enable;
  output rst_reg_8;
  output rst_reg_9;
  output rst_reg_10;
  output rst_reg_11;
  output [1:0]rst_reg_12;
  output \wb_rd_data_reg[0] ;
  output \wb_rd_data_reg[1] ;
  output \wb_rd_data_reg[2] ;
  output \wb_rd_data_reg[3] ;
  output \wb_rd_data_reg[4] ;
  output [5:0]\id_inst_reg[30]_0 ;
  output reg1_read_enable;
  output \id_inst_reg[12]_0 ;
  output \id_inst_reg[13]_1 ;
  output \id_inst_reg[14]_0 ;
  output \id_inst_reg[15]_0 ;
  output \id_inst_reg[16]_0 ;
  output \id_inst_reg[17]_0 ;
  output \id_inst_reg[18]_0 ;
  output \id_inst_reg[19]_0 ;
  output \id_inst_reg[20]_0 ;
  output \id_inst_reg[21]_0 ;
  output \id_inst_reg[22]_0 ;
  output \id_inst_reg[23]_0 ;
  output \id_inst_reg[24]_0 ;
  output \id_inst_reg[25]_0 ;
  output \id_inst_reg[26]_0 ;
  output \id_inst_reg[27]_0 ;
  output \id_inst_reg[28]_0 ;
  output \id_inst_reg[29]_0 ;
  output \id_inst_reg[30]_1 ;
  output _flush_id_reg;
  output \id_pc_reg[31]_0 ;
  output [3:0]\id_inst_reg[3]_0 ;
  output [2:0]\id_inst_reg[0]_0 ;
  output [3:0]\id_inst_reg[12]_1 ;
  output \id_inst_reg[4]_0 ;
  output [3:0]\id_inst_reg[0]_1 ;
  output [3:0]\id_inst_reg[3]_1 ;
  output \id_inst_reg[3]_2 ;
  output rst_reg_13;
  output if_flushed;
  output [0:0]S;
  output [30:0]\id_pc_reg[31]_1 ;
  output [0:0]DI;
  output rst_reg_14;
  output rst_reg_15;
  output rst_reg_16;
  output rst_reg_17;
  output rst_reg_18;
  output rst_reg_19;
  output rst_reg_20;
  output rst_reg_21;
  output [2:0]\id_inst_reg[31]_1 ;
  output [3:0]\id_inst_reg[23]_1 ;
  output [3:0]\id_inst_reg[27]_1 ;
  output [3:0]\id_inst_reg[31]_2 ;
  output [3:0]\id_inst_reg[11]_0 ;
  output [3:0]\id_inst_reg[28]_1 ;
  output [3:0]\id_inst_reg[31]_3 ;
  output [3:0]\id_inst_reg[31]_4 ;
  output [3:0]\id_inst_reg[31]_5 ;
  output [3:0]\id_inst_reg[31]_6 ;
  output [3:0]\id_inst_reg[31]_7 ;
  output [30:0]\id_prediction_reg[31]_0 ;
  input [4:0]Q;
  input write_enable;
  input \ex_Imm_reg[0] ;
  input [30:0]data4;
  input rst;
  input \ex_reg1_reg[0] ;
  input \ex_reg1_reg[0]_0 ;
  input [31:0]\ex_reg2_reg[31] ;
  input \ex_reg1_reg[1] ;
  input \ex_reg1_reg[1]_0 ;
  input \ex_reg1_reg[2] ;
  input \ex_reg1_reg[2]_0 ;
  input \ex_reg1_reg[3] ;
  input \ex_reg1_reg[3]_0 ;
  input \ex_reg1_reg[4] ;
  input \ex_reg1_reg[4]_0 ;
  input \ex_reg1_reg[5] ;
  input \ex_reg1_reg[5]_0 ;
  input \ex_reg1_reg[6] ;
  input \ex_reg1_reg[6]_0 ;
  input \ex_reg1_reg[7] ;
  input \ex_reg1_reg[7]_0 ;
  input \ex_reg1_reg[8] ;
  input \ex_reg1_reg[8]_0 ;
  input \ex_reg1_reg[9] ;
  input \ex_reg1_reg[9]_0 ;
  input \ex_reg1_reg[10] ;
  input \ex_reg1_reg[10]_0 ;
  input \ex_reg1_reg[11] ;
  input \ex_reg1_reg[11]_0 ;
  input \ex_reg1_reg[12] ;
  input \ex_reg1_reg[12]_0 ;
  input \ex_reg1_reg[13] ;
  input \ex_reg1_reg[13]_0 ;
  input \ex_reg1_reg[14] ;
  input \ex_reg1_reg[14]_0 ;
  input \ex_reg1_reg[15] ;
  input \ex_reg1_reg[15]_0 ;
  input \ex_reg1_reg[16] ;
  input \ex_reg1_reg[16]_0 ;
  input \ex_reg1_reg[17] ;
  input \ex_reg1_reg[17]_0 ;
  input \ex_reg1_reg[18] ;
  input \ex_reg1_reg[18]_0 ;
  input \ex_reg1_reg[19] ;
  input \ex_reg1_reg[19]_0 ;
  input \ex_reg1_reg[20] ;
  input \ex_reg1_reg[20]_0 ;
  input \ex_reg1_reg[21] ;
  input \ex_reg1_reg[21]_0 ;
  input \ex_reg1_reg[22] ;
  input \ex_reg1_reg[22]_0 ;
  input \ex_reg1_reg[23] ;
  input \ex_reg1_reg[23]_0 ;
  input \ex_reg1_reg[24] ;
  input \ex_reg1_reg[24]_0 ;
  input \ex_reg1_reg[25] ;
  input \ex_reg1_reg[25]_0 ;
  input \ex_reg1_reg[26] ;
  input \ex_reg1_reg[26]_0 ;
  input \ex_reg1_reg[27] ;
  input \ex_reg1_reg[27]_0 ;
  input \ex_reg1_reg[28] ;
  input \ex_reg1_reg[28]_0 ;
  input \ex_reg1_reg[29] ;
  input \ex_reg1_reg[29]_0 ;
  input \ex_reg1[30]_i_2_0 ;
  input \ex_reg1[30]_i_2_1 ;
  input \ex_reg1[31]_i_2_1 ;
  input \ex_reg1[31]_i_2_2 ;
  input \ex_reg2[0]_i_2_0 ;
  input \ex_reg2[0]_i_2_1 ;
  input \ex_reg2[1]_i_2_0 ;
  input \ex_reg2[1]_i_2_1 ;
  input \ex_reg2[2]_i_2_0 ;
  input \ex_reg2[2]_i_2_1 ;
  input \ex_reg2[3]_i_2_0 ;
  input \ex_reg2[3]_i_2_1 ;
  input \ex_reg2[4]_i_2_0 ;
  input \ex_reg2[4]_i_2_1 ;
  input \ex_reg2[5]_i_3 ;
  input \ex_reg2[5]_i_3_0 ;
  input \ex_reg2[6]_i_3 ;
  input \ex_reg2[6]_i_3_0 ;
  input \ex_reg2[7]_i_4 ;
  input \ex_reg2[7]_i_4_0 ;
  input \ex_reg2[8]_i_3 ;
  input \ex_reg2[8]_i_3_0 ;
  input \ex_reg2[9]_i_3 ;
  input \ex_reg2[9]_i_3_0 ;
  input \ex_reg2[10]_i_4 ;
  input \ex_reg2[10]_i_4_0 ;
  input \ex_reg2_reg[11] ;
  input \ex_reg2_reg[11]_0 ;
  input \ex_reg2_reg[12] ;
  input \ex_reg2_reg[12]_0 ;
  input \ex_reg2_reg[13] ;
  input \ex_reg2_reg[13]_0 ;
  input \ex_reg2_reg[14] ;
  input \ex_reg2_reg[14]_0 ;
  input \ex_reg2_reg[15] ;
  input \ex_reg2_reg[15]_0 ;
  input \ex_reg2_reg[16] ;
  input \ex_reg2_reg[16]_0 ;
  input \ex_reg2_reg[17] ;
  input \ex_reg2_reg[17]_0 ;
  input \ex_reg2_reg[18] ;
  input \ex_reg2_reg[18]_0 ;
  input \ex_reg2_reg[19] ;
  input \ex_reg2_reg[19]_0 ;
  input \ex_reg2_reg[20] ;
  input \ex_reg2_reg[20]_0 ;
  input \ex_reg2_reg[21] ;
  input \ex_reg2_reg[21]_0 ;
  input \ex_reg2_reg[22] ;
  input \ex_reg2_reg[22]_0 ;
  input \ex_reg2_reg[23] ;
  input \ex_reg2_reg[23]_0 ;
  input \ex_reg2_reg[24] ;
  input \ex_reg2_reg[24]_0 ;
  input \ex_reg2_reg[25] ;
  input \ex_reg2_reg[25]_0 ;
  input \ex_reg2_reg[26] ;
  input \ex_reg2_reg[26]_0 ;
  input \ex_reg2_reg[27] ;
  input \ex_reg2_reg[27]_0 ;
  input \ex_reg2_reg[28] ;
  input \ex_reg2_reg[28]_0 ;
  input \ex_reg2_reg[29] ;
  input \ex_reg2_reg[29]_0 ;
  input \ex_reg2_reg[30] ;
  input \ex_reg2_reg[30]_0 ;
  input \ex_reg2_reg[31]_0 ;
  input \ex_reg2_reg[31]_1 ;
  input [31:0]\ex_reg1_reg[31] ;
  input [22:0]D;
  input flush_id;
  input reg216_out;
  input reg21__0;
  input \ex_reg2_reg[5] ;
  input \ex_reg2_reg[5]_0 ;
  input \ex_reg2_reg[6] ;
  input \ex_reg2_reg[7] ;
  input \ex_reg2_reg[8] ;
  input \ex_reg2_reg[8]_0 ;
  input \ex_reg2_reg[9] ;
  input \ex_reg2_reg[10] ;
  input reg118_out;
  input reg11__0;
  input \ex_reg2_reg[10]_0 ;
  input [3:0]\ex_jmp_addr_reg[31] ;
  input [2:0]O;
  input jmp_addr1_carry;
  input jmp_addr1_carry_0;
  input jmp_addr1_carry_1;
  input jmp_addr1_carry_2;
  input jmp_addr1_carry__0;
  input jmp_addr1_carry__0_0;
  input jmp_addr1_carry__0_1;
  input jmp_addr1_carry__0_2;
  input jmp_addr1_carry__1;
  input jmp_addr1_carry__1_0;
  input jmp_addr1_carry__1_1;
  input jmp_addr1_carry__1_2;
  input [0:0]SR;
  input \id_inst_reg[0]_2 ;
  input [31:0]\id_inst_reg[31]_8 ;
  input EXCLK_IBUF_BUFG;
  input [30:0]\id_pc_reg[31]_2 ;
  input [0:0]E;
  input [30:0]\id_prediction_reg[31]_1 ;

  wire [22:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire EXCLK_IBUF_BUFG;
  wire [2:0]O;
  wire [4:0]Q;
  wire [0:0]S;
  wire [0:0]SR;
  wire _flush_id_reg;
  wire [30:0]data4;
  wire \ex_Imm[0]_i_2_n_0 ;
  wire \ex_Imm[0]_i_3_n_0 ;
  wire \ex_Imm[10]_i_2_n_0 ;
  wire \ex_Imm[30]_i_3_n_0 ;
  wire \ex_Imm[31]_i_2_n_0 ;
  wire \ex_Imm[31]_i_4_n_0 ;
  wire \ex_Imm_reg[0] ;
  wire \ex_aluop[0]_i_2_n_0 ;
  wire \ex_aluop[0]_i_3_n_0 ;
  wire \ex_aluop[0]_i_4_n_0 ;
  wire \ex_aluop[2]_i_2_n_0 ;
  wire \ex_aluop[2]_i_3_n_0 ;
  wire \ex_aluop[2]_i_4_n_0 ;
  wire \ex_aluop[2]_i_5_n_0 ;
  wire \ex_aluop[3]_i_2_n_0 ;
  wire \ex_aluop[3]_i_3_n_0 ;
  wire \ex_aluop[3]_i_4_n_0 ;
  wire \ex_aluop[3]_i_5_n_0 ;
  wire \ex_aluop[3]_i_6_n_0 ;
  wire \ex_aluop[3]_i_7_n_0 ;
  wire \ex_alusel[1]_i_2_n_0 ;
  wire \ex_alusel[2]_i_2_n_0 ;
  wire \ex_alusel[2]_i_3_n_0 ;
  wire \ex_jmp_addr[1]_i_2_n_0 ;
  wire [3:0]\ex_jmp_addr_reg[31] ;
  wire \ex_rd[4]_i_2_n_0 ;
  wire ex_rd_enable_i_2_n_0;
  wire ex_rd_enable_i_3_n_0;
  wire ex_rd_enable_i_4_n_0;
  wire \ex_reg1[29]_i_10_n_0 ;
  wire \ex_reg1[29]_i_19_n_0 ;
  wire \ex_reg1[29]_i_7_n_0 ;
  wire \ex_reg1[29]_i_9_n_0 ;
  wire \ex_reg1[30]_i_2_0 ;
  wire \ex_reg1[30]_i_2_1 ;
  wire [1:0]\ex_reg1[31]_i_2_0 ;
  wire \ex_reg1[31]_i_2_1 ;
  wire \ex_reg1[31]_i_2_2 ;
  wire \ex_reg1_reg[0] ;
  wire \ex_reg1_reg[0]_0 ;
  wire \ex_reg1_reg[10] ;
  wire \ex_reg1_reg[10]_0 ;
  wire \ex_reg1_reg[11] ;
  wire \ex_reg1_reg[11]_0 ;
  wire \ex_reg1_reg[12] ;
  wire \ex_reg1_reg[12]_0 ;
  wire \ex_reg1_reg[13] ;
  wire \ex_reg1_reg[13]_0 ;
  wire \ex_reg1_reg[14] ;
  wire \ex_reg1_reg[14]_0 ;
  wire \ex_reg1_reg[15] ;
  wire \ex_reg1_reg[15]_0 ;
  wire \ex_reg1_reg[16] ;
  wire \ex_reg1_reg[16]_0 ;
  wire \ex_reg1_reg[17] ;
  wire \ex_reg1_reg[17]_0 ;
  wire \ex_reg1_reg[18] ;
  wire \ex_reg1_reg[18]_0 ;
  wire \ex_reg1_reg[19] ;
  wire \ex_reg1_reg[19]_0 ;
  wire \ex_reg1_reg[1] ;
  wire \ex_reg1_reg[1]_0 ;
  wire \ex_reg1_reg[20] ;
  wire \ex_reg1_reg[20]_0 ;
  wire \ex_reg1_reg[21] ;
  wire \ex_reg1_reg[21]_0 ;
  wire \ex_reg1_reg[22] ;
  wire \ex_reg1_reg[22]_0 ;
  wire \ex_reg1_reg[23] ;
  wire \ex_reg1_reg[23]_0 ;
  wire \ex_reg1_reg[24] ;
  wire \ex_reg1_reg[24]_0 ;
  wire \ex_reg1_reg[25] ;
  wire \ex_reg1_reg[25]_0 ;
  wire \ex_reg1_reg[26] ;
  wire \ex_reg1_reg[26]_0 ;
  wire \ex_reg1_reg[27] ;
  wire \ex_reg1_reg[27]_0 ;
  wire \ex_reg1_reg[28] ;
  wire \ex_reg1_reg[28]_0 ;
  wire \ex_reg1_reg[29] ;
  wire \ex_reg1_reg[29]_0 ;
  wire \ex_reg1_reg[2] ;
  wire \ex_reg1_reg[2]_0 ;
  wire [31:0]\ex_reg1_reg[31] ;
  wire \ex_reg1_reg[3] ;
  wire \ex_reg1_reg[3]_0 ;
  wire \ex_reg1_reg[4] ;
  wire \ex_reg1_reg[4]_0 ;
  wire \ex_reg1_reg[5] ;
  wire \ex_reg1_reg[5]_0 ;
  wire \ex_reg1_reg[6] ;
  wire \ex_reg1_reg[6]_0 ;
  wire \ex_reg1_reg[7] ;
  wire \ex_reg1_reg[7]_0 ;
  wire \ex_reg1_reg[8] ;
  wire \ex_reg1_reg[8]_0 ;
  wire \ex_reg1_reg[9] ;
  wire \ex_reg1_reg[9]_0 ;
  wire \ex_reg2[0]_i_2_0 ;
  wire \ex_reg2[0]_i_2_1 ;
  wire \ex_reg2[10]_i_2_n_0 ;
  wire \ex_reg2[10]_i_3_n_0 ;
  wire \ex_reg2[10]_i_4 ;
  wire \ex_reg2[10]_i_4_0 ;
  wire \ex_reg2[10]_i_6_n_0 ;
  wire \ex_reg2[1]_i_2_0 ;
  wire \ex_reg2[1]_i_2_1 ;
  wire \ex_reg2[2]_i_2_0 ;
  wire \ex_reg2[2]_i_2_1 ;
  wire \ex_reg2[30]_i_5_n_0 ;
  wire \ex_reg2[30]_i_6_n_0 ;
  wire \ex_reg2[31]_i_11_n_0 ;
  wire \ex_reg2[31]_i_13_n_0 ;
  wire \ex_reg2[31]_i_14_n_0 ;
  wire \ex_reg2[31]_i_18_n_0 ;
  wire \ex_reg2[31]_i_26_n_0 ;
  wire \ex_reg2[31]_i_27_n_0 ;
  wire \ex_reg2[3]_i_2_0 ;
  wire \ex_reg2[3]_i_2_1 ;
  wire \ex_reg2[4]_i_2_0 ;
  wire \ex_reg2[4]_i_2_1 ;
  wire \ex_reg2[5]_i_2_n_0 ;
  wire \ex_reg2[5]_i_3 ;
  wire \ex_reg2[5]_i_3_0 ;
  wire \ex_reg2[6]_i_2_n_0 ;
  wire \ex_reg2[6]_i_3 ;
  wire \ex_reg2[6]_i_3_0 ;
  wire \ex_reg2[7]_i_3_n_0 ;
  wire \ex_reg2[7]_i_4 ;
  wire \ex_reg2[7]_i_4_0 ;
  wire \ex_reg2[8]_i_2_n_0 ;
  wire \ex_reg2[8]_i_3 ;
  wire \ex_reg2[8]_i_3_0 ;
  wire \ex_reg2[9]_i_2_n_0 ;
  wire \ex_reg2[9]_i_3 ;
  wire \ex_reg2[9]_i_3_0 ;
  wire \ex_reg2_reg[10] ;
  wire \ex_reg2_reg[10]_0 ;
  wire \ex_reg2_reg[11] ;
  wire \ex_reg2_reg[11]_0 ;
  wire \ex_reg2_reg[12] ;
  wire \ex_reg2_reg[12]_0 ;
  wire \ex_reg2_reg[13] ;
  wire \ex_reg2_reg[13]_0 ;
  wire \ex_reg2_reg[14] ;
  wire \ex_reg2_reg[14]_0 ;
  wire \ex_reg2_reg[15] ;
  wire \ex_reg2_reg[15]_0 ;
  wire \ex_reg2_reg[16] ;
  wire \ex_reg2_reg[16]_0 ;
  wire \ex_reg2_reg[17] ;
  wire \ex_reg2_reg[17]_0 ;
  wire \ex_reg2_reg[18] ;
  wire \ex_reg2_reg[18]_0 ;
  wire \ex_reg2_reg[19] ;
  wire \ex_reg2_reg[19]_0 ;
  wire \ex_reg2_reg[20] ;
  wire \ex_reg2_reg[20]_0 ;
  wire \ex_reg2_reg[21] ;
  wire \ex_reg2_reg[21]_0 ;
  wire \ex_reg2_reg[22] ;
  wire \ex_reg2_reg[22]_0 ;
  wire \ex_reg2_reg[23] ;
  wire \ex_reg2_reg[23]_0 ;
  wire \ex_reg2_reg[24] ;
  wire \ex_reg2_reg[24]_0 ;
  wire \ex_reg2_reg[25] ;
  wire \ex_reg2_reg[25]_0 ;
  wire \ex_reg2_reg[26] ;
  wire \ex_reg2_reg[26]_0 ;
  wire \ex_reg2_reg[27] ;
  wire \ex_reg2_reg[27]_0 ;
  wire \ex_reg2_reg[28] ;
  wire \ex_reg2_reg[28]_0 ;
  wire \ex_reg2_reg[29] ;
  wire \ex_reg2_reg[29]_0 ;
  wire \ex_reg2_reg[30] ;
  wire \ex_reg2_reg[30]_0 ;
  wire [31:0]\ex_reg2_reg[31] ;
  wire \ex_reg2_reg[31]_0 ;
  wire \ex_reg2_reg[31]_1 ;
  wire \ex_reg2_reg[5] ;
  wire \ex_reg2_reg[5]_0 ;
  wire \ex_reg2_reg[6] ;
  wire \ex_reg2_reg[7] ;
  wire \ex_reg2_reg[8] ;
  wire \ex_reg2_reg[8]_0 ;
  wire \ex_reg2_reg[9] ;
  wire \ex_width[2]_i_2_n_0 ;
  wire flush_id;
  wire [4:0]\id0/Imm__120 ;
  wire [14:12]id_inst_i;
  wire [2:0]\id_inst_reg[0]_0 ;
  wire [3:0]\id_inst_reg[0]_1 ;
  wire \id_inst_reg[0]_2 ;
  wire [3:0]\id_inst_reg[11]_0 ;
  wire \id_inst_reg[12]_0 ;
  wire [3:0]\id_inst_reg[12]_1 ;
  wire \id_inst_reg[13]_0 ;
  wire \id_inst_reg[13]_1 ;
  wire \id_inst_reg[14]_0 ;
  wire \id_inst_reg[15]_0 ;
  wire \id_inst_reg[16]_0 ;
  wire \id_inst_reg[17]_0 ;
  wire \id_inst_reg[18]_0 ;
  wire \id_inst_reg[19]_0 ;
  wire \id_inst_reg[20]_0 ;
  wire \id_inst_reg[21]_0 ;
  wire \id_inst_reg[22]_0 ;
  wire \id_inst_reg[23]_0 ;
  wire [3:0]\id_inst_reg[23]_1 ;
  wire \id_inst_reg[24]_0 ;
  wire \id_inst_reg[25]_0 ;
  wire \id_inst_reg[26]_0 ;
  wire \id_inst_reg[27]_0 ;
  wire [3:0]\id_inst_reg[27]_1 ;
  wire \id_inst_reg[28]_0 ;
  wire [3:0]\id_inst_reg[28]_1 ;
  wire \id_inst_reg[29]_0 ;
  wire [5:0]\id_inst_reg[30]_0 ;
  wire \id_inst_reg[30]_1 ;
  wire [16:0]\id_inst_reg[31]_0 ;
  wire [2:0]\id_inst_reg[31]_1 ;
  wire [3:0]\id_inst_reg[31]_2 ;
  wire [3:0]\id_inst_reg[31]_3 ;
  wire [3:0]\id_inst_reg[31]_4 ;
  wire [3:0]\id_inst_reg[31]_5 ;
  wire [3:0]\id_inst_reg[31]_6 ;
  wire [3:0]\id_inst_reg[31]_7 ;
  wire [31:0]\id_inst_reg[31]_8 ;
  wire [3:0]\id_inst_reg[3]_0 ;
  wire [3:0]\id_inst_reg[3]_1 ;
  wire \id_inst_reg[3]_2 ;
  wire \id_inst_reg[4]_0 ;
  wire [31:0]\id_inst_reg[5]_0 ;
  wire \id_inst_reg_n_0_[0] ;
  wire \id_inst_reg_n_0_[10] ;
  wire \id_inst_reg_n_0_[11] ;
  wire \id_inst_reg_n_0_[1] ;
  wire \id_inst_reg_n_0_[2] ;
  wire \id_inst_reg_n_0_[3] ;
  wire \id_inst_reg_n_0_[4] ;
  wire \id_inst_reg_n_0_[5] ;
  wire \id_inst_reg_n_0_[6] ;
  wire \id_inst_reg_n_0_[7] ;
  wire \id_inst_reg_n_0_[8] ;
  wire \id_inst_reg_n_0_[9] ;
  wire \id_pc_reg[31]_0 ;
  wire [30:0]\id_pc_reg[31]_1 ;
  wire [30:0]\id_pc_reg[31]_2 ;
  wire [30:0]\id_prediction_reg[31]_0 ;
  wire [30:0]\id_prediction_reg[31]_1 ;
  wire [17:0]id_reg1;
  wire [31:30]id_reg1__0;
  wire if_flushed;
  wire jmp_addr1_carry;
  wire jmp_addr1_carry_0;
  wire jmp_addr1_carry_1;
  wire jmp_addr1_carry_2;
  wire jmp_addr1_carry__0;
  wire jmp_addr1_carry__0_0;
  wire jmp_addr1_carry__0_1;
  wire jmp_addr1_carry__0_2;
  wire jmp_addr1_carry__1;
  wire jmp_addr1_carry__1_0;
  wire jmp_addr1_carry__1_1;
  wire jmp_addr1_carry__1_2;
  wire jmp_addr1_carry_i_5_n_0;
  wire jmp_addr1_carry_i_7_n_0;
  wire reg118_out;
  wire reg11__0;
  wire [31:30]reg1_data;
  wire reg1_read_enable;
  wire reg216_out;
  wire reg21__0;
  wire [4:0]reg2_data;
  wire reg2_read_enable;
  wire rst;
  wire rst_reg;
  wire rst_reg_0;
  wire [4:0]rst_reg_1;
  wire rst_reg_10;
  wire rst_reg_11;
  wire [1:0]rst_reg_12;
  wire rst_reg_13;
  wire rst_reg_14;
  wire rst_reg_15;
  wire rst_reg_16;
  wire rst_reg_17;
  wire rst_reg_18;
  wire rst_reg_19;
  wire rst_reg_2;
  wire rst_reg_20;
  wire rst_reg_21;
  wire rst_reg_3;
  wire rst_reg_4;
  wire rst_reg_5;
  wire rst_reg_6;
  wire rst_reg_7;
  wire rst_reg_8;
  wire rst_reg_9;
  wire \wb_rd_data_reg[0] ;
  wire \wb_rd_data_reg[1] ;
  wire [29:0]\wb_rd_data_reg[29] ;
  wire \wb_rd_data_reg[2] ;
  wire [26:0]\wb_rd_data_reg[31] ;
  wire \wb_rd_data_reg[3] ;
  wire \wb_rd_data_reg[4] ;
  wire write_enable;

  LUT6 #(
    .INIT(64'h0000000200000000)) 
    _flush_if_i_2
       (.I0(\id_inst_reg_n_0_[0] ),
        .I1(rst),
        .I2(\id_inst_reg_n_0_[5] ),
        .I3(\id_inst_reg_n_0_[4] ),
        .I4(\id_inst_reg_n_0_[1] ),
        .I5(\ex_aluop[0]_i_2_n_0 ),
        .O(if_flushed));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT5 #(
    .INIT(32'h0000F888)) 
    \ex_Imm[0]_i_1 
       (.I0(\ex_Imm[0]_i_2_n_0 ),
        .I1(\id_inst_reg[31]_0 [5]),
        .I2(\ex_Imm[0]_i_3_n_0 ),
        .I3(\id_inst_reg_n_0_[7] ),
        .I4(\ex_Imm_reg[0] ),
        .O(\id_inst_reg[5]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \ex_Imm[0]_i_2 
       (.I0(\id_inst_reg_n_0_[6] ),
        .I1(\id_inst_reg_n_0_[5] ),
        .I2(\id_inst_reg_n_0_[2] ),
        .I3(ex_rd_enable_i_3_n_0),
        .I4(\id_inst_reg_n_0_[3] ),
        .O(\ex_Imm[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \ex_Imm[0]_i_3 
       (.I0(\id_inst_reg_n_0_[6] ),
        .I1(\id_inst_reg_n_0_[4] ),
        .I2(\id_inst_reg_n_0_[5] ),
        .I3(\id_inst_reg_n_0_[2] ),
        .I4(ex_rd_enable_i_3_n_0),
        .I5(\id_inst_reg_n_0_[3] ),
        .O(\ex_Imm[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFF202020)) 
    \ex_Imm[10]_i_1 
       (.I0(\ex_Imm[31]_i_2_n_0 ),
        .I1(\ex_Imm_reg[0] ),
        .I2(data4[9]),
        .I3(\id_inst_reg[31]_0 [15]),
        .I4(\ex_Imm[10]_i_2_n_0 ),
        .O(\id_inst_reg[5]_0 [10]));
  LUT6 #(
    .INIT(64'h0000000026222626)) 
    \ex_Imm[10]_i_2 
       (.I0(\ex_reg2[30]_i_6_n_0 ),
        .I1(\ex_reg2[30]_i_5_n_0 ),
        .I2(\ex_reg2[10]_i_6_n_0 ),
        .I3(id_inst_i[13]),
        .I4(id_inst_i[12]),
        .I5(\ex_Imm_reg[0] ),
        .O(\ex_Imm[10]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'h3230)) 
    \ex_Imm[11]_i_1 
       (.I0(\ex_Imm[31]_i_2_n_0 ),
        .I1(\ex_Imm_reg[0] ),
        .I2(\id_inst_reg[13]_0 ),
        .I3(data4[10]),
        .O(\id_inst_reg[5]_0 [11]));
  LUT6 #(
    .INIT(64'hFF323232FF303030)) 
    \ex_Imm[12]_i_1 
       (.I0(\ex_Imm[31]_i_2_n_0 ),
        .I1(\ex_Imm_reg[0] ),
        .I2(\id_inst_reg[13]_0 ),
        .I3(\ex_Imm[30]_i_3_n_0 ),
        .I4(id_inst_i[12]),
        .I5(data4[11]),
        .O(\id_inst_reg[5]_0 [12]));
  LUT6 #(
    .INIT(64'hFF323232FF303030)) 
    \ex_Imm[13]_i_1 
       (.I0(\ex_Imm[31]_i_2_n_0 ),
        .I1(\ex_Imm_reg[0] ),
        .I2(\id_inst_reg[13]_0 ),
        .I3(\ex_Imm[30]_i_3_n_0 ),
        .I4(id_inst_i[13]),
        .I5(data4[12]),
        .O(\id_inst_reg[5]_0 [13]));
  LUT6 #(
    .INIT(64'hFF323232FF303030)) 
    \ex_Imm[14]_i_1 
       (.I0(\ex_Imm[31]_i_2_n_0 ),
        .I1(\ex_Imm_reg[0] ),
        .I2(\id_inst_reg[13]_0 ),
        .I3(\ex_Imm[30]_i_3_n_0 ),
        .I4(id_inst_i[14]),
        .I5(data4[13]),
        .O(\id_inst_reg[5]_0 [14]));
  LUT6 #(
    .INIT(64'hFF323232FF303030)) 
    \ex_Imm[15]_i_1 
       (.I0(\ex_Imm[31]_i_2_n_0 ),
        .I1(\ex_Imm_reg[0] ),
        .I2(\id_inst_reg[13]_0 ),
        .I3(\ex_Imm[30]_i_3_n_0 ),
        .I4(\id_inst_reg[31]_0 [0]),
        .I5(data4[14]),
        .O(\id_inst_reg[5]_0 [15]));
  LUT6 #(
    .INIT(64'hFF323232FF303030)) 
    \ex_Imm[16]_i_1 
       (.I0(\ex_Imm[31]_i_2_n_0 ),
        .I1(\ex_Imm_reg[0] ),
        .I2(\id_inst_reg[13]_0 ),
        .I3(\ex_Imm[30]_i_3_n_0 ),
        .I4(\id_inst_reg[31]_0 [1]),
        .I5(data4[15]),
        .O(\id_inst_reg[5]_0 [16]));
  LUT6 #(
    .INIT(64'hFF323232FF303030)) 
    \ex_Imm[17]_i_1 
       (.I0(\ex_Imm[31]_i_2_n_0 ),
        .I1(\ex_Imm_reg[0] ),
        .I2(\id_inst_reg[13]_0 ),
        .I3(\ex_Imm[30]_i_3_n_0 ),
        .I4(\id_inst_reg[31]_0 [2]),
        .I5(data4[16]),
        .O(\id_inst_reg[5]_0 [17]));
  LUT6 #(
    .INIT(64'hFF323232FF303030)) 
    \ex_Imm[18]_i_1 
       (.I0(\ex_Imm[31]_i_2_n_0 ),
        .I1(\ex_Imm_reg[0] ),
        .I2(\id_inst_reg[13]_0 ),
        .I3(\ex_Imm[30]_i_3_n_0 ),
        .I4(\id_inst_reg[31]_0 [3]),
        .I5(data4[17]),
        .O(\id_inst_reg[5]_0 [18]));
  LUT6 #(
    .INIT(64'hFF323232FF303030)) 
    \ex_Imm[19]_i_1 
       (.I0(\ex_Imm[31]_i_2_n_0 ),
        .I1(\ex_Imm_reg[0] ),
        .I2(\id_inst_reg[13]_0 ),
        .I3(\ex_Imm[30]_i_3_n_0 ),
        .I4(\id_inst_reg[31]_0 [4]),
        .I5(data4[18]),
        .O(\id_inst_reg[5]_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ex_Imm[1]_i_1 
       (.I0(\id0/Imm__120 [1]),
        .I1(\ex_Imm_reg[0] ),
        .O(\id_inst_reg[5]_0 [1]));
  LUT6 #(
    .INIT(64'hFF004444E4E40000)) 
    \ex_Imm[1]_i_2 
       (.I0(\ex_reg2[10]_i_6_n_0 ),
        .I1(\id_inst_reg[31]_0 [6]),
        .I2(\id_inst_reg_n_0_[8] ),
        .I3(data4[0]),
        .I4(\ex_reg2[30]_i_6_n_0 ),
        .I5(\ex_reg2[30]_i_5_n_0 ),
        .O(\id0/Imm__120 [1]));
  LUT6 #(
    .INIT(64'hFF323232FF303030)) 
    \ex_Imm[20]_i_1 
       (.I0(\ex_Imm[31]_i_2_n_0 ),
        .I1(\ex_Imm_reg[0] ),
        .I2(\id_inst_reg[13]_0 ),
        .I3(\ex_Imm[30]_i_3_n_0 ),
        .I4(\id_inst_reg[31]_0 [5]),
        .I5(data4[19]),
        .O(\id_inst_reg[5]_0 [20]));
  LUT6 #(
    .INIT(64'hFF323232FF303030)) 
    \ex_Imm[21]_i_1 
       (.I0(\ex_Imm[31]_i_2_n_0 ),
        .I1(\ex_Imm_reg[0] ),
        .I2(\id_inst_reg[13]_0 ),
        .I3(\ex_Imm[30]_i_3_n_0 ),
        .I4(\id_inst_reg[31]_0 [6]),
        .I5(data4[20]),
        .O(\id_inst_reg[5]_0 [21]));
  LUT6 #(
    .INIT(64'hFF323232FF303030)) 
    \ex_Imm[22]_i_1 
       (.I0(\ex_Imm[31]_i_2_n_0 ),
        .I1(\ex_Imm_reg[0] ),
        .I2(\id_inst_reg[13]_0 ),
        .I3(\ex_Imm[30]_i_3_n_0 ),
        .I4(\id_inst_reg[31]_0 [7]),
        .I5(data4[21]),
        .O(\id_inst_reg[5]_0 [22]));
  LUT6 #(
    .INIT(64'hFF323232FF303030)) 
    \ex_Imm[23]_i_1 
       (.I0(\ex_Imm[31]_i_2_n_0 ),
        .I1(\ex_Imm_reg[0] ),
        .I2(\id_inst_reg[13]_0 ),
        .I3(\ex_Imm[30]_i_3_n_0 ),
        .I4(\id_inst_reg[31]_0 [8]),
        .I5(data4[22]),
        .O(\id_inst_reg[5]_0 [23]));
  LUT6 #(
    .INIT(64'hFF323232FF303030)) 
    \ex_Imm[24]_i_1 
       (.I0(\ex_Imm[31]_i_2_n_0 ),
        .I1(\ex_Imm_reg[0] ),
        .I2(\id_inst_reg[13]_0 ),
        .I3(\ex_Imm[30]_i_3_n_0 ),
        .I4(\id_inst_reg[31]_0 [9]),
        .I5(data4[23]),
        .O(\id_inst_reg[5]_0 [24]));
  LUT6 #(
    .INIT(64'hFF323232FF303030)) 
    \ex_Imm[25]_i_1 
       (.I0(\ex_Imm[31]_i_2_n_0 ),
        .I1(\ex_Imm_reg[0] ),
        .I2(\id_inst_reg[13]_0 ),
        .I3(\ex_Imm[30]_i_3_n_0 ),
        .I4(\id_inst_reg[31]_0 [10]),
        .I5(data4[24]),
        .O(\id_inst_reg[5]_0 [25]));
  LUT6 #(
    .INIT(64'hFF323232FF303030)) 
    \ex_Imm[26]_i_1 
       (.I0(\ex_Imm[31]_i_2_n_0 ),
        .I1(\ex_Imm_reg[0] ),
        .I2(\id_inst_reg[13]_0 ),
        .I3(\ex_Imm[30]_i_3_n_0 ),
        .I4(\id_inst_reg[31]_0 [11]),
        .I5(data4[25]),
        .O(\id_inst_reg[5]_0 [26]));
  LUT6 #(
    .INIT(64'hFF323232FF303030)) 
    \ex_Imm[27]_i_1 
       (.I0(\ex_Imm[31]_i_2_n_0 ),
        .I1(\ex_Imm_reg[0] ),
        .I2(\id_inst_reg[13]_0 ),
        .I3(\ex_Imm[30]_i_3_n_0 ),
        .I4(\id_inst_reg[31]_0 [12]),
        .I5(data4[26]),
        .O(\id_inst_reg[5]_0 [27]));
  LUT6 #(
    .INIT(64'hFF323232FF303030)) 
    \ex_Imm[28]_i_1 
       (.I0(\ex_Imm[31]_i_2_n_0 ),
        .I1(\ex_Imm_reg[0] ),
        .I2(\id_inst_reg[13]_0 ),
        .I3(\ex_Imm[30]_i_3_n_0 ),
        .I4(\id_inst_reg[31]_0 [13]),
        .I5(data4[27]),
        .O(\id_inst_reg[5]_0 [28]));
  LUT6 #(
    .INIT(64'hFF323232FF303030)) 
    \ex_Imm[29]_i_1 
       (.I0(\ex_Imm[31]_i_2_n_0 ),
        .I1(\ex_Imm_reg[0] ),
        .I2(\id_inst_reg[13]_0 ),
        .I3(\ex_Imm[30]_i_3_n_0 ),
        .I4(\id_inst_reg[31]_0 [14]),
        .I5(data4[28]),
        .O(\id_inst_reg[5]_0 [29]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ex_Imm[2]_i_1 
       (.I0(\id0/Imm__120 [2]),
        .I1(\ex_Imm_reg[0] ),
        .O(\id_inst_reg[5]_0 [2]));
  LUT6 #(
    .INIT(64'hFF004444E4E40000)) 
    \ex_Imm[2]_i_2 
       (.I0(\ex_reg2[10]_i_6_n_0 ),
        .I1(\id_inst_reg[31]_0 [7]),
        .I2(\id_inst_reg_n_0_[9] ),
        .I3(data4[1]),
        .I4(\ex_reg2[30]_i_6_n_0 ),
        .I5(\ex_reg2[30]_i_5_n_0 ),
        .O(\id0/Imm__120 [2]));
  LUT6 #(
    .INIT(64'hFF323232FF303030)) 
    \ex_Imm[30]_i_1 
       (.I0(\ex_Imm[31]_i_2_n_0 ),
        .I1(\ex_Imm_reg[0] ),
        .I2(\id_inst_reg[13]_0 ),
        .I3(\ex_Imm[30]_i_3_n_0 ),
        .I4(\id_inst_reg[31]_0 [15]),
        .I5(data4[29]),
        .O(\id_inst_reg[5]_0 [30]));
  LUT6 #(
    .INIT(64'h00450000FF000000)) 
    \ex_Imm[30]_i_2 
       (.I0(\ex_reg2[10]_i_6_n_0 ),
        .I1(id_inst_i[13]),
        .I2(id_inst_i[12]),
        .I3(\ex_reg2[30]_i_6_n_0 ),
        .I4(\id_inst_reg[31]_0 [16]),
        .I5(\ex_reg2[30]_i_5_n_0 ),
        .O(\id_inst_reg[13]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \ex_Imm[30]_i_3 
       (.I0(\ex_reg2[30]_i_5_n_0 ),
        .I1(\ex_reg2[30]_i_6_n_0 ),
        .I2(\ex_Imm_reg[0] ),
        .O(\ex_Imm[30]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'h3320)) 
    \ex_Imm[31]_i_1 
       (.I0(\ex_Imm[31]_i_2_n_0 ),
        .I1(\ex_Imm_reg[0] ),
        .I2(data4[30]),
        .I3(\ex_Imm[31]_i_4_n_0 ),
        .O(\id_inst_reg[5]_0 [31]));
  LUT5 #(
    .INIT(32'h00000800)) 
    \ex_Imm[31]_i_2 
       (.I0(\id_inst_reg_n_0_[5] ),
        .I1(\id_inst_reg_n_0_[2] ),
        .I2(\id_inst_reg_n_0_[4] ),
        .I3(\id_inst_reg_n_0_[6] ),
        .I4(ex_rd_enable_i_3_n_0),
        .O(\ex_Imm[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h1011FFFF00000000)) 
    \ex_Imm[31]_i_4 
       (.I0(\ex_reg2[30]_i_6_n_0 ),
        .I1(\ex_reg2[10]_i_6_n_0 ),
        .I2(id_inst_i[13]),
        .I3(id_inst_i[12]),
        .I4(\ex_reg2[30]_i_5_n_0 ),
        .I5(\id_inst_reg[31]_0 [16]),
        .O(\ex_Imm[31]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ex_Imm[3]_i_1 
       (.I0(\id0/Imm__120 [3]),
        .I1(\ex_Imm_reg[0] ),
        .O(\id_inst_reg[5]_0 [3]));
  LUT6 #(
    .INIT(64'hFF004444E4E40000)) 
    \ex_Imm[3]_i_2 
       (.I0(\ex_reg2[10]_i_6_n_0 ),
        .I1(\id_inst_reg[31]_0 [8]),
        .I2(\id_inst_reg_n_0_[10] ),
        .I3(data4[2]),
        .I4(\ex_reg2[30]_i_6_n_0 ),
        .I5(\ex_reg2[30]_i_5_n_0 ),
        .O(\id0/Imm__120 [3]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ex_Imm[4]_i_1 
       (.I0(\id0/Imm__120 [4]),
        .I1(\ex_Imm_reg[0] ),
        .O(\id_inst_reg[5]_0 [4]));
  LUT6 #(
    .INIT(64'hFF004444E4E40000)) 
    \ex_Imm[4]_i_2 
       (.I0(\ex_reg2[10]_i_6_n_0 ),
        .I1(\id_inst_reg[31]_0 [9]),
        .I2(\id_inst_reg_n_0_[11] ),
        .I3(data4[3]),
        .I4(\ex_reg2[30]_i_6_n_0 ),
        .I5(\ex_reg2[30]_i_5_n_0 ),
        .O(\id0/Imm__120 [4]));
  LUT5 #(
    .INIT(32'hFF202020)) 
    \ex_Imm[5]_i_1 
       (.I0(\ex_Imm[31]_i_2_n_0 ),
        .I1(\ex_Imm_reg[0] ),
        .I2(data4[4]),
        .I3(\id_inst_reg[31]_0 [10]),
        .I4(\ex_Imm[10]_i_2_n_0 ),
        .O(\id_inst_reg[5]_0 [5]));
  LUT5 #(
    .INIT(32'hFF202020)) 
    \ex_Imm[6]_i_1 
       (.I0(\ex_Imm[31]_i_2_n_0 ),
        .I1(\ex_Imm_reg[0] ),
        .I2(data4[5]),
        .I3(\id_inst_reg[31]_0 [11]),
        .I4(\ex_Imm[10]_i_2_n_0 ),
        .O(\id_inst_reg[5]_0 [6]));
  LUT5 #(
    .INIT(32'hFF202020)) 
    \ex_Imm[7]_i_1 
       (.I0(\ex_Imm[31]_i_2_n_0 ),
        .I1(\ex_Imm_reg[0] ),
        .I2(data4[6]),
        .I3(\id_inst_reg[31]_0 [12]),
        .I4(\ex_Imm[10]_i_2_n_0 ),
        .O(\id_inst_reg[5]_0 [7]));
  LUT5 #(
    .INIT(32'hFF202020)) 
    \ex_Imm[8]_i_1 
       (.I0(\ex_Imm[31]_i_2_n_0 ),
        .I1(\ex_Imm_reg[0] ),
        .I2(data4[7]),
        .I3(\id_inst_reg[31]_0 [13]),
        .I4(\ex_Imm[10]_i_2_n_0 ),
        .O(\id_inst_reg[5]_0 [8]));
  LUT5 #(
    .INIT(32'hFF202020)) 
    \ex_Imm[9]_i_1 
       (.I0(\ex_Imm[31]_i_2_n_0 ),
        .I1(\ex_Imm_reg[0] ),
        .I2(data4[8]),
        .I3(\id_inst_reg[31]_0 [14]),
        .I4(\ex_Imm[10]_i_2_n_0 ),
        .O(\id_inst_reg[5]_0 [9]));
  LUT5 #(
    .INIT(32'hFFAEAEAE)) 
    \ex_aluop[0]_i_1 
       (.I0(flush_id),
        .I1(\ex_aluop[0]_i_2_n_0 ),
        .I2(\ex_aluop[0]_i_3_n_0 ),
        .I3(\ex_aluop[2]_i_2_n_0 ),
        .I4(\ex_aluop[0]_i_4_n_0 ),
        .O(\id_inst_reg[0]_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \ex_aluop[0]_i_2 
       (.I0(\id_inst_reg_n_0_[3] ),
        .I1(\id_inst_reg_n_0_[6] ),
        .I2(\id_inst_reg_n_0_[2] ),
        .O(\ex_aluop[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'hBFFF)) 
    \ex_aluop[0]_i_3 
       (.I0(\id_inst_reg_n_0_[4] ),
        .I1(\id_inst_reg_n_0_[1] ),
        .I2(\id_inst_reg_n_0_[0] ),
        .I3(\id_inst_reg_n_0_[5] ),
        .O(\ex_aluop[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000008A)) 
    \ex_aluop[0]_i_4 
       (.I0(id_inst_i[12]),
        .I1(\ex_aluop[2]_i_3_n_0 ),
        .I2(id_inst_i[14]),
        .I3(\id_inst_reg_n_0_[2] ),
        .I4(\id_inst_reg_n_0_[6] ),
        .I5(\id_inst_reg_n_0_[3] ),
        .O(\ex_aluop[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCCFCECCCCCCCC)) 
    \ex_aluop[1]_i_1 
       (.I0(id_inst_i[13]),
        .I1(flush_id),
        .I2(\id_inst_reg_n_0_[6] ),
        .I3(\id_inst_reg_n_0_[2] ),
        .I4(\id_inst_reg_n_0_[3] ),
        .I5(\ex_aluop[2]_i_2_n_0 ),
        .O(\id_inst_reg[0]_1 [1]));
  LUT6 #(
    .INIT(64'hFFFFFFFF20200020)) 
    \ex_aluop[2]_i_1 
       (.I0(\ex_aluop[2]_i_2_n_0 ),
        .I1(ex_rd_enable_i_2_n_0),
        .I2(id_inst_i[14]),
        .I3(id_inst_i[12]),
        .I4(\ex_aluop[2]_i_3_n_0 ),
        .I5(\ex_aluop[2]_i_4_n_0 ),
        .O(\id_inst_reg[0]_1 [2]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \ex_aluop[2]_i_2 
       (.I0(\id_inst_reg_n_0_[1] ),
        .I1(\id_inst_reg_n_0_[0] ),
        .I2(\id_inst_reg_n_0_[4] ),
        .I3(rst),
        .O(\ex_aluop[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00010000)) 
    \ex_aluop[2]_i_3 
       (.I0(\id_inst_reg[31]_0 [14]),
        .I1(\id_inst_reg[31]_0 [16]),
        .I2(\id_inst_reg[31]_0 [11]),
        .I3(\id_inst_reg[31]_0 [10]),
        .I4(\ex_aluop[2]_i_5_n_0 ),
        .I5(id_inst_i[13]),
        .O(\ex_aluop[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT5 #(
    .INIT(32'hFFFF0020)) 
    \ex_aluop[2]_i_4 
       (.I0(\ex_aluop[2]_i_2_n_0 ),
        .I1(\id_inst_reg_n_0_[3] ),
        .I2(\id_inst_reg_n_0_[2] ),
        .I3(\id_inst_reg_n_0_[6] ),
        .I4(flush_id),
        .O(\ex_aluop[2]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \ex_aluop[2]_i_5 
       (.I0(\id_inst_reg[31]_0 [12]),
        .I1(\id_inst_reg[31]_0 [13]),
        .O(\ex_aluop[2]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    \ex_aluop[3]_i_1 
       (.I0(\ex_aluop[3]_i_2_n_0 ),
        .I1(\id_inst_reg_n_0_[0] ),
        .I2(\id_inst_reg_n_0_[1] ),
        .I3(flush_id),
        .O(\id_inst_reg[0]_1 [3]));
  LUT6 #(
    .INIT(64'h0000BABAF3000300)) 
    \ex_aluop[3]_i_2 
       (.I0(\ex_aluop[3]_i_3_n_0 ),
        .I1(\id_inst_reg_n_0_[3] ),
        .I2(\id_inst_reg_n_0_[2] ),
        .I3(\id_inst_reg_n_0_[5] ),
        .I4(\id_inst_reg_n_0_[6] ),
        .I5(\id_inst_reg_n_0_[4] ),
        .O(\ex_aluop[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h1111111100000100)) 
    \ex_aluop[3]_i_3 
       (.I0(id_inst_i[13]),
        .I1(\id_inst_reg_n_0_[3] ),
        .I2(id_inst_i[12]),
        .I3(\id_inst_reg_n_0_[5] ),
        .I4(\ex_aluop[3]_i_4_n_0 ),
        .I5(\ex_aluop[3]_i_5_n_0 ),
        .O(\ex_aluop[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \ex_aluop[3]_i_4 
       (.I0(\id_inst_reg[31]_0 [12]),
        .I1(\id_inst_reg[31]_0 [13]),
        .I2(\id_inst_reg[31]_0 [11]),
        .I3(\id_inst_reg[31]_0 [15]),
        .I4(\ex_aluop[3]_i_6_n_0 ),
        .O(\ex_aluop[3]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \ex_aluop[3]_i_5 
       (.I0(\ex_aluop[3]_i_7_n_0 ),
        .I1(id_inst_i[12]),
        .I2(id_inst_i[14]),
        .I3(\id_inst_reg[31]_0 [10]),
        .O(\ex_aluop[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ex_aluop[3]_i_6 
       (.I0(\id_inst_reg[31]_0 [14]),
        .I1(\id_inst_reg[31]_0 [10]),
        .I2(id_inst_i[14]),
        .I3(\id_inst_reg[31]_0 [16]),
        .O(\ex_aluop[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \ex_aluop[3]_i_7 
       (.I0(\id_inst_reg[31]_0 [11]),
        .I1(\id_inst_reg[31]_0 [12]),
        .I2(\id_inst_reg[31]_0 [13]),
        .I3(\id_inst_reg[31]_0 [14]),
        .I4(\id_inst_reg[31]_0 [16]),
        .I5(\id_inst_reg[31]_0 [15]),
        .O(\ex_aluop[3]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT5 #(
    .INIT(32'hC8000000)) 
    \ex_alusel[0]_i_1 
       (.I0(\id_inst_reg_n_0_[4] ),
        .I1(\ex_alusel[2]_i_3_n_0 ),
        .I2(\id_inst_reg_n_0_[5] ),
        .I3(\id_inst_reg_n_0_[0] ),
        .I4(\id_inst_reg_n_0_[1] ),
        .O(\id_inst_reg[0]_0 [0]));
  LUT6 #(
    .INIT(64'h1100130011001100)) 
    \ex_alusel[1]_i_1 
       (.I0(ex_rd_enable_i_4_n_0),
        .I1(\ex_Imm_reg[0] ),
        .I2(\id_inst_reg_n_0_[6] ),
        .I3(\id_inst_reg_n_0_[2] ),
        .I4(\id_inst_reg_n_0_[3] ),
        .I5(\ex_alusel[1]_i_2_n_0 ),
        .O(\id_inst_reg[0]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \ex_alusel[1]_i_2 
       (.I0(\id_inst_reg_n_0_[4] ),
        .I1(\id_inst_reg_n_0_[0] ),
        .I2(\id_inst_reg_n_0_[1] ),
        .O(\ex_alusel[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT5 #(
    .INIT(32'hAAEAAAAA)) 
    \ex_alusel[2]_i_1 
       (.I0(\ex_alusel[2]_i_2_n_0 ),
        .I1(\id_inst_reg_n_0_[0] ),
        .I2(\id_inst_reg_n_0_[1] ),
        .I3(\id_inst_reg_n_0_[4] ),
        .I4(\ex_alusel[2]_i_3_n_0 ),
        .O(\id_inst_reg[0]_0 [2]));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    \ex_alusel[2]_i_2 
       (.I0(\id_inst_reg_n_0_[2] ),
        .I1(\ex_Imm_reg[0] ),
        .I2(\id_inst_reg_n_0_[5] ),
        .I3(ex_rd_enable_i_3_n_0),
        .I4(\id_inst_reg_n_0_[4] ),
        .I5(\id_inst_reg_n_0_[6] ),
        .O(\ex_alusel[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \ex_alusel[2]_i_3 
       (.I0(\id_inst_reg_n_0_[2] ),
        .I1(\id_inst_reg_n_0_[6] ),
        .I2(\id_inst_reg_n_0_[3] ),
        .I3(\ex_Imm_reg[0] ),
        .O(\ex_alusel[2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h30303332)) 
    \ex_ctrlsel[0]_i_1 
       (.I0(id_inst_i[12]),
        .I1(flush_id),
        .I2(ex_rd_enable_i_4_n_0),
        .I3(\id_inst_reg_n_0_[3] ),
        .I4(\id_inst_reg_n_0_[2] ),
        .O(\id_inst_reg[3]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ex_ctrlsel[1]_i_1 
       (.I0(\id_inst_reg_n_0_[2] ),
        .I1(\id_inst_reg_n_0_[3] ),
        .I2(id_inst_i[13]),
        .I3(\ex_Imm_reg[0] ),
        .I4(ex_rd_enable_i_4_n_0),
        .O(\id_inst_reg[3]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT5 #(
    .INIT(32'h30303332)) 
    \ex_ctrlsel[2]_i_1 
       (.I0(id_inst_i[14]),
        .I1(flush_id),
        .I2(ex_rd_enable_i_4_n_0),
        .I3(\id_inst_reg_n_0_[3] ),
        .I4(\id_inst_reg_n_0_[2] ),
        .O(\id_inst_reg[3]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'hFFAE)) 
    \ex_ctrlsel[3]_i_1 
       (.I0(ex_rd_enable_i_4_n_0),
        .I1(\id_inst_reg_n_0_[3] ),
        .I2(\id_inst_reg_n_0_[2] ),
        .I3(\ex_Imm_reg[0] ),
        .O(\id_inst_reg[3]_0 [3]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ex_jmp_addr[1]_i_1 
       (.I0(\ex_jmp_addr_reg[31] [0]),
        .I1(\id_inst_reg[3]_2 ),
        .I2(\ex_jmp_addr[1]_i_2_n_0 ),
        .I3(rst_reg_13),
        .O(\id_inst_reg[3]_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'h1DE2)) 
    \ex_jmp_addr[1]_i_2 
       (.I0(\id_inst_reg_n_0_[8] ),
        .I1(\id_inst_reg_n_0_[3] ),
        .I2(\id_inst_reg[31]_0 [6]),
        .I3(\id_pc_reg[31]_1 [0]),
        .O(\ex_jmp_addr[1]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \ex_jmp_addr[29]_i_1 
       (.I0(\ex_jmp_addr_reg[31] [1]),
        .I1(\id_inst_reg[3]_2 ),
        .I2(O[0]),
        .I3(rst_reg_13),
        .O(\id_inst_reg[3]_1 [1]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ex_jmp_addr[30]_i_1 
       (.I0(\ex_jmp_addr_reg[31] [2]),
        .I1(\id_inst_reg[3]_2 ),
        .I2(O[1]),
        .I3(rst_reg_13),
        .O(\id_inst_reg[3]_1 [2]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ex_jmp_addr[31]_i_2 
       (.I0(\ex_jmp_addr_reg[31] [3]),
        .I1(\id_inst_reg[3]_2 ),
        .I2(O[2]),
        .I3(rst_reg_13),
        .O(\id_inst_reg[3]_1 [3]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \ex_jmp_addr[31]_i_3 
       (.I0(\id_inst_reg_n_0_[3] ),
        .I1(\id_inst_reg_n_0_[2] ),
        .I2(rst),
        .I3(ex_rd_enable_i_4_n_0),
        .O(\id_inst_reg[3]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'h1001)) 
    \ex_jmp_addr[31]_i_4 
       (.I0(rst),
        .I1(ex_rd_enable_i_4_n_0),
        .I2(\id_inst_reg_n_0_[3] ),
        .I3(\id_inst_reg_n_0_[2] ),
        .O(rst_reg_13));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \ex_rd[0]_i_1 
       (.I0(rst),
        .I1(\id_inst_reg_n_0_[0] ),
        .I2(\ex_rd[4]_i_2_n_0 ),
        .I3(\id_inst_reg_n_0_[7] ),
        .O(rst_reg_1[0]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \ex_rd[1]_i_1 
       (.I0(rst),
        .I1(\id_inst_reg_n_0_[0] ),
        .I2(\ex_rd[4]_i_2_n_0 ),
        .I3(\id_inst_reg_n_0_[8] ),
        .O(rst_reg_1[1]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \ex_rd[2]_i_1 
       (.I0(rst),
        .I1(\id_inst_reg_n_0_[0] ),
        .I2(\ex_rd[4]_i_2_n_0 ),
        .I3(\id_inst_reg_n_0_[9] ),
        .O(rst_reg_1[2]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \ex_rd[3]_i_1 
       (.I0(rst),
        .I1(\id_inst_reg_n_0_[0] ),
        .I2(\ex_rd[4]_i_2_n_0 ),
        .I3(\id_inst_reg_n_0_[10] ),
        .O(rst_reg_1[3]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \ex_rd[4]_i_1 
       (.I0(rst),
        .I1(\id_inst_reg_n_0_[0] ),
        .I2(\ex_rd[4]_i_2_n_0 ),
        .I3(\id_inst_reg_n_0_[11] ),
        .O(rst_reg_1[4]));
  LUT6 #(
    .INIT(64'h200022CF00000001)) 
    \ex_rd[4]_i_2 
       (.I0(\id_inst_reg_n_0_[5] ),
        .I1(\id_inst_reg_n_0_[4] ),
        .I2(\id_inst_reg_n_0_[2] ),
        .I3(\id_inst_reg_n_0_[6] ),
        .I4(\id_inst_reg_n_0_[3] ),
        .I5(\id_inst_reg_n_0_[1] ),
        .O(\ex_rd[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000004FF00000505)) 
    ex_rd_enable_i_1
       (.I0(ex_rd_enable_i_2_n_0),
        .I1(\id_inst_reg_n_0_[4] ),
        .I2(ex_rd_enable_i_3_n_0),
        .I3(ex_rd_enable_i_4_n_0),
        .I4(\ex_Imm_reg[0] ),
        .I5(\id_inst_reg_n_0_[2] ),
        .O(\id_inst_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ex_rd_enable_i_2
       (.I0(\id_inst_reg_n_0_[6] ),
        .I1(\id_inst_reg_n_0_[3] ),
        .O(ex_rd_enable_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'h7)) 
    ex_rd_enable_i_3
       (.I0(\id_inst_reg_n_0_[1] ),
        .I1(\id_inst_reg_n_0_[0] ),
        .O(ex_rd_enable_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT5 #(
    .INIT(32'hFF7FFFFF)) 
    ex_rd_enable_i_4
       (.I0(\id_inst_reg_n_0_[5] ),
        .I1(\id_inst_reg_n_0_[0] ),
        .I2(\id_inst_reg_n_0_[1] ),
        .I3(\id_inst_reg_n_0_[4] ),
        .I4(\id_inst_reg_n_0_[6] ),
        .O(ex_rd_enable_i_4_n_0));
  LUT6 #(
    .INIT(64'h00000000B8B8FF00)) 
    \ex_reg1[0]_i_2 
       (.I0(\ex_reg1_reg[0] ),
        .I1(\ex_reg1[29]_i_7_n_0 ),
        .I2(\ex_reg1_reg[0]_0 ),
        .I3(\ex_reg2_reg[31] [0]),
        .I4(\ex_reg1[29]_i_9_n_0 ),
        .I5(\ex_reg1[29]_i_10_n_0 ),
        .O(\wb_rd_data_reg[29] [0]));
  LUT6 #(
    .INIT(64'h00000000B8B8FF00)) 
    \ex_reg1[10]_i_2 
       (.I0(\ex_reg1_reg[10] ),
        .I1(\ex_reg1[29]_i_7_n_0 ),
        .I2(\ex_reg1_reg[10]_0 ),
        .I3(\ex_reg2_reg[31] [10]),
        .I4(\ex_reg1[29]_i_9_n_0 ),
        .I5(\ex_reg1[29]_i_10_n_0 ),
        .O(\wb_rd_data_reg[29] [10]));
  LUT6 #(
    .INIT(64'h00000000B8B8FF00)) 
    \ex_reg1[11]_i_2 
       (.I0(\ex_reg1_reg[11] ),
        .I1(\ex_reg1[29]_i_7_n_0 ),
        .I2(\ex_reg1_reg[11]_0 ),
        .I3(\ex_reg2_reg[31] [11]),
        .I4(\ex_reg1[29]_i_9_n_0 ),
        .I5(\ex_reg1[29]_i_10_n_0 ),
        .O(\wb_rd_data_reg[29] [11]));
  LUT6 #(
    .INIT(64'h00000000B8B8FF00)) 
    \ex_reg1[12]_i_2 
       (.I0(\ex_reg1_reg[12] ),
        .I1(\ex_reg1[29]_i_7_n_0 ),
        .I2(\ex_reg1_reg[12]_0 ),
        .I3(\ex_reg2_reg[31] [12]),
        .I4(\ex_reg1[29]_i_9_n_0 ),
        .I5(\ex_reg1[29]_i_10_n_0 ),
        .O(\wb_rd_data_reg[29] [12]));
  LUT6 #(
    .INIT(64'h00000000B8B8FF00)) 
    \ex_reg1[13]_i_2 
       (.I0(\ex_reg1_reg[13] ),
        .I1(\ex_reg1[29]_i_7_n_0 ),
        .I2(\ex_reg1_reg[13]_0 ),
        .I3(\ex_reg2_reg[31] [13]),
        .I4(\ex_reg1[29]_i_9_n_0 ),
        .I5(\ex_reg1[29]_i_10_n_0 ),
        .O(\wb_rd_data_reg[29] [13]));
  LUT6 #(
    .INIT(64'h00000000B8B8FF00)) 
    \ex_reg1[14]_i_2 
       (.I0(\ex_reg1_reg[14] ),
        .I1(\ex_reg1[29]_i_7_n_0 ),
        .I2(\ex_reg1_reg[14]_0 ),
        .I3(\ex_reg2_reg[31] [14]),
        .I4(\ex_reg1[29]_i_9_n_0 ),
        .I5(\ex_reg1[29]_i_10_n_0 ),
        .O(\wb_rd_data_reg[29] [14]));
  LUT6 #(
    .INIT(64'h00000000B8B8FF00)) 
    \ex_reg1[15]_i_2 
       (.I0(\ex_reg1_reg[15] ),
        .I1(\ex_reg1[29]_i_7_n_0 ),
        .I2(\ex_reg1_reg[15]_0 ),
        .I3(\ex_reg2_reg[31] [15]),
        .I4(\ex_reg1[29]_i_9_n_0 ),
        .I5(\ex_reg1[29]_i_10_n_0 ),
        .O(\wb_rd_data_reg[29] [15]));
  LUT6 #(
    .INIT(64'h00000000B8B8FF00)) 
    \ex_reg1[16]_i_2 
       (.I0(\ex_reg1_reg[16] ),
        .I1(\ex_reg1[29]_i_7_n_0 ),
        .I2(\ex_reg1_reg[16]_0 ),
        .I3(\ex_reg2_reg[31] [16]),
        .I4(\ex_reg1[29]_i_9_n_0 ),
        .I5(\ex_reg1[29]_i_10_n_0 ),
        .O(\wb_rd_data_reg[29] [16]));
  LUT6 #(
    .INIT(64'h00000000B8B8FF00)) 
    \ex_reg1[17]_i_2 
       (.I0(\ex_reg1_reg[17] ),
        .I1(\ex_reg1[29]_i_7_n_0 ),
        .I2(\ex_reg1_reg[17]_0 ),
        .I3(\ex_reg2_reg[31] [17]),
        .I4(\ex_reg1[29]_i_9_n_0 ),
        .I5(\ex_reg1[29]_i_10_n_0 ),
        .O(\wb_rd_data_reg[29] [17]));
  LUT6 #(
    .INIT(64'h00000000B8B8FF00)) 
    \ex_reg1[18]_i_2 
       (.I0(\ex_reg1_reg[18] ),
        .I1(\ex_reg1[29]_i_7_n_0 ),
        .I2(\ex_reg1_reg[18]_0 ),
        .I3(\ex_reg2_reg[31] [18]),
        .I4(\ex_reg1[29]_i_9_n_0 ),
        .I5(\ex_reg1[29]_i_10_n_0 ),
        .O(\wb_rd_data_reg[29] [18]));
  LUT6 #(
    .INIT(64'h00000000B8B8FF00)) 
    \ex_reg1[19]_i_2 
       (.I0(\ex_reg1_reg[19] ),
        .I1(\ex_reg1[29]_i_7_n_0 ),
        .I2(\ex_reg1_reg[19]_0 ),
        .I3(\ex_reg2_reg[31] [19]),
        .I4(\ex_reg1[29]_i_9_n_0 ),
        .I5(\ex_reg1[29]_i_10_n_0 ),
        .O(\wb_rd_data_reg[29] [19]));
  LUT6 #(
    .INIT(64'h00000000B8B8FF00)) 
    \ex_reg1[1]_i_2 
       (.I0(\ex_reg1_reg[1] ),
        .I1(\ex_reg1[29]_i_7_n_0 ),
        .I2(\ex_reg1_reg[1]_0 ),
        .I3(\ex_reg2_reg[31] [1]),
        .I4(\ex_reg1[29]_i_9_n_0 ),
        .I5(\ex_reg1[29]_i_10_n_0 ),
        .O(\wb_rd_data_reg[29] [1]));
  LUT6 #(
    .INIT(64'h00000000B8B8FF00)) 
    \ex_reg1[20]_i_2 
       (.I0(\ex_reg1_reg[20] ),
        .I1(\ex_reg1[29]_i_7_n_0 ),
        .I2(\ex_reg1_reg[20]_0 ),
        .I3(\ex_reg2_reg[31] [20]),
        .I4(\ex_reg1[29]_i_9_n_0 ),
        .I5(\ex_reg1[29]_i_10_n_0 ),
        .O(\wb_rd_data_reg[29] [20]));
  LUT2 #(
    .INIT(4'hB)) 
    \ex_reg1[21]_i_17 
       (.I0(rst),
        .I1(\id_inst_reg[31]_0 [1]),
        .O(rst_reg_21));
  LUT2 #(
    .INIT(4'hB)) 
    \ex_reg1[21]_i_18 
       (.I0(rst),
        .I1(\id_inst_reg[31]_0 [0]),
        .O(rst_reg_14));
  LUT6 #(
    .INIT(64'h00000000B8B8FF00)) 
    \ex_reg1[21]_i_2 
       (.I0(\ex_reg1_reg[21] ),
        .I1(\ex_reg1[29]_i_7_n_0 ),
        .I2(\ex_reg1_reg[21]_0 ),
        .I3(\ex_reg2_reg[31] [21]),
        .I4(\ex_reg1[29]_i_9_n_0 ),
        .I5(\ex_reg1[29]_i_10_n_0 ),
        .O(\wb_rd_data_reg[29] [21]));
  LUT6 #(
    .INIT(64'h00000000B8B8FF00)) 
    \ex_reg1[22]_i_2 
       (.I0(\ex_reg1_reg[22] ),
        .I1(\ex_reg1[29]_i_7_n_0 ),
        .I2(\ex_reg1_reg[22]_0 ),
        .I3(\ex_reg2_reg[31] [22]),
        .I4(\ex_reg1[29]_i_9_n_0 ),
        .I5(\ex_reg1[29]_i_10_n_0 ),
        .O(\wb_rd_data_reg[29] [22]));
  LUT6 #(
    .INIT(64'h00000000B8B8FF00)) 
    \ex_reg1[23]_i_2 
       (.I0(\ex_reg1_reg[23] ),
        .I1(\ex_reg1[29]_i_7_n_0 ),
        .I2(\ex_reg1_reg[23]_0 ),
        .I3(\ex_reg2_reg[31] [23]),
        .I4(\ex_reg1[29]_i_9_n_0 ),
        .I5(\ex_reg1[29]_i_10_n_0 ),
        .O(\wb_rd_data_reg[29] [23]));
  LUT6 #(
    .INIT(64'h00000000B8B8FF00)) 
    \ex_reg1[24]_i_2 
       (.I0(\ex_reg1_reg[24] ),
        .I1(\ex_reg1[29]_i_7_n_0 ),
        .I2(\ex_reg1_reg[24]_0 ),
        .I3(\ex_reg2_reg[31] [24]),
        .I4(\ex_reg1[29]_i_9_n_0 ),
        .I5(\ex_reg1[29]_i_10_n_0 ),
        .O(\wb_rd_data_reg[29] [24]));
  LUT6 #(
    .INIT(64'h00000000B8B8FF00)) 
    \ex_reg1[25]_i_2 
       (.I0(\ex_reg1_reg[25] ),
        .I1(\ex_reg1[29]_i_7_n_0 ),
        .I2(\ex_reg1_reg[25]_0 ),
        .I3(\ex_reg2_reg[31] [25]),
        .I4(\ex_reg1[29]_i_9_n_0 ),
        .I5(\ex_reg1[29]_i_10_n_0 ),
        .O(\wb_rd_data_reg[29] [25]));
  LUT6 #(
    .INIT(64'h00000000B8B8FF00)) 
    \ex_reg1[26]_i_2 
       (.I0(\ex_reg1_reg[26] ),
        .I1(\ex_reg1[29]_i_7_n_0 ),
        .I2(\ex_reg1_reg[26]_0 ),
        .I3(\ex_reg2_reg[31] [26]),
        .I4(\ex_reg1[29]_i_9_n_0 ),
        .I5(\ex_reg1[29]_i_10_n_0 ),
        .O(\wb_rd_data_reg[29] [26]));
  LUT6 #(
    .INIT(64'h00000000B8B8FF00)) 
    \ex_reg1[27]_i_2 
       (.I0(\ex_reg1_reg[27] ),
        .I1(\ex_reg1[29]_i_7_n_0 ),
        .I2(\ex_reg1_reg[27]_0 ),
        .I3(\ex_reg2_reg[31] [27]),
        .I4(\ex_reg1[29]_i_9_n_0 ),
        .I5(\ex_reg1[29]_i_10_n_0 ),
        .O(\wb_rd_data_reg[29] [27]));
  LUT6 #(
    .INIT(64'h00000000B8B8FF00)) 
    \ex_reg1[28]_i_2 
       (.I0(\ex_reg1_reg[28] ),
        .I1(\ex_reg1[29]_i_7_n_0 ),
        .I2(\ex_reg1_reg[28]_0 ),
        .I3(\ex_reg2_reg[31] [28]),
        .I4(\ex_reg1[29]_i_9_n_0 ),
        .I5(\ex_reg1[29]_i_10_n_0 ),
        .O(\wb_rd_data_reg[29] [28]));
  LUT6 #(
    .INIT(64'hEAAAAAAAAAAAAAAA)) 
    \ex_reg1[29]_i_10 
       (.I0(rst_reg_2),
        .I1(\ex_reg1[29]_i_7_n_0 ),
        .I2(rst_reg_3),
        .I3(rst_reg_4),
        .I4(rst_reg_5),
        .I5(rst_reg),
        .O(\ex_reg1[29]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F1111111)) 
    \ex_reg1[29]_i_11 
       (.I0(ex_rd_enable_i_4_n_0),
        .I1(\id_inst_reg_n_0_[3] ),
        .I2(\ex_aluop[0]_i_2_n_0 ),
        .I3(\id_inst_reg_n_0_[0] ),
        .I4(\id_inst_reg_n_0_[1] ),
        .I5(rst),
        .O(reg1_read_enable));
  LUT2 #(
    .INIT(4'hB)) 
    \ex_reg1[29]_i_14 
       (.I0(rst),
        .I1(\id_inst_reg[31]_0 [3]),
        .O(rst_reg));
  LUT6 #(
    .INIT(64'hFFFFF99FF99FFFFF)) 
    \ex_reg1[29]_i_19 
       (.I0(rst_reg_6),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(rst_reg_7),
        .I4(Q[2]),
        .I5(rst_reg_4),
        .O(\ex_reg1[29]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h00000000B8B8FF00)) 
    \ex_reg1[29]_i_2 
       (.I0(\ex_reg1_reg[29] ),
        .I1(\ex_reg1[29]_i_7_n_0 ),
        .I2(\ex_reg1_reg[29]_0 ),
        .I3(\ex_reg2_reg[31] [29]),
        .I4(\ex_reg1[29]_i_9_n_0 ),
        .I5(\ex_reg1[29]_i_10_n_0 ),
        .O(\wb_rd_data_reg[29] [29]));
  LUT2 #(
    .INIT(4'hB)) 
    \ex_reg1[29]_i_20 
       (.I0(rst),
        .I1(\id_inst_reg[31]_0 [1]),
        .O(rst_reg_3));
  LUT2 #(
    .INIT(4'hB)) 
    \ex_reg1[29]_i_21 
       (.I0(rst),
        .I1(\id_inst_reg[31]_0 [2]),
        .O(rst_reg_4));
  LUT2 #(
    .INIT(4'hB)) 
    \ex_reg1[29]_i_22 
       (.I0(rst),
        .I1(\id_inst_reg[31]_0 [0]),
        .O(rst_reg_5));
  LUT2 #(
    .INIT(4'hB)) 
    \ex_reg1[29]_i_7 
       (.I0(rst),
        .I1(\id_inst_reg[31]_0 [4]),
        .O(\ex_reg1[29]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFF9F9FFFFFFFFFF)) 
    \ex_reg1[29]_i_9 
       (.I0(\ex_reg1[29]_i_7_n_0 ),
        .I1(Q[4]),
        .I2(\ex_reg1[29]_i_19_n_0 ),
        .I3(Q[3]),
        .I4(rst_reg),
        .I5(write_enable),
        .O(\ex_reg1[29]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00000000B8B8FF00)) 
    \ex_reg1[2]_i_2 
       (.I0(\ex_reg1_reg[2] ),
        .I1(\ex_reg1[29]_i_7_n_0 ),
        .I2(\ex_reg1_reg[2]_0 ),
        .I3(\ex_reg2_reg[31] [2]),
        .I4(\ex_reg1[29]_i_9_n_0 ),
        .I5(\ex_reg1[29]_i_10_n_0 ),
        .O(\wb_rd_data_reg[29] [2]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ex_reg1[30]_i_1 
       (.I0(id_reg1__0[30]),
        .I1(flush_id),
        .O(rst_reg_12[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \ex_reg1[30]_i_2 
       (.I0(jmp_addr1_carry_i_7_n_0),
        .I1(reg1_data[30]),
        .I2(jmp_addr1_carry_i_5_n_0),
        .I3(\ex_reg1_reg[31] [30]),
        .I4(D[21]),
        .I5(rst_reg_11),
        .O(id_reg1__0[30]));
  LUT6 #(
    .INIT(64'h00000000B8B8FF00)) 
    \ex_reg1[30]_i_3 
       (.I0(\ex_reg1[30]_i_2_0 ),
        .I1(\ex_reg1[29]_i_7_n_0 ),
        .I2(\ex_reg1[30]_i_2_1 ),
        .I3(\ex_reg2_reg[31] [30]),
        .I4(\ex_reg1[29]_i_9_n_0 ),
        .I5(\ex_reg1[29]_i_10_n_0 ),
        .O(reg1_data[30]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ex_reg1[31]_i_1 
       (.I0(id_reg1__0[31]),
        .I1(flush_id),
        .O(rst_reg_12[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \ex_reg1[31]_i_2 
       (.I0(jmp_addr1_carry_i_7_n_0),
        .I1(reg1_data[31]),
        .I2(jmp_addr1_carry_i_5_n_0),
        .I3(\ex_reg1_reg[31] [31]),
        .I4(D[22]),
        .I5(rst_reg_11),
        .O(id_reg1__0[31]));
  LUT6 #(
    .INIT(64'h00B800B800FF0000)) 
    \ex_reg1[31]_i_3 
       (.I0(\ex_reg1[31]_i_2_1 ),
        .I1(\ex_reg1[29]_i_7_n_0 ),
        .I2(\ex_reg1[31]_i_2_2 ),
        .I3(\ex_reg1[29]_i_10_n_0 ),
        .I4(\ex_reg2_reg[31] [31]),
        .I5(\ex_reg1[29]_i_9_n_0 ),
        .O(reg1_data[31]));
  LUT6 #(
    .INIT(64'h00000000B8B8FF00)) 
    \ex_reg1[3]_i_2 
       (.I0(\ex_reg1_reg[3] ),
        .I1(\ex_reg1[29]_i_7_n_0 ),
        .I2(\ex_reg1_reg[3]_0 ),
        .I3(\ex_reg2_reg[31] [3]),
        .I4(\ex_reg1[29]_i_9_n_0 ),
        .I5(\ex_reg1[29]_i_10_n_0 ),
        .O(\wb_rd_data_reg[29] [3]));
  LUT6 #(
    .INIT(64'h00000000B8B8FF00)) 
    \ex_reg1[4]_i_2 
       (.I0(\ex_reg1_reg[4] ),
        .I1(\ex_reg1[29]_i_7_n_0 ),
        .I2(\ex_reg1_reg[4]_0 ),
        .I3(\ex_reg2_reg[31] [4]),
        .I4(\ex_reg1[29]_i_9_n_0 ),
        .I5(\ex_reg1[29]_i_10_n_0 ),
        .O(\wb_rd_data_reg[29] [4]));
  LUT6 #(
    .INIT(64'h00000000B8B8FF00)) 
    \ex_reg1[5]_i_2 
       (.I0(\ex_reg1_reg[5] ),
        .I1(\ex_reg1[29]_i_7_n_0 ),
        .I2(\ex_reg1_reg[5]_0 ),
        .I3(\ex_reg2_reg[31] [5]),
        .I4(\ex_reg1[29]_i_9_n_0 ),
        .I5(\ex_reg1[29]_i_10_n_0 ),
        .O(\wb_rd_data_reg[29] [5]));
  LUT6 #(
    .INIT(64'h00000000B8B8FF00)) 
    \ex_reg1[6]_i_2 
       (.I0(\ex_reg1_reg[6] ),
        .I1(\ex_reg1[29]_i_7_n_0 ),
        .I2(\ex_reg1_reg[6]_0 ),
        .I3(\ex_reg2_reg[31] [6]),
        .I4(\ex_reg1[29]_i_9_n_0 ),
        .I5(\ex_reg1[29]_i_10_n_0 ),
        .O(\wb_rd_data_reg[29] [6]));
  LUT6 #(
    .INIT(64'h00000000B8B8FF00)) 
    \ex_reg1[7]_i_2 
       (.I0(\ex_reg1_reg[7] ),
        .I1(\ex_reg1[29]_i_7_n_0 ),
        .I2(\ex_reg1_reg[7]_0 ),
        .I3(\ex_reg2_reg[31] [7]),
        .I4(\ex_reg1[29]_i_9_n_0 ),
        .I5(\ex_reg1[29]_i_10_n_0 ),
        .O(\wb_rd_data_reg[29] [7]));
  LUT6 #(
    .INIT(64'h00000000B8B8FF00)) 
    \ex_reg1[8]_i_2 
       (.I0(\ex_reg1_reg[8] ),
        .I1(\ex_reg1[29]_i_7_n_0 ),
        .I2(\ex_reg1_reg[8]_0 ),
        .I3(\ex_reg2_reg[31] [8]),
        .I4(\ex_reg1[29]_i_9_n_0 ),
        .I5(\ex_reg1[29]_i_10_n_0 ),
        .O(\wb_rd_data_reg[29] [8]));
  LUT6 #(
    .INIT(64'h00000000B8B8FF00)) 
    \ex_reg1[9]_i_2 
       (.I0(\ex_reg1_reg[9] ),
        .I1(\ex_reg1[29]_i_7_n_0 ),
        .I2(\ex_reg1_reg[9]_0 ),
        .I3(\ex_reg2_reg[31] [9]),
        .I4(\ex_reg1[29]_i_9_n_0 ),
        .I5(\ex_reg1[29]_i_10_n_0 ),
        .O(\wb_rd_data_reg[29] [9]));
  LUT6 #(
    .INIT(64'h000002020000FF00)) 
    \ex_reg2[0]_i_2 
       (.I0(reg2_data[0]),
        .I1(reg216_out),
        .I2(reg21__0),
        .I3(\id0/Imm__120 [0]),
        .I4(\ex_Imm_reg[0] ),
        .I5(reg2_read_enable),
        .O(\wb_rd_data_reg[0] ));
  LUT6 #(
    .INIT(64'h00000000B8B8FF00)) 
    \ex_reg2[0]_i_3 
       (.I0(\ex_reg2[0]_i_2_0 ),
        .I1(\ex_reg2[31]_i_11_n_0 ),
        .I2(\ex_reg2[0]_i_2_1 ),
        .I3(\ex_reg2_reg[31] [0]),
        .I4(\ex_reg2[31]_i_14_n_0 ),
        .I5(\ex_reg2[31]_i_13_n_0 ),
        .O(reg2_data[0]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \ex_reg2[0]_i_4 
       (.I0(\id_inst_reg_n_0_[7] ),
        .I1(\ex_Imm[0]_i_3_n_0 ),
        .I2(\id_inst_reg[31]_0 [5]),
        .I3(\ex_Imm[0]_i_2_n_0 ),
        .O(\id0/Imm__120 [0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF8F8F8)) 
    \ex_reg2[10]_i_1 
       (.I0(\ex_reg2_reg[8] ),
        .I1(D[2]),
        .I2(\ex_reg2[10]_i_2_n_0 ),
        .I3(\id_inst_reg[31]_0 [15]),
        .I4(\ex_reg2[10]_i_3_n_0 ),
        .I5(\ex_reg2_reg[10] ),
        .O(\id_inst_reg[30]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \ex_reg2[10]_i_2 
       (.I0(\ex_Imm_reg[0] ),
        .I1(reg2_read_enable),
        .I2(\ex_Imm[31]_i_2_n_0 ),
        .I3(data4[9]),
        .O(\ex_reg2[10]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \ex_reg2[10]_i_24 
       (.I0(rst),
        .I1(\id_inst_reg[31]_0 [6]),
        .O(rst_reg_17));
  LUT2 #(
    .INIT(4'hB)) 
    \ex_reg2[10]_i_25 
       (.I0(rst),
        .I1(\id_inst_reg[31]_0 [5]),
        .O(rst_reg_20));
  LUT6 #(
    .INIT(64'h0828080808280828)) 
    \ex_reg2[10]_i_3 
       (.I0(\ex_reg2_reg[10]_0 ),
        .I1(\ex_reg2[30]_i_6_n_0 ),
        .I2(\ex_reg2[30]_i_5_n_0 ),
        .I3(\ex_reg2[10]_i_6_n_0 ),
        .I4(id_inst_i[13]),
        .I5(id_inst_i[12]),
        .O(\ex_reg2[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFCFFFFFFEFFFE)) 
    \ex_reg2[10]_i_6 
       (.I0(\id_inst_reg_n_0_[3] ),
        .I1(ex_rd_enable_i_3_n_0),
        .I2(\id_inst_reg_n_0_[2] ),
        .I3(\id_inst_reg_n_0_[5] ),
        .I4(\id_inst_reg_n_0_[4] ),
        .I5(\id_inst_reg_n_0_[6] ),
        .O(\ex_reg2[10]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00000000B8B8FF00)) 
    \ex_reg2[10]_i_7 
       (.I0(\ex_reg2[10]_i_4 ),
        .I1(\ex_reg2[31]_i_11_n_0 ),
        .I2(\ex_reg2[10]_i_4_0 ),
        .I3(\ex_reg2_reg[31] [10]),
        .I4(\ex_reg2[31]_i_14_n_0 ),
        .I5(\ex_reg2[31]_i_13_n_0 ),
        .O(\wb_rd_data_reg[31] [5]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \ex_reg2[11]_i_3 
       (.I0(\ex_Imm_reg[0] ),
        .I1(reg2_read_enable),
        .I2(\ex_Imm[31]_i_2_n_0 ),
        .I3(data4[10]),
        .O(_flush_id_reg));
  LUT6 #(
    .INIT(64'h00000000B8B8FF00)) 
    \ex_reg2[11]_i_4 
       (.I0(\ex_reg2_reg[11] ),
        .I1(\ex_reg2[31]_i_11_n_0 ),
        .I2(\ex_reg2_reg[11]_0 ),
        .I3(\ex_reg2_reg[31] [11]),
        .I4(\ex_reg2[31]_i_14_n_0 ),
        .I5(\ex_reg2[31]_i_13_n_0 ),
        .O(\wb_rd_data_reg[31] [6]));
  LUT6 #(
    .INIT(64'h000000000000A00C)) 
    \ex_reg2[12]_i_2 
       (.I0(data4[11]),
        .I1(id_inst_i[12]),
        .I2(\ex_reg2[30]_i_5_n_0 ),
        .I3(\ex_reg2[30]_i_6_n_0 ),
        .I4(reg2_read_enable),
        .I5(\ex_Imm_reg[0] ),
        .O(\id_inst_reg[12]_0 ));
  LUT6 #(
    .INIT(64'h00000000B8B8FF00)) 
    \ex_reg2[12]_i_3 
       (.I0(\ex_reg2_reg[12] ),
        .I1(\ex_reg2[31]_i_11_n_0 ),
        .I2(\ex_reg2_reg[12]_0 ),
        .I3(\ex_reg2_reg[31] [12]),
        .I4(\ex_reg2[31]_i_14_n_0 ),
        .I5(\ex_reg2[31]_i_13_n_0 ),
        .O(\wb_rd_data_reg[31] [7]));
  LUT6 #(
    .INIT(64'h000000000000A00C)) 
    \ex_reg2[13]_i_2 
       (.I0(data4[12]),
        .I1(id_inst_i[13]),
        .I2(\ex_reg2[30]_i_5_n_0 ),
        .I3(\ex_reg2[30]_i_6_n_0 ),
        .I4(reg2_read_enable),
        .I5(\ex_Imm_reg[0] ),
        .O(\id_inst_reg[13]_1 ));
  LUT6 #(
    .INIT(64'h00000000B8B8FF00)) 
    \ex_reg2[13]_i_3 
       (.I0(\ex_reg2_reg[13] ),
        .I1(\ex_reg2[31]_i_11_n_0 ),
        .I2(\ex_reg2_reg[13]_0 ),
        .I3(\ex_reg2_reg[31] [13]),
        .I4(\ex_reg2[31]_i_14_n_0 ),
        .I5(\ex_reg2[31]_i_13_n_0 ),
        .O(\wb_rd_data_reg[31] [8]));
  LUT6 #(
    .INIT(64'h000000000000A00C)) 
    \ex_reg2[14]_i_2 
       (.I0(data4[13]),
        .I1(id_inst_i[14]),
        .I2(\ex_reg2[30]_i_5_n_0 ),
        .I3(\ex_reg2[30]_i_6_n_0 ),
        .I4(reg2_read_enable),
        .I5(\ex_Imm_reg[0] ),
        .O(\id_inst_reg[14]_0 ));
  LUT6 #(
    .INIT(64'h00000000B8B8FF00)) 
    \ex_reg2[14]_i_3 
       (.I0(\ex_reg2_reg[14] ),
        .I1(\ex_reg2[31]_i_11_n_0 ),
        .I2(\ex_reg2_reg[14]_0 ),
        .I3(\ex_reg2_reg[31] [14]),
        .I4(\ex_reg2[31]_i_14_n_0 ),
        .I5(\ex_reg2[31]_i_13_n_0 ),
        .O(\wb_rd_data_reg[31] [9]));
  LUT6 #(
    .INIT(64'h000000000000A00C)) 
    \ex_reg2[15]_i_2 
       (.I0(data4[14]),
        .I1(\id_inst_reg[31]_0 [0]),
        .I2(\ex_reg2[30]_i_5_n_0 ),
        .I3(\ex_reg2[30]_i_6_n_0 ),
        .I4(reg2_read_enable),
        .I5(\ex_Imm_reg[0] ),
        .O(\id_inst_reg[15]_0 ));
  LUT6 #(
    .INIT(64'h00000000B8B8FF00)) 
    \ex_reg2[15]_i_3 
       (.I0(\ex_reg2_reg[15] ),
        .I1(\ex_reg2[31]_i_11_n_0 ),
        .I2(\ex_reg2_reg[15]_0 ),
        .I3(\ex_reg2_reg[31] [15]),
        .I4(\ex_reg2[31]_i_14_n_0 ),
        .I5(\ex_reg2[31]_i_13_n_0 ),
        .O(\wb_rd_data_reg[31] [10]));
  LUT6 #(
    .INIT(64'h000000000000A00C)) 
    \ex_reg2[16]_i_2 
       (.I0(data4[15]),
        .I1(\id_inst_reg[31]_0 [1]),
        .I2(\ex_reg2[30]_i_5_n_0 ),
        .I3(\ex_reg2[30]_i_6_n_0 ),
        .I4(reg2_read_enable),
        .I5(\ex_Imm_reg[0] ),
        .O(\id_inst_reg[16]_0 ));
  LUT6 #(
    .INIT(64'h00000000B8B8FF00)) 
    \ex_reg2[16]_i_3 
       (.I0(\ex_reg2_reg[16] ),
        .I1(\ex_reg2[31]_i_11_n_0 ),
        .I2(\ex_reg2_reg[16]_0 ),
        .I3(\ex_reg2_reg[31] [16]),
        .I4(\ex_reg2[31]_i_14_n_0 ),
        .I5(\ex_reg2[31]_i_13_n_0 ),
        .O(\wb_rd_data_reg[31] [11]));
  LUT6 #(
    .INIT(64'h000000000000A00C)) 
    \ex_reg2[17]_i_2 
       (.I0(data4[16]),
        .I1(\id_inst_reg[31]_0 [2]),
        .I2(\ex_reg2[30]_i_5_n_0 ),
        .I3(\ex_reg2[30]_i_6_n_0 ),
        .I4(reg2_read_enable),
        .I5(\ex_Imm_reg[0] ),
        .O(\id_inst_reg[17]_0 ));
  LUT6 #(
    .INIT(64'h00000000B8B8FF00)) 
    \ex_reg2[17]_i_3 
       (.I0(\ex_reg2_reg[17] ),
        .I1(\ex_reg2[31]_i_11_n_0 ),
        .I2(\ex_reg2_reg[17]_0 ),
        .I3(\ex_reg2_reg[31] [17]),
        .I4(\ex_reg2[31]_i_14_n_0 ),
        .I5(\ex_reg2[31]_i_13_n_0 ),
        .O(\wb_rd_data_reg[31] [12]));
  LUT6 #(
    .INIT(64'h000000000000A00C)) 
    \ex_reg2[18]_i_2 
       (.I0(data4[17]),
        .I1(\id_inst_reg[31]_0 [3]),
        .I2(\ex_reg2[30]_i_5_n_0 ),
        .I3(\ex_reg2[30]_i_6_n_0 ),
        .I4(reg2_read_enable),
        .I5(\ex_Imm_reg[0] ),
        .O(\id_inst_reg[18]_0 ));
  LUT6 #(
    .INIT(64'h00000000B8B8FF00)) 
    \ex_reg2[18]_i_3 
       (.I0(\ex_reg2_reg[18] ),
        .I1(\ex_reg2[31]_i_11_n_0 ),
        .I2(\ex_reg2_reg[18]_0 ),
        .I3(\ex_reg2_reg[31] [18]),
        .I4(\ex_reg2[31]_i_14_n_0 ),
        .I5(\ex_reg2[31]_i_13_n_0 ),
        .O(\wb_rd_data_reg[31] [13]));
  LUT6 #(
    .INIT(64'h000000000000A00C)) 
    \ex_reg2[19]_i_2 
       (.I0(data4[18]),
        .I1(\id_inst_reg[31]_0 [4]),
        .I2(\ex_reg2[30]_i_5_n_0 ),
        .I3(\ex_reg2[30]_i_6_n_0 ),
        .I4(reg2_read_enable),
        .I5(\ex_Imm_reg[0] ),
        .O(\id_inst_reg[19]_0 ));
  LUT6 #(
    .INIT(64'h00000000B8B8FF00)) 
    \ex_reg2[19]_i_3 
       (.I0(\ex_reg2_reg[19] ),
        .I1(\ex_reg2[31]_i_11_n_0 ),
        .I2(\ex_reg2_reg[19]_0 ),
        .I3(\ex_reg2_reg[31] [19]),
        .I4(\ex_reg2[31]_i_14_n_0 ),
        .I5(\ex_reg2[31]_i_13_n_0 ),
        .O(\wb_rd_data_reg[31] [14]));
  LUT6 #(
    .INIT(64'h000002020000FF00)) 
    \ex_reg2[1]_i_2 
       (.I0(reg2_data[1]),
        .I1(reg216_out),
        .I2(reg21__0),
        .I3(\id0/Imm__120 [1]),
        .I4(\ex_Imm_reg[0] ),
        .I5(reg2_read_enable),
        .O(\wb_rd_data_reg[1] ));
  LUT6 #(
    .INIT(64'h00000000B8B8FF00)) 
    \ex_reg2[1]_i_3 
       (.I0(\ex_reg2[1]_i_2_0 ),
        .I1(\ex_reg2[31]_i_11_n_0 ),
        .I2(\ex_reg2[1]_i_2_1 ),
        .I3(\ex_reg2_reg[31] [1]),
        .I4(\ex_reg2[31]_i_14_n_0 ),
        .I5(\ex_reg2[31]_i_13_n_0 ),
        .O(reg2_data[1]));
  LUT6 #(
    .INIT(64'h000000000000A00C)) 
    \ex_reg2[20]_i_2 
       (.I0(data4[19]),
        .I1(\id_inst_reg[31]_0 [5]),
        .I2(\ex_reg2[30]_i_5_n_0 ),
        .I3(\ex_reg2[30]_i_6_n_0 ),
        .I4(reg2_read_enable),
        .I5(\ex_Imm_reg[0] ),
        .O(\id_inst_reg[20]_0 ));
  LUT6 #(
    .INIT(64'h00000000B8B8FF00)) 
    \ex_reg2[20]_i_3 
       (.I0(\ex_reg2_reg[20] ),
        .I1(\ex_reg2[31]_i_11_n_0 ),
        .I2(\ex_reg2_reg[20]_0 ),
        .I3(\ex_reg2_reg[31] [20]),
        .I4(\ex_reg2[31]_i_14_n_0 ),
        .I5(\ex_reg2[31]_i_13_n_0 ),
        .O(\wb_rd_data_reg[31] [15]));
  LUT2 #(
    .INIT(4'hB)) 
    \ex_reg2[21]_i_19 
       (.I0(rst),
        .I1(\id_inst_reg[31]_0 [6]),
        .O(rst_reg_16));
  LUT6 #(
    .INIT(64'h000000000000A00C)) 
    \ex_reg2[21]_i_2 
       (.I0(data4[20]),
        .I1(\id_inst_reg[31]_0 [6]),
        .I2(\ex_reg2[30]_i_5_n_0 ),
        .I3(\ex_reg2[30]_i_6_n_0 ),
        .I4(reg2_read_enable),
        .I5(\ex_Imm_reg[0] ),
        .O(\id_inst_reg[21]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \ex_reg2[21]_i_20 
       (.I0(rst),
        .I1(\id_inst_reg[31]_0 [5]),
        .O(rst_reg_19));
  LUT6 #(
    .INIT(64'h00000000B8B8FF00)) 
    \ex_reg2[21]_i_3 
       (.I0(\ex_reg2_reg[21] ),
        .I1(\ex_reg2[31]_i_11_n_0 ),
        .I2(\ex_reg2_reg[21]_0 ),
        .I3(\ex_reg2_reg[31] [21]),
        .I4(\ex_reg2[31]_i_14_n_0 ),
        .I5(\ex_reg2[31]_i_13_n_0 ),
        .O(\wb_rd_data_reg[31] [16]));
  LUT6 #(
    .INIT(64'h000000000000A00C)) 
    \ex_reg2[22]_i_2 
       (.I0(data4[21]),
        .I1(\id_inst_reg[31]_0 [7]),
        .I2(\ex_reg2[30]_i_5_n_0 ),
        .I3(\ex_reg2[30]_i_6_n_0 ),
        .I4(reg2_read_enable),
        .I5(\ex_Imm_reg[0] ),
        .O(\id_inst_reg[22]_0 ));
  LUT6 #(
    .INIT(64'h00000000B8B8FF00)) 
    \ex_reg2[22]_i_3 
       (.I0(\ex_reg2_reg[22] ),
        .I1(\ex_reg2[31]_i_11_n_0 ),
        .I2(\ex_reg2_reg[22]_0 ),
        .I3(\ex_reg2_reg[31] [22]),
        .I4(\ex_reg2[31]_i_14_n_0 ),
        .I5(\ex_reg2[31]_i_13_n_0 ),
        .O(\wb_rd_data_reg[31] [17]));
  LUT6 #(
    .INIT(64'h000000000000A00C)) 
    \ex_reg2[23]_i_2 
       (.I0(data4[22]),
        .I1(\id_inst_reg[31]_0 [8]),
        .I2(\ex_reg2[30]_i_5_n_0 ),
        .I3(\ex_reg2[30]_i_6_n_0 ),
        .I4(reg2_read_enable),
        .I5(\ex_Imm_reg[0] ),
        .O(\id_inst_reg[23]_0 ));
  LUT6 #(
    .INIT(64'h00000000B8B8FF00)) 
    \ex_reg2[23]_i_3 
       (.I0(\ex_reg2_reg[23] ),
        .I1(\ex_reg2[31]_i_11_n_0 ),
        .I2(\ex_reg2_reg[23]_0 ),
        .I3(\ex_reg2_reg[31] [23]),
        .I4(\ex_reg2[31]_i_14_n_0 ),
        .I5(\ex_reg2[31]_i_13_n_0 ),
        .O(\wb_rd_data_reg[31] [18]));
  LUT6 #(
    .INIT(64'h000000000000A00C)) 
    \ex_reg2[24]_i_2 
       (.I0(data4[23]),
        .I1(\id_inst_reg[31]_0 [9]),
        .I2(\ex_reg2[30]_i_5_n_0 ),
        .I3(\ex_reg2[30]_i_6_n_0 ),
        .I4(reg2_read_enable),
        .I5(\ex_Imm_reg[0] ),
        .O(\id_inst_reg[24]_0 ));
  LUT6 #(
    .INIT(64'h00000000B8B8FF00)) 
    \ex_reg2[24]_i_3 
       (.I0(\ex_reg2_reg[24] ),
        .I1(\ex_reg2[31]_i_11_n_0 ),
        .I2(\ex_reg2_reg[24]_0 ),
        .I3(\ex_reg2_reg[31] [24]),
        .I4(\ex_reg2[31]_i_14_n_0 ),
        .I5(\ex_reg2[31]_i_13_n_0 ),
        .O(\wb_rd_data_reg[31] [19]));
  LUT6 #(
    .INIT(64'h000000000000A00C)) 
    \ex_reg2[25]_i_2 
       (.I0(data4[24]),
        .I1(\id_inst_reg[31]_0 [10]),
        .I2(\ex_reg2[30]_i_5_n_0 ),
        .I3(\ex_reg2[30]_i_6_n_0 ),
        .I4(reg2_read_enable),
        .I5(\ex_Imm_reg[0] ),
        .O(\id_inst_reg[25]_0 ));
  LUT6 #(
    .INIT(64'h00000000B8B8FF00)) 
    \ex_reg2[25]_i_3 
       (.I0(\ex_reg2_reg[25] ),
        .I1(\ex_reg2[31]_i_11_n_0 ),
        .I2(\ex_reg2_reg[25]_0 ),
        .I3(\ex_reg2_reg[31] [25]),
        .I4(\ex_reg2[31]_i_14_n_0 ),
        .I5(\ex_reg2[31]_i_13_n_0 ),
        .O(\wb_rd_data_reg[31] [20]));
  LUT6 #(
    .INIT(64'h000000000000A00C)) 
    \ex_reg2[26]_i_2 
       (.I0(data4[25]),
        .I1(\id_inst_reg[31]_0 [11]),
        .I2(\ex_reg2[30]_i_5_n_0 ),
        .I3(\ex_reg2[30]_i_6_n_0 ),
        .I4(reg2_read_enable),
        .I5(\ex_Imm_reg[0] ),
        .O(\id_inst_reg[26]_0 ));
  LUT6 #(
    .INIT(64'h00000000B8B8FF00)) 
    \ex_reg2[26]_i_3 
       (.I0(\ex_reg2_reg[26] ),
        .I1(\ex_reg2[31]_i_11_n_0 ),
        .I2(\ex_reg2_reg[26]_0 ),
        .I3(\ex_reg2_reg[31] [26]),
        .I4(\ex_reg2[31]_i_14_n_0 ),
        .I5(\ex_reg2[31]_i_13_n_0 ),
        .O(\wb_rd_data_reg[31] [21]));
  LUT6 #(
    .INIT(64'h000000000000A00C)) 
    \ex_reg2[27]_i_2 
       (.I0(data4[26]),
        .I1(\id_inst_reg[31]_0 [12]),
        .I2(\ex_reg2[30]_i_5_n_0 ),
        .I3(\ex_reg2[30]_i_6_n_0 ),
        .I4(reg2_read_enable),
        .I5(\ex_Imm_reg[0] ),
        .O(\id_inst_reg[27]_0 ));
  LUT6 #(
    .INIT(64'h00000000B8B8FF00)) 
    \ex_reg2[27]_i_3 
       (.I0(\ex_reg2_reg[27] ),
        .I1(\ex_reg2[31]_i_11_n_0 ),
        .I2(\ex_reg2_reg[27]_0 ),
        .I3(\ex_reg2_reg[31] [27]),
        .I4(\ex_reg2[31]_i_14_n_0 ),
        .I5(\ex_reg2[31]_i_13_n_0 ),
        .O(\wb_rd_data_reg[31] [22]));
  LUT6 #(
    .INIT(64'h000000000000A00C)) 
    \ex_reg2[28]_i_2 
       (.I0(data4[27]),
        .I1(\id_inst_reg[31]_0 [13]),
        .I2(\ex_reg2[30]_i_5_n_0 ),
        .I3(\ex_reg2[30]_i_6_n_0 ),
        .I4(reg2_read_enable),
        .I5(\ex_Imm_reg[0] ),
        .O(\id_inst_reg[28]_0 ));
  LUT6 #(
    .INIT(64'h00000000B8B8FF00)) 
    \ex_reg2[28]_i_3 
       (.I0(\ex_reg2_reg[28] ),
        .I1(\ex_reg2[31]_i_11_n_0 ),
        .I2(\ex_reg2_reg[28]_0 ),
        .I3(\ex_reg2_reg[31] [28]),
        .I4(\ex_reg2[31]_i_14_n_0 ),
        .I5(\ex_reg2[31]_i_13_n_0 ),
        .O(\wb_rd_data_reg[31] [23]));
  LUT6 #(
    .INIT(64'h000000000000A00C)) 
    \ex_reg2[29]_i_2 
       (.I0(data4[28]),
        .I1(\id_inst_reg[31]_0 [14]),
        .I2(\ex_reg2[30]_i_5_n_0 ),
        .I3(\ex_reg2[30]_i_6_n_0 ),
        .I4(reg2_read_enable),
        .I5(\ex_Imm_reg[0] ),
        .O(\id_inst_reg[29]_0 ));
  LUT6 #(
    .INIT(64'h00000000B8B8FF00)) 
    \ex_reg2[29]_i_3 
       (.I0(\ex_reg2_reg[29] ),
        .I1(\ex_reg2[31]_i_11_n_0 ),
        .I2(\ex_reg2_reg[29]_0 ),
        .I3(\ex_reg2_reg[31] [29]),
        .I4(\ex_reg2[31]_i_14_n_0 ),
        .I5(\ex_reg2[31]_i_13_n_0 ),
        .O(\wb_rd_data_reg[31] [24]));
  LUT6 #(
    .INIT(64'h000002020000FF00)) 
    \ex_reg2[2]_i_2 
       (.I0(reg2_data[2]),
        .I1(reg216_out),
        .I2(reg21__0),
        .I3(\id0/Imm__120 [2]),
        .I4(\ex_Imm_reg[0] ),
        .I5(reg2_read_enable),
        .O(\wb_rd_data_reg[2] ));
  LUT6 #(
    .INIT(64'h00000000B8B8FF00)) 
    \ex_reg2[2]_i_3 
       (.I0(\ex_reg2[2]_i_2_0 ),
        .I1(\ex_reg2[31]_i_11_n_0 ),
        .I2(\ex_reg2[2]_i_2_1 ),
        .I3(\ex_reg2_reg[31] [2]),
        .I4(\ex_reg2[31]_i_14_n_0 ),
        .I5(\ex_reg2[31]_i_13_n_0 ),
        .O(reg2_data[2]));
  LUT6 #(
    .INIT(64'h000000000000A00C)) 
    \ex_reg2[30]_i_2 
       (.I0(data4[29]),
        .I1(\id_inst_reg[31]_0 [15]),
        .I2(\ex_reg2[30]_i_5_n_0 ),
        .I3(\ex_reg2[30]_i_6_n_0 ),
        .I4(reg2_read_enable),
        .I5(\ex_Imm_reg[0] ),
        .O(\id_inst_reg[30]_1 ));
  LUT6 #(
    .INIT(64'h00000000B8B8FF00)) 
    \ex_reg2[30]_i_3 
       (.I0(\ex_reg2_reg[30] ),
        .I1(\ex_reg2[31]_i_11_n_0 ),
        .I2(\ex_reg2_reg[30]_0 ),
        .I3(\ex_reg2_reg[31] [30]),
        .I4(\ex_reg2[31]_i_14_n_0 ),
        .I5(\ex_reg2[31]_i_13_n_0 ),
        .O(\wb_rd_data_reg[31] [25]));
  LUT6 #(
    .INIT(64'hFFF7FFFFFFFFFFF7)) 
    \ex_reg2[30]_i_5 
       (.I0(\id_inst_reg_n_0_[1] ),
        .I1(\id_inst_reg_n_0_[0] ),
        .I2(\id_inst_reg_n_0_[6] ),
        .I3(\id_inst_reg_n_0_[3] ),
        .I4(\id_inst_reg_n_0_[4] ),
        .I5(\id_inst_reg_n_0_[2] ),
        .O(\ex_reg2[30]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0202000000000003)) 
    \ex_reg2[30]_i_6 
       (.I0(\id_inst_reg_n_0_[5] ),
        .I1(ex_rd_enable_i_3_n_0),
        .I2(\id_inst_reg_n_0_[4] ),
        .I3(\id_inst_reg_n_0_[3] ),
        .I4(\id_inst_reg_n_0_[6] ),
        .I5(\id_inst_reg_n_0_[2] ),
        .O(\ex_reg2[30]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \ex_reg2[31]_i_11 
       (.I0(rst),
        .I1(\id_inst_reg[31]_0 [9]),
        .O(\ex_reg2[31]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'hFD)) 
    \ex_reg2[31]_i_13 
       (.I0(reg2_read_enable),
        .I1(rst),
        .I2(\ex_reg2[31]_i_26_n_0 ),
        .O(\ex_reg2[31]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFF9F9FFFFFFFFFF)) 
    \ex_reg2[31]_i_14 
       (.I0(\ex_reg2[31]_i_11_n_0 ),
        .I1(Q[4]),
        .I2(\ex_reg2[31]_i_27_n_0 ),
        .I3(Q[3]),
        .I4(rst_reg_0),
        .I5(write_enable),
        .O(\ex_reg2[31]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \ex_reg2[31]_i_17 
       (.I0(rst),
        .I1(\id_inst_reg[31]_0 [6]),
        .O(rst_reg_10));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ex_reg2[31]_i_18 
       (.I0(\id_inst_reg_n_0_[2] ),
        .I1(\id_inst_reg_n_0_[3] ),
        .O(\ex_reg2[31]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \ex_reg2[31]_i_21 
       (.I0(rst),
        .I1(\id_inst_reg[31]_0 [8]),
        .O(rst_reg_0));
  LUT6 #(
    .INIT(64'hC000C00000004000)) 
    \ex_reg2[31]_i_26 
       (.I0(\id_inst_reg[31]_0 [8]),
        .I1(rst_reg_8),
        .I2(rst_reg_9),
        .I3(rst_reg_10),
        .I4(\id_inst_reg[31]_0 [9]),
        .I5(rst),
        .O(\ex_reg2[31]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF99FF99FFFFF)) 
    \ex_reg2[31]_i_27 
       (.I0(rst_reg_8),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(rst_reg_10),
        .I4(Q[2]),
        .I5(rst_reg_9),
        .O(\ex_reg2[31]_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \ex_reg2[31]_i_28 
       (.I0(rst),
        .I1(\id_inst_reg[31]_0 [5]),
        .O(rst_reg_8));
  LUT2 #(
    .INIT(4'hB)) 
    \ex_reg2[31]_i_29 
       (.I0(rst),
        .I1(\id_inst_reg[31]_0 [7]),
        .O(rst_reg_9));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT5 #(
    .INIT(32'h000F0008)) 
    \ex_reg2[31]_i_3 
       (.I0(data4[30]),
        .I1(\ex_Imm[31]_i_2_n_0 ),
        .I2(\ex_Imm_reg[0] ),
        .I3(reg2_read_enable),
        .I4(\ex_Imm[31]_i_4_n_0 ),
        .O(\id_pc_reg[31]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \ex_reg2[31]_i_38 
       (.I0(rst),
        .I1(\id_inst_reg[31]_0 [6]),
        .O(rst_reg_15));
  LUT2 #(
    .INIT(4'hB)) 
    \ex_reg2[31]_i_39 
       (.I0(rst),
        .I1(\id_inst_reg[31]_0 [5]),
        .O(rst_reg_18));
  LUT6 #(
    .INIT(64'h00B800B800FF0000)) 
    \ex_reg2[31]_i_5 
       (.I0(\ex_reg2_reg[31]_0 ),
        .I1(\ex_reg2[31]_i_11_n_0 ),
        .I2(\ex_reg2_reg[31]_1 ),
        .I3(\ex_reg2[31]_i_13_n_0 ),
        .I4(\ex_reg2_reg[31] [31]),
        .I5(\ex_reg2[31]_i_14_n_0 ),
        .O(\wb_rd_data_reg[31] [26]));
  LUT6 #(
    .INIT(64'h0000000000F10000)) 
    \ex_reg2[31]_i_8 
       (.I0(\id_inst_reg_n_0_[4] ),
        .I1(\ex_reg2[31]_i_18_n_0 ),
        .I2(\ex_aluop[0]_i_2_n_0 ),
        .I3(rst),
        .I4(\id_inst_reg_n_0_[5] ),
        .I5(ex_rd_enable_i_3_n_0),
        .O(reg2_read_enable));
  LUT6 #(
    .INIT(64'h000002020000FF00)) 
    \ex_reg2[3]_i_2 
       (.I0(reg2_data[3]),
        .I1(reg216_out),
        .I2(reg21__0),
        .I3(\id0/Imm__120 [3]),
        .I4(\ex_Imm_reg[0] ),
        .I5(reg2_read_enable),
        .O(\wb_rd_data_reg[3] ));
  LUT6 #(
    .INIT(64'h00000000B8B8FF00)) 
    \ex_reg2[3]_i_3 
       (.I0(\ex_reg2[3]_i_2_0 ),
        .I1(\ex_reg2[31]_i_11_n_0 ),
        .I2(\ex_reg2[3]_i_2_1 ),
        .I3(\ex_reg2_reg[31] [3]),
        .I4(\ex_reg2[31]_i_14_n_0 ),
        .I5(\ex_reg2[31]_i_13_n_0 ),
        .O(reg2_data[3]));
  LUT6 #(
    .INIT(64'h000002020000FF00)) 
    \ex_reg2[4]_i_2 
       (.I0(reg2_data[4]),
        .I1(reg216_out),
        .I2(reg21__0),
        .I3(\id0/Imm__120 [4]),
        .I4(\ex_Imm_reg[0] ),
        .I5(reg2_read_enable),
        .O(\wb_rd_data_reg[4] ));
  LUT6 #(
    .INIT(64'h00000000B8B8FF00)) 
    \ex_reg2[4]_i_3 
       (.I0(\ex_reg2[4]_i_2_0 ),
        .I1(\ex_reg2[31]_i_11_n_0 ),
        .I2(\ex_reg2[4]_i_2_1 ),
        .I3(\ex_reg2_reg[31] [4]),
        .I4(\ex_reg2[31]_i_14_n_0 ),
        .I5(\ex_reg2[31]_i_13_n_0 ),
        .O(reg2_data[4]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF8F8F8)) 
    \ex_reg2[5]_i_1 
       (.I0(\ex_reg2_reg[5] ),
        .I1(\ex_reg1_reg[31] [5]),
        .I2(\ex_reg2[5]_i_2_n_0 ),
        .I3(\id_inst_reg[31]_0 [10]),
        .I4(\ex_reg2[10]_i_3_n_0 ),
        .I5(\ex_reg2_reg[5]_0 ),
        .O(\id_inst_reg[30]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \ex_reg2[5]_i_2 
       (.I0(\ex_Imm_reg[0] ),
        .I1(reg2_read_enable),
        .I2(\ex_Imm[31]_i_2_n_0 ),
        .I3(data4[4]),
        .O(\ex_reg2[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000B8B8FF00)) 
    \ex_reg2[5]_i_4 
       (.I0(\ex_reg2[5]_i_3 ),
        .I1(\ex_reg2[31]_i_11_n_0 ),
        .I2(\ex_reg2[5]_i_3_0 ),
        .I3(\ex_reg2_reg[31] [5]),
        .I4(\ex_reg2[31]_i_14_n_0 ),
        .I5(\ex_reg2[31]_i_13_n_0 ),
        .O(\wb_rd_data_reg[31] [0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF8F8F8)) 
    \ex_reg2[6]_i_1 
       (.I0(\ex_reg2_reg[5] ),
        .I1(\ex_reg1_reg[31] [6]),
        .I2(\ex_reg2[6]_i_2_n_0 ),
        .I3(\id_inst_reg[31]_0 [11]),
        .I4(\ex_reg2[10]_i_3_n_0 ),
        .I5(\ex_reg2_reg[6] ),
        .O(\id_inst_reg[30]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \ex_reg2[6]_i_2 
       (.I0(\ex_Imm_reg[0] ),
        .I1(reg2_read_enable),
        .I2(\ex_Imm[31]_i_2_n_0 ),
        .I3(data4[5]),
        .O(\ex_reg2[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000B8B8FF00)) 
    \ex_reg2[6]_i_4 
       (.I0(\ex_reg2[6]_i_3 ),
        .I1(\ex_reg2[31]_i_11_n_0 ),
        .I2(\ex_reg2[6]_i_3_0 ),
        .I3(\ex_reg2_reg[31] [6]),
        .I4(\ex_reg2[31]_i_14_n_0 ),
        .I5(\ex_reg2[31]_i_13_n_0 ),
        .O(\wb_rd_data_reg[31] [1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF8F8F8)) 
    \ex_reg2[7]_i_1 
       (.I0(\ex_reg2_reg[5] ),
        .I1(\ex_reg1_reg[31] [7]),
        .I2(\ex_reg2[7]_i_3_n_0 ),
        .I3(\id_inst_reg[31]_0 [12]),
        .I4(\ex_reg2[10]_i_3_n_0 ),
        .I5(\ex_reg2_reg[7] ),
        .O(\id_inst_reg[30]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \ex_reg2[7]_i_3 
       (.I0(\ex_Imm_reg[0] ),
        .I1(reg2_read_enable),
        .I2(\ex_Imm[31]_i_2_n_0 ),
        .I3(data4[6]),
        .O(\ex_reg2[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000B8B8FF00)) 
    \ex_reg2[7]_i_5 
       (.I0(\ex_reg2[7]_i_4 ),
        .I1(\ex_reg2[31]_i_11_n_0 ),
        .I2(\ex_reg2[7]_i_4_0 ),
        .I3(\ex_reg2_reg[31] [7]),
        .I4(\ex_reg2[31]_i_14_n_0 ),
        .I5(\ex_reg2[31]_i_13_n_0 ),
        .O(\wb_rd_data_reg[31] [2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF8F8F8)) 
    \ex_reg2[8]_i_1 
       (.I0(\ex_reg2_reg[8] ),
        .I1(D[0]),
        .I2(\ex_reg2[8]_i_2_n_0 ),
        .I3(\id_inst_reg[31]_0 [13]),
        .I4(\ex_reg2[10]_i_3_n_0 ),
        .I5(\ex_reg2_reg[8]_0 ),
        .O(\id_inst_reg[30]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \ex_reg2[8]_i_2 
       (.I0(\ex_Imm_reg[0] ),
        .I1(reg2_read_enable),
        .I2(\ex_Imm[31]_i_2_n_0 ),
        .I3(data4[7]),
        .O(\ex_reg2[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000B8B8FF00)) 
    \ex_reg2[8]_i_4 
       (.I0(\ex_reg2[8]_i_3 ),
        .I1(\ex_reg2[31]_i_11_n_0 ),
        .I2(\ex_reg2[8]_i_3_0 ),
        .I3(\ex_reg2_reg[31] [8]),
        .I4(\ex_reg2[31]_i_14_n_0 ),
        .I5(\ex_reg2[31]_i_13_n_0 ),
        .O(\wb_rd_data_reg[31] [3]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF8F8F8)) 
    \ex_reg2[9]_i_1 
       (.I0(\ex_reg2_reg[8] ),
        .I1(D[1]),
        .I2(\ex_reg2[9]_i_2_n_0 ),
        .I3(\id_inst_reg[31]_0 [14]),
        .I4(\ex_reg2[10]_i_3_n_0 ),
        .I5(\ex_reg2_reg[9] ),
        .O(\id_inst_reg[30]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \ex_reg2[9]_i_2 
       (.I0(\ex_Imm_reg[0] ),
        .I1(reg2_read_enable),
        .I2(\ex_Imm[31]_i_2_n_0 ),
        .I3(data4[8]),
        .O(\ex_reg2[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000B8B8FF00)) 
    \ex_reg2[9]_i_4 
       (.I0(\ex_reg2[9]_i_3 ),
        .I1(\ex_reg2[31]_i_11_n_0 ),
        .I2(\ex_reg2[9]_i_3_0 ),
        .I3(\ex_reg2_reg[31] [9]),
        .I4(\ex_reg2[31]_i_14_n_0 ),
        .I5(\ex_reg2[31]_i_13_n_0 ),
        .O(\wb_rd_data_reg[31] [4]));
  LUT6 #(
    .INIT(64'h0000000700000000)) 
    \ex_width[0]_i_1 
       (.I0(id_inst_i[14]),
        .I1(\id_inst_reg_n_0_[5] ),
        .I2(id_inst_i[12]),
        .I3(id_inst_i[13]),
        .I4(\ex_width[2]_i_2_n_0 ),
        .I5(\ex_alusel[2]_i_3_n_0 ),
        .O(\id_inst_reg[12]_1 [0]));
  LUT6 #(
    .INIT(64'h00040000000C0000)) 
    \ex_width[1]_i_1 
       (.I0(id_inst_i[14]),
        .I1(\ex_alusel[2]_i_3_n_0 ),
        .I2(\ex_width[2]_i_2_n_0 ),
        .I3(id_inst_i[13]),
        .I4(id_inst_i[12]),
        .I5(\id_inst_reg_n_0_[5] ),
        .O(\id_inst_reg[12]_1 [1]));
  LUT6 #(
    .INIT(64'h00000404000C0000)) 
    \ex_width[2]_i_1 
       (.I0(id_inst_i[12]),
        .I1(\ex_alusel[2]_i_3_n_0 ),
        .I2(\ex_width[2]_i_2_n_0 ),
        .I3(\id_inst_reg_n_0_[5] ),
        .I4(id_inst_i[14]),
        .I5(id_inst_i[13]),
        .O(\id_inst_reg[12]_1 [2]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \ex_width[2]_i_2 
       (.I0(\id_inst_reg_n_0_[0] ),
        .I1(\id_inst_reg_n_0_[1] ),
        .I2(\id_inst_reg_n_0_[4] ),
        .O(\ex_width[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00150000)) 
    \ex_width[3]_i_1 
       (.I0(\ex_aluop[0]_i_3_n_0 ),
        .I1(id_inst_i[12]),
        .I2(id_inst_i[13]),
        .I3(id_inst_i[14]),
        .I4(\ex_alusel[2]_i_3_n_0 ),
        .O(\id_inst_reg[12]_1 [3]));
  FDRE #(
    .INIT(1'b0)) 
    \id_inst_reg[0] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\id_inst_reg[0]_2 ),
        .D(\id_inst_reg[31]_8 [0]),
        .Q(\id_inst_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \id_inst_reg[10] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\id_inst_reg[0]_2 ),
        .D(\id_inst_reg[31]_8 [10]),
        .Q(\id_inst_reg_n_0_[10] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \id_inst_reg[11] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\id_inst_reg[0]_2 ),
        .D(\id_inst_reg[31]_8 [11]),
        .Q(\id_inst_reg_n_0_[11] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \id_inst_reg[12] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\id_inst_reg[0]_2 ),
        .D(\id_inst_reg[31]_8 [12]),
        .Q(id_inst_i[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \id_inst_reg[13] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\id_inst_reg[0]_2 ),
        .D(\id_inst_reg[31]_8 [13]),
        .Q(id_inst_i[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \id_inst_reg[14] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\id_inst_reg[0]_2 ),
        .D(\id_inst_reg[31]_8 [14]),
        .Q(id_inst_i[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \id_inst_reg[15] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\id_inst_reg[0]_2 ),
        .D(\id_inst_reg[31]_8 [15]),
        .Q(\id_inst_reg[31]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \id_inst_reg[16] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\id_inst_reg[0]_2 ),
        .D(\id_inst_reg[31]_8 [16]),
        .Q(\id_inst_reg[31]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \id_inst_reg[17] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\id_inst_reg[0]_2 ),
        .D(\id_inst_reg[31]_8 [17]),
        .Q(\id_inst_reg[31]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \id_inst_reg[18] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\id_inst_reg[0]_2 ),
        .D(\id_inst_reg[31]_8 [18]),
        .Q(\id_inst_reg[31]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \id_inst_reg[19] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\id_inst_reg[0]_2 ),
        .D(\id_inst_reg[31]_8 [19]),
        .Q(\id_inst_reg[31]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \id_inst_reg[1] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\id_inst_reg[0]_2 ),
        .D(\id_inst_reg[31]_8 [1]),
        .Q(\id_inst_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \id_inst_reg[20] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\id_inst_reg[0]_2 ),
        .D(\id_inst_reg[31]_8 [20]),
        .Q(\id_inst_reg[31]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \id_inst_reg[21] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\id_inst_reg[0]_2 ),
        .D(\id_inst_reg[31]_8 [21]),
        .Q(\id_inst_reg[31]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \id_inst_reg[22] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\id_inst_reg[0]_2 ),
        .D(\id_inst_reg[31]_8 [22]),
        .Q(\id_inst_reg[31]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \id_inst_reg[23] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\id_inst_reg[0]_2 ),
        .D(\id_inst_reg[31]_8 [23]),
        .Q(\id_inst_reg[31]_0 [8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \id_inst_reg[24] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\id_inst_reg[0]_2 ),
        .D(\id_inst_reg[31]_8 [24]),
        .Q(\id_inst_reg[31]_0 [9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \id_inst_reg[25] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\id_inst_reg[0]_2 ),
        .D(\id_inst_reg[31]_8 [25]),
        .Q(\id_inst_reg[31]_0 [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \id_inst_reg[26] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\id_inst_reg[0]_2 ),
        .D(\id_inst_reg[31]_8 [26]),
        .Q(\id_inst_reg[31]_0 [11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \id_inst_reg[27] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\id_inst_reg[0]_2 ),
        .D(\id_inst_reg[31]_8 [27]),
        .Q(\id_inst_reg[31]_0 [12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \id_inst_reg[28] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\id_inst_reg[0]_2 ),
        .D(\id_inst_reg[31]_8 [28]),
        .Q(\id_inst_reg[31]_0 [13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \id_inst_reg[29] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\id_inst_reg[0]_2 ),
        .D(\id_inst_reg[31]_8 [29]),
        .Q(\id_inst_reg[31]_0 [14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \id_inst_reg[2] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\id_inst_reg[0]_2 ),
        .D(\id_inst_reg[31]_8 [2]),
        .Q(\id_inst_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \id_inst_reg[30] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\id_inst_reg[0]_2 ),
        .D(\id_inst_reg[31]_8 [30]),
        .Q(\id_inst_reg[31]_0 [15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \id_inst_reg[31] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\id_inst_reg[0]_2 ),
        .D(\id_inst_reg[31]_8 [31]),
        .Q(\id_inst_reg[31]_0 [16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \id_inst_reg[3] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\id_inst_reg[0]_2 ),
        .D(\id_inst_reg[31]_8 [3]),
        .Q(\id_inst_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \id_inst_reg[4] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\id_inst_reg[0]_2 ),
        .D(\id_inst_reg[31]_8 [4]),
        .Q(\id_inst_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \id_inst_reg[5] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\id_inst_reg[0]_2 ),
        .D(\id_inst_reg[31]_8 [5]),
        .Q(\id_inst_reg_n_0_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \id_inst_reg[6] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\id_inst_reg[0]_2 ),
        .D(\id_inst_reg[31]_8 [6]),
        .Q(\id_inst_reg_n_0_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \id_inst_reg[7] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\id_inst_reg[0]_2 ),
        .D(\id_inst_reg[31]_8 [7]),
        .Q(\id_inst_reg_n_0_[7] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \id_inst_reg[8] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\id_inst_reg[0]_2 ),
        .D(\id_inst_reg[31]_8 [8]),
        .Q(\id_inst_reg_n_0_[8] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \id_inst_reg[9] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\id_inst_reg[0]_2 ),
        .D(\id_inst_reg[31]_8 [9]),
        .Q(\id_inst_reg_n_0_[9] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \id_pc_reg[10] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\id_inst_reg[0]_2 ),
        .D(\id_pc_reg[31]_2 [9]),
        .Q(\id_pc_reg[31]_1 [9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \id_pc_reg[11] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\id_inst_reg[0]_2 ),
        .D(\id_pc_reg[31]_2 [10]),
        .Q(\id_pc_reg[31]_1 [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \id_pc_reg[12] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\id_inst_reg[0]_2 ),
        .D(\id_pc_reg[31]_2 [11]),
        .Q(\id_pc_reg[31]_1 [11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \id_pc_reg[13] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\id_inst_reg[0]_2 ),
        .D(\id_pc_reg[31]_2 [12]),
        .Q(\id_pc_reg[31]_1 [12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \id_pc_reg[14] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\id_inst_reg[0]_2 ),
        .D(\id_pc_reg[31]_2 [13]),
        .Q(\id_pc_reg[31]_1 [13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \id_pc_reg[15] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\id_inst_reg[0]_2 ),
        .D(\id_pc_reg[31]_2 [14]),
        .Q(\id_pc_reg[31]_1 [14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \id_pc_reg[16] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\id_inst_reg[0]_2 ),
        .D(\id_pc_reg[31]_2 [15]),
        .Q(\id_pc_reg[31]_1 [15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \id_pc_reg[17] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\id_inst_reg[0]_2 ),
        .D(\id_pc_reg[31]_2 [16]),
        .Q(\id_pc_reg[31]_1 [16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \id_pc_reg[18] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\id_inst_reg[0]_2 ),
        .D(\id_pc_reg[31]_2 [17]),
        .Q(\id_pc_reg[31]_1 [17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \id_pc_reg[19] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\id_inst_reg[0]_2 ),
        .D(\id_pc_reg[31]_2 [18]),
        .Q(\id_pc_reg[31]_1 [18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \id_pc_reg[1] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\id_inst_reg[0]_2 ),
        .D(\id_pc_reg[31]_2 [0]),
        .Q(\id_pc_reg[31]_1 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \id_pc_reg[20] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\id_inst_reg[0]_2 ),
        .D(\id_pc_reg[31]_2 [19]),
        .Q(\id_pc_reg[31]_1 [19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \id_pc_reg[21] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\id_inst_reg[0]_2 ),
        .D(\id_pc_reg[31]_2 [20]),
        .Q(\id_pc_reg[31]_1 [20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \id_pc_reg[22] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\id_inst_reg[0]_2 ),
        .D(\id_pc_reg[31]_2 [21]),
        .Q(\id_pc_reg[31]_1 [21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \id_pc_reg[23] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\id_inst_reg[0]_2 ),
        .D(\id_pc_reg[31]_2 [22]),
        .Q(\id_pc_reg[31]_1 [22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \id_pc_reg[24] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\id_inst_reg[0]_2 ),
        .D(\id_pc_reg[31]_2 [23]),
        .Q(\id_pc_reg[31]_1 [23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \id_pc_reg[25] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\id_inst_reg[0]_2 ),
        .D(\id_pc_reg[31]_2 [24]),
        .Q(\id_pc_reg[31]_1 [24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \id_pc_reg[26] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\id_inst_reg[0]_2 ),
        .D(\id_pc_reg[31]_2 [25]),
        .Q(\id_pc_reg[31]_1 [25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \id_pc_reg[27] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\id_inst_reg[0]_2 ),
        .D(\id_pc_reg[31]_2 [26]),
        .Q(\id_pc_reg[31]_1 [26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \id_pc_reg[28] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\id_inst_reg[0]_2 ),
        .D(\id_pc_reg[31]_2 [27]),
        .Q(\id_pc_reg[31]_1 [27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \id_pc_reg[29] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\id_inst_reg[0]_2 ),
        .D(\id_pc_reg[31]_2 [28]),
        .Q(\id_pc_reg[31]_1 [28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \id_pc_reg[2] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\id_inst_reg[0]_2 ),
        .D(\id_pc_reg[31]_2 [1]),
        .Q(\id_pc_reg[31]_1 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \id_pc_reg[30] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\id_inst_reg[0]_2 ),
        .D(\id_pc_reg[31]_2 [29]),
        .Q(\id_pc_reg[31]_1 [29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \id_pc_reg[31] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\id_inst_reg[0]_2 ),
        .D(\id_pc_reg[31]_2 [30]),
        .Q(\id_pc_reg[31]_1 [30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \id_pc_reg[3] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\id_inst_reg[0]_2 ),
        .D(\id_pc_reg[31]_2 [2]),
        .Q(\id_pc_reg[31]_1 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \id_pc_reg[4] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\id_inst_reg[0]_2 ),
        .D(\id_pc_reg[31]_2 [3]),
        .Q(\id_pc_reg[31]_1 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \id_pc_reg[5] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\id_inst_reg[0]_2 ),
        .D(\id_pc_reg[31]_2 [4]),
        .Q(\id_pc_reg[31]_1 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \id_pc_reg[6] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\id_inst_reg[0]_2 ),
        .D(\id_pc_reg[31]_2 [5]),
        .Q(\id_pc_reg[31]_1 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \id_pc_reg[7] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\id_inst_reg[0]_2 ),
        .D(\id_pc_reg[31]_2 [6]),
        .Q(\id_pc_reg[31]_1 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \id_pc_reg[8] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\id_inst_reg[0]_2 ),
        .D(\id_pc_reg[31]_2 [7]),
        .Q(\id_pc_reg[31]_1 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \id_pc_reg[9] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\id_inst_reg[0]_2 ),
        .D(\id_pc_reg[31]_2 [8]),
        .Q(\id_pc_reg[31]_1 [8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \id_prediction_reg[10] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(E),
        .D(\id_prediction_reg[31]_1 [9]),
        .Q(\id_prediction_reg[31]_0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \id_prediction_reg[11] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(E),
        .D(\id_prediction_reg[31]_1 [10]),
        .Q(\id_prediction_reg[31]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \id_prediction_reg[12] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(E),
        .D(\id_prediction_reg[31]_1 [11]),
        .Q(\id_prediction_reg[31]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \id_prediction_reg[13] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(E),
        .D(\id_prediction_reg[31]_1 [12]),
        .Q(\id_prediction_reg[31]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \id_prediction_reg[14] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(E),
        .D(\id_prediction_reg[31]_1 [13]),
        .Q(\id_prediction_reg[31]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \id_prediction_reg[15] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(E),
        .D(\id_prediction_reg[31]_1 [14]),
        .Q(\id_prediction_reg[31]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \id_prediction_reg[16] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(E),
        .D(\id_prediction_reg[31]_1 [15]),
        .Q(\id_prediction_reg[31]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \id_prediction_reg[17] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(E),
        .D(\id_prediction_reg[31]_1 [16]),
        .Q(\id_prediction_reg[31]_0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \id_prediction_reg[18] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(E),
        .D(\id_prediction_reg[31]_1 [17]),
        .Q(\id_prediction_reg[31]_0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \id_prediction_reg[19] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(E),
        .D(\id_prediction_reg[31]_1 [18]),
        .Q(\id_prediction_reg[31]_0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \id_prediction_reg[1] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(E),
        .D(\id_prediction_reg[31]_1 [0]),
        .Q(\id_prediction_reg[31]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \id_prediction_reg[20] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(E),
        .D(\id_prediction_reg[31]_1 [19]),
        .Q(\id_prediction_reg[31]_0 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \id_prediction_reg[21] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(E),
        .D(\id_prediction_reg[31]_1 [20]),
        .Q(\id_prediction_reg[31]_0 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \id_prediction_reg[22] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(E),
        .D(\id_prediction_reg[31]_1 [21]),
        .Q(\id_prediction_reg[31]_0 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \id_prediction_reg[23] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(E),
        .D(\id_prediction_reg[31]_1 [22]),
        .Q(\id_prediction_reg[31]_0 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \id_prediction_reg[24] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(E),
        .D(\id_prediction_reg[31]_1 [23]),
        .Q(\id_prediction_reg[31]_0 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \id_prediction_reg[25] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(E),
        .D(\id_prediction_reg[31]_1 [24]),
        .Q(\id_prediction_reg[31]_0 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \id_prediction_reg[26] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(E),
        .D(\id_prediction_reg[31]_1 [25]),
        .Q(\id_prediction_reg[31]_0 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \id_prediction_reg[27] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(E),
        .D(\id_prediction_reg[31]_1 [26]),
        .Q(\id_prediction_reg[31]_0 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \id_prediction_reg[28] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(E),
        .D(\id_prediction_reg[31]_1 [27]),
        .Q(\id_prediction_reg[31]_0 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \id_prediction_reg[29] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(E),
        .D(\id_prediction_reg[31]_1 [28]),
        .Q(\id_prediction_reg[31]_0 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \id_prediction_reg[2] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(E),
        .D(\id_prediction_reg[31]_1 [1]),
        .Q(\id_prediction_reg[31]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \id_prediction_reg[30] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(E),
        .D(\id_prediction_reg[31]_1 [29]),
        .Q(\id_prediction_reg[31]_0 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \id_prediction_reg[31] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(E),
        .D(\id_prediction_reg[31]_1 [30]),
        .Q(\id_prediction_reg[31]_0 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \id_prediction_reg[3] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(E),
        .D(\id_prediction_reg[31]_1 [2]),
        .Q(\id_prediction_reg[31]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \id_prediction_reg[4] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(E),
        .D(\id_prediction_reg[31]_1 [3]),
        .Q(\id_prediction_reg[31]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \id_prediction_reg[5] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(E),
        .D(\id_prediction_reg[31]_1 [4]),
        .Q(\id_prediction_reg[31]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \id_prediction_reg[6] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(E),
        .D(\id_prediction_reg[31]_1 [5]),
        .Q(\id_prediction_reg[31]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \id_prediction_reg[7] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(E),
        .D(\id_prediction_reg[31]_1 [6]),
        .Q(\id_prediction_reg[31]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \id_prediction_reg[8] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(E),
        .D(\id_prediction_reg[31]_1 [7]),
        .Q(\id_prediction_reg[31]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \id_prediction_reg[9] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(E),
        .D(\id_prediction_reg[31]_1 [8]),
        .Q(\id_prediction_reg[31]_0 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00070707FFF8F8F8)) 
    jmp_addr1_carry__0_i_1
       (.I0(jmp_addr1_carry_i_5_n_0),
        .I1(\ex_reg1_reg[31] [7]),
        .I2(jmp_addr1_carry__0_2),
        .I3(\wb_rd_data_reg[29] [7]),
        .I4(jmp_addr1_carry_i_7_n_0),
        .I5(\id_inst_reg[31]_0 [12]),
        .O(\id_inst_reg[27]_1 [3]));
  LUT6 #(
    .INIT(64'h00070707FFF8F8F8)) 
    jmp_addr1_carry__0_i_2
       (.I0(jmp_addr1_carry_i_5_n_0),
        .I1(\ex_reg1_reg[31] [6]),
        .I2(jmp_addr1_carry__0_1),
        .I3(\wb_rd_data_reg[29] [6]),
        .I4(jmp_addr1_carry_i_7_n_0),
        .I5(\id_inst_reg[31]_0 [11]),
        .O(\id_inst_reg[27]_1 [2]));
  LUT6 #(
    .INIT(64'h00070707FFF8F8F8)) 
    jmp_addr1_carry__0_i_3
       (.I0(jmp_addr1_carry_i_5_n_0),
        .I1(\ex_reg1_reg[31] [5]),
        .I2(jmp_addr1_carry__0_0),
        .I3(\wb_rd_data_reg[29] [5]),
        .I4(jmp_addr1_carry_i_7_n_0),
        .I5(\id_inst_reg[31]_0 [10]),
        .O(\id_inst_reg[27]_1 [1]));
  LUT6 #(
    .INIT(64'h00070707FFF8F8F8)) 
    jmp_addr1_carry__0_i_4
       (.I0(jmp_addr1_carry_i_5_n_0),
        .I1(\ex_reg1_reg[31] [4]),
        .I2(jmp_addr1_carry__0),
        .I3(\wb_rd_data_reg[29] [4]),
        .I4(jmp_addr1_carry_i_7_n_0),
        .I5(\id_inst_reg[31]_0 [9]),
        .O(\id_inst_reg[27]_1 [0]));
  LUT6 #(
    .INIT(64'h5555566656665666)) 
    jmp_addr1_carry__1_i_1
       (.I0(\id_inst_reg[31]_0 [16]),
        .I1(jmp_addr1_carry__1_2),
        .I2(\ex_reg1_reg[31] [11]),
        .I3(jmp_addr1_carry_i_5_n_0),
        .I4(\wb_rd_data_reg[29] [11]),
        .I5(jmp_addr1_carry_i_7_n_0),
        .O(\id_inst_reg[31]_2 [3]));
  LUT6 #(
    .INIT(64'h00151515FFEAEAEA)) 
    jmp_addr1_carry__1_i_2
       (.I0(jmp_addr1_carry__1_1),
        .I1(\ex_reg1_reg[31] [10]),
        .I2(jmp_addr1_carry_i_5_n_0),
        .I3(\wb_rd_data_reg[29] [10]),
        .I4(jmp_addr1_carry_i_7_n_0),
        .I5(\id_inst_reg[31]_0 [15]),
        .O(\id_inst_reg[31]_2 [2]));
  LUT6 #(
    .INIT(64'h00151515FFEAEAEA)) 
    jmp_addr1_carry__1_i_3
       (.I0(jmp_addr1_carry__1_0),
        .I1(\ex_reg1_reg[31] [9]),
        .I2(jmp_addr1_carry_i_5_n_0),
        .I3(\wb_rd_data_reg[29] [9]),
        .I4(jmp_addr1_carry_i_7_n_0),
        .I5(\id_inst_reg[31]_0 [14]),
        .O(\id_inst_reg[31]_2 [1]));
  LUT6 #(
    .INIT(64'h00151515FFEAEAEA)) 
    jmp_addr1_carry__1_i_4
       (.I0(jmp_addr1_carry__1),
        .I1(\ex_reg1_reg[31] [8]),
        .I2(jmp_addr1_carry_i_5_n_0),
        .I3(\wb_rd_data_reg[29] [8]),
        .I4(jmp_addr1_carry_i_7_n_0),
        .I5(\id_inst_reg[31]_0 [13]),
        .O(\id_inst_reg[31]_2 [0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    jmp_addr1_carry__2_i_1
       (.I0(jmp_addr1_carry_i_7_n_0),
        .I1(\wb_rd_data_reg[29] [14]),
        .I2(jmp_addr1_carry_i_5_n_0),
        .I3(\ex_reg1_reg[31] [14]),
        .I4(D[5]),
        .I5(rst_reg_11),
        .O(id_reg1[2]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT2 #(
    .INIT(4'hB)) 
    jmp_addr1_carry__2_i_17
       (.I0(rst),
        .I1(\id_inst_reg[31]_0 [1]),
        .O(rst_reg_7));
  LUT6 #(
    .INIT(64'hBFFFBFFFBFFFAAAA)) 
    jmp_addr1_carry__2_i_18
       (.I0(rst),
        .I1(\id_inst_reg_n_0_[1] ),
        .I2(\id_inst_reg_n_0_[0] ),
        .I3(\ex_aluop[0]_i_2_n_0 ),
        .I4(\id_inst_reg_n_0_[3] ),
        .I5(ex_rd_enable_i_4_n_0),
        .O(rst_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT2 #(
    .INIT(4'hB)) 
    jmp_addr1_carry__2_i_19
       (.I0(rst),
        .I1(\id_inst_reg[31]_0 [0]),
        .O(rst_reg_6));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    jmp_addr1_carry__2_i_2
       (.I0(jmp_addr1_carry_i_7_n_0),
        .I1(\wb_rd_data_reg[29] [13]),
        .I2(jmp_addr1_carry_i_5_n_0),
        .I3(\ex_reg1_reg[31] [13]),
        .I4(D[4]),
        .I5(rst_reg_11),
        .O(id_reg1[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    jmp_addr1_carry__2_i_3
       (.I0(jmp_addr1_carry_i_7_n_0),
        .I1(\wb_rd_data_reg[29] [12]),
        .I2(jmp_addr1_carry_i_5_n_0),
        .I3(\ex_reg1_reg[31] [12]),
        .I4(D[3]),
        .I5(rst_reg_11),
        .O(id_reg1[0]));
  LUT1 #(
    .INIT(2'h1)) 
    jmp_addr1_carry__2_i_4
       (.I0(\id_inst_reg[31]_0 [16]),
        .O(DI));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    jmp_addr1_carry__2_i_9
       (.I0(rst),
        .I1(reg1_read_enable),
        .I2(reg118_out),
        .I3(reg11__0),
        .O(rst_reg_11));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    jmp_addr1_carry__3_i_1
       (.I0(jmp_addr1_carry_i_7_n_0),
        .I1(\wb_rd_data_reg[29] [18]),
        .I2(jmp_addr1_carry_i_5_n_0),
        .I3(\ex_reg1_reg[31] [18]),
        .I4(D[9]),
        .I5(rst_reg_11),
        .O(id_reg1[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    jmp_addr1_carry__3_i_2
       (.I0(jmp_addr1_carry_i_7_n_0),
        .I1(\wb_rd_data_reg[29] [17]),
        .I2(jmp_addr1_carry_i_5_n_0),
        .I3(\ex_reg1_reg[31] [17]),
        .I4(D[8]),
        .I5(rst_reg_11),
        .O(id_reg1[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    jmp_addr1_carry__3_i_3
       (.I0(jmp_addr1_carry_i_7_n_0),
        .I1(\wb_rd_data_reg[29] [16]),
        .I2(jmp_addr1_carry_i_5_n_0),
        .I3(\ex_reg1_reg[31] [16]),
        .I4(D[7]),
        .I5(rst_reg_11),
        .O(id_reg1[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    jmp_addr1_carry__3_i_4
       (.I0(jmp_addr1_carry_i_7_n_0),
        .I1(\wb_rd_data_reg[29] [15]),
        .I2(jmp_addr1_carry_i_5_n_0),
        .I3(\ex_reg1_reg[31] [15]),
        .I4(D[6]),
        .I5(rst_reg_11),
        .O(id_reg1[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    jmp_addr1_carry__4_i_1
       (.I0(jmp_addr1_carry_i_7_n_0),
        .I1(\wb_rd_data_reg[29] [22]),
        .I2(jmp_addr1_carry_i_5_n_0),
        .I3(\ex_reg1_reg[31] [22]),
        .I4(D[13]),
        .I5(rst_reg_11),
        .O(id_reg1[10]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    jmp_addr1_carry__4_i_2
       (.I0(jmp_addr1_carry_i_7_n_0),
        .I1(\wb_rd_data_reg[29] [21]),
        .I2(jmp_addr1_carry_i_5_n_0),
        .I3(\ex_reg1_reg[31] [21]),
        .I4(D[12]),
        .I5(rst_reg_11),
        .O(id_reg1[9]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    jmp_addr1_carry__4_i_3
       (.I0(jmp_addr1_carry_i_7_n_0),
        .I1(\wb_rd_data_reg[29] [20]),
        .I2(jmp_addr1_carry_i_5_n_0),
        .I3(\ex_reg1_reg[31] [20]),
        .I4(D[11]),
        .I5(rst_reg_11),
        .O(id_reg1[8]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    jmp_addr1_carry__4_i_4
       (.I0(jmp_addr1_carry_i_7_n_0),
        .I1(\wb_rd_data_reg[29] [19]),
        .I2(jmp_addr1_carry_i_5_n_0),
        .I3(\ex_reg1_reg[31] [19]),
        .I4(D[10]),
        .I5(rst_reg_11),
        .O(id_reg1[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    jmp_addr1_carry__5_i_1
       (.I0(jmp_addr1_carry_i_7_n_0),
        .I1(\wb_rd_data_reg[29] [26]),
        .I2(jmp_addr1_carry_i_5_n_0),
        .I3(\ex_reg1_reg[31] [26]),
        .I4(D[17]),
        .I5(rst_reg_11),
        .O(id_reg1[14]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    jmp_addr1_carry__5_i_2
       (.I0(jmp_addr1_carry_i_7_n_0),
        .I1(\wb_rd_data_reg[29] [25]),
        .I2(jmp_addr1_carry_i_5_n_0),
        .I3(\ex_reg1_reg[31] [25]),
        .I4(D[16]),
        .I5(rst_reg_11),
        .O(id_reg1[13]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    jmp_addr1_carry__5_i_3
       (.I0(jmp_addr1_carry_i_7_n_0),
        .I1(\wb_rd_data_reg[29] [24]),
        .I2(jmp_addr1_carry_i_5_n_0),
        .I3(\ex_reg1_reg[31] [24]),
        .I4(D[15]),
        .I5(rst_reg_11),
        .O(id_reg1[12]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    jmp_addr1_carry__5_i_4
       (.I0(jmp_addr1_carry_i_7_n_0),
        .I1(\wb_rd_data_reg[29] [23]),
        .I2(jmp_addr1_carry_i_5_n_0),
        .I3(\ex_reg1_reg[31] [23]),
        .I4(D[14]),
        .I5(rst_reg_11),
        .O(id_reg1[11]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    jmp_addr1_carry__6_i_1
       (.I0(jmp_addr1_carry_i_7_n_0),
        .I1(\wb_rd_data_reg[29] [29]),
        .I2(jmp_addr1_carry_i_5_n_0),
        .I3(\ex_reg1_reg[31] [29]),
        .I4(D[20]),
        .I5(rst_reg_11),
        .O(id_reg1[17]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    jmp_addr1_carry__6_i_2
       (.I0(jmp_addr1_carry_i_7_n_0),
        .I1(\wb_rd_data_reg[29] [28]),
        .I2(jmp_addr1_carry_i_5_n_0),
        .I3(\ex_reg1_reg[31] [28]),
        .I4(D[19]),
        .I5(rst_reg_11),
        .O(id_reg1[16]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    jmp_addr1_carry__6_i_3
       (.I0(jmp_addr1_carry_i_7_n_0),
        .I1(\wb_rd_data_reg[29] [27]),
        .I2(jmp_addr1_carry_i_5_n_0),
        .I3(\ex_reg1_reg[31] [27]),
        .I4(D[18]),
        .I5(rst_reg_11),
        .O(id_reg1[15]));
  LUT2 #(
    .INIT(4'h9)) 
    jmp_addr1_carry__6_i_4
       (.I0(id_reg1__0[30]),
        .I1(id_reg1__0[31]),
        .O(\ex_reg1[31]_i_2_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    jmp_addr1_carry__6_i_5
       (.I0(id_reg1[17]),
        .I1(id_reg1__0[30]),
        .O(\ex_reg1[31]_i_2_0 [0]));
  LUT6 #(
    .INIT(64'h00070707FFF8F8F8)) 
    jmp_addr1_carry_i_1
       (.I0(jmp_addr1_carry_i_5_n_0),
        .I1(\ex_reg1_reg[31] [3]),
        .I2(jmp_addr1_carry_2),
        .I3(\wb_rd_data_reg[29] [3]),
        .I4(jmp_addr1_carry_i_7_n_0),
        .I5(\id_inst_reg[31]_0 [8]),
        .O(\id_inst_reg[23]_1 [3]));
  LUT6 #(
    .INIT(64'h00070707FFF8F8F8)) 
    jmp_addr1_carry_i_2
       (.I0(jmp_addr1_carry_i_5_n_0),
        .I1(\ex_reg1_reg[31] [2]),
        .I2(jmp_addr1_carry_1),
        .I3(\wb_rd_data_reg[29] [2]),
        .I4(jmp_addr1_carry_i_7_n_0),
        .I5(\id_inst_reg[31]_0 [7]),
        .O(\id_inst_reg[23]_1 [2]));
  LUT6 #(
    .INIT(64'h00070707FFF8F8F8)) 
    jmp_addr1_carry_i_3
       (.I0(jmp_addr1_carry_i_5_n_0),
        .I1(\ex_reg1_reg[31] [1]),
        .I2(jmp_addr1_carry_0),
        .I3(\wb_rd_data_reg[29] [1]),
        .I4(jmp_addr1_carry_i_7_n_0),
        .I5(\id_inst_reg[31]_0 [6]),
        .O(\id_inst_reg[23]_1 [1]));
  LUT6 #(
    .INIT(64'h00070707FFF8F8F8)) 
    jmp_addr1_carry_i_4
       (.I0(jmp_addr1_carry_i_5_n_0),
        .I1(\ex_reg1_reg[31] [0]),
        .I2(jmp_addr1_carry),
        .I3(\wb_rd_data_reg[29] [0]),
        .I4(jmp_addr1_carry_i_7_n_0),
        .I5(\id_inst_reg[31]_0 [5]),
        .O(\id_inst_reg[23]_1 [0]));
  LUT3 #(
    .INIT(8'h08)) 
    jmp_addr1_carry_i_5
       (.I0(reg1_read_enable),
        .I1(reg118_out),
        .I2(rst),
        .O(jmp_addr1_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h0004)) 
    jmp_addr1_carry_i_7
       (.I0(rst),
        .I1(reg1_read_enable),
        .I2(reg118_out),
        .I3(reg11__0),
        .O(jmp_addr1_carry_i_7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    npc_carry_i_1
       (.I0(\id_pc_reg[31]_1 [1]),
        .O(S));
  LUT2 #(
    .INIT(4'h6)) 
    p_1_out_carry__0_i_1
       (.I0(\id_inst_reg[31]_0 [13]),
        .I1(\id_pc_reg[31]_1 [7]),
        .O(\id_inst_reg[28]_1 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    p_1_out_carry__0_i_2
       (.I0(\id_inst_reg[31]_0 [12]),
        .I1(\id_pc_reg[31]_1 [6]),
        .O(\id_inst_reg[28]_1 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    p_1_out_carry__0_i_3
       (.I0(\id_inst_reg[31]_0 [11]),
        .I1(\id_pc_reg[31]_1 [5]),
        .O(\id_inst_reg[28]_1 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    p_1_out_carry__0_i_4
       (.I0(\id_inst_reg[31]_0 [10]),
        .I1(\id_pc_reg[31]_1 [4]),
        .O(\id_inst_reg[28]_1 [0]));
  LUT4 #(
    .INIT(16'h1DE2)) 
    p_1_out_carry__1_i_1
       (.I0(\id_inst_reg[31]_0 [16]),
        .I1(\id_inst_reg_n_0_[3] ),
        .I2(id_inst_i[12]),
        .I3(\id_pc_reg[31]_1 [11]),
        .O(\id_inst_reg[31]_3 [3]));
  LUT4 #(
    .INIT(16'h1DE2)) 
    p_1_out_carry__1_i_2
       (.I0(\id_inst_reg_n_0_[7] ),
        .I1(\id_inst_reg_n_0_[3] ),
        .I2(\id_inst_reg[31]_0 [5]),
        .I3(\id_pc_reg[31]_1 [10]),
        .O(\id_inst_reg[31]_3 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    p_1_out_carry__1_i_3
       (.I0(\id_inst_reg[31]_0 [15]),
        .I1(\id_pc_reg[31]_1 [9]),
        .O(\id_inst_reg[31]_3 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    p_1_out_carry__1_i_4
       (.I0(\id_inst_reg[31]_0 [14]),
        .I1(\id_pc_reg[31]_1 [8]),
        .O(\id_inst_reg[31]_3 [0]));
  LUT4 #(
    .INIT(16'h1DE2)) 
    p_1_out_carry__2_i_1
       (.I0(\id_inst_reg[31]_0 [16]),
        .I1(\id_inst_reg_n_0_[3] ),
        .I2(\id_inst_reg[31]_0 [1]),
        .I3(\id_pc_reg[31]_1 [15]),
        .O(\id_inst_reg[31]_4 [3]));
  LUT4 #(
    .INIT(16'h1DE2)) 
    p_1_out_carry__2_i_2
       (.I0(\id_inst_reg[31]_0 [16]),
        .I1(\id_inst_reg_n_0_[3] ),
        .I2(\id_inst_reg[31]_0 [0]),
        .I3(\id_pc_reg[31]_1 [14]),
        .O(\id_inst_reg[31]_4 [2]));
  LUT4 #(
    .INIT(16'h1DE2)) 
    p_1_out_carry__2_i_3
       (.I0(\id_inst_reg[31]_0 [16]),
        .I1(\id_inst_reg_n_0_[3] ),
        .I2(id_inst_i[14]),
        .I3(\id_pc_reg[31]_1 [13]),
        .O(\id_inst_reg[31]_4 [1]));
  LUT4 #(
    .INIT(16'h1DE2)) 
    p_1_out_carry__2_i_4
       (.I0(\id_inst_reg[31]_0 [16]),
        .I1(\id_inst_reg_n_0_[3] ),
        .I2(id_inst_i[13]),
        .I3(\id_pc_reg[31]_1 [12]),
        .O(\id_inst_reg[31]_4 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    p_1_out_carry__3_i_1
       (.I0(\id_inst_reg[31]_0 [16]),
        .I1(\id_pc_reg[31]_1 [19]),
        .O(\id_inst_reg[31]_5 [3]));
  LUT4 #(
    .INIT(16'h1DE2)) 
    p_1_out_carry__3_i_2
       (.I0(\id_inst_reg[31]_0 [16]),
        .I1(\id_inst_reg_n_0_[3] ),
        .I2(\id_inst_reg[31]_0 [4]),
        .I3(\id_pc_reg[31]_1 [18]),
        .O(\id_inst_reg[31]_5 [2]));
  LUT4 #(
    .INIT(16'h1DE2)) 
    p_1_out_carry__3_i_3
       (.I0(\id_inst_reg[31]_0 [16]),
        .I1(\id_inst_reg_n_0_[3] ),
        .I2(\id_inst_reg[31]_0 [3]),
        .I3(\id_pc_reg[31]_1 [17]),
        .O(\id_inst_reg[31]_5 [1]));
  LUT4 #(
    .INIT(16'h1DE2)) 
    p_1_out_carry__3_i_4
       (.I0(\id_inst_reg[31]_0 [16]),
        .I1(\id_inst_reg_n_0_[3] ),
        .I2(\id_inst_reg[31]_0 [2]),
        .I3(\id_pc_reg[31]_1 [16]),
        .O(\id_inst_reg[31]_5 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    p_1_out_carry__4_i_1
       (.I0(\id_inst_reg[31]_0 [16]),
        .I1(\id_pc_reg[31]_1 [23]),
        .O(\id_inst_reg[31]_6 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    p_1_out_carry__4_i_2
       (.I0(\id_inst_reg[31]_0 [16]),
        .I1(\id_pc_reg[31]_1 [22]),
        .O(\id_inst_reg[31]_6 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    p_1_out_carry__4_i_3
       (.I0(\id_inst_reg[31]_0 [16]),
        .I1(\id_pc_reg[31]_1 [21]),
        .O(\id_inst_reg[31]_6 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    p_1_out_carry__4_i_4
       (.I0(\id_inst_reg[31]_0 [16]),
        .I1(\id_pc_reg[31]_1 [20]),
        .O(\id_inst_reg[31]_6 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    p_1_out_carry__5_i_1
       (.I0(\id_inst_reg[31]_0 [16]),
        .I1(\id_pc_reg[31]_1 [27]),
        .O(\id_inst_reg[31]_7 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    p_1_out_carry__5_i_2
       (.I0(\id_inst_reg[31]_0 [16]),
        .I1(\id_pc_reg[31]_1 [26]),
        .O(\id_inst_reg[31]_7 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    p_1_out_carry__5_i_3
       (.I0(\id_inst_reg[31]_0 [16]),
        .I1(\id_pc_reg[31]_1 [25]),
        .O(\id_inst_reg[31]_7 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    p_1_out_carry__5_i_4
       (.I0(\id_inst_reg[31]_0 [16]),
        .I1(\id_pc_reg[31]_1 [24]),
        .O(\id_inst_reg[31]_7 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    p_1_out_carry__6_i_1
       (.I0(\id_inst_reg[31]_0 [16]),
        .I1(\id_pc_reg[31]_1 [30]),
        .O(\id_inst_reg[31]_1 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    p_1_out_carry__6_i_2
       (.I0(\id_inst_reg[31]_0 [16]),
        .I1(\id_pc_reg[31]_1 [29]),
        .O(\id_inst_reg[31]_1 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    p_1_out_carry__6_i_3
       (.I0(\id_inst_reg[31]_0 [16]),
        .I1(\id_pc_reg[31]_1 [28]),
        .O(\id_inst_reg[31]_1 [0]));
  LUT4 #(
    .INIT(16'h1DE2)) 
    p_1_out_carry_i_1
       (.I0(\id_inst_reg_n_0_[11] ),
        .I1(\id_inst_reg_n_0_[3] ),
        .I2(\id_inst_reg[31]_0 [9]),
        .I3(\id_pc_reg[31]_1 [3]),
        .O(\id_inst_reg[11]_0 [3]));
  LUT4 #(
    .INIT(16'h1DE2)) 
    p_1_out_carry_i_2
       (.I0(\id_inst_reg_n_0_[10] ),
        .I1(\id_inst_reg_n_0_[3] ),
        .I2(\id_inst_reg[31]_0 [8]),
        .I3(\id_pc_reg[31]_1 [2]),
        .O(\id_inst_reg[11]_0 [2]));
  LUT4 #(
    .INIT(16'h1DE2)) 
    p_1_out_carry_i_3
       (.I0(\id_inst_reg_n_0_[9] ),
        .I1(\id_inst_reg_n_0_[3] ),
        .I2(\id_inst_reg[31]_0 [7]),
        .I3(\id_pc_reg[31]_1 [1]),
        .O(\id_inst_reg[11]_0 [1]));
  LUT4 #(
    .INIT(16'h1DE2)) 
    p_1_out_carry_i_4
       (.I0(\id_inst_reg_n_0_[8] ),
        .I1(\id_inst_reg_n_0_[3] ),
        .I2(\id_inst_reg[31]_0 [6]),
        .I3(\id_pc_reg[31]_1 [0]),
        .O(\id_inst_reg[11]_0 [0]));
endmodule

module if_stage
   (_rw,
    _stallreq,
    D,
    npc,
    _inst,
    rw_if,
    EXCLK_IBUF_BUFG,
    stallreq_if,
    A,
    Q,
    S,
    stall,
    rst,
    \_inst_reg[6]_0 ,
    \_inst_reg[5]_0 ,
    \_inst_reg[1]_0 ,
    \_inst_reg[0]_0 ,
    \_inst_reg[31]_0 ,
    \_inst_reg[31]_1 );
  output _rw;
  output _stallreq;
  output [30:0]D;
  output [30:0]npc;
  output [31:0]_inst;
  input rw_if;
  input EXCLK_IBUF_BUFG;
  input stallreq_if;
  input [6:0]A;
  input [23:0]Q;
  input [0:0]S;
  input [0:0]stall;
  input rst;
  input \_inst_reg[6]_0 ;
  input \_inst_reg[5]_0 ;
  input \_inst_reg[1]_0 ;
  input \_inst_reg[0]_0 ;
  input \_inst_reg[31]_0 ;
  input [27:0]\_inst_reg[31]_1 ;

  wire [6:0]A;
  wire [30:0]D;
  wire EXCLK_IBUF_BUFG;
  wire [23:0]Q;
  wire [0:0]S;
  wire [31:0]_inst;
  wire \_inst_reg[0]_0 ;
  wire \_inst_reg[1]_0 ;
  wire \_inst_reg[31]_0 ;
  wire [27:0]\_inst_reg[31]_1 ;
  wire \_inst_reg[5]_0 ;
  wire \_inst_reg[6]_0 ;
  wire _rw;
  wire _stallreq;
  wire [30:0]npc;
  wire \npc[4]_i_8_n_0 ;
  wire \npc_reg[12]_i_6_n_0 ;
  wire \npc_reg[12]_i_6_n_1 ;
  wire \npc_reg[12]_i_6_n_2 ;
  wire \npc_reg[12]_i_6_n_3 ;
  wire \npc_reg[16]_i_6_n_0 ;
  wire \npc_reg[16]_i_6_n_1 ;
  wire \npc_reg[16]_i_6_n_2 ;
  wire \npc_reg[16]_i_6_n_3 ;
  wire \npc_reg[20]_i_6_n_0 ;
  wire \npc_reg[20]_i_6_n_1 ;
  wire \npc_reg[20]_i_6_n_2 ;
  wire \npc_reg[20]_i_6_n_3 ;
  wire \npc_reg[24]_i_6_n_0 ;
  wire \npc_reg[24]_i_6_n_1 ;
  wire \npc_reg[24]_i_6_n_2 ;
  wire \npc_reg[24]_i_6_n_3 ;
  wire \npc_reg[28]_i_6_n_0 ;
  wire \npc_reg[28]_i_6_n_1 ;
  wire \npc_reg[28]_i_6_n_2 ;
  wire \npc_reg[28]_i_6_n_3 ;
  wire \npc_reg[31]_i_11_n_2 ;
  wire \npc_reg[31]_i_11_n_3 ;
  wire \npc_reg[4]_i_7_n_0 ;
  wire \npc_reg[4]_i_7_n_1 ;
  wire \npc_reg[4]_i_7_n_2 ;
  wire \npc_reg[4]_i_7_n_3 ;
  wire \npc_reg[8]_i_6_n_0 ;
  wire \npc_reg[8]_i_6_n_1 ;
  wire \npc_reg[8]_i_6_n_2 ;
  wire \npc_reg[8]_i_6_n_3 ;
  wire prediction0_carry__0_n_0;
  wire prediction0_carry__0_n_1;
  wire prediction0_carry__0_n_2;
  wire prediction0_carry__0_n_3;
  wire prediction0_carry__1_n_0;
  wire prediction0_carry__1_n_1;
  wire prediction0_carry__1_n_2;
  wire prediction0_carry__1_n_3;
  wire prediction0_carry__2_n_0;
  wire prediction0_carry__2_n_1;
  wire prediction0_carry__2_n_2;
  wire prediction0_carry__2_n_3;
  wire prediction0_carry__3_n_0;
  wire prediction0_carry__3_n_1;
  wire prediction0_carry__3_n_2;
  wire prediction0_carry__3_n_3;
  wire prediction0_carry__4_n_0;
  wire prediction0_carry__4_n_1;
  wire prediction0_carry__4_n_2;
  wire prediction0_carry__4_n_3;
  wire prediction0_carry__5_n_0;
  wire prediction0_carry__5_n_1;
  wire prediction0_carry__5_n_2;
  wire prediction0_carry__5_n_3;
  wire prediction0_carry__6_n_2;
  wire prediction0_carry__6_n_3;
  wire prediction0_carry_n_0;
  wire prediction0_carry_n_1;
  wire prediction0_carry_n_2;
  wire prediction0_carry_n_3;
  wire rst;
  wire rw_if;
  wire [0:0]stall;
  wire stallreq_if;
  wire [3:2]\NLW_npc_reg[31]_i_11_CO_UNCONNECTED ;
  wire [3:3]\NLW_npc_reg[31]_i_11_O_UNCONNECTED ;
  wire [3:2]NLW_prediction0_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_prediction0_carry__6_O_UNCONNECTED;

  FDRE #(
    .INIT(1'b0)) 
    \_inst_reg[0] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\_inst_reg[0]_0 ),
        .Q(_inst[0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \_inst_reg[10] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\_inst_reg[31]_0 ),
        .D(\_inst_reg[31]_1 [6]),
        .Q(_inst[10]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \_inst_reg[11] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\_inst_reg[31]_0 ),
        .D(\_inst_reg[31]_1 [7]),
        .Q(_inst[11]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \_inst_reg[12] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\_inst_reg[31]_0 ),
        .D(\_inst_reg[31]_1 [8]),
        .Q(_inst[12]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \_inst_reg[13] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\_inst_reg[31]_0 ),
        .D(\_inst_reg[31]_1 [9]),
        .Q(_inst[13]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \_inst_reg[14] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\_inst_reg[31]_0 ),
        .D(\_inst_reg[31]_1 [10]),
        .Q(_inst[14]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \_inst_reg[15] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\_inst_reg[31]_0 ),
        .D(\_inst_reg[31]_1 [11]),
        .Q(_inst[15]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \_inst_reg[16] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\_inst_reg[31]_0 ),
        .D(\_inst_reg[31]_1 [12]),
        .Q(_inst[16]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \_inst_reg[17] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\_inst_reg[31]_0 ),
        .D(\_inst_reg[31]_1 [13]),
        .Q(_inst[17]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \_inst_reg[18] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\_inst_reg[31]_0 ),
        .D(\_inst_reg[31]_1 [14]),
        .Q(_inst[18]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \_inst_reg[19] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\_inst_reg[31]_0 ),
        .D(\_inst_reg[31]_1 [15]),
        .Q(_inst[19]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \_inst_reg[1] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\_inst_reg[1]_0 ),
        .Q(_inst[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \_inst_reg[20] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\_inst_reg[31]_0 ),
        .D(\_inst_reg[31]_1 [16]),
        .Q(_inst[20]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \_inst_reg[21] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\_inst_reg[31]_0 ),
        .D(\_inst_reg[31]_1 [17]),
        .Q(_inst[21]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \_inst_reg[22] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\_inst_reg[31]_0 ),
        .D(\_inst_reg[31]_1 [18]),
        .Q(_inst[22]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \_inst_reg[23] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\_inst_reg[31]_0 ),
        .D(\_inst_reg[31]_1 [19]),
        .Q(_inst[23]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \_inst_reg[24] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\_inst_reg[31]_0 ),
        .D(\_inst_reg[31]_1 [20]),
        .Q(_inst[24]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \_inst_reg[25] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\_inst_reg[31]_0 ),
        .D(\_inst_reg[31]_1 [21]),
        .Q(_inst[25]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \_inst_reg[26] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\_inst_reg[31]_0 ),
        .D(\_inst_reg[31]_1 [22]),
        .Q(_inst[26]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \_inst_reg[27] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\_inst_reg[31]_0 ),
        .D(\_inst_reg[31]_1 [23]),
        .Q(_inst[27]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \_inst_reg[28] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\_inst_reg[31]_0 ),
        .D(\_inst_reg[31]_1 [24]),
        .Q(_inst[28]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \_inst_reg[29] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\_inst_reg[31]_0 ),
        .D(\_inst_reg[31]_1 [25]),
        .Q(_inst[29]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \_inst_reg[2] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\_inst_reg[31]_0 ),
        .D(\_inst_reg[31]_1 [0]),
        .Q(_inst[2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \_inst_reg[30] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\_inst_reg[31]_0 ),
        .D(\_inst_reg[31]_1 [26]),
        .Q(_inst[30]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \_inst_reg[31] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\_inst_reg[31]_0 ),
        .D(\_inst_reg[31]_1 [27]),
        .Q(_inst[31]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \_inst_reg[3] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\_inst_reg[31]_0 ),
        .D(\_inst_reg[31]_1 [1]),
        .Q(_inst[3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \_inst_reg[4] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\_inst_reg[31]_0 ),
        .D(\_inst_reg[31]_1 [2]),
        .Q(_inst[4]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \_inst_reg[5] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\_inst_reg[5]_0 ),
        .Q(_inst[5]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \_inst_reg[6] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\_inst_reg[6]_0 ),
        .Q(_inst[6]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \_inst_reg[7] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\_inst_reg[31]_0 ),
        .D(\_inst_reg[31]_1 [3]),
        .Q(_inst[7]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \_inst_reg[8] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\_inst_reg[31]_0 ),
        .D(\_inst_reg[31]_1 [4]),
        .Q(_inst[8]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \_inst_reg[9] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\_inst_reg[31]_0 ),
        .D(\_inst_reg[31]_1 [5]),
        .Q(_inst[9]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    _rw_reg
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(rw_if),
        .Q(_rw),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    _stallreq_reg
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(stallreq_if),
        .Q(_stallreq),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h9)) 
    \npc[4]_i_8 
       (.I0(D[1]),
        .I1(stall),
        .O(\npc[4]_i_8_n_0 ));
  CARRY4 \npc_reg[12]_i_6 
       (.CI(\npc_reg[8]_i_6_n_0 ),
        .CO({\npc_reg[12]_i_6_n_0 ,\npc_reg[12]_i_6_n_1 ,\npc_reg[12]_i_6_n_2 ,\npc_reg[12]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(npc[11:8]),
        .S(D[11:8]));
  CARRY4 \npc_reg[16]_i_6 
       (.CI(\npc_reg[12]_i_6_n_0 ),
        .CO({\npc_reg[16]_i_6_n_0 ,\npc_reg[16]_i_6_n_1 ,\npc_reg[16]_i_6_n_2 ,\npc_reg[16]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(npc[15:12]),
        .S(D[15:12]));
  CARRY4 \npc_reg[20]_i_6 
       (.CI(\npc_reg[16]_i_6_n_0 ),
        .CO({\npc_reg[20]_i_6_n_0 ,\npc_reg[20]_i_6_n_1 ,\npc_reg[20]_i_6_n_2 ,\npc_reg[20]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(npc[19:16]),
        .S(D[19:16]));
  CARRY4 \npc_reg[24]_i_6 
       (.CI(\npc_reg[20]_i_6_n_0 ),
        .CO({\npc_reg[24]_i_6_n_0 ,\npc_reg[24]_i_6_n_1 ,\npc_reg[24]_i_6_n_2 ,\npc_reg[24]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(npc[23:20]),
        .S(D[23:20]));
  CARRY4 \npc_reg[28]_i_6 
       (.CI(\npc_reg[24]_i_6_n_0 ),
        .CO({\npc_reg[28]_i_6_n_0 ,\npc_reg[28]_i_6_n_1 ,\npc_reg[28]_i_6_n_2 ,\npc_reg[28]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(npc[27:24]),
        .S(D[27:24]));
  CARRY4 \npc_reg[31]_i_11 
       (.CI(\npc_reg[28]_i_6_n_0 ),
        .CO({\NLW_npc_reg[31]_i_11_CO_UNCONNECTED [3:2],\npc_reg[31]_i_11_n_2 ,\npc_reg[31]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_npc_reg[31]_i_11_O_UNCONNECTED [3],npc[30:28]}),
        .S({1'b0,D[30:28]}));
  CARRY4 \npc_reg[4]_i_7 
       (.CI(1'b0),
        .CO({\npc_reg[4]_i_7_n_0 ,\npc_reg[4]_i_7_n_1 ,\npc_reg[4]_i_7_n_2 ,\npc_reg[4]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,D[1],1'b0}),
        .O(npc[3:0]),
        .S({D[3:2],\npc[4]_i_8_n_0 ,D[0]}));
  CARRY4 \npc_reg[8]_i_6 
       (.CI(\npc_reg[4]_i_7_n_0 ),
        .CO({\npc_reg[8]_i_6_n_0 ,\npc_reg[8]_i_6_n_1 ,\npc_reg[8]_i_6_n_2 ,\npc_reg[8]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(npc[7:4]),
        .S(D[7:4]));
  CARRY4 prediction0_carry
       (.CI(1'b0),
        .CO({prediction0_carry_n_0,prediction0_carry_n_1,prediction0_carry_n_2,prediction0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,A[0],1'b0}),
        .O(D[3:0]),
        .S({A[1],Q[1],S,Q[0]}));
  CARRY4 prediction0_carry__0
       (.CI(prediction0_carry_n_0),
        .CO({prediction0_carry__0_n_0,prediction0_carry__0_n_1,prediction0_carry__0_n_2,prediction0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[7:4]),
        .S(A[5:2]));
  CARRY4 prediction0_carry__1
       (.CI(prediction0_carry__0_n_0),
        .CO({prediction0_carry__1_n_0,prediction0_carry__1_n_1,prediction0_carry__1_n_2,prediction0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[11:8]),
        .S({Q[4:2],A[6]}));
  CARRY4 prediction0_carry__2
       (.CI(prediction0_carry__1_n_0),
        .CO({prediction0_carry__2_n_0,prediction0_carry__2_n_1,prediction0_carry__2_n_2,prediction0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[15:12]),
        .S(Q[8:5]));
  CARRY4 prediction0_carry__3
       (.CI(prediction0_carry__2_n_0),
        .CO({prediction0_carry__3_n_0,prediction0_carry__3_n_1,prediction0_carry__3_n_2,prediction0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[19:16]),
        .S(Q[12:9]));
  CARRY4 prediction0_carry__4
       (.CI(prediction0_carry__3_n_0),
        .CO({prediction0_carry__4_n_0,prediction0_carry__4_n_1,prediction0_carry__4_n_2,prediction0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[23:20]),
        .S(Q[16:13]));
  CARRY4 prediction0_carry__5
       (.CI(prediction0_carry__4_n_0),
        .CO({prediction0_carry__5_n_0,prediction0_carry__5_n_1,prediction0_carry__5_n_2,prediction0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[27:24]),
        .S(Q[20:17]));
  CARRY4 prediction0_carry__6
       (.CI(prediction0_carry__5_n_0),
        .CO({NLW_prediction0_carry__6_CO_UNCONNECTED[3:2],prediction0_carry__6_n_2,prediction0_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_prediction0_carry__6_O_UNCONNECTED[3],D[30:28]}),
        .S({1'b0,Q[23:21]}));
endmodule

module mem
   (_stallreq,
    stallreq_mem,
    EXCLK_IBUF_BUFG);
  output _stallreq;
  input stallreq_mem;
  input EXCLK_IBUF_BUFG;

  wire EXCLK_IBUF_BUFG;
  wire _stallreq;
  wire stallreq_mem;

  FDRE #(
    .INIT(1'b0)) 
    _stallreq_reg
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(stallreq_mem),
        .Q(_stallreq),
        .R(1'b0));
endmodule

module mem_ctrl
   (valid,
    cpu_ram_wr,
    \replace_reg[0]_0 ,
    \replace_reg[0]_rep_0 ,
    \replace_reg[0]_rep__0_0 ,
    \replace_reg[0]_rep__1_0 ,
    SR,
    mem_a,
    d_tx_data1__7,
    mem_dout,
    \count_reg[0]_0 ,
    \count_reg[1]_0 ,
    \status_reg[0]_0 ,
    \status_reg[1]_0 ,
    status_mem,
    E,
    pc1__0,
    stall,
    S,
    \pc_reg[16] ,
    rw_if,
    \q_reg[0]_0 ,
    rst_reg,
    p_1_in,
    \status_mem_reg[1]_0 ,
    _stallreq_reg,
    _stallreq_reg_0,
    rst_reg_0,
    stallreq_mem,
    \status_if_reg[1]_0 ,
    \_inst_reg[1] ,
    \data_out_reg[31]_0 ,
    \_inst_reg[0] ,
    \_inst_reg[6] ,
    \_inst_reg[5] ,
    stallreq_if,
    \status_mem_reg[0]_0 ,
    \_inst_reg[31] ,
    assigned_reg,
    rst,
    \valid_reg[255] ,
    EXCLK_IBUF_BUFG,
    \valid_reg[254] ,
    \valid_reg[253] ,
    \valid_reg[252] ,
    \valid_reg[251] ,
    \valid_reg[250] ,
    \valid_reg[249] ,
    \valid_reg[248] ,
    \valid_reg[247] ,
    \valid_reg[246] ,
    \valid_reg[245] ,
    \valid_reg[244] ,
    \valid_reg[243] ,
    \valid_reg[242] ,
    \valid_reg[241] ,
    \valid_reg[240] ,
    \valid_reg[239] ,
    \valid_reg[238] ,
    \valid_reg[237] ,
    \valid_reg[236] ,
    \valid_reg[235] ,
    \valid_reg[234] ,
    \valid_reg[233] ,
    \valid_reg[232] ,
    \valid_reg[231] ,
    \valid_reg[230] ,
    \valid_reg[229] ,
    \valid_reg[228] ,
    \valid_reg[227] ,
    \valid_reg[226] ,
    \valid_reg[225] ,
    \valid_reg[224] ,
    \valid_reg[223] ,
    \valid_reg[222] ,
    \valid_reg[221] ,
    \valid_reg[220] ,
    \valid_reg[219] ,
    \valid_reg[218] ,
    \valid_reg[217] ,
    \valid_reg[216] ,
    \valid_reg[215] ,
    \valid_reg[214] ,
    \valid_reg[213] ,
    \valid_reg[212] ,
    \valid_reg[211] ,
    \valid_reg[210] ,
    \valid_reg[209] ,
    \valid_reg[208] ,
    \valid_reg[207] ,
    \valid_reg[206] ,
    \valid_reg[205] ,
    \valid_reg[204] ,
    \valid_reg[203] ,
    \valid_reg[202] ,
    \valid_reg[201] ,
    \valid_reg[200] ,
    \valid_reg[199] ,
    \valid_reg[198] ,
    \valid_reg[197] ,
    \valid_reg[196] ,
    \valid_reg[195] ,
    \valid_reg[194] ,
    \valid_reg[193] ,
    \valid_reg[192] ,
    \valid_reg[191] ,
    \valid_reg[190] ,
    \valid_reg[189] ,
    \valid_reg[188] ,
    \valid_reg[187] ,
    \valid_reg[186] ,
    \valid_reg[185] ,
    \valid_reg[184] ,
    \valid_reg[183] ,
    \valid_reg[182] ,
    \valid_reg[181] ,
    \valid_reg[180] ,
    \valid_reg[179] ,
    \valid_reg[178] ,
    \valid_reg[177] ,
    \valid_reg[176] ,
    \valid_reg[175] ,
    \valid_reg[174] ,
    \valid_reg[173] ,
    \valid_reg[172] ,
    \valid_reg[171] ,
    \valid_reg[170] ,
    \valid_reg[169] ,
    \valid_reg[168] ,
    \valid_reg[167] ,
    \valid_reg[166] ,
    \valid_reg[165] ,
    \valid_reg[164] ,
    \valid_reg[163] ,
    \valid_reg[162] ,
    \valid_reg[161] ,
    \valid_reg[160] ,
    \valid_reg[159] ,
    \valid_reg[158] ,
    \valid_reg[157] ,
    \valid_reg[156] ,
    \valid_reg[155] ,
    \valid_reg[154] ,
    \valid_reg[153] ,
    \valid_reg[152] ,
    \valid_reg[151] ,
    \valid_reg[150] ,
    \valid_reg[149] ,
    \valid_reg[148] ,
    \valid_reg[147] ,
    \valid_reg[146] ,
    \valid_reg[145] ,
    \valid_reg[144] ,
    \valid_reg[143] ,
    \valid_reg[142] ,
    \valid_reg[141] ,
    \valid_reg[140] ,
    \valid_reg[139] ,
    \valid_reg[138] ,
    \valid_reg[137] ,
    \valid_reg[136] ,
    \valid_reg[135] ,
    \valid_reg[134] ,
    \valid_reg[133] ,
    \valid_reg[132] ,
    \valid_reg[131] ,
    \valid_reg[130] ,
    \valid_reg[129] ,
    \valid_reg[128] ,
    \valid_reg[127] ,
    \valid_reg[126] ,
    \valid_reg[125] ,
    \valid_reg[124] ,
    \valid_reg[123] ,
    \valid_reg[122] ,
    \valid_reg[121] ,
    \valid_reg[120] ,
    \valid_reg[119] ,
    \valid_reg[118] ,
    \valid_reg[117] ,
    \valid_reg[116] ,
    \valid_reg[115] ,
    \valid_reg[114] ,
    \valid_reg[113] ,
    \valid_reg[112] ,
    \valid_reg[111] ,
    \valid_reg[110] ,
    \valid_reg[109] ,
    \valid_reg[108] ,
    \valid_reg[107] ,
    \valid_reg[106] ,
    \valid_reg[105] ,
    \valid_reg[104] ,
    \valid_reg[103] ,
    \valid_reg[102] ,
    \valid_reg[101] ,
    \valid_reg[100] ,
    \valid_reg[99] ,
    \valid_reg[98] ,
    \valid_reg[97] ,
    \valid_reg[96] ,
    \valid_reg[95] ,
    \valid_reg[94] ,
    \valid_reg[93] ,
    \valid_reg[92] ,
    \valid_reg[91] ,
    \valid_reg[90] ,
    \valid_reg[89] ,
    \valid_reg[88] ,
    \valid_reg[87] ,
    \valid_reg[86] ,
    \valid_reg[85] ,
    \valid_reg[84] ,
    \valid_reg[83] ,
    \valid_reg[82] ,
    \valid_reg[81] ,
    \valid_reg[80] ,
    \valid_reg[79] ,
    \valid_reg[78] ,
    \valid_reg[77] ,
    \valid_reg[76] ,
    \valid_reg[75] ,
    \valid_reg[74] ,
    \valid_reg[73] ,
    \valid_reg[72] ,
    \valid_reg[71] ,
    \valid_reg[70] ,
    \valid_reg[69] ,
    \valid_reg[68] ,
    \valid_reg[67] ,
    \valid_reg[66] ,
    \valid_reg[65] ,
    \valid_reg[64] ,
    \valid_reg[63] ,
    \valid_reg[62] ,
    \valid_reg[61] ,
    \valid_reg[60] ,
    \valid_reg[59] ,
    \valid_reg[58] ,
    \valid_reg[57] ,
    \valid_reg[56] ,
    \valid_reg[55] ,
    \valid_reg[54] ,
    \valid_reg[53] ,
    \valid_reg[52] ,
    \valid_reg[51] ,
    \valid_reg[50] ,
    \valid_reg[49] ,
    \valid_reg[48] ,
    \valid_reg[47] ,
    \valid_reg[46] ,
    \valid_reg[45] ,
    \valid_reg[44] ,
    \valid_reg[43] ,
    \valid_reg[42] ,
    \valid_reg[41] ,
    \valid_reg[40] ,
    \valid_reg[39] ,
    \valid_reg[38] ,
    \valid_reg[37] ,
    \valid_reg[36] ,
    \valid_reg[35] ,
    \valid_reg[34] ,
    \valid_reg[33] ,
    \valid_reg[32] ,
    \valid_reg[31] ,
    \valid_reg[30] ,
    \valid_reg[29] ,
    \valid_reg[28] ,
    \valid_reg[27] ,
    \valid_reg[26] ,
    \valid_reg[25] ,
    \valid_reg[24] ,
    \valid_reg[23] ,
    \valid_reg[22] ,
    \valid_reg[21] ,
    \valid_reg[20] ,
    \valid_reg[19] ,
    \valid_reg[18] ,
    \valid_reg[17] ,
    \valid_reg[16] ,
    \valid_reg[15] ,
    \valid_reg[14] ,
    \valid_reg[13] ,
    \valid_reg[12] ,
    \valid_reg[11] ,
    \valid_reg[10] ,
    \valid_reg[9] ,
    \valid_reg[8] ,
    \valid_reg[7] ,
    \valid_reg[6] ,
    \valid_reg[5] ,
    \valid_reg[4] ,
    \valid_reg[3] ,
    \valid_reg[2] ,
    \valid_reg[1] ,
    \valid_reg[0] ,
    led_OBUF,
    hci_io_wr,
    q_wr_en_i_3,
    \q_tx_data[7]_i_8_0 ,
    ram_bram_dout,
    hci_io_en,
    Q,
    \q_reg[3]_0 ,
    r_nw_to_mem_reg_0,
    jmp_enable,
    O,
    npc,
    \npc_reg[4] ,
    _rw,
    enable_pc,
    \addr_to_mem_reg[1]_0 ,
    \addr_to_mem_reg[2]_0 ,
    \addr_to_mem_reg[3]_0 ,
    \addr_to_mem_reg[4]_0 ,
    \addr_to_mem_reg[5]_0 ,
    \addr_to_mem_reg[6]_0 ,
    \addr_to_mem_reg[7]_0 ,
    \addr_to_mem_reg[8]_0 ,
    \addr_to_mem_reg[9]_0 ,
    \addr_to_mem_reg[10]_0 ,
    \addr_to_mem_reg[11]_0 ,
    \addr_to_mem_reg[12]_0 ,
    \addr_to_mem_reg[13]_0 ,
    \addr_to_mem_reg[14]_0 ,
    \addr_to_mem_reg[15]_0 ,
    \addr_to_mem_reg[16]_0 ,
    \addr_to_mem_reg[17]_0 ,
    \status_if_reg[1]_1 ,
    \addr_to_mem_reg[0]_0 ,
    D,
    \q_reg[0]_1 ,
    \ex_jmp_addr_reg[1] ,
    A,
    quantity,
    r_nw_to_mem_reg_1,
    flush_id,
    \ex_jmp_addr_reg[1]_0 ,
    _stallreq,
    _stallreq_0,
    assigned_reg_0,
    _inst,
    flush_if,
    addr,
    \data_to_mem_reg[7]_0 );
  output [255:0]valid;
  output cpu_ram_wr;
  output \replace_reg[0]_0 ;
  output \replace_reg[0]_rep_0 ;
  output \replace_reg[0]_rep__0_0 ;
  output \replace_reg[0]_rep__1_0 ;
  output [0:0]SR;
  output [17:0]mem_a;
  output d_tx_data1__7;
  output [7:0]mem_dout;
  output \count_reg[0]_0 ;
  output \count_reg[1]_0 ;
  output \status_reg[0]_0 ;
  output \status_reg[1]_0 ;
  output [1:0]status_mem;
  output [0:0]E;
  output pc1__0;
  output [0:0]stall;
  output [0:0]S;
  output \pc_reg[16] ;
  output rw_if;
  output [0:0]\q_reg[0]_0 ;
  output [0:0]rst_reg;
  output p_1_in;
  output [0:0]\status_mem_reg[1]_0 ;
  output [0:0]_stallreq_reg;
  output _stallreq_reg_0;
  output [0:0]rst_reg_0;
  output stallreq_mem;
  output \status_if_reg[1]_0 ;
  output \_inst_reg[1] ;
  output [31:0]\data_out_reg[31]_0 ;
  output \_inst_reg[0] ;
  output \_inst_reg[6] ;
  output \_inst_reg[5] ;
  output stallreq_if;
  output \status_mem_reg[0]_0 ;
  output [31:0]\_inst_reg[31] ;
  output assigned_reg;
  input rst;
  input \valid_reg[255] ;
  input EXCLK_IBUF_BUFG;
  input \valid_reg[254] ;
  input \valid_reg[253] ;
  input \valid_reg[252] ;
  input \valid_reg[251] ;
  input \valid_reg[250] ;
  input \valid_reg[249] ;
  input \valid_reg[248] ;
  input \valid_reg[247] ;
  input \valid_reg[246] ;
  input \valid_reg[245] ;
  input \valid_reg[244] ;
  input \valid_reg[243] ;
  input \valid_reg[242] ;
  input \valid_reg[241] ;
  input \valid_reg[240] ;
  input \valid_reg[239] ;
  input \valid_reg[238] ;
  input \valid_reg[237] ;
  input \valid_reg[236] ;
  input \valid_reg[235] ;
  input \valid_reg[234] ;
  input \valid_reg[233] ;
  input \valid_reg[232] ;
  input \valid_reg[231] ;
  input \valid_reg[230] ;
  input \valid_reg[229] ;
  input \valid_reg[228] ;
  input \valid_reg[227] ;
  input \valid_reg[226] ;
  input \valid_reg[225] ;
  input \valid_reg[224] ;
  input \valid_reg[223] ;
  input \valid_reg[222] ;
  input \valid_reg[221] ;
  input \valid_reg[220] ;
  input \valid_reg[219] ;
  input \valid_reg[218] ;
  input \valid_reg[217] ;
  input \valid_reg[216] ;
  input \valid_reg[215] ;
  input \valid_reg[214] ;
  input \valid_reg[213] ;
  input \valid_reg[212] ;
  input \valid_reg[211] ;
  input \valid_reg[210] ;
  input \valid_reg[209] ;
  input \valid_reg[208] ;
  input \valid_reg[207] ;
  input \valid_reg[206] ;
  input \valid_reg[205] ;
  input \valid_reg[204] ;
  input \valid_reg[203] ;
  input \valid_reg[202] ;
  input \valid_reg[201] ;
  input \valid_reg[200] ;
  input \valid_reg[199] ;
  input \valid_reg[198] ;
  input \valid_reg[197] ;
  input \valid_reg[196] ;
  input \valid_reg[195] ;
  input \valid_reg[194] ;
  input \valid_reg[193] ;
  input \valid_reg[192] ;
  input \valid_reg[191] ;
  input \valid_reg[190] ;
  input \valid_reg[189] ;
  input \valid_reg[188] ;
  input \valid_reg[187] ;
  input \valid_reg[186] ;
  input \valid_reg[185] ;
  input \valid_reg[184] ;
  input \valid_reg[183] ;
  input \valid_reg[182] ;
  input \valid_reg[181] ;
  input \valid_reg[180] ;
  input \valid_reg[179] ;
  input \valid_reg[178] ;
  input \valid_reg[177] ;
  input \valid_reg[176] ;
  input \valid_reg[175] ;
  input \valid_reg[174] ;
  input \valid_reg[173] ;
  input \valid_reg[172] ;
  input \valid_reg[171] ;
  input \valid_reg[170] ;
  input \valid_reg[169] ;
  input \valid_reg[168] ;
  input \valid_reg[167] ;
  input \valid_reg[166] ;
  input \valid_reg[165] ;
  input \valid_reg[164] ;
  input \valid_reg[163] ;
  input \valid_reg[162] ;
  input \valid_reg[161] ;
  input \valid_reg[160] ;
  input \valid_reg[159] ;
  input \valid_reg[158] ;
  input \valid_reg[157] ;
  input \valid_reg[156] ;
  input \valid_reg[155] ;
  input \valid_reg[154] ;
  input \valid_reg[153] ;
  input \valid_reg[152] ;
  input \valid_reg[151] ;
  input \valid_reg[150] ;
  input \valid_reg[149] ;
  input \valid_reg[148] ;
  input \valid_reg[147] ;
  input \valid_reg[146] ;
  input \valid_reg[145] ;
  input \valid_reg[144] ;
  input \valid_reg[143] ;
  input \valid_reg[142] ;
  input \valid_reg[141] ;
  input \valid_reg[140] ;
  input \valid_reg[139] ;
  input \valid_reg[138] ;
  input \valid_reg[137] ;
  input \valid_reg[136] ;
  input \valid_reg[135] ;
  input \valid_reg[134] ;
  input \valid_reg[133] ;
  input \valid_reg[132] ;
  input \valid_reg[131] ;
  input \valid_reg[130] ;
  input \valid_reg[129] ;
  input \valid_reg[128] ;
  input \valid_reg[127] ;
  input \valid_reg[126] ;
  input \valid_reg[125] ;
  input \valid_reg[124] ;
  input \valid_reg[123] ;
  input \valid_reg[122] ;
  input \valid_reg[121] ;
  input \valid_reg[120] ;
  input \valid_reg[119] ;
  input \valid_reg[118] ;
  input \valid_reg[117] ;
  input \valid_reg[116] ;
  input \valid_reg[115] ;
  input \valid_reg[114] ;
  input \valid_reg[113] ;
  input \valid_reg[112] ;
  input \valid_reg[111] ;
  input \valid_reg[110] ;
  input \valid_reg[109] ;
  input \valid_reg[108] ;
  input \valid_reg[107] ;
  input \valid_reg[106] ;
  input \valid_reg[105] ;
  input \valid_reg[104] ;
  input \valid_reg[103] ;
  input \valid_reg[102] ;
  input \valid_reg[101] ;
  input \valid_reg[100] ;
  input \valid_reg[99] ;
  input \valid_reg[98] ;
  input \valid_reg[97] ;
  input \valid_reg[96] ;
  input \valid_reg[95] ;
  input \valid_reg[94] ;
  input \valid_reg[93] ;
  input \valid_reg[92] ;
  input \valid_reg[91] ;
  input \valid_reg[90] ;
  input \valid_reg[89] ;
  input \valid_reg[88] ;
  input \valid_reg[87] ;
  input \valid_reg[86] ;
  input \valid_reg[85] ;
  input \valid_reg[84] ;
  input \valid_reg[83] ;
  input \valid_reg[82] ;
  input \valid_reg[81] ;
  input \valid_reg[80] ;
  input \valid_reg[79] ;
  input \valid_reg[78] ;
  input \valid_reg[77] ;
  input \valid_reg[76] ;
  input \valid_reg[75] ;
  input \valid_reg[74] ;
  input \valid_reg[73] ;
  input \valid_reg[72] ;
  input \valid_reg[71] ;
  input \valid_reg[70] ;
  input \valid_reg[69] ;
  input \valid_reg[68] ;
  input \valid_reg[67] ;
  input \valid_reg[66] ;
  input \valid_reg[65] ;
  input \valid_reg[64] ;
  input \valid_reg[63] ;
  input \valid_reg[62] ;
  input \valid_reg[61] ;
  input \valid_reg[60] ;
  input \valid_reg[59] ;
  input \valid_reg[58] ;
  input \valid_reg[57] ;
  input \valid_reg[56] ;
  input \valid_reg[55] ;
  input \valid_reg[54] ;
  input \valid_reg[53] ;
  input \valid_reg[52] ;
  input \valid_reg[51] ;
  input \valid_reg[50] ;
  input \valid_reg[49] ;
  input \valid_reg[48] ;
  input \valid_reg[47] ;
  input \valid_reg[46] ;
  input \valid_reg[45] ;
  input \valid_reg[44] ;
  input \valid_reg[43] ;
  input \valid_reg[42] ;
  input \valid_reg[41] ;
  input \valid_reg[40] ;
  input \valid_reg[39] ;
  input \valid_reg[38] ;
  input \valid_reg[37] ;
  input \valid_reg[36] ;
  input \valid_reg[35] ;
  input \valid_reg[34] ;
  input \valid_reg[33] ;
  input \valid_reg[32] ;
  input \valid_reg[31] ;
  input \valid_reg[30] ;
  input \valid_reg[29] ;
  input \valid_reg[28] ;
  input \valid_reg[27] ;
  input \valid_reg[26] ;
  input \valid_reg[25] ;
  input \valid_reg[24] ;
  input \valid_reg[23] ;
  input \valid_reg[22] ;
  input \valid_reg[21] ;
  input \valid_reg[20] ;
  input \valid_reg[19] ;
  input \valid_reg[18] ;
  input \valid_reg[17] ;
  input \valid_reg[16] ;
  input \valid_reg[15] ;
  input \valid_reg[14] ;
  input \valid_reg[13] ;
  input \valid_reg[12] ;
  input \valid_reg[11] ;
  input \valid_reg[10] ;
  input \valid_reg[9] ;
  input \valid_reg[8] ;
  input \valid_reg[7] ;
  input \valid_reg[6] ;
  input \valid_reg[5] ;
  input \valid_reg[4] ;
  input \valid_reg[3] ;
  input \valid_reg[2] ;
  input \valid_reg[1] ;
  input \valid_reg[0] ;
  input led_OBUF;
  input hci_io_wr;
  input q_wr_en_i_3;
  input \q_tx_data[7]_i_8_0 ;
  input [7:0]ram_bram_dout;
  input hci_io_en;
  input [7:0]Q;
  input \q_reg[3]_0 ;
  input r_nw_to_mem_reg_0;
  input jmp_enable;
  input [0:0]O;
  input [0:0]npc;
  input [0:0]\npc_reg[4] ;
  input _rw;
  input enable_pc;
  input \addr_to_mem_reg[1]_0 ;
  input \addr_to_mem_reg[2]_0 ;
  input \addr_to_mem_reg[3]_0 ;
  input \addr_to_mem_reg[4]_0 ;
  input \addr_to_mem_reg[5]_0 ;
  input \addr_to_mem_reg[6]_0 ;
  input \addr_to_mem_reg[7]_0 ;
  input \addr_to_mem_reg[8]_0 ;
  input \addr_to_mem_reg[9]_0 ;
  input \addr_to_mem_reg[10]_0 ;
  input \addr_to_mem_reg[11]_0 ;
  input \addr_to_mem_reg[12]_0 ;
  input \addr_to_mem_reg[13]_0 ;
  input \addr_to_mem_reg[14]_0 ;
  input \addr_to_mem_reg[15]_0 ;
  input \addr_to_mem_reg[16]_0 ;
  input \addr_to_mem_reg[17]_0 ;
  input [14:0]\status_if_reg[1]_1 ;
  input \addr_to_mem_reg[0]_0 ;
  input [0:0]D;
  input [0:0]\q_reg[0]_1 ;
  input \ex_jmp_addr_reg[1] ;
  input [1:0]A;
  input [0:0]quantity;
  input r_nw_to_mem_reg_1;
  input flush_id;
  input \ex_jmp_addr_reg[1]_0 ;
  input _stallreq;
  input _stallreq_0;
  input assigned_reg_0;
  input [31:0]_inst;
  input flush_if;
  input [0:0]addr;
  input [7:0]\data_to_mem_reg[7]_0 ;

  wire [1:0]A;
  wire [0:0]D;
  wire [0:0]E;
  wire EXCLK_IBUF_BUFG;
  wire [0:0]O;
  wire [7:0]Q;
  wire [0:0]S;
  wire [0:0]SR;
  wire [31:0]_inst;
  wire \_inst_reg[0] ;
  wire \_inst_reg[1] ;
  wire [31:0]\_inst_reg[31] ;
  wire \_inst_reg[5] ;
  wire \_inst_reg[6] ;
  wire _rw;
  wire _stallreq;
  wire _stallreq_0;
  wire [0:0]_stallreq_reg;
  wire _stallreq_reg_0;
  wire [0:0]addr;
  wire [17:1]addr_to_mem0;
  wire addr_to_mem1;
  wire addr_to_mem2;
  wire addr_to_mem20_in;
  wire \addr_to_mem[0]_i_1_n_0 ;
  wire \addr_to_mem[10]_i_1_n_0 ;
  wire \addr_to_mem[11]_i_1_n_0 ;
  wire \addr_to_mem[12]_i_1_n_0 ;
  wire \addr_to_mem[13]_i_1_n_0 ;
  wire \addr_to_mem[14]_i_1_n_0 ;
  wire \addr_to_mem[15]_i_1_n_0 ;
  wire \addr_to_mem[16]_i_1_n_0 ;
  wire \addr_to_mem[17]_i_10_n_0 ;
  wire \addr_to_mem[17]_i_11_n_0 ;
  wire \addr_to_mem[17]_i_12_n_0 ;
  wire \addr_to_mem[17]_i_14_n_0 ;
  wire \addr_to_mem[17]_i_15_n_0 ;
  wire \addr_to_mem[17]_i_16_n_0 ;
  wire \addr_to_mem[17]_i_17_n_0 ;
  wire \addr_to_mem[17]_i_18_n_0 ;
  wire \addr_to_mem[17]_i_19_n_0 ;
  wire \addr_to_mem[17]_i_1_n_0 ;
  wire \addr_to_mem[17]_i_20_n_0 ;
  wire \addr_to_mem[17]_i_21_n_0 ;
  wire \addr_to_mem[17]_i_24_n_0 ;
  wire \addr_to_mem[17]_i_25_n_0 ;
  wire \addr_to_mem[17]_i_26_n_0 ;
  wire \addr_to_mem[17]_i_27_n_0 ;
  wire \addr_to_mem[17]_i_29_n_0 ;
  wire \addr_to_mem[17]_i_2_n_0 ;
  wire \addr_to_mem[17]_i_30_n_0 ;
  wire \addr_to_mem[17]_i_31_n_0 ;
  wire \addr_to_mem[17]_i_32_n_0 ;
  wire \addr_to_mem[17]_i_33_n_0 ;
  wire \addr_to_mem[17]_i_34_n_0 ;
  wire \addr_to_mem[17]_i_35_n_0 ;
  wire \addr_to_mem[17]_i_36_n_0 ;
  wire \addr_to_mem[17]_i_38_n_0 ;
  wire \addr_to_mem[17]_i_39_n_0 ;
  wire \addr_to_mem[17]_i_40_n_0 ;
  wire \addr_to_mem[17]_i_41_n_0 ;
  wire \addr_to_mem[17]_i_43_n_0 ;
  wire \addr_to_mem[17]_i_44_n_0 ;
  wire \addr_to_mem[17]_i_45_n_0 ;
  wire \addr_to_mem[17]_i_46_n_0 ;
  wire \addr_to_mem[17]_i_47_n_0 ;
  wire \addr_to_mem[17]_i_48_n_0 ;
  wire \addr_to_mem[17]_i_49_n_0 ;
  wire \addr_to_mem[17]_i_50_n_0 ;
  wire \addr_to_mem[17]_i_51_n_0 ;
  wire \addr_to_mem[17]_i_52_n_0 ;
  wire \addr_to_mem[17]_i_53_n_0 ;
  wire \addr_to_mem[17]_i_54_n_0 ;
  wire \addr_to_mem[17]_i_55_n_0 ;
  wire \addr_to_mem[17]_i_56_n_0 ;
  wire \addr_to_mem[17]_i_57_n_0 ;
  wire \addr_to_mem[17]_i_58_n_0 ;
  wire \addr_to_mem[17]_i_59_n_0 ;
  wire \addr_to_mem[17]_i_60_n_0 ;
  wire \addr_to_mem[17]_i_61_n_0 ;
  wire \addr_to_mem[17]_i_62_n_0 ;
  wire \addr_to_mem[17]_i_63_n_0 ;
  wire \addr_to_mem[17]_i_9_n_0 ;
  wire \addr_to_mem[1]_i_1_n_0 ;
  wire \addr_to_mem[2]_i_1_n_0 ;
  wire \addr_to_mem[3]_i_1_n_0 ;
  wire \addr_to_mem[4]_i_1_n_0 ;
  wire \addr_to_mem[5]_i_1_n_0 ;
  wire \addr_to_mem[6]_i_1_n_0 ;
  wire \addr_to_mem[7]_i_1_n_0 ;
  wire \addr_to_mem[8]_i_1_n_0 ;
  wire \addr_to_mem[9]_i_1_n_0 ;
  wire \addr_to_mem_reg[0]_0 ;
  wire \addr_to_mem_reg[10]_0 ;
  wire \addr_to_mem_reg[11]_0 ;
  wire \addr_to_mem_reg[12]_0 ;
  wire \addr_to_mem_reg[12]_i_2_n_0 ;
  wire \addr_to_mem_reg[12]_i_2_n_1 ;
  wire \addr_to_mem_reg[12]_i_2_n_2 ;
  wire \addr_to_mem_reg[12]_i_2_n_3 ;
  wire \addr_to_mem_reg[13]_0 ;
  wire \addr_to_mem_reg[14]_0 ;
  wire \addr_to_mem_reg[15]_0 ;
  wire \addr_to_mem_reg[16]_0 ;
  wire \addr_to_mem_reg[16]_i_2_n_0 ;
  wire \addr_to_mem_reg[16]_i_2_n_1 ;
  wire \addr_to_mem_reg[16]_i_2_n_2 ;
  wire \addr_to_mem_reg[16]_i_2_n_3 ;
  wire \addr_to_mem_reg[17]_0 ;
  wire \addr_to_mem_reg[17]_i_13_n_0 ;
  wire \addr_to_mem_reg[17]_i_13_n_1 ;
  wire \addr_to_mem_reg[17]_i_13_n_2 ;
  wire \addr_to_mem_reg[17]_i_13_n_3 ;
  wire \addr_to_mem_reg[17]_i_23_n_0 ;
  wire \addr_to_mem_reg[17]_i_23_n_1 ;
  wire \addr_to_mem_reg[17]_i_23_n_2 ;
  wire \addr_to_mem_reg[17]_i_23_n_3 ;
  wire \addr_to_mem_reg[17]_i_28_n_0 ;
  wire \addr_to_mem_reg[17]_i_28_n_1 ;
  wire \addr_to_mem_reg[17]_i_28_n_2 ;
  wire \addr_to_mem_reg[17]_i_28_n_3 ;
  wire \addr_to_mem_reg[17]_i_37_n_0 ;
  wire \addr_to_mem_reg[17]_i_37_n_1 ;
  wire \addr_to_mem_reg[17]_i_37_n_2 ;
  wire \addr_to_mem_reg[17]_i_37_n_3 ;
  wire \addr_to_mem_reg[17]_i_3_n_1 ;
  wire \addr_to_mem_reg[17]_i_3_n_2 ;
  wire \addr_to_mem_reg[17]_i_3_n_3 ;
  wire \addr_to_mem_reg[17]_i_42_n_0 ;
  wire \addr_to_mem_reg[17]_i_42_n_1 ;
  wire \addr_to_mem_reg[17]_i_42_n_2 ;
  wire \addr_to_mem_reg[17]_i_42_n_3 ;
  wire \addr_to_mem_reg[17]_i_4_n_1 ;
  wire \addr_to_mem_reg[17]_i_4_n_2 ;
  wire \addr_to_mem_reg[17]_i_4_n_3 ;
  wire \addr_to_mem_reg[17]_i_8_n_0 ;
  wire \addr_to_mem_reg[17]_i_8_n_1 ;
  wire \addr_to_mem_reg[17]_i_8_n_2 ;
  wire \addr_to_mem_reg[17]_i_8_n_3 ;
  wire \addr_to_mem_reg[1]_0 ;
  wire \addr_to_mem_reg[2]_0 ;
  wire \addr_to_mem_reg[3]_0 ;
  wire \addr_to_mem_reg[4]_0 ;
  wire \addr_to_mem_reg[4]_i_2_n_0 ;
  wire \addr_to_mem_reg[4]_i_2_n_1 ;
  wire \addr_to_mem_reg[4]_i_2_n_2 ;
  wire \addr_to_mem_reg[4]_i_2_n_3 ;
  wire \addr_to_mem_reg[5]_0 ;
  wire \addr_to_mem_reg[6]_0 ;
  wire \addr_to_mem_reg[7]_0 ;
  wire \addr_to_mem_reg[8]_0 ;
  wire \addr_to_mem_reg[8]_i_2_n_0 ;
  wire \addr_to_mem_reg[8]_i_2_n_1 ;
  wire \addr_to_mem_reg[8]_i_2_n_2 ;
  wire \addr_to_mem_reg[8]_i_2_n_3 ;
  wire \addr_to_mem_reg[9]_0 ;
  wire assigned_reg;
  wire assigned_reg_0;
  wire cache0_n_256;
  wire cache0_n_290;
  wire cache0_n_291;
  wire cache0_n_292;
  wire cache0_n_293;
  wire cache0_n_294;
  wire [31:1]count0;
  wire \count[0]_i_1_n_0 ;
  wire \count[31]_i_1_n_0 ;
  wire \count[31]_i_2_n_0 ;
  wire \count_reg[0]_0 ;
  wire \count_reg[12]_i_1_n_0 ;
  wire \count_reg[12]_i_1_n_1 ;
  wire \count_reg[12]_i_1_n_2 ;
  wire \count_reg[12]_i_1_n_3 ;
  wire \count_reg[16]_i_1_n_0 ;
  wire \count_reg[16]_i_1_n_1 ;
  wire \count_reg[16]_i_1_n_2 ;
  wire \count_reg[16]_i_1_n_3 ;
  wire \count_reg[1]_0 ;
  wire \count_reg[20]_i_1_n_0 ;
  wire \count_reg[20]_i_1_n_1 ;
  wire \count_reg[20]_i_1_n_2 ;
  wire \count_reg[20]_i_1_n_3 ;
  wire \count_reg[24]_i_1_n_0 ;
  wire \count_reg[24]_i_1_n_1 ;
  wire \count_reg[24]_i_1_n_2 ;
  wire \count_reg[24]_i_1_n_3 ;
  wire \count_reg[28]_i_1_n_0 ;
  wire \count_reg[28]_i_1_n_1 ;
  wire \count_reg[28]_i_1_n_2 ;
  wire \count_reg[28]_i_1_n_3 ;
  wire \count_reg[31]_i_3_n_2 ;
  wire \count_reg[31]_i_3_n_3 ;
  wire \count_reg[4]_i_1_n_0 ;
  wire \count_reg[4]_i_1_n_1 ;
  wire \count_reg[4]_i_1_n_2 ;
  wire \count_reg[4]_i_1_n_3 ;
  wire \count_reg[8]_i_1_n_0 ;
  wire \count_reg[8]_i_1_n_1 ;
  wire \count_reg[8]_i_1_n_2 ;
  wire \count_reg[8]_i_1_n_3 ;
  wire \count_reg_n_0_[10] ;
  wire \count_reg_n_0_[11] ;
  wire \count_reg_n_0_[12] ;
  wire \count_reg_n_0_[13] ;
  wire \count_reg_n_0_[14] ;
  wire \count_reg_n_0_[15] ;
  wire \count_reg_n_0_[16] ;
  wire \count_reg_n_0_[17] ;
  wire \count_reg_n_0_[18] ;
  wire \count_reg_n_0_[19] ;
  wire \count_reg_n_0_[20] ;
  wire \count_reg_n_0_[21] ;
  wire \count_reg_n_0_[22] ;
  wire \count_reg_n_0_[23] ;
  wire \count_reg_n_0_[24] ;
  wire \count_reg_n_0_[25] ;
  wire \count_reg_n_0_[26] ;
  wire \count_reg_n_0_[27] ;
  wire \count_reg_n_0_[28] ;
  wire \count_reg_n_0_[29] ;
  wire \count_reg_n_0_[2] ;
  wire \count_reg_n_0_[30] ;
  wire \count_reg_n_0_[31] ;
  wire \count_reg_n_0_[3] ;
  wire \count_reg_n_0_[4] ;
  wire \count_reg_n_0_[5] ;
  wire \count_reg_n_0_[6] ;
  wire \count_reg_n_0_[7] ;
  wire \count_reg_n_0_[8] ;
  wire \count_reg_n_0_[9] ;
  wire cpu_ram_wr;
  wire d_tx_data1__7;
  wire \data_out[0]_i_2_n_0 ;
  wire \data_out[10]_i_2_n_0 ;
  wire \data_out[11]_i_2_n_0 ;
  wire \data_out[12]_i_2_n_0 ;
  wire \data_out[13]_i_2_n_0 ;
  wire \data_out[14]_i_2_n_0 ;
  wire \data_out[15]_i_1_n_0 ;
  wire \data_out[15]_i_3_n_0 ;
  wire \data_out[16]_i_2_n_0 ;
  wire \data_out[17]_i_2_n_0 ;
  wire \data_out[18]_i_2_n_0 ;
  wire \data_out[19]_i_2_n_0 ;
  wire \data_out[1]_i_2_n_0 ;
  wire \data_out[20]_i_2_n_0 ;
  wire \data_out[21]_i_2_n_0 ;
  wire \data_out[22]_i_2_n_0 ;
  wire \data_out[23]_i_1_n_0 ;
  wire \data_out[23]_i_3_n_0 ;
  wire \data_out[23]_i_4_n_0 ;
  wire \data_out[24]_i_2_n_0 ;
  wire \data_out[25]_i_2_n_0 ;
  wire \data_out[26]_i_2_n_0 ;
  wire \data_out[27]_i_2_n_0 ;
  wire \data_out[28]_i_2_n_0 ;
  wire \data_out[29]_i_2_n_0 ;
  wire \data_out[2]_i_2_n_0 ;
  wire \data_out[30]_i_2_n_0 ;
  wire \data_out[31]_i_10_n_0 ;
  wire \data_out[31]_i_11_n_0 ;
  wire \data_out[31]_i_12_n_0 ;
  wire \data_out[31]_i_13_n_0 ;
  wire \data_out[31]_i_14_n_0 ;
  wire \data_out[31]_i_15_n_0 ;
  wire \data_out[31]_i_16_n_0 ;
  wire \data_out[31]_i_1_n_0 ;
  wire \data_out[31]_i_21_n_0 ;
  wire \data_out[31]_i_22_n_0 ;
  wire \data_out[31]_i_23_n_0 ;
  wire \data_out[31]_i_24_n_0 ;
  wire \data_out[31]_i_25_n_0 ;
  wire \data_out[31]_i_26_n_0 ;
  wire \data_out[31]_i_27_n_0 ;
  wire \data_out[31]_i_28_n_0 ;
  wire \data_out[31]_i_32_n_0 ;
  wire \data_out[31]_i_33_n_0 ;
  wire \data_out[31]_i_34_n_0 ;
  wire \data_out[31]_i_35_n_0 ;
  wire \data_out[31]_i_36_n_0 ;
  wire \data_out[31]_i_37_n_0 ;
  wire \data_out[31]_i_38_n_0 ;
  wire \data_out[31]_i_39_n_0 ;
  wire \data_out[31]_i_3_n_0 ;
  wire \data_out[31]_i_44_n_0 ;
  wire \data_out[31]_i_45_n_0 ;
  wire \data_out[31]_i_46_n_0 ;
  wire \data_out[31]_i_47_n_0 ;
  wire \data_out[31]_i_48_n_0 ;
  wire \data_out[31]_i_49_n_0 ;
  wire \data_out[31]_i_4_n_0 ;
  wire \data_out[31]_i_50_n_0 ;
  wire \data_out[31]_i_6_n_0 ;
  wire \data_out[31]_i_9_n_0 ;
  wire \data_out[3]_i_2_n_0 ;
  wire \data_out[4]_i_2_n_0 ;
  wire \data_out[5]_i_2_n_0 ;
  wire \data_out[6]_i_2_n_0 ;
  wire \data_out[7]_i_1_n_0 ;
  wire \data_out[7]_i_3_n_0 ;
  wire \data_out[8]_i_2_n_0 ;
  wire \data_out[9]_i_2_n_0 ;
  wire [31:0]\data_out_reg[31]_0 ;
  wire \data_out_reg[31]_i_20_n_0 ;
  wire \data_out_reg[31]_i_20_n_1 ;
  wire \data_out_reg[31]_i_20_n_2 ;
  wire \data_out_reg[31]_i_20_n_3 ;
  wire \data_out_reg[31]_i_31_n_0 ;
  wire \data_out_reg[31]_i_31_n_1 ;
  wire \data_out_reg[31]_i_31_n_2 ;
  wire \data_out_reg[31]_i_31_n_3 ;
  wire \data_out_reg[31]_i_5_n_0 ;
  wire \data_out_reg[31]_i_5_n_1 ;
  wire \data_out_reg[31]_i_5_n_2 ;
  wire \data_out_reg[31]_i_5_n_3 ;
  wire \data_out_reg[31]_i_8_n_0 ;
  wire \data_out_reg[31]_i_8_n_1 ;
  wire \data_out_reg[31]_i_8_n_2 ;
  wire \data_out_reg[31]_i_8_n_3 ;
  wire \data_to_mem[7]_i_1_n_0 ;
  wire [7:0]\data_to_mem_reg[7]_0 ;
  wire enable_pc;
  wire \ex_jmp_addr_reg[1] ;
  wire \ex_jmp_addr_reg[1]_0 ;
  wire flush_id;
  wire flush_if;
  wire hci_io_en;
  wire hci_io_wr;
  wire [4:4]if_inst;
  wire jmp_enable;
  wire led_OBUF;
  wire [17:0]mem_a;
  wire [7:0]mem_dout;
  wire [0:0]npc;
  wire \npc[31]_i_10_n_0 ;
  wire \npc[31]_i_12_n_0 ;
  wire \npc[31]_i_9_n_0 ;
  wire [0:0]\npc_reg[4] ;
  wire [3:0]p_0_in;
  wire p_1_in;
  wire [31:0]p_1_in_0;
  wire pc1__0;
  wire \pc_reg[16] ;
  wire [31:2]q0;
  wire \q[12]_i_2_n_0 ;
  wire \q[12]_i_3_n_0 ;
  wire \q[12]_i_4_n_0 ;
  wire \q[12]_i_5_n_0 ;
  wire \q[16]_i_2_n_0 ;
  wire \q[16]_i_3_n_0 ;
  wire \q[16]_i_4_n_0 ;
  wire \q[16]_i_5_n_0 ;
  wire \q[20]_i_2_n_0 ;
  wire \q[20]_i_3_n_0 ;
  wire \q[20]_i_4_n_0 ;
  wire \q[20]_i_5_n_0 ;
  wire \q[24]_i_2_n_0 ;
  wire \q[24]_i_3_n_0 ;
  wire \q[24]_i_4_n_0 ;
  wire \q[24]_i_5_n_0 ;
  wire \q[28]_i_2_n_0 ;
  wire \q[28]_i_3_n_0 ;
  wire \q[28]_i_4_n_0 ;
  wire \q[28]_i_5_n_0 ;
  wire \q[31]_i_3_n_0 ;
  wire \q[31]_i_4_n_0 ;
  wire \q[31]_i_5_n_0 ;
  wire \q[4]_i_2_n_0 ;
  wire \q[4]_i_3_n_0 ;
  wire \q[4]_i_4_n_0 ;
  wire \q[4]_i_5_n_0 ;
  wire \q[8]_i_2_n_0 ;
  wire \q[8]_i_3_n_0 ;
  wire \q[8]_i_4_n_0 ;
  wire \q[8]_i_5_n_0 ;
  wire [0:0]\q_reg[0]_0 ;
  wire [0:0]\q_reg[0]_1 ;
  wire \q_reg[12]_i_1_n_0 ;
  wire \q_reg[12]_i_1_n_1 ;
  wire \q_reg[12]_i_1_n_2 ;
  wire \q_reg[12]_i_1_n_3 ;
  wire \q_reg[16]_i_1_n_0 ;
  wire \q_reg[16]_i_1_n_1 ;
  wire \q_reg[16]_i_1_n_2 ;
  wire \q_reg[16]_i_1_n_3 ;
  wire \q_reg[20]_i_1_n_0 ;
  wire \q_reg[20]_i_1_n_1 ;
  wire \q_reg[20]_i_1_n_2 ;
  wire \q_reg[20]_i_1_n_3 ;
  wire \q_reg[24]_i_1_n_0 ;
  wire \q_reg[24]_i_1_n_1 ;
  wire \q_reg[24]_i_1_n_2 ;
  wire \q_reg[24]_i_1_n_3 ;
  wire \q_reg[28]_i_1_n_0 ;
  wire \q_reg[28]_i_1_n_1 ;
  wire \q_reg[28]_i_1_n_2 ;
  wire \q_reg[28]_i_1_n_3 ;
  wire \q_reg[31]_i_2_n_2 ;
  wire \q_reg[31]_i_2_n_3 ;
  wire \q_reg[3]_0 ;
  wire \q_reg[4]_i_1_n_0 ;
  wire \q_reg[4]_i_1_n_1 ;
  wire \q_reg[4]_i_1_n_2 ;
  wire \q_reg[4]_i_1_n_3 ;
  wire \q_reg[8]_i_1_n_0 ;
  wire \q_reg[8]_i_1_n_1 ;
  wire \q_reg[8]_i_1_n_2 ;
  wire \q_reg[8]_i_1_n_3 ;
  wire \q_reg_n_0_[0] ;
  wire \q_reg_n_0_[10] ;
  wire \q_reg_n_0_[11] ;
  wire \q_reg_n_0_[12] ;
  wire \q_reg_n_0_[13] ;
  wire \q_reg_n_0_[14] ;
  wire \q_reg_n_0_[15] ;
  wire \q_reg_n_0_[16] ;
  wire \q_reg_n_0_[17] ;
  wire \q_reg_n_0_[18] ;
  wire \q_reg_n_0_[19] ;
  wire \q_reg_n_0_[1] ;
  wire \q_reg_n_0_[20] ;
  wire \q_reg_n_0_[21] ;
  wire \q_reg_n_0_[22] ;
  wire \q_reg_n_0_[23] ;
  wire \q_reg_n_0_[24] ;
  wire \q_reg_n_0_[25] ;
  wire \q_reg_n_0_[26] ;
  wire \q_reg_n_0_[27] ;
  wire \q_reg_n_0_[28] ;
  wire \q_reg_n_0_[29] ;
  wire \q_reg_n_0_[2] ;
  wire \q_reg_n_0_[30] ;
  wire \q_reg_n_0_[31] ;
  wire \q_reg_n_0_[3] ;
  wire \q_reg_n_0_[4] ;
  wire \q_reg_n_0_[5] ;
  wire \q_reg_n_0_[6] ;
  wire \q_reg_n_0_[7] ;
  wire \q_reg_n_0_[8] ;
  wire \q_reg_n_0_[9] ;
  wire \q_tx_data[7]_i_11_n_0 ;
  wire \q_tx_data[7]_i_8_0 ;
  wire q_wr_en_i_3;
  wire [0:0]quantity;
  wire r_nw_to_mem_i_1_n_0;
  wire r_nw_to_mem_i_3_n_0;
  wire r_nw_to_mem_reg_0;
  wire r_nw_to_mem_reg_1;
  wire [7:0]ram_bram_dout;
  wire \replace[0]_i_1_n_0 ;
  wire \replace[0]_rep__0_i_1_n_0 ;
  wire \replace[0]_rep__1_i_1_n_0 ;
  wire \replace[0]_rep_i_1_n_0 ;
  wire \replace_reg[0]_0 ;
  wire \replace_reg[0]_rep_0 ;
  wire \replace_reg[0]_rep__0_0 ;
  wire \replace_reg[0]_rep__1_0 ;
  wire rst;
  wire [0:0]rst_reg;
  wire [0:0]rst_reg_0;
  wire rw_if;
  wire [0:0]stall;
  wire stallreq_if;
  wire stallreq_mem;
  wire status0;
  wire status03_out;
  wire \status[0]_i_10_n_0 ;
  wire \status[0]_i_3_n_0 ;
  wire \status[0]_i_4_n_0 ;
  wire \status[0]_i_5_n_0 ;
  wire \status[0]_i_6_n_0 ;
  wire \status[0]_i_7_n_0 ;
  wire \status[0]_i_8_n_0 ;
  wire \status[0]_i_9_n_0 ;
  wire \status[1]_i_10_n_0 ;
  wire \status[1]_i_12_n_0 ;
  wire \status[1]_i_13_n_0 ;
  wire \status[1]_i_14_n_0 ;
  wire \status[1]_i_15_n_0 ;
  wire \status[1]_i_16_n_0 ;
  wire \status[1]_i_17_n_0 ;
  wire \status[1]_i_19_n_0 ;
  wire \status[1]_i_20_n_0 ;
  wire \status[1]_i_21_n_0 ;
  wire \status[1]_i_22_n_0 ;
  wire \status[1]_i_24_n_0 ;
  wire \status[1]_i_25_n_0 ;
  wire \status[1]_i_26_n_0 ;
  wire \status[1]_i_27_n_0 ;
  wire \status[1]_i_28_n_0 ;
  wire \status[1]_i_29_n_0 ;
  wire \status[1]_i_2_n_0 ;
  wire \status[1]_i_30_n_0 ;
  wire \status[1]_i_31_n_0 ;
  wire \status[1]_i_32_n_0 ;
  wire \status[1]_i_5_n_0 ;
  wire \status[1]_i_6_n_0 ;
  wire \status[1]_i_7_n_0 ;
  wire \status[1]_i_9_n_0 ;
  wire [1:0]status_if;
  wire \status_if[1]_i_2_n_0 ;
  wire \status_if_reg[1]_0 ;
  wire [14:0]\status_if_reg[1]_1 ;
  wire [1:0]status_mem;
  wire \status_mem[0]_i_1_n_0 ;
  wire \status_mem[1]_i_1_n_0 ;
  wire \status_mem[1]_i_2_n_0 ;
  wire \status_mem_reg[0]_0 ;
  wire [0:0]\status_mem_reg[1]_0 ;
  wire \status_reg[0]_0 ;
  wire \status_reg[1]_0 ;
  wire \status_reg[1]_i_11_n_0 ;
  wire \status_reg[1]_i_11_n_1 ;
  wire \status_reg[1]_i_11_n_2 ;
  wire \status_reg[1]_i_11_n_3 ;
  wire \status_reg[1]_i_18_n_0 ;
  wire \status_reg[1]_i_18_n_1 ;
  wire \status_reg[1]_i_18_n_2 ;
  wire \status_reg[1]_i_18_n_3 ;
  wire \status_reg[1]_i_23_n_0 ;
  wire \status_reg[1]_i_23_n_1 ;
  wire \status_reg[1]_i_23_n_2 ;
  wire \status_reg[1]_i_23_n_3 ;
  wire \status_reg[1]_i_8_n_0 ;
  wire \status_reg[1]_i_8_n_1 ;
  wire \status_reg[1]_i_8_n_2 ;
  wire \status_reg[1]_i_8_n_3 ;
  wire [255:0]valid;
  wire \valid_reg[0] ;
  wire \valid_reg[100] ;
  wire \valid_reg[101] ;
  wire \valid_reg[102] ;
  wire \valid_reg[103] ;
  wire \valid_reg[104] ;
  wire \valid_reg[105] ;
  wire \valid_reg[106] ;
  wire \valid_reg[107] ;
  wire \valid_reg[108] ;
  wire \valid_reg[109] ;
  wire \valid_reg[10] ;
  wire \valid_reg[110] ;
  wire \valid_reg[111] ;
  wire \valid_reg[112] ;
  wire \valid_reg[113] ;
  wire \valid_reg[114] ;
  wire \valid_reg[115] ;
  wire \valid_reg[116] ;
  wire \valid_reg[117] ;
  wire \valid_reg[118] ;
  wire \valid_reg[119] ;
  wire \valid_reg[11] ;
  wire \valid_reg[120] ;
  wire \valid_reg[121] ;
  wire \valid_reg[122] ;
  wire \valid_reg[123] ;
  wire \valid_reg[124] ;
  wire \valid_reg[125] ;
  wire \valid_reg[126] ;
  wire \valid_reg[127] ;
  wire \valid_reg[128] ;
  wire \valid_reg[129] ;
  wire \valid_reg[12] ;
  wire \valid_reg[130] ;
  wire \valid_reg[131] ;
  wire \valid_reg[132] ;
  wire \valid_reg[133] ;
  wire \valid_reg[134] ;
  wire \valid_reg[135] ;
  wire \valid_reg[136] ;
  wire \valid_reg[137] ;
  wire \valid_reg[138] ;
  wire \valid_reg[139] ;
  wire \valid_reg[13] ;
  wire \valid_reg[140] ;
  wire \valid_reg[141] ;
  wire \valid_reg[142] ;
  wire \valid_reg[143] ;
  wire \valid_reg[144] ;
  wire \valid_reg[145] ;
  wire \valid_reg[146] ;
  wire \valid_reg[147] ;
  wire \valid_reg[148] ;
  wire \valid_reg[149] ;
  wire \valid_reg[14] ;
  wire \valid_reg[150] ;
  wire \valid_reg[151] ;
  wire \valid_reg[152] ;
  wire \valid_reg[153] ;
  wire \valid_reg[154] ;
  wire \valid_reg[155] ;
  wire \valid_reg[156] ;
  wire \valid_reg[157] ;
  wire \valid_reg[158] ;
  wire \valid_reg[159] ;
  wire \valid_reg[15] ;
  wire \valid_reg[160] ;
  wire \valid_reg[161] ;
  wire \valid_reg[162] ;
  wire \valid_reg[163] ;
  wire \valid_reg[164] ;
  wire \valid_reg[165] ;
  wire \valid_reg[166] ;
  wire \valid_reg[167] ;
  wire \valid_reg[168] ;
  wire \valid_reg[169] ;
  wire \valid_reg[16] ;
  wire \valid_reg[170] ;
  wire \valid_reg[171] ;
  wire \valid_reg[172] ;
  wire \valid_reg[173] ;
  wire \valid_reg[174] ;
  wire \valid_reg[175] ;
  wire \valid_reg[176] ;
  wire \valid_reg[177] ;
  wire \valid_reg[178] ;
  wire \valid_reg[179] ;
  wire \valid_reg[17] ;
  wire \valid_reg[180] ;
  wire \valid_reg[181] ;
  wire \valid_reg[182] ;
  wire \valid_reg[183] ;
  wire \valid_reg[184] ;
  wire \valid_reg[185] ;
  wire \valid_reg[186] ;
  wire \valid_reg[187] ;
  wire \valid_reg[188] ;
  wire \valid_reg[189] ;
  wire \valid_reg[18] ;
  wire \valid_reg[190] ;
  wire \valid_reg[191] ;
  wire \valid_reg[192] ;
  wire \valid_reg[193] ;
  wire \valid_reg[194] ;
  wire \valid_reg[195] ;
  wire \valid_reg[196] ;
  wire \valid_reg[197] ;
  wire \valid_reg[198] ;
  wire \valid_reg[199] ;
  wire \valid_reg[19] ;
  wire \valid_reg[1] ;
  wire \valid_reg[200] ;
  wire \valid_reg[201] ;
  wire \valid_reg[202] ;
  wire \valid_reg[203] ;
  wire \valid_reg[204] ;
  wire \valid_reg[205] ;
  wire \valid_reg[206] ;
  wire \valid_reg[207] ;
  wire \valid_reg[208] ;
  wire \valid_reg[209] ;
  wire \valid_reg[20] ;
  wire \valid_reg[210] ;
  wire \valid_reg[211] ;
  wire \valid_reg[212] ;
  wire \valid_reg[213] ;
  wire \valid_reg[214] ;
  wire \valid_reg[215] ;
  wire \valid_reg[216] ;
  wire \valid_reg[217] ;
  wire \valid_reg[218] ;
  wire \valid_reg[219] ;
  wire \valid_reg[21] ;
  wire \valid_reg[220] ;
  wire \valid_reg[221] ;
  wire \valid_reg[222] ;
  wire \valid_reg[223] ;
  wire \valid_reg[224] ;
  wire \valid_reg[225] ;
  wire \valid_reg[226] ;
  wire \valid_reg[227] ;
  wire \valid_reg[228] ;
  wire \valid_reg[229] ;
  wire \valid_reg[22] ;
  wire \valid_reg[230] ;
  wire \valid_reg[231] ;
  wire \valid_reg[232] ;
  wire \valid_reg[233] ;
  wire \valid_reg[234] ;
  wire \valid_reg[235] ;
  wire \valid_reg[236] ;
  wire \valid_reg[237] ;
  wire \valid_reg[238] ;
  wire \valid_reg[239] ;
  wire \valid_reg[23] ;
  wire \valid_reg[240] ;
  wire \valid_reg[241] ;
  wire \valid_reg[242] ;
  wire \valid_reg[243] ;
  wire \valid_reg[244] ;
  wire \valid_reg[245] ;
  wire \valid_reg[246] ;
  wire \valid_reg[247] ;
  wire \valid_reg[248] ;
  wire \valid_reg[249] ;
  wire \valid_reg[24] ;
  wire \valid_reg[250] ;
  wire \valid_reg[251] ;
  wire \valid_reg[252] ;
  wire \valid_reg[253] ;
  wire \valid_reg[254] ;
  wire \valid_reg[255] ;
  wire \valid_reg[25] ;
  wire \valid_reg[26] ;
  wire \valid_reg[27] ;
  wire \valid_reg[28] ;
  wire \valid_reg[29] ;
  wire \valid_reg[2] ;
  wire \valid_reg[30] ;
  wire \valid_reg[31] ;
  wire \valid_reg[32] ;
  wire \valid_reg[33] ;
  wire \valid_reg[34] ;
  wire \valid_reg[35] ;
  wire \valid_reg[36] ;
  wire \valid_reg[37] ;
  wire \valid_reg[38] ;
  wire \valid_reg[39] ;
  wire \valid_reg[3] ;
  wire \valid_reg[40] ;
  wire \valid_reg[41] ;
  wire \valid_reg[42] ;
  wire \valid_reg[43] ;
  wire \valid_reg[44] ;
  wire \valid_reg[45] ;
  wire \valid_reg[46] ;
  wire \valid_reg[47] ;
  wire \valid_reg[48] ;
  wire \valid_reg[49] ;
  wire \valid_reg[4] ;
  wire \valid_reg[50] ;
  wire \valid_reg[51] ;
  wire \valid_reg[52] ;
  wire \valid_reg[53] ;
  wire \valid_reg[54] ;
  wire \valid_reg[55] ;
  wire \valid_reg[56] ;
  wire \valid_reg[57] ;
  wire \valid_reg[58] ;
  wire \valid_reg[59] ;
  wire \valid_reg[5] ;
  wire \valid_reg[60] ;
  wire \valid_reg[61] ;
  wire \valid_reg[62] ;
  wire \valid_reg[63] ;
  wire \valid_reg[64] ;
  wire \valid_reg[65] ;
  wire \valid_reg[66] ;
  wire \valid_reg[67] ;
  wire \valid_reg[68] ;
  wire \valid_reg[69] ;
  wire \valid_reg[6] ;
  wire \valid_reg[70] ;
  wire \valid_reg[71] ;
  wire \valid_reg[72] ;
  wire \valid_reg[73] ;
  wire \valid_reg[74] ;
  wire \valid_reg[75] ;
  wire \valid_reg[76] ;
  wire \valid_reg[77] ;
  wire \valid_reg[78] ;
  wire \valid_reg[79] ;
  wire \valid_reg[7] ;
  wire \valid_reg[80] ;
  wire \valid_reg[81] ;
  wire \valid_reg[82] ;
  wire \valid_reg[83] ;
  wire \valid_reg[84] ;
  wire \valid_reg[85] ;
  wire \valid_reg[86] ;
  wire \valid_reg[87] ;
  wire \valid_reg[88] ;
  wire \valid_reg[89] ;
  wire \valid_reg[8] ;
  wire \valid_reg[90] ;
  wire \valid_reg[91] ;
  wire \valid_reg[92] ;
  wire \valid_reg[93] ;
  wire \valid_reg[94] ;
  wire \valid_reg[95] ;
  wire \valid_reg[96] ;
  wire \valid_reg[97] ;
  wire \valid_reg[98] ;
  wire \valid_reg[99] ;
  wire \valid_reg[9] ;
  wire [3:0]\NLW_addr_to_mem_reg[17]_i_13_O_UNCONNECTED ;
  wire [3:0]\NLW_addr_to_mem_reg[17]_i_23_O_UNCONNECTED ;
  wire [3:0]\NLW_addr_to_mem_reg[17]_i_28_O_UNCONNECTED ;
  wire [3:0]\NLW_addr_to_mem_reg[17]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_addr_to_mem_reg[17]_i_37_O_UNCONNECTED ;
  wire [3:0]\NLW_addr_to_mem_reg[17]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_addr_to_mem_reg[17]_i_42_O_UNCONNECTED ;
  wire [3:0]\NLW_addr_to_mem_reg[17]_i_6_CO_UNCONNECTED ;
  wire [3:1]\NLW_addr_to_mem_reg[17]_i_6_O_UNCONNECTED ;
  wire [3:0]\NLW_addr_to_mem_reg[17]_i_8_O_UNCONNECTED ;
  wire [3:2]\NLW_count_reg[31]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_count_reg[31]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_data_out_reg[31]_i_20_O_UNCONNECTED ;
  wire [3:0]\NLW_data_out_reg[31]_i_31_O_UNCONNECTED ;
  wire [3:0]\NLW_data_out_reg[31]_i_5_O_UNCONNECTED ;
  wire [3:0]\NLW_data_out_reg[31]_i_8_O_UNCONNECTED ;
  wire [3:2]\NLW_q_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_q_reg[31]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_status_reg[1]_i_11_O_UNCONNECTED ;
  wire [3:0]\NLW_status_reg[1]_i_18_O_UNCONNECTED ;
  wire [3:0]\NLW_status_reg[1]_i_23_O_UNCONNECTED ;
  wire [3:0]\NLW_status_reg[1]_i_8_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \_inst[0]_i_1 
       (.I0(_inst[0]),
        .I1(status_if[0]),
        .I2(status_if[1]),
        .I3(\data_out_reg[31]_0 [0]),
        .O(\_inst_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \_inst[1]_i_1 
       (.I0(_inst[1]),
        .I1(status_if[0]),
        .I2(status_if[1]),
        .I3(\data_out_reg[31]_0 [1]),
        .O(\_inst_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \_inst[31]_i_1 
       (.I0(status_if[1]),
        .I1(status_if[0]),
        .O(\status_if_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \_inst[5]_i_1 
       (.I0(_inst[5]),
        .I1(status_if[0]),
        .I2(status_if[1]),
        .I3(\data_out_reg[31]_0 [5]),
        .O(\_inst_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \_inst[6]_i_1 
       (.I0(_inst[6]),
        .I1(status_if[0]),
        .I2(status_if[1]),
        .I3(\data_out_reg[31]_0 [6]),
        .O(\_inst_reg[6] ));
  LUT5 #(
    .INIT(32'h0000CC0E)) 
    _rw_i_1
       (.I0(enable_pc),
        .I1(_rw),
        .I2(status_if[1]),
        .I3(status_if[0]),
        .I4(rst),
        .O(rw_if));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'h808C)) 
    _stallreq_i_1
       (.I0(_stallreq),
        .I1(\ex_jmp_addr_reg[1] ),
        .I2(status_mem[0]),
        .I3(status_mem[1]),
        .O(stallreq_mem));
  LUT5 #(
    .INIT(32'h0A000A0E)) 
    _stallreq_i_1__0
       (.I0(_stallreq_0),
        .I1(enable_pc),
        .I2(rst),
        .I3(status_if[0]),
        .I4(status_if[1]),
        .O(stallreq_if));
  LUT6 #(
    .INIT(64'h080B3B3B080B0808)) 
    \addr_to_mem[0]_i_1 
       (.I0(addr_to_mem1),
        .I1(\status_reg[1]_0 ),
        .I2(mem_a[0]),
        .I3(status03_out),
        .I4(\status_reg[0]_0 ),
        .I5(\addr_to_mem_reg[0]_0 ),
        .O(\addr_to_mem[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h80B0B3B380B08080)) 
    \addr_to_mem[10]_i_1 
       (.I0(addr_to_mem1),
        .I1(\status_reg[1]_0 ),
        .I2(addr_to_mem0[10]),
        .I3(status03_out),
        .I4(\status_reg[0]_0 ),
        .I5(\addr_to_mem_reg[10]_0 ),
        .O(\addr_to_mem[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h80B0B3B380B08080)) 
    \addr_to_mem[11]_i_1 
       (.I0(addr_to_mem1),
        .I1(\status_reg[1]_0 ),
        .I2(addr_to_mem0[11]),
        .I3(status03_out),
        .I4(\status_reg[0]_0 ),
        .I5(\addr_to_mem_reg[11]_0 ),
        .O(\addr_to_mem[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h80B0B3B380B08080)) 
    \addr_to_mem[12]_i_1 
       (.I0(addr_to_mem1),
        .I1(\status_reg[1]_0 ),
        .I2(addr_to_mem0[12]),
        .I3(status03_out),
        .I4(\status_reg[0]_0 ),
        .I5(\addr_to_mem_reg[12]_0 ),
        .O(\addr_to_mem[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h80B0B3B380B08080)) 
    \addr_to_mem[13]_i_1 
       (.I0(addr_to_mem1),
        .I1(\status_reg[1]_0 ),
        .I2(addr_to_mem0[13]),
        .I3(status03_out),
        .I4(\status_reg[0]_0 ),
        .I5(\addr_to_mem_reg[13]_0 ),
        .O(\addr_to_mem[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h80B0B3B380B08080)) 
    \addr_to_mem[14]_i_1 
       (.I0(addr_to_mem1),
        .I1(\status_reg[1]_0 ),
        .I2(addr_to_mem0[14]),
        .I3(status03_out),
        .I4(\status_reg[0]_0 ),
        .I5(\addr_to_mem_reg[14]_0 ),
        .O(\addr_to_mem[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h80B0B3B380B08080)) 
    \addr_to_mem[15]_i_1 
       (.I0(addr_to_mem1),
        .I1(\status_reg[1]_0 ),
        .I2(addr_to_mem0[15]),
        .I3(status03_out),
        .I4(\status_reg[0]_0 ),
        .I5(\addr_to_mem_reg[15]_0 ),
        .O(\addr_to_mem[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h80B0B3B380B08080)) 
    \addr_to_mem[16]_i_1 
       (.I0(addr_to_mem1),
        .I1(\status_reg[1]_0 ),
        .I2(addr_to_mem0[16]),
        .I3(status03_out),
        .I4(\status_reg[0]_0 ),
        .I5(\addr_to_mem_reg[16]_0 ),
        .O(\addr_to_mem[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000005540FFFF)) 
    \addr_to_mem[17]_i_1 
       (.I0(\status_reg[1]_0 ),
        .I1(addr_to_mem20_in),
        .I2(addr_to_mem2),
        .I3(status03_out),
        .I4(\status_reg[0]_0 ),
        .I5(rst),
        .O(\addr_to_mem[17]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \addr_to_mem[17]_i_10 
       (.I0(\count_reg_n_0_[28] ),
        .I1(\count_reg_n_0_[29] ),
        .O(\addr_to_mem[17]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \addr_to_mem[17]_i_11 
       (.I0(\count_reg_n_0_[26] ),
        .I1(\count_reg_n_0_[27] ),
        .O(\addr_to_mem[17]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \addr_to_mem[17]_i_12 
       (.I0(\count_reg_n_0_[24] ),
        .I1(\count_reg_n_0_[25] ),
        .O(\addr_to_mem[17]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \addr_to_mem[17]_i_14 
       (.I0(\q_reg_n_0_[30] ),
        .I1(\q_reg_n_0_[31] ),
        .O(\addr_to_mem[17]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \addr_to_mem[17]_i_15 
       (.I0(\q_reg_n_0_[28] ),
        .I1(\q_reg_n_0_[29] ),
        .O(\addr_to_mem[17]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \addr_to_mem[17]_i_16 
       (.I0(\q_reg_n_0_[26] ),
        .I1(\q_reg_n_0_[27] ),
        .O(\addr_to_mem[17]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \addr_to_mem[17]_i_17 
       (.I0(\q_reg_n_0_[24] ),
        .I1(\q_reg_n_0_[25] ),
        .O(\addr_to_mem[17]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \addr_to_mem[17]_i_18 
       (.I0(\q_reg_n_0_[30] ),
        .I1(\q_reg_n_0_[31] ),
        .O(\addr_to_mem[17]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \addr_to_mem[17]_i_19 
       (.I0(\q_reg_n_0_[28] ),
        .I1(\q_reg_n_0_[29] ),
        .O(\addr_to_mem[17]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h80B0B3B380B08080)) 
    \addr_to_mem[17]_i_2 
       (.I0(addr_to_mem1),
        .I1(\status_reg[1]_0 ),
        .I2(addr_to_mem0[17]),
        .I3(status03_out),
        .I4(\status_reg[0]_0 ),
        .I5(\addr_to_mem_reg[17]_0 ),
        .O(\addr_to_mem[17]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \addr_to_mem[17]_i_20 
       (.I0(\q_reg_n_0_[26] ),
        .I1(\q_reg_n_0_[27] ),
        .O(\addr_to_mem[17]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \addr_to_mem[17]_i_21 
       (.I0(\q_reg_n_0_[24] ),
        .I1(\q_reg_n_0_[25] ),
        .O(\addr_to_mem[17]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \addr_to_mem[17]_i_24 
       (.I0(\count_reg_n_0_[22] ),
        .I1(\count_reg_n_0_[23] ),
        .O(\addr_to_mem[17]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \addr_to_mem[17]_i_25 
       (.I0(\count_reg_n_0_[20] ),
        .I1(\count_reg_n_0_[21] ),
        .O(\addr_to_mem[17]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \addr_to_mem[17]_i_26 
       (.I0(\count_reg_n_0_[18] ),
        .I1(\count_reg_n_0_[19] ),
        .O(\addr_to_mem[17]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \addr_to_mem[17]_i_27 
       (.I0(\count_reg_n_0_[16] ),
        .I1(\count_reg_n_0_[17] ),
        .O(\addr_to_mem[17]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \addr_to_mem[17]_i_29 
       (.I0(\q_reg_n_0_[22] ),
        .I1(\q_reg_n_0_[23] ),
        .O(\addr_to_mem[17]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \addr_to_mem[17]_i_30 
       (.I0(\q_reg_n_0_[20] ),
        .I1(\q_reg_n_0_[21] ),
        .O(\addr_to_mem[17]_i_30_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \addr_to_mem[17]_i_31 
       (.I0(\q_reg_n_0_[18] ),
        .I1(\q_reg_n_0_[19] ),
        .O(\addr_to_mem[17]_i_31_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \addr_to_mem[17]_i_32 
       (.I0(\q_reg_n_0_[16] ),
        .I1(\q_reg_n_0_[17] ),
        .O(\addr_to_mem[17]_i_32_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \addr_to_mem[17]_i_33 
       (.I0(\q_reg_n_0_[22] ),
        .I1(\q_reg_n_0_[23] ),
        .O(\addr_to_mem[17]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \addr_to_mem[17]_i_34 
       (.I0(\q_reg_n_0_[20] ),
        .I1(\q_reg_n_0_[21] ),
        .O(\addr_to_mem[17]_i_34_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \addr_to_mem[17]_i_35 
       (.I0(\q_reg_n_0_[18] ),
        .I1(\q_reg_n_0_[19] ),
        .O(\addr_to_mem[17]_i_35_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \addr_to_mem[17]_i_36 
       (.I0(\q_reg_n_0_[16] ),
        .I1(\q_reg_n_0_[17] ),
        .O(\addr_to_mem[17]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \addr_to_mem[17]_i_38 
       (.I0(\count_reg_n_0_[14] ),
        .I1(\count_reg_n_0_[15] ),
        .O(\addr_to_mem[17]_i_38_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \addr_to_mem[17]_i_39 
       (.I0(\count_reg_n_0_[12] ),
        .I1(\count_reg_n_0_[13] ),
        .O(\addr_to_mem[17]_i_39_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \addr_to_mem[17]_i_40 
       (.I0(\count_reg_n_0_[10] ),
        .I1(\count_reg_n_0_[11] ),
        .O(\addr_to_mem[17]_i_40_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \addr_to_mem[17]_i_41 
       (.I0(\count_reg_n_0_[8] ),
        .I1(\count_reg_n_0_[9] ),
        .O(\addr_to_mem[17]_i_41_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \addr_to_mem[17]_i_43 
       (.I0(\q_reg_n_0_[14] ),
        .I1(\q_reg_n_0_[15] ),
        .O(\addr_to_mem[17]_i_43_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \addr_to_mem[17]_i_44 
       (.I0(\q_reg_n_0_[12] ),
        .I1(\q_reg_n_0_[13] ),
        .O(\addr_to_mem[17]_i_44_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \addr_to_mem[17]_i_45 
       (.I0(\q_reg_n_0_[10] ),
        .I1(\q_reg_n_0_[11] ),
        .O(\addr_to_mem[17]_i_45_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \addr_to_mem[17]_i_46 
       (.I0(\q_reg_n_0_[8] ),
        .I1(\q_reg_n_0_[9] ),
        .O(\addr_to_mem[17]_i_46_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \addr_to_mem[17]_i_47 
       (.I0(\q_reg_n_0_[14] ),
        .I1(\q_reg_n_0_[15] ),
        .O(\addr_to_mem[17]_i_47_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \addr_to_mem[17]_i_48 
       (.I0(\q_reg_n_0_[12] ),
        .I1(\q_reg_n_0_[13] ),
        .O(\addr_to_mem[17]_i_48_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \addr_to_mem[17]_i_49 
       (.I0(\q_reg_n_0_[10] ),
        .I1(\q_reg_n_0_[11] ),
        .O(\addr_to_mem[17]_i_49_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \addr_to_mem[17]_i_5 
       (.I0(addr_to_mem20_in),
        .I1(addr_to_mem2),
        .O(addr_to_mem1));
  LUT2 #(
    .INIT(4'h1)) 
    \addr_to_mem[17]_i_50 
       (.I0(\q_reg_n_0_[8] ),
        .I1(\q_reg_n_0_[9] ),
        .O(\addr_to_mem[17]_i_50_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \addr_to_mem[17]_i_51 
       (.I0(\count_reg[1]_0 ),
        .O(\addr_to_mem[17]_i_51_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \addr_to_mem[17]_i_52 
       (.I0(\count_reg_n_0_[6] ),
        .I1(\count_reg_n_0_[7] ),
        .O(\addr_to_mem[17]_i_52_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \addr_to_mem[17]_i_53 
       (.I0(\count_reg_n_0_[4] ),
        .I1(\count_reg_n_0_[5] ),
        .O(\addr_to_mem[17]_i_53_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \addr_to_mem[17]_i_54 
       (.I0(\count_reg_n_0_[2] ),
        .I1(\count_reg_n_0_[3] ),
        .O(\addr_to_mem[17]_i_54_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \addr_to_mem[17]_i_55 
       (.I0(\count_reg[1]_0 ),
        .I1(\count_reg[0]_0 ),
        .O(\addr_to_mem[17]_i_55_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \addr_to_mem[17]_i_56 
       (.I0(\q_reg_n_0_[6] ),
        .I1(\q_reg_n_0_[7] ),
        .O(\addr_to_mem[17]_i_56_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \addr_to_mem[17]_i_57 
       (.I0(\q_reg_n_0_[4] ),
        .I1(\q_reg_n_0_[5] ),
        .O(\addr_to_mem[17]_i_57_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \addr_to_mem[17]_i_58 
       (.I0(\q_reg_n_0_[2] ),
        .I1(\q_reg_n_0_[3] ),
        .O(\addr_to_mem[17]_i_58_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \addr_to_mem[17]_i_59 
       (.I0(\q_reg_n_0_[0] ),
        .I1(\q_reg_n_0_[1] ),
        .O(\addr_to_mem[17]_i_59_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \addr_to_mem[17]_i_60 
       (.I0(\q_reg_n_0_[6] ),
        .I1(\q_reg_n_0_[7] ),
        .O(\addr_to_mem[17]_i_60_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \addr_to_mem[17]_i_61 
       (.I0(\q_reg_n_0_[4] ),
        .I1(\q_reg_n_0_[5] ),
        .O(\addr_to_mem[17]_i_61_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \addr_to_mem[17]_i_62 
       (.I0(\q_reg_n_0_[2] ),
        .I1(\q_reg_n_0_[3] ),
        .O(\addr_to_mem[17]_i_62_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \addr_to_mem[17]_i_63 
       (.I0(\q_reg_n_0_[1] ),
        .I1(\q_reg_n_0_[0] ),
        .O(\addr_to_mem[17]_i_63_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \addr_to_mem[17]_i_9 
       (.I0(\count_reg_n_0_[30] ),
        .I1(\count_reg_n_0_[31] ),
        .O(\addr_to_mem[17]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h80B0B3B380B08080)) 
    \addr_to_mem[1]_i_1 
       (.I0(addr_to_mem1),
        .I1(\status_reg[1]_0 ),
        .I2(addr_to_mem0[1]),
        .I3(status03_out),
        .I4(\status_reg[0]_0 ),
        .I5(\addr_to_mem_reg[1]_0 ),
        .O(\addr_to_mem[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h80B0B3B380B08080)) 
    \addr_to_mem[2]_i_1 
       (.I0(addr_to_mem1),
        .I1(\status_reg[1]_0 ),
        .I2(addr_to_mem0[2]),
        .I3(status03_out),
        .I4(\status_reg[0]_0 ),
        .I5(\addr_to_mem_reg[2]_0 ),
        .O(\addr_to_mem[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h80B0B3B380B08080)) 
    \addr_to_mem[3]_i_1 
       (.I0(addr_to_mem1),
        .I1(\status_reg[1]_0 ),
        .I2(addr_to_mem0[3]),
        .I3(status03_out),
        .I4(\status_reg[0]_0 ),
        .I5(\addr_to_mem_reg[3]_0 ),
        .O(\addr_to_mem[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h80B0B3B380B08080)) 
    \addr_to_mem[4]_i_1 
       (.I0(addr_to_mem1),
        .I1(\status_reg[1]_0 ),
        .I2(addr_to_mem0[4]),
        .I3(status03_out),
        .I4(\status_reg[0]_0 ),
        .I5(\addr_to_mem_reg[4]_0 ),
        .O(\addr_to_mem[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h80B0B3B380B08080)) 
    \addr_to_mem[5]_i_1 
       (.I0(addr_to_mem1),
        .I1(\status_reg[1]_0 ),
        .I2(addr_to_mem0[5]),
        .I3(status03_out),
        .I4(\status_reg[0]_0 ),
        .I5(\addr_to_mem_reg[5]_0 ),
        .O(\addr_to_mem[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h80B0B3B380B08080)) 
    \addr_to_mem[6]_i_1 
       (.I0(addr_to_mem1),
        .I1(\status_reg[1]_0 ),
        .I2(addr_to_mem0[6]),
        .I3(status03_out),
        .I4(\status_reg[0]_0 ),
        .I5(\addr_to_mem_reg[6]_0 ),
        .O(\addr_to_mem[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h80B0B3B380B08080)) 
    \addr_to_mem[7]_i_1 
       (.I0(addr_to_mem1),
        .I1(\status_reg[1]_0 ),
        .I2(addr_to_mem0[7]),
        .I3(status03_out),
        .I4(\status_reg[0]_0 ),
        .I5(\addr_to_mem_reg[7]_0 ),
        .O(\addr_to_mem[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h80B0B3B380B08080)) 
    \addr_to_mem[8]_i_1 
       (.I0(addr_to_mem1),
        .I1(\status_reg[1]_0 ),
        .I2(addr_to_mem0[8]),
        .I3(status03_out),
        .I4(\status_reg[0]_0 ),
        .I5(\addr_to_mem_reg[8]_0 ),
        .O(\addr_to_mem[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h80B0B3B380B08080)) 
    \addr_to_mem[9]_i_1 
       (.I0(addr_to_mem1),
        .I1(\status_reg[1]_0 ),
        .I2(addr_to_mem0[9]),
        .I3(status03_out),
        .I4(\status_reg[0]_0 ),
        .I5(\addr_to_mem_reg[9]_0 ),
        .O(\addr_to_mem[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \addr_to_mem_reg[0] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\addr_to_mem[17]_i_1_n_0 ),
        .D(\addr_to_mem[0]_i_1_n_0 ),
        .Q(mem_a[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \addr_to_mem_reg[10] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\addr_to_mem[17]_i_1_n_0 ),
        .D(\addr_to_mem[10]_i_1_n_0 ),
        .Q(mem_a[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \addr_to_mem_reg[11] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\addr_to_mem[17]_i_1_n_0 ),
        .D(\addr_to_mem[11]_i_1_n_0 ),
        .Q(mem_a[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \addr_to_mem_reg[12] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\addr_to_mem[17]_i_1_n_0 ),
        .D(\addr_to_mem[12]_i_1_n_0 ),
        .Q(mem_a[12]),
        .R(1'b0));
  CARRY4 \addr_to_mem_reg[12]_i_2 
       (.CI(\addr_to_mem_reg[8]_i_2_n_0 ),
        .CO({\addr_to_mem_reg[12]_i_2_n_0 ,\addr_to_mem_reg[12]_i_2_n_1 ,\addr_to_mem_reg[12]_i_2_n_2 ,\addr_to_mem_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(addr_to_mem0[12:9]),
        .S(mem_a[12:9]));
  FDRE #(
    .INIT(1'b0)) 
    \addr_to_mem_reg[13] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\addr_to_mem[17]_i_1_n_0 ),
        .D(\addr_to_mem[13]_i_1_n_0 ),
        .Q(mem_a[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \addr_to_mem_reg[14] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\addr_to_mem[17]_i_1_n_0 ),
        .D(\addr_to_mem[14]_i_1_n_0 ),
        .Q(mem_a[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \addr_to_mem_reg[15] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\addr_to_mem[17]_i_1_n_0 ),
        .D(\addr_to_mem[15]_i_1_n_0 ),
        .Q(mem_a[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \addr_to_mem_reg[16] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\addr_to_mem[17]_i_1_n_0 ),
        .D(\addr_to_mem[16]_i_1_n_0 ),
        .Q(mem_a[16]),
        .R(1'b0));
  CARRY4 \addr_to_mem_reg[16]_i_2 
       (.CI(\addr_to_mem_reg[12]_i_2_n_0 ),
        .CO({\addr_to_mem_reg[16]_i_2_n_0 ,\addr_to_mem_reg[16]_i_2_n_1 ,\addr_to_mem_reg[16]_i_2_n_2 ,\addr_to_mem_reg[16]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(addr_to_mem0[16:13]),
        .S(mem_a[16:13]));
  FDRE #(
    .INIT(1'b0)) 
    \addr_to_mem_reg[17] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\addr_to_mem[17]_i_1_n_0 ),
        .D(\addr_to_mem[17]_i_2_n_0 ),
        .Q(mem_a[17]),
        .R(1'b0));
  CARRY4 \addr_to_mem_reg[17]_i_13 
       (.CI(\addr_to_mem_reg[17]_i_28_n_0 ),
        .CO({\addr_to_mem_reg[17]_i_13_n_0 ,\addr_to_mem_reg[17]_i_13_n_1 ,\addr_to_mem_reg[17]_i_13_n_2 ,\addr_to_mem_reg[17]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\addr_to_mem[17]_i_29_n_0 ,\addr_to_mem[17]_i_30_n_0 ,\addr_to_mem[17]_i_31_n_0 ,\addr_to_mem[17]_i_32_n_0 }),
        .O(\NLW_addr_to_mem_reg[17]_i_13_O_UNCONNECTED [3:0]),
        .S({\addr_to_mem[17]_i_33_n_0 ,\addr_to_mem[17]_i_34_n_0 ,\addr_to_mem[17]_i_35_n_0 ,\addr_to_mem[17]_i_36_n_0 }));
  CARRY4 \addr_to_mem_reg[17]_i_23 
       (.CI(\addr_to_mem_reg[17]_i_37_n_0 ),
        .CO({\addr_to_mem_reg[17]_i_23_n_0 ,\addr_to_mem_reg[17]_i_23_n_1 ,\addr_to_mem_reg[17]_i_23_n_2 ,\addr_to_mem_reg[17]_i_23_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_addr_to_mem_reg[17]_i_23_O_UNCONNECTED [3:0]),
        .S({\addr_to_mem[17]_i_38_n_0 ,\addr_to_mem[17]_i_39_n_0 ,\addr_to_mem[17]_i_40_n_0 ,\addr_to_mem[17]_i_41_n_0 }));
  CARRY4 \addr_to_mem_reg[17]_i_28 
       (.CI(\addr_to_mem_reg[17]_i_42_n_0 ),
        .CO({\addr_to_mem_reg[17]_i_28_n_0 ,\addr_to_mem_reg[17]_i_28_n_1 ,\addr_to_mem_reg[17]_i_28_n_2 ,\addr_to_mem_reg[17]_i_28_n_3 }),
        .CYINIT(1'b0),
        .DI({\addr_to_mem[17]_i_43_n_0 ,\addr_to_mem[17]_i_44_n_0 ,\addr_to_mem[17]_i_45_n_0 ,\addr_to_mem[17]_i_46_n_0 }),
        .O(\NLW_addr_to_mem_reg[17]_i_28_O_UNCONNECTED [3:0]),
        .S({\addr_to_mem[17]_i_47_n_0 ,\addr_to_mem[17]_i_48_n_0 ,\addr_to_mem[17]_i_49_n_0 ,\addr_to_mem[17]_i_50_n_0 }));
  CARRY4 \addr_to_mem_reg[17]_i_3 
       (.CI(\addr_to_mem_reg[17]_i_8_n_0 ),
        .CO({addr_to_mem20_in,\addr_to_mem_reg[17]_i_3_n_1 ,\addr_to_mem_reg[17]_i_3_n_2 ,\addr_to_mem_reg[17]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\count_reg_n_0_[31] ,1'b0,1'b0,1'b0}),
        .O(\NLW_addr_to_mem_reg[17]_i_3_O_UNCONNECTED [3:0]),
        .S({\addr_to_mem[17]_i_9_n_0 ,\addr_to_mem[17]_i_10_n_0 ,\addr_to_mem[17]_i_11_n_0 ,\addr_to_mem[17]_i_12_n_0 }));
  CARRY4 \addr_to_mem_reg[17]_i_37 
       (.CI(1'b0),
        .CO({\addr_to_mem_reg[17]_i_37_n_0 ,\addr_to_mem_reg[17]_i_37_n_1 ,\addr_to_mem_reg[17]_i_37_n_2 ,\addr_to_mem_reg[17]_i_37_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,\addr_to_mem[17]_i_51_n_0 }),
        .O(\NLW_addr_to_mem_reg[17]_i_37_O_UNCONNECTED [3:0]),
        .S({\addr_to_mem[17]_i_52_n_0 ,\addr_to_mem[17]_i_53_n_0 ,\addr_to_mem[17]_i_54_n_0 ,\addr_to_mem[17]_i_55_n_0 }));
  CARRY4 \addr_to_mem_reg[17]_i_4 
       (.CI(\addr_to_mem_reg[17]_i_13_n_0 ),
        .CO({addr_to_mem2,\addr_to_mem_reg[17]_i_4_n_1 ,\addr_to_mem_reg[17]_i_4_n_2 ,\addr_to_mem_reg[17]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\addr_to_mem[17]_i_14_n_0 ,\addr_to_mem[17]_i_15_n_0 ,\addr_to_mem[17]_i_16_n_0 ,\addr_to_mem[17]_i_17_n_0 }),
        .O(\NLW_addr_to_mem_reg[17]_i_4_O_UNCONNECTED [3:0]),
        .S({\addr_to_mem[17]_i_18_n_0 ,\addr_to_mem[17]_i_19_n_0 ,\addr_to_mem[17]_i_20_n_0 ,\addr_to_mem[17]_i_21_n_0 }));
  CARRY4 \addr_to_mem_reg[17]_i_42 
       (.CI(1'b0),
        .CO({\addr_to_mem_reg[17]_i_42_n_0 ,\addr_to_mem_reg[17]_i_42_n_1 ,\addr_to_mem_reg[17]_i_42_n_2 ,\addr_to_mem_reg[17]_i_42_n_3 }),
        .CYINIT(1'b1),
        .DI({\addr_to_mem[17]_i_56_n_0 ,\addr_to_mem[17]_i_57_n_0 ,\addr_to_mem[17]_i_58_n_0 ,\addr_to_mem[17]_i_59_n_0 }),
        .O(\NLW_addr_to_mem_reg[17]_i_42_O_UNCONNECTED [3:0]),
        .S({\addr_to_mem[17]_i_60_n_0 ,\addr_to_mem[17]_i_61_n_0 ,\addr_to_mem[17]_i_62_n_0 ,\addr_to_mem[17]_i_63_n_0 }));
  CARRY4 \addr_to_mem_reg[17]_i_6 
       (.CI(\addr_to_mem_reg[16]_i_2_n_0 ),
        .CO(\NLW_addr_to_mem_reg[17]_i_6_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_addr_to_mem_reg[17]_i_6_O_UNCONNECTED [3:1],addr_to_mem0[17]}),
        .S({1'b0,1'b0,1'b0,mem_a[17]}));
  CARRY4 \addr_to_mem_reg[17]_i_8 
       (.CI(\addr_to_mem_reg[17]_i_23_n_0 ),
        .CO({\addr_to_mem_reg[17]_i_8_n_0 ,\addr_to_mem_reg[17]_i_8_n_1 ,\addr_to_mem_reg[17]_i_8_n_2 ,\addr_to_mem_reg[17]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_addr_to_mem_reg[17]_i_8_O_UNCONNECTED [3:0]),
        .S({\addr_to_mem[17]_i_24_n_0 ,\addr_to_mem[17]_i_25_n_0 ,\addr_to_mem[17]_i_26_n_0 ,\addr_to_mem[17]_i_27_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \addr_to_mem_reg[1] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\addr_to_mem[17]_i_1_n_0 ),
        .D(\addr_to_mem[1]_i_1_n_0 ),
        .Q(mem_a[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \addr_to_mem_reg[2] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\addr_to_mem[17]_i_1_n_0 ),
        .D(\addr_to_mem[2]_i_1_n_0 ),
        .Q(mem_a[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \addr_to_mem_reg[3] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\addr_to_mem[17]_i_1_n_0 ),
        .D(\addr_to_mem[3]_i_1_n_0 ),
        .Q(mem_a[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \addr_to_mem_reg[4] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\addr_to_mem[17]_i_1_n_0 ),
        .D(\addr_to_mem[4]_i_1_n_0 ),
        .Q(mem_a[4]),
        .R(1'b0));
  CARRY4 \addr_to_mem_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\addr_to_mem_reg[4]_i_2_n_0 ,\addr_to_mem_reg[4]_i_2_n_1 ,\addr_to_mem_reg[4]_i_2_n_2 ,\addr_to_mem_reg[4]_i_2_n_3 }),
        .CYINIT(mem_a[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(addr_to_mem0[4:1]),
        .S(mem_a[4:1]));
  FDRE #(
    .INIT(1'b0)) 
    \addr_to_mem_reg[5] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\addr_to_mem[17]_i_1_n_0 ),
        .D(\addr_to_mem[5]_i_1_n_0 ),
        .Q(mem_a[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \addr_to_mem_reg[6] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\addr_to_mem[17]_i_1_n_0 ),
        .D(\addr_to_mem[6]_i_1_n_0 ),
        .Q(mem_a[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \addr_to_mem_reg[7] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\addr_to_mem[17]_i_1_n_0 ),
        .D(\addr_to_mem[7]_i_1_n_0 ),
        .Q(mem_a[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \addr_to_mem_reg[8] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\addr_to_mem[17]_i_1_n_0 ),
        .D(\addr_to_mem[8]_i_1_n_0 ),
        .Q(mem_a[8]),
        .R(1'b0));
  CARRY4 \addr_to_mem_reg[8]_i_2 
       (.CI(\addr_to_mem_reg[4]_i_2_n_0 ),
        .CO({\addr_to_mem_reg[8]_i_2_n_0 ,\addr_to_mem_reg[8]_i_2_n_1 ,\addr_to_mem_reg[8]_i_2_n_2 ,\addr_to_mem_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(addr_to_mem0[8:5]),
        .S(mem_a[8:5]));
  FDRE #(
    .INIT(1'b0)) 
    \addr_to_mem_reg[9] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\addr_to_mem[17]_i_1_n_0 ),
        .D(\addr_to_mem[9]_i_1_n_0 ),
        .Q(mem_a[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'hFEF0)) 
    assigned_i_1
       (.I0(stall),
        .I1(pc1__0),
        .I2(jmp_enable),
        .I3(assigned_reg_0),
        .O(assigned_reg));
  cache cache0
       (.A(A),
        .D(p_1_in_0),
        .EXCLK_IBUF_BUFG(EXCLK_IBUF_BUFG),
        .Q(\data_out_reg[31]_0 ),
        ._rw(_rw),
        .addr(addr),
        .\data_out_reg[0] (\data_out[0]_i_2_n_0 ),
        .\data_out_reg[10] (\data_out[10]_i_2_n_0 ),
        .\data_out_reg[11] (\data_out[11]_i_2_n_0 ),
        .\data_out_reg[12] (\data_out[12]_i_2_n_0 ),
        .\data_out_reg[13] (\data_out[13]_i_2_n_0 ),
        .\data_out_reg[14] (\data_out[14]_i_2_n_0 ),
        .\data_out_reg[15] (\data_out[15]_i_3_n_0 ),
        .\data_out_reg[16] (\data_out[16]_i_2_n_0 ),
        .\data_out_reg[17] (\data_out[17]_i_2_n_0 ),
        .\data_out_reg[18] (\data_out[18]_i_2_n_0 ),
        .\data_out_reg[19] (\data_out[19]_i_2_n_0 ),
        .\data_out_reg[1] (\data_out[1]_i_2_n_0 ),
        .\data_out_reg[20] (\data_out[20]_i_2_n_0 ),
        .\data_out_reg[21] (\data_out[21]_i_2_n_0 ),
        .\data_out_reg[22] (\data_out[22]_i_2_n_0 ),
        .\data_out_reg[23] (\data_out[23]_i_4_n_0 ),
        .\data_out_reg[24] (\data_out[24]_i_2_n_0 ),
        .\data_out_reg[25] (\data_out[25]_i_2_n_0 ),
        .\data_out_reg[26] (\data_out[26]_i_2_n_0 ),
        .\data_out_reg[27] (\data_out[27]_i_2_n_0 ),
        .\data_out_reg[28] (\data_out[28]_i_2_n_0 ),
        .\data_out_reg[29] (\data_out[29]_i_2_n_0 ),
        .\data_out_reg[2] (\data_out[2]_i_2_n_0 ),
        .\data_out_reg[30] (\data_out[30]_i_2_n_0 ),
        .\data_out_reg[31] (\data_out[31]_i_6_n_0 ),
        .\data_out_reg[3] (\data_out[3]_i_2_n_0 ),
        .\data_out_reg[4] (\data_out[4]_i_2_n_0 ),
        .\data_out_reg[5] (\data_out[5]_i_2_n_0 ),
        .\data_out_reg[6] (\data_out[6]_i_2_n_0 ),
        .\data_out_reg[7] (\data_out[7]_i_3_n_0 ),
        .\data_out_reg[8] (\data_out[8]_i_2_n_0 ),
        .\data_out_reg[9] (\data_out[9]_i_2_n_0 ),
        .enable_pc(enable_pc),
        .\pc_reg[16] (\pc_reg[16] ),
        .\q_reg[3] (\q_reg[3]_0 ),
        .rst(rst),
        .rst_reg(cache0_n_292),
        .status0(status0),
        .status03_out(status03_out),
        .status_if(status_if),
        .\status_if_reg[1] (rw_if),
        .\status_if_reg[1]_0 (\status_if_reg[1]_1 ),
        .\status_if_reg[1]_1 (\status_if[1]_i_2_n_0 ),
        .\status_reg[0] (cache0_n_256),
        .\status_reg[0]_0 (cache0_n_290),
        .\status_reg[0]_1 (cache0_n_291),
        .\status_reg[0]_2 (cache0_n_293),
        .\status_reg[0]_3 (cache0_n_294),
        .\status_reg[0]_4 (\status_reg[0]_0 ),
        .\status_reg[0]_5 (\status_reg[1]_0 ),
        .\status_reg[1] (\status[1]_i_2_n_0 ),
        .tag_reg_0_255_0_0_0(\replace_reg[0]_0 ),
        .valid(valid),
        .\valid_reg[0]_0 (\valid_reg[0] ),
        .\valid_reg[100]_0 (\valid_reg[100] ),
        .\valid_reg[101]_0 (\valid_reg[101] ),
        .\valid_reg[102]_0 (\valid_reg[102] ),
        .\valid_reg[103]_0 (\valid_reg[103] ),
        .\valid_reg[104]_0 (\valid_reg[104] ),
        .\valid_reg[105]_0 (\valid_reg[105] ),
        .\valid_reg[106]_0 (\valid_reg[106] ),
        .\valid_reg[107]_0 (\valid_reg[107] ),
        .\valid_reg[108]_0 (\valid_reg[108] ),
        .\valid_reg[109]_0 (\valid_reg[109] ),
        .\valid_reg[10]_0 (\valid_reg[10] ),
        .\valid_reg[110]_0 (\valid_reg[110] ),
        .\valid_reg[111]_0 (\valid_reg[111] ),
        .\valid_reg[112]_0 (\valid_reg[112] ),
        .\valid_reg[113]_0 (\valid_reg[113] ),
        .\valid_reg[114]_0 (\valid_reg[114] ),
        .\valid_reg[115]_0 (\valid_reg[115] ),
        .\valid_reg[116]_0 (\valid_reg[116] ),
        .\valid_reg[117]_0 (\valid_reg[117] ),
        .\valid_reg[118]_0 (\valid_reg[118] ),
        .\valid_reg[119]_0 (\valid_reg[119] ),
        .\valid_reg[11]_0 (\valid_reg[11] ),
        .\valid_reg[120]_0 (\valid_reg[120] ),
        .\valid_reg[121]_0 (\valid_reg[121] ),
        .\valid_reg[122]_0 (\valid_reg[122] ),
        .\valid_reg[123]_0 (\valid_reg[123] ),
        .\valid_reg[124]_0 (\valid_reg[124] ),
        .\valid_reg[125]_0 (\valid_reg[125] ),
        .\valid_reg[126]_0 (\valid_reg[126] ),
        .\valid_reg[127]_0 (\valid_reg[127] ),
        .\valid_reg[128]_0 (\valid_reg[128] ),
        .\valid_reg[129]_0 (\valid_reg[129] ),
        .\valid_reg[12]_0 (\valid_reg[12] ),
        .\valid_reg[130]_0 (\valid_reg[130] ),
        .\valid_reg[131]_0 (\valid_reg[131] ),
        .\valid_reg[132]_0 (\valid_reg[132] ),
        .\valid_reg[133]_0 (\valid_reg[133] ),
        .\valid_reg[134]_0 (\valid_reg[134] ),
        .\valid_reg[135]_0 (\valid_reg[135] ),
        .\valid_reg[136]_0 (\valid_reg[136] ),
        .\valid_reg[137]_0 (\valid_reg[137] ),
        .\valid_reg[138]_0 (\valid_reg[138] ),
        .\valid_reg[139]_0 (\valid_reg[139] ),
        .\valid_reg[13]_0 (\valid_reg[13] ),
        .\valid_reg[140]_0 (\valid_reg[140] ),
        .\valid_reg[141]_0 (\valid_reg[141] ),
        .\valid_reg[142]_0 (\valid_reg[142] ),
        .\valid_reg[143]_0 (\valid_reg[143] ),
        .\valid_reg[144]_0 (\valid_reg[144] ),
        .\valid_reg[145]_0 (\valid_reg[145] ),
        .\valid_reg[146]_0 (\valid_reg[146] ),
        .\valid_reg[147]_0 (\valid_reg[147] ),
        .\valid_reg[148]_0 (\valid_reg[148] ),
        .\valid_reg[149]_0 (\valid_reg[149] ),
        .\valid_reg[14]_0 (\valid_reg[14] ),
        .\valid_reg[150]_0 (\valid_reg[150] ),
        .\valid_reg[151]_0 (\valid_reg[151] ),
        .\valid_reg[152]_0 (\valid_reg[152] ),
        .\valid_reg[153]_0 (\valid_reg[153] ),
        .\valid_reg[154]_0 (\valid_reg[154] ),
        .\valid_reg[155]_0 (\valid_reg[155] ),
        .\valid_reg[156]_0 (\valid_reg[156] ),
        .\valid_reg[157]_0 (\valid_reg[157] ),
        .\valid_reg[158]_0 (\valid_reg[158] ),
        .\valid_reg[159]_0 (\valid_reg[159] ),
        .\valid_reg[15]_0 (\valid_reg[15] ),
        .\valid_reg[160]_0 (\valid_reg[160] ),
        .\valid_reg[161]_0 (\valid_reg[161] ),
        .\valid_reg[162]_0 (\valid_reg[162] ),
        .\valid_reg[163]_0 (\valid_reg[163] ),
        .\valid_reg[164]_0 (\valid_reg[164] ),
        .\valid_reg[165]_0 (\valid_reg[165] ),
        .\valid_reg[166]_0 (\valid_reg[166] ),
        .\valid_reg[167]_0 (\valid_reg[167] ),
        .\valid_reg[168]_0 (\valid_reg[168] ),
        .\valid_reg[169]_0 (\valid_reg[169] ),
        .\valid_reg[16]_0 (\valid_reg[16] ),
        .\valid_reg[170]_0 (\valid_reg[170] ),
        .\valid_reg[171]_0 (\valid_reg[171] ),
        .\valid_reg[172]_0 (\valid_reg[172] ),
        .\valid_reg[173]_0 (\valid_reg[173] ),
        .\valid_reg[174]_0 (\valid_reg[174] ),
        .\valid_reg[175]_0 (\valid_reg[175] ),
        .\valid_reg[176]_0 (\valid_reg[176] ),
        .\valid_reg[177]_0 (\valid_reg[177] ),
        .\valid_reg[178]_0 (\valid_reg[178] ),
        .\valid_reg[179]_0 (\valid_reg[179] ),
        .\valid_reg[17]_0 (\valid_reg[17] ),
        .\valid_reg[180]_0 (\valid_reg[180] ),
        .\valid_reg[181]_0 (\valid_reg[181] ),
        .\valid_reg[182]_0 (\valid_reg[182] ),
        .\valid_reg[183]_0 (\valid_reg[183] ),
        .\valid_reg[184]_0 (\valid_reg[184] ),
        .\valid_reg[185]_0 (\valid_reg[185] ),
        .\valid_reg[186]_0 (\valid_reg[186] ),
        .\valid_reg[187]_0 (\valid_reg[187] ),
        .\valid_reg[188]_0 (\valid_reg[188] ),
        .\valid_reg[189]_0 (\valid_reg[189] ),
        .\valid_reg[18]_0 (\valid_reg[18] ),
        .\valid_reg[190]_0 (\valid_reg[190] ),
        .\valid_reg[191]_0 (\valid_reg[191] ),
        .\valid_reg[192]_0 (\valid_reg[192] ),
        .\valid_reg[193]_0 (\valid_reg[193] ),
        .\valid_reg[194]_0 (\valid_reg[194] ),
        .\valid_reg[195]_0 (\valid_reg[195] ),
        .\valid_reg[196]_0 (\valid_reg[196] ),
        .\valid_reg[197]_0 (\valid_reg[197] ),
        .\valid_reg[198]_0 (\valid_reg[198] ),
        .\valid_reg[199]_0 (\valid_reg[199] ),
        .\valid_reg[19]_0 (\valid_reg[19] ),
        .\valid_reg[1]_0 (\valid_reg[1] ),
        .\valid_reg[200]_0 (\valid_reg[200] ),
        .\valid_reg[201]_0 (\valid_reg[201] ),
        .\valid_reg[202]_0 (\valid_reg[202] ),
        .\valid_reg[203]_0 (\valid_reg[203] ),
        .\valid_reg[204]_0 (\valid_reg[204] ),
        .\valid_reg[205]_0 (\valid_reg[205] ),
        .\valid_reg[206]_0 (\valid_reg[206] ),
        .\valid_reg[207]_0 (\valid_reg[207] ),
        .\valid_reg[208]_0 (\valid_reg[208] ),
        .\valid_reg[209]_0 (\valid_reg[209] ),
        .\valid_reg[20]_0 (\valid_reg[20] ),
        .\valid_reg[210]_0 (\valid_reg[210] ),
        .\valid_reg[211]_0 (\valid_reg[211] ),
        .\valid_reg[212]_0 (\valid_reg[212] ),
        .\valid_reg[213]_0 (\valid_reg[213] ),
        .\valid_reg[214]_0 (\valid_reg[214] ),
        .\valid_reg[215]_0 (\valid_reg[215] ),
        .\valid_reg[216]_0 (\valid_reg[216] ),
        .\valid_reg[217]_0 (\valid_reg[217] ),
        .\valid_reg[218]_0 (\valid_reg[218] ),
        .\valid_reg[219]_0 (\valid_reg[219] ),
        .\valid_reg[21]_0 (\valid_reg[21] ),
        .\valid_reg[220]_0 (\valid_reg[220] ),
        .\valid_reg[221]_0 (\valid_reg[221] ),
        .\valid_reg[222]_0 (\valid_reg[222] ),
        .\valid_reg[223]_0 (\valid_reg[223] ),
        .\valid_reg[224]_0 (\valid_reg[224] ),
        .\valid_reg[225]_0 (\valid_reg[225] ),
        .\valid_reg[226]_0 (\valid_reg[226] ),
        .\valid_reg[227]_0 (\valid_reg[227] ),
        .\valid_reg[228]_0 (\valid_reg[228] ),
        .\valid_reg[229]_0 (\valid_reg[229] ),
        .\valid_reg[22]_0 (\valid_reg[22] ),
        .\valid_reg[230]_0 (\valid_reg[230] ),
        .\valid_reg[231]_0 (\valid_reg[231] ),
        .\valid_reg[232]_0 (\valid_reg[232] ),
        .\valid_reg[233]_0 (\valid_reg[233] ),
        .\valid_reg[234]_0 (\valid_reg[234] ),
        .\valid_reg[235]_0 (\valid_reg[235] ),
        .\valid_reg[236]_0 (\valid_reg[236] ),
        .\valid_reg[237]_0 (\valid_reg[237] ),
        .\valid_reg[238]_0 (\valid_reg[238] ),
        .\valid_reg[239]_0 (\valid_reg[239] ),
        .\valid_reg[23]_0 (\valid_reg[23] ),
        .\valid_reg[240]_0 (\valid_reg[240] ),
        .\valid_reg[241]_0 (\valid_reg[241] ),
        .\valid_reg[242]_0 (\valid_reg[242] ),
        .\valid_reg[243]_0 (\valid_reg[243] ),
        .\valid_reg[244]_0 (\valid_reg[244] ),
        .\valid_reg[245]_0 (\valid_reg[245] ),
        .\valid_reg[246]_0 (\valid_reg[246] ),
        .\valid_reg[247]_0 (\valid_reg[247] ),
        .\valid_reg[248]_0 (\valid_reg[248] ),
        .\valid_reg[249]_0 (\valid_reg[249] ),
        .\valid_reg[24]_0 (\valid_reg[24] ),
        .\valid_reg[250]_0 (\valid_reg[250] ),
        .\valid_reg[251]_0 (\valid_reg[251] ),
        .\valid_reg[252]_0 (\valid_reg[252] ),
        .\valid_reg[253]_0 (\valid_reg[253] ),
        .\valid_reg[254]_0 (\valid_reg[254] ),
        .\valid_reg[255]_0 (\valid_reg[255] ),
        .\valid_reg[25]_0 (\valid_reg[25] ),
        .\valid_reg[26]_0 (\valid_reg[26] ),
        .\valid_reg[27]_0 (\valid_reg[27] ),
        .\valid_reg[28]_0 (\valid_reg[28] ),
        .\valid_reg[29]_0 (\valid_reg[29] ),
        .\valid_reg[2]_0 (\valid_reg[2] ),
        .\valid_reg[30]_0 (\valid_reg[30] ),
        .\valid_reg[31]_0 (\valid_reg[31] ),
        .\valid_reg[32]_0 (\valid_reg[32] ),
        .\valid_reg[33]_0 (\valid_reg[33] ),
        .\valid_reg[34]_0 (\valid_reg[34] ),
        .\valid_reg[35]_0 (\valid_reg[35] ),
        .\valid_reg[36]_0 (\valid_reg[36] ),
        .\valid_reg[37]_0 (\valid_reg[37] ),
        .\valid_reg[38]_0 (\valid_reg[38] ),
        .\valid_reg[39]_0 (\valid_reg[39] ),
        .\valid_reg[3]_0 (\valid_reg[3] ),
        .\valid_reg[40]_0 (\valid_reg[40] ),
        .\valid_reg[41]_0 (\valid_reg[41] ),
        .\valid_reg[42]_0 (\valid_reg[42] ),
        .\valid_reg[43]_0 (\valid_reg[43] ),
        .\valid_reg[44]_0 (\valid_reg[44] ),
        .\valid_reg[45]_0 (\valid_reg[45] ),
        .\valid_reg[46]_0 (\valid_reg[46] ),
        .\valid_reg[47]_0 (\valid_reg[47] ),
        .\valid_reg[48]_0 (\valid_reg[48] ),
        .\valid_reg[49]_0 (\valid_reg[49] ),
        .\valid_reg[4]_0 (\valid_reg[4] ),
        .\valid_reg[50]_0 (\valid_reg[50] ),
        .\valid_reg[51]_0 (\valid_reg[51] ),
        .\valid_reg[52]_0 (\valid_reg[52] ),
        .\valid_reg[53]_0 (\valid_reg[53] ),
        .\valid_reg[54]_0 (\valid_reg[54] ),
        .\valid_reg[55]_0 (\valid_reg[55] ),
        .\valid_reg[56]_0 (\valid_reg[56] ),
        .\valid_reg[57]_0 (\valid_reg[57] ),
        .\valid_reg[58]_0 (\valid_reg[58] ),
        .\valid_reg[59]_0 (\valid_reg[59] ),
        .\valid_reg[5]_0 (\valid_reg[5] ),
        .\valid_reg[60]_0 (\valid_reg[60] ),
        .\valid_reg[61]_0 (\valid_reg[61] ),
        .\valid_reg[62]_0 (\valid_reg[62] ),
        .\valid_reg[63]_0 (\valid_reg[63] ),
        .\valid_reg[64]_0 (\valid_reg[64] ),
        .\valid_reg[65]_0 (\valid_reg[65] ),
        .\valid_reg[66]_0 (\valid_reg[66] ),
        .\valid_reg[67]_0 (\valid_reg[67] ),
        .\valid_reg[68]_0 (\valid_reg[68] ),
        .\valid_reg[69]_0 (\valid_reg[69] ),
        .\valid_reg[6]_0 (\valid_reg[6] ),
        .\valid_reg[70]_0 (\valid_reg[70] ),
        .\valid_reg[71]_0 (\valid_reg[71] ),
        .\valid_reg[72]_0 (\valid_reg[72] ),
        .\valid_reg[73]_0 (\valid_reg[73] ),
        .\valid_reg[74]_0 (\valid_reg[74] ),
        .\valid_reg[75]_0 (\valid_reg[75] ),
        .\valid_reg[76]_0 (\valid_reg[76] ),
        .\valid_reg[77]_0 (\valid_reg[77] ),
        .\valid_reg[78]_0 (\valid_reg[78] ),
        .\valid_reg[79]_0 (\valid_reg[79] ),
        .\valid_reg[7]_0 (\valid_reg[7] ),
        .\valid_reg[80]_0 (\valid_reg[80] ),
        .\valid_reg[81]_0 (\valid_reg[81] ),
        .\valid_reg[82]_0 (\valid_reg[82] ),
        .\valid_reg[83]_0 (\valid_reg[83] ),
        .\valid_reg[84]_0 (\valid_reg[84] ),
        .\valid_reg[85]_0 (\valid_reg[85] ),
        .\valid_reg[86]_0 (\valid_reg[86] ),
        .\valid_reg[87]_0 (\valid_reg[87] ),
        .\valid_reg[88]_0 (\valid_reg[88] ),
        .\valid_reg[89]_0 (\valid_reg[89] ),
        .\valid_reg[8]_0 (\valid_reg[8] ),
        .\valid_reg[90]_0 (\valid_reg[90] ),
        .\valid_reg[91]_0 (\valid_reg[91] ),
        .\valid_reg[92]_0 (\valid_reg[92] ),
        .\valid_reg[93]_0 (\valid_reg[93] ),
        .\valid_reg[94]_0 (\valid_reg[94] ),
        .\valid_reg[95]_0 (\valid_reg[95] ),
        .\valid_reg[96]_0 (\valid_reg[96] ),
        .\valid_reg[97]_0 (\valid_reg[97] ),
        .\valid_reg[98]_0 (\valid_reg[98] ),
        .\valid_reg[99]_0 (\valid_reg[99] ),
        .\valid_reg[9]_0 (\valid_reg[9] ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \count[0]_i_1 
       (.I0(\count_reg[0]_0 ),
        .O(\count[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \count[31]_i_1 
       (.I0(rst),
        .I1(\status_reg[0]_0 ),
        .I2(\status_reg[1]_0 ),
        .O(\count[31]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h07)) 
    \count[31]_i_2 
       (.I0(\status_reg[1]_0 ),
        .I1(\status_reg[0]_0 ),
        .I2(rst),
        .O(\count[31]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\count[31]_i_2_n_0 ),
        .D(\count[0]_i_1_n_0 ),
        .Q(\count_reg[0]_0 ),
        .R(\count[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[10] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\count[31]_i_2_n_0 ),
        .D(count0[10]),
        .Q(\count_reg_n_0_[10] ),
        .R(\count[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[11] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\count[31]_i_2_n_0 ),
        .D(count0[11]),
        .Q(\count_reg_n_0_[11] ),
        .R(\count[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[12] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\count[31]_i_2_n_0 ),
        .D(count0[12]),
        .Q(\count_reg_n_0_[12] ),
        .R(\count[31]_i_1_n_0 ));
  CARRY4 \count_reg[12]_i_1 
       (.CI(\count_reg[8]_i_1_n_0 ),
        .CO({\count_reg[12]_i_1_n_0 ,\count_reg[12]_i_1_n_1 ,\count_reg[12]_i_1_n_2 ,\count_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(count0[12:9]),
        .S({\count_reg_n_0_[12] ,\count_reg_n_0_[11] ,\count_reg_n_0_[10] ,\count_reg_n_0_[9] }));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[13] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\count[31]_i_2_n_0 ),
        .D(count0[13]),
        .Q(\count_reg_n_0_[13] ),
        .R(\count[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[14] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\count[31]_i_2_n_0 ),
        .D(count0[14]),
        .Q(\count_reg_n_0_[14] ),
        .R(\count[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[15] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\count[31]_i_2_n_0 ),
        .D(count0[15]),
        .Q(\count_reg_n_0_[15] ),
        .R(\count[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[16] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\count[31]_i_2_n_0 ),
        .D(count0[16]),
        .Q(\count_reg_n_0_[16] ),
        .R(\count[31]_i_1_n_0 ));
  CARRY4 \count_reg[16]_i_1 
       (.CI(\count_reg[12]_i_1_n_0 ),
        .CO({\count_reg[16]_i_1_n_0 ,\count_reg[16]_i_1_n_1 ,\count_reg[16]_i_1_n_2 ,\count_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(count0[16:13]),
        .S({\count_reg_n_0_[16] ,\count_reg_n_0_[15] ,\count_reg_n_0_[14] ,\count_reg_n_0_[13] }));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[17] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\count[31]_i_2_n_0 ),
        .D(count0[17]),
        .Q(\count_reg_n_0_[17] ),
        .R(\count[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[18] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\count[31]_i_2_n_0 ),
        .D(count0[18]),
        .Q(\count_reg_n_0_[18] ),
        .R(\count[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[19] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\count[31]_i_2_n_0 ),
        .D(count0[19]),
        .Q(\count_reg_n_0_[19] ),
        .R(\count[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[1] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\count[31]_i_2_n_0 ),
        .D(count0[1]),
        .Q(\count_reg[1]_0 ),
        .R(\count[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[20] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\count[31]_i_2_n_0 ),
        .D(count0[20]),
        .Q(\count_reg_n_0_[20] ),
        .R(\count[31]_i_1_n_0 ));
  CARRY4 \count_reg[20]_i_1 
       (.CI(\count_reg[16]_i_1_n_0 ),
        .CO({\count_reg[20]_i_1_n_0 ,\count_reg[20]_i_1_n_1 ,\count_reg[20]_i_1_n_2 ,\count_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(count0[20:17]),
        .S({\count_reg_n_0_[20] ,\count_reg_n_0_[19] ,\count_reg_n_0_[18] ,\count_reg_n_0_[17] }));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[21] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\count[31]_i_2_n_0 ),
        .D(count0[21]),
        .Q(\count_reg_n_0_[21] ),
        .R(\count[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[22] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\count[31]_i_2_n_0 ),
        .D(count0[22]),
        .Q(\count_reg_n_0_[22] ),
        .R(\count[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[23] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\count[31]_i_2_n_0 ),
        .D(count0[23]),
        .Q(\count_reg_n_0_[23] ),
        .R(\count[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[24] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\count[31]_i_2_n_0 ),
        .D(count0[24]),
        .Q(\count_reg_n_0_[24] ),
        .R(\count[31]_i_1_n_0 ));
  CARRY4 \count_reg[24]_i_1 
       (.CI(\count_reg[20]_i_1_n_0 ),
        .CO({\count_reg[24]_i_1_n_0 ,\count_reg[24]_i_1_n_1 ,\count_reg[24]_i_1_n_2 ,\count_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(count0[24:21]),
        .S({\count_reg_n_0_[24] ,\count_reg_n_0_[23] ,\count_reg_n_0_[22] ,\count_reg_n_0_[21] }));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[25] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\count[31]_i_2_n_0 ),
        .D(count0[25]),
        .Q(\count_reg_n_0_[25] ),
        .R(\count[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[26] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\count[31]_i_2_n_0 ),
        .D(count0[26]),
        .Q(\count_reg_n_0_[26] ),
        .R(\count[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[27] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\count[31]_i_2_n_0 ),
        .D(count0[27]),
        .Q(\count_reg_n_0_[27] ),
        .R(\count[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[28] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\count[31]_i_2_n_0 ),
        .D(count0[28]),
        .Q(\count_reg_n_0_[28] ),
        .R(\count[31]_i_1_n_0 ));
  CARRY4 \count_reg[28]_i_1 
       (.CI(\count_reg[24]_i_1_n_0 ),
        .CO({\count_reg[28]_i_1_n_0 ,\count_reg[28]_i_1_n_1 ,\count_reg[28]_i_1_n_2 ,\count_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(count0[28:25]),
        .S({\count_reg_n_0_[28] ,\count_reg_n_0_[27] ,\count_reg_n_0_[26] ,\count_reg_n_0_[25] }));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[29] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\count[31]_i_2_n_0 ),
        .D(count0[29]),
        .Q(\count_reg_n_0_[29] ),
        .R(\count[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[2] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\count[31]_i_2_n_0 ),
        .D(count0[2]),
        .Q(\count_reg_n_0_[2] ),
        .R(\count[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[30] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\count[31]_i_2_n_0 ),
        .D(count0[30]),
        .Q(\count_reg_n_0_[30] ),
        .R(\count[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[31] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\count[31]_i_2_n_0 ),
        .D(count0[31]),
        .Q(\count_reg_n_0_[31] ),
        .R(\count[31]_i_1_n_0 ));
  CARRY4 \count_reg[31]_i_3 
       (.CI(\count_reg[28]_i_1_n_0 ),
        .CO({\NLW_count_reg[31]_i_3_CO_UNCONNECTED [3:2],\count_reg[31]_i_3_n_2 ,\count_reg[31]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_count_reg[31]_i_3_O_UNCONNECTED [3],count0[31:29]}),
        .S({1'b0,\count_reg_n_0_[31] ,\count_reg_n_0_[30] ,\count_reg_n_0_[29] }));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[3] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\count[31]_i_2_n_0 ),
        .D(count0[3]),
        .Q(\count_reg_n_0_[3] ),
        .R(\count[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[4] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\count[31]_i_2_n_0 ),
        .D(count0[4]),
        .Q(\count_reg_n_0_[4] ),
        .R(\count[31]_i_1_n_0 ));
  CARRY4 \count_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\count_reg[4]_i_1_n_0 ,\count_reg[4]_i_1_n_1 ,\count_reg[4]_i_1_n_2 ,\count_reg[4]_i_1_n_3 }),
        .CYINIT(\count_reg[0]_0 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(count0[4:1]),
        .S({\count_reg_n_0_[4] ,\count_reg_n_0_[3] ,\count_reg_n_0_[2] ,\count_reg[1]_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[5] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\count[31]_i_2_n_0 ),
        .D(count0[5]),
        .Q(\count_reg_n_0_[5] ),
        .R(\count[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[6] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\count[31]_i_2_n_0 ),
        .D(count0[6]),
        .Q(\count_reg_n_0_[6] ),
        .R(\count[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[7] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\count[31]_i_2_n_0 ),
        .D(count0[7]),
        .Q(\count_reg_n_0_[7] ),
        .R(\count[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[8] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\count[31]_i_2_n_0 ),
        .D(count0[8]),
        .Q(\count_reg_n_0_[8] ),
        .R(\count[31]_i_1_n_0 ));
  CARRY4 \count_reg[8]_i_1 
       (.CI(\count_reg[4]_i_1_n_0 ),
        .CO({\count_reg[8]_i_1_n_0 ,\count_reg[8]_i_1_n_1 ,\count_reg[8]_i_1_n_2 ,\count_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(count0[8:5]),
        .S({\count_reg_n_0_[8] ,\count_reg_n_0_[7] ,\count_reg_n_0_[6] ,\count_reg_n_0_[5] }));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[9] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\count[31]_i_2_n_0 ),
        .D(count0[9]),
        .Q(\count_reg_n_0_[9] ),
        .R(\count[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000054040000)) 
    \data_out[0]_i_2 
       (.I0(\count_reg_n_0_[2] ),
        .I1(ram_bram_dout[0]),
        .I2(hci_io_en),
        .I3(Q[0]),
        .I4(\count_reg[0]_0 ),
        .I5(\count_reg[1]_0 ),
        .O(\data_out[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000540400000000)) 
    \data_out[10]_i_2 
       (.I0(\count_reg_n_0_[2] ),
        .I1(ram_bram_dout[2]),
        .I2(hci_io_en),
        .I3(Q[2]),
        .I4(\count_reg[0]_0 ),
        .I5(\count_reg[1]_0 ),
        .O(\data_out[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000540400000000)) 
    \data_out[11]_i_2 
       (.I0(\count_reg_n_0_[2] ),
        .I1(ram_bram_dout[3]),
        .I2(hci_io_en),
        .I3(Q[3]),
        .I4(\count_reg[0]_0 ),
        .I5(\count_reg[1]_0 ),
        .O(\data_out[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000540400000000)) 
    \data_out[12]_i_2 
       (.I0(\count_reg_n_0_[2] ),
        .I1(ram_bram_dout[4]),
        .I2(hci_io_en),
        .I3(Q[4]),
        .I4(\count_reg[0]_0 ),
        .I5(\count_reg[1]_0 ),
        .O(\data_out[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000540400000000)) 
    \data_out[13]_i_2 
       (.I0(\count_reg_n_0_[2] ),
        .I1(ram_bram_dout[5]),
        .I2(hci_io_en),
        .I3(Q[5]),
        .I4(\count_reg[0]_0 ),
        .I5(\count_reg[1]_0 ),
        .O(\data_out[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000540400000000)) 
    \data_out[14]_i_2 
       (.I0(\count_reg_n_0_[2] ),
        .I1(ram_bram_dout[6]),
        .I2(hci_io_en),
        .I3(Q[6]),
        .I4(\count_reg[0]_0 ),
        .I5(\count_reg[1]_0 ),
        .O(\data_out[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000D555)) 
    \data_out[15]_i_1 
       (.I0(\status_reg[0]_0 ),
        .I1(\data_out[31]_i_3_n_0 ),
        .I2(\data_out[31]_i_4_n_0 ),
        .I3(\data_out_reg[31]_i_5_n_0 ),
        .I4(\status_reg[1]_0 ),
        .I5(rst),
        .O(\data_out[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000540400000000)) 
    \data_out[15]_i_3 
       (.I0(\count_reg_n_0_[2] ),
        .I1(ram_bram_dout[7]),
        .I2(hci_io_en),
        .I3(Q[7]),
        .I4(\count_reg[0]_0 ),
        .I5(\count_reg[1]_0 ),
        .O(\data_out[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5404000000000000)) 
    \data_out[16]_i_2 
       (.I0(\count_reg_n_0_[2] ),
        .I1(ram_bram_dout[0]),
        .I2(hci_io_en),
        .I3(Q[0]),
        .I4(\count_reg[0]_0 ),
        .I5(\count_reg[1]_0 ),
        .O(\data_out[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5404000000000000)) 
    \data_out[17]_i_2 
       (.I0(\count_reg_n_0_[2] ),
        .I1(ram_bram_dout[1]),
        .I2(hci_io_en),
        .I3(Q[1]),
        .I4(\count_reg[0]_0 ),
        .I5(\count_reg[1]_0 ),
        .O(\data_out[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5404000000000000)) 
    \data_out[18]_i_2 
       (.I0(\count_reg_n_0_[2] ),
        .I1(ram_bram_dout[2]),
        .I2(hci_io_en),
        .I3(Q[2]),
        .I4(\count_reg[0]_0 ),
        .I5(\count_reg[1]_0 ),
        .O(\data_out[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5404000000000000)) 
    \data_out[19]_i_2 
       (.I0(\count_reg_n_0_[2] ),
        .I1(ram_bram_dout[3]),
        .I2(hci_io_en),
        .I3(Q[3]),
        .I4(\count_reg[0]_0 ),
        .I5(\count_reg[1]_0 ),
        .O(\data_out[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000054040000)) 
    \data_out[1]_i_2 
       (.I0(\count_reg_n_0_[2] ),
        .I1(ram_bram_dout[1]),
        .I2(hci_io_en),
        .I3(Q[1]),
        .I4(\count_reg[0]_0 ),
        .I5(\count_reg[1]_0 ),
        .O(\data_out[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5404000000000000)) 
    \data_out[20]_i_2 
       (.I0(\count_reg_n_0_[2] ),
        .I1(ram_bram_dout[4]),
        .I2(hci_io_en),
        .I3(Q[4]),
        .I4(\count_reg[0]_0 ),
        .I5(\count_reg[1]_0 ),
        .O(\data_out[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5404000000000000)) 
    \data_out[21]_i_2 
       (.I0(\count_reg_n_0_[2] ),
        .I1(ram_bram_dout[5]),
        .I2(hci_io_en),
        .I3(Q[5]),
        .I4(\count_reg[0]_0 ),
        .I5(\count_reg[1]_0 ),
        .O(\data_out[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5404000000000000)) 
    \data_out[22]_i_2 
       (.I0(\count_reg_n_0_[2] ),
        .I1(ram_bram_dout[6]),
        .I2(hci_io_en),
        .I3(Q[6]),
        .I4(\count_reg[0]_0 ),
        .I5(\count_reg[1]_0 ),
        .O(\data_out[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000005D55)) 
    \data_out[23]_i_1 
       (.I0(\status_reg[0]_0 ),
        .I1(\data_out[23]_i_3_n_0 ),
        .I2(\data_out[31]_i_4_n_0 ),
        .I3(\data_out_reg[31]_i_5_n_0 ),
        .I4(\status_reg[1]_0 ),
        .I5(rst),
        .O(\data_out[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \data_out[23]_i_3 
       (.I0(\count_reg_n_0_[2] ),
        .I1(\count_reg[0]_0 ),
        .O(\data_out[23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5404000000000000)) 
    \data_out[23]_i_4 
       (.I0(\count_reg_n_0_[2] ),
        .I1(ram_bram_dout[7]),
        .I2(hci_io_en),
        .I3(Q[7]),
        .I4(\count_reg[0]_0 ),
        .I5(\count_reg[1]_0 ),
        .O(\data_out[23]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000A808)) 
    \data_out[24]_i_2 
       (.I0(\count_reg_n_0_[2] ),
        .I1(ram_bram_dout[0]),
        .I2(hci_io_en),
        .I3(Q[0]),
        .I4(\count_reg[0]_0 ),
        .I5(\count_reg[1]_0 ),
        .O(\data_out[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000A808)) 
    \data_out[25]_i_2 
       (.I0(\count_reg_n_0_[2] ),
        .I1(ram_bram_dout[1]),
        .I2(hci_io_en),
        .I3(Q[1]),
        .I4(\count_reg[0]_0 ),
        .I5(\count_reg[1]_0 ),
        .O(\data_out[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000A808)) 
    \data_out[26]_i_2 
       (.I0(\count_reg_n_0_[2] ),
        .I1(ram_bram_dout[2]),
        .I2(hci_io_en),
        .I3(Q[2]),
        .I4(\count_reg[0]_0 ),
        .I5(\count_reg[1]_0 ),
        .O(\data_out[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000A808)) 
    \data_out[27]_i_2 
       (.I0(\count_reg_n_0_[2] ),
        .I1(ram_bram_dout[3]),
        .I2(hci_io_en),
        .I3(Q[3]),
        .I4(\count_reg[0]_0 ),
        .I5(\count_reg[1]_0 ),
        .O(\data_out[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000A808)) 
    \data_out[28]_i_2 
       (.I0(\count_reg_n_0_[2] ),
        .I1(ram_bram_dout[4]),
        .I2(hci_io_en),
        .I3(Q[4]),
        .I4(\count_reg[0]_0 ),
        .I5(\count_reg[1]_0 ),
        .O(\data_out[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000A808)) 
    \data_out[29]_i_2 
       (.I0(\count_reg_n_0_[2] ),
        .I1(ram_bram_dout[5]),
        .I2(hci_io_en),
        .I3(Q[5]),
        .I4(\count_reg[0]_0 ),
        .I5(\count_reg[1]_0 ),
        .O(\data_out[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000054040000)) 
    \data_out[2]_i_2 
       (.I0(\count_reg_n_0_[2] ),
        .I1(ram_bram_dout[2]),
        .I2(hci_io_en),
        .I3(Q[2]),
        .I4(\count_reg[0]_0 ),
        .I5(\count_reg[1]_0 ),
        .O(\data_out[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000A808)) 
    \data_out[30]_i_2 
       (.I0(\count_reg_n_0_[2] ),
        .I1(ram_bram_dout[6]),
        .I2(hci_io_en),
        .I3(Q[6]),
        .I4(\count_reg[0]_0 ),
        .I5(\count_reg[1]_0 ),
        .O(\data_out[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000005D55)) 
    \data_out[31]_i_1 
       (.I0(\status_reg[0]_0 ),
        .I1(\data_out[31]_i_3_n_0 ),
        .I2(\data_out[31]_i_4_n_0 ),
        .I3(\data_out_reg[31]_i_5_n_0 ),
        .I4(\status_reg[1]_0 ),
        .I5(rst),
        .O(\data_out[31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \data_out[31]_i_10 
       (.I0(\count_reg_n_0_[28] ),
        .I1(\count_reg_n_0_[29] ),
        .O(\data_out[31]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \data_out[31]_i_11 
       (.I0(\count_reg_n_0_[26] ),
        .I1(\count_reg_n_0_[27] ),
        .O(\data_out[31]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \data_out[31]_i_12 
       (.I0(\count_reg_n_0_[24] ),
        .I1(\count_reg_n_0_[25] ),
        .O(\data_out[31]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \data_out[31]_i_13 
       (.I0(\count_reg_n_0_[30] ),
        .I1(\count_reg_n_0_[31] ),
        .O(\data_out[31]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \data_out[31]_i_14 
       (.I0(\count_reg_n_0_[28] ),
        .I1(\count_reg_n_0_[29] ),
        .O(\data_out[31]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \data_out[31]_i_15 
       (.I0(\count_reg_n_0_[26] ),
        .I1(\count_reg_n_0_[27] ),
        .O(\data_out[31]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \data_out[31]_i_16 
       (.I0(\count_reg_n_0_[24] ),
        .I1(\count_reg_n_0_[25] ),
        .O(\data_out[31]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \data_out[31]_i_21 
       (.I0(\count_reg_n_0_[22] ),
        .I1(\count_reg_n_0_[23] ),
        .O(\data_out[31]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \data_out[31]_i_22 
       (.I0(\count_reg_n_0_[20] ),
        .I1(\count_reg_n_0_[21] ),
        .O(\data_out[31]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \data_out[31]_i_23 
       (.I0(\count_reg_n_0_[18] ),
        .I1(\count_reg_n_0_[19] ),
        .O(\data_out[31]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \data_out[31]_i_24 
       (.I0(\count_reg_n_0_[16] ),
        .I1(\count_reg_n_0_[17] ),
        .O(\data_out[31]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \data_out[31]_i_25 
       (.I0(\count_reg_n_0_[22] ),
        .I1(\count_reg_n_0_[23] ),
        .O(\data_out[31]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \data_out[31]_i_26 
       (.I0(\count_reg_n_0_[20] ),
        .I1(\count_reg_n_0_[21] ),
        .O(\data_out[31]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \data_out[31]_i_27 
       (.I0(\count_reg_n_0_[18] ),
        .I1(\count_reg_n_0_[19] ),
        .O(\data_out[31]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \data_out[31]_i_28 
       (.I0(\count_reg_n_0_[16] ),
        .I1(\count_reg_n_0_[17] ),
        .O(\data_out[31]_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \data_out[31]_i_3 
       (.I0(\count_reg_n_0_[2] ),
        .I1(\count_reg[1]_0 ),
        .I2(\count_reg[0]_0 ),
        .O(\data_out[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \data_out[31]_i_32 
       (.I0(\count_reg_n_0_[14] ),
        .I1(\count_reg_n_0_[15] ),
        .O(\data_out[31]_i_32_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \data_out[31]_i_33 
       (.I0(\count_reg_n_0_[12] ),
        .I1(\count_reg_n_0_[13] ),
        .O(\data_out[31]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \data_out[31]_i_34 
       (.I0(\count_reg_n_0_[10] ),
        .I1(\count_reg_n_0_[11] ),
        .O(\data_out[31]_i_34_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \data_out[31]_i_35 
       (.I0(\count_reg_n_0_[8] ),
        .I1(\count_reg_n_0_[9] ),
        .O(\data_out[31]_i_35_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \data_out[31]_i_36 
       (.I0(\count_reg_n_0_[14] ),
        .I1(\count_reg_n_0_[15] ),
        .O(\data_out[31]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \data_out[31]_i_37 
       (.I0(\count_reg_n_0_[12] ),
        .I1(\count_reg_n_0_[13] ),
        .O(\data_out[31]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \data_out[31]_i_38 
       (.I0(\count_reg_n_0_[10] ),
        .I1(\count_reg_n_0_[11] ),
        .O(\data_out[31]_i_38_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \data_out[31]_i_39 
       (.I0(\count_reg_n_0_[8] ),
        .I1(\count_reg_n_0_[9] ),
        .O(\data_out[31]_i_39_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \data_out[31]_i_4 
       (.I0(\count_reg[1]_0 ),
        .I1(\count_reg[0]_0 ),
        .O(\data_out[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \data_out[31]_i_44 
       (.I0(\count_reg_n_0_[6] ),
        .I1(\count_reg_n_0_[7] ),
        .O(\data_out[31]_i_44_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \data_out[31]_i_45 
       (.I0(\count_reg_n_0_[4] ),
        .I1(\count_reg_n_0_[5] ),
        .O(\data_out[31]_i_45_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \data_out[31]_i_46 
       (.I0(\count_reg_n_0_[2] ),
        .I1(\count_reg_n_0_[3] ),
        .O(\data_out[31]_i_46_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \data_out[31]_i_47 
       (.I0(\count_reg_n_0_[6] ),
        .I1(\count_reg_n_0_[7] ),
        .O(\data_out[31]_i_47_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \data_out[31]_i_48 
       (.I0(\count_reg_n_0_[4] ),
        .I1(\count_reg_n_0_[5] ),
        .O(\data_out[31]_i_48_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \data_out[31]_i_49 
       (.I0(\count_reg_n_0_[2] ),
        .I1(\count_reg_n_0_[3] ),
        .O(\data_out[31]_i_49_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \data_out[31]_i_50 
       (.I0(\count_reg[0]_0 ),
        .I1(\count_reg[1]_0 ),
        .O(\data_out[31]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000A808)) 
    \data_out[31]_i_6 
       (.I0(\count_reg_n_0_[2] ),
        .I1(ram_bram_dout[7]),
        .I2(hci_io_en),
        .I3(Q[7]),
        .I4(\count_reg[0]_0 ),
        .I5(\count_reg[1]_0 ),
        .O(\data_out[31]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \data_out[31]_i_9 
       (.I0(\count_reg_n_0_[30] ),
        .I1(\count_reg_n_0_[31] ),
        .O(\data_out[31]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0000000054040000)) 
    \data_out[3]_i_2 
       (.I0(\count_reg_n_0_[2] ),
        .I1(ram_bram_dout[3]),
        .I2(hci_io_en),
        .I3(Q[3]),
        .I4(\count_reg[0]_0 ),
        .I5(\count_reg[1]_0 ),
        .O(\data_out[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000054040000)) 
    \data_out[4]_i_2 
       (.I0(\count_reg_n_0_[2] ),
        .I1(ram_bram_dout[4]),
        .I2(hci_io_en),
        .I3(Q[4]),
        .I4(\count_reg[0]_0 ),
        .I5(\count_reg[1]_0 ),
        .O(\data_out[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000054040000)) 
    \data_out[5]_i_2 
       (.I0(\count_reg_n_0_[2] ),
        .I1(ram_bram_dout[5]),
        .I2(hci_io_en),
        .I3(Q[5]),
        .I4(\count_reg[0]_0 ),
        .I5(\count_reg[1]_0 ),
        .O(\data_out[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000054040000)) 
    \data_out[6]_i_2 
       (.I0(\count_reg_n_0_[2] ),
        .I1(ram_bram_dout[6]),
        .I2(hci_io_en),
        .I3(Q[6]),
        .I4(\count_reg[0]_0 ),
        .I5(\count_reg[1]_0 ),
        .O(\data_out[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000D555)) 
    \data_out[7]_i_1 
       (.I0(\status_reg[0]_0 ),
        .I1(\data_out[23]_i_3_n_0 ),
        .I2(\data_out[31]_i_4_n_0 ),
        .I3(\data_out_reg[31]_i_5_n_0 ),
        .I4(\status_reg[1]_0 ),
        .I5(rst),
        .O(\data_out[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000054040000)) 
    \data_out[7]_i_3 
       (.I0(\count_reg_n_0_[2] ),
        .I1(ram_bram_dout[7]),
        .I2(hci_io_en),
        .I3(Q[7]),
        .I4(\count_reg[0]_0 ),
        .I5(\count_reg[1]_0 ),
        .O(\data_out[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000540400000000)) 
    \data_out[8]_i_2 
       (.I0(\count_reg_n_0_[2] ),
        .I1(ram_bram_dout[0]),
        .I2(hci_io_en),
        .I3(Q[0]),
        .I4(\count_reg[0]_0 ),
        .I5(\count_reg[1]_0 ),
        .O(\data_out[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000540400000000)) 
    \data_out[9]_i_2 
       (.I0(\count_reg_n_0_[2] ),
        .I1(ram_bram_dout[1]),
        .I2(hci_io_en),
        .I3(Q[1]),
        .I4(\count_reg[0]_0 ),
        .I5(\count_reg[1]_0 ),
        .O(\data_out[9]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[0] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\data_out[7]_i_1_n_0 ),
        .D(p_1_in_0[0]),
        .Q(\data_out_reg[31]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[10] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\data_out[15]_i_1_n_0 ),
        .D(p_1_in_0[10]),
        .Q(\data_out_reg[31]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[11] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\data_out[15]_i_1_n_0 ),
        .D(p_1_in_0[11]),
        .Q(\data_out_reg[31]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[12] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\data_out[15]_i_1_n_0 ),
        .D(p_1_in_0[12]),
        .Q(\data_out_reg[31]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[13] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\data_out[15]_i_1_n_0 ),
        .D(p_1_in_0[13]),
        .Q(\data_out_reg[31]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[14] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\data_out[15]_i_1_n_0 ),
        .D(p_1_in_0[14]),
        .Q(\data_out_reg[31]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[15] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\data_out[15]_i_1_n_0 ),
        .D(p_1_in_0[15]),
        .Q(\data_out_reg[31]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[16] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\data_out[23]_i_1_n_0 ),
        .D(p_1_in_0[16]),
        .Q(\data_out_reg[31]_0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[17] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\data_out[23]_i_1_n_0 ),
        .D(p_1_in_0[17]),
        .Q(\data_out_reg[31]_0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[18] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\data_out[23]_i_1_n_0 ),
        .D(p_1_in_0[18]),
        .Q(\data_out_reg[31]_0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[19] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\data_out[23]_i_1_n_0 ),
        .D(p_1_in_0[19]),
        .Q(\data_out_reg[31]_0 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[1] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\data_out[7]_i_1_n_0 ),
        .D(p_1_in_0[1]),
        .Q(\data_out_reg[31]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[20] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\data_out[23]_i_1_n_0 ),
        .D(p_1_in_0[20]),
        .Q(\data_out_reg[31]_0 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[21] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\data_out[23]_i_1_n_0 ),
        .D(p_1_in_0[21]),
        .Q(\data_out_reg[31]_0 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[22] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\data_out[23]_i_1_n_0 ),
        .D(p_1_in_0[22]),
        .Q(\data_out_reg[31]_0 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[23] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\data_out[23]_i_1_n_0 ),
        .D(p_1_in_0[23]),
        .Q(\data_out_reg[31]_0 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[24] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\data_out[31]_i_1_n_0 ),
        .D(p_1_in_0[24]),
        .Q(\data_out_reg[31]_0 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[25] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\data_out[31]_i_1_n_0 ),
        .D(p_1_in_0[25]),
        .Q(\data_out_reg[31]_0 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[26] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\data_out[31]_i_1_n_0 ),
        .D(p_1_in_0[26]),
        .Q(\data_out_reg[31]_0 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[27] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\data_out[31]_i_1_n_0 ),
        .D(p_1_in_0[27]),
        .Q(\data_out_reg[31]_0 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[28] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\data_out[31]_i_1_n_0 ),
        .D(p_1_in_0[28]),
        .Q(\data_out_reg[31]_0 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[29] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\data_out[31]_i_1_n_0 ),
        .D(p_1_in_0[29]),
        .Q(\data_out_reg[31]_0 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[2] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\data_out[7]_i_1_n_0 ),
        .D(p_1_in_0[2]),
        .Q(\data_out_reg[31]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[30] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\data_out[31]_i_1_n_0 ),
        .D(p_1_in_0[30]),
        .Q(\data_out_reg[31]_0 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[31] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\data_out[31]_i_1_n_0 ),
        .D(p_1_in_0[31]),
        .Q(\data_out_reg[31]_0 [31]),
        .R(1'b0));
  CARRY4 \data_out_reg[31]_i_20 
       (.CI(\data_out_reg[31]_i_31_n_0 ),
        .CO({\data_out_reg[31]_i_20_n_0 ,\data_out_reg[31]_i_20_n_1 ,\data_out_reg[31]_i_20_n_2 ,\data_out_reg[31]_i_20_n_3 }),
        .CYINIT(1'b0),
        .DI({\data_out[31]_i_32_n_0 ,\data_out[31]_i_33_n_0 ,\data_out[31]_i_34_n_0 ,\data_out[31]_i_35_n_0 }),
        .O(\NLW_data_out_reg[31]_i_20_O_UNCONNECTED [3:0]),
        .S({\data_out[31]_i_36_n_0 ,\data_out[31]_i_37_n_0 ,\data_out[31]_i_38_n_0 ,\data_out[31]_i_39_n_0 }));
  CARRY4 \data_out_reg[31]_i_31 
       (.CI(1'b0),
        .CO({\data_out_reg[31]_i_31_n_0 ,\data_out_reg[31]_i_31_n_1 ,\data_out_reg[31]_i_31_n_2 ,\data_out_reg[31]_i_31_n_3 }),
        .CYINIT(1'b1),
        .DI({\data_out[31]_i_44_n_0 ,\data_out[31]_i_45_n_0 ,\data_out[31]_i_46_n_0 ,\count_reg[1]_0 }),
        .O(\NLW_data_out_reg[31]_i_31_O_UNCONNECTED [3:0]),
        .S({\data_out[31]_i_47_n_0 ,\data_out[31]_i_48_n_0 ,\data_out[31]_i_49_n_0 ,\data_out[31]_i_50_n_0 }));
  CARRY4 \data_out_reg[31]_i_5 
       (.CI(\data_out_reg[31]_i_8_n_0 ),
        .CO({\data_out_reg[31]_i_5_n_0 ,\data_out_reg[31]_i_5_n_1 ,\data_out_reg[31]_i_5_n_2 ,\data_out_reg[31]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({\data_out[31]_i_9_n_0 ,\data_out[31]_i_10_n_0 ,\data_out[31]_i_11_n_0 ,\data_out[31]_i_12_n_0 }),
        .O(\NLW_data_out_reg[31]_i_5_O_UNCONNECTED [3:0]),
        .S({\data_out[31]_i_13_n_0 ,\data_out[31]_i_14_n_0 ,\data_out[31]_i_15_n_0 ,\data_out[31]_i_16_n_0 }));
  CARRY4 \data_out_reg[31]_i_8 
       (.CI(\data_out_reg[31]_i_20_n_0 ),
        .CO({\data_out_reg[31]_i_8_n_0 ,\data_out_reg[31]_i_8_n_1 ,\data_out_reg[31]_i_8_n_2 ,\data_out_reg[31]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({\data_out[31]_i_21_n_0 ,\data_out[31]_i_22_n_0 ,\data_out[31]_i_23_n_0 ,\data_out[31]_i_24_n_0 }),
        .O(\NLW_data_out_reg[31]_i_8_O_UNCONNECTED [3:0]),
        .S({\data_out[31]_i_25_n_0 ,\data_out[31]_i_26_n_0 ,\data_out[31]_i_27_n_0 ,\data_out[31]_i_28_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[3] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\data_out[7]_i_1_n_0 ),
        .D(p_1_in_0[3]),
        .Q(\data_out_reg[31]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[4] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\data_out[7]_i_1_n_0 ),
        .D(p_1_in_0[4]),
        .Q(\data_out_reg[31]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[5] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\data_out[7]_i_1_n_0 ),
        .D(p_1_in_0[5]),
        .Q(\data_out_reg[31]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[6] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\data_out[7]_i_1_n_0 ),
        .D(p_1_in_0[6]),
        .Q(\data_out_reg[31]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[7] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\data_out[7]_i_1_n_0 ),
        .D(p_1_in_0[7]),
        .Q(\data_out_reg[31]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[8] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\data_out[15]_i_1_n_0 ),
        .D(p_1_in_0[8]),
        .Q(\data_out_reg[31]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[9] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\data_out[15]_i_1_n_0 ),
        .D(p_1_in_0[9]),
        .Q(\data_out_reg[31]_0 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h000D)) 
    \data_to_mem[7]_i_1 
       (.I0(\status[1]_i_2_n_0 ),
        .I1(\status_reg[1]_0 ),
        .I2(\status_reg[0]_0 ),
        .I3(rst),
        .O(\data_to_mem[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_to_mem_reg[0] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\data_to_mem[7]_i_1_n_0 ),
        .D(\data_to_mem_reg[7]_0 [0]),
        .Q(mem_dout[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_to_mem_reg[1] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\data_to_mem[7]_i_1_n_0 ),
        .D(\data_to_mem_reg[7]_0 [1]),
        .Q(mem_dout[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_to_mem_reg[2] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\data_to_mem[7]_i_1_n_0 ),
        .D(\data_to_mem_reg[7]_0 [2]),
        .Q(mem_dout[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_to_mem_reg[3] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\data_to_mem[7]_i_1_n_0 ),
        .D(\data_to_mem_reg[7]_0 [3]),
        .Q(mem_dout[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_to_mem_reg[4] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\data_to_mem[7]_i_1_n_0 ),
        .D(\data_to_mem_reg[7]_0 [4]),
        .Q(mem_dout[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_to_mem_reg[5] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\data_to_mem[7]_i_1_n_0 ),
        .D(\data_to_mem_reg[7]_0 [5]),
        .Q(mem_dout[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_to_mem_reg[6] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\data_to_mem[7]_i_1_n_0 ),
        .D(\data_to_mem_reg[7]_0 [6]),
        .Q(mem_dout[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_to_mem_reg[7] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\data_to_mem[7]_i_1_n_0 ),
        .D(\data_to_mem_reg[7]_0 [7]),
        .Q(mem_dout[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT5 #(
    .INIT(32'h04555455)) 
    \ex_jmp_addr[31]_i_1 
       (.I0(\ex_jmp_addr_reg[1]_0 ),
        .I1(status_mem[1]),
        .I2(status_mem[0]),
        .I3(\ex_jmp_addr_reg[1] ),
        .I4(_stallreq),
        .O(\status_mem_reg[1]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ex_pc[31]_i_1 
       (.I0(p_1_in),
        .I1(flush_id),
        .O(rst_reg));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT5 #(
    .INIT(32'hFFFFBA8A)) 
    \id_inst[0]_i_1 
       (.I0(_inst[0]),
        .I1(status_if[0]),
        .I2(status_if[1]),
        .I3(\data_out_reg[31]_0 [0]),
        .I4(flush_if),
        .O(\_inst_reg[31] [0]));
  LUT5 #(
    .INIT(32'h0A0A0C0A)) 
    \id_inst[10]_i_1 
       (.I0(_inst[10]),
        .I1(\data_out_reg[31]_0 [10]),
        .I2(flush_if),
        .I3(status_if[1]),
        .I4(status_if[0]),
        .O(\_inst_reg[31] [10]));
  LUT5 #(
    .INIT(32'h0A0A0C0A)) 
    \id_inst[11]_i_1 
       (.I0(_inst[11]),
        .I1(\data_out_reg[31]_0 [11]),
        .I2(flush_if),
        .I3(status_if[1]),
        .I4(status_if[0]),
        .O(\_inst_reg[31] [11]));
  LUT5 #(
    .INIT(32'h0A0A0C0A)) 
    \id_inst[12]_i_1 
       (.I0(_inst[12]),
        .I1(\data_out_reg[31]_0 [12]),
        .I2(flush_if),
        .I3(status_if[1]),
        .I4(status_if[0]),
        .O(\_inst_reg[31] [12]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT5 #(
    .INIT(32'h0A0A0C0A)) 
    \id_inst[13]_i_1 
       (.I0(_inst[13]),
        .I1(\data_out_reg[31]_0 [13]),
        .I2(flush_if),
        .I3(status_if[1]),
        .I4(status_if[0]),
        .O(\_inst_reg[31] [13]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT5 #(
    .INIT(32'h0A0A0C0A)) 
    \id_inst[14]_i_1 
       (.I0(_inst[14]),
        .I1(\data_out_reg[31]_0 [14]),
        .I2(flush_if),
        .I3(status_if[1]),
        .I4(status_if[0]),
        .O(\_inst_reg[31] [14]));
  LUT5 #(
    .INIT(32'h0A0A0C0A)) 
    \id_inst[15]_i_1 
       (.I0(_inst[15]),
        .I1(\data_out_reg[31]_0 [15]),
        .I2(flush_if),
        .I3(status_if[1]),
        .I4(status_if[0]),
        .O(\_inst_reg[31] [15]));
  LUT5 #(
    .INIT(32'h0A0A0C0A)) 
    \id_inst[16]_i_1 
       (.I0(_inst[16]),
        .I1(\data_out_reg[31]_0 [16]),
        .I2(flush_if),
        .I3(status_if[1]),
        .I4(status_if[0]),
        .O(\_inst_reg[31] [16]));
  LUT5 #(
    .INIT(32'h0A0A0C0A)) 
    \id_inst[17]_i_1 
       (.I0(_inst[17]),
        .I1(\data_out_reg[31]_0 [17]),
        .I2(flush_if),
        .I3(status_if[1]),
        .I4(status_if[0]),
        .O(\_inst_reg[31] [17]));
  LUT5 #(
    .INIT(32'h0A0A0C0A)) 
    \id_inst[18]_i_1 
       (.I0(_inst[18]),
        .I1(\data_out_reg[31]_0 [18]),
        .I2(flush_if),
        .I3(status_if[1]),
        .I4(status_if[0]),
        .O(\_inst_reg[31] [18]));
  LUT5 #(
    .INIT(32'h0A0A0C0A)) 
    \id_inst[19]_i_1 
       (.I0(_inst[19]),
        .I1(\data_out_reg[31]_0 [19]),
        .I2(flush_if),
        .I3(status_if[1]),
        .I4(status_if[0]),
        .O(\_inst_reg[31] [19]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT5 #(
    .INIT(32'h55450040)) 
    \id_inst[1]_i_1 
       (.I0(flush_if),
        .I1(\data_out_reg[31]_0 [1]),
        .I2(status_if[1]),
        .I3(status_if[0]),
        .I4(_inst[1]),
        .O(\_inst_reg[31] [1]));
  LUT5 #(
    .INIT(32'h0A0A0C0A)) 
    \id_inst[20]_i_1 
       (.I0(_inst[20]),
        .I1(\data_out_reg[31]_0 [20]),
        .I2(flush_if),
        .I3(status_if[1]),
        .I4(status_if[0]),
        .O(\_inst_reg[31] [20]));
  LUT5 #(
    .INIT(32'h0A0A0C0A)) 
    \id_inst[21]_i_1 
       (.I0(_inst[21]),
        .I1(\data_out_reg[31]_0 [21]),
        .I2(flush_if),
        .I3(status_if[1]),
        .I4(status_if[0]),
        .O(\_inst_reg[31] [21]));
  LUT5 #(
    .INIT(32'h0A0A0C0A)) 
    \id_inst[22]_i_1 
       (.I0(_inst[22]),
        .I1(\data_out_reg[31]_0 [22]),
        .I2(flush_if),
        .I3(status_if[1]),
        .I4(status_if[0]),
        .O(\_inst_reg[31] [22]));
  LUT5 #(
    .INIT(32'h0A0A0C0A)) 
    \id_inst[23]_i_1 
       (.I0(_inst[23]),
        .I1(\data_out_reg[31]_0 [23]),
        .I2(flush_if),
        .I3(status_if[1]),
        .I4(status_if[0]),
        .O(\_inst_reg[31] [23]));
  LUT5 #(
    .INIT(32'h0A0A0C0A)) 
    \id_inst[24]_i_1 
       (.I0(_inst[24]),
        .I1(\data_out_reg[31]_0 [24]),
        .I2(flush_if),
        .I3(status_if[1]),
        .I4(status_if[0]),
        .O(\_inst_reg[31] [24]));
  LUT5 #(
    .INIT(32'h0A0A0C0A)) 
    \id_inst[25]_i_1 
       (.I0(_inst[25]),
        .I1(\data_out_reg[31]_0 [25]),
        .I2(flush_if),
        .I3(status_if[1]),
        .I4(status_if[0]),
        .O(\_inst_reg[31] [25]));
  LUT5 #(
    .INIT(32'h0A0A0C0A)) 
    \id_inst[26]_i_1 
       (.I0(_inst[26]),
        .I1(\data_out_reg[31]_0 [26]),
        .I2(flush_if),
        .I3(status_if[1]),
        .I4(status_if[0]),
        .O(\_inst_reg[31] [26]));
  LUT5 #(
    .INIT(32'h0A0A0C0A)) 
    \id_inst[27]_i_1 
       (.I0(_inst[27]),
        .I1(\data_out_reg[31]_0 [27]),
        .I2(flush_if),
        .I3(status_if[1]),
        .I4(status_if[0]),
        .O(\_inst_reg[31] [27]));
  LUT5 #(
    .INIT(32'h0A0A0C0A)) 
    \id_inst[28]_i_1 
       (.I0(_inst[28]),
        .I1(\data_out_reg[31]_0 [28]),
        .I2(flush_if),
        .I3(status_if[1]),
        .I4(status_if[0]),
        .O(\_inst_reg[31] [28]));
  LUT5 #(
    .INIT(32'h0A0A0C0A)) 
    \id_inst[29]_i_1 
       (.I0(_inst[29]),
        .I1(\data_out_reg[31]_0 [29]),
        .I2(flush_if),
        .I3(status_if[1]),
        .I4(status_if[0]),
        .O(\_inst_reg[31] [29]));
  LUT5 #(
    .INIT(32'h0000FB08)) 
    \id_inst[2]_i_1 
       (.I0(\data_out_reg[31]_0 [2]),
        .I1(status_if[1]),
        .I2(status_if[0]),
        .I3(_inst[2]),
        .I4(flush_if),
        .O(\_inst_reg[31] [2]));
  LUT5 #(
    .INIT(32'h0A0A0C0A)) 
    \id_inst[30]_i_1 
       (.I0(_inst[30]),
        .I1(\data_out_reg[31]_0 [30]),
        .I2(flush_if),
        .I3(status_if[1]),
        .I4(status_if[0]),
        .O(\_inst_reg[31] [30]));
  LUT6 #(
    .INIT(64'hFFFFFFFF7F730000)) 
    \id_inst[31]_i_1 
       (.I0(_stallreq),
        .I1(\ex_jmp_addr_reg[1] ),
        .I2(status_mem[0]),
        .I3(status_mem[1]),
        .I4(stall),
        .I5(rst),
        .O(_stallreq_reg));
  LUT5 #(
    .INIT(32'h0A0A0C0A)) 
    \id_inst[31]_i_2 
       (.I0(_inst[31]),
        .I1(\data_out_reg[31]_0 [31]),
        .I2(flush_if),
        .I3(status_if[1]),
        .I4(status_if[0]),
        .O(\_inst_reg[31] [31]));
  LUT5 #(
    .INIT(32'h0000FB08)) 
    \id_inst[3]_i_1 
       (.I0(\data_out_reg[31]_0 [3]),
        .I1(status_if[1]),
        .I2(status_if[0]),
        .I3(_inst[3]),
        .I4(flush_if),
        .O(\_inst_reg[31] [3]));
  LUT5 #(
    .INIT(32'h0000FB08)) 
    \id_inst[4]_i_1 
       (.I0(\data_out_reg[31]_0 [4]),
        .I1(status_if[1]),
        .I2(status_if[0]),
        .I3(_inst[4]),
        .I4(flush_if),
        .O(\_inst_reg[31] [4]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT5 #(
    .INIT(32'h55450040)) 
    \id_inst[5]_i_1 
       (.I0(flush_if),
        .I1(\data_out_reg[31]_0 [5]),
        .I2(status_if[1]),
        .I3(status_if[0]),
        .I4(_inst[5]),
        .O(\_inst_reg[31] [5]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT5 #(
    .INIT(32'h55450040)) 
    \id_inst[6]_i_1 
       (.I0(flush_if),
        .I1(\data_out_reg[31]_0 [6]),
        .I2(status_if[1]),
        .I3(status_if[0]),
        .I4(_inst[6]),
        .O(\_inst_reg[31] [6]));
  LUT5 #(
    .INIT(32'h0A0A0C0A)) 
    \id_inst[7]_i_1 
       (.I0(_inst[7]),
        .I1(\data_out_reg[31]_0 [7]),
        .I2(flush_if),
        .I3(status_if[1]),
        .I4(status_if[0]),
        .O(\_inst_reg[31] [7]));
  LUT5 #(
    .INIT(32'h0A0A0C0A)) 
    \id_inst[8]_i_1 
       (.I0(_inst[8]),
        .I1(\data_out_reg[31]_0 [8]),
        .I2(flush_if),
        .I3(status_if[1]),
        .I4(status_if[0]),
        .O(\_inst_reg[31] [8]));
  LUT5 #(
    .INIT(32'h0A0A0C0A)) 
    \id_inst[9]_i_1 
       (.I0(_inst[9]),
        .I1(\data_out_reg[31]_0 [9]),
        .I2(flush_if),
        .I3(status_if[1]),
        .I4(status_if[0]),
        .O(\_inst_reg[31] [9]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT5 #(
    .INIT(32'hAEFFFEFF)) 
    \mem_rd_addr[4]_i_1 
       (.I0(rst),
        .I1(status_mem[1]),
        .I2(status_mem[0]),
        .I3(\ex_jmp_addr_reg[1] ),
        .I4(_stallreq),
        .O(p_1_in));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \npc[31]_i_1 
       (.I0(jmp_enable),
        .I1(pc1__0),
        .I2(stall),
        .O(E));
  LUT6 #(
    .INIT(64'hB830880000000000)) 
    \npc[31]_i_10 
       (.I0(_inst[5]),
        .I1(\npc[31]_i_12_n_0 ),
        .I2(\data_out_reg[31]_0 [5]),
        .I3(_inst[6]),
        .I4(\data_out_reg[31]_0 [6]),
        .I5(\_inst_reg[0] ),
        .O(\npc[31]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \npc[31]_i_12 
       (.I0(status_if[0]),
        .I1(status_if[1]),
        .O(\npc[31]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \npc[31]_i_3 
       (.I0(if_inst),
        .I1(\npc[31]_i_9_n_0 ),
        .I2(assigned_reg_0),
        .I3(rst),
        .I4(\_inst_reg[1] ),
        .I5(\npc[31]_i_10_n_0 ),
        .O(pc1__0));
  LUT6 #(
    .INIT(64'h0D0D0100FFFFFFFF)) 
    \npc[31]_i_4 
       (.I0(status_if[1]),
        .I1(status_if[0]),
        .I2(rst),
        .I3(enable_pc),
        .I4(_stallreq_0),
        .I5(p_1_in),
        .O(stall));
  LUT5 #(
    .INIT(32'h0000BA8A)) 
    \npc[31]_i_8 
       (.I0(_inst[4]),
        .I1(status_if[0]),
        .I2(status_if[1]),
        .I3(\data_out_reg[31]_0 [4]),
        .I4(rst),
        .O(if_inst));
  LUT6 #(
    .INIT(64'hFCFCFAF5F3F3FAF5)) 
    \npc[31]_i_9 
       (.I0(\data_out_reg[31]_0 [3]),
        .I1(_inst[3]),
        .I2(rst),
        .I3(\data_out_reg[31]_0 [2]),
        .I4(\npc[31]_i_12_n_0 ),
        .I5(_inst[2]),
        .O(\npc[31]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAFC0C5555FC0C)) 
    \npc[4]_i_5 
       (.I0(stall),
        .I1(O),
        .I2(pc1__0),
        .I3(npc),
        .I4(jmp_enable),
        .I5(\npc_reg[4] ),
        .O(S));
  LUT6 #(
    .INIT(64'hAA22AAAAAA22AA02)) 
    \pc[31]_i_1 
       (.I0(p_1_in),
        .I1(_stallreq_0),
        .I2(enable_pc),
        .I3(rst),
        .I4(status_if[0]),
        .I5(status_if[1]),
        .O(_stallreq_reg_0));
  LUT6 #(
    .INIT(64'h3732323232323232)) 
    \q[0]_i_1 
       (.I0(\status_reg[1]_0 ),
        .I1(\q_reg_n_0_[0] ),
        .I2(\status_reg[0]_0 ),
        .I3(\q_reg[3]_0 ),
        .I4(\q_reg[0]_1 ),
        .I5(\ex_jmp_addr_reg[1] ),
        .O(p_0_in[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \q[12]_i_2 
       (.I0(\q_reg_n_0_[12] ),
        .O(\q[12]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \q[12]_i_3 
       (.I0(\q_reg_n_0_[11] ),
        .O(\q[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \q[12]_i_4 
       (.I0(\q_reg_n_0_[10] ),
        .O(\q[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \q[12]_i_5 
       (.I0(\q_reg_n_0_[9] ),
        .O(\q[12]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \q[16]_i_2 
       (.I0(\q_reg_n_0_[16] ),
        .O(\q[16]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \q[16]_i_3 
       (.I0(\q_reg_n_0_[15] ),
        .O(\q[16]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \q[16]_i_4 
       (.I0(\q_reg_n_0_[14] ),
        .O(\q[16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \q[16]_i_5 
       (.I0(\q_reg_n_0_[13] ),
        .O(\q[16]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \q[20]_i_2 
       (.I0(\q_reg_n_0_[20] ),
        .O(\q[20]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \q[20]_i_3 
       (.I0(\q_reg_n_0_[19] ),
        .O(\q[20]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \q[20]_i_4 
       (.I0(\q_reg_n_0_[18] ),
        .O(\q[20]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \q[20]_i_5 
       (.I0(\q_reg_n_0_[17] ),
        .O(\q[20]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \q[24]_i_2 
       (.I0(\q_reg_n_0_[24] ),
        .O(\q[24]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \q[24]_i_3 
       (.I0(\q_reg_n_0_[23] ),
        .O(\q[24]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \q[24]_i_4 
       (.I0(\q_reg_n_0_[22] ),
        .O(\q[24]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \q[24]_i_5 
       (.I0(\q_reg_n_0_[21] ),
        .O(\q[24]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \q[28]_i_2 
       (.I0(\q_reg_n_0_[28] ),
        .O(\q[28]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \q[28]_i_3 
       (.I0(\q_reg_n_0_[27] ),
        .O(\q[28]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \q[28]_i_4 
       (.I0(\q_reg_n_0_[26] ),
        .O(\q[28]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \q[28]_i_5 
       (.I0(\q_reg_n_0_[25] ),
        .O(\q[28]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hCDC8CDCD)) 
    \q[2]_i_1 
       (.I0(\status_reg[1]_0 ),
        .I1(q0[2]),
        .I2(\status_reg[0]_0 ),
        .I3(quantity),
        .I4(\q_reg[3]_0 ),
        .O(p_0_in[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \q[31]_i_3 
       (.I0(\q_reg_n_0_[31] ),
        .O(\q[31]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \q[31]_i_4 
       (.I0(\q_reg_n_0_[30] ),
        .O(\q[31]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \q[31]_i_5 
       (.I0(\q_reg_n_0_[29] ),
        .O(\q[31]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hE0)) 
    \q[3]_i_2 
       (.I0(\status_reg[1]_0 ),
        .I1(\status_reg[0]_0 ),
        .I2(q0[3]),
        .O(p_0_in[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \q[4]_i_2 
       (.I0(\q_reg_n_0_[4] ),
        .O(\q[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \q[4]_i_3 
       (.I0(\q_reg_n_0_[3] ),
        .O(\q[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \q[4]_i_4 
       (.I0(\q_reg_n_0_[2] ),
        .O(\q[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \q[4]_i_5 
       (.I0(\q_reg_n_0_[1] ),
        .O(\q[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \q[8]_i_2 
       (.I0(\q_reg_n_0_[8] ),
        .O(\q[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \q[8]_i_3 
       (.I0(\q_reg_n_0_[7] ),
        .O(\q[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \q[8]_i_4 
       (.I0(\q_reg_n_0_[6] ),
        .O(\q[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \q[8]_i_5 
       (.I0(\q_reg_n_0_[5] ),
        .O(\q[8]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFF7)) 
    \q_io_dout[7]_i_1 
       (.I0(mem_a[17]),
        .I1(mem_a[16]),
        .I2(led_OBUF),
        .I3(hci_io_wr),
        .I4(rst),
        .O(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[0] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(cache0_n_256),
        .D(p_0_in[0]),
        .Q(\q_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[10] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(cache0_n_256),
        .D(q0[10]),
        .Q(\q_reg_n_0_[10] ),
        .R(cache0_n_292));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[11] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(cache0_n_256),
        .D(q0[11]),
        .Q(\q_reg_n_0_[11] ),
        .R(cache0_n_292));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[12] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(cache0_n_256),
        .D(q0[12]),
        .Q(\q_reg_n_0_[12] ),
        .R(cache0_n_292));
  CARRY4 \q_reg[12]_i_1 
       (.CI(\q_reg[8]_i_1_n_0 ),
        .CO({\q_reg[12]_i_1_n_0 ,\q_reg[12]_i_1_n_1 ,\q_reg[12]_i_1_n_2 ,\q_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\q_reg_n_0_[12] ,\q_reg_n_0_[11] ,\q_reg_n_0_[10] ,\q_reg_n_0_[9] }),
        .O(q0[12:9]),
        .S({\q[12]_i_2_n_0 ,\q[12]_i_3_n_0 ,\q[12]_i_4_n_0 ,\q[12]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[13] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(cache0_n_256),
        .D(q0[13]),
        .Q(\q_reg_n_0_[13] ),
        .R(cache0_n_292));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[14] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(cache0_n_256),
        .D(q0[14]),
        .Q(\q_reg_n_0_[14] ),
        .R(cache0_n_292));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[15] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(cache0_n_256),
        .D(q0[15]),
        .Q(\q_reg_n_0_[15] ),
        .R(cache0_n_292));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[16] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(cache0_n_256),
        .D(q0[16]),
        .Q(\q_reg_n_0_[16] ),
        .R(cache0_n_292));
  CARRY4 \q_reg[16]_i_1 
       (.CI(\q_reg[12]_i_1_n_0 ),
        .CO({\q_reg[16]_i_1_n_0 ,\q_reg[16]_i_1_n_1 ,\q_reg[16]_i_1_n_2 ,\q_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\q_reg_n_0_[16] ,\q_reg_n_0_[15] ,\q_reg_n_0_[14] ,\q_reg_n_0_[13] }),
        .O(q0[16:13]),
        .S({\q[16]_i_2_n_0 ,\q[16]_i_3_n_0 ,\q[16]_i_4_n_0 ,\q[16]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[17] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(cache0_n_256),
        .D(q0[17]),
        .Q(\q_reg_n_0_[17] ),
        .R(cache0_n_292));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[18] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(cache0_n_256),
        .D(q0[18]),
        .Q(\q_reg_n_0_[18] ),
        .R(cache0_n_292));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[19] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(cache0_n_256),
        .D(q0[19]),
        .Q(\q_reg_n_0_[19] ),
        .R(cache0_n_292));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[1] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(cache0_n_256),
        .D(D),
        .Q(\q_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[20] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(cache0_n_256),
        .D(q0[20]),
        .Q(\q_reg_n_0_[20] ),
        .R(cache0_n_292));
  CARRY4 \q_reg[20]_i_1 
       (.CI(\q_reg[16]_i_1_n_0 ),
        .CO({\q_reg[20]_i_1_n_0 ,\q_reg[20]_i_1_n_1 ,\q_reg[20]_i_1_n_2 ,\q_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\q_reg_n_0_[20] ,\q_reg_n_0_[19] ,\q_reg_n_0_[18] ,\q_reg_n_0_[17] }),
        .O(q0[20:17]),
        .S({\q[20]_i_2_n_0 ,\q[20]_i_3_n_0 ,\q[20]_i_4_n_0 ,\q[20]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[21] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(cache0_n_256),
        .D(q0[21]),
        .Q(\q_reg_n_0_[21] ),
        .R(cache0_n_292));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[22] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(cache0_n_256),
        .D(q0[22]),
        .Q(\q_reg_n_0_[22] ),
        .R(cache0_n_292));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[23] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(cache0_n_256),
        .D(q0[23]),
        .Q(\q_reg_n_0_[23] ),
        .R(cache0_n_292));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[24] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(cache0_n_256),
        .D(q0[24]),
        .Q(\q_reg_n_0_[24] ),
        .R(cache0_n_292));
  CARRY4 \q_reg[24]_i_1 
       (.CI(\q_reg[20]_i_1_n_0 ),
        .CO({\q_reg[24]_i_1_n_0 ,\q_reg[24]_i_1_n_1 ,\q_reg[24]_i_1_n_2 ,\q_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\q_reg_n_0_[24] ,\q_reg_n_0_[23] ,\q_reg_n_0_[22] ,\q_reg_n_0_[21] }),
        .O(q0[24:21]),
        .S({\q[24]_i_2_n_0 ,\q[24]_i_3_n_0 ,\q[24]_i_4_n_0 ,\q[24]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[25] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(cache0_n_256),
        .D(q0[25]),
        .Q(\q_reg_n_0_[25] ),
        .R(cache0_n_292));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[26] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(cache0_n_256),
        .D(q0[26]),
        .Q(\q_reg_n_0_[26] ),
        .R(cache0_n_292));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[27] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(cache0_n_256),
        .D(q0[27]),
        .Q(\q_reg_n_0_[27] ),
        .R(cache0_n_292));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[28] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(cache0_n_256),
        .D(q0[28]),
        .Q(\q_reg_n_0_[28] ),
        .R(cache0_n_292));
  CARRY4 \q_reg[28]_i_1 
       (.CI(\q_reg[24]_i_1_n_0 ),
        .CO({\q_reg[28]_i_1_n_0 ,\q_reg[28]_i_1_n_1 ,\q_reg[28]_i_1_n_2 ,\q_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\q_reg_n_0_[28] ,\q_reg_n_0_[27] ,\q_reg_n_0_[26] ,\q_reg_n_0_[25] }),
        .O(q0[28:25]),
        .S({\q[28]_i_2_n_0 ,\q[28]_i_3_n_0 ,\q[28]_i_4_n_0 ,\q[28]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[29] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(cache0_n_256),
        .D(q0[29]),
        .Q(\q_reg_n_0_[29] ),
        .R(cache0_n_292));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[2] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(cache0_n_256),
        .D(p_0_in[2]),
        .Q(\q_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[30] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(cache0_n_256),
        .D(q0[30]),
        .Q(\q_reg_n_0_[30] ),
        .R(cache0_n_292));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[31] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(cache0_n_256),
        .D(q0[31]),
        .Q(\q_reg_n_0_[31] ),
        .R(cache0_n_292));
  CARRY4 \q_reg[31]_i_2 
       (.CI(\q_reg[28]_i_1_n_0 ),
        .CO({\NLW_q_reg[31]_i_2_CO_UNCONNECTED [3:2],\q_reg[31]_i_2_n_2 ,\q_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\q_reg_n_0_[30] ,\q_reg_n_0_[29] }),
        .O({\NLW_q_reg[31]_i_2_O_UNCONNECTED [3],q0[31:29]}),
        .S({1'b0,\q[31]_i_3_n_0 ,\q[31]_i_4_n_0 ,\q[31]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[3] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(cache0_n_256),
        .D(p_0_in[3]),
        .Q(\q_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[4] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(cache0_n_256),
        .D(q0[4]),
        .Q(\q_reg_n_0_[4] ),
        .R(cache0_n_292));
  CARRY4 \q_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\q_reg[4]_i_1_n_0 ,\q_reg[4]_i_1_n_1 ,\q_reg[4]_i_1_n_2 ,\q_reg[4]_i_1_n_3 }),
        .CYINIT(\q_reg_n_0_[0] ),
        .DI({\q_reg_n_0_[4] ,\q_reg_n_0_[3] ,\q_reg_n_0_[2] ,\q_reg_n_0_[1] }),
        .O({q0[4:2],\q_reg[0]_0 }),
        .S({\q[4]_i_2_n_0 ,\q[4]_i_3_n_0 ,\q[4]_i_4_n_0 ,\q[4]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[5] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(cache0_n_256),
        .D(q0[5]),
        .Q(\q_reg_n_0_[5] ),
        .R(cache0_n_292));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[6] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(cache0_n_256),
        .D(q0[6]),
        .Q(\q_reg_n_0_[6] ),
        .R(cache0_n_292));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[7] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(cache0_n_256),
        .D(q0[7]),
        .Q(\q_reg_n_0_[7] ),
        .R(cache0_n_292));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[8] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(cache0_n_256),
        .D(q0[8]),
        .Q(\q_reg_n_0_[8] ),
        .R(cache0_n_292));
  CARRY4 \q_reg[8]_i_1 
       (.CI(\q_reg[4]_i_1_n_0 ),
        .CO({\q_reg[8]_i_1_n_0 ,\q_reg[8]_i_1_n_1 ,\q_reg[8]_i_1_n_2 ,\q_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\q_reg_n_0_[8] ,\q_reg_n_0_[7] ,\q_reg_n_0_[6] ,\q_reg_n_0_[5] }),
        .O(q0[8:5]),
        .S({\q[8]_i_2_n_0 ,\q[8]_i_3_n_0 ,\q[8]_i_4_n_0 ,\q[8]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[9] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(cache0_n_256),
        .D(q0[9]),
        .Q(\q_reg_n_0_[9] ),
        .R(cache0_n_292));
  LUT6 #(
    .INIT(64'hFFAAFFAAFFAAFEAA)) 
    \q_tx_data[7]_i_11 
       (.I0(\q_tx_data[7]_i_8_0 ),
        .I1(mem_dout[0]),
        .I2(mem_dout[1]),
        .I3(q_wr_en_i_3),
        .I4(mem_dout[6]),
        .I5(mem_dout[7]),
        .O(\q_tx_data[7]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFAAFFAAFFAAFEAA)) 
    \q_tx_data[7]_i_8 
       (.I0(\q_tx_data[7]_i_11_n_0 ),
        .I1(mem_dout[2]),
        .I2(mem_dout[3]),
        .I3(q_wr_en_i_3),
        .I4(mem_dout[4]),
        .I5(mem_dout[5]),
        .O(d_tx_data1__7));
  LUT6 #(
    .INIT(64'h5100FFFF51000000)) 
    r_nw_to_mem_i_1
       (.I0(r_nw_to_mem_reg_1),
        .I1(status_mem[1]),
        .I2(status_mem[0]),
        .I3(r_nw_to_mem_reg_0),
        .I4(r_nw_to_mem_i_3_n_0),
        .I5(cpu_ram_wr),
        .O(r_nw_to_mem_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'h1)) 
    r_nw_to_mem_i_3
       (.I0(\status_reg[0]_0 ),
        .I1(\status_reg[1]_0 ),
        .O(r_nw_to_mem_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    r_nw_to_mem_reg
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(r_nw_to_mem_i_1_n_0),
        .Q(cpu_ram_wr),
        .R(rst));
  LUT6 #(
    .INIT(64'hFFFFAAAA04000000)) 
    \replace[0]_i_1 
       (.I0(\status_reg[1]_0 ),
        .I1(status03_out),
        .I2(status_if[1]),
        .I3(status_if[0]),
        .I4(\status_reg[0]_0 ),
        .I5(\replace_reg[0]_0 ),
        .O(\replace[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAAAA04000000)) 
    \replace[0]_rep__0_i_1 
       (.I0(\status_reg[1]_0 ),
        .I1(status03_out),
        .I2(status_if[1]),
        .I3(status_if[0]),
        .I4(\status_reg[0]_0 ),
        .I5(\replace_reg[0]_0 ),
        .O(\replace[0]_rep__0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAAAA04000000)) 
    \replace[0]_rep__1_i_1 
       (.I0(\status_reg[1]_0 ),
        .I1(status03_out),
        .I2(status_if[1]),
        .I3(status_if[0]),
        .I4(\status_reg[0]_0 ),
        .I5(\replace_reg[0]_0 ),
        .O(\replace[0]_rep__1_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAAAA04000000)) 
    \replace[0]_rep_i_1 
       (.I0(\status_reg[1]_0 ),
        .I1(status03_out),
        .I2(status_if[1]),
        .I3(status_if[0]),
        .I4(\status_reg[0]_0 ),
        .I5(\replace_reg[0]_0 ),
        .O(\replace[0]_rep_i_1_n_0 ));
  (* ORIG_CELL_NAME = "replace_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \replace_reg[0] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\replace[0]_i_1_n_0 ),
        .Q(\replace_reg[0]_0 ),
        .R(rst));
  (* ORIG_CELL_NAME = "replace_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \replace_reg[0]_rep 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\replace[0]_rep_i_1_n_0 ),
        .Q(\replace_reg[0]_rep_0 ),
        .R(rst));
  (* ORIG_CELL_NAME = "replace_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \replace_reg[0]_rep__0 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\replace[0]_rep__0_i_1_n_0 ),
        .Q(\replace_reg[0]_rep__0_0 ),
        .R(rst));
  (* ORIG_CELL_NAME = "replace_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \replace_reg[0]_rep__1 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\replace[0]_rep__1_i_1_n_0 ),
        .Q(\replace_reg[0]_rep__1_0 ),
        .R(rst));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \status[0]_i_10 
       (.I0(\q_reg_n_0_[6] ),
        .I1(\q_reg_n_0_[7] ),
        .I2(\q_reg_n_0_[8] ),
        .I3(\q_reg_n_0_[9] ),
        .I4(\q_reg_n_0_[10] ),
        .I5(\q_reg_n_0_[11] ),
        .O(\status[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h004000400040FFFF)) 
    \status[0]_i_2 
       (.I0(\status[0]_i_3_n_0 ),
        .I1(\status[0]_i_4_n_0 ),
        .I2(\status[1]_i_6_n_0 ),
        .I3(\status[1]_i_7_n_0 ),
        .I4(\status[0]_i_5_n_0 ),
        .I5(\status[0]_i_6_n_0 ),
        .O(status03_out));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    \status[0]_i_3 
       (.I0(\count_reg[0]_0 ),
        .I1(\count_reg_n_0_[2] ),
        .I2(\count_reg[1]_0 ),
        .I3(\count_reg_n_0_[3] ),
        .I4(\count_reg_n_0_[4] ),
        .I5(\count_reg_n_0_[5] ),
        .O(\status[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \status[0]_i_4 
       (.I0(\count_reg_n_0_[30] ),
        .I1(\count_reg_n_0_[31] ),
        .O(\status[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \status[0]_i_5 
       (.I0(\status[0]_i_7_n_0 ),
        .I1(\q_reg_n_0_[30] ),
        .I2(\q_reg_n_0_[31] ),
        .I3(\status[0]_i_8_n_0 ),
        .I4(\status[0]_i_9_n_0 ),
        .I5(\status[0]_i_10_n_0 ),
        .O(\status[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \status[0]_i_6 
       (.I0(\q_reg_n_0_[24] ),
        .I1(\q_reg_n_0_[25] ),
        .I2(\q_reg_n_0_[26] ),
        .I3(\q_reg_n_0_[27] ),
        .I4(\q_reg_n_0_[28] ),
        .I5(\q_reg_n_0_[29] ),
        .O(\status[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \status[0]_i_7 
       (.I0(\q_reg_n_0_[0] ),
        .I1(\q_reg_n_0_[1] ),
        .I2(\q_reg_n_0_[2] ),
        .I3(\q_reg_n_0_[3] ),
        .I4(\q_reg_n_0_[4] ),
        .I5(\q_reg_n_0_[5] ),
        .O(\status[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \status[0]_i_8 
       (.I0(\q_reg_n_0_[12] ),
        .I1(\q_reg_n_0_[13] ),
        .I2(\q_reg_n_0_[14] ),
        .I3(\q_reg_n_0_[15] ),
        .I4(\q_reg_n_0_[16] ),
        .I5(\q_reg_n_0_[17] ),
        .O(\status[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \status[0]_i_9 
       (.I0(\q_reg_n_0_[18] ),
        .I1(\q_reg_n_0_[19] ),
        .I2(\q_reg_n_0_[20] ),
        .I3(\q_reg_n_0_[21] ),
        .I4(\q_reg_n_0_[22] ),
        .I5(\q_reg_n_0_[23] ),
        .O(\status[0]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \status[1]_i_10 
       (.I0(\status[1]_i_16_n_0 ),
        .I1(\count_reg_n_0_[15] ),
        .I2(\count_reg_n_0_[14] ),
        .I3(\count_reg_n_0_[13] ),
        .I4(\count_reg_n_0_[12] ),
        .I5(\status[1]_i_17_n_0 ),
        .O(\status[1]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \status[1]_i_12 
       (.I0(\q_reg_n_0_[30] ),
        .I1(\q_reg_n_0_[31] ),
        .O(\status[1]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \status[1]_i_13 
       (.I0(\q_reg_n_0_[28] ),
        .I1(\q_reg_n_0_[29] ),
        .O(\status[1]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \status[1]_i_14 
       (.I0(\q_reg_n_0_[26] ),
        .I1(\q_reg_n_0_[27] ),
        .O(\status[1]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \status[1]_i_15 
       (.I0(\q_reg_n_0_[24] ),
        .I1(\q_reg_n_0_[25] ),
        .O(\status[1]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \status[1]_i_16 
       (.I0(\count_reg_n_0_[16] ),
        .I1(\count_reg_n_0_[17] ),
        .O(\status[1]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \status[1]_i_17 
       (.I0(\count_reg_n_0_[18] ),
        .I1(\count_reg_n_0_[19] ),
        .I2(\count_reg_n_0_[20] ),
        .I3(\count_reg_n_0_[21] ),
        .I4(\count_reg_n_0_[22] ),
        .I5(\count_reg_n_0_[23] ),
        .O(\status[1]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \status[1]_i_19 
       (.I0(\q_reg_n_0_[22] ),
        .I1(\q_reg_n_0_[23] ),
        .O(\status[1]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'h2F)) 
    \status[1]_i_2 
       (.I0(status_mem[1]),
        .I1(status_mem[0]),
        .I2(r_nw_to_mem_reg_0),
        .O(\status[1]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \status[1]_i_20 
       (.I0(\q_reg_n_0_[20] ),
        .I1(\q_reg_n_0_[21] ),
        .O(\status[1]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \status[1]_i_21 
       (.I0(\q_reg_n_0_[18] ),
        .I1(\q_reg_n_0_[19] ),
        .O(\status[1]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \status[1]_i_22 
       (.I0(\q_reg_n_0_[16] ),
        .I1(\q_reg_n_0_[17] ),
        .O(\status[1]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \status[1]_i_24 
       (.I0(\q_reg_n_0_[14] ),
        .I1(\q_reg_n_0_[15] ),
        .O(\status[1]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \status[1]_i_25 
       (.I0(\q_reg_n_0_[12] ),
        .I1(\q_reg_n_0_[13] ),
        .O(\status[1]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \status[1]_i_26 
       (.I0(\q_reg_n_0_[10] ),
        .I1(\q_reg_n_0_[11] ),
        .O(\status[1]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \status[1]_i_27 
       (.I0(\q_reg_n_0_[8] ),
        .I1(\q_reg_n_0_[9] ),
        .O(\status[1]_i_27_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \status[1]_i_28 
       (.I0(\q_reg_n_0_[1] ),
        .O(\status[1]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \status[1]_i_29 
       (.I0(\q_reg_n_0_[6] ),
        .I1(\q_reg_n_0_[7] ),
        .O(\status[1]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000100)) 
    \status[1]_i_3 
       (.I0(\status[1]_i_5_n_0 ),
        .I1(\count_reg_n_0_[30] ),
        .I2(\count_reg_n_0_[31] ),
        .I3(\status[1]_i_6_n_0 ),
        .I4(\status[1]_i_7_n_0 ),
        .I5(\status_reg[1]_i_8_n_0 ),
        .O(status0));
  LUT2 #(
    .INIT(4'h1)) 
    \status[1]_i_30 
       (.I0(\q_reg_n_0_[4] ),
        .I1(\q_reg_n_0_[5] ),
        .O(\status[1]_i_30_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \status[1]_i_31 
       (.I0(\q_reg_n_0_[2] ),
        .I1(\q_reg_n_0_[3] ),
        .O(\status[1]_i_31_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \status[1]_i_32 
       (.I0(\q_reg_n_0_[1] ),
        .I1(\q_reg_n_0_[0] ),
        .O(\status[1]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    \status[1]_i_5 
       (.I0(\count_reg[0]_0 ),
        .I1(\count_reg[1]_0 ),
        .I2(\count_reg_n_0_[2] ),
        .I3(\count_reg_n_0_[3] ),
        .I4(\count_reg_n_0_[4] ),
        .I5(\count_reg_n_0_[5] ),
        .O(\status[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \status[1]_i_6 
       (.I0(\status[1]_i_9_n_0 ),
        .I1(\count_reg_n_0_[9] ),
        .I2(\count_reg_n_0_[8] ),
        .I3(\count_reg_n_0_[7] ),
        .I4(\count_reg_n_0_[6] ),
        .I5(\status[1]_i_10_n_0 ),
        .O(\status[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \status[1]_i_7 
       (.I0(\count_reg_n_0_[24] ),
        .I1(\count_reg_n_0_[25] ),
        .I2(\count_reg_n_0_[26] ),
        .I3(\count_reg_n_0_[27] ),
        .I4(\count_reg_n_0_[28] ),
        .I5(\count_reg_n_0_[29] ),
        .O(\status[1]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \status[1]_i_9 
       (.I0(\count_reg_n_0_[10] ),
        .I1(\count_reg_n_0_[11] ),
        .O(\status[1]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h04005555)) 
    \status_if[1]_i_2 
       (.I0(\status_reg[1]_0 ),
        .I1(status03_out),
        .I2(status_if[1]),
        .I3(status_if[0]),
        .I4(\status_reg[0]_0 ),
        .O(\status_if[1]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \status_if_reg[0] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(cache0_n_294),
        .Q(status_if[0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \status_if_reg[1] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(cache0_n_293),
        .Q(status_if[1]),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT5 #(
    .INIT(32'h02FF0200)) 
    \status_mem[0]_i_1 
       (.I0(\q_reg[3]_0 ),
        .I1(\status_reg[1]_0 ),
        .I2(\status_reg[0]_0 ),
        .I3(\status_mem[1]_i_2_n_0 ),
        .I4(status_mem[0]),
        .O(\status_mem[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'hEFE0)) 
    \status_mem[1]_i_1 
       (.I0(\status_reg[1]_0 ),
        .I1(\status_reg[0]_0 ),
        .I2(\status_mem[1]_i_2_n_0 ),
        .I3(status_mem[1]),
        .O(\status_mem[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00A200A2FFFF00FF)) 
    \status_mem[1]_i_2 
       (.I0(status03_out),
        .I1(status_if[0]),
        .I2(status_if[1]),
        .I3(\status_reg[1]_0 ),
        .I4(status0),
        .I5(\status_reg[0]_0 ),
        .O(\status_mem[1]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \status_mem_reg[0] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\status_mem[0]_i_1_n_0 ),
        .Q(status_mem[0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \status_mem_reg[1] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\status_mem[1]_i_1_n_0 ),
        .Q(status_mem[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \status_reg[0] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(cache0_n_291),
        .Q(\status_reg[0]_0 ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \status_reg[1] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(cache0_n_290),
        .Q(\status_reg[1]_0 ),
        .R(rst));
  CARRY4 \status_reg[1]_i_11 
       (.CI(\status_reg[1]_i_18_n_0 ),
        .CO({\status_reg[1]_i_11_n_0 ,\status_reg[1]_i_11_n_1 ,\status_reg[1]_i_11_n_2 ,\status_reg[1]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_status_reg[1]_i_11_O_UNCONNECTED [3:0]),
        .S({\status[1]_i_19_n_0 ,\status[1]_i_20_n_0 ,\status[1]_i_21_n_0 ,\status[1]_i_22_n_0 }));
  CARRY4 \status_reg[1]_i_18 
       (.CI(\status_reg[1]_i_23_n_0 ),
        .CO({\status_reg[1]_i_18_n_0 ,\status_reg[1]_i_18_n_1 ,\status_reg[1]_i_18_n_2 ,\status_reg[1]_i_18_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_status_reg[1]_i_18_O_UNCONNECTED [3:0]),
        .S({\status[1]_i_24_n_0 ,\status[1]_i_25_n_0 ,\status[1]_i_26_n_0 ,\status[1]_i_27_n_0 }));
  CARRY4 \status_reg[1]_i_23 
       (.CI(1'b0),
        .CO({\status_reg[1]_i_23_n_0 ,\status_reg[1]_i_23_n_1 ,\status_reg[1]_i_23_n_2 ,\status_reg[1]_i_23_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,\status[1]_i_28_n_0 }),
        .O(\NLW_status_reg[1]_i_23_O_UNCONNECTED [3:0]),
        .S({\status[1]_i_29_n_0 ,\status[1]_i_30_n_0 ,\status[1]_i_31_n_0 ,\status[1]_i_32_n_0 }));
  CARRY4 \status_reg[1]_i_8 
       (.CI(\status_reg[1]_i_11_n_0 ),
        .CO({\status_reg[1]_i_8_n_0 ,\status_reg[1]_i_8_n_1 ,\status_reg[1]_i_8_n_2 ,\status_reg[1]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({\q_reg_n_0_[31] ,1'b0,1'b0,1'b0}),
        .O(\NLW_status_reg[1]_i_8_O_UNCONNECTED [3:0]),
        .S({\status[1]_i_12_n_0 ,\status[1]_i_13_n_0 ,\status[1]_i_14_n_0 ,\status[1]_i_15_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \wb_rd_data[15]_i_4 
       (.I0(status_mem[0]),
        .I1(status_mem[1]),
        .O(\status_mem_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT5 #(
    .INIT(32'hFBAAABAA)) 
    \wb_rd_data[31]_i_1 
       (.I0(rst),
        .I1(status_mem[1]),
        .I2(status_mem[0]),
        .I3(\ex_jmp_addr_reg[1] ),
        .I4(_stallreq),
        .O(rst_reg_0));
endmodule

module mem_wb
   (write_enable,
    E,
    Q,
    \wb_rd_addr_reg[1]_0 ,
    wb_rd_enable_reg_0,
    \wb_rd_addr_reg[2]_0 ,
    \wb_rd_addr_reg[3]_0 ,
    \wb_rd_addr_reg[0]_0 ,
    \wb_rd_addr_reg[1]_1 ,
    \wb_rd_addr_reg[0]_1 ,
    \wb_rd_addr_reg[2]_1 ,
    wb_rd_enable_reg_1,
    \wb_rd_addr_reg[2]_2 ,
    wb_rd_enable_reg_2,
    wb_rd_enable_reg_3,
    wb_rd_enable_reg_4,
    \wb_rd_addr_reg[1]_2 ,
    \wb_rd_addr_reg[1]_3 ,
    \wb_rd_addr_reg[1]_4 ,
    \wb_rd_addr_reg[1]_5 ,
    \wb_rd_addr_reg[1]_6 ,
    \wb_rd_addr_reg[0]_2 ,
    \wb_rd_addr_reg[2]_3 ,
    wb_rd_enable_reg_5,
    wb_rd_enable_reg_6,
    wb_rd_enable_reg_7,
    \wb_rd_addr_reg[2]_4 ,
    \wb_rd_addr_reg[2]_5 ,
    wb_rd_enable_reg_8,
    \wb_rd_addr_reg[2]_6 ,
    \wb_rd_addr_reg[2]_7 ,
    \wb_rd_addr_reg[2]_8 ,
    \wb_rd_addr_reg[0]_3 ,
    \wb_rd_data_reg[31]_0 ,
    SR,
    p_1_in,
    mem_rd_enable_o,
    EXCLK_IBUF_BUFG,
    D,
    \wb_rd_addr_reg[4]_0 );
  output write_enable;
  output [0:0]E;
  output [4:0]Q;
  output [0:0]\wb_rd_addr_reg[1]_0 ;
  output [0:0]wb_rd_enable_reg_0;
  output [0:0]\wb_rd_addr_reg[2]_0 ;
  output [0:0]\wb_rd_addr_reg[3]_0 ;
  output [0:0]\wb_rd_addr_reg[0]_0 ;
  output [0:0]\wb_rd_addr_reg[1]_1 ;
  output [0:0]\wb_rd_addr_reg[0]_1 ;
  output [0:0]\wb_rd_addr_reg[2]_1 ;
  output [0:0]wb_rd_enable_reg_1;
  output [0:0]\wb_rd_addr_reg[2]_2 ;
  output [0:0]wb_rd_enable_reg_2;
  output [0:0]wb_rd_enable_reg_3;
  output [0:0]wb_rd_enable_reg_4;
  output [0:0]\wb_rd_addr_reg[1]_2 ;
  output [0:0]\wb_rd_addr_reg[1]_3 ;
  output [0:0]\wb_rd_addr_reg[1]_4 ;
  output [0:0]\wb_rd_addr_reg[1]_5 ;
  output [0:0]\wb_rd_addr_reg[1]_6 ;
  output [0:0]\wb_rd_addr_reg[0]_2 ;
  output [0:0]\wb_rd_addr_reg[2]_3 ;
  output [0:0]wb_rd_enable_reg_5;
  output [0:0]wb_rd_enable_reg_6;
  output [0:0]wb_rd_enable_reg_7;
  output [0:0]\wb_rd_addr_reg[2]_4 ;
  output [0:0]\wb_rd_addr_reg[2]_5 ;
  output [0:0]wb_rd_enable_reg_8;
  output [0:0]\wb_rd_addr_reg[2]_6 ;
  output [0:0]\wb_rd_addr_reg[2]_7 ;
  output [0:0]\wb_rd_addr_reg[2]_8 ;
  output [0:0]\wb_rd_addr_reg[0]_3 ;
  output [31:0]\wb_rd_data_reg[31]_0 ;
  input [0:0]SR;
  input p_1_in;
  input mem_rd_enable_o;
  input EXCLK_IBUF_BUFG;
  input [31:0]D;
  input [4:0]\wb_rd_addr_reg[4]_0 ;

  wire [31:0]D;
  wire [0:0]E;
  wire EXCLK_IBUF_BUFG;
  wire [4:0]Q;
  wire [0:0]SR;
  wire mem_rd_enable_o;
  wire p_1_in;
  wire [0:0]\wb_rd_addr_reg[0]_0 ;
  wire [0:0]\wb_rd_addr_reg[0]_1 ;
  wire [0:0]\wb_rd_addr_reg[0]_2 ;
  wire [0:0]\wb_rd_addr_reg[0]_3 ;
  wire [0:0]\wb_rd_addr_reg[1]_0 ;
  wire [0:0]\wb_rd_addr_reg[1]_1 ;
  wire [0:0]\wb_rd_addr_reg[1]_2 ;
  wire [0:0]\wb_rd_addr_reg[1]_3 ;
  wire [0:0]\wb_rd_addr_reg[1]_4 ;
  wire [0:0]\wb_rd_addr_reg[1]_5 ;
  wire [0:0]\wb_rd_addr_reg[1]_6 ;
  wire [0:0]\wb_rd_addr_reg[2]_0 ;
  wire [0:0]\wb_rd_addr_reg[2]_1 ;
  wire [0:0]\wb_rd_addr_reg[2]_2 ;
  wire [0:0]\wb_rd_addr_reg[2]_3 ;
  wire [0:0]\wb_rd_addr_reg[2]_4 ;
  wire [0:0]\wb_rd_addr_reg[2]_5 ;
  wire [0:0]\wb_rd_addr_reg[2]_6 ;
  wire [0:0]\wb_rd_addr_reg[2]_7 ;
  wire [0:0]\wb_rd_addr_reg[2]_8 ;
  wire [0:0]\wb_rd_addr_reg[3]_0 ;
  wire [4:0]\wb_rd_addr_reg[4]_0 ;
  wire [31:0]\wb_rd_data_reg[31]_0 ;
  wire [0:0]wb_rd_enable_reg_0;
  wire [0:0]wb_rd_enable_reg_1;
  wire [0:0]wb_rd_enable_reg_2;
  wire [0:0]wb_rd_enable_reg_3;
  wire [0:0]wb_rd_enable_reg_4;
  wire [0:0]wb_rd_enable_reg_5;
  wire [0:0]wb_rd_enable_reg_6;
  wire [0:0]wb_rd_enable_reg_7;
  wire [0:0]wb_rd_enable_reg_8;
  wire write_enable;

  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \regs[10][31]_i_1 
       (.I0(write_enable),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(wb_rd_enable_reg_5));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    \regs[11][31]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(write_enable),
        .I4(Q[3]),
        .I5(Q[4]),
        .O(\wb_rd_addr_reg[1]_3 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \regs[12][31]_i_1 
       (.I0(write_enable),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(wb_rd_enable_reg_8));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    \regs[13][31]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(write_enable),
        .I4(Q[3]),
        .I5(Q[4]),
        .O(\wb_rd_addr_reg[2]_6 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \regs[14][31]_i_1 
       (.I0(write_enable),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[4]),
        .O(wb_rd_enable_reg_6));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \regs[15][31]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(write_enable),
        .I4(Q[3]),
        .I5(Q[4]),
        .O(\wb_rd_addr_reg[1]_6 ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \regs[16][31]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(write_enable),
        .I4(Q[4]),
        .I5(Q[3]),
        .O(\wb_rd_addr_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \regs[17][31]_i_1 
       (.I0(write_enable),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(wb_rd_enable_reg_0));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \regs[18][31]_i_1 
       (.I0(write_enable),
        .I1(Q[4]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(wb_rd_enable_reg_1));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    \regs[19][31]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(write_enable),
        .I4(Q[4]),
        .I5(Q[3]),
        .O(\wb_rd_addr_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h0000000000000400)) 
    \regs[1][31]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(write_enable),
        .I4(Q[3]),
        .I5(Q[4]),
        .O(\wb_rd_addr_reg[2]_8 ));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    \regs[20][31]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[4]),
        .I3(write_enable),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(\wb_rd_addr_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    \regs[21][31]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[4]),
        .I3(write_enable),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(\wb_rd_addr_reg[1]_1 ));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    \regs[22][31]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[4]),
        .I3(write_enable),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(\wb_rd_addr_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \regs[23][31]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(write_enable),
        .I4(Q[4]),
        .I5(Q[3]),
        .O(E));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \regs[24][31]_i_1 
       (.I0(write_enable),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(wb_rd_enable_reg_2));
  LUT6 #(
    .INIT(64'h0040000000000000)) 
    \regs[25][31]_i_1 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(write_enable),
        .I5(Q[4]),
        .O(\wb_rd_addr_reg[2]_1 ));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    \regs[26][31]_i_1 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(write_enable),
        .I3(Q[4]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\wb_rd_addr_reg[2]_2 ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \regs[27][31]_i_1 
       (.I0(write_enable),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(wb_rd_enable_reg_3));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    \regs[28][31]_i_1 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(write_enable),
        .I5(Q[4]),
        .O(\wb_rd_addr_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \regs[29][31]_i_1 
       (.I0(write_enable),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(wb_rd_enable_reg_4));
  LUT6 #(
    .INIT(64'h0000000000000400)) 
    \regs[2][31]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(write_enable),
        .I4(Q[3]),
        .I5(Q[4]),
        .O(\wb_rd_addr_reg[2]_3 ));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \regs[30][31]_i_1 
       (.I0(write_enable),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[4]),
        .O(wb_rd_enable_reg_7));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \regs[31][31]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(write_enable),
        .I4(Q[4]),
        .I5(Q[3]),
        .O(\wb_rd_addr_reg[1]_2 ));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    \regs[3][31]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(write_enable),
        .I4(Q[3]),
        .I5(Q[4]),
        .O(\wb_rd_addr_reg[1]_4 ));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \regs[4][31]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[3]),
        .I5(write_enable),
        .O(\wb_rd_addr_reg[0]_3 ));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    \regs[5][31]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(write_enable),
        .I4(Q[3]),
        .I5(Q[4]),
        .O(\wb_rd_addr_reg[2]_7 ));
  LUT6 #(
    .INIT(64'h0000004000000000)) 
    \regs[6][31]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[3]),
        .I5(write_enable),
        .O(\wb_rd_addr_reg[0]_2 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \regs[7][31]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(write_enable),
        .I4(Q[3]),
        .I5(Q[4]),
        .O(\wb_rd_addr_reg[1]_5 ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \regs[8][31]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(write_enable),
        .I4(Q[3]),
        .I5(Q[4]),
        .O(\wb_rd_addr_reg[2]_4 ));
  LUT6 #(
    .INIT(64'h0000000004000000)) 
    \regs[9][31]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(write_enable),
        .I4(Q[3]),
        .I5(Q[4]),
        .O(\wb_rd_addr_reg[2]_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \wb_rd_addr_reg[0] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\wb_rd_addr_reg[4]_0 [0]),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wb_rd_addr_reg[1] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\wb_rd_addr_reg[4]_0 [1]),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wb_rd_addr_reg[2] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\wb_rd_addr_reg[4]_0 [2]),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wb_rd_addr_reg[3] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\wb_rd_addr_reg[4]_0 [3]),
        .Q(Q[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wb_rd_addr_reg[4] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(\wb_rd_addr_reg[4]_0 [4]),
        .Q(Q[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wb_rd_data_reg[0] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(D[0]),
        .Q(\wb_rd_data_reg[31]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wb_rd_data_reg[10] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(D[10]),
        .Q(\wb_rd_data_reg[31]_0 [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wb_rd_data_reg[11] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(D[11]),
        .Q(\wb_rd_data_reg[31]_0 [11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wb_rd_data_reg[12] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(D[12]),
        .Q(\wb_rd_data_reg[31]_0 [12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wb_rd_data_reg[13] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(D[13]),
        .Q(\wb_rd_data_reg[31]_0 [13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wb_rd_data_reg[14] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(D[14]),
        .Q(\wb_rd_data_reg[31]_0 [14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wb_rd_data_reg[15] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(D[15]),
        .Q(\wb_rd_data_reg[31]_0 [15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wb_rd_data_reg[16] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(D[16]),
        .Q(\wb_rd_data_reg[31]_0 [16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wb_rd_data_reg[17] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(D[17]),
        .Q(\wb_rd_data_reg[31]_0 [17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wb_rd_data_reg[18] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(D[18]),
        .Q(\wb_rd_data_reg[31]_0 [18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wb_rd_data_reg[19] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(D[19]),
        .Q(\wb_rd_data_reg[31]_0 [19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wb_rd_data_reg[1] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(D[1]),
        .Q(\wb_rd_data_reg[31]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wb_rd_data_reg[20] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(D[20]),
        .Q(\wb_rd_data_reg[31]_0 [20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wb_rd_data_reg[21] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(D[21]),
        .Q(\wb_rd_data_reg[31]_0 [21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wb_rd_data_reg[22] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(D[22]),
        .Q(\wb_rd_data_reg[31]_0 [22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wb_rd_data_reg[23] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(D[23]),
        .Q(\wb_rd_data_reg[31]_0 [23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wb_rd_data_reg[24] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(D[24]),
        .Q(\wb_rd_data_reg[31]_0 [24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wb_rd_data_reg[25] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(D[25]),
        .Q(\wb_rd_data_reg[31]_0 [25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wb_rd_data_reg[26] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(D[26]),
        .Q(\wb_rd_data_reg[31]_0 [26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wb_rd_data_reg[27] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(D[27]),
        .Q(\wb_rd_data_reg[31]_0 [27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wb_rd_data_reg[28] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(D[28]),
        .Q(\wb_rd_data_reg[31]_0 [28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wb_rd_data_reg[29] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(D[29]),
        .Q(\wb_rd_data_reg[31]_0 [29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wb_rd_data_reg[2] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(D[2]),
        .Q(\wb_rd_data_reg[31]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wb_rd_data_reg[30] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(D[30]),
        .Q(\wb_rd_data_reg[31]_0 [30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wb_rd_data_reg[31] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(D[31]),
        .Q(\wb_rd_data_reg[31]_0 [31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wb_rd_data_reg[3] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(D[3]),
        .Q(\wb_rd_data_reg[31]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wb_rd_data_reg[4] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(D[4]),
        .Q(\wb_rd_data_reg[31]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wb_rd_data_reg[5] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(D[5]),
        .Q(\wb_rd_data_reg[31]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wb_rd_data_reg[6] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(D[6]),
        .Q(\wb_rd_data_reg[31]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wb_rd_data_reg[7] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(D[7]),
        .Q(\wb_rd_data_reg[31]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wb_rd_data_reg[8] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(D[8]),
        .Q(\wb_rd_data_reg[31]_0 [8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wb_rd_data_reg[9] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(D[9]),
        .Q(\wb_rd_data_reg[31]_0 [9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    wb_rd_enable_reg
       (.C(EXCLK_IBUF_BUFG),
        .CE(p_1_in),
        .D(mem_rd_enable_o),
        .Q(write_enable),
        .R(SR));
endmodule

module pc_reg
   (enable_pc,
    npc0,
    Q,
    assigned_reg_0,
    \replace_reg[0]_rep__1 ,
    \replace_reg[0]_rep__1_0 ,
    \replace_reg[0]_rep__1_1 ,
    \replace_reg[0]_rep__1_2 ,
    \replace_reg[0]_rep__1_3 ,
    \replace_reg[0]_rep__1_4 ,
    \replace_reg[0]_rep__1_5 ,
    \replace_reg[0]_rep__1_6 ,
    \replace_reg[0]_rep__1_7 ,
    \replace_reg[0]_rep__1_8 ,
    \replace_reg[0]_rep__1_9 ,
    \replace_reg[0]_rep__1_10 ,
    \replace_reg[0]_rep__1_11 ,
    \replace_reg[0]_rep__1_12 ,
    \replace_reg[0]_rep__1_13 ,
    \replace_reg[0]_rep__1_14 ,
    \replace_reg[0]_rep__1_15 ,
    \replace_reg[0]_rep__1_16 ,
    \replace_reg[0]_rep__1_17 ,
    \replace_reg[0]_rep__1_18 ,
    \replace_reg[0]_rep__1_19 ,
    \replace_reg[0]_rep__1_20 ,
    \replace_reg[0]_rep__1_21 ,
    \replace_reg[0]_rep__1_22 ,
    \replace_reg[0]_rep__1_23 ,
    \replace_reg[0]_rep__1_24 ,
    \replace_reg[0]_rep__1_25 ,
    \replace_reg[0]_rep__1_26 ,
    \replace_reg[0]_rep__1_27 ,
    \replace_reg[0]_rep__1_28 ,
    \replace_reg[0]_rep__1_29 ,
    \replace_reg[0]_rep__1_30 ,
    \replace_reg[0]_rep__1_31 ,
    \replace_reg[0]_rep__1_32 ,
    \replace_reg[0]_rep__1_33 ,
    \replace_reg[0]_rep__1_34 ,
    \replace_reg[0]_rep__1_35 ,
    \replace_reg[0]_rep__1_36 ,
    \replace_reg[0]_rep__1_37 ,
    \replace_reg[0]_rep__1_38 ,
    \replace_reg[0]_rep__1_39 ,
    \replace_reg[0]_rep__1_40 ,
    \replace_reg[0]_rep__1_41 ,
    \replace_reg[0]_rep__1_42 ,
    \replace_reg[0]_rep__1_43 ,
    \replace_reg[0]_rep__1_44 ,
    \replace_reg[0]_rep__1_45 ,
    \replace_reg[0]_rep__1_46 ,
    \replace_reg[0]_rep__1_47 ,
    \replace_reg[0]_rep__1_48 ,
    \replace_reg[0]_rep__1_49 ,
    \replace_reg[0]_rep__1_50 ,
    \replace_reg[0]_rep__1_51 ,
    \replace_reg[0]_rep__1_52 ,
    \replace_reg[0]_rep__1_53 ,
    \replace_reg[0]_rep__1_54 ,
    \replace_reg[0]_rep__1_55 ,
    \replace_reg[0]_rep__1_56 ,
    \replace_reg[0]_rep__1_57 ,
    \replace_reg[0]_rep__1_58 ,
    \replace_reg[0]_rep__1_59 ,
    \replace_reg[0]_rep__1_60 ,
    \replace_reg[0]_rep__1_61 ,
    \replace_reg[0]_rep__1_62 ,
    \replace_reg[0]_rep__0 ,
    \replace_reg[0]_rep__0_0 ,
    \replace_reg[0]_rep__0_1 ,
    \replace_reg[0]_rep__0_2 ,
    \replace_reg[0]_rep__0_3 ,
    \replace_reg[0]_rep__0_4 ,
    \replace_reg[0]_rep__0_5 ,
    \replace_reg[0]_rep__0_6 ,
    \replace_reg[0]_rep__0_7 ,
    \replace_reg[0]_rep__0_8 ,
    \replace_reg[0]_rep__0_9 ,
    \replace_reg[0]_rep__0_10 ,
    \replace_reg[0]_rep__0_11 ,
    \replace_reg[0]_rep__0_12 ,
    \replace_reg[0]_rep__0_13 ,
    \replace_reg[0]_rep__0_14 ,
    \replace_reg[0]_rep__0_15 ,
    \replace_reg[0]_rep__0_16 ,
    \replace_reg[0]_rep__0_17 ,
    \replace_reg[0]_rep__0_18 ,
    \replace_reg[0]_rep__0_19 ,
    \replace_reg[0]_rep__0_20 ,
    \replace_reg[0]_rep__0_21 ,
    \replace_reg[0]_rep__0_22 ,
    \replace_reg[0]_rep__0_23 ,
    \replace_reg[0]_rep__0_24 ,
    \replace_reg[0]_rep__0_25 ,
    \replace_reg[0]_rep__0_26 ,
    \replace_reg[0]_rep__0_27 ,
    \replace_reg[0]_rep__0_28 ,
    \replace_reg[0]_rep__0_29 ,
    \replace_reg[0]_rep__0_30 ,
    \replace_reg[0]_rep__0_31 ,
    \replace_reg[0]_rep__0_32 ,
    \replace_reg[0]_rep__0_33 ,
    \replace_reg[0]_rep__0_34 ,
    \replace_reg[0]_rep__0_35 ,
    \replace_reg[0]_rep__0_36 ,
    \replace_reg[0]_rep__0_37 ,
    \replace_reg[0]_rep__0_38 ,
    \replace_reg[0]_rep__0_39 ,
    \replace_reg[0]_rep__0_40 ,
    \replace_reg[0]_rep__0_41 ,
    \replace_reg[0]_rep__0_42 ,
    \replace_reg[0]_rep__0_43 ,
    \replace_reg[0]_rep__0_44 ,
    \replace_reg[0]_rep__0_45 ,
    \replace_reg[0]_rep__0_46 ,
    \replace_reg[0]_rep__0_47 ,
    \replace_reg[0]_rep__0_48 ,
    \replace_reg[0]_rep__0_49 ,
    \replace_reg[0]_rep__0_50 ,
    \replace_reg[0]_rep__0_51 ,
    \replace_reg[0]_rep__0_52 ,
    \replace_reg[0]_rep__0_53 ,
    \replace_reg[0]_rep__0_54 ,
    \replace_reg[0]_rep__0_55 ,
    \replace_reg[0]_rep__0_56 ,
    \replace_reg[0]_rep__0_57 ,
    \replace_reg[0]_rep__0_58 ,
    \replace_reg[0]_rep__0_59 ,
    \replace_reg[0]_rep__0_60 ,
    \replace_reg[0]_rep__0_61 ,
    \replace_reg[0]_rep__0_62 ,
    \replace_reg[0]_rep ,
    \replace_reg[0]_rep_0 ,
    \replace_reg[0]_rep_1 ,
    \replace_reg[0]_rep_2 ,
    \replace_reg[0]_rep_3 ,
    \replace_reg[0]_rep_4 ,
    \replace_reg[0]_rep_5 ,
    \replace_reg[0]_rep_6 ,
    \replace_reg[0]_rep_7 ,
    \replace_reg[0]_rep_8 ,
    \replace_reg[0]_rep_9 ,
    \replace_reg[0]_rep_10 ,
    \replace_reg[0]_rep_11 ,
    \replace_reg[0]_rep_12 ,
    \replace_reg[0]_rep_13 ,
    \replace_reg[0]_rep_14 ,
    \replace_reg[0]_rep_15 ,
    \replace_reg[0]_rep_16 ,
    \replace_reg[0]_rep_17 ,
    \replace_reg[0]_rep_18 ,
    \replace_reg[0]_rep_19 ,
    \replace_reg[0]_rep_20 ,
    \replace_reg[0]_rep_21 ,
    \replace_reg[0]_rep_22 ,
    \replace_reg[0]_rep_23 ,
    \replace_reg[0]_rep_24 ,
    \replace_reg[0]_rep_25 ,
    \replace_reg[0]_rep_26 ,
    \replace_reg[0]_rep_27 ,
    \replace_reg[0]_rep_28 ,
    \replace_reg[0]_rep_29 ,
    \replace_reg[0]_rep_30 ,
    \replace_reg[0]_rep_31 ,
    \replace_reg[0]_rep_32 ,
    \replace_reg[0]_rep_33 ,
    \replace_reg[0]_rep_34 ,
    \replace_reg[0]_rep_35 ,
    \replace_reg[0]_rep_36 ,
    \replace_reg[0]_rep_37 ,
    \replace_reg[0]_rep_38 ,
    \replace_reg[0]_rep_39 ,
    \replace_reg[0]_rep_40 ,
    \replace_reg[0]_rep_41 ,
    \replace_reg[0]_rep_42 ,
    \replace_reg[0]_rep_43 ,
    \replace_reg[0]_rep_44 ,
    \replace_reg[0]_rep_45 ,
    \replace_reg[0]_rep_46 ,
    \replace_reg[0]_rep_47 ,
    \replace_reg[0]_rep_48 ,
    \replace_reg[0]_rep_49 ,
    \replace_reg[0]_rep_50 ,
    \replace_reg[0]_rep_51 ,
    \replace_reg[0]_rep_52 ,
    \replace_reg[0]_rep_53 ,
    \replace_reg[0]_rep_54 ,
    \replace_reg[0]_rep_55 ,
    \replace_reg[0]_rep_56 ,
    \replace_reg[0]_rep_57 ,
    \replace_reg[0]_rep_58 ,
    \replace_reg[0]_rep_59 ,
    \replace_reg[0]_rep_60 ,
    \replace_reg[0]_rep_61 ,
    \replace_reg[0]_rep_62 ,
    \replace_reg[0] ,
    \replace_reg[0]_0 ,
    \replace_reg[0]_1 ,
    \replace_reg[0]_2 ,
    \replace_reg[0]_3 ,
    \replace_reg[0]_4 ,
    \replace_reg[0]_5 ,
    \replace_reg[0]_6 ,
    \replace_reg[0]_7 ,
    \replace_reg[0]_8 ,
    \replace_reg[0]_9 ,
    \replace_reg[0]_10 ,
    \replace_reg[0]_11 ,
    \replace_reg[0]_12 ,
    \replace_reg[0]_13 ,
    \replace_reg[0]_14 ,
    \replace_reg[0]_15 ,
    \replace_reg[0]_16 ,
    \replace_reg[0]_17 ,
    \replace_reg[0]_18 ,
    \replace_reg[0]_19 ,
    \replace_reg[0]_20 ,
    \replace_reg[0]_21 ,
    \replace_reg[0]_22 ,
    \replace_reg[0]_23 ,
    \replace_reg[0]_24 ,
    \replace_reg[0]_25 ,
    \replace_reg[0]_26 ,
    \replace_reg[0]_27 ,
    \replace_reg[0]_28 ,
    \replace_reg[0]_29 ,
    \replace_reg[0]_30 ,
    \replace_reg[0]_31 ,
    \replace_reg[0]_32 ,
    \replace_reg[0]_33 ,
    \replace_reg[0]_34 ,
    \replace_reg[0]_35 ,
    \replace_reg[0]_36 ,
    \replace_reg[0]_37 ,
    \replace_reg[0]_38 ,
    \replace_reg[0]_39 ,
    \replace_reg[0]_40 ,
    \replace_reg[0]_41 ,
    \replace_reg[0]_42 ,
    \replace_reg[0]_43 ,
    \replace_reg[0]_44 ,
    \replace_reg[0]_45 ,
    \replace_reg[0]_46 ,
    \replace_reg[0]_47 ,
    \replace_reg[0]_48 ,
    \replace_reg[0]_49 ,
    \replace_reg[0]_50 ,
    \replace_reg[0]_51 ,
    \replace_reg[0]_52 ,
    \replace_reg[0]_53 ,
    \replace_reg[0]_54 ,
    \replace_reg[0]_55 ,
    \replace_reg[0]_56 ,
    \replace_reg[0]_57 ,
    \replace_reg[0]_58 ,
    \replace_reg[0]_59 ,
    \replace_reg[0]_60 ,
    \replace_reg[0]_61 ,
    \replace_reg[0]_62 ,
    S,
    A,
    \pc_reg[31]_0 ,
    \pc_reg[3]_rep_0 ,
    \pc_reg[31]_1 ,
    addr,
    rst,
    enable_pc_reg_0,
    EXCLK_IBUF_BUFG,
    assigned_reg_1,
    \valid_reg[0] ,
    valid,
    \valid_reg[64] ,
    \valid_reg[128] ,
    \valid_reg[192] ,
    flush_if,
    E,
    D,
    \pc_reg[31]_2 ,
    \pc_reg[2]_rep_0 ,
    \pc_reg[2]_rep__0_0 ,
    \pc_reg[3]_rep_1 );
  output enable_pc;
  output [30:0]npc0;
  output [30:0]Q;
  output assigned_reg_0;
  output \replace_reg[0]_rep__1 ;
  output \replace_reg[0]_rep__1_0 ;
  output \replace_reg[0]_rep__1_1 ;
  output \replace_reg[0]_rep__1_2 ;
  output \replace_reg[0]_rep__1_3 ;
  output \replace_reg[0]_rep__1_4 ;
  output \replace_reg[0]_rep__1_5 ;
  output \replace_reg[0]_rep__1_6 ;
  output \replace_reg[0]_rep__1_7 ;
  output \replace_reg[0]_rep__1_8 ;
  output \replace_reg[0]_rep__1_9 ;
  output \replace_reg[0]_rep__1_10 ;
  output \replace_reg[0]_rep__1_11 ;
  output \replace_reg[0]_rep__1_12 ;
  output \replace_reg[0]_rep__1_13 ;
  output \replace_reg[0]_rep__1_14 ;
  output \replace_reg[0]_rep__1_15 ;
  output \replace_reg[0]_rep__1_16 ;
  output \replace_reg[0]_rep__1_17 ;
  output \replace_reg[0]_rep__1_18 ;
  output \replace_reg[0]_rep__1_19 ;
  output \replace_reg[0]_rep__1_20 ;
  output \replace_reg[0]_rep__1_21 ;
  output \replace_reg[0]_rep__1_22 ;
  output \replace_reg[0]_rep__1_23 ;
  output \replace_reg[0]_rep__1_24 ;
  output \replace_reg[0]_rep__1_25 ;
  output \replace_reg[0]_rep__1_26 ;
  output \replace_reg[0]_rep__1_27 ;
  output \replace_reg[0]_rep__1_28 ;
  output \replace_reg[0]_rep__1_29 ;
  output \replace_reg[0]_rep__1_30 ;
  output \replace_reg[0]_rep__1_31 ;
  output \replace_reg[0]_rep__1_32 ;
  output \replace_reg[0]_rep__1_33 ;
  output \replace_reg[0]_rep__1_34 ;
  output \replace_reg[0]_rep__1_35 ;
  output \replace_reg[0]_rep__1_36 ;
  output \replace_reg[0]_rep__1_37 ;
  output \replace_reg[0]_rep__1_38 ;
  output \replace_reg[0]_rep__1_39 ;
  output \replace_reg[0]_rep__1_40 ;
  output \replace_reg[0]_rep__1_41 ;
  output \replace_reg[0]_rep__1_42 ;
  output \replace_reg[0]_rep__1_43 ;
  output \replace_reg[0]_rep__1_44 ;
  output \replace_reg[0]_rep__1_45 ;
  output \replace_reg[0]_rep__1_46 ;
  output \replace_reg[0]_rep__1_47 ;
  output \replace_reg[0]_rep__1_48 ;
  output \replace_reg[0]_rep__1_49 ;
  output \replace_reg[0]_rep__1_50 ;
  output \replace_reg[0]_rep__1_51 ;
  output \replace_reg[0]_rep__1_52 ;
  output \replace_reg[0]_rep__1_53 ;
  output \replace_reg[0]_rep__1_54 ;
  output \replace_reg[0]_rep__1_55 ;
  output \replace_reg[0]_rep__1_56 ;
  output \replace_reg[0]_rep__1_57 ;
  output \replace_reg[0]_rep__1_58 ;
  output \replace_reg[0]_rep__1_59 ;
  output \replace_reg[0]_rep__1_60 ;
  output \replace_reg[0]_rep__1_61 ;
  output \replace_reg[0]_rep__1_62 ;
  output \replace_reg[0]_rep__0 ;
  output \replace_reg[0]_rep__0_0 ;
  output \replace_reg[0]_rep__0_1 ;
  output \replace_reg[0]_rep__0_2 ;
  output \replace_reg[0]_rep__0_3 ;
  output \replace_reg[0]_rep__0_4 ;
  output \replace_reg[0]_rep__0_5 ;
  output \replace_reg[0]_rep__0_6 ;
  output \replace_reg[0]_rep__0_7 ;
  output \replace_reg[0]_rep__0_8 ;
  output \replace_reg[0]_rep__0_9 ;
  output \replace_reg[0]_rep__0_10 ;
  output \replace_reg[0]_rep__0_11 ;
  output \replace_reg[0]_rep__0_12 ;
  output \replace_reg[0]_rep__0_13 ;
  output \replace_reg[0]_rep__0_14 ;
  output \replace_reg[0]_rep__0_15 ;
  output \replace_reg[0]_rep__0_16 ;
  output \replace_reg[0]_rep__0_17 ;
  output \replace_reg[0]_rep__0_18 ;
  output \replace_reg[0]_rep__0_19 ;
  output \replace_reg[0]_rep__0_20 ;
  output \replace_reg[0]_rep__0_21 ;
  output \replace_reg[0]_rep__0_22 ;
  output \replace_reg[0]_rep__0_23 ;
  output \replace_reg[0]_rep__0_24 ;
  output \replace_reg[0]_rep__0_25 ;
  output \replace_reg[0]_rep__0_26 ;
  output \replace_reg[0]_rep__0_27 ;
  output \replace_reg[0]_rep__0_28 ;
  output \replace_reg[0]_rep__0_29 ;
  output \replace_reg[0]_rep__0_30 ;
  output \replace_reg[0]_rep__0_31 ;
  output \replace_reg[0]_rep__0_32 ;
  output \replace_reg[0]_rep__0_33 ;
  output \replace_reg[0]_rep__0_34 ;
  output \replace_reg[0]_rep__0_35 ;
  output \replace_reg[0]_rep__0_36 ;
  output \replace_reg[0]_rep__0_37 ;
  output \replace_reg[0]_rep__0_38 ;
  output \replace_reg[0]_rep__0_39 ;
  output \replace_reg[0]_rep__0_40 ;
  output \replace_reg[0]_rep__0_41 ;
  output \replace_reg[0]_rep__0_42 ;
  output \replace_reg[0]_rep__0_43 ;
  output \replace_reg[0]_rep__0_44 ;
  output \replace_reg[0]_rep__0_45 ;
  output \replace_reg[0]_rep__0_46 ;
  output \replace_reg[0]_rep__0_47 ;
  output \replace_reg[0]_rep__0_48 ;
  output \replace_reg[0]_rep__0_49 ;
  output \replace_reg[0]_rep__0_50 ;
  output \replace_reg[0]_rep__0_51 ;
  output \replace_reg[0]_rep__0_52 ;
  output \replace_reg[0]_rep__0_53 ;
  output \replace_reg[0]_rep__0_54 ;
  output \replace_reg[0]_rep__0_55 ;
  output \replace_reg[0]_rep__0_56 ;
  output \replace_reg[0]_rep__0_57 ;
  output \replace_reg[0]_rep__0_58 ;
  output \replace_reg[0]_rep__0_59 ;
  output \replace_reg[0]_rep__0_60 ;
  output \replace_reg[0]_rep__0_61 ;
  output \replace_reg[0]_rep__0_62 ;
  output \replace_reg[0]_rep ;
  output \replace_reg[0]_rep_0 ;
  output \replace_reg[0]_rep_1 ;
  output \replace_reg[0]_rep_2 ;
  output \replace_reg[0]_rep_3 ;
  output \replace_reg[0]_rep_4 ;
  output \replace_reg[0]_rep_5 ;
  output \replace_reg[0]_rep_6 ;
  output \replace_reg[0]_rep_7 ;
  output \replace_reg[0]_rep_8 ;
  output \replace_reg[0]_rep_9 ;
  output \replace_reg[0]_rep_10 ;
  output \replace_reg[0]_rep_11 ;
  output \replace_reg[0]_rep_12 ;
  output \replace_reg[0]_rep_13 ;
  output \replace_reg[0]_rep_14 ;
  output \replace_reg[0]_rep_15 ;
  output \replace_reg[0]_rep_16 ;
  output \replace_reg[0]_rep_17 ;
  output \replace_reg[0]_rep_18 ;
  output \replace_reg[0]_rep_19 ;
  output \replace_reg[0]_rep_20 ;
  output \replace_reg[0]_rep_21 ;
  output \replace_reg[0]_rep_22 ;
  output \replace_reg[0]_rep_23 ;
  output \replace_reg[0]_rep_24 ;
  output \replace_reg[0]_rep_25 ;
  output \replace_reg[0]_rep_26 ;
  output \replace_reg[0]_rep_27 ;
  output \replace_reg[0]_rep_28 ;
  output \replace_reg[0]_rep_29 ;
  output \replace_reg[0]_rep_30 ;
  output \replace_reg[0]_rep_31 ;
  output \replace_reg[0]_rep_32 ;
  output \replace_reg[0]_rep_33 ;
  output \replace_reg[0]_rep_34 ;
  output \replace_reg[0]_rep_35 ;
  output \replace_reg[0]_rep_36 ;
  output \replace_reg[0]_rep_37 ;
  output \replace_reg[0]_rep_38 ;
  output \replace_reg[0]_rep_39 ;
  output \replace_reg[0]_rep_40 ;
  output \replace_reg[0]_rep_41 ;
  output \replace_reg[0]_rep_42 ;
  output \replace_reg[0]_rep_43 ;
  output \replace_reg[0]_rep_44 ;
  output \replace_reg[0]_rep_45 ;
  output \replace_reg[0]_rep_46 ;
  output \replace_reg[0]_rep_47 ;
  output \replace_reg[0]_rep_48 ;
  output \replace_reg[0]_rep_49 ;
  output \replace_reg[0]_rep_50 ;
  output \replace_reg[0]_rep_51 ;
  output \replace_reg[0]_rep_52 ;
  output \replace_reg[0]_rep_53 ;
  output \replace_reg[0]_rep_54 ;
  output \replace_reg[0]_rep_55 ;
  output \replace_reg[0]_rep_56 ;
  output \replace_reg[0]_rep_57 ;
  output \replace_reg[0]_rep_58 ;
  output \replace_reg[0]_rep_59 ;
  output \replace_reg[0]_rep_60 ;
  output \replace_reg[0]_rep_61 ;
  output \replace_reg[0]_rep_62 ;
  output \replace_reg[0] ;
  output \replace_reg[0]_0 ;
  output \replace_reg[0]_1 ;
  output \replace_reg[0]_2 ;
  output \replace_reg[0]_3 ;
  output \replace_reg[0]_4 ;
  output \replace_reg[0]_5 ;
  output \replace_reg[0]_6 ;
  output \replace_reg[0]_7 ;
  output \replace_reg[0]_8 ;
  output \replace_reg[0]_9 ;
  output \replace_reg[0]_10 ;
  output \replace_reg[0]_11 ;
  output \replace_reg[0]_12 ;
  output \replace_reg[0]_13 ;
  output \replace_reg[0]_14 ;
  output \replace_reg[0]_15 ;
  output \replace_reg[0]_16 ;
  output \replace_reg[0]_17 ;
  output \replace_reg[0]_18 ;
  output \replace_reg[0]_19 ;
  output \replace_reg[0]_20 ;
  output \replace_reg[0]_21 ;
  output \replace_reg[0]_22 ;
  output \replace_reg[0]_23 ;
  output \replace_reg[0]_24 ;
  output \replace_reg[0]_25 ;
  output \replace_reg[0]_26 ;
  output \replace_reg[0]_27 ;
  output \replace_reg[0]_28 ;
  output \replace_reg[0]_29 ;
  output \replace_reg[0]_30 ;
  output \replace_reg[0]_31 ;
  output \replace_reg[0]_32 ;
  output \replace_reg[0]_33 ;
  output \replace_reg[0]_34 ;
  output \replace_reg[0]_35 ;
  output \replace_reg[0]_36 ;
  output \replace_reg[0]_37 ;
  output \replace_reg[0]_38 ;
  output \replace_reg[0]_39 ;
  output \replace_reg[0]_40 ;
  output \replace_reg[0]_41 ;
  output \replace_reg[0]_42 ;
  output \replace_reg[0]_43 ;
  output \replace_reg[0]_44 ;
  output \replace_reg[0]_45 ;
  output \replace_reg[0]_46 ;
  output \replace_reg[0]_47 ;
  output \replace_reg[0]_48 ;
  output \replace_reg[0]_49 ;
  output \replace_reg[0]_50 ;
  output \replace_reg[0]_51 ;
  output \replace_reg[0]_52 ;
  output \replace_reg[0]_53 ;
  output \replace_reg[0]_54 ;
  output \replace_reg[0]_55 ;
  output \replace_reg[0]_56 ;
  output \replace_reg[0]_57 ;
  output \replace_reg[0]_58 ;
  output \replace_reg[0]_59 ;
  output \replace_reg[0]_60 ;
  output \replace_reg[0]_61 ;
  output \replace_reg[0]_62 ;
  output [0:0]S;
  output [6:0]A;
  output [24:0]\pc_reg[31]_0 ;
  output [0:0]\pc_reg[3]_rep_0 ;
  output [30:0]\pc_reg[31]_1 ;
  output [0:0]addr;
  input rst;
  input enable_pc_reg_0;
  input EXCLK_IBUF_BUFG;
  input assigned_reg_1;
  input \valid_reg[0] ;
  input [255:0]valid;
  input \valid_reg[64] ;
  input \valid_reg[128] ;
  input \valid_reg[192] ;
  input flush_if;
  input [0:0]E;
  input [30:0]D;
  input [30:0]\pc_reg[31]_2 ;
  input \pc_reg[2]_rep_0 ;
  input \pc_reg[2]_rep__0_0 ;
  input \pc_reg[3]_rep_1 ;

  wire [6:0]A;
  wire [30:0]D;
  wire [0:0]E;
  wire EXCLK_IBUF_BUFG;
  wire [30:0]Q;
  wire [0:0]S;
  wire [0:0]addr;
  wire assigned_reg_0;
  wire assigned_reg_1;
  wire enable_pc;
  wire enable_pc_reg_0;
  wire flush_if;
  wire [30:0]npc0;
  wire npc0_carry__0_n_0;
  wire npc0_carry__0_n_1;
  wire npc0_carry__0_n_2;
  wire npc0_carry__0_n_3;
  wire npc0_carry__1_n_0;
  wire npc0_carry__1_n_1;
  wire npc0_carry__1_n_2;
  wire npc0_carry__1_n_3;
  wire npc0_carry__2_n_0;
  wire npc0_carry__2_n_1;
  wire npc0_carry__2_n_2;
  wire npc0_carry__2_n_3;
  wire npc0_carry__3_n_0;
  wire npc0_carry__3_n_1;
  wire npc0_carry__3_n_2;
  wire npc0_carry__3_n_3;
  wire npc0_carry__4_n_0;
  wire npc0_carry__4_n_1;
  wire npc0_carry__4_n_2;
  wire npc0_carry__4_n_3;
  wire npc0_carry__5_n_0;
  wire npc0_carry__5_n_1;
  wire npc0_carry__5_n_2;
  wire npc0_carry__5_n_3;
  wire npc0_carry__6_n_2;
  wire npc0_carry__6_n_3;
  wire npc0_carry_i_1_n_0;
  wire npc0_carry_n_0;
  wire npc0_carry_n_1;
  wire npc0_carry_n_2;
  wire npc0_carry_n_3;
  wire \pc_reg[2]_rep_0 ;
  wire \pc_reg[2]_rep__0_0 ;
  wire [24:0]\pc_reg[31]_0 ;
  wire [30:0]\pc_reg[31]_1 ;
  wire [30:0]\pc_reg[31]_2 ;
  wire [0:0]\pc_reg[3]_rep_0 ;
  wire \pc_reg[3]_rep_1 ;
  wire \replace_reg[0] ;
  wire \replace_reg[0]_0 ;
  wire \replace_reg[0]_1 ;
  wire \replace_reg[0]_10 ;
  wire \replace_reg[0]_11 ;
  wire \replace_reg[0]_12 ;
  wire \replace_reg[0]_13 ;
  wire \replace_reg[0]_14 ;
  wire \replace_reg[0]_15 ;
  wire \replace_reg[0]_16 ;
  wire \replace_reg[0]_17 ;
  wire \replace_reg[0]_18 ;
  wire \replace_reg[0]_19 ;
  wire \replace_reg[0]_2 ;
  wire \replace_reg[0]_20 ;
  wire \replace_reg[0]_21 ;
  wire \replace_reg[0]_22 ;
  wire \replace_reg[0]_23 ;
  wire \replace_reg[0]_24 ;
  wire \replace_reg[0]_25 ;
  wire \replace_reg[0]_26 ;
  wire \replace_reg[0]_27 ;
  wire \replace_reg[0]_28 ;
  wire \replace_reg[0]_29 ;
  wire \replace_reg[0]_3 ;
  wire \replace_reg[0]_30 ;
  wire \replace_reg[0]_31 ;
  wire \replace_reg[0]_32 ;
  wire \replace_reg[0]_33 ;
  wire \replace_reg[0]_34 ;
  wire \replace_reg[0]_35 ;
  wire \replace_reg[0]_36 ;
  wire \replace_reg[0]_37 ;
  wire \replace_reg[0]_38 ;
  wire \replace_reg[0]_39 ;
  wire \replace_reg[0]_4 ;
  wire \replace_reg[0]_40 ;
  wire \replace_reg[0]_41 ;
  wire \replace_reg[0]_42 ;
  wire \replace_reg[0]_43 ;
  wire \replace_reg[0]_44 ;
  wire \replace_reg[0]_45 ;
  wire \replace_reg[0]_46 ;
  wire \replace_reg[0]_47 ;
  wire \replace_reg[0]_48 ;
  wire \replace_reg[0]_49 ;
  wire \replace_reg[0]_5 ;
  wire \replace_reg[0]_50 ;
  wire \replace_reg[0]_51 ;
  wire \replace_reg[0]_52 ;
  wire \replace_reg[0]_53 ;
  wire \replace_reg[0]_54 ;
  wire \replace_reg[0]_55 ;
  wire \replace_reg[0]_56 ;
  wire \replace_reg[0]_57 ;
  wire \replace_reg[0]_58 ;
  wire \replace_reg[0]_59 ;
  wire \replace_reg[0]_6 ;
  wire \replace_reg[0]_60 ;
  wire \replace_reg[0]_61 ;
  wire \replace_reg[0]_62 ;
  wire \replace_reg[0]_7 ;
  wire \replace_reg[0]_8 ;
  wire \replace_reg[0]_9 ;
  wire \replace_reg[0]_rep ;
  wire \replace_reg[0]_rep_0 ;
  wire \replace_reg[0]_rep_1 ;
  wire \replace_reg[0]_rep_10 ;
  wire \replace_reg[0]_rep_11 ;
  wire \replace_reg[0]_rep_12 ;
  wire \replace_reg[0]_rep_13 ;
  wire \replace_reg[0]_rep_14 ;
  wire \replace_reg[0]_rep_15 ;
  wire \replace_reg[0]_rep_16 ;
  wire \replace_reg[0]_rep_17 ;
  wire \replace_reg[0]_rep_18 ;
  wire \replace_reg[0]_rep_19 ;
  wire \replace_reg[0]_rep_2 ;
  wire \replace_reg[0]_rep_20 ;
  wire \replace_reg[0]_rep_21 ;
  wire \replace_reg[0]_rep_22 ;
  wire \replace_reg[0]_rep_23 ;
  wire \replace_reg[0]_rep_24 ;
  wire \replace_reg[0]_rep_25 ;
  wire \replace_reg[0]_rep_26 ;
  wire \replace_reg[0]_rep_27 ;
  wire \replace_reg[0]_rep_28 ;
  wire \replace_reg[0]_rep_29 ;
  wire \replace_reg[0]_rep_3 ;
  wire \replace_reg[0]_rep_30 ;
  wire \replace_reg[0]_rep_31 ;
  wire \replace_reg[0]_rep_32 ;
  wire \replace_reg[0]_rep_33 ;
  wire \replace_reg[0]_rep_34 ;
  wire \replace_reg[0]_rep_35 ;
  wire \replace_reg[0]_rep_36 ;
  wire \replace_reg[0]_rep_37 ;
  wire \replace_reg[0]_rep_38 ;
  wire \replace_reg[0]_rep_39 ;
  wire \replace_reg[0]_rep_4 ;
  wire \replace_reg[0]_rep_40 ;
  wire \replace_reg[0]_rep_41 ;
  wire \replace_reg[0]_rep_42 ;
  wire \replace_reg[0]_rep_43 ;
  wire \replace_reg[0]_rep_44 ;
  wire \replace_reg[0]_rep_45 ;
  wire \replace_reg[0]_rep_46 ;
  wire \replace_reg[0]_rep_47 ;
  wire \replace_reg[0]_rep_48 ;
  wire \replace_reg[0]_rep_49 ;
  wire \replace_reg[0]_rep_5 ;
  wire \replace_reg[0]_rep_50 ;
  wire \replace_reg[0]_rep_51 ;
  wire \replace_reg[0]_rep_52 ;
  wire \replace_reg[0]_rep_53 ;
  wire \replace_reg[0]_rep_54 ;
  wire \replace_reg[0]_rep_55 ;
  wire \replace_reg[0]_rep_56 ;
  wire \replace_reg[0]_rep_57 ;
  wire \replace_reg[0]_rep_58 ;
  wire \replace_reg[0]_rep_59 ;
  wire \replace_reg[0]_rep_6 ;
  wire \replace_reg[0]_rep_60 ;
  wire \replace_reg[0]_rep_61 ;
  wire \replace_reg[0]_rep_62 ;
  wire \replace_reg[0]_rep_7 ;
  wire \replace_reg[0]_rep_8 ;
  wire \replace_reg[0]_rep_9 ;
  wire \replace_reg[0]_rep__0 ;
  wire \replace_reg[0]_rep__0_0 ;
  wire \replace_reg[0]_rep__0_1 ;
  wire \replace_reg[0]_rep__0_10 ;
  wire \replace_reg[0]_rep__0_11 ;
  wire \replace_reg[0]_rep__0_12 ;
  wire \replace_reg[0]_rep__0_13 ;
  wire \replace_reg[0]_rep__0_14 ;
  wire \replace_reg[0]_rep__0_15 ;
  wire \replace_reg[0]_rep__0_16 ;
  wire \replace_reg[0]_rep__0_17 ;
  wire \replace_reg[0]_rep__0_18 ;
  wire \replace_reg[0]_rep__0_19 ;
  wire \replace_reg[0]_rep__0_2 ;
  wire \replace_reg[0]_rep__0_20 ;
  wire \replace_reg[0]_rep__0_21 ;
  wire \replace_reg[0]_rep__0_22 ;
  wire \replace_reg[0]_rep__0_23 ;
  wire \replace_reg[0]_rep__0_24 ;
  wire \replace_reg[0]_rep__0_25 ;
  wire \replace_reg[0]_rep__0_26 ;
  wire \replace_reg[0]_rep__0_27 ;
  wire \replace_reg[0]_rep__0_28 ;
  wire \replace_reg[0]_rep__0_29 ;
  wire \replace_reg[0]_rep__0_3 ;
  wire \replace_reg[0]_rep__0_30 ;
  wire \replace_reg[0]_rep__0_31 ;
  wire \replace_reg[0]_rep__0_32 ;
  wire \replace_reg[0]_rep__0_33 ;
  wire \replace_reg[0]_rep__0_34 ;
  wire \replace_reg[0]_rep__0_35 ;
  wire \replace_reg[0]_rep__0_36 ;
  wire \replace_reg[0]_rep__0_37 ;
  wire \replace_reg[0]_rep__0_38 ;
  wire \replace_reg[0]_rep__0_39 ;
  wire \replace_reg[0]_rep__0_4 ;
  wire \replace_reg[0]_rep__0_40 ;
  wire \replace_reg[0]_rep__0_41 ;
  wire \replace_reg[0]_rep__0_42 ;
  wire \replace_reg[0]_rep__0_43 ;
  wire \replace_reg[0]_rep__0_44 ;
  wire \replace_reg[0]_rep__0_45 ;
  wire \replace_reg[0]_rep__0_46 ;
  wire \replace_reg[0]_rep__0_47 ;
  wire \replace_reg[0]_rep__0_48 ;
  wire \replace_reg[0]_rep__0_49 ;
  wire \replace_reg[0]_rep__0_5 ;
  wire \replace_reg[0]_rep__0_50 ;
  wire \replace_reg[0]_rep__0_51 ;
  wire \replace_reg[0]_rep__0_52 ;
  wire \replace_reg[0]_rep__0_53 ;
  wire \replace_reg[0]_rep__0_54 ;
  wire \replace_reg[0]_rep__0_55 ;
  wire \replace_reg[0]_rep__0_56 ;
  wire \replace_reg[0]_rep__0_57 ;
  wire \replace_reg[0]_rep__0_58 ;
  wire \replace_reg[0]_rep__0_59 ;
  wire \replace_reg[0]_rep__0_6 ;
  wire \replace_reg[0]_rep__0_60 ;
  wire \replace_reg[0]_rep__0_61 ;
  wire \replace_reg[0]_rep__0_62 ;
  wire \replace_reg[0]_rep__0_7 ;
  wire \replace_reg[0]_rep__0_8 ;
  wire \replace_reg[0]_rep__0_9 ;
  wire \replace_reg[0]_rep__1 ;
  wire \replace_reg[0]_rep__1_0 ;
  wire \replace_reg[0]_rep__1_1 ;
  wire \replace_reg[0]_rep__1_10 ;
  wire \replace_reg[0]_rep__1_11 ;
  wire \replace_reg[0]_rep__1_12 ;
  wire \replace_reg[0]_rep__1_13 ;
  wire \replace_reg[0]_rep__1_14 ;
  wire \replace_reg[0]_rep__1_15 ;
  wire \replace_reg[0]_rep__1_16 ;
  wire \replace_reg[0]_rep__1_17 ;
  wire \replace_reg[0]_rep__1_18 ;
  wire \replace_reg[0]_rep__1_19 ;
  wire \replace_reg[0]_rep__1_2 ;
  wire \replace_reg[0]_rep__1_20 ;
  wire \replace_reg[0]_rep__1_21 ;
  wire \replace_reg[0]_rep__1_22 ;
  wire \replace_reg[0]_rep__1_23 ;
  wire \replace_reg[0]_rep__1_24 ;
  wire \replace_reg[0]_rep__1_25 ;
  wire \replace_reg[0]_rep__1_26 ;
  wire \replace_reg[0]_rep__1_27 ;
  wire \replace_reg[0]_rep__1_28 ;
  wire \replace_reg[0]_rep__1_29 ;
  wire \replace_reg[0]_rep__1_3 ;
  wire \replace_reg[0]_rep__1_30 ;
  wire \replace_reg[0]_rep__1_31 ;
  wire \replace_reg[0]_rep__1_32 ;
  wire \replace_reg[0]_rep__1_33 ;
  wire \replace_reg[0]_rep__1_34 ;
  wire \replace_reg[0]_rep__1_35 ;
  wire \replace_reg[0]_rep__1_36 ;
  wire \replace_reg[0]_rep__1_37 ;
  wire \replace_reg[0]_rep__1_38 ;
  wire \replace_reg[0]_rep__1_39 ;
  wire \replace_reg[0]_rep__1_4 ;
  wire \replace_reg[0]_rep__1_40 ;
  wire \replace_reg[0]_rep__1_41 ;
  wire \replace_reg[0]_rep__1_42 ;
  wire \replace_reg[0]_rep__1_43 ;
  wire \replace_reg[0]_rep__1_44 ;
  wire \replace_reg[0]_rep__1_45 ;
  wire \replace_reg[0]_rep__1_46 ;
  wire \replace_reg[0]_rep__1_47 ;
  wire \replace_reg[0]_rep__1_48 ;
  wire \replace_reg[0]_rep__1_49 ;
  wire \replace_reg[0]_rep__1_5 ;
  wire \replace_reg[0]_rep__1_50 ;
  wire \replace_reg[0]_rep__1_51 ;
  wire \replace_reg[0]_rep__1_52 ;
  wire \replace_reg[0]_rep__1_53 ;
  wire \replace_reg[0]_rep__1_54 ;
  wire \replace_reg[0]_rep__1_55 ;
  wire \replace_reg[0]_rep__1_56 ;
  wire \replace_reg[0]_rep__1_57 ;
  wire \replace_reg[0]_rep__1_58 ;
  wire \replace_reg[0]_rep__1_59 ;
  wire \replace_reg[0]_rep__1_6 ;
  wire \replace_reg[0]_rep__1_60 ;
  wire \replace_reg[0]_rep__1_61 ;
  wire \replace_reg[0]_rep__1_62 ;
  wire \replace_reg[0]_rep__1_7 ;
  wire \replace_reg[0]_rep__1_8 ;
  wire \replace_reg[0]_rep__1_9 ;
  wire rst;
  wire [255:0]valid;
  wire \valid[111]_i_2_n_0 ;
  wire \valid[127]_i_2_n_0 ;
  wire \valid[143]_i_2_n_0 ;
  wire \valid[159]_i_2_n_0 ;
  wire \valid[15]_i_2_n_0 ;
  wire \valid[175]_i_2_n_0 ;
  wire \valid[191]_i_2_n_0 ;
  wire \valid[207]_i_2_n_0 ;
  wire \valid[223]_i_2_n_0 ;
  wire \valid[239]_i_2_n_0 ;
  wire \valid[240]_i_2_n_0 ;
  wire \valid[241]_i_2_n_0 ;
  wire \valid[242]_i_2_n_0 ;
  wire \valid[243]_i_2_n_0 ;
  wire \valid[244]_i_2_n_0 ;
  wire \valid[245]_i_2_n_0 ;
  wire \valid[246]_i_2_n_0 ;
  wire \valid[247]_i_2_n_0 ;
  wire \valid[248]_i_2_n_0 ;
  wire \valid[249]_i_2_n_0 ;
  wire \valid[250]_i_2_n_0 ;
  wire \valid[251]_i_2_n_0 ;
  wire \valid[252]_i_2_n_0 ;
  wire \valid[253]_i_2_n_0 ;
  wire \valid[254]_i_2_n_0 ;
  wire \valid[255]_i_2_n_0 ;
  wire \valid[255]_i_3_n_0 ;
  wire \valid[31]_i_2_n_0 ;
  wire \valid[47]_i_2_n_0 ;
  wire \valid[63]_i_2_n_0 ;
  wire \valid[79]_i_2_n_0 ;
  wire \valid[95]_i_2_n_0 ;
  wire \valid_reg[0] ;
  wire \valid_reg[128] ;
  wire \valid_reg[192] ;
  wire \valid_reg[64] ;
  wire [3:2]NLW_npc0_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_npc0_carry__6_O_UNCONNECTED;

  FDRE #(
    .INIT(1'b0)) 
    assigned_reg
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(assigned_reg_1),
        .Q(assigned_reg_0),
        .R(rst));
  FDSE #(
    .INIT(1'b1)) 
    enable_pc_reg
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(enable_pc_reg_0),
        .Q(enable_pc),
        .S(rst));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \id_pc[10]_i_1 
       (.I0(\pc_reg[31]_0 [3]),
        .I1(flush_if),
        .O(\pc_reg[31]_1 [9]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \id_pc[11]_i_1 
       (.I0(\pc_reg[31]_0 [4]),
        .I1(flush_if),
        .O(\pc_reg[31]_1 [10]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \id_pc[12]_i_1 
       (.I0(\pc_reg[31]_0 [5]),
        .I1(flush_if),
        .O(\pc_reg[31]_1 [11]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \id_pc[13]_i_1 
       (.I0(\pc_reg[31]_0 [6]),
        .I1(flush_if),
        .O(\pc_reg[31]_1 [12]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \id_pc[14]_i_1 
       (.I0(\pc_reg[31]_0 [7]),
        .I1(flush_if),
        .O(\pc_reg[31]_1 [13]));
  LUT2 #(
    .INIT(4'h2)) 
    \id_pc[15]_i_1 
       (.I0(\pc_reg[31]_0 [8]),
        .I1(flush_if),
        .O(\pc_reg[31]_1 [14]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \id_pc[16]_i_1 
       (.I0(\pc_reg[31]_0 [9]),
        .I1(flush_if),
        .O(\pc_reg[31]_1 [15]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \id_pc[17]_i_1 
       (.I0(\pc_reg[31]_0 [10]),
        .I1(flush_if),
        .O(\pc_reg[31]_1 [16]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \id_pc[18]_i_1 
       (.I0(\pc_reg[31]_0 [11]),
        .I1(flush_if),
        .O(\pc_reg[31]_1 [17]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \id_pc[19]_i_1 
       (.I0(\pc_reg[31]_0 [12]),
        .I1(flush_if),
        .O(\pc_reg[31]_1 [18]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \id_pc[1]_i_1 
       (.I0(\pc_reg[31]_0 [0]),
        .I1(flush_if),
        .O(\pc_reg[31]_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \id_pc[20]_i_1 
       (.I0(\pc_reg[31]_0 [13]),
        .I1(flush_if),
        .O(\pc_reg[31]_1 [19]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \id_pc[21]_i_1 
       (.I0(\pc_reg[31]_0 [14]),
        .I1(flush_if),
        .O(\pc_reg[31]_1 [20]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \id_pc[22]_i_1 
       (.I0(\pc_reg[31]_0 [15]),
        .I1(flush_if),
        .O(\pc_reg[31]_1 [21]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \id_pc[23]_i_1 
       (.I0(\pc_reg[31]_0 [16]),
        .I1(flush_if),
        .O(\pc_reg[31]_1 [22]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \id_pc[24]_i_1 
       (.I0(\pc_reg[31]_0 [17]),
        .I1(flush_if),
        .O(\pc_reg[31]_1 [23]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \id_pc[25]_i_1 
       (.I0(\pc_reg[31]_0 [18]),
        .I1(flush_if),
        .O(\pc_reg[31]_1 [24]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \id_pc[26]_i_1 
       (.I0(\pc_reg[31]_0 [19]),
        .I1(flush_if),
        .O(\pc_reg[31]_1 [25]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \id_pc[27]_i_1 
       (.I0(\pc_reg[31]_0 [20]),
        .I1(flush_if),
        .O(\pc_reg[31]_1 [26]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \id_pc[28]_i_1 
       (.I0(\pc_reg[31]_0 [21]),
        .I1(flush_if),
        .O(\pc_reg[31]_1 [27]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \id_pc[29]_i_1 
       (.I0(\pc_reg[31]_0 [22]),
        .I1(flush_if),
        .O(\pc_reg[31]_1 [28]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \id_pc[2]_i_1 
       (.I0(A[0]),
        .I1(flush_if),
        .O(\pc_reg[31]_1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \id_pc[30]_i_1 
       (.I0(\pc_reg[31]_0 [23]),
        .I1(flush_if),
        .O(\pc_reg[31]_1 [29]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \id_pc[31]_i_1 
       (.I0(\pc_reg[31]_0 [24]),
        .I1(flush_if),
        .O(\pc_reg[31]_1 [30]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \id_pc[3]_i_1 
       (.I0(\pc_reg[31]_0 [2]),
        .I1(flush_if),
        .O(\pc_reg[31]_1 [2]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \id_pc[4]_i_1 
       (.I0(A[1]),
        .I1(flush_if),
        .O(\pc_reg[31]_1 [3]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \id_pc[5]_i_1 
       (.I0(A[2]),
        .I1(flush_if),
        .O(\pc_reg[31]_1 [4]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \id_pc[6]_i_1 
       (.I0(A[3]),
        .I1(flush_if),
        .O(\pc_reg[31]_1 [5]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \id_pc[7]_i_1 
       (.I0(A[4]),
        .I1(flush_if),
        .O(\pc_reg[31]_1 [6]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \id_pc[8]_i_1 
       (.I0(A[5]),
        .I1(flush_if),
        .O(\pc_reg[31]_1 [7]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \id_pc[9]_i_1 
       (.I0(A[6]),
        .I1(flush_if),
        .O(\pc_reg[31]_1 [8]));
  CARRY4 npc0_carry
       (.CI(1'b0),
        .CO({npc0_carry_n_0,npc0_carry_n_1,npc0_carry_n_2,npc0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,Q[1],1'b0}),
        .O(npc0[3:0]),
        .S({Q[3:2],npc0_carry_i_1_n_0,Q[0]}));
  CARRY4 npc0_carry__0
       (.CI(npc0_carry_n_0),
        .CO({npc0_carry__0_n_0,npc0_carry__0_n_1,npc0_carry__0_n_2,npc0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(npc0[7:4]),
        .S(Q[7:4]));
  CARRY4 npc0_carry__1
       (.CI(npc0_carry__0_n_0),
        .CO({npc0_carry__1_n_0,npc0_carry__1_n_1,npc0_carry__1_n_2,npc0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(npc0[11:8]),
        .S(Q[11:8]));
  CARRY4 npc0_carry__2
       (.CI(npc0_carry__1_n_0),
        .CO({npc0_carry__2_n_0,npc0_carry__2_n_1,npc0_carry__2_n_2,npc0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(npc0[15:12]),
        .S(Q[15:12]));
  CARRY4 npc0_carry__3
       (.CI(npc0_carry__2_n_0),
        .CO({npc0_carry__3_n_0,npc0_carry__3_n_1,npc0_carry__3_n_2,npc0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(npc0[19:16]),
        .S(Q[19:16]));
  CARRY4 npc0_carry__4
       (.CI(npc0_carry__3_n_0),
        .CO({npc0_carry__4_n_0,npc0_carry__4_n_1,npc0_carry__4_n_2,npc0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(npc0[23:20]),
        .S(Q[23:20]));
  CARRY4 npc0_carry__5
       (.CI(npc0_carry__4_n_0),
        .CO({npc0_carry__5_n_0,npc0_carry__5_n_1,npc0_carry__5_n_2,npc0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(npc0[27:24]),
        .S(Q[27:24]));
  CARRY4 npc0_carry__6
       (.CI(npc0_carry__5_n_0),
        .CO({NLW_npc0_carry__6_CO_UNCONNECTED[3:2],npc0_carry__6_n_2,npc0_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_npc0_carry__6_O_UNCONNECTED[3],npc0[30:28]}),
        .S({1'b0,Q[30:28]}));
  LUT1 #(
    .INIT(2'h1)) 
    npc0_carry_i_1
       (.I0(Q[1]),
        .O(npc0_carry_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \npc_reg[10] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(E),
        .D(D[9]),
        .Q(Q[9]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \npc_reg[11] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(E),
        .D(D[10]),
        .Q(Q[10]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \npc_reg[12] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(E),
        .D(D[11]),
        .Q(Q[11]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \npc_reg[13] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(E),
        .D(D[12]),
        .Q(Q[12]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \npc_reg[14] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(E),
        .D(D[13]),
        .Q(Q[13]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \npc_reg[15] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(E),
        .D(D[14]),
        .Q(Q[14]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \npc_reg[16] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(E),
        .D(D[15]),
        .Q(Q[15]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \npc_reg[17] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(E),
        .D(D[16]),
        .Q(Q[16]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \npc_reg[18] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(E),
        .D(D[17]),
        .Q(Q[17]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \npc_reg[19] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(E),
        .D(D[18]),
        .Q(Q[18]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \npc_reg[1] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(E),
        .D(D[0]),
        .Q(Q[0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \npc_reg[20] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(E),
        .D(D[19]),
        .Q(Q[19]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \npc_reg[21] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(E),
        .D(D[20]),
        .Q(Q[20]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \npc_reg[22] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(E),
        .D(D[21]),
        .Q(Q[21]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \npc_reg[23] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(E),
        .D(D[22]),
        .Q(Q[22]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \npc_reg[24] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(E),
        .D(D[23]),
        .Q(Q[23]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \npc_reg[25] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(E),
        .D(D[24]),
        .Q(Q[24]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \npc_reg[26] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(E),
        .D(D[25]),
        .Q(Q[25]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \npc_reg[27] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(E),
        .D(D[26]),
        .Q(Q[26]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \npc_reg[28] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(E),
        .D(D[27]),
        .Q(Q[27]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \npc_reg[29] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(E),
        .D(D[28]),
        .Q(Q[28]),
        .R(rst));
  FDSE #(
    .INIT(1'b1)) 
    \npc_reg[2] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(E),
        .D(D[1]),
        .Q(Q[1]),
        .S(rst));
  FDRE #(
    .INIT(1'b0)) 
    \npc_reg[30] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(E),
        .D(D[29]),
        .Q(Q[29]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \npc_reg[31] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(E),
        .D(D[30]),
        .Q(Q[30]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \npc_reg[3] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(E),
        .D(D[2]),
        .Q(Q[2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \npc_reg[4] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(E),
        .D(D[3]),
        .Q(Q[3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \npc_reg[5] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(E),
        .D(D[4]),
        .Q(Q[4]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \npc_reg[6] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(E),
        .D(D[5]),
        .Q(Q[5]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \npc_reg[7] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(E),
        .D(D[6]),
        .Q(Q[6]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \npc_reg[8] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(E),
        .D(D[7]),
        .Q(Q[7]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \npc_reg[9] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(E),
        .D(D[8]),
        .Q(Q[8]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \pc_reg[10] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(enable_pc_reg_0),
        .D(\pc_reg[31]_2 [9]),
        .Q(\pc_reg[31]_0 [3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \pc_reg[11] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(enable_pc_reg_0),
        .D(\pc_reg[31]_2 [10]),
        .Q(\pc_reg[31]_0 [4]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \pc_reg[12] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(enable_pc_reg_0),
        .D(\pc_reg[31]_2 [11]),
        .Q(\pc_reg[31]_0 [5]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \pc_reg[13] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(enable_pc_reg_0),
        .D(\pc_reg[31]_2 [12]),
        .Q(\pc_reg[31]_0 [6]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \pc_reg[14] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(enable_pc_reg_0),
        .D(\pc_reg[31]_2 [13]),
        .Q(\pc_reg[31]_0 [7]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \pc_reg[15] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(enable_pc_reg_0),
        .D(\pc_reg[31]_2 [14]),
        .Q(\pc_reg[31]_0 [8]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \pc_reg[16] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(enable_pc_reg_0),
        .D(\pc_reg[31]_2 [15]),
        .Q(\pc_reg[31]_0 [9]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \pc_reg[17] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(enable_pc_reg_0),
        .D(\pc_reg[31]_2 [16]),
        .Q(\pc_reg[31]_0 [10]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \pc_reg[18] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(enable_pc_reg_0),
        .D(\pc_reg[31]_2 [17]),
        .Q(\pc_reg[31]_0 [11]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \pc_reg[19] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(enable_pc_reg_0),
        .D(\pc_reg[31]_2 [18]),
        .Q(\pc_reg[31]_0 [12]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \pc_reg[1] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(enable_pc_reg_0),
        .D(\pc_reg[31]_2 [0]),
        .Q(\pc_reg[31]_0 [0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \pc_reg[20] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(enable_pc_reg_0),
        .D(\pc_reg[31]_2 [19]),
        .Q(\pc_reg[31]_0 [13]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \pc_reg[21] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(enable_pc_reg_0),
        .D(\pc_reg[31]_2 [20]),
        .Q(\pc_reg[31]_0 [14]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \pc_reg[22] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(enable_pc_reg_0),
        .D(\pc_reg[31]_2 [21]),
        .Q(\pc_reg[31]_0 [15]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \pc_reg[23] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(enable_pc_reg_0),
        .D(\pc_reg[31]_2 [22]),
        .Q(\pc_reg[31]_0 [16]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \pc_reg[24] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(enable_pc_reg_0),
        .D(\pc_reg[31]_2 [23]),
        .Q(\pc_reg[31]_0 [17]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \pc_reg[25] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(enable_pc_reg_0),
        .D(\pc_reg[31]_2 [24]),
        .Q(\pc_reg[31]_0 [18]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \pc_reg[26] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(enable_pc_reg_0),
        .D(\pc_reg[31]_2 [25]),
        .Q(\pc_reg[31]_0 [19]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \pc_reg[27] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(enable_pc_reg_0),
        .D(\pc_reg[31]_2 [26]),
        .Q(\pc_reg[31]_0 [20]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \pc_reg[28] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(enable_pc_reg_0),
        .D(\pc_reg[31]_2 [27]),
        .Q(\pc_reg[31]_0 [21]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \pc_reg[29] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(enable_pc_reg_0),
        .D(\pc_reg[31]_2 [28]),
        .Q(\pc_reg[31]_0 [22]),
        .R(rst));
  (* ORIG_CELL_NAME = "pc_reg[2]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \pc_reg[2] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(enable_pc_reg_0),
        .D(\pc_reg[31]_2 [1]),
        .Q(\pc_reg[31]_0 [1]),
        .R(rst));
  (* ORIG_CELL_NAME = "pc_reg[2]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \pc_reg[2]_rep 
       (.C(EXCLK_IBUF_BUFG),
        .CE(enable_pc_reg_0),
        .D(\pc_reg[2]_rep_0 ),
        .Q(addr),
        .R(rst));
  (* ORIG_CELL_NAME = "pc_reg[2]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \pc_reg[2]_rep__0 
       (.C(EXCLK_IBUF_BUFG),
        .CE(enable_pc_reg_0),
        .D(\pc_reg[2]_rep__0_0 ),
        .Q(A[0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \pc_reg[30] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(enable_pc_reg_0),
        .D(\pc_reg[31]_2 [29]),
        .Q(\pc_reg[31]_0 [23]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \pc_reg[31] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(enable_pc_reg_0),
        .D(\pc_reg[31]_2 [30]),
        .Q(\pc_reg[31]_0 [24]),
        .R(rst));
  (* ORIG_CELL_NAME = "pc_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \pc_reg[3] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(enable_pc_reg_0),
        .D(\pc_reg[31]_2 [2]),
        .Q(\pc_reg[31]_0 [2]),
        .R(rst));
  (* ORIG_CELL_NAME = "pc_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \pc_reg[3]_rep 
       (.C(EXCLK_IBUF_BUFG),
        .CE(enable_pc_reg_0),
        .D(\pc_reg[3]_rep_1 ),
        .Q(\pc_reg[3]_rep_0 ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \pc_reg[4] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(enable_pc_reg_0),
        .D(\pc_reg[31]_2 [3]),
        .Q(A[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \pc_reg[5] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(enable_pc_reg_0),
        .D(\pc_reg[31]_2 [4]),
        .Q(A[2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \pc_reg[6] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(enable_pc_reg_0),
        .D(\pc_reg[31]_2 [5]),
        .Q(A[3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \pc_reg[7] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(enable_pc_reg_0),
        .D(\pc_reg[31]_2 [6]),
        .Q(A[4]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \pc_reg[8] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(enable_pc_reg_0),
        .D(\pc_reg[31]_2 [7]),
        .Q(A[5]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \pc_reg[9] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(enable_pc_reg_0),
        .D(\pc_reg[31]_2 [8]),
        .Q(A[6]),
        .R(rst));
  LUT1 #(
    .INIT(2'h1)) 
    prediction0_carry_i_1
       (.I0(A[0]),
        .O(S));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[0]_i_1 
       (.I0(\valid[15]_i_2_n_0 ),
        .I1(\valid[240]_i_2_n_0 ),
        .I2(\valid_reg[0] ),
        .I3(valid[0]),
        .O(\replace_reg[0]_rep__1 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[100]_i_1 
       (.I0(\valid[111]_i_2_n_0 ),
        .I1(\valid[244]_i_2_n_0 ),
        .I2(\valid_reg[64] ),
        .I3(valid[100]),
        .O(\replace_reg[0]_rep__0_35 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[101]_i_1 
       (.I0(\valid[111]_i_2_n_0 ),
        .I1(\valid[245]_i_2_n_0 ),
        .I2(\valid_reg[64] ),
        .I3(valid[101]),
        .O(\replace_reg[0]_rep__0_36 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[102]_i_1 
       (.I0(\valid[111]_i_2_n_0 ),
        .I1(\valid[246]_i_2_n_0 ),
        .I2(\valid_reg[64] ),
        .I3(valid[102]),
        .O(\replace_reg[0]_rep__0_37 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[103]_i_1 
       (.I0(\valid[111]_i_2_n_0 ),
        .I1(\valid[247]_i_2_n_0 ),
        .I2(\valid_reg[64] ),
        .I3(valid[103]),
        .O(\replace_reg[0]_rep__0_38 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[104]_i_1 
       (.I0(\valid[111]_i_2_n_0 ),
        .I1(\valid[248]_i_2_n_0 ),
        .I2(\valid_reg[64] ),
        .I3(valid[104]),
        .O(\replace_reg[0]_rep__0_39 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[105]_i_1 
       (.I0(\valid[111]_i_2_n_0 ),
        .I1(\valid[249]_i_2_n_0 ),
        .I2(\valid_reg[64] ),
        .I3(valid[105]),
        .O(\replace_reg[0]_rep__0_40 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[106]_i_1 
       (.I0(\valid[111]_i_2_n_0 ),
        .I1(\valid[250]_i_2_n_0 ),
        .I2(\valid_reg[64] ),
        .I3(valid[106]),
        .O(\replace_reg[0]_rep__0_41 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[107]_i_1 
       (.I0(\valid[111]_i_2_n_0 ),
        .I1(\valid[251]_i_2_n_0 ),
        .I2(\valid_reg[64] ),
        .I3(valid[107]),
        .O(\replace_reg[0]_rep__0_42 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[108]_i_1 
       (.I0(\valid[111]_i_2_n_0 ),
        .I1(\valid[252]_i_2_n_0 ),
        .I2(\valid_reg[64] ),
        .I3(valid[108]),
        .O(\replace_reg[0]_rep__0_43 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[109]_i_1 
       (.I0(\valid[111]_i_2_n_0 ),
        .I1(\valid[253]_i_2_n_0 ),
        .I2(\valid_reg[64] ),
        .I3(valid[109]),
        .O(\replace_reg[0]_rep__0_44 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[10]_i_1 
       (.I0(\valid[15]_i_2_n_0 ),
        .I1(\valid[250]_i_2_n_0 ),
        .I2(\valid_reg[0] ),
        .I3(valid[10]),
        .O(\replace_reg[0]_rep__1_9 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[110]_i_1 
       (.I0(\valid[111]_i_2_n_0 ),
        .I1(\valid[254]_i_2_n_0 ),
        .I2(\valid_reg[64] ),
        .I3(valid[110]),
        .O(\replace_reg[0]_rep__0_45 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[111]_i_1 
       (.I0(\valid[111]_i_2_n_0 ),
        .I1(\valid[255]_i_3_n_0 ),
        .I2(\valid_reg[64] ),
        .I3(valid[111]),
        .O(\replace_reg[0]_rep__0_46 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'hFBFF)) 
    \valid[111]_i_2 
       (.I0(A[6]),
        .I1(A[5]),
        .I2(A[3]),
        .I3(A[4]),
        .O(\valid[111]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[112]_i_1 
       (.I0(\valid[127]_i_2_n_0 ),
        .I1(\valid[240]_i_2_n_0 ),
        .I2(\valid_reg[64] ),
        .I3(valid[112]),
        .O(\replace_reg[0]_rep__0_47 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[113]_i_1 
       (.I0(\valid[127]_i_2_n_0 ),
        .I1(\valid[241]_i_2_n_0 ),
        .I2(\valid_reg[64] ),
        .I3(valid[113]),
        .O(\replace_reg[0]_rep__0_48 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[114]_i_1 
       (.I0(\valid[127]_i_2_n_0 ),
        .I1(\valid[242]_i_2_n_0 ),
        .I2(\valid_reg[64] ),
        .I3(valid[114]),
        .O(\replace_reg[0]_rep__0_49 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[115]_i_1 
       (.I0(\valid[127]_i_2_n_0 ),
        .I1(\valid[243]_i_2_n_0 ),
        .I2(\valid_reg[64] ),
        .I3(valid[115]),
        .O(\replace_reg[0]_rep__0_50 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[116]_i_1 
       (.I0(\valid[127]_i_2_n_0 ),
        .I1(\valid[244]_i_2_n_0 ),
        .I2(\valid_reg[64] ),
        .I3(valid[116]),
        .O(\replace_reg[0]_rep__0_51 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[117]_i_1 
       (.I0(\valid[127]_i_2_n_0 ),
        .I1(\valid[245]_i_2_n_0 ),
        .I2(\valid_reg[64] ),
        .I3(valid[117]),
        .O(\replace_reg[0]_rep__0_52 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[118]_i_1 
       (.I0(\valid[127]_i_2_n_0 ),
        .I1(\valid[246]_i_2_n_0 ),
        .I2(\valid_reg[64] ),
        .I3(valid[118]),
        .O(\replace_reg[0]_rep__0_53 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[119]_i_1 
       (.I0(\valid[127]_i_2_n_0 ),
        .I1(\valid[247]_i_2_n_0 ),
        .I2(\valid_reg[64] ),
        .I3(valid[119]),
        .O(\replace_reg[0]_rep__0_54 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[11]_i_1 
       (.I0(\valid[15]_i_2_n_0 ),
        .I1(\valid[251]_i_2_n_0 ),
        .I2(\valid_reg[0] ),
        .I3(valid[11]),
        .O(\replace_reg[0]_rep__1_10 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[120]_i_1 
       (.I0(\valid[127]_i_2_n_0 ),
        .I1(\valid[248]_i_2_n_0 ),
        .I2(\valid_reg[64] ),
        .I3(valid[120]),
        .O(\replace_reg[0]_rep__0_55 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[121]_i_1 
       (.I0(\valid[127]_i_2_n_0 ),
        .I1(\valid[249]_i_2_n_0 ),
        .I2(\valid_reg[64] ),
        .I3(valid[121]),
        .O(\replace_reg[0]_rep__0_56 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[122]_i_1 
       (.I0(\valid[127]_i_2_n_0 ),
        .I1(\valid[250]_i_2_n_0 ),
        .I2(\valid_reg[64] ),
        .I3(valid[122]),
        .O(\replace_reg[0]_rep__0_57 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[123]_i_1 
       (.I0(\valid[127]_i_2_n_0 ),
        .I1(\valid[251]_i_2_n_0 ),
        .I2(\valid_reg[64] ),
        .I3(valid[123]),
        .O(\replace_reg[0]_rep__0_58 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[124]_i_1 
       (.I0(\valid[127]_i_2_n_0 ),
        .I1(\valid[252]_i_2_n_0 ),
        .I2(\valid_reg[64] ),
        .I3(valid[124]),
        .O(\replace_reg[0]_rep__0_59 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[125]_i_1 
       (.I0(\valid[127]_i_2_n_0 ),
        .I1(\valid[253]_i_2_n_0 ),
        .I2(\valid_reg[64] ),
        .I3(valid[125]),
        .O(\replace_reg[0]_rep__0_60 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[126]_i_1 
       (.I0(\valid[127]_i_2_n_0 ),
        .I1(\valid[254]_i_2_n_0 ),
        .I2(\valid_reg[64] ),
        .I3(valid[126]),
        .O(\replace_reg[0]_rep__0_61 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[127]_i_1 
       (.I0(\valid[127]_i_2_n_0 ),
        .I1(\valid[255]_i_3_n_0 ),
        .I2(\valid_reg[64] ),
        .I3(valid[127]),
        .O(\replace_reg[0]_rep__0_62 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'hBFFF)) 
    \valid[127]_i_2 
       (.I0(A[6]),
        .I1(A[5]),
        .I2(A[3]),
        .I3(A[4]),
        .O(\valid[127]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[128]_i_1 
       (.I0(\valid[143]_i_2_n_0 ),
        .I1(\valid[240]_i_2_n_0 ),
        .I2(\valid_reg[128] ),
        .I3(valid[128]),
        .O(\replace_reg[0]_rep ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[129]_i_1 
       (.I0(\valid[143]_i_2_n_0 ),
        .I1(\valid[241]_i_2_n_0 ),
        .I2(\valid_reg[128] ),
        .I3(valid[129]),
        .O(\replace_reg[0]_rep_0 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[12]_i_1 
       (.I0(\valid[15]_i_2_n_0 ),
        .I1(\valid[252]_i_2_n_0 ),
        .I2(\valid_reg[0] ),
        .I3(valid[12]),
        .O(\replace_reg[0]_rep__1_11 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[130]_i_1 
       (.I0(\valid[143]_i_2_n_0 ),
        .I1(\valid[242]_i_2_n_0 ),
        .I2(\valid_reg[128] ),
        .I3(valid[130]),
        .O(\replace_reg[0]_rep_1 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[131]_i_1 
       (.I0(\valid[143]_i_2_n_0 ),
        .I1(\valid[243]_i_2_n_0 ),
        .I2(\valid_reg[128] ),
        .I3(valid[131]),
        .O(\replace_reg[0]_rep_2 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[132]_i_1 
       (.I0(\valid[143]_i_2_n_0 ),
        .I1(\valid[244]_i_2_n_0 ),
        .I2(\valid_reg[128] ),
        .I3(valid[132]),
        .O(\replace_reg[0]_rep_3 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[133]_i_1 
       (.I0(\valid[143]_i_2_n_0 ),
        .I1(\valid[245]_i_2_n_0 ),
        .I2(\valid_reg[128] ),
        .I3(valid[133]),
        .O(\replace_reg[0]_rep_4 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[134]_i_1 
       (.I0(\valid[143]_i_2_n_0 ),
        .I1(\valid[246]_i_2_n_0 ),
        .I2(\valid_reg[128] ),
        .I3(valid[134]),
        .O(\replace_reg[0]_rep_5 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[135]_i_1 
       (.I0(\valid[143]_i_2_n_0 ),
        .I1(\valid[247]_i_2_n_0 ),
        .I2(\valid_reg[128] ),
        .I3(valid[135]),
        .O(\replace_reg[0]_rep_6 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[136]_i_1 
       (.I0(\valid[143]_i_2_n_0 ),
        .I1(\valid[248]_i_2_n_0 ),
        .I2(\valid_reg[128] ),
        .I3(valid[136]),
        .O(\replace_reg[0]_rep_7 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[137]_i_1 
       (.I0(\valid[143]_i_2_n_0 ),
        .I1(\valid[249]_i_2_n_0 ),
        .I2(\valid_reg[128] ),
        .I3(valid[137]),
        .O(\replace_reg[0]_rep_8 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[138]_i_1 
       (.I0(\valid[143]_i_2_n_0 ),
        .I1(\valid[250]_i_2_n_0 ),
        .I2(\valid_reg[128] ),
        .I3(valid[138]),
        .O(\replace_reg[0]_rep_9 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[139]_i_1 
       (.I0(\valid[143]_i_2_n_0 ),
        .I1(\valid[251]_i_2_n_0 ),
        .I2(\valid_reg[128] ),
        .I3(valid[139]),
        .O(\replace_reg[0]_rep_10 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[13]_i_1 
       (.I0(\valid[15]_i_2_n_0 ),
        .I1(\valid[253]_i_2_n_0 ),
        .I2(\valid_reg[0] ),
        .I3(valid[13]),
        .O(\replace_reg[0]_rep__1_12 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[140]_i_1 
       (.I0(\valid[143]_i_2_n_0 ),
        .I1(\valid[252]_i_2_n_0 ),
        .I2(\valid_reg[128] ),
        .I3(valid[140]),
        .O(\replace_reg[0]_rep_11 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[141]_i_1 
       (.I0(\valid[143]_i_2_n_0 ),
        .I1(\valid[253]_i_2_n_0 ),
        .I2(\valid_reg[128] ),
        .I3(valid[141]),
        .O(\replace_reg[0]_rep_12 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[142]_i_1 
       (.I0(\valid[143]_i_2_n_0 ),
        .I1(\valid[254]_i_2_n_0 ),
        .I2(\valid_reg[128] ),
        .I3(valid[142]),
        .O(\replace_reg[0]_rep_13 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[143]_i_1 
       (.I0(\valid[143]_i_2_n_0 ),
        .I1(\valid[255]_i_3_n_0 ),
        .I2(\valid_reg[128] ),
        .I3(valid[143]),
        .O(\replace_reg[0]_rep_14 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'hFFFB)) 
    \valid[143]_i_2 
       (.I0(A[5]),
        .I1(A[6]),
        .I2(A[3]),
        .I3(A[4]),
        .O(\valid[143]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[144]_i_1 
       (.I0(\valid[159]_i_2_n_0 ),
        .I1(\valid[240]_i_2_n_0 ),
        .I2(\valid_reg[128] ),
        .I3(valid[144]),
        .O(\replace_reg[0]_rep_15 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[145]_i_1 
       (.I0(\valid[159]_i_2_n_0 ),
        .I1(\valid[241]_i_2_n_0 ),
        .I2(\valid_reg[128] ),
        .I3(valid[145]),
        .O(\replace_reg[0]_rep_16 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[146]_i_1 
       (.I0(\valid[159]_i_2_n_0 ),
        .I1(\valid[242]_i_2_n_0 ),
        .I2(\valid_reg[128] ),
        .I3(valid[146]),
        .O(\replace_reg[0]_rep_17 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[147]_i_1 
       (.I0(\valid[159]_i_2_n_0 ),
        .I1(\valid[243]_i_2_n_0 ),
        .I2(\valid_reg[128] ),
        .I3(valid[147]),
        .O(\replace_reg[0]_rep_18 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[148]_i_1 
       (.I0(\valid[159]_i_2_n_0 ),
        .I1(\valid[244]_i_2_n_0 ),
        .I2(\valid_reg[128] ),
        .I3(valid[148]),
        .O(\replace_reg[0]_rep_19 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[149]_i_1 
       (.I0(\valid[159]_i_2_n_0 ),
        .I1(\valid[245]_i_2_n_0 ),
        .I2(\valid_reg[128] ),
        .I3(valid[149]),
        .O(\replace_reg[0]_rep_20 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[14]_i_1 
       (.I0(\valid[15]_i_2_n_0 ),
        .I1(\valid[254]_i_2_n_0 ),
        .I2(\valid_reg[0] ),
        .I3(valid[14]),
        .O(\replace_reg[0]_rep__1_13 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[150]_i_1 
       (.I0(\valid[159]_i_2_n_0 ),
        .I1(\valid[246]_i_2_n_0 ),
        .I2(\valid_reg[128] ),
        .I3(valid[150]),
        .O(\replace_reg[0]_rep_21 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[151]_i_1 
       (.I0(\valid[159]_i_2_n_0 ),
        .I1(\valid[247]_i_2_n_0 ),
        .I2(\valid_reg[128] ),
        .I3(valid[151]),
        .O(\replace_reg[0]_rep_22 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[152]_i_1 
       (.I0(\valid[159]_i_2_n_0 ),
        .I1(\valid[248]_i_2_n_0 ),
        .I2(\valid_reg[128] ),
        .I3(valid[152]),
        .O(\replace_reg[0]_rep_23 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[153]_i_1 
       (.I0(\valid[159]_i_2_n_0 ),
        .I1(\valid[249]_i_2_n_0 ),
        .I2(\valid_reg[128] ),
        .I3(valid[153]),
        .O(\replace_reg[0]_rep_24 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[154]_i_1 
       (.I0(\valid[159]_i_2_n_0 ),
        .I1(\valid[250]_i_2_n_0 ),
        .I2(\valid_reg[128] ),
        .I3(valid[154]),
        .O(\replace_reg[0]_rep_25 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[155]_i_1 
       (.I0(\valid[159]_i_2_n_0 ),
        .I1(\valid[251]_i_2_n_0 ),
        .I2(\valid_reg[128] ),
        .I3(valid[155]),
        .O(\replace_reg[0]_rep_26 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[156]_i_1 
       (.I0(\valid[159]_i_2_n_0 ),
        .I1(\valid[252]_i_2_n_0 ),
        .I2(\valid_reg[128] ),
        .I3(valid[156]),
        .O(\replace_reg[0]_rep_27 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[157]_i_1 
       (.I0(\valid[159]_i_2_n_0 ),
        .I1(\valid[253]_i_2_n_0 ),
        .I2(\valid_reg[128] ),
        .I3(valid[157]),
        .O(\replace_reg[0]_rep_28 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[158]_i_1 
       (.I0(\valid[159]_i_2_n_0 ),
        .I1(\valid[254]_i_2_n_0 ),
        .I2(\valid_reg[128] ),
        .I3(valid[158]),
        .O(\replace_reg[0]_rep_29 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[159]_i_1 
       (.I0(\valid[159]_i_2_n_0 ),
        .I1(\valid[255]_i_3_n_0 ),
        .I2(\valid_reg[128] ),
        .I3(valid[159]),
        .O(\replace_reg[0]_rep_30 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'hFBFF)) 
    \valid[159]_i_2 
       (.I0(A[5]),
        .I1(A[6]),
        .I2(A[4]),
        .I3(A[3]),
        .O(\valid[159]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[15]_i_1 
       (.I0(\valid[15]_i_2_n_0 ),
        .I1(\valid[255]_i_3_n_0 ),
        .I2(\valid_reg[0] ),
        .I3(valid[15]),
        .O(\replace_reg[0]_rep__1_14 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \valid[15]_i_2 
       (.I0(A[5]),
        .I1(A[6]),
        .I2(A[3]),
        .I3(A[4]),
        .O(\valid[15]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[160]_i_1 
       (.I0(\valid[175]_i_2_n_0 ),
        .I1(\valid[240]_i_2_n_0 ),
        .I2(\valid_reg[128] ),
        .I3(valid[160]),
        .O(\replace_reg[0]_rep_31 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[161]_i_1 
       (.I0(\valid[175]_i_2_n_0 ),
        .I1(\valid[241]_i_2_n_0 ),
        .I2(\valid_reg[128] ),
        .I3(valid[161]),
        .O(\replace_reg[0]_rep_32 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[162]_i_1 
       (.I0(\valid[175]_i_2_n_0 ),
        .I1(\valid[242]_i_2_n_0 ),
        .I2(\valid_reg[128] ),
        .I3(valid[162]),
        .O(\replace_reg[0]_rep_33 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[163]_i_1 
       (.I0(\valid[175]_i_2_n_0 ),
        .I1(\valid[243]_i_2_n_0 ),
        .I2(\valid_reg[128] ),
        .I3(valid[163]),
        .O(\replace_reg[0]_rep_34 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[164]_i_1 
       (.I0(\valid[175]_i_2_n_0 ),
        .I1(\valid[244]_i_2_n_0 ),
        .I2(\valid_reg[128] ),
        .I3(valid[164]),
        .O(\replace_reg[0]_rep_35 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[165]_i_1 
       (.I0(\valid[175]_i_2_n_0 ),
        .I1(\valid[245]_i_2_n_0 ),
        .I2(\valid_reg[128] ),
        .I3(valid[165]),
        .O(\replace_reg[0]_rep_36 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[166]_i_1 
       (.I0(\valid[175]_i_2_n_0 ),
        .I1(\valid[246]_i_2_n_0 ),
        .I2(\valid_reg[128] ),
        .I3(valid[166]),
        .O(\replace_reg[0]_rep_37 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[167]_i_1 
       (.I0(\valid[175]_i_2_n_0 ),
        .I1(\valid[247]_i_2_n_0 ),
        .I2(\valid_reg[128] ),
        .I3(valid[167]),
        .O(\replace_reg[0]_rep_38 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[168]_i_1 
       (.I0(\valid[175]_i_2_n_0 ),
        .I1(\valid[248]_i_2_n_0 ),
        .I2(\valid_reg[128] ),
        .I3(valid[168]),
        .O(\replace_reg[0]_rep_39 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[169]_i_1 
       (.I0(\valid[175]_i_2_n_0 ),
        .I1(\valid[249]_i_2_n_0 ),
        .I2(\valid_reg[128] ),
        .I3(valid[169]),
        .O(\replace_reg[0]_rep_40 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[16]_i_1 
       (.I0(\valid[31]_i_2_n_0 ),
        .I1(\valid[240]_i_2_n_0 ),
        .I2(\valid_reg[0] ),
        .I3(valid[16]),
        .O(\replace_reg[0]_rep__1_15 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[170]_i_1 
       (.I0(\valid[175]_i_2_n_0 ),
        .I1(\valid[250]_i_2_n_0 ),
        .I2(\valid_reg[128] ),
        .I3(valid[170]),
        .O(\replace_reg[0]_rep_41 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[171]_i_1 
       (.I0(\valid[175]_i_2_n_0 ),
        .I1(\valid[251]_i_2_n_0 ),
        .I2(\valid_reg[128] ),
        .I3(valid[171]),
        .O(\replace_reg[0]_rep_42 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[172]_i_1 
       (.I0(\valid[175]_i_2_n_0 ),
        .I1(\valid[252]_i_2_n_0 ),
        .I2(\valid_reg[128] ),
        .I3(valid[172]),
        .O(\replace_reg[0]_rep_43 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[173]_i_1 
       (.I0(\valid[175]_i_2_n_0 ),
        .I1(\valid[253]_i_2_n_0 ),
        .I2(\valid_reg[128] ),
        .I3(valid[173]),
        .O(\replace_reg[0]_rep_44 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[174]_i_1 
       (.I0(\valid[175]_i_2_n_0 ),
        .I1(\valid[254]_i_2_n_0 ),
        .I2(\valid_reg[128] ),
        .I3(valid[174]),
        .O(\replace_reg[0]_rep_45 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[175]_i_1 
       (.I0(\valid[175]_i_2_n_0 ),
        .I1(\valid[255]_i_3_n_0 ),
        .I2(\valid_reg[128] ),
        .I3(valid[175]),
        .O(\replace_reg[0]_rep_46 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'hFBFF)) 
    \valid[175]_i_2 
       (.I0(A[5]),
        .I1(A[6]),
        .I2(A[3]),
        .I3(A[4]),
        .O(\valid[175]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[176]_i_1 
       (.I0(\valid[191]_i_2_n_0 ),
        .I1(\valid[240]_i_2_n_0 ),
        .I2(\valid_reg[128] ),
        .I3(valid[176]),
        .O(\replace_reg[0]_rep_47 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[177]_i_1 
       (.I0(\valid[191]_i_2_n_0 ),
        .I1(\valid[241]_i_2_n_0 ),
        .I2(\valid_reg[128] ),
        .I3(valid[177]),
        .O(\replace_reg[0]_rep_48 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[178]_i_1 
       (.I0(\valid[191]_i_2_n_0 ),
        .I1(\valid[242]_i_2_n_0 ),
        .I2(\valid_reg[128] ),
        .I3(valid[178]),
        .O(\replace_reg[0]_rep_49 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[179]_i_1 
       (.I0(\valid[191]_i_2_n_0 ),
        .I1(\valid[243]_i_2_n_0 ),
        .I2(\valid_reg[128] ),
        .I3(valid[179]),
        .O(\replace_reg[0]_rep_50 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[17]_i_1 
       (.I0(\valid[31]_i_2_n_0 ),
        .I1(\valid[241]_i_2_n_0 ),
        .I2(\valid_reg[0] ),
        .I3(valid[17]),
        .O(\replace_reg[0]_rep__1_16 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[180]_i_1 
       (.I0(\valid[191]_i_2_n_0 ),
        .I1(\valid[244]_i_2_n_0 ),
        .I2(\valid_reg[128] ),
        .I3(valid[180]),
        .O(\replace_reg[0]_rep_51 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[181]_i_1 
       (.I0(\valid[191]_i_2_n_0 ),
        .I1(\valid[245]_i_2_n_0 ),
        .I2(\valid_reg[128] ),
        .I3(valid[181]),
        .O(\replace_reg[0]_rep_52 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[182]_i_1 
       (.I0(\valid[191]_i_2_n_0 ),
        .I1(\valid[246]_i_2_n_0 ),
        .I2(\valid_reg[128] ),
        .I3(valid[182]),
        .O(\replace_reg[0]_rep_53 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[183]_i_1 
       (.I0(\valid[191]_i_2_n_0 ),
        .I1(\valid[247]_i_2_n_0 ),
        .I2(\valid_reg[128] ),
        .I3(valid[183]),
        .O(\replace_reg[0]_rep_54 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[184]_i_1 
       (.I0(\valid[191]_i_2_n_0 ),
        .I1(\valid[248]_i_2_n_0 ),
        .I2(\valid_reg[128] ),
        .I3(valid[184]),
        .O(\replace_reg[0]_rep_55 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[185]_i_1 
       (.I0(\valid[191]_i_2_n_0 ),
        .I1(\valid[249]_i_2_n_0 ),
        .I2(\valid_reg[128] ),
        .I3(valid[185]),
        .O(\replace_reg[0]_rep_56 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[186]_i_1 
       (.I0(\valid[191]_i_2_n_0 ),
        .I1(\valid[250]_i_2_n_0 ),
        .I2(\valid_reg[128] ),
        .I3(valid[186]),
        .O(\replace_reg[0]_rep_57 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[187]_i_1 
       (.I0(\valid[191]_i_2_n_0 ),
        .I1(\valid[251]_i_2_n_0 ),
        .I2(\valid_reg[128] ),
        .I3(valid[187]),
        .O(\replace_reg[0]_rep_58 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[188]_i_1 
       (.I0(\valid[191]_i_2_n_0 ),
        .I1(\valid[252]_i_2_n_0 ),
        .I2(\valid_reg[128] ),
        .I3(valid[188]),
        .O(\replace_reg[0]_rep_59 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[189]_i_1 
       (.I0(\valid[191]_i_2_n_0 ),
        .I1(\valid[253]_i_2_n_0 ),
        .I2(\valid_reg[128] ),
        .I3(valid[189]),
        .O(\replace_reg[0]_rep_60 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[18]_i_1 
       (.I0(\valid[31]_i_2_n_0 ),
        .I1(\valid[242]_i_2_n_0 ),
        .I2(\valid_reg[0] ),
        .I3(valid[18]),
        .O(\replace_reg[0]_rep__1_17 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[190]_i_1 
       (.I0(\valid[191]_i_2_n_0 ),
        .I1(\valid[254]_i_2_n_0 ),
        .I2(\valid_reg[128] ),
        .I3(valid[190]),
        .O(\replace_reg[0]_rep_61 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[191]_i_1 
       (.I0(\valid[191]_i_2_n_0 ),
        .I1(\valid[255]_i_3_n_0 ),
        .I2(\valid_reg[128] ),
        .I3(valid[191]),
        .O(\replace_reg[0]_rep_62 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'hBFFF)) 
    \valid[191]_i_2 
       (.I0(A[5]),
        .I1(A[6]),
        .I2(A[3]),
        .I3(A[4]),
        .O(\valid[191]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[192]_i_1 
       (.I0(\valid[207]_i_2_n_0 ),
        .I1(\valid[240]_i_2_n_0 ),
        .I2(\valid_reg[192] ),
        .I3(valid[192]),
        .O(\replace_reg[0] ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[193]_i_1 
       (.I0(\valid[207]_i_2_n_0 ),
        .I1(\valid[241]_i_2_n_0 ),
        .I2(\valid_reg[192] ),
        .I3(valid[193]),
        .O(\replace_reg[0]_0 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[194]_i_1 
       (.I0(\valid[207]_i_2_n_0 ),
        .I1(\valid[242]_i_2_n_0 ),
        .I2(\valid_reg[192] ),
        .I3(valid[194]),
        .O(\replace_reg[0]_1 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[195]_i_1 
       (.I0(\valid[207]_i_2_n_0 ),
        .I1(\valid[243]_i_2_n_0 ),
        .I2(\valid_reg[192] ),
        .I3(valid[195]),
        .O(\replace_reg[0]_2 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[196]_i_1 
       (.I0(\valid[207]_i_2_n_0 ),
        .I1(\valid[244]_i_2_n_0 ),
        .I2(\valid_reg[192] ),
        .I3(valid[196]),
        .O(\replace_reg[0]_3 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[197]_i_1 
       (.I0(\valid[207]_i_2_n_0 ),
        .I1(\valid[245]_i_2_n_0 ),
        .I2(\valid_reg[192] ),
        .I3(valid[197]),
        .O(\replace_reg[0]_4 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[198]_i_1 
       (.I0(\valid[207]_i_2_n_0 ),
        .I1(\valid[246]_i_2_n_0 ),
        .I2(\valid_reg[192] ),
        .I3(valid[198]),
        .O(\replace_reg[0]_5 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[199]_i_1 
       (.I0(\valid[207]_i_2_n_0 ),
        .I1(\valid[247]_i_2_n_0 ),
        .I2(\valid_reg[192] ),
        .I3(valid[199]),
        .O(\replace_reg[0]_6 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[19]_i_1 
       (.I0(\valid[31]_i_2_n_0 ),
        .I1(\valid[243]_i_2_n_0 ),
        .I2(\valid_reg[0] ),
        .I3(valid[19]),
        .O(\replace_reg[0]_rep__1_18 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[1]_i_1 
       (.I0(\valid[15]_i_2_n_0 ),
        .I1(\valid[241]_i_2_n_0 ),
        .I2(\valid_reg[0] ),
        .I3(valid[1]),
        .O(\replace_reg[0]_rep__1_0 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[200]_i_1 
       (.I0(\valid[207]_i_2_n_0 ),
        .I1(\valid[248]_i_2_n_0 ),
        .I2(\valid_reg[192] ),
        .I3(valid[200]),
        .O(\replace_reg[0]_7 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[201]_i_1 
       (.I0(\valid[207]_i_2_n_0 ),
        .I1(\valid[249]_i_2_n_0 ),
        .I2(\valid_reg[192] ),
        .I3(valid[201]),
        .O(\replace_reg[0]_8 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[202]_i_1 
       (.I0(\valid[207]_i_2_n_0 ),
        .I1(\valid[250]_i_2_n_0 ),
        .I2(\valid_reg[192] ),
        .I3(valid[202]),
        .O(\replace_reg[0]_9 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[203]_i_1 
       (.I0(\valid[207]_i_2_n_0 ),
        .I1(\valid[251]_i_2_n_0 ),
        .I2(\valid_reg[192] ),
        .I3(valid[203]),
        .O(\replace_reg[0]_10 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[204]_i_1 
       (.I0(\valid[207]_i_2_n_0 ),
        .I1(\valid[252]_i_2_n_0 ),
        .I2(\valid_reg[192] ),
        .I3(valid[204]),
        .O(\replace_reg[0]_11 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[205]_i_1 
       (.I0(\valid[207]_i_2_n_0 ),
        .I1(\valid[253]_i_2_n_0 ),
        .I2(\valid_reg[192] ),
        .I3(valid[205]),
        .O(\replace_reg[0]_12 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[206]_i_1 
       (.I0(\valid[207]_i_2_n_0 ),
        .I1(\valid[254]_i_2_n_0 ),
        .I2(\valid_reg[192] ),
        .I3(valid[206]),
        .O(\replace_reg[0]_13 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[207]_i_1 
       (.I0(\valid[207]_i_2_n_0 ),
        .I1(\valid[255]_i_3_n_0 ),
        .I2(\valid_reg[192] ),
        .I3(valid[207]),
        .O(\replace_reg[0]_14 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'hFFF7)) 
    \valid[207]_i_2 
       (.I0(A[5]),
        .I1(A[6]),
        .I2(A[3]),
        .I3(A[4]),
        .O(\valid[207]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[208]_i_1 
       (.I0(\valid[223]_i_2_n_0 ),
        .I1(\valid[240]_i_2_n_0 ),
        .I2(\valid_reg[192] ),
        .I3(valid[208]),
        .O(\replace_reg[0]_15 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[209]_i_1 
       (.I0(\valid[223]_i_2_n_0 ),
        .I1(\valid[241]_i_2_n_0 ),
        .I2(\valid_reg[192] ),
        .I3(valid[209]),
        .O(\replace_reg[0]_16 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[20]_i_1 
       (.I0(\valid[31]_i_2_n_0 ),
        .I1(\valid[244]_i_2_n_0 ),
        .I2(\valid_reg[0] ),
        .I3(valid[20]),
        .O(\replace_reg[0]_rep__1_19 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[210]_i_1 
       (.I0(\valid[223]_i_2_n_0 ),
        .I1(\valid[242]_i_2_n_0 ),
        .I2(\valid_reg[192] ),
        .I3(valid[210]),
        .O(\replace_reg[0]_17 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[211]_i_1 
       (.I0(\valid[223]_i_2_n_0 ),
        .I1(\valid[243]_i_2_n_0 ),
        .I2(\valid_reg[192] ),
        .I3(valid[211]),
        .O(\replace_reg[0]_18 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[212]_i_1 
       (.I0(\valid[223]_i_2_n_0 ),
        .I1(\valid[244]_i_2_n_0 ),
        .I2(\valid_reg[192] ),
        .I3(valid[212]),
        .O(\replace_reg[0]_19 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[213]_i_1 
       (.I0(\valid[223]_i_2_n_0 ),
        .I1(\valid[245]_i_2_n_0 ),
        .I2(\valid_reg[192] ),
        .I3(valid[213]),
        .O(\replace_reg[0]_20 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[214]_i_1 
       (.I0(\valid[223]_i_2_n_0 ),
        .I1(\valid[246]_i_2_n_0 ),
        .I2(\valid_reg[192] ),
        .I3(valid[214]),
        .O(\replace_reg[0]_21 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[215]_i_1 
       (.I0(\valid[223]_i_2_n_0 ),
        .I1(\valid[247]_i_2_n_0 ),
        .I2(\valid_reg[192] ),
        .I3(valid[215]),
        .O(\replace_reg[0]_22 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[216]_i_1 
       (.I0(\valid[223]_i_2_n_0 ),
        .I1(\valid[248]_i_2_n_0 ),
        .I2(\valid_reg[192] ),
        .I3(valid[216]),
        .O(\replace_reg[0]_23 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[217]_i_1 
       (.I0(\valid[223]_i_2_n_0 ),
        .I1(\valid[249]_i_2_n_0 ),
        .I2(\valid_reg[192] ),
        .I3(valid[217]),
        .O(\replace_reg[0]_24 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[218]_i_1 
       (.I0(\valid[223]_i_2_n_0 ),
        .I1(\valid[250]_i_2_n_0 ),
        .I2(\valid_reg[192] ),
        .I3(valid[218]),
        .O(\replace_reg[0]_25 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[219]_i_1 
       (.I0(\valid[223]_i_2_n_0 ),
        .I1(\valid[251]_i_2_n_0 ),
        .I2(\valid_reg[192] ),
        .I3(valid[219]),
        .O(\replace_reg[0]_26 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[21]_i_1 
       (.I0(\valid[31]_i_2_n_0 ),
        .I1(\valid[245]_i_2_n_0 ),
        .I2(\valid_reg[0] ),
        .I3(valid[21]),
        .O(\replace_reg[0]_rep__1_20 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[220]_i_1 
       (.I0(\valid[223]_i_2_n_0 ),
        .I1(\valid[252]_i_2_n_0 ),
        .I2(\valid_reg[192] ),
        .I3(valid[220]),
        .O(\replace_reg[0]_27 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[221]_i_1 
       (.I0(\valid[223]_i_2_n_0 ),
        .I1(\valid[253]_i_2_n_0 ),
        .I2(\valid_reg[192] ),
        .I3(valid[221]),
        .O(\replace_reg[0]_28 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[222]_i_1 
       (.I0(\valid[223]_i_2_n_0 ),
        .I1(\valid[254]_i_2_n_0 ),
        .I2(\valid_reg[192] ),
        .I3(valid[222]),
        .O(\replace_reg[0]_29 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[223]_i_1 
       (.I0(\valid[223]_i_2_n_0 ),
        .I1(\valid[255]_i_3_n_0 ),
        .I2(\valid_reg[192] ),
        .I3(valid[223]),
        .O(\replace_reg[0]_30 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'hF7FF)) 
    \valid[223]_i_2 
       (.I0(A[5]),
        .I1(A[6]),
        .I2(A[4]),
        .I3(A[3]),
        .O(\valid[223]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[224]_i_1 
       (.I0(\valid[239]_i_2_n_0 ),
        .I1(\valid[240]_i_2_n_0 ),
        .I2(\valid_reg[192] ),
        .I3(valid[224]),
        .O(\replace_reg[0]_31 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[225]_i_1 
       (.I0(\valid[239]_i_2_n_0 ),
        .I1(\valid[241]_i_2_n_0 ),
        .I2(\valid_reg[192] ),
        .I3(valid[225]),
        .O(\replace_reg[0]_32 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[226]_i_1 
       (.I0(\valid[239]_i_2_n_0 ),
        .I1(\valid[242]_i_2_n_0 ),
        .I2(\valid_reg[192] ),
        .I3(valid[226]),
        .O(\replace_reg[0]_33 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[227]_i_1 
       (.I0(\valid[239]_i_2_n_0 ),
        .I1(\valid[243]_i_2_n_0 ),
        .I2(\valid_reg[192] ),
        .I3(valid[227]),
        .O(\replace_reg[0]_34 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[228]_i_1 
       (.I0(\valid[239]_i_2_n_0 ),
        .I1(\valid[244]_i_2_n_0 ),
        .I2(\valid_reg[192] ),
        .I3(valid[228]),
        .O(\replace_reg[0]_35 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[229]_i_1 
       (.I0(\valid[239]_i_2_n_0 ),
        .I1(\valid[245]_i_2_n_0 ),
        .I2(\valid_reg[192] ),
        .I3(valid[229]),
        .O(\replace_reg[0]_36 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[22]_i_1 
       (.I0(\valid[31]_i_2_n_0 ),
        .I1(\valid[246]_i_2_n_0 ),
        .I2(\valid_reg[0] ),
        .I3(valid[22]),
        .O(\replace_reg[0]_rep__1_21 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[230]_i_1 
       (.I0(\valid[239]_i_2_n_0 ),
        .I1(\valid[246]_i_2_n_0 ),
        .I2(\valid_reg[192] ),
        .I3(valid[230]),
        .O(\replace_reg[0]_37 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[231]_i_1 
       (.I0(\valid[239]_i_2_n_0 ),
        .I1(\valid[247]_i_2_n_0 ),
        .I2(\valid_reg[192] ),
        .I3(valid[231]),
        .O(\replace_reg[0]_38 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[232]_i_1 
       (.I0(\valid[239]_i_2_n_0 ),
        .I1(\valid[248]_i_2_n_0 ),
        .I2(\valid_reg[192] ),
        .I3(valid[232]),
        .O(\replace_reg[0]_39 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[233]_i_1 
       (.I0(\valid[239]_i_2_n_0 ),
        .I1(\valid[249]_i_2_n_0 ),
        .I2(\valid_reg[192] ),
        .I3(valid[233]),
        .O(\replace_reg[0]_40 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[234]_i_1 
       (.I0(\valid[239]_i_2_n_0 ),
        .I1(\valid[250]_i_2_n_0 ),
        .I2(\valid_reg[192] ),
        .I3(valid[234]),
        .O(\replace_reg[0]_41 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[235]_i_1 
       (.I0(\valid[239]_i_2_n_0 ),
        .I1(\valid[251]_i_2_n_0 ),
        .I2(\valid_reg[192] ),
        .I3(valid[235]),
        .O(\replace_reg[0]_42 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[236]_i_1 
       (.I0(\valid[239]_i_2_n_0 ),
        .I1(\valid[252]_i_2_n_0 ),
        .I2(\valid_reg[192] ),
        .I3(valid[236]),
        .O(\replace_reg[0]_43 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[237]_i_1 
       (.I0(\valid[239]_i_2_n_0 ),
        .I1(\valid[253]_i_2_n_0 ),
        .I2(\valid_reg[192] ),
        .I3(valid[237]),
        .O(\replace_reg[0]_44 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[238]_i_1 
       (.I0(\valid[239]_i_2_n_0 ),
        .I1(\valid[254]_i_2_n_0 ),
        .I2(\valid_reg[192] ),
        .I3(valid[238]),
        .O(\replace_reg[0]_45 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[239]_i_1 
       (.I0(\valid[239]_i_2_n_0 ),
        .I1(\valid[255]_i_3_n_0 ),
        .I2(\valid_reg[192] ),
        .I3(valid[239]),
        .O(\replace_reg[0]_46 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'hF7FF)) 
    \valid[239]_i_2 
       (.I0(A[5]),
        .I1(A[6]),
        .I2(A[3]),
        .I3(A[4]),
        .O(\valid[239]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[23]_i_1 
       (.I0(\valid[31]_i_2_n_0 ),
        .I1(\valid[247]_i_2_n_0 ),
        .I2(\valid_reg[0] ),
        .I3(valid[23]),
        .O(\replace_reg[0]_rep__1_22 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[240]_i_1 
       (.I0(\valid[255]_i_2_n_0 ),
        .I1(\valid[240]_i_2_n_0 ),
        .I2(\valid_reg[192] ),
        .I3(valid[240]),
        .O(\replace_reg[0]_47 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \valid[240]_i_2 
       (.I0(A[1]),
        .I1(A[2]),
        .I2(\pc_reg[31]_0 [1]),
        .I3(\pc_reg[31]_0 [2]),
        .O(\valid[240]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[241]_i_1 
       (.I0(\valid[255]_i_2_n_0 ),
        .I1(\valid[241]_i_2_n_0 ),
        .I2(\valid_reg[192] ),
        .I3(valid[241]),
        .O(\replace_reg[0]_48 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    \valid[241]_i_2 
       (.I0(A[1]),
        .I1(A[2]),
        .I2(\pc_reg[31]_0 [2]),
        .I3(\pc_reg[31]_0 [1]),
        .O(\valid[241]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[242]_i_1 
       (.I0(\valid[255]_i_2_n_0 ),
        .I1(\valid[242]_i_2_n_0 ),
        .I2(\valid_reg[192] ),
        .I3(valid[242]),
        .O(\replace_reg[0]_49 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    \valid[242]_i_2 
       (.I0(A[1]),
        .I1(A[2]),
        .I2(\pc_reg[31]_0 [1]),
        .I3(\pc_reg[31]_0 [2]),
        .O(\valid[242]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[243]_i_1 
       (.I0(\valid[255]_i_2_n_0 ),
        .I1(\valid[243]_i_2_n_0 ),
        .I2(\valid_reg[192] ),
        .I3(valid[243]),
        .O(\replace_reg[0]_50 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    \valid[243]_i_2 
       (.I0(A[1]),
        .I1(A[2]),
        .I2(\pc_reg[31]_0 [1]),
        .I3(\pc_reg[31]_0 [2]),
        .O(\valid[243]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[244]_i_1 
       (.I0(\valid[255]_i_2_n_0 ),
        .I1(\valid[244]_i_2_n_0 ),
        .I2(\valid_reg[192] ),
        .I3(valid[244]),
        .O(\replace_reg[0]_51 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'hFFFB)) 
    \valid[244]_i_2 
       (.I0(A[2]),
        .I1(A[1]),
        .I2(\pc_reg[31]_0 [1]),
        .I3(\pc_reg[31]_0 [2]),
        .O(\valid[244]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[245]_i_1 
       (.I0(\valid[255]_i_2_n_0 ),
        .I1(\valid[245]_i_2_n_0 ),
        .I2(\valid_reg[192] ),
        .I3(valid[245]),
        .O(\replace_reg[0]_52 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'hFBFF)) 
    \valid[245]_i_2 
       (.I0(A[2]),
        .I1(A[1]),
        .I2(\pc_reg[3]_rep_0 ),
        .I3(\pc_reg[31]_0 [1]),
        .O(\valid[245]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[246]_i_1 
       (.I0(\valid[255]_i_2_n_0 ),
        .I1(\valid[246]_i_2_n_0 ),
        .I2(\valid_reg[192] ),
        .I3(valid[246]),
        .O(\replace_reg[0]_53 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'hFBFF)) 
    \valid[246]_i_2 
       (.I0(A[2]),
        .I1(A[1]),
        .I2(\pc_reg[31]_0 [1]),
        .I3(\pc_reg[3]_rep_0 ),
        .O(\valid[246]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[247]_i_1 
       (.I0(\valid[255]_i_2_n_0 ),
        .I1(\valid[247]_i_2_n_0 ),
        .I2(\valid_reg[192] ),
        .I3(valid[247]),
        .O(\replace_reg[0]_54 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'hBFFF)) 
    \valid[247]_i_2 
       (.I0(A[2]),
        .I1(A[1]),
        .I2(\pc_reg[31]_0 [1]),
        .I3(\pc_reg[3]_rep_0 ),
        .O(\valid[247]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[248]_i_1 
       (.I0(\valid[255]_i_2_n_0 ),
        .I1(\valid[248]_i_2_n_0 ),
        .I2(\valid_reg[192] ),
        .I3(valid[248]),
        .O(\replace_reg[0]_55 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'hFFFB)) 
    \valid[248]_i_2 
       (.I0(A[1]),
        .I1(A[2]),
        .I2(\pc_reg[31]_0 [1]),
        .I3(\pc_reg[31]_0 [2]),
        .O(\valid[248]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[249]_i_1 
       (.I0(\valid[255]_i_2_n_0 ),
        .I1(\valid[249]_i_2_n_0 ),
        .I2(\valid_reg[192] ),
        .I3(valid[249]),
        .O(\replace_reg[0]_56 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'hFBFF)) 
    \valid[249]_i_2 
       (.I0(A[1]),
        .I1(A[2]),
        .I2(\pc_reg[3]_rep_0 ),
        .I3(\pc_reg[31]_0 [1]),
        .O(\valid[249]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[24]_i_1 
       (.I0(\valid[31]_i_2_n_0 ),
        .I1(\valid[248]_i_2_n_0 ),
        .I2(\valid_reg[0] ),
        .I3(valid[24]),
        .O(\replace_reg[0]_rep__1_23 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[250]_i_1 
       (.I0(\valid[255]_i_2_n_0 ),
        .I1(\valid[250]_i_2_n_0 ),
        .I2(\valid_reg[192] ),
        .I3(valid[250]),
        .O(\replace_reg[0]_57 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'hFBFF)) 
    \valid[250]_i_2 
       (.I0(A[1]),
        .I1(A[2]),
        .I2(\pc_reg[31]_0 [1]),
        .I3(\pc_reg[3]_rep_0 ),
        .O(\valid[250]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[251]_i_1 
       (.I0(\valid[255]_i_2_n_0 ),
        .I1(\valid[251]_i_2_n_0 ),
        .I2(\valid_reg[192] ),
        .I3(valid[251]),
        .O(\replace_reg[0]_58 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'hBFFF)) 
    \valid[251]_i_2 
       (.I0(A[1]),
        .I1(A[2]),
        .I2(\pc_reg[31]_0 [1]),
        .I3(\pc_reg[3]_rep_0 ),
        .O(\valid[251]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[252]_i_1 
       (.I0(\valid[255]_i_2_n_0 ),
        .I1(\valid[252]_i_2_n_0 ),
        .I2(\valid_reg[192] ),
        .I3(valid[252]),
        .O(\replace_reg[0]_59 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'hFFF7)) 
    \valid[252]_i_2 
       (.I0(A[1]),
        .I1(A[2]),
        .I2(\pc_reg[31]_0 [1]),
        .I3(\pc_reg[31]_0 [2]),
        .O(\valid[252]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[253]_i_1 
       (.I0(\valid[255]_i_2_n_0 ),
        .I1(\valid[253]_i_2_n_0 ),
        .I2(\valid_reg[192] ),
        .I3(valid[253]),
        .O(\replace_reg[0]_60 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'hF7FF)) 
    \valid[253]_i_2 
       (.I0(A[1]),
        .I1(A[2]),
        .I2(\pc_reg[3]_rep_0 ),
        .I3(\pc_reg[31]_0 [1]),
        .O(\valid[253]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[254]_i_1 
       (.I0(\valid[255]_i_2_n_0 ),
        .I1(\valid[254]_i_2_n_0 ),
        .I2(\valid_reg[192] ),
        .I3(valid[254]),
        .O(\replace_reg[0]_61 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'hF7FF)) 
    \valid[254]_i_2 
       (.I0(A[1]),
        .I1(A[2]),
        .I2(\pc_reg[31]_0 [1]),
        .I3(\pc_reg[3]_rep_0 ),
        .O(\valid[254]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[255]_i_1 
       (.I0(\valid[255]_i_2_n_0 ),
        .I1(\valid[255]_i_3_n_0 ),
        .I2(\valid_reg[192] ),
        .I3(valid[255]),
        .O(\replace_reg[0]_62 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \valid[255]_i_2 
       (.I0(A[5]),
        .I1(A[6]),
        .I2(A[3]),
        .I3(A[4]),
        .O(\valid[255]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \valid[255]_i_3 
       (.I0(A[1]),
        .I1(A[2]),
        .I2(\pc_reg[31]_0 [1]),
        .I3(\pc_reg[3]_rep_0 ),
        .O(\valid[255]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[25]_i_1 
       (.I0(\valid[31]_i_2_n_0 ),
        .I1(\valid[249]_i_2_n_0 ),
        .I2(\valid_reg[0] ),
        .I3(valid[25]),
        .O(\replace_reg[0]_rep__1_24 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[26]_i_1 
       (.I0(\valid[31]_i_2_n_0 ),
        .I1(\valid[250]_i_2_n_0 ),
        .I2(\valid_reg[0] ),
        .I3(valid[26]),
        .O(\replace_reg[0]_rep__1_25 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[27]_i_1 
       (.I0(\valid[31]_i_2_n_0 ),
        .I1(\valid[251]_i_2_n_0 ),
        .I2(\valid_reg[0] ),
        .I3(valid[27]),
        .O(\replace_reg[0]_rep__1_26 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[28]_i_1 
       (.I0(\valid[31]_i_2_n_0 ),
        .I1(\valid[252]_i_2_n_0 ),
        .I2(\valid_reg[0] ),
        .I3(valid[28]),
        .O(\replace_reg[0]_rep__1_27 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[29]_i_1 
       (.I0(\valid[31]_i_2_n_0 ),
        .I1(\valid[253]_i_2_n_0 ),
        .I2(\valid_reg[0] ),
        .I3(valid[29]),
        .O(\replace_reg[0]_rep__1_28 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[2]_i_1 
       (.I0(\valid[15]_i_2_n_0 ),
        .I1(\valid[242]_i_2_n_0 ),
        .I2(\valid_reg[0] ),
        .I3(valid[2]),
        .O(\replace_reg[0]_rep__1_1 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[30]_i_1 
       (.I0(\valid[31]_i_2_n_0 ),
        .I1(\valid[254]_i_2_n_0 ),
        .I2(\valid_reg[0] ),
        .I3(valid[30]),
        .O(\replace_reg[0]_rep__1_29 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[31]_i_1 
       (.I0(\valid[31]_i_2_n_0 ),
        .I1(\valid[255]_i_3_n_0 ),
        .I2(\valid_reg[0] ),
        .I3(valid[31]),
        .O(\replace_reg[0]_rep__1_30 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    \valid[31]_i_2 
       (.I0(A[5]),
        .I1(A[6]),
        .I2(A[4]),
        .I3(A[3]),
        .O(\valid[31]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[32]_i_1 
       (.I0(\valid[47]_i_2_n_0 ),
        .I1(\valid[240]_i_2_n_0 ),
        .I2(\valid_reg[0] ),
        .I3(valid[32]),
        .O(\replace_reg[0]_rep__1_31 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[33]_i_1 
       (.I0(\valid[47]_i_2_n_0 ),
        .I1(\valid[241]_i_2_n_0 ),
        .I2(\valid_reg[0] ),
        .I3(valid[33]),
        .O(\replace_reg[0]_rep__1_32 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[34]_i_1 
       (.I0(\valid[47]_i_2_n_0 ),
        .I1(\valid[242]_i_2_n_0 ),
        .I2(\valid_reg[0] ),
        .I3(valid[34]),
        .O(\replace_reg[0]_rep__1_33 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[35]_i_1 
       (.I0(\valid[47]_i_2_n_0 ),
        .I1(\valid[243]_i_2_n_0 ),
        .I2(\valid_reg[0] ),
        .I3(valid[35]),
        .O(\replace_reg[0]_rep__1_34 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[36]_i_1 
       (.I0(\valid[47]_i_2_n_0 ),
        .I1(\valid[244]_i_2_n_0 ),
        .I2(\valid_reg[0] ),
        .I3(valid[36]),
        .O(\replace_reg[0]_rep__1_35 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[37]_i_1 
       (.I0(\valid[47]_i_2_n_0 ),
        .I1(\valid[245]_i_2_n_0 ),
        .I2(\valid_reg[0] ),
        .I3(valid[37]),
        .O(\replace_reg[0]_rep__1_36 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[38]_i_1 
       (.I0(\valid[47]_i_2_n_0 ),
        .I1(\valid[246]_i_2_n_0 ),
        .I2(\valid_reg[0] ),
        .I3(valid[38]),
        .O(\replace_reg[0]_rep__1_37 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[39]_i_1 
       (.I0(\valid[47]_i_2_n_0 ),
        .I1(\valid[247]_i_2_n_0 ),
        .I2(\valid_reg[0] ),
        .I3(valid[39]),
        .O(\replace_reg[0]_rep__1_38 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[3]_i_1 
       (.I0(\valid[15]_i_2_n_0 ),
        .I1(\valid[243]_i_2_n_0 ),
        .I2(\valid_reg[0] ),
        .I3(valid[3]),
        .O(\replace_reg[0]_rep__1_2 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[40]_i_1 
       (.I0(\valid[47]_i_2_n_0 ),
        .I1(\valid[248]_i_2_n_0 ),
        .I2(\valid_reg[0] ),
        .I3(valid[40]),
        .O(\replace_reg[0]_rep__1_39 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[41]_i_1 
       (.I0(\valid[47]_i_2_n_0 ),
        .I1(\valid[249]_i_2_n_0 ),
        .I2(\valid_reg[0] ),
        .I3(valid[41]),
        .O(\replace_reg[0]_rep__1_40 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[42]_i_1 
       (.I0(\valid[47]_i_2_n_0 ),
        .I1(\valid[250]_i_2_n_0 ),
        .I2(\valid_reg[0] ),
        .I3(valid[42]),
        .O(\replace_reg[0]_rep__1_41 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[43]_i_1 
       (.I0(\valid[47]_i_2_n_0 ),
        .I1(\valid[251]_i_2_n_0 ),
        .I2(\valid_reg[0] ),
        .I3(valid[43]),
        .O(\replace_reg[0]_rep__1_42 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[44]_i_1 
       (.I0(\valid[47]_i_2_n_0 ),
        .I1(\valid[252]_i_2_n_0 ),
        .I2(\valid_reg[0] ),
        .I3(valid[44]),
        .O(\replace_reg[0]_rep__1_43 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[45]_i_1 
       (.I0(\valid[47]_i_2_n_0 ),
        .I1(\valid[253]_i_2_n_0 ),
        .I2(\valid_reg[0] ),
        .I3(valid[45]),
        .O(\replace_reg[0]_rep__1_44 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[46]_i_1 
       (.I0(\valid[47]_i_2_n_0 ),
        .I1(\valid[254]_i_2_n_0 ),
        .I2(\valid_reg[0] ),
        .I3(valid[46]),
        .O(\replace_reg[0]_rep__1_45 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[47]_i_1 
       (.I0(\valid[47]_i_2_n_0 ),
        .I1(\valid[255]_i_3_n_0 ),
        .I2(\valid_reg[0] ),
        .I3(valid[47]),
        .O(\replace_reg[0]_rep__1_46 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    \valid[47]_i_2 
       (.I0(A[5]),
        .I1(A[6]),
        .I2(A[3]),
        .I3(A[4]),
        .O(\valid[47]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[48]_i_1 
       (.I0(\valid[63]_i_2_n_0 ),
        .I1(\valid[240]_i_2_n_0 ),
        .I2(\valid_reg[0] ),
        .I3(valid[48]),
        .O(\replace_reg[0]_rep__1_47 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[49]_i_1 
       (.I0(\valid[63]_i_2_n_0 ),
        .I1(\valid[241]_i_2_n_0 ),
        .I2(\valid_reg[0] ),
        .I3(valid[49]),
        .O(\replace_reg[0]_rep__1_48 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[4]_i_1 
       (.I0(\valid[15]_i_2_n_0 ),
        .I1(\valid[244]_i_2_n_0 ),
        .I2(\valid_reg[0] ),
        .I3(valid[4]),
        .O(\replace_reg[0]_rep__1_3 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[50]_i_1 
       (.I0(\valid[63]_i_2_n_0 ),
        .I1(\valid[242]_i_2_n_0 ),
        .I2(\valid_reg[0] ),
        .I3(valid[50]),
        .O(\replace_reg[0]_rep__1_49 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[51]_i_1 
       (.I0(\valid[63]_i_2_n_0 ),
        .I1(\valid[243]_i_2_n_0 ),
        .I2(\valid_reg[0] ),
        .I3(valid[51]),
        .O(\replace_reg[0]_rep__1_50 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[52]_i_1 
       (.I0(\valid[63]_i_2_n_0 ),
        .I1(\valid[244]_i_2_n_0 ),
        .I2(\valid_reg[0] ),
        .I3(valid[52]),
        .O(\replace_reg[0]_rep__1_51 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[53]_i_1 
       (.I0(\valid[63]_i_2_n_0 ),
        .I1(\valid[245]_i_2_n_0 ),
        .I2(\valid_reg[0] ),
        .I3(valid[53]),
        .O(\replace_reg[0]_rep__1_52 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[54]_i_1 
       (.I0(\valid[63]_i_2_n_0 ),
        .I1(\valid[246]_i_2_n_0 ),
        .I2(\valid_reg[0] ),
        .I3(valid[54]),
        .O(\replace_reg[0]_rep__1_53 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[55]_i_1 
       (.I0(\valid[63]_i_2_n_0 ),
        .I1(\valid[247]_i_2_n_0 ),
        .I2(\valid_reg[0] ),
        .I3(valid[55]),
        .O(\replace_reg[0]_rep__1_54 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[56]_i_1 
       (.I0(\valid[63]_i_2_n_0 ),
        .I1(\valid[248]_i_2_n_0 ),
        .I2(\valid_reg[0] ),
        .I3(valid[56]),
        .O(\replace_reg[0]_rep__1_55 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[57]_i_1 
       (.I0(\valid[63]_i_2_n_0 ),
        .I1(\valid[249]_i_2_n_0 ),
        .I2(\valid_reg[0] ),
        .I3(valid[57]),
        .O(\replace_reg[0]_rep__1_56 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[58]_i_1 
       (.I0(\valid[63]_i_2_n_0 ),
        .I1(\valid[250]_i_2_n_0 ),
        .I2(\valid_reg[0] ),
        .I3(valid[58]),
        .O(\replace_reg[0]_rep__1_57 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[59]_i_1 
       (.I0(\valid[63]_i_2_n_0 ),
        .I1(\valid[251]_i_2_n_0 ),
        .I2(\valid_reg[0] ),
        .I3(valid[59]),
        .O(\replace_reg[0]_rep__1_58 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[5]_i_1 
       (.I0(\valid[15]_i_2_n_0 ),
        .I1(\valid[245]_i_2_n_0 ),
        .I2(\valid_reg[0] ),
        .I3(valid[5]),
        .O(\replace_reg[0]_rep__1_4 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[60]_i_1 
       (.I0(\valid[63]_i_2_n_0 ),
        .I1(\valid[252]_i_2_n_0 ),
        .I2(\valid_reg[0] ),
        .I3(valid[60]),
        .O(\replace_reg[0]_rep__1_59 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[61]_i_1 
       (.I0(\valid[63]_i_2_n_0 ),
        .I1(\valid[253]_i_2_n_0 ),
        .I2(\valid_reg[0] ),
        .I3(valid[61]),
        .O(\replace_reg[0]_rep__1_60 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[62]_i_1 
       (.I0(\valid[63]_i_2_n_0 ),
        .I1(\valid[254]_i_2_n_0 ),
        .I2(\valid_reg[0] ),
        .I3(valid[62]),
        .O(\replace_reg[0]_rep__1_61 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[63]_i_1 
       (.I0(\valid[63]_i_2_n_0 ),
        .I1(\valid[255]_i_3_n_0 ),
        .I2(\valid_reg[0] ),
        .I3(valid[63]),
        .O(\replace_reg[0]_rep__1_62 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    \valid[63]_i_2 
       (.I0(A[5]),
        .I1(A[6]),
        .I2(A[3]),
        .I3(A[4]),
        .O(\valid[63]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[64]_i_1 
       (.I0(\valid[79]_i_2_n_0 ),
        .I1(\valid[240]_i_2_n_0 ),
        .I2(\valid_reg[64] ),
        .I3(valid[64]),
        .O(\replace_reg[0]_rep__0 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[65]_i_1 
       (.I0(\valid[79]_i_2_n_0 ),
        .I1(\valid[241]_i_2_n_0 ),
        .I2(\valid_reg[64] ),
        .I3(valid[65]),
        .O(\replace_reg[0]_rep__0_0 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[66]_i_1 
       (.I0(\valid[79]_i_2_n_0 ),
        .I1(\valid[242]_i_2_n_0 ),
        .I2(\valid_reg[64] ),
        .I3(valid[66]),
        .O(\replace_reg[0]_rep__0_1 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[67]_i_1 
       (.I0(\valid[79]_i_2_n_0 ),
        .I1(\valid[243]_i_2_n_0 ),
        .I2(\valid_reg[64] ),
        .I3(valid[67]),
        .O(\replace_reg[0]_rep__0_2 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[68]_i_1 
       (.I0(\valid[79]_i_2_n_0 ),
        .I1(\valid[244]_i_2_n_0 ),
        .I2(\valid_reg[64] ),
        .I3(valid[68]),
        .O(\replace_reg[0]_rep__0_3 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[69]_i_1 
       (.I0(\valid[79]_i_2_n_0 ),
        .I1(\valid[245]_i_2_n_0 ),
        .I2(\valid_reg[64] ),
        .I3(valid[69]),
        .O(\replace_reg[0]_rep__0_4 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[6]_i_1 
       (.I0(\valid[15]_i_2_n_0 ),
        .I1(\valid[246]_i_2_n_0 ),
        .I2(\valid_reg[0] ),
        .I3(valid[6]),
        .O(\replace_reg[0]_rep__1_5 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[70]_i_1 
       (.I0(\valid[79]_i_2_n_0 ),
        .I1(\valid[246]_i_2_n_0 ),
        .I2(\valid_reg[64] ),
        .I3(valid[70]),
        .O(\replace_reg[0]_rep__0_5 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[71]_i_1 
       (.I0(\valid[79]_i_2_n_0 ),
        .I1(\valid[247]_i_2_n_0 ),
        .I2(\valid_reg[64] ),
        .I3(valid[71]),
        .O(\replace_reg[0]_rep__0_6 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[72]_i_1 
       (.I0(\valid[79]_i_2_n_0 ),
        .I1(\valid[248]_i_2_n_0 ),
        .I2(\valid_reg[64] ),
        .I3(valid[72]),
        .O(\replace_reg[0]_rep__0_7 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[73]_i_1 
       (.I0(\valid[79]_i_2_n_0 ),
        .I1(\valid[249]_i_2_n_0 ),
        .I2(\valid_reg[64] ),
        .I3(valid[73]),
        .O(\replace_reg[0]_rep__0_8 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[74]_i_1 
       (.I0(\valid[79]_i_2_n_0 ),
        .I1(\valid[250]_i_2_n_0 ),
        .I2(\valid_reg[64] ),
        .I3(valid[74]),
        .O(\replace_reg[0]_rep__0_9 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[75]_i_1 
       (.I0(\valid[79]_i_2_n_0 ),
        .I1(\valid[251]_i_2_n_0 ),
        .I2(\valid_reg[64] ),
        .I3(valid[75]),
        .O(\replace_reg[0]_rep__0_10 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[76]_i_1 
       (.I0(\valid[79]_i_2_n_0 ),
        .I1(\valid[252]_i_2_n_0 ),
        .I2(\valid_reg[64] ),
        .I3(valid[76]),
        .O(\replace_reg[0]_rep__0_11 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[77]_i_1 
       (.I0(\valid[79]_i_2_n_0 ),
        .I1(\valid[253]_i_2_n_0 ),
        .I2(\valid_reg[64] ),
        .I3(valid[77]),
        .O(\replace_reg[0]_rep__0_12 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[78]_i_1 
       (.I0(\valid[79]_i_2_n_0 ),
        .I1(\valid[254]_i_2_n_0 ),
        .I2(\valid_reg[64] ),
        .I3(valid[78]),
        .O(\replace_reg[0]_rep__0_13 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[79]_i_1 
       (.I0(\valid[79]_i_2_n_0 ),
        .I1(\valid[255]_i_3_n_0 ),
        .I2(\valid_reg[64] ),
        .I3(valid[79]),
        .O(\replace_reg[0]_rep__0_14 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'hFFFB)) 
    \valid[79]_i_2 
       (.I0(A[6]),
        .I1(A[5]),
        .I2(A[3]),
        .I3(A[4]),
        .O(\valid[79]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[7]_i_1 
       (.I0(\valid[15]_i_2_n_0 ),
        .I1(\valid[247]_i_2_n_0 ),
        .I2(\valid_reg[0] ),
        .I3(valid[7]),
        .O(\replace_reg[0]_rep__1_6 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[80]_i_1 
       (.I0(\valid[95]_i_2_n_0 ),
        .I1(\valid[240]_i_2_n_0 ),
        .I2(\valid_reg[64] ),
        .I3(valid[80]),
        .O(\replace_reg[0]_rep__0_15 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[81]_i_1 
       (.I0(\valid[95]_i_2_n_0 ),
        .I1(\valid[241]_i_2_n_0 ),
        .I2(\valid_reg[64] ),
        .I3(valid[81]),
        .O(\replace_reg[0]_rep__0_16 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[82]_i_1 
       (.I0(\valid[95]_i_2_n_0 ),
        .I1(\valid[242]_i_2_n_0 ),
        .I2(\valid_reg[64] ),
        .I3(valid[82]),
        .O(\replace_reg[0]_rep__0_17 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[83]_i_1 
       (.I0(\valid[95]_i_2_n_0 ),
        .I1(\valid[243]_i_2_n_0 ),
        .I2(\valid_reg[64] ),
        .I3(valid[83]),
        .O(\replace_reg[0]_rep__0_18 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[84]_i_1 
       (.I0(\valid[95]_i_2_n_0 ),
        .I1(\valid[244]_i_2_n_0 ),
        .I2(\valid_reg[64] ),
        .I3(valid[84]),
        .O(\replace_reg[0]_rep__0_19 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[85]_i_1 
       (.I0(\valid[95]_i_2_n_0 ),
        .I1(\valid[245]_i_2_n_0 ),
        .I2(\valid_reg[64] ),
        .I3(valid[85]),
        .O(\replace_reg[0]_rep__0_20 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[86]_i_1 
       (.I0(\valid[95]_i_2_n_0 ),
        .I1(\valid[246]_i_2_n_0 ),
        .I2(\valid_reg[64] ),
        .I3(valid[86]),
        .O(\replace_reg[0]_rep__0_21 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[87]_i_1 
       (.I0(\valid[95]_i_2_n_0 ),
        .I1(\valid[247]_i_2_n_0 ),
        .I2(\valid_reg[64] ),
        .I3(valid[87]),
        .O(\replace_reg[0]_rep__0_22 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[88]_i_1 
       (.I0(\valid[95]_i_2_n_0 ),
        .I1(\valid[248]_i_2_n_0 ),
        .I2(\valid_reg[64] ),
        .I3(valid[88]),
        .O(\replace_reg[0]_rep__0_23 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[89]_i_1 
       (.I0(\valid[95]_i_2_n_0 ),
        .I1(\valid[249]_i_2_n_0 ),
        .I2(\valid_reg[64] ),
        .I3(valid[89]),
        .O(\replace_reg[0]_rep__0_24 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[8]_i_1 
       (.I0(\valid[15]_i_2_n_0 ),
        .I1(\valid[248]_i_2_n_0 ),
        .I2(\valid_reg[0] ),
        .I3(valid[8]),
        .O(\replace_reg[0]_rep__1_7 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[90]_i_1 
       (.I0(\valid[95]_i_2_n_0 ),
        .I1(\valid[250]_i_2_n_0 ),
        .I2(\valid_reg[64] ),
        .I3(valid[90]),
        .O(\replace_reg[0]_rep__0_25 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[91]_i_1 
       (.I0(\valid[95]_i_2_n_0 ),
        .I1(\valid[251]_i_2_n_0 ),
        .I2(\valid_reg[64] ),
        .I3(valid[91]),
        .O(\replace_reg[0]_rep__0_26 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[92]_i_1 
       (.I0(\valid[95]_i_2_n_0 ),
        .I1(\valid[252]_i_2_n_0 ),
        .I2(\valid_reg[64] ),
        .I3(valid[92]),
        .O(\replace_reg[0]_rep__0_27 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[93]_i_1 
       (.I0(\valid[95]_i_2_n_0 ),
        .I1(\valid[253]_i_2_n_0 ),
        .I2(\valid_reg[64] ),
        .I3(valid[93]),
        .O(\replace_reg[0]_rep__0_28 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[94]_i_1 
       (.I0(\valid[95]_i_2_n_0 ),
        .I1(\valid[254]_i_2_n_0 ),
        .I2(\valid_reg[64] ),
        .I3(valid[94]),
        .O(\replace_reg[0]_rep__0_29 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[95]_i_1 
       (.I0(\valid[95]_i_2_n_0 ),
        .I1(\valid[255]_i_3_n_0 ),
        .I2(\valid_reg[64] ),
        .I3(valid[95]),
        .O(\replace_reg[0]_rep__0_30 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'hFBFF)) 
    \valid[95]_i_2 
       (.I0(A[6]),
        .I1(A[5]),
        .I2(A[4]),
        .I3(A[3]),
        .O(\valid[95]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[96]_i_1 
       (.I0(\valid[111]_i_2_n_0 ),
        .I1(\valid[240]_i_2_n_0 ),
        .I2(\valid_reg[64] ),
        .I3(valid[96]),
        .O(\replace_reg[0]_rep__0_31 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[97]_i_1 
       (.I0(\valid[111]_i_2_n_0 ),
        .I1(\valid[241]_i_2_n_0 ),
        .I2(\valid_reg[64] ),
        .I3(valid[97]),
        .O(\replace_reg[0]_rep__0_32 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[98]_i_1 
       (.I0(\valid[111]_i_2_n_0 ),
        .I1(\valid[242]_i_2_n_0 ),
        .I2(\valid_reg[64] ),
        .I3(valid[98]),
        .O(\replace_reg[0]_rep__0_33 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[99]_i_1 
       (.I0(\valid[111]_i_2_n_0 ),
        .I1(\valid[243]_i_2_n_0 ),
        .I2(\valid_reg[64] ),
        .I3(valid[99]),
        .O(\replace_reg[0]_rep__0_34 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \valid[9]_i_1 
       (.I0(\valid[15]_i_2_n_0 ),
        .I1(\valid[249]_i_2_n_0 ),
        .I2(\valid_reg[0] ),
        .I3(valid[9]),
        .O(\replace_reg[0]_rep__1_8 ));
endmodule

module ram
   (ram_bram_dout,
    p_0_in,
    clk,
    ram_reg_0_0,
    ADDRARDADDR,
    hci_io_din,
    ram_reg_0_0_0,
    ram_reg_1_1,
    ram_reg_0_4,
    ram_reg_1_7,
    ram_reg_1_6,
    WEA,
    ram_reg_3_6,
    ram_reg_3_4,
    ram_reg_2_7,
    ram_reg_3_7,
    ram_reg_3_7_0);
  output [7:0]ram_bram_dout;
  input [0:0]p_0_in;
  input clk;
  input ram_reg_0_0;
  input [15:0]ADDRARDADDR;
  input [7:0]hci_io_din;
  input [0:0]ram_reg_0_0_0;
  input [1:0]ram_reg_1_1;
  input [1:0]ram_reg_0_4;
  input [15:0]ram_reg_1_7;
  input [1:0]ram_reg_1_6;
  input [1:0]WEA;
  input [2:0]ram_reg_3_6;
  input [1:0]ram_reg_3_4;
  input [1:0]ram_reg_2_7;
  input [2:0]ram_reg_3_7;
  input [0:0]ram_reg_3_7_0;

  wire [15:0]ADDRARDADDR;
  wire [1:0]WEA;
  wire clk;
  wire [7:0]hci_io_din;
  wire [0:0]p_0_in;
  wire [7:0]ram_bram_dout;
  wire ram_reg_0_0;
  wire [0:0]ram_reg_0_0_0;
  wire [1:0]ram_reg_0_4;
  wire [1:0]ram_reg_1_1;
  wire [1:0]ram_reg_1_6;
  wire [15:0]ram_reg_1_7;
  wire [1:0]ram_reg_2_7;
  wire [1:0]ram_reg_3_4;
  wire [2:0]ram_reg_3_6;
  wire [2:0]ram_reg_3_7;
  wire [0:0]ram_reg_3_7_0;

  single_port_ram_sync ram_bram
       (.ADDRARDADDR(ADDRARDADDR),
        .WEA(WEA),
        .clk(clk),
        .hci_io_din(hci_io_din),
        .p_0_in(p_0_in),
        .ram_bram_dout(ram_bram_dout),
        .ram_reg_0_0_0(ram_reg_0_0),
        .ram_reg_0_0_1(ram_reg_0_0_0),
        .ram_reg_0_4_0(ram_reg_0_4),
        .ram_reg_1_1_0(ram_reg_1_1),
        .ram_reg_1_6_0(ram_reg_1_6),
        .ram_reg_1_7_0(ram_reg_1_7),
        .ram_reg_2_7_0(ram_reg_2_7),
        .ram_reg_3_4_0(ram_reg_3_4),
        .ram_reg_3_6_0(ram_reg_3_6),
        .ram_reg_3_7_0(ram_reg_3_7),
        .ram_reg_3_7_1(ram_reg_3_7_0));
endmodule

module register
   (rst_reg,
    rst_reg_0,
    rst_reg_1,
    rst_reg_2,
    rst_reg_3,
    rst_reg_4,
    rst_reg_5,
    rst_reg_6,
    rst_reg_7,
    rst_reg_8,
    rst_reg_9,
    rst_reg_10,
    rst_reg_11,
    rst_reg_12,
    rst_reg_13,
    rst_reg_14,
    rst_reg_15,
    rst_reg_16,
    rst_reg_17,
    rst_reg_18,
    rst_reg_19,
    rst_reg_20,
    rst_reg_21,
    rst_reg_22,
    rst_reg_23,
    rst_reg_24,
    rst_reg_25,
    rst_reg_26,
    rst_reg_27,
    rst_reg_28,
    rst_reg_29,
    rst_reg_30,
    rst_reg_31,
    rst_reg_32,
    rst_reg_33,
    rst_reg_34,
    rst_reg_35,
    rst_reg_36,
    rst_reg_37,
    rst_reg_38,
    rst_reg_39,
    rst_reg_40,
    rst_reg_41,
    rst_reg_42,
    rst_reg_43,
    rst_reg_44,
    rst_reg_45,
    rst_reg_46,
    rst_reg_47,
    rst_reg_48,
    rst_reg_49,
    rst_reg_50,
    rst_reg_51,
    rst_reg_52,
    rst_reg_53,
    rst_reg_54,
    rst_reg_55,
    rst_reg_56,
    rst_reg_57,
    rst_reg_58,
    rst_reg_59,
    rst_reg_60,
    rst_reg_61,
    rst_reg_62,
    rst_reg_63,
    rst_reg_64,
    rst_reg_65,
    rst_reg_66,
    rst_reg_67,
    rst_reg_68,
    rst_reg_69,
    rst_reg_70,
    rst_reg_71,
    rst_reg_72,
    rst_reg_73,
    rst_reg_74,
    rst_reg_75,
    rst_reg_76,
    rst_reg_77,
    rst_reg_78,
    rst_reg_79,
    rst_reg_80,
    rst_reg_81,
    rst_reg_82,
    rst_reg_83,
    rst_reg_84,
    rst_reg_85,
    rst_reg_86,
    rst_reg_87,
    rst_reg_88,
    rst_reg_89,
    rst_reg_90,
    rst_reg_91,
    rst_reg_92,
    rst_reg_93,
    rst_reg_94,
    rst_reg_95,
    rst_reg_96,
    rst_reg_97,
    rst_reg_98,
    rst_reg_99,
    rst_reg_100,
    rst_reg_101,
    rst_reg_102,
    rst_reg_103,
    rst_reg_104,
    rst_reg_105,
    rst_reg_106,
    rst_reg_107,
    rst_reg_108,
    rst_reg_109,
    rst_reg_110,
    rst_reg_111,
    rst_reg_112,
    rst_reg_113,
    rst_reg_114,
    rst_reg_115,
    rst_reg_116,
    rst_reg_117,
    rst_reg_118,
    rst_reg_119,
    rst_reg_120,
    rst_reg_121,
    rst_reg_122,
    rst_reg_123,
    rst_reg_124,
    rst_reg_125,
    rst_reg_126,
    \ex_reg1[0]_i_2 ,
    \ex_reg1_reg[0]_i_3_0 ,
    \ex_reg1_reg[21]_i_5_0 ,
    \ex_reg1_reg[21]_i_5_1 ,
    \ex_reg1_reg[10]_i_8_0 ,
    \ex_reg1_reg[10]_i_8_1 ,
    \ex_reg1_reg[0]_i_6_0 ,
    \ex_reg1_reg[0]_i_6_1 ,
    \ex_reg2[0]_i_3 ,
    \ex_reg2_reg[0]_i_5_0 ,
    \ex_reg2_reg[21]_i_8_0 ,
    \ex_reg2_reg[21]_i_8_1 ,
    \ex_reg2_reg[10]_i_14_0 ,
    \ex_reg2_reg[10]_i_14_1 ,
    \ex_reg2_reg[0]_i_8_0 ,
    \ex_reg2_reg[0]_i_8_1 ,
    \ex_reg2_reg[0]_i_8_2 ,
    \ex_reg2_reg[0]_i_8_3 ,
    rst,
    E,
    D,
    EXCLK_IBUF_BUFG,
    \regs_reg[30][31]_0 ,
    \regs_reg[29][31]_0 ,
    \regs_reg[28][31]_0 ,
    \regs_reg[27][31]_0 ,
    \regs_reg[26][31]_0 ,
    \regs_reg[25][31]_0 ,
    \regs_reg[24][31]_0 ,
    \regs_reg[23][31]_0 ,
    \regs_reg[22][31]_0 ,
    \regs_reg[21][31]_0 ,
    \regs_reg[20][31]_0 ,
    \regs_reg[19][31]_0 ,
    \regs_reg[18][31]_0 ,
    \regs_reg[17][31]_0 ,
    \regs_reg[16][31]_0 ,
    \regs_reg[15][31]_0 ,
    \regs_reg[14][31]_0 ,
    \regs_reg[13][31]_0 ,
    \regs_reg[12][31]_0 ,
    \regs_reg[11][31]_0 ,
    \regs_reg[10][31]_0 ,
    \regs_reg[9][31]_0 ,
    \regs_reg[8][31]_0 ,
    \regs_reg[7][31]_0 ,
    \regs_reg[6][31]_0 ,
    \regs_reg[5][31]_0 ,
    \regs_reg[4][31]_0 ,
    \regs_reg[3][31]_0 ,
    \regs_reg[2][31]_0 ,
    \regs_reg[1][31]_0 );
  output rst_reg;
  output rst_reg_0;
  output rst_reg_1;
  output rst_reg_2;
  output rst_reg_3;
  output rst_reg_4;
  output rst_reg_5;
  output rst_reg_6;
  output rst_reg_7;
  output rst_reg_8;
  output rst_reg_9;
  output rst_reg_10;
  output rst_reg_11;
  output rst_reg_12;
  output rst_reg_13;
  output rst_reg_14;
  output rst_reg_15;
  output rst_reg_16;
  output rst_reg_17;
  output rst_reg_18;
  output rst_reg_19;
  output rst_reg_20;
  output rst_reg_21;
  output rst_reg_22;
  output rst_reg_23;
  output rst_reg_24;
  output rst_reg_25;
  output rst_reg_26;
  output rst_reg_27;
  output rst_reg_28;
  output rst_reg_29;
  output rst_reg_30;
  output rst_reg_31;
  output rst_reg_32;
  output rst_reg_33;
  output rst_reg_34;
  output rst_reg_35;
  output rst_reg_36;
  output rst_reg_37;
  output rst_reg_38;
  output rst_reg_39;
  output rst_reg_40;
  output rst_reg_41;
  output rst_reg_42;
  output rst_reg_43;
  output rst_reg_44;
  output rst_reg_45;
  output rst_reg_46;
  output rst_reg_47;
  output rst_reg_48;
  output rst_reg_49;
  output rst_reg_50;
  output rst_reg_51;
  output rst_reg_52;
  output rst_reg_53;
  output rst_reg_54;
  output rst_reg_55;
  output rst_reg_56;
  output rst_reg_57;
  output rst_reg_58;
  output rst_reg_59;
  output rst_reg_60;
  output rst_reg_61;
  output rst_reg_62;
  output rst_reg_63;
  output rst_reg_64;
  output rst_reg_65;
  output rst_reg_66;
  output rst_reg_67;
  output rst_reg_68;
  output rst_reg_69;
  output rst_reg_70;
  output rst_reg_71;
  output rst_reg_72;
  output rst_reg_73;
  output rst_reg_74;
  output rst_reg_75;
  output rst_reg_76;
  output rst_reg_77;
  output rst_reg_78;
  output rst_reg_79;
  output rst_reg_80;
  output rst_reg_81;
  output rst_reg_82;
  output rst_reg_83;
  output rst_reg_84;
  output rst_reg_85;
  output rst_reg_86;
  output rst_reg_87;
  output rst_reg_88;
  output rst_reg_89;
  output rst_reg_90;
  output rst_reg_91;
  output rst_reg_92;
  output rst_reg_93;
  output rst_reg_94;
  output rst_reg_95;
  output rst_reg_96;
  output rst_reg_97;
  output rst_reg_98;
  output rst_reg_99;
  output rst_reg_100;
  output rst_reg_101;
  output rst_reg_102;
  output rst_reg_103;
  output rst_reg_104;
  output rst_reg_105;
  output rst_reg_106;
  output rst_reg_107;
  output rst_reg_108;
  output rst_reg_109;
  output rst_reg_110;
  output rst_reg_111;
  output rst_reg_112;
  output rst_reg_113;
  output rst_reg_114;
  output rst_reg_115;
  output rst_reg_116;
  output rst_reg_117;
  output rst_reg_118;
  output rst_reg_119;
  output rst_reg_120;
  output rst_reg_121;
  output rst_reg_122;
  output rst_reg_123;
  output rst_reg_124;
  output rst_reg_125;
  output rst_reg_126;
  input \ex_reg1[0]_i_2 ;
  input \ex_reg1_reg[0]_i_3_0 ;
  input \ex_reg1_reg[21]_i_5_0 ;
  input \ex_reg1_reg[21]_i_5_1 ;
  input \ex_reg1_reg[10]_i_8_0 ;
  input \ex_reg1_reg[10]_i_8_1 ;
  input \ex_reg1_reg[0]_i_6_0 ;
  input \ex_reg1_reg[0]_i_6_1 ;
  input \ex_reg2[0]_i_3 ;
  input \ex_reg2_reg[0]_i_5_0 ;
  input \ex_reg2_reg[21]_i_8_0 ;
  input \ex_reg2_reg[21]_i_8_1 ;
  input \ex_reg2_reg[10]_i_14_0 ;
  input \ex_reg2_reg[10]_i_14_1 ;
  input \ex_reg2_reg[0]_i_8_0 ;
  input \ex_reg2_reg[0]_i_8_1 ;
  input \ex_reg2_reg[0]_i_8_2 ;
  input \ex_reg2_reg[0]_i_8_3 ;
  input rst;
  input [0:0]E;
  input [31:0]D;
  input EXCLK_IBUF_BUFG;
  input [0:0]\regs_reg[30][31]_0 ;
  input [0:0]\regs_reg[29][31]_0 ;
  input [0:0]\regs_reg[28][31]_0 ;
  input [0:0]\regs_reg[27][31]_0 ;
  input [0:0]\regs_reg[26][31]_0 ;
  input [0:0]\regs_reg[25][31]_0 ;
  input [0:0]\regs_reg[24][31]_0 ;
  input [0:0]\regs_reg[23][31]_0 ;
  input [0:0]\regs_reg[22][31]_0 ;
  input [0:0]\regs_reg[21][31]_0 ;
  input [0:0]\regs_reg[20][31]_0 ;
  input [0:0]\regs_reg[19][31]_0 ;
  input [0:0]\regs_reg[18][31]_0 ;
  input [0:0]\regs_reg[17][31]_0 ;
  input [0:0]\regs_reg[16][31]_0 ;
  input [0:0]\regs_reg[15][31]_0 ;
  input [0:0]\regs_reg[14][31]_0 ;
  input [0:0]\regs_reg[13][31]_0 ;
  input [0:0]\regs_reg[12][31]_0 ;
  input [0:0]\regs_reg[11][31]_0 ;
  input [0:0]\regs_reg[10][31]_0 ;
  input [0:0]\regs_reg[9][31]_0 ;
  input [0:0]\regs_reg[8][31]_0 ;
  input [0:0]\regs_reg[7][31]_0 ;
  input [0:0]\regs_reg[6][31]_0 ;
  input [0:0]\regs_reg[5][31]_0 ;
  input [0:0]\regs_reg[4][31]_0 ;
  input [0:0]\regs_reg[3][31]_0 ;
  input [0:0]\regs_reg[2][31]_0 ;
  input [0:0]\regs_reg[1][31]_0 ;

  wire [31:0]D;
  wire [0:0]E;
  wire EXCLK_IBUF_BUFG;
  wire \ex_reg1[0]_i_10_n_0 ;
  wire \ex_reg1[0]_i_11_n_0 ;
  wire \ex_reg1[0]_i_12_n_0 ;
  wire \ex_reg1[0]_i_13_n_0 ;
  wire \ex_reg1[0]_i_14_n_0 ;
  wire \ex_reg1[0]_i_15_n_0 ;
  wire \ex_reg1[0]_i_16_n_0 ;
  wire \ex_reg1[0]_i_2 ;
  wire \ex_reg1[0]_i_9_n_0 ;
  wire \ex_reg1[10]_i_10_n_0 ;
  wire \ex_reg1[10]_i_11_n_0 ;
  wire \ex_reg1[10]_i_12_n_0 ;
  wire \ex_reg1[10]_i_13_n_0 ;
  wire \ex_reg1[10]_i_14_n_0 ;
  wire \ex_reg1[10]_i_15_n_0 ;
  wire \ex_reg1[10]_i_16_n_0 ;
  wire \ex_reg1[10]_i_9_n_0 ;
  wire \ex_reg1[11]_i_10_n_0 ;
  wire \ex_reg1[11]_i_11_n_0 ;
  wire \ex_reg1[11]_i_12_n_0 ;
  wire \ex_reg1[11]_i_13_n_0 ;
  wire \ex_reg1[11]_i_14_n_0 ;
  wire \ex_reg1[11]_i_15_n_0 ;
  wire \ex_reg1[11]_i_16_n_0 ;
  wire \ex_reg1[11]_i_9_n_0 ;
  wire \ex_reg1[12]_i_10_n_0 ;
  wire \ex_reg1[12]_i_11_n_0 ;
  wire \ex_reg1[12]_i_12_n_0 ;
  wire \ex_reg1[12]_i_13_n_0 ;
  wire \ex_reg1[12]_i_14_n_0 ;
  wire \ex_reg1[12]_i_15_n_0 ;
  wire \ex_reg1[12]_i_16_n_0 ;
  wire \ex_reg1[12]_i_9_n_0 ;
  wire \ex_reg1[13]_i_10_n_0 ;
  wire \ex_reg1[13]_i_11_n_0 ;
  wire \ex_reg1[13]_i_12_n_0 ;
  wire \ex_reg1[13]_i_13_n_0 ;
  wire \ex_reg1[13]_i_14_n_0 ;
  wire \ex_reg1[13]_i_15_n_0 ;
  wire \ex_reg1[13]_i_16_n_0 ;
  wire \ex_reg1[13]_i_9_n_0 ;
  wire \ex_reg1[14]_i_10_n_0 ;
  wire \ex_reg1[14]_i_11_n_0 ;
  wire \ex_reg1[14]_i_12_n_0 ;
  wire \ex_reg1[14]_i_13_n_0 ;
  wire \ex_reg1[14]_i_14_n_0 ;
  wire \ex_reg1[14]_i_15_n_0 ;
  wire \ex_reg1[14]_i_16_n_0 ;
  wire \ex_reg1[14]_i_9_n_0 ;
  wire \ex_reg1[15]_i_10_n_0 ;
  wire \ex_reg1[15]_i_11_n_0 ;
  wire \ex_reg1[15]_i_12_n_0 ;
  wire \ex_reg1[15]_i_13_n_0 ;
  wire \ex_reg1[15]_i_14_n_0 ;
  wire \ex_reg1[15]_i_15_n_0 ;
  wire \ex_reg1[15]_i_16_n_0 ;
  wire \ex_reg1[15]_i_9_n_0 ;
  wire \ex_reg1[16]_i_10_n_0 ;
  wire \ex_reg1[16]_i_11_n_0 ;
  wire \ex_reg1[16]_i_12_n_0 ;
  wire \ex_reg1[16]_i_13_n_0 ;
  wire \ex_reg1[16]_i_14_n_0 ;
  wire \ex_reg1[16]_i_15_n_0 ;
  wire \ex_reg1[16]_i_16_n_0 ;
  wire \ex_reg1[16]_i_9_n_0 ;
  wire \ex_reg1[17]_i_10_n_0 ;
  wire \ex_reg1[17]_i_11_n_0 ;
  wire \ex_reg1[17]_i_12_n_0 ;
  wire \ex_reg1[17]_i_13_n_0 ;
  wire \ex_reg1[17]_i_14_n_0 ;
  wire \ex_reg1[17]_i_15_n_0 ;
  wire \ex_reg1[17]_i_16_n_0 ;
  wire \ex_reg1[17]_i_9_n_0 ;
  wire \ex_reg1[18]_i_10_n_0 ;
  wire \ex_reg1[18]_i_11_n_0 ;
  wire \ex_reg1[18]_i_12_n_0 ;
  wire \ex_reg1[18]_i_13_n_0 ;
  wire \ex_reg1[18]_i_14_n_0 ;
  wire \ex_reg1[18]_i_15_n_0 ;
  wire \ex_reg1[18]_i_16_n_0 ;
  wire \ex_reg1[18]_i_9_n_0 ;
  wire \ex_reg1[19]_i_10_n_0 ;
  wire \ex_reg1[19]_i_11_n_0 ;
  wire \ex_reg1[19]_i_12_n_0 ;
  wire \ex_reg1[19]_i_13_n_0 ;
  wire \ex_reg1[19]_i_14_n_0 ;
  wire \ex_reg1[19]_i_15_n_0 ;
  wire \ex_reg1[19]_i_16_n_0 ;
  wire \ex_reg1[19]_i_9_n_0 ;
  wire \ex_reg1[1]_i_10_n_0 ;
  wire \ex_reg1[1]_i_11_n_0 ;
  wire \ex_reg1[1]_i_12_n_0 ;
  wire \ex_reg1[1]_i_13_n_0 ;
  wire \ex_reg1[1]_i_14_n_0 ;
  wire \ex_reg1[1]_i_15_n_0 ;
  wire \ex_reg1[1]_i_16_n_0 ;
  wire \ex_reg1[1]_i_9_n_0 ;
  wire \ex_reg1[20]_i_10_n_0 ;
  wire \ex_reg1[20]_i_11_n_0 ;
  wire \ex_reg1[20]_i_12_n_0 ;
  wire \ex_reg1[20]_i_13_n_0 ;
  wire \ex_reg1[20]_i_14_n_0 ;
  wire \ex_reg1[20]_i_15_n_0 ;
  wire \ex_reg1[20]_i_16_n_0 ;
  wire \ex_reg1[20]_i_9_n_0 ;
  wire \ex_reg1[21]_i_10_n_0 ;
  wire \ex_reg1[21]_i_11_n_0 ;
  wire \ex_reg1[21]_i_12_n_0 ;
  wire \ex_reg1[21]_i_13_n_0 ;
  wire \ex_reg1[21]_i_14_n_0 ;
  wire \ex_reg1[21]_i_15_n_0 ;
  wire \ex_reg1[21]_i_16_n_0 ;
  wire \ex_reg1[21]_i_9_n_0 ;
  wire \ex_reg1[22]_i_10_n_0 ;
  wire \ex_reg1[22]_i_11_n_0 ;
  wire \ex_reg1[22]_i_12_n_0 ;
  wire \ex_reg1[22]_i_13_n_0 ;
  wire \ex_reg1[22]_i_14_n_0 ;
  wire \ex_reg1[22]_i_15_n_0 ;
  wire \ex_reg1[22]_i_16_n_0 ;
  wire \ex_reg1[22]_i_9_n_0 ;
  wire \ex_reg1[23]_i_10_n_0 ;
  wire \ex_reg1[23]_i_11_n_0 ;
  wire \ex_reg1[23]_i_12_n_0 ;
  wire \ex_reg1[23]_i_13_n_0 ;
  wire \ex_reg1[23]_i_14_n_0 ;
  wire \ex_reg1[23]_i_15_n_0 ;
  wire \ex_reg1[23]_i_16_n_0 ;
  wire \ex_reg1[23]_i_9_n_0 ;
  wire \ex_reg1[24]_i_10_n_0 ;
  wire \ex_reg1[24]_i_11_n_0 ;
  wire \ex_reg1[24]_i_12_n_0 ;
  wire \ex_reg1[24]_i_13_n_0 ;
  wire \ex_reg1[24]_i_14_n_0 ;
  wire \ex_reg1[24]_i_15_n_0 ;
  wire \ex_reg1[24]_i_16_n_0 ;
  wire \ex_reg1[24]_i_9_n_0 ;
  wire \ex_reg1[25]_i_10_n_0 ;
  wire \ex_reg1[25]_i_11_n_0 ;
  wire \ex_reg1[25]_i_12_n_0 ;
  wire \ex_reg1[25]_i_13_n_0 ;
  wire \ex_reg1[25]_i_14_n_0 ;
  wire \ex_reg1[25]_i_15_n_0 ;
  wire \ex_reg1[25]_i_16_n_0 ;
  wire \ex_reg1[25]_i_9_n_0 ;
  wire \ex_reg1[26]_i_10_n_0 ;
  wire \ex_reg1[26]_i_11_n_0 ;
  wire \ex_reg1[26]_i_12_n_0 ;
  wire \ex_reg1[26]_i_13_n_0 ;
  wire \ex_reg1[26]_i_14_n_0 ;
  wire \ex_reg1[26]_i_15_n_0 ;
  wire \ex_reg1[26]_i_16_n_0 ;
  wire \ex_reg1[26]_i_9_n_0 ;
  wire \ex_reg1[27]_i_10_n_0 ;
  wire \ex_reg1[27]_i_11_n_0 ;
  wire \ex_reg1[27]_i_12_n_0 ;
  wire \ex_reg1[27]_i_13_n_0 ;
  wire \ex_reg1[27]_i_14_n_0 ;
  wire \ex_reg1[27]_i_15_n_0 ;
  wire \ex_reg1[27]_i_16_n_0 ;
  wire \ex_reg1[27]_i_9_n_0 ;
  wire \ex_reg1[28]_i_10_n_0 ;
  wire \ex_reg1[28]_i_11_n_0 ;
  wire \ex_reg1[28]_i_12_n_0 ;
  wire \ex_reg1[28]_i_13_n_0 ;
  wire \ex_reg1[28]_i_14_n_0 ;
  wire \ex_reg1[28]_i_15_n_0 ;
  wire \ex_reg1[28]_i_16_n_0 ;
  wire \ex_reg1[28]_i_9_n_0 ;
  wire \ex_reg1[29]_i_23_n_0 ;
  wire \ex_reg1[29]_i_24_n_0 ;
  wire \ex_reg1[29]_i_25_n_0 ;
  wire \ex_reg1[29]_i_26_n_0 ;
  wire \ex_reg1[29]_i_27_n_0 ;
  wire \ex_reg1[29]_i_28_n_0 ;
  wire \ex_reg1[29]_i_29_n_0 ;
  wire \ex_reg1[29]_i_30_n_0 ;
  wire \ex_reg1[2]_i_10_n_0 ;
  wire \ex_reg1[2]_i_11_n_0 ;
  wire \ex_reg1[2]_i_12_n_0 ;
  wire \ex_reg1[2]_i_13_n_0 ;
  wire \ex_reg1[2]_i_14_n_0 ;
  wire \ex_reg1[2]_i_15_n_0 ;
  wire \ex_reg1[2]_i_16_n_0 ;
  wire \ex_reg1[2]_i_9_n_0 ;
  wire \ex_reg1[30]_i_10_n_0 ;
  wire \ex_reg1[30]_i_11_n_0 ;
  wire \ex_reg1[30]_i_12_n_0 ;
  wire \ex_reg1[30]_i_13_n_0 ;
  wire \ex_reg1[30]_i_14_n_0 ;
  wire \ex_reg1[30]_i_15_n_0 ;
  wire \ex_reg1[30]_i_16_n_0 ;
  wire \ex_reg1[30]_i_17_n_0 ;
  wire \ex_reg1[31]_i_10_n_0 ;
  wire \ex_reg1[31]_i_11_n_0 ;
  wire \ex_reg1[31]_i_12_n_0 ;
  wire \ex_reg1[31]_i_13_n_0 ;
  wire \ex_reg1[31]_i_14_n_0 ;
  wire \ex_reg1[31]_i_15_n_0 ;
  wire \ex_reg1[31]_i_16_n_0 ;
  wire \ex_reg1[31]_i_17_n_0 ;
  wire \ex_reg1[3]_i_10_n_0 ;
  wire \ex_reg1[3]_i_11_n_0 ;
  wire \ex_reg1[3]_i_12_n_0 ;
  wire \ex_reg1[3]_i_13_n_0 ;
  wire \ex_reg1[3]_i_14_n_0 ;
  wire \ex_reg1[3]_i_15_n_0 ;
  wire \ex_reg1[3]_i_16_n_0 ;
  wire \ex_reg1[3]_i_9_n_0 ;
  wire \ex_reg1[4]_i_10_n_0 ;
  wire \ex_reg1[4]_i_11_n_0 ;
  wire \ex_reg1[4]_i_12_n_0 ;
  wire \ex_reg1[4]_i_13_n_0 ;
  wire \ex_reg1[4]_i_14_n_0 ;
  wire \ex_reg1[4]_i_15_n_0 ;
  wire \ex_reg1[4]_i_16_n_0 ;
  wire \ex_reg1[4]_i_9_n_0 ;
  wire \ex_reg1[5]_i_10_n_0 ;
  wire \ex_reg1[5]_i_11_n_0 ;
  wire \ex_reg1[5]_i_12_n_0 ;
  wire \ex_reg1[5]_i_13_n_0 ;
  wire \ex_reg1[5]_i_14_n_0 ;
  wire \ex_reg1[5]_i_15_n_0 ;
  wire \ex_reg1[5]_i_16_n_0 ;
  wire \ex_reg1[5]_i_9_n_0 ;
  wire \ex_reg1[6]_i_10_n_0 ;
  wire \ex_reg1[6]_i_11_n_0 ;
  wire \ex_reg1[6]_i_12_n_0 ;
  wire \ex_reg1[6]_i_13_n_0 ;
  wire \ex_reg1[6]_i_14_n_0 ;
  wire \ex_reg1[6]_i_15_n_0 ;
  wire \ex_reg1[6]_i_16_n_0 ;
  wire \ex_reg1[6]_i_9_n_0 ;
  wire \ex_reg1[7]_i_10_n_0 ;
  wire \ex_reg1[7]_i_11_n_0 ;
  wire \ex_reg1[7]_i_12_n_0 ;
  wire \ex_reg1[7]_i_13_n_0 ;
  wire \ex_reg1[7]_i_14_n_0 ;
  wire \ex_reg1[7]_i_15_n_0 ;
  wire \ex_reg1[7]_i_16_n_0 ;
  wire \ex_reg1[7]_i_9_n_0 ;
  wire \ex_reg1[8]_i_10_n_0 ;
  wire \ex_reg1[8]_i_11_n_0 ;
  wire \ex_reg1[8]_i_12_n_0 ;
  wire \ex_reg1[8]_i_13_n_0 ;
  wire \ex_reg1[8]_i_14_n_0 ;
  wire \ex_reg1[8]_i_15_n_0 ;
  wire \ex_reg1[8]_i_16_n_0 ;
  wire \ex_reg1[8]_i_9_n_0 ;
  wire \ex_reg1[9]_i_10_n_0 ;
  wire \ex_reg1[9]_i_11_n_0 ;
  wire \ex_reg1[9]_i_12_n_0 ;
  wire \ex_reg1[9]_i_13_n_0 ;
  wire \ex_reg1[9]_i_14_n_0 ;
  wire \ex_reg1[9]_i_15_n_0 ;
  wire \ex_reg1[9]_i_16_n_0 ;
  wire \ex_reg1[9]_i_9_n_0 ;
  wire \ex_reg1_reg[0]_i_3_0 ;
  wire \ex_reg1_reg[0]_i_5_n_0 ;
  wire \ex_reg1_reg[0]_i_6_0 ;
  wire \ex_reg1_reg[0]_i_6_1 ;
  wire \ex_reg1_reg[0]_i_6_n_0 ;
  wire \ex_reg1_reg[0]_i_7_n_0 ;
  wire \ex_reg1_reg[0]_i_8_n_0 ;
  wire \ex_reg1_reg[10]_i_5_n_0 ;
  wire \ex_reg1_reg[10]_i_6_n_0 ;
  wire \ex_reg1_reg[10]_i_7_n_0 ;
  wire \ex_reg1_reg[10]_i_8_0 ;
  wire \ex_reg1_reg[10]_i_8_1 ;
  wire \ex_reg1_reg[10]_i_8_n_0 ;
  wire \ex_reg1_reg[11]_i_5_n_0 ;
  wire \ex_reg1_reg[11]_i_6_n_0 ;
  wire \ex_reg1_reg[11]_i_7_n_0 ;
  wire \ex_reg1_reg[11]_i_8_n_0 ;
  wire \ex_reg1_reg[12]_i_5_n_0 ;
  wire \ex_reg1_reg[12]_i_6_n_0 ;
  wire \ex_reg1_reg[12]_i_7_n_0 ;
  wire \ex_reg1_reg[12]_i_8_n_0 ;
  wire \ex_reg1_reg[13]_i_5_n_0 ;
  wire \ex_reg1_reg[13]_i_6_n_0 ;
  wire \ex_reg1_reg[13]_i_7_n_0 ;
  wire \ex_reg1_reg[13]_i_8_n_0 ;
  wire \ex_reg1_reg[14]_i_5_n_0 ;
  wire \ex_reg1_reg[14]_i_6_n_0 ;
  wire \ex_reg1_reg[14]_i_7_n_0 ;
  wire \ex_reg1_reg[14]_i_8_n_0 ;
  wire \ex_reg1_reg[15]_i_5_n_0 ;
  wire \ex_reg1_reg[15]_i_6_n_0 ;
  wire \ex_reg1_reg[15]_i_7_n_0 ;
  wire \ex_reg1_reg[15]_i_8_n_0 ;
  wire \ex_reg1_reg[16]_i_5_n_0 ;
  wire \ex_reg1_reg[16]_i_6_n_0 ;
  wire \ex_reg1_reg[16]_i_7_n_0 ;
  wire \ex_reg1_reg[16]_i_8_n_0 ;
  wire \ex_reg1_reg[17]_i_5_n_0 ;
  wire \ex_reg1_reg[17]_i_6_n_0 ;
  wire \ex_reg1_reg[17]_i_7_n_0 ;
  wire \ex_reg1_reg[17]_i_8_n_0 ;
  wire \ex_reg1_reg[18]_i_5_n_0 ;
  wire \ex_reg1_reg[18]_i_6_n_0 ;
  wire \ex_reg1_reg[18]_i_7_n_0 ;
  wire \ex_reg1_reg[18]_i_8_n_0 ;
  wire \ex_reg1_reg[19]_i_5_n_0 ;
  wire \ex_reg1_reg[19]_i_6_n_0 ;
  wire \ex_reg1_reg[19]_i_7_n_0 ;
  wire \ex_reg1_reg[19]_i_8_n_0 ;
  wire \ex_reg1_reg[1]_i_5_n_0 ;
  wire \ex_reg1_reg[1]_i_6_n_0 ;
  wire \ex_reg1_reg[1]_i_7_n_0 ;
  wire \ex_reg1_reg[1]_i_8_n_0 ;
  wire \ex_reg1_reg[20]_i_5_n_0 ;
  wire \ex_reg1_reg[20]_i_6_n_0 ;
  wire \ex_reg1_reg[20]_i_7_n_0 ;
  wire \ex_reg1_reg[20]_i_8_n_0 ;
  wire \ex_reg1_reg[21]_i_5_0 ;
  wire \ex_reg1_reg[21]_i_5_1 ;
  wire \ex_reg1_reg[21]_i_5_n_0 ;
  wire \ex_reg1_reg[21]_i_6_n_0 ;
  wire \ex_reg1_reg[21]_i_7_n_0 ;
  wire \ex_reg1_reg[21]_i_8_n_0 ;
  wire \ex_reg1_reg[22]_i_5_n_0 ;
  wire \ex_reg1_reg[22]_i_6_n_0 ;
  wire \ex_reg1_reg[22]_i_7_n_0 ;
  wire \ex_reg1_reg[22]_i_8_n_0 ;
  wire \ex_reg1_reg[23]_i_5_n_0 ;
  wire \ex_reg1_reg[23]_i_6_n_0 ;
  wire \ex_reg1_reg[23]_i_7_n_0 ;
  wire \ex_reg1_reg[23]_i_8_n_0 ;
  wire \ex_reg1_reg[24]_i_5_n_0 ;
  wire \ex_reg1_reg[24]_i_6_n_0 ;
  wire \ex_reg1_reg[24]_i_7_n_0 ;
  wire \ex_reg1_reg[24]_i_8_n_0 ;
  wire \ex_reg1_reg[25]_i_5_n_0 ;
  wire \ex_reg1_reg[25]_i_6_n_0 ;
  wire \ex_reg1_reg[25]_i_7_n_0 ;
  wire \ex_reg1_reg[25]_i_8_n_0 ;
  wire \ex_reg1_reg[26]_i_5_n_0 ;
  wire \ex_reg1_reg[26]_i_6_n_0 ;
  wire \ex_reg1_reg[26]_i_7_n_0 ;
  wire \ex_reg1_reg[26]_i_8_n_0 ;
  wire \ex_reg1_reg[27]_i_5_n_0 ;
  wire \ex_reg1_reg[27]_i_6_n_0 ;
  wire \ex_reg1_reg[27]_i_7_n_0 ;
  wire \ex_reg1_reg[27]_i_8_n_0 ;
  wire \ex_reg1_reg[28]_i_5_n_0 ;
  wire \ex_reg1_reg[28]_i_6_n_0 ;
  wire \ex_reg1_reg[28]_i_7_n_0 ;
  wire \ex_reg1_reg[28]_i_8_n_0 ;
  wire \ex_reg1_reg[29]_i_15_n_0 ;
  wire \ex_reg1_reg[29]_i_16_n_0 ;
  wire \ex_reg1_reg[29]_i_17_n_0 ;
  wire \ex_reg1_reg[29]_i_18_n_0 ;
  wire \ex_reg1_reg[2]_i_5_n_0 ;
  wire \ex_reg1_reg[2]_i_6_n_0 ;
  wire \ex_reg1_reg[2]_i_7_n_0 ;
  wire \ex_reg1_reg[2]_i_8_n_0 ;
  wire \ex_reg1_reg[30]_i_6_n_0 ;
  wire \ex_reg1_reg[30]_i_7_n_0 ;
  wire \ex_reg1_reg[30]_i_8_n_0 ;
  wire \ex_reg1_reg[30]_i_9_n_0 ;
  wire \ex_reg1_reg[31]_i_6_n_0 ;
  wire \ex_reg1_reg[31]_i_7_n_0 ;
  wire \ex_reg1_reg[31]_i_8_n_0 ;
  wire \ex_reg1_reg[31]_i_9_n_0 ;
  wire \ex_reg1_reg[3]_i_5_n_0 ;
  wire \ex_reg1_reg[3]_i_6_n_0 ;
  wire \ex_reg1_reg[3]_i_7_n_0 ;
  wire \ex_reg1_reg[3]_i_8_n_0 ;
  wire \ex_reg1_reg[4]_i_5_n_0 ;
  wire \ex_reg1_reg[4]_i_6_n_0 ;
  wire \ex_reg1_reg[4]_i_7_n_0 ;
  wire \ex_reg1_reg[4]_i_8_n_0 ;
  wire \ex_reg1_reg[5]_i_5_n_0 ;
  wire \ex_reg1_reg[5]_i_6_n_0 ;
  wire \ex_reg1_reg[5]_i_7_n_0 ;
  wire \ex_reg1_reg[5]_i_8_n_0 ;
  wire \ex_reg1_reg[6]_i_5_n_0 ;
  wire \ex_reg1_reg[6]_i_6_n_0 ;
  wire \ex_reg1_reg[6]_i_7_n_0 ;
  wire \ex_reg1_reg[6]_i_8_n_0 ;
  wire \ex_reg1_reg[7]_i_5_n_0 ;
  wire \ex_reg1_reg[7]_i_6_n_0 ;
  wire \ex_reg1_reg[7]_i_7_n_0 ;
  wire \ex_reg1_reg[7]_i_8_n_0 ;
  wire \ex_reg1_reg[8]_i_5_n_0 ;
  wire \ex_reg1_reg[8]_i_6_n_0 ;
  wire \ex_reg1_reg[8]_i_7_n_0 ;
  wire \ex_reg1_reg[8]_i_8_n_0 ;
  wire \ex_reg1_reg[9]_i_5_n_0 ;
  wire \ex_reg1_reg[9]_i_6_n_0 ;
  wire \ex_reg1_reg[9]_i_7_n_0 ;
  wire \ex_reg1_reg[9]_i_8_n_0 ;
  wire \ex_reg2[0]_i_11_n_0 ;
  wire \ex_reg2[0]_i_12_n_0 ;
  wire \ex_reg2[0]_i_13_n_0 ;
  wire \ex_reg2[0]_i_14_n_0 ;
  wire \ex_reg2[0]_i_15_n_0 ;
  wire \ex_reg2[0]_i_16_n_0 ;
  wire \ex_reg2[0]_i_17_n_0 ;
  wire \ex_reg2[0]_i_18_n_0 ;
  wire \ex_reg2[0]_i_3 ;
  wire \ex_reg2[10]_i_16_n_0 ;
  wire \ex_reg2[10]_i_17_n_0 ;
  wire \ex_reg2[10]_i_18_n_0 ;
  wire \ex_reg2[10]_i_19_n_0 ;
  wire \ex_reg2[10]_i_20_n_0 ;
  wire \ex_reg2[10]_i_21_n_0 ;
  wire \ex_reg2[10]_i_22_n_0 ;
  wire \ex_reg2[10]_i_23_n_0 ;
  wire \ex_reg2[11]_i_11_n_0 ;
  wire \ex_reg2[11]_i_12_n_0 ;
  wire \ex_reg2[11]_i_13_n_0 ;
  wire \ex_reg2[11]_i_14_n_0 ;
  wire \ex_reg2[11]_i_15_n_0 ;
  wire \ex_reg2[11]_i_16_n_0 ;
  wire \ex_reg2[11]_i_17_n_0 ;
  wire \ex_reg2[11]_i_18_n_0 ;
  wire \ex_reg2[12]_i_11_n_0 ;
  wire \ex_reg2[12]_i_12_n_0 ;
  wire \ex_reg2[12]_i_13_n_0 ;
  wire \ex_reg2[12]_i_14_n_0 ;
  wire \ex_reg2[12]_i_15_n_0 ;
  wire \ex_reg2[12]_i_16_n_0 ;
  wire \ex_reg2[12]_i_17_n_0 ;
  wire \ex_reg2[12]_i_18_n_0 ;
  wire \ex_reg2[13]_i_11_n_0 ;
  wire \ex_reg2[13]_i_12_n_0 ;
  wire \ex_reg2[13]_i_13_n_0 ;
  wire \ex_reg2[13]_i_14_n_0 ;
  wire \ex_reg2[13]_i_15_n_0 ;
  wire \ex_reg2[13]_i_16_n_0 ;
  wire \ex_reg2[13]_i_17_n_0 ;
  wire \ex_reg2[13]_i_18_n_0 ;
  wire \ex_reg2[14]_i_11_n_0 ;
  wire \ex_reg2[14]_i_12_n_0 ;
  wire \ex_reg2[14]_i_13_n_0 ;
  wire \ex_reg2[14]_i_14_n_0 ;
  wire \ex_reg2[14]_i_15_n_0 ;
  wire \ex_reg2[14]_i_16_n_0 ;
  wire \ex_reg2[14]_i_17_n_0 ;
  wire \ex_reg2[14]_i_18_n_0 ;
  wire \ex_reg2[15]_i_11_n_0 ;
  wire \ex_reg2[15]_i_12_n_0 ;
  wire \ex_reg2[15]_i_13_n_0 ;
  wire \ex_reg2[15]_i_14_n_0 ;
  wire \ex_reg2[15]_i_15_n_0 ;
  wire \ex_reg2[15]_i_16_n_0 ;
  wire \ex_reg2[15]_i_17_n_0 ;
  wire \ex_reg2[15]_i_18_n_0 ;
  wire \ex_reg2[16]_i_11_n_0 ;
  wire \ex_reg2[16]_i_12_n_0 ;
  wire \ex_reg2[16]_i_13_n_0 ;
  wire \ex_reg2[16]_i_14_n_0 ;
  wire \ex_reg2[16]_i_15_n_0 ;
  wire \ex_reg2[16]_i_16_n_0 ;
  wire \ex_reg2[16]_i_17_n_0 ;
  wire \ex_reg2[16]_i_18_n_0 ;
  wire \ex_reg2[17]_i_11_n_0 ;
  wire \ex_reg2[17]_i_12_n_0 ;
  wire \ex_reg2[17]_i_13_n_0 ;
  wire \ex_reg2[17]_i_14_n_0 ;
  wire \ex_reg2[17]_i_15_n_0 ;
  wire \ex_reg2[17]_i_16_n_0 ;
  wire \ex_reg2[17]_i_17_n_0 ;
  wire \ex_reg2[17]_i_18_n_0 ;
  wire \ex_reg2[18]_i_11_n_0 ;
  wire \ex_reg2[18]_i_12_n_0 ;
  wire \ex_reg2[18]_i_13_n_0 ;
  wire \ex_reg2[18]_i_14_n_0 ;
  wire \ex_reg2[18]_i_15_n_0 ;
  wire \ex_reg2[18]_i_16_n_0 ;
  wire \ex_reg2[18]_i_17_n_0 ;
  wire \ex_reg2[18]_i_18_n_0 ;
  wire \ex_reg2[19]_i_11_n_0 ;
  wire \ex_reg2[19]_i_12_n_0 ;
  wire \ex_reg2[19]_i_13_n_0 ;
  wire \ex_reg2[19]_i_14_n_0 ;
  wire \ex_reg2[19]_i_15_n_0 ;
  wire \ex_reg2[19]_i_16_n_0 ;
  wire \ex_reg2[19]_i_17_n_0 ;
  wire \ex_reg2[19]_i_18_n_0 ;
  wire \ex_reg2[1]_i_10_n_0 ;
  wire \ex_reg2[1]_i_11_n_0 ;
  wire \ex_reg2[1]_i_12_n_0 ;
  wire \ex_reg2[1]_i_13_n_0 ;
  wire \ex_reg2[1]_i_14_n_0 ;
  wire \ex_reg2[1]_i_15_n_0 ;
  wire \ex_reg2[1]_i_16_n_0 ;
  wire \ex_reg2[1]_i_17_n_0 ;
  wire \ex_reg2[20]_i_11_n_0 ;
  wire \ex_reg2[20]_i_12_n_0 ;
  wire \ex_reg2[20]_i_13_n_0 ;
  wire \ex_reg2[20]_i_14_n_0 ;
  wire \ex_reg2[20]_i_15_n_0 ;
  wire \ex_reg2[20]_i_16_n_0 ;
  wire \ex_reg2[20]_i_17_n_0 ;
  wire \ex_reg2[20]_i_18_n_0 ;
  wire \ex_reg2[21]_i_11_n_0 ;
  wire \ex_reg2[21]_i_12_n_0 ;
  wire \ex_reg2[21]_i_13_n_0 ;
  wire \ex_reg2[21]_i_14_n_0 ;
  wire \ex_reg2[21]_i_15_n_0 ;
  wire \ex_reg2[21]_i_16_n_0 ;
  wire \ex_reg2[21]_i_17_n_0 ;
  wire \ex_reg2[21]_i_18_n_0 ;
  wire \ex_reg2[22]_i_11_n_0 ;
  wire \ex_reg2[22]_i_12_n_0 ;
  wire \ex_reg2[22]_i_13_n_0 ;
  wire \ex_reg2[22]_i_14_n_0 ;
  wire \ex_reg2[22]_i_15_n_0 ;
  wire \ex_reg2[22]_i_16_n_0 ;
  wire \ex_reg2[22]_i_17_n_0 ;
  wire \ex_reg2[22]_i_18_n_0 ;
  wire \ex_reg2[23]_i_11_n_0 ;
  wire \ex_reg2[23]_i_12_n_0 ;
  wire \ex_reg2[23]_i_13_n_0 ;
  wire \ex_reg2[23]_i_14_n_0 ;
  wire \ex_reg2[23]_i_15_n_0 ;
  wire \ex_reg2[23]_i_16_n_0 ;
  wire \ex_reg2[23]_i_17_n_0 ;
  wire \ex_reg2[23]_i_18_n_0 ;
  wire \ex_reg2[24]_i_11_n_0 ;
  wire \ex_reg2[24]_i_12_n_0 ;
  wire \ex_reg2[24]_i_13_n_0 ;
  wire \ex_reg2[24]_i_14_n_0 ;
  wire \ex_reg2[24]_i_15_n_0 ;
  wire \ex_reg2[24]_i_16_n_0 ;
  wire \ex_reg2[24]_i_17_n_0 ;
  wire \ex_reg2[24]_i_18_n_0 ;
  wire \ex_reg2[25]_i_11_n_0 ;
  wire \ex_reg2[25]_i_12_n_0 ;
  wire \ex_reg2[25]_i_13_n_0 ;
  wire \ex_reg2[25]_i_14_n_0 ;
  wire \ex_reg2[25]_i_15_n_0 ;
  wire \ex_reg2[25]_i_16_n_0 ;
  wire \ex_reg2[25]_i_17_n_0 ;
  wire \ex_reg2[25]_i_18_n_0 ;
  wire \ex_reg2[26]_i_11_n_0 ;
  wire \ex_reg2[26]_i_12_n_0 ;
  wire \ex_reg2[26]_i_13_n_0 ;
  wire \ex_reg2[26]_i_14_n_0 ;
  wire \ex_reg2[26]_i_15_n_0 ;
  wire \ex_reg2[26]_i_16_n_0 ;
  wire \ex_reg2[26]_i_17_n_0 ;
  wire \ex_reg2[26]_i_18_n_0 ;
  wire \ex_reg2[27]_i_11_n_0 ;
  wire \ex_reg2[27]_i_12_n_0 ;
  wire \ex_reg2[27]_i_13_n_0 ;
  wire \ex_reg2[27]_i_14_n_0 ;
  wire \ex_reg2[27]_i_15_n_0 ;
  wire \ex_reg2[27]_i_16_n_0 ;
  wire \ex_reg2[27]_i_17_n_0 ;
  wire \ex_reg2[27]_i_18_n_0 ;
  wire \ex_reg2[28]_i_11_n_0 ;
  wire \ex_reg2[28]_i_12_n_0 ;
  wire \ex_reg2[28]_i_13_n_0 ;
  wire \ex_reg2[28]_i_14_n_0 ;
  wire \ex_reg2[28]_i_15_n_0 ;
  wire \ex_reg2[28]_i_16_n_0 ;
  wire \ex_reg2[28]_i_17_n_0 ;
  wire \ex_reg2[28]_i_18_n_0 ;
  wire \ex_reg2[29]_i_11_n_0 ;
  wire \ex_reg2[29]_i_12_n_0 ;
  wire \ex_reg2[29]_i_13_n_0 ;
  wire \ex_reg2[29]_i_14_n_0 ;
  wire \ex_reg2[29]_i_15_n_0 ;
  wire \ex_reg2[29]_i_16_n_0 ;
  wire \ex_reg2[29]_i_17_n_0 ;
  wire \ex_reg2[29]_i_18_n_0 ;
  wire \ex_reg2[2]_i_10_n_0 ;
  wire \ex_reg2[2]_i_11_n_0 ;
  wire \ex_reg2[2]_i_12_n_0 ;
  wire \ex_reg2[2]_i_13_n_0 ;
  wire \ex_reg2[2]_i_14_n_0 ;
  wire \ex_reg2[2]_i_15_n_0 ;
  wire \ex_reg2[2]_i_16_n_0 ;
  wire \ex_reg2[2]_i_17_n_0 ;
  wire \ex_reg2[30]_i_13_n_0 ;
  wire \ex_reg2[30]_i_14_n_0 ;
  wire \ex_reg2[30]_i_15_n_0 ;
  wire \ex_reg2[30]_i_16_n_0 ;
  wire \ex_reg2[30]_i_17_n_0 ;
  wire \ex_reg2[30]_i_18_n_0 ;
  wire \ex_reg2[30]_i_19_n_0 ;
  wire \ex_reg2[30]_i_20_n_0 ;
  wire \ex_reg2[31]_i_30_n_0 ;
  wire \ex_reg2[31]_i_31_n_0 ;
  wire \ex_reg2[31]_i_32_n_0 ;
  wire \ex_reg2[31]_i_33_n_0 ;
  wire \ex_reg2[31]_i_34_n_0 ;
  wire \ex_reg2[31]_i_35_n_0 ;
  wire \ex_reg2[31]_i_36_n_0 ;
  wire \ex_reg2[31]_i_37_n_0 ;
  wire \ex_reg2[3]_i_10_n_0 ;
  wire \ex_reg2[3]_i_11_n_0 ;
  wire \ex_reg2[3]_i_12_n_0 ;
  wire \ex_reg2[3]_i_13_n_0 ;
  wire \ex_reg2[3]_i_14_n_0 ;
  wire \ex_reg2[3]_i_15_n_0 ;
  wire \ex_reg2[3]_i_16_n_0 ;
  wire \ex_reg2[3]_i_17_n_0 ;
  wire \ex_reg2[4]_i_10_n_0 ;
  wire \ex_reg2[4]_i_11_n_0 ;
  wire \ex_reg2[4]_i_12_n_0 ;
  wire \ex_reg2[4]_i_13_n_0 ;
  wire \ex_reg2[4]_i_14_n_0 ;
  wire \ex_reg2[4]_i_15_n_0 ;
  wire \ex_reg2[4]_i_16_n_0 ;
  wire \ex_reg2[4]_i_17_n_0 ;
  wire \ex_reg2[5]_i_11_n_0 ;
  wire \ex_reg2[5]_i_12_n_0 ;
  wire \ex_reg2[5]_i_13_n_0 ;
  wire \ex_reg2[5]_i_14_n_0 ;
  wire \ex_reg2[5]_i_15_n_0 ;
  wire \ex_reg2[5]_i_16_n_0 ;
  wire \ex_reg2[5]_i_17_n_0 ;
  wire \ex_reg2[5]_i_18_n_0 ;
  wire \ex_reg2[6]_i_11_n_0 ;
  wire \ex_reg2[6]_i_12_n_0 ;
  wire \ex_reg2[6]_i_13_n_0 ;
  wire \ex_reg2[6]_i_14_n_0 ;
  wire \ex_reg2[6]_i_15_n_0 ;
  wire \ex_reg2[6]_i_16_n_0 ;
  wire \ex_reg2[6]_i_17_n_0 ;
  wire \ex_reg2[6]_i_18_n_0 ;
  wire \ex_reg2[7]_i_12_n_0 ;
  wire \ex_reg2[7]_i_13_n_0 ;
  wire \ex_reg2[7]_i_14_n_0 ;
  wire \ex_reg2[7]_i_15_n_0 ;
  wire \ex_reg2[7]_i_16_n_0 ;
  wire \ex_reg2[7]_i_17_n_0 ;
  wire \ex_reg2[7]_i_18_n_0 ;
  wire \ex_reg2[7]_i_19_n_0 ;
  wire \ex_reg2[8]_i_11_n_0 ;
  wire \ex_reg2[8]_i_12_n_0 ;
  wire \ex_reg2[8]_i_13_n_0 ;
  wire \ex_reg2[8]_i_14_n_0 ;
  wire \ex_reg2[8]_i_15_n_0 ;
  wire \ex_reg2[8]_i_16_n_0 ;
  wire \ex_reg2[8]_i_17_n_0 ;
  wire \ex_reg2[8]_i_18_n_0 ;
  wire \ex_reg2[9]_i_11_n_0 ;
  wire \ex_reg2[9]_i_12_n_0 ;
  wire \ex_reg2[9]_i_13_n_0 ;
  wire \ex_reg2[9]_i_14_n_0 ;
  wire \ex_reg2[9]_i_15_n_0 ;
  wire \ex_reg2[9]_i_16_n_0 ;
  wire \ex_reg2[9]_i_17_n_0 ;
  wire \ex_reg2[9]_i_18_n_0 ;
  wire \ex_reg2_reg[0]_i_10_n_0 ;
  wire \ex_reg2_reg[0]_i_5_0 ;
  wire \ex_reg2_reg[0]_i_7_n_0 ;
  wire \ex_reg2_reg[0]_i_8_0 ;
  wire \ex_reg2_reg[0]_i_8_1 ;
  wire \ex_reg2_reg[0]_i_8_2 ;
  wire \ex_reg2_reg[0]_i_8_3 ;
  wire \ex_reg2_reg[0]_i_8_n_0 ;
  wire \ex_reg2_reg[0]_i_9_n_0 ;
  wire \ex_reg2_reg[10]_i_12_n_0 ;
  wire \ex_reg2_reg[10]_i_13_n_0 ;
  wire \ex_reg2_reg[10]_i_14_0 ;
  wire \ex_reg2_reg[10]_i_14_1 ;
  wire \ex_reg2_reg[10]_i_14_n_0 ;
  wire \ex_reg2_reg[10]_i_15_n_0 ;
  wire \ex_reg2_reg[11]_i_10_n_0 ;
  wire \ex_reg2_reg[11]_i_7_n_0 ;
  wire \ex_reg2_reg[11]_i_8_n_0 ;
  wire \ex_reg2_reg[11]_i_9_n_0 ;
  wire \ex_reg2_reg[12]_i_10_n_0 ;
  wire \ex_reg2_reg[12]_i_7_n_0 ;
  wire \ex_reg2_reg[12]_i_8_n_0 ;
  wire \ex_reg2_reg[12]_i_9_n_0 ;
  wire \ex_reg2_reg[13]_i_10_n_0 ;
  wire \ex_reg2_reg[13]_i_7_n_0 ;
  wire \ex_reg2_reg[13]_i_8_n_0 ;
  wire \ex_reg2_reg[13]_i_9_n_0 ;
  wire \ex_reg2_reg[14]_i_10_n_0 ;
  wire \ex_reg2_reg[14]_i_7_n_0 ;
  wire \ex_reg2_reg[14]_i_8_n_0 ;
  wire \ex_reg2_reg[14]_i_9_n_0 ;
  wire \ex_reg2_reg[15]_i_10_n_0 ;
  wire \ex_reg2_reg[15]_i_7_n_0 ;
  wire \ex_reg2_reg[15]_i_8_n_0 ;
  wire \ex_reg2_reg[15]_i_9_n_0 ;
  wire \ex_reg2_reg[16]_i_10_n_0 ;
  wire \ex_reg2_reg[16]_i_7_n_0 ;
  wire \ex_reg2_reg[16]_i_8_n_0 ;
  wire \ex_reg2_reg[16]_i_9_n_0 ;
  wire \ex_reg2_reg[17]_i_10_n_0 ;
  wire \ex_reg2_reg[17]_i_7_n_0 ;
  wire \ex_reg2_reg[17]_i_8_n_0 ;
  wire \ex_reg2_reg[17]_i_9_n_0 ;
  wire \ex_reg2_reg[18]_i_10_n_0 ;
  wire \ex_reg2_reg[18]_i_7_n_0 ;
  wire \ex_reg2_reg[18]_i_8_n_0 ;
  wire \ex_reg2_reg[18]_i_9_n_0 ;
  wire \ex_reg2_reg[19]_i_10_n_0 ;
  wire \ex_reg2_reg[19]_i_7_n_0 ;
  wire \ex_reg2_reg[19]_i_8_n_0 ;
  wire \ex_reg2_reg[19]_i_9_n_0 ;
  wire \ex_reg2_reg[1]_i_6_n_0 ;
  wire \ex_reg2_reg[1]_i_7_n_0 ;
  wire \ex_reg2_reg[1]_i_8_n_0 ;
  wire \ex_reg2_reg[1]_i_9_n_0 ;
  wire \ex_reg2_reg[20]_i_10_n_0 ;
  wire \ex_reg2_reg[20]_i_7_n_0 ;
  wire \ex_reg2_reg[20]_i_8_n_0 ;
  wire \ex_reg2_reg[20]_i_9_n_0 ;
  wire \ex_reg2_reg[21]_i_10_n_0 ;
  wire \ex_reg2_reg[21]_i_7_n_0 ;
  wire \ex_reg2_reg[21]_i_8_0 ;
  wire \ex_reg2_reg[21]_i_8_1 ;
  wire \ex_reg2_reg[21]_i_8_n_0 ;
  wire \ex_reg2_reg[21]_i_9_n_0 ;
  wire \ex_reg2_reg[22]_i_10_n_0 ;
  wire \ex_reg2_reg[22]_i_7_n_0 ;
  wire \ex_reg2_reg[22]_i_8_n_0 ;
  wire \ex_reg2_reg[22]_i_9_n_0 ;
  wire \ex_reg2_reg[23]_i_10_n_0 ;
  wire \ex_reg2_reg[23]_i_7_n_0 ;
  wire \ex_reg2_reg[23]_i_8_n_0 ;
  wire \ex_reg2_reg[23]_i_9_n_0 ;
  wire \ex_reg2_reg[24]_i_10_n_0 ;
  wire \ex_reg2_reg[24]_i_7_n_0 ;
  wire \ex_reg2_reg[24]_i_8_n_0 ;
  wire \ex_reg2_reg[24]_i_9_n_0 ;
  wire \ex_reg2_reg[25]_i_10_n_0 ;
  wire \ex_reg2_reg[25]_i_7_n_0 ;
  wire \ex_reg2_reg[25]_i_8_n_0 ;
  wire \ex_reg2_reg[25]_i_9_n_0 ;
  wire \ex_reg2_reg[26]_i_10_n_0 ;
  wire \ex_reg2_reg[26]_i_7_n_0 ;
  wire \ex_reg2_reg[26]_i_8_n_0 ;
  wire \ex_reg2_reg[26]_i_9_n_0 ;
  wire \ex_reg2_reg[27]_i_10_n_0 ;
  wire \ex_reg2_reg[27]_i_7_n_0 ;
  wire \ex_reg2_reg[27]_i_8_n_0 ;
  wire \ex_reg2_reg[27]_i_9_n_0 ;
  wire \ex_reg2_reg[28]_i_10_n_0 ;
  wire \ex_reg2_reg[28]_i_7_n_0 ;
  wire \ex_reg2_reg[28]_i_8_n_0 ;
  wire \ex_reg2_reg[28]_i_9_n_0 ;
  wire \ex_reg2_reg[29]_i_10_n_0 ;
  wire \ex_reg2_reg[29]_i_7_n_0 ;
  wire \ex_reg2_reg[29]_i_8_n_0 ;
  wire \ex_reg2_reg[29]_i_9_n_0 ;
  wire \ex_reg2_reg[2]_i_6_n_0 ;
  wire \ex_reg2_reg[2]_i_7_n_0 ;
  wire \ex_reg2_reg[2]_i_8_n_0 ;
  wire \ex_reg2_reg[2]_i_9_n_0 ;
  wire \ex_reg2_reg[30]_i_10_n_0 ;
  wire \ex_reg2_reg[30]_i_11_n_0 ;
  wire \ex_reg2_reg[30]_i_12_n_0 ;
  wire \ex_reg2_reg[30]_i_9_n_0 ;
  wire \ex_reg2_reg[31]_i_22_n_0 ;
  wire \ex_reg2_reg[31]_i_23_n_0 ;
  wire \ex_reg2_reg[31]_i_24_n_0 ;
  wire \ex_reg2_reg[31]_i_25_n_0 ;
  wire \ex_reg2_reg[3]_i_6_n_0 ;
  wire \ex_reg2_reg[3]_i_7_n_0 ;
  wire \ex_reg2_reg[3]_i_8_n_0 ;
  wire \ex_reg2_reg[3]_i_9_n_0 ;
  wire \ex_reg2_reg[4]_i_6_n_0 ;
  wire \ex_reg2_reg[4]_i_7_n_0 ;
  wire \ex_reg2_reg[4]_i_8_n_0 ;
  wire \ex_reg2_reg[4]_i_9_n_0 ;
  wire \ex_reg2_reg[5]_i_10_n_0 ;
  wire \ex_reg2_reg[5]_i_7_n_0 ;
  wire \ex_reg2_reg[5]_i_8_n_0 ;
  wire \ex_reg2_reg[5]_i_9_n_0 ;
  wire \ex_reg2_reg[6]_i_10_n_0 ;
  wire \ex_reg2_reg[6]_i_7_n_0 ;
  wire \ex_reg2_reg[6]_i_8_n_0 ;
  wire \ex_reg2_reg[6]_i_9_n_0 ;
  wire \ex_reg2_reg[7]_i_10_n_0 ;
  wire \ex_reg2_reg[7]_i_11_n_0 ;
  wire \ex_reg2_reg[7]_i_8_n_0 ;
  wire \ex_reg2_reg[7]_i_9_n_0 ;
  wire \ex_reg2_reg[8]_i_10_n_0 ;
  wire \ex_reg2_reg[8]_i_7_n_0 ;
  wire \ex_reg2_reg[8]_i_8_n_0 ;
  wire \ex_reg2_reg[8]_i_9_n_0 ;
  wire \ex_reg2_reg[9]_i_10_n_0 ;
  wire \ex_reg2_reg[9]_i_7_n_0 ;
  wire \ex_reg2_reg[9]_i_8_n_0 ;
  wire \ex_reg2_reg[9]_i_9_n_0 ;
  wire [0:0]\regs_reg[10][31]_0 ;
  wire [31:0]\regs_reg[10]_21 ;
  wire [0:0]\regs_reg[11][31]_0 ;
  wire [31:0]\regs_reg[11]_20 ;
  wire [0:0]\regs_reg[12][31]_0 ;
  wire [31:0]\regs_reg[12]_19 ;
  wire [0:0]\regs_reg[13][31]_0 ;
  wire [31:0]\regs_reg[13]_18 ;
  wire [0:0]\regs_reg[14][31]_0 ;
  wire [31:0]\regs_reg[14]_17 ;
  wire [0:0]\regs_reg[15][31]_0 ;
  wire [31:0]\regs_reg[15]_16 ;
  wire [0:0]\regs_reg[16][31]_0 ;
  wire [31:0]\regs_reg[16]_15 ;
  wire [0:0]\regs_reg[17][31]_0 ;
  wire [31:0]\regs_reg[17]_14 ;
  wire [0:0]\regs_reg[18][31]_0 ;
  wire [31:0]\regs_reg[18]_13 ;
  wire [0:0]\regs_reg[19][31]_0 ;
  wire [31:0]\regs_reg[19]_12 ;
  wire [0:0]\regs_reg[1][31]_0 ;
  wire [31:0]\regs_reg[1]_30 ;
  wire [0:0]\regs_reg[20][31]_0 ;
  wire [31:0]\regs_reg[20]_11 ;
  wire [0:0]\regs_reg[21][31]_0 ;
  wire [31:0]\regs_reg[21]_10 ;
  wire [0:0]\regs_reg[22][31]_0 ;
  wire [31:0]\regs_reg[22]_9 ;
  wire [0:0]\regs_reg[23][31]_0 ;
  wire [31:0]\regs_reg[23]_8 ;
  wire [0:0]\regs_reg[24][31]_0 ;
  wire [31:0]\regs_reg[24]_7 ;
  wire [0:0]\regs_reg[25][31]_0 ;
  wire [31:0]\regs_reg[25]_6 ;
  wire [0:0]\regs_reg[26][31]_0 ;
  wire [31:0]\regs_reg[26]_5 ;
  wire [0:0]\regs_reg[27][31]_0 ;
  wire [31:0]\regs_reg[27]_4 ;
  wire [0:0]\regs_reg[28][31]_0 ;
  wire [31:0]\regs_reg[28]_3 ;
  wire [0:0]\regs_reg[29][31]_0 ;
  wire [31:0]\regs_reg[29]_2 ;
  wire [0:0]\regs_reg[2][31]_0 ;
  wire [31:0]\regs_reg[2]_29 ;
  wire [0:0]\regs_reg[30][31]_0 ;
  wire [31:0]\regs_reg[30]_1 ;
  wire [31:0]\regs_reg[31]_0 ;
  wire [0:0]\regs_reg[3][31]_0 ;
  wire [31:0]\regs_reg[3]_28 ;
  wire [0:0]\regs_reg[4][31]_0 ;
  wire [31:0]\regs_reg[4]_27 ;
  wire [0:0]\regs_reg[5][31]_0 ;
  wire [31:0]\regs_reg[5]_26 ;
  wire [0:0]\regs_reg[6][31]_0 ;
  wire [31:0]\regs_reg[6]_25 ;
  wire [0:0]\regs_reg[7][31]_0 ;
  wire [31:0]\regs_reg[7]_24 ;
  wire [0:0]\regs_reg[8][31]_0 ;
  wire [31:0]\regs_reg[8]_23 ;
  wire [0:0]\regs_reg[9][31]_0 ;
  wire [31:0]\regs_reg[9]_22 ;
  wire rst;
  wire rst_reg;
  wire rst_reg_0;
  wire rst_reg_1;
  wire rst_reg_10;
  wire rst_reg_100;
  wire rst_reg_101;
  wire rst_reg_102;
  wire rst_reg_103;
  wire rst_reg_104;
  wire rst_reg_105;
  wire rst_reg_106;
  wire rst_reg_107;
  wire rst_reg_108;
  wire rst_reg_109;
  wire rst_reg_11;
  wire rst_reg_110;
  wire rst_reg_111;
  wire rst_reg_112;
  wire rst_reg_113;
  wire rst_reg_114;
  wire rst_reg_115;
  wire rst_reg_116;
  wire rst_reg_117;
  wire rst_reg_118;
  wire rst_reg_119;
  wire rst_reg_12;
  wire rst_reg_120;
  wire rst_reg_121;
  wire rst_reg_122;
  wire rst_reg_123;
  wire rst_reg_124;
  wire rst_reg_125;
  wire rst_reg_126;
  wire rst_reg_13;
  wire rst_reg_14;
  wire rst_reg_15;
  wire rst_reg_16;
  wire rst_reg_17;
  wire rst_reg_18;
  wire rst_reg_19;
  wire rst_reg_2;
  wire rst_reg_20;
  wire rst_reg_21;
  wire rst_reg_22;
  wire rst_reg_23;
  wire rst_reg_24;
  wire rst_reg_25;
  wire rst_reg_26;
  wire rst_reg_27;
  wire rst_reg_28;
  wire rst_reg_29;
  wire rst_reg_3;
  wire rst_reg_30;
  wire rst_reg_31;
  wire rst_reg_32;
  wire rst_reg_33;
  wire rst_reg_34;
  wire rst_reg_35;
  wire rst_reg_36;
  wire rst_reg_37;
  wire rst_reg_38;
  wire rst_reg_39;
  wire rst_reg_4;
  wire rst_reg_40;
  wire rst_reg_41;
  wire rst_reg_42;
  wire rst_reg_43;
  wire rst_reg_44;
  wire rst_reg_45;
  wire rst_reg_46;
  wire rst_reg_47;
  wire rst_reg_48;
  wire rst_reg_49;
  wire rst_reg_5;
  wire rst_reg_50;
  wire rst_reg_51;
  wire rst_reg_52;
  wire rst_reg_53;
  wire rst_reg_54;
  wire rst_reg_55;
  wire rst_reg_56;
  wire rst_reg_57;
  wire rst_reg_58;
  wire rst_reg_59;
  wire rst_reg_6;
  wire rst_reg_60;
  wire rst_reg_61;
  wire rst_reg_62;
  wire rst_reg_63;
  wire rst_reg_64;
  wire rst_reg_65;
  wire rst_reg_66;
  wire rst_reg_67;
  wire rst_reg_68;
  wire rst_reg_69;
  wire rst_reg_7;
  wire rst_reg_70;
  wire rst_reg_71;
  wire rst_reg_72;
  wire rst_reg_73;
  wire rst_reg_74;
  wire rst_reg_75;
  wire rst_reg_76;
  wire rst_reg_77;
  wire rst_reg_78;
  wire rst_reg_79;
  wire rst_reg_8;
  wire rst_reg_80;
  wire rst_reg_81;
  wire rst_reg_82;
  wire rst_reg_83;
  wire rst_reg_84;
  wire rst_reg_85;
  wire rst_reg_86;
  wire rst_reg_87;
  wire rst_reg_88;
  wire rst_reg_89;
  wire rst_reg_9;
  wire rst_reg_90;
  wire rst_reg_91;
  wire rst_reg_92;
  wire rst_reg_93;
  wire rst_reg_94;
  wire rst_reg_95;
  wire rst_reg_96;
  wire rst_reg_97;
  wire rst_reg_98;
  wire rst_reg_99;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[0]_i_10 
       (.I0(\regs_reg[8]_23 [0]),
        .I1(\regs_reg[9]_22 [0]),
        .I2(\ex_reg1_reg[0]_i_6_0 ),
        .I3(\regs_reg[10]_21 [0]),
        .I4(\ex_reg1_reg[0]_i_6_1 ),
        .I5(\regs_reg[11]_20 [0]),
        .O(\ex_reg1[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[0]_i_11 
       (.I0(\regs_reg[4]_27 [0]),
        .I1(\regs_reg[5]_26 [0]),
        .I2(\ex_reg1_reg[0]_i_6_0 ),
        .I3(\regs_reg[6]_25 [0]),
        .I4(\ex_reg1_reg[0]_i_6_1 ),
        .I5(\regs_reg[7]_24 [0]),
        .O(\ex_reg1[0]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \ex_reg1[0]_i_12 
       (.I0(\regs_reg[1]_30 [0]),
        .I1(\ex_reg1_reg[0]_i_6_0 ),
        .I2(\regs_reg[2]_29 [0]),
        .I3(\ex_reg1_reg[0]_i_6_1 ),
        .I4(\regs_reg[3]_28 [0]),
        .O(\ex_reg1[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[0]_i_13 
       (.I0(\regs_reg[28]_3 [0]),
        .I1(\regs_reg[29]_2 [0]),
        .I2(\ex_reg1_reg[0]_i_6_0 ),
        .I3(\regs_reg[30]_1 [0]),
        .I4(\ex_reg1_reg[0]_i_6_1 ),
        .I5(\regs_reg[31]_0 [0]),
        .O(\ex_reg1[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[0]_i_14 
       (.I0(\regs_reg[24]_7 [0]),
        .I1(\regs_reg[25]_6 [0]),
        .I2(\ex_reg1_reg[0]_i_6_0 ),
        .I3(\regs_reg[26]_5 [0]),
        .I4(\ex_reg1_reg[0]_i_6_1 ),
        .I5(\regs_reg[27]_4 [0]),
        .O(\ex_reg1[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[0]_i_15 
       (.I0(\regs_reg[20]_11 [0]),
        .I1(\regs_reg[21]_10 [0]),
        .I2(\ex_reg1_reg[0]_i_6_0 ),
        .I3(\regs_reg[22]_9 [0]),
        .I4(\ex_reg1_reg[0]_i_6_1 ),
        .I5(\regs_reg[23]_8 [0]),
        .O(\ex_reg1[0]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[0]_i_16 
       (.I0(\regs_reg[16]_15 [0]),
        .I1(\regs_reg[17]_14 [0]),
        .I2(\ex_reg1_reg[0]_i_6_0 ),
        .I3(\regs_reg[18]_13 [0]),
        .I4(\ex_reg1_reg[0]_i_6_1 ),
        .I5(\regs_reg[19]_12 [0]),
        .O(\ex_reg1[0]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[0]_i_9 
       (.I0(\regs_reg[12]_19 [0]),
        .I1(\regs_reg[13]_18 [0]),
        .I2(\ex_reg1_reg[0]_i_6_0 ),
        .I3(\regs_reg[14]_17 [0]),
        .I4(\ex_reg1_reg[0]_i_6_1 ),
        .I5(\regs_reg[15]_16 [0]),
        .O(\ex_reg1[0]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[10]_i_10 
       (.I0(\regs_reg[8]_23 [10]),
        .I1(\regs_reg[9]_22 [10]),
        .I2(\ex_reg1_reg[0]_i_6_0 ),
        .I3(\regs_reg[10]_21 [10]),
        .I4(\ex_reg1_reg[0]_i_6_1 ),
        .I5(\regs_reg[11]_20 [10]),
        .O(\ex_reg1[10]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[10]_i_11 
       (.I0(\regs_reg[4]_27 [10]),
        .I1(\regs_reg[5]_26 [10]),
        .I2(\ex_reg1_reg[0]_i_6_0 ),
        .I3(\regs_reg[6]_25 [10]),
        .I4(\ex_reg1_reg[0]_i_6_1 ),
        .I5(\regs_reg[7]_24 [10]),
        .O(\ex_reg1[10]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \ex_reg1[10]_i_12 
       (.I0(\regs_reg[1]_30 [10]),
        .I1(\ex_reg1_reg[0]_i_6_0 ),
        .I2(\regs_reg[2]_29 [10]),
        .I3(\ex_reg1_reg[0]_i_6_1 ),
        .I4(\regs_reg[3]_28 [10]),
        .O(\ex_reg1[10]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[10]_i_13 
       (.I0(\regs_reg[28]_3 [10]),
        .I1(\regs_reg[29]_2 [10]),
        .I2(\ex_reg1_reg[10]_i_8_0 ),
        .I3(\regs_reg[30]_1 [10]),
        .I4(\ex_reg1_reg[10]_i_8_1 ),
        .I5(\regs_reg[31]_0 [10]),
        .O(\ex_reg1[10]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[10]_i_14 
       (.I0(\regs_reg[24]_7 [10]),
        .I1(\regs_reg[25]_6 [10]),
        .I2(\ex_reg1_reg[10]_i_8_0 ),
        .I3(\regs_reg[26]_5 [10]),
        .I4(\ex_reg1_reg[10]_i_8_1 ),
        .I5(\regs_reg[27]_4 [10]),
        .O(\ex_reg1[10]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[10]_i_15 
       (.I0(\regs_reg[20]_11 [10]),
        .I1(\regs_reg[21]_10 [10]),
        .I2(\ex_reg1_reg[0]_i_6_0 ),
        .I3(\regs_reg[22]_9 [10]),
        .I4(\ex_reg1_reg[0]_i_6_1 ),
        .I5(\regs_reg[23]_8 [10]),
        .O(\ex_reg1[10]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[10]_i_16 
       (.I0(\regs_reg[16]_15 [10]),
        .I1(\regs_reg[17]_14 [10]),
        .I2(\ex_reg1_reg[10]_i_8_0 ),
        .I3(\regs_reg[18]_13 [10]),
        .I4(\ex_reg1_reg[10]_i_8_1 ),
        .I5(\regs_reg[19]_12 [10]),
        .O(\ex_reg1[10]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[10]_i_9 
       (.I0(\regs_reg[12]_19 [10]),
        .I1(\regs_reg[13]_18 [10]),
        .I2(\ex_reg1_reg[0]_i_6_0 ),
        .I3(\regs_reg[14]_17 [10]),
        .I4(\ex_reg1_reg[0]_i_6_1 ),
        .I5(\regs_reg[15]_16 [10]),
        .O(\ex_reg1[10]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[11]_i_10 
       (.I0(\regs_reg[8]_23 [11]),
        .I1(\regs_reg[9]_22 [11]),
        .I2(\ex_reg1_reg[10]_i_8_0 ),
        .I3(\regs_reg[10]_21 [11]),
        .I4(\ex_reg1_reg[10]_i_8_1 ),
        .I5(\regs_reg[11]_20 [11]),
        .O(\ex_reg1[11]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[11]_i_11 
       (.I0(\regs_reg[4]_27 [11]),
        .I1(\regs_reg[5]_26 [11]),
        .I2(\ex_reg1_reg[10]_i_8_0 ),
        .I3(\regs_reg[6]_25 [11]),
        .I4(\ex_reg1_reg[10]_i_8_1 ),
        .I5(\regs_reg[7]_24 [11]),
        .O(\ex_reg1[11]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \ex_reg1[11]_i_12 
       (.I0(\regs_reg[1]_30 [11]),
        .I1(\ex_reg1_reg[10]_i_8_0 ),
        .I2(\regs_reg[2]_29 [11]),
        .I3(\ex_reg1_reg[10]_i_8_1 ),
        .I4(\regs_reg[3]_28 [11]),
        .O(\ex_reg1[11]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[11]_i_13 
       (.I0(\regs_reg[28]_3 [11]),
        .I1(\regs_reg[29]_2 [11]),
        .I2(\ex_reg1_reg[10]_i_8_0 ),
        .I3(\regs_reg[30]_1 [11]),
        .I4(\ex_reg1_reg[10]_i_8_1 ),
        .I5(\regs_reg[31]_0 [11]),
        .O(\ex_reg1[11]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[11]_i_14 
       (.I0(\regs_reg[24]_7 [11]),
        .I1(\regs_reg[25]_6 [11]),
        .I2(\ex_reg1_reg[10]_i_8_0 ),
        .I3(\regs_reg[26]_5 [11]),
        .I4(\ex_reg1_reg[10]_i_8_1 ),
        .I5(\regs_reg[27]_4 [11]),
        .O(\ex_reg1[11]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[11]_i_15 
       (.I0(\regs_reg[20]_11 [11]),
        .I1(\regs_reg[21]_10 [11]),
        .I2(\ex_reg1_reg[10]_i_8_0 ),
        .I3(\regs_reg[22]_9 [11]),
        .I4(\ex_reg1_reg[10]_i_8_1 ),
        .I5(\regs_reg[23]_8 [11]),
        .O(\ex_reg1[11]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[11]_i_16 
       (.I0(\regs_reg[16]_15 [11]),
        .I1(\regs_reg[17]_14 [11]),
        .I2(\ex_reg1_reg[10]_i_8_0 ),
        .I3(\regs_reg[18]_13 [11]),
        .I4(\ex_reg1_reg[10]_i_8_1 ),
        .I5(\regs_reg[19]_12 [11]),
        .O(\ex_reg1[11]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[11]_i_9 
       (.I0(\regs_reg[12]_19 [11]),
        .I1(\regs_reg[13]_18 [11]),
        .I2(\ex_reg1_reg[10]_i_8_0 ),
        .I3(\regs_reg[14]_17 [11]),
        .I4(\ex_reg1_reg[10]_i_8_1 ),
        .I5(\regs_reg[15]_16 [11]),
        .O(\ex_reg1[11]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[12]_i_10 
       (.I0(\regs_reg[8]_23 [12]),
        .I1(\regs_reg[9]_22 [12]),
        .I2(\ex_reg1_reg[10]_i_8_0 ),
        .I3(\regs_reg[10]_21 [12]),
        .I4(\ex_reg1_reg[10]_i_8_1 ),
        .I5(\regs_reg[11]_20 [12]),
        .O(\ex_reg1[12]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[12]_i_11 
       (.I0(\regs_reg[4]_27 [12]),
        .I1(\regs_reg[5]_26 [12]),
        .I2(\ex_reg1_reg[10]_i_8_0 ),
        .I3(\regs_reg[6]_25 [12]),
        .I4(\ex_reg1_reg[10]_i_8_1 ),
        .I5(\regs_reg[7]_24 [12]),
        .O(\ex_reg1[12]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \ex_reg1[12]_i_12 
       (.I0(\regs_reg[1]_30 [12]),
        .I1(\ex_reg1_reg[10]_i_8_0 ),
        .I2(\regs_reg[2]_29 [12]),
        .I3(\ex_reg1_reg[10]_i_8_1 ),
        .I4(\regs_reg[3]_28 [12]),
        .O(\ex_reg1[12]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[12]_i_13 
       (.I0(\regs_reg[28]_3 [12]),
        .I1(\regs_reg[29]_2 [12]),
        .I2(\ex_reg1_reg[10]_i_8_0 ),
        .I3(\regs_reg[30]_1 [12]),
        .I4(\ex_reg1_reg[10]_i_8_1 ),
        .I5(\regs_reg[31]_0 [12]),
        .O(\ex_reg1[12]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[12]_i_14 
       (.I0(\regs_reg[24]_7 [12]),
        .I1(\regs_reg[25]_6 [12]),
        .I2(\ex_reg1_reg[10]_i_8_0 ),
        .I3(\regs_reg[26]_5 [12]),
        .I4(\ex_reg1_reg[10]_i_8_1 ),
        .I5(\regs_reg[27]_4 [12]),
        .O(\ex_reg1[12]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[12]_i_15 
       (.I0(\regs_reg[20]_11 [12]),
        .I1(\regs_reg[21]_10 [12]),
        .I2(\ex_reg1_reg[10]_i_8_0 ),
        .I3(\regs_reg[22]_9 [12]),
        .I4(\ex_reg1_reg[10]_i_8_1 ),
        .I5(\regs_reg[23]_8 [12]),
        .O(\ex_reg1[12]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[12]_i_16 
       (.I0(\regs_reg[16]_15 [12]),
        .I1(\regs_reg[17]_14 [12]),
        .I2(\ex_reg1_reg[10]_i_8_0 ),
        .I3(\regs_reg[18]_13 [12]),
        .I4(\ex_reg1_reg[10]_i_8_1 ),
        .I5(\regs_reg[19]_12 [12]),
        .O(\ex_reg1[12]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[12]_i_9 
       (.I0(\regs_reg[12]_19 [12]),
        .I1(\regs_reg[13]_18 [12]),
        .I2(\ex_reg1_reg[10]_i_8_0 ),
        .I3(\regs_reg[14]_17 [12]),
        .I4(\ex_reg1_reg[10]_i_8_1 ),
        .I5(\regs_reg[15]_16 [12]),
        .O(\ex_reg1[12]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[13]_i_10 
       (.I0(\regs_reg[8]_23 [13]),
        .I1(\regs_reg[9]_22 [13]),
        .I2(\ex_reg1_reg[10]_i_8_0 ),
        .I3(\regs_reg[10]_21 [13]),
        .I4(\ex_reg1_reg[10]_i_8_1 ),
        .I5(\regs_reg[11]_20 [13]),
        .O(\ex_reg1[13]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[13]_i_11 
       (.I0(\regs_reg[4]_27 [13]),
        .I1(\regs_reg[5]_26 [13]),
        .I2(\ex_reg1_reg[10]_i_8_0 ),
        .I3(\regs_reg[6]_25 [13]),
        .I4(\ex_reg1_reg[10]_i_8_1 ),
        .I5(\regs_reg[7]_24 [13]),
        .O(\ex_reg1[13]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \ex_reg1[13]_i_12 
       (.I0(\regs_reg[1]_30 [13]),
        .I1(\ex_reg1_reg[10]_i_8_0 ),
        .I2(\regs_reg[2]_29 [13]),
        .I3(\ex_reg1_reg[10]_i_8_1 ),
        .I4(\regs_reg[3]_28 [13]),
        .O(\ex_reg1[13]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[13]_i_13 
       (.I0(\regs_reg[28]_3 [13]),
        .I1(\regs_reg[29]_2 [13]),
        .I2(\ex_reg1_reg[10]_i_8_0 ),
        .I3(\regs_reg[30]_1 [13]),
        .I4(\ex_reg1_reg[10]_i_8_1 ),
        .I5(\regs_reg[31]_0 [13]),
        .O(\ex_reg1[13]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[13]_i_14 
       (.I0(\regs_reg[24]_7 [13]),
        .I1(\regs_reg[25]_6 [13]),
        .I2(\ex_reg1_reg[10]_i_8_0 ),
        .I3(\regs_reg[26]_5 [13]),
        .I4(\ex_reg1_reg[10]_i_8_1 ),
        .I5(\regs_reg[27]_4 [13]),
        .O(\ex_reg1[13]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[13]_i_15 
       (.I0(\regs_reg[20]_11 [13]),
        .I1(\regs_reg[21]_10 [13]),
        .I2(\ex_reg1_reg[10]_i_8_0 ),
        .I3(\regs_reg[22]_9 [13]),
        .I4(\ex_reg1_reg[10]_i_8_1 ),
        .I5(\regs_reg[23]_8 [13]),
        .O(\ex_reg1[13]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[13]_i_16 
       (.I0(\regs_reg[16]_15 [13]),
        .I1(\regs_reg[17]_14 [13]),
        .I2(\ex_reg1_reg[10]_i_8_0 ),
        .I3(\regs_reg[18]_13 [13]),
        .I4(\ex_reg1_reg[10]_i_8_1 ),
        .I5(\regs_reg[19]_12 [13]),
        .O(\ex_reg1[13]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[13]_i_9 
       (.I0(\regs_reg[12]_19 [13]),
        .I1(\regs_reg[13]_18 [13]),
        .I2(\ex_reg1_reg[10]_i_8_0 ),
        .I3(\regs_reg[14]_17 [13]),
        .I4(\ex_reg1_reg[10]_i_8_1 ),
        .I5(\regs_reg[15]_16 [13]),
        .O(\ex_reg1[13]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[14]_i_10 
       (.I0(\regs_reg[8]_23 [14]),
        .I1(\regs_reg[9]_22 [14]),
        .I2(\ex_reg1_reg[10]_i_8_0 ),
        .I3(\regs_reg[10]_21 [14]),
        .I4(\ex_reg1_reg[10]_i_8_1 ),
        .I5(\regs_reg[11]_20 [14]),
        .O(\ex_reg1[14]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[14]_i_11 
       (.I0(\regs_reg[4]_27 [14]),
        .I1(\regs_reg[5]_26 [14]),
        .I2(\ex_reg1_reg[10]_i_8_0 ),
        .I3(\regs_reg[6]_25 [14]),
        .I4(\ex_reg1_reg[10]_i_8_1 ),
        .I5(\regs_reg[7]_24 [14]),
        .O(\ex_reg1[14]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \ex_reg1[14]_i_12 
       (.I0(\regs_reg[1]_30 [14]),
        .I1(\ex_reg1_reg[10]_i_8_0 ),
        .I2(\regs_reg[2]_29 [14]),
        .I3(\ex_reg1_reg[10]_i_8_1 ),
        .I4(\regs_reg[3]_28 [14]),
        .O(\ex_reg1[14]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[14]_i_13 
       (.I0(\regs_reg[28]_3 [14]),
        .I1(\regs_reg[29]_2 [14]),
        .I2(\ex_reg1_reg[10]_i_8_0 ),
        .I3(\regs_reg[30]_1 [14]),
        .I4(\ex_reg1_reg[10]_i_8_1 ),
        .I5(\regs_reg[31]_0 [14]),
        .O(\ex_reg1[14]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[14]_i_14 
       (.I0(\regs_reg[24]_7 [14]),
        .I1(\regs_reg[25]_6 [14]),
        .I2(\ex_reg1_reg[10]_i_8_0 ),
        .I3(\regs_reg[26]_5 [14]),
        .I4(\ex_reg1_reg[10]_i_8_1 ),
        .I5(\regs_reg[27]_4 [14]),
        .O(\ex_reg1[14]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[14]_i_15 
       (.I0(\regs_reg[20]_11 [14]),
        .I1(\regs_reg[21]_10 [14]),
        .I2(\ex_reg1_reg[10]_i_8_0 ),
        .I3(\regs_reg[22]_9 [14]),
        .I4(\ex_reg1_reg[10]_i_8_1 ),
        .I5(\regs_reg[23]_8 [14]),
        .O(\ex_reg1[14]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[14]_i_16 
       (.I0(\regs_reg[16]_15 [14]),
        .I1(\regs_reg[17]_14 [14]),
        .I2(\ex_reg1_reg[10]_i_8_0 ),
        .I3(\regs_reg[18]_13 [14]),
        .I4(\ex_reg1_reg[10]_i_8_1 ),
        .I5(\regs_reg[19]_12 [14]),
        .O(\ex_reg1[14]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[14]_i_9 
       (.I0(\regs_reg[12]_19 [14]),
        .I1(\regs_reg[13]_18 [14]),
        .I2(\ex_reg1_reg[10]_i_8_0 ),
        .I3(\regs_reg[14]_17 [14]),
        .I4(\ex_reg1_reg[10]_i_8_1 ),
        .I5(\regs_reg[15]_16 [14]),
        .O(\ex_reg1[14]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[15]_i_10 
       (.I0(\regs_reg[8]_23 [15]),
        .I1(\regs_reg[9]_22 [15]),
        .I2(\ex_reg1_reg[10]_i_8_0 ),
        .I3(\regs_reg[10]_21 [15]),
        .I4(\ex_reg1_reg[10]_i_8_1 ),
        .I5(\regs_reg[11]_20 [15]),
        .O(\ex_reg1[15]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[15]_i_11 
       (.I0(\regs_reg[4]_27 [15]),
        .I1(\regs_reg[5]_26 [15]),
        .I2(\ex_reg1_reg[10]_i_8_0 ),
        .I3(\regs_reg[6]_25 [15]),
        .I4(\ex_reg1_reg[10]_i_8_1 ),
        .I5(\regs_reg[7]_24 [15]),
        .O(\ex_reg1[15]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \ex_reg1[15]_i_12 
       (.I0(\regs_reg[1]_30 [15]),
        .I1(\ex_reg1_reg[10]_i_8_0 ),
        .I2(\regs_reg[2]_29 [15]),
        .I3(\ex_reg1_reg[10]_i_8_1 ),
        .I4(\regs_reg[3]_28 [15]),
        .O(\ex_reg1[15]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[15]_i_13 
       (.I0(\regs_reg[28]_3 [15]),
        .I1(\regs_reg[29]_2 [15]),
        .I2(\ex_reg1_reg[10]_i_8_0 ),
        .I3(\regs_reg[30]_1 [15]),
        .I4(\ex_reg1_reg[10]_i_8_1 ),
        .I5(\regs_reg[31]_0 [15]),
        .O(\ex_reg1[15]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[15]_i_14 
       (.I0(\regs_reg[24]_7 [15]),
        .I1(\regs_reg[25]_6 [15]),
        .I2(\ex_reg1_reg[10]_i_8_0 ),
        .I3(\regs_reg[26]_5 [15]),
        .I4(\ex_reg1_reg[10]_i_8_1 ),
        .I5(\regs_reg[27]_4 [15]),
        .O(\ex_reg1[15]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[15]_i_15 
       (.I0(\regs_reg[20]_11 [15]),
        .I1(\regs_reg[21]_10 [15]),
        .I2(\ex_reg1_reg[10]_i_8_0 ),
        .I3(\regs_reg[22]_9 [15]),
        .I4(\ex_reg1_reg[10]_i_8_1 ),
        .I5(\regs_reg[23]_8 [15]),
        .O(\ex_reg1[15]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[15]_i_16 
       (.I0(\regs_reg[16]_15 [15]),
        .I1(\regs_reg[17]_14 [15]),
        .I2(\ex_reg1_reg[10]_i_8_0 ),
        .I3(\regs_reg[18]_13 [15]),
        .I4(\ex_reg1_reg[10]_i_8_1 ),
        .I5(\regs_reg[19]_12 [15]),
        .O(\ex_reg1[15]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[15]_i_9 
       (.I0(\regs_reg[12]_19 [15]),
        .I1(\regs_reg[13]_18 [15]),
        .I2(\ex_reg1_reg[10]_i_8_0 ),
        .I3(\regs_reg[14]_17 [15]),
        .I4(\ex_reg1_reg[10]_i_8_1 ),
        .I5(\regs_reg[15]_16 [15]),
        .O(\ex_reg1[15]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[16]_i_10 
       (.I0(\regs_reg[8]_23 [16]),
        .I1(\regs_reg[9]_22 [16]),
        .I2(\ex_reg1_reg[10]_i_8_0 ),
        .I3(\regs_reg[10]_21 [16]),
        .I4(\ex_reg1_reg[10]_i_8_1 ),
        .I5(\regs_reg[11]_20 [16]),
        .O(\ex_reg1[16]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[16]_i_11 
       (.I0(\regs_reg[4]_27 [16]),
        .I1(\regs_reg[5]_26 [16]),
        .I2(\ex_reg1_reg[10]_i_8_0 ),
        .I3(\regs_reg[6]_25 [16]),
        .I4(\ex_reg1_reg[10]_i_8_1 ),
        .I5(\regs_reg[7]_24 [16]),
        .O(\ex_reg1[16]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \ex_reg1[16]_i_12 
       (.I0(\regs_reg[1]_30 [16]),
        .I1(\ex_reg1_reg[10]_i_8_0 ),
        .I2(\regs_reg[2]_29 [16]),
        .I3(\ex_reg1_reg[10]_i_8_1 ),
        .I4(\regs_reg[3]_28 [16]),
        .O(\ex_reg1[16]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[16]_i_13 
       (.I0(\regs_reg[28]_3 [16]),
        .I1(\regs_reg[29]_2 [16]),
        .I2(\ex_reg1_reg[10]_i_8_0 ),
        .I3(\regs_reg[30]_1 [16]),
        .I4(\ex_reg1_reg[10]_i_8_1 ),
        .I5(\regs_reg[31]_0 [16]),
        .O(\ex_reg1[16]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[16]_i_14 
       (.I0(\regs_reg[24]_7 [16]),
        .I1(\regs_reg[25]_6 [16]),
        .I2(\ex_reg1_reg[10]_i_8_0 ),
        .I3(\regs_reg[26]_5 [16]),
        .I4(\ex_reg1_reg[10]_i_8_1 ),
        .I5(\regs_reg[27]_4 [16]),
        .O(\ex_reg1[16]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[16]_i_15 
       (.I0(\regs_reg[20]_11 [16]),
        .I1(\regs_reg[21]_10 [16]),
        .I2(\ex_reg1_reg[10]_i_8_0 ),
        .I3(\regs_reg[22]_9 [16]),
        .I4(\ex_reg1_reg[10]_i_8_1 ),
        .I5(\regs_reg[23]_8 [16]),
        .O(\ex_reg1[16]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[16]_i_16 
       (.I0(\regs_reg[16]_15 [16]),
        .I1(\regs_reg[17]_14 [16]),
        .I2(\ex_reg1_reg[10]_i_8_0 ),
        .I3(\regs_reg[18]_13 [16]),
        .I4(\ex_reg1_reg[10]_i_8_1 ),
        .I5(\regs_reg[19]_12 [16]),
        .O(\ex_reg1[16]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[16]_i_9 
       (.I0(\regs_reg[12]_19 [16]),
        .I1(\regs_reg[13]_18 [16]),
        .I2(\ex_reg1_reg[10]_i_8_0 ),
        .I3(\regs_reg[14]_17 [16]),
        .I4(\ex_reg1_reg[10]_i_8_1 ),
        .I5(\regs_reg[15]_16 [16]),
        .O(\ex_reg1[16]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[17]_i_10 
       (.I0(\regs_reg[8]_23 [17]),
        .I1(\regs_reg[9]_22 [17]),
        .I2(\ex_reg1_reg[10]_i_8_0 ),
        .I3(\regs_reg[10]_21 [17]),
        .I4(\ex_reg1_reg[10]_i_8_1 ),
        .I5(\regs_reg[11]_20 [17]),
        .O(\ex_reg1[17]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[17]_i_11 
       (.I0(\regs_reg[4]_27 [17]),
        .I1(\regs_reg[5]_26 [17]),
        .I2(\ex_reg1_reg[10]_i_8_0 ),
        .I3(\regs_reg[6]_25 [17]),
        .I4(\ex_reg1_reg[10]_i_8_1 ),
        .I5(\regs_reg[7]_24 [17]),
        .O(\ex_reg1[17]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \ex_reg1[17]_i_12 
       (.I0(\regs_reg[1]_30 [17]),
        .I1(\ex_reg1_reg[10]_i_8_0 ),
        .I2(\regs_reg[2]_29 [17]),
        .I3(\ex_reg1_reg[10]_i_8_1 ),
        .I4(\regs_reg[3]_28 [17]),
        .O(\ex_reg1[17]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[17]_i_13 
       (.I0(\regs_reg[28]_3 [17]),
        .I1(\regs_reg[29]_2 [17]),
        .I2(\ex_reg1_reg[10]_i_8_0 ),
        .I3(\regs_reg[30]_1 [17]),
        .I4(\ex_reg1_reg[10]_i_8_1 ),
        .I5(\regs_reg[31]_0 [17]),
        .O(\ex_reg1[17]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[17]_i_14 
       (.I0(\regs_reg[24]_7 [17]),
        .I1(\regs_reg[25]_6 [17]),
        .I2(\ex_reg1_reg[10]_i_8_0 ),
        .I3(\regs_reg[26]_5 [17]),
        .I4(\ex_reg1_reg[10]_i_8_1 ),
        .I5(\regs_reg[27]_4 [17]),
        .O(\ex_reg1[17]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[17]_i_15 
       (.I0(\regs_reg[20]_11 [17]),
        .I1(\regs_reg[21]_10 [17]),
        .I2(\ex_reg1_reg[10]_i_8_0 ),
        .I3(\regs_reg[22]_9 [17]),
        .I4(\ex_reg1_reg[10]_i_8_1 ),
        .I5(\regs_reg[23]_8 [17]),
        .O(\ex_reg1[17]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[17]_i_16 
       (.I0(\regs_reg[16]_15 [17]),
        .I1(\regs_reg[17]_14 [17]),
        .I2(\ex_reg1_reg[10]_i_8_0 ),
        .I3(\regs_reg[18]_13 [17]),
        .I4(\ex_reg1_reg[10]_i_8_1 ),
        .I5(\regs_reg[19]_12 [17]),
        .O(\ex_reg1[17]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[17]_i_9 
       (.I0(\regs_reg[12]_19 [17]),
        .I1(\regs_reg[13]_18 [17]),
        .I2(\ex_reg1_reg[10]_i_8_0 ),
        .I3(\regs_reg[14]_17 [17]),
        .I4(\ex_reg1_reg[10]_i_8_1 ),
        .I5(\regs_reg[15]_16 [17]),
        .O(\ex_reg1[17]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[18]_i_10 
       (.I0(\regs_reg[8]_23 [18]),
        .I1(\regs_reg[9]_22 [18]),
        .I2(\ex_reg1_reg[10]_i_8_0 ),
        .I3(\regs_reg[10]_21 [18]),
        .I4(\ex_reg1_reg[10]_i_8_1 ),
        .I5(\regs_reg[11]_20 [18]),
        .O(\ex_reg1[18]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[18]_i_11 
       (.I0(\regs_reg[4]_27 [18]),
        .I1(\regs_reg[5]_26 [18]),
        .I2(\ex_reg1_reg[10]_i_8_0 ),
        .I3(\regs_reg[6]_25 [18]),
        .I4(\ex_reg1_reg[10]_i_8_1 ),
        .I5(\regs_reg[7]_24 [18]),
        .O(\ex_reg1[18]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \ex_reg1[18]_i_12 
       (.I0(\regs_reg[1]_30 [18]),
        .I1(\ex_reg1_reg[10]_i_8_0 ),
        .I2(\regs_reg[2]_29 [18]),
        .I3(\ex_reg1_reg[10]_i_8_1 ),
        .I4(\regs_reg[3]_28 [18]),
        .O(\ex_reg1[18]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[18]_i_13 
       (.I0(\regs_reg[28]_3 [18]),
        .I1(\regs_reg[29]_2 [18]),
        .I2(\ex_reg1_reg[10]_i_8_0 ),
        .I3(\regs_reg[30]_1 [18]),
        .I4(\ex_reg1_reg[10]_i_8_1 ),
        .I5(\regs_reg[31]_0 [18]),
        .O(\ex_reg1[18]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[18]_i_14 
       (.I0(\regs_reg[24]_7 [18]),
        .I1(\regs_reg[25]_6 [18]),
        .I2(\ex_reg1_reg[10]_i_8_0 ),
        .I3(\regs_reg[26]_5 [18]),
        .I4(\ex_reg1_reg[10]_i_8_1 ),
        .I5(\regs_reg[27]_4 [18]),
        .O(\ex_reg1[18]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[18]_i_15 
       (.I0(\regs_reg[20]_11 [18]),
        .I1(\regs_reg[21]_10 [18]),
        .I2(\ex_reg1_reg[10]_i_8_0 ),
        .I3(\regs_reg[22]_9 [18]),
        .I4(\ex_reg1_reg[10]_i_8_1 ),
        .I5(\regs_reg[23]_8 [18]),
        .O(\ex_reg1[18]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[18]_i_16 
       (.I0(\regs_reg[16]_15 [18]),
        .I1(\regs_reg[17]_14 [18]),
        .I2(\ex_reg1_reg[10]_i_8_0 ),
        .I3(\regs_reg[18]_13 [18]),
        .I4(\ex_reg1_reg[10]_i_8_1 ),
        .I5(\regs_reg[19]_12 [18]),
        .O(\ex_reg1[18]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[18]_i_9 
       (.I0(\regs_reg[12]_19 [18]),
        .I1(\regs_reg[13]_18 [18]),
        .I2(\ex_reg1_reg[10]_i_8_0 ),
        .I3(\regs_reg[14]_17 [18]),
        .I4(\ex_reg1_reg[10]_i_8_1 ),
        .I5(\regs_reg[15]_16 [18]),
        .O(\ex_reg1[18]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[19]_i_10 
       (.I0(\regs_reg[8]_23 [19]),
        .I1(\regs_reg[9]_22 [19]),
        .I2(\ex_reg1_reg[10]_i_8_0 ),
        .I3(\regs_reg[10]_21 [19]),
        .I4(\ex_reg1_reg[10]_i_8_1 ),
        .I5(\regs_reg[11]_20 [19]),
        .O(\ex_reg1[19]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[19]_i_11 
       (.I0(\regs_reg[4]_27 [19]),
        .I1(\regs_reg[5]_26 [19]),
        .I2(\ex_reg1_reg[10]_i_8_0 ),
        .I3(\regs_reg[6]_25 [19]),
        .I4(\ex_reg1_reg[10]_i_8_1 ),
        .I5(\regs_reg[7]_24 [19]),
        .O(\ex_reg1[19]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \ex_reg1[19]_i_12 
       (.I0(\regs_reg[1]_30 [19]),
        .I1(\ex_reg1_reg[10]_i_8_0 ),
        .I2(\regs_reg[2]_29 [19]),
        .I3(\ex_reg1_reg[10]_i_8_1 ),
        .I4(\regs_reg[3]_28 [19]),
        .O(\ex_reg1[19]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[19]_i_13 
       (.I0(\regs_reg[28]_3 [19]),
        .I1(\regs_reg[29]_2 [19]),
        .I2(\ex_reg1_reg[10]_i_8_0 ),
        .I3(\regs_reg[30]_1 [19]),
        .I4(\ex_reg1_reg[10]_i_8_1 ),
        .I5(\regs_reg[31]_0 [19]),
        .O(\ex_reg1[19]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[19]_i_14 
       (.I0(\regs_reg[24]_7 [19]),
        .I1(\regs_reg[25]_6 [19]),
        .I2(\ex_reg1_reg[10]_i_8_0 ),
        .I3(\regs_reg[26]_5 [19]),
        .I4(\ex_reg1_reg[10]_i_8_1 ),
        .I5(\regs_reg[27]_4 [19]),
        .O(\ex_reg1[19]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[19]_i_15 
       (.I0(\regs_reg[20]_11 [19]),
        .I1(\regs_reg[21]_10 [19]),
        .I2(\ex_reg1_reg[10]_i_8_0 ),
        .I3(\regs_reg[22]_9 [19]),
        .I4(\ex_reg1_reg[10]_i_8_1 ),
        .I5(\regs_reg[23]_8 [19]),
        .O(\ex_reg1[19]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[19]_i_16 
       (.I0(\regs_reg[16]_15 [19]),
        .I1(\regs_reg[17]_14 [19]),
        .I2(\ex_reg1_reg[10]_i_8_0 ),
        .I3(\regs_reg[18]_13 [19]),
        .I4(\ex_reg1_reg[10]_i_8_1 ),
        .I5(\regs_reg[19]_12 [19]),
        .O(\ex_reg1[19]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[19]_i_9 
       (.I0(\regs_reg[12]_19 [19]),
        .I1(\regs_reg[13]_18 [19]),
        .I2(\ex_reg1_reg[10]_i_8_0 ),
        .I3(\regs_reg[14]_17 [19]),
        .I4(\ex_reg1_reg[10]_i_8_1 ),
        .I5(\regs_reg[15]_16 [19]),
        .O(\ex_reg1[19]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[1]_i_10 
       (.I0(\regs_reg[8]_23 [1]),
        .I1(\regs_reg[9]_22 [1]),
        .I2(\ex_reg1_reg[0]_i_6_0 ),
        .I3(\regs_reg[10]_21 [1]),
        .I4(\ex_reg1_reg[0]_i_6_1 ),
        .I5(\regs_reg[11]_20 [1]),
        .O(\ex_reg1[1]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[1]_i_11 
       (.I0(\regs_reg[4]_27 [1]),
        .I1(\regs_reg[5]_26 [1]),
        .I2(\ex_reg1_reg[0]_i_6_0 ),
        .I3(\regs_reg[6]_25 [1]),
        .I4(\ex_reg1_reg[0]_i_6_1 ),
        .I5(\regs_reg[7]_24 [1]),
        .O(\ex_reg1[1]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \ex_reg1[1]_i_12 
       (.I0(\regs_reg[1]_30 [1]),
        .I1(\ex_reg1_reg[0]_i_6_0 ),
        .I2(\regs_reg[2]_29 [1]),
        .I3(\ex_reg1_reg[0]_i_6_1 ),
        .I4(\regs_reg[3]_28 [1]),
        .O(\ex_reg1[1]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[1]_i_13 
       (.I0(\regs_reg[28]_3 [1]),
        .I1(\regs_reg[29]_2 [1]),
        .I2(\ex_reg1_reg[0]_i_6_0 ),
        .I3(\regs_reg[30]_1 [1]),
        .I4(\ex_reg1_reg[0]_i_6_1 ),
        .I5(\regs_reg[31]_0 [1]),
        .O(\ex_reg1[1]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[1]_i_14 
       (.I0(\regs_reg[24]_7 [1]),
        .I1(\regs_reg[25]_6 [1]),
        .I2(\ex_reg1_reg[0]_i_6_0 ),
        .I3(\regs_reg[26]_5 [1]),
        .I4(\ex_reg1_reg[0]_i_6_1 ),
        .I5(\regs_reg[27]_4 [1]),
        .O(\ex_reg1[1]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[1]_i_15 
       (.I0(\regs_reg[20]_11 [1]),
        .I1(\regs_reg[21]_10 [1]),
        .I2(\ex_reg1_reg[0]_i_6_0 ),
        .I3(\regs_reg[22]_9 [1]),
        .I4(\ex_reg1_reg[0]_i_6_1 ),
        .I5(\regs_reg[23]_8 [1]),
        .O(\ex_reg1[1]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[1]_i_16 
       (.I0(\regs_reg[16]_15 [1]),
        .I1(\regs_reg[17]_14 [1]),
        .I2(\ex_reg1_reg[0]_i_6_0 ),
        .I3(\regs_reg[18]_13 [1]),
        .I4(\ex_reg1_reg[0]_i_6_1 ),
        .I5(\regs_reg[19]_12 [1]),
        .O(\ex_reg1[1]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[1]_i_9 
       (.I0(\regs_reg[12]_19 [1]),
        .I1(\regs_reg[13]_18 [1]),
        .I2(\ex_reg1_reg[0]_i_6_0 ),
        .I3(\regs_reg[14]_17 [1]),
        .I4(\ex_reg1_reg[0]_i_6_1 ),
        .I5(\regs_reg[15]_16 [1]),
        .O(\ex_reg1[1]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[20]_i_10 
       (.I0(\regs_reg[8]_23 [20]),
        .I1(\regs_reg[9]_22 [20]),
        .I2(\ex_reg1_reg[10]_i_8_0 ),
        .I3(\regs_reg[10]_21 [20]),
        .I4(\ex_reg1_reg[10]_i_8_1 ),
        .I5(\regs_reg[11]_20 [20]),
        .O(\ex_reg1[20]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[20]_i_11 
       (.I0(\regs_reg[4]_27 [20]),
        .I1(\regs_reg[5]_26 [20]),
        .I2(\ex_reg1_reg[10]_i_8_0 ),
        .I3(\regs_reg[6]_25 [20]),
        .I4(\ex_reg1_reg[10]_i_8_1 ),
        .I5(\regs_reg[7]_24 [20]),
        .O(\ex_reg1[20]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \ex_reg1[20]_i_12 
       (.I0(\regs_reg[1]_30 [20]),
        .I1(\ex_reg1_reg[10]_i_8_0 ),
        .I2(\regs_reg[2]_29 [20]),
        .I3(\ex_reg1_reg[10]_i_8_1 ),
        .I4(\regs_reg[3]_28 [20]),
        .O(\ex_reg1[20]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[20]_i_13 
       (.I0(\regs_reg[28]_3 [20]),
        .I1(\regs_reg[29]_2 [20]),
        .I2(\ex_reg1_reg[10]_i_8_0 ),
        .I3(\regs_reg[30]_1 [20]),
        .I4(\ex_reg1_reg[10]_i_8_1 ),
        .I5(\regs_reg[31]_0 [20]),
        .O(\ex_reg1[20]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[20]_i_14 
       (.I0(\regs_reg[24]_7 [20]),
        .I1(\regs_reg[25]_6 [20]),
        .I2(\ex_reg1_reg[10]_i_8_0 ),
        .I3(\regs_reg[26]_5 [20]),
        .I4(\ex_reg1_reg[10]_i_8_1 ),
        .I5(\regs_reg[27]_4 [20]),
        .O(\ex_reg1[20]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[20]_i_15 
       (.I0(\regs_reg[20]_11 [20]),
        .I1(\regs_reg[21]_10 [20]),
        .I2(\ex_reg1_reg[10]_i_8_0 ),
        .I3(\regs_reg[22]_9 [20]),
        .I4(\ex_reg1_reg[10]_i_8_1 ),
        .I5(\regs_reg[23]_8 [20]),
        .O(\ex_reg1[20]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[20]_i_16 
       (.I0(\regs_reg[16]_15 [20]),
        .I1(\regs_reg[17]_14 [20]),
        .I2(\ex_reg1_reg[10]_i_8_0 ),
        .I3(\regs_reg[18]_13 [20]),
        .I4(\ex_reg1_reg[10]_i_8_1 ),
        .I5(\regs_reg[19]_12 [20]),
        .O(\ex_reg1[20]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[20]_i_9 
       (.I0(\regs_reg[12]_19 [20]),
        .I1(\regs_reg[13]_18 [20]),
        .I2(\ex_reg1_reg[10]_i_8_0 ),
        .I3(\regs_reg[14]_17 [20]),
        .I4(\ex_reg1_reg[10]_i_8_1 ),
        .I5(\regs_reg[15]_16 [20]),
        .O(\ex_reg1[20]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[21]_i_10 
       (.I0(\regs_reg[8]_23 [21]),
        .I1(\regs_reg[9]_22 [21]),
        .I2(\ex_reg1_reg[21]_i_5_0 ),
        .I3(\regs_reg[10]_21 [21]),
        .I4(\ex_reg1_reg[21]_i_5_1 ),
        .I5(\regs_reg[11]_20 [21]),
        .O(\ex_reg1[21]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[21]_i_11 
       (.I0(\regs_reg[4]_27 [21]),
        .I1(\regs_reg[5]_26 [21]),
        .I2(\ex_reg1_reg[10]_i_8_0 ),
        .I3(\regs_reg[6]_25 [21]),
        .I4(\ex_reg1_reg[10]_i_8_1 ),
        .I5(\regs_reg[7]_24 [21]),
        .O(\ex_reg1[21]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \ex_reg1[21]_i_12 
       (.I0(\regs_reg[1]_30 [21]),
        .I1(\ex_reg1_reg[10]_i_8_0 ),
        .I2(\regs_reg[2]_29 [21]),
        .I3(\ex_reg1_reg[10]_i_8_1 ),
        .I4(\regs_reg[3]_28 [21]),
        .O(\ex_reg1[21]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[21]_i_13 
       (.I0(\regs_reg[28]_3 [21]),
        .I1(\regs_reg[29]_2 [21]),
        .I2(\ex_reg1_reg[21]_i_5_0 ),
        .I3(\regs_reg[30]_1 [21]),
        .I4(\ex_reg1_reg[21]_i_5_1 ),
        .I5(\regs_reg[31]_0 [21]),
        .O(\ex_reg1[21]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[21]_i_14 
       (.I0(\regs_reg[24]_7 [21]),
        .I1(\regs_reg[25]_6 [21]),
        .I2(\ex_reg1_reg[21]_i_5_0 ),
        .I3(\regs_reg[26]_5 [21]),
        .I4(\ex_reg1_reg[21]_i_5_1 ),
        .I5(\regs_reg[27]_4 [21]),
        .O(\ex_reg1[21]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[21]_i_15 
       (.I0(\regs_reg[20]_11 [21]),
        .I1(\regs_reg[21]_10 [21]),
        .I2(\ex_reg1_reg[21]_i_5_0 ),
        .I3(\regs_reg[22]_9 [21]),
        .I4(\ex_reg1_reg[21]_i_5_1 ),
        .I5(\regs_reg[23]_8 [21]),
        .O(\ex_reg1[21]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[21]_i_16 
       (.I0(\regs_reg[16]_15 [21]),
        .I1(\regs_reg[17]_14 [21]),
        .I2(\ex_reg1_reg[21]_i_5_0 ),
        .I3(\regs_reg[18]_13 [21]),
        .I4(\ex_reg1_reg[21]_i_5_1 ),
        .I5(\regs_reg[19]_12 [21]),
        .O(\ex_reg1[21]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[21]_i_9 
       (.I0(\regs_reg[12]_19 [21]),
        .I1(\regs_reg[13]_18 [21]),
        .I2(\ex_reg1_reg[10]_i_8_0 ),
        .I3(\regs_reg[14]_17 [21]),
        .I4(\ex_reg1_reg[10]_i_8_1 ),
        .I5(\regs_reg[15]_16 [21]),
        .O(\ex_reg1[21]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[22]_i_10 
       (.I0(\regs_reg[8]_23 [22]),
        .I1(\regs_reg[9]_22 [22]),
        .I2(\ex_reg1_reg[21]_i_5_0 ),
        .I3(\regs_reg[10]_21 [22]),
        .I4(\ex_reg1_reg[21]_i_5_1 ),
        .I5(\regs_reg[11]_20 [22]),
        .O(\ex_reg1[22]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[22]_i_11 
       (.I0(\regs_reg[4]_27 [22]),
        .I1(\regs_reg[5]_26 [22]),
        .I2(\ex_reg1_reg[21]_i_5_0 ),
        .I3(\regs_reg[6]_25 [22]),
        .I4(\ex_reg1_reg[21]_i_5_1 ),
        .I5(\regs_reg[7]_24 [22]),
        .O(\ex_reg1[22]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \ex_reg1[22]_i_12 
       (.I0(\regs_reg[1]_30 [22]),
        .I1(\ex_reg1_reg[21]_i_5_0 ),
        .I2(\regs_reg[2]_29 [22]),
        .I3(\ex_reg1_reg[21]_i_5_1 ),
        .I4(\regs_reg[3]_28 [22]),
        .O(\ex_reg1[22]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[22]_i_13 
       (.I0(\regs_reg[28]_3 [22]),
        .I1(\regs_reg[29]_2 [22]),
        .I2(\ex_reg1_reg[21]_i_5_0 ),
        .I3(\regs_reg[30]_1 [22]),
        .I4(\ex_reg1_reg[21]_i_5_1 ),
        .I5(\regs_reg[31]_0 [22]),
        .O(\ex_reg1[22]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[22]_i_14 
       (.I0(\regs_reg[24]_7 [22]),
        .I1(\regs_reg[25]_6 [22]),
        .I2(\ex_reg1_reg[21]_i_5_0 ),
        .I3(\regs_reg[26]_5 [22]),
        .I4(\ex_reg1_reg[21]_i_5_1 ),
        .I5(\regs_reg[27]_4 [22]),
        .O(\ex_reg1[22]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[22]_i_15 
       (.I0(\regs_reg[20]_11 [22]),
        .I1(\regs_reg[21]_10 [22]),
        .I2(\ex_reg1_reg[21]_i_5_0 ),
        .I3(\regs_reg[22]_9 [22]),
        .I4(\ex_reg1_reg[21]_i_5_1 ),
        .I5(\regs_reg[23]_8 [22]),
        .O(\ex_reg1[22]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[22]_i_16 
       (.I0(\regs_reg[16]_15 [22]),
        .I1(\regs_reg[17]_14 [22]),
        .I2(\ex_reg1_reg[21]_i_5_0 ),
        .I3(\regs_reg[18]_13 [22]),
        .I4(\ex_reg1_reg[21]_i_5_1 ),
        .I5(\regs_reg[19]_12 [22]),
        .O(\ex_reg1[22]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[22]_i_9 
       (.I0(\regs_reg[12]_19 [22]),
        .I1(\regs_reg[13]_18 [22]),
        .I2(\ex_reg1_reg[21]_i_5_0 ),
        .I3(\regs_reg[14]_17 [22]),
        .I4(\ex_reg1_reg[21]_i_5_1 ),
        .I5(\regs_reg[15]_16 [22]),
        .O(\ex_reg1[22]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[23]_i_10 
       (.I0(\regs_reg[8]_23 [23]),
        .I1(\regs_reg[9]_22 [23]),
        .I2(\ex_reg1_reg[21]_i_5_0 ),
        .I3(\regs_reg[10]_21 [23]),
        .I4(\ex_reg1_reg[21]_i_5_1 ),
        .I5(\regs_reg[11]_20 [23]),
        .O(\ex_reg1[23]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[23]_i_11 
       (.I0(\regs_reg[4]_27 [23]),
        .I1(\regs_reg[5]_26 [23]),
        .I2(\ex_reg1_reg[21]_i_5_0 ),
        .I3(\regs_reg[6]_25 [23]),
        .I4(\ex_reg1_reg[21]_i_5_1 ),
        .I5(\regs_reg[7]_24 [23]),
        .O(\ex_reg1[23]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \ex_reg1[23]_i_12 
       (.I0(\regs_reg[1]_30 [23]),
        .I1(\ex_reg1_reg[21]_i_5_0 ),
        .I2(\regs_reg[2]_29 [23]),
        .I3(\ex_reg1_reg[21]_i_5_1 ),
        .I4(\regs_reg[3]_28 [23]),
        .O(\ex_reg1[23]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[23]_i_13 
       (.I0(\regs_reg[28]_3 [23]),
        .I1(\regs_reg[29]_2 [23]),
        .I2(\ex_reg1_reg[21]_i_5_0 ),
        .I3(\regs_reg[30]_1 [23]),
        .I4(\ex_reg1_reg[21]_i_5_1 ),
        .I5(\regs_reg[31]_0 [23]),
        .O(\ex_reg1[23]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[23]_i_14 
       (.I0(\regs_reg[24]_7 [23]),
        .I1(\regs_reg[25]_6 [23]),
        .I2(\ex_reg1_reg[21]_i_5_0 ),
        .I3(\regs_reg[26]_5 [23]),
        .I4(\ex_reg1_reg[21]_i_5_1 ),
        .I5(\regs_reg[27]_4 [23]),
        .O(\ex_reg1[23]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[23]_i_15 
       (.I0(\regs_reg[20]_11 [23]),
        .I1(\regs_reg[21]_10 [23]),
        .I2(\ex_reg1_reg[21]_i_5_0 ),
        .I3(\regs_reg[22]_9 [23]),
        .I4(\ex_reg1_reg[21]_i_5_1 ),
        .I5(\regs_reg[23]_8 [23]),
        .O(\ex_reg1[23]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[23]_i_16 
       (.I0(\regs_reg[16]_15 [23]),
        .I1(\regs_reg[17]_14 [23]),
        .I2(\ex_reg1_reg[21]_i_5_0 ),
        .I3(\regs_reg[18]_13 [23]),
        .I4(\ex_reg1_reg[21]_i_5_1 ),
        .I5(\regs_reg[19]_12 [23]),
        .O(\ex_reg1[23]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[23]_i_9 
       (.I0(\regs_reg[12]_19 [23]),
        .I1(\regs_reg[13]_18 [23]),
        .I2(\ex_reg1_reg[21]_i_5_0 ),
        .I3(\regs_reg[14]_17 [23]),
        .I4(\ex_reg1_reg[21]_i_5_1 ),
        .I5(\regs_reg[15]_16 [23]),
        .O(\ex_reg1[23]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[24]_i_10 
       (.I0(\regs_reg[8]_23 [24]),
        .I1(\regs_reg[9]_22 [24]),
        .I2(\ex_reg1_reg[21]_i_5_0 ),
        .I3(\regs_reg[10]_21 [24]),
        .I4(\ex_reg1_reg[21]_i_5_1 ),
        .I5(\regs_reg[11]_20 [24]),
        .O(\ex_reg1[24]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[24]_i_11 
       (.I0(\regs_reg[4]_27 [24]),
        .I1(\regs_reg[5]_26 [24]),
        .I2(\ex_reg1_reg[21]_i_5_0 ),
        .I3(\regs_reg[6]_25 [24]),
        .I4(\ex_reg1_reg[21]_i_5_1 ),
        .I5(\regs_reg[7]_24 [24]),
        .O(\ex_reg1[24]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \ex_reg1[24]_i_12 
       (.I0(\regs_reg[1]_30 [24]),
        .I1(\ex_reg1_reg[21]_i_5_0 ),
        .I2(\regs_reg[2]_29 [24]),
        .I3(\ex_reg1_reg[21]_i_5_1 ),
        .I4(\regs_reg[3]_28 [24]),
        .O(\ex_reg1[24]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[24]_i_13 
       (.I0(\regs_reg[28]_3 [24]),
        .I1(\regs_reg[29]_2 [24]),
        .I2(\ex_reg1_reg[21]_i_5_0 ),
        .I3(\regs_reg[30]_1 [24]),
        .I4(\ex_reg1_reg[21]_i_5_1 ),
        .I5(\regs_reg[31]_0 [24]),
        .O(\ex_reg1[24]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[24]_i_14 
       (.I0(\regs_reg[24]_7 [24]),
        .I1(\regs_reg[25]_6 [24]),
        .I2(\ex_reg1_reg[21]_i_5_0 ),
        .I3(\regs_reg[26]_5 [24]),
        .I4(\ex_reg1_reg[21]_i_5_1 ),
        .I5(\regs_reg[27]_4 [24]),
        .O(\ex_reg1[24]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[24]_i_15 
       (.I0(\regs_reg[20]_11 [24]),
        .I1(\regs_reg[21]_10 [24]),
        .I2(\ex_reg1_reg[21]_i_5_0 ),
        .I3(\regs_reg[22]_9 [24]),
        .I4(\ex_reg1_reg[21]_i_5_1 ),
        .I5(\regs_reg[23]_8 [24]),
        .O(\ex_reg1[24]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[24]_i_16 
       (.I0(\regs_reg[16]_15 [24]),
        .I1(\regs_reg[17]_14 [24]),
        .I2(\ex_reg1_reg[21]_i_5_0 ),
        .I3(\regs_reg[18]_13 [24]),
        .I4(\ex_reg1_reg[21]_i_5_1 ),
        .I5(\regs_reg[19]_12 [24]),
        .O(\ex_reg1[24]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[24]_i_9 
       (.I0(\regs_reg[12]_19 [24]),
        .I1(\regs_reg[13]_18 [24]),
        .I2(\ex_reg1_reg[21]_i_5_0 ),
        .I3(\regs_reg[14]_17 [24]),
        .I4(\ex_reg1_reg[21]_i_5_1 ),
        .I5(\regs_reg[15]_16 [24]),
        .O(\ex_reg1[24]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[25]_i_10 
       (.I0(\regs_reg[8]_23 [25]),
        .I1(\regs_reg[9]_22 [25]),
        .I2(\ex_reg1_reg[21]_i_5_0 ),
        .I3(\regs_reg[10]_21 [25]),
        .I4(\ex_reg1_reg[21]_i_5_1 ),
        .I5(\regs_reg[11]_20 [25]),
        .O(\ex_reg1[25]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[25]_i_11 
       (.I0(\regs_reg[4]_27 [25]),
        .I1(\regs_reg[5]_26 [25]),
        .I2(\ex_reg1_reg[21]_i_5_0 ),
        .I3(\regs_reg[6]_25 [25]),
        .I4(\ex_reg1_reg[21]_i_5_1 ),
        .I5(\regs_reg[7]_24 [25]),
        .O(\ex_reg1[25]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \ex_reg1[25]_i_12 
       (.I0(\regs_reg[1]_30 [25]),
        .I1(\ex_reg1_reg[21]_i_5_0 ),
        .I2(\regs_reg[2]_29 [25]),
        .I3(\ex_reg1_reg[21]_i_5_1 ),
        .I4(\regs_reg[3]_28 [25]),
        .O(\ex_reg1[25]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[25]_i_13 
       (.I0(\regs_reg[28]_3 [25]),
        .I1(\regs_reg[29]_2 [25]),
        .I2(\ex_reg1_reg[21]_i_5_0 ),
        .I3(\regs_reg[30]_1 [25]),
        .I4(\ex_reg1_reg[21]_i_5_1 ),
        .I5(\regs_reg[31]_0 [25]),
        .O(\ex_reg1[25]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[25]_i_14 
       (.I0(\regs_reg[24]_7 [25]),
        .I1(\regs_reg[25]_6 [25]),
        .I2(\ex_reg1_reg[21]_i_5_0 ),
        .I3(\regs_reg[26]_5 [25]),
        .I4(\ex_reg1_reg[21]_i_5_1 ),
        .I5(\regs_reg[27]_4 [25]),
        .O(\ex_reg1[25]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[25]_i_15 
       (.I0(\regs_reg[20]_11 [25]),
        .I1(\regs_reg[21]_10 [25]),
        .I2(\ex_reg1_reg[21]_i_5_0 ),
        .I3(\regs_reg[22]_9 [25]),
        .I4(\ex_reg1_reg[21]_i_5_1 ),
        .I5(\regs_reg[23]_8 [25]),
        .O(\ex_reg1[25]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[25]_i_16 
       (.I0(\regs_reg[16]_15 [25]),
        .I1(\regs_reg[17]_14 [25]),
        .I2(\ex_reg1_reg[21]_i_5_0 ),
        .I3(\regs_reg[18]_13 [25]),
        .I4(\ex_reg1_reg[21]_i_5_1 ),
        .I5(\regs_reg[19]_12 [25]),
        .O(\ex_reg1[25]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[25]_i_9 
       (.I0(\regs_reg[12]_19 [25]),
        .I1(\regs_reg[13]_18 [25]),
        .I2(\ex_reg1_reg[21]_i_5_0 ),
        .I3(\regs_reg[14]_17 [25]),
        .I4(\ex_reg1_reg[21]_i_5_1 ),
        .I5(\regs_reg[15]_16 [25]),
        .O(\ex_reg1[25]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[26]_i_10 
       (.I0(\regs_reg[8]_23 [26]),
        .I1(\regs_reg[9]_22 [26]),
        .I2(\ex_reg1_reg[21]_i_5_0 ),
        .I3(\regs_reg[10]_21 [26]),
        .I4(\ex_reg1_reg[21]_i_5_1 ),
        .I5(\regs_reg[11]_20 [26]),
        .O(\ex_reg1[26]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[26]_i_11 
       (.I0(\regs_reg[4]_27 [26]),
        .I1(\regs_reg[5]_26 [26]),
        .I2(\ex_reg1_reg[21]_i_5_0 ),
        .I3(\regs_reg[6]_25 [26]),
        .I4(\ex_reg1_reg[21]_i_5_1 ),
        .I5(\regs_reg[7]_24 [26]),
        .O(\ex_reg1[26]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \ex_reg1[26]_i_12 
       (.I0(\regs_reg[1]_30 [26]),
        .I1(\ex_reg1_reg[21]_i_5_0 ),
        .I2(\regs_reg[2]_29 [26]),
        .I3(\ex_reg1_reg[21]_i_5_1 ),
        .I4(\regs_reg[3]_28 [26]),
        .O(\ex_reg1[26]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[26]_i_13 
       (.I0(\regs_reg[28]_3 [26]),
        .I1(\regs_reg[29]_2 [26]),
        .I2(\ex_reg1_reg[21]_i_5_0 ),
        .I3(\regs_reg[30]_1 [26]),
        .I4(\ex_reg1_reg[21]_i_5_1 ),
        .I5(\regs_reg[31]_0 [26]),
        .O(\ex_reg1[26]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[26]_i_14 
       (.I0(\regs_reg[24]_7 [26]),
        .I1(\regs_reg[25]_6 [26]),
        .I2(\ex_reg1_reg[21]_i_5_0 ),
        .I3(\regs_reg[26]_5 [26]),
        .I4(\ex_reg1_reg[21]_i_5_1 ),
        .I5(\regs_reg[27]_4 [26]),
        .O(\ex_reg1[26]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[26]_i_15 
       (.I0(\regs_reg[20]_11 [26]),
        .I1(\regs_reg[21]_10 [26]),
        .I2(\ex_reg1_reg[21]_i_5_0 ),
        .I3(\regs_reg[22]_9 [26]),
        .I4(\ex_reg1_reg[21]_i_5_1 ),
        .I5(\regs_reg[23]_8 [26]),
        .O(\ex_reg1[26]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[26]_i_16 
       (.I0(\regs_reg[16]_15 [26]),
        .I1(\regs_reg[17]_14 [26]),
        .I2(\ex_reg1_reg[21]_i_5_0 ),
        .I3(\regs_reg[18]_13 [26]),
        .I4(\ex_reg1_reg[21]_i_5_1 ),
        .I5(\regs_reg[19]_12 [26]),
        .O(\ex_reg1[26]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[26]_i_9 
       (.I0(\regs_reg[12]_19 [26]),
        .I1(\regs_reg[13]_18 [26]),
        .I2(\ex_reg1_reg[21]_i_5_0 ),
        .I3(\regs_reg[14]_17 [26]),
        .I4(\ex_reg1_reg[21]_i_5_1 ),
        .I5(\regs_reg[15]_16 [26]),
        .O(\ex_reg1[26]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[27]_i_10 
       (.I0(\regs_reg[8]_23 [27]),
        .I1(\regs_reg[9]_22 [27]),
        .I2(\ex_reg1_reg[21]_i_5_0 ),
        .I3(\regs_reg[10]_21 [27]),
        .I4(\ex_reg1_reg[21]_i_5_1 ),
        .I5(\regs_reg[11]_20 [27]),
        .O(\ex_reg1[27]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[27]_i_11 
       (.I0(\regs_reg[4]_27 [27]),
        .I1(\regs_reg[5]_26 [27]),
        .I2(\ex_reg1_reg[21]_i_5_0 ),
        .I3(\regs_reg[6]_25 [27]),
        .I4(\ex_reg1_reg[21]_i_5_1 ),
        .I5(\regs_reg[7]_24 [27]),
        .O(\ex_reg1[27]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \ex_reg1[27]_i_12 
       (.I0(\regs_reg[1]_30 [27]),
        .I1(\ex_reg1_reg[21]_i_5_0 ),
        .I2(\regs_reg[2]_29 [27]),
        .I3(\ex_reg1_reg[21]_i_5_1 ),
        .I4(\regs_reg[3]_28 [27]),
        .O(\ex_reg1[27]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[27]_i_13 
       (.I0(\regs_reg[28]_3 [27]),
        .I1(\regs_reg[29]_2 [27]),
        .I2(\ex_reg1_reg[21]_i_5_0 ),
        .I3(\regs_reg[30]_1 [27]),
        .I4(\ex_reg1_reg[21]_i_5_1 ),
        .I5(\regs_reg[31]_0 [27]),
        .O(\ex_reg1[27]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[27]_i_14 
       (.I0(\regs_reg[24]_7 [27]),
        .I1(\regs_reg[25]_6 [27]),
        .I2(\ex_reg1_reg[21]_i_5_0 ),
        .I3(\regs_reg[26]_5 [27]),
        .I4(\ex_reg1_reg[21]_i_5_1 ),
        .I5(\regs_reg[27]_4 [27]),
        .O(\ex_reg1[27]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[27]_i_15 
       (.I0(\regs_reg[20]_11 [27]),
        .I1(\regs_reg[21]_10 [27]),
        .I2(\ex_reg1_reg[21]_i_5_0 ),
        .I3(\regs_reg[22]_9 [27]),
        .I4(\ex_reg1_reg[21]_i_5_1 ),
        .I5(\regs_reg[23]_8 [27]),
        .O(\ex_reg1[27]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[27]_i_16 
       (.I0(\regs_reg[16]_15 [27]),
        .I1(\regs_reg[17]_14 [27]),
        .I2(\ex_reg1_reg[21]_i_5_0 ),
        .I3(\regs_reg[18]_13 [27]),
        .I4(\ex_reg1_reg[21]_i_5_1 ),
        .I5(\regs_reg[19]_12 [27]),
        .O(\ex_reg1[27]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[27]_i_9 
       (.I0(\regs_reg[12]_19 [27]),
        .I1(\regs_reg[13]_18 [27]),
        .I2(\ex_reg1_reg[21]_i_5_0 ),
        .I3(\regs_reg[14]_17 [27]),
        .I4(\ex_reg1_reg[21]_i_5_1 ),
        .I5(\regs_reg[15]_16 [27]),
        .O(\ex_reg1[27]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[28]_i_10 
       (.I0(\regs_reg[8]_23 [28]),
        .I1(\regs_reg[9]_22 [28]),
        .I2(\ex_reg1_reg[21]_i_5_0 ),
        .I3(\regs_reg[10]_21 [28]),
        .I4(\ex_reg1_reg[21]_i_5_1 ),
        .I5(\regs_reg[11]_20 [28]),
        .O(\ex_reg1[28]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[28]_i_11 
       (.I0(\regs_reg[4]_27 [28]),
        .I1(\regs_reg[5]_26 [28]),
        .I2(\ex_reg1_reg[21]_i_5_0 ),
        .I3(\regs_reg[6]_25 [28]),
        .I4(\ex_reg1_reg[21]_i_5_1 ),
        .I5(\regs_reg[7]_24 [28]),
        .O(\ex_reg1[28]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \ex_reg1[28]_i_12 
       (.I0(\regs_reg[1]_30 [28]),
        .I1(\ex_reg1_reg[21]_i_5_0 ),
        .I2(\regs_reg[2]_29 [28]),
        .I3(\ex_reg1_reg[21]_i_5_1 ),
        .I4(\regs_reg[3]_28 [28]),
        .O(\ex_reg1[28]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[28]_i_13 
       (.I0(\regs_reg[28]_3 [28]),
        .I1(\regs_reg[29]_2 [28]),
        .I2(\ex_reg1_reg[21]_i_5_0 ),
        .I3(\regs_reg[30]_1 [28]),
        .I4(\ex_reg1_reg[21]_i_5_1 ),
        .I5(\regs_reg[31]_0 [28]),
        .O(\ex_reg1[28]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[28]_i_14 
       (.I0(\regs_reg[24]_7 [28]),
        .I1(\regs_reg[25]_6 [28]),
        .I2(\ex_reg1_reg[21]_i_5_0 ),
        .I3(\regs_reg[26]_5 [28]),
        .I4(\ex_reg1_reg[21]_i_5_1 ),
        .I5(\regs_reg[27]_4 [28]),
        .O(\ex_reg1[28]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[28]_i_15 
       (.I0(\regs_reg[20]_11 [28]),
        .I1(\regs_reg[21]_10 [28]),
        .I2(\ex_reg1_reg[21]_i_5_0 ),
        .I3(\regs_reg[22]_9 [28]),
        .I4(\ex_reg1_reg[21]_i_5_1 ),
        .I5(\regs_reg[23]_8 [28]),
        .O(\ex_reg1[28]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[28]_i_16 
       (.I0(\regs_reg[16]_15 [28]),
        .I1(\regs_reg[17]_14 [28]),
        .I2(\ex_reg1_reg[21]_i_5_0 ),
        .I3(\regs_reg[18]_13 [28]),
        .I4(\ex_reg1_reg[21]_i_5_1 ),
        .I5(\regs_reg[19]_12 [28]),
        .O(\ex_reg1[28]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[28]_i_9 
       (.I0(\regs_reg[12]_19 [28]),
        .I1(\regs_reg[13]_18 [28]),
        .I2(\ex_reg1_reg[21]_i_5_0 ),
        .I3(\regs_reg[14]_17 [28]),
        .I4(\ex_reg1_reg[21]_i_5_1 ),
        .I5(\regs_reg[15]_16 [28]),
        .O(\ex_reg1[28]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[29]_i_23 
       (.I0(\regs_reg[12]_19 [29]),
        .I1(\regs_reg[13]_18 [29]),
        .I2(\ex_reg1_reg[21]_i_5_0 ),
        .I3(\regs_reg[14]_17 [29]),
        .I4(\ex_reg1_reg[21]_i_5_1 ),
        .I5(\regs_reg[15]_16 [29]),
        .O(\ex_reg1[29]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[29]_i_24 
       (.I0(\regs_reg[8]_23 [29]),
        .I1(\regs_reg[9]_22 [29]),
        .I2(\ex_reg1_reg[21]_i_5_0 ),
        .I3(\regs_reg[10]_21 [29]),
        .I4(\ex_reg1_reg[21]_i_5_1 ),
        .I5(\regs_reg[11]_20 [29]),
        .O(\ex_reg1[29]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[29]_i_25 
       (.I0(\regs_reg[4]_27 [29]),
        .I1(\regs_reg[5]_26 [29]),
        .I2(\ex_reg1_reg[21]_i_5_0 ),
        .I3(\regs_reg[6]_25 [29]),
        .I4(\ex_reg1_reg[21]_i_5_1 ),
        .I5(\regs_reg[7]_24 [29]),
        .O(\ex_reg1[29]_i_25_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \ex_reg1[29]_i_26 
       (.I0(\regs_reg[1]_30 [29]),
        .I1(\ex_reg1_reg[21]_i_5_0 ),
        .I2(\regs_reg[2]_29 [29]),
        .I3(\ex_reg1_reg[21]_i_5_1 ),
        .I4(\regs_reg[3]_28 [29]),
        .O(\ex_reg1[29]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[29]_i_27 
       (.I0(\regs_reg[28]_3 [29]),
        .I1(\regs_reg[29]_2 [29]),
        .I2(\ex_reg1_reg[21]_i_5_0 ),
        .I3(\regs_reg[30]_1 [29]),
        .I4(\ex_reg1_reg[21]_i_5_1 ),
        .I5(\regs_reg[31]_0 [29]),
        .O(\ex_reg1[29]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[29]_i_28 
       (.I0(\regs_reg[24]_7 [29]),
        .I1(\regs_reg[25]_6 [29]),
        .I2(\ex_reg1_reg[21]_i_5_0 ),
        .I3(\regs_reg[26]_5 [29]),
        .I4(\ex_reg1_reg[21]_i_5_1 ),
        .I5(\regs_reg[27]_4 [29]),
        .O(\ex_reg1[29]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[29]_i_29 
       (.I0(\regs_reg[20]_11 [29]),
        .I1(\regs_reg[21]_10 [29]),
        .I2(\ex_reg1_reg[21]_i_5_0 ),
        .I3(\regs_reg[22]_9 [29]),
        .I4(\ex_reg1_reg[21]_i_5_1 ),
        .I5(\regs_reg[23]_8 [29]),
        .O(\ex_reg1[29]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[29]_i_30 
       (.I0(\regs_reg[16]_15 [29]),
        .I1(\regs_reg[17]_14 [29]),
        .I2(\ex_reg1_reg[21]_i_5_0 ),
        .I3(\regs_reg[18]_13 [29]),
        .I4(\ex_reg1_reg[21]_i_5_1 ),
        .I5(\regs_reg[19]_12 [29]),
        .O(\ex_reg1[29]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[2]_i_10 
       (.I0(\regs_reg[8]_23 [2]),
        .I1(\regs_reg[9]_22 [2]),
        .I2(\ex_reg1_reg[0]_i_6_0 ),
        .I3(\regs_reg[10]_21 [2]),
        .I4(\ex_reg1_reg[0]_i_6_1 ),
        .I5(\regs_reg[11]_20 [2]),
        .O(\ex_reg1[2]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[2]_i_11 
       (.I0(\regs_reg[4]_27 [2]),
        .I1(\regs_reg[5]_26 [2]),
        .I2(\ex_reg1_reg[0]_i_6_0 ),
        .I3(\regs_reg[6]_25 [2]),
        .I4(\ex_reg1_reg[0]_i_6_1 ),
        .I5(\regs_reg[7]_24 [2]),
        .O(\ex_reg1[2]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \ex_reg1[2]_i_12 
       (.I0(\regs_reg[1]_30 [2]),
        .I1(\ex_reg1_reg[0]_i_6_0 ),
        .I2(\regs_reg[2]_29 [2]),
        .I3(\ex_reg1_reg[0]_i_6_1 ),
        .I4(\regs_reg[3]_28 [2]),
        .O(\ex_reg1[2]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[2]_i_13 
       (.I0(\regs_reg[28]_3 [2]),
        .I1(\regs_reg[29]_2 [2]),
        .I2(\ex_reg1_reg[0]_i_6_0 ),
        .I3(\regs_reg[30]_1 [2]),
        .I4(\ex_reg1_reg[0]_i_6_1 ),
        .I5(\regs_reg[31]_0 [2]),
        .O(\ex_reg1[2]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[2]_i_14 
       (.I0(\regs_reg[24]_7 [2]),
        .I1(\regs_reg[25]_6 [2]),
        .I2(\ex_reg1_reg[0]_i_6_0 ),
        .I3(\regs_reg[26]_5 [2]),
        .I4(\ex_reg1_reg[0]_i_6_1 ),
        .I5(\regs_reg[27]_4 [2]),
        .O(\ex_reg1[2]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[2]_i_15 
       (.I0(\regs_reg[20]_11 [2]),
        .I1(\regs_reg[21]_10 [2]),
        .I2(\ex_reg1_reg[0]_i_6_0 ),
        .I3(\regs_reg[22]_9 [2]),
        .I4(\ex_reg1_reg[0]_i_6_1 ),
        .I5(\regs_reg[23]_8 [2]),
        .O(\ex_reg1[2]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[2]_i_16 
       (.I0(\regs_reg[16]_15 [2]),
        .I1(\regs_reg[17]_14 [2]),
        .I2(\ex_reg1_reg[0]_i_6_0 ),
        .I3(\regs_reg[18]_13 [2]),
        .I4(\ex_reg1_reg[0]_i_6_1 ),
        .I5(\regs_reg[19]_12 [2]),
        .O(\ex_reg1[2]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[2]_i_9 
       (.I0(\regs_reg[12]_19 [2]),
        .I1(\regs_reg[13]_18 [2]),
        .I2(\ex_reg1_reg[0]_i_6_0 ),
        .I3(\regs_reg[14]_17 [2]),
        .I4(\ex_reg1_reg[0]_i_6_1 ),
        .I5(\regs_reg[15]_16 [2]),
        .O(\ex_reg1[2]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[30]_i_10 
       (.I0(\regs_reg[12]_19 [30]),
        .I1(\regs_reg[13]_18 [30]),
        .I2(\ex_reg1_reg[21]_i_5_0 ),
        .I3(\regs_reg[14]_17 [30]),
        .I4(\ex_reg1_reg[21]_i_5_1 ),
        .I5(\regs_reg[15]_16 [30]),
        .O(\ex_reg1[30]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[30]_i_11 
       (.I0(\regs_reg[8]_23 [30]),
        .I1(\regs_reg[9]_22 [30]),
        .I2(\ex_reg1_reg[21]_i_5_0 ),
        .I3(\regs_reg[10]_21 [30]),
        .I4(\ex_reg1_reg[21]_i_5_1 ),
        .I5(\regs_reg[11]_20 [30]),
        .O(\ex_reg1[30]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[30]_i_12 
       (.I0(\regs_reg[4]_27 [30]),
        .I1(\regs_reg[5]_26 [30]),
        .I2(\ex_reg1_reg[21]_i_5_0 ),
        .I3(\regs_reg[6]_25 [30]),
        .I4(\ex_reg1_reg[21]_i_5_1 ),
        .I5(\regs_reg[7]_24 [30]),
        .O(\ex_reg1[30]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \ex_reg1[30]_i_13 
       (.I0(\regs_reg[1]_30 [30]),
        .I1(\ex_reg1_reg[21]_i_5_0 ),
        .I2(\regs_reg[2]_29 [30]),
        .I3(\ex_reg1_reg[21]_i_5_1 ),
        .I4(\regs_reg[3]_28 [30]),
        .O(\ex_reg1[30]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[30]_i_14 
       (.I0(\regs_reg[28]_3 [30]),
        .I1(\regs_reg[29]_2 [30]),
        .I2(\ex_reg1_reg[21]_i_5_0 ),
        .I3(\regs_reg[30]_1 [30]),
        .I4(\ex_reg1_reg[21]_i_5_1 ),
        .I5(\regs_reg[31]_0 [30]),
        .O(\ex_reg1[30]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[30]_i_15 
       (.I0(\regs_reg[24]_7 [30]),
        .I1(\regs_reg[25]_6 [30]),
        .I2(\ex_reg1_reg[21]_i_5_0 ),
        .I3(\regs_reg[26]_5 [30]),
        .I4(\ex_reg1_reg[21]_i_5_1 ),
        .I5(\regs_reg[27]_4 [30]),
        .O(\ex_reg1[30]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[30]_i_16 
       (.I0(\regs_reg[20]_11 [30]),
        .I1(\regs_reg[21]_10 [30]),
        .I2(\ex_reg1_reg[21]_i_5_0 ),
        .I3(\regs_reg[22]_9 [30]),
        .I4(\ex_reg1_reg[21]_i_5_1 ),
        .I5(\regs_reg[23]_8 [30]),
        .O(\ex_reg1[30]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[30]_i_17 
       (.I0(\regs_reg[16]_15 [30]),
        .I1(\regs_reg[17]_14 [30]),
        .I2(\ex_reg1_reg[21]_i_5_0 ),
        .I3(\regs_reg[18]_13 [30]),
        .I4(\ex_reg1_reg[21]_i_5_1 ),
        .I5(\regs_reg[19]_12 [30]),
        .O(\ex_reg1[30]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[31]_i_10 
       (.I0(\regs_reg[12]_19 [31]),
        .I1(\regs_reg[13]_18 [31]),
        .I2(\ex_reg1_reg[21]_i_5_0 ),
        .I3(\regs_reg[14]_17 [31]),
        .I4(\ex_reg1_reg[21]_i_5_1 ),
        .I5(\regs_reg[15]_16 [31]),
        .O(\ex_reg1[31]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[31]_i_11 
       (.I0(\regs_reg[8]_23 [31]),
        .I1(\regs_reg[9]_22 [31]),
        .I2(\ex_reg1_reg[21]_i_5_0 ),
        .I3(\regs_reg[10]_21 [31]),
        .I4(\ex_reg1_reg[21]_i_5_1 ),
        .I5(\regs_reg[11]_20 [31]),
        .O(\ex_reg1[31]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[31]_i_12 
       (.I0(\regs_reg[4]_27 [31]),
        .I1(\regs_reg[5]_26 [31]),
        .I2(\ex_reg1_reg[21]_i_5_0 ),
        .I3(\regs_reg[6]_25 [31]),
        .I4(\ex_reg1_reg[21]_i_5_1 ),
        .I5(\regs_reg[7]_24 [31]),
        .O(\ex_reg1[31]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \ex_reg1[31]_i_13 
       (.I0(\regs_reg[1]_30 [31]),
        .I1(\ex_reg1_reg[21]_i_5_0 ),
        .I2(\regs_reg[2]_29 [31]),
        .I3(\ex_reg1_reg[21]_i_5_1 ),
        .I4(\regs_reg[3]_28 [31]),
        .O(\ex_reg1[31]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[31]_i_14 
       (.I0(\regs_reg[28]_3 [31]),
        .I1(\regs_reg[29]_2 [31]),
        .I2(\ex_reg1_reg[21]_i_5_0 ),
        .I3(\regs_reg[30]_1 [31]),
        .I4(\ex_reg1_reg[21]_i_5_1 ),
        .I5(\regs_reg[31]_0 [31]),
        .O(\ex_reg1[31]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[31]_i_15 
       (.I0(\regs_reg[24]_7 [31]),
        .I1(\regs_reg[25]_6 [31]),
        .I2(\ex_reg1_reg[21]_i_5_0 ),
        .I3(\regs_reg[26]_5 [31]),
        .I4(\ex_reg1_reg[21]_i_5_1 ),
        .I5(\regs_reg[27]_4 [31]),
        .O(\ex_reg1[31]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[31]_i_16 
       (.I0(\regs_reg[20]_11 [31]),
        .I1(\regs_reg[21]_10 [31]),
        .I2(\ex_reg1_reg[21]_i_5_0 ),
        .I3(\regs_reg[22]_9 [31]),
        .I4(\ex_reg1_reg[21]_i_5_1 ),
        .I5(\regs_reg[23]_8 [31]),
        .O(\ex_reg1[31]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[31]_i_17 
       (.I0(\regs_reg[16]_15 [31]),
        .I1(\regs_reg[17]_14 [31]),
        .I2(\ex_reg1_reg[21]_i_5_0 ),
        .I3(\regs_reg[18]_13 [31]),
        .I4(\ex_reg1_reg[21]_i_5_1 ),
        .I5(\regs_reg[19]_12 [31]),
        .O(\ex_reg1[31]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[3]_i_10 
       (.I0(\regs_reg[8]_23 [3]),
        .I1(\regs_reg[9]_22 [3]),
        .I2(\ex_reg1_reg[0]_i_6_0 ),
        .I3(\regs_reg[10]_21 [3]),
        .I4(\ex_reg1_reg[0]_i_6_1 ),
        .I5(\regs_reg[11]_20 [3]),
        .O(\ex_reg1[3]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[3]_i_11 
       (.I0(\regs_reg[4]_27 [3]),
        .I1(\regs_reg[5]_26 [3]),
        .I2(\ex_reg1_reg[0]_i_6_0 ),
        .I3(\regs_reg[6]_25 [3]),
        .I4(\ex_reg1_reg[0]_i_6_1 ),
        .I5(\regs_reg[7]_24 [3]),
        .O(\ex_reg1[3]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \ex_reg1[3]_i_12 
       (.I0(\regs_reg[1]_30 [3]),
        .I1(\ex_reg1_reg[0]_i_6_0 ),
        .I2(\regs_reg[2]_29 [3]),
        .I3(\ex_reg1_reg[0]_i_6_1 ),
        .I4(\regs_reg[3]_28 [3]),
        .O(\ex_reg1[3]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[3]_i_13 
       (.I0(\regs_reg[28]_3 [3]),
        .I1(\regs_reg[29]_2 [3]),
        .I2(\ex_reg1_reg[0]_i_6_0 ),
        .I3(\regs_reg[30]_1 [3]),
        .I4(\ex_reg1_reg[0]_i_6_1 ),
        .I5(\regs_reg[31]_0 [3]),
        .O(\ex_reg1[3]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[3]_i_14 
       (.I0(\regs_reg[24]_7 [3]),
        .I1(\regs_reg[25]_6 [3]),
        .I2(\ex_reg1_reg[0]_i_6_0 ),
        .I3(\regs_reg[26]_5 [3]),
        .I4(\ex_reg1_reg[0]_i_6_1 ),
        .I5(\regs_reg[27]_4 [3]),
        .O(\ex_reg1[3]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[3]_i_15 
       (.I0(\regs_reg[20]_11 [3]),
        .I1(\regs_reg[21]_10 [3]),
        .I2(\ex_reg1_reg[0]_i_6_0 ),
        .I3(\regs_reg[22]_9 [3]),
        .I4(\ex_reg1_reg[0]_i_6_1 ),
        .I5(\regs_reg[23]_8 [3]),
        .O(\ex_reg1[3]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[3]_i_16 
       (.I0(\regs_reg[16]_15 [3]),
        .I1(\regs_reg[17]_14 [3]),
        .I2(\ex_reg1_reg[0]_i_6_0 ),
        .I3(\regs_reg[18]_13 [3]),
        .I4(\ex_reg1_reg[0]_i_6_1 ),
        .I5(\regs_reg[19]_12 [3]),
        .O(\ex_reg1[3]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[3]_i_9 
       (.I0(\regs_reg[12]_19 [3]),
        .I1(\regs_reg[13]_18 [3]),
        .I2(\ex_reg1_reg[0]_i_6_0 ),
        .I3(\regs_reg[14]_17 [3]),
        .I4(\ex_reg1_reg[0]_i_6_1 ),
        .I5(\regs_reg[15]_16 [3]),
        .O(\ex_reg1[3]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[4]_i_10 
       (.I0(\regs_reg[8]_23 [4]),
        .I1(\regs_reg[9]_22 [4]),
        .I2(\ex_reg1_reg[0]_i_6_0 ),
        .I3(\regs_reg[10]_21 [4]),
        .I4(\ex_reg1_reg[0]_i_6_1 ),
        .I5(\regs_reg[11]_20 [4]),
        .O(\ex_reg1[4]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[4]_i_11 
       (.I0(\regs_reg[4]_27 [4]),
        .I1(\regs_reg[5]_26 [4]),
        .I2(\ex_reg1_reg[0]_i_6_0 ),
        .I3(\regs_reg[6]_25 [4]),
        .I4(\ex_reg1_reg[0]_i_6_1 ),
        .I5(\regs_reg[7]_24 [4]),
        .O(\ex_reg1[4]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \ex_reg1[4]_i_12 
       (.I0(\regs_reg[1]_30 [4]),
        .I1(\ex_reg1_reg[0]_i_6_0 ),
        .I2(\regs_reg[2]_29 [4]),
        .I3(\ex_reg1_reg[0]_i_6_1 ),
        .I4(\regs_reg[3]_28 [4]),
        .O(\ex_reg1[4]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[4]_i_13 
       (.I0(\regs_reg[28]_3 [4]),
        .I1(\regs_reg[29]_2 [4]),
        .I2(\ex_reg1_reg[0]_i_6_0 ),
        .I3(\regs_reg[30]_1 [4]),
        .I4(\ex_reg1_reg[0]_i_6_1 ),
        .I5(\regs_reg[31]_0 [4]),
        .O(\ex_reg1[4]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[4]_i_14 
       (.I0(\regs_reg[24]_7 [4]),
        .I1(\regs_reg[25]_6 [4]),
        .I2(\ex_reg1_reg[0]_i_6_0 ),
        .I3(\regs_reg[26]_5 [4]),
        .I4(\ex_reg1_reg[0]_i_6_1 ),
        .I5(\regs_reg[27]_4 [4]),
        .O(\ex_reg1[4]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[4]_i_15 
       (.I0(\regs_reg[20]_11 [4]),
        .I1(\regs_reg[21]_10 [4]),
        .I2(\ex_reg1_reg[0]_i_6_0 ),
        .I3(\regs_reg[22]_9 [4]),
        .I4(\ex_reg1_reg[0]_i_6_1 ),
        .I5(\regs_reg[23]_8 [4]),
        .O(\ex_reg1[4]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[4]_i_16 
       (.I0(\regs_reg[16]_15 [4]),
        .I1(\regs_reg[17]_14 [4]),
        .I2(\ex_reg1_reg[0]_i_6_0 ),
        .I3(\regs_reg[18]_13 [4]),
        .I4(\ex_reg1_reg[0]_i_6_1 ),
        .I5(\regs_reg[19]_12 [4]),
        .O(\ex_reg1[4]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[4]_i_9 
       (.I0(\regs_reg[12]_19 [4]),
        .I1(\regs_reg[13]_18 [4]),
        .I2(\ex_reg1_reg[0]_i_6_0 ),
        .I3(\regs_reg[14]_17 [4]),
        .I4(\ex_reg1_reg[0]_i_6_1 ),
        .I5(\regs_reg[15]_16 [4]),
        .O(\ex_reg1[4]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[5]_i_10 
       (.I0(\regs_reg[8]_23 [5]),
        .I1(\regs_reg[9]_22 [5]),
        .I2(\ex_reg1_reg[0]_i_6_0 ),
        .I3(\regs_reg[10]_21 [5]),
        .I4(\ex_reg1_reg[0]_i_6_1 ),
        .I5(\regs_reg[11]_20 [5]),
        .O(\ex_reg1[5]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[5]_i_11 
       (.I0(\regs_reg[4]_27 [5]),
        .I1(\regs_reg[5]_26 [5]),
        .I2(\ex_reg1_reg[0]_i_6_0 ),
        .I3(\regs_reg[6]_25 [5]),
        .I4(\ex_reg1_reg[0]_i_6_1 ),
        .I5(\regs_reg[7]_24 [5]),
        .O(\ex_reg1[5]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \ex_reg1[5]_i_12 
       (.I0(\regs_reg[1]_30 [5]),
        .I1(\ex_reg1_reg[0]_i_6_0 ),
        .I2(\regs_reg[2]_29 [5]),
        .I3(\ex_reg1_reg[0]_i_6_1 ),
        .I4(\regs_reg[3]_28 [5]),
        .O(\ex_reg1[5]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[5]_i_13 
       (.I0(\regs_reg[28]_3 [5]),
        .I1(\regs_reg[29]_2 [5]),
        .I2(\ex_reg1_reg[0]_i_6_0 ),
        .I3(\regs_reg[30]_1 [5]),
        .I4(\ex_reg1_reg[0]_i_6_1 ),
        .I5(\regs_reg[31]_0 [5]),
        .O(\ex_reg1[5]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[5]_i_14 
       (.I0(\regs_reg[24]_7 [5]),
        .I1(\regs_reg[25]_6 [5]),
        .I2(\ex_reg1_reg[0]_i_6_0 ),
        .I3(\regs_reg[26]_5 [5]),
        .I4(\ex_reg1_reg[0]_i_6_1 ),
        .I5(\regs_reg[27]_4 [5]),
        .O(\ex_reg1[5]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[5]_i_15 
       (.I0(\regs_reg[20]_11 [5]),
        .I1(\regs_reg[21]_10 [5]),
        .I2(\ex_reg1_reg[0]_i_6_0 ),
        .I3(\regs_reg[22]_9 [5]),
        .I4(\ex_reg1_reg[0]_i_6_1 ),
        .I5(\regs_reg[23]_8 [5]),
        .O(\ex_reg1[5]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[5]_i_16 
       (.I0(\regs_reg[16]_15 [5]),
        .I1(\regs_reg[17]_14 [5]),
        .I2(\ex_reg1_reg[0]_i_6_0 ),
        .I3(\regs_reg[18]_13 [5]),
        .I4(\ex_reg1_reg[0]_i_6_1 ),
        .I5(\regs_reg[19]_12 [5]),
        .O(\ex_reg1[5]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[5]_i_9 
       (.I0(\regs_reg[12]_19 [5]),
        .I1(\regs_reg[13]_18 [5]),
        .I2(\ex_reg1_reg[0]_i_6_0 ),
        .I3(\regs_reg[14]_17 [5]),
        .I4(\ex_reg1_reg[0]_i_6_1 ),
        .I5(\regs_reg[15]_16 [5]),
        .O(\ex_reg1[5]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[6]_i_10 
       (.I0(\regs_reg[8]_23 [6]),
        .I1(\regs_reg[9]_22 [6]),
        .I2(\ex_reg1_reg[0]_i_6_0 ),
        .I3(\regs_reg[10]_21 [6]),
        .I4(\ex_reg1_reg[0]_i_6_1 ),
        .I5(\regs_reg[11]_20 [6]),
        .O(\ex_reg1[6]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[6]_i_11 
       (.I0(\regs_reg[4]_27 [6]),
        .I1(\regs_reg[5]_26 [6]),
        .I2(\ex_reg1_reg[0]_i_6_0 ),
        .I3(\regs_reg[6]_25 [6]),
        .I4(\ex_reg1_reg[0]_i_6_1 ),
        .I5(\regs_reg[7]_24 [6]),
        .O(\ex_reg1[6]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \ex_reg1[6]_i_12 
       (.I0(\regs_reg[1]_30 [6]),
        .I1(\ex_reg1_reg[0]_i_6_0 ),
        .I2(\regs_reg[2]_29 [6]),
        .I3(\ex_reg1_reg[0]_i_6_1 ),
        .I4(\regs_reg[3]_28 [6]),
        .O(\ex_reg1[6]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[6]_i_13 
       (.I0(\regs_reg[28]_3 [6]),
        .I1(\regs_reg[29]_2 [6]),
        .I2(\ex_reg1_reg[0]_i_6_0 ),
        .I3(\regs_reg[30]_1 [6]),
        .I4(\ex_reg1_reg[0]_i_6_1 ),
        .I5(\regs_reg[31]_0 [6]),
        .O(\ex_reg1[6]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[6]_i_14 
       (.I0(\regs_reg[24]_7 [6]),
        .I1(\regs_reg[25]_6 [6]),
        .I2(\ex_reg1_reg[0]_i_6_0 ),
        .I3(\regs_reg[26]_5 [6]),
        .I4(\ex_reg1_reg[0]_i_6_1 ),
        .I5(\regs_reg[27]_4 [6]),
        .O(\ex_reg1[6]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[6]_i_15 
       (.I0(\regs_reg[20]_11 [6]),
        .I1(\regs_reg[21]_10 [6]),
        .I2(\ex_reg1_reg[0]_i_6_0 ),
        .I3(\regs_reg[22]_9 [6]),
        .I4(\ex_reg1_reg[0]_i_6_1 ),
        .I5(\regs_reg[23]_8 [6]),
        .O(\ex_reg1[6]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[6]_i_16 
       (.I0(\regs_reg[16]_15 [6]),
        .I1(\regs_reg[17]_14 [6]),
        .I2(\ex_reg1_reg[0]_i_6_0 ),
        .I3(\regs_reg[18]_13 [6]),
        .I4(\ex_reg1_reg[0]_i_6_1 ),
        .I5(\regs_reg[19]_12 [6]),
        .O(\ex_reg1[6]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[6]_i_9 
       (.I0(\regs_reg[12]_19 [6]),
        .I1(\regs_reg[13]_18 [6]),
        .I2(\ex_reg1_reg[0]_i_6_0 ),
        .I3(\regs_reg[14]_17 [6]),
        .I4(\ex_reg1_reg[0]_i_6_1 ),
        .I5(\regs_reg[15]_16 [6]),
        .O(\ex_reg1[6]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[7]_i_10 
       (.I0(\regs_reg[8]_23 [7]),
        .I1(\regs_reg[9]_22 [7]),
        .I2(\ex_reg1_reg[0]_i_6_0 ),
        .I3(\regs_reg[10]_21 [7]),
        .I4(\ex_reg1_reg[0]_i_6_1 ),
        .I5(\regs_reg[11]_20 [7]),
        .O(\ex_reg1[7]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[7]_i_11 
       (.I0(\regs_reg[4]_27 [7]),
        .I1(\regs_reg[5]_26 [7]),
        .I2(\ex_reg1_reg[0]_i_6_0 ),
        .I3(\regs_reg[6]_25 [7]),
        .I4(\ex_reg1_reg[0]_i_6_1 ),
        .I5(\regs_reg[7]_24 [7]),
        .O(\ex_reg1[7]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \ex_reg1[7]_i_12 
       (.I0(\regs_reg[1]_30 [7]),
        .I1(\ex_reg1_reg[0]_i_6_0 ),
        .I2(\regs_reg[2]_29 [7]),
        .I3(\ex_reg1_reg[0]_i_6_1 ),
        .I4(\regs_reg[3]_28 [7]),
        .O(\ex_reg1[7]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[7]_i_13 
       (.I0(\regs_reg[28]_3 [7]),
        .I1(\regs_reg[29]_2 [7]),
        .I2(\ex_reg1_reg[0]_i_6_0 ),
        .I3(\regs_reg[30]_1 [7]),
        .I4(\ex_reg1_reg[0]_i_6_1 ),
        .I5(\regs_reg[31]_0 [7]),
        .O(\ex_reg1[7]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[7]_i_14 
       (.I0(\regs_reg[24]_7 [7]),
        .I1(\regs_reg[25]_6 [7]),
        .I2(\ex_reg1_reg[0]_i_6_0 ),
        .I3(\regs_reg[26]_5 [7]),
        .I4(\ex_reg1_reg[0]_i_6_1 ),
        .I5(\regs_reg[27]_4 [7]),
        .O(\ex_reg1[7]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[7]_i_15 
       (.I0(\regs_reg[20]_11 [7]),
        .I1(\regs_reg[21]_10 [7]),
        .I2(\ex_reg1_reg[0]_i_6_0 ),
        .I3(\regs_reg[22]_9 [7]),
        .I4(\ex_reg1_reg[0]_i_6_1 ),
        .I5(\regs_reg[23]_8 [7]),
        .O(\ex_reg1[7]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[7]_i_16 
       (.I0(\regs_reg[16]_15 [7]),
        .I1(\regs_reg[17]_14 [7]),
        .I2(\ex_reg1_reg[0]_i_6_0 ),
        .I3(\regs_reg[18]_13 [7]),
        .I4(\ex_reg1_reg[0]_i_6_1 ),
        .I5(\regs_reg[19]_12 [7]),
        .O(\ex_reg1[7]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[7]_i_9 
       (.I0(\regs_reg[12]_19 [7]),
        .I1(\regs_reg[13]_18 [7]),
        .I2(\ex_reg1_reg[0]_i_6_0 ),
        .I3(\regs_reg[14]_17 [7]),
        .I4(\ex_reg1_reg[0]_i_6_1 ),
        .I5(\regs_reg[15]_16 [7]),
        .O(\ex_reg1[7]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[8]_i_10 
       (.I0(\regs_reg[8]_23 [8]),
        .I1(\regs_reg[9]_22 [8]),
        .I2(\ex_reg1_reg[0]_i_6_0 ),
        .I3(\regs_reg[10]_21 [8]),
        .I4(\ex_reg1_reg[0]_i_6_1 ),
        .I5(\regs_reg[11]_20 [8]),
        .O(\ex_reg1[8]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[8]_i_11 
       (.I0(\regs_reg[4]_27 [8]),
        .I1(\regs_reg[5]_26 [8]),
        .I2(\ex_reg1_reg[0]_i_6_0 ),
        .I3(\regs_reg[6]_25 [8]),
        .I4(\ex_reg1_reg[0]_i_6_1 ),
        .I5(\regs_reg[7]_24 [8]),
        .O(\ex_reg1[8]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \ex_reg1[8]_i_12 
       (.I0(\regs_reg[1]_30 [8]),
        .I1(\ex_reg1_reg[0]_i_6_0 ),
        .I2(\regs_reg[2]_29 [8]),
        .I3(\ex_reg1_reg[0]_i_6_1 ),
        .I4(\regs_reg[3]_28 [8]),
        .O(\ex_reg1[8]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[8]_i_13 
       (.I0(\regs_reg[28]_3 [8]),
        .I1(\regs_reg[29]_2 [8]),
        .I2(\ex_reg1_reg[0]_i_6_0 ),
        .I3(\regs_reg[30]_1 [8]),
        .I4(\ex_reg1_reg[0]_i_6_1 ),
        .I5(\regs_reg[31]_0 [8]),
        .O(\ex_reg1[8]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[8]_i_14 
       (.I0(\regs_reg[24]_7 [8]),
        .I1(\regs_reg[25]_6 [8]),
        .I2(\ex_reg1_reg[0]_i_6_0 ),
        .I3(\regs_reg[26]_5 [8]),
        .I4(\ex_reg1_reg[0]_i_6_1 ),
        .I5(\regs_reg[27]_4 [8]),
        .O(\ex_reg1[8]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[8]_i_15 
       (.I0(\regs_reg[20]_11 [8]),
        .I1(\regs_reg[21]_10 [8]),
        .I2(\ex_reg1_reg[0]_i_6_0 ),
        .I3(\regs_reg[22]_9 [8]),
        .I4(\ex_reg1_reg[0]_i_6_1 ),
        .I5(\regs_reg[23]_8 [8]),
        .O(\ex_reg1[8]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[8]_i_16 
       (.I0(\regs_reg[16]_15 [8]),
        .I1(\regs_reg[17]_14 [8]),
        .I2(\ex_reg1_reg[0]_i_6_0 ),
        .I3(\regs_reg[18]_13 [8]),
        .I4(\ex_reg1_reg[0]_i_6_1 ),
        .I5(\regs_reg[19]_12 [8]),
        .O(\ex_reg1[8]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[8]_i_9 
       (.I0(\regs_reg[12]_19 [8]),
        .I1(\regs_reg[13]_18 [8]),
        .I2(\ex_reg1_reg[0]_i_6_0 ),
        .I3(\regs_reg[14]_17 [8]),
        .I4(\ex_reg1_reg[0]_i_6_1 ),
        .I5(\regs_reg[15]_16 [8]),
        .O(\ex_reg1[8]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[9]_i_10 
       (.I0(\regs_reg[8]_23 [9]),
        .I1(\regs_reg[9]_22 [9]),
        .I2(\ex_reg1_reg[0]_i_6_0 ),
        .I3(\regs_reg[10]_21 [9]),
        .I4(\ex_reg1_reg[0]_i_6_1 ),
        .I5(\regs_reg[11]_20 [9]),
        .O(\ex_reg1[9]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[9]_i_11 
       (.I0(\regs_reg[4]_27 [9]),
        .I1(\regs_reg[5]_26 [9]),
        .I2(\ex_reg1_reg[0]_i_6_0 ),
        .I3(\regs_reg[6]_25 [9]),
        .I4(\ex_reg1_reg[0]_i_6_1 ),
        .I5(\regs_reg[7]_24 [9]),
        .O(\ex_reg1[9]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \ex_reg1[9]_i_12 
       (.I0(\regs_reg[1]_30 [9]),
        .I1(\ex_reg1_reg[0]_i_6_0 ),
        .I2(\regs_reg[2]_29 [9]),
        .I3(\ex_reg1_reg[0]_i_6_1 ),
        .I4(\regs_reg[3]_28 [9]),
        .O(\ex_reg1[9]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[9]_i_13 
       (.I0(\regs_reg[28]_3 [9]),
        .I1(\regs_reg[29]_2 [9]),
        .I2(\ex_reg1_reg[0]_i_6_0 ),
        .I3(\regs_reg[30]_1 [9]),
        .I4(\ex_reg1_reg[0]_i_6_1 ),
        .I5(\regs_reg[31]_0 [9]),
        .O(\ex_reg1[9]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[9]_i_14 
       (.I0(\regs_reg[24]_7 [9]),
        .I1(\regs_reg[25]_6 [9]),
        .I2(\ex_reg1_reg[0]_i_6_0 ),
        .I3(\regs_reg[26]_5 [9]),
        .I4(\ex_reg1_reg[0]_i_6_1 ),
        .I5(\regs_reg[27]_4 [9]),
        .O(\ex_reg1[9]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[9]_i_15 
       (.I0(\regs_reg[20]_11 [9]),
        .I1(\regs_reg[21]_10 [9]),
        .I2(\ex_reg1_reg[0]_i_6_0 ),
        .I3(\regs_reg[22]_9 [9]),
        .I4(\ex_reg1_reg[0]_i_6_1 ),
        .I5(\regs_reg[23]_8 [9]),
        .O(\ex_reg1[9]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[9]_i_16 
       (.I0(\regs_reg[16]_15 [9]),
        .I1(\regs_reg[17]_14 [9]),
        .I2(\ex_reg1_reg[0]_i_6_0 ),
        .I3(\regs_reg[18]_13 [9]),
        .I4(\ex_reg1_reg[0]_i_6_1 ),
        .I5(\regs_reg[19]_12 [9]),
        .O(\ex_reg1[9]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg1[9]_i_9 
       (.I0(\regs_reg[12]_19 [9]),
        .I1(\regs_reg[13]_18 [9]),
        .I2(\ex_reg1_reg[0]_i_6_0 ),
        .I3(\regs_reg[14]_17 [9]),
        .I4(\ex_reg1_reg[0]_i_6_1 ),
        .I5(\regs_reg[15]_16 [9]),
        .O(\ex_reg1[9]_i_9_n_0 ));
  MUXF8 \ex_reg1_reg[0]_i_3 
       (.I0(\ex_reg1_reg[0]_i_5_n_0 ),
        .I1(\ex_reg1_reg[0]_i_6_n_0 ),
        .O(rst_reg_62),
        .S(\ex_reg1[0]_i_2 ));
  MUXF8 \ex_reg1_reg[0]_i_4 
       (.I0(\ex_reg1_reg[0]_i_7_n_0 ),
        .I1(\ex_reg1_reg[0]_i_8_n_0 ),
        .O(rst_reg_61),
        .S(\ex_reg1[0]_i_2 ));
  MUXF7 \ex_reg1_reg[0]_i_5 
       (.I0(\ex_reg1[0]_i_9_n_0 ),
        .I1(\ex_reg1[0]_i_10_n_0 ),
        .O(\ex_reg1_reg[0]_i_5_n_0 ),
        .S(\ex_reg1_reg[0]_i_3_0 ));
  MUXF7 \ex_reg1_reg[0]_i_6 
       (.I0(\ex_reg1[0]_i_11_n_0 ),
        .I1(\ex_reg1[0]_i_12_n_0 ),
        .O(\ex_reg1_reg[0]_i_6_n_0 ),
        .S(\ex_reg1_reg[0]_i_3_0 ));
  MUXF7 \ex_reg1_reg[0]_i_7 
       (.I0(\ex_reg1[0]_i_13_n_0 ),
        .I1(\ex_reg1[0]_i_14_n_0 ),
        .O(\ex_reg1_reg[0]_i_7_n_0 ),
        .S(\ex_reg1_reg[0]_i_3_0 ));
  MUXF7 \ex_reg1_reg[0]_i_8 
       (.I0(\ex_reg1[0]_i_15_n_0 ),
        .I1(\ex_reg1[0]_i_16_n_0 ),
        .O(\ex_reg1_reg[0]_i_8_n_0 ),
        .S(\ex_reg1_reg[0]_i_3_0 ));
  MUXF8 \ex_reg1_reg[10]_i_3 
       (.I0(\ex_reg1_reg[10]_i_5_n_0 ),
        .I1(\ex_reg1_reg[10]_i_6_n_0 ),
        .O(rst_reg_42),
        .S(\ex_reg1[0]_i_2 ));
  MUXF8 \ex_reg1_reg[10]_i_4 
       (.I0(\ex_reg1_reg[10]_i_7_n_0 ),
        .I1(\ex_reg1_reg[10]_i_8_n_0 ),
        .O(rst_reg_41),
        .S(\ex_reg1[0]_i_2 ));
  MUXF7 \ex_reg1_reg[10]_i_5 
       (.I0(\ex_reg1[10]_i_9_n_0 ),
        .I1(\ex_reg1[10]_i_10_n_0 ),
        .O(\ex_reg1_reg[10]_i_5_n_0 ),
        .S(\ex_reg1_reg[0]_i_3_0 ));
  MUXF7 \ex_reg1_reg[10]_i_6 
       (.I0(\ex_reg1[10]_i_11_n_0 ),
        .I1(\ex_reg1[10]_i_12_n_0 ),
        .O(\ex_reg1_reg[10]_i_6_n_0 ),
        .S(\ex_reg1_reg[0]_i_3_0 ));
  MUXF7 \ex_reg1_reg[10]_i_7 
       (.I0(\ex_reg1[10]_i_13_n_0 ),
        .I1(\ex_reg1[10]_i_14_n_0 ),
        .O(\ex_reg1_reg[10]_i_7_n_0 ),
        .S(\ex_reg1_reg[0]_i_3_0 ));
  MUXF7 \ex_reg1_reg[10]_i_8 
       (.I0(\ex_reg1[10]_i_15_n_0 ),
        .I1(\ex_reg1[10]_i_16_n_0 ),
        .O(\ex_reg1_reg[10]_i_8_n_0 ),
        .S(\ex_reg1_reg[0]_i_3_0 ));
  MUXF8 \ex_reg1_reg[11]_i_3 
       (.I0(\ex_reg1_reg[11]_i_5_n_0 ),
        .I1(\ex_reg1_reg[11]_i_6_n_0 ),
        .O(rst_reg_40),
        .S(\ex_reg1[0]_i_2 ));
  MUXF8 \ex_reg1_reg[11]_i_4 
       (.I0(\ex_reg1_reg[11]_i_7_n_0 ),
        .I1(\ex_reg1_reg[11]_i_8_n_0 ),
        .O(rst_reg_39),
        .S(\ex_reg1[0]_i_2 ));
  MUXF7 \ex_reg1_reg[11]_i_5 
       (.I0(\ex_reg1[11]_i_9_n_0 ),
        .I1(\ex_reg1[11]_i_10_n_0 ),
        .O(\ex_reg1_reg[11]_i_5_n_0 ),
        .S(\ex_reg1_reg[0]_i_3_0 ));
  MUXF7 \ex_reg1_reg[11]_i_6 
       (.I0(\ex_reg1[11]_i_11_n_0 ),
        .I1(\ex_reg1[11]_i_12_n_0 ),
        .O(\ex_reg1_reg[11]_i_6_n_0 ),
        .S(\ex_reg1_reg[0]_i_3_0 ));
  MUXF7 \ex_reg1_reg[11]_i_7 
       (.I0(\ex_reg1[11]_i_13_n_0 ),
        .I1(\ex_reg1[11]_i_14_n_0 ),
        .O(\ex_reg1_reg[11]_i_7_n_0 ),
        .S(\ex_reg1_reg[0]_i_3_0 ));
  MUXF7 \ex_reg1_reg[11]_i_8 
       (.I0(\ex_reg1[11]_i_15_n_0 ),
        .I1(\ex_reg1[11]_i_16_n_0 ),
        .O(\ex_reg1_reg[11]_i_8_n_0 ),
        .S(\ex_reg1_reg[0]_i_3_0 ));
  MUXF8 \ex_reg1_reg[12]_i_3 
       (.I0(\ex_reg1_reg[12]_i_5_n_0 ),
        .I1(\ex_reg1_reg[12]_i_6_n_0 ),
        .O(rst_reg_38),
        .S(\ex_reg1[0]_i_2 ));
  MUXF8 \ex_reg1_reg[12]_i_4 
       (.I0(\ex_reg1_reg[12]_i_7_n_0 ),
        .I1(\ex_reg1_reg[12]_i_8_n_0 ),
        .O(rst_reg_37),
        .S(\ex_reg1[0]_i_2 ));
  MUXF7 \ex_reg1_reg[12]_i_5 
       (.I0(\ex_reg1[12]_i_9_n_0 ),
        .I1(\ex_reg1[12]_i_10_n_0 ),
        .O(\ex_reg1_reg[12]_i_5_n_0 ),
        .S(\ex_reg1_reg[0]_i_3_0 ));
  MUXF7 \ex_reg1_reg[12]_i_6 
       (.I0(\ex_reg1[12]_i_11_n_0 ),
        .I1(\ex_reg1[12]_i_12_n_0 ),
        .O(\ex_reg1_reg[12]_i_6_n_0 ),
        .S(\ex_reg1_reg[0]_i_3_0 ));
  MUXF7 \ex_reg1_reg[12]_i_7 
       (.I0(\ex_reg1[12]_i_13_n_0 ),
        .I1(\ex_reg1[12]_i_14_n_0 ),
        .O(\ex_reg1_reg[12]_i_7_n_0 ),
        .S(\ex_reg1_reg[0]_i_3_0 ));
  MUXF7 \ex_reg1_reg[12]_i_8 
       (.I0(\ex_reg1[12]_i_15_n_0 ),
        .I1(\ex_reg1[12]_i_16_n_0 ),
        .O(\ex_reg1_reg[12]_i_8_n_0 ),
        .S(\ex_reg1_reg[0]_i_3_0 ));
  MUXF8 \ex_reg1_reg[13]_i_3 
       (.I0(\ex_reg1_reg[13]_i_5_n_0 ),
        .I1(\ex_reg1_reg[13]_i_6_n_0 ),
        .O(rst_reg_36),
        .S(\ex_reg1[0]_i_2 ));
  MUXF8 \ex_reg1_reg[13]_i_4 
       (.I0(\ex_reg1_reg[13]_i_7_n_0 ),
        .I1(\ex_reg1_reg[13]_i_8_n_0 ),
        .O(rst_reg_35),
        .S(\ex_reg1[0]_i_2 ));
  MUXF7 \ex_reg1_reg[13]_i_5 
       (.I0(\ex_reg1[13]_i_9_n_0 ),
        .I1(\ex_reg1[13]_i_10_n_0 ),
        .O(\ex_reg1_reg[13]_i_5_n_0 ),
        .S(\ex_reg1_reg[0]_i_3_0 ));
  MUXF7 \ex_reg1_reg[13]_i_6 
       (.I0(\ex_reg1[13]_i_11_n_0 ),
        .I1(\ex_reg1[13]_i_12_n_0 ),
        .O(\ex_reg1_reg[13]_i_6_n_0 ),
        .S(\ex_reg1_reg[0]_i_3_0 ));
  MUXF7 \ex_reg1_reg[13]_i_7 
       (.I0(\ex_reg1[13]_i_13_n_0 ),
        .I1(\ex_reg1[13]_i_14_n_0 ),
        .O(\ex_reg1_reg[13]_i_7_n_0 ),
        .S(\ex_reg1_reg[0]_i_3_0 ));
  MUXF7 \ex_reg1_reg[13]_i_8 
       (.I0(\ex_reg1[13]_i_15_n_0 ),
        .I1(\ex_reg1[13]_i_16_n_0 ),
        .O(\ex_reg1_reg[13]_i_8_n_0 ),
        .S(\ex_reg1_reg[0]_i_3_0 ));
  MUXF8 \ex_reg1_reg[14]_i_3 
       (.I0(\ex_reg1_reg[14]_i_5_n_0 ),
        .I1(\ex_reg1_reg[14]_i_6_n_0 ),
        .O(rst_reg_34),
        .S(\ex_reg1[0]_i_2 ));
  MUXF8 \ex_reg1_reg[14]_i_4 
       (.I0(\ex_reg1_reg[14]_i_7_n_0 ),
        .I1(\ex_reg1_reg[14]_i_8_n_0 ),
        .O(rst_reg_33),
        .S(\ex_reg1[0]_i_2 ));
  MUXF7 \ex_reg1_reg[14]_i_5 
       (.I0(\ex_reg1[14]_i_9_n_0 ),
        .I1(\ex_reg1[14]_i_10_n_0 ),
        .O(\ex_reg1_reg[14]_i_5_n_0 ),
        .S(\ex_reg1_reg[0]_i_3_0 ));
  MUXF7 \ex_reg1_reg[14]_i_6 
       (.I0(\ex_reg1[14]_i_11_n_0 ),
        .I1(\ex_reg1[14]_i_12_n_0 ),
        .O(\ex_reg1_reg[14]_i_6_n_0 ),
        .S(\ex_reg1_reg[0]_i_3_0 ));
  MUXF7 \ex_reg1_reg[14]_i_7 
       (.I0(\ex_reg1[14]_i_13_n_0 ),
        .I1(\ex_reg1[14]_i_14_n_0 ),
        .O(\ex_reg1_reg[14]_i_7_n_0 ),
        .S(\ex_reg1_reg[0]_i_3_0 ));
  MUXF7 \ex_reg1_reg[14]_i_8 
       (.I0(\ex_reg1[14]_i_15_n_0 ),
        .I1(\ex_reg1[14]_i_16_n_0 ),
        .O(\ex_reg1_reg[14]_i_8_n_0 ),
        .S(\ex_reg1_reg[0]_i_3_0 ));
  MUXF8 \ex_reg1_reg[15]_i_3 
       (.I0(\ex_reg1_reg[15]_i_5_n_0 ),
        .I1(\ex_reg1_reg[15]_i_6_n_0 ),
        .O(rst_reg_32),
        .S(\ex_reg1[0]_i_2 ));
  MUXF8 \ex_reg1_reg[15]_i_4 
       (.I0(\ex_reg1_reg[15]_i_7_n_0 ),
        .I1(\ex_reg1_reg[15]_i_8_n_0 ),
        .O(rst_reg_31),
        .S(\ex_reg1[0]_i_2 ));
  MUXF7 \ex_reg1_reg[15]_i_5 
       (.I0(\ex_reg1[15]_i_9_n_0 ),
        .I1(\ex_reg1[15]_i_10_n_0 ),
        .O(\ex_reg1_reg[15]_i_5_n_0 ),
        .S(\ex_reg1_reg[0]_i_3_0 ));
  MUXF7 \ex_reg1_reg[15]_i_6 
       (.I0(\ex_reg1[15]_i_11_n_0 ),
        .I1(\ex_reg1[15]_i_12_n_0 ),
        .O(\ex_reg1_reg[15]_i_6_n_0 ),
        .S(\ex_reg1_reg[0]_i_3_0 ));
  MUXF7 \ex_reg1_reg[15]_i_7 
       (.I0(\ex_reg1[15]_i_13_n_0 ),
        .I1(\ex_reg1[15]_i_14_n_0 ),
        .O(\ex_reg1_reg[15]_i_7_n_0 ),
        .S(\ex_reg1_reg[0]_i_3_0 ));
  MUXF7 \ex_reg1_reg[15]_i_8 
       (.I0(\ex_reg1[15]_i_15_n_0 ),
        .I1(\ex_reg1[15]_i_16_n_0 ),
        .O(\ex_reg1_reg[15]_i_8_n_0 ),
        .S(\ex_reg1_reg[0]_i_3_0 ));
  MUXF8 \ex_reg1_reg[16]_i_3 
       (.I0(\ex_reg1_reg[16]_i_5_n_0 ),
        .I1(\ex_reg1_reg[16]_i_6_n_0 ),
        .O(rst_reg_30),
        .S(\ex_reg1[0]_i_2 ));
  MUXF8 \ex_reg1_reg[16]_i_4 
       (.I0(\ex_reg1_reg[16]_i_7_n_0 ),
        .I1(\ex_reg1_reg[16]_i_8_n_0 ),
        .O(rst_reg_29),
        .S(\ex_reg1[0]_i_2 ));
  MUXF7 \ex_reg1_reg[16]_i_5 
       (.I0(\ex_reg1[16]_i_9_n_0 ),
        .I1(\ex_reg1[16]_i_10_n_0 ),
        .O(\ex_reg1_reg[16]_i_5_n_0 ),
        .S(\ex_reg1_reg[0]_i_3_0 ));
  MUXF7 \ex_reg1_reg[16]_i_6 
       (.I0(\ex_reg1[16]_i_11_n_0 ),
        .I1(\ex_reg1[16]_i_12_n_0 ),
        .O(\ex_reg1_reg[16]_i_6_n_0 ),
        .S(\ex_reg1_reg[0]_i_3_0 ));
  MUXF7 \ex_reg1_reg[16]_i_7 
       (.I0(\ex_reg1[16]_i_13_n_0 ),
        .I1(\ex_reg1[16]_i_14_n_0 ),
        .O(\ex_reg1_reg[16]_i_7_n_0 ),
        .S(\ex_reg1_reg[0]_i_3_0 ));
  MUXF7 \ex_reg1_reg[16]_i_8 
       (.I0(\ex_reg1[16]_i_15_n_0 ),
        .I1(\ex_reg1[16]_i_16_n_0 ),
        .O(\ex_reg1_reg[16]_i_8_n_0 ),
        .S(\ex_reg1_reg[0]_i_3_0 ));
  MUXF8 \ex_reg1_reg[17]_i_3 
       (.I0(\ex_reg1_reg[17]_i_5_n_0 ),
        .I1(\ex_reg1_reg[17]_i_6_n_0 ),
        .O(rst_reg_28),
        .S(\ex_reg1[0]_i_2 ));
  MUXF8 \ex_reg1_reg[17]_i_4 
       (.I0(\ex_reg1_reg[17]_i_7_n_0 ),
        .I1(\ex_reg1_reg[17]_i_8_n_0 ),
        .O(rst_reg_27),
        .S(\ex_reg1[0]_i_2 ));
  MUXF7 \ex_reg1_reg[17]_i_5 
       (.I0(\ex_reg1[17]_i_9_n_0 ),
        .I1(\ex_reg1[17]_i_10_n_0 ),
        .O(\ex_reg1_reg[17]_i_5_n_0 ),
        .S(\ex_reg1_reg[0]_i_3_0 ));
  MUXF7 \ex_reg1_reg[17]_i_6 
       (.I0(\ex_reg1[17]_i_11_n_0 ),
        .I1(\ex_reg1[17]_i_12_n_0 ),
        .O(\ex_reg1_reg[17]_i_6_n_0 ),
        .S(\ex_reg1_reg[0]_i_3_0 ));
  MUXF7 \ex_reg1_reg[17]_i_7 
       (.I0(\ex_reg1[17]_i_13_n_0 ),
        .I1(\ex_reg1[17]_i_14_n_0 ),
        .O(\ex_reg1_reg[17]_i_7_n_0 ),
        .S(\ex_reg1_reg[0]_i_3_0 ));
  MUXF7 \ex_reg1_reg[17]_i_8 
       (.I0(\ex_reg1[17]_i_15_n_0 ),
        .I1(\ex_reg1[17]_i_16_n_0 ),
        .O(\ex_reg1_reg[17]_i_8_n_0 ),
        .S(\ex_reg1_reg[0]_i_3_0 ));
  MUXF8 \ex_reg1_reg[18]_i_3 
       (.I0(\ex_reg1_reg[18]_i_5_n_0 ),
        .I1(\ex_reg1_reg[18]_i_6_n_0 ),
        .O(rst_reg_26),
        .S(\ex_reg1[0]_i_2 ));
  MUXF8 \ex_reg1_reg[18]_i_4 
       (.I0(\ex_reg1_reg[18]_i_7_n_0 ),
        .I1(\ex_reg1_reg[18]_i_8_n_0 ),
        .O(rst_reg_25),
        .S(\ex_reg1[0]_i_2 ));
  MUXF7 \ex_reg1_reg[18]_i_5 
       (.I0(\ex_reg1[18]_i_9_n_0 ),
        .I1(\ex_reg1[18]_i_10_n_0 ),
        .O(\ex_reg1_reg[18]_i_5_n_0 ),
        .S(\ex_reg1_reg[0]_i_3_0 ));
  MUXF7 \ex_reg1_reg[18]_i_6 
       (.I0(\ex_reg1[18]_i_11_n_0 ),
        .I1(\ex_reg1[18]_i_12_n_0 ),
        .O(\ex_reg1_reg[18]_i_6_n_0 ),
        .S(\ex_reg1_reg[0]_i_3_0 ));
  MUXF7 \ex_reg1_reg[18]_i_7 
       (.I0(\ex_reg1[18]_i_13_n_0 ),
        .I1(\ex_reg1[18]_i_14_n_0 ),
        .O(\ex_reg1_reg[18]_i_7_n_0 ),
        .S(\ex_reg1_reg[0]_i_3_0 ));
  MUXF7 \ex_reg1_reg[18]_i_8 
       (.I0(\ex_reg1[18]_i_15_n_0 ),
        .I1(\ex_reg1[18]_i_16_n_0 ),
        .O(\ex_reg1_reg[18]_i_8_n_0 ),
        .S(\ex_reg1_reg[0]_i_3_0 ));
  MUXF8 \ex_reg1_reg[19]_i_3 
       (.I0(\ex_reg1_reg[19]_i_5_n_0 ),
        .I1(\ex_reg1_reg[19]_i_6_n_0 ),
        .O(rst_reg_24),
        .S(\ex_reg1[0]_i_2 ));
  MUXF8 \ex_reg1_reg[19]_i_4 
       (.I0(\ex_reg1_reg[19]_i_7_n_0 ),
        .I1(\ex_reg1_reg[19]_i_8_n_0 ),
        .O(rst_reg_23),
        .S(\ex_reg1[0]_i_2 ));
  MUXF7 \ex_reg1_reg[19]_i_5 
       (.I0(\ex_reg1[19]_i_9_n_0 ),
        .I1(\ex_reg1[19]_i_10_n_0 ),
        .O(\ex_reg1_reg[19]_i_5_n_0 ),
        .S(\ex_reg1_reg[0]_i_3_0 ));
  MUXF7 \ex_reg1_reg[19]_i_6 
       (.I0(\ex_reg1[19]_i_11_n_0 ),
        .I1(\ex_reg1[19]_i_12_n_0 ),
        .O(\ex_reg1_reg[19]_i_6_n_0 ),
        .S(\ex_reg1_reg[0]_i_3_0 ));
  MUXF7 \ex_reg1_reg[19]_i_7 
       (.I0(\ex_reg1[19]_i_13_n_0 ),
        .I1(\ex_reg1[19]_i_14_n_0 ),
        .O(\ex_reg1_reg[19]_i_7_n_0 ),
        .S(\ex_reg1_reg[0]_i_3_0 ));
  MUXF7 \ex_reg1_reg[19]_i_8 
       (.I0(\ex_reg1[19]_i_15_n_0 ),
        .I1(\ex_reg1[19]_i_16_n_0 ),
        .O(\ex_reg1_reg[19]_i_8_n_0 ),
        .S(\ex_reg1_reg[0]_i_3_0 ));
  MUXF8 \ex_reg1_reg[1]_i_3 
       (.I0(\ex_reg1_reg[1]_i_5_n_0 ),
        .I1(\ex_reg1_reg[1]_i_6_n_0 ),
        .O(rst_reg_60),
        .S(\ex_reg1[0]_i_2 ));
  MUXF8 \ex_reg1_reg[1]_i_4 
       (.I0(\ex_reg1_reg[1]_i_7_n_0 ),
        .I1(\ex_reg1_reg[1]_i_8_n_0 ),
        .O(rst_reg_59),
        .S(\ex_reg1[0]_i_2 ));
  MUXF7 \ex_reg1_reg[1]_i_5 
       (.I0(\ex_reg1[1]_i_9_n_0 ),
        .I1(\ex_reg1[1]_i_10_n_0 ),
        .O(\ex_reg1_reg[1]_i_5_n_0 ),
        .S(\ex_reg1_reg[0]_i_3_0 ));
  MUXF7 \ex_reg1_reg[1]_i_6 
       (.I0(\ex_reg1[1]_i_11_n_0 ),
        .I1(\ex_reg1[1]_i_12_n_0 ),
        .O(\ex_reg1_reg[1]_i_6_n_0 ),
        .S(\ex_reg1_reg[0]_i_3_0 ));
  MUXF7 \ex_reg1_reg[1]_i_7 
       (.I0(\ex_reg1[1]_i_13_n_0 ),
        .I1(\ex_reg1[1]_i_14_n_0 ),
        .O(\ex_reg1_reg[1]_i_7_n_0 ),
        .S(\ex_reg1_reg[0]_i_3_0 ));
  MUXF7 \ex_reg1_reg[1]_i_8 
       (.I0(\ex_reg1[1]_i_15_n_0 ),
        .I1(\ex_reg1[1]_i_16_n_0 ),
        .O(\ex_reg1_reg[1]_i_8_n_0 ),
        .S(\ex_reg1_reg[0]_i_3_0 ));
  MUXF8 \ex_reg1_reg[20]_i_3 
       (.I0(\ex_reg1_reg[20]_i_5_n_0 ),
        .I1(\ex_reg1_reg[20]_i_6_n_0 ),
        .O(rst_reg_22),
        .S(\ex_reg1[0]_i_2 ));
  MUXF8 \ex_reg1_reg[20]_i_4 
       (.I0(\ex_reg1_reg[20]_i_7_n_0 ),
        .I1(\ex_reg1_reg[20]_i_8_n_0 ),
        .O(rst_reg_21),
        .S(\ex_reg1[0]_i_2 ));
  MUXF7 \ex_reg1_reg[20]_i_5 
       (.I0(\ex_reg1[20]_i_9_n_0 ),
        .I1(\ex_reg1[20]_i_10_n_0 ),
        .O(\ex_reg1_reg[20]_i_5_n_0 ),
        .S(\ex_reg1_reg[0]_i_3_0 ));
  MUXF7 \ex_reg1_reg[20]_i_6 
       (.I0(\ex_reg1[20]_i_11_n_0 ),
        .I1(\ex_reg1[20]_i_12_n_0 ),
        .O(\ex_reg1_reg[20]_i_6_n_0 ),
        .S(\ex_reg1_reg[0]_i_3_0 ));
  MUXF7 \ex_reg1_reg[20]_i_7 
       (.I0(\ex_reg1[20]_i_13_n_0 ),
        .I1(\ex_reg1[20]_i_14_n_0 ),
        .O(\ex_reg1_reg[20]_i_7_n_0 ),
        .S(\ex_reg1_reg[0]_i_3_0 ));
  MUXF7 \ex_reg1_reg[20]_i_8 
       (.I0(\ex_reg1[20]_i_15_n_0 ),
        .I1(\ex_reg1[20]_i_16_n_0 ),
        .O(\ex_reg1_reg[20]_i_8_n_0 ),
        .S(\ex_reg1_reg[0]_i_3_0 ));
  MUXF8 \ex_reg1_reg[21]_i_3 
       (.I0(\ex_reg1_reg[21]_i_5_n_0 ),
        .I1(\ex_reg1_reg[21]_i_6_n_0 ),
        .O(rst_reg_20),
        .S(\ex_reg1[0]_i_2 ));
  MUXF8 \ex_reg1_reg[21]_i_4 
       (.I0(\ex_reg1_reg[21]_i_7_n_0 ),
        .I1(\ex_reg1_reg[21]_i_8_n_0 ),
        .O(rst_reg_19),
        .S(\ex_reg1[0]_i_2 ));
  MUXF7 \ex_reg1_reg[21]_i_5 
       (.I0(\ex_reg1[21]_i_9_n_0 ),
        .I1(\ex_reg1[21]_i_10_n_0 ),
        .O(\ex_reg1_reg[21]_i_5_n_0 ),
        .S(\ex_reg1_reg[0]_i_3_0 ));
  MUXF7 \ex_reg1_reg[21]_i_6 
       (.I0(\ex_reg1[21]_i_11_n_0 ),
        .I1(\ex_reg1[21]_i_12_n_0 ),
        .O(\ex_reg1_reg[21]_i_6_n_0 ),
        .S(\ex_reg1_reg[0]_i_3_0 ));
  MUXF7 \ex_reg1_reg[21]_i_7 
       (.I0(\ex_reg1[21]_i_13_n_0 ),
        .I1(\ex_reg1[21]_i_14_n_0 ),
        .O(\ex_reg1_reg[21]_i_7_n_0 ),
        .S(\ex_reg1_reg[0]_i_3_0 ));
  MUXF7 \ex_reg1_reg[21]_i_8 
       (.I0(\ex_reg1[21]_i_15_n_0 ),
        .I1(\ex_reg1[21]_i_16_n_0 ),
        .O(\ex_reg1_reg[21]_i_8_n_0 ),
        .S(\ex_reg1_reg[0]_i_3_0 ));
  MUXF8 \ex_reg1_reg[22]_i_3 
       (.I0(\ex_reg1_reg[22]_i_5_n_0 ),
        .I1(\ex_reg1_reg[22]_i_6_n_0 ),
        .O(rst_reg_18),
        .S(\ex_reg1[0]_i_2 ));
  MUXF8 \ex_reg1_reg[22]_i_4 
       (.I0(\ex_reg1_reg[22]_i_7_n_0 ),
        .I1(\ex_reg1_reg[22]_i_8_n_0 ),
        .O(rst_reg_17),
        .S(\ex_reg1[0]_i_2 ));
  MUXF7 \ex_reg1_reg[22]_i_5 
       (.I0(\ex_reg1[22]_i_9_n_0 ),
        .I1(\ex_reg1[22]_i_10_n_0 ),
        .O(\ex_reg1_reg[22]_i_5_n_0 ),
        .S(\ex_reg1_reg[0]_i_3_0 ));
  MUXF7 \ex_reg1_reg[22]_i_6 
       (.I0(\ex_reg1[22]_i_11_n_0 ),
        .I1(\ex_reg1[22]_i_12_n_0 ),
        .O(\ex_reg1_reg[22]_i_6_n_0 ),
        .S(\ex_reg1_reg[0]_i_3_0 ));
  MUXF7 \ex_reg1_reg[22]_i_7 
       (.I0(\ex_reg1[22]_i_13_n_0 ),
        .I1(\ex_reg1[22]_i_14_n_0 ),
        .O(\ex_reg1_reg[22]_i_7_n_0 ),
        .S(\ex_reg1_reg[0]_i_3_0 ));
  MUXF7 \ex_reg1_reg[22]_i_8 
       (.I0(\ex_reg1[22]_i_15_n_0 ),
        .I1(\ex_reg1[22]_i_16_n_0 ),
        .O(\ex_reg1_reg[22]_i_8_n_0 ),
        .S(\ex_reg1_reg[0]_i_3_0 ));
  MUXF8 \ex_reg1_reg[23]_i_3 
       (.I0(\ex_reg1_reg[23]_i_5_n_0 ),
        .I1(\ex_reg1_reg[23]_i_6_n_0 ),
        .O(rst_reg_16),
        .S(\ex_reg1[0]_i_2 ));
  MUXF8 \ex_reg1_reg[23]_i_4 
       (.I0(\ex_reg1_reg[23]_i_7_n_0 ),
        .I1(\ex_reg1_reg[23]_i_8_n_0 ),
        .O(rst_reg_15),
        .S(\ex_reg1[0]_i_2 ));
  MUXF7 \ex_reg1_reg[23]_i_5 
       (.I0(\ex_reg1[23]_i_9_n_0 ),
        .I1(\ex_reg1[23]_i_10_n_0 ),
        .O(\ex_reg1_reg[23]_i_5_n_0 ),
        .S(\ex_reg1_reg[0]_i_3_0 ));
  MUXF7 \ex_reg1_reg[23]_i_6 
       (.I0(\ex_reg1[23]_i_11_n_0 ),
        .I1(\ex_reg1[23]_i_12_n_0 ),
        .O(\ex_reg1_reg[23]_i_6_n_0 ),
        .S(\ex_reg1_reg[0]_i_3_0 ));
  MUXF7 \ex_reg1_reg[23]_i_7 
       (.I0(\ex_reg1[23]_i_13_n_0 ),
        .I1(\ex_reg1[23]_i_14_n_0 ),
        .O(\ex_reg1_reg[23]_i_7_n_0 ),
        .S(\ex_reg1_reg[0]_i_3_0 ));
  MUXF7 \ex_reg1_reg[23]_i_8 
       (.I0(\ex_reg1[23]_i_15_n_0 ),
        .I1(\ex_reg1[23]_i_16_n_0 ),
        .O(\ex_reg1_reg[23]_i_8_n_0 ),
        .S(\ex_reg1_reg[0]_i_3_0 ));
  MUXF8 \ex_reg1_reg[24]_i_3 
       (.I0(\ex_reg1_reg[24]_i_5_n_0 ),
        .I1(\ex_reg1_reg[24]_i_6_n_0 ),
        .O(rst_reg_14),
        .S(\ex_reg1[0]_i_2 ));
  MUXF8 \ex_reg1_reg[24]_i_4 
       (.I0(\ex_reg1_reg[24]_i_7_n_0 ),
        .I1(\ex_reg1_reg[24]_i_8_n_0 ),
        .O(rst_reg_13),
        .S(\ex_reg1[0]_i_2 ));
  MUXF7 \ex_reg1_reg[24]_i_5 
       (.I0(\ex_reg1[24]_i_9_n_0 ),
        .I1(\ex_reg1[24]_i_10_n_0 ),
        .O(\ex_reg1_reg[24]_i_5_n_0 ),
        .S(\ex_reg1_reg[0]_i_3_0 ));
  MUXF7 \ex_reg1_reg[24]_i_6 
       (.I0(\ex_reg1[24]_i_11_n_0 ),
        .I1(\ex_reg1[24]_i_12_n_0 ),
        .O(\ex_reg1_reg[24]_i_6_n_0 ),
        .S(\ex_reg1_reg[0]_i_3_0 ));
  MUXF7 \ex_reg1_reg[24]_i_7 
       (.I0(\ex_reg1[24]_i_13_n_0 ),
        .I1(\ex_reg1[24]_i_14_n_0 ),
        .O(\ex_reg1_reg[24]_i_7_n_0 ),
        .S(\ex_reg1_reg[0]_i_3_0 ));
  MUXF7 \ex_reg1_reg[24]_i_8 
       (.I0(\ex_reg1[24]_i_15_n_0 ),
        .I1(\ex_reg1[24]_i_16_n_0 ),
        .O(\ex_reg1_reg[24]_i_8_n_0 ),
        .S(\ex_reg1_reg[0]_i_3_0 ));
  MUXF8 \ex_reg1_reg[25]_i_3 
       (.I0(\ex_reg1_reg[25]_i_5_n_0 ),
        .I1(\ex_reg1_reg[25]_i_6_n_0 ),
        .O(rst_reg_12),
        .S(\ex_reg1[0]_i_2 ));
  MUXF8 \ex_reg1_reg[25]_i_4 
       (.I0(\ex_reg1_reg[25]_i_7_n_0 ),
        .I1(\ex_reg1_reg[25]_i_8_n_0 ),
        .O(rst_reg_11),
        .S(\ex_reg1[0]_i_2 ));
  MUXF7 \ex_reg1_reg[25]_i_5 
       (.I0(\ex_reg1[25]_i_9_n_0 ),
        .I1(\ex_reg1[25]_i_10_n_0 ),
        .O(\ex_reg1_reg[25]_i_5_n_0 ),
        .S(\ex_reg1_reg[0]_i_3_0 ));
  MUXF7 \ex_reg1_reg[25]_i_6 
       (.I0(\ex_reg1[25]_i_11_n_0 ),
        .I1(\ex_reg1[25]_i_12_n_0 ),
        .O(\ex_reg1_reg[25]_i_6_n_0 ),
        .S(\ex_reg1_reg[0]_i_3_0 ));
  MUXF7 \ex_reg1_reg[25]_i_7 
       (.I0(\ex_reg1[25]_i_13_n_0 ),
        .I1(\ex_reg1[25]_i_14_n_0 ),
        .O(\ex_reg1_reg[25]_i_7_n_0 ),
        .S(\ex_reg1_reg[0]_i_3_0 ));
  MUXF7 \ex_reg1_reg[25]_i_8 
       (.I0(\ex_reg1[25]_i_15_n_0 ),
        .I1(\ex_reg1[25]_i_16_n_0 ),
        .O(\ex_reg1_reg[25]_i_8_n_0 ),
        .S(\ex_reg1_reg[0]_i_3_0 ));
  MUXF8 \ex_reg1_reg[26]_i_3 
       (.I0(\ex_reg1_reg[26]_i_5_n_0 ),
        .I1(\ex_reg1_reg[26]_i_6_n_0 ),
        .O(rst_reg_10),
        .S(\ex_reg1[0]_i_2 ));
  MUXF8 \ex_reg1_reg[26]_i_4 
       (.I0(\ex_reg1_reg[26]_i_7_n_0 ),
        .I1(\ex_reg1_reg[26]_i_8_n_0 ),
        .O(rst_reg_9),
        .S(\ex_reg1[0]_i_2 ));
  MUXF7 \ex_reg1_reg[26]_i_5 
       (.I0(\ex_reg1[26]_i_9_n_0 ),
        .I1(\ex_reg1[26]_i_10_n_0 ),
        .O(\ex_reg1_reg[26]_i_5_n_0 ),
        .S(\ex_reg1_reg[0]_i_3_0 ));
  MUXF7 \ex_reg1_reg[26]_i_6 
       (.I0(\ex_reg1[26]_i_11_n_0 ),
        .I1(\ex_reg1[26]_i_12_n_0 ),
        .O(\ex_reg1_reg[26]_i_6_n_0 ),
        .S(\ex_reg1_reg[0]_i_3_0 ));
  MUXF7 \ex_reg1_reg[26]_i_7 
       (.I0(\ex_reg1[26]_i_13_n_0 ),
        .I1(\ex_reg1[26]_i_14_n_0 ),
        .O(\ex_reg1_reg[26]_i_7_n_0 ),
        .S(\ex_reg1_reg[0]_i_3_0 ));
  MUXF7 \ex_reg1_reg[26]_i_8 
       (.I0(\ex_reg1[26]_i_15_n_0 ),
        .I1(\ex_reg1[26]_i_16_n_0 ),
        .O(\ex_reg1_reg[26]_i_8_n_0 ),
        .S(\ex_reg1_reg[0]_i_3_0 ));
  MUXF8 \ex_reg1_reg[27]_i_3 
       (.I0(\ex_reg1_reg[27]_i_5_n_0 ),
        .I1(\ex_reg1_reg[27]_i_6_n_0 ),
        .O(rst_reg_8),
        .S(\ex_reg1[0]_i_2 ));
  MUXF8 \ex_reg1_reg[27]_i_4 
       (.I0(\ex_reg1_reg[27]_i_7_n_0 ),
        .I1(\ex_reg1_reg[27]_i_8_n_0 ),
        .O(rst_reg_7),
        .S(\ex_reg1[0]_i_2 ));
  MUXF7 \ex_reg1_reg[27]_i_5 
       (.I0(\ex_reg1[27]_i_9_n_0 ),
        .I1(\ex_reg1[27]_i_10_n_0 ),
        .O(\ex_reg1_reg[27]_i_5_n_0 ),
        .S(\ex_reg1_reg[0]_i_3_0 ));
  MUXF7 \ex_reg1_reg[27]_i_6 
       (.I0(\ex_reg1[27]_i_11_n_0 ),
        .I1(\ex_reg1[27]_i_12_n_0 ),
        .O(\ex_reg1_reg[27]_i_6_n_0 ),
        .S(\ex_reg1_reg[0]_i_3_0 ));
  MUXF7 \ex_reg1_reg[27]_i_7 
       (.I0(\ex_reg1[27]_i_13_n_0 ),
        .I1(\ex_reg1[27]_i_14_n_0 ),
        .O(\ex_reg1_reg[27]_i_7_n_0 ),
        .S(\ex_reg1_reg[0]_i_3_0 ));
  MUXF7 \ex_reg1_reg[27]_i_8 
       (.I0(\ex_reg1[27]_i_15_n_0 ),
        .I1(\ex_reg1[27]_i_16_n_0 ),
        .O(\ex_reg1_reg[27]_i_8_n_0 ),
        .S(\ex_reg1_reg[0]_i_3_0 ));
  MUXF8 \ex_reg1_reg[28]_i_3 
       (.I0(\ex_reg1_reg[28]_i_5_n_0 ),
        .I1(\ex_reg1_reg[28]_i_6_n_0 ),
        .O(rst_reg_6),
        .S(\ex_reg1[0]_i_2 ));
  MUXF8 \ex_reg1_reg[28]_i_4 
       (.I0(\ex_reg1_reg[28]_i_7_n_0 ),
        .I1(\ex_reg1_reg[28]_i_8_n_0 ),
        .O(rst_reg_5),
        .S(\ex_reg1[0]_i_2 ));
  MUXF7 \ex_reg1_reg[28]_i_5 
       (.I0(\ex_reg1[28]_i_9_n_0 ),
        .I1(\ex_reg1[28]_i_10_n_0 ),
        .O(\ex_reg1_reg[28]_i_5_n_0 ),
        .S(\ex_reg1_reg[0]_i_3_0 ));
  MUXF7 \ex_reg1_reg[28]_i_6 
       (.I0(\ex_reg1[28]_i_11_n_0 ),
        .I1(\ex_reg1[28]_i_12_n_0 ),
        .O(\ex_reg1_reg[28]_i_6_n_0 ),
        .S(\ex_reg1_reg[0]_i_3_0 ));
  MUXF7 \ex_reg1_reg[28]_i_7 
       (.I0(\ex_reg1[28]_i_13_n_0 ),
        .I1(\ex_reg1[28]_i_14_n_0 ),
        .O(\ex_reg1_reg[28]_i_7_n_0 ),
        .S(\ex_reg1_reg[0]_i_3_0 ));
  MUXF7 \ex_reg1_reg[28]_i_8 
       (.I0(\ex_reg1[28]_i_15_n_0 ),
        .I1(\ex_reg1[28]_i_16_n_0 ),
        .O(\ex_reg1_reg[28]_i_8_n_0 ),
        .S(\ex_reg1_reg[0]_i_3_0 ));
  MUXF7 \ex_reg1_reg[29]_i_15 
       (.I0(\ex_reg1[29]_i_23_n_0 ),
        .I1(\ex_reg1[29]_i_24_n_0 ),
        .O(\ex_reg1_reg[29]_i_15_n_0 ),
        .S(\ex_reg1_reg[0]_i_3_0 ));
  MUXF7 \ex_reg1_reg[29]_i_16 
       (.I0(\ex_reg1[29]_i_25_n_0 ),
        .I1(\ex_reg1[29]_i_26_n_0 ),
        .O(\ex_reg1_reg[29]_i_16_n_0 ),
        .S(\ex_reg1_reg[0]_i_3_0 ));
  MUXF7 \ex_reg1_reg[29]_i_17 
       (.I0(\ex_reg1[29]_i_27_n_0 ),
        .I1(\ex_reg1[29]_i_28_n_0 ),
        .O(\ex_reg1_reg[29]_i_17_n_0 ),
        .S(\ex_reg1_reg[0]_i_3_0 ));
  MUXF7 \ex_reg1_reg[29]_i_18 
       (.I0(\ex_reg1[29]_i_29_n_0 ),
        .I1(\ex_reg1[29]_i_30_n_0 ),
        .O(\ex_reg1_reg[29]_i_18_n_0 ),
        .S(\ex_reg1_reg[0]_i_3_0 ));
  MUXF8 \ex_reg1_reg[29]_i_6 
       (.I0(\ex_reg1_reg[29]_i_15_n_0 ),
        .I1(\ex_reg1_reg[29]_i_16_n_0 ),
        .O(rst_reg_4),
        .S(\ex_reg1[0]_i_2 ));
  MUXF8 \ex_reg1_reg[29]_i_8 
       (.I0(\ex_reg1_reg[29]_i_17_n_0 ),
        .I1(\ex_reg1_reg[29]_i_18_n_0 ),
        .O(rst_reg_3),
        .S(\ex_reg1[0]_i_2 ));
  MUXF8 \ex_reg1_reg[2]_i_3 
       (.I0(\ex_reg1_reg[2]_i_5_n_0 ),
        .I1(\ex_reg1_reg[2]_i_6_n_0 ),
        .O(rst_reg_58),
        .S(\ex_reg1[0]_i_2 ));
  MUXF8 \ex_reg1_reg[2]_i_4 
       (.I0(\ex_reg1_reg[2]_i_7_n_0 ),
        .I1(\ex_reg1_reg[2]_i_8_n_0 ),
        .O(rst_reg_57),
        .S(\ex_reg1[0]_i_2 ));
  MUXF7 \ex_reg1_reg[2]_i_5 
       (.I0(\ex_reg1[2]_i_9_n_0 ),
        .I1(\ex_reg1[2]_i_10_n_0 ),
        .O(\ex_reg1_reg[2]_i_5_n_0 ),
        .S(\ex_reg1_reg[0]_i_3_0 ));
  MUXF7 \ex_reg1_reg[2]_i_6 
       (.I0(\ex_reg1[2]_i_11_n_0 ),
        .I1(\ex_reg1[2]_i_12_n_0 ),
        .O(\ex_reg1_reg[2]_i_6_n_0 ),
        .S(\ex_reg1_reg[0]_i_3_0 ));
  MUXF7 \ex_reg1_reg[2]_i_7 
       (.I0(\ex_reg1[2]_i_13_n_0 ),
        .I1(\ex_reg1[2]_i_14_n_0 ),
        .O(\ex_reg1_reg[2]_i_7_n_0 ),
        .S(\ex_reg1_reg[0]_i_3_0 ));
  MUXF7 \ex_reg1_reg[2]_i_8 
       (.I0(\ex_reg1[2]_i_15_n_0 ),
        .I1(\ex_reg1[2]_i_16_n_0 ),
        .O(\ex_reg1_reg[2]_i_8_n_0 ),
        .S(\ex_reg1_reg[0]_i_3_0 ));
  MUXF8 \ex_reg1_reg[30]_i_4 
       (.I0(\ex_reg1_reg[30]_i_6_n_0 ),
        .I1(\ex_reg1_reg[30]_i_7_n_0 ),
        .O(rst_reg_2),
        .S(\ex_reg1[0]_i_2 ));
  MUXF8 \ex_reg1_reg[30]_i_5 
       (.I0(\ex_reg1_reg[30]_i_8_n_0 ),
        .I1(\ex_reg1_reg[30]_i_9_n_0 ),
        .O(rst_reg_1),
        .S(\ex_reg1[0]_i_2 ));
  MUXF7 \ex_reg1_reg[30]_i_6 
       (.I0(\ex_reg1[30]_i_10_n_0 ),
        .I1(\ex_reg1[30]_i_11_n_0 ),
        .O(\ex_reg1_reg[30]_i_6_n_0 ),
        .S(\ex_reg1_reg[0]_i_3_0 ));
  MUXF7 \ex_reg1_reg[30]_i_7 
       (.I0(\ex_reg1[30]_i_12_n_0 ),
        .I1(\ex_reg1[30]_i_13_n_0 ),
        .O(\ex_reg1_reg[30]_i_7_n_0 ),
        .S(\ex_reg1_reg[0]_i_3_0 ));
  MUXF7 \ex_reg1_reg[30]_i_8 
       (.I0(\ex_reg1[30]_i_14_n_0 ),
        .I1(\ex_reg1[30]_i_15_n_0 ),
        .O(\ex_reg1_reg[30]_i_8_n_0 ),
        .S(\ex_reg1_reg[0]_i_3_0 ));
  MUXF7 \ex_reg1_reg[30]_i_9 
       (.I0(\ex_reg1[30]_i_16_n_0 ),
        .I1(\ex_reg1[30]_i_17_n_0 ),
        .O(\ex_reg1_reg[30]_i_9_n_0 ),
        .S(\ex_reg1_reg[0]_i_3_0 ));
  MUXF8 \ex_reg1_reg[31]_i_4 
       (.I0(\ex_reg1_reg[31]_i_6_n_0 ),
        .I1(\ex_reg1_reg[31]_i_7_n_0 ),
        .O(rst_reg_0),
        .S(\ex_reg1[0]_i_2 ));
  MUXF8 \ex_reg1_reg[31]_i_5 
       (.I0(\ex_reg1_reg[31]_i_8_n_0 ),
        .I1(\ex_reg1_reg[31]_i_9_n_0 ),
        .O(rst_reg),
        .S(\ex_reg1[0]_i_2 ));
  MUXF7 \ex_reg1_reg[31]_i_6 
       (.I0(\ex_reg1[31]_i_10_n_0 ),
        .I1(\ex_reg1[31]_i_11_n_0 ),
        .O(\ex_reg1_reg[31]_i_6_n_0 ),
        .S(\ex_reg1_reg[0]_i_3_0 ));
  MUXF7 \ex_reg1_reg[31]_i_7 
       (.I0(\ex_reg1[31]_i_12_n_0 ),
        .I1(\ex_reg1[31]_i_13_n_0 ),
        .O(\ex_reg1_reg[31]_i_7_n_0 ),
        .S(\ex_reg1_reg[0]_i_3_0 ));
  MUXF7 \ex_reg1_reg[31]_i_8 
       (.I0(\ex_reg1[31]_i_14_n_0 ),
        .I1(\ex_reg1[31]_i_15_n_0 ),
        .O(\ex_reg1_reg[31]_i_8_n_0 ),
        .S(\ex_reg1_reg[0]_i_3_0 ));
  MUXF7 \ex_reg1_reg[31]_i_9 
       (.I0(\ex_reg1[31]_i_16_n_0 ),
        .I1(\ex_reg1[31]_i_17_n_0 ),
        .O(\ex_reg1_reg[31]_i_9_n_0 ),
        .S(\ex_reg1_reg[0]_i_3_0 ));
  MUXF8 \ex_reg1_reg[3]_i_3 
       (.I0(\ex_reg1_reg[3]_i_5_n_0 ),
        .I1(\ex_reg1_reg[3]_i_6_n_0 ),
        .O(rst_reg_56),
        .S(\ex_reg1[0]_i_2 ));
  MUXF8 \ex_reg1_reg[3]_i_4 
       (.I0(\ex_reg1_reg[3]_i_7_n_0 ),
        .I1(\ex_reg1_reg[3]_i_8_n_0 ),
        .O(rst_reg_55),
        .S(\ex_reg1[0]_i_2 ));
  MUXF7 \ex_reg1_reg[3]_i_5 
       (.I0(\ex_reg1[3]_i_9_n_0 ),
        .I1(\ex_reg1[3]_i_10_n_0 ),
        .O(\ex_reg1_reg[3]_i_5_n_0 ),
        .S(\ex_reg1_reg[0]_i_3_0 ));
  MUXF7 \ex_reg1_reg[3]_i_6 
       (.I0(\ex_reg1[3]_i_11_n_0 ),
        .I1(\ex_reg1[3]_i_12_n_0 ),
        .O(\ex_reg1_reg[3]_i_6_n_0 ),
        .S(\ex_reg1_reg[0]_i_3_0 ));
  MUXF7 \ex_reg1_reg[3]_i_7 
       (.I0(\ex_reg1[3]_i_13_n_0 ),
        .I1(\ex_reg1[3]_i_14_n_0 ),
        .O(\ex_reg1_reg[3]_i_7_n_0 ),
        .S(\ex_reg1_reg[0]_i_3_0 ));
  MUXF7 \ex_reg1_reg[3]_i_8 
       (.I0(\ex_reg1[3]_i_15_n_0 ),
        .I1(\ex_reg1[3]_i_16_n_0 ),
        .O(\ex_reg1_reg[3]_i_8_n_0 ),
        .S(\ex_reg1_reg[0]_i_3_0 ));
  MUXF8 \ex_reg1_reg[4]_i_3 
       (.I0(\ex_reg1_reg[4]_i_5_n_0 ),
        .I1(\ex_reg1_reg[4]_i_6_n_0 ),
        .O(rst_reg_54),
        .S(\ex_reg1[0]_i_2 ));
  MUXF8 \ex_reg1_reg[4]_i_4 
       (.I0(\ex_reg1_reg[4]_i_7_n_0 ),
        .I1(\ex_reg1_reg[4]_i_8_n_0 ),
        .O(rst_reg_53),
        .S(\ex_reg1[0]_i_2 ));
  MUXF7 \ex_reg1_reg[4]_i_5 
       (.I0(\ex_reg1[4]_i_9_n_0 ),
        .I1(\ex_reg1[4]_i_10_n_0 ),
        .O(\ex_reg1_reg[4]_i_5_n_0 ),
        .S(\ex_reg1_reg[0]_i_3_0 ));
  MUXF7 \ex_reg1_reg[4]_i_6 
       (.I0(\ex_reg1[4]_i_11_n_0 ),
        .I1(\ex_reg1[4]_i_12_n_0 ),
        .O(\ex_reg1_reg[4]_i_6_n_0 ),
        .S(\ex_reg1_reg[0]_i_3_0 ));
  MUXF7 \ex_reg1_reg[4]_i_7 
       (.I0(\ex_reg1[4]_i_13_n_0 ),
        .I1(\ex_reg1[4]_i_14_n_0 ),
        .O(\ex_reg1_reg[4]_i_7_n_0 ),
        .S(\ex_reg1_reg[0]_i_3_0 ));
  MUXF7 \ex_reg1_reg[4]_i_8 
       (.I0(\ex_reg1[4]_i_15_n_0 ),
        .I1(\ex_reg1[4]_i_16_n_0 ),
        .O(\ex_reg1_reg[4]_i_8_n_0 ),
        .S(\ex_reg1_reg[0]_i_3_0 ));
  MUXF8 \ex_reg1_reg[5]_i_3 
       (.I0(\ex_reg1_reg[5]_i_5_n_0 ),
        .I1(\ex_reg1_reg[5]_i_6_n_0 ),
        .O(rst_reg_52),
        .S(\ex_reg1[0]_i_2 ));
  MUXF8 \ex_reg1_reg[5]_i_4 
       (.I0(\ex_reg1_reg[5]_i_7_n_0 ),
        .I1(\ex_reg1_reg[5]_i_8_n_0 ),
        .O(rst_reg_51),
        .S(\ex_reg1[0]_i_2 ));
  MUXF7 \ex_reg1_reg[5]_i_5 
       (.I0(\ex_reg1[5]_i_9_n_0 ),
        .I1(\ex_reg1[5]_i_10_n_0 ),
        .O(\ex_reg1_reg[5]_i_5_n_0 ),
        .S(\ex_reg1_reg[0]_i_3_0 ));
  MUXF7 \ex_reg1_reg[5]_i_6 
       (.I0(\ex_reg1[5]_i_11_n_0 ),
        .I1(\ex_reg1[5]_i_12_n_0 ),
        .O(\ex_reg1_reg[5]_i_6_n_0 ),
        .S(\ex_reg1_reg[0]_i_3_0 ));
  MUXF7 \ex_reg1_reg[5]_i_7 
       (.I0(\ex_reg1[5]_i_13_n_0 ),
        .I1(\ex_reg1[5]_i_14_n_0 ),
        .O(\ex_reg1_reg[5]_i_7_n_0 ),
        .S(\ex_reg1_reg[0]_i_3_0 ));
  MUXF7 \ex_reg1_reg[5]_i_8 
       (.I0(\ex_reg1[5]_i_15_n_0 ),
        .I1(\ex_reg1[5]_i_16_n_0 ),
        .O(\ex_reg1_reg[5]_i_8_n_0 ),
        .S(\ex_reg1_reg[0]_i_3_0 ));
  MUXF8 \ex_reg1_reg[6]_i_3 
       (.I0(\ex_reg1_reg[6]_i_5_n_0 ),
        .I1(\ex_reg1_reg[6]_i_6_n_0 ),
        .O(rst_reg_50),
        .S(\ex_reg1[0]_i_2 ));
  MUXF8 \ex_reg1_reg[6]_i_4 
       (.I0(\ex_reg1_reg[6]_i_7_n_0 ),
        .I1(\ex_reg1_reg[6]_i_8_n_0 ),
        .O(rst_reg_49),
        .S(\ex_reg1[0]_i_2 ));
  MUXF7 \ex_reg1_reg[6]_i_5 
       (.I0(\ex_reg1[6]_i_9_n_0 ),
        .I1(\ex_reg1[6]_i_10_n_0 ),
        .O(\ex_reg1_reg[6]_i_5_n_0 ),
        .S(\ex_reg1_reg[0]_i_3_0 ));
  MUXF7 \ex_reg1_reg[6]_i_6 
       (.I0(\ex_reg1[6]_i_11_n_0 ),
        .I1(\ex_reg1[6]_i_12_n_0 ),
        .O(\ex_reg1_reg[6]_i_6_n_0 ),
        .S(\ex_reg1_reg[0]_i_3_0 ));
  MUXF7 \ex_reg1_reg[6]_i_7 
       (.I0(\ex_reg1[6]_i_13_n_0 ),
        .I1(\ex_reg1[6]_i_14_n_0 ),
        .O(\ex_reg1_reg[6]_i_7_n_0 ),
        .S(\ex_reg1_reg[0]_i_3_0 ));
  MUXF7 \ex_reg1_reg[6]_i_8 
       (.I0(\ex_reg1[6]_i_15_n_0 ),
        .I1(\ex_reg1[6]_i_16_n_0 ),
        .O(\ex_reg1_reg[6]_i_8_n_0 ),
        .S(\ex_reg1_reg[0]_i_3_0 ));
  MUXF8 \ex_reg1_reg[7]_i_3 
       (.I0(\ex_reg1_reg[7]_i_5_n_0 ),
        .I1(\ex_reg1_reg[7]_i_6_n_0 ),
        .O(rst_reg_48),
        .S(\ex_reg1[0]_i_2 ));
  MUXF8 \ex_reg1_reg[7]_i_4 
       (.I0(\ex_reg1_reg[7]_i_7_n_0 ),
        .I1(\ex_reg1_reg[7]_i_8_n_0 ),
        .O(rst_reg_47),
        .S(\ex_reg1[0]_i_2 ));
  MUXF7 \ex_reg1_reg[7]_i_5 
       (.I0(\ex_reg1[7]_i_9_n_0 ),
        .I1(\ex_reg1[7]_i_10_n_0 ),
        .O(\ex_reg1_reg[7]_i_5_n_0 ),
        .S(\ex_reg1_reg[0]_i_3_0 ));
  MUXF7 \ex_reg1_reg[7]_i_6 
       (.I0(\ex_reg1[7]_i_11_n_0 ),
        .I1(\ex_reg1[7]_i_12_n_0 ),
        .O(\ex_reg1_reg[7]_i_6_n_0 ),
        .S(\ex_reg1_reg[0]_i_3_0 ));
  MUXF7 \ex_reg1_reg[7]_i_7 
       (.I0(\ex_reg1[7]_i_13_n_0 ),
        .I1(\ex_reg1[7]_i_14_n_0 ),
        .O(\ex_reg1_reg[7]_i_7_n_0 ),
        .S(\ex_reg1_reg[0]_i_3_0 ));
  MUXF7 \ex_reg1_reg[7]_i_8 
       (.I0(\ex_reg1[7]_i_15_n_0 ),
        .I1(\ex_reg1[7]_i_16_n_0 ),
        .O(\ex_reg1_reg[7]_i_8_n_0 ),
        .S(\ex_reg1_reg[0]_i_3_0 ));
  MUXF8 \ex_reg1_reg[8]_i_3 
       (.I0(\ex_reg1_reg[8]_i_5_n_0 ),
        .I1(\ex_reg1_reg[8]_i_6_n_0 ),
        .O(rst_reg_46),
        .S(\ex_reg1[0]_i_2 ));
  MUXF8 \ex_reg1_reg[8]_i_4 
       (.I0(\ex_reg1_reg[8]_i_7_n_0 ),
        .I1(\ex_reg1_reg[8]_i_8_n_0 ),
        .O(rst_reg_45),
        .S(\ex_reg1[0]_i_2 ));
  MUXF7 \ex_reg1_reg[8]_i_5 
       (.I0(\ex_reg1[8]_i_9_n_0 ),
        .I1(\ex_reg1[8]_i_10_n_0 ),
        .O(\ex_reg1_reg[8]_i_5_n_0 ),
        .S(\ex_reg1_reg[0]_i_3_0 ));
  MUXF7 \ex_reg1_reg[8]_i_6 
       (.I0(\ex_reg1[8]_i_11_n_0 ),
        .I1(\ex_reg1[8]_i_12_n_0 ),
        .O(\ex_reg1_reg[8]_i_6_n_0 ),
        .S(\ex_reg1_reg[0]_i_3_0 ));
  MUXF7 \ex_reg1_reg[8]_i_7 
       (.I0(\ex_reg1[8]_i_13_n_0 ),
        .I1(\ex_reg1[8]_i_14_n_0 ),
        .O(\ex_reg1_reg[8]_i_7_n_0 ),
        .S(\ex_reg1_reg[0]_i_3_0 ));
  MUXF7 \ex_reg1_reg[8]_i_8 
       (.I0(\ex_reg1[8]_i_15_n_0 ),
        .I1(\ex_reg1[8]_i_16_n_0 ),
        .O(\ex_reg1_reg[8]_i_8_n_0 ),
        .S(\ex_reg1_reg[0]_i_3_0 ));
  MUXF8 \ex_reg1_reg[9]_i_3 
       (.I0(\ex_reg1_reg[9]_i_5_n_0 ),
        .I1(\ex_reg1_reg[9]_i_6_n_0 ),
        .O(rst_reg_44),
        .S(\ex_reg1[0]_i_2 ));
  MUXF8 \ex_reg1_reg[9]_i_4 
       (.I0(\ex_reg1_reg[9]_i_7_n_0 ),
        .I1(\ex_reg1_reg[9]_i_8_n_0 ),
        .O(rst_reg_43),
        .S(\ex_reg1[0]_i_2 ));
  MUXF7 \ex_reg1_reg[9]_i_5 
       (.I0(\ex_reg1[9]_i_9_n_0 ),
        .I1(\ex_reg1[9]_i_10_n_0 ),
        .O(\ex_reg1_reg[9]_i_5_n_0 ),
        .S(\ex_reg1_reg[0]_i_3_0 ));
  MUXF7 \ex_reg1_reg[9]_i_6 
       (.I0(\ex_reg1[9]_i_11_n_0 ),
        .I1(\ex_reg1[9]_i_12_n_0 ),
        .O(\ex_reg1_reg[9]_i_6_n_0 ),
        .S(\ex_reg1_reg[0]_i_3_0 ));
  MUXF7 \ex_reg1_reg[9]_i_7 
       (.I0(\ex_reg1[9]_i_13_n_0 ),
        .I1(\ex_reg1[9]_i_14_n_0 ),
        .O(\ex_reg1_reg[9]_i_7_n_0 ),
        .S(\ex_reg1_reg[0]_i_3_0 ));
  MUXF7 \ex_reg1_reg[9]_i_8 
       (.I0(\ex_reg1[9]_i_15_n_0 ),
        .I1(\ex_reg1[9]_i_16_n_0 ),
        .O(\ex_reg1_reg[9]_i_8_n_0 ),
        .S(\ex_reg1_reg[0]_i_3_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[0]_i_11 
       (.I0(\regs_reg[12]_19 [0]),
        .I1(\regs_reg[13]_18 [0]),
        .I2(\ex_reg2_reg[0]_i_8_0 ),
        .I3(\regs_reg[14]_17 [0]),
        .I4(\ex_reg2_reg[0]_i_8_1 ),
        .I5(\regs_reg[15]_16 [0]),
        .O(\ex_reg2[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[0]_i_12 
       (.I0(\regs_reg[8]_23 [0]),
        .I1(\regs_reg[9]_22 [0]),
        .I2(\ex_reg2_reg[0]_i_8_0 ),
        .I3(\regs_reg[10]_21 [0]),
        .I4(\ex_reg2_reg[0]_i_8_1 ),
        .I5(\regs_reg[11]_20 [0]),
        .O(\ex_reg2[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[0]_i_13 
       (.I0(\regs_reg[4]_27 [0]),
        .I1(\regs_reg[5]_26 [0]),
        .I2(\ex_reg2_reg[0]_i_8_0 ),
        .I3(\regs_reg[6]_25 [0]),
        .I4(\ex_reg2_reg[0]_i_8_1 ),
        .I5(\regs_reg[7]_24 [0]),
        .O(\ex_reg2[0]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \ex_reg2[0]_i_14 
       (.I0(\regs_reg[1]_30 [0]),
        .I1(\ex_reg2_reg[0]_i_8_2 ),
        .I2(\regs_reg[2]_29 [0]),
        .I3(\ex_reg2_reg[0]_i_8_3 ),
        .I4(\regs_reg[3]_28 [0]),
        .O(\ex_reg2[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[0]_i_15 
       (.I0(\regs_reg[28]_3 [0]),
        .I1(\regs_reg[29]_2 [0]),
        .I2(\ex_reg2_reg[0]_i_8_0 ),
        .I3(\regs_reg[30]_1 [0]),
        .I4(\ex_reg2_reg[0]_i_8_1 ),
        .I5(\regs_reg[31]_0 [0]),
        .O(\ex_reg2[0]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[0]_i_16 
       (.I0(\regs_reg[24]_7 [0]),
        .I1(\regs_reg[25]_6 [0]),
        .I2(\ex_reg2_reg[0]_i_8_0 ),
        .I3(\regs_reg[26]_5 [0]),
        .I4(\ex_reg2_reg[0]_i_8_1 ),
        .I5(\regs_reg[27]_4 [0]),
        .O(\ex_reg2[0]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[0]_i_17 
       (.I0(\regs_reg[20]_11 [0]),
        .I1(\regs_reg[21]_10 [0]),
        .I2(\ex_reg2_reg[0]_i_8_0 ),
        .I3(\regs_reg[22]_9 [0]),
        .I4(\ex_reg2_reg[0]_i_8_1 ),
        .I5(\regs_reg[23]_8 [0]),
        .O(\ex_reg2[0]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[0]_i_18 
       (.I0(\regs_reg[16]_15 [0]),
        .I1(\regs_reg[17]_14 [0]),
        .I2(\ex_reg2_reg[0]_i_8_0 ),
        .I3(\regs_reg[18]_13 [0]),
        .I4(\ex_reg2_reg[0]_i_8_1 ),
        .I5(\regs_reg[19]_12 [0]),
        .O(\ex_reg2[0]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[10]_i_16 
       (.I0(\regs_reg[12]_19 [10]),
        .I1(\regs_reg[13]_18 [10]),
        .I2(\ex_reg2_reg[0]_i_8_0 ),
        .I3(\regs_reg[14]_17 [10]),
        .I4(\ex_reg2_reg[0]_i_8_1 ),
        .I5(\regs_reg[15]_16 [10]),
        .O(\ex_reg2[10]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[10]_i_17 
       (.I0(\regs_reg[8]_23 [10]),
        .I1(\regs_reg[9]_22 [10]),
        .I2(\ex_reg2_reg[0]_i_8_0 ),
        .I3(\regs_reg[10]_21 [10]),
        .I4(\ex_reg2_reg[0]_i_8_1 ),
        .I5(\regs_reg[11]_20 [10]),
        .O(\ex_reg2[10]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[10]_i_18 
       (.I0(\regs_reg[4]_27 [10]),
        .I1(\regs_reg[5]_26 [10]),
        .I2(\ex_reg2_reg[0]_i_8_0 ),
        .I3(\regs_reg[6]_25 [10]),
        .I4(\ex_reg2_reg[0]_i_8_1 ),
        .I5(\regs_reg[7]_24 [10]),
        .O(\ex_reg2[10]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \ex_reg2[10]_i_19 
       (.I0(\regs_reg[1]_30 [10]),
        .I1(\ex_reg2_reg[0]_i_8_0 ),
        .I2(\regs_reg[2]_29 [10]),
        .I3(\ex_reg2_reg[0]_i_8_1 ),
        .I4(\regs_reg[3]_28 [10]),
        .O(\ex_reg2[10]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[10]_i_20 
       (.I0(\regs_reg[28]_3 [10]),
        .I1(\regs_reg[29]_2 [10]),
        .I2(\ex_reg2_reg[10]_i_14_0 ),
        .I3(\regs_reg[30]_1 [10]),
        .I4(\ex_reg2_reg[10]_i_14_1 ),
        .I5(\regs_reg[31]_0 [10]),
        .O(\ex_reg2[10]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[10]_i_21 
       (.I0(\regs_reg[24]_7 [10]),
        .I1(\regs_reg[25]_6 [10]),
        .I2(\ex_reg2_reg[10]_i_14_0 ),
        .I3(\regs_reg[26]_5 [10]),
        .I4(\ex_reg2_reg[10]_i_14_1 ),
        .I5(\regs_reg[27]_4 [10]),
        .O(\ex_reg2[10]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[10]_i_22 
       (.I0(\regs_reg[20]_11 [10]),
        .I1(\regs_reg[21]_10 [10]),
        .I2(\ex_reg2_reg[0]_i_8_0 ),
        .I3(\regs_reg[22]_9 [10]),
        .I4(\ex_reg2_reg[0]_i_8_1 ),
        .I5(\regs_reg[23]_8 [10]),
        .O(\ex_reg2[10]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[10]_i_23 
       (.I0(\regs_reg[16]_15 [10]),
        .I1(\regs_reg[17]_14 [10]),
        .I2(\ex_reg2_reg[0]_i_8_0 ),
        .I3(\regs_reg[18]_13 [10]),
        .I4(\ex_reg2_reg[0]_i_8_1 ),
        .I5(\regs_reg[19]_12 [10]),
        .O(\ex_reg2[10]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[11]_i_11 
       (.I0(\regs_reg[12]_19 [11]),
        .I1(\regs_reg[13]_18 [11]),
        .I2(\ex_reg2_reg[10]_i_14_0 ),
        .I3(\regs_reg[14]_17 [11]),
        .I4(\ex_reg2_reg[10]_i_14_1 ),
        .I5(\regs_reg[15]_16 [11]),
        .O(\ex_reg2[11]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[11]_i_12 
       (.I0(\regs_reg[8]_23 [11]),
        .I1(\regs_reg[9]_22 [11]),
        .I2(\ex_reg2_reg[10]_i_14_0 ),
        .I3(\regs_reg[10]_21 [11]),
        .I4(\ex_reg2_reg[10]_i_14_1 ),
        .I5(\regs_reg[11]_20 [11]),
        .O(\ex_reg2[11]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[11]_i_13 
       (.I0(\regs_reg[4]_27 [11]),
        .I1(\regs_reg[5]_26 [11]),
        .I2(\ex_reg2_reg[10]_i_14_0 ),
        .I3(\regs_reg[6]_25 [11]),
        .I4(\ex_reg2_reg[10]_i_14_1 ),
        .I5(\regs_reg[7]_24 [11]),
        .O(\ex_reg2[11]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \ex_reg2[11]_i_14 
       (.I0(\regs_reg[1]_30 [11]),
        .I1(\ex_reg2_reg[10]_i_14_0 ),
        .I2(\regs_reg[2]_29 [11]),
        .I3(\ex_reg2_reg[10]_i_14_1 ),
        .I4(\regs_reg[3]_28 [11]),
        .O(\ex_reg2[11]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[11]_i_15 
       (.I0(\regs_reg[28]_3 [11]),
        .I1(\regs_reg[29]_2 [11]),
        .I2(\ex_reg2_reg[10]_i_14_0 ),
        .I3(\regs_reg[30]_1 [11]),
        .I4(\ex_reg2_reg[10]_i_14_1 ),
        .I5(\regs_reg[31]_0 [11]),
        .O(\ex_reg2[11]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[11]_i_16 
       (.I0(\regs_reg[24]_7 [11]),
        .I1(\regs_reg[25]_6 [11]),
        .I2(\ex_reg2_reg[10]_i_14_0 ),
        .I3(\regs_reg[26]_5 [11]),
        .I4(\ex_reg2_reg[10]_i_14_1 ),
        .I5(\regs_reg[27]_4 [11]),
        .O(\ex_reg2[11]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[11]_i_17 
       (.I0(\regs_reg[20]_11 [11]),
        .I1(\regs_reg[21]_10 [11]),
        .I2(\ex_reg2_reg[10]_i_14_0 ),
        .I3(\regs_reg[22]_9 [11]),
        .I4(\ex_reg2_reg[10]_i_14_1 ),
        .I5(\regs_reg[23]_8 [11]),
        .O(\ex_reg2[11]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[11]_i_18 
       (.I0(\regs_reg[16]_15 [11]),
        .I1(\regs_reg[17]_14 [11]),
        .I2(\ex_reg2_reg[10]_i_14_0 ),
        .I3(\regs_reg[18]_13 [11]),
        .I4(\ex_reg2_reg[10]_i_14_1 ),
        .I5(\regs_reg[19]_12 [11]),
        .O(\ex_reg2[11]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[12]_i_11 
       (.I0(\regs_reg[12]_19 [12]),
        .I1(\regs_reg[13]_18 [12]),
        .I2(\ex_reg2_reg[10]_i_14_0 ),
        .I3(\regs_reg[14]_17 [12]),
        .I4(\ex_reg2_reg[10]_i_14_1 ),
        .I5(\regs_reg[15]_16 [12]),
        .O(\ex_reg2[12]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[12]_i_12 
       (.I0(\regs_reg[8]_23 [12]),
        .I1(\regs_reg[9]_22 [12]),
        .I2(\ex_reg2_reg[10]_i_14_0 ),
        .I3(\regs_reg[10]_21 [12]),
        .I4(\ex_reg2_reg[10]_i_14_1 ),
        .I5(\regs_reg[11]_20 [12]),
        .O(\ex_reg2[12]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[12]_i_13 
       (.I0(\regs_reg[4]_27 [12]),
        .I1(\regs_reg[5]_26 [12]),
        .I2(\ex_reg2_reg[10]_i_14_0 ),
        .I3(\regs_reg[6]_25 [12]),
        .I4(\ex_reg2_reg[10]_i_14_1 ),
        .I5(\regs_reg[7]_24 [12]),
        .O(\ex_reg2[12]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \ex_reg2[12]_i_14 
       (.I0(\regs_reg[1]_30 [12]),
        .I1(\ex_reg2_reg[10]_i_14_0 ),
        .I2(\regs_reg[2]_29 [12]),
        .I3(\ex_reg2_reg[10]_i_14_1 ),
        .I4(\regs_reg[3]_28 [12]),
        .O(\ex_reg2[12]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[12]_i_15 
       (.I0(\regs_reg[28]_3 [12]),
        .I1(\regs_reg[29]_2 [12]),
        .I2(\ex_reg2_reg[10]_i_14_0 ),
        .I3(\regs_reg[30]_1 [12]),
        .I4(\ex_reg2_reg[10]_i_14_1 ),
        .I5(\regs_reg[31]_0 [12]),
        .O(\ex_reg2[12]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[12]_i_16 
       (.I0(\regs_reg[24]_7 [12]),
        .I1(\regs_reg[25]_6 [12]),
        .I2(\ex_reg2_reg[10]_i_14_0 ),
        .I3(\regs_reg[26]_5 [12]),
        .I4(\ex_reg2_reg[10]_i_14_1 ),
        .I5(\regs_reg[27]_4 [12]),
        .O(\ex_reg2[12]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[12]_i_17 
       (.I0(\regs_reg[20]_11 [12]),
        .I1(\regs_reg[21]_10 [12]),
        .I2(\ex_reg2_reg[10]_i_14_0 ),
        .I3(\regs_reg[22]_9 [12]),
        .I4(\ex_reg2_reg[10]_i_14_1 ),
        .I5(\regs_reg[23]_8 [12]),
        .O(\ex_reg2[12]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[12]_i_18 
       (.I0(\regs_reg[16]_15 [12]),
        .I1(\regs_reg[17]_14 [12]),
        .I2(\ex_reg2_reg[10]_i_14_0 ),
        .I3(\regs_reg[18]_13 [12]),
        .I4(\ex_reg2_reg[10]_i_14_1 ),
        .I5(\regs_reg[19]_12 [12]),
        .O(\ex_reg2[12]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[13]_i_11 
       (.I0(\regs_reg[12]_19 [13]),
        .I1(\regs_reg[13]_18 [13]),
        .I2(\ex_reg2_reg[10]_i_14_0 ),
        .I3(\regs_reg[14]_17 [13]),
        .I4(\ex_reg2_reg[10]_i_14_1 ),
        .I5(\regs_reg[15]_16 [13]),
        .O(\ex_reg2[13]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[13]_i_12 
       (.I0(\regs_reg[8]_23 [13]),
        .I1(\regs_reg[9]_22 [13]),
        .I2(\ex_reg2_reg[10]_i_14_0 ),
        .I3(\regs_reg[10]_21 [13]),
        .I4(\ex_reg2_reg[10]_i_14_1 ),
        .I5(\regs_reg[11]_20 [13]),
        .O(\ex_reg2[13]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[13]_i_13 
       (.I0(\regs_reg[4]_27 [13]),
        .I1(\regs_reg[5]_26 [13]),
        .I2(\ex_reg2_reg[10]_i_14_0 ),
        .I3(\regs_reg[6]_25 [13]),
        .I4(\ex_reg2_reg[10]_i_14_1 ),
        .I5(\regs_reg[7]_24 [13]),
        .O(\ex_reg2[13]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \ex_reg2[13]_i_14 
       (.I0(\regs_reg[1]_30 [13]),
        .I1(\ex_reg2_reg[10]_i_14_0 ),
        .I2(\regs_reg[2]_29 [13]),
        .I3(\ex_reg2_reg[10]_i_14_1 ),
        .I4(\regs_reg[3]_28 [13]),
        .O(\ex_reg2[13]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[13]_i_15 
       (.I0(\regs_reg[28]_3 [13]),
        .I1(\regs_reg[29]_2 [13]),
        .I2(\ex_reg2_reg[10]_i_14_0 ),
        .I3(\regs_reg[30]_1 [13]),
        .I4(\ex_reg2_reg[10]_i_14_1 ),
        .I5(\regs_reg[31]_0 [13]),
        .O(\ex_reg2[13]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[13]_i_16 
       (.I0(\regs_reg[24]_7 [13]),
        .I1(\regs_reg[25]_6 [13]),
        .I2(\ex_reg2_reg[10]_i_14_0 ),
        .I3(\regs_reg[26]_5 [13]),
        .I4(\ex_reg2_reg[10]_i_14_1 ),
        .I5(\regs_reg[27]_4 [13]),
        .O(\ex_reg2[13]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[13]_i_17 
       (.I0(\regs_reg[20]_11 [13]),
        .I1(\regs_reg[21]_10 [13]),
        .I2(\ex_reg2_reg[10]_i_14_0 ),
        .I3(\regs_reg[22]_9 [13]),
        .I4(\ex_reg2_reg[10]_i_14_1 ),
        .I5(\regs_reg[23]_8 [13]),
        .O(\ex_reg2[13]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[13]_i_18 
       (.I0(\regs_reg[16]_15 [13]),
        .I1(\regs_reg[17]_14 [13]),
        .I2(\ex_reg2_reg[10]_i_14_0 ),
        .I3(\regs_reg[18]_13 [13]),
        .I4(\ex_reg2_reg[10]_i_14_1 ),
        .I5(\regs_reg[19]_12 [13]),
        .O(\ex_reg2[13]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[14]_i_11 
       (.I0(\regs_reg[12]_19 [14]),
        .I1(\regs_reg[13]_18 [14]),
        .I2(\ex_reg2_reg[10]_i_14_0 ),
        .I3(\regs_reg[14]_17 [14]),
        .I4(\ex_reg2_reg[10]_i_14_1 ),
        .I5(\regs_reg[15]_16 [14]),
        .O(\ex_reg2[14]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[14]_i_12 
       (.I0(\regs_reg[8]_23 [14]),
        .I1(\regs_reg[9]_22 [14]),
        .I2(\ex_reg2_reg[10]_i_14_0 ),
        .I3(\regs_reg[10]_21 [14]),
        .I4(\ex_reg2_reg[10]_i_14_1 ),
        .I5(\regs_reg[11]_20 [14]),
        .O(\ex_reg2[14]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[14]_i_13 
       (.I0(\regs_reg[4]_27 [14]),
        .I1(\regs_reg[5]_26 [14]),
        .I2(\ex_reg2_reg[10]_i_14_0 ),
        .I3(\regs_reg[6]_25 [14]),
        .I4(\ex_reg2_reg[10]_i_14_1 ),
        .I5(\regs_reg[7]_24 [14]),
        .O(\ex_reg2[14]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \ex_reg2[14]_i_14 
       (.I0(\regs_reg[1]_30 [14]),
        .I1(\ex_reg2_reg[10]_i_14_0 ),
        .I2(\regs_reg[2]_29 [14]),
        .I3(\ex_reg2_reg[10]_i_14_1 ),
        .I4(\regs_reg[3]_28 [14]),
        .O(\ex_reg2[14]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[14]_i_15 
       (.I0(\regs_reg[28]_3 [14]),
        .I1(\regs_reg[29]_2 [14]),
        .I2(\ex_reg2_reg[10]_i_14_0 ),
        .I3(\regs_reg[30]_1 [14]),
        .I4(\ex_reg2_reg[10]_i_14_1 ),
        .I5(\regs_reg[31]_0 [14]),
        .O(\ex_reg2[14]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[14]_i_16 
       (.I0(\regs_reg[24]_7 [14]),
        .I1(\regs_reg[25]_6 [14]),
        .I2(\ex_reg2_reg[10]_i_14_0 ),
        .I3(\regs_reg[26]_5 [14]),
        .I4(\ex_reg2_reg[10]_i_14_1 ),
        .I5(\regs_reg[27]_4 [14]),
        .O(\ex_reg2[14]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[14]_i_17 
       (.I0(\regs_reg[20]_11 [14]),
        .I1(\regs_reg[21]_10 [14]),
        .I2(\ex_reg2_reg[10]_i_14_0 ),
        .I3(\regs_reg[22]_9 [14]),
        .I4(\ex_reg2_reg[10]_i_14_1 ),
        .I5(\regs_reg[23]_8 [14]),
        .O(\ex_reg2[14]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[14]_i_18 
       (.I0(\regs_reg[16]_15 [14]),
        .I1(\regs_reg[17]_14 [14]),
        .I2(\ex_reg2_reg[10]_i_14_0 ),
        .I3(\regs_reg[18]_13 [14]),
        .I4(\ex_reg2_reg[10]_i_14_1 ),
        .I5(\regs_reg[19]_12 [14]),
        .O(\ex_reg2[14]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[15]_i_11 
       (.I0(\regs_reg[12]_19 [15]),
        .I1(\regs_reg[13]_18 [15]),
        .I2(\ex_reg2_reg[10]_i_14_0 ),
        .I3(\regs_reg[14]_17 [15]),
        .I4(\ex_reg2_reg[10]_i_14_1 ),
        .I5(\regs_reg[15]_16 [15]),
        .O(\ex_reg2[15]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[15]_i_12 
       (.I0(\regs_reg[8]_23 [15]),
        .I1(\regs_reg[9]_22 [15]),
        .I2(\ex_reg2_reg[10]_i_14_0 ),
        .I3(\regs_reg[10]_21 [15]),
        .I4(\ex_reg2_reg[10]_i_14_1 ),
        .I5(\regs_reg[11]_20 [15]),
        .O(\ex_reg2[15]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[15]_i_13 
       (.I0(\regs_reg[4]_27 [15]),
        .I1(\regs_reg[5]_26 [15]),
        .I2(\ex_reg2_reg[10]_i_14_0 ),
        .I3(\regs_reg[6]_25 [15]),
        .I4(\ex_reg2_reg[10]_i_14_1 ),
        .I5(\regs_reg[7]_24 [15]),
        .O(\ex_reg2[15]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \ex_reg2[15]_i_14 
       (.I0(\regs_reg[1]_30 [15]),
        .I1(\ex_reg2_reg[10]_i_14_0 ),
        .I2(\regs_reg[2]_29 [15]),
        .I3(\ex_reg2_reg[10]_i_14_1 ),
        .I4(\regs_reg[3]_28 [15]),
        .O(\ex_reg2[15]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[15]_i_15 
       (.I0(\regs_reg[28]_3 [15]),
        .I1(\regs_reg[29]_2 [15]),
        .I2(\ex_reg2_reg[10]_i_14_0 ),
        .I3(\regs_reg[30]_1 [15]),
        .I4(\ex_reg2_reg[10]_i_14_1 ),
        .I5(\regs_reg[31]_0 [15]),
        .O(\ex_reg2[15]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[15]_i_16 
       (.I0(\regs_reg[24]_7 [15]),
        .I1(\regs_reg[25]_6 [15]),
        .I2(\ex_reg2_reg[10]_i_14_0 ),
        .I3(\regs_reg[26]_5 [15]),
        .I4(\ex_reg2_reg[10]_i_14_1 ),
        .I5(\regs_reg[27]_4 [15]),
        .O(\ex_reg2[15]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[15]_i_17 
       (.I0(\regs_reg[20]_11 [15]),
        .I1(\regs_reg[21]_10 [15]),
        .I2(\ex_reg2_reg[10]_i_14_0 ),
        .I3(\regs_reg[22]_9 [15]),
        .I4(\ex_reg2_reg[10]_i_14_1 ),
        .I5(\regs_reg[23]_8 [15]),
        .O(\ex_reg2[15]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[15]_i_18 
       (.I0(\regs_reg[16]_15 [15]),
        .I1(\regs_reg[17]_14 [15]),
        .I2(\ex_reg2_reg[10]_i_14_0 ),
        .I3(\regs_reg[18]_13 [15]),
        .I4(\ex_reg2_reg[10]_i_14_1 ),
        .I5(\regs_reg[19]_12 [15]),
        .O(\ex_reg2[15]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[16]_i_11 
       (.I0(\regs_reg[12]_19 [16]),
        .I1(\regs_reg[13]_18 [16]),
        .I2(\ex_reg2_reg[10]_i_14_0 ),
        .I3(\regs_reg[14]_17 [16]),
        .I4(\ex_reg2_reg[10]_i_14_1 ),
        .I5(\regs_reg[15]_16 [16]),
        .O(\ex_reg2[16]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[16]_i_12 
       (.I0(\regs_reg[8]_23 [16]),
        .I1(\regs_reg[9]_22 [16]),
        .I2(\ex_reg2_reg[10]_i_14_0 ),
        .I3(\regs_reg[10]_21 [16]),
        .I4(\ex_reg2_reg[10]_i_14_1 ),
        .I5(\regs_reg[11]_20 [16]),
        .O(\ex_reg2[16]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[16]_i_13 
       (.I0(\regs_reg[4]_27 [16]),
        .I1(\regs_reg[5]_26 [16]),
        .I2(\ex_reg2_reg[10]_i_14_0 ),
        .I3(\regs_reg[6]_25 [16]),
        .I4(\ex_reg2_reg[10]_i_14_1 ),
        .I5(\regs_reg[7]_24 [16]),
        .O(\ex_reg2[16]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \ex_reg2[16]_i_14 
       (.I0(\regs_reg[1]_30 [16]),
        .I1(\ex_reg2_reg[10]_i_14_0 ),
        .I2(\regs_reg[2]_29 [16]),
        .I3(\ex_reg2_reg[10]_i_14_1 ),
        .I4(\regs_reg[3]_28 [16]),
        .O(\ex_reg2[16]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[16]_i_15 
       (.I0(\regs_reg[28]_3 [16]),
        .I1(\regs_reg[29]_2 [16]),
        .I2(\ex_reg2_reg[10]_i_14_0 ),
        .I3(\regs_reg[30]_1 [16]),
        .I4(\ex_reg2_reg[10]_i_14_1 ),
        .I5(\regs_reg[31]_0 [16]),
        .O(\ex_reg2[16]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[16]_i_16 
       (.I0(\regs_reg[24]_7 [16]),
        .I1(\regs_reg[25]_6 [16]),
        .I2(\ex_reg2_reg[10]_i_14_0 ),
        .I3(\regs_reg[26]_5 [16]),
        .I4(\ex_reg2_reg[10]_i_14_1 ),
        .I5(\regs_reg[27]_4 [16]),
        .O(\ex_reg2[16]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[16]_i_17 
       (.I0(\regs_reg[20]_11 [16]),
        .I1(\regs_reg[21]_10 [16]),
        .I2(\ex_reg2_reg[10]_i_14_0 ),
        .I3(\regs_reg[22]_9 [16]),
        .I4(\ex_reg2_reg[10]_i_14_1 ),
        .I5(\regs_reg[23]_8 [16]),
        .O(\ex_reg2[16]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[16]_i_18 
       (.I0(\regs_reg[16]_15 [16]),
        .I1(\regs_reg[17]_14 [16]),
        .I2(\ex_reg2_reg[10]_i_14_0 ),
        .I3(\regs_reg[18]_13 [16]),
        .I4(\ex_reg2_reg[10]_i_14_1 ),
        .I5(\regs_reg[19]_12 [16]),
        .O(\ex_reg2[16]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[17]_i_11 
       (.I0(\regs_reg[12]_19 [17]),
        .I1(\regs_reg[13]_18 [17]),
        .I2(\ex_reg2_reg[10]_i_14_0 ),
        .I3(\regs_reg[14]_17 [17]),
        .I4(\ex_reg2_reg[10]_i_14_1 ),
        .I5(\regs_reg[15]_16 [17]),
        .O(\ex_reg2[17]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[17]_i_12 
       (.I0(\regs_reg[8]_23 [17]),
        .I1(\regs_reg[9]_22 [17]),
        .I2(\ex_reg2_reg[10]_i_14_0 ),
        .I3(\regs_reg[10]_21 [17]),
        .I4(\ex_reg2_reg[10]_i_14_1 ),
        .I5(\regs_reg[11]_20 [17]),
        .O(\ex_reg2[17]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[17]_i_13 
       (.I0(\regs_reg[4]_27 [17]),
        .I1(\regs_reg[5]_26 [17]),
        .I2(\ex_reg2_reg[10]_i_14_0 ),
        .I3(\regs_reg[6]_25 [17]),
        .I4(\ex_reg2_reg[10]_i_14_1 ),
        .I5(\regs_reg[7]_24 [17]),
        .O(\ex_reg2[17]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \ex_reg2[17]_i_14 
       (.I0(\regs_reg[1]_30 [17]),
        .I1(\ex_reg2_reg[10]_i_14_0 ),
        .I2(\regs_reg[2]_29 [17]),
        .I3(\ex_reg2_reg[10]_i_14_1 ),
        .I4(\regs_reg[3]_28 [17]),
        .O(\ex_reg2[17]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[17]_i_15 
       (.I0(\regs_reg[28]_3 [17]),
        .I1(\regs_reg[29]_2 [17]),
        .I2(\ex_reg2_reg[10]_i_14_0 ),
        .I3(\regs_reg[30]_1 [17]),
        .I4(\ex_reg2_reg[10]_i_14_1 ),
        .I5(\regs_reg[31]_0 [17]),
        .O(\ex_reg2[17]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[17]_i_16 
       (.I0(\regs_reg[24]_7 [17]),
        .I1(\regs_reg[25]_6 [17]),
        .I2(\ex_reg2_reg[10]_i_14_0 ),
        .I3(\regs_reg[26]_5 [17]),
        .I4(\ex_reg2_reg[10]_i_14_1 ),
        .I5(\regs_reg[27]_4 [17]),
        .O(\ex_reg2[17]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[17]_i_17 
       (.I0(\regs_reg[20]_11 [17]),
        .I1(\regs_reg[21]_10 [17]),
        .I2(\ex_reg2_reg[10]_i_14_0 ),
        .I3(\regs_reg[22]_9 [17]),
        .I4(\ex_reg2_reg[10]_i_14_1 ),
        .I5(\regs_reg[23]_8 [17]),
        .O(\ex_reg2[17]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[17]_i_18 
       (.I0(\regs_reg[16]_15 [17]),
        .I1(\regs_reg[17]_14 [17]),
        .I2(\ex_reg2_reg[10]_i_14_0 ),
        .I3(\regs_reg[18]_13 [17]),
        .I4(\ex_reg2_reg[10]_i_14_1 ),
        .I5(\regs_reg[19]_12 [17]),
        .O(\ex_reg2[17]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[18]_i_11 
       (.I0(\regs_reg[12]_19 [18]),
        .I1(\regs_reg[13]_18 [18]),
        .I2(\ex_reg2_reg[10]_i_14_0 ),
        .I3(\regs_reg[14]_17 [18]),
        .I4(\ex_reg2_reg[10]_i_14_1 ),
        .I5(\regs_reg[15]_16 [18]),
        .O(\ex_reg2[18]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[18]_i_12 
       (.I0(\regs_reg[8]_23 [18]),
        .I1(\regs_reg[9]_22 [18]),
        .I2(\ex_reg2_reg[10]_i_14_0 ),
        .I3(\regs_reg[10]_21 [18]),
        .I4(\ex_reg2_reg[10]_i_14_1 ),
        .I5(\regs_reg[11]_20 [18]),
        .O(\ex_reg2[18]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[18]_i_13 
       (.I0(\regs_reg[4]_27 [18]),
        .I1(\regs_reg[5]_26 [18]),
        .I2(\ex_reg2_reg[10]_i_14_0 ),
        .I3(\regs_reg[6]_25 [18]),
        .I4(\ex_reg2_reg[10]_i_14_1 ),
        .I5(\regs_reg[7]_24 [18]),
        .O(\ex_reg2[18]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \ex_reg2[18]_i_14 
       (.I0(\regs_reg[1]_30 [18]),
        .I1(\ex_reg2_reg[10]_i_14_0 ),
        .I2(\regs_reg[2]_29 [18]),
        .I3(\ex_reg2_reg[10]_i_14_1 ),
        .I4(\regs_reg[3]_28 [18]),
        .O(\ex_reg2[18]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[18]_i_15 
       (.I0(\regs_reg[28]_3 [18]),
        .I1(\regs_reg[29]_2 [18]),
        .I2(\ex_reg2_reg[10]_i_14_0 ),
        .I3(\regs_reg[30]_1 [18]),
        .I4(\ex_reg2_reg[10]_i_14_1 ),
        .I5(\regs_reg[31]_0 [18]),
        .O(\ex_reg2[18]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[18]_i_16 
       (.I0(\regs_reg[24]_7 [18]),
        .I1(\regs_reg[25]_6 [18]),
        .I2(\ex_reg2_reg[10]_i_14_0 ),
        .I3(\regs_reg[26]_5 [18]),
        .I4(\ex_reg2_reg[10]_i_14_1 ),
        .I5(\regs_reg[27]_4 [18]),
        .O(\ex_reg2[18]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[18]_i_17 
       (.I0(\regs_reg[20]_11 [18]),
        .I1(\regs_reg[21]_10 [18]),
        .I2(\ex_reg2_reg[10]_i_14_0 ),
        .I3(\regs_reg[22]_9 [18]),
        .I4(\ex_reg2_reg[10]_i_14_1 ),
        .I5(\regs_reg[23]_8 [18]),
        .O(\ex_reg2[18]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[18]_i_18 
       (.I0(\regs_reg[16]_15 [18]),
        .I1(\regs_reg[17]_14 [18]),
        .I2(\ex_reg2_reg[10]_i_14_0 ),
        .I3(\regs_reg[18]_13 [18]),
        .I4(\ex_reg2_reg[10]_i_14_1 ),
        .I5(\regs_reg[19]_12 [18]),
        .O(\ex_reg2[18]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[19]_i_11 
       (.I0(\regs_reg[12]_19 [19]),
        .I1(\regs_reg[13]_18 [19]),
        .I2(\ex_reg2_reg[10]_i_14_0 ),
        .I3(\regs_reg[14]_17 [19]),
        .I4(\ex_reg2_reg[10]_i_14_1 ),
        .I5(\regs_reg[15]_16 [19]),
        .O(\ex_reg2[19]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[19]_i_12 
       (.I0(\regs_reg[8]_23 [19]),
        .I1(\regs_reg[9]_22 [19]),
        .I2(\ex_reg2_reg[10]_i_14_0 ),
        .I3(\regs_reg[10]_21 [19]),
        .I4(\ex_reg2_reg[10]_i_14_1 ),
        .I5(\regs_reg[11]_20 [19]),
        .O(\ex_reg2[19]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[19]_i_13 
       (.I0(\regs_reg[4]_27 [19]),
        .I1(\regs_reg[5]_26 [19]),
        .I2(\ex_reg2_reg[10]_i_14_0 ),
        .I3(\regs_reg[6]_25 [19]),
        .I4(\ex_reg2_reg[10]_i_14_1 ),
        .I5(\regs_reg[7]_24 [19]),
        .O(\ex_reg2[19]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \ex_reg2[19]_i_14 
       (.I0(\regs_reg[1]_30 [19]),
        .I1(\ex_reg2_reg[10]_i_14_0 ),
        .I2(\regs_reg[2]_29 [19]),
        .I3(\ex_reg2_reg[10]_i_14_1 ),
        .I4(\regs_reg[3]_28 [19]),
        .O(\ex_reg2[19]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[19]_i_15 
       (.I0(\regs_reg[28]_3 [19]),
        .I1(\regs_reg[29]_2 [19]),
        .I2(\ex_reg2_reg[10]_i_14_0 ),
        .I3(\regs_reg[30]_1 [19]),
        .I4(\ex_reg2_reg[10]_i_14_1 ),
        .I5(\regs_reg[31]_0 [19]),
        .O(\ex_reg2[19]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[19]_i_16 
       (.I0(\regs_reg[24]_7 [19]),
        .I1(\regs_reg[25]_6 [19]),
        .I2(\ex_reg2_reg[10]_i_14_0 ),
        .I3(\regs_reg[26]_5 [19]),
        .I4(\ex_reg2_reg[10]_i_14_1 ),
        .I5(\regs_reg[27]_4 [19]),
        .O(\ex_reg2[19]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[19]_i_17 
       (.I0(\regs_reg[20]_11 [19]),
        .I1(\regs_reg[21]_10 [19]),
        .I2(\ex_reg2_reg[10]_i_14_0 ),
        .I3(\regs_reg[22]_9 [19]),
        .I4(\ex_reg2_reg[10]_i_14_1 ),
        .I5(\regs_reg[23]_8 [19]),
        .O(\ex_reg2[19]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[19]_i_18 
       (.I0(\regs_reg[16]_15 [19]),
        .I1(\regs_reg[17]_14 [19]),
        .I2(\ex_reg2_reg[10]_i_14_0 ),
        .I3(\regs_reg[18]_13 [19]),
        .I4(\ex_reg2_reg[10]_i_14_1 ),
        .I5(\regs_reg[19]_12 [19]),
        .O(\ex_reg2[19]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[1]_i_10 
       (.I0(\regs_reg[12]_19 [1]),
        .I1(\regs_reg[13]_18 [1]),
        .I2(\ex_reg2_reg[0]_i_8_0 ),
        .I3(\regs_reg[14]_17 [1]),
        .I4(\ex_reg2_reg[0]_i_8_1 ),
        .I5(\regs_reg[15]_16 [1]),
        .O(\ex_reg2[1]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[1]_i_11 
       (.I0(\regs_reg[8]_23 [1]),
        .I1(\regs_reg[9]_22 [1]),
        .I2(\ex_reg2_reg[0]_i_8_0 ),
        .I3(\regs_reg[10]_21 [1]),
        .I4(\ex_reg2_reg[0]_i_8_1 ),
        .I5(\regs_reg[11]_20 [1]),
        .O(\ex_reg2[1]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[1]_i_12 
       (.I0(\regs_reg[4]_27 [1]),
        .I1(\regs_reg[5]_26 [1]),
        .I2(\ex_reg2_reg[0]_i_8_0 ),
        .I3(\regs_reg[6]_25 [1]),
        .I4(\ex_reg2_reg[0]_i_8_1 ),
        .I5(\regs_reg[7]_24 [1]),
        .O(\ex_reg2[1]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \ex_reg2[1]_i_13 
       (.I0(\regs_reg[1]_30 [1]),
        .I1(\ex_reg2_reg[0]_i_8_0 ),
        .I2(\regs_reg[2]_29 [1]),
        .I3(\ex_reg2_reg[0]_i_8_1 ),
        .I4(\regs_reg[3]_28 [1]),
        .O(\ex_reg2[1]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[1]_i_14 
       (.I0(\regs_reg[28]_3 [1]),
        .I1(\regs_reg[29]_2 [1]),
        .I2(\ex_reg2_reg[0]_i_8_0 ),
        .I3(\regs_reg[30]_1 [1]),
        .I4(\ex_reg2_reg[0]_i_8_1 ),
        .I5(\regs_reg[31]_0 [1]),
        .O(\ex_reg2[1]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[1]_i_15 
       (.I0(\regs_reg[24]_7 [1]),
        .I1(\regs_reg[25]_6 [1]),
        .I2(\ex_reg2_reg[0]_i_8_0 ),
        .I3(\regs_reg[26]_5 [1]),
        .I4(\ex_reg2_reg[0]_i_8_1 ),
        .I5(\regs_reg[27]_4 [1]),
        .O(\ex_reg2[1]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[1]_i_16 
       (.I0(\regs_reg[20]_11 [1]),
        .I1(\regs_reg[21]_10 [1]),
        .I2(\ex_reg2_reg[0]_i_8_0 ),
        .I3(\regs_reg[22]_9 [1]),
        .I4(\ex_reg2_reg[0]_i_8_1 ),
        .I5(\regs_reg[23]_8 [1]),
        .O(\ex_reg2[1]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[1]_i_17 
       (.I0(\regs_reg[16]_15 [1]),
        .I1(\regs_reg[17]_14 [1]),
        .I2(\ex_reg2_reg[0]_i_8_0 ),
        .I3(\regs_reg[18]_13 [1]),
        .I4(\ex_reg2_reg[0]_i_8_1 ),
        .I5(\regs_reg[19]_12 [1]),
        .O(\ex_reg2[1]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[20]_i_11 
       (.I0(\regs_reg[12]_19 [20]),
        .I1(\regs_reg[13]_18 [20]),
        .I2(\ex_reg2_reg[10]_i_14_0 ),
        .I3(\regs_reg[14]_17 [20]),
        .I4(\ex_reg2_reg[10]_i_14_1 ),
        .I5(\regs_reg[15]_16 [20]),
        .O(\ex_reg2[20]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[20]_i_12 
       (.I0(\regs_reg[8]_23 [20]),
        .I1(\regs_reg[9]_22 [20]),
        .I2(\ex_reg2_reg[10]_i_14_0 ),
        .I3(\regs_reg[10]_21 [20]),
        .I4(\ex_reg2_reg[10]_i_14_1 ),
        .I5(\regs_reg[11]_20 [20]),
        .O(\ex_reg2[20]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[20]_i_13 
       (.I0(\regs_reg[4]_27 [20]),
        .I1(\regs_reg[5]_26 [20]),
        .I2(\ex_reg2_reg[10]_i_14_0 ),
        .I3(\regs_reg[6]_25 [20]),
        .I4(\ex_reg2_reg[10]_i_14_1 ),
        .I5(\regs_reg[7]_24 [20]),
        .O(\ex_reg2[20]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \ex_reg2[20]_i_14 
       (.I0(\regs_reg[1]_30 [20]),
        .I1(\ex_reg2_reg[10]_i_14_0 ),
        .I2(\regs_reg[2]_29 [20]),
        .I3(\ex_reg2_reg[10]_i_14_1 ),
        .I4(\regs_reg[3]_28 [20]),
        .O(\ex_reg2[20]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[20]_i_15 
       (.I0(\regs_reg[28]_3 [20]),
        .I1(\regs_reg[29]_2 [20]),
        .I2(\ex_reg2_reg[10]_i_14_0 ),
        .I3(\regs_reg[30]_1 [20]),
        .I4(\ex_reg2_reg[10]_i_14_1 ),
        .I5(\regs_reg[31]_0 [20]),
        .O(\ex_reg2[20]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[20]_i_16 
       (.I0(\regs_reg[24]_7 [20]),
        .I1(\regs_reg[25]_6 [20]),
        .I2(\ex_reg2_reg[10]_i_14_0 ),
        .I3(\regs_reg[26]_5 [20]),
        .I4(\ex_reg2_reg[10]_i_14_1 ),
        .I5(\regs_reg[27]_4 [20]),
        .O(\ex_reg2[20]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[20]_i_17 
       (.I0(\regs_reg[20]_11 [20]),
        .I1(\regs_reg[21]_10 [20]),
        .I2(\ex_reg2_reg[10]_i_14_0 ),
        .I3(\regs_reg[22]_9 [20]),
        .I4(\ex_reg2_reg[10]_i_14_1 ),
        .I5(\regs_reg[23]_8 [20]),
        .O(\ex_reg2[20]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[20]_i_18 
       (.I0(\regs_reg[16]_15 [20]),
        .I1(\regs_reg[17]_14 [20]),
        .I2(\ex_reg2_reg[10]_i_14_0 ),
        .I3(\regs_reg[18]_13 [20]),
        .I4(\ex_reg2_reg[10]_i_14_1 ),
        .I5(\regs_reg[19]_12 [20]),
        .O(\ex_reg2[20]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[21]_i_11 
       (.I0(\regs_reg[12]_19 [21]),
        .I1(\regs_reg[13]_18 [21]),
        .I2(\ex_reg2_reg[10]_i_14_0 ),
        .I3(\regs_reg[14]_17 [21]),
        .I4(\ex_reg2_reg[10]_i_14_1 ),
        .I5(\regs_reg[15]_16 [21]),
        .O(\ex_reg2[21]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[21]_i_12 
       (.I0(\regs_reg[8]_23 [21]),
        .I1(\regs_reg[9]_22 [21]),
        .I2(\ex_reg2_reg[10]_i_14_0 ),
        .I3(\regs_reg[10]_21 [21]),
        .I4(\ex_reg2_reg[10]_i_14_1 ),
        .I5(\regs_reg[11]_20 [21]),
        .O(\ex_reg2[21]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[21]_i_13 
       (.I0(\regs_reg[4]_27 [21]),
        .I1(\regs_reg[5]_26 [21]),
        .I2(\ex_reg2_reg[21]_i_8_0 ),
        .I3(\regs_reg[6]_25 [21]),
        .I4(\ex_reg2_reg[21]_i_8_1 ),
        .I5(\regs_reg[7]_24 [21]),
        .O(\ex_reg2[21]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \ex_reg2[21]_i_14 
       (.I0(\regs_reg[1]_30 [21]),
        .I1(\ex_reg2_reg[10]_i_14_0 ),
        .I2(\regs_reg[2]_29 [21]),
        .I3(\ex_reg2_reg[10]_i_14_1 ),
        .I4(\regs_reg[3]_28 [21]),
        .O(\ex_reg2[21]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[21]_i_15 
       (.I0(\regs_reg[28]_3 [21]),
        .I1(\regs_reg[29]_2 [21]),
        .I2(\ex_reg2_reg[21]_i_8_0 ),
        .I3(\regs_reg[30]_1 [21]),
        .I4(\ex_reg2_reg[21]_i_8_1 ),
        .I5(\regs_reg[31]_0 [21]),
        .O(\ex_reg2[21]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[21]_i_16 
       (.I0(\regs_reg[24]_7 [21]),
        .I1(\regs_reg[25]_6 [21]),
        .I2(\ex_reg2_reg[21]_i_8_0 ),
        .I3(\regs_reg[26]_5 [21]),
        .I4(\ex_reg2_reg[21]_i_8_1 ),
        .I5(\regs_reg[27]_4 [21]),
        .O(\ex_reg2[21]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[21]_i_17 
       (.I0(\regs_reg[20]_11 [21]),
        .I1(\regs_reg[21]_10 [21]),
        .I2(\ex_reg2_reg[21]_i_8_0 ),
        .I3(\regs_reg[22]_9 [21]),
        .I4(\ex_reg2_reg[21]_i_8_1 ),
        .I5(\regs_reg[23]_8 [21]),
        .O(\ex_reg2[21]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[21]_i_18 
       (.I0(\regs_reg[16]_15 [21]),
        .I1(\regs_reg[17]_14 [21]),
        .I2(\ex_reg2_reg[21]_i_8_0 ),
        .I3(\regs_reg[18]_13 [21]),
        .I4(\ex_reg2_reg[21]_i_8_1 ),
        .I5(\regs_reg[19]_12 [21]),
        .O(\ex_reg2[21]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[22]_i_11 
       (.I0(\regs_reg[12]_19 [22]),
        .I1(\regs_reg[13]_18 [22]),
        .I2(\ex_reg2_reg[21]_i_8_0 ),
        .I3(\regs_reg[14]_17 [22]),
        .I4(\ex_reg2_reg[21]_i_8_1 ),
        .I5(\regs_reg[15]_16 [22]),
        .O(\ex_reg2[22]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[22]_i_12 
       (.I0(\regs_reg[8]_23 [22]),
        .I1(\regs_reg[9]_22 [22]),
        .I2(\ex_reg2_reg[21]_i_8_0 ),
        .I3(\regs_reg[10]_21 [22]),
        .I4(\ex_reg2_reg[21]_i_8_1 ),
        .I5(\regs_reg[11]_20 [22]),
        .O(\ex_reg2[22]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[22]_i_13 
       (.I0(\regs_reg[4]_27 [22]),
        .I1(\regs_reg[5]_26 [22]),
        .I2(\ex_reg2_reg[21]_i_8_0 ),
        .I3(\regs_reg[6]_25 [22]),
        .I4(\ex_reg2_reg[21]_i_8_1 ),
        .I5(\regs_reg[7]_24 [22]),
        .O(\ex_reg2[22]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \ex_reg2[22]_i_14 
       (.I0(\regs_reg[1]_30 [22]),
        .I1(\ex_reg2_reg[21]_i_8_0 ),
        .I2(\regs_reg[2]_29 [22]),
        .I3(\ex_reg2_reg[21]_i_8_1 ),
        .I4(\regs_reg[3]_28 [22]),
        .O(\ex_reg2[22]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[22]_i_15 
       (.I0(\regs_reg[28]_3 [22]),
        .I1(\regs_reg[29]_2 [22]),
        .I2(\ex_reg2_reg[21]_i_8_0 ),
        .I3(\regs_reg[30]_1 [22]),
        .I4(\ex_reg2_reg[21]_i_8_1 ),
        .I5(\regs_reg[31]_0 [22]),
        .O(\ex_reg2[22]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[22]_i_16 
       (.I0(\regs_reg[24]_7 [22]),
        .I1(\regs_reg[25]_6 [22]),
        .I2(\ex_reg2_reg[21]_i_8_0 ),
        .I3(\regs_reg[26]_5 [22]),
        .I4(\ex_reg2_reg[21]_i_8_1 ),
        .I5(\regs_reg[27]_4 [22]),
        .O(\ex_reg2[22]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[22]_i_17 
       (.I0(\regs_reg[20]_11 [22]),
        .I1(\regs_reg[21]_10 [22]),
        .I2(\ex_reg2_reg[21]_i_8_0 ),
        .I3(\regs_reg[22]_9 [22]),
        .I4(\ex_reg2_reg[21]_i_8_1 ),
        .I5(\regs_reg[23]_8 [22]),
        .O(\ex_reg2[22]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[22]_i_18 
       (.I0(\regs_reg[16]_15 [22]),
        .I1(\regs_reg[17]_14 [22]),
        .I2(\ex_reg2_reg[21]_i_8_0 ),
        .I3(\regs_reg[18]_13 [22]),
        .I4(\ex_reg2_reg[21]_i_8_1 ),
        .I5(\regs_reg[19]_12 [22]),
        .O(\ex_reg2[22]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[23]_i_11 
       (.I0(\regs_reg[12]_19 [23]),
        .I1(\regs_reg[13]_18 [23]),
        .I2(\ex_reg2_reg[21]_i_8_0 ),
        .I3(\regs_reg[14]_17 [23]),
        .I4(\ex_reg2_reg[21]_i_8_1 ),
        .I5(\regs_reg[15]_16 [23]),
        .O(\ex_reg2[23]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[23]_i_12 
       (.I0(\regs_reg[8]_23 [23]),
        .I1(\regs_reg[9]_22 [23]),
        .I2(\ex_reg2_reg[21]_i_8_0 ),
        .I3(\regs_reg[10]_21 [23]),
        .I4(\ex_reg2_reg[21]_i_8_1 ),
        .I5(\regs_reg[11]_20 [23]),
        .O(\ex_reg2[23]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[23]_i_13 
       (.I0(\regs_reg[4]_27 [23]),
        .I1(\regs_reg[5]_26 [23]),
        .I2(\ex_reg2_reg[21]_i_8_0 ),
        .I3(\regs_reg[6]_25 [23]),
        .I4(\ex_reg2_reg[21]_i_8_1 ),
        .I5(\regs_reg[7]_24 [23]),
        .O(\ex_reg2[23]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \ex_reg2[23]_i_14 
       (.I0(\regs_reg[1]_30 [23]),
        .I1(\ex_reg2_reg[21]_i_8_0 ),
        .I2(\regs_reg[2]_29 [23]),
        .I3(\ex_reg2_reg[21]_i_8_1 ),
        .I4(\regs_reg[3]_28 [23]),
        .O(\ex_reg2[23]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[23]_i_15 
       (.I0(\regs_reg[28]_3 [23]),
        .I1(\regs_reg[29]_2 [23]),
        .I2(\ex_reg2_reg[21]_i_8_0 ),
        .I3(\regs_reg[30]_1 [23]),
        .I4(\ex_reg2_reg[21]_i_8_1 ),
        .I5(\regs_reg[31]_0 [23]),
        .O(\ex_reg2[23]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[23]_i_16 
       (.I0(\regs_reg[24]_7 [23]),
        .I1(\regs_reg[25]_6 [23]),
        .I2(\ex_reg2_reg[21]_i_8_0 ),
        .I3(\regs_reg[26]_5 [23]),
        .I4(\ex_reg2_reg[21]_i_8_1 ),
        .I5(\regs_reg[27]_4 [23]),
        .O(\ex_reg2[23]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[23]_i_17 
       (.I0(\regs_reg[20]_11 [23]),
        .I1(\regs_reg[21]_10 [23]),
        .I2(\ex_reg2_reg[21]_i_8_0 ),
        .I3(\regs_reg[22]_9 [23]),
        .I4(\ex_reg2_reg[21]_i_8_1 ),
        .I5(\regs_reg[23]_8 [23]),
        .O(\ex_reg2[23]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[23]_i_18 
       (.I0(\regs_reg[16]_15 [23]),
        .I1(\regs_reg[17]_14 [23]),
        .I2(\ex_reg2_reg[21]_i_8_0 ),
        .I3(\regs_reg[18]_13 [23]),
        .I4(\ex_reg2_reg[21]_i_8_1 ),
        .I5(\regs_reg[19]_12 [23]),
        .O(\ex_reg2[23]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[24]_i_11 
       (.I0(\regs_reg[12]_19 [24]),
        .I1(\regs_reg[13]_18 [24]),
        .I2(\ex_reg2_reg[21]_i_8_0 ),
        .I3(\regs_reg[14]_17 [24]),
        .I4(\ex_reg2_reg[21]_i_8_1 ),
        .I5(\regs_reg[15]_16 [24]),
        .O(\ex_reg2[24]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[24]_i_12 
       (.I0(\regs_reg[8]_23 [24]),
        .I1(\regs_reg[9]_22 [24]),
        .I2(\ex_reg2_reg[21]_i_8_0 ),
        .I3(\regs_reg[10]_21 [24]),
        .I4(\ex_reg2_reg[21]_i_8_1 ),
        .I5(\regs_reg[11]_20 [24]),
        .O(\ex_reg2[24]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[24]_i_13 
       (.I0(\regs_reg[4]_27 [24]),
        .I1(\regs_reg[5]_26 [24]),
        .I2(\ex_reg2_reg[21]_i_8_0 ),
        .I3(\regs_reg[6]_25 [24]),
        .I4(\ex_reg2_reg[21]_i_8_1 ),
        .I5(\regs_reg[7]_24 [24]),
        .O(\ex_reg2[24]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \ex_reg2[24]_i_14 
       (.I0(\regs_reg[1]_30 [24]),
        .I1(\ex_reg2_reg[21]_i_8_0 ),
        .I2(\regs_reg[2]_29 [24]),
        .I3(\ex_reg2_reg[21]_i_8_1 ),
        .I4(\regs_reg[3]_28 [24]),
        .O(\ex_reg2[24]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[24]_i_15 
       (.I0(\regs_reg[28]_3 [24]),
        .I1(\regs_reg[29]_2 [24]),
        .I2(\ex_reg2_reg[21]_i_8_0 ),
        .I3(\regs_reg[30]_1 [24]),
        .I4(\ex_reg2_reg[21]_i_8_1 ),
        .I5(\regs_reg[31]_0 [24]),
        .O(\ex_reg2[24]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[24]_i_16 
       (.I0(\regs_reg[24]_7 [24]),
        .I1(\regs_reg[25]_6 [24]),
        .I2(\ex_reg2_reg[21]_i_8_0 ),
        .I3(\regs_reg[26]_5 [24]),
        .I4(\ex_reg2_reg[21]_i_8_1 ),
        .I5(\regs_reg[27]_4 [24]),
        .O(\ex_reg2[24]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[24]_i_17 
       (.I0(\regs_reg[20]_11 [24]),
        .I1(\regs_reg[21]_10 [24]),
        .I2(\ex_reg2_reg[21]_i_8_0 ),
        .I3(\regs_reg[22]_9 [24]),
        .I4(\ex_reg2_reg[21]_i_8_1 ),
        .I5(\regs_reg[23]_8 [24]),
        .O(\ex_reg2[24]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[24]_i_18 
       (.I0(\regs_reg[16]_15 [24]),
        .I1(\regs_reg[17]_14 [24]),
        .I2(\ex_reg2_reg[21]_i_8_0 ),
        .I3(\regs_reg[18]_13 [24]),
        .I4(\ex_reg2_reg[21]_i_8_1 ),
        .I5(\regs_reg[19]_12 [24]),
        .O(\ex_reg2[24]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[25]_i_11 
       (.I0(\regs_reg[12]_19 [25]),
        .I1(\regs_reg[13]_18 [25]),
        .I2(\ex_reg2_reg[21]_i_8_0 ),
        .I3(\regs_reg[14]_17 [25]),
        .I4(\ex_reg2_reg[21]_i_8_1 ),
        .I5(\regs_reg[15]_16 [25]),
        .O(\ex_reg2[25]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[25]_i_12 
       (.I0(\regs_reg[8]_23 [25]),
        .I1(\regs_reg[9]_22 [25]),
        .I2(\ex_reg2_reg[21]_i_8_0 ),
        .I3(\regs_reg[10]_21 [25]),
        .I4(\ex_reg2_reg[21]_i_8_1 ),
        .I5(\regs_reg[11]_20 [25]),
        .O(\ex_reg2[25]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[25]_i_13 
       (.I0(\regs_reg[4]_27 [25]),
        .I1(\regs_reg[5]_26 [25]),
        .I2(\ex_reg2_reg[21]_i_8_0 ),
        .I3(\regs_reg[6]_25 [25]),
        .I4(\ex_reg2_reg[21]_i_8_1 ),
        .I5(\regs_reg[7]_24 [25]),
        .O(\ex_reg2[25]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \ex_reg2[25]_i_14 
       (.I0(\regs_reg[1]_30 [25]),
        .I1(\ex_reg2_reg[21]_i_8_0 ),
        .I2(\regs_reg[2]_29 [25]),
        .I3(\ex_reg2_reg[21]_i_8_1 ),
        .I4(\regs_reg[3]_28 [25]),
        .O(\ex_reg2[25]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[25]_i_15 
       (.I0(\regs_reg[28]_3 [25]),
        .I1(\regs_reg[29]_2 [25]),
        .I2(\ex_reg2_reg[21]_i_8_0 ),
        .I3(\regs_reg[30]_1 [25]),
        .I4(\ex_reg2_reg[21]_i_8_1 ),
        .I5(\regs_reg[31]_0 [25]),
        .O(\ex_reg2[25]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[25]_i_16 
       (.I0(\regs_reg[24]_7 [25]),
        .I1(\regs_reg[25]_6 [25]),
        .I2(\ex_reg2_reg[21]_i_8_0 ),
        .I3(\regs_reg[26]_5 [25]),
        .I4(\ex_reg2_reg[21]_i_8_1 ),
        .I5(\regs_reg[27]_4 [25]),
        .O(\ex_reg2[25]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[25]_i_17 
       (.I0(\regs_reg[20]_11 [25]),
        .I1(\regs_reg[21]_10 [25]),
        .I2(\ex_reg2_reg[21]_i_8_0 ),
        .I3(\regs_reg[22]_9 [25]),
        .I4(\ex_reg2_reg[21]_i_8_1 ),
        .I5(\regs_reg[23]_8 [25]),
        .O(\ex_reg2[25]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[25]_i_18 
       (.I0(\regs_reg[16]_15 [25]),
        .I1(\regs_reg[17]_14 [25]),
        .I2(\ex_reg2_reg[21]_i_8_0 ),
        .I3(\regs_reg[18]_13 [25]),
        .I4(\ex_reg2_reg[21]_i_8_1 ),
        .I5(\regs_reg[19]_12 [25]),
        .O(\ex_reg2[25]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[26]_i_11 
       (.I0(\regs_reg[12]_19 [26]),
        .I1(\regs_reg[13]_18 [26]),
        .I2(\ex_reg2_reg[21]_i_8_0 ),
        .I3(\regs_reg[14]_17 [26]),
        .I4(\ex_reg2_reg[21]_i_8_1 ),
        .I5(\regs_reg[15]_16 [26]),
        .O(\ex_reg2[26]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[26]_i_12 
       (.I0(\regs_reg[8]_23 [26]),
        .I1(\regs_reg[9]_22 [26]),
        .I2(\ex_reg2_reg[21]_i_8_0 ),
        .I3(\regs_reg[10]_21 [26]),
        .I4(\ex_reg2_reg[21]_i_8_1 ),
        .I5(\regs_reg[11]_20 [26]),
        .O(\ex_reg2[26]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[26]_i_13 
       (.I0(\regs_reg[4]_27 [26]),
        .I1(\regs_reg[5]_26 [26]),
        .I2(\ex_reg2_reg[21]_i_8_0 ),
        .I3(\regs_reg[6]_25 [26]),
        .I4(\ex_reg2_reg[21]_i_8_1 ),
        .I5(\regs_reg[7]_24 [26]),
        .O(\ex_reg2[26]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \ex_reg2[26]_i_14 
       (.I0(\regs_reg[1]_30 [26]),
        .I1(\ex_reg2_reg[21]_i_8_0 ),
        .I2(\regs_reg[2]_29 [26]),
        .I3(\ex_reg2_reg[21]_i_8_1 ),
        .I4(\regs_reg[3]_28 [26]),
        .O(\ex_reg2[26]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[26]_i_15 
       (.I0(\regs_reg[28]_3 [26]),
        .I1(\regs_reg[29]_2 [26]),
        .I2(\ex_reg2_reg[21]_i_8_0 ),
        .I3(\regs_reg[30]_1 [26]),
        .I4(\ex_reg2_reg[21]_i_8_1 ),
        .I5(\regs_reg[31]_0 [26]),
        .O(\ex_reg2[26]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[26]_i_16 
       (.I0(\regs_reg[24]_7 [26]),
        .I1(\regs_reg[25]_6 [26]),
        .I2(\ex_reg2_reg[21]_i_8_0 ),
        .I3(\regs_reg[26]_5 [26]),
        .I4(\ex_reg2_reg[21]_i_8_1 ),
        .I5(\regs_reg[27]_4 [26]),
        .O(\ex_reg2[26]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[26]_i_17 
       (.I0(\regs_reg[20]_11 [26]),
        .I1(\regs_reg[21]_10 [26]),
        .I2(\ex_reg2_reg[21]_i_8_0 ),
        .I3(\regs_reg[22]_9 [26]),
        .I4(\ex_reg2_reg[21]_i_8_1 ),
        .I5(\regs_reg[23]_8 [26]),
        .O(\ex_reg2[26]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[26]_i_18 
       (.I0(\regs_reg[16]_15 [26]),
        .I1(\regs_reg[17]_14 [26]),
        .I2(\ex_reg2_reg[21]_i_8_0 ),
        .I3(\regs_reg[18]_13 [26]),
        .I4(\ex_reg2_reg[21]_i_8_1 ),
        .I5(\regs_reg[19]_12 [26]),
        .O(\ex_reg2[26]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[27]_i_11 
       (.I0(\regs_reg[12]_19 [27]),
        .I1(\regs_reg[13]_18 [27]),
        .I2(\ex_reg2_reg[21]_i_8_0 ),
        .I3(\regs_reg[14]_17 [27]),
        .I4(\ex_reg2_reg[21]_i_8_1 ),
        .I5(\regs_reg[15]_16 [27]),
        .O(\ex_reg2[27]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[27]_i_12 
       (.I0(\regs_reg[8]_23 [27]),
        .I1(\regs_reg[9]_22 [27]),
        .I2(\ex_reg2_reg[21]_i_8_0 ),
        .I3(\regs_reg[10]_21 [27]),
        .I4(\ex_reg2_reg[21]_i_8_1 ),
        .I5(\regs_reg[11]_20 [27]),
        .O(\ex_reg2[27]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[27]_i_13 
       (.I0(\regs_reg[4]_27 [27]),
        .I1(\regs_reg[5]_26 [27]),
        .I2(\ex_reg2_reg[21]_i_8_0 ),
        .I3(\regs_reg[6]_25 [27]),
        .I4(\ex_reg2_reg[21]_i_8_1 ),
        .I5(\regs_reg[7]_24 [27]),
        .O(\ex_reg2[27]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \ex_reg2[27]_i_14 
       (.I0(\regs_reg[1]_30 [27]),
        .I1(\ex_reg2_reg[21]_i_8_0 ),
        .I2(\regs_reg[2]_29 [27]),
        .I3(\ex_reg2_reg[21]_i_8_1 ),
        .I4(\regs_reg[3]_28 [27]),
        .O(\ex_reg2[27]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[27]_i_15 
       (.I0(\regs_reg[28]_3 [27]),
        .I1(\regs_reg[29]_2 [27]),
        .I2(\ex_reg2_reg[21]_i_8_0 ),
        .I3(\regs_reg[30]_1 [27]),
        .I4(\ex_reg2_reg[21]_i_8_1 ),
        .I5(\regs_reg[31]_0 [27]),
        .O(\ex_reg2[27]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[27]_i_16 
       (.I0(\regs_reg[24]_7 [27]),
        .I1(\regs_reg[25]_6 [27]),
        .I2(\ex_reg2_reg[21]_i_8_0 ),
        .I3(\regs_reg[26]_5 [27]),
        .I4(\ex_reg2_reg[21]_i_8_1 ),
        .I5(\regs_reg[27]_4 [27]),
        .O(\ex_reg2[27]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[27]_i_17 
       (.I0(\regs_reg[20]_11 [27]),
        .I1(\regs_reg[21]_10 [27]),
        .I2(\ex_reg2_reg[21]_i_8_0 ),
        .I3(\regs_reg[22]_9 [27]),
        .I4(\ex_reg2_reg[21]_i_8_1 ),
        .I5(\regs_reg[23]_8 [27]),
        .O(\ex_reg2[27]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[27]_i_18 
       (.I0(\regs_reg[16]_15 [27]),
        .I1(\regs_reg[17]_14 [27]),
        .I2(\ex_reg2_reg[21]_i_8_0 ),
        .I3(\regs_reg[18]_13 [27]),
        .I4(\ex_reg2_reg[21]_i_8_1 ),
        .I5(\regs_reg[19]_12 [27]),
        .O(\ex_reg2[27]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[28]_i_11 
       (.I0(\regs_reg[12]_19 [28]),
        .I1(\regs_reg[13]_18 [28]),
        .I2(\ex_reg2_reg[21]_i_8_0 ),
        .I3(\regs_reg[14]_17 [28]),
        .I4(\ex_reg2_reg[21]_i_8_1 ),
        .I5(\regs_reg[15]_16 [28]),
        .O(\ex_reg2[28]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[28]_i_12 
       (.I0(\regs_reg[8]_23 [28]),
        .I1(\regs_reg[9]_22 [28]),
        .I2(\ex_reg2_reg[21]_i_8_0 ),
        .I3(\regs_reg[10]_21 [28]),
        .I4(\ex_reg2_reg[21]_i_8_1 ),
        .I5(\regs_reg[11]_20 [28]),
        .O(\ex_reg2[28]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[28]_i_13 
       (.I0(\regs_reg[4]_27 [28]),
        .I1(\regs_reg[5]_26 [28]),
        .I2(\ex_reg2_reg[21]_i_8_0 ),
        .I3(\regs_reg[6]_25 [28]),
        .I4(\ex_reg2_reg[21]_i_8_1 ),
        .I5(\regs_reg[7]_24 [28]),
        .O(\ex_reg2[28]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \ex_reg2[28]_i_14 
       (.I0(\regs_reg[1]_30 [28]),
        .I1(\ex_reg2_reg[21]_i_8_0 ),
        .I2(\regs_reg[2]_29 [28]),
        .I3(\ex_reg2_reg[21]_i_8_1 ),
        .I4(\regs_reg[3]_28 [28]),
        .O(\ex_reg2[28]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[28]_i_15 
       (.I0(\regs_reg[28]_3 [28]),
        .I1(\regs_reg[29]_2 [28]),
        .I2(\ex_reg2_reg[21]_i_8_0 ),
        .I3(\regs_reg[30]_1 [28]),
        .I4(\ex_reg2_reg[21]_i_8_1 ),
        .I5(\regs_reg[31]_0 [28]),
        .O(\ex_reg2[28]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[28]_i_16 
       (.I0(\regs_reg[24]_7 [28]),
        .I1(\regs_reg[25]_6 [28]),
        .I2(\ex_reg2_reg[21]_i_8_0 ),
        .I3(\regs_reg[26]_5 [28]),
        .I4(\ex_reg2_reg[21]_i_8_1 ),
        .I5(\regs_reg[27]_4 [28]),
        .O(\ex_reg2[28]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[28]_i_17 
       (.I0(\regs_reg[20]_11 [28]),
        .I1(\regs_reg[21]_10 [28]),
        .I2(\ex_reg2_reg[21]_i_8_0 ),
        .I3(\regs_reg[22]_9 [28]),
        .I4(\ex_reg2_reg[21]_i_8_1 ),
        .I5(\regs_reg[23]_8 [28]),
        .O(\ex_reg2[28]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[28]_i_18 
       (.I0(\regs_reg[16]_15 [28]),
        .I1(\regs_reg[17]_14 [28]),
        .I2(\ex_reg2_reg[21]_i_8_0 ),
        .I3(\regs_reg[18]_13 [28]),
        .I4(\ex_reg2_reg[21]_i_8_1 ),
        .I5(\regs_reg[19]_12 [28]),
        .O(\ex_reg2[28]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[29]_i_11 
       (.I0(\regs_reg[12]_19 [29]),
        .I1(\regs_reg[13]_18 [29]),
        .I2(\ex_reg2_reg[21]_i_8_0 ),
        .I3(\regs_reg[14]_17 [29]),
        .I4(\ex_reg2_reg[21]_i_8_1 ),
        .I5(\regs_reg[15]_16 [29]),
        .O(\ex_reg2[29]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[29]_i_12 
       (.I0(\regs_reg[8]_23 [29]),
        .I1(\regs_reg[9]_22 [29]),
        .I2(\ex_reg2_reg[21]_i_8_0 ),
        .I3(\regs_reg[10]_21 [29]),
        .I4(\ex_reg2_reg[21]_i_8_1 ),
        .I5(\regs_reg[11]_20 [29]),
        .O(\ex_reg2[29]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[29]_i_13 
       (.I0(\regs_reg[4]_27 [29]),
        .I1(\regs_reg[5]_26 [29]),
        .I2(\ex_reg2_reg[21]_i_8_0 ),
        .I3(\regs_reg[6]_25 [29]),
        .I4(\ex_reg2_reg[21]_i_8_1 ),
        .I5(\regs_reg[7]_24 [29]),
        .O(\ex_reg2[29]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \ex_reg2[29]_i_14 
       (.I0(\regs_reg[1]_30 [29]),
        .I1(\ex_reg2_reg[21]_i_8_0 ),
        .I2(\regs_reg[2]_29 [29]),
        .I3(\ex_reg2_reg[21]_i_8_1 ),
        .I4(\regs_reg[3]_28 [29]),
        .O(\ex_reg2[29]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[29]_i_15 
       (.I0(\regs_reg[28]_3 [29]),
        .I1(\regs_reg[29]_2 [29]),
        .I2(\ex_reg2_reg[21]_i_8_0 ),
        .I3(\regs_reg[30]_1 [29]),
        .I4(\ex_reg2_reg[21]_i_8_1 ),
        .I5(\regs_reg[31]_0 [29]),
        .O(\ex_reg2[29]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[29]_i_16 
       (.I0(\regs_reg[24]_7 [29]),
        .I1(\regs_reg[25]_6 [29]),
        .I2(\ex_reg2_reg[21]_i_8_0 ),
        .I3(\regs_reg[26]_5 [29]),
        .I4(\ex_reg2_reg[21]_i_8_1 ),
        .I5(\regs_reg[27]_4 [29]),
        .O(\ex_reg2[29]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[29]_i_17 
       (.I0(\regs_reg[20]_11 [29]),
        .I1(\regs_reg[21]_10 [29]),
        .I2(\ex_reg2_reg[21]_i_8_0 ),
        .I3(\regs_reg[22]_9 [29]),
        .I4(\ex_reg2_reg[21]_i_8_1 ),
        .I5(\regs_reg[23]_8 [29]),
        .O(\ex_reg2[29]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[29]_i_18 
       (.I0(\regs_reg[16]_15 [29]),
        .I1(\regs_reg[17]_14 [29]),
        .I2(\ex_reg2_reg[21]_i_8_0 ),
        .I3(\regs_reg[18]_13 [29]),
        .I4(\ex_reg2_reg[21]_i_8_1 ),
        .I5(\regs_reg[19]_12 [29]),
        .O(\ex_reg2[29]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[2]_i_10 
       (.I0(\regs_reg[12]_19 [2]),
        .I1(\regs_reg[13]_18 [2]),
        .I2(\ex_reg2_reg[0]_i_8_0 ),
        .I3(\regs_reg[14]_17 [2]),
        .I4(\ex_reg2_reg[0]_i_8_1 ),
        .I5(\regs_reg[15]_16 [2]),
        .O(\ex_reg2[2]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[2]_i_11 
       (.I0(\regs_reg[8]_23 [2]),
        .I1(\regs_reg[9]_22 [2]),
        .I2(\ex_reg2_reg[0]_i_8_0 ),
        .I3(\regs_reg[10]_21 [2]),
        .I4(\ex_reg2_reg[0]_i_8_1 ),
        .I5(\regs_reg[11]_20 [2]),
        .O(\ex_reg2[2]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[2]_i_12 
       (.I0(\regs_reg[4]_27 [2]),
        .I1(\regs_reg[5]_26 [2]),
        .I2(\ex_reg2_reg[0]_i_8_0 ),
        .I3(\regs_reg[6]_25 [2]),
        .I4(\ex_reg2_reg[0]_i_8_1 ),
        .I5(\regs_reg[7]_24 [2]),
        .O(\ex_reg2[2]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \ex_reg2[2]_i_13 
       (.I0(\regs_reg[1]_30 [2]),
        .I1(\ex_reg2_reg[0]_i_8_0 ),
        .I2(\regs_reg[2]_29 [2]),
        .I3(\ex_reg2_reg[0]_i_8_1 ),
        .I4(\regs_reg[3]_28 [2]),
        .O(\ex_reg2[2]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[2]_i_14 
       (.I0(\regs_reg[28]_3 [2]),
        .I1(\regs_reg[29]_2 [2]),
        .I2(\ex_reg2_reg[0]_i_8_0 ),
        .I3(\regs_reg[30]_1 [2]),
        .I4(\ex_reg2_reg[0]_i_8_1 ),
        .I5(\regs_reg[31]_0 [2]),
        .O(\ex_reg2[2]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[2]_i_15 
       (.I0(\regs_reg[24]_7 [2]),
        .I1(\regs_reg[25]_6 [2]),
        .I2(\ex_reg2_reg[0]_i_8_0 ),
        .I3(\regs_reg[26]_5 [2]),
        .I4(\ex_reg2_reg[0]_i_8_1 ),
        .I5(\regs_reg[27]_4 [2]),
        .O(\ex_reg2[2]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[2]_i_16 
       (.I0(\regs_reg[20]_11 [2]),
        .I1(\regs_reg[21]_10 [2]),
        .I2(\ex_reg2_reg[0]_i_8_0 ),
        .I3(\regs_reg[22]_9 [2]),
        .I4(\ex_reg2_reg[0]_i_8_1 ),
        .I5(\regs_reg[23]_8 [2]),
        .O(\ex_reg2[2]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[2]_i_17 
       (.I0(\regs_reg[16]_15 [2]),
        .I1(\regs_reg[17]_14 [2]),
        .I2(\ex_reg2_reg[0]_i_8_0 ),
        .I3(\regs_reg[18]_13 [2]),
        .I4(\ex_reg2_reg[0]_i_8_1 ),
        .I5(\regs_reg[19]_12 [2]),
        .O(\ex_reg2[2]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[30]_i_13 
       (.I0(\regs_reg[12]_19 [30]),
        .I1(\regs_reg[13]_18 [30]),
        .I2(\ex_reg2_reg[21]_i_8_0 ),
        .I3(\regs_reg[14]_17 [30]),
        .I4(\ex_reg2_reg[21]_i_8_1 ),
        .I5(\regs_reg[15]_16 [30]),
        .O(\ex_reg2[30]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[30]_i_14 
       (.I0(\regs_reg[8]_23 [30]),
        .I1(\regs_reg[9]_22 [30]),
        .I2(\ex_reg2_reg[21]_i_8_0 ),
        .I3(\regs_reg[10]_21 [30]),
        .I4(\ex_reg2_reg[21]_i_8_1 ),
        .I5(\regs_reg[11]_20 [30]),
        .O(\ex_reg2[30]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[30]_i_15 
       (.I0(\regs_reg[4]_27 [30]),
        .I1(\regs_reg[5]_26 [30]),
        .I2(\ex_reg2_reg[21]_i_8_0 ),
        .I3(\regs_reg[6]_25 [30]),
        .I4(\ex_reg2_reg[21]_i_8_1 ),
        .I5(\regs_reg[7]_24 [30]),
        .O(\ex_reg2[30]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \ex_reg2[30]_i_16 
       (.I0(\regs_reg[1]_30 [30]),
        .I1(\ex_reg2_reg[21]_i_8_0 ),
        .I2(\regs_reg[2]_29 [30]),
        .I3(\ex_reg2_reg[21]_i_8_1 ),
        .I4(\regs_reg[3]_28 [30]),
        .O(\ex_reg2[30]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[30]_i_17 
       (.I0(\regs_reg[28]_3 [30]),
        .I1(\regs_reg[29]_2 [30]),
        .I2(\ex_reg2_reg[21]_i_8_0 ),
        .I3(\regs_reg[30]_1 [30]),
        .I4(\ex_reg2_reg[21]_i_8_1 ),
        .I5(\regs_reg[31]_0 [30]),
        .O(\ex_reg2[30]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[30]_i_18 
       (.I0(\regs_reg[24]_7 [30]),
        .I1(\regs_reg[25]_6 [30]),
        .I2(\ex_reg2_reg[21]_i_8_0 ),
        .I3(\regs_reg[26]_5 [30]),
        .I4(\ex_reg2_reg[21]_i_8_1 ),
        .I5(\regs_reg[27]_4 [30]),
        .O(\ex_reg2[30]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[30]_i_19 
       (.I0(\regs_reg[20]_11 [30]),
        .I1(\regs_reg[21]_10 [30]),
        .I2(\ex_reg2_reg[21]_i_8_0 ),
        .I3(\regs_reg[22]_9 [30]),
        .I4(\ex_reg2_reg[21]_i_8_1 ),
        .I5(\regs_reg[23]_8 [30]),
        .O(\ex_reg2[30]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[30]_i_20 
       (.I0(\regs_reg[16]_15 [30]),
        .I1(\regs_reg[17]_14 [30]),
        .I2(\ex_reg2_reg[21]_i_8_0 ),
        .I3(\regs_reg[18]_13 [30]),
        .I4(\ex_reg2_reg[21]_i_8_1 ),
        .I5(\regs_reg[19]_12 [30]),
        .O(\ex_reg2[30]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[31]_i_30 
       (.I0(\regs_reg[12]_19 [31]),
        .I1(\regs_reg[13]_18 [31]),
        .I2(\ex_reg2_reg[21]_i_8_0 ),
        .I3(\regs_reg[14]_17 [31]),
        .I4(\ex_reg2_reg[21]_i_8_1 ),
        .I5(\regs_reg[15]_16 [31]),
        .O(\ex_reg2[31]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[31]_i_31 
       (.I0(\regs_reg[8]_23 [31]),
        .I1(\regs_reg[9]_22 [31]),
        .I2(\ex_reg2_reg[21]_i_8_0 ),
        .I3(\regs_reg[10]_21 [31]),
        .I4(\ex_reg2_reg[21]_i_8_1 ),
        .I5(\regs_reg[11]_20 [31]),
        .O(\ex_reg2[31]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[31]_i_32 
       (.I0(\regs_reg[4]_27 [31]),
        .I1(\regs_reg[5]_26 [31]),
        .I2(\ex_reg2_reg[21]_i_8_0 ),
        .I3(\regs_reg[6]_25 [31]),
        .I4(\ex_reg2_reg[21]_i_8_1 ),
        .I5(\regs_reg[7]_24 [31]),
        .O(\ex_reg2[31]_i_32_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \ex_reg2[31]_i_33 
       (.I0(\regs_reg[1]_30 [31]),
        .I1(\ex_reg2_reg[21]_i_8_0 ),
        .I2(\regs_reg[2]_29 [31]),
        .I3(\ex_reg2_reg[21]_i_8_1 ),
        .I4(\regs_reg[3]_28 [31]),
        .O(\ex_reg2[31]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[31]_i_34 
       (.I0(\regs_reg[28]_3 [31]),
        .I1(\regs_reg[29]_2 [31]),
        .I2(\ex_reg2_reg[21]_i_8_0 ),
        .I3(\regs_reg[30]_1 [31]),
        .I4(\ex_reg2_reg[21]_i_8_1 ),
        .I5(\regs_reg[31]_0 [31]),
        .O(\ex_reg2[31]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[31]_i_35 
       (.I0(\regs_reg[24]_7 [31]),
        .I1(\regs_reg[25]_6 [31]),
        .I2(\ex_reg2_reg[21]_i_8_0 ),
        .I3(\regs_reg[26]_5 [31]),
        .I4(\ex_reg2_reg[21]_i_8_1 ),
        .I5(\regs_reg[27]_4 [31]),
        .O(\ex_reg2[31]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[31]_i_36 
       (.I0(\regs_reg[20]_11 [31]),
        .I1(\regs_reg[21]_10 [31]),
        .I2(\ex_reg2_reg[21]_i_8_0 ),
        .I3(\regs_reg[22]_9 [31]),
        .I4(\ex_reg2_reg[21]_i_8_1 ),
        .I5(\regs_reg[23]_8 [31]),
        .O(\ex_reg2[31]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[31]_i_37 
       (.I0(\regs_reg[16]_15 [31]),
        .I1(\regs_reg[17]_14 [31]),
        .I2(\ex_reg2_reg[21]_i_8_0 ),
        .I3(\regs_reg[18]_13 [31]),
        .I4(\ex_reg2_reg[21]_i_8_1 ),
        .I5(\regs_reg[19]_12 [31]),
        .O(\ex_reg2[31]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[3]_i_10 
       (.I0(\regs_reg[12]_19 [3]),
        .I1(\regs_reg[13]_18 [3]),
        .I2(\ex_reg2_reg[0]_i_8_0 ),
        .I3(\regs_reg[14]_17 [3]),
        .I4(\ex_reg2_reg[0]_i_8_1 ),
        .I5(\regs_reg[15]_16 [3]),
        .O(\ex_reg2[3]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[3]_i_11 
       (.I0(\regs_reg[8]_23 [3]),
        .I1(\regs_reg[9]_22 [3]),
        .I2(\ex_reg2_reg[0]_i_8_0 ),
        .I3(\regs_reg[10]_21 [3]),
        .I4(\ex_reg2_reg[0]_i_8_1 ),
        .I5(\regs_reg[11]_20 [3]),
        .O(\ex_reg2[3]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[3]_i_12 
       (.I0(\regs_reg[4]_27 [3]),
        .I1(\regs_reg[5]_26 [3]),
        .I2(\ex_reg2_reg[0]_i_8_0 ),
        .I3(\regs_reg[6]_25 [3]),
        .I4(\ex_reg2_reg[0]_i_8_1 ),
        .I5(\regs_reg[7]_24 [3]),
        .O(\ex_reg2[3]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \ex_reg2[3]_i_13 
       (.I0(\regs_reg[1]_30 [3]),
        .I1(\ex_reg2_reg[0]_i_8_0 ),
        .I2(\regs_reg[2]_29 [3]),
        .I3(\ex_reg2_reg[0]_i_8_1 ),
        .I4(\regs_reg[3]_28 [3]),
        .O(\ex_reg2[3]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[3]_i_14 
       (.I0(\regs_reg[28]_3 [3]),
        .I1(\regs_reg[29]_2 [3]),
        .I2(\ex_reg2_reg[0]_i_8_0 ),
        .I3(\regs_reg[30]_1 [3]),
        .I4(\ex_reg2_reg[0]_i_8_1 ),
        .I5(\regs_reg[31]_0 [3]),
        .O(\ex_reg2[3]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[3]_i_15 
       (.I0(\regs_reg[24]_7 [3]),
        .I1(\regs_reg[25]_6 [3]),
        .I2(\ex_reg2_reg[0]_i_8_0 ),
        .I3(\regs_reg[26]_5 [3]),
        .I4(\ex_reg2_reg[0]_i_8_1 ),
        .I5(\regs_reg[27]_4 [3]),
        .O(\ex_reg2[3]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[3]_i_16 
       (.I0(\regs_reg[20]_11 [3]),
        .I1(\regs_reg[21]_10 [3]),
        .I2(\ex_reg2_reg[0]_i_8_0 ),
        .I3(\regs_reg[22]_9 [3]),
        .I4(\ex_reg2_reg[0]_i_8_1 ),
        .I5(\regs_reg[23]_8 [3]),
        .O(\ex_reg2[3]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[3]_i_17 
       (.I0(\regs_reg[16]_15 [3]),
        .I1(\regs_reg[17]_14 [3]),
        .I2(\ex_reg2_reg[0]_i_8_0 ),
        .I3(\regs_reg[18]_13 [3]),
        .I4(\ex_reg2_reg[0]_i_8_1 ),
        .I5(\regs_reg[19]_12 [3]),
        .O(\ex_reg2[3]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[4]_i_10 
       (.I0(\regs_reg[12]_19 [4]),
        .I1(\regs_reg[13]_18 [4]),
        .I2(\ex_reg2_reg[0]_i_8_0 ),
        .I3(\regs_reg[14]_17 [4]),
        .I4(\ex_reg2_reg[0]_i_8_1 ),
        .I5(\regs_reg[15]_16 [4]),
        .O(\ex_reg2[4]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[4]_i_11 
       (.I0(\regs_reg[8]_23 [4]),
        .I1(\regs_reg[9]_22 [4]),
        .I2(\ex_reg2_reg[0]_i_8_0 ),
        .I3(\regs_reg[10]_21 [4]),
        .I4(\ex_reg2_reg[0]_i_8_1 ),
        .I5(\regs_reg[11]_20 [4]),
        .O(\ex_reg2[4]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[4]_i_12 
       (.I0(\regs_reg[4]_27 [4]),
        .I1(\regs_reg[5]_26 [4]),
        .I2(\ex_reg2_reg[0]_i_8_0 ),
        .I3(\regs_reg[6]_25 [4]),
        .I4(\ex_reg2_reg[0]_i_8_1 ),
        .I5(\regs_reg[7]_24 [4]),
        .O(\ex_reg2[4]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \ex_reg2[4]_i_13 
       (.I0(\regs_reg[1]_30 [4]),
        .I1(\ex_reg2_reg[0]_i_8_0 ),
        .I2(\regs_reg[2]_29 [4]),
        .I3(\ex_reg2_reg[0]_i_8_1 ),
        .I4(\regs_reg[3]_28 [4]),
        .O(\ex_reg2[4]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[4]_i_14 
       (.I0(\regs_reg[28]_3 [4]),
        .I1(\regs_reg[29]_2 [4]),
        .I2(\ex_reg2_reg[0]_i_8_0 ),
        .I3(\regs_reg[30]_1 [4]),
        .I4(\ex_reg2_reg[0]_i_8_1 ),
        .I5(\regs_reg[31]_0 [4]),
        .O(\ex_reg2[4]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[4]_i_15 
       (.I0(\regs_reg[24]_7 [4]),
        .I1(\regs_reg[25]_6 [4]),
        .I2(\ex_reg2_reg[0]_i_8_0 ),
        .I3(\regs_reg[26]_5 [4]),
        .I4(\ex_reg2_reg[0]_i_8_1 ),
        .I5(\regs_reg[27]_4 [4]),
        .O(\ex_reg2[4]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[4]_i_16 
       (.I0(\regs_reg[20]_11 [4]),
        .I1(\regs_reg[21]_10 [4]),
        .I2(\ex_reg2_reg[0]_i_8_0 ),
        .I3(\regs_reg[22]_9 [4]),
        .I4(\ex_reg2_reg[0]_i_8_1 ),
        .I5(\regs_reg[23]_8 [4]),
        .O(\ex_reg2[4]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[4]_i_17 
       (.I0(\regs_reg[16]_15 [4]),
        .I1(\regs_reg[17]_14 [4]),
        .I2(\ex_reg2_reg[0]_i_8_0 ),
        .I3(\regs_reg[18]_13 [4]),
        .I4(\ex_reg2_reg[0]_i_8_1 ),
        .I5(\regs_reg[19]_12 [4]),
        .O(\ex_reg2[4]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[5]_i_11 
       (.I0(\regs_reg[12]_19 [5]),
        .I1(\regs_reg[13]_18 [5]),
        .I2(\ex_reg2_reg[0]_i_8_0 ),
        .I3(\regs_reg[14]_17 [5]),
        .I4(\ex_reg2_reg[0]_i_8_1 ),
        .I5(\regs_reg[15]_16 [5]),
        .O(\ex_reg2[5]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[5]_i_12 
       (.I0(\regs_reg[8]_23 [5]),
        .I1(\regs_reg[9]_22 [5]),
        .I2(\ex_reg2_reg[0]_i_8_0 ),
        .I3(\regs_reg[10]_21 [5]),
        .I4(\ex_reg2_reg[0]_i_8_1 ),
        .I5(\regs_reg[11]_20 [5]),
        .O(\ex_reg2[5]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[5]_i_13 
       (.I0(\regs_reg[4]_27 [5]),
        .I1(\regs_reg[5]_26 [5]),
        .I2(\ex_reg2_reg[0]_i_8_0 ),
        .I3(\regs_reg[6]_25 [5]),
        .I4(\ex_reg2_reg[0]_i_8_1 ),
        .I5(\regs_reg[7]_24 [5]),
        .O(\ex_reg2[5]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \ex_reg2[5]_i_14 
       (.I0(\regs_reg[1]_30 [5]),
        .I1(\ex_reg2_reg[0]_i_8_0 ),
        .I2(\regs_reg[2]_29 [5]),
        .I3(\ex_reg2_reg[0]_i_8_1 ),
        .I4(\regs_reg[3]_28 [5]),
        .O(\ex_reg2[5]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[5]_i_15 
       (.I0(\regs_reg[28]_3 [5]),
        .I1(\regs_reg[29]_2 [5]),
        .I2(\ex_reg2_reg[0]_i_8_0 ),
        .I3(\regs_reg[30]_1 [5]),
        .I4(\ex_reg2_reg[0]_i_8_1 ),
        .I5(\regs_reg[31]_0 [5]),
        .O(\ex_reg2[5]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[5]_i_16 
       (.I0(\regs_reg[24]_7 [5]),
        .I1(\regs_reg[25]_6 [5]),
        .I2(\ex_reg2_reg[0]_i_8_0 ),
        .I3(\regs_reg[26]_5 [5]),
        .I4(\ex_reg2_reg[0]_i_8_1 ),
        .I5(\regs_reg[27]_4 [5]),
        .O(\ex_reg2[5]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[5]_i_17 
       (.I0(\regs_reg[20]_11 [5]),
        .I1(\regs_reg[21]_10 [5]),
        .I2(\ex_reg2_reg[0]_i_8_0 ),
        .I3(\regs_reg[22]_9 [5]),
        .I4(\ex_reg2_reg[0]_i_8_1 ),
        .I5(\regs_reg[23]_8 [5]),
        .O(\ex_reg2[5]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[5]_i_18 
       (.I0(\regs_reg[16]_15 [5]),
        .I1(\regs_reg[17]_14 [5]),
        .I2(\ex_reg2_reg[0]_i_8_0 ),
        .I3(\regs_reg[18]_13 [5]),
        .I4(\ex_reg2_reg[0]_i_8_1 ),
        .I5(\regs_reg[19]_12 [5]),
        .O(\ex_reg2[5]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[6]_i_11 
       (.I0(\regs_reg[12]_19 [6]),
        .I1(\regs_reg[13]_18 [6]),
        .I2(\ex_reg2_reg[0]_i_8_0 ),
        .I3(\regs_reg[14]_17 [6]),
        .I4(\ex_reg2_reg[0]_i_8_1 ),
        .I5(\regs_reg[15]_16 [6]),
        .O(\ex_reg2[6]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[6]_i_12 
       (.I0(\regs_reg[8]_23 [6]),
        .I1(\regs_reg[9]_22 [6]),
        .I2(\ex_reg2_reg[0]_i_8_0 ),
        .I3(\regs_reg[10]_21 [6]),
        .I4(\ex_reg2_reg[0]_i_8_1 ),
        .I5(\regs_reg[11]_20 [6]),
        .O(\ex_reg2[6]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[6]_i_13 
       (.I0(\regs_reg[4]_27 [6]),
        .I1(\regs_reg[5]_26 [6]),
        .I2(\ex_reg2_reg[0]_i_8_0 ),
        .I3(\regs_reg[6]_25 [6]),
        .I4(\ex_reg2_reg[0]_i_8_1 ),
        .I5(\regs_reg[7]_24 [6]),
        .O(\ex_reg2[6]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \ex_reg2[6]_i_14 
       (.I0(\regs_reg[1]_30 [6]),
        .I1(\ex_reg2_reg[0]_i_8_0 ),
        .I2(\regs_reg[2]_29 [6]),
        .I3(\ex_reg2_reg[0]_i_8_1 ),
        .I4(\regs_reg[3]_28 [6]),
        .O(\ex_reg2[6]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[6]_i_15 
       (.I0(\regs_reg[28]_3 [6]),
        .I1(\regs_reg[29]_2 [6]),
        .I2(\ex_reg2_reg[0]_i_8_0 ),
        .I3(\regs_reg[30]_1 [6]),
        .I4(\ex_reg2_reg[0]_i_8_1 ),
        .I5(\regs_reg[31]_0 [6]),
        .O(\ex_reg2[6]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[6]_i_16 
       (.I0(\regs_reg[24]_7 [6]),
        .I1(\regs_reg[25]_6 [6]),
        .I2(\ex_reg2_reg[0]_i_8_0 ),
        .I3(\regs_reg[26]_5 [6]),
        .I4(\ex_reg2_reg[0]_i_8_1 ),
        .I5(\regs_reg[27]_4 [6]),
        .O(\ex_reg2[6]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[6]_i_17 
       (.I0(\regs_reg[20]_11 [6]),
        .I1(\regs_reg[21]_10 [6]),
        .I2(\ex_reg2_reg[0]_i_8_0 ),
        .I3(\regs_reg[22]_9 [6]),
        .I4(\ex_reg2_reg[0]_i_8_1 ),
        .I5(\regs_reg[23]_8 [6]),
        .O(\ex_reg2[6]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[6]_i_18 
       (.I0(\regs_reg[16]_15 [6]),
        .I1(\regs_reg[17]_14 [6]),
        .I2(\ex_reg2_reg[0]_i_8_0 ),
        .I3(\regs_reg[18]_13 [6]),
        .I4(\ex_reg2_reg[0]_i_8_1 ),
        .I5(\regs_reg[19]_12 [6]),
        .O(\ex_reg2[6]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[7]_i_12 
       (.I0(\regs_reg[12]_19 [7]),
        .I1(\regs_reg[13]_18 [7]),
        .I2(\ex_reg2_reg[0]_i_8_0 ),
        .I3(\regs_reg[14]_17 [7]),
        .I4(\ex_reg2_reg[0]_i_8_1 ),
        .I5(\regs_reg[15]_16 [7]),
        .O(\ex_reg2[7]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[7]_i_13 
       (.I0(\regs_reg[8]_23 [7]),
        .I1(\regs_reg[9]_22 [7]),
        .I2(\ex_reg2_reg[0]_i_8_0 ),
        .I3(\regs_reg[10]_21 [7]),
        .I4(\ex_reg2_reg[0]_i_8_1 ),
        .I5(\regs_reg[11]_20 [7]),
        .O(\ex_reg2[7]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[7]_i_14 
       (.I0(\regs_reg[4]_27 [7]),
        .I1(\regs_reg[5]_26 [7]),
        .I2(\ex_reg2_reg[0]_i_8_0 ),
        .I3(\regs_reg[6]_25 [7]),
        .I4(\ex_reg2_reg[0]_i_8_1 ),
        .I5(\regs_reg[7]_24 [7]),
        .O(\ex_reg2[7]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \ex_reg2[7]_i_15 
       (.I0(\regs_reg[1]_30 [7]),
        .I1(\ex_reg2_reg[0]_i_8_0 ),
        .I2(\regs_reg[2]_29 [7]),
        .I3(\ex_reg2_reg[0]_i_8_1 ),
        .I4(\regs_reg[3]_28 [7]),
        .O(\ex_reg2[7]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[7]_i_16 
       (.I0(\regs_reg[28]_3 [7]),
        .I1(\regs_reg[29]_2 [7]),
        .I2(\ex_reg2_reg[0]_i_8_0 ),
        .I3(\regs_reg[30]_1 [7]),
        .I4(\ex_reg2_reg[0]_i_8_1 ),
        .I5(\regs_reg[31]_0 [7]),
        .O(\ex_reg2[7]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[7]_i_17 
       (.I0(\regs_reg[24]_7 [7]),
        .I1(\regs_reg[25]_6 [7]),
        .I2(\ex_reg2_reg[0]_i_8_0 ),
        .I3(\regs_reg[26]_5 [7]),
        .I4(\ex_reg2_reg[0]_i_8_1 ),
        .I5(\regs_reg[27]_4 [7]),
        .O(\ex_reg2[7]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[7]_i_18 
       (.I0(\regs_reg[20]_11 [7]),
        .I1(\regs_reg[21]_10 [7]),
        .I2(\ex_reg2_reg[0]_i_8_0 ),
        .I3(\regs_reg[22]_9 [7]),
        .I4(\ex_reg2_reg[0]_i_8_1 ),
        .I5(\regs_reg[23]_8 [7]),
        .O(\ex_reg2[7]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[7]_i_19 
       (.I0(\regs_reg[16]_15 [7]),
        .I1(\regs_reg[17]_14 [7]),
        .I2(\ex_reg2_reg[0]_i_8_0 ),
        .I3(\regs_reg[18]_13 [7]),
        .I4(\ex_reg2_reg[0]_i_8_1 ),
        .I5(\regs_reg[19]_12 [7]),
        .O(\ex_reg2[7]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[8]_i_11 
       (.I0(\regs_reg[12]_19 [8]),
        .I1(\regs_reg[13]_18 [8]),
        .I2(\ex_reg2_reg[0]_i_8_0 ),
        .I3(\regs_reg[14]_17 [8]),
        .I4(\ex_reg2_reg[0]_i_8_1 ),
        .I5(\regs_reg[15]_16 [8]),
        .O(\ex_reg2[8]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[8]_i_12 
       (.I0(\regs_reg[8]_23 [8]),
        .I1(\regs_reg[9]_22 [8]),
        .I2(\ex_reg2_reg[0]_i_8_0 ),
        .I3(\regs_reg[10]_21 [8]),
        .I4(\ex_reg2_reg[0]_i_8_1 ),
        .I5(\regs_reg[11]_20 [8]),
        .O(\ex_reg2[8]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[8]_i_13 
       (.I0(\regs_reg[4]_27 [8]),
        .I1(\regs_reg[5]_26 [8]),
        .I2(\ex_reg2_reg[0]_i_8_0 ),
        .I3(\regs_reg[6]_25 [8]),
        .I4(\ex_reg2_reg[0]_i_8_1 ),
        .I5(\regs_reg[7]_24 [8]),
        .O(\ex_reg2[8]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \ex_reg2[8]_i_14 
       (.I0(\regs_reg[1]_30 [8]),
        .I1(\ex_reg2_reg[0]_i_8_0 ),
        .I2(\regs_reg[2]_29 [8]),
        .I3(\ex_reg2_reg[0]_i_8_1 ),
        .I4(\regs_reg[3]_28 [8]),
        .O(\ex_reg2[8]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[8]_i_15 
       (.I0(\regs_reg[28]_3 [8]),
        .I1(\regs_reg[29]_2 [8]),
        .I2(\ex_reg2_reg[0]_i_8_0 ),
        .I3(\regs_reg[30]_1 [8]),
        .I4(\ex_reg2_reg[0]_i_8_1 ),
        .I5(\regs_reg[31]_0 [8]),
        .O(\ex_reg2[8]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[8]_i_16 
       (.I0(\regs_reg[24]_7 [8]),
        .I1(\regs_reg[25]_6 [8]),
        .I2(\ex_reg2_reg[0]_i_8_0 ),
        .I3(\regs_reg[26]_5 [8]),
        .I4(\ex_reg2_reg[0]_i_8_1 ),
        .I5(\regs_reg[27]_4 [8]),
        .O(\ex_reg2[8]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[8]_i_17 
       (.I0(\regs_reg[20]_11 [8]),
        .I1(\regs_reg[21]_10 [8]),
        .I2(\ex_reg2_reg[0]_i_8_0 ),
        .I3(\regs_reg[22]_9 [8]),
        .I4(\ex_reg2_reg[0]_i_8_1 ),
        .I5(\regs_reg[23]_8 [8]),
        .O(\ex_reg2[8]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[8]_i_18 
       (.I0(\regs_reg[16]_15 [8]),
        .I1(\regs_reg[17]_14 [8]),
        .I2(\ex_reg2_reg[0]_i_8_0 ),
        .I3(\regs_reg[18]_13 [8]),
        .I4(\ex_reg2_reg[0]_i_8_1 ),
        .I5(\regs_reg[19]_12 [8]),
        .O(\ex_reg2[8]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[9]_i_11 
       (.I0(\regs_reg[12]_19 [9]),
        .I1(\regs_reg[13]_18 [9]),
        .I2(\ex_reg2_reg[0]_i_8_0 ),
        .I3(\regs_reg[14]_17 [9]),
        .I4(\ex_reg2_reg[0]_i_8_1 ),
        .I5(\regs_reg[15]_16 [9]),
        .O(\ex_reg2[9]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[9]_i_12 
       (.I0(\regs_reg[8]_23 [9]),
        .I1(\regs_reg[9]_22 [9]),
        .I2(\ex_reg2_reg[0]_i_8_0 ),
        .I3(\regs_reg[10]_21 [9]),
        .I4(\ex_reg2_reg[0]_i_8_1 ),
        .I5(\regs_reg[11]_20 [9]),
        .O(\ex_reg2[9]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[9]_i_13 
       (.I0(\regs_reg[4]_27 [9]),
        .I1(\regs_reg[5]_26 [9]),
        .I2(\ex_reg2_reg[0]_i_8_0 ),
        .I3(\regs_reg[6]_25 [9]),
        .I4(\ex_reg2_reg[0]_i_8_1 ),
        .I5(\regs_reg[7]_24 [9]),
        .O(\ex_reg2[9]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \ex_reg2[9]_i_14 
       (.I0(\regs_reg[1]_30 [9]),
        .I1(\ex_reg2_reg[0]_i_8_0 ),
        .I2(\regs_reg[2]_29 [9]),
        .I3(\ex_reg2_reg[0]_i_8_1 ),
        .I4(\regs_reg[3]_28 [9]),
        .O(\ex_reg2[9]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[9]_i_15 
       (.I0(\regs_reg[28]_3 [9]),
        .I1(\regs_reg[29]_2 [9]),
        .I2(\ex_reg2_reg[0]_i_8_0 ),
        .I3(\regs_reg[30]_1 [9]),
        .I4(\ex_reg2_reg[0]_i_8_1 ),
        .I5(\regs_reg[31]_0 [9]),
        .O(\ex_reg2[9]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[9]_i_16 
       (.I0(\regs_reg[24]_7 [9]),
        .I1(\regs_reg[25]_6 [9]),
        .I2(\ex_reg2_reg[0]_i_8_0 ),
        .I3(\regs_reg[26]_5 [9]),
        .I4(\ex_reg2_reg[0]_i_8_1 ),
        .I5(\regs_reg[27]_4 [9]),
        .O(\ex_reg2[9]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[9]_i_17 
       (.I0(\regs_reg[20]_11 [9]),
        .I1(\regs_reg[21]_10 [9]),
        .I2(\ex_reg2_reg[0]_i_8_0 ),
        .I3(\regs_reg[22]_9 [9]),
        .I4(\ex_reg2_reg[0]_i_8_1 ),
        .I5(\regs_reg[23]_8 [9]),
        .O(\ex_reg2[9]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_reg2[9]_i_18 
       (.I0(\regs_reg[16]_15 [9]),
        .I1(\regs_reg[17]_14 [9]),
        .I2(\ex_reg2_reg[0]_i_8_0 ),
        .I3(\regs_reg[18]_13 [9]),
        .I4(\ex_reg2_reg[0]_i_8_1 ),
        .I5(\regs_reg[19]_12 [9]),
        .O(\ex_reg2[9]_i_18_n_0 ));
  MUXF7 \ex_reg2_reg[0]_i_10 
       (.I0(\ex_reg2[0]_i_17_n_0 ),
        .I1(\ex_reg2[0]_i_18_n_0 ),
        .O(\ex_reg2_reg[0]_i_10_n_0 ),
        .S(\ex_reg2_reg[0]_i_5_0 ));
  MUXF8 \ex_reg2_reg[0]_i_5 
       (.I0(\ex_reg2_reg[0]_i_7_n_0 ),
        .I1(\ex_reg2_reg[0]_i_8_n_0 ),
        .O(rst_reg_126),
        .S(\ex_reg2[0]_i_3 ));
  MUXF8 \ex_reg2_reg[0]_i_6 
       (.I0(\ex_reg2_reg[0]_i_9_n_0 ),
        .I1(\ex_reg2_reg[0]_i_10_n_0 ),
        .O(rst_reg_125),
        .S(\ex_reg2[0]_i_3 ));
  MUXF7 \ex_reg2_reg[0]_i_7 
       (.I0(\ex_reg2[0]_i_11_n_0 ),
        .I1(\ex_reg2[0]_i_12_n_0 ),
        .O(\ex_reg2_reg[0]_i_7_n_0 ),
        .S(\ex_reg2_reg[0]_i_5_0 ));
  MUXF7 \ex_reg2_reg[0]_i_8 
       (.I0(\ex_reg2[0]_i_13_n_0 ),
        .I1(\ex_reg2[0]_i_14_n_0 ),
        .O(\ex_reg2_reg[0]_i_8_n_0 ),
        .S(\ex_reg2_reg[0]_i_5_0 ));
  MUXF7 \ex_reg2_reg[0]_i_9 
       (.I0(\ex_reg2[0]_i_15_n_0 ),
        .I1(\ex_reg2[0]_i_16_n_0 ),
        .O(\ex_reg2_reg[0]_i_9_n_0 ),
        .S(\ex_reg2_reg[0]_i_5_0 ));
  MUXF8 \ex_reg2_reg[10]_i_10 
       (.I0(\ex_reg2_reg[10]_i_14_n_0 ),
        .I1(\ex_reg2_reg[10]_i_15_n_0 ),
        .O(rst_reg_105),
        .S(\ex_reg2[0]_i_3 ));
  MUXF7 \ex_reg2_reg[10]_i_12 
       (.I0(\ex_reg2[10]_i_16_n_0 ),
        .I1(\ex_reg2[10]_i_17_n_0 ),
        .O(\ex_reg2_reg[10]_i_12_n_0 ),
        .S(\ex_reg2_reg[0]_i_5_0 ));
  MUXF7 \ex_reg2_reg[10]_i_13 
       (.I0(\ex_reg2[10]_i_18_n_0 ),
        .I1(\ex_reg2[10]_i_19_n_0 ),
        .O(\ex_reg2_reg[10]_i_13_n_0 ),
        .S(\ex_reg2_reg[0]_i_5_0 ));
  MUXF7 \ex_reg2_reg[10]_i_14 
       (.I0(\ex_reg2[10]_i_20_n_0 ),
        .I1(\ex_reg2[10]_i_21_n_0 ),
        .O(\ex_reg2_reg[10]_i_14_n_0 ),
        .S(\ex_reg2_reg[0]_i_5_0 ));
  MUXF7 \ex_reg2_reg[10]_i_15 
       (.I0(\ex_reg2[10]_i_22_n_0 ),
        .I1(\ex_reg2[10]_i_23_n_0 ),
        .O(\ex_reg2_reg[10]_i_15_n_0 ),
        .S(\ex_reg2_reg[0]_i_5_0 ));
  MUXF8 \ex_reg2_reg[10]_i_9 
       (.I0(\ex_reg2_reg[10]_i_12_n_0 ),
        .I1(\ex_reg2_reg[10]_i_13_n_0 ),
        .O(rst_reg_106),
        .S(\ex_reg2[0]_i_3 ));
  MUXF7 \ex_reg2_reg[11]_i_10 
       (.I0(\ex_reg2[11]_i_17_n_0 ),
        .I1(\ex_reg2[11]_i_18_n_0 ),
        .O(\ex_reg2_reg[11]_i_10_n_0 ),
        .S(\ex_reg2_reg[0]_i_5_0 ));
  MUXF8 \ex_reg2_reg[11]_i_5 
       (.I0(\ex_reg2_reg[11]_i_7_n_0 ),
        .I1(\ex_reg2_reg[11]_i_8_n_0 ),
        .O(rst_reg_104),
        .S(\ex_reg2[0]_i_3 ));
  MUXF8 \ex_reg2_reg[11]_i_6 
       (.I0(\ex_reg2_reg[11]_i_9_n_0 ),
        .I1(\ex_reg2_reg[11]_i_10_n_0 ),
        .O(rst_reg_103),
        .S(\ex_reg2[0]_i_3 ));
  MUXF7 \ex_reg2_reg[11]_i_7 
       (.I0(\ex_reg2[11]_i_11_n_0 ),
        .I1(\ex_reg2[11]_i_12_n_0 ),
        .O(\ex_reg2_reg[11]_i_7_n_0 ),
        .S(\ex_reg2_reg[0]_i_5_0 ));
  MUXF7 \ex_reg2_reg[11]_i_8 
       (.I0(\ex_reg2[11]_i_13_n_0 ),
        .I1(\ex_reg2[11]_i_14_n_0 ),
        .O(\ex_reg2_reg[11]_i_8_n_0 ),
        .S(\ex_reg2_reg[0]_i_5_0 ));
  MUXF7 \ex_reg2_reg[11]_i_9 
       (.I0(\ex_reg2[11]_i_15_n_0 ),
        .I1(\ex_reg2[11]_i_16_n_0 ),
        .O(\ex_reg2_reg[11]_i_9_n_0 ),
        .S(\ex_reg2_reg[0]_i_5_0 ));
  MUXF7 \ex_reg2_reg[12]_i_10 
       (.I0(\ex_reg2[12]_i_17_n_0 ),
        .I1(\ex_reg2[12]_i_18_n_0 ),
        .O(\ex_reg2_reg[12]_i_10_n_0 ),
        .S(\ex_reg2_reg[0]_i_5_0 ));
  MUXF8 \ex_reg2_reg[12]_i_5 
       (.I0(\ex_reg2_reg[12]_i_7_n_0 ),
        .I1(\ex_reg2_reg[12]_i_8_n_0 ),
        .O(rst_reg_102),
        .S(\ex_reg2[0]_i_3 ));
  MUXF8 \ex_reg2_reg[12]_i_6 
       (.I0(\ex_reg2_reg[12]_i_9_n_0 ),
        .I1(\ex_reg2_reg[12]_i_10_n_0 ),
        .O(rst_reg_101),
        .S(\ex_reg2[0]_i_3 ));
  MUXF7 \ex_reg2_reg[12]_i_7 
       (.I0(\ex_reg2[12]_i_11_n_0 ),
        .I1(\ex_reg2[12]_i_12_n_0 ),
        .O(\ex_reg2_reg[12]_i_7_n_0 ),
        .S(\ex_reg2_reg[0]_i_5_0 ));
  MUXF7 \ex_reg2_reg[12]_i_8 
       (.I0(\ex_reg2[12]_i_13_n_0 ),
        .I1(\ex_reg2[12]_i_14_n_0 ),
        .O(\ex_reg2_reg[12]_i_8_n_0 ),
        .S(\ex_reg2_reg[0]_i_5_0 ));
  MUXF7 \ex_reg2_reg[12]_i_9 
       (.I0(\ex_reg2[12]_i_15_n_0 ),
        .I1(\ex_reg2[12]_i_16_n_0 ),
        .O(\ex_reg2_reg[12]_i_9_n_0 ),
        .S(\ex_reg2_reg[0]_i_5_0 ));
  MUXF7 \ex_reg2_reg[13]_i_10 
       (.I0(\ex_reg2[13]_i_17_n_0 ),
        .I1(\ex_reg2[13]_i_18_n_0 ),
        .O(\ex_reg2_reg[13]_i_10_n_0 ),
        .S(\ex_reg2_reg[0]_i_5_0 ));
  MUXF8 \ex_reg2_reg[13]_i_5 
       (.I0(\ex_reg2_reg[13]_i_7_n_0 ),
        .I1(\ex_reg2_reg[13]_i_8_n_0 ),
        .O(rst_reg_100),
        .S(\ex_reg2[0]_i_3 ));
  MUXF8 \ex_reg2_reg[13]_i_6 
       (.I0(\ex_reg2_reg[13]_i_9_n_0 ),
        .I1(\ex_reg2_reg[13]_i_10_n_0 ),
        .O(rst_reg_99),
        .S(\ex_reg2[0]_i_3 ));
  MUXF7 \ex_reg2_reg[13]_i_7 
       (.I0(\ex_reg2[13]_i_11_n_0 ),
        .I1(\ex_reg2[13]_i_12_n_0 ),
        .O(\ex_reg2_reg[13]_i_7_n_0 ),
        .S(\ex_reg2_reg[0]_i_5_0 ));
  MUXF7 \ex_reg2_reg[13]_i_8 
       (.I0(\ex_reg2[13]_i_13_n_0 ),
        .I1(\ex_reg2[13]_i_14_n_0 ),
        .O(\ex_reg2_reg[13]_i_8_n_0 ),
        .S(\ex_reg2_reg[0]_i_5_0 ));
  MUXF7 \ex_reg2_reg[13]_i_9 
       (.I0(\ex_reg2[13]_i_15_n_0 ),
        .I1(\ex_reg2[13]_i_16_n_0 ),
        .O(\ex_reg2_reg[13]_i_9_n_0 ),
        .S(\ex_reg2_reg[0]_i_5_0 ));
  MUXF7 \ex_reg2_reg[14]_i_10 
       (.I0(\ex_reg2[14]_i_17_n_0 ),
        .I1(\ex_reg2[14]_i_18_n_0 ),
        .O(\ex_reg2_reg[14]_i_10_n_0 ),
        .S(\ex_reg2_reg[0]_i_5_0 ));
  MUXF8 \ex_reg2_reg[14]_i_5 
       (.I0(\ex_reg2_reg[14]_i_7_n_0 ),
        .I1(\ex_reg2_reg[14]_i_8_n_0 ),
        .O(rst_reg_98),
        .S(\ex_reg2[0]_i_3 ));
  MUXF8 \ex_reg2_reg[14]_i_6 
       (.I0(\ex_reg2_reg[14]_i_9_n_0 ),
        .I1(\ex_reg2_reg[14]_i_10_n_0 ),
        .O(rst_reg_97),
        .S(\ex_reg2[0]_i_3 ));
  MUXF7 \ex_reg2_reg[14]_i_7 
       (.I0(\ex_reg2[14]_i_11_n_0 ),
        .I1(\ex_reg2[14]_i_12_n_0 ),
        .O(\ex_reg2_reg[14]_i_7_n_0 ),
        .S(\ex_reg2_reg[0]_i_5_0 ));
  MUXF7 \ex_reg2_reg[14]_i_8 
       (.I0(\ex_reg2[14]_i_13_n_0 ),
        .I1(\ex_reg2[14]_i_14_n_0 ),
        .O(\ex_reg2_reg[14]_i_8_n_0 ),
        .S(\ex_reg2_reg[0]_i_5_0 ));
  MUXF7 \ex_reg2_reg[14]_i_9 
       (.I0(\ex_reg2[14]_i_15_n_0 ),
        .I1(\ex_reg2[14]_i_16_n_0 ),
        .O(\ex_reg2_reg[14]_i_9_n_0 ),
        .S(\ex_reg2_reg[0]_i_5_0 ));
  MUXF7 \ex_reg2_reg[15]_i_10 
       (.I0(\ex_reg2[15]_i_17_n_0 ),
        .I1(\ex_reg2[15]_i_18_n_0 ),
        .O(\ex_reg2_reg[15]_i_10_n_0 ),
        .S(\ex_reg2_reg[0]_i_5_0 ));
  MUXF8 \ex_reg2_reg[15]_i_5 
       (.I0(\ex_reg2_reg[15]_i_7_n_0 ),
        .I1(\ex_reg2_reg[15]_i_8_n_0 ),
        .O(rst_reg_96),
        .S(\ex_reg2[0]_i_3 ));
  MUXF8 \ex_reg2_reg[15]_i_6 
       (.I0(\ex_reg2_reg[15]_i_9_n_0 ),
        .I1(\ex_reg2_reg[15]_i_10_n_0 ),
        .O(rst_reg_95),
        .S(\ex_reg2[0]_i_3 ));
  MUXF7 \ex_reg2_reg[15]_i_7 
       (.I0(\ex_reg2[15]_i_11_n_0 ),
        .I1(\ex_reg2[15]_i_12_n_0 ),
        .O(\ex_reg2_reg[15]_i_7_n_0 ),
        .S(\ex_reg2_reg[0]_i_5_0 ));
  MUXF7 \ex_reg2_reg[15]_i_8 
       (.I0(\ex_reg2[15]_i_13_n_0 ),
        .I1(\ex_reg2[15]_i_14_n_0 ),
        .O(\ex_reg2_reg[15]_i_8_n_0 ),
        .S(\ex_reg2_reg[0]_i_5_0 ));
  MUXF7 \ex_reg2_reg[15]_i_9 
       (.I0(\ex_reg2[15]_i_15_n_0 ),
        .I1(\ex_reg2[15]_i_16_n_0 ),
        .O(\ex_reg2_reg[15]_i_9_n_0 ),
        .S(\ex_reg2_reg[0]_i_5_0 ));
  MUXF7 \ex_reg2_reg[16]_i_10 
       (.I0(\ex_reg2[16]_i_17_n_0 ),
        .I1(\ex_reg2[16]_i_18_n_0 ),
        .O(\ex_reg2_reg[16]_i_10_n_0 ),
        .S(\ex_reg2_reg[0]_i_5_0 ));
  MUXF8 \ex_reg2_reg[16]_i_5 
       (.I0(\ex_reg2_reg[16]_i_7_n_0 ),
        .I1(\ex_reg2_reg[16]_i_8_n_0 ),
        .O(rst_reg_94),
        .S(\ex_reg2[0]_i_3 ));
  MUXF8 \ex_reg2_reg[16]_i_6 
       (.I0(\ex_reg2_reg[16]_i_9_n_0 ),
        .I1(\ex_reg2_reg[16]_i_10_n_0 ),
        .O(rst_reg_93),
        .S(\ex_reg2[0]_i_3 ));
  MUXF7 \ex_reg2_reg[16]_i_7 
       (.I0(\ex_reg2[16]_i_11_n_0 ),
        .I1(\ex_reg2[16]_i_12_n_0 ),
        .O(\ex_reg2_reg[16]_i_7_n_0 ),
        .S(\ex_reg2_reg[0]_i_5_0 ));
  MUXF7 \ex_reg2_reg[16]_i_8 
       (.I0(\ex_reg2[16]_i_13_n_0 ),
        .I1(\ex_reg2[16]_i_14_n_0 ),
        .O(\ex_reg2_reg[16]_i_8_n_0 ),
        .S(\ex_reg2_reg[0]_i_5_0 ));
  MUXF7 \ex_reg2_reg[16]_i_9 
       (.I0(\ex_reg2[16]_i_15_n_0 ),
        .I1(\ex_reg2[16]_i_16_n_0 ),
        .O(\ex_reg2_reg[16]_i_9_n_0 ),
        .S(\ex_reg2_reg[0]_i_5_0 ));
  MUXF7 \ex_reg2_reg[17]_i_10 
       (.I0(\ex_reg2[17]_i_17_n_0 ),
        .I1(\ex_reg2[17]_i_18_n_0 ),
        .O(\ex_reg2_reg[17]_i_10_n_0 ),
        .S(\ex_reg2_reg[0]_i_5_0 ));
  MUXF8 \ex_reg2_reg[17]_i_5 
       (.I0(\ex_reg2_reg[17]_i_7_n_0 ),
        .I1(\ex_reg2_reg[17]_i_8_n_0 ),
        .O(rst_reg_92),
        .S(\ex_reg2[0]_i_3 ));
  MUXF8 \ex_reg2_reg[17]_i_6 
       (.I0(\ex_reg2_reg[17]_i_9_n_0 ),
        .I1(\ex_reg2_reg[17]_i_10_n_0 ),
        .O(rst_reg_91),
        .S(\ex_reg2[0]_i_3 ));
  MUXF7 \ex_reg2_reg[17]_i_7 
       (.I0(\ex_reg2[17]_i_11_n_0 ),
        .I1(\ex_reg2[17]_i_12_n_0 ),
        .O(\ex_reg2_reg[17]_i_7_n_0 ),
        .S(\ex_reg2_reg[0]_i_5_0 ));
  MUXF7 \ex_reg2_reg[17]_i_8 
       (.I0(\ex_reg2[17]_i_13_n_0 ),
        .I1(\ex_reg2[17]_i_14_n_0 ),
        .O(\ex_reg2_reg[17]_i_8_n_0 ),
        .S(\ex_reg2_reg[0]_i_5_0 ));
  MUXF7 \ex_reg2_reg[17]_i_9 
       (.I0(\ex_reg2[17]_i_15_n_0 ),
        .I1(\ex_reg2[17]_i_16_n_0 ),
        .O(\ex_reg2_reg[17]_i_9_n_0 ),
        .S(\ex_reg2_reg[0]_i_5_0 ));
  MUXF7 \ex_reg2_reg[18]_i_10 
       (.I0(\ex_reg2[18]_i_17_n_0 ),
        .I1(\ex_reg2[18]_i_18_n_0 ),
        .O(\ex_reg2_reg[18]_i_10_n_0 ),
        .S(\ex_reg2_reg[0]_i_5_0 ));
  MUXF8 \ex_reg2_reg[18]_i_5 
       (.I0(\ex_reg2_reg[18]_i_7_n_0 ),
        .I1(\ex_reg2_reg[18]_i_8_n_0 ),
        .O(rst_reg_90),
        .S(\ex_reg2[0]_i_3 ));
  MUXF8 \ex_reg2_reg[18]_i_6 
       (.I0(\ex_reg2_reg[18]_i_9_n_0 ),
        .I1(\ex_reg2_reg[18]_i_10_n_0 ),
        .O(rst_reg_89),
        .S(\ex_reg2[0]_i_3 ));
  MUXF7 \ex_reg2_reg[18]_i_7 
       (.I0(\ex_reg2[18]_i_11_n_0 ),
        .I1(\ex_reg2[18]_i_12_n_0 ),
        .O(\ex_reg2_reg[18]_i_7_n_0 ),
        .S(\ex_reg2_reg[0]_i_5_0 ));
  MUXF7 \ex_reg2_reg[18]_i_8 
       (.I0(\ex_reg2[18]_i_13_n_0 ),
        .I1(\ex_reg2[18]_i_14_n_0 ),
        .O(\ex_reg2_reg[18]_i_8_n_0 ),
        .S(\ex_reg2_reg[0]_i_5_0 ));
  MUXF7 \ex_reg2_reg[18]_i_9 
       (.I0(\ex_reg2[18]_i_15_n_0 ),
        .I1(\ex_reg2[18]_i_16_n_0 ),
        .O(\ex_reg2_reg[18]_i_9_n_0 ),
        .S(\ex_reg2_reg[0]_i_5_0 ));
  MUXF7 \ex_reg2_reg[19]_i_10 
       (.I0(\ex_reg2[19]_i_17_n_0 ),
        .I1(\ex_reg2[19]_i_18_n_0 ),
        .O(\ex_reg2_reg[19]_i_10_n_0 ),
        .S(\ex_reg2_reg[0]_i_5_0 ));
  MUXF8 \ex_reg2_reg[19]_i_5 
       (.I0(\ex_reg2_reg[19]_i_7_n_0 ),
        .I1(\ex_reg2_reg[19]_i_8_n_0 ),
        .O(rst_reg_88),
        .S(\ex_reg2[0]_i_3 ));
  MUXF8 \ex_reg2_reg[19]_i_6 
       (.I0(\ex_reg2_reg[19]_i_9_n_0 ),
        .I1(\ex_reg2_reg[19]_i_10_n_0 ),
        .O(rst_reg_87),
        .S(\ex_reg2[0]_i_3 ));
  MUXF7 \ex_reg2_reg[19]_i_7 
       (.I0(\ex_reg2[19]_i_11_n_0 ),
        .I1(\ex_reg2[19]_i_12_n_0 ),
        .O(\ex_reg2_reg[19]_i_7_n_0 ),
        .S(\ex_reg2_reg[0]_i_5_0 ));
  MUXF7 \ex_reg2_reg[19]_i_8 
       (.I0(\ex_reg2[19]_i_13_n_0 ),
        .I1(\ex_reg2[19]_i_14_n_0 ),
        .O(\ex_reg2_reg[19]_i_8_n_0 ),
        .S(\ex_reg2_reg[0]_i_5_0 ));
  MUXF7 \ex_reg2_reg[19]_i_9 
       (.I0(\ex_reg2[19]_i_15_n_0 ),
        .I1(\ex_reg2[19]_i_16_n_0 ),
        .O(\ex_reg2_reg[19]_i_9_n_0 ),
        .S(\ex_reg2_reg[0]_i_5_0 ));
  MUXF8 \ex_reg2_reg[1]_i_4 
       (.I0(\ex_reg2_reg[1]_i_6_n_0 ),
        .I1(\ex_reg2_reg[1]_i_7_n_0 ),
        .O(rst_reg_124),
        .S(\ex_reg2[0]_i_3 ));
  MUXF8 \ex_reg2_reg[1]_i_5 
       (.I0(\ex_reg2_reg[1]_i_8_n_0 ),
        .I1(\ex_reg2_reg[1]_i_9_n_0 ),
        .O(rst_reg_123),
        .S(\ex_reg2[0]_i_3 ));
  MUXF7 \ex_reg2_reg[1]_i_6 
       (.I0(\ex_reg2[1]_i_10_n_0 ),
        .I1(\ex_reg2[1]_i_11_n_0 ),
        .O(\ex_reg2_reg[1]_i_6_n_0 ),
        .S(\ex_reg2_reg[0]_i_5_0 ));
  MUXF7 \ex_reg2_reg[1]_i_7 
       (.I0(\ex_reg2[1]_i_12_n_0 ),
        .I1(\ex_reg2[1]_i_13_n_0 ),
        .O(\ex_reg2_reg[1]_i_7_n_0 ),
        .S(\ex_reg2_reg[0]_i_5_0 ));
  MUXF7 \ex_reg2_reg[1]_i_8 
       (.I0(\ex_reg2[1]_i_14_n_0 ),
        .I1(\ex_reg2[1]_i_15_n_0 ),
        .O(\ex_reg2_reg[1]_i_8_n_0 ),
        .S(\ex_reg2_reg[0]_i_5_0 ));
  MUXF7 \ex_reg2_reg[1]_i_9 
       (.I0(\ex_reg2[1]_i_16_n_0 ),
        .I1(\ex_reg2[1]_i_17_n_0 ),
        .O(\ex_reg2_reg[1]_i_9_n_0 ),
        .S(\ex_reg2_reg[0]_i_5_0 ));
  MUXF7 \ex_reg2_reg[20]_i_10 
       (.I0(\ex_reg2[20]_i_17_n_0 ),
        .I1(\ex_reg2[20]_i_18_n_0 ),
        .O(\ex_reg2_reg[20]_i_10_n_0 ),
        .S(\ex_reg2_reg[0]_i_5_0 ));
  MUXF8 \ex_reg2_reg[20]_i_5 
       (.I0(\ex_reg2_reg[20]_i_7_n_0 ),
        .I1(\ex_reg2_reg[20]_i_8_n_0 ),
        .O(rst_reg_86),
        .S(\ex_reg2[0]_i_3 ));
  MUXF8 \ex_reg2_reg[20]_i_6 
       (.I0(\ex_reg2_reg[20]_i_9_n_0 ),
        .I1(\ex_reg2_reg[20]_i_10_n_0 ),
        .O(rst_reg_85),
        .S(\ex_reg2[0]_i_3 ));
  MUXF7 \ex_reg2_reg[20]_i_7 
       (.I0(\ex_reg2[20]_i_11_n_0 ),
        .I1(\ex_reg2[20]_i_12_n_0 ),
        .O(\ex_reg2_reg[20]_i_7_n_0 ),
        .S(\ex_reg2_reg[0]_i_5_0 ));
  MUXF7 \ex_reg2_reg[20]_i_8 
       (.I0(\ex_reg2[20]_i_13_n_0 ),
        .I1(\ex_reg2[20]_i_14_n_0 ),
        .O(\ex_reg2_reg[20]_i_8_n_0 ),
        .S(\ex_reg2_reg[0]_i_5_0 ));
  MUXF7 \ex_reg2_reg[20]_i_9 
       (.I0(\ex_reg2[20]_i_15_n_0 ),
        .I1(\ex_reg2[20]_i_16_n_0 ),
        .O(\ex_reg2_reg[20]_i_9_n_0 ),
        .S(\ex_reg2_reg[0]_i_5_0 ));
  MUXF7 \ex_reg2_reg[21]_i_10 
       (.I0(\ex_reg2[21]_i_17_n_0 ),
        .I1(\ex_reg2[21]_i_18_n_0 ),
        .O(\ex_reg2_reg[21]_i_10_n_0 ),
        .S(\ex_reg2_reg[0]_i_5_0 ));
  MUXF8 \ex_reg2_reg[21]_i_5 
       (.I0(\ex_reg2_reg[21]_i_7_n_0 ),
        .I1(\ex_reg2_reg[21]_i_8_n_0 ),
        .O(rst_reg_84),
        .S(\ex_reg2[0]_i_3 ));
  MUXF8 \ex_reg2_reg[21]_i_6 
       (.I0(\ex_reg2_reg[21]_i_9_n_0 ),
        .I1(\ex_reg2_reg[21]_i_10_n_0 ),
        .O(rst_reg_83),
        .S(\ex_reg2[0]_i_3 ));
  MUXF7 \ex_reg2_reg[21]_i_7 
       (.I0(\ex_reg2[21]_i_11_n_0 ),
        .I1(\ex_reg2[21]_i_12_n_0 ),
        .O(\ex_reg2_reg[21]_i_7_n_0 ),
        .S(\ex_reg2_reg[0]_i_5_0 ));
  MUXF7 \ex_reg2_reg[21]_i_8 
       (.I0(\ex_reg2[21]_i_13_n_0 ),
        .I1(\ex_reg2[21]_i_14_n_0 ),
        .O(\ex_reg2_reg[21]_i_8_n_0 ),
        .S(\ex_reg2_reg[0]_i_5_0 ));
  MUXF7 \ex_reg2_reg[21]_i_9 
       (.I0(\ex_reg2[21]_i_15_n_0 ),
        .I1(\ex_reg2[21]_i_16_n_0 ),
        .O(\ex_reg2_reg[21]_i_9_n_0 ),
        .S(\ex_reg2_reg[0]_i_5_0 ));
  MUXF7 \ex_reg2_reg[22]_i_10 
       (.I0(\ex_reg2[22]_i_17_n_0 ),
        .I1(\ex_reg2[22]_i_18_n_0 ),
        .O(\ex_reg2_reg[22]_i_10_n_0 ),
        .S(\ex_reg2_reg[0]_i_5_0 ));
  MUXF8 \ex_reg2_reg[22]_i_5 
       (.I0(\ex_reg2_reg[22]_i_7_n_0 ),
        .I1(\ex_reg2_reg[22]_i_8_n_0 ),
        .O(rst_reg_82),
        .S(\ex_reg2[0]_i_3 ));
  MUXF8 \ex_reg2_reg[22]_i_6 
       (.I0(\ex_reg2_reg[22]_i_9_n_0 ),
        .I1(\ex_reg2_reg[22]_i_10_n_0 ),
        .O(rst_reg_81),
        .S(\ex_reg2[0]_i_3 ));
  MUXF7 \ex_reg2_reg[22]_i_7 
       (.I0(\ex_reg2[22]_i_11_n_0 ),
        .I1(\ex_reg2[22]_i_12_n_0 ),
        .O(\ex_reg2_reg[22]_i_7_n_0 ),
        .S(\ex_reg2_reg[0]_i_5_0 ));
  MUXF7 \ex_reg2_reg[22]_i_8 
       (.I0(\ex_reg2[22]_i_13_n_0 ),
        .I1(\ex_reg2[22]_i_14_n_0 ),
        .O(\ex_reg2_reg[22]_i_8_n_0 ),
        .S(\ex_reg2_reg[0]_i_5_0 ));
  MUXF7 \ex_reg2_reg[22]_i_9 
       (.I0(\ex_reg2[22]_i_15_n_0 ),
        .I1(\ex_reg2[22]_i_16_n_0 ),
        .O(\ex_reg2_reg[22]_i_9_n_0 ),
        .S(\ex_reg2_reg[0]_i_5_0 ));
  MUXF7 \ex_reg2_reg[23]_i_10 
       (.I0(\ex_reg2[23]_i_17_n_0 ),
        .I1(\ex_reg2[23]_i_18_n_0 ),
        .O(\ex_reg2_reg[23]_i_10_n_0 ),
        .S(\ex_reg2_reg[0]_i_5_0 ));
  MUXF8 \ex_reg2_reg[23]_i_5 
       (.I0(\ex_reg2_reg[23]_i_7_n_0 ),
        .I1(\ex_reg2_reg[23]_i_8_n_0 ),
        .O(rst_reg_80),
        .S(\ex_reg2[0]_i_3 ));
  MUXF8 \ex_reg2_reg[23]_i_6 
       (.I0(\ex_reg2_reg[23]_i_9_n_0 ),
        .I1(\ex_reg2_reg[23]_i_10_n_0 ),
        .O(rst_reg_79),
        .S(\ex_reg2[0]_i_3 ));
  MUXF7 \ex_reg2_reg[23]_i_7 
       (.I0(\ex_reg2[23]_i_11_n_0 ),
        .I1(\ex_reg2[23]_i_12_n_0 ),
        .O(\ex_reg2_reg[23]_i_7_n_0 ),
        .S(\ex_reg2_reg[0]_i_5_0 ));
  MUXF7 \ex_reg2_reg[23]_i_8 
       (.I0(\ex_reg2[23]_i_13_n_0 ),
        .I1(\ex_reg2[23]_i_14_n_0 ),
        .O(\ex_reg2_reg[23]_i_8_n_0 ),
        .S(\ex_reg2_reg[0]_i_5_0 ));
  MUXF7 \ex_reg2_reg[23]_i_9 
       (.I0(\ex_reg2[23]_i_15_n_0 ),
        .I1(\ex_reg2[23]_i_16_n_0 ),
        .O(\ex_reg2_reg[23]_i_9_n_0 ),
        .S(\ex_reg2_reg[0]_i_5_0 ));
  MUXF7 \ex_reg2_reg[24]_i_10 
       (.I0(\ex_reg2[24]_i_17_n_0 ),
        .I1(\ex_reg2[24]_i_18_n_0 ),
        .O(\ex_reg2_reg[24]_i_10_n_0 ),
        .S(\ex_reg2_reg[0]_i_5_0 ));
  MUXF8 \ex_reg2_reg[24]_i_5 
       (.I0(\ex_reg2_reg[24]_i_7_n_0 ),
        .I1(\ex_reg2_reg[24]_i_8_n_0 ),
        .O(rst_reg_78),
        .S(\ex_reg2[0]_i_3 ));
  MUXF8 \ex_reg2_reg[24]_i_6 
       (.I0(\ex_reg2_reg[24]_i_9_n_0 ),
        .I1(\ex_reg2_reg[24]_i_10_n_0 ),
        .O(rst_reg_77),
        .S(\ex_reg2[0]_i_3 ));
  MUXF7 \ex_reg2_reg[24]_i_7 
       (.I0(\ex_reg2[24]_i_11_n_0 ),
        .I1(\ex_reg2[24]_i_12_n_0 ),
        .O(\ex_reg2_reg[24]_i_7_n_0 ),
        .S(\ex_reg2_reg[0]_i_5_0 ));
  MUXF7 \ex_reg2_reg[24]_i_8 
       (.I0(\ex_reg2[24]_i_13_n_0 ),
        .I1(\ex_reg2[24]_i_14_n_0 ),
        .O(\ex_reg2_reg[24]_i_8_n_0 ),
        .S(\ex_reg2_reg[0]_i_5_0 ));
  MUXF7 \ex_reg2_reg[24]_i_9 
       (.I0(\ex_reg2[24]_i_15_n_0 ),
        .I1(\ex_reg2[24]_i_16_n_0 ),
        .O(\ex_reg2_reg[24]_i_9_n_0 ),
        .S(\ex_reg2_reg[0]_i_5_0 ));
  MUXF7 \ex_reg2_reg[25]_i_10 
       (.I0(\ex_reg2[25]_i_17_n_0 ),
        .I1(\ex_reg2[25]_i_18_n_0 ),
        .O(\ex_reg2_reg[25]_i_10_n_0 ),
        .S(\ex_reg2_reg[0]_i_5_0 ));
  MUXF8 \ex_reg2_reg[25]_i_5 
       (.I0(\ex_reg2_reg[25]_i_7_n_0 ),
        .I1(\ex_reg2_reg[25]_i_8_n_0 ),
        .O(rst_reg_76),
        .S(\ex_reg2[0]_i_3 ));
  MUXF8 \ex_reg2_reg[25]_i_6 
       (.I0(\ex_reg2_reg[25]_i_9_n_0 ),
        .I1(\ex_reg2_reg[25]_i_10_n_0 ),
        .O(rst_reg_75),
        .S(\ex_reg2[0]_i_3 ));
  MUXF7 \ex_reg2_reg[25]_i_7 
       (.I0(\ex_reg2[25]_i_11_n_0 ),
        .I1(\ex_reg2[25]_i_12_n_0 ),
        .O(\ex_reg2_reg[25]_i_7_n_0 ),
        .S(\ex_reg2_reg[0]_i_5_0 ));
  MUXF7 \ex_reg2_reg[25]_i_8 
       (.I0(\ex_reg2[25]_i_13_n_0 ),
        .I1(\ex_reg2[25]_i_14_n_0 ),
        .O(\ex_reg2_reg[25]_i_8_n_0 ),
        .S(\ex_reg2_reg[0]_i_5_0 ));
  MUXF7 \ex_reg2_reg[25]_i_9 
       (.I0(\ex_reg2[25]_i_15_n_0 ),
        .I1(\ex_reg2[25]_i_16_n_0 ),
        .O(\ex_reg2_reg[25]_i_9_n_0 ),
        .S(\ex_reg2_reg[0]_i_5_0 ));
  MUXF7 \ex_reg2_reg[26]_i_10 
       (.I0(\ex_reg2[26]_i_17_n_0 ),
        .I1(\ex_reg2[26]_i_18_n_0 ),
        .O(\ex_reg2_reg[26]_i_10_n_0 ),
        .S(\ex_reg2_reg[0]_i_5_0 ));
  MUXF8 \ex_reg2_reg[26]_i_5 
       (.I0(\ex_reg2_reg[26]_i_7_n_0 ),
        .I1(\ex_reg2_reg[26]_i_8_n_0 ),
        .O(rst_reg_74),
        .S(\ex_reg2[0]_i_3 ));
  MUXF8 \ex_reg2_reg[26]_i_6 
       (.I0(\ex_reg2_reg[26]_i_9_n_0 ),
        .I1(\ex_reg2_reg[26]_i_10_n_0 ),
        .O(rst_reg_73),
        .S(\ex_reg2[0]_i_3 ));
  MUXF7 \ex_reg2_reg[26]_i_7 
       (.I0(\ex_reg2[26]_i_11_n_0 ),
        .I1(\ex_reg2[26]_i_12_n_0 ),
        .O(\ex_reg2_reg[26]_i_7_n_0 ),
        .S(\ex_reg2_reg[0]_i_5_0 ));
  MUXF7 \ex_reg2_reg[26]_i_8 
       (.I0(\ex_reg2[26]_i_13_n_0 ),
        .I1(\ex_reg2[26]_i_14_n_0 ),
        .O(\ex_reg2_reg[26]_i_8_n_0 ),
        .S(\ex_reg2_reg[0]_i_5_0 ));
  MUXF7 \ex_reg2_reg[26]_i_9 
       (.I0(\ex_reg2[26]_i_15_n_0 ),
        .I1(\ex_reg2[26]_i_16_n_0 ),
        .O(\ex_reg2_reg[26]_i_9_n_0 ),
        .S(\ex_reg2_reg[0]_i_5_0 ));
  MUXF7 \ex_reg2_reg[27]_i_10 
       (.I0(\ex_reg2[27]_i_17_n_0 ),
        .I1(\ex_reg2[27]_i_18_n_0 ),
        .O(\ex_reg2_reg[27]_i_10_n_0 ),
        .S(\ex_reg2_reg[0]_i_5_0 ));
  MUXF8 \ex_reg2_reg[27]_i_5 
       (.I0(\ex_reg2_reg[27]_i_7_n_0 ),
        .I1(\ex_reg2_reg[27]_i_8_n_0 ),
        .O(rst_reg_72),
        .S(\ex_reg2[0]_i_3 ));
  MUXF8 \ex_reg2_reg[27]_i_6 
       (.I0(\ex_reg2_reg[27]_i_9_n_0 ),
        .I1(\ex_reg2_reg[27]_i_10_n_0 ),
        .O(rst_reg_71),
        .S(\ex_reg2[0]_i_3 ));
  MUXF7 \ex_reg2_reg[27]_i_7 
       (.I0(\ex_reg2[27]_i_11_n_0 ),
        .I1(\ex_reg2[27]_i_12_n_0 ),
        .O(\ex_reg2_reg[27]_i_7_n_0 ),
        .S(\ex_reg2_reg[0]_i_5_0 ));
  MUXF7 \ex_reg2_reg[27]_i_8 
       (.I0(\ex_reg2[27]_i_13_n_0 ),
        .I1(\ex_reg2[27]_i_14_n_0 ),
        .O(\ex_reg2_reg[27]_i_8_n_0 ),
        .S(\ex_reg2_reg[0]_i_5_0 ));
  MUXF7 \ex_reg2_reg[27]_i_9 
       (.I0(\ex_reg2[27]_i_15_n_0 ),
        .I1(\ex_reg2[27]_i_16_n_0 ),
        .O(\ex_reg2_reg[27]_i_9_n_0 ),
        .S(\ex_reg2_reg[0]_i_5_0 ));
  MUXF7 \ex_reg2_reg[28]_i_10 
       (.I0(\ex_reg2[28]_i_17_n_0 ),
        .I1(\ex_reg2[28]_i_18_n_0 ),
        .O(\ex_reg2_reg[28]_i_10_n_0 ),
        .S(\ex_reg2_reg[0]_i_5_0 ));
  MUXF8 \ex_reg2_reg[28]_i_5 
       (.I0(\ex_reg2_reg[28]_i_7_n_0 ),
        .I1(\ex_reg2_reg[28]_i_8_n_0 ),
        .O(rst_reg_70),
        .S(\ex_reg2[0]_i_3 ));
  MUXF8 \ex_reg2_reg[28]_i_6 
       (.I0(\ex_reg2_reg[28]_i_9_n_0 ),
        .I1(\ex_reg2_reg[28]_i_10_n_0 ),
        .O(rst_reg_69),
        .S(\ex_reg2[0]_i_3 ));
  MUXF7 \ex_reg2_reg[28]_i_7 
       (.I0(\ex_reg2[28]_i_11_n_0 ),
        .I1(\ex_reg2[28]_i_12_n_0 ),
        .O(\ex_reg2_reg[28]_i_7_n_0 ),
        .S(\ex_reg2_reg[0]_i_5_0 ));
  MUXF7 \ex_reg2_reg[28]_i_8 
       (.I0(\ex_reg2[28]_i_13_n_0 ),
        .I1(\ex_reg2[28]_i_14_n_0 ),
        .O(\ex_reg2_reg[28]_i_8_n_0 ),
        .S(\ex_reg2_reg[0]_i_5_0 ));
  MUXF7 \ex_reg2_reg[28]_i_9 
       (.I0(\ex_reg2[28]_i_15_n_0 ),
        .I1(\ex_reg2[28]_i_16_n_0 ),
        .O(\ex_reg2_reg[28]_i_9_n_0 ),
        .S(\ex_reg2_reg[0]_i_5_0 ));
  MUXF7 \ex_reg2_reg[29]_i_10 
       (.I0(\ex_reg2[29]_i_17_n_0 ),
        .I1(\ex_reg2[29]_i_18_n_0 ),
        .O(\ex_reg2_reg[29]_i_10_n_0 ),
        .S(\ex_reg2_reg[0]_i_5_0 ));
  MUXF8 \ex_reg2_reg[29]_i_5 
       (.I0(\ex_reg2_reg[29]_i_7_n_0 ),
        .I1(\ex_reg2_reg[29]_i_8_n_0 ),
        .O(rst_reg_68),
        .S(\ex_reg2[0]_i_3 ));
  MUXF8 \ex_reg2_reg[29]_i_6 
       (.I0(\ex_reg2_reg[29]_i_9_n_0 ),
        .I1(\ex_reg2_reg[29]_i_10_n_0 ),
        .O(rst_reg_67),
        .S(\ex_reg2[0]_i_3 ));
  MUXF7 \ex_reg2_reg[29]_i_7 
       (.I0(\ex_reg2[29]_i_11_n_0 ),
        .I1(\ex_reg2[29]_i_12_n_0 ),
        .O(\ex_reg2_reg[29]_i_7_n_0 ),
        .S(\ex_reg2_reg[0]_i_5_0 ));
  MUXF7 \ex_reg2_reg[29]_i_8 
       (.I0(\ex_reg2[29]_i_13_n_0 ),
        .I1(\ex_reg2[29]_i_14_n_0 ),
        .O(\ex_reg2_reg[29]_i_8_n_0 ),
        .S(\ex_reg2_reg[0]_i_5_0 ));
  MUXF7 \ex_reg2_reg[29]_i_9 
       (.I0(\ex_reg2[29]_i_15_n_0 ),
        .I1(\ex_reg2[29]_i_16_n_0 ),
        .O(\ex_reg2_reg[29]_i_9_n_0 ),
        .S(\ex_reg2_reg[0]_i_5_0 ));
  MUXF8 \ex_reg2_reg[2]_i_4 
       (.I0(\ex_reg2_reg[2]_i_6_n_0 ),
        .I1(\ex_reg2_reg[2]_i_7_n_0 ),
        .O(rst_reg_122),
        .S(\ex_reg2[0]_i_3 ));
  MUXF8 \ex_reg2_reg[2]_i_5 
       (.I0(\ex_reg2_reg[2]_i_8_n_0 ),
        .I1(\ex_reg2_reg[2]_i_9_n_0 ),
        .O(rst_reg_121),
        .S(\ex_reg2[0]_i_3 ));
  MUXF7 \ex_reg2_reg[2]_i_6 
       (.I0(\ex_reg2[2]_i_10_n_0 ),
        .I1(\ex_reg2[2]_i_11_n_0 ),
        .O(\ex_reg2_reg[2]_i_6_n_0 ),
        .S(\ex_reg2_reg[0]_i_5_0 ));
  MUXF7 \ex_reg2_reg[2]_i_7 
       (.I0(\ex_reg2[2]_i_12_n_0 ),
        .I1(\ex_reg2[2]_i_13_n_0 ),
        .O(\ex_reg2_reg[2]_i_7_n_0 ),
        .S(\ex_reg2_reg[0]_i_5_0 ));
  MUXF7 \ex_reg2_reg[2]_i_8 
       (.I0(\ex_reg2[2]_i_14_n_0 ),
        .I1(\ex_reg2[2]_i_15_n_0 ),
        .O(\ex_reg2_reg[2]_i_8_n_0 ),
        .S(\ex_reg2_reg[0]_i_5_0 ));
  MUXF7 \ex_reg2_reg[2]_i_9 
       (.I0(\ex_reg2[2]_i_16_n_0 ),
        .I1(\ex_reg2[2]_i_17_n_0 ),
        .O(\ex_reg2_reg[2]_i_9_n_0 ),
        .S(\ex_reg2_reg[0]_i_5_0 ));
  MUXF7 \ex_reg2_reg[30]_i_10 
       (.I0(\ex_reg2[30]_i_15_n_0 ),
        .I1(\ex_reg2[30]_i_16_n_0 ),
        .O(\ex_reg2_reg[30]_i_10_n_0 ),
        .S(\ex_reg2_reg[0]_i_5_0 ));
  MUXF7 \ex_reg2_reg[30]_i_11 
       (.I0(\ex_reg2[30]_i_17_n_0 ),
        .I1(\ex_reg2[30]_i_18_n_0 ),
        .O(\ex_reg2_reg[30]_i_11_n_0 ),
        .S(\ex_reg2_reg[0]_i_5_0 ));
  MUXF7 \ex_reg2_reg[30]_i_12 
       (.I0(\ex_reg2[30]_i_19_n_0 ),
        .I1(\ex_reg2[30]_i_20_n_0 ),
        .O(\ex_reg2_reg[30]_i_12_n_0 ),
        .S(\ex_reg2_reg[0]_i_5_0 ));
  MUXF8 \ex_reg2_reg[30]_i_7 
       (.I0(\ex_reg2_reg[30]_i_9_n_0 ),
        .I1(\ex_reg2_reg[30]_i_10_n_0 ),
        .O(rst_reg_66),
        .S(\ex_reg2[0]_i_3 ));
  MUXF8 \ex_reg2_reg[30]_i_8 
       (.I0(\ex_reg2_reg[30]_i_11_n_0 ),
        .I1(\ex_reg2_reg[30]_i_12_n_0 ),
        .O(rst_reg_65),
        .S(\ex_reg2[0]_i_3 ));
  MUXF7 \ex_reg2_reg[30]_i_9 
       (.I0(\ex_reg2[30]_i_13_n_0 ),
        .I1(\ex_reg2[30]_i_14_n_0 ),
        .O(\ex_reg2_reg[30]_i_9_n_0 ),
        .S(\ex_reg2_reg[0]_i_5_0 ));
  MUXF8 \ex_reg2_reg[31]_i_10 
       (.I0(\ex_reg2_reg[31]_i_22_n_0 ),
        .I1(\ex_reg2_reg[31]_i_23_n_0 ),
        .O(rst_reg_64),
        .S(\ex_reg2[0]_i_3 ));
  MUXF8 \ex_reg2_reg[31]_i_12 
       (.I0(\ex_reg2_reg[31]_i_24_n_0 ),
        .I1(\ex_reg2_reg[31]_i_25_n_0 ),
        .O(rst_reg_63),
        .S(\ex_reg2[0]_i_3 ));
  MUXF7 \ex_reg2_reg[31]_i_22 
       (.I0(\ex_reg2[31]_i_30_n_0 ),
        .I1(\ex_reg2[31]_i_31_n_0 ),
        .O(\ex_reg2_reg[31]_i_22_n_0 ),
        .S(\ex_reg2_reg[0]_i_5_0 ));
  MUXF7 \ex_reg2_reg[31]_i_23 
       (.I0(\ex_reg2[31]_i_32_n_0 ),
        .I1(\ex_reg2[31]_i_33_n_0 ),
        .O(\ex_reg2_reg[31]_i_23_n_0 ),
        .S(\ex_reg2_reg[0]_i_5_0 ));
  MUXF7 \ex_reg2_reg[31]_i_24 
       (.I0(\ex_reg2[31]_i_34_n_0 ),
        .I1(\ex_reg2[31]_i_35_n_0 ),
        .O(\ex_reg2_reg[31]_i_24_n_0 ),
        .S(\ex_reg2_reg[0]_i_5_0 ));
  MUXF7 \ex_reg2_reg[31]_i_25 
       (.I0(\ex_reg2[31]_i_36_n_0 ),
        .I1(\ex_reg2[31]_i_37_n_0 ),
        .O(\ex_reg2_reg[31]_i_25_n_0 ),
        .S(\ex_reg2_reg[0]_i_5_0 ));
  MUXF8 \ex_reg2_reg[3]_i_4 
       (.I0(\ex_reg2_reg[3]_i_6_n_0 ),
        .I1(\ex_reg2_reg[3]_i_7_n_0 ),
        .O(rst_reg_120),
        .S(\ex_reg2[0]_i_3 ));
  MUXF8 \ex_reg2_reg[3]_i_5 
       (.I0(\ex_reg2_reg[3]_i_8_n_0 ),
        .I1(\ex_reg2_reg[3]_i_9_n_0 ),
        .O(rst_reg_119),
        .S(\ex_reg2[0]_i_3 ));
  MUXF7 \ex_reg2_reg[3]_i_6 
       (.I0(\ex_reg2[3]_i_10_n_0 ),
        .I1(\ex_reg2[3]_i_11_n_0 ),
        .O(\ex_reg2_reg[3]_i_6_n_0 ),
        .S(\ex_reg2_reg[0]_i_5_0 ));
  MUXF7 \ex_reg2_reg[3]_i_7 
       (.I0(\ex_reg2[3]_i_12_n_0 ),
        .I1(\ex_reg2[3]_i_13_n_0 ),
        .O(\ex_reg2_reg[3]_i_7_n_0 ),
        .S(\ex_reg2_reg[0]_i_5_0 ));
  MUXF7 \ex_reg2_reg[3]_i_8 
       (.I0(\ex_reg2[3]_i_14_n_0 ),
        .I1(\ex_reg2[3]_i_15_n_0 ),
        .O(\ex_reg2_reg[3]_i_8_n_0 ),
        .S(\ex_reg2_reg[0]_i_5_0 ));
  MUXF7 \ex_reg2_reg[3]_i_9 
       (.I0(\ex_reg2[3]_i_16_n_0 ),
        .I1(\ex_reg2[3]_i_17_n_0 ),
        .O(\ex_reg2_reg[3]_i_9_n_0 ),
        .S(\ex_reg2_reg[0]_i_5_0 ));
  MUXF8 \ex_reg2_reg[4]_i_4 
       (.I0(\ex_reg2_reg[4]_i_6_n_0 ),
        .I1(\ex_reg2_reg[4]_i_7_n_0 ),
        .O(rst_reg_118),
        .S(\ex_reg2[0]_i_3 ));
  MUXF8 \ex_reg2_reg[4]_i_5 
       (.I0(\ex_reg2_reg[4]_i_8_n_0 ),
        .I1(\ex_reg2_reg[4]_i_9_n_0 ),
        .O(rst_reg_117),
        .S(\ex_reg2[0]_i_3 ));
  MUXF7 \ex_reg2_reg[4]_i_6 
       (.I0(\ex_reg2[4]_i_10_n_0 ),
        .I1(\ex_reg2[4]_i_11_n_0 ),
        .O(\ex_reg2_reg[4]_i_6_n_0 ),
        .S(\ex_reg2_reg[0]_i_5_0 ));
  MUXF7 \ex_reg2_reg[4]_i_7 
       (.I0(\ex_reg2[4]_i_12_n_0 ),
        .I1(\ex_reg2[4]_i_13_n_0 ),
        .O(\ex_reg2_reg[4]_i_7_n_0 ),
        .S(\ex_reg2_reg[0]_i_5_0 ));
  MUXF7 \ex_reg2_reg[4]_i_8 
       (.I0(\ex_reg2[4]_i_14_n_0 ),
        .I1(\ex_reg2[4]_i_15_n_0 ),
        .O(\ex_reg2_reg[4]_i_8_n_0 ),
        .S(\ex_reg2_reg[0]_i_5_0 ));
  MUXF7 \ex_reg2_reg[4]_i_9 
       (.I0(\ex_reg2[4]_i_16_n_0 ),
        .I1(\ex_reg2[4]_i_17_n_0 ),
        .O(\ex_reg2_reg[4]_i_9_n_0 ),
        .S(\ex_reg2_reg[0]_i_5_0 ));
  MUXF7 \ex_reg2_reg[5]_i_10 
       (.I0(\ex_reg2[5]_i_17_n_0 ),
        .I1(\ex_reg2[5]_i_18_n_0 ),
        .O(\ex_reg2_reg[5]_i_10_n_0 ),
        .S(\ex_reg2_reg[0]_i_5_0 ));
  MUXF8 \ex_reg2_reg[5]_i_5 
       (.I0(\ex_reg2_reg[5]_i_7_n_0 ),
        .I1(\ex_reg2_reg[5]_i_8_n_0 ),
        .O(rst_reg_116),
        .S(\ex_reg2[0]_i_3 ));
  MUXF8 \ex_reg2_reg[5]_i_6 
       (.I0(\ex_reg2_reg[5]_i_9_n_0 ),
        .I1(\ex_reg2_reg[5]_i_10_n_0 ),
        .O(rst_reg_115),
        .S(\ex_reg2[0]_i_3 ));
  MUXF7 \ex_reg2_reg[5]_i_7 
       (.I0(\ex_reg2[5]_i_11_n_0 ),
        .I1(\ex_reg2[5]_i_12_n_0 ),
        .O(\ex_reg2_reg[5]_i_7_n_0 ),
        .S(\ex_reg2_reg[0]_i_5_0 ));
  MUXF7 \ex_reg2_reg[5]_i_8 
       (.I0(\ex_reg2[5]_i_13_n_0 ),
        .I1(\ex_reg2[5]_i_14_n_0 ),
        .O(\ex_reg2_reg[5]_i_8_n_0 ),
        .S(\ex_reg2_reg[0]_i_5_0 ));
  MUXF7 \ex_reg2_reg[5]_i_9 
       (.I0(\ex_reg2[5]_i_15_n_0 ),
        .I1(\ex_reg2[5]_i_16_n_0 ),
        .O(\ex_reg2_reg[5]_i_9_n_0 ),
        .S(\ex_reg2_reg[0]_i_5_0 ));
  MUXF7 \ex_reg2_reg[6]_i_10 
       (.I0(\ex_reg2[6]_i_17_n_0 ),
        .I1(\ex_reg2[6]_i_18_n_0 ),
        .O(\ex_reg2_reg[6]_i_10_n_0 ),
        .S(\ex_reg2_reg[0]_i_5_0 ));
  MUXF8 \ex_reg2_reg[6]_i_5 
       (.I0(\ex_reg2_reg[6]_i_7_n_0 ),
        .I1(\ex_reg2_reg[6]_i_8_n_0 ),
        .O(rst_reg_114),
        .S(\ex_reg2[0]_i_3 ));
  MUXF8 \ex_reg2_reg[6]_i_6 
       (.I0(\ex_reg2_reg[6]_i_9_n_0 ),
        .I1(\ex_reg2_reg[6]_i_10_n_0 ),
        .O(rst_reg_113),
        .S(\ex_reg2[0]_i_3 ));
  MUXF7 \ex_reg2_reg[6]_i_7 
       (.I0(\ex_reg2[6]_i_11_n_0 ),
        .I1(\ex_reg2[6]_i_12_n_0 ),
        .O(\ex_reg2_reg[6]_i_7_n_0 ),
        .S(\ex_reg2_reg[0]_i_5_0 ));
  MUXF7 \ex_reg2_reg[6]_i_8 
       (.I0(\ex_reg2[6]_i_13_n_0 ),
        .I1(\ex_reg2[6]_i_14_n_0 ),
        .O(\ex_reg2_reg[6]_i_8_n_0 ),
        .S(\ex_reg2_reg[0]_i_5_0 ));
  MUXF7 \ex_reg2_reg[6]_i_9 
       (.I0(\ex_reg2[6]_i_15_n_0 ),
        .I1(\ex_reg2[6]_i_16_n_0 ),
        .O(\ex_reg2_reg[6]_i_9_n_0 ),
        .S(\ex_reg2_reg[0]_i_5_0 ));
  MUXF7 \ex_reg2_reg[7]_i_10 
       (.I0(\ex_reg2[7]_i_16_n_0 ),
        .I1(\ex_reg2[7]_i_17_n_0 ),
        .O(\ex_reg2_reg[7]_i_10_n_0 ),
        .S(\ex_reg2_reg[0]_i_5_0 ));
  MUXF7 \ex_reg2_reg[7]_i_11 
       (.I0(\ex_reg2[7]_i_18_n_0 ),
        .I1(\ex_reg2[7]_i_19_n_0 ),
        .O(\ex_reg2_reg[7]_i_11_n_0 ),
        .S(\ex_reg2_reg[0]_i_5_0 ));
  MUXF8 \ex_reg2_reg[7]_i_6 
       (.I0(\ex_reg2_reg[7]_i_8_n_0 ),
        .I1(\ex_reg2_reg[7]_i_9_n_0 ),
        .O(rst_reg_112),
        .S(\ex_reg2[0]_i_3 ));
  MUXF8 \ex_reg2_reg[7]_i_7 
       (.I0(\ex_reg2_reg[7]_i_10_n_0 ),
        .I1(\ex_reg2_reg[7]_i_11_n_0 ),
        .O(rst_reg_111),
        .S(\ex_reg2[0]_i_3 ));
  MUXF7 \ex_reg2_reg[7]_i_8 
       (.I0(\ex_reg2[7]_i_12_n_0 ),
        .I1(\ex_reg2[7]_i_13_n_0 ),
        .O(\ex_reg2_reg[7]_i_8_n_0 ),
        .S(\ex_reg2_reg[0]_i_5_0 ));
  MUXF7 \ex_reg2_reg[7]_i_9 
       (.I0(\ex_reg2[7]_i_14_n_0 ),
        .I1(\ex_reg2[7]_i_15_n_0 ),
        .O(\ex_reg2_reg[7]_i_9_n_0 ),
        .S(\ex_reg2_reg[0]_i_5_0 ));
  MUXF7 \ex_reg2_reg[8]_i_10 
       (.I0(\ex_reg2[8]_i_17_n_0 ),
        .I1(\ex_reg2[8]_i_18_n_0 ),
        .O(\ex_reg2_reg[8]_i_10_n_0 ),
        .S(\ex_reg2_reg[0]_i_5_0 ));
  MUXF8 \ex_reg2_reg[8]_i_5 
       (.I0(\ex_reg2_reg[8]_i_7_n_0 ),
        .I1(\ex_reg2_reg[8]_i_8_n_0 ),
        .O(rst_reg_110),
        .S(\ex_reg2[0]_i_3 ));
  MUXF8 \ex_reg2_reg[8]_i_6 
       (.I0(\ex_reg2_reg[8]_i_9_n_0 ),
        .I1(\ex_reg2_reg[8]_i_10_n_0 ),
        .O(rst_reg_109),
        .S(\ex_reg2[0]_i_3 ));
  MUXF7 \ex_reg2_reg[8]_i_7 
       (.I0(\ex_reg2[8]_i_11_n_0 ),
        .I1(\ex_reg2[8]_i_12_n_0 ),
        .O(\ex_reg2_reg[8]_i_7_n_0 ),
        .S(\ex_reg2_reg[0]_i_5_0 ));
  MUXF7 \ex_reg2_reg[8]_i_8 
       (.I0(\ex_reg2[8]_i_13_n_0 ),
        .I1(\ex_reg2[8]_i_14_n_0 ),
        .O(\ex_reg2_reg[8]_i_8_n_0 ),
        .S(\ex_reg2_reg[0]_i_5_0 ));
  MUXF7 \ex_reg2_reg[8]_i_9 
       (.I0(\ex_reg2[8]_i_15_n_0 ),
        .I1(\ex_reg2[8]_i_16_n_0 ),
        .O(\ex_reg2_reg[8]_i_9_n_0 ),
        .S(\ex_reg2_reg[0]_i_5_0 ));
  MUXF7 \ex_reg2_reg[9]_i_10 
       (.I0(\ex_reg2[9]_i_17_n_0 ),
        .I1(\ex_reg2[9]_i_18_n_0 ),
        .O(\ex_reg2_reg[9]_i_10_n_0 ),
        .S(\ex_reg2_reg[0]_i_5_0 ));
  MUXF8 \ex_reg2_reg[9]_i_5 
       (.I0(\ex_reg2_reg[9]_i_7_n_0 ),
        .I1(\ex_reg2_reg[9]_i_8_n_0 ),
        .O(rst_reg_108),
        .S(\ex_reg2[0]_i_3 ));
  MUXF8 \ex_reg2_reg[9]_i_6 
       (.I0(\ex_reg2_reg[9]_i_9_n_0 ),
        .I1(\ex_reg2_reg[9]_i_10_n_0 ),
        .O(rst_reg_107),
        .S(\ex_reg2[0]_i_3 ));
  MUXF7 \ex_reg2_reg[9]_i_7 
       (.I0(\ex_reg2[9]_i_11_n_0 ),
        .I1(\ex_reg2[9]_i_12_n_0 ),
        .O(\ex_reg2_reg[9]_i_7_n_0 ),
        .S(\ex_reg2_reg[0]_i_5_0 ));
  MUXF7 \ex_reg2_reg[9]_i_8 
       (.I0(\ex_reg2[9]_i_13_n_0 ),
        .I1(\ex_reg2[9]_i_14_n_0 ),
        .O(\ex_reg2_reg[9]_i_8_n_0 ),
        .S(\ex_reg2_reg[0]_i_5_0 ));
  MUXF7 \ex_reg2_reg[9]_i_9 
       (.I0(\ex_reg2[9]_i_15_n_0 ),
        .I1(\ex_reg2[9]_i_16_n_0 ),
        .O(\ex_reg2_reg[9]_i_9_n_0 ),
        .S(\ex_reg2_reg[0]_i_5_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[10][0] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[10][31]_0 ),
        .D(D[0]),
        .Q(\regs_reg[10]_21 [0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[10][10] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[10][31]_0 ),
        .D(D[10]),
        .Q(\regs_reg[10]_21 [10]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[10][11] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[10][31]_0 ),
        .D(D[11]),
        .Q(\regs_reg[10]_21 [11]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[10][12] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[10][31]_0 ),
        .D(D[12]),
        .Q(\regs_reg[10]_21 [12]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[10][13] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[10][31]_0 ),
        .D(D[13]),
        .Q(\regs_reg[10]_21 [13]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[10][14] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[10][31]_0 ),
        .D(D[14]),
        .Q(\regs_reg[10]_21 [14]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[10][15] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[10][31]_0 ),
        .D(D[15]),
        .Q(\regs_reg[10]_21 [15]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[10][16] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[10][31]_0 ),
        .D(D[16]),
        .Q(\regs_reg[10]_21 [16]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[10][17] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[10][31]_0 ),
        .D(D[17]),
        .Q(\regs_reg[10]_21 [17]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[10][18] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[10][31]_0 ),
        .D(D[18]),
        .Q(\regs_reg[10]_21 [18]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[10][19] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[10][31]_0 ),
        .D(D[19]),
        .Q(\regs_reg[10]_21 [19]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[10][1] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[10][31]_0 ),
        .D(D[1]),
        .Q(\regs_reg[10]_21 [1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[10][20] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[10][31]_0 ),
        .D(D[20]),
        .Q(\regs_reg[10]_21 [20]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[10][21] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[10][31]_0 ),
        .D(D[21]),
        .Q(\regs_reg[10]_21 [21]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[10][22] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[10][31]_0 ),
        .D(D[22]),
        .Q(\regs_reg[10]_21 [22]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[10][23] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[10][31]_0 ),
        .D(D[23]),
        .Q(\regs_reg[10]_21 [23]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[10][24] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[10][31]_0 ),
        .D(D[24]),
        .Q(\regs_reg[10]_21 [24]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[10][25] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[10][31]_0 ),
        .D(D[25]),
        .Q(\regs_reg[10]_21 [25]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[10][26] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[10][31]_0 ),
        .D(D[26]),
        .Q(\regs_reg[10]_21 [26]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[10][27] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[10][31]_0 ),
        .D(D[27]),
        .Q(\regs_reg[10]_21 [27]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[10][28] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[10][31]_0 ),
        .D(D[28]),
        .Q(\regs_reg[10]_21 [28]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[10][29] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[10][31]_0 ),
        .D(D[29]),
        .Q(\regs_reg[10]_21 [29]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[10][2] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[10][31]_0 ),
        .D(D[2]),
        .Q(\regs_reg[10]_21 [2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[10][30] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[10][31]_0 ),
        .D(D[30]),
        .Q(\regs_reg[10]_21 [30]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[10][31] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[10][31]_0 ),
        .D(D[31]),
        .Q(\regs_reg[10]_21 [31]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[10][3] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[10][31]_0 ),
        .D(D[3]),
        .Q(\regs_reg[10]_21 [3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[10][4] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[10][31]_0 ),
        .D(D[4]),
        .Q(\regs_reg[10]_21 [4]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[10][5] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[10][31]_0 ),
        .D(D[5]),
        .Q(\regs_reg[10]_21 [5]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[10][6] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[10][31]_0 ),
        .D(D[6]),
        .Q(\regs_reg[10]_21 [6]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[10][7] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[10][31]_0 ),
        .D(D[7]),
        .Q(\regs_reg[10]_21 [7]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[10][8] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[10][31]_0 ),
        .D(D[8]),
        .Q(\regs_reg[10]_21 [8]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[10][9] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[10][31]_0 ),
        .D(D[9]),
        .Q(\regs_reg[10]_21 [9]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[11][0] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[11][31]_0 ),
        .D(D[0]),
        .Q(\regs_reg[11]_20 [0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[11][10] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[11][31]_0 ),
        .D(D[10]),
        .Q(\regs_reg[11]_20 [10]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[11][11] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[11][31]_0 ),
        .D(D[11]),
        .Q(\regs_reg[11]_20 [11]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[11][12] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[11][31]_0 ),
        .D(D[12]),
        .Q(\regs_reg[11]_20 [12]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[11][13] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[11][31]_0 ),
        .D(D[13]),
        .Q(\regs_reg[11]_20 [13]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[11][14] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[11][31]_0 ),
        .D(D[14]),
        .Q(\regs_reg[11]_20 [14]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[11][15] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[11][31]_0 ),
        .D(D[15]),
        .Q(\regs_reg[11]_20 [15]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[11][16] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[11][31]_0 ),
        .D(D[16]),
        .Q(\regs_reg[11]_20 [16]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[11][17] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[11][31]_0 ),
        .D(D[17]),
        .Q(\regs_reg[11]_20 [17]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[11][18] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[11][31]_0 ),
        .D(D[18]),
        .Q(\regs_reg[11]_20 [18]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[11][19] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[11][31]_0 ),
        .D(D[19]),
        .Q(\regs_reg[11]_20 [19]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[11][1] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[11][31]_0 ),
        .D(D[1]),
        .Q(\regs_reg[11]_20 [1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[11][20] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[11][31]_0 ),
        .D(D[20]),
        .Q(\regs_reg[11]_20 [20]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[11][21] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[11][31]_0 ),
        .D(D[21]),
        .Q(\regs_reg[11]_20 [21]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[11][22] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[11][31]_0 ),
        .D(D[22]),
        .Q(\regs_reg[11]_20 [22]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[11][23] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[11][31]_0 ),
        .D(D[23]),
        .Q(\regs_reg[11]_20 [23]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[11][24] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[11][31]_0 ),
        .D(D[24]),
        .Q(\regs_reg[11]_20 [24]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[11][25] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[11][31]_0 ),
        .D(D[25]),
        .Q(\regs_reg[11]_20 [25]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[11][26] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[11][31]_0 ),
        .D(D[26]),
        .Q(\regs_reg[11]_20 [26]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[11][27] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[11][31]_0 ),
        .D(D[27]),
        .Q(\regs_reg[11]_20 [27]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[11][28] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[11][31]_0 ),
        .D(D[28]),
        .Q(\regs_reg[11]_20 [28]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[11][29] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[11][31]_0 ),
        .D(D[29]),
        .Q(\regs_reg[11]_20 [29]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[11][2] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[11][31]_0 ),
        .D(D[2]),
        .Q(\regs_reg[11]_20 [2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[11][30] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[11][31]_0 ),
        .D(D[30]),
        .Q(\regs_reg[11]_20 [30]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[11][31] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[11][31]_0 ),
        .D(D[31]),
        .Q(\regs_reg[11]_20 [31]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[11][3] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[11][31]_0 ),
        .D(D[3]),
        .Q(\regs_reg[11]_20 [3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[11][4] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[11][31]_0 ),
        .D(D[4]),
        .Q(\regs_reg[11]_20 [4]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[11][5] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[11][31]_0 ),
        .D(D[5]),
        .Q(\regs_reg[11]_20 [5]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[11][6] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[11][31]_0 ),
        .D(D[6]),
        .Q(\regs_reg[11]_20 [6]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[11][7] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[11][31]_0 ),
        .D(D[7]),
        .Q(\regs_reg[11]_20 [7]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[11][8] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[11][31]_0 ),
        .D(D[8]),
        .Q(\regs_reg[11]_20 [8]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[11][9] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[11][31]_0 ),
        .D(D[9]),
        .Q(\regs_reg[11]_20 [9]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[12][0] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[12][31]_0 ),
        .D(D[0]),
        .Q(\regs_reg[12]_19 [0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[12][10] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[12][31]_0 ),
        .D(D[10]),
        .Q(\regs_reg[12]_19 [10]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[12][11] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[12][31]_0 ),
        .D(D[11]),
        .Q(\regs_reg[12]_19 [11]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[12][12] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[12][31]_0 ),
        .D(D[12]),
        .Q(\regs_reg[12]_19 [12]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[12][13] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[12][31]_0 ),
        .D(D[13]),
        .Q(\regs_reg[12]_19 [13]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[12][14] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[12][31]_0 ),
        .D(D[14]),
        .Q(\regs_reg[12]_19 [14]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[12][15] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[12][31]_0 ),
        .D(D[15]),
        .Q(\regs_reg[12]_19 [15]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[12][16] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[12][31]_0 ),
        .D(D[16]),
        .Q(\regs_reg[12]_19 [16]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[12][17] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[12][31]_0 ),
        .D(D[17]),
        .Q(\regs_reg[12]_19 [17]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[12][18] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[12][31]_0 ),
        .D(D[18]),
        .Q(\regs_reg[12]_19 [18]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[12][19] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[12][31]_0 ),
        .D(D[19]),
        .Q(\regs_reg[12]_19 [19]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[12][1] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[12][31]_0 ),
        .D(D[1]),
        .Q(\regs_reg[12]_19 [1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[12][20] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[12][31]_0 ),
        .D(D[20]),
        .Q(\regs_reg[12]_19 [20]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[12][21] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[12][31]_0 ),
        .D(D[21]),
        .Q(\regs_reg[12]_19 [21]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[12][22] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[12][31]_0 ),
        .D(D[22]),
        .Q(\regs_reg[12]_19 [22]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[12][23] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[12][31]_0 ),
        .D(D[23]),
        .Q(\regs_reg[12]_19 [23]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[12][24] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[12][31]_0 ),
        .D(D[24]),
        .Q(\regs_reg[12]_19 [24]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[12][25] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[12][31]_0 ),
        .D(D[25]),
        .Q(\regs_reg[12]_19 [25]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[12][26] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[12][31]_0 ),
        .D(D[26]),
        .Q(\regs_reg[12]_19 [26]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[12][27] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[12][31]_0 ),
        .D(D[27]),
        .Q(\regs_reg[12]_19 [27]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[12][28] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[12][31]_0 ),
        .D(D[28]),
        .Q(\regs_reg[12]_19 [28]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[12][29] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[12][31]_0 ),
        .D(D[29]),
        .Q(\regs_reg[12]_19 [29]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[12][2] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[12][31]_0 ),
        .D(D[2]),
        .Q(\regs_reg[12]_19 [2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[12][30] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[12][31]_0 ),
        .D(D[30]),
        .Q(\regs_reg[12]_19 [30]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[12][31] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[12][31]_0 ),
        .D(D[31]),
        .Q(\regs_reg[12]_19 [31]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[12][3] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[12][31]_0 ),
        .D(D[3]),
        .Q(\regs_reg[12]_19 [3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[12][4] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[12][31]_0 ),
        .D(D[4]),
        .Q(\regs_reg[12]_19 [4]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[12][5] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[12][31]_0 ),
        .D(D[5]),
        .Q(\regs_reg[12]_19 [5]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[12][6] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[12][31]_0 ),
        .D(D[6]),
        .Q(\regs_reg[12]_19 [6]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[12][7] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[12][31]_0 ),
        .D(D[7]),
        .Q(\regs_reg[12]_19 [7]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[12][8] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[12][31]_0 ),
        .D(D[8]),
        .Q(\regs_reg[12]_19 [8]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[12][9] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[12][31]_0 ),
        .D(D[9]),
        .Q(\regs_reg[12]_19 [9]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[13][0] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[13][31]_0 ),
        .D(D[0]),
        .Q(\regs_reg[13]_18 [0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[13][10] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[13][31]_0 ),
        .D(D[10]),
        .Q(\regs_reg[13]_18 [10]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[13][11] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[13][31]_0 ),
        .D(D[11]),
        .Q(\regs_reg[13]_18 [11]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[13][12] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[13][31]_0 ),
        .D(D[12]),
        .Q(\regs_reg[13]_18 [12]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[13][13] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[13][31]_0 ),
        .D(D[13]),
        .Q(\regs_reg[13]_18 [13]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[13][14] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[13][31]_0 ),
        .D(D[14]),
        .Q(\regs_reg[13]_18 [14]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[13][15] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[13][31]_0 ),
        .D(D[15]),
        .Q(\regs_reg[13]_18 [15]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[13][16] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[13][31]_0 ),
        .D(D[16]),
        .Q(\regs_reg[13]_18 [16]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[13][17] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[13][31]_0 ),
        .D(D[17]),
        .Q(\regs_reg[13]_18 [17]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[13][18] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[13][31]_0 ),
        .D(D[18]),
        .Q(\regs_reg[13]_18 [18]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[13][19] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[13][31]_0 ),
        .D(D[19]),
        .Q(\regs_reg[13]_18 [19]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[13][1] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[13][31]_0 ),
        .D(D[1]),
        .Q(\regs_reg[13]_18 [1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[13][20] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[13][31]_0 ),
        .D(D[20]),
        .Q(\regs_reg[13]_18 [20]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[13][21] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[13][31]_0 ),
        .D(D[21]),
        .Q(\regs_reg[13]_18 [21]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[13][22] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[13][31]_0 ),
        .D(D[22]),
        .Q(\regs_reg[13]_18 [22]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[13][23] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[13][31]_0 ),
        .D(D[23]),
        .Q(\regs_reg[13]_18 [23]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[13][24] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[13][31]_0 ),
        .D(D[24]),
        .Q(\regs_reg[13]_18 [24]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[13][25] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[13][31]_0 ),
        .D(D[25]),
        .Q(\regs_reg[13]_18 [25]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[13][26] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[13][31]_0 ),
        .D(D[26]),
        .Q(\regs_reg[13]_18 [26]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[13][27] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[13][31]_0 ),
        .D(D[27]),
        .Q(\regs_reg[13]_18 [27]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[13][28] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[13][31]_0 ),
        .D(D[28]),
        .Q(\regs_reg[13]_18 [28]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[13][29] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[13][31]_0 ),
        .D(D[29]),
        .Q(\regs_reg[13]_18 [29]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[13][2] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[13][31]_0 ),
        .D(D[2]),
        .Q(\regs_reg[13]_18 [2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[13][30] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[13][31]_0 ),
        .D(D[30]),
        .Q(\regs_reg[13]_18 [30]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[13][31] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[13][31]_0 ),
        .D(D[31]),
        .Q(\regs_reg[13]_18 [31]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[13][3] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[13][31]_0 ),
        .D(D[3]),
        .Q(\regs_reg[13]_18 [3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[13][4] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[13][31]_0 ),
        .D(D[4]),
        .Q(\regs_reg[13]_18 [4]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[13][5] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[13][31]_0 ),
        .D(D[5]),
        .Q(\regs_reg[13]_18 [5]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[13][6] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[13][31]_0 ),
        .D(D[6]),
        .Q(\regs_reg[13]_18 [6]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[13][7] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[13][31]_0 ),
        .D(D[7]),
        .Q(\regs_reg[13]_18 [7]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[13][8] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[13][31]_0 ),
        .D(D[8]),
        .Q(\regs_reg[13]_18 [8]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[13][9] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[13][31]_0 ),
        .D(D[9]),
        .Q(\regs_reg[13]_18 [9]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[14][0] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[14][31]_0 ),
        .D(D[0]),
        .Q(\regs_reg[14]_17 [0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[14][10] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[14][31]_0 ),
        .D(D[10]),
        .Q(\regs_reg[14]_17 [10]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[14][11] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[14][31]_0 ),
        .D(D[11]),
        .Q(\regs_reg[14]_17 [11]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[14][12] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[14][31]_0 ),
        .D(D[12]),
        .Q(\regs_reg[14]_17 [12]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[14][13] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[14][31]_0 ),
        .D(D[13]),
        .Q(\regs_reg[14]_17 [13]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[14][14] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[14][31]_0 ),
        .D(D[14]),
        .Q(\regs_reg[14]_17 [14]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[14][15] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[14][31]_0 ),
        .D(D[15]),
        .Q(\regs_reg[14]_17 [15]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[14][16] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[14][31]_0 ),
        .D(D[16]),
        .Q(\regs_reg[14]_17 [16]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[14][17] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[14][31]_0 ),
        .D(D[17]),
        .Q(\regs_reg[14]_17 [17]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[14][18] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[14][31]_0 ),
        .D(D[18]),
        .Q(\regs_reg[14]_17 [18]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[14][19] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[14][31]_0 ),
        .D(D[19]),
        .Q(\regs_reg[14]_17 [19]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[14][1] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[14][31]_0 ),
        .D(D[1]),
        .Q(\regs_reg[14]_17 [1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[14][20] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[14][31]_0 ),
        .D(D[20]),
        .Q(\regs_reg[14]_17 [20]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[14][21] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[14][31]_0 ),
        .D(D[21]),
        .Q(\regs_reg[14]_17 [21]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[14][22] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[14][31]_0 ),
        .D(D[22]),
        .Q(\regs_reg[14]_17 [22]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[14][23] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[14][31]_0 ),
        .D(D[23]),
        .Q(\regs_reg[14]_17 [23]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[14][24] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[14][31]_0 ),
        .D(D[24]),
        .Q(\regs_reg[14]_17 [24]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[14][25] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[14][31]_0 ),
        .D(D[25]),
        .Q(\regs_reg[14]_17 [25]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[14][26] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[14][31]_0 ),
        .D(D[26]),
        .Q(\regs_reg[14]_17 [26]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[14][27] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[14][31]_0 ),
        .D(D[27]),
        .Q(\regs_reg[14]_17 [27]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[14][28] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[14][31]_0 ),
        .D(D[28]),
        .Q(\regs_reg[14]_17 [28]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[14][29] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[14][31]_0 ),
        .D(D[29]),
        .Q(\regs_reg[14]_17 [29]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[14][2] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[14][31]_0 ),
        .D(D[2]),
        .Q(\regs_reg[14]_17 [2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[14][30] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[14][31]_0 ),
        .D(D[30]),
        .Q(\regs_reg[14]_17 [30]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[14][31] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[14][31]_0 ),
        .D(D[31]),
        .Q(\regs_reg[14]_17 [31]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[14][3] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[14][31]_0 ),
        .D(D[3]),
        .Q(\regs_reg[14]_17 [3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[14][4] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[14][31]_0 ),
        .D(D[4]),
        .Q(\regs_reg[14]_17 [4]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[14][5] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[14][31]_0 ),
        .D(D[5]),
        .Q(\regs_reg[14]_17 [5]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[14][6] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[14][31]_0 ),
        .D(D[6]),
        .Q(\regs_reg[14]_17 [6]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[14][7] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[14][31]_0 ),
        .D(D[7]),
        .Q(\regs_reg[14]_17 [7]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[14][8] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[14][31]_0 ),
        .D(D[8]),
        .Q(\regs_reg[14]_17 [8]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[14][9] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[14][31]_0 ),
        .D(D[9]),
        .Q(\regs_reg[14]_17 [9]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[15][0] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[15][31]_0 ),
        .D(D[0]),
        .Q(\regs_reg[15]_16 [0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[15][10] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[15][31]_0 ),
        .D(D[10]),
        .Q(\regs_reg[15]_16 [10]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[15][11] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[15][31]_0 ),
        .D(D[11]),
        .Q(\regs_reg[15]_16 [11]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[15][12] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[15][31]_0 ),
        .D(D[12]),
        .Q(\regs_reg[15]_16 [12]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[15][13] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[15][31]_0 ),
        .D(D[13]),
        .Q(\regs_reg[15]_16 [13]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[15][14] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[15][31]_0 ),
        .D(D[14]),
        .Q(\regs_reg[15]_16 [14]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[15][15] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[15][31]_0 ),
        .D(D[15]),
        .Q(\regs_reg[15]_16 [15]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[15][16] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[15][31]_0 ),
        .D(D[16]),
        .Q(\regs_reg[15]_16 [16]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[15][17] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[15][31]_0 ),
        .D(D[17]),
        .Q(\regs_reg[15]_16 [17]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[15][18] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[15][31]_0 ),
        .D(D[18]),
        .Q(\regs_reg[15]_16 [18]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[15][19] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[15][31]_0 ),
        .D(D[19]),
        .Q(\regs_reg[15]_16 [19]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[15][1] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[15][31]_0 ),
        .D(D[1]),
        .Q(\regs_reg[15]_16 [1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[15][20] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[15][31]_0 ),
        .D(D[20]),
        .Q(\regs_reg[15]_16 [20]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[15][21] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[15][31]_0 ),
        .D(D[21]),
        .Q(\regs_reg[15]_16 [21]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[15][22] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[15][31]_0 ),
        .D(D[22]),
        .Q(\regs_reg[15]_16 [22]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[15][23] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[15][31]_0 ),
        .D(D[23]),
        .Q(\regs_reg[15]_16 [23]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[15][24] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[15][31]_0 ),
        .D(D[24]),
        .Q(\regs_reg[15]_16 [24]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[15][25] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[15][31]_0 ),
        .D(D[25]),
        .Q(\regs_reg[15]_16 [25]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[15][26] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[15][31]_0 ),
        .D(D[26]),
        .Q(\regs_reg[15]_16 [26]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[15][27] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[15][31]_0 ),
        .D(D[27]),
        .Q(\regs_reg[15]_16 [27]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[15][28] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[15][31]_0 ),
        .D(D[28]),
        .Q(\regs_reg[15]_16 [28]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[15][29] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[15][31]_0 ),
        .D(D[29]),
        .Q(\regs_reg[15]_16 [29]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[15][2] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[15][31]_0 ),
        .D(D[2]),
        .Q(\regs_reg[15]_16 [2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[15][30] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[15][31]_0 ),
        .D(D[30]),
        .Q(\regs_reg[15]_16 [30]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[15][31] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[15][31]_0 ),
        .D(D[31]),
        .Q(\regs_reg[15]_16 [31]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[15][3] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[15][31]_0 ),
        .D(D[3]),
        .Q(\regs_reg[15]_16 [3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[15][4] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[15][31]_0 ),
        .D(D[4]),
        .Q(\regs_reg[15]_16 [4]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[15][5] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[15][31]_0 ),
        .D(D[5]),
        .Q(\regs_reg[15]_16 [5]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[15][6] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[15][31]_0 ),
        .D(D[6]),
        .Q(\regs_reg[15]_16 [6]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[15][7] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[15][31]_0 ),
        .D(D[7]),
        .Q(\regs_reg[15]_16 [7]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[15][8] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[15][31]_0 ),
        .D(D[8]),
        .Q(\regs_reg[15]_16 [8]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[15][9] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[15][31]_0 ),
        .D(D[9]),
        .Q(\regs_reg[15]_16 [9]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[16][0] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[16][31]_0 ),
        .D(D[0]),
        .Q(\regs_reg[16]_15 [0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[16][10] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[16][31]_0 ),
        .D(D[10]),
        .Q(\regs_reg[16]_15 [10]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[16][11] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[16][31]_0 ),
        .D(D[11]),
        .Q(\regs_reg[16]_15 [11]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[16][12] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[16][31]_0 ),
        .D(D[12]),
        .Q(\regs_reg[16]_15 [12]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[16][13] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[16][31]_0 ),
        .D(D[13]),
        .Q(\regs_reg[16]_15 [13]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[16][14] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[16][31]_0 ),
        .D(D[14]),
        .Q(\regs_reg[16]_15 [14]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[16][15] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[16][31]_0 ),
        .D(D[15]),
        .Q(\regs_reg[16]_15 [15]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[16][16] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[16][31]_0 ),
        .D(D[16]),
        .Q(\regs_reg[16]_15 [16]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[16][17] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[16][31]_0 ),
        .D(D[17]),
        .Q(\regs_reg[16]_15 [17]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[16][18] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[16][31]_0 ),
        .D(D[18]),
        .Q(\regs_reg[16]_15 [18]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[16][19] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[16][31]_0 ),
        .D(D[19]),
        .Q(\regs_reg[16]_15 [19]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[16][1] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[16][31]_0 ),
        .D(D[1]),
        .Q(\regs_reg[16]_15 [1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[16][20] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[16][31]_0 ),
        .D(D[20]),
        .Q(\regs_reg[16]_15 [20]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[16][21] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[16][31]_0 ),
        .D(D[21]),
        .Q(\regs_reg[16]_15 [21]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[16][22] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[16][31]_0 ),
        .D(D[22]),
        .Q(\regs_reg[16]_15 [22]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[16][23] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[16][31]_0 ),
        .D(D[23]),
        .Q(\regs_reg[16]_15 [23]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[16][24] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[16][31]_0 ),
        .D(D[24]),
        .Q(\regs_reg[16]_15 [24]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[16][25] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[16][31]_0 ),
        .D(D[25]),
        .Q(\regs_reg[16]_15 [25]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[16][26] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[16][31]_0 ),
        .D(D[26]),
        .Q(\regs_reg[16]_15 [26]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[16][27] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[16][31]_0 ),
        .D(D[27]),
        .Q(\regs_reg[16]_15 [27]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[16][28] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[16][31]_0 ),
        .D(D[28]),
        .Q(\regs_reg[16]_15 [28]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[16][29] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[16][31]_0 ),
        .D(D[29]),
        .Q(\regs_reg[16]_15 [29]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[16][2] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[16][31]_0 ),
        .D(D[2]),
        .Q(\regs_reg[16]_15 [2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[16][30] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[16][31]_0 ),
        .D(D[30]),
        .Q(\regs_reg[16]_15 [30]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[16][31] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[16][31]_0 ),
        .D(D[31]),
        .Q(\regs_reg[16]_15 [31]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[16][3] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[16][31]_0 ),
        .D(D[3]),
        .Q(\regs_reg[16]_15 [3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[16][4] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[16][31]_0 ),
        .D(D[4]),
        .Q(\regs_reg[16]_15 [4]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[16][5] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[16][31]_0 ),
        .D(D[5]),
        .Q(\regs_reg[16]_15 [5]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[16][6] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[16][31]_0 ),
        .D(D[6]),
        .Q(\regs_reg[16]_15 [6]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[16][7] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[16][31]_0 ),
        .D(D[7]),
        .Q(\regs_reg[16]_15 [7]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[16][8] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[16][31]_0 ),
        .D(D[8]),
        .Q(\regs_reg[16]_15 [8]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[16][9] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[16][31]_0 ),
        .D(D[9]),
        .Q(\regs_reg[16]_15 [9]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[17][0] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[17][31]_0 ),
        .D(D[0]),
        .Q(\regs_reg[17]_14 [0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[17][10] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[17][31]_0 ),
        .D(D[10]),
        .Q(\regs_reg[17]_14 [10]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[17][11] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[17][31]_0 ),
        .D(D[11]),
        .Q(\regs_reg[17]_14 [11]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[17][12] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[17][31]_0 ),
        .D(D[12]),
        .Q(\regs_reg[17]_14 [12]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[17][13] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[17][31]_0 ),
        .D(D[13]),
        .Q(\regs_reg[17]_14 [13]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[17][14] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[17][31]_0 ),
        .D(D[14]),
        .Q(\regs_reg[17]_14 [14]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[17][15] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[17][31]_0 ),
        .D(D[15]),
        .Q(\regs_reg[17]_14 [15]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[17][16] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[17][31]_0 ),
        .D(D[16]),
        .Q(\regs_reg[17]_14 [16]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[17][17] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[17][31]_0 ),
        .D(D[17]),
        .Q(\regs_reg[17]_14 [17]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[17][18] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[17][31]_0 ),
        .D(D[18]),
        .Q(\regs_reg[17]_14 [18]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[17][19] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[17][31]_0 ),
        .D(D[19]),
        .Q(\regs_reg[17]_14 [19]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[17][1] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[17][31]_0 ),
        .D(D[1]),
        .Q(\regs_reg[17]_14 [1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[17][20] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[17][31]_0 ),
        .D(D[20]),
        .Q(\regs_reg[17]_14 [20]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[17][21] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[17][31]_0 ),
        .D(D[21]),
        .Q(\regs_reg[17]_14 [21]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[17][22] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[17][31]_0 ),
        .D(D[22]),
        .Q(\regs_reg[17]_14 [22]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[17][23] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[17][31]_0 ),
        .D(D[23]),
        .Q(\regs_reg[17]_14 [23]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[17][24] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[17][31]_0 ),
        .D(D[24]),
        .Q(\regs_reg[17]_14 [24]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[17][25] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[17][31]_0 ),
        .D(D[25]),
        .Q(\regs_reg[17]_14 [25]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[17][26] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[17][31]_0 ),
        .D(D[26]),
        .Q(\regs_reg[17]_14 [26]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[17][27] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[17][31]_0 ),
        .D(D[27]),
        .Q(\regs_reg[17]_14 [27]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[17][28] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[17][31]_0 ),
        .D(D[28]),
        .Q(\regs_reg[17]_14 [28]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[17][29] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[17][31]_0 ),
        .D(D[29]),
        .Q(\regs_reg[17]_14 [29]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[17][2] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[17][31]_0 ),
        .D(D[2]),
        .Q(\regs_reg[17]_14 [2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[17][30] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[17][31]_0 ),
        .D(D[30]),
        .Q(\regs_reg[17]_14 [30]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[17][31] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[17][31]_0 ),
        .D(D[31]),
        .Q(\regs_reg[17]_14 [31]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[17][3] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[17][31]_0 ),
        .D(D[3]),
        .Q(\regs_reg[17]_14 [3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[17][4] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[17][31]_0 ),
        .D(D[4]),
        .Q(\regs_reg[17]_14 [4]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[17][5] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[17][31]_0 ),
        .D(D[5]),
        .Q(\regs_reg[17]_14 [5]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[17][6] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[17][31]_0 ),
        .D(D[6]),
        .Q(\regs_reg[17]_14 [6]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[17][7] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[17][31]_0 ),
        .D(D[7]),
        .Q(\regs_reg[17]_14 [7]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[17][8] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[17][31]_0 ),
        .D(D[8]),
        .Q(\regs_reg[17]_14 [8]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[17][9] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[17][31]_0 ),
        .D(D[9]),
        .Q(\regs_reg[17]_14 [9]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[18][0] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[18][31]_0 ),
        .D(D[0]),
        .Q(\regs_reg[18]_13 [0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[18][10] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[18][31]_0 ),
        .D(D[10]),
        .Q(\regs_reg[18]_13 [10]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[18][11] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[18][31]_0 ),
        .D(D[11]),
        .Q(\regs_reg[18]_13 [11]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[18][12] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[18][31]_0 ),
        .D(D[12]),
        .Q(\regs_reg[18]_13 [12]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[18][13] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[18][31]_0 ),
        .D(D[13]),
        .Q(\regs_reg[18]_13 [13]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[18][14] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[18][31]_0 ),
        .D(D[14]),
        .Q(\regs_reg[18]_13 [14]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[18][15] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[18][31]_0 ),
        .D(D[15]),
        .Q(\regs_reg[18]_13 [15]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[18][16] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[18][31]_0 ),
        .D(D[16]),
        .Q(\regs_reg[18]_13 [16]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[18][17] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[18][31]_0 ),
        .D(D[17]),
        .Q(\regs_reg[18]_13 [17]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[18][18] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[18][31]_0 ),
        .D(D[18]),
        .Q(\regs_reg[18]_13 [18]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[18][19] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[18][31]_0 ),
        .D(D[19]),
        .Q(\regs_reg[18]_13 [19]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[18][1] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[18][31]_0 ),
        .D(D[1]),
        .Q(\regs_reg[18]_13 [1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[18][20] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[18][31]_0 ),
        .D(D[20]),
        .Q(\regs_reg[18]_13 [20]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[18][21] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[18][31]_0 ),
        .D(D[21]),
        .Q(\regs_reg[18]_13 [21]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[18][22] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[18][31]_0 ),
        .D(D[22]),
        .Q(\regs_reg[18]_13 [22]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[18][23] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[18][31]_0 ),
        .D(D[23]),
        .Q(\regs_reg[18]_13 [23]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[18][24] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[18][31]_0 ),
        .D(D[24]),
        .Q(\regs_reg[18]_13 [24]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[18][25] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[18][31]_0 ),
        .D(D[25]),
        .Q(\regs_reg[18]_13 [25]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[18][26] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[18][31]_0 ),
        .D(D[26]),
        .Q(\regs_reg[18]_13 [26]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[18][27] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[18][31]_0 ),
        .D(D[27]),
        .Q(\regs_reg[18]_13 [27]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[18][28] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[18][31]_0 ),
        .D(D[28]),
        .Q(\regs_reg[18]_13 [28]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[18][29] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[18][31]_0 ),
        .D(D[29]),
        .Q(\regs_reg[18]_13 [29]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[18][2] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[18][31]_0 ),
        .D(D[2]),
        .Q(\regs_reg[18]_13 [2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[18][30] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[18][31]_0 ),
        .D(D[30]),
        .Q(\regs_reg[18]_13 [30]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[18][31] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[18][31]_0 ),
        .D(D[31]),
        .Q(\regs_reg[18]_13 [31]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[18][3] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[18][31]_0 ),
        .D(D[3]),
        .Q(\regs_reg[18]_13 [3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[18][4] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[18][31]_0 ),
        .D(D[4]),
        .Q(\regs_reg[18]_13 [4]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[18][5] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[18][31]_0 ),
        .D(D[5]),
        .Q(\regs_reg[18]_13 [5]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[18][6] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[18][31]_0 ),
        .D(D[6]),
        .Q(\regs_reg[18]_13 [6]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[18][7] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[18][31]_0 ),
        .D(D[7]),
        .Q(\regs_reg[18]_13 [7]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[18][8] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[18][31]_0 ),
        .D(D[8]),
        .Q(\regs_reg[18]_13 [8]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[18][9] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[18][31]_0 ),
        .D(D[9]),
        .Q(\regs_reg[18]_13 [9]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[19][0] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[19][31]_0 ),
        .D(D[0]),
        .Q(\regs_reg[19]_12 [0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[19][10] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[19][31]_0 ),
        .D(D[10]),
        .Q(\regs_reg[19]_12 [10]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[19][11] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[19][31]_0 ),
        .D(D[11]),
        .Q(\regs_reg[19]_12 [11]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[19][12] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[19][31]_0 ),
        .D(D[12]),
        .Q(\regs_reg[19]_12 [12]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[19][13] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[19][31]_0 ),
        .D(D[13]),
        .Q(\regs_reg[19]_12 [13]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[19][14] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[19][31]_0 ),
        .D(D[14]),
        .Q(\regs_reg[19]_12 [14]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[19][15] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[19][31]_0 ),
        .D(D[15]),
        .Q(\regs_reg[19]_12 [15]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[19][16] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[19][31]_0 ),
        .D(D[16]),
        .Q(\regs_reg[19]_12 [16]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[19][17] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[19][31]_0 ),
        .D(D[17]),
        .Q(\regs_reg[19]_12 [17]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[19][18] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[19][31]_0 ),
        .D(D[18]),
        .Q(\regs_reg[19]_12 [18]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[19][19] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[19][31]_0 ),
        .D(D[19]),
        .Q(\regs_reg[19]_12 [19]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[19][1] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[19][31]_0 ),
        .D(D[1]),
        .Q(\regs_reg[19]_12 [1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[19][20] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[19][31]_0 ),
        .D(D[20]),
        .Q(\regs_reg[19]_12 [20]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[19][21] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[19][31]_0 ),
        .D(D[21]),
        .Q(\regs_reg[19]_12 [21]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[19][22] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[19][31]_0 ),
        .D(D[22]),
        .Q(\regs_reg[19]_12 [22]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[19][23] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[19][31]_0 ),
        .D(D[23]),
        .Q(\regs_reg[19]_12 [23]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[19][24] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[19][31]_0 ),
        .D(D[24]),
        .Q(\regs_reg[19]_12 [24]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[19][25] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[19][31]_0 ),
        .D(D[25]),
        .Q(\regs_reg[19]_12 [25]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[19][26] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[19][31]_0 ),
        .D(D[26]),
        .Q(\regs_reg[19]_12 [26]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[19][27] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[19][31]_0 ),
        .D(D[27]),
        .Q(\regs_reg[19]_12 [27]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[19][28] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[19][31]_0 ),
        .D(D[28]),
        .Q(\regs_reg[19]_12 [28]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[19][29] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[19][31]_0 ),
        .D(D[29]),
        .Q(\regs_reg[19]_12 [29]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[19][2] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[19][31]_0 ),
        .D(D[2]),
        .Q(\regs_reg[19]_12 [2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[19][30] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[19][31]_0 ),
        .D(D[30]),
        .Q(\regs_reg[19]_12 [30]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[19][31] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[19][31]_0 ),
        .D(D[31]),
        .Q(\regs_reg[19]_12 [31]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[19][3] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[19][31]_0 ),
        .D(D[3]),
        .Q(\regs_reg[19]_12 [3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[19][4] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[19][31]_0 ),
        .D(D[4]),
        .Q(\regs_reg[19]_12 [4]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[19][5] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[19][31]_0 ),
        .D(D[5]),
        .Q(\regs_reg[19]_12 [5]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[19][6] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[19][31]_0 ),
        .D(D[6]),
        .Q(\regs_reg[19]_12 [6]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[19][7] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[19][31]_0 ),
        .D(D[7]),
        .Q(\regs_reg[19]_12 [7]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[19][8] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[19][31]_0 ),
        .D(D[8]),
        .Q(\regs_reg[19]_12 [8]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[19][9] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[19][31]_0 ),
        .D(D[9]),
        .Q(\regs_reg[19]_12 [9]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[1][0] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[1][31]_0 ),
        .D(D[0]),
        .Q(\regs_reg[1]_30 [0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[1][10] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[1][31]_0 ),
        .D(D[10]),
        .Q(\regs_reg[1]_30 [10]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[1][11] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[1][31]_0 ),
        .D(D[11]),
        .Q(\regs_reg[1]_30 [11]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[1][12] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[1][31]_0 ),
        .D(D[12]),
        .Q(\regs_reg[1]_30 [12]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[1][13] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[1][31]_0 ),
        .D(D[13]),
        .Q(\regs_reg[1]_30 [13]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[1][14] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[1][31]_0 ),
        .D(D[14]),
        .Q(\regs_reg[1]_30 [14]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[1][15] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[1][31]_0 ),
        .D(D[15]),
        .Q(\regs_reg[1]_30 [15]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[1][16] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[1][31]_0 ),
        .D(D[16]),
        .Q(\regs_reg[1]_30 [16]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[1][17] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[1][31]_0 ),
        .D(D[17]),
        .Q(\regs_reg[1]_30 [17]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[1][18] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[1][31]_0 ),
        .D(D[18]),
        .Q(\regs_reg[1]_30 [18]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[1][19] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[1][31]_0 ),
        .D(D[19]),
        .Q(\regs_reg[1]_30 [19]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[1][1] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[1][31]_0 ),
        .D(D[1]),
        .Q(\regs_reg[1]_30 [1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[1][20] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[1][31]_0 ),
        .D(D[20]),
        .Q(\regs_reg[1]_30 [20]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[1][21] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[1][31]_0 ),
        .D(D[21]),
        .Q(\regs_reg[1]_30 [21]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[1][22] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[1][31]_0 ),
        .D(D[22]),
        .Q(\regs_reg[1]_30 [22]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[1][23] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[1][31]_0 ),
        .D(D[23]),
        .Q(\regs_reg[1]_30 [23]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[1][24] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[1][31]_0 ),
        .D(D[24]),
        .Q(\regs_reg[1]_30 [24]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[1][25] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[1][31]_0 ),
        .D(D[25]),
        .Q(\regs_reg[1]_30 [25]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[1][26] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[1][31]_0 ),
        .D(D[26]),
        .Q(\regs_reg[1]_30 [26]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[1][27] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[1][31]_0 ),
        .D(D[27]),
        .Q(\regs_reg[1]_30 [27]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[1][28] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[1][31]_0 ),
        .D(D[28]),
        .Q(\regs_reg[1]_30 [28]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[1][29] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[1][31]_0 ),
        .D(D[29]),
        .Q(\regs_reg[1]_30 [29]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[1][2] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[1][31]_0 ),
        .D(D[2]),
        .Q(\regs_reg[1]_30 [2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[1][30] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[1][31]_0 ),
        .D(D[30]),
        .Q(\regs_reg[1]_30 [30]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[1][31] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[1][31]_0 ),
        .D(D[31]),
        .Q(\regs_reg[1]_30 [31]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[1][3] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[1][31]_0 ),
        .D(D[3]),
        .Q(\regs_reg[1]_30 [3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[1][4] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[1][31]_0 ),
        .D(D[4]),
        .Q(\regs_reg[1]_30 [4]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[1][5] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[1][31]_0 ),
        .D(D[5]),
        .Q(\regs_reg[1]_30 [5]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[1][6] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[1][31]_0 ),
        .D(D[6]),
        .Q(\regs_reg[1]_30 [6]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[1][7] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[1][31]_0 ),
        .D(D[7]),
        .Q(\regs_reg[1]_30 [7]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[1][8] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[1][31]_0 ),
        .D(D[8]),
        .Q(\regs_reg[1]_30 [8]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[1][9] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[1][31]_0 ),
        .D(D[9]),
        .Q(\regs_reg[1]_30 [9]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[20][0] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[20][31]_0 ),
        .D(D[0]),
        .Q(\regs_reg[20]_11 [0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[20][10] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[20][31]_0 ),
        .D(D[10]),
        .Q(\regs_reg[20]_11 [10]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[20][11] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[20][31]_0 ),
        .D(D[11]),
        .Q(\regs_reg[20]_11 [11]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[20][12] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[20][31]_0 ),
        .D(D[12]),
        .Q(\regs_reg[20]_11 [12]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[20][13] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[20][31]_0 ),
        .D(D[13]),
        .Q(\regs_reg[20]_11 [13]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[20][14] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[20][31]_0 ),
        .D(D[14]),
        .Q(\regs_reg[20]_11 [14]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[20][15] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[20][31]_0 ),
        .D(D[15]),
        .Q(\regs_reg[20]_11 [15]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[20][16] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[20][31]_0 ),
        .D(D[16]),
        .Q(\regs_reg[20]_11 [16]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[20][17] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[20][31]_0 ),
        .D(D[17]),
        .Q(\regs_reg[20]_11 [17]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[20][18] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[20][31]_0 ),
        .D(D[18]),
        .Q(\regs_reg[20]_11 [18]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[20][19] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[20][31]_0 ),
        .D(D[19]),
        .Q(\regs_reg[20]_11 [19]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[20][1] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[20][31]_0 ),
        .D(D[1]),
        .Q(\regs_reg[20]_11 [1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[20][20] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[20][31]_0 ),
        .D(D[20]),
        .Q(\regs_reg[20]_11 [20]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[20][21] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[20][31]_0 ),
        .D(D[21]),
        .Q(\regs_reg[20]_11 [21]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[20][22] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[20][31]_0 ),
        .D(D[22]),
        .Q(\regs_reg[20]_11 [22]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[20][23] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[20][31]_0 ),
        .D(D[23]),
        .Q(\regs_reg[20]_11 [23]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[20][24] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[20][31]_0 ),
        .D(D[24]),
        .Q(\regs_reg[20]_11 [24]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[20][25] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[20][31]_0 ),
        .D(D[25]),
        .Q(\regs_reg[20]_11 [25]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[20][26] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[20][31]_0 ),
        .D(D[26]),
        .Q(\regs_reg[20]_11 [26]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[20][27] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[20][31]_0 ),
        .D(D[27]),
        .Q(\regs_reg[20]_11 [27]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[20][28] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[20][31]_0 ),
        .D(D[28]),
        .Q(\regs_reg[20]_11 [28]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[20][29] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[20][31]_0 ),
        .D(D[29]),
        .Q(\regs_reg[20]_11 [29]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[20][2] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[20][31]_0 ),
        .D(D[2]),
        .Q(\regs_reg[20]_11 [2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[20][30] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[20][31]_0 ),
        .D(D[30]),
        .Q(\regs_reg[20]_11 [30]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[20][31] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[20][31]_0 ),
        .D(D[31]),
        .Q(\regs_reg[20]_11 [31]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[20][3] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[20][31]_0 ),
        .D(D[3]),
        .Q(\regs_reg[20]_11 [3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[20][4] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[20][31]_0 ),
        .D(D[4]),
        .Q(\regs_reg[20]_11 [4]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[20][5] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[20][31]_0 ),
        .D(D[5]),
        .Q(\regs_reg[20]_11 [5]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[20][6] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[20][31]_0 ),
        .D(D[6]),
        .Q(\regs_reg[20]_11 [6]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[20][7] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[20][31]_0 ),
        .D(D[7]),
        .Q(\regs_reg[20]_11 [7]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[20][8] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[20][31]_0 ),
        .D(D[8]),
        .Q(\regs_reg[20]_11 [8]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[20][9] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[20][31]_0 ),
        .D(D[9]),
        .Q(\regs_reg[20]_11 [9]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[21][0] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[21][31]_0 ),
        .D(D[0]),
        .Q(\regs_reg[21]_10 [0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[21][10] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[21][31]_0 ),
        .D(D[10]),
        .Q(\regs_reg[21]_10 [10]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[21][11] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[21][31]_0 ),
        .D(D[11]),
        .Q(\regs_reg[21]_10 [11]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[21][12] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[21][31]_0 ),
        .D(D[12]),
        .Q(\regs_reg[21]_10 [12]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[21][13] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[21][31]_0 ),
        .D(D[13]),
        .Q(\regs_reg[21]_10 [13]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[21][14] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[21][31]_0 ),
        .D(D[14]),
        .Q(\regs_reg[21]_10 [14]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[21][15] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[21][31]_0 ),
        .D(D[15]),
        .Q(\regs_reg[21]_10 [15]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[21][16] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[21][31]_0 ),
        .D(D[16]),
        .Q(\regs_reg[21]_10 [16]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[21][17] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[21][31]_0 ),
        .D(D[17]),
        .Q(\regs_reg[21]_10 [17]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[21][18] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[21][31]_0 ),
        .D(D[18]),
        .Q(\regs_reg[21]_10 [18]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[21][19] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[21][31]_0 ),
        .D(D[19]),
        .Q(\regs_reg[21]_10 [19]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[21][1] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[21][31]_0 ),
        .D(D[1]),
        .Q(\regs_reg[21]_10 [1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[21][20] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[21][31]_0 ),
        .D(D[20]),
        .Q(\regs_reg[21]_10 [20]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[21][21] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[21][31]_0 ),
        .D(D[21]),
        .Q(\regs_reg[21]_10 [21]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[21][22] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[21][31]_0 ),
        .D(D[22]),
        .Q(\regs_reg[21]_10 [22]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[21][23] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[21][31]_0 ),
        .D(D[23]),
        .Q(\regs_reg[21]_10 [23]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[21][24] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[21][31]_0 ),
        .D(D[24]),
        .Q(\regs_reg[21]_10 [24]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[21][25] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[21][31]_0 ),
        .D(D[25]),
        .Q(\regs_reg[21]_10 [25]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[21][26] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[21][31]_0 ),
        .D(D[26]),
        .Q(\regs_reg[21]_10 [26]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[21][27] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[21][31]_0 ),
        .D(D[27]),
        .Q(\regs_reg[21]_10 [27]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[21][28] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[21][31]_0 ),
        .D(D[28]),
        .Q(\regs_reg[21]_10 [28]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[21][29] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[21][31]_0 ),
        .D(D[29]),
        .Q(\regs_reg[21]_10 [29]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[21][2] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[21][31]_0 ),
        .D(D[2]),
        .Q(\regs_reg[21]_10 [2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[21][30] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[21][31]_0 ),
        .D(D[30]),
        .Q(\regs_reg[21]_10 [30]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[21][31] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[21][31]_0 ),
        .D(D[31]),
        .Q(\regs_reg[21]_10 [31]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[21][3] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[21][31]_0 ),
        .D(D[3]),
        .Q(\regs_reg[21]_10 [3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[21][4] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[21][31]_0 ),
        .D(D[4]),
        .Q(\regs_reg[21]_10 [4]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[21][5] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[21][31]_0 ),
        .D(D[5]),
        .Q(\regs_reg[21]_10 [5]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[21][6] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[21][31]_0 ),
        .D(D[6]),
        .Q(\regs_reg[21]_10 [6]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[21][7] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[21][31]_0 ),
        .D(D[7]),
        .Q(\regs_reg[21]_10 [7]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[21][8] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[21][31]_0 ),
        .D(D[8]),
        .Q(\regs_reg[21]_10 [8]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[21][9] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[21][31]_0 ),
        .D(D[9]),
        .Q(\regs_reg[21]_10 [9]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[22][0] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[22][31]_0 ),
        .D(D[0]),
        .Q(\regs_reg[22]_9 [0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[22][10] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[22][31]_0 ),
        .D(D[10]),
        .Q(\regs_reg[22]_9 [10]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[22][11] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[22][31]_0 ),
        .D(D[11]),
        .Q(\regs_reg[22]_9 [11]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[22][12] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[22][31]_0 ),
        .D(D[12]),
        .Q(\regs_reg[22]_9 [12]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[22][13] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[22][31]_0 ),
        .D(D[13]),
        .Q(\regs_reg[22]_9 [13]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[22][14] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[22][31]_0 ),
        .D(D[14]),
        .Q(\regs_reg[22]_9 [14]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[22][15] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[22][31]_0 ),
        .D(D[15]),
        .Q(\regs_reg[22]_9 [15]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[22][16] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[22][31]_0 ),
        .D(D[16]),
        .Q(\regs_reg[22]_9 [16]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[22][17] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[22][31]_0 ),
        .D(D[17]),
        .Q(\regs_reg[22]_9 [17]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[22][18] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[22][31]_0 ),
        .D(D[18]),
        .Q(\regs_reg[22]_9 [18]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[22][19] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[22][31]_0 ),
        .D(D[19]),
        .Q(\regs_reg[22]_9 [19]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[22][1] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[22][31]_0 ),
        .D(D[1]),
        .Q(\regs_reg[22]_9 [1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[22][20] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[22][31]_0 ),
        .D(D[20]),
        .Q(\regs_reg[22]_9 [20]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[22][21] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[22][31]_0 ),
        .D(D[21]),
        .Q(\regs_reg[22]_9 [21]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[22][22] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[22][31]_0 ),
        .D(D[22]),
        .Q(\regs_reg[22]_9 [22]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[22][23] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[22][31]_0 ),
        .D(D[23]),
        .Q(\regs_reg[22]_9 [23]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[22][24] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[22][31]_0 ),
        .D(D[24]),
        .Q(\regs_reg[22]_9 [24]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[22][25] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[22][31]_0 ),
        .D(D[25]),
        .Q(\regs_reg[22]_9 [25]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[22][26] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[22][31]_0 ),
        .D(D[26]),
        .Q(\regs_reg[22]_9 [26]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[22][27] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[22][31]_0 ),
        .D(D[27]),
        .Q(\regs_reg[22]_9 [27]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[22][28] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[22][31]_0 ),
        .D(D[28]),
        .Q(\regs_reg[22]_9 [28]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[22][29] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[22][31]_0 ),
        .D(D[29]),
        .Q(\regs_reg[22]_9 [29]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[22][2] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[22][31]_0 ),
        .D(D[2]),
        .Q(\regs_reg[22]_9 [2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[22][30] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[22][31]_0 ),
        .D(D[30]),
        .Q(\regs_reg[22]_9 [30]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[22][31] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[22][31]_0 ),
        .D(D[31]),
        .Q(\regs_reg[22]_9 [31]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[22][3] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[22][31]_0 ),
        .D(D[3]),
        .Q(\regs_reg[22]_9 [3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[22][4] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[22][31]_0 ),
        .D(D[4]),
        .Q(\regs_reg[22]_9 [4]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[22][5] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[22][31]_0 ),
        .D(D[5]),
        .Q(\regs_reg[22]_9 [5]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[22][6] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[22][31]_0 ),
        .D(D[6]),
        .Q(\regs_reg[22]_9 [6]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[22][7] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[22][31]_0 ),
        .D(D[7]),
        .Q(\regs_reg[22]_9 [7]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[22][8] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[22][31]_0 ),
        .D(D[8]),
        .Q(\regs_reg[22]_9 [8]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[22][9] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[22][31]_0 ),
        .D(D[9]),
        .Q(\regs_reg[22]_9 [9]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[23][0] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[23][31]_0 ),
        .D(D[0]),
        .Q(\regs_reg[23]_8 [0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[23][10] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[23][31]_0 ),
        .D(D[10]),
        .Q(\regs_reg[23]_8 [10]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[23][11] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[23][31]_0 ),
        .D(D[11]),
        .Q(\regs_reg[23]_8 [11]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[23][12] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[23][31]_0 ),
        .D(D[12]),
        .Q(\regs_reg[23]_8 [12]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[23][13] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[23][31]_0 ),
        .D(D[13]),
        .Q(\regs_reg[23]_8 [13]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[23][14] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[23][31]_0 ),
        .D(D[14]),
        .Q(\regs_reg[23]_8 [14]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[23][15] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[23][31]_0 ),
        .D(D[15]),
        .Q(\regs_reg[23]_8 [15]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[23][16] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[23][31]_0 ),
        .D(D[16]),
        .Q(\regs_reg[23]_8 [16]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[23][17] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[23][31]_0 ),
        .D(D[17]),
        .Q(\regs_reg[23]_8 [17]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[23][18] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[23][31]_0 ),
        .D(D[18]),
        .Q(\regs_reg[23]_8 [18]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[23][19] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[23][31]_0 ),
        .D(D[19]),
        .Q(\regs_reg[23]_8 [19]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[23][1] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[23][31]_0 ),
        .D(D[1]),
        .Q(\regs_reg[23]_8 [1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[23][20] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[23][31]_0 ),
        .D(D[20]),
        .Q(\regs_reg[23]_8 [20]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[23][21] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[23][31]_0 ),
        .D(D[21]),
        .Q(\regs_reg[23]_8 [21]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[23][22] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[23][31]_0 ),
        .D(D[22]),
        .Q(\regs_reg[23]_8 [22]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[23][23] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[23][31]_0 ),
        .D(D[23]),
        .Q(\regs_reg[23]_8 [23]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[23][24] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[23][31]_0 ),
        .D(D[24]),
        .Q(\regs_reg[23]_8 [24]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[23][25] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[23][31]_0 ),
        .D(D[25]),
        .Q(\regs_reg[23]_8 [25]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[23][26] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[23][31]_0 ),
        .D(D[26]),
        .Q(\regs_reg[23]_8 [26]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[23][27] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[23][31]_0 ),
        .D(D[27]),
        .Q(\regs_reg[23]_8 [27]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[23][28] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[23][31]_0 ),
        .D(D[28]),
        .Q(\regs_reg[23]_8 [28]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[23][29] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[23][31]_0 ),
        .D(D[29]),
        .Q(\regs_reg[23]_8 [29]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[23][2] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[23][31]_0 ),
        .D(D[2]),
        .Q(\regs_reg[23]_8 [2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[23][30] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[23][31]_0 ),
        .D(D[30]),
        .Q(\regs_reg[23]_8 [30]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[23][31] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[23][31]_0 ),
        .D(D[31]),
        .Q(\regs_reg[23]_8 [31]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[23][3] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[23][31]_0 ),
        .D(D[3]),
        .Q(\regs_reg[23]_8 [3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[23][4] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[23][31]_0 ),
        .D(D[4]),
        .Q(\regs_reg[23]_8 [4]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[23][5] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[23][31]_0 ),
        .D(D[5]),
        .Q(\regs_reg[23]_8 [5]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[23][6] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[23][31]_0 ),
        .D(D[6]),
        .Q(\regs_reg[23]_8 [6]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[23][7] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[23][31]_0 ),
        .D(D[7]),
        .Q(\regs_reg[23]_8 [7]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[23][8] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[23][31]_0 ),
        .D(D[8]),
        .Q(\regs_reg[23]_8 [8]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[23][9] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[23][31]_0 ),
        .D(D[9]),
        .Q(\regs_reg[23]_8 [9]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[24][0] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[24][31]_0 ),
        .D(D[0]),
        .Q(\regs_reg[24]_7 [0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[24][10] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[24][31]_0 ),
        .D(D[10]),
        .Q(\regs_reg[24]_7 [10]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[24][11] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[24][31]_0 ),
        .D(D[11]),
        .Q(\regs_reg[24]_7 [11]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[24][12] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[24][31]_0 ),
        .D(D[12]),
        .Q(\regs_reg[24]_7 [12]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[24][13] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[24][31]_0 ),
        .D(D[13]),
        .Q(\regs_reg[24]_7 [13]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[24][14] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[24][31]_0 ),
        .D(D[14]),
        .Q(\regs_reg[24]_7 [14]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[24][15] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[24][31]_0 ),
        .D(D[15]),
        .Q(\regs_reg[24]_7 [15]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[24][16] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[24][31]_0 ),
        .D(D[16]),
        .Q(\regs_reg[24]_7 [16]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[24][17] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[24][31]_0 ),
        .D(D[17]),
        .Q(\regs_reg[24]_7 [17]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[24][18] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[24][31]_0 ),
        .D(D[18]),
        .Q(\regs_reg[24]_7 [18]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[24][19] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[24][31]_0 ),
        .D(D[19]),
        .Q(\regs_reg[24]_7 [19]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[24][1] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[24][31]_0 ),
        .D(D[1]),
        .Q(\regs_reg[24]_7 [1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[24][20] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[24][31]_0 ),
        .D(D[20]),
        .Q(\regs_reg[24]_7 [20]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[24][21] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[24][31]_0 ),
        .D(D[21]),
        .Q(\regs_reg[24]_7 [21]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[24][22] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[24][31]_0 ),
        .D(D[22]),
        .Q(\regs_reg[24]_7 [22]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[24][23] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[24][31]_0 ),
        .D(D[23]),
        .Q(\regs_reg[24]_7 [23]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[24][24] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[24][31]_0 ),
        .D(D[24]),
        .Q(\regs_reg[24]_7 [24]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[24][25] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[24][31]_0 ),
        .D(D[25]),
        .Q(\regs_reg[24]_7 [25]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[24][26] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[24][31]_0 ),
        .D(D[26]),
        .Q(\regs_reg[24]_7 [26]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[24][27] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[24][31]_0 ),
        .D(D[27]),
        .Q(\regs_reg[24]_7 [27]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[24][28] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[24][31]_0 ),
        .D(D[28]),
        .Q(\regs_reg[24]_7 [28]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[24][29] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[24][31]_0 ),
        .D(D[29]),
        .Q(\regs_reg[24]_7 [29]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[24][2] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[24][31]_0 ),
        .D(D[2]),
        .Q(\regs_reg[24]_7 [2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[24][30] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[24][31]_0 ),
        .D(D[30]),
        .Q(\regs_reg[24]_7 [30]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[24][31] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[24][31]_0 ),
        .D(D[31]),
        .Q(\regs_reg[24]_7 [31]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[24][3] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[24][31]_0 ),
        .D(D[3]),
        .Q(\regs_reg[24]_7 [3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[24][4] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[24][31]_0 ),
        .D(D[4]),
        .Q(\regs_reg[24]_7 [4]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[24][5] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[24][31]_0 ),
        .D(D[5]),
        .Q(\regs_reg[24]_7 [5]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[24][6] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[24][31]_0 ),
        .D(D[6]),
        .Q(\regs_reg[24]_7 [6]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[24][7] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[24][31]_0 ),
        .D(D[7]),
        .Q(\regs_reg[24]_7 [7]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[24][8] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[24][31]_0 ),
        .D(D[8]),
        .Q(\regs_reg[24]_7 [8]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[24][9] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[24][31]_0 ),
        .D(D[9]),
        .Q(\regs_reg[24]_7 [9]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[25][0] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[25][31]_0 ),
        .D(D[0]),
        .Q(\regs_reg[25]_6 [0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[25][10] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[25][31]_0 ),
        .D(D[10]),
        .Q(\regs_reg[25]_6 [10]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[25][11] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[25][31]_0 ),
        .D(D[11]),
        .Q(\regs_reg[25]_6 [11]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[25][12] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[25][31]_0 ),
        .D(D[12]),
        .Q(\regs_reg[25]_6 [12]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[25][13] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[25][31]_0 ),
        .D(D[13]),
        .Q(\regs_reg[25]_6 [13]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[25][14] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[25][31]_0 ),
        .D(D[14]),
        .Q(\regs_reg[25]_6 [14]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[25][15] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[25][31]_0 ),
        .D(D[15]),
        .Q(\regs_reg[25]_6 [15]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[25][16] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[25][31]_0 ),
        .D(D[16]),
        .Q(\regs_reg[25]_6 [16]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[25][17] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[25][31]_0 ),
        .D(D[17]),
        .Q(\regs_reg[25]_6 [17]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[25][18] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[25][31]_0 ),
        .D(D[18]),
        .Q(\regs_reg[25]_6 [18]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[25][19] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[25][31]_0 ),
        .D(D[19]),
        .Q(\regs_reg[25]_6 [19]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[25][1] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[25][31]_0 ),
        .D(D[1]),
        .Q(\regs_reg[25]_6 [1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[25][20] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[25][31]_0 ),
        .D(D[20]),
        .Q(\regs_reg[25]_6 [20]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[25][21] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[25][31]_0 ),
        .D(D[21]),
        .Q(\regs_reg[25]_6 [21]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[25][22] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[25][31]_0 ),
        .D(D[22]),
        .Q(\regs_reg[25]_6 [22]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[25][23] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[25][31]_0 ),
        .D(D[23]),
        .Q(\regs_reg[25]_6 [23]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[25][24] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[25][31]_0 ),
        .D(D[24]),
        .Q(\regs_reg[25]_6 [24]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[25][25] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[25][31]_0 ),
        .D(D[25]),
        .Q(\regs_reg[25]_6 [25]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[25][26] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[25][31]_0 ),
        .D(D[26]),
        .Q(\regs_reg[25]_6 [26]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[25][27] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[25][31]_0 ),
        .D(D[27]),
        .Q(\regs_reg[25]_6 [27]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[25][28] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[25][31]_0 ),
        .D(D[28]),
        .Q(\regs_reg[25]_6 [28]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[25][29] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[25][31]_0 ),
        .D(D[29]),
        .Q(\regs_reg[25]_6 [29]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[25][2] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[25][31]_0 ),
        .D(D[2]),
        .Q(\regs_reg[25]_6 [2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[25][30] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[25][31]_0 ),
        .D(D[30]),
        .Q(\regs_reg[25]_6 [30]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[25][31] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[25][31]_0 ),
        .D(D[31]),
        .Q(\regs_reg[25]_6 [31]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[25][3] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[25][31]_0 ),
        .D(D[3]),
        .Q(\regs_reg[25]_6 [3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[25][4] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[25][31]_0 ),
        .D(D[4]),
        .Q(\regs_reg[25]_6 [4]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[25][5] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[25][31]_0 ),
        .D(D[5]),
        .Q(\regs_reg[25]_6 [5]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[25][6] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[25][31]_0 ),
        .D(D[6]),
        .Q(\regs_reg[25]_6 [6]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[25][7] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[25][31]_0 ),
        .D(D[7]),
        .Q(\regs_reg[25]_6 [7]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[25][8] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[25][31]_0 ),
        .D(D[8]),
        .Q(\regs_reg[25]_6 [8]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[25][9] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[25][31]_0 ),
        .D(D[9]),
        .Q(\regs_reg[25]_6 [9]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[26][0] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[26][31]_0 ),
        .D(D[0]),
        .Q(\regs_reg[26]_5 [0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[26][10] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[26][31]_0 ),
        .D(D[10]),
        .Q(\regs_reg[26]_5 [10]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[26][11] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[26][31]_0 ),
        .D(D[11]),
        .Q(\regs_reg[26]_5 [11]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[26][12] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[26][31]_0 ),
        .D(D[12]),
        .Q(\regs_reg[26]_5 [12]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[26][13] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[26][31]_0 ),
        .D(D[13]),
        .Q(\regs_reg[26]_5 [13]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[26][14] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[26][31]_0 ),
        .D(D[14]),
        .Q(\regs_reg[26]_5 [14]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[26][15] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[26][31]_0 ),
        .D(D[15]),
        .Q(\regs_reg[26]_5 [15]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[26][16] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[26][31]_0 ),
        .D(D[16]),
        .Q(\regs_reg[26]_5 [16]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[26][17] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[26][31]_0 ),
        .D(D[17]),
        .Q(\regs_reg[26]_5 [17]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[26][18] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[26][31]_0 ),
        .D(D[18]),
        .Q(\regs_reg[26]_5 [18]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[26][19] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[26][31]_0 ),
        .D(D[19]),
        .Q(\regs_reg[26]_5 [19]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[26][1] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[26][31]_0 ),
        .D(D[1]),
        .Q(\regs_reg[26]_5 [1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[26][20] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[26][31]_0 ),
        .D(D[20]),
        .Q(\regs_reg[26]_5 [20]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[26][21] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[26][31]_0 ),
        .D(D[21]),
        .Q(\regs_reg[26]_5 [21]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[26][22] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[26][31]_0 ),
        .D(D[22]),
        .Q(\regs_reg[26]_5 [22]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[26][23] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[26][31]_0 ),
        .D(D[23]),
        .Q(\regs_reg[26]_5 [23]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[26][24] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[26][31]_0 ),
        .D(D[24]),
        .Q(\regs_reg[26]_5 [24]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[26][25] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[26][31]_0 ),
        .D(D[25]),
        .Q(\regs_reg[26]_5 [25]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[26][26] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[26][31]_0 ),
        .D(D[26]),
        .Q(\regs_reg[26]_5 [26]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[26][27] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[26][31]_0 ),
        .D(D[27]),
        .Q(\regs_reg[26]_5 [27]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[26][28] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[26][31]_0 ),
        .D(D[28]),
        .Q(\regs_reg[26]_5 [28]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[26][29] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[26][31]_0 ),
        .D(D[29]),
        .Q(\regs_reg[26]_5 [29]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[26][2] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[26][31]_0 ),
        .D(D[2]),
        .Q(\regs_reg[26]_5 [2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[26][30] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[26][31]_0 ),
        .D(D[30]),
        .Q(\regs_reg[26]_5 [30]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[26][31] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[26][31]_0 ),
        .D(D[31]),
        .Q(\regs_reg[26]_5 [31]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[26][3] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[26][31]_0 ),
        .D(D[3]),
        .Q(\regs_reg[26]_5 [3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[26][4] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[26][31]_0 ),
        .D(D[4]),
        .Q(\regs_reg[26]_5 [4]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[26][5] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[26][31]_0 ),
        .D(D[5]),
        .Q(\regs_reg[26]_5 [5]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[26][6] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[26][31]_0 ),
        .D(D[6]),
        .Q(\regs_reg[26]_5 [6]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[26][7] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[26][31]_0 ),
        .D(D[7]),
        .Q(\regs_reg[26]_5 [7]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[26][8] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[26][31]_0 ),
        .D(D[8]),
        .Q(\regs_reg[26]_5 [8]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[26][9] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[26][31]_0 ),
        .D(D[9]),
        .Q(\regs_reg[26]_5 [9]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[27][0] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[27][31]_0 ),
        .D(D[0]),
        .Q(\regs_reg[27]_4 [0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[27][10] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[27][31]_0 ),
        .D(D[10]),
        .Q(\regs_reg[27]_4 [10]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[27][11] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[27][31]_0 ),
        .D(D[11]),
        .Q(\regs_reg[27]_4 [11]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[27][12] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[27][31]_0 ),
        .D(D[12]),
        .Q(\regs_reg[27]_4 [12]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[27][13] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[27][31]_0 ),
        .D(D[13]),
        .Q(\regs_reg[27]_4 [13]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[27][14] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[27][31]_0 ),
        .D(D[14]),
        .Q(\regs_reg[27]_4 [14]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[27][15] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[27][31]_0 ),
        .D(D[15]),
        .Q(\regs_reg[27]_4 [15]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[27][16] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[27][31]_0 ),
        .D(D[16]),
        .Q(\regs_reg[27]_4 [16]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[27][17] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[27][31]_0 ),
        .D(D[17]),
        .Q(\regs_reg[27]_4 [17]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[27][18] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[27][31]_0 ),
        .D(D[18]),
        .Q(\regs_reg[27]_4 [18]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[27][19] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[27][31]_0 ),
        .D(D[19]),
        .Q(\regs_reg[27]_4 [19]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[27][1] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[27][31]_0 ),
        .D(D[1]),
        .Q(\regs_reg[27]_4 [1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[27][20] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[27][31]_0 ),
        .D(D[20]),
        .Q(\regs_reg[27]_4 [20]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[27][21] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[27][31]_0 ),
        .D(D[21]),
        .Q(\regs_reg[27]_4 [21]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[27][22] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[27][31]_0 ),
        .D(D[22]),
        .Q(\regs_reg[27]_4 [22]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[27][23] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[27][31]_0 ),
        .D(D[23]),
        .Q(\regs_reg[27]_4 [23]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[27][24] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[27][31]_0 ),
        .D(D[24]),
        .Q(\regs_reg[27]_4 [24]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[27][25] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[27][31]_0 ),
        .D(D[25]),
        .Q(\regs_reg[27]_4 [25]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[27][26] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[27][31]_0 ),
        .D(D[26]),
        .Q(\regs_reg[27]_4 [26]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[27][27] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[27][31]_0 ),
        .D(D[27]),
        .Q(\regs_reg[27]_4 [27]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[27][28] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[27][31]_0 ),
        .D(D[28]),
        .Q(\regs_reg[27]_4 [28]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[27][29] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[27][31]_0 ),
        .D(D[29]),
        .Q(\regs_reg[27]_4 [29]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[27][2] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[27][31]_0 ),
        .D(D[2]),
        .Q(\regs_reg[27]_4 [2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[27][30] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[27][31]_0 ),
        .D(D[30]),
        .Q(\regs_reg[27]_4 [30]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[27][31] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[27][31]_0 ),
        .D(D[31]),
        .Q(\regs_reg[27]_4 [31]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[27][3] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[27][31]_0 ),
        .D(D[3]),
        .Q(\regs_reg[27]_4 [3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[27][4] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[27][31]_0 ),
        .D(D[4]),
        .Q(\regs_reg[27]_4 [4]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[27][5] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[27][31]_0 ),
        .D(D[5]),
        .Q(\regs_reg[27]_4 [5]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[27][6] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[27][31]_0 ),
        .D(D[6]),
        .Q(\regs_reg[27]_4 [6]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[27][7] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[27][31]_0 ),
        .D(D[7]),
        .Q(\regs_reg[27]_4 [7]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[27][8] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[27][31]_0 ),
        .D(D[8]),
        .Q(\regs_reg[27]_4 [8]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[27][9] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[27][31]_0 ),
        .D(D[9]),
        .Q(\regs_reg[27]_4 [9]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[28][0] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[28][31]_0 ),
        .D(D[0]),
        .Q(\regs_reg[28]_3 [0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[28][10] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[28][31]_0 ),
        .D(D[10]),
        .Q(\regs_reg[28]_3 [10]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[28][11] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[28][31]_0 ),
        .D(D[11]),
        .Q(\regs_reg[28]_3 [11]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[28][12] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[28][31]_0 ),
        .D(D[12]),
        .Q(\regs_reg[28]_3 [12]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[28][13] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[28][31]_0 ),
        .D(D[13]),
        .Q(\regs_reg[28]_3 [13]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[28][14] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[28][31]_0 ),
        .D(D[14]),
        .Q(\regs_reg[28]_3 [14]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[28][15] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[28][31]_0 ),
        .D(D[15]),
        .Q(\regs_reg[28]_3 [15]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[28][16] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[28][31]_0 ),
        .D(D[16]),
        .Q(\regs_reg[28]_3 [16]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[28][17] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[28][31]_0 ),
        .D(D[17]),
        .Q(\regs_reg[28]_3 [17]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[28][18] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[28][31]_0 ),
        .D(D[18]),
        .Q(\regs_reg[28]_3 [18]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[28][19] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[28][31]_0 ),
        .D(D[19]),
        .Q(\regs_reg[28]_3 [19]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[28][1] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[28][31]_0 ),
        .D(D[1]),
        .Q(\regs_reg[28]_3 [1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[28][20] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[28][31]_0 ),
        .D(D[20]),
        .Q(\regs_reg[28]_3 [20]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[28][21] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[28][31]_0 ),
        .D(D[21]),
        .Q(\regs_reg[28]_3 [21]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[28][22] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[28][31]_0 ),
        .D(D[22]),
        .Q(\regs_reg[28]_3 [22]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[28][23] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[28][31]_0 ),
        .D(D[23]),
        .Q(\regs_reg[28]_3 [23]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[28][24] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[28][31]_0 ),
        .D(D[24]),
        .Q(\regs_reg[28]_3 [24]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[28][25] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[28][31]_0 ),
        .D(D[25]),
        .Q(\regs_reg[28]_3 [25]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[28][26] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[28][31]_0 ),
        .D(D[26]),
        .Q(\regs_reg[28]_3 [26]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[28][27] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[28][31]_0 ),
        .D(D[27]),
        .Q(\regs_reg[28]_3 [27]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[28][28] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[28][31]_0 ),
        .D(D[28]),
        .Q(\regs_reg[28]_3 [28]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[28][29] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[28][31]_0 ),
        .D(D[29]),
        .Q(\regs_reg[28]_3 [29]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[28][2] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[28][31]_0 ),
        .D(D[2]),
        .Q(\regs_reg[28]_3 [2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[28][30] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[28][31]_0 ),
        .D(D[30]),
        .Q(\regs_reg[28]_3 [30]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[28][31] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[28][31]_0 ),
        .D(D[31]),
        .Q(\regs_reg[28]_3 [31]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[28][3] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[28][31]_0 ),
        .D(D[3]),
        .Q(\regs_reg[28]_3 [3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[28][4] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[28][31]_0 ),
        .D(D[4]),
        .Q(\regs_reg[28]_3 [4]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[28][5] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[28][31]_0 ),
        .D(D[5]),
        .Q(\regs_reg[28]_3 [5]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[28][6] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[28][31]_0 ),
        .D(D[6]),
        .Q(\regs_reg[28]_3 [6]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[28][7] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[28][31]_0 ),
        .D(D[7]),
        .Q(\regs_reg[28]_3 [7]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[28][8] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[28][31]_0 ),
        .D(D[8]),
        .Q(\regs_reg[28]_3 [8]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[28][9] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[28][31]_0 ),
        .D(D[9]),
        .Q(\regs_reg[28]_3 [9]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[29][0] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[29][31]_0 ),
        .D(D[0]),
        .Q(\regs_reg[29]_2 [0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[29][10] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[29][31]_0 ),
        .D(D[10]),
        .Q(\regs_reg[29]_2 [10]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[29][11] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[29][31]_0 ),
        .D(D[11]),
        .Q(\regs_reg[29]_2 [11]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[29][12] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[29][31]_0 ),
        .D(D[12]),
        .Q(\regs_reg[29]_2 [12]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[29][13] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[29][31]_0 ),
        .D(D[13]),
        .Q(\regs_reg[29]_2 [13]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[29][14] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[29][31]_0 ),
        .D(D[14]),
        .Q(\regs_reg[29]_2 [14]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[29][15] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[29][31]_0 ),
        .D(D[15]),
        .Q(\regs_reg[29]_2 [15]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[29][16] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[29][31]_0 ),
        .D(D[16]),
        .Q(\regs_reg[29]_2 [16]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[29][17] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[29][31]_0 ),
        .D(D[17]),
        .Q(\regs_reg[29]_2 [17]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[29][18] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[29][31]_0 ),
        .D(D[18]),
        .Q(\regs_reg[29]_2 [18]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[29][19] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[29][31]_0 ),
        .D(D[19]),
        .Q(\regs_reg[29]_2 [19]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[29][1] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[29][31]_0 ),
        .D(D[1]),
        .Q(\regs_reg[29]_2 [1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[29][20] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[29][31]_0 ),
        .D(D[20]),
        .Q(\regs_reg[29]_2 [20]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[29][21] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[29][31]_0 ),
        .D(D[21]),
        .Q(\regs_reg[29]_2 [21]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[29][22] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[29][31]_0 ),
        .D(D[22]),
        .Q(\regs_reg[29]_2 [22]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[29][23] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[29][31]_0 ),
        .D(D[23]),
        .Q(\regs_reg[29]_2 [23]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[29][24] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[29][31]_0 ),
        .D(D[24]),
        .Q(\regs_reg[29]_2 [24]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[29][25] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[29][31]_0 ),
        .D(D[25]),
        .Q(\regs_reg[29]_2 [25]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[29][26] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[29][31]_0 ),
        .D(D[26]),
        .Q(\regs_reg[29]_2 [26]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[29][27] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[29][31]_0 ),
        .D(D[27]),
        .Q(\regs_reg[29]_2 [27]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[29][28] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[29][31]_0 ),
        .D(D[28]),
        .Q(\regs_reg[29]_2 [28]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[29][29] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[29][31]_0 ),
        .D(D[29]),
        .Q(\regs_reg[29]_2 [29]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[29][2] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[29][31]_0 ),
        .D(D[2]),
        .Q(\regs_reg[29]_2 [2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[29][30] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[29][31]_0 ),
        .D(D[30]),
        .Q(\regs_reg[29]_2 [30]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[29][31] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[29][31]_0 ),
        .D(D[31]),
        .Q(\regs_reg[29]_2 [31]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[29][3] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[29][31]_0 ),
        .D(D[3]),
        .Q(\regs_reg[29]_2 [3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[29][4] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[29][31]_0 ),
        .D(D[4]),
        .Q(\regs_reg[29]_2 [4]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[29][5] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[29][31]_0 ),
        .D(D[5]),
        .Q(\regs_reg[29]_2 [5]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[29][6] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[29][31]_0 ),
        .D(D[6]),
        .Q(\regs_reg[29]_2 [6]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[29][7] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[29][31]_0 ),
        .D(D[7]),
        .Q(\regs_reg[29]_2 [7]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[29][8] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[29][31]_0 ),
        .D(D[8]),
        .Q(\regs_reg[29]_2 [8]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[29][9] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[29][31]_0 ),
        .D(D[9]),
        .Q(\regs_reg[29]_2 [9]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[2][0] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[2][31]_0 ),
        .D(D[0]),
        .Q(\regs_reg[2]_29 [0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[2][10] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[2][31]_0 ),
        .D(D[10]),
        .Q(\regs_reg[2]_29 [10]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[2][11] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[2][31]_0 ),
        .D(D[11]),
        .Q(\regs_reg[2]_29 [11]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[2][12] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[2][31]_0 ),
        .D(D[12]),
        .Q(\regs_reg[2]_29 [12]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[2][13] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[2][31]_0 ),
        .D(D[13]),
        .Q(\regs_reg[2]_29 [13]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[2][14] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[2][31]_0 ),
        .D(D[14]),
        .Q(\regs_reg[2]_29 [14]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[2][15] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[2][31]_0 ),
        .D(D[15]),
        .Q(\regs_reg[2]_29 [15]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[2][16] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[2][31]_0 ),
        .D(D[16]),
        .Q(\regs_reg[2]_29 [16]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[2][17] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[2][31]_0 ),
        .D(D[17]),
        .Q(\regs_reg[2]_29 [17]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[2][18] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[2][31]_0 ),
        .D(D[18]),
        .Q(\regs_reg[2]_29 [18]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[2][19] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[2][31]_0 ),
        .D(D[19]),
        .Q(\regs_reg[2]_29 [19]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[2][1] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[2][31]_0 ),
        .D(D[1]),
        .Q(\regs_reg[2]_29 [1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[2][20] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[2][31]_0 ),
        .D(D[20]),
        .Q(\regs_reg[2]_29 [20]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[2][21] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[2][31]_0 ),
        .D(D[21]),
        .Q(\regs_reg[2]_29 [21]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[2][22] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[2][31]_0 ),
        .D(D[22]),
        .Q(\regs_reg[2]_29 [22]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[2][23] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[2][31]_0 ),
        .D(D[23]),
        .Q(\regs_reg[2]_29 [23]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[2][24] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[2][31]_0 ),
        .D(D[24]),
        .Q(\regs_reg[2]_29 [24]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[2][25] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[2][31]_0 ),
        .D(D[25]),
        .Q(\regs_reg[2]_29 [25]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[2][26] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[2][31]_0 ),
        .D(D[26]),
        .Q(\regs_reg[2]_29 [26]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[2][27] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[2][31]_0 ),
        .D(D[27]),
        .Q(\regs_reg[2]_29 [27]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[2][28] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[2][31]_0 ),
        .D(D[28]),
        .Q(\regs_reg[2]_29 [28]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[2][29] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[2][31]_0 ),
        .D(D[29]),
        .Q(\regs_reg[2]_29 [29]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[2][2] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[2][31]_0 ),
        .D(D[2]),
        .Q(\regs_reg[2]_29 [2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[2][30] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[2][31]_0 ),
        .D(D[30]),
        .Q(\regs_reg[2]_29 [30]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[2][31] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[2][31]_0 ),
        .D(D[31]),
        .Q(\regs_reg[2]_29 [31]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[2][3] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[2][31]_0 ),
        .D(D[3]),
        .Q(\regs_reg[2]_29 [3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[2][4] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[2][31]_0 ),
        .D(D[4]),
        .Q(\regs_reg[2]_29 [4]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[2][5] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[2][31]_0 ),
        .D(D[5]),
        .Q(\regs_reg[2]_29 [5]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[2][6] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[2][31]_0 ),
        .D(D[6]),
        .Q(\regs_reg[2]_29 [6]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[2][7] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[2][31]_0 ),
        .D(D[7]),
        .Q(\regs_reg[2]_29 [7]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[2][8] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[2][31]_0 ),
        .D(D[8]),
        .Q(\regs_reg[2]_29 [8]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[2][9] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[2][31]_0 ),
        .D(D[9]),
        .Q(\regs_reg[2]_29 [9]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[30][0] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[30][31]_0 ),
        .D(D[0]),
        .Q(\regs_reg[30]_1 [0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[30][10] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[30][31]_0 ),
        .D(D[10]),
        .Q(\regs_reg[30]_1 [10]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[30][11] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[30][31]_0 ),
        .D(D[11]),
        .Q(\regs_reg[30]_1 [11]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[30][12] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[30][31]_0 ),
        .D(D[12]),
        .Q(\regs_reg[30]_1 [12]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[30][13] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[30][31]_0 ),
        .D(D[13]),
        .Q(\regs_reg[30]_1 [13]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[30][14] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[30][31]_0 ),
        .D(D[14]),
        .Q(\regs_reg[30]_1 [14]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[30][15] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[30][31]_0 ),
        .D(D[15]),
        .Q(\regs_reg[30]_1 [15]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[30][16] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[30][31]_0 ),
        .D(D[16]),
        .Q(\regs_reg[30]_1 [16]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[30][17] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[30][31]_0 ),
        .D(D[17]),
        .Q(\regs_reg[30]_1 [17]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[30][18] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[30][31]_0 ),
        .D(D[18]),
        .Q(\regs_reg[30]_1 [18]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[30][19] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[30][31]_0 ),
        .D(D[19]),
        .Q(\regs_reg[30]_1 [19]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[30][1] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[30][31]_0 ),
        .D(D[1]),
        .Q(\regs_reg[30]_1 [1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[30][20] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[30][31]_0 ),
        .D(D[20]),
        .Q(\regs_reg[30]_1 [20]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[30][21] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[30][31]_0 ),
        .D(D[21]),
        .Q(\regs_reg[30]_1 [21]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[30][22] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[30][31]_0 ),
        .D(D[22]),
        .Q(\regs_reg[30]_1 [22]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[30][23] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[30][31]_0 ),
        .D(D[23]),
        .Q(\regs_reg[30]_1 [23]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[30][24] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[30][31]_0 ),
        .D(D[24]),
        .Q(\regs_reg[30]_1 [24]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[30][25] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[30][31]_0 ),
        .D(D[25]),
        .Q(\regs_reg[30]_1 [25]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[30][26] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[30][31]_0 ),
        .D(D[26]),
        .Q(\regs_reg[30]_1 [26]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[30][27] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[30][31]_0 ),
        .D(D[27]),
        .Q(\regs_reg[30]_1 [27]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[30][28] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[30][31]_0 ),
        .D(D[28]),
        .Q(\regs_reg[30]_1 [28]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[30][29] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[30][31]_0 ),
        .D(D[29]),
        .Q(\regs_reg[30]_1 [29]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[30][2] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[30][31]_0 ),
        .D(D[2]),
        .Q(\regs_reg[30]_1 [2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[30][30] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[30][31]_0 ),
        .D(D[30]),
        .Q(\regs_reg[30]_1 [30]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[30][31] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[30][31]_0 ),
        .D(D[31]),
        .Q(\regs_reg[30]_1 [31]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[30][3] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[30][31]_0 ),
        .D(D[3]),
        .Q(\regs_reg[30]_1 [3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[30][4] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[30][31]_0 ),
        .D(D[4]),
        .Q(\regs_reg[30]_1 [4]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[30][5] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[30][31]_0 ),
        .D(D[5]),
        .Q(\regs_reg[30]_1 [5]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[30][6] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[30][31]_0 ),
        .D(D[6]),
        .Q(\regs_reg[30]_1 [6]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[30][7] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[30][31]_0 ),
        .D(D[7]),
        .Q(\regs_reg[30]_1 [7]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[30][8] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[30][31]_0 ),
        .D(D[8]),
        .Q(\regs_reg[30]_1 [8]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[30][9] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[30][31]_0 ),
        .D(D[9]),
        .Q(\regs_reg[30]_1 [9]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[31][0] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(E),
        .D(D[0]),
        .Q(\regs_reg[31]_0 [0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[31][10] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(E),
        .D(D[10]),
        .Q(\regs_reg[31]_0 [10]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[31][11] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(E),
        .D(D[11]),
        .Q(\regs_reg[31]_0 [11]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[31][12] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(E),
        .D(D[12]),
        .Q(\regs_reg[31]_0 [12]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[31][13] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(E),
        .D(D[13]),
        .Q(\regs_reg[31]_0 [13]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[31][14] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(E),
        .D(D[14]),
        .Q(\regs_reg[31]_0 [14]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[31][15] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(E),
        .D(D[15]),
        .Q(\regs_reg[31]_0 [15]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[31][16] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(E),
        .D(D[16]),
        .Q(\regs_reg[31]_0 [16]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[31][17] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(E),
        .D(D[17]),
        .Q(\regs_reg[31]_0 [17]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[31][18] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(E),
        .D(D[18]),
        .Q(\regs_reg[31]_0 [18]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[31][19] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(E),
        .D(D[19]),
        .Q(\regs_reg[31]_0 [19]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[31][1] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(E),
        .D(D[1]),
        .Q(\regs_reg[31]_0 [1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[31][20] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(E),
        .D(D[20]),
        .Q(\regs_reg[31]_0 [20]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[31][21] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(E),
        .D(D[21]),
        .Q(\regs_reg[31]_0 [21]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[31][22] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(E),
        .D(D[22]),
        .Q(\regs_reg[31]_0 [22]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[31][23] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(E),
        .D(D[23]),
        .Q(\regs_reg[31]_0 [23]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[31][24] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(E),
        .D(D[24]),
        .Q(\regs_reg[31]_0 [24]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[31][25] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(E),
        .D(D[25]),
        .Q(\regs_reg[31]_0 [25]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[31][26] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(E),
        .D(D[26]),
        .Q(\regs_reg[31]_0 [26]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[31][27] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(E),
        .D(D[27]),
        .Q(\regs_reg[31]_0 [27]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[31][28] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(E),
        .D(D[28]),
        .Q(\regs_reg[31]_0 [28]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[31][29] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(E),
        .D(D[29]),
        .Q(\regs_reg[31]_0 [29]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[31][2] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(E),
        .D(D[2]),
        .Q(\regs_reg[31]_0 [2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[31][30] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(E),
        .D(D[30]),
        .Q(\regs_reg[31]_0 [30]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[31][31] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(E),
        .D(D[31]),
        .Q(\regs_reg[31]_0 [31]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[31][3] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(E),
        .D(D[3]),
        .Q(\regs_reg[31]_0 [3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[31][4] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(E),
        .D(D[4]),
        .Q(\regs_reg[31]_0 [4]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[31][5] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(E),
        .D(D[5]),
        .Q(\regs_reg[31]_0 [5]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[31][6] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(E),
        .D(D[6]),
        .Q(\regs_reg[31]_0 [6]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[31][7] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(E),
        .D(D[7]),
        .Q(\regs_reg[31]_0 [7]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[31][8] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(E),
        .D(D[8]),
        .Q(\regs_reg[31]_0 [8]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[31][9] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(E),
        .D(D[9]),
        .Q(\regs_reg[31]_0 [9]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[3][0] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[3][31]_0 ),
        .D(D[0]),
        .Q(\regs_reg[3]_28 [0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[3][10] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[3][31]_0 ),
        .D(D[10]),
        .Q(\regs_reg[3]_28 [10]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[3][11] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[3][31]_0 ),
        .D(D[11]),
        .Q(\regs_reg[3]_28 [11]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[3][12] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[3][31]_0 ),
        .D(D[12]),
        .Q(\regs_reg[3]_28 [12]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[3][13] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[3][31]_0 ),
        .D(D[13]),
        .Q(\regs_reg[3]_28 [13]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[3][14] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[3][31]_0 ),
        .D(D[14]),
        .Q(\regs_reg[3]_28 [14]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[3][15] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[3][31]_0 ),
        .D(D[15]),
        .Q(\regs_reg[3]_28 [15]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[3][16] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[3][31]_0 ),
        .D(D[16]),
        .Q(\regs_reg[3]_28 [16]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[3][17] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[3][31]_0 ),
        .D(D[17]),
        .Q(\regs_reg[3]_28 [17]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[3][18] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[3][31]_0 ),
        .D(D[18]),
        .Q(\regs_reg[3]_28 [18]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[3][19] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[3][31]_0 ),
        .D(D[19]),
        .Q(\regs_reg[3]_28 [19]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[3][1] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[3][31]_0 ),
        .D(D[1]),
        .Q(\regs_reg[3]_28 [1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[3][20] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[3][31]_0 ),
        .D(D[20]),
        .Q(\regs_reg[3]_28 [20]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[3][21] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[3][31]_0 ),
        .D(D[21]),
        .Q(\regs_reg[3]_28 [21]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[3][22] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[3][31]_0 ),
        .D(D[22]),
        .Q(\regs_reg[3]_28 [22]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[3][23] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[3][31]_0 ),
        .D(D[23]),
        .Q(\regs_reg[3]_28 [23]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[3][24] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[3][31]_0 ),
        .D(D[24]),
        .Q(\regs_reg[3]_28 [24]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[3][25] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[3][31]_0 ),
        .D(D[25]),
        .Q(\regs_reg[3]_28 [25]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[3][26] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[3][31]_0 ),
        .D(D[26]),
        .Q(\regs_reg[3]_28 [26]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[3][27] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[3][31]_0 ),
        .D(D[27]),
        .Q(\regs_reg[3]_28 [27]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[3][28] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[3][31]_0 ),
        .D(D[28]),
        .Q(\regs_reg[3]_28 [28]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[3][29] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[3][31]_0 ),
        .D(D[29]),
        .Q(\regs_reg[3]_28 [29]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[3][2] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[3][31]_0 ),
        .D(D[2]),
        .Q(\regs_reg[3]_28 [2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[3][30] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[3][31]_0 ),
        .D(D[30]),
        .Q(\regs_reg[3]_28 [30]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[3][31] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[3][31]_0 ),
        .D(D[31]),
        .Q(\regs_reg[3]_28 [31]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[3][3] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[3][31]_0 ),
        .D(D[3]),
        .Q(\regs_reg[3]_28 [3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[3][4] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[3][31]_0 ),
        .D(D[4]),
        .Q(\regs_reg[3]_28 [4]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[3][5] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[3][31]_0 ),
        .D(D[5]),
        .Q(\regs_reg[3]_28 [5]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[3][6] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[3][31]_0 ),
        .D(D[6]),
        .Q(\regs_reg[3]_28 [6]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[3][7] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[3][31]_0 ),
        .D(D[7]),
        .Q(\regs_reg[3]_28 [7]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[3][8] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[3][31]_0 ),
        .D(D[8]),
        .Q(\regs_reg[3]_28 [8]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[3][9] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[3][31]_0 ),
        .D(D[9]),
        .Q(\regs_reg[3]_28 [9]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[4][0] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[4][31]_0 ),
        .D(D[0]),
        .Q(\regs_reg[4]_27 [0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[4][10] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[4][31]_0 ),
        .D(D[10]),
        .Q(\regs_reg[4]_27 [10]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[4][11] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[4][31]_0 ),
        .D(D[11]),
        .Q(\regs_reg[4]_27 [11]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[4][12] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[4][31]_0 ),
        .D(D[12]),
        .Q(\regs_reg[4]_27 [12]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[4][13] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[4][31]_0 ),
        .D(D[13]),
        .Q(\regs_reg[4]_27 [13]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[4][14] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[4][31]_0 ),
        .D(D[14]),
        .Q(\regs_reg[4]_27 [14]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[4][15] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[4][31]_0 ),
        .D(D[15]),
        .Q(\regs_reg[4]_27 [15]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[4][16] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[4][31]_0 ),
        .D(D[16]),
        .Q(\regs_reg[4]_27 [16]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[4][17] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[4][31]_0 ),
        .D(D[17]),
        .Q(\regs_reg[4]_27 [17]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[4][18] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[4][31]_0 ),
        .D(D[18]),
        .Q(\regs_reg[4]_27 [18]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[4][19] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[4][31]_0 ),
        .D(D[19]),
        .Q(\regs_reg[4]_27 [19]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[4][1] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[4][31]_0 ),
        .D(D[1]),
        .Q(\regs_reg[4]_27 [1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[4][20] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[4][31]_0 ),
        .D(D[20]),
        .Q(\regs_reg[4]_27 [20]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[4][21] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[4][31]_0 ),
        .D(D[21]),
        .Q(\regs_reg[4]_27 [21]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[4][22] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[4][31]_0 ),
        .D(D[22]),
        .Q(\regs_reg[4]_27 [22]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[4][23] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[4][31]_0 ),
        .D(D[23]),
        .Q(\regs_reg[4]_27 [23]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[4][24] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[4][31]_0 ),
        .D(D[24]),
        .Q(\regs_reg[4]_27 [24]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[4][25] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[4][31]_0 ),
        .D(D[25]),
        .Q(\regs_reg[4]_27 [25]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[4][26] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[4][31]_0 ),
        .D(D[26]),
        .Q(\regs_reg[4]_27 [26]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[4][27] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[4][31]_0 ),
        .D(D[27]),
        .Q(\regs_reg[4]_27 [27]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[4][28] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[4][31]_0 ),
        .D(D[28]),
        .Q(\regs_reg[4]_27 [28]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[4][29] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[4][31]_0 ),
        .D(D[29]),
        .Q(\regs_reg[4]_27 [29]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[4][2] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[4][31]_0 ),
        .D(D[2]),
        .Q(\regs_reg[4]_27 [2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[4][30] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[4][31]_0 ),
        .D(D[30]),
        .Q(\regs_reg[4]_27 [30]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[4][31] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[4][31]_0 ),
        .D(D[31]),
        .Q(\regs_reg[4]_27 [31]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[4][3] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[4][31]_0 ),
        .D(D[3]),
        .Q(\regs_reg[4]_27 [3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[4][4] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[4][31]_0 ),
        .D(D[4]),
        .Q(\regs_reg[4]_27 [4]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[4][5] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[4][31]_0 ),
        .D(D[5]),
        .Q(\regs_reg[4]_27 [5]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[4][6] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[4][31]_0 ),
        .D(D[6]),
        .Q(\regs_reg[4]_27 [6]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[4][7] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[4][31]_0 ),
        .D(D[7]),
        .Q(\regs_reg[4]_27 [7]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[4][8] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[4][31]_0 ),
        .D(D[8]),
        .Q(\regs_reg[4]_27 [8]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[4][9] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[4][31]_0 ),
        .D(D[9]),
        .Q(\regs_reg[4]_27 [9]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[5][0] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[5][31]_0 ),
        .D(D[0]),
        .Q(\regs_reg[5]_26 [0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[5][10] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[5][31]_0 ),
        .D(D[10]),
        .Q(\regs_reg[5]_26 [10]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[5][11] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[5][31]_0 ),
        .D(D[11]),
        .Q(\regs_reg[5]_26 [11]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[5][12] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[5][31]_0 ),
        .D(D[12]),
        .Q(\regs_reg[5]_26 [12]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[5][13] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[5][31]_0 ),
        .D(D[13]),
        .Q(\regs_reg[5]_26 [13]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[5][14] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[5][31]_0 ),
        .D(D[14]),
        .Q(\regs_reg[5]_26 [14]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[5][15] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[5][31]_0 ),
        .D(D[15]),
        .Q(\regs_reg[5]_26 [15]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[5][16] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[5][31]_0 ),
        .D(D[16]),
        .Q(\regs_reg[5]_26 [16]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[5][17] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[5][31]_0 ),
        .D(D[17]),
        .Q(\regs_reg[5]_26 [17]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[5][18] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[5][31]_0 ),
        .D(D[18]),
        .Q(\regs_reg[5]_26 [18]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[5][19] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[5][31]_0 ),
        .D(D[19]),
        .Q(\regs_reg[5]_26 [19]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[5][1] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[5][31]_0 ),
        .D(D[1]),
        .Q(\regs_reg[5]_26 [1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[5][20] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[5][31]_0 ),
        .D(D[20]),
        .Q(\regs_reg[5]_26 [20]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[5][21] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[5][31]_0 ),
        .D(D[21]),
        .Q(\regs_reg[5]_26 [21]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[5][22] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[5][31]_0 ),
        .D(D[22]),
        .Q(\regs_reg[5]_26 [22]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[5][23] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[5][31]_0 ),
        .D(D[23]),
        .Q(\regs_reg[5]_26 [23]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[5][24] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[5][31]_0 ),
        .D(D[24]),
        .Q(\regs_reg[5]_26 [24]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[5][25] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[5][31]_0 ),
        .D(D[25]),
        .Q(\regs_reg[5]_26 [25]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[5][26] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[5][31]_0 ),
        .D(D[26]),
        .Q(\regs_reg[5]_26 [26]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[5][27] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[5][31]_0 ),
        .D(D[27]),
        .Q(\regs_reg[5]_26 [27]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[5][28] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[5][31]_0 ),
        .D(D[28]),
        .Q(\regs_reg[5]_26 [28]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[5][29] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[5][31]_0 ),
        .D(D[29]),
        .Q(\regs_reg[5]_26 [29]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[5][2] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[5][31]_0 ),
        .D(D[2]),
        .Q(\regs_reg[5]_26 [2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[5][30] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[5][31]_0 ),
        .D(D[30]),
        .Q(\regs_reg[5]_26 [30]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[5][31] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[5][31]_0 ),
        .D(D[31]),
        .Q(\regs_reg[5]_26 [31]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[5][3] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[5][31]_0 ),
        .D(D[3]),
        .Q(\regs_reg[5]_26 [3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[5][4] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[5][31]_0 ),
        .D(D[4]),
        .Q(\regs_reg[5]_26 [4]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[5][5] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[5][31]_0 ),
        .D(D[5]),
        .Q(\regs_reg[5]_26 [5]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[5][6] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[5][31]_0 ),
        .D(D[6]),
        .Q(\regs_reg[5]_26 [6]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[5][7] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[5][31]_0 ),
        .D(D[7]),
        .Q(\regs_reg[5]_26 [7]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[5][8] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[5][31]_0 ),
        .D(D[8]),
        .Q(\regs_reg[5]_26 [8]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[5][9] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[5][31]_0 ),
        .D(D[9]),
        .Q(\regs_reg[5]_26 [9]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[6][0] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[6][31]_0 ),
        .D(D[0]),
        .Q(\regs_reg[6]_25 [0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[6][10] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[6][31]_0 ),
        .D(D[10]),
        .Q(\regs_reg[6]_25 [10]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[6][11] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[6][31]_0 ),
        .D(D[11]),
        .Q(\regs_reg[6]_25 [11]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[6][12] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[6][31]_0 ),
        .D(D[12]),
        .Q(\regs_reg[6]_25 [12]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[6][13] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[6][31]_0 ),
        .D(D[13]),
        .Q(\regs_reg[6]_25 [13]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[6][14] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[6][31]_0 ),
        .D(D[14]),
        .Q(\regs_reg[6]_25 [14]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[6][15] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[6][31]_0 ),
        .D(D[15]),
        .Q(\regs_reg[6]_25 [15]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[6][16] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[6][31]_0 ),
        .D(D[16]),
        .Q(\regs_reg[6]_25 [16]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[6][17] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[6][31]_0 ),
        .D(D[17]),
        .Q(\regs_reg[6]_25 [17]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[6][18] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[6][31]_0 ),
        .D(D[18]),
        .Q(\regs_reg[6]_25 [18]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[6][19] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[6][31]_0 ),
        .D(D[19]),
        .Q(\regs_reg[6]_25 [19]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[6][1] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[6][31]_0 ),
        .D(D[1]),
        .Q(\regs_reg[6]_25 [1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[6][20] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[6][31]_0 ),
        .D(D[20]),
        .Q(\regs_reg[6]_25 [20]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[6][21] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[6][31]_0 ),
        .D(D[21]),
        .Q(\regs_reg[6]_25 [21]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[6][22] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[6][31]_0 ),
        .D(D[22]),
        .Q(\regs_reg[6]_25 [22]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[6][23] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[6][31]_0 ),
        .D(D[23]),
        .Q(\regs_reg[6]_25 [23]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[6][24] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[6][31]_0 ),
        .D(D[24]),
        .Q(\regs_reg[6]_25 [24]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[6][25] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[6][31]_0 ),
        .D(D[25]),
        .Q(\regs_reg[6]_25 [25]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[6][26] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[6][31]_0 ),
        .D(D[26]),
        .Q(\regs_reg[6]_25 [26]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[6][27] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[6][31]_0 ),
        .D(D[27]),
        .Q(\regs_reg[6]_25 [27]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[6][28] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[6][31]_0 ),
        .D(D[28]),
        .Q(\regs_reg[6]_25 [28]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[6][29] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[6][31]_0 ),
        .D(D[29]),
        .Q(\regs_reg[6]_25 [29]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[6][2] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[6][31]_0 ),
        .D(D[2]),
        .Q(\regs_reg[6]_25 [2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[6][30] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[6][31]_0 ),
        .D(D[30]),
        .Q(\regs_reg[6]_25 [30]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[6][31] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[6][31]_0 ),
        .D(D[31]),
        .Q(\regs_reg[6]_25 [31]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[6][3] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[6][31]_0 ),
        .D(D[3]),
        .Q(\regs_reg[6]_25 [3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[6][4] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[6][31]_0 ),
        .D(D[4]),
        .Q(\regs_reg[6]_25 [4]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[6][5] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[6][31]_0 ),
        .D(D[5]),
        .Q(\regs_reg[6]_25 [5]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[6][6] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[6][31]_0 ),
        .D(D[6]),
        .Q(\regs_reg[6]_25 [6]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[6][7] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[6][31]_0 ),
        .D(D[7]),
        .Q(\regs_reg[6]_25 [7]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[6][8] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[6][31]_0 ),
        .D(D[8]),
        .Q(\regs_reg[6]_25 [8]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[6][9] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[6][31]_0 ),
        .D(D[9]),
        .Q(\regs_reg[6]_25 [9]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[7][0] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[7][31]_0 ),
        .D(D[0]),
        .Q(\regs_reg[7]_24 [0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[7][10] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[7][31]_0 ),
        .D(D[10]),
        .Q(\regs_reg[7]_24 [10]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[7][11] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[7][31]_0 ),
        .D(D[11]),
        .Q(\regs_reg[7]_24 [11]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[7][12] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[7][31]_0 ),
        .D(D[12]),
        .Q(\regs_reg[7]_24 [12]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[7][13] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[7][31]_0 ),
        .D(D[13]),
        .Q(\regs_reg[7]_24 [13]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[7][14] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[7][31]_0 ),
        .D(D[14]),
        .Q(\regs_reg[7]_24 [14]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[7][15] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[7][31]_0 ),
        .D(D[15]),
        .Q(\regs_reg[7]_24 [15]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[7][16] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[7][31]_0 ),
        .D(D[16]),
        .Q(\regs_reg[7]_24 [16]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[7][17] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[7][31]_0 ),
        .D(D[17]),
        .Q(\regs_reg[7]_24 [17]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[7][18] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[7][31]_0 ),
        .D(D[18]),
        .Q(\regs_reg[7]_24 [18]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[7][19] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[7][31]_0 ),
        .D(D[19]),
        .Q(\regs_reg[7]_24 [19]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[7][1] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[7][31]_0 ),
        .D(D[1]),
        .Q(\regs_reg[7]_24 [1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[7][20] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[7][31]_0 ),
        .D(D[20]),
        .Q(\regs_reg[7]_24 [20]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[7][21] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[7][31]_0 ),
        .D(D[21]),
        .Q(\regs_reg[7]_24 [21]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[7][22] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[7][31]_0 ),
        .D(D[22]),
        .Q(\regs_reg[7]_24 [22]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[7][23] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[7][31]_0 ),
        .D(D[23]),
        .Q(\regs_reg[7]_24 [23]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[7][24] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[7][31]_0 ),
        .D(D[24]),
        .Q(\regs_reg[7]_24 [24]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[7][25] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[7][31]_0 ),
        .D(D[25]),
        .Q(\regs_reg[7]_24 [25]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[7][26] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[7][31]_0 ),
        .D(D[26]),
        .Q(\regs_reg[7]_24 [26]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[7][27] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[7][31]_0 ),
        .D(D[27]),
        .Q(\regs_reg[7]_24 [27]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[7][28] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[7][31]_0 ),
        .D(D[28]),
        .Q(\regs_reg[7]_24 [28]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[7][29] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[7][31]_0 ),
        .D(D[29]),
        .Q(\regs_reg[7]_24 [29]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[7][2] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[7][31]_0 ),
        .D(D[2]),
        .Q(\regs_reg[7]_24 [2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[7][30] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[7][31]_0 ),
        .D(D[30]),
        .Q(\regs_reg[7]_24 [30]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[7][31] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[7][31]_0 ),
        .D(D[31]),
        .Q(\regs_reg[7]_24 [31]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[7][3] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[7][31]_0 ),
        .D(D[3]),
        .Q(\regs_reg[7]_24 [3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[7][4] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[7][31]_0 ),
        .D(D[4]),
        .Q(\regs_reg[7]_24 [4]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[7][5] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[7][31]_0 ),
        .D(D[5]),
        .Q(\regs_reg[7]_24 [5]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[7][6] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[7][31]_0 ),
        .D(D[6]),
        .Q(\regs_reg[7]_24 [6]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[7][7] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[7][31]_0 ),
        .D(D[7]),
        .Q(\regs_reg[7]_24 [7]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[7][8] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[7][31]_0 ),
        .D(D[8]),
        .Q(\regs_reg[7]_24 [8]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[7][9] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[7][31]_0 ),
        .D(D[9]),
        .Q(\regs_reg[7]_24 [9]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[8][0] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[8][31]_0 ),
        .D(D[0]),
        .Q(\regs_reg[8]_23 [0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[8][10] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[8][31]_0 ),
        .D(D[10]),
        .Q(\regs_reg[8]_23 [10]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[8][11] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[8][31]_0 ),
        .D(D[11]),
        .Q(\regs_reg[8]_23 [11]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[8][12] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[8][31]_0 ),
        .D(D[12]),
        .Q(\regs_reg[8]_23 [12]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[8][13] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[8][31]_0 ),
        .D(D[13]),
        .Q(\regs_reg[8]_23 [13]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[8][14] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[8][31]_0 ),
        .D(D[14]),
        .Q(\regs_reg[8]_23 [14]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[8][15] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[8][31]_0 ),
        .D(D[15]),
        .Q(\regs_reg[8]_23 [15]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[8][16] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[8][31]_0 ),
        .D(D[16]),
        .Q(\regs_reg[8]_23 [16]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[8][17] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[8][31]_0 ),
        .D(D[17]),
        .Q(\regs_reg[8]_23 [17]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[8][18] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[8][31]_0 ),
        .D(D[18]),
        .Q(\regs_reg[8]_23 [18]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[8][19] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[8][31]_0 ),
        .D(D[19]),
        .Q(\regs_reg[8]_23 [19]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[8][1] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[8][31]_0 ),
        .D(D[1]),
        .Q(\regs_reg[8]_23 [1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[8][20] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[8][31]_0 ),
        .D(D[20]),
        .Q(\regs_reg[8]_23 [20]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[8][21] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[8][31]_0 ),
        .D(D[21]),
        .Q(\regs_reg[8]_23 [21]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[8][22] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[8][31]_0 ),
        .D(D[22]),
        .Q(\regs_reg[8]_23 [22]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[8][23] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[8][31]_0 ),
        .D(D[23]),
        .Q(\regs_reg[8]_23 [23]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[8][24] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[8][31]_0 ),
        .D(D[24]),
        .Q(\regs_reg[8]_23 [24]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[8][25] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[8][31]_0 ),
        .D(D[25]),
        .Q(\regs_reg[8]_23 [25]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[8][26] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[8][31]_0 ),
        .D(D[26]),
        .Q(\regs_reg[8]_23 [26]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[8][27] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[8][31]_0 ),
        .D(D[27]),
        .Q(\regs_reg[8]_23 [27]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[8][28] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[8][31]_0 ),
        .D(D[28]),
        .Q(\regs_reg[8]_23 [28]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[8][29] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[8][31]_0 ),
        .D(D[29]),
        .Q(\regs_reg[8]_23 [29]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[8][2] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[8][31]_0 ),
        .D(D[2]),
        .Q(\regs_reg[8]_23 [2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[8][30] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[8][31]_0 ),
        .D(D[30]),
        .Q(\regs_reg[8]_23 [30]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[8][31] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[8][31]_0 ),
        .D(D[31]),
        .Q(\regs_reg[8]_23 [31]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[8][3] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[8][31]_0 ),
        .D(D[3]),
        .Q(\regs_reg[8]_23 [3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[8][4] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[8][31]_0 ),
        .D(D[4]),
        .Q(\regs_reg[8]_23 [4]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[8][5] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[8][31]_0 ),
        .D(D[5]),
        .Q(\regs_reg[8]_23 [5]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[8][6] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[8][31]_0 ),
        .D(D[6]),
        .Q(\regs_reg[8]_23 [6]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[8][7] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[8][31]_0 ),
        .D(D[7]),
        .Q(\regs_reg[8]_23 [7]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[8][8] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[8][31]_0 ),
        .D(D[8]),
        .Q(\regs_reg[8]_23 [8]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[8][9] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[8][31]_0 ),
        .D(D[9]),
        .Q(\regs_reg[8]_23 [9]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[9][0] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[9][31]_0 ),
        .D(D[0]),
        .Q(\regs_reg[9]_22 [0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[9][10] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[9][31]_0 ),
        .D(D[10]),
        .Q(\regs_reg[9]_22 [10]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[9][11] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[9][31]_0 ),
        .D(D[11]),
        .Q(\regs_reg[9]_22 [11]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[9][12] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[9][31]_0 ),
        .D(D[12]),
        .Q(\regs_reg[9]_22 [12]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[9][13] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[9][31]_0 ),
        .D(D[13]),
        .Q(\regs_reg[9]_22 [13]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[9][14] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[9][31]_0 ),
        .D(D[14]),
        .Q(\regs_reg[9]_22 [14]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[9][15] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[9][31]_0 ),
        .D(D[15]),
        .Q(\regs_reg[9]_22 [15]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[9][16] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[9][31]_0 ),
        .D(D[16]),
        .Q(\regs_reg[9]_22 [16]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[9][17] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[9][31]_0 ),
        .D(D[17]),
        .Q(\regs_reg[9]_22 [17]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[9][18] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[9][31]_0 ),
        .D(D[18]),
        .Q(\regs_reg[9]_22 [18]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[9][19] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[9][31]_0 ),
        .D(D[19]),
        .Q(\regs_reg[9]_22 [19]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[9][1] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[9][31]_0 ),
        .D(D[1]),
        .Q(\regs_reg[9]_22 [1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[9][20] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[9][31]_0 ),
        .D(D[20]),
        .Q(\regs_reg[9]_22 [20]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[9][21] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[9][31]_0 ),
        .D(D[21]),
        .Q(\regs_reg[9]_22 [21]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[9][22] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[9][31]_0 ),
        .D(D[22]),
        .Q(\regs_reg[9]_22 [22]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[9][23] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[9][31]_0 ),
        .D(D[23]),
        .Q(\regs_reg[9]_22 [23]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[9][24] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[9][31]_0 ),
        .D(D[24]),
        .Q(\regs_reg[9]_22 [24]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[9][25] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[9][31]_0 ),
        .D(D[25]),
        .Q(\regs_reg[9]_22 [25]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[9][26] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[9][31]_0 ),
        .D(D[26]),
        .Q(\regs_reg[9]_22 [26]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[9][27] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[9][31]_0 ),
        .D(D[27]),
        .Q(\regs_reg[9]_22 [27]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[9][28] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[9][31]_0 ),
        .D(D[28]),
        .Q(\regs_reg[9]_22 [28]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[9][29] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[9][31]_0 ),
        .D(D[29]),
        .Q(\regs_reg[9]_22 [29]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[9][2] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[9][31]_0 ),
        .D(D[2]),
        .Q(\regs_reg[9]_22 [2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[9][30] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[9][31]_0 ),
        .D(D[30]),
        .Q(\regs_reg[9]_22 [30]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[9][31] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[9][31]_0 ),
        .D(D[31]),
        .Q(\regs_reg[9]_22 [31]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[9][3] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[9][31]_0 ),
        .D(D[3]),
        .Q(\regs_reg[9]_22 [3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[9][4] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[9][31]_0 ),
        .D(D[4]),
        .Q(\regs_reg[9]_22 [4]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[9][5] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[9][31]_0 ),
        .D(D[5]),
        .Q(\regs_reg[9]_22 [5]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[9][6] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[9][31]_0 ),
        .D(D[6]),
        .Q(\regs_reg[9]_22 [6]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[9][7] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[9][31]_0 ),
        .D(D[7]),
        .Q(\regs_reg[9]_22 [7]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[9][8] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[9][31]_0 ),
        .D(D[8]),
        .Q(\regs_reg[9]_22 [8]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \regs_reg[9][9] 
       (.C(EXCLK_IBUF_BUFG),
        .CE(\regs_reg[9][31]_0 ),
        .D(D[9]),
        .Q(\regs_reg[9]_22 [9]),
        .R(rst));
endmodule

(* RAM_ADDR_WIDTH = "17" *) (* SIM = "0" *) (* SYS_CLK_FREQ = "100000000" *) 
(* UART_BAUD_RATE = "115200" *) 
(* NotValidForBitStream *)
module riscv_top
   (EXCLK,
    btnC,
    Tx,
    Rx,
    led);
  input EXCLK;
  input btnC;
  output Tx;
  input Rx;
  output led;

  wire EXCLK;
  wire EXCLK_IBUF;
  wire EXCLK_IBUF_BUFG;
  wire Rx;
  wire Rx_IBUF;
  wire Tx;
  wire Tx_OBUF;
  wire btnC;
  wire btnC_IBUF;
  wire cpu0_n_0;
  wire [17:0]cpu_ram_a;
  wire [7:0]cpu_ram_dout;
  wire cpu_ram_wr;
  wire d_tx_data1__7;
  wire hci0_n_10;
  wire hci0_n_11;
  wire hci0_n_12;
  wire hci0_n_13;
  wire hci0_n_15;
  wire hci0_n_16;
  wire hci0_n_17;
  wire hci0_n_18;
  wire hci0_n_19;
  wire hci0_n_2;
  wire hci0_n_20;
  wire hci0_n_21;
  wire hci0_n_22;
  wire hci0_n_23;
  wire hci0_n_24;
  wire hci0_n_25;
  wire hci0_n_26;
  wire hci0_n_27;
  wire hci0_n_28;
  wire hci0_n_29;
  wire hci0_n_3;
  wire hci0_n_30;
  wire hci0_n_39;
  wire hci0_n_4;
  wire hci0_n_40;
  wire hci0_n_41;
  wire hci0_n_42;
  wire hci0_n_43;
  wire hci0_n_44;
  wire hci0_n_45;
  wire hci0_n_46;
  wire hci0_n_47;
  wire hci0_n_48;
  wire hci0_n_49;
  wire hci0_n_50;
  wire hci0_n_51;
  wire hci0_n_52;
  wire hci0_n_53;
  wire hci0_n_54;
  wire hci0_n_55;
  wire hci0_n_56;
  wire hci0_n_57;
  wire hci0_n_58;
  wire hci0_n_59;
  wire hci0_n_60;
  wire hci0_n_61;
  wire hci0_n_62;
  wire hci0_n_63;
  wire hci0_n_64;
  wire hci0_n_65;
  wire hci0_n_66;
  wire hci0_n_67;
  wire hci0_n_7;
  wire hci0_n_8;
  wire hci0_n_9;
  wire [7:0]hci_io_din;
  wire [7:0]hci_io_dout;
  wire hci_io_en;
  wire hci_io_wr;
  wire led;
  wire led_OBUF;
  wire [0:0]p_0_in;
  wire [7:0]ram_bram_dout;
  wire rst;
  wire rst_delay;

initial begin
 $sdf_annotate("testbench_time_synth.sdf",,,,"tool_control");
end
  BUFG EXCLK_IBUF_BUFG_inst
       (.I(EXCLK_IBUF),
        .O(EXCLK_IBUF_BUFG));
  IBUF EXCLK_IBUF_inst
       (.I(EXCLK),
        .O(EXCLK_IBUF));
  IBUF Rx_IBUF_inst
       (.I(Rx),
        .O(Rx_IBUF));
  OBUF Tx_OBUF_inst
       (.I(Tx_OBUF),
        .O(Tx));
  IBUF btnC_IBUF_inst
       (.I(btnC),
        .O(btnC_IBUF));
  cpu cpu0
       (.EXCLK_IBUF_BUFG(EXCLK_IBUF_BUFG),
        .Q(hci_io_dout),
        .SR(cpu0_n_0),
        .cpu_ram_wr(cpu_ram_wr),
        .d_tx_data1__7(d_tx_data1__7),
        .hci_io_en(hci_io_en),
        .hci_io_wr(hci_io_wr),
        .led_OBUF(led_OBUF),
        .mem_a(cpu_ram_a),
        .mem_dout(cpu_ram_dout),
        .\q_tx_data[7]_i_8 (hci0_n_13),
        .q_wr_en_i_3(hci0_n_12),
        .ram_bram_dout(ram_bram_dout),
        .rst(rst));
  hci hci0
       (.ADDRARDADDR({hci0_n_15,hci0_n_16,hci0_n_17,hci0_n_18,hci0_n_19,hci0_n_20,hci0_n_21,hci0_n_22,hci0_n_23,hci0_n_24,hci0_n_25,hci0_n_26,hci0_n_27,hci0_n_28,hci0_n_29,hci0_n_30}),
        .Q(hci_io_dout),
        .Rx_IBUF(Rx_IBUF),
        .SR(cpu0_n_0),
        .Tx_OBUF(Tx_OBUF),
        .WEA({hci0_n_3,hci0_n_4}),
        .\addr_to_mem_reg[16] (hci0_n_2),
        .\addr_to_mem_reg[16]_0 ({hci0_n_61,hci0_n_62}),
        .\addr_to_mem_reg[16]_1 ({hci0_n_63,hci0_n_64}),
        .\addr_to_mem_reg[16]_2 ({hci0_n_65,hci0_n_66}),
        .\addr_to_mem_reg[16]_3 (hci0_n_67),
        .\addr_to_mem_reg[17] ({hci0_n_7,hci0_n_8}),
        .\addr_to_mem_reg[17]_0 ({hci0_n_9,hci0_n_10}),
        .\addr_to_mem_reg[17]_1 (hci0_n_11),
        .clk(EXCLK_IBUF_BUFG),
        .cpu_ram_wr(cpu_ram_wr),
        .d_tx_data1__7(d_tx_data1__7),
        .hci_io_din(hci_io_din),
        .hci_io_en(hci_io_en),
        .hci_io_wr(hci_io_wr),
        .led_OBUF(led_OBUF),
        .mem_a(cpu_ram_a),
        .mem_dout(cpu_ram_dout),
        .p_0_in(p_0_in),
        .\q_addr_reg[15]_0 ({hci0_n_39,hci0_n_40,hci0_n_41,hci0_n_42,hci0_n_43,hci0_n_44,hci0_n_45,hci0_n_46,hci0_n_47,hci0_n_48,hci0_n_49,hci0_n_50,hci0_n_51,hci0_n_52,hci0_n_53,hci0_n_54}),
        .\q_addr_reg[2]_0 ({hci0_n_55,hci0_n_56,hci0_n_57}),
        .\q_addr_reg[2]_1 ({hci0_n_58,hci0_n_59,hci0_n_60}),
        .q_full_reg(hci0_n_12),
        .q_full_reg_0(hci0_n_13),
        .ram_bram_dout(ram_bram_dout),
        .rst(rst));
  OBUF led_OBUF_inst
       (.I(led_OBUF),
        .O(led));
  ram ram0
       (.ADDRARDADDR({hci0_n_15,hci0_n_16,hci0_n_17,hci0_n_18,hci0_n_19,hci0_n_20,hci0_n_21,hci0_n_22,hci0_n_23,hci0_n_24,hci0_n_25,hci0_n_26,hci0_n_27,hci0_n_28,hci0_n_29,hci0_n_30}),
        .WEA({hci0_n_3,hci0_n_4}),
        .clk(EXCLK_IBUF_BUFG),
        .hci_io_din(hci_io_din),
        .p_0_in(p_0_in),
        .ram_bram_dout(ram_bram_dout),
        .ram_reg_0_0(hci0_n_2),
        .ram_reg_0_0_0(hci0_n_67),
        .ram_reg_0_4({hci0_n_63,hci0_n_64}),
        .ram_reg_1_1({hci0_n_65,hci0_n_66}),
        .ram_reg_1_6({hci0_n_61,hci0_n_62}),
        .ram_reg_1_7({hci0_n_39,hci0_n_40,hci0_n_41,hci0_n_42,hci0_n_43,hci0_n_44,hci0_n_45,hci0_n_46,hci0_n_47,hci0_n_48,hci0_n_49,hci0_n_50,hci0_n_51,hci0_n_52,hci0_n_53,hci0_n_54}),
        .ram_reg_2_7({hci0_n_9,hci0_n_10}),
        .ram_reg_3_4({hci0_n_7,hci0_n_8}),
        .ram_reg_3_6({hci0_n_55,hci0_n_56,hci0_n_57}),
        .ram_reg_3_7({hci0_n_58,hci0_n_59,hci0_n_60}),
        .ram_reg_3_7_0(hci0_n_11));
  FDPE #(
    .INIT(1'b1)) 
    rst_delay_reg
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(1'b0),
        .PRE(btnC_IBUF),
        .Q(rst_delay));
  FDPE #(
    .INIT(1'b1)) 
    rst_reg
       (.C(EXCLK_IBUF_BUFG),
        .CE(1'b1),
        .D(rst_delay),
        .PRE(btnC_IBUF),
        .Q(rst));
endmodule

module single_port_ram_sync
   (ram_bram_dout,
    p_0_in,
    clk,
    ram_reg_0_0_0,
    ADDRARDADDR,
    hci_io_din,
    ram_reg_0_0_1,
    ram_reg_1_1_0,
    ram_reg_0_4_0,
    ram_reg_1_7_0,
    ram_reg_1_6_0,
    WEA,
    ram_reg_3_6_0,
    ram_reg_3_4_0,
    ram_reg_2_7_0,
    ram_reg_3_7_0,
    ram_reg_3_7_1);
  output [7:0]ram_bram_dout;
  input [0:0]p_0_in;
  input clk;
  input ram_reg_0_0_0;
  input [15:0]ADDRARDADDR;
  input [7:0]hci_io_din;
  input [0:0]ram_reg_0_0_1;
  input [1:0]ram_reg_1_1_0;
  input [1:0]ram_reg_0_4_0;
  input [15:0]ram_reg_1_7_0;
  input [1:0]ram_reg_1_6_0;
  input [1:0]WEA;
  input [2:0]ram_reg_3_6_0;
  input [1:0]ram_reg_3_4_0;
  input [1:0]ram_reg_2_7_0;
  input [2:0]ram_reg_3_7_0;
  input [0:0]ram_reg_3_7_1;

  wire [15:0]ADDRARDADDR;
  wire [1:0]WEA;
  wire clk;
  wire [7:0]hci_io_din;
  wire [0:0]p_0_in;
  wire [7:0]ram_bram_dout;
  wire ram_reg_0_0_0;
  wire [0:0]ram_reg_0_0_1;
  wire ram_reg_0_0_n_0;
  wire ram_reg_0_1_n_0;
  wire ram_reg_0_2_n_0;
  wire ram_reg_0_3_n_0;
  wire [1:0]ram_reg_0_4_0;
  wire ram_reg_0_4_n_0;
  wire ram_reg_0_5_n_0;
  wire ram_reg_0_6_n_0;
  wire ram_reg_0_7_n_0;
  wire ram_reg_1_0_n_35;
  wire [1:0]ram_reg_1_1_0;
  wire ram_reg_1_1_n_35;
  wire ram_reg_1_2_n_35;
  wire ram_reg_1_3_n_35;
  wire ram_reg_1_4_n_35;
  wire ram_reg_1_5_n_35;
  wire [1:0]ram_reg_1_6_0;
  wire ram_reg_1_6_n_35;
  wire [15:0]ram_reg_1_7_0;
  wire ram_reg_1_7_n_35;
  wire ram_reg_2_0_n_0;
  wire ram_reg_2_1_n_0;
  wire ram_reg_2_2_n_0;
  wire ram_reg_2_3_n_0;
  wire ram_reg_2_4_n_0;
  wire ram_reg_2_5_n_0;
  wire ram_reg_2_6_n_0;
  wire [1:0]ram_reg_2_7_0;
  wire ram_reg_2_7_n_0;
  wire ram_reg_3_0_n_35;
  wire ram_reg_3_1_n_35;
  wire ram_reg_3_2_n_35;
  wire ram_reg_3_3_n_35;
  wire [1:0]ram_reg_3_4_0;
  wire ram_reg_3_4_n_35;
  wire ram_reg_3_5_n_35;
  wire [2:0]ram_reg_3_6_0;
  wire ram_reg_3_6_n_35;
  wire [2:0]ram_reg_3_7_0;
  wire [0:0]ram_reg_3_7_1;
  wire ram_reg_3_7_n_35;
  wire ram_reg_mux_sel_n_0;
  wire NLW_ram_reg_0_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_0_SBITERR_UNCONNECTED;
  wire [0:0]NLW_ram_reg_0_0_DIPADIP_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_0_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_0_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_0_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_1_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_1_SBITERR_UNCONNECTED;
  wire [0:0]NLW_ram_reg_0_1_DIPADIP_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_1_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_1_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_0_2_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_2_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_2_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_2_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_2_SBITERR_UNCONNECTED;
  wire [0:0]NLW_ram_reg_0_2_DIPADIP_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_2_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_2_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_2_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_2_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_2_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_2_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_0_3_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_3_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_3_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_3_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_3_SBITERR_UNCONNECTED;
  wire [0:0]NLW_ram_reg_0_3_DIPADIP_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_3_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_3_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_3_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_3_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_3_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_3_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_0_4_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_4_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_4_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_4_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_4_SBITERR_UNCONNECTED;
  wire [0:0]NLW_ram_reg_0_4_DIPADIP_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_4_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_4_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_4_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_4_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_4_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_4_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_0_5_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_5_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_5_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_5_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_5_SBITERR_UNCONNECTED;
  wire [0:0]NLW_ram_reg_0_5_DIPADIP_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_5_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_5_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_5_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_5_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_5_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_5_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_0_6_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_6_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_6_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_6_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_6_SBITERR_UNCONNECTED;
  wire [0:0]NLW_ram_reg_0_6_DIPADIP_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_6_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_6_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_6_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_6_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_6_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_6_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_0_7_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_7_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_7_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_7_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_7_SBITERR_UNCONNECTED;
  wire [0:0]NLW_ram_reg_0_7_DIPADIP_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_7_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_7_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_7_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_7_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_7_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_7_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_1_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_1_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_1_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_0_SBITERR_UNCONNECTED;
  wire [0:0]NLW_ram_reg_1_0_DIPADIP_UNCONNECTED;
  wire [31:1]NLW_ram_reg_1_0_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_1_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_1_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_1_0_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_1_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_1_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_1_1_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_1_SBITERR_UNCONNECTED;
  wire [0:0]NLW_ram_reg_1_1_DIPADIP_UNCONNECTED;
  wire [31:1]NLW_ram_reg_1_1_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_1_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_1_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_1_1_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_1_2_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_1_2_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_1_2_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_2_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_2_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_2_SBITERR_UNCONNECTED;
  wire [0:0]NLW_ram_reg_1_2_DIPADIP_UNCONNECTED;
  wire [31:1]NLW_ram_reg_1_2_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_1_2_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_2_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_2_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_1_2_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_1_2_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_1_3_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_1_3_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_1_3_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_3_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_3_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_3_SBITERR_UNCONNECTED;
  wire [0:0]NLW_ram_reg_1_3_DIPADIP_UNCONNECTED;
  wire [31:1]NLW_ram_reg_1_3_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_1_3_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_3_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_3_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_1_3_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_1_3_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_1_4_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_1_4_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_1_4_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_4_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_4_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_4_SBITERR_UNCONNECTED;
  wire [0:0]NLW_ram_reg_1_4_DIPADIP_UNCONNECTED;
  wire [31:1]NLW_ram_reg_1_4_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_1_4_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_4_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_4_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_1_4_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_1_4_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_1_5_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_1_5_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_1_5_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_5_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_5_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_5_SBITERR_UNCONNECTED;
  wire [0:0]NLW_ram_reg_1_5_DIPADIP_UNCONNECTED;
  wire [31:1]NLW_ram_reg_1_5_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_1_5_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_5_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_5_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_1_5_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_1_5_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_1_6_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_1_6_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_1_6_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_6_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_6_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_6_SBITERR_UNCONNECTED;
  wire [0:0]NLW_ram_reg_1_6_DIPADIP_UNCONNECTED;
  wire [31:1]NLW_ram_reg_1_6_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_1_6_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_6_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_6_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_1_6_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_1_6_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_1_7_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_1_7_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_1_7_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_7_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_7_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_7_SBITERR_UNCONNECTED;
  wire [0:0]NLW_ram_reg_1_7_DIPADIP_UNCONNECTED;
  wire [31:1]NLW_ram_reg_1_7_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_1_7_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_7_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_7_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_1_7_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_1_7_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_2_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_2_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_0_SBITERR_UNCONNECTED;
  wire [0:0]NLW_ram_reg_2_0_DIPADIP_UNCONNECTED;
  wire [31:0]NLW_ram_reg_2_0_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_2_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_2_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_2_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_2_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_2_0_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_2_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_2_1_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_1_SBITERR_UNCONNECTED;
  wire [0:0]NLW_ram_reg_2_1_DIPADIP_UNCONNECTED;
  wire [31:0]NLW_ram_reg_2_1_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_2_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_2_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_2_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_2_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_2_1_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_2_2_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_2_2_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_2_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_2_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_2_SBITERR_UNCONNECTED;
  wire [0:0]NLW_ram_reg_2_2_DIPADIP_UNCONNECTED;
  wire [31:0]NLW_ram_reg_2_2_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_2_2_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_2_2_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_2_2_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_2_2_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_2_2_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_2_3_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_2_3_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_3_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_3_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_3_SBITERR_UNCONNECTED;
  wire [0:0]NLW_ram_reg_2_3_DIPADIP_UNCONNECTED;
  wire [31:0]NLW_ram_reg_2_3_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_2_3_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_2_3_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_2_3_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_2_3_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_2_3_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_2_4_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_2_4_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_4_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_4_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_4_SBITERR_UNCONNECTED;
  wire [0:0]NLW_ram_reg_2_4_DIPADIP_UNCONNECTED;
  wire [31:0]NLW_ram_reg_2_4_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_2_4_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_2_4_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_2_4_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_2_4_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_2_4_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_2_5_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_2_5_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_5_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_5_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_5_SBITERR_UNCONNECTED;
  wire [0:0]NLW_ram_reg_2_5_DIPADIP_UNCONNECTED;
  wire [31:0]NLW_ram_reg_2_5_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_2_5_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_2_5_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_2_5_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_2_5_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_2_5_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_2_6_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_2_6_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_6_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_6_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_6_SBITERR_UNCONNECTED;
  wire [0:0]NLW_ram_reg_2_6_DIPADIP_UNCONNECTED;
  wire [31:0]NLW_ram_reg_2_6_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_2_6_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_2_6_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_2_6_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_2_6_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_2_6_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_2_7_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_2_7_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_7_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_7_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_7_SBITERR_UNCONNECTED;
  wire [0:0]NLW_ram_reg_2_7_DIPADIP_UNCONNECTED;
  wire [31:0]NLW_ram_reg_2_7_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_2_7_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_2_7_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_2_7_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_2_7_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_2_7_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_3_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_3_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_3_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_3_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_3_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_3_0_SBITERR_UNCONNECTED;
  wire [0:0]NLW_ram_reg_3_0_DIPADIP_UNCONNECTED;
  wire [31:1]NLW_ram_reg_3_0_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_3_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_3_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_3_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_3_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_3_0_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_3_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_3_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_3_1_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_3_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_3_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_3_1_SBITERR_UNCONNECTED;
  wire [0:0]NLW_ram_reg_3_1_DIPADIP_UNCONNECTED;
  wire [31:1]NLW_ram_reg_3_1_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_3_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_3_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_3_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_3_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_3_1_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_3_2_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_3_2_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_3_2_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_3_2_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_3_2_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_3_2_SBITERR_UNCONNECTED;
  wire [0:0]NLW_ram_reg_3_2_DIPADIP_UNCONNECTED;
  wire [31:1]NLW_ram_reg_3_2_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_3_2_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_3_2_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_3_2_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_3_2_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_3_2_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_3_3_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_3_3_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_3_3_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_3_3_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_3_3_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_3_3_SBITERR_UNCONNECTED;
  wire [0:0]NLW_ram_reg_3_3_DIPADIP_UNCONNECTED;
  wire [31:1]NLW_ram_reg_3_3_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_3_3_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_3_3_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_3_3_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_3_3_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_3_3_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_3_4_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_3_4_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_3_4_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_3_4_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_3_4_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_3_4_SBITERR_UNCONNECTED;
  wire [0:0]NLW_ram_reg_3_4_DIPADIP_UNCONNECTED;
  wire [31:1]NLW_ram_reg_3_4_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_3_4_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_3_4_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_3_4_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_3_4_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_3_4_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_3_5_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_3_5_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_3_5_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_3_5_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_3_5_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_3_5_SBITERR_UNCONNECTED;
  wire [0:0]NLW_ram_reg_3_5_DIPADIP_UNCONNECTED;
  wire [31:1]NLW_ram_reg_3_5_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_3_5_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_3_5_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_3_5_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_3_5_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_3_5_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_3_6_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_3_6_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_3_6_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_3_6_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_3_6_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_3_6_SBITERR_UNCONNECTED;
  wire [0:0]NLW_ram_reg_3_6_DIPADIP_UNCONNECTED;
  wire [31:1]NLW_ram_reg_3_6_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_3_6_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_3_6_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_3_6_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_3_6_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_3_6_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_3_7_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_3_7_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_3_7_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_3_7_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_3_7_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_3_7_SBITERR_UNCONNECTED;
  wire [0:0]NLW_ram_reg_3_7_DIPADIP_UNCONNECTED;
  wire [31:1]NLW_ram_reg_3_7_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_3_7_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_3_7_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_3_7_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_3_7_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_3_7_RDADDRECC_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out[25]_i_3 
       (.I0(ram_reg_3_1_n_35),
        .I1(ram_reg_mux_sel_n_0),
        .I2(ram_reg_1_1_n_35),
        .O(ram_bram_dout[1]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \q_tx_data[0]_i_3 
       (.I0(ram_reg_3_0_n_35),
        .I1(ram_reg_mux_sel_n_0),
        .I2(ram_reg_1_0_n_35),
        .O(ram_bram_dout[0]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \q_tx_data[2]_i_2 
       (.I0(ram_reg_3_2_n_35),
        .I1(ram_reg_mux_sel_n_0),
        .I2(ram_reg_1_2_n_35),
        .O(ram_bram_dout[2]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \q_tx_data[3]_i_2 
       (.I0(ram_reg_3_3_n_35),
        .I1(ram_reg_mux_sel_n_0),
        .I2(ram_reg_1_3_n_35),
        .O(ram_bram_dout[3]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \q_tx_data[4]_i_2 
       (.I0(ram_reg_3_4_n_35),
        .I1(ram_reg_mux_sel_n_0),
        .I2(ram_reg_1_4_n_35),
        .O(ram_bram_dout[4]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \q_tx_data[5]_i_2 
       (.I0(ram_reg_3_5_n_35),
        .I1(ram_reg_mux_sel_n_0),
        .I2(ram_reg_1_5_n_35),
        .O(ram_bram_dout[5]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \q_tx_data[6]_i_2 
       (.I0(ram_reg_3_6_n_35),
        .I1(ram_reg_mux_sel_n_0),
        .I2(ram_reg_1_6_n_35),
        .O(ram_bram_dout[6]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \q_tx_data[7]_i_4 
       (.I0(ram_reg_3_7_n_35),
        .I1(ram_reg_mux_sel_n_0),
        .I2(ram_reg_1_7_n_35),
        .O(ram_bram_dout[7]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "ram0/ram_bram/ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "0" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    ram_reg_0_0
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(ram_reg_0_0_n_0),
        .CASCADEOUTB(NLW_ram_reg_0_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_0_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,hci_io_din[0]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_ram_reg_0_0_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(NLW_ram_reg_0_0_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_ram_reg_0_0_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_0_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_0_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_0_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_0_0_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_0_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_0_SBITERR_UNCONNECTED),
        .WEA({ram_reg_0_0_1,ram_reg_0_0_1,ram_reg_0_0_1,ram_reg_0_0_1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "ram0/ram_bram/ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "1" *) 
  (* bram_slice_end = "1" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    ram_reg_0_1
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(ram_reg_0_1_n_0),
        .CASCADEOUTB(NLW_ram_reg_0_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_0_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,hci_io_din[1]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_ram_reg_0_1_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(NLW_ram_reg_0_1_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_ram_reg_0_1_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_0_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_0_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_0_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_0_0_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_0_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_1_SBITERR_UNCONNECTED),
        .WEA({ram_reg_1_1_0[0],ram_reg_1_1_0[0],ram_reg_1_1_0[0],ram_reg_1_1_0[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "ram0/ram_bram/ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "2" *) 
  (* bram_slice_end = "2" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    ram_reg_0_2
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(ram_reg_0_2_n_0),
        .CASCADEOUTB(NLW_ram_reg_0_2_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_0_2_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,hci_io_din[2]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_ram_reg_0_2_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(NLW_ram_reg_0_2_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_ram_reg_0_2_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_0_2_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_0_2_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_0_2_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_0_0_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_0_2_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_2_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_2_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_2_SBITERR_UNCONNECTED),
        .WEA({ram_reg_1_1_0[1],ram_reg_1_1_0[1],ram_reg_1_1_0[1],ram_reg_1_1_0[1]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "ram0/ram_bram/ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "3" *) 
  (* bram_slice_end = "3" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    ram_reg_0_3
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(ram_reg_0_3_n_0),
        .CASCADEOUTB(NLW_ram_reg_0_3_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_0_3_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,hci_io_din[3]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_ram_reg_0_3_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(NLW_ram_reg_0_3_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_ram_reg_0_3_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_0_3_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_0_3_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_0_3_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_0_0_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_0_3_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_3_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_3_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_3_SBITERR_UNCONNECTED),
        .WEA({ram_reg_0_4_0[0],ram_reg_0_4_0[0],ram_reg_0_4_0[0],ram_reg_0_4_0[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "ram0/ram_bram/ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "4" *) 
  (* bram_slice_end = "4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    ram_reg_0_4
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(ram_reg_0_4_n_0),
        .CASCADEOUTB(NLW_ram_reg_0_4_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_0_4_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,hci_io_din[4]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_ram_reg_0_4_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(NLW_ram_reg_0_4_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_ram_reg_0_4_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_0_4_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_0_4_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_0_4_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_0_0_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_0_4_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_4_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_4_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_4_SBITERR_UNCONNECTED),
        .WEA({ram_reg_0_4_0[1],ram_reg_0_4_0,ram_reg_0_4_0[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "ram0/ram_bram/ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "5" *) 
  (* bram_slice_end = "5" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    ram_reg_0_5
       (.ADDRARDADDR({ADDRARDADDR[15:3],ram_reg_1_7_0[2:0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(ram_reg_0_5_n_0),
        .CASCADEOUTB(NLW_ram_reg_0_5_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_0_5_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,hci_io_din[5]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_ram_reg_0_5_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(NLW_ram_reg_0_5_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_ram_reg_0_5_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_0_5_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_0_5_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_0_5_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_0_0_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_0_5_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_5_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_5_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_5_SBITERR_UNCONNECTED),
        .WEA({ram_reg_0_4_0[1],ram_reg_0_4_0[1],ram_reg_0_4_0[1],ram_reg_0_4_0[1]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "ram0/ram_bram/ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "6" *) 
  (* bram_slice_end = "6" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    ram_reg_0_6
       (.ADDRARDADDR(ram_reg_1_7_0),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(ram_reg_0_6_n_0),
        .CASCADEOUTB(NLW_ram_reg_0_6_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_0_6_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,hci_io_din[6]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_ram_reg_0_6_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(NLW_ram_reg_0_6_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_ram_reg_0_6_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_0_6_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_0_6_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_0_6_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_0_0_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_0_6_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_6_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_6_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_6_SBITERR_UNCONNECTED),
        .WEA({ram_reg_1_6_0[0],ram_reg_1_6_0[0],ram_reg_1_6_0[0],ram_reg_1_6_0[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "ram0/ram_bram/ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "7" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    ram_reg_0_7
       (.ADDRARDADDR(ram_reg_1_7_0),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(ram_reg_0_7_n_0),
        .CASCADEOUTB(NLW_ram_reg_0_7_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_0_7_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,hci_io_din[7]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_ram_reg_0_7_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(NLW_ram_reg_0_7_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_ram_reg_0_7_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_0_7_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_0_7_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_0_7_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_0_0_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_0_7_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_7_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_7_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_7_SBITERR_UNCONNECTED),
        .WEA({ram_reg_1_6_0[1],ram_reg_1_6_0[1],ram_reg_1_6_0[1],ram_reg_1_6_0[1]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "ram0/ram_bram/ram" *) 
  (* bram_addr_begin = "32768" *) 
  (* bram_addr_end = "65535" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "0" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    ram_reg_1_0
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(ram_reg_0_0_n_0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_1_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_1_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_1_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,hci_io_din[0]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_ram_reg_1_0_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_1_0_DOADO_UNCONNECTED[31:1],ram_reg_1_0_n_35}),
        .DOBDO(NLW_ram_reg_1_0_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_1_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_1_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_1_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_0_0_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_1_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_1_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_1_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_1_0_SBITERR_UNCONNECTED),
        .WEA({ram_reg_1_1_0[0],ram_reg_1_1_0[0],ram_reg_1_1_0[0],ram_reg_1_1_0[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "ram0/ram_bram/ram" *) 
  (* bram_addr_begin = "32768" *) 
  (* bram_addr_end = "65535" *) 
  (* bram_slice_begin = "1" *) 
  (* bram_slice_end = "1" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    ram_reg_1_1
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(ram_reg_0_1_n_0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_1_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_1_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_1_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,hci_io_din[1]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_ram_reg_1_1_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_1_1_DOADO_UNCONNECTED[31:1],ram_reg_1_1_n_35}),
        .DOBDO(NLW_ram_reg_1_1_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_1_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_1_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_1_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_0_0_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_1_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_1_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_1_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_1_1_SBITERR_UNCONNECTED),
        .WEA({ram_reg_1_1_0[1],ram_reg_1_1_0,ram_reg_1_1_0[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "ram0/ram_bram/ram" *) 
  (* bram_addr_begin = "32768" *) 
  (* bram_addr_end = "65535" *) 
  (* bram_slice_begin = "2" *) 
  (* bram_slice_end = "2" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    ram_reg_1_2
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(ram_reg_0_2_n_0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_1_2_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_1_2_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_1_2_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,hci_io_din[2]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_ram_reg_1_2_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_1_2_DOADO_UNCONNECTED[31:1],ram_reg_1_2_n_35}),
        .DOBDO(NLW_ram_reg_1_2_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_1_2_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_1_2_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_1_2_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_0_0_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_1_2_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_1_2_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_1_2_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_1_2_SBITERR_UNCONNECTED),
        .WEA({ram_reg_1_1_0[1],ram_reg_1_1_0[1],ram_reg_1_1_0[1],ram_reg_1_1_0[1]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "ram0/ram_bram/ram" *) 
  (* bram_addr_begin = "32768" *) 
  (* bram_addr_end = "65535" *) 
  (* bram_slice_begin = "3" *) 
  (* bram_slice_end = "3" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    ram_reg_1_3
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(ram_reg_0_3_n_0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_1_3_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_1_3_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_1_3_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,hci_io_din[3]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_ram_reg_1_3_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_1_3_DOADO_UNCONNECTED[31:1],ram_reg_1_3_n_35}),
        .DOBDO(NLW_ram_reg_1_3_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_1_3_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_1_3_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_1_3_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_0_0_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_1_3_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_1_3_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_1_3_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_1_3_SBITERR_UNCONNECTED),
        .WEA({ram_reg_0_4_0[0],ram_reg_0_4_0[0],ram_reg_0_4_0[0],ram_reg_0_4_0[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "ram0/ram_bram/ram" *) 
  (* bram_addr_begin = "32768" *) 
  (* bram_addr_end = "65535" *) 
  (* bram_slice_begin = "4" *) 
  (* bram_slice_end = "4" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    ram_reg_1_4
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(ram_reg_0_4_n_0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_1_4_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_1_4_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_1_4_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,hci_io_din[4]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_ram_reg_1_4_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_1_4_DOADO_UNCONNECTED[31:1],ram_reg_1_4_n_35}),
        .DOBDO(NLW_ram_reg_1_4_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_1_4_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_1_4_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_1_4_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_0_0_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_1_4_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_1_4_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_1_4_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_1_4_SBITERR_UNCONNECTED),
        .WEA({ram_reg_0_4_0[1],ram_reg_0_4_0[1],ram_reg_0_4_0[1],ram_reg_0_4_0[1]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "ram0/ram_bram/ram" *) 
  (* bram_addr_begin = "32768" *) 
  (* bram_addr_end = "65535" *) 
  (* bram_slice_begin = "5" *) 
  (* bram_slice_end = "5" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    ram_reg_1_5
       (.ADDRARDADDR({ADDRARDADDR[15:3],ram_reg_1_7_0[2:0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(ram_reg_0_5_n_0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_1_5_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_1_5_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_1_5_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,hci_io_din[5]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_ram_reg_1_5_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_1_5_DOADO_UNCONNECTED[31:1],ram_reg_1_5_n_35}),
        .DOBDO(NLW_ram_reg_1_5_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_1_5_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_1_5_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_1_5_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_0_0_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_1_5_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_1_5_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_1_5_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_1_5_SBITERR_UNCONNECTED),
        .WEA({ram_reg_1_6_0[0],ram_reg_1_6_0[0],ram_reg_1_6_0[0],ram_reg_1_6_0[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "ram0/ram_bram/ram" *) 
  (* bram_addr_begin = "32768" *) 
  (* bram_addr_end = "65535" *) 
  (* bram_slice_begin = "6" *) 
  (* bram_slice_end = "6" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    ram_reg_1_6
       (.ADDRARDADDR(ram_reg_1_7_0),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(ram_reg_0_6_n_0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_1_6_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_1_6_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_1_6_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,hci_io_din[6]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_ram_reg_1_6_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_1_6_DOADO_UNCONNECTED[31:1],ram_reg_1_6_n_35}),
        .DOBDO(NLW_ram_reg_1_6_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_1_6_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_1_6_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_1_6_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_0_0_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_1_6_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_1_6_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_1_6_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_1_6_SBITERR_UNCONNECTED),
        .WEA({ram_reg_1_6_0[1],ram_reg_1_6_0,ram_reg_1_6_0[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "ram0/ram_bram/ram" *) 
  (* bram_addr_begin = "32768" *) 
  (* bram_addr_end = "65535" *) 
  (* bram_slice_begin = "7" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    ram_reg_1_7
       (.ADDRARDADDR(ram_reg_1_7_0),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(ram_reg_0_7_n_0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_1_7_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_1_7_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_1_7_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,hci_io_din[7]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_ram_reg_1_7_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_1_7_DOADO_UNCONNECTED[31:1],ram_reg_1_7_n_35}),
        .DOBDO(NLW_ram_reg_1_7_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_1_7_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_1_7_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_1_7_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_0_0_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_1_7_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_1_7_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_1_7_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_1_7_SBITERR_UNCONNECTED),
        .WEA({ram_reg_1_6_0[1],ram_reg_1_6_0[1],ram_reg_1_6_0[1],ram_reg_1_6_0[1]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "ram0/ram_bram/ram" *) 
  (* bram_addr_begin = "65536" *) 
  (* bram_addr_end = "98303" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "0" *) 
  (* ram_addr_begin = "65536" *) 
  (* ram_addr_end = "98303" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    ram_reg_2_0
       (.ADDRARDADDR({ADDRARDADDR[15:3],ram_reg_1_7_0[2:0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(ram_reg_2_0_n_0),
        .CASCADEOUTB(NLW_ram_reg_2_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_2_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,hci_io_din[0]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_ram_reg_2_0_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(NLW_ram_reg_2_0_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_ram_reg_2_0_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_2_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_2_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_2_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(p_0_in),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_2_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_2_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_2_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_2_0_SBITERR_UNCONNECTED),
        .WEA({WEA[0],WEA[0],WEA[0],WEA[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "ram0/ram_bram/ram" *) 
  (* bram_addr_begin = "65536" *) 
  (* bram_addr_end = "98303" *) 
  (* bram_slice_begin = "1" *) 
  (* bram_slice_end = "1" *) 
  (* ram_addr_begin = "65536" *) 
  (* ram_addr_end = "98303" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    ram_reg_2_1
       (.ADDRARDADDR({ADDRARDADDR[15:3],ram_reg_1_7_0[2:0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(ram_reg_2_1_n_0),
        .CASCADEOUTB(NLW_ram_reg_2_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_2_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,hci_io_din[1]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_ram_reg_2_1_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(NLW_ram_reg_2_1_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_ram_reg_2_1_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_2_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_2_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_2_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(p_0_in),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_2_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_2_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_2_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_2_1_SBITERR_UNCONNECTED),
        .WEA({WEA[1],WEA,WEA[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "ram0/ram_bram/ram" *) 
  (* bram_addr_begin = "65536" *) 
  (* bram_addr_end = "98303" *) 
  (* bram_slice_begin = "2" *) 
  (* bram_slice_end = "2" *) 
  (* ram_addr_begin = "65536" *) 
  (* ram_addr_end = "98303" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    ram_reg_2_2
       (.ADDRARDADDR({ADDRARDADDR[15:3],ram_reg_3_6_0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(ram_reg_2_2_n_0),
        .CASCADEOUTB(NLW_ram_reg_2_2_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_2_2_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,hci_io_din[2]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_ram_reg_2_2_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(NLW_ram_reg_2_2_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_ram_reg_2_2_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_2_2_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_2_2_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_2_2_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(p_0_in),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_2_2_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_2_2_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_2_2_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_2_2_SBITERR_UNCONNECTED),
        .WEA({WEA[1],WEA[1],WEA[1],WEA[1]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "ram0/ram_bram/ram" *) 
  (* bram_addr_begin = "65536" *) 
  (* bram_addr_end = "98303" *) 
  (* bram_slice_begin = "3" *) 
  (* bram_slice_end = "3" *) 
  (* ram_addr_begin = "65536" *) 
  (* ram_addr_end = "98303" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    ram_reg_2_3
       (.ADDRARDADDR({ADDRARDADDR[15:3],ram_reg_3_6_0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(ram_reg_2_3_n_0),
        .CASCADEOUTB(NLW_ram_reg_2_3_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_2_3_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,hci_io_din[3]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_ram_reg_2_3_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(NLW_ram_reg_2_3_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_ram_reg_2_3_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_2_3_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_2_3_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_2_3_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(p_0_in),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_2_3_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_2_3_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_2_3_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_2_3_SBITERR_UNCONNECTED),
        .WEA({ram_reg_3_4_0[0],ram_reg_3_4_0[0],ram_reg_3_4_0[0],ram_reg_3_4_0[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "ram0/ram_bram/ram" *) 
  (* bram_addr_begin = "65536" *) 
  (* bram_addr_end = "98303" *) 
  (* bram_slice_begin = "4" *) 
  (* bram_slice_end = "4" *) 
  (* ram_addr_begin = "65536" *) 
  (* ram_addr_end = "98303" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    ram_reg_2_4
       (.ADDRARDADDR({ADDRARDADDR[15:3],ram_reg_3_6_0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(ram_reg_2_4_n_0),
        .CASCADEOUTB(NLW_ram_reg_2_4_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_2_4_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,hci_io_din[4]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_ram_reg_2_4_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(NLW_ram_reg_2_4_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_ram_reg_2_4_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_2_4_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_2_4_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_2_4_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(p_0_in),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_2_4_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_2_4_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_2_4_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_2_4_SBITERR_UNCONNECTED),
        .WEA({ram_reg_3_4_0[1],ram_reg_3_4_0[1],ram_reg_3_4_0[1],ram_reg_3_4_0[1]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "ram0/ram_bram/ram" *) 
  (* bram_addr_begin = "65536" *) 
  (* bram_addr_end = "98303" *) 
  (* bram_slice_begin = "5" *) 
  (* bram_slice_end = "5" *) 
  (* ram_addr_begin = "65536" *) 
  (* ram_addr_end = "98303" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    ram_reg_2_5
       (.ADDRARDADDR({ADDRARDADDR[15:3],ram_reg_3_6_0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(ram_reg_2_5_n_0),
        .CASCADEOUTB(NLW_ram_reg_2_5_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_2_5_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,hci_io_din[5]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_ram_reg_2_5_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(NLW_ram_reg_2_5_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_ram_reg_2_5_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_2_5_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_2_5_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_2_5_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(p_0_in),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_2_5_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_2_5_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_2_5_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_2_5_SBITERR_UNCONNECTED),
        .WEA({ram_reg_2_7_0[0],ram_reg_2_7_0[0],ram_reg_2_7_0[0],ram_reg_2_7_0[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "ram0/ram_bram/ram" *) 
  (* bram_addr_begin = "65536" *) 
  (* bram_addr_end = "98303" *) 
  (* bram_slice_begin = "6" *) 
  (* bram_slice_end = "6" *) 
  (* ram_addr_begin = "65536" *) 
  (* ram_addr_end = "98303" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    ram_reg_2_6
       (.ADDRARDADDR({ram_reg_1_7_0[15:3],ram_reg_3_6_0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(ram_reg_2_6_n_0),
        .CASCADEOUTB(NLW_ram_reg_2_6_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_2_6_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,hci_io_din[6]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_ram_reg_2_6_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(NLW_ram_reg_2_6_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_ram_reg_2_6_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_2_6_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_2_6_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_2_6_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(p_0_in),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_2_6_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_2_6_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_2_6_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_2_6_SBITERR_UNCONNECTED),
        .WEA({ram_reg_2_7_0[1],ram_reg_2_7_0,ram_reg_2_7_0[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "ram0/ram_bram/ram" *) 
  (* bram_addr_begin = "65536" *) 
  (* bram_addr_end = "98303" *) 
  (* bram_slice_begin = "7" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "65536" *) 
  (* ram_addr_end = "98303" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    ram_reg_2_7
       (.ADDRARDADDR({ram_reg_1_7_0[15:3],ram_reg_3_7_0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(ram_reg_2_7_n_0),
        .CASCADEOUTB(NLW_ram_reg_2_7_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_2_7_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,hci_io_din[7]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_ram_reg_2_7_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(NLW_ram_reg_2_7_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_ram_reg_2_7_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_2_7_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_2_7_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_2_7_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(p_0_in),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_2_7_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_2_7_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_2_7_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_2_7_SBITERR_UNCONNECTED),
        .WEA({ram_reg_2_7_0[1],ram_reg_2_7_0[1],ram_reg_2_7_0[1],ram_reg_2_7_0[1]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "ram0/ram_bram/ram" *) 
  (* bram_addr_begin = "98304" *) 
  (* bram_addr_end = "131071" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "0" *) 
  (* ram_addr_begin = "98304" *) 
  (* ram_addr_end = "131071" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    ram_reg_3_0
       (.ADDRARDADDR({ADDRARDADDR[15:3],ram_reg_1_7_0[2:0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(ram_reg_2_0_n_0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_3_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_3_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_3_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,hci_io_din[0]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_ram_reg_3_0_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_3_0_DOADO_UNCONNECTED[31:1],ram_reg_3_0_n_35}),
        .DOBDO(NLW_ram_reg_3_0_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_3_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_3_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_3_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(p_0_in),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_3_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_3_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_3_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_3_0_SBITERR_UNCONNECTED),
        .WEA({WEA[0],WEA[0],WEA[0],WEA[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "ram0/ram_bram/ram" *) 
  (* bram_addr_begin = "98304" *) 
  (* bram_addr_end = "131071" *) 
  (* bram_slice_begin = "1" *) 
  (* bram_slice_end = "1" *) 
  (* ram_addr_begin = "98304" *) 
  (* ram_addr_end = "131071" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    ram_reg_3_1
       (.ADDRARDADDR({ADDRARDADDR[15:3],ram_reg_1_7_0[2:0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(ram_reg_2_1_n_0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_3_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_3_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_3_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,hci_io_din[1]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_ram_reg_3_1_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_3_1_DOADO_UNCONNECTED[31:1],ram_reg_3_1_n_35}),
        .DOBDO(NLW_ram_reg_3_1_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_3_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_3_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_3_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(p_0_in),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_3_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_3_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_3_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_3_1_SBITERR_UNCONNECTED),
        .WEA({WEA[1],WEA[1],WEA[1],WEA[1]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "ram0/ram_bram/ram" *) 
  (* bram_addr_begin = "98304" *) 
  (* bram_addr_end = "131071" *) 
  (* bram_slice_begin = "2" *) 
  (* bram_slice_end = "2" *) 
  (* ram_addr_begin = "98304" *) 
  (* ram_addr_end = "131071" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    ram_reg_3_2
       (.ADDRARDADDR({ADDRARDADDR[15:3],ram_reg_3_6_0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(ram_reg_2_2_n_0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_3_2_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_3_2_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_3_2_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,hci_io_din[2]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_ram_reg_3_2_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_3_2_DOADO_UNCONNECTED[31:1],ram_reg_3_2_n_35}),
        .DOBDO(NLW_ram_reg_3_2_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_3_2_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_3_2_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_3_2_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(p_0_in),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_3_2_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_3_2_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_3_2_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_3_2_SBITERR_UNCONNECTED),
        .WEA({ram_reg_3_4_0[0],ram_reg_3_4_0[0],ram_reg_3_4_0[0],ram_reg_3_4_0[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "ram0/ram_bram/ram" *) 
  (* bram_addr_begin = "98304" *) 
  (* bram_addr_end = "131071" *) 
  (* bram_slice_begin = "3" *) 
  (* bram_slice_end = "3" *) 
  (* ram_addr_begin = "98304" *) 
  (* ram_addr_end = "131071" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    ram_reg_3_3
       (.ADDRARDADDR({ADDRARDADDR[15:3],ram_reg_3_6_0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(ram_reg_2_3_n_0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_3_3_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_3_3_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_3_3_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,hci_io_din[3]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_ram_reg_3_3_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_3_3_DOADO_UNCONNECTED[31:1],ram_reg_3_3_n_35}),
        .DOBDO(NLW_ram_reg_3_3_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_3_3_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_3_3_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_3_3_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(p_0_in),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_3_3_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_3_3_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_3_3_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_3_3_SBITERR_UNCONNECTED),
        .WEA({ram_reg_3_4_0[1],ram_reg_3_4_0,ram_reg_3_4_0[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "ram0/ram_bram/ram" *) 
  (* bram_addr_begin = "98304" *) 
  (* bram_addr_end = "131071" *) 
  (* bram_slice_begin = "4" *) 
  (* bram_slice_end = "4" *) 
  (* ram_addr_begin = "98304" *) 
  (* ram_addr_end = "131071" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    ram_reg_3_4
       (.ADDRARDADDR({ADDRARDADDR[15:3],ram_reg_3_6_0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(ram_reg_2_4_n_0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_3_4_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_3_4_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_3_4_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,hci_io_din[4]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_ram_reg_3_4_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_3_4_DOADO_UNCONNECTED[31:1],ram_reg_3_4_n_35}),
        .DOBDO(NLW_ram_reg_3_4_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_3_4_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_3_4_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_3_4_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(p_0_in),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_3_4_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_3_4_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_3_4_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_3_4_SBITERR_UNCONNECTED),
        .WEA({ram_reg_3_4_0[1],ram_reg_3_4_0[1],ram_reg_3_4_0[1],ram_reg_3_4_0[1]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "ram0/ram_bram/ram" *) 
  (* bram_addr_begin = "98304" *) 
  (* bram_addr_end = "131071" *) 
  (* bram_slice_begin = "5" *) 
  (* bram_slice_end = "5" *) 
  (* ram_addr_begin = "98304" *) 
  (* ram_addr_end = "131071" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    ram_reg_3_5
       (.ADDRARDADDR({ADDRARDADDR[15:3],ram_reg_3_6_0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(ram_reg_2_5_n_0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_3_5_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_3_5_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_3_5_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,hci_io_din[5]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_ram_reg_3_5_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_3_5_DOADO_UNCONNECTED[31:1],ram_reg_3_5_n_35}),
        .DOBDO(NLW_ram_reg_3_5_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_3_5_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_3_5_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_3_5_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(p_0_in),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_3_5_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_3_5_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_3_5_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_3_5_SBITERR_UNCONNECTED),
        .WEA({ram_reg_2_7_0[0],ram_reg_2_7_0[0],ram_reg_2_7_0[0],ram_reg_2_7_0[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "ram0/ram_bram/ram" *) 
  (* bram_addr_begin = "98304" *) 
  (* bram_addr_end = "131071" *) 
  (* bram_slice_begin = "6" *) 
  (* bram_slice_end = "6" *) 
  (* ram_addr_begin = "98304" *) 
  (* ram_addr_end = "131071" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    ram_reg_3_6
       (.ADDRARDADDR({ram_reg_1_7_0[15:3],ram_reg_3_6_0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(ram_reg_2_6_n_0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_3_6_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_3_6_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_3_6_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,hci_io_din[6]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_ram_reg_3_6_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_3_6_DOADO_UNCONNECTED[31:1],ram_reg_3_6_n_35}),
        .DOBDO(NLW_ram_reg_3_6_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_3_6_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_3_6_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_3_6_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(p_0_in),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_3_6_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_3_6_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_3_6_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_3_6_SBITERR_UNCONNECTED),
        .WEA({ram_reg_2_7_0[1],ram_reg_2_7_0[1],ram_reg_2_7_0[1],ram_reg_2_7_0[1]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "ram0/ram_bram/ram" *) 
  (* bram_addr_begin = "98304" *) 
  (* bram_addr_end = "131071" *) 
  (* bram_slice_begin = "7" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "98304" *) 
  (* ram_addr_end = "131071" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    ram_reg_3_7
       (.ADDRARDADDR({ram_reg_1_7_0[15:3],ram_reg_3_7_0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(ram_reg_2_7_n_0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_3_7_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_3_7_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_3_7_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,hci_io_din[7]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_ram_reg_3_7_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_3_7_DOADO_UNCONNECTED[31:1],ram_reg_3_7_n_35}),
        .DOBDO(NLW_ram_reg_3_7_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_3_7_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_3_7_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_3_7_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(p_0_in),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_3_7_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_3_7_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_3_7_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_3_7_SBITERR_UNCONNECTED),
        .WEA({ram_reg_3_7_1,ram_reg_3_7_1,ram_reg_3_7_1,ram_reg_3_7_1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  FDRE #(
    .INIT(1'b0)) 
    ram_reg_mux_sel
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in),
        .Q(ram_reg_mux_sel_n_0),
        .R(1'b0));
endmodule

module uart
   (Tx_OBUF,
    rx_empty,
    WEA,
    \FSM_sequential_q_state_reg[3] ,
    \addr_to_mem_reg[17] ,
    \addr_to_mem_reg[17]_0 ,
    \addr_to_mem_reg[17]_1 ,
    D,
    rd_data,
    E,
    rst_reg,
    \FSM_sequential_q_state_reg[2] ,
    \addr_to_mem_reg[1] ,
    \FSM_sequential_q_state_reg[0] ,
    \q_decode_cnt_reg[0] ,
    SR,
    rst_reg_0,
    q_empty_reg,
    q_empty_reg_0,
    q_full_reg,
    q_full_reg_0,
    hci_io_din,
    \q_data_reg[7] ,
    \FSM_sequential_q_state_reg[3]_0 ,
    \FSM_sequential_q_state_reg[0]_0 ,
    \q_addr_reg[1] ,
    \q_addr_reg[2] ,
    \q_addr_reg[3] ,
    \q_addr_reg[4] ,
    \q_addr_reg[5] ,
    \q_addr_reg[6] ,
    \q_addr_reg[7] ,
    \FSM_sequential_q_state_reg[0]_1 ,
    \FSM_sequential_q_state_reg[0]_2 ,
    \FSM_sequential_q_state_reg[0]_3 ,
    \FSM_sequential_q_state_reg[0]_4 ,
    \FSM_sequential_q_state_reg[0]_5 ,
    \FSM_sequential_q_state_reg[0]_6 ,
    \FSM_sequential_q_state_reg[0]_7 ,
    \FSM_sequential_q_state_reg[0]_8 ,
    \addr_to_mem_reg[16] ,
    \addr_to_mem_reg[16]_0 ,
    \addr_to_mem_reg[16]_1 ,
    \addr_to_mem_reg[16]_2 ,
    q_empty_reg_1,
    q_empty_reg_2,
    \FSM_sequential_q_state_reg[1] ,
    q_rx_parity_err_reg_0,
    \q_err_code_reg[1] ,
    \q_addr_reg[16] ,
    Rx_IBUF,
    clk,
    rst,
    mem_a,
    \q_io_in_wr_data_reg[0] ,
    hci_ram_a,
    ram_bram_dout,
    \q_tx_data_reg[7] ,
    mem_dout,
    hci_io_en,
    Q,
    q_err_code,
    \FSM_sequential_q_state_reg[3]_1 ,
    \q_execute_cnt_reg[1] ,
    \q_execute_cnt_reg[1]_0 ,
    \q_execute_cnt_reg[0] ,
    \q_execute_cnt_reg[8] ,
    \q_execute_cnt_reg[8]_0 ,
    \q_addr_reg[16]_0 ,
    \q_execute_cnt_reg[8]_1 ,
    rd_en119_out,
    q_wr_en_reg,
    q_wr_en_reg_0,
    q_wr_en_reg_1,
    q_wr_en_reg_2,
    q_wr_en_i_4,
    q_wr_en_i_7,
    d_tx_data1__7,
    q_decode_cnt,
    q_decode_cnt__0,
    \q_err_code_reg[1]_0 ,
    q_io_en,
    io_in_full,
    q_io_in_wr_en_reg,
    io_in_empty,
    cpu_ram_wr,
    in30,
    \q_execute_cnt_reg[16] ,
    \q_execute_cnt_reg[0]_0 ,
    \q_execute_cnt_reg[0]_1 ,
    \q_execute_cnt_reg[16]_0 ,
    \q_execute_cnt_reg[7] ,
    \q_execute_cnt_reg[15] ,
    q_wr_en,
    \FSM_sequential_q_state[3]_i_3 ,
    \FSM_sequential_q_state_reg[3]_2 ,
    \q_addr_reg[0] ,
    \q_addr_reg[7]_0 ,
    in22,
    \q_data[7]_i_10 );
  output Tx_OBUF;
  output rx_empty;
  output [1:0]WEA;
  output \FSM_sequential_q_state_reg[3] ;
  output [1:0]\addr_to_mem_reg[17] ;
  output [1:0]\addr_to_mem_reg[17]_0 ;
  output [0:0]\addr_to_mem_reg[17]_1 ;
  output [7:0]D;
  output [7:0]rd_data;
  output [1:0]E;
  output rst_reg;
  output [0:0]\FSM_sequential_q_state_reg[2] ;
  output \addr_to_mem_reg[1] ;
  output \FSM_sequential_q_state_reg[0] ;
  output \q_decode_cnt_reg[0] ;
  output [0:0]SR;
  output [0:0]rst_reg_0;
  output q_empty_reg;
  output q_empty_reg_0;
  output q_full_reg;
  output q_full_reg_0;
  output [7:0]hci_io_din;
  output [16:0]\q_data_reg[7] ;
  output [3:0]\FSM_sequential_q_state_reg[3]_0 ;
  output \FSM_sequential_q_state_reg[0]_0 ;
  output \q_addr_reg[1] ;
  output \q_addr_reg[2] ;
  output \q_addr_reg[3] ;
  output \q_addr_reg[4] ;
  output \q_addr_reg[5] ;
  output \q_addr_reg[6] ;
  output \q_addr_reg[7] ;
  output \FSM_sequential_q_state_reg[0]_1 ;
  output \FSM_sequential_q_state_reg[0]_2 ;
  output \FSM_sequential_q_state_reg[0]_3 ;
  output \FSM_sequential_q_state_reg[0]_4 ;
  output \FSM_sequential_q_state_reg[0]_5 ;
  output \FSM_sequential_q_state_reg[0]_6 ;
  output \FSM_sequential_q_state_reg[0]_7 ;
  output \FSM_sequential_q_state_reg[0]_8 ;
  output [1:0]\addr_to_mem_reg[16] ;
  output [1:0]\addr_to_mem_reg[16]_0 ;
  output [1:0]\addr_to_mem_reg[16]_1 ;
  output [0:0]\addr_to_mem_reg[16]_2 ;
  output q_empty_reg_1;
  output q_empty_reg_2;
  output \FSM_sequential_q_state_reg[1] ;
  output q_rx_parity_err_reg_0;
  output \q_err_code_reg[1] ;
  output \q_addr_reg[16] ;
  input Rx_IBUF;
  input clk;
  input rst;
  input [3:0]mem_a;
  input \q_io_in_wr_data_reg[0] ;
  input [16:0]hci_ram_a;
  input [7:0]ram_bram_dout;
  input \q_tx_data_reg[7] ;
  input [7:0]mem_dout;
  input hci_io_en;
  input [7:0]Q;
  input [1:0]q_err_code;
  input [3:0]\FSM_sequential_q_state_reg[3]_1 ;
  input \q_execute_cnt_reg[1] ;
  input \q_execute_cnt_reg[1]_0 ;
  input \q_execute_cnt_reg[0] ;
  input \q_execute_cnt_reg[8] ;
  input \q_execute_cnt_reg[8]_0 ;
  input \q_addr_reg[16]_0 ;
  input \q_execute_cnt_reg[8]_1 ;
  input rd_en119_out;
  input q_wr_en_reg;
  input q_wr_en_reg_0;
  input q_wr_en_reg_1;
  input q_wr_en_reg_2;
  input q_wr_en_i_4;
  input q_wr_en_i_7;
  input d_tx_data1__7;
  input [0:0]q_decode_cnt;
  input [1:0]q_decode_cnt__0;
  input \q_err_code_reg[1]_0 ;
  input q_io_en;
  input io_in_full;
  input q_io_in_wr_en_reg;
  input io_in_empty;
  input cpu_ram_wr;
  input [15:0]in30;
  input \q_execute_cnt_reg[16] ;
  input \q_execute_cnt_reg[0]_0 ;
  input \q_execute_cnt_reg[0]_1 ;
  input \q_execute_cnt_reg[16]_0 ;
  input \q_execute_cnt_reg[7] ;
  input \q_execute_cnt_reg[15] ;
  input q_wr_en;
  input \FSM_sequential_q_state[3]_i_3 ;
  input \FSM_sequential_q_state_reg[3]_2 ;
  input \q_addr_reg[0] ;
  input \q_addr_reg[7]_0 ;
  input [15:0]in22;
  input [7:0]\q_data[7]_i_10 ;

  wire [7:0]D;
  wire [1:0]E;
  wire \FSM_sequential_q_state[3]_i_3 ;
  wire \FSM_sequential_q_state_reg[0] ;
  wire \FSM_sequential_q_state_reg[0]_0 ;
  wire \FSM_sequential_q_state_reg[0]_1 ;
  wire \FSM_sequential_q_state_reg[0]_2 ;
  wire \FSM_sequential_q_state_reg[0]_3 ;
  wire \FSM_sequential_q_state_reg[0]_4 ;
  wire \FSM_sequential_q_state_reg[0]_5 ;
  wire \FSM_sequential_q_state_reg[0]_6 ;
  wire \FSM_sequential_q_state_reg[0]_7 ;
  wire \FSM_sequential_q_state_reg[0]_8 ;
  wire \FSM_sequential_q_state_reg[1] ;
  wire [0:0]\FSM_sequential_q_state_reg[2] ;
  wire \FSM_sequential_q_state_reg[3] ;
  wire [3:0]\FSM_sequential_q_state_reg[3]_0 ;
  wire [3:0]\FSM_sequential_q_state_reg[3]_1 ;
  wire \FSM_sequential_q_state_reg[3]_2 ;
  wire [7:0]Q;
  wire Rx_IBUF;
  wire [0:0]SR;
  wire Tx_OBUF;
  wire [1:0]WEA;
  wire [1:0]\addr_to_mem_reg[16] ;
  wire [1:0]\addr_to_mem_reg[16]_0 ;
  wire [1:0]\addr_to_mem_reg[16]_1 ;
  wire [0:0]\addr_to_mem_reg[16]_2 ;
  wire [1:0]\addr_to_mem_reg[17] ;
  wire [1:0]\addr_to_mem_reg[17]_0 ;
  wire [0:0]\addr_to_mem_reg[17]_1 ;
  wire \addr_to_mem_reg[1] ;
  wire baud_clk_tick;
  wire clk;
  wire cpu_ram_wr;
  wire d_rx_parity_err;
  wire d_tx_data1__7;
  wire [7:0]hci_io_din;
  wire hci_io_en;
  wire [16:0]hci_ram_a;
  wire [15:0]in22;
  wire [15:0]in30;
  wire io_in_empty;
  wire io_in_full;
  wire [3:0]mem_a;
  wire [7:0]mem_dout;
  wire parity_err;
  wire \q_addr_reg[0] ;
  wire \q_addr_reg[16] ;
  wire \q_addr_reg[16]_0 ;
  wire \q_addr_reg[1] ;
  wire \q_addr_reg[2] ;
  wire \q_addr_reg[3] ;
  wire \q_addr_reg[4] ;
  wire \q_addr_reg[5] ;
  wire \q_addr_reg[6] ;
  wire \q_addr_reg[7] ;
  wire \q_addr_reg[7]_0 ;
  wire [7:0]\q_data[7]_i_10 ;
  wire [16:0]\q_data_reg[7] ;
  wire [0:0]q_decode_cnt;
  wire [1:0]q_decode_cnt__0;
  wire \q_decode_cnt_reg[0] ;
  wire q_empty_reg;
  wire q_empty_reg_0;
  wire q_empty_reg_1;
  wire q_empty_reg_2;
  wire [1:0]q_err_code;
  wire \q_err_code_reg[1] ;
  wire \q_err_code_reg[1]_0 ;
  wire \q_execute_cnt_reg[0] ;
  wire \q_execute_cnt_reg[0]_0 ;
  wire \q_execute_cnt_reg[0]_1 ;
  wire \q_execute_cnt_reg[15] ;
  wire \q_execute_cnt_reg[16] ;
  wire \q_execute_cnt_reg[16]_0 ;
  wire \q_execute_cnt_reg[1] ;
  wire \q_execute_cnt_reg[1]_0 ;
  wire \q_execute_cnt_reg[7] ;
  wire \q_execute_cnt_reg[8] ;
  wire \q_execute_cnt_reg[8]_0 ;
  wire \q_execute_cnt_reg[8]_1 ;
  wire q_full_reg;
  wire q_full_reg_0;
  wire q_io_en;
  wire \q_io_in_wr_data_reg[0] ;
  wire q_io_in_wr_en_reg;
  wire q_rx_parity_err_reg_0;
  wire [2:2]q_state;
  wire \q_tx_data_reg[7] ;
  wire q_wr_en;
  wire q_wr_en_i_4;
  wire q_wr_en_i_7;
  wire q_wr_en_reg;
  wire q_wr_en_reg_0;
  wire q_wr_en_reg_1;
  wire q_wr_en_reg_2;
  wire [7:0]ram_bram_dout;
  wire [7:0]rd_data;
  wire [6:0]rd_data_0;
  wire rd_en119_out;
  wire rd_en_prot;
  wire rst;
  wire rst_reg;
  wire [0:0]rst_reg_0;
  wire rx_done_tick;
  wire rx_empty;
  wire tx_done_tick;
  wire tx_fifo_empty;
  wire tx_full;
  wire uart_rx_blk_n_1;
  wire uart_rx_blk_n_10;
  wire uart_rx_blk_n_2;
  wire uart_rx_blk_n_3;
  wire uart_rx_blk_n_4;
  wire uart_rx_blk_n_5;
  wire uart_rx_blk_n_6;
  wire uart_rx_blk_n_7;
  wire uart_rx_blk_n_8;
  wire uart_rx_fifo_n_1;
  wire uart_rx_fifo_n_29;
  wire uart_rx_fifo_n_33;
  wire uart_rx_fifo_n_35;
  wire uart_tx_fifo_n_12;
  wire uart_tx_fifo_n_13;
  wire uart_tx_fifo_n_14;
  wire uart_tx_fifo_n_16;
  wire uart_tx_fifo_n_17;
  wire uart_tx_fifo_n_18;
  wire uart_tx_fifo_n_2;
  wire uart_tx_fifo_n_3;
  wire uart_tx_fifo_n_4;

  LUT2 #(
    .INIT(4'hE)) 
    \q_err_code[0]_i_1 
       (.I0(parity_err),
        .I1(q_err_code[0]),
        .O(q_rx_parity_err_reg_0));
  FDCE #(
    .INIT(1'b0)) 
    q_rx_parity_err_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(d_rx_parity_err),
        .Q(parity_err));
  uart_baud_clk uart_baud_clk_blk
       (.baud_clk_tick(baud_clk_tick),
        .clk(clk),
        .rst(rst));
  uart_rx uart_rx_blk
       (.Q({uart_rx_blk_n_1,uart_rx_blk_n_2,uart_rx_blk_n_3,uart_rx_blk_n_4,uart_rx_blk_n_5,uart_rx_blk_n_6,uart_rx_blk_n_7,uart_rx_blk_n_8}),
        .Rx_IBUF(Rx_IBUF),
        .baud_clk_tick(baud_clk_tick),
        .clk(clk),
        .d_rx_parity_err(d_rx_parity_err),
        .p_0_in(uart_rx_blk_n_10),
        .parity_err(parity_err),
        .q_data_array_reg_0_7_0_5(uart_rx_fifo_n_1),
        .rst(rst),
        .rx_done_tick(rx_done_tick));
  fifo__parameterized0 uart_rx_fifo
       (.D(D),
        .E(E),
        .\FSM_sequential_q_state[3]_i_3_0 (\FSM_sequential_q_state[3]_i_3 ),
        .\FSM_sequential_q_state_reg[0] (\FSM_sequential_q_state_reg[0] ),
        .\FSM_sequential_q_state_reg[0]_0 (\FSM_sequential_q_state_reg[0]_0 ),
        .\FSM_sequential_q_state_reg[0]_1 (\FSM_sequential_q_state_reg[0]_1 ),
        .\FSM_sequential_q_state_reg[0]_2 (\FSM_sequential_q_state_reg[0]_2 ),
        .\FSM_sequential_q_state_reg[0]_3 (\FSM_sequential_q_state_reg[0]_3 ),
        .\FSM_sequential_q_state_reg[0]_4 (\FSM_sequential_q_state_reg[0]_4 ),
        .\FSM_sequential_q_state_reg[0]_5 (\FSM_sequential_q_state_reg[0]_5 ),
        .\FSM_sequential_q_state_reg[0]_6 (\FSM_sequential_q_state_reg[0]_6 ),
        .\FSM_sequential_q_state_reg[0]_7 (\FSM_sequential_q_state_reg[0]_7 ),
        .\FSM_sequential_q_state_reg[0]_8 (\FSM_sequential_q_state_reg[0]_8 ),
        .\FSM_sequential_q_state_reg[0]_9 (uart_tx_fifo_n_17),
        .\FSM_sequential_q_state_reg[1] (uart_rx_fifo_n_33),
        .\FSM_sequential_q_state_reg[1]_0 (\FSM_sequential_q_state_reg[1] ),
        .\FSM_sequential_q_state_reg[2] (\FSM_sequential_q_state_reg[2] ),
        .\FSM_sequential_q_state_reg[3] (\FSM_sequential_q_state_reg[3] ),
        .\FSM_sequential_q_state_reg[3]_0 (\FSM_sequential_q_state_reg[3]_0 ),
        .\FSM_sequential_q_state_reg[3]_1 (\FSM_sequential_q_state_reg[3]_1 ),
        .\FSM_sequential_q_state_reg[3]_2 (\FSM_sequential_q_state_reg[3]_2 ),
        .Q(Q),
        .SR(SR),
        .WEA(WEA),
        .\addr_to_mem_reg[16] (uart_rx_fifo_n_35),
        .\addr_to_mem_reg[16]_0 (\addr_to_mem_reg[16] ),
        .\addr_to_mem_reg[16]_1 (\addr_to_mem_reg[16]_0 ),
        .\addr_to_mem_reg[16]_2 (\addr_to_mem_reg[16]_1 ),
        .\addr_to_mem_reg[16]_3 (\addr_to_mem_reg[16]_2 ),
        .\addr_to_mem_reg[17] (\addr_to_mem_reg[17] ),
        .\addr_to_mem_reg[17]_0 (\addr_to_mem_reg[17]_0 ),
        .\addr_to_mem_reg[17]_1 (\addr_to_mem_reg[17]_1 ),
        .\addr_to_mem_reg[1] (\addr_to_mem_reg[1] ),
        .clk(clk),
        .cpu_ram_wr(cpu_ram_wr),
        .d_tx_data1__7(d_tx_data1__7),
        .hci_io_din(hci_io_din),
        .hci_ram_a(hci_ram_a),
        .in22(in22[14:0]),
        .in30(in30),
        .io_in_empty(io_in_empty),
        .io_in_full(io_in_full),
        .mem_a(mem_a),
        .mem_dout(mem_dout),
        .p_0_in(uart_rx_blk_n_10),
        .\q_addr_reg[0] (\q_addr_reg[0] ),
        .\q_addr_reg[0]_0 (uart_tx_fifo_n_18),
        .\q_addr_reg[15] (uart_tx_fifo_n_16),
        .\q_addr_reg[1] (\q_addr_reg[1] ),
        .\q_addr_reg[2] (\q_addr_reg[2] ),
        .\q_addr_reg[3] (\q_addr_reg[3] ),
        .\q_addr_reg[4] (\q_addr_reg[4] ),
        .\q_addr_reg[5] (\q_addr_reg[5] ),
        .\q_addr_reg[6] (\q_addr_reg[6] ),
        .\q_addr_reg[7] (\q_addr_reg[7] ),
        .\q_addr_reg[7]_0 (\q_addr_reg[7]_0 ),
        .q_data({uart_rx_blk_n_1,uart_rx_blk_n_2,uart_rx_blk_n_3,uart_rx_blk_n_4,uart_rx_blk_n_5,uart_rx_blk_n_6,uart_rx_blk_n_7,uart_rx_blk_n_8}),
        .\q_data_reg[7] (\q_data_reg[7] ),
        .q_decode_cnt(q_decode_cnt),
        .q_decode_cnt__0(q_decode_cnt__0),
        .\q_decode_cnt_reg[0] (\q_decode_cnt_reg[0] ),
        .q_empty_reg_0(rx_empty),
        .q_empty_reg_1(uart_rx_fifo_n_29),
        .q_empty_reg_2(q_empty_reg),
        .q_empty_reg_3(q_empty_reg_0),
        .q_empty_reg_4(q_empty_reg_1),
        .q_empty_reg_5(q_empty_reg_2),
        .q_err_code(q_err_code),
        .\q_err_code_reg[1] (\q_err_code_reg[1] ),
        .\q_err_code_reg[1]_0 (\q_err_code_reg[1]_0 ),
        .\q_execute_cnt_reg[0] (\q_execute_cnt_reg[0] ),
        .\q_execute_cnt_reg[0]_0 (\q_execute_cnt_reg[0]_0 ),
        .\q_execute_cnt_reg[0]_1 (\q_execute_cnt_reg[0]_1 ),
        .\q_execute_cnt_reg[15] (\q_execute_cnt_reg[15] ),
        .\q_execute_cnt_reg[16] (\q_execute_cnt_reg[16] ),
        .\q_execute_cnt_reg[16]_0 (\q_execute_cnt_reg[16]_0 ),
        .\q_execute_cnt_reg[1] (\q_execute_cnt_reg[1] ),
        .\q_execute_cnt_reg[1]_0 (\q_execute_cnt_reg[1]_0 ),
        .\q_execute_cnt_reg[7] (\q_execute_cnt_reg[7] ),
        .\q_execute_cnt_reg[8] (\q_execute_cnt_reg[8] ),
        .\q_execute_cnt_reg[8]_0 (\q_execute_cnt_reg[8]_0 ),
        .\q_execute_cnt_reg[8]_1 (\q_addr_reg[16]_0 ),
        .\q_execute_cnt_reg[8]_2 (\q_execute_cnt_reg[8]_1 ),
        .q_full_reg_0(uart_rx_fifo_n_1),
        .q_full_reg_1(q_full_reg_0),
        .q_io_en(q_io_en),
        .\q_io_in_wr_data_reg[0] (\q_io_in_wr_data_reg[0] ),
        .q_io_in_wr_en_reg(q_wr_en_reg_2),
        .q_io_in_wr_en_reg_0(q_io_in_wr_en_reg),
        .q_io_in_wr_en_reg_1(q_wr_en_reg_0),
        .q_io_in_wr_en_reg_2(q_wr_en_reg_1),
        .\q_tx_data_reg[0] (uart_tx_fifo_n_14),
        .\q_tx_data_reg[0]_0 (uart_tx_fifo_n_3),
        .\q_tx_data_reg[1] (uart_tx_fifo_n_2),
        .\q_tx_data_reg[7] (\q_tx_data_reg[7] ),
        .q_wr_en_i_7(q_wr_en_i_7),
        .q_wr_en_reg(q_wr_en_reg),
        .q_wr_en_reg_0(uart_tx_fifo_n_13),
        .ram_bram_dout({ram_bram_dout[7:2],ram_bram_dout[0]}),
        .rd_data(rd_data),
        .rd_en119_out(rd_en119_out),
        .rst(rst),
        .rst_reg(rst_reg),
        .rst_reg_0(rst_reg_0),
        .rx_done_tick(rx_done_tick),
        .tx_full(tx_full));
  uart_tx uart_tx_blk
       (.D(uart_tx_fifo_n_12),
        .Q(q_state),
        .Tx_OBUF(Tx_OBUF),
        .baud_clk_tick(baud_clk_tick),
        .clk(clk),
        .q_parity_bit_reg_0(uart_tx_fifo_n_4),
        .rd_data_0(rd_data_0),
        .rd_en_prot(rd_en_prot),
        .rst(rst),
        .tx_done_tick(tx_done_tick),
        .tx_fifo_empty(tx_fifo_empty));
  fifo_0 uart_tx_fifo
       (.D(uart_tx_fifo_n_12),
        .\FSM_sequential_q_state[3]_i_3 (\FSM_sequential_q_state[3]_i_3 ),
        .\FSM_sequential_q_state_reg[0] (uart_tx_fifo_n_18),
        .\FSM_sequential_q_state_reg[1] (uart_tx_fifo_n_14),
        .\FSM_sequential_q_state_reg[2] (uart_tx_fifo_n_3),
        .Q(Q[0]),
        .clk(clk),
        .hci_io_en(hci_io_en),
        .hci_ram_a(hci_ram_a[16]),
        .in22(in22[15]),
        .mem_a(mem_a[3:2]),
        .\q_addr_reg[16] (\q_addr_reg[16] ),
        .\q_addr_reg[16]_0 (\FSM_sequential_q_state_reg[3]_1 ),
        .\q_addr_reg[16]_1 (\q_addr_reg[7]_0 ),
        .\q_addr_reg[16]_2 (uart_rx_fifo_n_35),
        .\q_addr_reg[16]_3 (\q_addr_reg[16]_0 ),
        .\q_addr_reg[16]_4 (uart_rx_fifo_n_33),
        .\q_data[7]_i_10_0 (\q_data[7]_i_10 ),
        .\q_data_reg[7] (q_state),
        .q_err_code(q_err_code[1]),
        .\q_execute_cnt_reg[0] (uart_tx_fifo_n_2),
        .\q_execute_cnt_reg[0]_0 (uart_tx_fifo_n_17),
        .q_full_reg_0(uart_tx_fifo_n_13),
        .q_full_reg_1(q_full_reg),
        .q_full_reg_2(uart_tx_fifo_n_16),
        .\q_rd_ptr_reg[9]_0 (uart_tx_fifo_n_4),
        .\q_rd_ptr_reg[9]_1 (rd_data_0),
        .\q_tx_data_reg[0] (\q_io_in_wr_data_reg[0] ),
        .q_wr_en(q_wr_en),
        .q_wr_en_i_4_0(q_wr_en_i_4),
        .q_wr_en_i_6_0(uart_rx_fifo_n_29),
        .q_wr_en_reg(q_wr_en_reg_0),
        .q_wr_en_reg_0(q_wr_en_reg_1),
        .q_wr_en_reg_1(q_wr_en_reg_2),
        .ram_bram_dout(ram_bram_dout[1]),
        .rd_data(rd_data[0]),
        .rd_en119_out(rd_en119_out),
        .rd_en_prot(rd_en_prot),
        .rst(rst),
        .rx_empty(rx_empty),
        .tx_done_tick(tx_done_tick),
        .tx_fifo_empty(tx_fifo_empty),
        .tx_full(tx_full));
endmodule

module uart_baud_clk
   (baud_clk_tick,
    clk,
    rst);
  output baud_clk_tick;
  input clk;
  input rst;

  wire baud_clk_tick;
  wire clk;
  wire [15:0]d_cnt;
  wire d_cnt0_carry__0_n_0;
  wire d_cnt0_carry__0_n_1;
  wire d_cnt0_carry__0_n_2;
  wire d_cnt0_carry__0_n_3;
  wire d_cnt0_carry__1_n_0;
  wire d_cnt0_carry__1_n_1;
  wire d_cnt0_carry__1_n_2;
  wire d_cnt0_carry__1_n_3;
  wire d_cnt0_carry__2_n_2;
  wire d_cnt0_carry__2_n_3;
  wire d_cnt0_carry_n_0;
  wire d_cnt0_carry_n_1;
  wire d_cnt0_carry_n_2;
  wire d_cnt0_carry_n_3;
  wire [15:1]data0;
  wire [15:0]q_cnt;
  wire \q_cnt[15]_i_2_n_0 ;
  wire \q_cnt[15]_i_3_n_0 ;
  wire \q_cnt[15]_i_4_n_0 ;
  wire \q_cnt[15]_i_5_n_0 ;
  wire \q_cnt[15]_i_6_n_0 ;
  wire rst;
  wire [3:2]NLW_d_cnt0_carry__2_CO_UNCONNECTED;
  wire [3:3]NLW_d_cnt0_carry__2_O_UNCONNECTED;

  CARRY4 d_cnt0_carry
       (.CI(1'b0),
        .CO({d_cnt0_carry_n_0,d_cnt0_carry_n_1,d_cnt0_carry_n_2,d_cnt0_carry_n_3}),
        .CYINIT(q_cnt[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[4:1]),
        .S(q_cnt[4:1]));
  CARRY4 d_cnt0_carry__0
       (.CI(d_cnt0_carry_n_0),
        .CO({d_cnt0_carry__0_n_0,d_cnt0_carry__0_n_1,d_cnt0_carry__0_n_2,d_cnt0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[8:5]),
        .S(q_cnt[8:5]));
  CARRY4 d_cnt0_carry__1
       (.CI(d_cnt0_carry__0_n_0),
        .CO({d_cnt0_carry__1_n_0,d_cnt0_carry__1_n_1,d_cnt0_carry__1_n_2,d_cnt0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[12:9]),
        .S(q_cnt[12:9]));
  CARRY4 d_cnt0_carry__2
       (.CI(d_cnt0_carry__1_n_0),
        .CO({NLW_d_cnt0_carry__2_CO_UNCONNECTED[3:2],d_cnt0_carry__2_n_2,d_cnt0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_d_cnt0_carry__2_O_UNCONNECTED[3],data0[15:13]}),
        .S({1'b0,q_cnt[15:13]}));
  LUT3 #(
    .INIT(8'h0E)) 
    \q_cnt[0]_i_1 
       (.I0(\q_cnt[15]_i_2_n_0 ),
        .I1(\q_cnt[15]_i_3_n_0 ),
        .I2(q_cnt[0]),
        .O(d_cnt[0]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \q_cnt[10]_i_1 
       (.I0(\q_cnt[15]_i_2_n_0 ),
        .I1(\q_cnt[15]_i_3_n_0 ),
        .I2(data0[10]),
        .O(d_cnt[10]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \q_cnt[11]_i_1 
       (.I0(\q_cnt[15]_i_2_n_0 ),
        .I1(\q_cnt[15]_i_3_n_0 ),
        .I2(data0[11]),
        .O(d_cnt[11]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \q_cnt[12]_i_1 
       (.I0(\q_cnt[15]_i_2_n_0 ),
        .I1(\q_cnt[15]_i_3_n_0 ),
        .I2(data0[12]),
        .O(d_cnt[12]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \q_cnt[13]_i_1 
       (.I0(\q_cnt[15]_i_2_n_0 ),
        .I1(\q_cnt[15]_i_3_n_0 ),
        .I2(data0[13]),
        .O(d_cnt[13]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \q_cnt[14]_i_1 
       (.I0(\q_cnt[15]_i_2_n_0 ),
        .I1(\q_cnt[15]_i_3_n_0 ),
        .I2(data0[14]),
        .O(d_cnt[14]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \q_cnt[15]_i_1 
       (.I0(\q_cnt[15]_i_2_n_0 ),
        .I1(\q_cnt[15]_i_3_n_0 ),
        .I2(data0[15]),
        .O(d_cnt[15]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFBA)) 
    \q_cnt[15]_i_2 
       (.I0(\q_cnt[15]_i_4_n_0 ),
        .I1(q_cnt[10]),
        .I2(q_cnt[9]),
        .I3(q_cnt[11]),
        .I4(q_cnt[7]),
        .I5(q_cnt[8]),
        .O(\q_cnt[15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFB0)) 
    \q_cnt[15]_i_3 
       (.I0(q_cnt[1]),
        .I1(q_cnt[0]),
        .I2(q_cnt[2]),
        .I3(\q_cnt[15]_i_5_n_0 ),
        .I4(\q_cnt[15]_i_6_n_0 ),
        .O(\q_cnt[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \q_cnt[15]_i_4 
       (.I0(q_cnt[12]),
        .I1(q_cnt[10]),
        .I2(q_cnt[11]),
        .I3(q_cnt[15]),
        .I4(q_cnt[13]),
        .I5(q_cnt[14]),
        .O(\q_cnt[15]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hF7F7FFF7)) 
    \q_cnt[15]_i_5 
       (.I0(q_cnt[5]),
        .I1(q_cnt[4]),
        .I2(q_cnt[8]),
        .I3(q_cnt[6]),
        .I4(q_cnt[7]),
        .O(\q_cnt[15]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFDFDFDF)) 
    \q_cnt[15]_i_6 
       (.I0(q_cnt[2]),
        .I1(q_cnt[1]),
        .I2(q_cnt[5]),
        .I3(q_cnt[3]),
        .I4(q_cnt[4]),
        .O(\q_cnt[15]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \q_cnt[1]_i_1 
       (.I0(\q_cnt[15]_i_2_n_0 ),
        .I1(\q_cnt[15]_i_3_n_0 ),
        .I2(data0[1]),
        .O(d_cnt[1]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \q_cnt[2]_i_1 
       (.I0(\q_cnt[15]_i_2_n_0 ),
        .I1(\q_cnt[15]_i_3_n_0 ),
        .I2(data0[2]),
        .O(d_cnt[2]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \q_cnt[3]_i_1 
       (.I0(\q_cnt[15]_i_2_n_0 ),
        .I1(\q_cnt[15]_i_3_n_0 ),
        .I2(data0[3]),
        .O(d_cnt[3]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \q_cnt[4]_i_1 
       (.I0(\q_cnt[15]_i_2_n_0 ),
        .I1(\q_cnt[15]_i_3_n_0 ),
        .I2(data0[4]),
        .O(d_cnt[4]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \q_cnt[5]_i_1 
       (.I0(\q_cnt[15]_i_2_n_0 ),
        .I1(\q_cnt[15]_i_3_n_0 ),
        .I2(data0[5]),
        .O(d_cnt[5]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \q_cnt[6]_i_1 
       (.I0(\q_cnt[15]_i_2_n_0 ),
        .I1(\q_cnt[15]_i_3_n_0 ),
        .I2(data0[6]),
        .O(d_cnt[6]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \q_cnt[7]_i_1 
       (.I0(\q_cnt[15]_i_2_n_0 ),
        .I1(\q_cnt[15]_i_3_n_0 ),
        .I2(data0[7]),
        .O(d_cnt[7]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \q_cnt[8]_i_1 
       (.I0(\q_cnt[15]_i_2_n_0 ),
        .I1(\q_cnt[15]_i_3_n_0 ),
        .I2(data0[8]),
        .O(d_cnt[8]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \q_cnt[9]_i_1 
       (.I0(\q_cnt[15]_i_2_n_0 ),
        .I1(\q_cnt[15]_i_3_n_0 ),
        .I2(data0[9]),
        .O(d_cnt[9]));
  FDCE #(
    .INIT(1'b0)) 
    \q_cnt_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(d_cnt[0]),
        .Q(q_cnt[0]));
  FDCE #(
    .INIT(1'b0)) 
    \q_cnt_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(d_cnt[10]),
        .Q(q_cnt[10]));
  FDCE #(
    .INIT(1'b0)) 
    \q_cnt_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(d_cnt[11]),
        .Q(q_cnt[11]));
  FDCE #(
    .INIT(1'b0)) 
    \q_cnt_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(d_cnt[12]),
        .Q(q_cnt[12]));
  FDCE #(
    .INIT(1'b0)) 
    \q_cnt_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(d_cnt[13]),
        .Q(q_cnt[13]));
  FDCE #(
    .INIT(1'b0)) 
    \q_cnt_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(d_cnt[14]),
        .Q(q_cnt[14]));
  FDCE #(
    .INIT(1'b0)) 
    \q_cnt_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(d_cnt[15]),
        .Q(q_cnt[15]));
  FDCE #(
    .INIT(1'b0)) 
    \q_cnt_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(d_cnt[1]),
        .Q(q_cnt[1]));
  FDCE #(
    .INIT(1'b0)) 
    \q_cnt_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(d_cnt[2]),
        .Q(q_cnt[2]));
  FDCE #(
    .INIT(1'b0)) 
    \q_cnt_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(d_cnt[3]),
        .Q(q_cnt[3]));
  FDCE #(
    .INIT(1'b0)) 
    \q_cnt_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(d_cnt[4]),
        .Q(q_cnt[4]));
  FDCE #(
    .INIT(1'b0)) 
    \q_cnt_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(d_cnt[5]),
        .Q(q_cnt[5]));
  FDCE #(
    .INIT(1'b0)) 
    \q_cnt_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(d_cnt[6]),
        .Q(q_cnt[6]));
  FDCE #(
    .INIT(1'b0)) 
    \q_cnt_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(d_cnt[7]),
        .Q(q_cnt[7]));
  FDCE #(
    .INIT(1'b0)) 
    \q_cnt_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(d_cnt[8]),
        .Q(q_cnt[8]));
  FDCE #(
    .INIT(1'b0)) 
    \q_cnt_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(d_cnt[9]),
        .Q(q_cnt[9]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \q_oversample_tick_cnt[3]_i_6 
       (.I0(\q_cnt[15]_i_3_n_0 ),
        .I1(\q_cnt[15]_i_2_n_0 ),
        .O(baud_clk_tick));
endmodule

module uart_rx
   (rx_done_tick,
    Q,
    d_rx_parity_err,
    p_0_in,
    Rx_IBUF,
    clk,
    rst,
    baud_clk_tick,
    parity_err,
    q_data_array_reg_0_7_0_5);
  output rx_done_tick;
  output [7:0]Q;
  output d_rx_parity_err;
  output p_0_in;
  input Rx_IBUF;
  input clk;
  input rst;
  input baud_clk_tick;
  input parity_err;
  input q_data_array_reg_0_7_0_5;

  wire [7:0]Q;
  wire Rx_IBUF;
  wire baud_clk_tick;
  wire clk;
  wire d_data;
  wire d_data_bit_idx;
  wire d_done_tick;
  wire d_oversample_tick_cnt;
  wire d_parity_err;
  wire d_rx_parity_err;
  wire [1:1]d_state__0;
  wire p_0_in;
  wire p_0_in_0;
  wire parity_err;
  wire q_data_array_reg_0_7_0_5;
  wire [2:0]q_data_bit_idx;
  wire \q_data_bit_idx[0]_i_1_n_0 ;
  wire \q_data_bit_idx[1]_i_1_n_0 ;
  wire \q_data_bit_idx[2]_i_1_n_0 ;
  wire \q_data_bit_idx[2]_i_3_n_0 ;
  wire \q_data_bit_idx[2]_i_4_n_0 ;
  wire [3:0]q_oversample_tick_cnt;
  wire \q_oversample_tick_cnt[0]_i_1_n_0 ;
  wire \q_oversample_tick_cnt[1]_i_1_n_0 ;
  wire \q_oversample_tick_cnt[2]_i_1_n_0 ;
  wire \q_oversample_tick_cnt[3]_i_2_n_0 ;
  wire \q_oversample_tick_cnt[3]_i_3_n_0 ;
  wire \q_oversample_tick_cnt[3]_i_4_n_0 ;
  wire \q_oversample_tick_cnt[3]_i_5_n_0 ;
  wire \q_oversample_tick_cnt[3]_i_7_n_0 ;
  wire \q_oversample_tick_cnt[3]_i_8_n_0 ;
  wire \q_oversample_tick_cnt[3]_i_9_n_0 ;
  wire q_parity_err_i_2_n_0;
  wire q_parity_err_i_3_n_0;
  wire q_parity_err_i_4_n_0;
  wire q_rx;
  wire [4:0]q_state;
  wire \q_state[4]_i_1__0_n_0 ;
  wire \q_state[4]_i_2__0_n_0 ;
  wire \q_state[4]_i_3_n_0 ;
  wire \q_state[4]_i_4__0_n_0 ;
  wire \q_state[4]_i_5_n_0 ;
  wire rst;
  wire rx_done_tick;
  wire rx_parity_err;

  LUT6 #(
    .INIT(64'h0000000400000000)) 
    \q_data[7]_i_1__0 
       (.I0(q_state[3]),
        .I1(q_state[2]),
        .I2(q_state[0]),
        .I3(q_state[1]),
        .I4(q_state[4]),
        .I5(p_0_in_0),
        .O(d_data));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \q_data[7]_i_2__0 
       (.I0(q_oversample_tick_cnt[0]),
        .I1(q_oversample_tick_cnt[1]),
        .I2(q_oversample_tick_cnt[2]),
        .I3(q_oversample_tick_cnt[3]),
        .I4(baud_clk_tick),
        .O(p_0_in_0));
  LUT3 #(
    .INIT(8'h02)) 
    q_data_array_reg_0_7_0_5_i_1
       (.I0(rx_done_tick),
        .I1(q_data_array_reg_0_7_0_5),
        .I2(rst),
        .O(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'h38)) 
    \q_data_bit_idx[0]_i_1 
       (.I0(q_state[2]),
        .I1(d_data_bit_idx),
        .I2(q_data_bit_idx[0]),
        .O(\q_data_bit_idx[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT4 #(
    .INIT(16'h4F80)) 
    \q_data_bit_idx[1]_i_1 
       (.I0(q_data_bit_idx[0]),
        .I1(q_state[2]),
        .I2(d_data_bit_idx),
        .I3(q_data_bit_idx[1]),
        .O(\q_data_bit_idx[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT5 #(
    .INIT(32'h70FF8000)) 
    \q_data_bit_idx[2]_i_1 
       (.I0(q_data_bit_idx[1]),
        .I1(q_data_bit_idx[0]),
        .I2(q_state[2]),
        .I3(d_data_bit_idx),
        .I4(q_data_bit_idx[2]),
        .O(\q_data_bit_idx[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF20200020)) 
    \q_data_bit_idx[2]_i_2__0 
       (.I0(q_parity_err_i_3_n_0),
        .I1(q_state[3]),
        .I2(q_state[2]),
        .I3(q_data_bit_idx[2]),
        .I4(\q_data_bit_idx[2]_i_3_n_0 ),
        .I5(\q_data_bit_idx[2]_i_4_n_0 ),
        .O(d_data_bit_idx));
  LUT2 #(
    .INIT(4'h7)) 
    \q_data_bit_idx[2]_i_3 
       (.I0(q_data_bit_idx[1]),
        .I1(q_data_bit_idx[0]),
        .O(\q_data_bit_idx[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \q_data_bit_idx[2]_i_4 
       (.I0(q_state[3]),
        .I1(q_state[2]),
        .I2(q_state[4]),
        .I3(q_state[1]),
        .I4(q_state[0]),
        .I5(\q_state[4]_i_5_n_0 ),
        .O(\q_data_bit_idx[2]_i_4_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \q_data_bit_idx_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\q_data_bit_idx[0]_i_1_n_0 ),
        .Q(q_data_bit_idx[0]));
  FDCE #(
    .INIT(1'b0)) 
    \q_data_bit_idx_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\q_data_bit_idx[1]_i_1_n_0 ),
        .Q(q_data_bit_idx[1]));
  FDCE #(
    .INIT(1'b0)) 
    \q_data_bit_idx_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\q_data_bit_idx[2]_i_1_n_0 ),
        .Q(q_data_bit_idx[2]));
  FDCE #(
    .INIT(1'b0)) 
    \q_data_reg[0] 
       (.C(clk),
        .CE(d_data),
        .CLR(rst),
        .D(Q[1]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \q_data_reg[1] 
       (.C(clk),
        .CE(d_data),
        .CLR(rst),
        .D(Q[2]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \q_data_reg[2] 
       (.C(clk),
        .CE(d_data),
        .CLR(rst),
        .D(Q[3]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \q_data_reg[3] 
       (.C(clk),
        .CE(d_data),
        .CLR(rst),
        .D(Q[4]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \q_data_reg[4] 
       (.C(clk),
        .CE(d_data),
        .CLR(rst),
        .D(Q[5]),
        .Q(Q[4]));
  FDCE #(
    .INIT(1'b0)) 
    \q_data_reg[5] 
       (.C(clk),
        .CE(d_data),
        .CLR(rst),
        .D(Q[6]),
        .Q(Q[5]));
  FDCE #(
    .INIT(1'b0)) 
    \q_data_reg[6] 
       (.C(clk),
        .CE(d_data),
        .CLR(rst),
        .D(Q[7]),
        .Q(Q[6]));
  FDCE #(
    .INIT(1'b0)) 
    \q_data_reg[7] 
       (.C(clk),
        .CE(d_data),
        .CLR(rst),
        .D(q_rx),
        .Q(Q[7]));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    q_done_tick_i_1
       (.I0(q_state[3]),
        .I1(q_state[2]),
        .I2(q_state[4]),
        .I3(q_state[0]),
        .I4(q_state[1]),
        .I5(p_0_in_0),
        .O(d_done_tick));
  FDCE #(
    .INIT(1'b0)) 
    q_done_tick_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(d_done_tick),
        .Q(rx_done_tick));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \q_oversample_tick_cnt[0]_i_1 
       (.I0(\q_oversample_tick_cnt[3]_i_8_n_0 ),
        .I1(q_oversample_tick_cnt[0]),
        .O(\q_oversample_tick_cnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \q_oversample_tick_cnt[1]_i_1 
       (.I0(\q_oversample_tick_cnt[3]_i_8_n_0 ),
        .I1(q_oversample_tick_cnt[1]),
        .I2(q_oversample_tick_cnt[0]),
        .O(\q_oversample_tick_cnt[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT4 #(
    .INIT(16'h2888)) 
    \q_oversample_tick_cnt[2]_i_1 
       (.I0(\q_oversample_tick_cnt[3]_i_8_n_0 ),
        .I1(q_oversample_tick_cnt[2]),
        .I2(q_oversample_tick_cnt[1]),
        .I3(q_oversample_tick_cnt[0]),
        .O(\q_oversample_tick_cnt[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEECCFFCFEECC)) 
    \q_oversample_tick_cnt[3]_i_1 
       (.I0(\q_state[4]_i_4__0_n_0 ),
        .I1(\q_oversample_tick_cnt[3]_i_3_n_0 ),
        .I2(\q_oversample_tick_cnt[3]_i_4_n_0 ),
        .I3(\q_oversample_tick_cnt[3]_i_5_n_0 ),
        .I4(baud_clk_tick),
        .I5(\q_oversample_tick_cnt[3]_i_7_n_0 ),
        .O(d_oversample_tick_cnt));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT5 #(
    .INIT(32'h28888888)) 
    \q_oversample_tick_cnt[3]_i_2 
       (.I0(\q_oversample_tick_cnt[3]_i_8_n_0 ),
        .I1(q_oversample_tick_cnt[3]),
        .I2(q_oversample_tick_cnt[0]),
        .I3(q_oversample_tick_cnt[1]),
        .I4(q_oversample_tick_cnt[2]),
        .O(\q_oversample_tick_cnt[3]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \q_oversample_tick_cnt[3]_i_3 
       (.I0(q_rx),
        .I1(q_state[0]),
        .I2(\q_oversample_tick_cnt[3]_i_4_n_0 ),
        .O(\q_oversample_tick_cnt[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT5 #(
    .INIT(32'h00010116)) 
    \q_oversample_tick_cnt[3]_i_4 
       (.I0(q_state[0]),
        .I1(q_state[1]),
        .I2(q_state[2]),
        .I3(q_state[3]),
        .I4(q_state[4]),
        .O(\q_oversample_tick_cnt[3]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \q_oversample_tick_cnt[3]_i_5 
       (.I0(q_state[3]),
        .I1(q_state[2]),
        .O(\q_oversample_tick_cnt[3]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \q_oversample_tick_cnt[3]_i_7 
       (.I0(q_state[0]),
        .I1(q_state[1]),
        .I2(q_state[4]),
        .O(\q_oversample_tick_cnt[3]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT5 #(
    .INIT(32'hEEEEFFFE)) 
    \q_oversample_tick_cnt[3]_i_8 
       (.I0(\q_oversample_tick_cnt[3]_i_9_n_0 ),
        .I1(q_state[4]),
        .I2(q_state[2]),
        .I3(q_state[3]),
        .I4(p_0_in_0),
        .O(\q_oversample_tick_cnt[3]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT5 #(
    .INIT(32'h88F8FFFF)) 
    \q_oversample_tick_cnt[3]_i_9 
       (.I0(q_rx),
        .I1(q_state[0]),
        .I2(q_state[1]),
        .I3(\q_state[4]_i_5_n_0 ),
        .I4(\q_oversample_tick_cnt[3]_i_4_n_0 ),
        .O(\q_oversample_tick_cnt[3]_i_9_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \q_oversample_tick_cnt_reg[0] 
       (.C(clk),
        .CE(d_oversample_tick_cnt),
        .CLR(rst),
        .D(\q_oversample_tick_cnt[0]_i_1_n_0 ),
        .Q(q_oversample_tick_cnt[0]));
  FDCE #(
    .INIT(1'b0)) 
    \q_oversample_tick_cnt_reg[1] 
       (.C(clk),
        .CE(d_oversample_tick_cnt),
        .CLR(rst),
        .D(\q_oversample_tick_cnt[1]_i_1_n_0 ),
        .Q(q_oversample_tick_cnt[1]));
  FDCE #(
    .INIT(1'b0)) 
    \q_oversample_tick_cnt_reg[2] 
       (.C(clk),
        .CE(d_oversample_tick_cnt),
        .CLR(rst),
        .D(\q_oversample_tick_cnt[2]_i_1_n_0 ),
        .Q(q_oversample_tick_cnt[2]));
  FDCE #(
    .INIT(1'b0)) 
    \q_oversample_tick_cnt_reg[3] 
       (.C(clk),
        .CE(d_oversample_tick_cnt),
        .CLR(rst),
        .D(\q_oversample_tick_cnt[3]_i_2_n_0 ),
        .Q(q_oversample_tick_cnt[3]));
  LUT4 #(
    .INIT(16'h0800)) 
    q_parity_err_i_1
       (.I0(q_parity_err_i_2_n_0),
        .I1(q_state[3]),
        .I2(q_state[2]),
        .I3(q_parity_err_i_3_n_0),
        .O(d_parity_err));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q_parity_err_i_2
       (.I0(q_rx),
        .I1(q_parity_err_i_4_n_0),
        .I2(Q[6]),
        .I3(Q[7]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(q_parity_err_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    q_parity_err_i_3
       (.I0(p_0_in_0),
        .I1(q_state[4]),
        .I2(q_state[1]),
        .I3(q_state[0]),
        .O(q_parity_err_i_3_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    q_parity_err_i_4
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(q_parity_err_i_4_n_0));
  FDCE #(
    .INIT(1'b0)) 
    q_parity_err_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(d_parity_err),
        .Q(rx_parity_err));
  LUT2 #(
    .INIT(4'hE)) 
    q_rx_parity_err_i_1
       (.I0(parity_err),
        .I1(rx_parity_err),
        .O(d_rx_parity_err));
  FDPE #(
    .INIT(1'b1)) 
    q_rx_reg
       (.C(clk),
        .CE(1'b1),
        .D(Rx_IBUF),
        .PRE(rst),
        .Q(q_rx));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \q_state[1]_i_1 
       (.I0(q_state[4]),
        .I1(q_state[1]),
        .I2(q_state[2]),
        .I3(q_state[3]),
        .O(d_state__0));
  LUT6 #(
    .INIT(64'hFFF0FFF0FFF0F4F0)) 
    \q_state[4]_i_1__0 
       (.I0(\q_state[4]_i_2__0_n_0 ),
        .I1(q_state[2]),
        .I2(\q_state[4]_i_3_n_0 ),
        .I3(\q_state[4]_i_4__0_n_0 ),
        .I4(q_state[3]),
        .I5(q_state[4]),
        .O(\q_state[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \q_state[4]_i_2__0 
       (.I0(q_data_bit_idx[0]),
        .I1(q_data_bit_idx[1]),
        .I2(q_data_bit_idx[2]),
        .O(\q_state[4]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT5 #(
    .INIT(32'h8080F080)) 
    \q_state[4]_i_3 
       (.I0(\q_state[4]_i_5_n_0 ),
        .I1(q_state[1]),
        .I2(\q_oversample_tick_cnt[3]_i_4_n_0 ),
        .I3(q_state[0]),
        .I4(q_rx),
        .O(\q_state[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \q_state[4]_i_4__0 
       (.I0(\q_oversample_tick_cnt[3]_i_4_n_0 ),
        .I1(baud_clk_tick),
        .I2(q_oversample_tick_cnt[3]),
        .I3(q_oversample_tick_cnt[2]),
        .I4(q_oversample_tick_cnt[1]),
        .I5(q_oversample_tick_cnt[0]),
        .O(\q_state[4]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT5 #(
    .INIT(32'h40000000)) 
    \q_state[4]_i_5 
       (.I0(q_oversample_tick_cnt[3]),
        .I1(q_oversample_tick_cnt[0]),
        .I2(q_oversample_tick_cnt[1]),
        .I3(q_oversample_tick_cnt[2]),
        .I4(baud_clk_tick),
        .O(\q_state[4]_i_5_n_0 ));
  (* FSM_ENCODED_STATES = "S_IDLE:00001,S_START:00010,S_DATA:00100,S_PARITY:01000,S_STOP:10000," *) 
  FDPE #(
    .INIT(1'b1)) 
    \q_state_reg[0] 
       (.C(clk),
        .CE(\q_state[4]_i_1__0_n_0 ),
        .D(q_state[4]),
        .PRE(rst),
        .Q(q_state[0]));
  (* FSM_ENCODED_STATES = "S_IDLE:00001,S_START:00010,S_DATA:00100,S_PARITY:01000,S_STOP:10000," *) 
  FDCE #(
    .INIT(1'b0)) 
    \q_state_reg[1] 
       (.C(clk),
        .CE(\q_state[4]_i_1__0_n_0 ),
        .CLR(rst),
        .D(d_state__0),
        .Q(q_state[1]));
  (* FSM_ENCODED_STATES = "S_IDLE:00001,S_START:00010,S_DATA:00100,S_PARITY:01000,S_STOP:10000," *) 
  FDCE #(
    .INIT(1'b0)) 
    \q_state_reg[2] 
       (.C(clk),
        .CE(\q_state[4]_i_1__0_n_0 ),
        .CLR(rst),
        .D(q_state[1]),
        .Q(q_state[2]));
  (* FSM_ENCODED_STATES = "S_IDLE:00001,S_START:00010,S_DATA:00100,S_PARITY:01000,S_STOP:10000," *) 
  FDCE #(
    .INIT(1'b0)) 
    \q_state_reg[3] 
       (.C(clk),
        .CE(\q_state[4]_i_1__0_n_0 ),
        .CLR(rst),
        .D(q_state[2]),
        .Q(q_state[3]));
  (* FSM_ENCODED_STATES = "S_IDLE:00001,S_START:00010,S_DATA:00100,S_PARITY:01000,S_STOP:10000," *) 
  FDCE #(
    .INIT(1'b0)) 
    \q_state_reg[4] 
       (.C(clk),
        .CE(\q_state[4]_i_1__0_n_0 ),
        .CLR(rst),
        .D(q_state[3]),
        .Q(q_state[4]));
endmodule

module uart_tx
   (tx_done_tick,
    Tx_OBUF,
    Q,
    rd_en_prot,
    clk,
    rst,
    rd_data_0,
    tx_fifo_empty,
    baud_clk_tick,
    q_parity_bit_reg_0,
    D);
  output tx_done_tick;
  output Tx_OBUF;
  output [0:0]Q;
  output rd_en_prot;
  input clk;
  input rst;
  input [6:0]rd_data_0;
  input tx_fifo_empty;
  input baud_clk_tick;
  input q_parity_bit_reg_0;
  input [0:0]D;

  wire [0:0]D;
  wire [0:0]Q;
  wire Tx_OBUF;
  wire baud_clk_tick;
  wire clk;
  wire d_baud_clk_tick_cnt;
  wire d_data;
  wire d_data_bit_idx;
  wire [1:1]d_state__0;
  wire d_tx;
  wire d_tx_done_tick;
  wire p_0_in;
  wire [3:0]q_baud_clk_tick_cnt;
  wire \q_baud_clk_tick_cnt[0]_i_1_n_0 ;
  wire \q_baud_clk_tick_cnt[1]_i_1_n_0 ;
  wire \q_baud_clk_tick_cnt[2]_i_1_n_0 ;
  wire \q_baud_clk_tick_cnt[3]_i_2_n_0 ;
  wire \q_baud_clk_tick_cnt[3]_i_3_n_0 ;
  wire \q_baud_clk_tick_cnt[3]_i_4_n_0 ;
  wire \q_baud_clk_tick_cnt[3]_i_5_n_0 ;
  wire \q_baud_clk_tick_cnt[3]_i_6_n_0 ;
  wire \q_baud_clk_tick_cnt[3]_i_7_n_0 ;
  wire [0:0]q_data;
  wire \q_data[0]_i_1_n_0 ;
  wire \q_data[1]_i_1_n_0 ;
  wire \q_data[2]_i_1_n_0 ;
  wire \q_data[3]_i_1_n_0 ;
  wire \q_data[4]_i_1_n_0 ;
  wire \q_data[5]_i_1_n_0 ;
  wire \q_data[6]_i_1_n_0 ;
  wire \q_data[7]_i_3_n_0 ;
  wire \q_data_bit_idx[0]_i_1_n_0 ;
  wire \q_data_bit_idx[0]_i_2_n_0 ;
  wire \q_data_bit_idx[1]_i_1_n_0 ;
  wire \q_data_bit_idx[2]_i_1_n_0 ;
  wire \q_data_bit_idx_reg_n_0_[0] ;
  wire \q_data_bit_idx_reg_n_0_[1] ;
  wire \q_data_bit_idx_reg_n_0_[2] ;
  wire \q_data_reg_n_0_[1] ;
  wire \q_data_reg_n_0_[2] ;
  wire \q_data_reg_n_0_[3] ;
  wire \q_data_reg_n_0_[4] ;
  wire \q_data_reg_n_0_[5] ;
  wire \q_data_reg_n_0_[6] ;
  wire \q_data_reg_n_0_[7] ;
  wire q_parity_bit;
  wire q_parity_bit_i_1_n_0;
  wire q_parity_bit_reg_0;
  wire [4:0]q_state;
  wire \q_state[4]_i_1_n_0 ;
  wire \q_state[4]_i_3__0_n_0 ;
  wire \q_state[4]_i_4_n_0 ;
  wire \q_state[4]_i_5__0_n_0 ;
  wire q_tx_i_2_n_0;
  wire [6:0]rd_data_0;
  wire rd_en_prot;
  wire rst;
  wire tx_done_tick;
  wire tx_fifo_empty;

  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \q_baud_clk_tick_cnt[0]_i_1 
       (.I0(\q_baud_clk_tick_cnt[3]_i_6_n_0 ),
        .I1(q_baud_clk_tick_cnt[0]),
        .O(\q_baud_clk_tick_cnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \q_baud_clk_tick_cnt[1]_i_1 
       (.I0(\q_baud_clk_tick_cnt[3]_i_6_n_0 ),
        .I1(q_baud_clk_tick_cnt[1]),
        .I2(q_baud_clk_tick_cnt[0]),
        .O(\q_baud_clk_tick_cnt[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT4 #(
    .INIT(16'h2888)) 
    \q_baud_clk_tick_cnt[2]_i_1 
       (.I0(\q_baud_clk_tick_cnt[3]_i_6_n_0 ),
        .I1(q_baud_clk_tick_cnt[2]),
        .I2(q_baud_clk_tick_cnt[1]),
        .I3(q_baud_clk_tick_cnt[0]),
        .O(\q_baud_clk_tick_cnt[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF0F8F0)) 
    \q_baud_clk_tick_cnt[3]_i_1 
       (.I0(\q_state[4]_i_4_n_0 ),
        .I1(p_0_in),
        .I2(\q_baud_clk_tick_cnt[3]_i_3_n_0 ),
        .I3(\q_baud_clk_tick_cnt[3]_i_4_n_0 ),
        .I4(baud_clk_tick),
        .I5(\q_baud_clk_tick_cnt[3]_i_5_n_0 ),
        .O(d_baud_clk_tick_cnt));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT5 #(
    .INIT(32'h28888888)) 
    \q_baud_clk_tick_cnt[3]_i_2 
       (.I0(\q_baud_clk_tick_cnt[3]_i_6_n_0 ),
        .I1(q_baud_clk_tick_cnt[3]),
        .I2(q_baud_clk_tick_cnt[0]),
        .I3(q_baud_clk_tick_cnt[1]),
        .I4(q_baud_clk_tick_cnt[2]),
        .O(\q_baud_clk_tick_cnt[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hC8CC)) 
    \q_baud_clk_tick_cnt[3]_i_3 
       (.I0(q_state[0]),
        .I1(baud_clk_tick),
        .I2(q_state[4]),
        .I3(\q_state[4]_i_4_n_0 ),
        .O(\q_baud_clk_tick_cnt[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \q_baud_clk_tick_cnt[3]_i_4 
       (.I0(q_state[3]),
        .I1(q_state[1]),
        .I2(Q),
        .O(\q_baud_clk_tick_cnt[3]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \q_baud_clk_tick_cnt[3]_i_5 
       (.I0(tx_done_tick),
        .I1(tx_fifo_empty),
        .I2(q_state[0]),
        .I3(\q_state[4]_i_4_n_0 ),
        .O(\q_baud_clk_tick_cnt[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFDDDFDDDFFFFFDDD)) 
    \q_baud_clk_tick_cnt[3]_i_6 
       (.I0(\q_state[4]_i_4_n_0 ),
        .I1(q_state[4]),
        .I2(\q_baud_clk_tick_cnt[3]_i_7_n_0 ),
        .I3(q_state[0]),
        .I4(\q_baud_clk_tick_cnt[3]_i_4_n_0 ),
        .I5(p_0_in),
        .O(\q_baud_clk_tick_cnt[3]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \q_baud_clk_tick_cnt[3]_i_7 
       (.I0(tx_done_tick),
        .I1(tx_fifo_empty),
        .O(\q_baud_clk_tick_cnt[3]_i_7_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \q_baud_clk_tick_cnt_reg[0] 
       (.C(clk),
        .CE(d_baud_clk_tick_cnt),
        .CLR(rst),
        .D(\q_baud_clk_tick_cnt[0]_i_1_n_0 ),
        .Q(q_baud_clk_tick_cnt[0]));
  FDCE #(
    .INIT(1'b0)) 
    \q_baud_clk_tick_cnt_reg[1] 
       (.C(clk),
        .CE(d_baud_clk_tick_cnt),
        .CLR(rst),
        .D(\q_baud_clk_tick_cnt[1]_i_1_n_0 ),
        .Q(q_baud_clk_tick_cnt[1]));
  FDCE #(
    .INIT(1'b0)) 
    \q_baud_clk_tick_cnt_reg[2] 
       (.C(clk),
        .CE(d_baud_clk_tick_cnt),
        .CLR(rst),
        .D(\q_baud_clk_tick_cnt[2]_i_1_n_0 ),
        .Q(q_baud_clk_tick_cnt[2]));
  FDCE #(
    .INIT(1'b0)) 
    \q_baud_clk_tick_cnt_reg[3] 
       (.C(clk),
        .CE(d_baud_clk_tick_cnt),
        .CLR(rst),
        .D(\q_baud_clk_tick_cnt[3]_i_2_n_0 ),
        .Q(q_baud_clk_tick_cnt[3]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \q_data[0]_i_1 
       (.I0(rd_data_0[0]),
        .I1(q_state[0]),
        .I2(\q_data_reg_n_0_[1] ),
        .O(\q_data[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \q_data[1]_i_1 
       (.I0(rd_data_0[1]),
        .I1(q_state[0]),
        .I2(\q_data_reg_n_0_[2] ),
        .O(\q_data[1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \q_data[2]_i_1 
       (.I0(rd_data_0[2]),
        .I1(q_state[0]),
        .I2(\q_data_reg_n_0_[3] ),
        .O(\q_data[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \q_data[3]_i_1 
       (.I0(rd_data_0[3]),
        .I1(q_state[0]),
        .I2(\q_data_reg_n_0_[4] ),
        .O(\q_data[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \q_data[4]_i_1 
       (.I0(rd_data_0[4]),
        .I1(q_state[0]),
        .I2(\q_data_reg_n_0_[5] ),
        .O(\q_data[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \q_data[5]_i_1 
       (.I0(rd_data_0[5]),
        .I1(q_state[0]),
        .I2(\q_data_reg_n_0_[6] ),
        .O(\q_data[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \q_data[6]_i_1 
       (.I0(rd_data_0[6]),
        .I1(q_state[0]),
        .I2(\q_data_reg_n_0_[7] ),
        .O(\q_data[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAAE)) 
    \q_data[7]_i_1 
       (.I0(\q_data[7]_i_3_n_0 ),
        .I1(q_state[0]),
        .I2(tx_fifo_empty),
        .I3(tx_done_tick),
        .I4(\q_baud_clk_tick_cnt[3]_i_4_n_0 ),
        .I5(q_state[4]),
        .O(d_data));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \q_data[7]_i_3 
       (.I0(q_state[3]),
        .I1(q_state[1]),
        .I2(q_state[4]),
        .I3(Q),
        .I4(q_state[0]),
        .I5(p_0_in),
        .O(\q_data[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFD700000008)) 
    \q_data_bit_idx[0]_i_1 
       (.I0(\q_data_bit_idx[0]_i_2_n_0 ),
        .I1(Q),
        .I2(q_state[1]),
        .I3(q_state[4]),
        .I4(q_state[3]),
        .I5(\q_data_bit_idx_reg_n_0_[0] ),
        .O(\q_data_bit_idx[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \q_data_bit_idx[0]_i_2 
       (.I0(baud_clk_tick),
        .I1(q_baud_clk_tick_cnt[3]),
        .I2(q_baud_clk_tick_cnt[2]),
        .I3(q_baud_clk_tick_cnt[1]),
        .I4(q_baud_clk_tick_cnt[0]),
        .I5(q_state[0]),
        .O(\q_data_bit_idx[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT4 #(
    .INIT(16'h4F80)) 
    \q_data_bit_idx[1]_i_1 
       (.I0(\q_data_bit_idx_reg_n_0_[0] ),
        .I1(Q),
        .I2(d_data_bit_idx),
        .I3(\q_data_bit_idx_reg_n_0_[1] ),
        .O(\q_data_bit_idx[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT5 #(
    .INIT(32'h70FF8000)) 
    \q_data_bit_idx[2]_i_1 
       (.I0(\q_data_bit_idx_reg_n_0_[1] ),
        .I1(\q_data_bit_idx_reg_n_0_[0] ),
        .I2(Q),
        .I3(d_data_bit_idx),
        .I4(\q_data_bit_idx_reg_n_0_[2] ),
        .O(\q_data_bit_idx[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000220)) 
    \q_data_bit_idx[2]_i_2 
       (.I0(p_0_in),
        .I1(q_state[0]),
        .I2(Q),
        .I3(q_state[1]),
        .I4(q_state[4]),
        .I5(q_state[3]),
        .O(d_data_bit_idx));
  FDCE #(
    .INIT(1'b0)) 
    \q_data_bit_idx_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\q_data_bit_idx[0]_i_1_n_0 ),
        .Q(\q_data_bit_idx_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \q_data_bit_idx_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\q_data_bit_idx[1]_i_1_n_0 ),
        .Q(\q_data_bit_idx_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \q_data_bit_idx_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\q_data_bit_idx[2]_i_1_n_0 ),
        .Q(\q_data_bit_idx_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \q_data_reg[0] 
       (.C(clk),
        .CE(d_data),
        .CLR(rst),
        .D(\q_data[0]_i_1_n_0 ),
        .Q(q_data));
  FDCE #(
    .INIT(1'b0)) 
    \q_data_reg[1] 
       (.C(clk),
        .CE(d_data),
        .CLR(rst),
        .D(\q_data[1]_i_1_n_0 ),
        .Q(\q_data_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \q_data_reg[2] 
       (.C(clk),
        .CE(d_data),
        .CLR(rst),
        .D(\q_data[2]_i_1_n_0 ),
        .Q(\q_data_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \q_data_reg[3] 
       (.C(clk),
        .CE(d_data),
        .CLR(rst),
        .D(\q_data[3]_i_1_n_0 ),
        .Q(\q_data_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \q_data_reg[4] 
       (.C(clk),
        .CE(d_data),
        .CLR(rst),
        .D(\q_data[4]_i_1_n_0 ),
        .Q(\q_data_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \q_data_reg[5] 
       (.C(clk),
        .CE(d_data),
        .CLR(rst),
        .D(\q_data[5]_i_1_n_0 ),
        .Q(\q_data_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \q_data_reg[6] 
       (.C(clk),
        .CE(d_data),
        .CLR(rst),
        .D(\q_data[6]_i_1_n_0 ),
        .Q(\q_data_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \q_data_reg[7] 
       (.C(clk),
        .CE(d_data),
        .CLR(rst),
        .D(D),
        .Q(\q_data_reg_n_0_[7] ));
  LUT6 #(
    .INIT(64'hFFFBFFFF00080000)) 
    q_parity_bit_i_1
       (.I0(q_parity_bit_reg_0),
        .I1(d_state__0),
        .I2(tx_done_tick),
        .I3(tx_fifo_empty),
        .I4(q_state[0]),
        .I5(q_parity_bit),
        .O(q_parity_bit_i_1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    q_parity_bit_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(q_parity_bit_i_1_n_0),
        .Q(q_parity_bit));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \q_rd_ptr[0]_i_1__1 
       (.I0(tx_done_tick),
        .I1(tx_fifo_empty),
        .O(rd_en_prot));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \q_state[1]_i_1__0 
       (.I0(Q),
        .I1(q_state[1]),
        .I2(q_state[3]),
        .I3(q_state[4]),
        .O(d_state__0));
  LUT6 #(
    .INIT(64'h808080808080F080)) 
    \q_state[4]_i_1 
       (.I0(p_0_in),
        .I1(\q_state[4]_i_3__0_n_0 ),
        .I2(\q_state[4]_i_4_n_0 ),
        .I3(q_state[0]),
        .I4(tx_fifo_empty),
        .I5(tx_done_tick),
        .O(\q_state[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \q_state[4]_i_2 
       (.I0(q_baud_clk_tick_cnt[0]),
        .I1(q_baud_clk_tick_cnt[1]),
        .I2(q_baud_clk_tick_cnt[2]),
        .I3(q_baud_clk_tick_cnt[3]),
        .I4(baud_clk_tick),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8000)) 
    \q_state[4]_i_3__0 
       (.I0(\q_data_bit_idx_reg_n_0_[1] ),
        .I1(\q_data_bit_idx_reg_n_0_[0] ),
        .I2(\q_data_bit_idx_reg_n_0_[2] ),
        .I3(Q),
        .I4(q_state[4]),
        .I5(\q_state[4]_i_5__0_n_0 ),
        .O(\q_state[4]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT5 #(
    .INIT(32'h00010116)) 
    \q_state[4]_i_4 
       (.I0(q_state[0]),
        .I1(q_state[1]),
        .I2(Q),
        .I3(q_state[3]),
        .I4(q_state[4]),
        .O(\q_state[4]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \q_state[4]_i_5__0 
       (.I0(q_state[1]),
        .I1(q_state[3]),
        .O(\q_state[4]_i_5__0_n_0 ));
  (* FSM_ENCODED_STATES = "S_IDLE:00001,S_START:00010,S_DATA:00100,S_PARITY:01000,S_STOP:10000," *) 
  FDPE #(
    .INIT(1'b1)) 
    \q_state_reg[0] 
       (.C(clk),
        .CE(\q_state[4]_i_1_n_0 ),
        .D(q_state[4]),
        .PRE(rst),
        .Q(q_state[0]));
  (* FSM_ENCODED_STATES = "S_IDLE:00001,S_START:00010,S_DATA:00100,S_PARITY:01000,S_STOP:10000," *) 
  FDCE #(
    .INIT(1'b0)) 
    \q_state_reg[1] 
       (.C(clk),
        .CE(\q_state[4]_i_1_n_0 ),
        .CLR(rst),
        .D(d_state__0),
        .Q(q_state[1]));
  (* FSM_ENCODED_STATES = "S_IDLE:00001,S_START:00010,S_DATA:00100,S_PARITY:01000,S_STOP:10000," *) 
  FDCE #(
    .INIT(1'b0)) 
    \q_state_reg[2] 
       (.C(clk),
        .CE(\q_state[4]_i_1_n_0 ),
        .CLR(rst),
        .D(q_state[1]),
        .Q(Q));
  (* FSM_ENCODED_STATES = "S_IDLE:00001,S_START:00010,S_DATA:00100,S_PARITY:01000,S_STOP:10000," *) 
  FDCE #(
    .INIT(1'b0)) 
    \q_state_reg[3] 
       (.C(clk),
        .CE(\q_state[4]_i_1_n_0 ),
        .CLR(rst),
        .D(Q),
        .Q(q_state[3]));
  (* FSM_ENCODED_STATES = "S_IDLE:00001,S_START:00010,S_DATA:00100,S_PARITY:01000,S_STOP:10000," *) 
  FDCE #(
    .INIT(1'b0)) 
    \q_state_reg[4] 
       (.C(clk),
        .CE(\q_state[4]_i_1_n_0 ),
        .CLR(rst),
        .D(q_state[3]),
        .Q(q_state[4]));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    q_tx_done_tick_i_1
       (.I0(q_state[3]),
        .I1(q_state[1]),
        .I2(Q),
        .I3(q_state[4]),
        .I4(q_state[0]),
        .I5(p_0_in),
        .O(d_tx_done_tick));
  FDCE #(
    .INIT(1'b0)) 
    q_tx_done_tick_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(d_tx_done_tick),
        .Q(tx_done_tick));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    q_tx_i_1
       (.I0(q_tx_i_2_n_0),
        .I1(q_state[1]),
        .I2(q_state[3]),
        .I3(q_state[0]),
        .I4(q_state[4]),
        .O(d_tx));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT5 #(
    .INIT(32'hFF8BFC8B)) 
    q_tx_i_2
       (.I0(q_parity_bit),
        .I1(q_state[3]),
        .I2(q_state[1]),
        .I3(Q),
        .I4(q_data),
        .O(q_tx_i_2_n_0));
  FDPE #(
    .INIT(1'b1)) 
    q_tx_reg
       (.C(clk),
        .CE(1'b1),
        .D(d_tx),
        .PRE(rst),
        .Q(Tx_OBUF));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
