#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Feb 21 18:20:57 2018
# Process ID: 6508
# Current directory: C:/Progetto reti logiche/project_reti_logiche/project_reti_logiche.runs/synth_1
# Command line: vivado.exe -log project_reti_logiche.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source project_reti_logiche.tcl
# Log file: C:/Progetto reti logiche/project_reti_logiche/project_reti_logiche.runs/synth_1/project_reti_logiche.vds
# Journal file: C:/Progetto reti logiche/project_reti_logiche/project_reti_logiche.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source project_reti_logiche.tcl -notrace
Command: synth_design -top project_reti_logiche -part xc7a200tfbg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5600 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 332.855 ; gain = 100.410
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'project_reti_logiche' [C:/Progetto reti logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:52]
WARNING: [Synth 8-6014] Unused sequential element area_reg was removed.  [C:/Progetto reti logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:133]
INFO: [Synth 8-256] done synthesizing module 'project_reti_logiche' (1#1) [C:/Progetto reti logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:52]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 385.023 ; gain = 152.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 385.023 ; gain = 152.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 385.023 ; gain = 152.578
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'N_RIGHE_reg[31:0]' into 'N_COLONNE_reg[31:0]' [C:/Progetto reti logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:87]
INFO: [Synth 8-4471] merging register 'SOGLIA_reg[31:0]' into 'N_COLONNE_reg[31:0]' [C:/Progetto reti logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:91]
WARNING: [Synth 8-6014] Unused sequential element N_RIGHE_reg was removed.  [C:/Progetto reti logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:87]
WARNING: [Synth 8-6014] Unused sequential element SOGLIA_reg was removed.  [C:/Progetto reti logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:91]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 385.023 ; gain = 152.578
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 8     
	               16 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 2     
	   7 Input     16 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 14    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module project_reti_logiche 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 8     
	               16 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 2     
	   7 Input     16 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 14    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a200tfbg484-1
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'letto_reg[8]' (FDE) to 'letto_reg[9]'
INFO: [Synth 8-3886] merging instance 'letto_reg[9]' (FDE) to 'letto_reg[10]'
INFO: [Synth 8-3886] merging instance 'letto_reg[10]' (FDE) to 'letto_reg[11]'
INFO: [Synth 8-3886] merging instance 'letto_reg[11]' (FDE) to 'letto_reg[12]'
INFO: [Synth 8-3886] merging instance 'letto_reg[12]' (FDE) to 'letto_reg[13]'
INFO: [Synth 8-3886] merging instance 'letto_reg[13]' (FDE) to 'letto_reg[14]'
INFO: [Synth 8-3886] merging instance 'letto_reg[14]' (FDE) to 'letto_reg[15]'
INFO: [Synth 8-3886] merging instance 'letto_reg[15]' (FDE) to 'letto_reg[16]'
INFO: [Synth 8-3886] merging instance 'letto_reg[16]' (FDE) to 'letto_reg[17]'
INFO: [Synth 8-3886] merging instance 'letto_reg[17]' (FDE) to 'letto_reg[18]'
INFO: [Synth 8-3886] merging instance 'letto_reg[18]' (FDE) to 'letto_reg[19]'
INFO: [Synth 8-3886] merging instance 'letto_reg[19]' (FDE) to 'letto_reg[20]'
INFO: [Synth 8-3886] merging instance 'letto_reg[20]' (FDE) to 'letto_reg[21]'
INFO: [Synth 8-3886] merging instance 'letto_reg[21]' (FDE) to 'letto_reg[22]'
INFO: [Synth 8-3886] merging instance 'letto_reg[22]' (FDE) to 'letto_reg[23]'
INFO: [Synth 8-3886] merging instance 'letto_reg[23]' (FDE) to 'letto_reg[24]'
INFO: [Synth 8-3886] merging instance 'letto_reg[24]' (FDE) to 'letto_reg[25]'
INFO: [Synth 8-3886] merging instance 'letto_reg[25]' (FDE) to 'letto_reg[26]'
INFO: [Synth 8-3886] merging instance 'letto_reg[26]' (FDE) to 'letto_reg[27]'
INFO: [Synth 8-3886] merging instance 'letto_reg[27]' (FDE) to 'letto_reg[28]'
INFO: [Synth 8-3886] merging instance 'letto_reg[28]' (FDE) to 'letto_reg[29]'
INFO: [Synth 8-3886] merging instance 'letto_reg[29]' (FDE) to 'letto_reg[30]'
INFO: [Synth 8-3886] merging instance 'letto_reg[30]' (FDE) to 'letto_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\letto_reg[31] )
INFO: [Synth 8-3886] merging instance 'N_COLONNE_reg[31]' (FDE) to 'N_COLONNE_reg[8]'
INFO: [Synth 8-3886] merging instance 'N_COLONNE_reg[8]' (FDE) to 'N_COLONNE_reg[9]'
INFO: [Synth 8-3886] merging instance 'N_COLONNE_reg[9]' (FDE) to 'N_COLONNE_reg[10]'
INFO: [Synth 8-3886] merging instance 'N_COLONNE_reg[10]' (FDE) to 'N_COLONNE_reg[11]'
INFO: [Synth 8-3886] merging instance 'N_COLONNE_reg[11]' (FDE) to 'N_COLONNE_reg[12]'
INFO: [Synth 8-3886] merging instance 'N_COLONNE_reg[12]' (FDE) to 'N_COLONNE_reg[13]'
INFO: [Synth 8-3886] merging instance 'N_COLONNE_reg[13]' (FDE) to 'N_COLONNE_reg[14]'
INFO: [Synth 8-3886] merging instance 'N_COLONNE_reg[14]' (FDE) to 'N_COLONNE_reg[15]'
INFO: [Synth 8-3886] merging instance 'N_COLONNE_reg[15]' (FDE) to 'N_COLONNE_reg[16]'
INFO: [Synth 8-3886] merging instance 'N_COLONNE_reg[16]' (FDE) to 'N_COLONNE_reg[17]'
INFO: [Synth 8-3886] merging instance 'N_COLONNE_reg[17]' (FDE) to 'N_COLONNE_reg[18]'
INFO: [Synth 8-3886] merging instance 'N_COLONNE_reg[18]' (FDE) to 'N_COLONNE_reg[19]'
INFO: [Synth 8-3886] merging instance 'N_COLONNE_reg[19]' (FDE) to 'N_COLONNE_reg[20]'
INFO: [Synth 8-3886] merging instance 'N_COLONNE_reg[20]' (FDE) to 'N_COLONNE_reg[21]'
INFO: [Synth 8-3886] merging instance 'N_COLONNE_reg[21]' (FDE) to 'N_COLONNE_reg[22]'
INFO: [Synth 8-3886] merging instance 'N_COLONNE_reg[22]' (FDE) to 'N_COLONNE_reg[23]'
INFO: [Synth 8-3886] merging instance 'N_COLONNE_reg[23]' (FDE) to 'N_COLONNE_reg[24]'
INFO: [Synth 8-3886] merging instance 'N_COLONNE_reg[24]' (FDE) to 'N_COLONNE_reg[25]'
INFO: [Synth 8-3886] merging instance 'N_COLONNE_reg[25]' (FDE) to 'N_COLONNE_reg[26]'
INFO: [Synth 8-3886] merging instance 'N_COLONNE_reg[26]' (FDE) to 'N_COLONNE_reg[27]'
INFO: [Synth 8-3886] merging instance 'N_COLONNE_reg[27]' (FDE) to 'N_COLONNE_reg[28]'
INFO: [Synth 8-3886] merging instance 'N_COLONNE_reg[28]' (FDE) to 'N_COLONNE_reg[29]'
INFO: [Synth 8-3886] merging instance 'N_COLONNE_reg[29]' (FDE) to 'N_COLONNE_reg[30]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\N_COLONNE_reg[30] )
WARNING: [Synth 8-3332] Sequential element (N_COLONNE_reg[30]) is unused and will be removed from module project_reti_logiche.
WARNING: [Synth 8-3332] Sequential element (letto_reg[31]) is unused and will be removed from module project_reti_logiche.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 584.270 ; gain = 351.824
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 584.270 ; gain = 351.824
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 585.449 ; gain = 353.004
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 585.449 ; gain = 353.004
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 585.449 ; gain = 353.004
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 585.449 ; gain = 353.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 585.449 ; gain = 353.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 585.449 ; gain = 353.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 585.449 ; gain = 353.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    56|
|3     |LUT1   |     6|
|4     |LUT2   |    57|
|5     |LUT3   |     4|
|6     |LUT4   |   161|
|7     |LUT5   |     9|
|8     |LUT6   |    20|
|9     |FDCE   |     3|
|10    |FDRE   |   249|
|11    |FDSE   |     2|
|12    |IBUF   |    11|
|13    |OBUF   |    27|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   606|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 585.449 ; gain = 353.004
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 585.449 ; gain = 353.004
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 585.449 ; gain = 353.004
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 67 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
61 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 687.898 ; gain = 461.336
INFO: [Common 17-1381] The checkpoint 'C:/Progetto reti logiche/project_reti_logiche/project_reti_logiche.runs/synth_1/project_reti_logiche.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file project_reti_logiche_utilization_synth.rpt -pb project_reti_logiche_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 687.898 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Feb 21 18:21:18 2018...
