{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1682597813450 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus II 64-Bit " "Running Quartus II 64-Bit Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1682597813450 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 27 15:16:53 2023 " "Processing started: Thu Apr 27 15:16:53 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1682597813450 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1682597813450 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc --read_settings_files=off --write_settings_files=off Uni_Projektas -c Uni_Projektas " "Command: quartus_drc --read_settings_files=off --write_settings_files=off Uni_Projektas -c Uni_Projektas" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1682597813450 ""}
{ "Info" "ISTA_SDC_FOUND" "Uni_Projektas.sdc " "Reading SDC File: 'Uni_Projektas.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Design Assistant" 0 -1 1682597813673 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Uni_Projektas.sdc 5 Corr_Main_1\|corr_buffer_update\|clk pin " "Ignored filter at Uni_Projektas.sdc(5): Corr_Main_1\|corr_buffer_update\|clk could not be matched with a pin" {  } { { "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.sdc" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1682597813678 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock Uni_Projektas.sdc 5 Argument <targets> is an empty collection " "Ignored create_clock at Uni_Projektas.sdc(5): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name PLL_CLK0 -period 6.666 \[get_pins \{Corr_Main_1\|corr_buffer_update\|clk\}\] " "create_clock -name PLL_CLK0 -period 6.666 \[get_pins \{Corr_Main_1\|corr_buffer_update\|clk\}\]" {  } { { "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.sdc" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1682597813678 ""}  } { { "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.sdc" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1682597813678 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Uni_Projektas.sdc 6 Corr_Main_1\|corr_buffer_update\|datain pin " "Ignored filter at Uni_Projektas.sdc(6): Corr_Main_1\|corr_buffer_update\|datain could not be matched with a pin" {  } { { "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.sdc" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1682597813678 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock Uni_Projektas.sdc 6 Argument <targets> is an empty collection " "Ignored create_clock at Uni_Projektas.sdc(6): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name PLL_CLK1 -period 6.666 \[get_pins \{Corr_Main_1\|corr_buffer_update\|datain\}\] " "create_clock -name PLL_CLK1 -period 6.666 \[get_pins \{Corr_Main_1\|corr_buffer_update\|datain\}\]" {  } { { "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.sdc" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1682597813678 ""}  } { { "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.sdc" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1682597813678 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Uni_Projektas.sdc 7 Corr_Main_1\|corr_buffer_update\|regout pin " "Ignored filter at Uni_Projektas.sdc(7): Corr_Main_1\|corr_buffer_update\|regout could not be matched with a pin" {  } { { "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.sdc" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1682597813680 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock Uni_Projektas.sdc 7 Argument <targets> is an empty collection " "Ignored create_clock at Uni_Projektas.sdc(7): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name PLL_CLK2 -period 6.666 \[get_pins \{Corr_Main_1\|corr_buffer_update\|regout\}\] " "create_clock -name PLL_CLK2 -period 6.666 \[get_pins \{Corr_Main_1\|corr_buffer_update\|regout\}\]" {  } { { "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.sdc" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1682597813680 ""}  } { { "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.sdc" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1682597813680 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Uni_Projektas.sdc 8 Corr_Main_1\|corr_buffer_update~clkctrl\|outclk pin " "Ignored filter at Uni_Projektas.sdc(8): Corr_Main_1\|corr_buffer_update~clkctrl\|outclk could not be matched with a pin" {  } { { "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.sdc" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.sdc" 8 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1682597813680 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock Uni_Projektas.sdc 8 Argument <targets> is an empty collection " "Ignored create_clock at Uni_Projektas.sdc(8): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name CORR_BUFFER_UPDATE_CLK0 -period 6.666 \[get_pins \{Corr_Main_1\|corr_buffer_update~clkctrl\|outclk\}\] " "create_clock -name CORR_BUFFER_UPDATE_CLK0 -period 6.666 \[get_pins \{Corr_Main_1\|corr_buffer_update~clkctrl\|outclk\}\]" {  } { { "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.sdc" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1682597813680 ""}  } { { "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.sdc" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1682597813680 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: this_read_adc_manager\|MRAM_WRITE_DATA~0  from: datab  to: combout " "Cell: this_read_adc_manager\|MRAM_WRITE_DATA~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1682597813681 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Design Assistant" 0 -1 1682597813681 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pl\|altpll_component\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pl\|altpll_component\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1682597813685 ""}  } {  } 0 332056 "%1!s!" 0 0 "Design Assistant" 0 -1 1682597813685 ""}
{ "Info" "IDRC_HIGH_FANOUT" "Rule T101: Nodes with more than the specified number of fan-outs 30 3 " "(Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 3 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " STATE_MANAGER:this_state_manager\|curr_state.wait_1 " "Node  \"STATE_MANAGER:this_state_manager\|curr_state.wait_1\"" {  } { { "State_manager.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/State_manager.vhd" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 508 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682597813729 ""} { "Info" "IDRC_NODES_INFO" " wizard_pll:pl\|altpll:altpll_component\|_clk0~clkctrl " "Node  \"wizard_pll:pl\|altpll:altpll_component\|_clk0~clkctrl\"" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 1486 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682597813729 ""} { "Info" "IDRC_NODES_INFO" " SPI_Controller:adc_spi_controller\|SPI_TX:spi_tx_component\|curr_state " "Node  \"SPI_Controller:adc_spi_controller\|SPI_TX:spi_tx_component\|curr_state\"" {  } { { "SPI_TX.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_TX.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 247 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682597813729 ""}  } {  } 0 308046 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1682597813729 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " wizard_pll:pl\|altpll:altpll_component\|_clk0~clkctrl " "Node  \"wizard_pll:pl\|altpll:altpll_component\|_clk0~clkctrl\"" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 1486 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682597813733 ""} { "Info" "IDRC_NODES_INFO" " SPI_Controller:adc_spi_controller\|SPI_TX:spi_tx_component\|curr_state " "Node  \"SPI_Controller:adc_spi_controller\|SPI_TX:spi_tx_component\|curr_state\"" {  } { { "SPI_TX.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_TX.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 247 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682597813733 ""} { "Info" "IDRC_NODES_INFO" " STATE_MANAGER:this_state_manager\|curr_state.wait_1 " "Node  \"STATE_MANAGER:this_state_manager\|curr_state.wait_1\"" {  } { { "State_manager.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/State_manager.vhd" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 508 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682597813733 ""} { "Info" "IDRC_NODES_INFO" " MRAM_Controller:this_mram_controller\|Selector39~0 " "Node  \"MRAM_Controller:this_mram_controller\|Selector39~0\"" {  } { { "MRAM_Controller.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/MRAM_Controller.vhd" 61 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 1044 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682597813733 ""} { "Info" "IDRC_NODES_INFO" " MRAM_Controller:this_mram_controller\|counter\[0\] " "Node  \"MRAM_Controller:this_mram_controller\|counter\[0\]\"" {  } { { "MRAM_Controller.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/MRAM_Controller.vhd" 53 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 584 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682597813733 ""} { "Info" "IDRC_NODES_INFO" " UART_Controller:UART_Controller_1\|UART_TX:uart_tx_1\|tx_curr_state.sync " "Node  \"UART_Controller:UART_Controller_1\|UART_TX:uart_tx_1\|tx_curr_state.sync\"" {  } { { "UART_TX.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_TX.vhd" 26 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 201 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682597813733 ""} { "Info" "IDRC_NODES_INFO" " STATE_MANAGER:this_state_manager\|curr_state.read_adc " "Node  \"STATE_MANAGER:this_state_manager\|curr_state.read_adc\"" {  } { { "State_manager.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/State_manager.vhd" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 510 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682597813733 ""} { "Info" "IDRC_NODES_INFO" " MRAM_Controller:this_mram_controller\|curr_state.writing " "Node  \"MRAM_Controller:this_mram_controller\|curr_state.writing\"" {  } { { "MRAM_Controller.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/MRAM_Controller.vhd" 34 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 610 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682597813733 ""} { "Info" "IDRC_NODES_INFO" " UART_Controller:UART_Controller_1\|UART_TX:uart_tx_1\|tx_curr_state.idle " "Node  \"UART_Controller:UART_Controller_1\|UART_TX:uart_tx_1\|tx_curr_state.idle\"" {  } { { "UART_TX.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_TX.vhd" 26 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 202 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682597813733 ""} { "Info" "IDRC_NODES_INFO" " STATE_MANAGER:this_state_manager\|curr_state.write_out_mram " "Node  \"STATE_MANAGER:this_state_manager\|curr_state.write_out_mram\"" {  } { { "State_manager.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/State_manager.vhd" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 509 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682597813733 ""} { "Info" "IDRC_NODES_INFO" " MRAM_Controller:this_mram_controller\|curr_state.reading " "Node  \"MRAM_Controller:this_mram_controller\|curr_state.reading\"" {  } { { "MRAM_Controller.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/MRAM_Controller.vhd" 34 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 608 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682597813733 ""} { "Info" "IDRC_NODES_INFO" " Setup_manager:this_setup_manager\|Equal12~1 " "Node  \"Setup_manager:this_setup_manager\|Equal12~1\"" {  } { { "Setup_manager.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Setup_manager.vhd" 71 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 817 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682597813733 ""} { "Info" "IDRC_NODES_INFO" " SPI_Controller:adc_spi_controller\|SPI_TX:spi_tx_component\|tx_buf~2 " "Node  \"SPI_Controller:adc_spi_controller\|SPI_TX:spi_tx_component\|tx_buf~2\"" {  } { { "SPI_TX.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_TX.vhd" 26 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 1144 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682597813733 ""} { "Info" "IDRC_NODES_INFO" " MRAM_Controller:this_mram_controller\|curr_state.idle " "Node  \"MRAM_Controller:this_mram_controller\|curr_state.idle\"" {  } { { "MRAM_Controller.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/MRAM_Controller.vhd" 34 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 593 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682597813733 ""} { "Info" "IDRC_NODES_INFO" " MRAM_Controller:this_mram_controller\|Selector24~0 " "Node  \"MRAM_Controller:this_mram_controller\|Selector24~0\"" {  } { { "MRAM_Controller.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/MRAM_Controller.vhd" 61 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 1046 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682597813733 ""} { "Info" "IDRC_NODES_INFO" " MRAM_Controller:this_mram_controller\|data_out\[0\]~1 " "Node  \"MRAM_Controller:this_mram_controller\|data_out\[0\]~1\"" {  } { { "MRAM_Controller.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/MRAM_Controller.vhd" 53 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 1140 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682597813733 ""} { "Info" "IDRC_NODES_INFO" " MRAM_Controller:this_mram_controller\|counter\[2\] " "Node  \"MRAM_Controller:this_mram_controller\|counter\[2\]\"" {  } { { "MRAM_Controller.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/MRAM_Controller.vhd" 53 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 586 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682597813733 ""} { "Info" "IDRC_NODES_INFO" " SPI_Controller:adc_spi_controller\|SPI_TX:spi_tx_component\|Equal0~1 " "Node  \"SPI_Controller:adc_spi_controller\|SPI_TX:spi_tx_component\|Equal0~1\"" {  } { { "SPI_TX.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_TX.vhd" 54 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 769 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682597813733 ""} { "Info" "IDRC_NODES_INFO" " UART_Controller:UART_Controller_1\|UART_TX:uart_tx_1\|Equal0~3 " "Node  \"UART_Controller:UART_Controller_1\|UART_TX:uart_tx_1\|Equal0~3\"" {  } { { "UART_TX.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_TX.vhd" 64 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 912 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682597813733 ""} { "Info" "IDRC_NODES_INFO" " MRAM_Controller:this_mram_controller\|counter\[1\] " "Node  \"MRAM_Controller:this_mram_controller\|counter\[1\]\"" {  } { { "MRAM_Controller.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/MRAM_Controller.vhd" 53 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 585 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682597813733 ""} { "Info" "IDRC_NODES_INFO" " MRAM_Controller:this_mram_controller\|Selector22~2 " "Node  \"MRAM_Controller:this_mram_controller\|Selector22~2\"" {  } { { "MRAM_Controller.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/MRAM_Controller.vhd" 61 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 779 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682597813733 ""} { "Info" "IDRC_NODES_INFO" " Write_out_mram_manager:this_write_out_mram_manager\|address_counter~12 " "Node  \"Write_out_mram_manager:this_write_out_mram_manager\|address_counter~12\"" {  } { { "Write_out_mram_manager.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Write_out_mram_manager.vhd" 30 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 870 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682597813733 ""} { "Info" "IDRC_NODES_INFO" " Read_adc_manager:this_read_adc_manager\|MRAM_DATA_OUT\[7\]~1 " "Node  \"Read_adc_manager:this_read_adc_manager\|MRAM_DATA_OUT\[7\]~1\"" {  } { { "Read_adc_manager.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Read_adc_manager.vhd" 39 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 1040 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682597813733 ""} { "Info" "IDRC_NODES_INFO" " Read_adc_manager:this_read_adc_manager\|address_counter~13 " "Node  \"Read_adc_manager:this_read_adc_manager\|address_counter~13\"" {  } { { "Read_adc_manager.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Read_adc_manager.vhd" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 867 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682597813733 ""} { "Info" "IDRC_NODES_INFO" " Write_out_mram_manager:this_write_out_mram_manager\|msb " "Node  \"Write_out_mram_manager:this_write_out_mram_manager\|msb\"" {  } { { "Write_out_mram_manager.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Write_out_mram_manager.vhd" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 390 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682597813733 ""} { "Info" "IDRC_NODES_INFO" " SPI_Controller:adc_spi_controller\|curr_state.cs_up " "Node  \"SPI_Controller:adc_spi_controller\|curr_state.cs_up\"" {  } { { "SPI_Controller.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_Controller.vhd" 68 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 366 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682597813733 ""} { "Info" "IDRC_NODES_INFO" " MRAM_Controller:this_mram_controller\|counter\[3\] " "Node  \"MRAM_Controller:this_mram_controller\|counter\[3\]\"" {  } { { "MRAM_Controller.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/MRAM_Controller.vhd" 53 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 587 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682597813733 ""} { "Info" "IDRC_NODES_INFO" " UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\|scfifo_ka21:auto_generated\|a_dpfifo_rg21:dpfifo\|a_fefifo_76e:fifo_state\|b_non_empty " "Node  \"UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\|scfifo_ka21:auto_generated\|a_dpfifo_rg21:dpfifo\|a_fefifo_76e:fifo_state\|b_non_empty\"" {  } { { "db/a_fefifo_76e.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/a_fefifo_76e.tdf" 36 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 694 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682597813733 ""} { "Info" "IDRC_NODES_INFO" " UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\|scfifo_ka21:auto_generated\|a_dpfifo_rg21:dpfifo\|valid_wreq " "Node  \"UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\|scfifo_ka21:auto_generated\|a_dpfifo_rg21:dpfifo\|valid_wreq\"" {  } { { "db/a_dpfifo_rg21.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/a_dpfifo_rg21.tdf" 46 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 145 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682597813733 ""} { "Info" "IDRC_NODES_INFO" " Setup_manager:this_setup_manager\|config_command_counter\[0\] " "Node  \"Setup_manager:this_setup_manager\|config_command_counter\[0\]\"" {  } { { "Setup_manager.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Setup_manager.vhd" 28 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 435 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682597813733 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Quartus II" 0 -1 1682597813733 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1682597813733 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "53 0 " "Design Assistant information: finished post-fitting analysis of current design -- generated 53 information messages and 0 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1682597813737 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Design Assistant was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4526 " "Peak virtual memory: 4526 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1682597813773 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 27 15:16:53 2023 " "Processing ended: Thu Apr 27 15:16:53 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1682597813773 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1682597813773 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1682597813773 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1682597813773 ""}
