

================================================================
== Vitis HLS Report for 'loss_derivative'
================================================================
* Date:           Tue May  3 12:52:37 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        lossfun
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------+------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                       |            |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |        Instance       |   Module   |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-----------------------+------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_log_16_9_s_fu_422  |log_16_9_s  |       10|       10|   0.100 us|   0.100 us|    1|    1|      yes|
        |grp_exp_16_9_s_fu_433  |exp_16_9_s  |        5|        5|  50.000 ns|  50.000 ns|    1|    1|      yes|
        +-----------------------+------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1           |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_26_1  |        ?|        ?|         2|          1|          1|      ?|       yes|
        |- VITIS_LOOP_32_2  |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_38_3  |        8|        ?|         9|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_42_4  |       35|        ?|        36|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_48_5  |        ?|        ?|        25|          1|          1|      ?|       yes|
        |- Loop 7           |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    696|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        3|    4|    8121|   7063|    -|
|Memory           |        4|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|    584|    -|
|Register         |        -|    -|    1262|    160|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        7|    4|    9383|   8503|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        2|    1|       8|     15|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+-----------------------+---------+----+------+------+-----+
    |          Instance         |         Module        | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------+-----------------------+---------+----+------+------+-----+
    |CTRL_s_axi_U               |CTRL_s_axi             |        0|   0|   242|   392|    0|
    |grp_exp_16_9_s_fu_433      |exp_16_9_s             |        0|   2|   526|   441|    0|
    |gmem_m_axi_U               |gmem_m_axi             |        2|   0|   537|   677|    0|
    |grp_log_16_9_s_fu_422      |log_16_9_s             |        1|   2|   799|   997|    0|
    |mul_29s_6ns_29_2_1_U24     |mul_29s_6ns_29_2_1     |        0|   0|    95|    46|    0|
    |sdiv_17s_32ns_16_21_1_U22  |sdiv_17s_32ns_16_21_1  |        0|   0|  2283|  1738|    0|
    |sdiv_18s_32ns_16_22_1_U23  |sdiv_18s_32ns_16_22_1  |        0|   0|  2283|  1738|    0|
    |sdiv_23ns_16s_16_27_1_U21  |sdiv_23ns_16s_16_27_1  |        0|   0|  1356|  1034|    0|
    +---------------------------+-----------------------+---------+----+------+------+-----+
    |Total                      |                       |        3|   4|  8121|  7063|    0|
    +---------------------------+-----------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------------+-------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory    |    Module   | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+-------------+---------+---+----+-----+------+-----+------+-------------+
    |log_probs_V_U  |log_probs_V  |        1|  0|   0|    0|   100|   16|     1|         1600|
    |probs_V_U      |log_probs_V  |        1|  0|   0|    0|   100|   16|     1|         1600|
    |xbuff_V_U      |log_probs_V  |        1|  0|   0|    0|   100|   16|     1|         1600|
    |dxbuff_V_U     |log_probs_V  |        1|  0|   0|    0|   100|   16|     1|         1600|
    +---------------+-------------+---------+---+----+-----+------+-----+------+-------------+
    |Total          |             |        4|  0|   0|    0|   400|   64|     4|         6400|
    +---------------+-------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln1148_fu_705_p2               |         +|   0|  0|  24|          17|           9|
    |add_ln26_fu_522_p2                 |         +|   0|  0|  39|          32|           1|
    |add_ln32_fu_556_p2                 |         +|   0|  0|  38|          31|           1|
    |add_ln38_fu_586_p2                 |         +|   0|  0|  38|          31|           1|
    |add_ln42_fu_620_p2                 |         +|   0|  0|  38|          31|           1|
    |add_ln48_fu_667_p2                 |         +|   0|  0|  39|          32|           1|
    |empty_42_fu_487_p2                 |         +|   0|  0|  70|          63|           1|
    |empty_50_fu_748_p2                 |         +|   0|  0|  70|          63|           1|
    |sum_V_1_fu_610_p2                  |         +|   0|  0|  23|          16|          16|
    |loss_V_fu_661_p2                   |         -|   0|  0|  23|           1|          16|
    |sub_ln703_fu_580_p2                |         -|   0|  0|  23|          16|          16|
    |ap_block_pp0_stage0_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp6_stage0_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_state10_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_block_state112_io               |       and|   0|  0|   2|           1|           1|
    |ap_block_state115_io               |       and|   0|  0|   2|           1|           1|
    |ap_block_state120                  |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_io                 |       and|   0|  0|   2|           1|           1|
    |exitcond2_fu_754_p2                |      icmp|   0|  0|  28|          63|          63|
    |exitcond4729_fu_493_p2             |      icmp|   0|  0|  28|          63|          63|
    |icmp_ln1494_fu_537_p2              |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln20_fu_467_p2                |      icmp|   0|  0|  18|          32|           1|
    |icmp_ln26_fu_517_p2                |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln32_1_fu_566_p2              |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln32_fu_551_p2                |      icmp|   0|  0|  18|          32|           1|
    |icmp_ln38_fu_596_p2                |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln42_fu_630_p2                |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln48_fu_673_p2                |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln49_fu_678_p2                |      icmp|   0|  0|  18|          32|          32|
    |max_V_2_fu_543_p3                  |    select|   0|  0|  16|           1|          16|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp1                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp2                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp3                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp4                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp5                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp6                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1            |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1            |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp3_iter1            |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp4_iter1            |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp5_iter1            |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp6_iter1            |       xor|   0|  0|   2|           2|           1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 696|         760|         444|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+-----+-----------+-----+-----------+
    |           Name           | LUT | Input Size| Bits| Total Bits|
    +--------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                 |  205|         47|    1|         47|
    |ap_enable_reg_pp0_iter1   |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2   |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1   |   14|          3|    1|          3|
    |ap_enable_reg_pp2_iter1   |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter2   |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter1   |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter8   |    9|          2|    1|          2|
    |ap_enable_reg_pp4_iter1   |    9|          2|    1|          2|
    |ap_enable_reg_pp4_iter35  |    9|          2|    1|          2|
    |ap_enable_reg_pp5_iter1   |    9|          2|    1|          2|
    |ap_enable_reg_pp5_iter24  |    9|          2|    1|          2|
    |ap_enable_reg_pp6_iter1   |    9|          2|    1|          2|
    |ap_enable_reg_pp6_iter2   |    9|          2|    1|          2|
    |dxbuff_V_address0         |   20|          4|    7|         28|
    |dxbuff_V_d0               |   14|          3|   16|         48|
    |gmem_ARADDR               |   14|          3|   32|         96|
    |gmem_ARLEN                |   14|          3|   32|         96|
    |gmem_blk_n_AR             |    9|          2|    1|          2|
    |gmem_blk_n_AW             |    9|          2|    1|          2|
    |gmem_blk_n_B              |    9|          2|    1|          2|
    |gmem_blk_n_R              |    9|          2|    1|          2|
    |gmem_blk_n_W              |    9|          2|    1|          2|
    |grp_fu_1032_ce            |    9|          2|    1|          2|
    |i_1_reg_355               |    9|          2|   31|         62|
    |i_2_reg_366               |    9|          2|   31|         62|
    |i_3_reg_389               |    9|          2|   31|         62|
    |i_4_reg_400               |    9|          2|   32|         64|
    |i_reg_334                 |    9|          2|   32|         64|
    |log_probs_V_address0      |   20|          4|    7|         28|
    |loop_index451_reg_323     |    9|          2|   63|        126|
    |loop_index_reg_411        |    9|          2|   63|        126|
    |max_V_1_reg_345           |    9|          2|   16|         32|
    |probs_V_address0          |   20|          4|    7|         28|
    |sum_V_reg_377             |    9|          2|   16|         32|
    |xbuff_V_address0          |   20|          4|    7|         28|
    +--------------------------+-----+-----------+-----+-----------+
    |Total                     |  584|        129|  443|       1068|
    +--------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |N_read_reg_768                        |  32|   0|   32|          0|
    |ap_CS_fsm                             |  46|   0|   46|          0|
    |ap_enable_reg_pp0_iter0               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0               |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2               |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0               |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2               |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter3               |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter4               |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter5               |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter6               |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter7               |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter8               |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter0               |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter10              |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter11              |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter12              |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter13              |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter14              |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter15              |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter16              |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter17              |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter18              |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter19              |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter2               |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter20              |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter21              |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter22              |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter23              |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter24              |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter25              |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter26              |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter27              |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter28              |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter29              |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter3               |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter30              |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter31              |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter32              |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter33              |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter34              |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter35              |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter4               |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter5               |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter6               |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter7               |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter8               |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter9               |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter0               |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter10              |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter11              |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter12              |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter13              |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter14              |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter15              |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter16              |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter17              |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter18              |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter19              |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter2               |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter20              |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter21              |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter22              |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter23              |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter24              |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter3               |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter4               |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter5               |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter6               |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter7               |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter8               |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter9               |   1|   0|    1|          0|
    |ap_enable_reg_pp6_iter0               |   1|   0|    1|          0|
    |ap_enable_reg_pp6_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp6_iter2               |   1|   0|    1|          0|
    |dx_read_reg_794                       |  32|   0|   32|          0|
    |dxbuff_V_addr_reg_959                 |   7|   0|    7|          0|
    |dxbuff_V_load_reg_1027                |  16|   0|   16|          0|
    |empty_44_reg_829                      |   7|   0|    7|          0|
    |empty_44_reg_829_pp0_iter1_reg        |   7|   0|    7|          0|
    |exitcond2_reg_1018                    |   1|   0|    1|          0|
    |exitcond2_reg_1018_pp6_iter1_reg      |   1|   0|    1|          0|
    |exitcond4729_reg_825                  |   1|   0|    1|          0|
    |exitcond4729_reg_825_pp0_iter1_reg    |   1|   0|    1|          0|
    |gmem_addr_read_reg_834                |  16|   0|   16|          0|
    |grp_exp_16_9_s_fu_433_ap_start_reg    |   1|   0|    1|          0|
    |grp_log_16_9_s_fu_422_ap_start_reg    |   1|   0|    1|          0|
    |i_1_reg_355                           |  31|   0|   31|          0|
    |i_2_reg_366                           |  31|   0|   31|          0|
    |i_3_reg_389                           |  31|   0|   31|          0|
    |i_4_cast_cast_reg_977                 |   7|   0|   32|         25|
    |i_4_reg_400                           |  32|   0|   32|          0|
    |i_reg_334                             |  32|   0|   32|          0|
    |icmp_ln20_reg_804                     |   1|   0|    1|          0|
    |icmp_ln26_reg_850                     |   1|   0|    1|          0|
    |icmp_ln32_1_reg_878                   |   1|   0|    1|          0|
    |icmp_ln32_1_reg_878_pp2_iter1_reg     |   1|   0|    1|          0|
    |icmp_ln38_reg_902                     |   1|   0|    1|          0|
    |icmp_ln42_reg_926                     |   1|   0|    1|          0|
    |icmp_ln49_reg_973                     |   1|   0|    1|          0|
    |loop_index451_reg_323                 |  63|   0|   63|          0|
    |loop_index_reg_411                    |  63|   0|   63|          0|
    |loss_V_reg_955                        |  16|   0|   16|          0|
    |max_V_1_reg_345                       |  16|   0|   16|          0|
    |max_V_reg_845                         |  16|   0|   16|          0|
    |reg_453                               |  16|   0|   16|          0|
    |reg_458                               |  16|   0|   16|          0|
    |reg_462                               |  16|   0|   16|          0|
    |sdiv_ln1148_1_reg_1002                |  16|   0|   16|          0|
    |sdiv_ln1148_2_reg_997                 |  16|   0|   16|          0|
    |sdiv_ln1148_2_reg_997_pp5_iter23_reg  |  16|   0|   16|          0|
    |sdiv_ln1148_reg_945                   |  16|   0|   16|          0|
    |sext_ln20_reg_808                     |  63|   0|   63|          0|
    |sub_ln703_reg_892                     |  16|   0|   16|          0|
    |sum_V_cast_reg_916                    |  23|   0|   23|          0|
    |sum_V_reg_377                         |  16|   0|   16|          0|
    |x_read_reg_799                        |  32|   0|   32|          0|
    |x_size_read_reg_774                   |  32|   0|   32|          0|
    |y_read_reg_787                        |  32|   0|   32|          0|
    |zext_ln43_reg_930                     |   7|   0|   32|         25|
    |zext_ln703_reg_882                    |   7|   0|   32|         25|
    |zext_ln703_reg_882_pp2_iter1_reg      |   7|   0|   32|         25|
    |i_4_cast_cast_reg_977                 |  64|  32|   32|         25|
    |icmp_ln38_reg_902                     |  64|  32|    1|          0|
    |icmp_ln42_reg_926                     |  64|  32|    1|          0|
    |icmp_ln49_reg_973                     |  64|  32|    1|          0|
    |zext_ln43_reg_930                     |  64|  32|   32|         25|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 |1262| 160| 1109|        150|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-----------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+---------------------+-----+-----+------------+-----------------+--------------+
|s_axi_CTRL_AWVALID   |   in|    1|       s_axi|             CTRL|        scalar|
|s_axi_CTRL_AWREADY   |  out|    1|       s_axi|             CTRL|        scalar|
|s_axi_CTRL_AWADDR    |   in|    6|       s_axi|             CTRL|        scalar|
|s_axi_CTRL_WVALID    |   in|    1|       s_axi|             CTRL|        scalar|
|s_axi_CTRL_WREADY    |  out|    1|       s_axi|             CTRL|        scalar|
|s_axi_CTRL_WDATA     |   in|   32|       s_axi|             CTRL|        scalar|
|s_axi_CTRL_WSTRB     |   in|    4|       s_axi|             CTRL|        scalar|
|s_axi_CTRL_ARVALID   |   in|    1|       s_axi|             CTRL|        scalar|
|s_axi_CTRL_ARREADY   |  out|    1|       s_axi|             CTRL|        scalar|
|s_axi_CTRL_ARADDR    |   in|    6|       s_axi|             CTRL|        scalar|
|s_axi_CTRL_RVALID    |  out|    1|       s_axi|             CTRL|        scalar|
|s_axi_CTRL_RREADY    |   in|    1|       s_axi|             CTRL|        scalar|
|s_axi_CTRL_RDATA     |  out|   32|       s_axi|             CTRL|        scalar|
|s_axi_CTRL_RRESP     |  out|    2|       s_axi|             CTRL|        scalar|
|s_axi_CTRL_BVALID    |  out|    1|       s_axi|             CTRL|        scalar|
|s_axi_CTRL_BREADY    |   in|    1|       s_axi|             CTRL|        scalar|
|s_axi_CTRL_BRESP     |  out|    2|       s_axi|             CTRL|        scalar|
|ap_clk               |   in|    1|  ap_ctrl_hs|  loss_derivative|  return value|
|ap_rst_n             |   in|    1|  ap_ctrl_hs|  loss_derivative|  return value|
|interrupt            |  out|    1|  ap_ctrl_hs|  loss_derivative|  return value|
|m_axi_gmem_AWVALID   |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_AWREADY   |   in|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_AWADDR    |  out|   32|       m_axi|             gmem|       pointer|
|m_axi_gmem_AWID      |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_AWLEN     |  out|    8|       m_axi|             gmem|       pointer|
|m_axi_gmem_AWSIZE    |  out|    3|       m_axi|             gmem|       pointer|
|m_axi_gmem_AWBURST   |  out|    2|       m_axi|             gmem|       pointer|
|m_axi_gmem_AWLOCK    |  out|    2|       m_axi|             gmem|       pointer|
|m_axi_gmem_AWCACHE   |  out|    4|       m_axi|             gmem|       pointer|
|m_axi_gmem_AWPROT    |  out|    3|       m_axi|             gmem|       pointer|
|m_axi_gmem_AWQOS     |  out|    4|       m_axi|             gmem|       pointer|
|m_axi_gmem_AWREGION  |  out|    4|       m_axi|             gmem|       pointer|
|m_axi_gmem_AWUSER    |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_WVALID    |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_WREADY    |   in|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_WDATA     |  out|   32|       m_axi|             gmem|       pointer|
|m_axi_gmem_WSTRB     |  out|    4|       m_axi|             gmem|       pointer|
|m_axi_gmem_WLAST     |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_WID       |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_WUSER     |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARVALID   |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARREADY   |   in|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARADDR    |  out|   32|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARID      |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARLEN     |  out|    8|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARSIZE    |  out|    3|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARBURST   |  out|    2|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARLOCK    |  out|    2|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARCACHE   |  out|    4|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARPROT    |  out|    3|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARQOS     |  out|    4|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARREGION  |  out|    4|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARUSER    |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_RVALID    |   in|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_RREADY    |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_RDATA     |   in|   32|       m_axi|             gmem|       pointer|
|m_axi_gmem_RLAST     |   in|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_RID       |   in|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_RUSER     |   in|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_RRESP     |   in|    2|       m_axi|             gmem|       pointer|
|m_axi_gmem_BVALID    |   in|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_BREADY    |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_BRESP     |   in|    2|       m_axi|             gmem|       pointer|
|m_axi_gmem_BID       |   in|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_BUSER     |   in|    1|       m_axi|             gmem|       pointer|
+---------------------+-----+-----+------------+-----------------+--------------+

