<stg><name>conv_via_tiling</name>


<trans_list>

<trans id="392" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="393" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="394" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="395" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="396" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="397" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="398" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="399" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="400" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="401" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="402" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="403" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="404" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="405" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="406" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="407" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="408" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="409" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="410" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="411" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="412" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="413" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="414" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="415" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="416" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="417" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="418" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="419" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="420" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="421" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="422" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="423" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="424" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="425" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="426" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="427" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="428" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="429" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="430" from="39" to="40">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="432" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="433" from="41" to="42">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="456" from="41" to="39">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="435" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="436" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="437" from="44" to="45">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="455" from="44" to="41">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="439" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="440" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="441" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="442" from="48" to="49">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="443" from="48" to="56">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="445" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="446" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="447" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="448" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="449" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="450" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="451" from="55" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="453" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="454" from="57" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="29" op_0_bw="32">
<![CDATA[
entry:0 %tr = alloca i32 1

]]></Node>
<StgValue><ssdm name="tr"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:32 %pad_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %pad

]]></Node>
<StgValue><ssdm name="pad_read"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:33 %stride_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %stride

]]></Node>
<StgValue><ssdm name="stride_read"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:34 %output_r_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %output_r

]]></Node>
<StgValue><ssdm name="output_r_read"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:35 %bias_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %bias

]]></Node>
<StgValue><ssdm name="bias_read"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:36 %weight_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %weight

]]></Node>
<StgValue><ssdm name="weight_read"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:37 %input_r_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %input_r

]]></Node>
<StgValue><ssdm name="input_r_read"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:38 %W_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %W

]]></Node>
<StgValue><ssdm name="W_read"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:39 %H_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %H

]]></Node>
<StgValue><ssdm name="H_read"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:40 %out_ch_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %out_ch

]]></Node>
<StgValue><ssdm name="out_ch_read"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:41 %in_ch_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %in_ch

]]></Node>
<StgValue><ssdm name="in_ch_read"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="64">
<![CDATA[
entry:42 %localOut = alloca i64 1

]]></Node>
<StgValue><ssdm name="localOut"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="64">
<![CDATA[
entry:43 %localW = alloca i64 1

]]></Node>
<StgValue><ssdm name="localW"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="64">
<![CDATA[
entry:44 %localW_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="localW_1"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="64">
<![CDATA[
entry:45 %localW_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="localW_2"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="64">
<![CDATA[
entry:46 %localW_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="localW_3"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="64">
<![CDATA[
entry:47 %localW_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="localW_4"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="64">
<![CDATA[
entry:48 %localW_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="localW_5"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="64">
<![CDATA[
entry:49 %localW_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="localW_6"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="64">
<![CDATA[
entry:50 %localW_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="localW_7"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="64">
<![CDATA[
entry:51 %localW_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="localW_8"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="64">
<![CDATA[
entry:52 %localIn = alloca i64 1

]]></Node>
<StgValue><ssdm name="localIn"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="64">
<![CDATA[
entry:53 %localIn_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="localIn_1"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="64">
<![CDATA[
entry:54 %localIn_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="localIn_2"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="64">
<![CDATA[
entry:55 %localIn_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="localIn_3"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="64">
<![CDATA[
entry:56 %localIn_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="localIn_4"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="64">
<![CDATA[
entry:57 %localIn_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="localIn_5"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="64">
<![CDATA[
entry:58 %localIn_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="localIn_6"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="64">
<![CDATA[
entry:59 %localIn_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="localIn_7"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="64">
<![CDATA[
entry:60 %localIn_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="localIn_8"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:62 %shl_ln29 = shl i32 %pad_read, i32 1

]]></Node>
<StgValue><ssdm name="shl_ln29"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:63 %add_ln29 = add i32 %shl_ln29, i32 4294967293

]]></Node>
<StgValue><ssdm name="add_ln29"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:64 %add_ln29_1 = add i32 %add_ln29, i32 %H_read

]]></Node>
<StgValue><ssdm name="add_ln29_1"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="36" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:65 %sdiv_ln29 = sdiv i32 %add_ln29_1, i32 %stride_read

]]></Node>
<StgValue><ssdm name="sdiv_ln29"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:67 %add_ln29_3 = add i32 %add_ln29, i32 %W_read

]]></Node>
<StgValue><ssdm name="add_ln29_3"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="36" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:68 %sdiv_ln29_1 = sdiv i32 %add_ln29_3, i32 %stride_read

]]></Node>
<StgValue><ssdm name="sdiv_ln29_1"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:126 %store_ln90 = store i29 0, i29 %tr

]]></Node>
<StgValue><ssdm name="store_ln90"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="95" st_id="2" stage="35" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:65 %sdiv_ln29 = sdiv i32 %add_ln29_1, i32 %stride_read

]]></Node>
<StgValue><ssdm name="sdiv_ln29"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="35" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:68 %sdiv_ln29_1 = sdiv i32 %add_ln29_3, i32 %stride_read

]]></Node>
<StgValue><ssdm name="sdiv_ln29_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="97" st_id="3" stage="34" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:65 %sdiv_ln29 = sdiv i32 %add_ln29_1, i32 %stride_read

]]></Node>
<StgValue><ssdm name="sdiv_ln29"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="34" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:68 %sdiv_ln29_1 = sdiv i32 %add_ln29_3, i32 %stride_read

]]></Node>
<StgValue><ssdm name="sdiv_ln29_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="99" st_id="4" stage="33" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:65 %sdiv_ln29 = sdiv i32 %add_ln29_1, i32 %stride_read

]]></Node>
<StgValue><ssdm name="sdiv_ln29"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="33" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:68 %sdiv_ln29_1 = sdiv i32 %add_ln29_3, i32 %stride_read

]]></Node>
<StgValue><ssdm name="sdiv_ln29_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="101" st_id="5" stage="32" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:65 %sdiv_ln29 = sdiv i32 %add_ln29_1, i32 %stride_read

]]></Node>
<StgValue><ssdm name="sdiv_ln29"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="32" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:68 %sdiv_ln29_1 = sdiv i32 %add_ln29_3, i32 %stride_read

]]></Node>
<StgValue><ssdm name="sdiv_ln29_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="103" st_id="6" stage="31" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:65 %sdiv_ln29 = sdiv i32 %add_ln29_1, i32 %stride_read

]]></Node>
<StgValue><ssdm name="sdiv_ln29"/></StgValue>
</operation>

<operation id="104" st_id="6" stage="31" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:68 %sdiv_ln29_1 = sdiv i32 %add_ln29_3, i32 %stride_read

]]></Node>
<StgValue><ssdm name="sdiv_ln29_1"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="105" st_id="7" stage="30" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:65 %sdiv_ln29 = sdiv i32 %add_ln29_1, i32 %stride_read

]]></Node>
<StgValue><ssdm name="sdiv_ln29"/></StgValue>
</operation>

<operation id="106" st_id="7" stage="30" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:68 %sdiv_ln29_1 = sdiv i32 %add_ln29_3, i32 %stride_read

]]></Node>
<StgValue><ssdm name="sdiv_ln29_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="107" st_id="8" stage="29" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:65 %sdiv_ln29 = sdiv i32 %add_ln29_1, i32 %stride_read

]]></Node>
<StgValue><ssdm name="sdiv_ln29"/></StgValue>
</operation>

<operation id="108" st_id="8" stage="29" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:68 %sdiv_ln29_1 = sdiv i32 %add_ln29_3, i32 %stride_read

]]></Node>
<StgValue><ssdm name="sdiv_ln29_1"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="109" st_id="9" stage="28" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:65 %sdiv_ln29 = sdiv i32 %add_ln29_1, i32 %stride_read

]]></Node>
<StgValue><ssdm name="sdiv_ln29"/></StgValue>
</operation>

<operation id="110" st_id="9" stage="28" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:68 %sdiv_ln29_1 = sdiv i32 %add_ln29_3, i32 %stride_read

]]></Node>
<StgValue><ssdm name="sdiv_ln29_1"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="111" st_id="10" stage="27" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:65 %sdiv_ln29 = sdiv i32 %add_ln29_1, i32 %stride_read

]]></Node>
<StgValue><ssdm name="sdiv_ln29"/></StgValue>
</operation>

<operation id="112" st_id="10" stage="27" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:68 %sdiv_ln29_1 = sdiv i32 %add_ln29_3, i32 %stride_read

]]></Node>
<StgValue><ssdm name="sdiv_ln29_1"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="113" st_id="11" stage="26" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:65 %sdiv_ln29 = sdiv i32 %add_ln29_1, i32 %stride_read

]]></Node>
<StgValue><ssdm name="sdiv_ln29"/></StgValue>
</operation>

<operation id="114" st_id="11" stage="26" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:68 %sdiv_ln29_1 = sdiv i32 %add_ln29_3, i32 %stride_read

]]></Node>
<StgValue><ssdm name="sdiv_ln29_1"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="115" st_id="12" stage="25" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:65 %sdiv_ln29 = sdiv i32 %add_ln29_1, i32 %stride_read

]]></Node>
<StgValue><ssdm name="sdiv_ln29"/></StgValue>
</operation>

<operation id="116" st_id="12" stage="25" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:68 %sdiv_ln29_1 = sdiv i32 %add_ln29_3, i32 %stride_read

]]></Node>
<StgValue><ssdm name="sdiv_ln29_1"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="117" st_id="13" stage="24" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:65 %sdiv_ln29 = sdiv i32 %add_ln29_1, i32 %stride_read

]]></Node>
<StgValue><ssdm name="sdiv_ln29"/></StgValue>
</operation>

<operation id="118" st_id="13" stage="24" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:68 %sdiv_ln29_1 = sdiv i32 %add_ln29_3, i32 %stride_read

]]></Node>
<StgValue><ssdm name="sdiv_ln29_1"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="119" st_id="14" stage="23" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:65 %sdiv_ln29 = sdiv i32 %add_ln29_1, i32 %stride_read

]]></Node>
<StgValue><ssdm name="sdiv_ln29"/></StgValue>
</operation>

<operation id="120" st_id="14" stage="23" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:68 %sdiv_ln29_1 = sdiv i32 %add_ln29_3, i32 %stride_read

]]></Node>
<StgValue><ssdm name="sdiv_ln29_1"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="121" st_id="15" stage="22" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:65 %sdiv_ln29 = sdiv i32 %add_ln29_1, i32 %stride_read

]]></Node>
<StgValue><ssdm name="sdiv_ln29"/></StgValue>
</operation>

<operation id="122" st_id="15" stage="22" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:68 %sdiv_ln29_1 = sdiv i32 %add_ln29_3, i32 %stride_read

]]></Node>
<StgValue><ssdm name="sdiv_ln29_1"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="123" st_id="16" stage="21" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:65 %sdiv_ln29 = sdiv i32 %add_ln29_1, i32 %stride_read

]]></Node>
<StgValue><ssdm name="sdiv_ln29"/></StgValue>
</operation>

<operation id="124" st_id="16" stage="21" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:68 %sdiv_ln29_1 = sdiv i32 %add_ln29_3, i32 %stride_read

]]></Node>
<StgValue><ssdm name="sdiv_ln29_1"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="125" st_id="17" stage="20" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:65 %sdiv_ln29 = sdiv i32 %add_ln29_1, i32 %stride_read

]]></Node>
<StgValue><ssdm name="sdiv_ln29"/></StgValue>
</operation>

<operation id="126" st_id="17" stage="20" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:68 %sdiv_ln29_1 = sdiv i32 %add_ln29_3, i32 %stride_read

]]></Node>
<StgValue><ssdm name="sdiv_ln29_1"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="127" st_id="18" stage="19" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:65 %sdiv_ln29 = sdiv i32 %add_ln29_1, i32 %stride_read

]]></Node>
<StgValue><ssdm name="sdiv_ln29"/></StgValue>
</operation>

<operation id="128" st_id="18" stage="19" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:68 %sdiv_ln29_1 = sdiv i32 %add_ln29_3, i32 %stride_read

]]></Node>
<StgValue><ssdm name="sdiv_ln29_1"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="129" st_id="19" stage="18" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:65 %sdiv_ln29 = sdiv i32 %add_ln29_1, i32 %stride_read

]]></Node>
<StgValue><ssdm name="sdiv_ln29"/></StgValue>
</operation>

<operation id="130" st_id="19" stage="18" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:68 %sdiv_ln29_1 = sdiv i32 %add_ln29_3, i32 %stride_read

]]></Node>
<StgValue><ssdm name="sdiv_ln29_1"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="131" st_id="20" stage="17" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:65 %sdiv_ln29 = sdiv i32 %add_ln29_1, i32 %stride_read

]]></Node>
<StgValue><ssdm name="sdiv_ln29"/></StgValue>
</operation>

<operation id="132" st_id="20" stage="17" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:68 %sdiv_ln29_1 = sdiv i32 %add_ln29_3, i32 %stride_read

]]></Node>
<StgValue><ssdm name="sdiv_ln29_1"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="133" st_id="21" stage="16" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:65 %sdiv_ln29 = sdiv i32 %add_ln29_1, i32 %stride_read

]]></Node>
<StgValue><ssdm name="sdiv_ln29"/></StgValue>
</operation>

<operation id="134" st_id="21" stage="16" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:68 %sdiv_ln29_1 = sdiv i32 %add_ln29_3, i32 %stride_read

]]></Node>
<StgValue><ssdm name="sdiv_ln29_1"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="135" st_id="22" stage="15" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:65 %sdiv_ln29 = sdiv i32 %add_ln29_1, i32 %stride_read

]]></Node>
<StgValue><ssdm name="sdiv_ln29"/></StgValue>
</operation>

<operation id="136" st_id="22" stage="15" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:68 %sdiv_ln29_1 = sdiv i32 %add_ln29_3, i32 %stride_read

]]></Node>
<StgValue><ssdm name="sdiv_ln29_1"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="137" st_id="23" stage="14" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:65 %sdiv_ln29 = sdiv i32 %add_ln29_1, i32 %stride_read

]]></Node>
<StgValue><ssdm name="sdiv_ln29"/></StgValue>
</operation>

<operation id="138" st_id="23" stage="14" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:68 %sdiv_ln29_1 = sdiv i32 %add_ln29_3, i32 %stride_read

]]></Node>
<StgValue><ssdm name="sdiv_ln29_1"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="139" st_id="24" stage="13" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:65 %sdiv_ln29 = sdiv i32 %add_ln29_1, i32 %stride_read

]]></Node>
<StgValue><ssdm name="sdiv_ln29"/></StgValue>
</operation>

<operation id="140" st_id="24" stage="13" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:68 %sdiv_ln29_1 = sdiv i32 %add_ln29_3, i32 %stride_read

]]></Node>
<StgValue><ssdm name="sdiv_ln29_1"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="141" st_id="25" stage="12" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:65 %sdiv_ln29 = sdiv i32 %add_ln29_1, i32 %stride_read

]]></Node>
<StgValue><ssdm name="sdiv_ln29"/></StgValue>
</operation>

<operation id="142" st_id="25" stage="12" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:68 %sdiv_ln29_1 = sdiv i32 %add_ln29_3, i32 %stride_read

]]></Node>
<StgValue><ssdm name="sdiv_ln29_1"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="143" st_id="26" stage="11" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:65 %sdiv_ln29 = sdiv i32 %add_ln29_1, i32 %stride_read

]]></Node>
<StgValue><ssdm name="sdiv_ln29"/></StgValue>
</operation>

<operation id="144" st_id="26" stage="11" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:68 %sdiv_ln29_1 = sdiv i32 %add_ln29_3, i32 %stride_read

]]></Node>
<StgValue><ssdm name="sdiv_ln29_1"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="145" st_id="27" stage="10" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:65 %sdiv_ln29 = sdiv i32 %add_ln29_1, i32 %stride_read

]]></Node>
<StgValue><ssdm name="sdiv_ln29"/></StgValue>
</operation>

<operation id="146" st_id="27" stage="10" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:68 %sdiv_ln29_1 = sdiv i32 %add_ln29_3, i32 %stride_read

]]></Node>
<StgValue><ssdm name="sdiv_ln29_1"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="147" st_id="28" stage="9" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:65 %sdiv_ln29 = sdiv i32 %add_ln29_1, i32 %stride_read

]]></Node>
<StgValue><ssdm name="sdiv_ln29"/></StgValue>
</operation>

<operation id="148" st_id="28" stage="9" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:68 %sdiv_ln29_1 = sdiv i32 %add_ln29_3, i32 %stride_read

]]></Node>
<StgValue><ssdm name="sdiv_ln29_1"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="149" st_id="29" stage="8" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:65 %sdiv_ln29 = sdiv i32 %add_ln29_1, i32 %stride_read

]]></Node>
<StgValue><ssdm name="sdiv_ln29"/></StgValue>
</operation>

<operation id="150" st_id="29" stage="8" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:68 %sdiv_ln29_1 = sdiv i32 %add_ln29_3, i32 %stride_read

]]></Node>
<StgValue><ssdm name="sdiv_ln29_1"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="151" st_id="30" stage="7" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:65 %sdiv_ln29 = sdiv i32 %add_ln29_1, i32 %stride_read

]]></Node>
<StgValue><ssdm name="sdiv_ln29"/></StgValue>
</operation>

<operation id="152" st_id="30" stage="7" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:68 %sdiv_ln29_1 = sdiv i32 %add_ln29_3, i32 %stride_read

]]></Node>
<StgValue><ssdm name="sdiv_ln29_1"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="153" st_id="31" stage="6" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:65 %sdiv_ln29 = sdiv i32 %add_ln29_1, i32 %stride_read

]]></Node>
<StgValue><ssdm name="sdiv_ln29"/></StgValue>
</operation>

<operation id="154" st_id="31" stage="6" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:68 %sdiv_ln29_1 = sdiv i32 %add_ln29_3, i32 %stride_read

]]></Node>
<StgValue><ssdm name="sdiv_ln29_1"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="155" st_id="32" stage="5" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:65 %sdiv_ln29 = sdiv i32 %add_ln29_1, i32 %stride_read

]]></Node>
<StgValue><ssdm name="sdiv_ln29"/></StgValue>
</operation>

<operation id="156" st_id="32" stage="5" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:68 %sdiv_ln29_1 = sdiv i32 %add_ln29_3, i32 %stride_read

]]></Node>
<StgValue><ssdm name="sdiv_ln29_1"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="157" st_id="33" stage="4" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:65 %sdiv_ln29 = sdiv i32 %add_ln29_1, i32 %stride_read

]]></Node>
<StgValue><ssdm name="sdiv_ln29"/></StgValue>
</operation>

<operation id="158" st_id="33" stage="4" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:68 %sdiv_ln29_1 = sdiv i32 %add_ln29_3, i32 %stride_read

]]></Node>
<StgValue><ssdm name="sdiv_ln29_1"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="159" st_id="34" stage="3" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:65 %sdiv_ln29 = sdiv i32 %add_ln29_1, i32 %stride_read

]]></Node>
<StgValue><ssdm name="sdiv_ln29"/></StgValue>
</operation>

<operation id="160" st_id="34" stage="3" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:68 %sdiv_ln29_1 = sdiv i32 %add_ln29_3, i32 %stride_read

]]></Node>
<StgValue><ssdm name="sdiv_ln29_1"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="161" st_id="35" stage="2" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:65 %sdiv_ln29 = sdiv i32 %add_ln29_1, i32 %stride_read

]]></Node>
<StgValue><ssdm name="sdiv_ln29"/></StgValue>
</operation>

<operation id="162" st_id="35" stage="2" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:68 %sdiv_ln29_1 = sdiv i32 %add_ln29_3, i32 %stride_read

]]></Node>
<StgValue><ssdm name="sdiv_ln29_1"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="163" st_id="36" stage="1" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:65 %sdiv_ln29 = sdiv i32 %add_ln29_1, i32 %stride_read

]]></Node>
<StgValue><ssdm name="sdiv_ln29"/></StgValue>
</operation>

<operation id="164" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:66 %out_h = add i32 %sdiv_ln29, i32 1

]]></Node>
<StgValue><ssdm name="out_h"/></StgValue>
</operation>

<operation id="165" st_id="36" stage="1" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:68 %sdiv_ln29_1 = sdiv i32 %add_ln29_3, i32 %stride_read

]]></Node>
<StgValue><ssdm name="sdiv_ln29_1"/></StgValue>
</operation>

<operation id="166" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:69 %out_w = add i32 %sdiv_ln29_1, i32 1

]]></Node>
<StgValue><ssdm name="out_w"/></StgValue>
</operation>

<operation id="167" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:70 %cmp366 = icmp_sgt  i32 %out_h, i32 0

]]></Node>
<StgValue><ssdm name="cmp366"/></StgValue>
</operation>

<operation id="168" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:71 %cmp764 = icmp_sgt  i32 %out_w, i32 0

]]></Node>
<StgValue><ssdm name="cmp764"/></StgValue>
</operation>

<operation id="169" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="32">
<![CDATA[
entry:78 %zext_ln45 = zext i32 %out_h

]]></Node>
<StgValue><ssdm name="zext_ln45"/></StgValue>
</operation>

<operation id="170" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="32">
<![CDATA[
entry:79 %zext_ln45_1 = zext i32 %out_w

]]></Node>
<StgValue><ssdm name="zext_ln45_1"/></StgValue>
</operation>

<operation id="171" st_id="36" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:80 %mul_ln45 = mul i64 %zext_ln45, i64 %zext_ln45_1

]]></Node>
<StgValue><ssdm name="mul_ln45"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="172" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp764" val="1"/>
<literal name="cmp366" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="63" op_0_bw="32">
<![CDATA[
entry:72 %out_w_cast = zext i32 %out_w

]]></Node>
<StgValue><ssdm name="out_w_cast"/></StgValue>
</operation>

<operation id="173" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp764" val="1"/>
<literal name="cmp366" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="63" op_0_bw="32">
<![CDATA[
entry:73 %zext_ln75 = zext i32 %out_h

]]></Node>
<StgValue><ssdm name="zext_ln75"/></StgValue>
</operation>

<operation id="174" st_id="37" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp764" val="1"/>
<literal name="cmp366" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
entry:74 %mul_ln75 = mul i63 %out_w_cast, i63 %zext_ln75

]]></Node>
<StgValue><ssdm name="mul_ln75"/></StgValue>
</operation>

<operation id="175" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp366" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="63" op_0_bw="1" op_1_bw="63" op_2_bw="63">
<![CDATA[
entry:75 %empty = select i1 %cmp764, i63 %mul_ln75, i63 0

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="176" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="63" op_0_bw="1" op_1_bw="63" op_2_bw="63">
<![CDATA[
entry:77 %empty_62 = select i1 %cmp366, i63 %empty, i63 0

]]></Node>
<StgValue><ssdm name="empty_62"/></StgValue>
</operation>

<operation id="177" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="96" op_0_bw="32">
<![CDATA[
entry:81 %zext_ln45_2 = zext i32 %out_ch_read

]]></Node>
<StgValue><ssdm name="zext_ln45_2"/></StgValue>
</operation>

<operation id="178" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="96" op_0_bw="64">
<![CDATA[
entry:82 %zext_ln45_3 = zext i64 %mul_ln45

]]></Node>
<StgValue><ssdm name="zext_ln45_3"/></StgValue>
</operation>

<operation id="179" st_id="37" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="96" op_0_bw="96" op_1_bw="96">
<![CDATA[
entry:83 %mul_ln45_1 = mul i96 %zext_ln45_2, i96 %zext_ln45_3

]]></Node>
<StgValue><ssdm name="mul_ln45_1"/></StgValue>
</operation>

<operation id="180" st_id="37" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="96" op_5_bw="32" op_6_bw="63" op_7_bw="64" op_8_bw="64" op_9_bw="1" op_10_bw="64">
<![CDATA[
entry:84 %call_ln29 = call void @conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3, i32 %mem2, i32 %mem1, i32 %out_w, i96 %mul_ln45_1, i32 %out_h, i63 %empty_62, i64 %mul_ln45, i64 %output_r_read, i1 %cmp764, i64 %bias_read

]]></Node>
<StgValue><ssdm name="call_ln29"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="181" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:1 %spectopmodule_ln45 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_17

]]></Node>
<StgValue><ssdm name="spectopmodule_ln45"/></StgValue>
</operation>

<operation id="182" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mem1, void @empty_15, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_20, void @empty_16, void @empty_12, i32 16, i32 16, i32 16, i32 16, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="183" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %mem1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="184" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mem2, void @empty_15, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_22, void @empty_16, void @empty_12, i32 16, i32 16, i32 16, i32 16, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="185" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %mem2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="186" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:6 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %in_ch

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="187" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_ch, void @empty_23, i32 4294967295, i32 4294967295, void @empty_24, i32 0, i32 0, void @empty_6, void @empty, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="188" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_ch, void @empty_0, i32 4294967295, i32 4294967295, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="189" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:9 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out_ch

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="190" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_ch, void @empty_23, i32 4294967295, i32 4294967295, void @empty_24, i32 0, i32 0, void @empty_6, void @empty_1, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="191" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_ch, void @empty_0, i32 4294967295, i32 4294967295, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="192" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:12 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %H

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="193" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %H, void @empty_23, i32 4294967295, i32 4294967295, void @empty_24, i32 0, i32 0, void @empty_6, void @empty_2, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="194" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %H, void @empty_0, i32 4294967295, i32 4294967295, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="195" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:15 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %W

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="196" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %W, void @empty_23, i32 4294967295, i32 4294967295, void @empty_24, i32 0, i32 0, void @empty_6, void @empty_8, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="197" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %W, void @empty_0, i32 4294967295, i32 4294967295, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="198" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_r, void @empty_23, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_6, void @empty_3, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_7, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="199" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:19 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_r, void @empty_0, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_7, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="200" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:20 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %weight, void @empty_23, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_6, void @empty_4, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_7, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="201" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:21 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %weight, void @empty_0, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_7, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="202" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:22 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %bias, void @empty_23, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_6, void @empty_21, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_7, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="203" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:23 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %bias, void @empty_0, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_7, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="204" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:24 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_r, void @empty_23, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_6, void @empty_5, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_7, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="205" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:25 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_r, void @empty_0, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_7, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="206" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:26 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %stride

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="207" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:27 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %stride, void @empty_23, i32 4294967295, i32 4294967295, void @empty_24, i32 0, i32 0, void @empty_6, void @empty_19, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="208" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:28 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %stride, void @empty_0, i32 4294967295, i32 4294967295, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="209" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:29 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %pad

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="210" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:30 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %pad, void @empty_23, i32 4294967295, i32 4294967295, void @empty_24, i32 0, i32 0, void @empty_6, void @empty_18, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="211" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:31 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %pad, void @empty_0, i32 4294967295, i32 4294967295, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="212" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:61 %specresourcelimit_ln70 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_12, void @empty_12, void @function, void @empty_12

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln70"/></StgValue>
</operation>

<operation id="213" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="33" op_0_bw="32">
<![CDATA[
entry:76 %out_ch_cast = sext i32 %out_ch_read

]]></Node>
<StgValue><ssdm name="out_ch_cast"/></StgValue>
</operation>

<operation id="214" st_id="38" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="96" op_5_bw="32" op_6_bw="63" op_7_bw="64" op_8_bw="64" op_9_bw="1" op_10_bw="64">
<![CDATA[
entry:84 %call_ln29 = call void @conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3, i32 %mem2, i32 %mem1, i32 %out_w, i96 %mul_ln45_1, i32 %out_h, i63 %empty_62, i64 %mul_ln45, i64 %output_r_read, i1 %cmp764, i64 %bias_read

]]></Node>
<StgValue><ssdm name="call_ln29"/></StgValue>
</operation>

<operation id="215" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:85 %add_ln33 = add i32 %sdiv_ln29, i32 7

]]></Node>
<StgValue><ssdm name="add_ln33"/></StgValue>
</operation>

<operation id="216" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="65" op_0_bw="32">
<![CDATA[
entry:86 %sext_ln33 = sext i32 %add_ln33

]]></Node>
<StgValue><ssdm name="sext_ln33"/></StgValue>
</operation>

<operation id="217" st_id="38" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
entry:87 %mul_ln33 = mul i65 %sext_ln33, i65 4908534053

]]></Node>
<StgValue><ssdm name="mul_ln33"/></StgValue>
</operation>

<operation id="218" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
entry:88 %sub_ln33_4 = sub i65 0, i65 %mul_ln33

]]></Node>
<StgValue><ssdm name="sub_ln33_4"/></StgValue>
</operation>

<operation id="219" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:89 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln33, i32 31

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="220" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="30" op_0_bw="30" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:90 %tmp_2_cast = partselect i30 @_ssdm_op_PartSelect.i30.i65.i32.i32, i65 %sub_ln33_4, i32 35, i32 64

]]></Node>
<StgValue><ssdm name="tmp_2_cast"/></StgValue>
</operation>

<operation id="221" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="30" op_0_bw="30" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:91 %tmp_3_cast = partselect i30 @_ssdm_op_PartSelect.i30.i65.i32.i32, i65 %mul_ln33, i32 35, i32 64

]]></Node>
<StgValue><ssdm name="tmp_3_cast"/></StgValue>
</operation>

<operation id="222" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="30" op_0_bw="1" op_1_bw="30" op_2_bw="30">
<![CDATA[
entry:92 %select_ln90_1 = select i1 %tmp, i30 %tmp_2_cast, i30 %tmp_3_cast

]]></Node>
<StgValue><ssdm name="select_ln90_1"/></StgValue>
</operation>

<operation id="223" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:93 %sub_ln90_3 = sub i30 0, i30 %select_ln90_1

]]></Node>
<StgValue><ssdm name="sub_ln90_3"/></StgValue>
</operation>

<operation id="224" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:94 %add_ln33_1 = add i32 %sdiv_ln29_1, i32 7

]]></Node>
<StgValue><ssdm name="add_ln33_1"/></StgValue>
</operation>

<operation id="225" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="65" op_0_bw="32">
<![CDATA[
entry:95 %sext_ln33_1 = sext i32 %add_ln33_1

]]></Node>
<StgValue><ssdm name="sext_ln33_1"/></StgValue>
</operation>

<operation id="226" st_id="38" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
entry:96 %mul_ln33_1 = mul i65 %sext_ln33_1, i65 4908534053

]]></Node>
<StgValue><ssdm name="mul_ln33_1"/></StgValue>
</operation>

<operation id="227" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
entry:97 %sub_ln33_5 = sub i65 0, i65 %mul_ln33_1

]]></Node>
<StgValue><ssdm name="sub_ln33_5"/></StgValue>
</operation>

<operation id="228" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:98 %tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln33_1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="229" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="30" op_0_bw="30" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:99 %tmp_4_cast = partselect i30 @_ssdm_op_PartSelect.i30.i65.i32.i32, i65 %sub_ln33_5, i32 35, i32 64

]]></Node>
<StgValue><ssdm name="tmp_4_cast"/></StgValue>
</operation>

<operation id="230" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="30" op_0_bw="30" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:100 %tmp_5_cast = partselect i30 @_ssdm_op_PartSelect.i30.i65.i32.i32, i65 %mul_ln33_1, i32 35, i32 64

]]></Node>
<StgValue><ssdm name="tmp_5_cast"/></StgValue>
</operation>

<operation id="231" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="30" op_0_bw="1" op_1_bw="30" op_2_bw="30">
<![CDATA[
entry:101 %select_ln90_2 = select i1 %tmp_10, i30 %tmp_4_cast, i30 %tmp_5_cast

]]></Node>
<StgValue><ssdm name="select_ln90_2"/></StgValue>
</operation>

<operation id="232" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:102 %sub_ln90_4 = sub i30 0, i30 %select_ln90_2

]]></Node>
<StgValue><ssdm name="sub_ln90_4"/></StgValue>
</operation>

<operation id="233" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:103 %add_ln33_2 = add i32 %out_ch_read, i32 63

]]></Node>
<StgValue><ssdm name="add_ln33_2"/></StgValue>
</operation>

<operation id="234" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:104 %tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln33_2, i32 31

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="235" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:105 %sub_ln33 = sub i32 4294967233, i32 %out_ch_read

]]></Node>
<StgValue><ssdm name="sub_ln33"/></StgValue>
</operation>

<operation id="236" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:106 %tmp_6 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %sub_ln33, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="237" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="27" op_0_bw="26">
<![CDATA[
entry:107 %zext_ln33 = zext i26 %tmp_6

]]></Node>
<StgValue><ssdm name="zext_ln33"/></StgValue>
</operation>

<operation id="238" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
entry:108 %sub_ln33_1 = sub i27 0, i27 %zext_ln33

]]></Node>
<StgValue><ssdm name="sub_ln33_1"/></StgValue>
</operation>

<operation id="239" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:109 %tmp_7 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln33_2, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="240" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="27" op_0_bw="26">
<![CDATA[
entry:110 %zext_ln33_1 = zext i26 %tmp_7

]]></Node>
<StgValue><ssdm name="zext_ln33_1"/></StgValue>
</operation>

<operation id="241" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
entry:111 %out_ch_tiles = select i1 %tmp_11, i27 %sub_ln33_1, i27 %zext_ln33_1

]]></Node>
<StgValue><ssdm name="out_ch_tiles"/></StgValue>
</operation>

<operation id="242" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:112 %add_ln33_3 = add i32 %in_ch_read, i32 63

]]></Node>
<StgValue><ssdm name="add_ln33_3"/></StgValue>
</operation>

<operation id="243" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:113 %tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln33_3, i32 31

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="244" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:114 %sub_ln33_2 = sub i32 4294967233, i32 %in_ch_read

]]></Node>
<StgValue><ssdm name="sub_ln33_2"/></StgValue>
</operation>

<operation id="245" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:115 %tmp_8 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %sub_ln33_2, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="246" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="27" op_0_bw="26">
<![CDATA[
entry:116 %zext_ln33_2 = zext i26 %tmp_8

]]></Node>
<StgValue><ssdm name="zext_ln33_2"/></StgValue>
</operation>

<operation id="247" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
entry:117 %sub_ln33_3 = sub i27 0, i27 %zext_ln33_2

]]></Node>
<StgValue><ssdm name="sub_ln33_3"/></StgValue>
</operation>

<operation id="248" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:118 %tmp_9 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln33_3, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="249" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="27" op_0_bw="26">
<![CDATA[
entry:119 %zext_ln33_3 = zext i26 %tmp_9

]]></Node>
<StgValue><ssdm name="zext_ln33_3"/></StgValue>
</operation>

<operation id="250" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
entry:120 %in_ch_tiles = select i1 %tmp_12, i27 %sub_ln33_3, i27 %zext_ln33_3

]]></Node>
<StgValue><ssdm name="in_ch_tiles"/></StgValue>
</operation>

<operation id="251" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="33" op_0_bw="32">
<![CDATA[
entry:121 %sext_ln90 = sext i32 %in_ch_read

]]></Node>
<StgValue><ssdm name="sext_ln90"/></StgValue>
</operation>

<operation id="252" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:122 %sub_ln90 = sub i32 4294967294, i32 %sdiv_ln29_1

]]></Node>
<StgValue><ssdm name="sub_ln90"/></StgValue>
</operation>

<operation id="253" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:123 %sub_ln90_1 = sub i32 4294967294, i32 %sdiv_ln29

]]></Node>
<StgValue><ssdm name="sub_ln90_1"/></StgValue>
</operation>

<operation id="254" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="30" op_0_bw="1" op_1_bw="30" op_2_bw="30">
<![CDATA[
entry:124 %select_ln33 = select i1 %tmp_10, i30 %sub_ln90_4, i30 %tmp_5_cast

]]></Node>
<StgValue><ssdm name="select_ln33"/></StgValue>
</operation>

<operation id="255" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="30" op_0_bw="1" op_1_bw="30" op_2_bw="30">
<![CDATA[
entry:125 %select_ln33_1 = select i1 %tmp, i30 %sub_ln90_3, i30 %tmp_3_cast

]]></Node>
<StgValue><ssdm name="select_ln33_1"/></StgValue>
</operation>

<operation id="256" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0">
<![CDATA[
entry:127 %br_ln90 = br void %VITIS_LOOP_91_5

]]></Node>
<StgValue><ssdm name="br_ln90"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="257" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="29" op_0_bw="29" op_1_bw="0">
<![CDATA[
VITIS_LOOP_91_5:0 %tr_1 = load i29 %tr

]]></Node>
<StgValue><ssdm name="tr_1"/></StgValue>
</operation>

<operation id="258" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="30" op_0_bw="29">
<![CDATA[
VITIS_LOOP_91_5:1 %zext_ln90_1 = zext i29 %tr_1

]]></Node>
<StgValue><ssdm name="zext_ln90_1"/></StgValue>
</operation>

<operation id="259" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_91_5:2 %icmp_ln90 = icmp_slt  i30 %zext_ln90_1, i30 %select_ln33_1

]]></Node>
<StgValue><ssdm name="icmp_ln90"/></StgValue>
</operation>

<operation id="260" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
VITIS_LOOP_91_5:3 %add_ln90_2 = add i29 %tr_1, i29 1

]]></Node>
<StgValue><ssdm name="add_ln90_2"/></StgValue>
</operation>

<operation id="261" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_91_5:4 %br_ln90 = br i1 %icmp_ln90, void %for.end327.loopexit, void %VITIS_LOOP_91_5.split

]]></Node>
<StgValue><ssdm name="br_ln90"/></StgValue>
</operation>

<operation id="262" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="29">
<![CDATA[
VITIS_LOOP_91_5.split:2 %zext_ln90_2 = zext i29 %tr_1

]]></Node>
<StgValue><ssdm name="zext_ln90_2"/></StgValue>
</operation>

<operation id="263" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="29" op_2_bw="3">
<![CDATA[
VITIS_LOOP_91_5.split:3 %p_shl1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i29.i3, i29 %tr_1, i3 0

]]></Node>
<StgValue><ssdm name="p_shl1"/></StgValue>
</operation>

<operation id="264" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_91_5.split:4 %sub_ln90_5 = sub i32 %p_shl1, i32 %zext_ln90_2

]]></Node>
<StgValue><ssdm name="sub_ln90_5"/></StgValue>
</operation>

<operation id="265" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_91_5.split:5 %add_ln90 = add i32 %sub_ln90_5, i32 %sub_ln90_1

]]></Node>
<StgValue><ssdm name="add_ln90"/></StgValue>
</operation>

<operation id="266" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="0">
<![CDATA[
for.end327.loopexit:0 %ret_ln203 = ret

]]></Node>
<StgValue><ssdm name="ret_ln203"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="267" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="31" op_0_bw="29">
<![CDATA[
VITIS_LOOP_91_5.split:0 %zext_ln90 = zext i29 %tr_1

]]></Node>
<StgValue><ssdm name="zext_ln90"/></StgValue>
</operation>

<operation id="268" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_91_5.split:1 %specloopname_ln90 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln90"/></StgValue>
</operation>

<operation id="269" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_91_5.split:6 %icmp_ln90_1 = icmp_sgt  i32 %add_ln90, i32 4294967288

]]></Node>
<StgValue><ssdm name="icmp_ln90_1"/></StgValue>
</operation>

<operation id="270" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_91_5.split:7 %select_ln90 = select i1 %icmp_ln90_1, i32 %add_ln90, i32 4294967288

]]></Node>
<StgValue><ssdm name="select_ln90"/></StgValue>
</operation>

<operation id="271" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_91_5.split:8 %xor_ln90 = xor i32 %select_ln90, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln90"/></StgValue>
</operation>

<operation id="272" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_91_5.split:9 %sub_ln90_2 = sub i32 4294967294, i32 %select_ln90

]]></Node>
<StgValue><ssdm name="sub_ln90_2"/></StgValue>
</operation>

<operation id="273" st_id="40" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_91_5.split:10 %mul_ln90 = mul i32 %sub_ln90_2, i32 %stride_read

]]></Node>
<StgValue><ssdm name="mul_ln90"/></StgValue>
</operation>

<operation id="274" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_91_5.split:11 %add_ln90_1 = add i32 %mul_ln90, i32 3

]]></Node>
<StgValue><ssdm name="add_ln90_1"/></StgValue>
</operation>

<operation id="275" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="28" op_0_bw="29">
<![CDATA[
VITIS_LOOP_91_5.split:12 %trunc_ln90 = trunc i29 %tr_1

]]></Node>
<StgValue><ssdm name="trunc_ln90"/></StgValue>
</operation>

<operation id="276" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="31" op_0_bw="31" op_1_bw="28" op_2_bw="3">
<![CDATA[
VITIS_LOOP_91_5.split:13 %p_shl2 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i28.i3, i28 %trunc_ln90, i3 0

]]></Node>
<StgValue><ssdm name="p_shl2"/></StgValue>
</operation>

<operation id="277" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_91_5.split:14 %sub_ln90_6 = sub i31 %p_shl2, i31 %zext_ln90

]]></Node>
<StgValue><ssdm name="sub_ln90_6"/></StgValue>
</operation>

<operation id="278" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_91_5.split:15 %sub_ln94 = sub i32 %out_h, i32 %sub_ln90_5

]]></Node>
<StgValue><ssdm name="sub_ln94"/></StgValue>
</operation>

<operation id="279" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_91_5.split:16 %tmp_13 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %sub_ln94, i32 3, i32 31

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="280" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="29" op_1_bw="29">
<![CDATA[
VITIS_LOOP_91_5.split:17 %icmp_ln37 = icmp_sgt  i29 %tmp_13, i29 0

]]></Node>
<StgValue><ssdm name="icmp_ln37"/></StgValue>
</operation>

<operation id="281" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_91_5.split:18 %tileH = select i1 %icmp_ln37, i32 7, i32 %sub_ln94

]]></Node>
<StgValue><ssdm name="tileH"/></StgValue>
</operation>

<operation id="282" st_id="40" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_91_5.split:19 %empty_63 = mul i32 %sub_ln90_5, i32 %stride_read

]]></Node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>

<operation id="283" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_91_5.split:20 %empty_64 = sub i32 %empty_63, i32 %pad_read

]]></Node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>

<operation id="284" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_91_5.split:21 %zext_ln91_2 = zext i32 %add_ln90_1

]]></Node>
<StgValue><ssdm name="zext_ln91_2"/></StgValue>
</operation>

<operation id="285" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_91_5.split:22 %zext_ln91_4 = zext i32 %xor_ln90

]]></Node>
<StgValue><ssdm name="zext_ln91_4"/></StgValue>
</operation>

<operation id="286" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_91_5.split:23 %br_ln91 = br void %VITIS_LOOP_102_6

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="287" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="29" op_0_bw="29" op_1_bw="0" op_2_bw="29" op_3_bw="0">
<![CDATA[
VITIS_LOOP_102_6:0 %tc = phi i29 0, void %VITIS_LOOP_91_5.split, i29 %add_ln91_2, void %for.inc322.loopexit

]]></Node>
<StgValue><ssdm name="tc"/></StgValue>
</operation>

<operation id="288" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="30" op_0_bw="29">
<![CDATA[
VITIS_LOOP_102_6:1 %zext_ln91_1 = zext i29 %tc

]]></Node>
<StgValue><ssdm name="zext_ln91_1"/></StgValue>
</operation>

<operation id="289" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_102_6:2 %icmp_ln91 = icmp_slt  i30 %zext_ln91_1, i30 %select_ln33

]]></Node>
<StgValue><ssdm name="icmp_ln91"/></StgValue>
</operation>

<operation id="290" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
VITIS_LOOP_102_6:3 %add_ln91_2 = add i29 %tc, i29 1

]]></Node>
<StgValue><ssdm name="add_ln91_2"/></StgValue>
</operation>

<operation id="291" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_102_6:4 %br_ln91 = br i1 %icmp_ln91, void %for.inc325.loopexit, void %VITIS_LOOP_102_6.split

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="292" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="29">
<![CDATA[
VITIS_LOOP_102_6.split:0 %zext_ln91 = zext i29 %tc

]]></Node>
<StgValue><ssdm name="zext_ln91"/></StgValue>
</operation>

<operation id="293" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="29" op_2_bw="3">
<![CDATA[
VITIS_LOOP_102_6.split:2 %p_shl3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i29.i3, i29 %tc, i3 0

]]></Node>
<StgValue><ssdm name="p_shl3"/></StgValue>
</operation>

<operation id="294" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_102_6.split:3 %sub_ln91_1 = sub i32 %p_shl3, i32 %zext_ln91

]]></Node>
<StgValue><ssdm name="sub_ln91_1"/></StgValue>
</operation>

<operation id="295" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="31" op_0_bw="32">
<![CDATA[
VITIS_LOOP_102_6.split:4 %trunc_ln91 = trunc i32 %sub_ln91_1

]]></Node>
<StgValue><ssdm name="trunc_ln91"/></StgValue>
</operation>

<operation id="296" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="29" op_1_bw="29" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc325.loopexit:0 %store_ln90 = store i29 %add_ln90_2, i29 %tr

]]></Node>
<StgValue><ssdm name="store_ln90"/></StgValue>
</operation>

<operation id="297" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="0">
<![CDATA[
for.inc325.loopexit:1 %br_ln90 = br void %VITIS_LOOP_91_5

]]></Node>
<StgValue><ssdm name="br_ln90"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="298" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="31">
<![CDATA[
VITIS_LOOP_102_6.split:5 %zext_ln91_3 = zext i31 %trunc_ln91

]]></Node>
<StgValue><ssdm name="zext_ln91_3"/></StgValue>
</operation>

<operation id="299" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_102_6.split:6 %add_ln91 = add i32 %zext_ln91_3, i32 %sub_ln90

]]></Node>
<StgValue><ssdm name="add_ln91"/></StgValue>
</operation>

<operation id="300" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_102_6.split:7 %icmp_ln91_1 = icmp_sgt  i32 %add_ln91, i32 4294967288

]]></Node>
<StgValue><ssdm name="icmp_ln91_1"/></StgValue>
</operation>

<operation id="301" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_102_6.split:8 %select_ln91 = select i1 %icmp_ln91_1, i32 %add_ln91, i32 4294967288

]]></Node>
<StgValue><ssdm name="select_ln91"/></StgValue>
</operation>

<operation id="302" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_102_6.split:10 %sub_ln91 = sub i32 4294967294, i32 %select_ln91

]]></Node>
<StgValue><ssdm name="sub_ln91"/></StgValue>
</operation>

<operation id="303" st_id="42" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_102_6.split:11 %mul_ln91 = mul i32 %sub_ln91, i32 %stride_read

]]></Node>
<StgValue><ssdm name="mul_ln91"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="304" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_102_6.split:1 %specloopname_ln91 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln91"/></StgValue>
</operation>

<operation id="305" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_102_6.split:9 %xor_ln91 = xor i32 %select_ln91, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln91"/></StgValue>
</operation>

<operation id="306" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_102_6.split:12 %add_ln91_1 = add i32 %mul_ln91, i32 3

]]></Node>
<StgValue><ssdm name="add_ln91_1"/></StgValue>
</operation>

<operation id="307" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_102_6.split:13 %sub_ln95 = sub i32 %out_w, i32 %zext_ln91_3

]]></Node>
<StgValue><ssdm name="sub_ln95"/></StgValue>
</operation>

<operation id="308" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_102_6.split:14 %tmp_14 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %sub_ln95, i32 3, i32 31

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="309" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="29" op_1_bw="29">
<![CDATA[
VITIS_LOOP_102_6.split:15 %icmp_ln37_1 = icmp_sgt  i29 %tmp_14, i29 0

]]></Node>
<StgValue><ssdm name="icmp_ln37_1"/></StgValue>
</operation>

<operation id="310" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_102_6.split:16 %tileW = select i1 %icmp_ln37_1, i32 7, i32 %sub_ln95

]]></Node>
<StgValue><ssdm name="tileW"/></StgValue>
</operation>

<operation id="311" st_id="43" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_102_6.split:17 %mul83 = mul i32 %tileW, i32 %tileH

]]></Node>
<StgValue><ssdm name="mul83"/></StgValue>
</operation>

<operation id="312" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_102_6.split:18 %cmp29252 = icmp_sgt  i32 %tileW, i32 0

]]></Node>
<StgValue><ssdm name="cmp29252"/></StgValue>
</operation>

<operation id="313" st_id="43" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_102_6.split:19 %empty_65 = mul i32 %zext_ln91_3, i32 %stride_read

]]></Node>
<StgValue><ssdm name="empty_65"/></StgValue>
</operation>

<operation id="314" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_102_6.split:20 %empty_66 = sub i32 %empty_65, i32 %pad_read

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>

<operation id="315" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_102_6.split:21 %empty_67 = select i1 %cmp29252, i32 %xor_ln91, i32 0

]]></Node>
<StgValue><ssdm name="empty_67"/></StgValue>
</operation>

<operation id="316" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_102_6.split:22 %zext_ln91_5 = zext i32 %add_ln91_1

]]></Node>
<StgValue><ssdm name="zext_ln91_5"/></StgValue>
</operation>

<operation id="317" st_id="43" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_102_6.split:23 %mul_ln91_1 = mul i64 %zext_ln91_2, i64 %zext_ln91_5

]]></Node>
<StgValue><ssdm name="mul_ln91_1"/></StgValue>
</operation>

<operation id="318" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_102_6.split:24 %zext_ln91_6 = zext i32 %tileW

]]></Node>
<StgValue><ssdm name="zext_ln91_6"/></StgValue>
</operation>

<operation id="319" st_id="43" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_102_6.split:25 %mul_ln91_2 = mul i64 %zext_ln91_4, i64 %zext_ln91_6

]]></Node>
<StgValue><ssdm name="mul_ln91_2"/></StgValue>
</operation>

<operation id="320" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_102_6.split:26 %zext_ln104 = zext i32 %mul83

]]></Node>
<StgValue><ssdm name="zext_ln104"/></StgValue>
</operation>

<operation id="321" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="96" op_0_bw="64">
<![CDATA[
VITIS_LOOP_102_6.split:27 %zext_ln174 = zext i64 %mul_ln91_1

]]></Node>
<StgValue><ssdm name="zext_ln174"/></StgValue>
</operation>

<operation id="322" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="96" op_0_bw="64">
<![CDATA[
VITIS_LOOP_102_6.split:28 %zext_ln192 = zext i64 %mul_ln91_2

]]></Node>
<StgValue><ssdm name="zext_ln192"/></StgValue>
</operation>

<operation id="323" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_102_6.split:29 %br_ln102 = br void %for.body46

]]></Node>
<StgValue><ssdm name="br_ln102"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="324" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="26" op_0_bw="26" op_1_bw="0" op_2_bw="26" op_3_bw="0">
<![CDATA[
for.body46:0 %oct = phi i26 0, void %VITIS_LOOP_102_6.split, i26 %add_ln102, void %VITIS_LOOP_193_28.preheader

]]></Node>
<StgValue><ssdm name="oct"/></StgValue>
</operation>

<operation id="325" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="27" op_0_bw="26">
<![CDATA[
for.body46:1 %zext_ln102 = zext i26 %oct

]]></Node>
<StgValue><ssdm name="zext_ln102"/></StgValue>
</operation>

<operation id="326" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="27" op_1_bw="27">
<![CDATA[
for.body46:2 %icmp_ln102 = icmp_slt  i27 %zext_ln102, i27 %out_ch_tiles

]]></Node>
<StgValue><ssdm name="icmp_ln102"/></StgValue>
</operation>

<operation id="327" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.body46:3 %add_ln102 = add i26 %oct, i26 1

]]></Node>
<StgValue><ssdm name="add_ln102"/></StgValue>
</operation>

<operation id="328" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body46:4 %br_ln102 = br i1 %icmp_ln102, void %for.inc322.loopexit, void %for.body46.split

]]></Node>
<StgValue><ssdm name="br_ln102"/></StgValue>
</operation>

<operation id="329" st_id="44" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
for.body46.split:1 %call_ln0 = call void @conv_via_tiling_Pipeline_VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9, i32 %localOut

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="330" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="26" op_2_bw="6">
<![CDATA[
for.body46.split:2 %shl_ln1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i26.i6, i26 %oct, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="331" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body46.split:3 %add_ln104 = add i32 %shl_ln1, i32 64

]]></Node>
<StgValue><ssdm name="add_ln104"/></StgValue>
</operation>

<operation id="332" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="33" op_0_bw="32">
<![CDATA[
for.body46.split:4 %zext_ln104_1 = zext i32 %add_ln104

]]></Node>
<StgValue><ssdm name="zext_ln104_1"/></StgValue>
</operation>

<operation id="333" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
for.body46.split:5 %icmp_ln104 = icmp_slt  i33 %out_ch_cast, i33 %zext_ln104_1

]]></Node>
<StgValue><ssdm name="icmp_ln104"/></StgValue>
</operation>

<operation id="334" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body46.split:6 %xor_ln104 = xor i1 %icmp_ln104, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln104"/></StgValue>
</operation>

<operation id="335" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body46.split:7 %sub_ln104 = sub i32 %out_ch_read, i32 %shl_ln1

]]></Node>
<StgValue><ssdm name="sub_ln104"/></StgValue>
</operation>

<operation id="336" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body46.split:8 %cur_out_ch = select i1 %xor_ln104, i32 64, i32 %sub_ln104

]]></Node>
<StgValue><ssdm name="cur_out_ch"/></StgValue>
</operation>

<operation id="337" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="0">
<![CDATA[
for.inc322.loopexit:0 %br_ln91 = br void %VITIS_LOOP_102_6

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="338" st_id="45" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
for.body46.split:1 %call_ln0 = call void @conv_via_tiling_Pipeline_VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9, i32 %localOut

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="339" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="32">
<![CDATA[
for.body46.split:9 %zext_ln104_2 = zext i32 %cur_out_ch

]]></Node>
<StgValue><ssdm name="zext_ln104_2"/></StgValue>
</operation>

<operation id="340" st_id="45" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body46.split:10 %mul_ln104 = mul i64 %zext_ln104_2, i64 %zext_ln104

]]></Node>
<StgValue><ssdm name="mul_ln104"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="341" st_id="46" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="64" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="31" op_9_bw="64" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
for.body46.split:11 %call_ln37 = call void @conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11, i32 %mem2, i32 %mul83, i64 %mul_ln104, i32 %shl_ln1, i32 %tileW, i32 %sub_ln90_5, i32 %out_w, i31 %trunc_ln91, i64 %output_r_read, i32 %localOut

]]></Node>
<StgValue><ssdm name="call_ln37"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="342" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body46.split:0 %specloopname_ln102 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln102"/></StgValue>
</operation>

<operation id="343" st_id="47" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="64" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="31" op_9_bw="64" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
for.body46.split:11 %call_ln37 = call void @conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11, i32 %mem2, i32 %mul83, i64 %mul_ln104, i32 %shl_ln1, i32 %tileW, i32 %sub_ln90_5, i32 %out_w, i31 %trunc_ln91, i64 %output_r_read, i32 %localOut

]]></Node>
<StgValue><ssdm name="call_ln37"/></StgValue>
</operation>

<operation id="344" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="68" op_0_bw="32">
<![CDATA[
for.body46.split:12 %zext_ln131_1 = zext i32 %cur_out_ch

]]></Node>
<StgValue><ssdm name="zext_ln131_1"/></StgValue>
</operation>

<operation id="345" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="0">
<![CDATA[
for.body46.split:13 %br_ln129 = br void %for.body111

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="346" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="26" op_0_bw="26" op_1_bw="0" op_2_bw="26" op_3_bw="0">
<![CDATA[
for.body111:0 %ict = phi i26 %add_ln129, void %for.body111.split, i26 0, void %for.body46.split

]]></Node>
<StgValue><ssdm name="ict"/></StgValue>
</operation>

<operation id="347" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="27" op_0_bw="26">
<![CDATA[
for.body111:1 %zext_ln129 = zext i26 %ict

]]></Node>
<StgValue><ssdm name="zext_ln129"/></StgValue>
</operation>

<operation id="348" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="27" op_1_bw="27">
<![CDATA[
for.body111:2 %icmp_ln129 = icmp_slt  i27 %zext_ln129, i27 %in_ch_tiles

]]></Node>
<StgValue><ssdm name="icmp_ln129"/></StgValue>
</operation>

<operation id="349" st_id="48" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.body111:3 %add_ln129 = add i26 %ict, i26 1

]]></Node>
<StgValue><ssdm name="add_ln129"/></StgValue>
</operation>

<operation id="350" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body111:4 %br_ln129 = br i1 %icmp_ln129, void %VITIS_LOOP_193_28.preheader, void %for.body111.split

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="351" st_id="48" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
for.body111.split:1 %call_ln0 = call void @conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V, i32 %localW, i32 %localW_1, i32 %localW_2, i32 %localW_3, i32 %localW_4, i32 %localW_5, i32 %localW_6, i32 %localW_7, i32 %localW_8

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="352" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="26" op_2_bw="6">
<![CDATA[
for.body111.split:2 %shl_ln3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i26.i6, i26 %ict, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln3"/></StgValue>
</operation>

<operation id="353" st_id="48" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body111.split:3 %add_ln131 = add i32 %shl_ln3, i32 64

]]></Node>
<StgValue><ssdm name="add_ln131"/></StgValue>
</operation>

<operation id="354" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="33" op_0_bw="32">
<![CDATA[
for.body111.split:4 %zext_ln131 = zext i32 %add_ln131

]]></Node>
<StgValue><ssdm name="zext_ln131"/></StgValue>
</operation>

<operation id="355" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
for.body111.split:5 %icmp_ln131 = icmp_slt  i33 %sext_ln90, i33 %zext_ln131

]]></Node>
<StgValue><ssdm name="icmp_ln131"/></StgValue>
</operation>

<operation id="356" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body111.split:6 %xor_ln131 = xor i1 %icmp_ln131, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln131"/></StgValue>
</operation>

<operation id="357" st_id="48" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body111.split:7 %sub_ln131 = sub i32 %in_ch_read, i32 %shl_ln3

]]></Node>
<StgValue><ssdm name="sub_ln131"/></StgValue>
</operation>

<operation id="358" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body111.split:8 %cur_in_ch = select i1 %xor_ln131, i32 64, i32 %sub_ln131

]]></Node>
<StgValue><ssdm name="cur_in_ch"/></StgValue>
</operation>

<operation id="359" st_id="48" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
for.body111.split:25 %call_ln0 = call void @conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23, i32 %localIn, i32 %localIn_1, i32 %localIn_2, i32 %localIn_3, i32 %localIn_4, i32 %localIn_5, i32 %localIn_6, i32 %localIn_7, i32 %localIn_8

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="360" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="96" op_0_bw="32">
<![CDATA[
VITIS_LOOP_193_28.preheader:0 %zext_ln192_1 = zext i32 %cur_out_ch

]]></Node>
<StgValue><ssdm name="zext_ln192_1"/></StgValue>
</operation>

<operation id="361" st_id="48" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="96" op_0_bw="96" op_1_bw="96">
<![CDATA[
VITIS_LOOP_193_28.preheader:1 %mul_ln192 = mul i96 %zext_ln192_1, i96 %zext_ln192

]]></Node>
<StgValue><ssdm name="mul_ln192"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="362" st_id="49" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
for.body111.split:1 %call_ln0 = call void @conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V, i32 %localW, i32 %localW_1, i32 %localW_2, i32 %localW_3, i32 %localW_4, i32 %localW_5, i32 %localW_6, i32 %localW_7, i32 %localW_8

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="363" st_id="49" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
for.body111.split:25 %call_ln0 = call void @conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23, i32 %localIn, i32 %localIn_1, i32 %localIn_2, i32 %localIn_3, i32 %localIn_4, i32 %localIn_5, i32 %localIn_6, i32 %localIn_7, i32 %localIn_8

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="364" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body111.split:9 %cmp16237 = icmp_sgt  i32 %cur_in_ch, i32 0

]]></Node>
<StgValue><ssdm name="cmp16237"/></StgValue>
</operation>

<operation id="365" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="35" op_0_bw="32">
<![CDATA[
for.body111.split:10 %cur_in_ch_cast = sext i32 %cur_in_ch

]]></Node>
<StgValue><ssdm name="cur_in_ch_cast"/></StgValue>
</operation>

<operation id="366" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="35" op_0_bw="35" op_1_bw="32" op_2_bw="3">
<![CDATA[
for.body111.split:11 %p_shl4 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %cur_in_ch, i3 0

]]></Node>
<StgValue><ssdm name="p_shl4"/></StgValue>
</operation>

<operation id="367" st_id="50" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
for.body111.split:12 %mul_ln150 = add i35 %p_shl4, i35 %cur_in_ch_cast

]]></Node>
<StgValue><ssdm name="mul_ln150"/></StgValue>
</operation>

<operation id="368" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="37" op_0_bw="37" op_1_bw="26" op_2_bw="11">
<![CDATA[
for.body111.split:13 %tmp_15 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i26.i11, i26 %ict, i11 0

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="369" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="38" op_0_bw="37">
<![CDATA[
for.body111.split:14 %p_shl424 = zext i37 %tmp_15

]]></Node>
<StgValue><ssdm name="p_shl424"/></StgValue>
</operation>

<operation id="370" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="34" op_0_bw="34" op_1_bw="26" op_2_bw="8">
<![CDATA[
for.body111.split:15 %tmp_16 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i26.i8, i26 %ict, i8 0

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="371" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="38" op_0_bw="34">
<![CDATA[
for.body111.split:16 %p_shl425 = zext i34 %tmp_16

]]></Node>
<StgValue><ssdm name="p_shl425"/></StgValue>
</operation>

<operation id="372" st_id="50" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
for.body111.split:17 %empty_68 = add i38 %p_shl424, i38 %p_shl425

]]></Node>
<StgValue><ssdm name="empty_68"/></StgValue>
</operation>

<operation id="373" st_id="50" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="35" op_0_bw="1" op_1_bw="35" op_2_bw="35">
<![CDATA[
for.body111.split:18 %empty_69 = select i1 %cmp16237, i35 %mul_ln150, i35 0

]]></Node>
<StgValue><ssdm name="empty_69"/></StgValue>
</operation>

<operation id="374" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="36" op_0_bw="32">
<![CDATA[
for.body111.split:19 %zext_ln131_2 = zext i32 %cur_in_ch

]]></Node>
<StgValue><ssdm name="zext_ln131_2"/></StgValue>
</operation>

<operation id="375" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="36" op_0_bw="35">
<![CDATA[
for.body111.split:20 %zext_ln131_4 = zext i35 %p_shl4

]]></Node>
<StgValue><ssdm name="zext_ln131_4"/></StgValue>
</operation>

<operation id="376" st_id="50" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
for.body111.split:21 %add_ln131_1 = add i36 %zext_ln131_4, i36 %zext_ln131_2

]]></Node>
<StgValue><ssdm name="add_ln131_1"/></StgValue>
</operation>

<operation id="377" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="68" op_0_bw="36">
<![CDATA[
for.body111.split:22 %zext_ln131_3 = zext i36 %add_ln131_1

]]></Node>
<StgValue><ssdm name="zext_ln131_3"/></StgValue>
</operation>

<operation id="378" st_id="50" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="68" op_0_bw="68" op_1_bw="68">
<![CDATA[
for.body111.split:23 %mul_ln131 = mul i68 %zext_ln131_1, i68 %zext_ln131_3

]]></Node>
<StgValue><ssdm name="mul_ln131"/></StgValue>
</operation>

<operation id="379" st_id="50" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="68" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="35" op_13_bw="36" op_14_bw="32" op_15_bw="64" op_16_bw="38" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
for.body111.split:24 %call_ln131 = call void @conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V, i32 %mem1, i68 %mul_ln131, i32 %localW, i32 %localW_1, i32 %localW_2, i32 %localW_3, i32 %localW_4, i32 %localW_5, i32 %localW_6, i32 %localW_7, i32 %localW_8, i35 %empty_69, i36 %add_ln131_1, i32 %shl_ln1, i64 %weight_read, i38 %empty_68

]]></Node>
<StgValue><ssdm name="call_ln131"/></StgValue>
</operation>

<operation id="380" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="96" op_0_bw="32">
<![CDATA[
for.body111.split:26 %zext_ln174_1 = zext i32 %cur_in_ch

]]></Node>
<StgValue><ssdm name="zext_ln174_1"/></StgValue>
</operation>

<operation id="381" st_id="50" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="96" op_0_bw="96" op_1_bw="96">
<![CDATA[
for.body111.split:27 %mul_ln174 = mul i96 %zext_ln174_1, i96 %zext_ln174

]]></Node>
<StgValue><ssdm name="mul_ln174"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="382" st_id="51" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="68" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="35" op_13_bw="36" op_14_bw="32" op_15_bw="64" op_16_bw="38" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
for.body111.split:24 %call_ln131 = call void @conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V, i32 %mem1, i68 %mul_ln131, i32 %localW, i32 %localW_1, i32 %localW_2, i32 %localW_3, i32 %localW_4, i32 %localW_5, i32 %localW_6, i32 %localW_7, i32 %localW_8, i35 %empty_69, i36 %add_ln131_1, i32 %shl_ln1, i64 %weight_read, i38 %empty_68

]]></Node>
<StgValue><ssdm name="call_ln131"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="383" st_id="52" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="96" op_4_bw="64" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="64" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0">
<![CDATA[
for.body111.split:28 %call_ln91 = call void @conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26, i32 %mem1, i32 %add_ln91_1, i96 %mul_ln174, i64 %mul_ln91_1, i32 %shl_ln3, i32 %empty_64, i32 %W_read, i32 %H_read, i32 %localIn, i32 %localIn_1, i32 %localIn_2, i32 %localIn_3, i32 %localIn_4, i32 %localIn_5, i32 %localIn_6, i32 %localIn_7, i32 %localIn_8, i32 %empty_66, i32 %W_read, i64 %input_r_read

]]></Node>
<StgValue><ssdm name="call_ln91"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="384" st_id="53" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="96" op_4_bw="64" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="64" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0">
<![CDATA[
for.body111.split:28 %call_ln91 = call void @conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26, i32 %mem1, i32 %add_ln91_1, i96 %mul_ln174, i64 %mul_ln91_1, i32 %shl_ln3, i32 %empty_64, i32 %W_read, i32 %H_read, i32 %localIn, i32 %localIn_1, i32 %localIn_2, i32 %localIn_3, i32 %localIn_4, i32 %localIn_5, i32 %localIn_6, i32 %localIn_7, i32 %localIn_8, i32 %empty_66, i32 %W_read, i64 %input_r_read

]]></Node>
<StgValue><ssdm name="call_ln91"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="385" st_id="54" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0">
<![CDATA[
for.body111.split:29 %call_ln188 = call void @conv_kernel, i32 %localIn, i32 %localIn_1, i32 %localIn_2, i32 %localIn_3, i32 %localIn_4, i32 %localIn_5, i32 %localIn_6, i32 %localIn_7, i32 %localIn_8, i32 %localW, i32 %localW_1, i32 %localW_2, i32 %localW_3, i32 %localW_4, i32 %localW_5, i32 %localW_6, i32 %localW_7, i32 %localW_8, i32 %localOut, i32 %tileH, i32 %tileW, i32 %stride_read

]]></Node>
<StgValue><ssdm name="call_ln188"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="386" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body111.split:0 %specloopname_ln129 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13

]]></Node>
<StgValue><ssdm name="specloopname_ln129"/></StgValue>
</operation>

<operation id="387" st_id="55" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0">
<![CDATA[
for.body111.split:29 %call_ln188 = call void @conv_kernel, i32 %localIn, i32 %localIn_1, i32 %localIn_2, i32 %localIn_3, i32 %localIn_4, i32 %localIn_5, i32 %localIn_6, i32 %localIn_7, i32 %localIn_8, i32 %localW, i32 %localW_1, i32 %localW_2, i32 %localW_3, i32 %localW_4, i32 %localW_5, i32 %localW_6, i32 %localW_7, i32 %localW_8, i32 %localOut, i32 %tileH, i32 %tileW, i32 %stride_read

]]></Node>
<StgValue><ssdm name="call_ln188"/></StgValue>
</operation>

<operation id="388" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="0">
<![CDATA[
for.body111.split:30 %br_ln129 = br void %for.body111

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="389" st_id="56" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="31" op_4_bw="32" op_5_bw="32" op_6_bw="64" op_7_bw="32" op_8_bw="96" op_9_bw="32" op_10_bw="32" op_11_bw="64" op_12_bw="31" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0">
<![CDATA[
VITIS_LOOP_193_28.preheader:2 %call_ln104 = call void @conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29, i32 %mem2, i32 %shl_ln1, i31 %sub_ln90_6, i32 %out_w, i32 %sub_ln91_1, i64 %output_r_read, i32 %xor_ln91, i96 %mul_ln192, i32 %localOut, i32 %empty_67, i64 %mul_ln91_2, i31 %sub_ln90_6, i32 %select_ln91

]]></Node>
<StgValue><ssdm name="call_ln104"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="390" st_id="57" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="31" op_4_bw="32" op_5_bw="32" op_6_bw="64" op_7_bw="32" op_8_bw="96" op_9_bw="32" op_10_bw="32" op_11_bw="64" op_12_bw="31" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0">
<![CDATA[
VITIS_LOOP_193_28.preheader:2 %call_ln104 = call void @conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29, i32 %mem2, i32 %shl_ln1, i31 %sub_ln90_6, i32 %out_w, i32 %sub_ln91_1, i64 %output_r_read, i32 %xor_ln91, i96 %mul_ln192, i32 %localOut, i32 %empty_67, i64 %mul_ln91_2, i31 %sub_ln90_6, i32 %select_ln91

]]></Node>
<StgValue><ssdm name="call_ln104"/></StgValue>
</operation>

<operation id="391" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_193_28.preheader:3 %br_ln102 = br void %for.body46

]]></Node>
<StgValue><ssdm name="br_ln102"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
