File parsed successfully
Alpha: 10 Beta: 400 Gamma: 8e-07 Lambda: 10000
One bit FFs: 21164
Two bit FFs: 0
Four bit FFs: 0

Start initial placement...
--- Calculating cost ---
TNS: 84.2457
Power: 2116.4
Area: 1.03471e+12
Num of bins violated: 0
==> Initial cost: 1.67517e+06
Initialization time: 0.714327s
============= Start checking =============
Check FF in Die
Check FF on Site
Check Overlap
================= Success ================
Legal: 1

Start to debank...
--- Calculating cost ---
TNS: 1084.04
Power: 2116.4
Area: 7.5457e+11
Num of bins violated: 0
==> Cost after debanking: 1.46106e+06
Debanking time: 47.8974s
One bit FFs: 21164
Two bit FFs: 0
Four bit FFs: 0
============= Start checking =============
Check FF in Die
Check FF on Site
Check Overlap
================= Success ================
Legal: 1

Start to force directed placement...
--- Calculating cost ---
TNS: 158.943
Power: 2116.4
Area: 7.5457e+11
Num of bins violated: 0
==> Cost after force directed placement: 1.45181e+06
Force directed placement time: 49.8781s
============= Start checking =============
Check FF in Die
Check FF on Site
Check Overlap
================= Success ================
Legal: 1

Start clustering and banking...
Init FFs size: 21164
FFs size after greedy banking: 13497
FFs size after greedy banking: 11458
FFs size after greedy banking: 11102
FFs size after greedy banking: 11070
FFs size after greedy banking: 11068
FFs size after greedy banking: 11068
--- Calculating cost ---
TNS: 2863.39
Power: 729.8
Area: 7.0997e+11
Num of bins violated: 0
==> Cost after clustering and banking: 888530
Clustering and banking time: 218.171s
============= Start checking =============
Check FF in Die
Check FF on Site
Check Overlap
================= Success ================
Legal: 1

Start to force directed placement (second)...
--- Calculating cost ---
TNS: 1909.98
Power: 729.8
Area: 7.0997e+11
Num of bins violated: 0
==> Cost after force directed placement (second): 878996
Force directed placement (second) time: 42.323s
============= Start checking =============
Check FF in Die
Check FF on Site
Check Overlap
================= Success ================
Legal: 1

Start clustering and banking...
Init FFs size: 11068
FFs size after greedy banking: 10851
FFs size after greedy banking: 10810
FFs size after greedy banking: 10809
FFs size after greedy banking: 10809
--- Calculating cost ---
TNS: 2118.17
Power: 704.15
Area: 7.0988e+11
Num of bins violated: 0
==> Cost after clustering and banking: 870746
Clustering and banking time: 17.5871s
============= Start checking =============
Check FF in Die
Check FF on Site
Check Overlap
================= Success ================
Legal: 1

Start to force directed placement (third)...
--- Calculating cost ---
TNS: 1931.27
Power: 704.15
Area: 7.0988e+11
Num of bins violated: 0
==> Cost after force directed placement (third): 868877
Force directed placement (third) time: 39.4938s
============= Start checking =============
Check FF in Die
Check FF on Site
Check Overlap
================= Success ================
Legal: 1

Cost after solving: 868877
Cost difference: -806295
Cost difference percentage: -48.1321%
============= Start checking =============
Check FF in Die
Check FF on Site
Check Overlap
================= Success ================

------------------------------------------------------------------
----------------------------- Report -----------------------------
------------------------------------------------------------------
Initial          		 1.675172e+06	100.00%	0.71s
Debank           		 1.461056e+06	87.22%	47.90s
ForceDirected    		 1.451805e+06	86.67%	49.88s
Banking          		 8.885300e+05	53.04%	218.17s
ForceDirected2   		 8.789959e+05	52.47%	42.32s
Banking          		 8.707455e+05	51.98%	17.59s
ForceDirected3   		 8.688765e+05	51.87%	39.49s *
------------------------------------------------------------------
Renderer closed
Read testcase...
Read output...
Check Inst <name> <libcell> <x> <y> format...
Check From/pin map To/pin  format...
Start checking...
check libType
check pins are in design
check pins are correct connected
check same CLK for banking
check netlist... step1
check netlist... step2
Checking pass!
Read Input:
Read output...
Check Inst <name> <libcell> <x> <y> format...
Check From/pin map To/pin  format...

Start checking...
check libType
check pins are in design
check pins are correct connected
check same CLK for banking
check netlist... step1
check netlist... step2
update timing...
Check pass! Scoring...
Final score:870091.41865617
