//
// File created by:  ncverilog
// Do not modify this file
//
/home/YuChengWang/Verilog_pratice/2023_Winter/2018/sim/tb.v
/home/YuChengWang/Verilog_pratice/2023_Winter/2018/syn/huffman_syn.v
/home/nfs_cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v
