coverage
gate
coverages
fault
faults
hitec
vhdl
circuit
enhancement
stg
ga
circuits
fitness
sequences
gatest
vec
analisi
efsm
b04
individuals
stuck
det
881
benchmark
generator
generation
population
maximize
sequential
b08
d_in
80h
genetic
di
req
reset
intr
rand
statement
generations
flops
sc
flip
eq
barcode
ects
exercise
335
cir
mutation
untestable
gcd
6m
paths
detected
dhrc
enin
b01
request4
b06
b03
request1
79h
corno
traverse
atpg
8m
statements
crossover
behavioral
7h
cris
cover
tests
chart
seq
datapath
sa
cuit
primary
strat
compaction
pis
erage
squeeze
vectors
cov
propagated
functional
outputs
gate level
test sequence
fault coverages
level test
test generation
path coverage
high level
test sequences
statement coverage
the gate
sequences derived
sequence enhancement
fault coverage
test enhancement
circuit test
test generator
100 statement
sequential circuit
sequences are
of faults
di eq
vec time
det vec
the high
coverages were
stg for
the fitness
functional test
higher fault
the ga
the fault
maximize coverage
analisi req
17 881
881 335
benchmark circuits
stuck at
the stg
partially specified
benchmark circuit
faults detected
for path
coverage the
coverage of
level tool
level vhdl
specified test
level techniques
by hitec
335 1
fitness function
of sequences
sequences that
vhdl description
at faults
level circuit
all statements
software testing
enhancement tool
fault e
grant variable
state sc
to maximize
proposed approach
testing based
of test
coverages are
random selection
flip flops
test set
a gate
for sequences
primary outputs
high fault
the circuit
control states
based techniques
coverage is
e ects
for 100
time det
sequence selection
s intr
level sequences
cover paths
efsm model
1 80h
reset signal
specified sequence
generation of
the gate level
gate level test
the high level
test sequence enhancement
sequential circuit test
circuit test generation
at the gate
level test enhancement
at the high
det vec time
100 statement coverage
level test generator
for path coverage
number of faults
level test generation
fault coverages were
of faults detected
high level test
sequences derived for
for 100 statement
17 881 335
to maximize coverage
gate level tool
maximize coverage of
881 335 1
gate level techniques
for sequences derived
higher fault coverages
software testing based
a gate level
stuck at faults
high level and
the proposed approach
of test sequences
testing based techniques
functional test generation
for benchmark circuit
grant variable is
of sequences derived
for test sequence
level and gate
fault e ects
level to maximize
test generation using
sequence is selected
test sequences that
and gate level
high fault coverages
for gate level
fault coverages are
fault coverage the
values of variables
the primary outputs
stg for benchmark
test enhancement tool
time det vec
extended finite state
level techniques for
level benchmark circuits
high level with
techniques for test
detected by each
for di eq
with 100 statement
partially specified test
the control machine
gate level to
sequences are selected
335 1 80h
specified test sequences
the grant variable
statement coverage a
at test sequence
sequences are needed
coverage of single
level vhdl description
high level vhdl
high level sequences
combining high level
derived for path
of attempts at
vec time det
single stuck at
by the high
number of attempts
several benchmark circuits
generation of functional
high level circuit
state is set
stg for the
