[2025-09-17 17:14:56] START suite=cs trace=classification_phase0_core1
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/classification_phase0_core1.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2716699 heartbeat IPC: 3.681 cumulative IPC: 3.681 (Simulation time: 00 hr 00 min 31 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 4861677 heartbeat IPC: 4.662 cumulative IPC: 4.114 (Simulation time: 00 hr 00 min 56 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 4861677 cumulative IPC: 4.114 (Simulation time: 00 hr 00 min 56 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 4861677 cumulative IPC: 4.114 (Simulation time: 00 hr 00 min 56 sec)
Heartbeat CPU 0 instructions: 30000007 cycles: 12714202 heartbeat IPC: 1.273 cumulative IPC: 1.273 (Simulation time: 00 hr 01 min 48 sec)
Heartbeat CPU 0 instructions: 40000010 cycles: 20909280 heartbeat IPC: 1.22 cumulative IPC: 1.246 (Simulation time: 00 hr 02 min 37 sec)
Heartbeat CPU 0 instructions: 50000012 cycles: 31200835 heartbeat IPC: 0.9717 cumulative IPC: 1.139 (Simulation time: 00 hr 03 min 36 sec)
Heartbeat CPU 0 instructions: 60000014 cycles: 42085263 heartbeat IPC: 0.9187 cumulative IPC: 1.075 (Simulation time: 00 hr 04 min 33 sec)
Heartbeat CPU 0 instructions: 70000014 cycles: 53401331 heartbeat IPC: 0.8837 cumulative IPC: 1.03 (Simulation time: 00 hr 05 min 16 sec)
Heartbeat CPU 0 instructions: 80000016 cycles: 64369972 heartbeat IPC: 0.9117 cumulative IPC: 1.008 (Simulation time: 00 hr 06 min 03 sec)
Heartbeat CPU 0 instructions: 90000019 cycles: 78864897 heartbeat IPC: 0.6899 cumulative IPC: 0.9459 (Simulation time: 00 hr 07 min 32 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/classification_phase0_core1.trace.xz")
Heartbeat CPU 0 instructions: 100000023 cycles: 92711790 heartbeat IPC: 0.7222 cumulative IPC: 0.9106 (Simulation time: 00 hr 08 min 55 sec)
Heartbeat CPU 0 instructions: 110000023 cycles: 105931923 heartbeat IPC: 0.7564 cumulative IPC: 0.8905 (Simulation time: 00 hr 10 min 10 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 113769338 cumulative IPC: 0.879 (Simulation time: 00 hr 11 min 26 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 113769338 cumulative IPC: 0.879 (Simulation time: 00 hr 11 min 26 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/classification_phase0_core1.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.879 instructions: 100000002 cycles: 113769338
CPU 0 Branch Prediction Accuracy: 99.86% MPKI: 0.00397 Average ROB Occupancy at Mispredict: 4.058e+05
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00154
BRANCH_INDIRECT: 0.00232
BRANCH_CONDITIONAL: 0.00011
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 1119870
LQ_STALL: 5129
SQ_STALL: 120303


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 138.74019
REPLAY_LOAD: 53.868107
NON_REPLAY_LOAD: 28.607521

== Total ==
ADDR_TRANS: 349764
REPLAY_LOAD: 179704
NON_REPLAY_LOAD: 590402

== Counts ==
ADDR_TRANS: 2521
REPLAY_LOAD: 3336
NON_REPLAY_LOAD: 20638

cpu0->cpu0_STLB TOTAL        ACCESS:     610941 HIT:     430389 MISS:     180552 MSHR_MERGE:          3
cpu0->cpu0_STLB LOAD         ACCESS:     610941 HIT:     430389 MISS:     180552 MSHR_MERGE:          3
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 106.4 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1359869 HIT:     492548 MISS:     867321 MSHR_MERGE:      10466
cpu0->cpu0_L2C LOAD         ACCESS:     694967 HIT:     222103 MISS:     472864 MSHR_MERGE:        868
cpu0->cpu0_L2C RFO          ACCESS:      40796 HIT:      20962 MISS:      19834 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     170640 HIT:     101201 MISS:      69439 MSHR_MERGE:       9598
cpu0->cpu0_L2C WRITE        ACCESS:      55902 HIT:      55648 MISS:        254 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:     397564 HIT:      92634 MISS:     304930 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     124131 ISSUED:     124131 USEFUL:      31682 USELESS:       9124
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 42.92 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    6464303 HIT:    6451260 MISS:      13043 MSHR_MERGE:       4322
cpu0->cpu0_L1I LOAD         ACCESS:    6464303 HIT:    6451260 MISS:      13043 MSHR_MERGE:       4322
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 69.26 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   12019865 HIT:   10527398 MISS:    1492467 MSHR_MERGE:     321348
cpu0->cpu0_L1D LOAD         ACCESS:    9582344 HIT:    8729469 MISS:     852875 MSHR_MERGE:     166629
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     240447 HIT:     174848 MISS:      65599 MSHR_MERGE:      19088
cpu0->cpu0_L1D WRITE        ACCESS:    1772879 HIT:    1597025 MISS:     175854 MSHR_MERGE:     135056
cpu0->cpu0_L1D TRANSLATION  ACCESS:     424195 HIT:      26056 MISS:     398139 MSHR_MERGE:        575
cpu0->cpu0_L1D PREFETCH REQUESTED:     250638 ISSUED:     240447 USEFUL:      26169 USELESS:      19965
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 38.03 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    5316989 HIT:    5314168 MISS:       2821 MSHR_MERGE:       1672
cpu0->cpu0_ITLB LOAD         ACCESS:    5316989 HIT:    5314168 MISS:       2821 MSHR_MERGE:       1672
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 183.4 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   11279637 HIT:   10548033 MISS:     731604 MSHR_MERGE:     121812
cpu0->cpu0_DTLB LOAD         ACCESS:   11279637 HIT:   10548033 MISS:     731604 MSHR_MERGE:     121812
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 35.3 cycles
cpu0->LLC TOTAL        ACCESS:     887384 HIT:     736673 MISS:     150711 MSHR_MERGE:         20
cpu0->LLC LOAD         ACCESS:     471996 HIT:     396755 MISS:      75241 MSHR_MERGE:          1
cpu0->LLC RFO          ACCESS:      19834 HIT:       1248 MISS:      18586 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      59841 HIT:      46819 MISS:      13022 MSHR_MERGE:         19
cpu0->LLC WRITE        ACCESS:      30783 HIT:      30749 MISS:         34 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:     304930 HIT:     261102 MISS:      43828 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 90.17 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       5851
  ROW_BUFFER_MISS:     144804
  AVG DBUS CONGESTED CYCLE: 7.322
Channel 0 WQ ROW_BUFFER_HIT:       5179
  ROW_BUFFER_MISS:      21757
  FULL:          0
Channel 0 REFRESHES ISSUED:       9480

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       293004        79171       107881        14015
---------------------------------------------------------------
  STLB miss resolved @ L1D                0         1380         9207        39418         7668
  STLB miss resolved @ L2C                0         3491        31216        99605        15914
  STLB miss resolved @ LLC                0         4193        33077       237984        23850
  STLB miss resolved @ MEM                0          358         2925        25902        28331

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                505           39          395          270          327
---------------------------------------------------------------
  STLB miss resolved @ L1D                7            0            5           54          114
  STLB miss resolved @ L2C                1            0            7           34            8
  STLB miss resolved @ LLC               29            4           21          236          147
  STLB miss resolved @ MEM               27            1           22          255          602
[2025-09-17 17:26:23] END   suite=cs trace=classification_phase0_core1 (rc=0)
