
<meta charset="utf-8">

A.J. van de Goor：《Testing Semiconductor Memories Theory and Practice》

写论文从1987写到了2011年就没新论文了。

IEEE：[http://ieeexplore.ieee.org/search/searchresult.jsp?searchWithin=%22Authors%22:.QT.A.J.%20van%20de%20Goor.QT.&newsearch=true](http://ieeexplore.ieee.org/search/searchresult.jsp?searchWithin=%22Authors%22:.QT.A.J.%20van%20de%20Goor.QT.&newsearch=true)

1987 [Amore Address Mapping with Overlapped Rotating Entries](http://ieeexplore.ieee.org/document/4089851/)

1988 [Test pattern generation for API faults in RAM](http://ieeexplore.ieee.org/document/8710/)

1988 [CMOS SRAM functional test with quiescent write supply current](http://ieeexplore.ieee.org/document/730724/)

1990 [An efficient, reference weight-based garbage collection method for distributed systems](http://ieeexplore.ieee.org/document/77179/)

1990 [Developments towards real-time frame-to-frame automatic contour detection on echocardiograms](http://ieeexplore.ieee.org/document/144251/)

1990 [Functional memory array testing](http://ieeexplore.ieee.org/document/113652/)

1991：[Logic synthesis of 100-percent testable logic networks](http://ieeexplore.ieee.org/document/139937/)

1991 [Locating Bridging Faults in Memory Arrays](http://ieeexplore.ieee.org/document/519733/)

1992：[Test generation for C-testable one-dimensional CMOS ILA's without observable vertical outputs](http://ieeexplore.ieee.org/document/205969/)

1992：[Functional tests for arbitration SRAM-type FIFOs](http://ieeexplore.ieee.org/document/224443/)

1992：[Functional testing of modern microprocessors](http://ieeexplore.ieee.org/document/205953/)

1993：[Effective march algorithms for testing single-order addressed memories](http://ieeexplore.ieee.org/document/386425/)

1993：[Using march tests to test SRAMs](http://ieeexplore.ieee.org/document/199799/)

1993 [Automatic verification of march tests [SRAMs]](http://ieeexplore.ieee.org/document/263136/)

1993 [Fault models and tests specific for FIFO functionality](http://ieeexplore.ieee.org/document/263146/)

1993 [Test pattern generation with restrictors](http://ieeexplore.ieee.org/document/470644/)

1994 [The automatic generation of march tests](http://ieeexplore.ieee.org/document/397192/)

1994 [BIST for ring-address SRAM-type FIFOs](http://ieeexplore.ieee.org/document/397188/)

1994 [Test generation and three-state elements, buses, and bidirectionals](http://ieeexplore.ieee.org/document/292325/)

1994 [Parallel pattern fast fault simulation for three-state circuits and bidirectional I/O](http://ieeexplore.ieee.org/document/528005/)

1994 [A 16×16-bit static CMOS wave-pipelined multiplier](http://ieeexplore.ieee.org/document/409217/)

1994 [Fault models and tests for Ring Address Type FIFOs](http://ieeexplore.ieee.org/document/292297/)

1994 [Automating the verification of memory tests](http://ieeexplore.ieee.org/document/292295/)

1994：[An effective BIST scheme for ring-address type FIFOs](http://ieeexplore.ieee.org/document/527979/)

1994：[Generating march tests automatically](http://ieeexplore.ieee.org/document/528034/)

1994：[Real-time frame-to-frame automatic contour detection on echocardiograms](http://ieeexplore.ieee.org/document/470257/)

1994 [Functional tests for ring-address SRAM-type FIFOs](http://ieeexplore.ieee.org/document/326797/)

1995：[Pseudo-exhaustive word-oriented DRAM testing](http://ieeexplore.ieee.org/document/470409/)

1995 [Compact test sets for industrial circuits](http://ieeexplore.ieee.org/document/512661/)

1995 [Coping with re-usability using sequential ATPG: a practical case study](http://ieeexplore.ieee.org/document/529840/)

1995 [Functional test for shifting-type FIFOs](http://ieeexplore.ieee.org/document/470408/)

1995 [Automatic computation of test length for pseudo-random memory tests](http://ieeexplore.ieee.org/document/518082/)

1996 [Circuit partitioned automatic test pattern generation constrained by three-state buses and restrictors](http://ieeexplore.ieee.org/document/555132/)

1996 [Accelerated compact test set generation for three-state circuits](http://ieeexplore.ieee.org/document/556940/)

1996 [RAM diagnostic tests](http://ieeexplore.ieee.org/document/782499/)

1996 [Towards a uniform notation for memory tests](http://ieeexplore.ieee.org/document/494335/)

1996 [March LR: a test for realistic linked faults](http://ieeexplore.ieee.org/document/510868/)

1996 [RAM testing algorithms for detection multiple linked faults](http://ieeexplore.ieee.org/document/494337/)

1997 [Sequential test generation with advanced illegal state search](http://ieeexplore.ieee.org/document/639686/)

1997 [An analysis of (linked) address decoder faults](http://ieeexplore.ieee.org/document/619389/)

1997：[An open notation for memory tests](http://ieeexplore.ieee.org/document/619398/)

1997： [Disturb neighborhood pattern sensitive fault](http://ieeexplore.ieee.org/document/599439/)

1997 [The implementation of pseudo-random memory tests on commercial memory testers](http://ieeexplore.ieee.org/document/639618/)

1997 [March LA: a test for linked memory faults](http://ieeexplore.ieee.org/document/582440/)

1998 [Fault models and tests for two-port memories](http://ieeexplore.ieee.org/document/670898/)

1998 [Consequences of port restrictions on testing two-port memories](http://ieeexplore.ieee.org/document/743138/)

1998 [Semiconductor manufacturing process monitoring using built-in self-test for embedded memories](http://ieeexplore.ieee.org/document/743277/)

1998 [Testing Embedded Memories: Is BIST The Ultimate Solution? Answers to the Key Issues](http://ieeexplore.ieee.org/document/741671/)

1998 [Complete search in test generation for industrial circuits with improved bus-conflict detection](http://ieeexplore.ieee.org/document/741616/)

1998：[Converting March tests for bit-oriented memories into tests for word-oriented memories](http://ieeexplore.ieee.org/document/705945/)

1998：[Consequences of port restrictions on testing address decoder faults in two-port memories](http://ieeexplore.ieee.org/document/741636/)

1998 [March tests for word-oriented memories](http://ieeexplore.ieee.org/document/655905/)

1999 [Defining SRAM resistive defects and their simulation stimuli](http://ieeexplore.ieee.org/document/810726/)

1999 [Fault (in)dependent cost estimates and conflict-directed backtracking to guide sequential circuit test generation](http://ieeexplore.ieee.org/document/810749/)

1999：[March tests for word-oriented two-port memories](http://ieeexplore.ieee.org/document/810729/)

1999 [Testability of the Philips 80C51 micro-controller](http://ieeexplore.ieee.org/document/805813/)

1999 [Port interference faults in two-port memories](http://ieeexplore.ieee.org/document/805833/)

1999 [Industrial evaluation of stress combinations for march tests applied to SRAMs](http://ieeexplore.ieee.org/document/805831/)

1999 [Illegal state space identification for sequential circuit test generation](http://ieeexplore.ieee.org/document/761213/)

2000  [Industrial evaluation of DRAM SIMM tests](http://ieeexplore.ieee.org/document/894234/)

2000 [An experimental analysis of spot defects in SRAMs: realistic fault models and tests](http://ieeexplore.ieee.org/document/893615/)

2000：[Functional memory faults: a formal notation and a taxonomy](http://ieeexplore.ieee.org/document/843856/)

2000 [March tests for realistic faults in two-port memories](http://ieeexplore.ieee.org/document/868618/)

2000 [Test point insertion for compact test sets](http://ieeexplore.ieee.org/document/894217/)

2000：[Impact of memory cell array bridges on the faulty behavior in embedded DRAMs](http://ieeexplore.ieee.org/document/893638/)

2001  [Transient faults in DRAMs: concept, analysis and impact on tests](http://ieeexplore.ieee.org/document/945229/)

2001 [Tests for resistive and capacitive defects in address decoders](http://ieeexplore.ieee.org/document/990255/)

2001 [Realistic fault models and test procedure for multi-port SRAMs](http://ieeexplore.ieee.org/document/945230/)

2001：[Static and dynamic behavior of memory cell array opens and shorts in embedded DRAMs](http://ieeexplore.ieee.org/document/915069/)

2001  [Simulation based analysis of temperature effect on the faulty behavior of embedded DRAMs](http://ieeexplore.ieee.org/document/966700/)

2001 [Detecting unique faults in multi-port SRAMs](http://ieeexplore.ieee.org/document/990256/)

2001 [Simulation and development of short transparent tests for RAM](http://ieeexplore.ieee.org/document/990276/)

2001 [A memory specific notation for fault modeling](http://ieeexplore.ieee.org/document/990257/)

2002  [DRAM specific approximation of the faulty behavior of cell defects](http://ieeexplore.ieee.org/document/1181694/)

2002 [Test point insertion that facilitates ATPG in reducing test time and data volume](http://ieeexplore.ieee.org/document/1041754/)

2002：[March SS: a test for all static simple RAM faults](http://ieeexplore.ieee.org/document/1029769/)

2002：[Minimal test for coupling faults in word-oriented memories](http://ieeexplore.ieee.org/document/998413/)

2002：[Thorough testing of any multiport memory with linear tests](http://ieeexplore.ieee.org/document/980260/)

2002：[Efficient tests for realistic faults in dual-port SRAMs](http://ieeexplore.ieee.org/document/1004586/)

2002 [Modeling techniques and tests for partial faults in memory devices](http://ieeexplore.ieee.org/document/998254/)

2002 [Testing static and dynamic faults in random access memories](http://ieeexplore.ieee.org/document/1011170/)

2002 [Address and data scrambling: causes and impact on memory tests](http://ieeexplore.ieee.org/document/994601/)

2002 [Approximating infinite dynamic behavior for DRAM cell defects](http://ieeexplore.ieee.org/document/1011171/)

2003  [Systematic memory test generation for DRAM defects causing two floating nodes](http://ieeexplore.ieee.org/document/1222357/)

2003 [Detecting intra-word faults in word-oriented memories](http://ieeexplore.ieee.org/document/1197657/)

2003 [Consequences of RAM bitline twisting for test coverage](http://ieeexplore.ieee.org/document/1253788/)

2003  [Static and dynamic behavior of memory cell array spot defects in embedded DRAMs](http://ieeexplore.ieee.org/document/1183945/)

2003 [TPI for improving PR fault coverage of Boolean and three-state circuits](http://ieeexplore.ieee.org/document/1231661/)

2003： [A systematic method for modifying march tests for bit-oriented memories into tests for word-oriented memories](http://ieeexplore.ieee.org/document/1234529/)

2003：[March SL: a test for all static linked memory faults](http://ieeexplore.ieee.org/document/1250839/)

2003 [A fault primitive based analysis of linked faults in RAMs](http://ieeexplore.ieee.org/document/1222358/)

2003 [Analyzing the impact of process variations on DRAM testing using border resistance traces](http://ieeexplore.ieee.org/document/1250777/)

2003  [Test generation and optimization for DRAM cell defects using electrical simulation](http://ieeexplore.ieee.org/document/1233823/)

2003  [Optimizing stresses for testing DRAM cell defects using electrical simulation](http://ieeexplore.ieee.org/document/1253656/)

2003 [Importance of dynamic faults for new SRAM technologies](http://ieeexplore.ieee.org/document/1231665/)

2004  [An industrial evaluation of DRAM tests](http://ieeexplore.ieee.org/document/1341382/)

2004 [Effects of bit line coupling on the faulty behavior of DRAMs](http://ieeexplore.ieee.org/document/1299234/)

2004 [Soft faults and the importance of stresses in memory testing](http://ieeexplore.ieee.org/document/1269037/)

2004：[Linked faults in random access memories: concept, fault models, test algorithms, and industrial results](http://ieeexplore.ieee.org/document/1291585/)

2004：[The state-of-art and future trends in testing embedded memories](http://ieeexplore.ieee.org/document/1327984/)

2004 [Tests for address decoder delay faults in RAMs due to inter-gate opens](http://ieeexplore.ieee.org/document/1347646/)

2004 [The effectiveness of the scan test and its new variants](http://ieeexplore.ieee.org/document/1327980/)

2004 [Detecting faults in the peripheral circuits and an evaluation of SRAM test](http://ieeexplore.ieee.org/document/1386943/)

2005  [Framework for fault analysis and test generation in DRAMs](http://ieeexplore.ieee.org/document/1395723/)

2005 [Impact of stresses on the fault coverage of memory tests](http://ieeexplore.ieee.org/document/1498211/)

2006：[Memory test experiment: industrial results and data](http://ieeexplore.ieee.org/document/1576336/)

2006：[Influence of Bit-Line Coupling and Twisting on the Faulty Behavior of DRAMs](http://ieeexplore.ieee.org/document/4014514/)

2006 [Opens and Delay Faults in CMOS RAM Address Decoders](http://ieeexplore.ieee.org/document/1717393/)

2006  [Space of DRAM Fault Models and Corresponding Testing](http://ieeexplore.ieee.org/document/1657087/)

2007：[An Investigation on Capacitive Coupling in RAM Address Decoders](http://ieeexplore.ieee.org/document/4437418/)

2008：[Defect Oriented Testing of the Strap Problem Under Process Variations in DRAMs](http://ieeexplore.ieee.org/document/4700631/)

2009 [New Algorithms for Address Decoder Delay Faults and Bit Line Imbalance Faults](http://ieeexplore.ieee.org/document/5359299/)

2010 [Low-cost, customized and flexible SRAM MBIST engine](http://ieeexplore.ieee.org/document/5491749/)

2010 [Advanced embedded memory testing: Reducing the defect per million level at lower test cost](http://ieeexplore.ieee.org/document/5491828/)

2010 [Using a CISC microcontroller to test embedded memories](http://ieeexplore.ieee.org/document/5491773/)

2010 [Memory testing with a RISC microcontroller](http://ieeexplore.ieee.org/document/5457210/)

2010 [MBIST architecture framework based on orthogonal constructs](http://ieeexplore.ieee.org/document/5724423/)

2011 [Optimizing memory BIST Address Generator implementations](http://ieeexplore.ieee.org/document/5941430/)

2011 [Generic, orthogonal and low-cost March Element based memory BIST](http://ieeexplore.ieee.org/document/6139148/)
