#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Apr  2 14:24:24 2019
# Process ID: 12614
# Current directory: /home/saverio/scrittura_su_flash/scrittura_su_flash.runs/synth_1
# Command line: vivado -log controllore_flash.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source controllore_flash.tcl
# Log file: /home/saverio/scrittura_su_flash/scrittura_su_flash.runs/synth_1/controllore_flash.vds
# Journal file: /home/saverio/scrittura_su_flash/scrittura_su_flash.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source controllore_flash.tcl -notrace
Command: synth_design -top controllore_flash -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12745 
WARNING: [Synth 8-976] reset has already been declared [/home/saverio/scrittura_su_flash/scrittura_su_flash.srcs/sources_1/new/controllore_flash.sv:38]
WARNING: [Synth 8-2654] second declaration of reset ignored [/home/saverio/scrittura_su_flash/scrittura_su_flash.srcs/sources_1/new/controllore_flash.sv:38]
INFO: [Synth 8-994] reset is declared here [/home/saverio/scrittura_su_flash/scrittura_su_flash.srcs/sources_1/new/controllore_flash.sv:33]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1316.379 ; gain = 87.281 ; free physical = 8510 ; free virtual = 12211
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'controllore_flash' [/home/saverio/scrittura_su_flash/scrittura_su_flash.srcs/sources_1/new/controllore_flash.sv:23]
INFO: [Synth 8-6157] synthesizing module 'scrittura_su_flash' [/home/saverio/scrittura_su_flash/scrittura_su_flash.srcs/sources_1/new/scrittura_su_flash.sv:28]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [/home/saverio/scrittura_su_flash/scrittura_su_flash.runs/synth_1/.Xil/Vivado-12614-saverio-UX530UX/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [/home/saverio/scrittura_su_flash/scrittura_su_flash.runs/synth_1/.Xil/Vivado-12614-saverio-UX530UX/realtime/clk_wiz_0_stub.v:5]
WARNING: [Synth 8-350] instance 'clk_gen' of module 'clk_wiz_0' requires 3 connections, but only 2 given [/home/saverio/scrittura_su_flash/scrittura_su_flash.srcs/sources_1/new/scrittura_su_flash.sv:48]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/saverio/scrittura_su_flash/scrittura_su_flash.srcs/sources_1/new/scrittura_su_flash.sv:54]
INFO: [Synth 8-6157] synthesizing module 'STARTUPE2' [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:50881]
	Parameter PROG_USR bound to: FALSE - type: string 
	Parameter SIM_CCLK_FREQ bound to: 0.000000 - type: float 
INFO: [Synth 8-6155] done synthesizing module 'STARTUPE2' (2#1) [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:50881]
INFO: [Synth 8-155] case statement is not full and has no default [/home/saverio/scrittura_su_flash/scrittura_su_flash.srcs/sources_1/new/scrittura_su_flash.sv:114]
INFO: [Synth 8-155] case statement is not full and has no default [/home/saverio/scrittura_su_flash/scrittura_su_flash.srcs/sources_1/new/scrittura_su_flash.sv:313]
INFO: [Synth 8-155] case statement is not full and has no default [/home/saverio/scrittura_su_flash/scrittura_su_flash.srcs/sources_1/new/scrittura_su_flash.sv:481]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/saverio/scrittura_su_flash/scrittura_su_flash.srcs/sources_1/new/scrittura_su_flash.sv:552]
INFO: [Synth 8-6157] synthesizing module 'ila' [/home/saverio/scrittura_su_flash/scrittura_su_flash.runs/synth_1/.Xil/Vivado-12614-saverio-UX530UX/realtime/ila_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila' (3#1) [/home/saverio/scrittura_su_flash/scrittura_su_flash.runs/synth_1/.Xil/Vivado-12614-saverio-UX530UX/realtime/ila_stub.v:6]
WARNING: [Synth 8-324] index 5 out of range [/home/saverio/scrittura_su_flash/scrittura_su_flash.srcs/sources_1/new/scrittura_su_flash.sv:567]
WARNING: [Synth 8-324] index 4 out of range [/home/saverio/scrittura_su_flash/scrittura_su_flash.srcs/sources_1/new/scrittura_su_flash.sv:579]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ILA_inst'. This will prevent further optimization [/home/saverio/scrittura_su_flash/scrittura_su_flash.srcs/sources_1/new/scrittura_su_flash.sv:552]
INFO: [Synth 8-6155] done synthesizing module 'scrittura_su_flash' (4#1) [/home/saverio/scrittura_su_flash/scrittura_su_flash.srcs/sources_1/new/scrittura_su_flash.sv:28]
WARNING: [Synth 8-6014] Unused sequential element i_reg was removed.  [/home/saverio/scrittura_su_flash/scrittura_su_flash.srcs/sources_1/new/controllore_flash.sv:74]
INFO: [Synth 8-6155] done synthesizing module 'controllore_flash' (5#1) [/home/saverio/scrittura_su_flash/scrittura_su_flash.srcs/sources_1/new/controllore_flash.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1349.629 ; gain = 120.531 ; free physical = 8524 ; free virtual = 12227
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1349.629 ; gain = 120.531 ; free physical = 8523 ; free virtual = 12225
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1349.629 ; gain = 120.531 ; free physical = 8523 ; free virtual = 12225
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/saverio/scrittura_su_flash/scrittura_su_flash.srcs/sources_1/ip/ila/ila/ila_in_context.xdc] for cell 'driver/ILA_inst'
Finished Parsing XDC File [/home/saverio/scrittura_su_flash/scrittura_su_flash.srcs/sources_1/ip/ila/ila/ila_in_context.xdc] for cell 'driver/ILA_inst'
Parsing XDC File [/home/saverio/scrittura_su_flash/scrittura_su_flash.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'driver/clk_gen'
Finished Parsing XDC File [/home/saverio/scrittura_su_flash/scrittura_su_flash.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'driver/clk_gen'
Parsing XDC File [/home/saverio/scrittura_su_flash/scrittura_su_flash.srcs/constrs_1/imports/new/ddr4.xdc]
WARNING: [Vivado 12-584] No ports matched 'reset'. [/home/saverio/scrittura_su_flash/scrittura_su_flash.srcs/constrs_1/imports/new/ddr4.xdc:78]
Finished Parsing XDC File [/home/saverio/scrittura_su_flash/scrittura_su_flash.srcs/constrs_1/imports/new/ddr4.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/saverio/scrittura_su_flash/scrittura_su_flash.srcs/constrs_1/imports/new/ddr4.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/controllore_flash_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/saverio/scrittura_su_flash/scrittura_su_flash.srcs/constrs_1/imports/new/ddr4.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/controllore_flash_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/controllore_flash_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1697.441 ; gain = 0.000 ; free physical = 8256 ; free virtual = 11958
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 1697.441 ; gain = 468.344 ; free physical = 8339 ; free virtual = 12041
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 1697.441 ; gain = 468.344 ; free physical = 8339 ; free virtual = 12041
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  /home/saverio/scrittura_su_flash/scrittura_su_flash.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  /home/saverio/scrittura_su_flash/scrittura_su_flash.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for driver/ILA_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for driver/clk_gen. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 1697.441 ; gain = 468.344 ; free physical = 8341 ; free virtual = 12043
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "cs_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "cs_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "command" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 1697.441 ; gain = 468.344 ; free physical = 8331 ; free virtual = 12033
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 5     
	   6 Input     13 Bit        Muxes := 1     
	   7 Input     13 Bit        Muxes := 1     
	   4 Input     13 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 8     
	   6 Input      8 Bit        Muxes := 2     
	  13 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 2     
	  17 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   6 Input      4 Bit        Muxes := 1     
	  13 Input      3 Bit        Muxes := 2     
	  16 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 38    
	   6 Input      1 Bit        Muxes := 12    
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 7     
	  13 Input      1 Bit        Muxes := 5     
	  16 Input      1 Bit        Muxes := 4     
	  19 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module controllore_flash 
Detailed RTL Component Info : 
+---Registers : 
	              512 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 6     
Module scrittura_su_flash 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 5     
	   6 Input     13 Bit        Muxes := 1     
	   7 Input     13 Bit        Muxes := 1     
	   4 Input     13 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 8     
	   6 Input      8 Bit        Muxes := 2     
	  13 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 2     
	  17 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   6 Input      4 Bit        Muxes := 1     
	  13 Input      3 Bit        Muxes := 2     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 38    
	   6 Input      1 Bit        Muxes := 6     
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 7     
	  13 Input      1 Bit        Muxes := 5     
	  16 Input      1 Bit        Muxes := 4     
	  19 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cs_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'address_reg[0]' (FDRE) to 'data_reg[0]'
INFO: [Synth 8-3886] merging instance 'address_reg[1]' (FDRE) to 'data_reg[0]'
INFO: [Synth 8-3886] merging instance 'address_reg[2]' (FDRE) to 'data_reg[0]'
INFO: [Synth 8-3886] merging instance 'address_reg[3]' (FDRE) to 'data_reg[0]'
INFO: [Synth 8-3886] merging instance 'address_reg[4]' (FDRE) to 'data_reg[0]'
INFO: [Synth 8-3886] merging instance 'address_reg[5]' (FDRE) to 'data_reg[0]'
INFO: [Synth 8-3886] merging instance 'address_reg[6]' (FDRE) to 'data_reg[0]'
INFO: [Synth 8-3886] merging instance 'address_reg[7]' (FDRE) to 'data_reg[0]'
INFO: [Synth 8-3886] merging instance 'address_reg[8]' (FDRE) to 'data_reg[0]'
INFO: [Synth 8-3886] merging instance 'address_reg[9]' (FDRE) to 'data_reg[0]'
INFO: [Synth 8-3886] merging instance 'address_reg[10]' (FDRE) to 'data_reg[0]'
INFO: [Synth 8-3886] merging instance 'address_reg[11]' (FDRE) to 'data_reg[0]'
INFO: [Synth 8-3886] merging instance 'address_reg[12]' (FDRE) to 'data_reg[0]'
INFO: [Synth 8-3886] merging instance 'address_reg[13]' (FDRE) to 'data_reg[0]'
INFO: [Synth 8-3886] merging instance 'address_reg[14]' (FDRE) to 'data_reg[0]'
INFO: [Synth 8-3886] merging instance 'address_reg[15]' (FDRE) to 'data_reg[0]'
INFO: [Synth 8-3886] merging instance 'address_reg[16]' (FDRE) to 'data_reg[0]'
INFO: [Synth 8-3886] merging instance 'address_reg[17]' (FDRE) to 'data_reg[0]'
INFO: [Synth 8-3886] merging instance 'address_reg[18]' (FDRE) to 'data_reg[0]'
INFO: [Synth 8-3886] merging instance 'address_reg[19]' (FDRE) to 'data_reg[0]'
INFO: [Synth 8-3886] merging instance 'address_reg[20]' (FDRE) to 'data_reg[0]'
INFO: [Synth 8-3886] merging instance 'address_reg[21]' (FDRE) to 'data_reg[0]'
INFO: [Synth 8-3886] merging instance 'address_reg[22]' (FDRE) to 'data_reg[0]'
INFO: [Synth 8-3886] merging instance 'address_reg[23]' (FDRE) to 'data_reg[0]'
INFO: [Synth 8-3886] merging instance 'data_reg[0]' (FDRE) to 'data_reg[1]'
INFO: [Synth 8-3886] merging instance 'data_reg[1]' (FDRE) to 'data_reg[2]'
INFO: [Synth 8-3886] merging instance 'data_reg[2]' (FDRE) to 'data_reg[3]'
INFO: [Synth 8-3886] merging instance 'data_reg[3]' (FDRE) to 'data_reg[5]'
INFO: [Synth 8-3886] merging instance 'data_reg[4]' (FDSE) to 'data_reg[304]'
INFO: [Synth 8-3886] merging instance 'data_reg[5]' (FDRE) to 'data_reg[6]'
INFO: [Synth 8-3886] merging instance 'data_reg[6]' (FDRE) to 'data_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_reg[7]' (FDRE) to 'data_reg[8]'
INFO: [Synth 8-3886] merging instance 'data_reg[8]' (FDRE) to 'data_reg[9]'
INFO: [Synth 8-3886] merging instance 'data_reg[9]' (FDRE) to 'data_reg[10]'
INFO: [Synth 8-3886] merging instance 'data_reg[10]' (FDRE) to 'data_reg[11]'
INFO: [Synth 8-3886] merging instance 'data_reg[11]' (FDRE) to 'data_reg[12]'
INFO: [Synth 8-3886] merging instance 'data_reg[12]' (FDRE) to 'data_reg[13]'
INFO: [Synth 8-3886] merging instance 'data_reg[13]' (FDRE) to 'data_reg[14]'
INFO: [Synth 8-3886] merging instance 'data_reg[14]' (FDRE) to 'data_reg[15]'
INFO: [Synth 8-3886] merging instance 'data_reg[15]' (FDRE) to 'data_reg[16]'
INFO: [Synth 8-3886] merging instance 'data_reg[16]' (FDRE) to 'data_reg[17]'
INFO: [Synth 8-3886] merging instance 'data_reg[17]' (FDRE) to 'data_reg[18]'
INFO: [Synth 8-3886] merging instance 'data_reg[18]' (FDRE) to 'data_reg[19]'
INFO: [Synth 8-3886] merging instance 'data_reg[19]' (FDRE) to 'data_reg[20]'
INFO: [Synth 8-3886] merging instance 'data_reg[20]' (FDRE) to 'data_reg[21]'
INFO: [Synth 8-3886] merging instance 'data_reg[21]' (FDRE) to 'data_reg[22]'
INFO: [Synth 8-3886] merging instance 'data_reg[22]' (FDRE) to 'data_reg[23]'
INFO: [Synth 8-3886] merging instance 'data_reg[23]' (FDRE) to 'data_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_reg[24]' (FDRE) to 'data_reg[25]'
INFO: [Synth 8-3886] merging instance 'data_reg[25]' (FDRE) to 'data_reg[26]'
INFO: [Synth 8-3886] merging instance 'data_reg[26]' (FDRE) to 'data_reg[27]'
INFO: [Synth 8-3886] merging instance 'data_reg[27]' (FDRE) to 'data_reg[28]'
INFO: [Synth 8-3886] merging instance 'data_reg[28]' (FDRE) to 'data_reg[29]'
INFO: [Synth 8-3886] merging instance 'data_reg[29]' (FDRE) to 'data_reg[30]'
INFO: [Synth 8-3886] merging instance 'data_reg[30]' (FDRE) to 'data_reg[31]'
INFO: [Synth 8-3886] merging instance 'data_reg[31]' (FDRE) to 'data_reg[32]'
INFO: [Synth 8-3886] merging instance 'data_reg[32]' (FDRE) to 'data_reg[33]'
INFO: [Synth 8-3886] merging instance 'data_reg[33]' (FDRE) to 'data_reg[34]'
INFO: [Synth 8-3886] merging instance 'data_reg[34]' (FDRE) to 'data_reg[35]'
INFO: [Synth 8-3886] merging instance 'data_reg[35]' (FDRE) to 'data_reg[36]'
INFO: [Synth 8-3886] merging instance 'data_reg[36]' (FDRE) to 'data_reg[37]'
INFO: [Synth 8-3886] merging instance 'data_reg[37]' (FDRE) to 'data_reg[38]'
INFO: [Synth 8-3886] merging instance 'data_reg[38]' (FDRE) to 'data_reg[39]'
INFO: [Synth 8-3886] merging instance 'data_reg[39]' (FDRE) to 'data_reg[40]'
INFO: [Synth 8-3886] merging instance 'data_reg[40]' (FDRE) to 'data_reg[41]'
INFO: [Synth 8-3886] merging instance 'data_reg[41]' (FDRE) to 'data_reg[42]'
INFO: [Synth 8-3886] merging instance 'data_reg[42]' (FDRE) to 'data_reg[43]'
INFO: [Synth 8-3886] merging instance 'data_reg[43]' (FDRE) to 'data_reg[44]'
INFO: [Synth 8-3886] merging instance 'data_reg[44]' (FDRE) to 'data_reg[45]'
INFO: [Synth 8-3886] merging instance 'data_reg[45]' (FDRE) to 'data_reg[46]'
INFO: [Synth 8-3886] merging instance 'data_reg[46]' (FDRE) to 'data_reg[47]'
INFO: [Synth 8-3886] merging instance 'data_reg[47]' (FDRE) to 'data_reg[48]'
INFO: [Synth 8-3886] merging instance 'data_reg[48]' (FDRE) to 'data_reg[49]'
INFO: [Synth 8-3886] merging instance 'data_reg[49]' (FDRE) to 'data_reg[50]'
INFO: [Synth 8-3886] merging instance 'data_reg[50]' (FDRE) to 'data_reg[51]'
INFO: [Synth 8-3886] merging instance 'data_reg[51]' (FDRE) to 'data_reg[52]'
INFO: [Synth 8-3886] merging instance 'data_reg[52]' (FDRE) to 'data_reg[53]'
INFO: [Synth 8-3886] merging instance 'data_reg[53]' (FDRE) to 'data_reg[54]'
INFO: [Synth 8-3886] merging instance 'data_reg[54]' (FDRE) to 'data_reg[55]'
INFO: [Synth 8-3886] merging instance 'data_reg[55]' (FDRE) to 'data_reg[56]'
INFO: [Synth 8-3886] merging instance 'data_reg[56]' (FDRE) to 'data_reg[57]'
INFO: [Synth 8-3886] merging instance 'data_reg[57]' (FDRE) to 'data_reg[58]'
INFO: [Synth 8-3886] merging instance 'data_reg[58]' (FDRE) to 'data_reg[59]'
INFO: [Synth 8-3886] merging instance 'data_reg[59]' (FDRE) to 'data_reg[60]'
INFO: [Synth 8-3886] merging instance 'data_reg[60]' (FDRE) to 'data_reg[61]'
INFO: [Synth 8-3886] merging instance 'data_reg[61]' (FDRE) to 'data_reg[62]'
INFO: [Synth 8-3886] merging instance 'data_reg[62]' (FDRE) to 'data_reg[63]'
INFO: [Synth 8-3886] merging instance 'data_reg[63]' (FDRE) to 'data_reg[64]'
INFO: [Synth 8-3886] merging instance 'data_reg[64]' (FDRE) to 'data_reg[65]'
INFO: [Synth 8-3886] merging instance 'data_reg[65]' (FDRE) to 'data_reg[66]'
INFO: [Synth 8-3886] merging instance 'data_reg[66]' (FDRE) to 'data_reg[67]'
INFO: [Synth 8-3886] merging instance 'data_reg[67]' (FDRE) to 'data_reg[68]'
INFO: [Synth 8-3886] merging instance 'data_reg[68]' (FDRE) to 'data_reg[69]'
INFO: [Synth 8-3886] merging instance 'data_reg[69]' (FDRE) to 'data_reg[70]'
INFO: [Synth 8-3886] merging instance 'data_reg[70]' (FDRE) to 'data_reg[71]'
INFO: [Synth 8-3886] merging instance 'data_reg[71]' (FDRE) to 'data_reg[72]'
INFO: [Synth 8-3886] merging instance 'data_reg[72]' (FDRE) to 'data_reg[73]'
INFO: [Synth 8-3886] merging instance 'data_reg[73]' (FDRE) to 'data_reg[74]'
INFO: [Synth 8-3886] merging instance 'data_reg[74]' (FDRE) to 'data_reg[75]'
INFO: [Synth 8-3886] merging instance 'data_reg[75]' (FDRE) to 'data_reg[76]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_reg[510] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\data_reg[511] )
WARNING: [Synth 8-3332] Sequential element (data_reg[511]) is unused and will be removed from module controllore_flash.
WARNING: [Synth 8-3332] Sequential element (data_reg[510]) is unused and will be removed from module controllore_flash.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (driver/\command_reg[7] )
WARNING: [Synth 8-3332] Sequential element (command_reg[7]) is unused and will be removed from module scrittura_su_flash.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 1697.441 ; gain = 468.344 ; free physical = 8309 ; free virtual = 12014
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'driver/clk_gen/clk_out1' to pin 'driver/clk_gen/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:33 . Memory (MB): peak = 1697.441 ; gain = 468.344 ; free physical = 8183 ; free virtual = 11888
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:35 . Memory (MB): peak = 1714.449 ; gain = 485.352 ; free physical = 8159 ; free virtual = 11864
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (activate_clk_reg) is unused and will be removed from module scrittura_su_flash.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:35 . Memory (MB): peak = 1714.449 ; gain = 485.352 ; free physical = 8160 ; free virtual = 11865
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module clk_gen has unconnected pin reset
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:35 . Memory (MB): peak = 1714.449 ; gain = 485.352 ; free physical = 8161 ; free virtual = 11866
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:35 . Memory (MB): peak = 1714.449 ; gain = 485.352 ; free physical = 8161 ; free virtual = 11866
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:35 . Memory (MB): peak = 1714.449 ; gain = 485.352 ; free physical = 8157 ; free virtual = 11862
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:35 . Memory (MB): peak = 1714.449 ; gain = 485.352 ; free physical = 8157 ; free virtual = 11862
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:35 . Memory (MB): peak = 1714.449 ; gain = 485.352 ; free physical = 8157 ; free virtual = 11862
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:36 . Memory (MB): peak = 1714.449 ; gain = 485.352 ; free physical = 8157 ; free virtual = 11862
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
|2     |ila           |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |clk_wiz_0 |     1|
|2     |ila       |     1|
|3     |CARRY4    |     7|
|4     |LUT1      |    13|
|5     |LUT2      |    31|
|6     |LUT3      |     9|
|7     |LUT4      |    15|
|8     |LUT5      |    35|
|9     |LUT6      |   221|
|10    |MUXF7     |    51|
|11    |MUXF8     |    19|
|12    |STARTUPE2 |     1|
|13    |FDRE      |    37|
|14    |FDSE      |     5|
|15    |IBUF      |     2|
|16    |OBUF      |     2|
+------+----------+------+

Report Instance Areas: 
+------+---------+-------------------+------+
|      |Instance |Module             |Cells |
+------+---------+-------------------+------+
|1     |top      |                   |   449|
|2     |  driver |scrittura_su_flash |   426|
+------+---------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:36 . Memory (MB): peak = 1714.449 ; gain = 485.352 ; free physical = 8157 ; free virtual = 11862
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1714.449 ; gain = 137.539 ; free physical = 8216 ; free virtual = 11921
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:36 . Memory (MB): peak = 1714.457 ; gain = 485.352 ; free physical = 8216 ; free virtual = 11921
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 80 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
142 Infos, 14 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:36 . Memory (MB): peak = 1714.457 ; gain = 485.453 ; free physical = 8217 ; free virtual = 11922
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/saverio/scrittura_su_flash/scrittura_su_flash.runs/synth_1/controllore_flash.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file controllore_flash_utilization_synth.rpt -pb controllore_flash_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1738.461 ; gain = 0.000 ; free physical = 8221 ; free virtual = 11926
INFO: [Common 17-206] Exiting Vivado at Tue Apr  2 14:25:10 2019...
