INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:40:38 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.993ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.850ns period=5.700ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.850ns period=5.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.700ns  (clk rise@5.700ns - clk rise@0.000ns)
  Data Path Delay:        6.362ns  (logic 2.186ns (34.362%)  route 4.176ns (65.638%))
  Logic Levels:           19  (CARRY4=9 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 6.183 - 5.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1563, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X17Y101        FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y101        FDCE (Prop_fdce_C_Q)         0.216     0.724 r  lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[1]/Q
                         net (fo=25, routed)          0.467     1.191    lsq1/handshake_lsq_lsq1_core/ldq_head_q[1]
    SLICE_X16Y100        LUT4 (Prop_lut4_I3_O)        0.043     1.234 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_8/O
                         net (fo=1, routed)           0.000     1.234    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_8_n_0
    SLICE_X16Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     1.472 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.472    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3_n_0
    SLICE_X16Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.522 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.522    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3_n_0
    SLICE_X16Y102        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147     1.669 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_4/O[3]
                         net (fo=10, routed)          0.317     1.986    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_4_n_4
    SLICE_X17Y102        LUT3 (Prop_lut3_I0_O)        0.120     2.106 f  lsq1/handshake_lsq_lsq1_core/dataReg[31]_i_9/O
                         net (fo=33, routed)          0.516     2.622    lsq1/handshake_lsq_lsq1_core/dataReg[31]_i_9_n_0
    SLICE_X19Y99         LUT6 (Prop_lut6_I2_O)        0.043     2.665 f  lsq1/handshake_lsq_lsq1_core/dataReg[9]_i_3/O
                         net (fo=1, routed)           0.273     2.938    lsq1/handshake_lsq_lsq1_core/dataReg[9]_i_3_n_0
    SLICE_X20Y99         LUT6 (Prop_lut6_I5_O)        0.043     2.981 f  lsq1/handshake_lsq_lsq1_core/dataReg[9]_i_1/O
                         net (fo=2, routed)           0.297     3.279    load2/data_tehb/control/lsq1_ldData_0[1]
    SLICE_X20Y100        LUT3 (Prop_lut3_I2_O)        0.043     3.322 f  load2/data_tehb/control/level4_c1[12]_i_2/O
                         net (fo=9, routed)           0.637     3.959    lsq1/handshake_lsq_lsq1_core/level5_c1_reg[12]
    SLICE_X15Y103        LUT6 (Prop_lut6_I2_O)        0.043     4.002 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__0_i_4/O
                         net (fo=1, routed)           0.288     4.290    addf0/operator/ltOp_carry__1_0[0]
    SLICE_X17Y104        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.262     4.552 r  addf0/operator/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.552    addf0/operator/ltOp_carry__0_n_0
    SLICE_X17Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.601 r  addf0/operator/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.601    addf0/operator/ltOp_carry__1_n_0
    SLICE_X17Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.650 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.650    addf0/operator/ltOp_carry__2_n_0
    SLICE_X17Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     4.777 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=89, routed)          0.191     4.967    lsq1/handshake_lsq_lsq1_core/CO[0]
    SLICE_X17Y108        LUT6 (Prop_lut6_I5_O)        0.130     5.097 r  lsq1/handshake_lsq_lsq1_core/i__carry_i_4/O
                         net (fo=1, routed)           0.183     5.280    addf0/operator/p_1_in[0]
    SLICE_X16Y106        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.276     5.556 r  addf0/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.556    addf0/operator/_inferred__1/i__carry_n_0
    SLICE_X16Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102     5.658 r  addf0/operator/_inferred__1/i__carry__0/O[0]
                         net (fo=4, routed)           0.316     5.974    addf0/operator/RightShifterComponent/level4_c1_reg[25]_0[0]
    SLICE_X17Y108        LUT4 (Prop_lut4_I2_O)        0.119     6.093 r  addf0/operator/RightShifterComponent/level4_c1[25]_i_2/O
                         net (fo=7, routed)           0.183     6.276    lsq1/handshake_lsq_lsq1_core/level4_c1_reg[25]
    SLICE_X16Y109        LUT5 (Prop_lut5_I0_O)        0.043     6.319 f  lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_6/O
                         net (fo=12, routed)          0.229     6.548    lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_6_n_0
    SLICE_X17Y110        LUT3 (Prop_lut3_I1_O)        0.043     6.591 r  lsq1/handshake_lsq_lsq1_core/level4_c1[23]_i_1/O
                         net (fo=14, routed)          0.279     6.870    addf0/operator/RightShifterComponent/level4_c1_reg[23]_0
    SLICE_X16Y111        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.700     5.700 r  
                                                      0.000     5.700 r  clk (IN)
                         net (fo=1563, unset)         0.483     6.183    addf0/operator/RightShifterComponent/clk
    SLICE_X16Y111        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[11]/C
                         clock pessimism              0.000     6.183    
                         clock uncertainty           -0.035     6.147    
    SLICE_X16Y111        FDRE (Setup_fdre_C_R)       -0.271     5.876    addf0/operator/RightShifterComponent/level4_c1_reg[11]
  -------------------------------------------------------------------
                         required time                          5.876    
                         arrival time                          -6.870    
  -------------------------------------------------------------------
                         slack                                 -0.993    




