# eCos saved configuration

# ---- commands --------------------------------------------------------
# This section contains information about the savefile format.
# It should not be edited. Any modifications made to this section
# may make it impossible for the configuration tools to read
# the savefile.

cdl_savefile_version 1;
cdl_savefile_command cdl_savefile_version {};
cdl_savefile_command cdl_savefile_command {};
cdl_savefile_command cdl_configuration { description hardware template package };
cdl_savefile_command cdl_package { value_source user_value wizard_value inferred_value };
cdl_savefile_command cdl_component { value_source user_value wizard_value inferred_value };
cdl_savefile_command cdl_option { value_source user_value wizard_value inferred_value };
cdl_savefile_command cdl_interface { value_source user_value wizard_value inferred_value };

# ---- toplevel --------------------------------------------------------
# This section defines the toplevel configuration object. The only
# values that can be changed are the name of the configuration and
# the description field. It is not possible to modify the target,
# the template or the set of packages simply by editing the lines
# below because these changes have wide-ranging effects. Instead
# the appropriate tools should be used to make such modifications.

cdl_configuration eCos {
    description "" ;

    # These fields should not be modified.
    hardware    stm3210e_eval ;
    template    kernel ;
    package -hardware CYGPKG_HAL_CORTEXM current ;
    package -hardware CYGPKG_HAL_CORTEXM_STM32 current ;
    package -hardware CYGPKG_HAL_CORTEXM_STM32_STM3210E_EVAL current ;
    package -hardware CYGPKG_DEVS_FLASH_AMD_AM29XXXXX_V2 current ;
    package -hardware CYGPKG_DEVS_FLASH_STM32 current ;
    package -hardware CYGPKG_DEVS_FLASH_SPI_M25PXX current ;
    package -hardware CYGPKG_IO_SERIAL_CORTEXM_STM32 current ;
    package -hardware CYGPKG_DEVS_WALLCLOCK_STM32 current ;
    package -hardware CYGPKG_IO_SPI current ;
    package -hardware CYGPKG_DEVS_SPI_CORTEXM_STM32 current ;
    package -hardware CYGPKG_DEVS_ADC_CORTEXM_STM32 current ;
    package -hardware CYGPKG_IO_USB current ;
    package -hardware CYGPKG_IO_USB_SLAVE current ;
    package -hardware CYGPKG_DEVS_USB_CORTEXM_STM32 current ;
    package -template CYGPKG_HAL current ;
    package -template CYGPKG_IO current ;
    package -template CYGPKG_IO_SERIAL current ;
    package -template CYGPKG_INFRA current ;
    package -template CYGPKG_KERNEL current ;
    package -template CYGPKG_ERROR current ;
    package -template CYGPKG_MEMALLOC current ;
    package -template CYGPKG_LIBC_STRING current ;
    package -template CYGPKG_ISOINFRA current ;
};

# ---- conflicts -------------------------------------------------------
# There are no conflicts.

# ---- contents --------------------------------------------------------
# >
# >
# Flash support
# Control flash device support for STM3210E-EVAL board.
#
cdl_component CYGHWR_HAL_CORTEXM_STM32_FLASH {
    # This option is not active
    # ActiveIf constraint: CYGPKG_IO_FLASH
    #     CYGPKG_IO_FLASH (unknown) == 0
    #   --> 0

    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 1
    # value_source default
    # Default value: 1
};

# >
# Internal flash support
# This option enables support for the internal flash device.
#
cdl_option CYGHWR_HAL_CORTEXM_STM32_FLASH_INTERNAL {
    # This option is not active
    # The parent CYGHWR_HAL_CORTEXM_STM32_FLASH is not active

    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 1
    # value_source default
    # Default value: 1
};

# External NOR flash support
# This option enables support for the external NOR flash device.
#
cdl_option CYGHWR_HAL_CORTEXM_STM32_FLASH_NOR {
    # This option is not active
    # The parent CYGHWR_HAL_CORTEXM_STM32_FLASH is not active

    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 1
    # value_source default
    # Default value: 1
};

# <
# STM3210E support for ENC424J600 SPI ethernet
# Support for ENC424J600 with STM3210E EVAL board.
#
cdl_component CYGHWR_HAL_CORTEXM_STM32_SPIETH_CONTROLLER {
    # This option is not active
    # ActiveIf constraint: CYGPKG_DEVS_ETH_ENC424J600
    #     CYGPKG_DEVS_ETH_ENC424J600 (unknown) == 0
    #   --> 0

    # There is no associated value.
};

# >
# SPI bus
# Select which SPI bus of the STM32 the SPI Ethernet controller
# is connected to.
#
cdl_option CYGHWR_HAL_CORTEXM_STM32_SPIETH_SPI_BUS {
    # This option is not active
    # The parent CYGHWR_HAL_CORTEXM_STM32_SPIETH_CONTROLLER is not active

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value 1
    # value_source default
    # Default value: 1
    # Legal values:  1 2 3 
    # Requires:  (CYGHWR_HAL_CORTEXM_STM32_SPIETH_SPI_BUS == 1) implies CYGHWR_DEVS_SPI_CORTEXM_STM32_BUS1 
    #     CYGHWR_HAL_CORTEXM_STM32_SPIETH_SPI_BUS == 0
    #     CYGHWR_DEVS_SPI_CORTEXM_STM32_BUS1 == 0
    #   --> 1
    # Requires:  (CYGHWR_HAL_CORTEXM_STM32_SPIETH_SPI_BUS == 2) implies CYGHWR_DEVS_SPI_CORTEXM_STM32_BUS2 
    #     CYGHWR_HAL_CORTEXM_STM32_SPIETH_SPI_BUS == 0
    #     CYGHWR_DEVS_SPI_CORTEXM_STM32_BUS2 == 0
    #   --> 1
    # Requires:  (CYGHWR_HAL_CORTEXM_STM32_SPIETH_SPI_BUS == 3) implies CYGHWR_DEVS_SPI_CORTEXM_STM32_BUS3 
    #     CYGHWR_HAL_CORTEXM_STM32_SPIETH_SPI_BUS == 0
    #     CYGHWR_DEVS_SPI_CORTEXM_STM32_BUS3 == 0
    #   --> 1
    # Requires: (CYGNUM_DEVS_SPI_CORTEXM_STM32_PIN_TOGGLE_RATE==50)
    #     CYGNUM_DEVS_SPI_CORTEXM_STM32_PIN_TOGGLE_RATE == 10
    #   --> 0

    # The following properties are affected by this value
    # option CYGHWR_HAL_CORTEXM_STM32_SPIETH_SPI_BUS
    #     Requires:  (CYGHWR_HAL_CORTEXM_STM32_SPIETH_SPI_BUS == 1) implies CYGHWR_DEVS_SPI_CORTEXM_STM32_BUS1 
    # option CYGHWR_HAL_CORTEXM_STM32_SPIETH_SPI_BUS
    #     Requires:  (CYGHWR_HAL_CORTEXM_STM32_SPIETH_SPI_BUS == 2) implies CYGHWR_DEVS_SPI_CORTEXM_STM32_BUS2 
    # option CYGHWR_HAL_CORTEXM_STM32_SPIETH_SPI_BUS
    #     Requires:  (CYGHWR_HAL_CORTEXM_STM32_SPIETH_SPI_BUS == 3) implies CYGHWR_DEVS_SPI_CORTEXM_STM32_BUS3 
};

# Chip select index
# Enter the index into the array of chip selects to be used as
# the chip select for the external Ethernet
# controller connected to the SPI bus. The list of possible chip
# selects for the selected SPI bus is defined in the STM32 SPI
# driver's configuration, for example for SPI bus 1:
# CYGHWR_DEVS_SPI_CORTEXM_STM32_BUS1_CS_GPIOS.
#
cdl_option CYGHWR_HAL_CORTEXM_STM32_SPIETH_SPI_CS {
    # This option is not active
    # The parent CYGHWR_HAL_CORTEXM_STM32_SPIETH_CONTROLLER is not active

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value 0
    # value_source default
    # Default value: 0
    # Legal values: 0 to 99
};

# Interrupt pin port
# This selects the GPIO port associated with the interrupt pin
# connected to the external Ethernet controller.
#
cdl_option CYGHWR_HAL_CORTEXM_STM32_SPIETH_INTERRUPT_PORT {
    # This option is not active
    # The parent CYGHWR_HAL_CORTEXM_STM32_SPIETH_CONTROLLER is not active
    # ActiveIf constraint: CYGINT_IO_ETH_INT_SUPPORT_REQUIRED
    #     CYGINT_IO_ETH_INT_SUPPORT_REQUIRED (unknown) == 0
    #   --> 0

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value 'G'
    # value_source default
    # Default value: 'G'
    # Legal values:  "\'A\'" "\'B\'" "\'C\'" "\'D\'" "\'E\'" "\'F\'" "\'G\'" 
};

# Interrupt pin number
# This selects the pin number within the GPIO port associated with
# the interrupt pin connected to the external Ethernet controller.
#
cdl_option CYGHWR_HAL_SPIETH_INTERRUPT_PIN {
    # This option is not active
    # The parent CYGHWR_HAL_CORTEXM_STM32_SPIETH_CONTROLLER is not active
    # ActiveIf constraint: CYGINT_IO_ETH_INT_SUPPORT_REQUIRED
    #     CYGINT_IO_ETH_INT_SUPPORT_REQUIRED (unknown) == 0
    #   --> 0

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value 15
    # value_source default
    # Default value: 15
    # Legal values: 0 to 15

    # The following properties are affected by this value
    # option CYGNUM_ETH_SPIETH_HAL_INTERRUPT_VECTOR
    #     Calculated:  "CYGNUM_HAL_INTERRUPT_EXTI" . CYGHWR_HAL_SPIETH_INTERRUPT_PIN 
};

# Interrupt priority
# Enter the interrupt priority used for the interrupt
# connected to the external Ethernet controller. A
# lower number means a higher priority.
#
cdl_option CYGNUM_HAL_SPIETH_INTERRUPT_PRIORITY {
    # This option is not active
    # The parent CYGHWR_HAL_CORTEXM_STM32_SPIETH_CONTROLLER is not active
    # ActiveIf constraint: CYGINT_IO_ETH_INT_SUPPORT_REQUIRED
    #     CYGINT_IO_ETH_INT_SUPPORT_REQUIRED (unknown) == 0
    #   --> 0

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value 0x000000E0
    # value_source default
    # Default value: 0x000000E0
    # Legal values:  0xe0 0xd0 0xc0 0xb0 0xa0 0x90 0x80
    #                                 0x70 0x60 0x50 0x40 0x30 0x20 0x10 0x00
};

# <
# Interrupt vector calculated from pin
# Interrupt vector corresponding with external interrupt line used for
# enc424j600.
# This value is automatically calculated from CYGHWR_HAL_SPIETH_INTERRUPT_PIN.
# 
#
cdl_option CYGNUM_ETH_SPIETH_HAL_INTERRUPT_VECTOR {
    # This option is not active
    # ActiveIf constraint: CYGINT_IO_ETH_INT_SUPPORT_REQUIRED
    #     CYGINT_IO_ETH_INT_SUPPORT_REQUIRED (unknown) == 0
    #   --> 0

    # Calculated value:  "CYGNUM_HAL_INTERRUPT_EXTI" . CYGHWR_HAL_SPIETH_INTERRUPT_PIN 
    #     CYGHWR_HAL_SPIETH_INTERRUPT_PIN == 0
    # Flavor: data
    # Current_value: CYGNUM_HAL_INTERRUPT_EXTI0
};

# Global build options
# Global build options including control over
# compiler flags, linker flags and choice of toolchain.
#
cdl_component CYGBLD_GLOBAL_OPTIONS {
    # There is no associated value.

    # The following properties are affected by this value
};

# >
# Global command prefix
# This option specifies the command prefix used when
# invoking the build tools.
#
cdl_option CYGBLD_GLOBAL_COMMAND_PREFIX {
    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value arm-eabi
    # value_source default
    # Default value: arm-eabi
};

# Global compiler flags
# This option controls the global compiler flags which are used to
# compile all packages by default. Individual packages may define
# options which override these global flags.
#
cdl_option CYGBLD_GLOBAL_CFLAGS {
    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value "-Wall -Wpointer-arith -Wstrict-prototypes -Wundef -Woverloaded-virtual -Wno-write-strings -mcpu=cortex-m3 -mthumb -g -O2 -ffunction-sections -fdata-sections -fno-rtti -fno-exceptions"
    # value_source default
    # Default value:  CYGBLD_GLOBAL_WARNFLAGS . "-mcpu=cortex-m3 -mthumb -g -O2 -ffunction-sections -fdata-sections -fno-rtti -fno-exceptions" 
    #     CYGBLD_GLOBAL_WARNFLAGS == "-Wall -Wpointer-arith -Wstrict-prototypes -Wundef -Woverloaded-virtual -Wno-write-strings "
    #   --> "-Wall -Wpointer-arith -Wstrict-prototypes -Wundef -Woverloaded-virtual -Wno-write-strings -mcpu=cortex-m3 -mthumb -g -O2 -ffunction-sections -fdata-sections -fno-rtti -fno-exceptions"

    # The following properties are affected by this value
    # package CYGPKG_HAL_CORTEXM
    #     Requires:  CYGHWR_HAL_CORTEXM_BIGENDIAN implies
    #             is_substr(CYGBLD_GLOBAL_CFLAGS,   " -mbig-endian ") &&
    #             is_substr(CYGBLD_GLOBAL_LDFLAGS,  " -mbig-endian ") 
    # package CYGPKG_HAL_CORTEXM
    #     Requires:  !CYGHWR_HAL_CORTEXM_BIGENDIAN implies
    #             !is_substr(CYGBLD_GLOBAL_CFLAGS,  " -mbig-endian ") &&
    #             !is_substr(CYGBLD_GLOBAL_LDFLAGS, " -mbig-endian ") 
    # component CYGBLD_ARCH_CPUFLAGS
    #     Requires: 
    #                 !is_substr(CYGBLD_GLOBAL_CFLAGS, CYGBLD_ARCH_CPUFLAGX_M3)             &&
    #                 !is_substr(CYGBLD_GLOBAL_CFLAGS, CYGBLD_ARCH_CPUFLAGX_M4)             &&
    #                 !is_substr(CYGBLD_GLOBAL_CFLAGS, CYGBLD_ARCH_CPUFLAGX_FLOAT_ABI)      &&
    #                 !is_substr(CYGBLD_GLOBAL_CFLAGS, CYGBLD_ARCH_CPUFLAGX_HARDSOFT_FLOAT) &&
    #                 !is_substr(CYGBLD_GLOBAL_CFLAGS, CYGBLD_ARCH_CPUFLAGX_FPV4SPD16)      &&
    #     
    #                 is_substr(CYGBLD_GLOBAL_CFLAGS, CYGBLD_ARCH_CPUFLAGS)                 &&
    #                 is_substr(CYGBLD_GLOBAL_CFLAGS, CYGBLD_ARCH_CPUFLAG_FLOAT_ABI)        &&
    #                 is_substr(CYGBLD_GLOBAL_CFLAGS, CYGBLD_ARCH_CPUFLAG_FPV4SPD16)
    #             
    # component CYGBLD_ARCH_CPUFLAGS
    #     Requires: 
    #                 !is_substr(CYGBLD_GLOBAL_CFLAGS, CYGBLD_ARCH_CPUFLAGX_M3)             &&
    #                 !is_substr(CYGBLD_GLOBAL_CFLAGS, CYGBLD_ARCH_CPUFLAGX_M4)             &&
    #                 !is_substr(CYGBLD_GLOBAL_CFLAGS, CYGBLD_ARCH_CPUFLAGX_FLOAT_ABI)      &&
    #                 !is_substr(CYGBLD_GLOBAL_CFLAGS, CYGBLD_ARCH_CPUFLAGX_HARDSOFT_FLOAT) &&
    #                 !is_substr(CYGBLD_GLOBAL_CFLAGS, CYGBLD_ARCH_CPUFLAGX_FPV4SPD16)      &&
    #     
    #                 is_substr(CYGBLD_GLOBAL_CFLAGS, CYGBLD_ARCH_CPUFLAGS)                 &&
    #                 is_substr(CYGBLD_GLOBAL_CFLAGS, CYGBLD_ARCH_CPUFLAG_FLOAT_ABI)        &&
    #                 is_substr(CYGBLD_GLOBAL_CFLAGS, CYGBLD_ARCH_CPUFLAG_FPV4SPD16)
    #             
    # component CYGBLD_ARCH_CPUFLAGS
    #     Requires: 
    #                 !is_substr(CYGBLD_GLOBAL_CFLAGS, CYGBLD_ARCH_CPUFLAGX_M3)             &&
    #                 !is_substr(CYGBLD_GLOBAL_CFLAGS, CYGBLD_ARCH_CPUFLAGX_M4)             &&
    #                 !is_substr(CYGBLD_GLOBAL_CFLAGS, CYGBLD_ARCH_CPUFLAGX_FLOAT_ABI)      &&
    #                 !is_substr(CYGBLD_GLOBAL_CFLAGS, CYGBLD_ARCH_CPUFLAGX_HARDSOFT_FLOAT) &&
    #                 !is_substr(CYGBLD_GLOBAL_CFLAGS, CYGBLD_ARCH_CPUFLAGX_FPV4SPD16)      &&
    #     
    #                 is_substr(CYGBLD_GLOBAL_CFLAGS, CYGBLD_ARCH_CPUFLAGS)                 &&
    #                 is_substr(CYGBLD_GLOBAL_CFLAGS, CYGBLD_ARCH_CPUFLAG_FLOAT_ABI)        &&
    #                 is_substr(CYGBLD_GLOBAL_CFLAGS, CYGBLD_ARCH_CPUFLAG_FPV4SPD16)
    #             
    # component CYGBLD_ARCH_CPUFLAGS
    #     Requires: 
    #                 !is_substr(CYGBLD_GLOBAL_CFLAGS, CYGBLD_ARCH_CPUFLAGX_M3)             &&
    #                 !is_substr(CYGBLD_GLOBAL_CFLAGS, CYGBLD_ARCH_CPUFLAGX_M4)             &&
    #                 !is_substr(CYGBLD_GLOBAL_CFLAGS, CYGBLD_ARCH_CPUFLAGX_FLOAT_ABI)      &&
    #                 !is_substr(CYGBLD_GLOBAL_CFLAGS, CYGBLD_ARCH_CPUFLAGX_HARDSOFT_FLOAT) &&
    #                 !is_substr(CYGBLD_GLOBAL_CFLAGS, CYGBLD_ARCH_CPUFLAGX_FPV4SPD16)      &&
    #     
    #                 is_substr(CYGBLD_GLOBAL_CFLAGS, CYGBLD_ARCH_CPUFLAGS)                 &&
    #                 is_substr(CYGBLD_GLOBAL_CFLAGS, CYGBLD_ARCH_CPUFLAG_FLOAT_ABI)        &&
    #                 is_substr(CYGBLD_GLOBAL_CFLAGS, CYGBLD_ARCH_CPUFLAG_FPV4SPD16)
    #             
    # component CYGBLD_ARCH_CPUFLAGS
    #     Requires: 
    #                 !is_substr(CYGBLD_GLOBAL_CFLAGS, CYGBLD_ARCH_CPUFLAGX_M3)             &&
    #                 !is_substr(CYGBLD_GLOBAL_CFLAGS, CYGBLD_ARCH_CPUFLAGX_M4)             &&
    #                 !is_substr(CYGBLD_GLOBAL_CFLAGS, CYGBLD_ARCH_CPUFLAGX_FLOAT_ABI)      &&
    #                 !is_substr(CYGBLD_GLOBAL_CFLAGS, CYGBLD_ARCH_CPUFLAGX_HARDSOFT_FLOAT) &&
    #                 !is_substr(CYGBLD_GLOBAL_CFLAGS, CYGBLD_ARCH_CPUFLAGX_FPV4SPD16)      &&
    #     
    #                 is_substr(CYGBLD_GLOBAL_CFLAGS, CYGBLD_ARCH_CPUFLAGS)                 &&
    #                 is_substr(CYGBLD_GLOBAL_CFLAGS, CYGBLD_ARCH_CPUFLAG_FLOAT_ABI)        &&
    #                 is_substr(CYGBLD_GLOBAL_CFLAGS, CYGBLD_ARCH_CPUFLAG_FPV4SPD16)
    #             
    # component CYGBLD_ARCH_CPUFLAGS
    #     Requires: 
    #                 !is_substr(CYGBLD_GLOBAL_CFLAGS, CYGBLD_ARCH_CPUFLAGX_M3)             &&
    #                 !is_substr(CYGBLD_GLOBAL_CFLAGS, CYGBLD_ARCH_CPUFLAGX_M4)             &&
    #                 !is_substr(CYGBLD_GLOBAL_CFLAGS, CYGBLD_ARCH_CPUFLAGX_FLOAT_ABI)      &&
    #                 !is_substr(CYGBLD_GLOBAL_CFLAGS, CYGBLD_ARCH_CPUFLAGX_HARDSOFT_FLOAT) &&
    #                 !is_substr(CYGBLD_GLOBAL_CFLAGS, CYGBLD_ARCH_CPUFLAGX_FPV4SPD16)      &&
    #     
    #                 is_substr(CYGBLD_GLOBAL_CFLAGS, CYGBLD_ARCH_CPUFLAGS)                 &&
    #                 is_substr(CYGBLD_GLOBAL_CFLAGS, CYGBLD_ARCH_CPUFLAG_FLOAT_ABI)        &&
    #                 is_substr(CYGBLD_GLOBAL_CFLAGS, CYGBLD_ARCH_CPUFLAG_FPV4SPD16)
    #             
    # component CYGBLD_ARCH_CPUFLAGS
    #     Requires: 
    #                 !is_substr(CYGBLD_GLOBAL_CFLAGS, CYGBLD_ARCH_CPUFLAGX_M3)             &&
    #                 !is_substr(CYGBLD_GLOBAL_CFLAGS, CYGBLD_ARCH_CPUFLAGX_M4)             &&
    #                 !is_substr(CYGBLD_GLOBAL_CFLAGS, CYGBLD_ARCH_CPUFLAGX_FLOAT_ABI)      &&
    #                 !is_substr(CYGBLD_GLOBAL_CFLAGS, CYGBLD_ARCH_CPUFLAGX_HARDSOFT_FLOAT) &&
    #                 !is_substr(CYGBLD_GLOBAL_CFLAGS, CYGBLD_ARCH_CPUFLAGX_FPV4SPD16)      &&
    #     
    #                 is_substr(CYGBLD_GLOBAL_CFLAGS, CYGBLD_ARCH_CPUFLAGS)                 &&
    #                 is_substr(CYGBLD_GLOBAL_CFLAGS, CYGBLD_ARCH_CPUFLAG_FLOAT_ABI)        &&
    #                 is_substr(CYGBLD_GLOBAL_CFLAGS, CYGBLD_ARCH_CPUFLAG_FPV4SPD16)
    #             
    # component CYGBLD_ARCH_CPUFLAGS
    #     Requires: 
    #                 !is_substr(CYGBLD_GLOBAL_CFLAGS, CYGBLD_ARCH_CPUFLAGX_M3)             &&
    #                 !is_substr(CYGBLD_GLOBAL_CFLAGS, CYGBLD_ARCH_CPUFLAGX_M4)             &&
    #                 !is_substr(CYGBLD_GLOBAL_CFLAGS, CYGBLD_ARCH_CPUFLAGX_FLOAT_ABI)      &&
    #                 !is_substr(CYGBLD_GLOBAL_CFLAGS, CYGBLD_ARCH_CPUFLAGX_HARDSOFT_FLOAT) &&
    #                 !is_substr(CYGBLD_GLOBAL_CFLAGS, CYGBLD_ARCH_CPUFLAGX_FPV4SPD16)      &&
    #     
    #                 is_substr(CYGBLD_GLOBAL_CFLAGS, CYGBLD_ARCH_CPUFLAGS)                 &&
    #                 is_substr(CYGBLD_GLOBAL_CFLAGS, CYGBLD_ARCH_CPUFLAG_FLOAT_ABI)        &&
    #                 is_substr(CYGBLD_GLOBAL_CFLAGS, CYGBLD_ARCH_CPUFLAG_FPV4SPD16)
    #             
    # option CYGBLD_INFRA_CFLAGS_WARNINGS_AS_ERRORS
    #     Requires:  is_substr(CYGBLD_GLOBAL_CFLAGS, " -Werror") 
    # option CYGBLD_INFRA_CFLAGS_PIPE
    #     Requires:  is_substr(CYGBLD_GLOBAL_CFLAGS, " -pipe") 
};

# Global linker flags
# This option controls the global linker flags. Individual
# packages may define options which override these global flags.
#
cdl_option CYGBLD_GLOBAL_LDFLAGS {
    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value "-mcpu=cortex-m3 -mthumb -Wl,--gc-sections -Wl,-static -Wl,-n -g -nostdlib"
    # value_source default
    # Default value: "-mcpu=cortex-m3 -mthumb -Wl,--gc-sections -Wl,-static -Wl,-n -g -nostdlib"

    # The following properties are affected by this value
    # package CYGPKG_HAL_CORTEXM
    #     Requires:  CYGHWR_HAL_CORTEXM_BIGENDIAN implies
    #             is_substr(CYGBLD_GLOBAL_CFLAGS,   " -mbig-endian ") &&
    #             is_substr(CYGBLD_GLOBAL_LDFLAGS,  " -mbig-endian ") 
    # package CYGPKG_HAL_CORTEXM
    #     Requires:  !CYGHWR_HAL_CORTEXM_BIGENDIAN implies
    #             !is_substr(CYGBLD_GLOBAL_CFLAGS,  " -mbig-endian ") &&
    #             !is_substr(CYGBLD_GLOBAL_LDFLAGS, " -mbig-endian ") 
    # component CYGBLD_ARCH_CPUFLAGS
    #     Requires: 
    #                 !is_substr(CYGBLD_GLOBAL_LDFLAGS, CYGBLD_ARCH_CPUFLAGX_M3)             &&
    #                 !is_substr(CYGBLD_GLOBAL_LDFLAGS, CYGBLD_ARCH_CPUFLAGX_M4)             &&
    #                 !is_substr(CYGBLD_GLOBAL_LDFLAGS, CYGBLD_ARCH_CPUFLAGX_FLOAT_ABI)      &&
    #                 !is_substr(CYGBLD_GLOBAL_LDFLAGS, CYGBLD_ARCH_CPUFLAGX_HARDSOFT_FLOAT) &&
    #                 !is_substr(CYGBLD_GLOBAL_LDFLAGS, CYGBLD_ARCH_CPUFLAGX_FPV4SPD16)      &&
    #     
    #                 is_substr(CYGBLD_GLOBAL_LDFLAGS, CYGBLD_ARCH_CPUFLAGS)                 &&
    #                 is_substr(CYGBLD_GLOBAL_LDFLAGS, CYGBLD_ARCH_CPUFLAG_FLOAT_ABI)        &&
    #                 is_substr(CYGBLD_GLOBAL_LDFLAGS, CYGBLD_ARCH_CPUFLAG_FPV4SPD16)
    #             
    # component CYGBLD_ARCH_CPUFLAGS
    #     Requires: 
    #                 !is_substr(CYGBLD_GLOBAL_LDFLAGS, CYGBLD_ARCH_CPUFLAGX_M3)             &&
    #                 !is_substr(CYGBLD_GLOBAL_LDFLAGS, CYGBLD_ARCH_CPUFLAGX_M4)             &&
    #                 !is_substr(CYGBLD_GLOBAL_LDFLAGS, CYGBLD_ARCH_CPUFLAGX_FLOAT_ABI)      &&
    #                 !is_substr(CYGBLD_GLOBAL_LDFLAGS, CYGBLD_ARCH_CPUFLAGX_HARDSOFT_FLOAT) &&
    #                 !is_substr(CYGBLD_GLOBAL_LDFLAGS, CYGBLD_ARCH_CPUFLAGX_FPV4SPD16)      &&
    #     
    #                 is_substr(CYGBLD_GLOBAL_LDFLAGS, CYGBLD_ARCH_CPUFLAGS)                 &&
    #                 is_substr(CYGBLD_GLOBAL_LDFLAGS, CYGBLD_ARCH_CPUFLAG_FLOAT_ABI)        &&
    #                 is_substr(CYGBLD_GLOBAL_LDFLAGS, CYGBLD_ARCH_CPUFLAG_FPV4SPD16)
    #             
    # component CYGBLD_ARCH_CPUFLAGS
    #     Requires: 
    #                 !is_substr(CYGBLD_GLOBAL_LDFLAGS, CYGBLD_ARCH_CPUFLAGX_M3)             &&
    #                 !is_substr(CYGBLD_GLOBAL_LDFLAGS, CYGBLD_ARCH_CPUFLAGX_M4)             &&
    #                 !is_substr(CYGBLD_GLOBAL_LDFLAGS, CYGBLD_ARCH_CPUFLAGX_FLOAT_ABI)      &&
    #                 !is_substr(CYGBLD_GLOBAL_LDFLAGS, CYGBLD_ARCH_CPUFLAGX_HARDSOFT_FLOAT) &&
    #                 !is_substr(CYGBLD_GLOBAL_LDFLAGS, CYGBLD_ARCH_CPUFLAGX_FPV4SPD16)      &&
    #     
    #                 is_substr(CYGBLD_GLOBAL_LDFLAGS, CYGBLD_ARCH_CPUFLAGS)                 &&
    #                 is_substr(CYGBLD_GLOBAL_LDFLAGS, CYGBLD_ARCH_CPUFLAG_FLOAT_ABI)        &&
    #                 is_substr(CYGBLD_GLOBAL_LDFLAGS, CYGBLD_ARCH_CPUFLAG_FPV4SPD16)
    #             
    # component CYGBLD_ARCH_CPUFLAGS
    #     Requires: 
    #                 !is_substr(CYGBLD_GLOBAL_LDFLAGS, CYGBLD_ARCH_CPUFLAGX_M3)             &&
    #                 !is_substr(CYGBLD_GLOBAL_LDFLAGS, CYGBLD_ARCH_CPUFLAGX_M4)             &&
    #                 !is_substr(CYGBLD_GLOBAL_LDFLAGS, CYGBLD_ARCH_CPUFLAGX_FLOAT_ABI)      &&
    #                 !is_substr(CYGBLD_GLOBAL_LDFLAGS, CYGBLD_ARCH_CPUFLAGX_HARDSOFT_FLOAT) &&
    #                 !is_substr(CYGBLD_GLOBAL_LDFLAGS, CYGBLD_ARCH_CPUFLAGX_FPV4SPD16)      &&
    #     
    #                 is_substr(CYGBLD_GLOBAL_LDFLAGS, CYGBLD_ARCH_CPUFLAGS)                 &&
    #                 is_substr(CYGBLD_GLOBAL_LDFLAGS, CYGBLD_ARCH_CPUFLAG_FLOAT_ABI)        &&
    #                 is_substr(CYGBLD_GLOBAL_LDFLAGS, CYGBLD_ARCH_CPUFLAG_FPV4SPD16)
    #             
    # component CYGBLD_ARCH_CPUFLAGS
    #     Requires: 
    #                 !is_substr(CYGBLD_GLOBAL_LDFLAGS, CYGBLD_ARCH_CPUFLAGX_M3)             &&
    #                 !is_substr(CYGBLD_GLOBAL_LDFLAGS, CYGBLD_ARCH_CPUFLAGX_M4)             &&
    #                 !is_substr(CYGBLD_GLOBAL_LDFLAGS, CYGBLD_ARCH_CPUFLAGX_FLOAT_ABI)      &&
    #                 !is_substr(CYGBLD_GLOBAL_LDFLAGS, CYGBLD_ARCH_CPUFLAGX_HARDSOFT_FLOAT) &&
    #                 !is_substr(CYGBLD_GLOBAL_LDFLAGS, CYGBLD_ARCH_CPUFLAGX_FPV4SPD16)      &&
    #     
    #                 is_substr(CYGBLD_GLOBAL_LDFLAGS, CYGBLD_ARCH_CPUFLAGS)                 &&
    #                 is_substr(CYGBLD_GLOBAL_LDFLAGS, CYGBLD_ARCH_CPUFLAG_FLOAT_ABI)        &&
    #                 is_substr(CYGBLD_GLOBAL_LDFLAGS, CYGBLD_ARCH_CPUFLAG_FPV4SPD16)
    #             
    # component CYGBLD_ARCH_CPUFLAGS
    #     Requires: 
    #                 !is_substr(CYGBLD_GLOBAL_LDFLAGS, CYGBLD_ARCH_CPUFLAGX_M3)             &&
    #                 !is_substr(CYGBLD_GLOBAL_LDFLAGS, CYGBLD_ARCH_CPUFLAGX_M4)             &&
    #                 !is_substr(CYGBLD_GLOBAL_LDFLAGS, CYGBLD_ARCH_CPUFLAGX_FLOAT_ABI)      &&
    #                 !is_substr(CYGBLD_GLOBAL_LDFLAGS, CYGBLD_ARCH_CPUFLAGX_HARDSOFT_FLOAT) &&
    #                 !is_substr(CYGBLD_GLOBAL_LDFLAGS, CYGBLD_ARCH_CPUFLAGX_FPV4SPD16)      &&
    #     
    #                 is_substr(CYGBLD_GLOBAL_LDFLAGS, CYGBLD_ARCH_CPUFLAGS)                 &&
    #                 is_substr(CYGBLD_GLOBAL_LDFLAGS, CYGBLD_ARCH_CPUFLAG_FLOAT_ABI)        &&
    #                 is_substr(CYGBLD_GLOBAL_LDFLAGS, CYGBLD_ARCH_CPUFLAG_FPV4SPD16)
    #             
    # component CYGBLD_ARCH_CPUFLAGS
    #     Requires: 
    #                 !is_substr(CYGBLD_GLOBAL_LDFLAGS, CYGBLD_ARCH_CPUFLAGX_M3)             &&
    #                 !is_substr(CYGBLD_GLOBAL_LDFLAGS, CYGBLD_ARCH_CPUFLAGX_M4)             &&
    #                 !is_substr(CYGBLD_GLOBAL_LDFLAGS, CYGBLD_ARCH_CPUFLAGX_FLOAT_ABI)      &&
    #                 !is_substr(CYGBLD_GLOBAL_LDFLAGS, CYGBLD_ARCH_CPUFLAGX_HARDSOFT_FLOAT) &&
    #                 !is_substr(CYGBLD_GLOBAL_LDFLAGS, CYGBLD_ARCH_CPUFLAGX_FPV4SPD16)      &&
    #     
    #                 is_substr(CYGBLD_GLOBAL_LDFLAGS, CYGBLD_ARCH_CPUFLAGS)                 &&
    #                 is_substr(CYGBLD_GLOBAL_LDFLAGS, CYGBLD_ARCH_CPUFLAG_FLOAT_ABI)        &&
    #                 is_substr(CYGBLD_GLOBAL_LDFLAGS, CYGBLD_ARCH_CPUFLAG_FPV4SPD16)
    #             
    # component CYGBLD_ARCH_CPUFLAGS
    #     Requires: 
    #                 !is_substr(CYGBLD_GLOBAL_LDFLAGS, CYGBLD_ARCH_CPUFLAGX_M3)             &&
    #                 !is_substr(CYGBLD_GLOBAL_LDFLAGS, CYGBLD_ARCH_CPUFLAGX_M4)             &&
    #                 !is_substr(CYGBLD_GLOBAL_LDFLAGS, CYGBLD_ARCH_CPUFLAGX_FLOAT_ABI)      &&
    #                 !is_substr(CYGBLD_GLOBAL_LDFLAGS, CYGBLD_ARCH_CPUFLAGX_HARDSOFT_FLOAT) &&
    #                 !is_substr(CYGBLD_GLOBAL_LDFLAGS, CYGBLD_ARCH_CPUFLAGX_FPV4SPD16)      &&
    #     
    #                 is_substr(CYGBLD_GLOBAL_LDFLAGS, CYGBLD_ARCH_CPUFLAGS)                 &&
    #                 is_substr(CYGBLD_GLOBAL_LDFLAGS, CYGBLD_ARCH_CPUFLAG_FLOAT_ABI)        &&
    #                 is_substr(CYGBLD_GLOBAL_LDFLAGS, CYGBLD_ARCH_CPUFLAG_FPV4SPD16)
    #             
};

# Standard compiler warning flags
# This option specifies the default warning-related compiler flags used
# on all eCos platforms.
#
cdl_option CYGBLD_GLOBAL_WARNFLAGS {
    # Calculated value:  "-Wall -Wpointer-arith -Wstrict-prototypes -Wundef -Woverloaded-virtual -Wno-write-strings " 
    # Flavor: data
    # Current_value: -Wall -Wpointer-arith -Wstrict-prototypes -Wundef -Woverloaded-virtual -Wno-write-strings 

    # The following properties are affected by this value
    # option CYGBLD_GLOBAL_CFLAGS
    #     DefaultValue:  CYGBLD_GLOBAL_WARNFLAGS . "-mcpu=cortex-m3 -mthumb -g -O2 -ffunction-sections -fdata-sections -fno-rtti -fno-exceptions" 
};

# Build common GDB stub ROM image
# Unless a target board has specific requirements to the
# stub implementation, it can use a simple common stub.
# This option, which gets enabled by platform HALs as
# appropriate, controls the building of the common stub.
#
cdl_option CYGBLD_BUILD_COMMON_GDB_STUBS {
    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 0
    # value_source default
    # Default value: 0
    # Requires: CYGDBG_HAL_DEBUG_GDB_INCLUDE_STUBS
    #     CYGDBG_HAL_DEBUG_GDB_INCLUDE_STUBS == 0
    #   --> 0

    # The following properties are affected by this value
    # component CYGBLD_HAL_CORTEXM_STM3210E_EVAL_GDB_STUBS
    #     ActiveIf: CYGBLD_BUILD_COMMON_GDB_STUBS
};

# <
# Redboot HAL options
# This option lists the target's requirements for a valid Redboot
# configuration.
#
cdl_component CYGPKG_REDBOOT_HAL_OPTIONS {
    # This option is not active
    # ActiveIf constraint: CYGPKG_REDBOOT
    #     CYGPKG_REDBOOT (unknown) == 0
    #   --> 0

    # There is no associated value.
    # Requires:  CYGNUM_REDBOOT_FLASH_BASE == 0x64000000 
    #     CYGNUM_REDBOOT_FLASH_BASE (unknown) == 0
    #   --> 0
    # Requires:  CYGBLD_REDBOOT_MAX_MEM_SEGMENTS == 2 
    #     CYGBLD_REDBOOT_MAX_MEM_SEGMENTS (unknown) == 0
    #   --> 0
};

# >
# Build Redboot ROM binary images
# This option enables the conversion of the Redboot ELF
# image to binary image formats suitable for ROM programming.
#
cdl_option CYGBLD_BUILD_REDBOOT_BIN {
    # This option is not active
    # The parent CYGPKG_REDBOOT_HAL_OPTIONS is not active
    # ActiveIf constraint: CYGBLD_BUILD_REDBOOT
    #     CYGBLD_BUILD_REDBOOT (unknown) == 0
    #   --> 0

    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 1
    # value_source default
    # Default value: 1
};

# <
# AMD am29xxxxx flash memory support
# doc: ref/devs-flash-am29xxxxx.html
# Flash memory support for AMD AM29xxxxx devices and compatibles.
# This driver implements the V2 flash driver API
#
cdl_package CYGPKG_DEVS_FLASH_AMD_AM29XXXXX_V2 {
    # Packages cannot be added or removed, nor can their version be changed,
    # simply by editing their value. Instead the appropriate configuration
    # should be used to perform these actions.

    # This option is not active
    # ActiveIf constraint: CYGPKG_IO_FLASH
    #     CYGPKG_IO_FLASH (unknown) == 0
    #   --> 0

    # This value cannot be modified here.
    # Flavor: booldata
    # Current value: 1 current
};

# >
# Maximum number of iterations during a write
# Flash program operations may take a long time, and the driver
# needs to poll the device to detect when the operation has
# completed. This option controls the maximum number of iterations
# of the polling loop, before the driver will give up. The timeout
# should never actually trigger, as long as the hardware is
# functioning correctly. If a timeout does occur the flash device
# may be left in an inconsistent state. If very slow flash devices
# are used then the platform HAL may require a larger timeout.
#
cdl_option CYGNUM_DEVS_FLASH_AMD_AM29XXXXX_V2_PROGRAM_TIMEOUT {
    # This option is not active
    # The parent CYGPKG_DEVS_FLASH_AMD_AM29XXXXX_V2 is not active

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value 100000000
    # value_source default
    # Default value: 100000000
    # Legal values: 1024 to 0x7fffffff
};

# Delay between words while programming
# The timings of certain processors and flash devices mean that
# a short delay may be required between each word as it is programmed.
# This option defines that delay in terms of iterations of a delay
# loop.
#
cdl_option CYGNUM_DEVS_FLASH_AMD_AM29XXXXX_V2_PROGRAM_DELAY {
    # This option is not active
    # The parent CYGPKG_DEVS_FLASH_AMD_AM29XXXXX_V2 is not active

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value 0
    # value_source default
    # Default value: 0
    # Legal values: 0 to 0x7fffffff
};

# Maximum number of iterations during a block erase
# The driver needs to poll the flash device during a block erase
# to detect when the operation has completed. This option controls
# the maximum number of iterations of the polling loop, before the
# driver will give up. The timeout should never actually trigger,
# as long as the hardware is functioning correctly. If a timeout
# does occur the flash device may be left in an inconsistent state.
# If very slow flash devices are used then the platform HAL may
# require a larger timeout.
#
cdl_option CYGNUM_DEVS_FLASH_AMD_AM29XXXXX_V2_ERASE_TIMEOUT {
    # This option is not active
    # The parent CYGPKG_DEVS_FLASH_AMD_AM29XXXXX_V2 is not active

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value 100000000
    # value_source default
    # Default value: 100000000
    # Legal values: 1024 to 0x7fffffff
};

# Leave interrupts enabled during flash operations
# On typical hardware erasing or programming a flash block requires
# disabling interrupts and possibly the cache. During these operations
# some or all of the flash hardware will be unusable, and disabling
# interrupts is the only reliable way of ensuring that no interrupt
# handler or other thread will try to access the flash in the middle
# of the operation. This can have a major impact on the real-time
# responsiveness of typical applications.
# In some circumstances it is possible to leave interrupts enabled.
# The application must run in RAM, not in flash. There must be some
# way of accessing the flash which bypasses the cache. The application
# must only access the flash using the proper API, for example
# cyg_flash_read(), which ensures that only one thread at a time can
# access a flash device. Finally there must be no possibility of
# entering a ROM monitor running in flash. This can happen if RedBoot
# is used as the ROM monitor and virtual vectors are enabled. It can
# also happen when debugging the application via RedBoot or gdb stubs.
# If the application can absolutely guarantee that the flash will not be
# accessed during a flash operation then it is possible to enable this option,
# improving interrupt latency. Any unexpected flash accesses are likely
# to cause a system crash. If in doubt leave this option disabled.
#
cdl_option CYGIMP_DEVS_FLASH_AMD_AM29XXXXX_V2_LEAVE_INTERRUPTS_ENABLED {
    # This option is not active
    # The parent CYGPKG_DEVS_FLASH_AMD_AM29XXXXX_V2 is not active
    # ActiveIf constraint:  ! CYGHWR_DEVS_FLASH_AMD_AM29XXXXX_V2_CACHED_ONLY 
    #     CYGHWR_DEVS_FLASH_AMD_AM29XXXXX_V2_CACHED_ONLY == 0
    #   --> 1

    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 0
    # value_source default
    # Default value: 0
};

# Flash memory accesses are always cached
# Flash memory devices are usually accessed via the cache to achieve
# acceptable performance. However erase and program operations need
# to access the flash directly, bypassing the cache. On some targets
# it is possible to access the flash in an uncached part of the
# address space, for example by suitable MMU settings. On other
# targets it is necessary to disable the cache while erasing or
# programming blocks of flash. In the latter case the platform HAL
# will implement this interface.
#
cdl_interface CYGHWR_DEVS_FLASH_AMD_AM29XXXXX_V2_CACHED_ONLY {
    # No options implement this inferface
    # This option is not active
    # The parent CYGPKG_DEVS_FLASH_AMD_AM29XXXXX_V2 is not active

    # This value cannot be modified here.
    # Flavor: bool
    # Current value: 0

    # The following properties are affected by this value
    # option CYGIMP_DEVS_FLASH_AMD_AM29XXXXX_V2_LEAVE_INTERRUPTS_ENABLED
    #     ActiveIf:  ! CYGHWR_DEVS_FLASH_AMD_AM29XXXXX_V2_CACHED_ONLY 
};

# Include support for unusual CFI implementation
# CFI, Common Flash Interface, is a standard allowing device drivers
# to query the hardware for characteristics such as the erase region
# layout. Some flash chips have a somewhat strange implementation of CFI,
# requiring extra code within the device driver. If CFI is used for device
# initialization and if the platform may come with one of these flash chips
# then the platform HAL will implement this interface.
#
cdl_interface CYGHWR_DEVS_FLASH_AMD_AM29XXXXX_V2_CFI_BOGOSITY {
    # No options implement this inferface
    # This option is not active
    # The parent CYGPKG_DEVS_FLASH_AMD_AM29XXXXX_V2 is not active

    # This value cannot be modified here.
    # Flavor: bool
    # Current value: 0
};

# Erase/program resume is needed after reset
# With true AMD-compatible flash parts, a reset command will also
# abort any suspended erase or program operations. But on some
# parts which are nearly but not quite compatible, such as AT49xxxxx,
# this does not happen, and so an erase/program resume command is
# needed after a soft reset in order to be able to use the chip.
#
cdl_interface CYGHWR_DEVS_FLASH_AMD_AM29XXXXX_V2_RESET_NEEDS_RESUME {
    # No options implement this inferface
    # This option is not active
    # The parent CYGPKG_DEVS_FLASH_AMD_AM29XXXXX_V2 is not active

    # This value cannot be modified here.
    # Flavor: bool
    # Current value: 0
};

# Number of different erase regions
# Flash devices vary widely in the way the various flash blocks are
# laid out. In uniform devices all flash blocks are the same size,
# for example 64 blocks of 64K each. Other devices have a boot block,
# where one of the big blocks is subdivided into a number of smaller
# ones. For example there could be a 16K block, followed by two 8K blocks,
# then a 32K block, and finally 63 64K blocks. Each sequence of blocks
# of a given size is known as an erase region, so a uniform device has
# a single erase region and the above boot block device has four
# erase regions. The driver needs to know the maximum number of erase
# regions that may be present, especially if CFI is used to determine
# the block details at run-time. Typically this option is controlled
# by a requires property in the platform HAL, so users do not need
# to edit it.
#
cdl_option CYGNUM_DEVS_FLASH_AMD_AM29XXXXX_V2_ERASE_REGIONS {
    # This option is not active
    # The parent CYGPKG_DEVS_FLASH_AMD_AM29XXXXX_V2 is not active

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value 4
    # value_source default
    # Default value: 4
    # Legal values: 1 to 64
};

# AMD AM29xxxxx driver build options
# Package specific build options including control over
# compiler flags used only in building the AMD am29xxxxx
# flash driver, and details of which tests are built.
#
cdl_component CYGPKG_DEVS_FLASH_AMD_AM29XXXXX_V2_OPTIONS {
    # This option is not active
    # The parent CYGPKG_DEVS_FLASH_AMD_AM29XXXXX_V2 is not active

    # There is no associated value.
};

# >
# Additional compiler flags
# This option modifies the set of compiler flags for
# building the AMD am29xxxxx flash driver. These flags
# are used in addition to the set of global flags.
#
cdl_option CYGPKG_DEVS_FLASH_AMD_AM29XXXXX_V2_CFLAGS_ADD {
    # This option is not active
    # The parent CYGPKG_DEVS_FLASH_AMD_AM29XXXXX_V2_OPTIONS is not active

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value ""
    # value_source default
    # Default value: ""
};

# Suppressed compiler flags
# This option modifies the set of compiler flags for
# building the AMD am29xxxxx flash driver. These flags
# are removed from the set of global flags if present.
#
cdl_option CYGPKG_DEVS_FLASH_AMD_AM29XXXXX_V2_CFLAGS_REMOVE {
    # This option is not active
    # The parent CYGPKG_DEVS_FLASH_AMD_AM29XXXXX_V2_OPTIONS is not active

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value ""
    # value_source default
    # Default value: ""
};

# <
# <
# STM32 FLASH memory support
# Flash memory support for on-chip flash on STM32 devices and compatibles.
# This driver implements the V2 flash driver API.
#
cdl_package CYGPKG_DEVS_FLASH_STM32 {
    # Packages cannot be added or removed, nor can their version be changed,
    # simply by editing their value. Instead the appropriate configuration
    # should be used to perform these actions.

    # This option is not active
    # ActiveIf constraint: CYGPKG_IO_FLASH
    #     CYGPKG_IO_FLASH (unknown) == 0
    #   --> 0

    # This value cannot be modified here.
    # Flavor: booldata
    # Current value: 1 current
};

# >
# Number of words to write per burst
# On typical hardware programming the flash requires disabling
# interrupts for an extended period of time.
# Some or all of the flash hardware will be unusable while each word
# is programmed, and disabling interrupts is the only reliable
# way of ensuring that no interrupt handler or other thread will
# try to access the flash in the middle of an operation. This
# can have a major impact on the real-time responsiveness of
# typical applications. To ameliorate this the driver will
# perform writes in small bursts, briefly re-enabling the cache
# and interrupts between each burst. The number of write operations
# per burst is determined by this option: reducing the number of
# writes per burst will improve real-time response, but will add
# overhead so the actual flash program operation will take
# longer; conversely more writes per burst will worsen response
# times but reduce overhead.
#
cdl_option CYGNUM_DEVS_FLASH_STM32_V2_PROGRAM_BURST_SIZE {
    # This option is not active
    # The parent CYGPKG_DEVS_FLASH_STM32 is not active

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value 256
    # value_source default
    # Default value: 256
    # Legal values: 4 to 4096
};

# Program/erase parallelism
# The Flash interface of the STM32 F2 and F4 families can program or erase
# multiple bits in one step. The maximum possible parallelism depends
# on the supply voltage. The default value of this option (32)
# corresponds to supply voltage of 2.7 - 3.6V, but another value
# may be chosen if a different voltage is used.
#
cdl_option CYGNUM_DEVS_FLASH_STM32_PARALLELISM {
    # This option is not active
    # The parent CYGPKG_DEVS_FLASH_STM32 is not active
    # ActiveIf constraint:  ((CYGHWR_HAL_CORTEXM_STM32_FAMILY == "F2") || (CYGHWR_HAL_CORTEXM_STM32_FAMILY == "F4")) 
    #     CYGHWR_HAL_CORTEXM_STM32_FAMILY == F1
    #     CYGHWR_HAL_CORTEXM_STM32_FAMILY == F1
    #   --> 0

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value 32
    # value_source default
    # Default value: 32
    # Legal values:  8 16 32 64 
};

# STM32 driver build options
# Package specific build options including control over
# compiler flags used only in building the STM32
# flash driver, and details of which tests are built.
#
cdl_component CYGPKG_DEVS_FLASH_STM32_OPTIONS {
    # This option is not active
    # The parent CYGPKG_DEVS_FLASH_STM32 is not active

    # There is no associated value.
};

# >
# Additional compiler flags
# This option modifies the set of compiler flags for
# building the STM32 flash driver. These flags
# are used in addition to the set of global flags.
#
cdl_option CYGPKG_DEVS_FLASH_STM32_CFLAGS_ADD {
    # This option is not active
    # The parent CYGPKG_DEVS_FLASH_STM32_OPTIONS is not active

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value ""
    # value_source default
    # Default value: ""
};

# Suppressed compiler flags
# This option modifies the set of compiler flags for
# building the STM32 flash driver. These flags
# are removed from the set of global flags if present.
#
cdl_option CYGPKG_DEVS_FLASH_STM32_CFLAGS_REMOVE {
    # This option is not active
    # The parent CYGPKG_DEVS_FLASH_STM32_OPTIONS is not active

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value ""
    # value_source default
    # Default value: ""
};

# <
# <
# M25PXX flash memory support
# Flash memory support for Numonyx M25Pxx SPI flash devices and 
# compatibles.  This driver implements the V2 flash driver API
#
cdl_package CYGPKG_DEVS_FLASH_SPI_M25PXX {
    # Packages cannot be added or removed, nor can their version be changed,
    # simply by editing their value. Instead the appropriate configuration
    # should be used to perform these actions.

    # This option is not active
    # ActiveIf constraint:  CYGPKG_IO_FLASH && CYGPKG_IO_SPI 
    #     CYGPKG_IO_FLASH (unknown) == 0
    #     CYGPKG_IO_SPI == current
    #   --> 0

    # This value cannot be modified here.
    # Flavor: booldata
    # Current value: 1 current
};

# >
# Maximum read block size
# In theory it is possible to read back the entire flash contents using
# a single SPI transaction.  However, some SPI bus drivers have a maximum 
# transaction size - for example transactions may be limited to the 
# length of a DMA bounce buffer.  Setting this option to a non-zero value 
# specifies the maximum SPI bus transfer size which will be used when 
# reading back data.  Read requests for areas larger than this block size 
# will automatically be split into a series of smaller SPI bus transactions.
# 
#
cdl_option CYGNUM_DEVS_FLASH_SPI_M25PXX_READ_BLOCK_SIZE {
    # This option is not active
    # The parent CYGPKG_DEVS_FLASH_SPI_M25PXX is not active

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value 0
    # value_source default
    # Default value: 0
};

# <
# ST STM32 ADC device driver
# This option enables the ADC device drivers for the ST STM32. The STM32
# has up to 3 ADC devices. The driver supports both ADC1 and ADC3. ADC2
# is not supported as it does cover the same inputs as ADC2 and does not
# support DMA directly.
#
cdl_package CYGPKG_DEVS_ADC_CORTEXM_STM32 {
    # Packages cannot be added or removed, nor can their version be changed,
    # simply by editing their value. Instead the appropriate configuration
    # should be used to perform these actions.

    # This option is not active
    # ActiveIf constraint: CYGPKG_IO_ADC_DEVICES
    #     CYGPKG_IO_ADC_DEVICES (unknown) == 0
    #   --> 0
    # ActiveIf constraint: CYGPKG_HAL_CORTEXM_STM32
    #     CYGPKG_HAL_CORTEXM_STM32 == current
    #   --> 1

    # This value cannot be modified here.
    # Flavor: booldata
    # Current value: 1 current
    # Requires: CYGNUM_IO_ADC_SAMPLE_SIZE >= 12
    #     CYGNUM_IO_ADC_SAMPLE_SIZE (unknown) == 0
    #   --> 0
};

# >
# ADC driver tracing
# Enable tracing of the ADC driver. Select to debug the driver.
#
cdl_option CYGPKG_DEVS_ADC_CORTEXM_STM32_TRACE {
    # This option is not active
    # The parent CYGPKG_DEVS_ADC_CORTEXM_STM32 is not active

    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 0
    # value_source default
    # Default value: 0
};

# ADC clock divider
# This option specifies the ADC clock divider value. The 
# ADC clock frequency is defined as PCLK2 / ADC divider. 
#
cdl_option CYGNUM_DEVS_ADC_CORTEXM_STM32_CLOCK_DIV {
    # This option is not active
    # The parent CYGPKG_DEVS_ADC_CORTEXM_STM32 is not active

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value 8
    # value_source default
    # Default value: 8
    # Legal values:  2 4 6 8 
};

# ADC1
# ADC1 supports 16 analog input channels as well as additional
# channels for CPU temperature and internal VREF. This is a total of
# 18 channels. Note that only 16 channels may be active at once!
# ADC1 uses TIM3 to generate scan events and DMA1 channel 1 for data
# transmission.
#
cdl_component CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1 {
    # This option is not active
    # The parent CYGPKG_DEVS_ADC_CORTEXM_STM32 is not active

    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 0
    # value_source default
    # Default value: 0
};

# >
# Number of ADC channels
#
cdl_interface CYGINT_DEVS_ADC_CORTEXM_STM32_ADC1_CHANNELS {
    # Implemented by CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1_CHANNEL0, inactive, enabled
    # Implemented by CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1_CHANNEL1, inactive, disabled
    # Implemented by CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1_CHANNEL2, inactive, disabled
    # Implemented by CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1_CHANNEL3, inactive, disabled
    # Implemented by CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1_CHANNEL4, inactive, disabled
    # Implemented by CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1_CHANNEL5, inactive, disabled
    # Implemented by CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1_CHANNEL6, inactive, disabled
    # Implemented by CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1_CHANNEL7, inactive, disabled
    # Implemented by CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1_CHANNEL8, inactive, disabled
    # Implemented by CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1_CHANNEL9, inactive, disabled
    # Implemented by CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1_CHANNEL10, inactive, disabled
    # Implemented by CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1_CHANNEL11, inactive, disabled
    # Implemented by CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1_CHANNEL12, inactive, disabled
    # Implemented by CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1_CHANNEL13, inactive, disabled
    # Implemented by CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1_CHANNEL14, inactive, disabled
    # Implemented by CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1_CHANNEL15, inactive, disabled
    # Implemented by CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1_CHANNEL16, inactive, disabled
    # Implemented by CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1_CHANNEL17, inactive, disabled
    # This option is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1 is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1 is disabled

    # This value cannot be modified here.
    # Flavor: data
    # Current_value: 0

    # The following properties are affected by this value
};

# Sample time
# Sampling time in us. When sampling the internal temperatur,
# this needs to be at least 17.1 us.
#
cdl_option CYGNUM_DEVS_ADC_CORTEXM_STM32_ADC1_SAMPLE_TIME {
    # This option is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1 is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1 is disabled

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value 20
    # value_source default
    # Default value: 20
    # Legal values: 1 to 1000
};

# Default sample rate
# The driver will be initialized with the default sample rate.
# If you raise the default sample rate you might need to increase
# the buffer size for each channel.
#
cdl_option CYGNUM_DEVS_ADC_CORTEXM_STM32_ADC1_DEFAULT_RATE {
    # This option is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1 is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1 is disabled

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value 100
    # value_source default
    # Default value: 100
    # Legal values: 1 to 10000
};

# DMA interrupt priority
# Priority of the DMA request interrupt.
#
cdl_option CYGNUM_DEVS_ADC_CORTEXM_STM32_ADC1_DMA_INT_PRI {
    # This option is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1 is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1 is disabled

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value 0x00000080
    # value_source default
    # Default value: 0x00000080
};

# ADC channel 0
# If the application needs to access the on-chip ADC
# channel 0 via an eCos ADC driver then
# this option should be enabled.
#
cdl_component CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1_CHANNEL0 {
    # This option is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1 is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1 is disabled

    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 1
    # value_source default
    # Default value: 1
};

# >
# Device name
# This option controls the name that an eCos application
# should use to access this device via cyg_io_lookup(),
# open(), or similar calls.
#
cdl_option CYGDAT_DEVS_ADC_CORTEXM_STM32_ADC1_CHANNEL0_NAME {
    # This option is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1_CHANNEL0 is not active

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value "\"/dev/adc00\""
    # value_source default
    # Default value: "\"/dev/adc00\""
};

# Size of data buffer
# This option controls the number of samples the
# buffer can store. The required RAM is = size of
# data buffer * 2.
#
cdl_option CYGDAT_DEVS_ADC_CORTEXM_STM32_ADC1_CHANNEL0_BUFSIZE {
    # This option is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1_CHANNEL0 is not active

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value 128
    # value_source default
    # Default value: 128
    # Legal values: 1 to 65536
};

# <
# ADC channel 1
# If the application needs to access the on-chip ADC
# channel 1 via an eCos ADC driver then
# this option should be enabled.
#
cdl_component CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1_CHANNEL1 {
    # This option is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1 is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1 is disabled

    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 0
    # value_source default
    # Default value: 0
};

# >
# Device name
# This option controls the name that an eCos application
# should use to access this device via cyg_io_lookup(),
# open(), or similar calls.
#
cdl_option CYGDAT_DEVS_ADC_CORTEXM_STM32_ADC1_CHANNEL1_NAME {
    # This option is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1_CHANNEL1 is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1_CHANNEL1 is disabled

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value "\"/dev/adc01\""
    # value_source default
    # Default value: "\"/dev/adc01\""
};

# Size of data buffer
# This option controls the number of samples the
# buffer can store. The required RAM is = size of
# data buffer * 2.
#
cdl_option CYGDAT_DEVS_ADC_CORTEXM_STM32_ADC1_CHANNEL1_BUFSIZE {
    # This option is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1_CHANNEL1 is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1_CHANNEL1 is disabled

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value 128
    # value_source default
    # Default value: 128
    # Legal values: 1 to 65536
};

# <
# ADC channel 2
# If the application needs to access the on-chip ADC
# channel 2 via an eCos ADC driver then
# this option should be enabled.
#
cdl_component CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1_CHANNEL2 {
    # This option is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1 is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1 is disabled

    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 0
    # value_source default
    # Default value: 0
};

# >
# Device name
# This option controls the name that an eCos application
# should use to access this device via cyg_io_lookup(),
# open(), or similar calls.
#
cdl_option CYGDAT_DEVS_ADC_CORTEXM_STM32_ADC1_CHANNEL2_NAME {
    # This option is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1_CHANNEL2 is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1_CHANNEL2 is disabled

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value "\"/dev/adc02\""
    # value_source default
    # Default value: "\"/dev/adc02\""
};

# Size of data buffer
# This option controls the number of samples the
# buffer can store. The required RAM is = size of
# data buffer * 2.
#
cdl_option CYGDAT_DEVS_ADC_CORTEXM_STM32_ADC1_CHANNEL2_BUFSIZE {
    # This option is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1_CHANNEL2 is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1_CHANNEL2 is disabled

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value 128
    # value_source default
    # Default value: 128
    # Legal values: 1 to 65536
};

# <
# ADC channel 3
# If the application needs to access the on-chip ADC
# channel 3 via an eCos ADC driver then
# this option should be enabled.
#
cdl_component CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1_CHANNEL3 {
    # This option is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1 is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1 is disabled

    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 0
    # value_source default
    # Default value: 0
};

# >
# Device name
# This option controls the name that an eCos application
# should use to access this device via cyg_io_lookup(),
# open(), or similar calls.
#
cdl_option CYGDAT_DEVS_ADC_CORTEXM_STM32_ADC1_CHANNEL3_NAME {
    # This option is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1_CHANNEL3 is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1_CHANNEL3 is disabled

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value "\"/dev/adc03\""
    # value_source default
    # Default value: "\"/dev/adc03\""
};

# Size of data buffer
# This option controls the number of samples the
# buffer can store. The required RAM is = size of
# data buffer * 2.
#
cdl_option CYGDAT_DEVS_ADC_CORTEXM_STM32_ADC1_CHANNEL3_BUFSIZE {
    # This option is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1_CHANNEL3 is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1_CHANNEL3 is disabled

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value 128
    # value_source default
    # Default value: 128
    # Legal values: 1 to 65536
};

# <
# ADC channel 4
# If the application needs to access the on-chip ADC
# channel 4 via an eCos ADC driver then
# this option should be enabled.
#
cdl_component CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1_CHANNEL4 {
    # This option is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1 is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1 is disabled

    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 0
    # value_source default
    # Default value: 0
};

# >
# Device name
# This option controls the name that an eCos application
# should use to access this device via cyg_io_lookup(),
# open(), or similar calls.
#
cdl_option CYGDAT_DEVS_ADC_CORTEXM_STM32_ADC1_CHANNEL4_NAME {
    # This option is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1_CHANNEL4 is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1_CHANNEL4 is disabled

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value "\"/dev/adc04\""
    # value_source default
    # Default value: "\"/dev/adc04\""
};

# Size of data buffer
# This option controls the number of samples the
# buffer can store. The required RAM is = size of
# data buffer * 2.
#
cdl_option CYGDAT_DEVS_ADC_CORTEXM_STM32_ADC1_CHANNEL4_BUFSIZE {
    # This option is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1_CHANNEL4 is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1_CHANNEL4 is disabled

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value 128
    # value_source default
    # Default value: 128
    # Legal values: 1 to 65536
};

# <
# ADC channel 5
# If the application needs to access the on-chip ADC
# channel 5 via an eCos ADC driver then
# this option should be enabled.
#
cdl_component CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1_CHANNEL5 {
    # This option is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1 is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1 is disabled

    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 0
    # value_source default
    # Default value: 0
};

# >
# Device name
# This option controls the name that an eCos application
# should use to access this device via cyg_io_lookup(),
# open(), or similar calls.
#
cdl_option CYGDAT_DEVS_ADC_CORTEXM_STM32_ADC1_CHANNEL5_NAME {
    # This option is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1_CHANNEL5 is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1_CHANNEL5 is disabled

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value "\"/dev/adc05\""
    # value_source default
    # Default value: "\"/dev/adc05\""
};

# Size of data buffer
# This option controls the number of samples the
# buffer can store. The required RAM is = size of
# data buffer * 2.
#
cdl_option CYGDAT_DEVS_ADC_CORTEXM_STM32_ADC1_CHANNEL5_BUFSIZE {
    # This option is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1_CHANNEL5 is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1_CHANNEL5 is disabled

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value 128
    # value_source default
    # Default value: 128
    # Legal values: 1 to 65536
};

# <
# ADC channel 6
# If the application needs to access the on-chip ADC
# channel 6 via an eCos ADC driver then
# this option should be enabled.
#
cdl_component CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1_CHANNEL6 {
    # This option is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1 is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1 is disabled

    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 0
    # value_source default
    # Default value: 0
};

# >
# Device name
# This option controls the name that an eCos application
# should use to access this device via cyg_io_lookup(),
# open(), or similar calls.
#
cdl_option CYGDAT_DEVS_ADC_CORTEXM_STM32_ADC1_CHANNEL6_NAME {
    # This option is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1_CHANNEL6 is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1_CHANNEL6 is disabled

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value "\"/dev/adc06\""
    # value_source default
    # Default value: "\"/dev/adc06\""
};

# Size of data buffer
# This option controls the number of samples the
# buffer can store. The required RAM is = size of
# data buffer * 2.
#
cdl_option CYGDAT_DEVS_ADC_CORTEXM_STM32_ADC1_CHANNEL6_BUFSIZE {
    # This option is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1_CHANNEL6 is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1_CHANNEL6 is disabled

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value 128
    # value_source default
    # Default value: 128
    # Legal values: 1 to 65536
};

# <
# ADC channel 7
# If the application needs to access the on-chip ADC
# channel 7 via an eCos ADC driver then
# this option should be enabled.
#
cdl_component CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1_CHANNEL7 {
    # This option is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1 is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1 is disabled

    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 0
    # value_source default
    # Default value: 0
};

# >
# Device name
# This option controls the name that an eCos application
# should use to access this device via cyg_io_lookup(),
# open(), or similar calls.
#
cdl_option CYGDAT_DEVS_ADC_CORTEXM_STM32_ADC1_CHANNEL7_NAME {
    # This option is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1_CHANNEL7 is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1_CHANNEL7 is disabled

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value "\"/dev/adc07\""
    # value_source default
    # Default value: "\"/dev/adc07\""
};

# Size of data buffer
# This option controls the number of samples the
# buffer can store. The required RAM is = size of
# data buffer * 2.
#
cdl_option CYGDAT_DEVS_ADC_CORTEXM_STM32_ADC1_CHANNEL7_BUFSIZE {
    # This option is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1_CHANNEL7 is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1_CHANNEL7 is disabled

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value 128
    # value_source default
    # Default value: 128
    # Legal values: 1 to 65536
};

# <
# ADC channel 8
# If the application needs to access the on-chip ADC
# channel 8 via an eCos ADC driver then
# this option should be enabled.
#
cdl_component CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1_CHANNEL8 {
    # This option is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1 is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1 is disabled

    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 0
    # value_source default
    # Default value: 0
};

# >
# Device name
# This option controls the name that an eCos application
# should use to access this device via cyg_io_lookup(),
# open(), or similar calls.
#
cdl_option CYGDAT_DEVS_ADC_CORTEXM_STM32_ADC1_CHANNEL8_NAME {
    # This option is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1_CHANNEL8 is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1_CHANNEL8 is disabled

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value "\"/dev/adc08\""
    # value_source default
    # Default value: "\"/dev/adc08\""
};

# Size of data buffer
# This option controls the number of samples the
# buffer can store. The required RAM is = size of
# data buffer * 2.
#
cdl_option CYGDAT_DEVS_ADC_CORTEXM_STM32_ADC1_CHANNEL8_BUFSIZE {
    # This option is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1_CHANNEL8 is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1_CHANNEL8 is disabled

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value 128
    # value_source default
    # Default value: 128
    # Legal values: 1 to 65536
};

# <
# ADC channel 9
# If the application needs to access the on-chip ADC
# channel 9 via an eCos ADC driver then
# this option should be enabled.
#
cdl_component CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1_CHANNEL9 {
    # This option is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1 is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1 is disabled

    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 0
    # value_source default
    # Default value: 0
};

# >
# Device name
# This option controls the name that an eCos application
# should use to access this device via cyg_io_lookup(),
# open(), or similar calls.
#
cdl_option CYGDAT_DEVS_ADC_CORTEXM_STM32_ADC1_CHANNEL9_NAME {
    # This option is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1_CHANNEL9 is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1_CHANNEL9 is disabled

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value "\"/dev/adc09\""
    # value_source default
    # Default value: "\"/dev/adc09\""
};

# Size of data buffer
# This option controls the number of samples the
# buffer can store. The required RAM is = size of
# data buffer * 2.
#
cdl_option CYGDAT_DEVS_ADC_CORTEXM_STM32_ADC1_CHANNEL9_BUFSIZE {
    # This option is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1_CHANNEL9 is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1_CHANNEL9 is disabled

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value 128
    # value_source default
    # Default value: 128
    # Legal values: 1 to 65536
};

# <
# ADC channel 10
# If the application needs to access the on-chip ADC
# channel 10 via an eCos ADC driver then
# this option should be enabled.
#
cdl_component CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1_CHANNEL10 {
    # This option is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1 is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1 is disabled

    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 0
    # value_source default
    # Default value: 0
};

# >
# Device name
# This option controls the name that an eCos application
# should use to access this device via cyg_io_lookup(),
# open(), or similar calls.
#
cdl_option CYGDAT_DEVS_ADC_CORTEXM_STM32_ADC1_CHANNEL10_NAME {
    # This option is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1_CHANNEL10 is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1_CHANNEL10 is disabled

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value "\"/dev/adc010\""
    # value_source default
    # Default value: "\"/dev/adc010\""
};

# Size of data buffer
# This option controls the number of samples the
# buffer can store. The required RAM is = size of
# data buffer * 2.
#
cdl_option CYGDAT_DEVS_ADC_CORTEXM_STM32_ADC1_CHANNEL10_BUFSIZE {
    # This option is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1_CHANNEL10 is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1_CHANNEL10 is disabled

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value 128
    # value_source default
    # Default value: 128
    # Legal values: 1 to 65536
};

# <
# ADC channel 11
# If the application needs to access the on-chip ADC
# channel 11 via an eCos ADC driver then
# this option should be enabled.
#
cdl_component CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1_CHANNEL11 {
    # This option is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1 is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1 is disabled

    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 0
    # value_source default
    # Default value: 0
};

# >
# Device name
# This option controls the name that an eCos application
# should use to access this device via cyg_io_lookup(),
# open(), or similar calls.
#
cdl_option CYGDAT_DEVS_ADC_CORTEXM_STM32_ADC1_CHANNEL11_NAME {
    # This option is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1_CHANNEL11 is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1_CHANNEL11 is disabled

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value "\"/dev/adc011\""
    # value_source default
    # Default value: "\"/dev/adc011\""
};

# Size of data buffer
# This option controls the number of samples the
# buffer can store. The required RAM is = size of
# data buffer * 2.
#
cdl_option CYGDAT_DEVS_ADC_CORTEXM_STM32_ADC1_CHANNEL11_BUFSIZE {
    # This option is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1_CHANNEL11 is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1_CHANNEL11 is disabled

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value 128
    # value_source default
    # Default value: 128
    # Legal values: 1 to 65536
};

# <
# ADC channel 12
# If the application needs to access the on-chip ADC
# channel 12 via an eCos ADC driver then
# this option should be enabled.
#
cdl_component CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1_CHANNEL12 {
    # This option is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1 is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1 is disabled

    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 0
    # value_source default
    # Default value: 0
};

# >
# Device name
# This option controls the name that an eCos application
# should use to access this device via cyg_io_lookup(),
# open(), or similar calls.
#
cdl_option CYGDAT_DEVS_ADC_CORTEXM_STM32_ADC1_CHANNEL12_NAME {
    # This option is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1_CHANNEL12 is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1_CHANNEL12 is disabled

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value "\"/dev/adc012\""
    # value_source default
    # Default value: "\"/dev/adc012\""
};

# Size of data buffer
# This option controls the number of samples the
# buffer can store. The required RAM is = size of
# data buffer * 2.
#
cdl_option CYGDAT_DEVS_ADC_CORTEXM_STM32_ADC1_CHANNEL12_BUFSIZE {
    # This option is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1_CHANNEL12 is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1_CHANNEL12 is disabled

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value 128
    # value_source default
    # Default value: 128
    # Legal values: 1 to 65536
};

# <
# ADC channel 13
# If the application needs to access the on-chip ADC
# channel 13 via an eCos ADC driver then
# this option should be enabled.
#
cdl_component CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1_CHANNEL13 {
    # This option is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1 is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1 is disabled

    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 0
    # value_source default
    # Default value: 0
};

# >
# Device name
# This option controls the name that an eCos application
# should use to access this device via cyg_io_lookup(),
# open(), or similar calls.
#
cdl_option CYGDAT_DEVS_ADC_CORTEXM_STM32_ADC1_CHANNEL13_NAME {
    # This option is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1_CHANNEL13 is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1_CHANNEL13 is disabled

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value "\"/dev/adc013\""
    # value_source default
    # Default value: "\"/dev/adc013\""
};

# Size of data buffer
# This option controls the number of samples the
# buffer can store. The required RAM is = size of
# data buffer * 2.
#
cdl_option CYGDAT_DEVS_ADC_CORTEXM_STM32_ADC1_CHANNEL13_BUFSIZE {
    # This option is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1_CHANNEL13 is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1_CHANNEL13 is disabled

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value 128
    # value_source default
    # Default value: 128
    # Legal values: 1 to 65536
};

# <
# ADC channel 14
# If the application needs to access the on-chip ADC
# channel 14 via an eCos ADC driver then
# this option should be enabled.
#
cdl_component CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1_CHANNEL14 {
    # This option is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1 is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1 is disabled

    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 0
    # value_source default
    # Default value: 0
};

# >
# Device name
# This option controls the name that an eCos application
# should use to access this device via cyg_io_lookup(),
# open(), or similar calls.
#
cdl_option CYGDAT_DEVS_ADC_CORTEXM_STM32_ADC1_CHANNEL14_NAME {
    # This option is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1_CHANNEL14 is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1_CHANNEL14 is disabled

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value "\"/dev/adc014\""
    # value_source default
    # Default value: "\"/dev/adc014\""
};

# Size of data buffer
# This option controls the number of samples the
# buffer can store. The required RAM is = size of
# data buffer * 2.
#
cdl_option CYGDAT_DEVS_ADC_CORTEXM_STM32_ADC1_CHANNEL14_BUFSIZE {
    # This option is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1_CHANNEL14 is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1_CHANNEL14 is disabled

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value 128
    # value_source default
    # Default value: 128
    # Legal values: 1 to 65536
};

# <
# ADC channel 15
# If the application needs to access the on-chip ADC
# channel 15 via an eCos ADC driver then
# this option should be enabled.
#
cdl_component CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1_CHANNEL15 {
    # This option is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1 is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1 is disabled

    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 0
    # value_source default
    # Default value: 0
};

# >
# Device name
# This option controls the name that an eCos application
# should use to access this device via cyg_io_lookup(),
# open(), or similar calls.
#
cdl_option CYGDAT_DEVS_ADC_CORTEXM_STM32_ADC1_CHANNEL15_NAME {
    # This option is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1_CHANNEL15 is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1_CHANNEL15 is disabled

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value "\"/dev/adc015\""
    # value_source default
    # Default value: "\"/dev/adc015\""
};

# Size of data buffer
# This option controls the number of samples the
# buffer can store. The required RAM is = size of
# data buffer * 2.
#
cdl_option CYGDAT_DEVS_ADC_CORTEXM_STM32_ADC1_CHANNEL15_BUFSIZE {
    # This option is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1_CHANNEL15 is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1_CHANNEL15 is disabled

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value 128
    # value_source default
    # Default value: 128
    # Legal values: 1 to 65536
};

# <
# ADC channel 16
# If the application needs to access the on-chip ADC
# channel 16 via an eCos ADC driver then
# this option should be enabled.
#
cdl_component CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1_CHANNEL16 {
    # This option is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1 is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1 is disabled

    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 0
    # value_source default
    # Default value: 0
};

# >
# Device name
# This option controls the name that an eCos application
# should use to access this device via cyg_io_lookup(),
# open(), or similar calls.
#
cdl_option CYGDAT_DEVS_ADC_CORTEXM_STM32_ADC1_CHANNEL16_NAME {
    # This option is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1_CHANNEL16 is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1_CHANNEL16 is disabled

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value "\"/dev/adc016\""
    # value_source default
    # Default value: "\"/dev/adc016\""
};

# Size of data buffer
# This option controls the number of samples the
# buffer can store. The required RAM is = size of
# data buffer * 2.
#
cdl_option CYGDAT_DEVS_ADC_CORTEXM_STM32_ADC1_CHANNEL16_BUFSIZE {
    # This option is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1_CHANNEL16 is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1_CHANNEL16 is disabled

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value 128
    # value_source default
    # Default value: 128
    # Legal values: 1 to 65536
};

# <
# ADC channel 17
# If the application needs to access the on-chip ADC
# channel 17 via an eCos ADC driver then
# this option should be enabled.
#
cdl_component CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1_CHANNEL17 {
    # This option is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1 is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1 is disabled

    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 0
    # value_source default
    # Default value: 0
};

# >
# Device name
# This option controls the name that an eCos application
# should use to access this device via cyg_io_lookup(),
# open(), or similar calls.
#
cdl_option CYGDAT_DEVS_ADC_CORTEXM_STM32_ADC1_CHANNEL17_NAME {
    # This option is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1_CHANNEL17 is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1_CHANNEL17 is disabled

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value "\"/dev/adc017\""
    # value_source default
    # Default value: "\"/dev/adc017\""
};

# Size of data buffer
# This option controls the number of samples the
# buffer can store. The required RAM is = size of
# data buffer * 2.
#
cdl_option CYGDAT_DEVS_ADC_CORTEXM_STM32_ADC1_CHANNEL17_BUFSIZE {
    # This option is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1_CHANNEL17 is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC1_CHANNEL17 is disabled

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value 128
    # value_source default
    # Default value: 128
    # Legal values: 1 to 65536
};

# <
# <
# ADC3
# ADC3 supports 16 analog input channels. All channels may be active
# at once. ADC3 uses TIM8 to generate scan events and DMA2 channel 5
# for data transmission.
#
cdl_component CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC3 {
    # This option is not active
    # The parent CYGPKG_DEVS_ADC_CORTEXM_STM32 is not active

    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 0
    # value_source default
    # Default value: 0
};

# >
# Number of ADC channels
#
cdl_interface CYGINT_DEVS_ADC_CORTEXM_STM32_ADC3_CHANNELS {
    # Implemented by CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC3_CHANNEL0, inactive, enabled
    # Implemented by CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC3_CHANNEL1, inactive, disabled
    # Implemented by CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC3_CHANNEL2, inactive, disabled
    # Implemented by CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC3_CHANNEL3, inactive, disabled
    # Implemented by CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC3_CHANNEL4, inactive, disabled
    # Implemented by CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC3_CHANNEL5, inactive, disabled
    # Implemented by CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC3_CHANNEL6, inactive, disabled
    # Implemented by CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC3_CHANNEL7, inactive, disabled
    # Implemented by CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC3_CHANNEL8, inactive, disabled
    # Implemented by CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC3_CHANNEL9, inactive, disabled
    # Implemented by CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC3_CHANNEL10, inactive, disabled
    # Implemented by CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC3_CHANNEL11, inactive, disabled
    # Implemented by CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC3_CHANNEL12, inactive, disabled
    # Implemented by CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC3_CHANNEL13, inactive, disabled
    # Implemented by CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC3_CHANNEL14, inactive, disabled
    # Implemented by CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC3_CHANNEL15, inactive, disabled
    # This option is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC3 is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC3 is disabled

    # This value cannot be modified here.
    # Flavor: data
    # Current_value: 0

    # The following properties are affected by this value
};

# Sample time
# Sampling time in us. When sampling the internal temperatur,
# this needs to be at least 17.1 us.
#
cdl_option CYGNUM_DEVS_ADC_CORTEXM_STM32_ADC3_SAMPLE_TIME {
    # This option is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC3 is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC3 is disabled

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value 20
    # value_source default
    # Default value: 20
    # Legal values: 1 to 1000
};

# Default sample rate
# The driver will be initialized with the default sample rate.
# If you raise the default sample rate you might need to increase
# the buffer size for each channel.
#
cdl_option CYGNUM_DEVS_ADC_CORTEXM_STM32_ADC3_DEFAULT_RATE {
    # This option is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC3 is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC3 is disabled

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value 100
    # value_source default
    # Default value: 100
    # Legal values: 1 to 10000
};

# DMA interrupt priority
# Priority of the DMA request interrupt.
#
cdl_option CYGNUM_DEVS_ADC_CORTEXM_STM32_ADC3_DMA_INT_PRI {
    # This option is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC3 is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC3 is disabled

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value 0x00000080
    # value_source default
    # Default value: 0x00000080
};

# ADC channel 0
# If the application needs to access the on-chip ADC
# channel 0 via an eCos ADC driver then
# this option should be enabled.
#
cdl_component CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC3_CHANNEL0 {
    # This option is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC3 is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC3 is disabled

    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 1
    # value_source default
    # Default value: 1
};

# >
# Device name
# This option controls the name that an eCos application
# should use to access this device via cyg_io_lookup(),
# open(), or similar calls.
#
cdl_option CYGDAT_DEVS_ADC_CORTEXM_STM32_ADC3_CHANNEL0_NAME {
    # This option is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC3_CHANNEL0 is not active

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value "\"/dev/adc10\""
    # value_source default
    # Default value: "\"/dev/adc10\""
};

# Size of data buffer
# This option controls the number of samples the
# buffer can store. The required RAM is = size of
# data buffer * 2.
#
cdl_option CYGDAT_DEVS_ADC_CORTEXM_STM32_ADC3_CHANNEL0_BUFSIZE {
    # This option is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC3_CHANNEL0 is not active

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value 128
    # value_source default
    # Default value: 128
    # Legal values: 1 to 65536
};

# <
# ADC channel 1
# If the application needs to access the on-chip ADC
# channel 1 via an eCos ADC driver then
# this option should be enabled.
#
cdl_component CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC3_CHANNEL1 {
    # This option is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC3 is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC3 is disabled

    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 0
    # value_source default
    # Default value: 0
};

# >
# Device name
# This option controls the name that an eCos application
# should use to access this device via cyg_io_lookup(),
# open(), or similar calls.
#
cdl_option CYGDAT_DEVS_ADC_CORTEXM_STM32_ADC3_CHANNEL1_NAME {
    # This option is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC3_CHANNEL1 is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC3_CHANNEL1 is disabled

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value "\"/dev/adc11\""
    # value_source default
    # Default value: "\"/dev/adc11\""
};

# Size of data buffer
# This option controls the number of samples the
# buffer can store. The required RAM is = size of
# data buffer * 2.
#
cdl_option CYGDAT_DEVS_ADC_CORTEXM_STM32_ADC3_CHANNEL1_BUFSIZE {
    # This option is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC3_CHANNEL1 is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC3_CHANNEL1 is disabled

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value 128
    # value_source default
    # Default value: 128
    # Legal values: 1 to 65536
};

# <
# ADC channel 2
# If the application needs to access the on-chip ADC
# channel 2 via an eCos ADC driver then
# this option should be enabled.
#
cdl_component CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC3_CHANNEL2 {
    # This option is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC3 is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC3 is disabled

    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 0
    # value_source default
    # Default value: 0
};

# >
# Device name
# This option controls the name that an eCos application
# should use to access this device via cyg_io_lookup(),
# open(), or similar calls.
#
cdl_option CYGDAT_DEVS_ADC_CORTEXM_STM32_ADC3_CHANNEL2_NAME {
    # This option is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC3_CHANNEL2 is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC3_CHANNEL2 is disabled

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value "\"/dev/adc12\""
    # value_source default
    # Default value: "\"/dev/adc12\""
};

# Size of data buffer
# This option controls the number of samples the
# buffer can store. The required RAM is = size of
# data buffer * 2.
#
cdl_option CYGDAT_DEVS_ADC_CORTEXM_STM32_ADC3_CHANNEL2_BUFSIZE {
    # This option is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC3_CHANNEL2 is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC3_CHANNEL2 is disabled

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value 128
    # value_source default
    # Default value: 128
    # Legal values: 1 to 65536
};

# <
# ADC channel 3
# If the application needs to access the on-chip ADC
# channel 3 via an eCos ADC driver then
# this option should be enabled.
#
cdl_component CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC3_CHANNEL3 {
    # This option is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC3 is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC3 is disabled

    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 0
    # value_source default
    # Default value: 0
};

# >
# Device name
# This option controls the name that an eCos application
# should use to access this device via cyg_io_lookup(),
# open(), or similar calls.
#
cdl_option CYGDAT_DEVS_ADC_CORTEXM_STM32_ADC3_CHANNEL3_NAME {
    # This option is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC3_CHANNEL3 is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC3_CHANNEL3 is disabled

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value "\"/dev/adc13\""
    # value_source default
    # Default value: "\"/dev/adc13\""
};

# Size of data buffer
# This option controls the number of samples the
# buffer can store. The required RAM is = size of
# data buffer * 2.
#
cdl_option CYGDAT_DEVS_ADC_CORTEXM_STM32_ADC3_CHANNEL3_BUFSIZE {
    # This option is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC3_CHANNEL3 is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC3_CHANNEL3 is disabled

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value 128
    # value_source default
    # Default value: 128
    # Legal values: 1 to 65536
};

# <
# ADC channel 4
# If the application needs to access the on-chip ADC
# channel 4 via an eCos ADC driver then
# this option should be enabled.
#
cdl_component CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC3_CHANNEL4 {
    # This option is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC3 is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC3 is disabled

    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 0
    # value_source default
    # Default value: 0
};

# >
# Device name
# This option controls the name that an eCos application
# should use to access this device via cyg_io_lookup(),
# open(), or similar calls.
#
cdl_option CYGDAT_DEVS_ADC_CORTEXM_STM32_ADC3_CHANNEL4_NAME {
    # This option is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC3_CHANNEL4 is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC3_CHANNEL4 is disabled

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value "\"/dev/adc14\""
    # value_source default
    # Default value: "\"/dev/adc14\""
};

# Size of data buffer
# This option controls the number of samples the
# buffer can store. The required RAM is = size of
# data buffer * 2.
#
cdl_option CYGDAT_DEVS_ADC_CORTEXM_STM32_ADC3_CHANNEL4_BUFSIZE {
    # This option is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC3_CHANNEL4 is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC3_CHANNEL4 is disabled

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value 128
    # value_source default
    # Default value: 128
    # Legal values: 1 to 65536
};

# <
# ADC channel 5
# If the application needs to access the on-chip ADC
# channel 5 via an eCos ADC driver then
# this option should be enabled.
#
cdl_component CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC3_CHANNEL5 {
    # This option is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC3 is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC3 is disabled

    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 0
    # value_source default
    # Default value: 0
};

# >
# Device name
# This option controls the name that an eCos application
# should use to access this device via cyg_io_lookup(),
# open(), or similar calls.
#
cdl_option CYGDAT_DEVS_ADC_CORTEXM_STM32_ADC3_CHANNEL5_NAME {
    # This option is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC3_CHANNEL5 is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC3_CHANNEL5 is disabled

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value "\"/dev/adc15\""
    # value_source default
    # Default value: "\"/dev/adc15\""
};

# Size of data buffer
# This option controls the number of samples the
# buffer can store. The required RAM is = size of
# data buffer * 2.
#
cdl_option CYGDAT_DEVS_ADC_CORTEXM_STM32_ADC3_CHANNEL5_BUFSIZE {
    # This option is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC3_CHANNEL5 is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC3_CHANNEL5 is disabled

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value 128
    # value_source default
    # Default value: 128
    # Legal values: 1 to 65536
};

# <
# ADC channel 6
# If the application needs to access the on-chip ADC
# channel 6 via an eCos ADC driver then
# this option should be enabled.
#
cdl_component CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC3_CHANNEL6 {
    # This option is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC3 is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC3 is disabled

    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 0
    # value_source default
    # Default value: 0
};

# >
# Device name
# This option controls the name that an eCos application
# should use to access this device via cyg_io_lookup(),
# open(), or similar calls.
#
cdl_option CYGDAT_DEVS_ADC_CORTEXM_STM32_ADC3_CHANNEL6_NAME {
    # This option is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC3_CHANNEL6 is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC3_CHANNEL6 is disabled

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value "\"/dev/adc16\""
    # value_source default
    # Default value: "\"/dev/adc16\""
};

# Size of data buffer
# This option controls the number of samples the
# buffer can store. The required RAM is = size of
# data buffer * 2.
#
cdl_option CYGDAT_DEVS_ADC_CORTEXM_STM32_ADC3_CHANNEL6_BUFSIZE {
    # This option is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC3_CHANNEL6 is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC3_CHANNEL6 is disabled

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value 128
    # value_source default
    # Default value: 128
    # Legal values: 1 to 65536
};

# <
# ADC channel 7
# If the application needs to access the on-chip ADC
# channel 7 via an eCos ADC driver then
# this option should be enabled.
#
cdl_component CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC3_CHANNEL7 {
    # This option is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC3 is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC3 is disabled

    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 0
    # value_source default
    # Default value: 0
};

# >
# Device name
# This option controls the name that an eCos application
# should use to access this device via cyg_io_lookup(),
# open(), or similar calls.
#
cdl_option CYGDAT_DEVS_ADC_CORTEXM_STM32_ADC3_CHANNEL7_NAME {
    # This option is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC3_CHANNEL7 is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC3_CHANNEL7 is disabled

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value "\"/dev/adc17\""
    # value_source default
    # Default value: "\"/dev/adc17\""
};

# Size of data buffer
# This option controls the number of samples the
# buffer can store. The required RAM is = size of
# data buffer * 2.
#
cdl_option CYGDAT_DEVS_ADC_CORTEXM_STM32_ADC3_CHANNEL7_BUFSIZE {
    # This option is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC3_CHANNEL7 is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC3_CHANNEL7 is disabled

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value 128
    # value_source default
    # Default value: 128
    # Legal values: 1 to 65536
};

# <
# ADC channel 8
# If the application needs to access the on-chip ADC
# channel 8 via an eCos ADC driver then
# this option should be enabled.
#
cdl_component CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC3_CHANNEL8 {
    # This option is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC3 is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC3 is disabled

    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 0
    # value_source default
    # Default value: 0
};

# >
# Device name
# This option controls the name that an eCos application
# should use to access this device via cyg_io_lookup(),
# open(), or similar calls.
#
cdl_option CYGDAT_DEVS_ADC_CORTEXM_STM32_ADC3_CHANNEL8_NAME {
    # This option is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC3_CHANNEL8 is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC3_CHANNEL8 is disabled

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value "\"/dev/adc18\""
    # value_source default
    # Default value: "\"/dev/adc18\""
};

# Size of data buffer
# This option controls the number of samples the
# buffer can store. The required RAM is = size of
# data buffer * 2.
#
cdl_option CYGDAT_DEVS_ADC_CORTEXM_STM32_ADC3_CHANNEL8_BUFSIZE {
    # This option is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC3_CHANNEL8 is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC3_CHANNEL8 is disabled

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value 128
    # value_source default
    # Default value: 128
    # Legal values: 1 to 65536
};

# <
# ADC channel 9
# If the application needs to access the on-chip ADC
# channel 9 via an eCos ADC driver then
# this option should be enabled.
#
cdl_component CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC3_CHANNEL9 {
    # This option is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC3 is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC3 is disabled

    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 0
    # value_source default
    # Default value: 0
};

# >
# Device name
# This option controls the name that an eCos application
# should use to access this device via cyg_io_lookup(),
# open(), or similar calls.
#
cdl_option CYGDAT_DEVS_ADC_CORTEXM_STM32_ADC3_CHANNEL9_NAME {
    # This option is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC3_CHANNEL9 is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC3_CHANNEL9 is disabled

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value "\"/dev/adc19\""
    # value_source default
    # Default value: "\"/dev/adc19\""
};

# Size of data buffer
# This option controls the number of samples the
# buffer can store. The required RAM is = size of
# data buffer * 2.
#
cdl_option CYGDAT_DEVS_ADC_CORTEXM_STM32_ADC3_CHANNEL9_BUFSIZE {
    # This option is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC3_CHANNEL9 is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC3_CHANNEL9 is disabled

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value 128
    # value_source default
    # Default value: 128
    # Legal values: 1 to 65536
};

# <
# ADC channel 10
# If the application needs to access the on-chip ADC
# channel 10 via an eCos ADC driver then
# this option should be enabled.
#
cdl_component CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC3_CHANNEL10 {
    # This option is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC3 is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC3 is disabled

    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 0
    # value_source default
    # Default value: 0
};

# >
# Device name
# This option controls the name that an eCos application
# should use to access this device via cyg_io_lookup(),
# open(), or similar calls.
#
cdl_option CYGDAT_DEVS_ADC_CORTEXM_STM32_ADC3_CHANNEL10_NAME {
    # This option is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC3_CHANNEL10 is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC3_CHANNEL10 is disabled

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value "\"/dev/adc110\""
    # value_source default
    # Default value: "\"/dev/adc110\""
};

# Size of data buffer
# This option controls the number of samples the
# buffer can store. The required RAM is = size of
# data buffer * 2.
#
cdl_option CYGDAT_DEVS_ADC_CORTEXM_STM32_ADC3_CHANNEL10_BUFSIZE {
    # This option is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC3_CHANNEL10 is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC3_CHANNEL10 is disabled

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value 128
    # value_source default
    # Default value: 128
    # Legal values: 1 to 65536
};

# <
# ADC channel 11
# If the application needs to access the on-chip ADC
# channel 11 via an eCos ADC driver then
# this option should be enabled.
#
cdl_component CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC3_CHANNEL11 {
    # This option is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC3 is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC3 is disabled

    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 0
    # value_source default
    # Default value: 0
};

# >
# Device name
# This option controls the name that an eCos application
# should use to access this device via cyg_io_lookup(),
# open(), or similar calls.
#
cdl_option CYGDAT_DEVS_ADC_CORTEXM_STM32_ADC3_CHANNEL11_NAME {
    # This option is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC3_CHANNEL11 is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC3_CHANNEL11 is disabled

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value "\"/dev/adc111\""
    # value_source default
    # Default value: "\"/dev/adc111\""
};

# Size of data buffer
# This option controls the number of samples the
# buffer can store. The required RAM is = size of
# data buffer * 2.
#
cdl_option CYGDAT_DEVS_ADC_CORTEXM_STM32_ADC3_CHANNEL11_BUFSIZE {
    # This option is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC3_CHANNEL11 is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC3_CHANNEL11 is disabled

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value 128
    # value_source default
    # Default value: 128
    # Legal values: 1 to 65536
};

# <
# ADC channel 12
# If the application needs to access the on-chip ADC
# channel 12 via an eCos ADC driver then
# this option should be enabled.
#
cdl_component CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC3_CHANNEL12 {
    # This option is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC3 is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC3 is disabled

    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 0
    # value_source default
    # Default value: 0
};

# >
# Device name
# This option controls the name that an eCos application
# should use to access this device via cyg_io_lookup(),
# open(), or similar calls.
#
cdl_option CYGDAT_DEVS_ADC_CORTEXM_STM32_ADC3_CHANNEL12_NAME {
    # This option is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC3_CHANNEL12 is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC3_CHANNEL12 is disabled

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value "\"/dev/adc112\""
    # value_source default
    # Default value: "\"/dev/adc112\""
};

# Size of data buffer
# This option controls the number of samples the
# buffer can store. The required RAM is = size of
# data buffer * 2.
#
cdl_option CYGDAT_DEVS_ADC_CORTEXM_STM32_ADC3_CHANNEL12_BUFSIZE {
    # This option is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC3_CHANNEL12 is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC3_CHANNEL12 is disabled

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value 128
    # value_source default
    # Default value: 128
    # Legal values: 1 to 65536
};

# <
# ADC channel 13
# If the application needs to access the on-chip ADC
# channel 13 via an eCos ADC driver then
# this option should be enabled.
#
cdl_component CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC3_CHANNEL13 {
    # This option is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC3 is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC3 is disabled

    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 0
    # value_source default
    # Default value: 0
};

# >
# Device name
# This option controls the name that an eCos application
# should use to access this device via cyg_io_lookup(),
# open(), or similar calls.
#
cdl_option CYGDAT_DEVS_ADC_CORTEXM_STM32_ADC3_CHANNEL13_NAME {
    # This option is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC3_CHANNEL13 is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC3_CHANNEL13 is disabled

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value "\"/dev/adc113\""
    # value_source default
    # Default value: "\"/dev/adc113\""
};

# Size of data buffer
# This option controls the number of samples the
# buffer can store. The required RAM is = size of
# data buffer * 2.
#
cdl_option CYGDAT_DEVS_ADC_CORTEXM_STM32_ADC3_CHANNEL13_BUFSIZE {
    # This option is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC3_CHANNEL13 is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC3_CHANNEL13 is disabled

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value 128
    # value_source default
    # Default value: 128
    # Legal values: 1 to 65536
};

# <
# ADC channel 14
# If the application needs to access the on-chip ADC
# channel 14 via an eCos ADC driver then
# this option should be enabled.
#
cdl_component CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC3_CHANNEL14 {
    # This option is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC3 is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC3 is disabled

    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 0
    # value_source default
    # Default value: 0
};

# >
# Device name
# This option controls the name that an eCos application
# should use to access this device via cyg_io_lookup(),
# open(), or similar calls.
#
cdl_option CYGDAT_DEVS_ADC_CORTEXM_STM32_ADC3_CHANNEL14_NAME {
    # This option is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC3_CHANNEL14 is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC3_CHANNEL14 is disabled

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value "\"/dev/adc114\""
    # value_source default
    # Default value: "\"/dev/adc114\""
};

# Size of data buffer
# This option controls the number of samples the
# buffer can store. The required RAM is = size of
# data buffer * 2.
#
cdl_option CYGDAT_DEVS_ADC_CORTEXM_STM32_ADC3_CHANNEL14_BUFSIZE {
    # This option is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC3_CHANNEL14 is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC3_CHANNEL14 is disabled

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value 128
    # value_source default
    # Default value: 128
    # Legal values: 1 to 65536
};

# <
# ADC channel 15
# If the application needs to access the on-chip ADC
# channel 15 via an eCos ADC driver then
# this option should be enabled.
#
cdl_component CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC3_CHANNEL15 {
    # This option is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC3 is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC3 is disabled

    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 0
    # value_source default
    # Default value: 0
};

# >
# Device name
# This option controls the name that an eCos application
# should use to access this device via cyg_io_lookup(),
# open(), or similar calls.
#
cdl_option CYGDAT_DEVS_ADC_CORTEXM_STM32_ADC3_CHANNEL15_NAME {
    # This option is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC3_CHANNEL15 is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC3_CHANNEL15 is disabled

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value "\"/dev/adc115\""
    # value_source default
    # Default value: "\"/dev/adc115\""
};

# Size of data buffer
# This option controls the number of samples the
# buffer can store. The required RAM is = size of
# data buffer * 2.
#
cdl_option CYGDAT_DEVS_ADC_CORTEXM_STM32_ADC3_CHANNEL15_BUFSIZE {
    # This option is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC3_CHANNEL15 is not active
    # The parent CYGHWR_DEVS_ADC_CORTEXM_STM32_ADC3_CHANNEL15 is disabled

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value 128
    # value_source default
    # Default value: 128
    # Legal values: 1 to 65536
};

# <
# <
# <
# STM32 RTC wallclock support
# Wallclock support for on-chip RTC on STM32 devices.
#
cdl_package CYGPKG_DEVS_WALLCLOCK_STM32 {
    # Packages cannot be added or removed, nor can their version be changed,
    # simply by editing their value. Instead the appropriate configuration
    # should be used to perform these actions.

    # This option is not active
    # ActiveIf constraint: CYGPKG_IO_WALLCLOCK
    #     CYGPKG_IO_WALLCLOCK (unknown) == 0
    #   --> 0
    # ActiveIf constraint: CYGPKG_HAL_CORTEXM_STM32
    #     CYGPKG_HAL_CORTEXM_STM32 == current
    #   --> 1
    # ActiveIf constraint:  CYGHWR_HAL_CORTEXM_STM32_FAMILY == "F1" 
    #     CYGHWR_HAL_CORTEXM_STM32_FAMILY == F1
    #   --> 1
    # ActiveIf constraint: CYGIMP_WALLCLOCK_HARDWARE
    #     CYGIMP_WALLCLOCK_HARDWARE == 1
    #   --> 1

    # This value cannot be modified here.
    # Flavor: booldata
    # Current value: 1 current
};

# >
# RTC clock source
#
cdl_option CYGHWR_DEVS_WALLCLOCK_STM32_RTC_SOURCE {
    # This option is not active
    # The parent CYGPKG_DEVS_WALLCLOCK_STM32 is not active

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value LSE
    # value_source default
    # Default value: LSE
    # Legal values:  "LSE" "LSI" "HSE_128" 
};

# <
# Hardware wallclock
#
cdl_option CYGIMP_WALLCLOCK_HARDWARE {
    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 1
    # value_source default
    # Default value: 1

    # The following properties are affected by this value
    # package CYGPKG_DEVS_WALLCLOCK_STM32
    #     ActiveIf: CYGIMP_WALLCLOCK_HARDWARE
};

# ISO C library string functions
# doc: ref/libc.html
# This package provides string functions specified by the
# ISO C standard - ISO/IEC 9899:1990.
#
cdl_package CYGPKG_LIBC_STRING {
    # Packages cannot be added or removed, nor can their version be changed,
    # simply by editing their value. Instead the appropriate configuration
    # should be used to perform these actions.

    # This value cannot be modified here.
    # Flavor: booldata
    # Current value: 1 current
    # Requires:  CYGBLD_ISO_STRING_LOCALE_FUNCS_HEADER ==  "<cyg/libc/string/string.h>" 
    #     CYGBLD_ISO_STRING_LOCALE_FUNCS_HEADER == <cyg/libc/string/string.h>
    #   --> 1
    # Requires:  CYGBLD_ISO_STRING_MEMFUNCS_HEADER ==  "<cyg/libc/string/string.h>" 
    #     CYGBLD_ISO_STRING_MEMFUNCS_HEADER == <cyg/libc/string/string.h>
    #   --> 1
    # Requires:  CYGBLD_ISO_STRING_STRFUNCS_HEADER ==  "<cyg/libc/string/string.h>" 
    #     CYGBLD_ISO_STRING_STRFUNCS_HEADER == <cyg/libc/string/string.h>
    #   --> 1
    # Requires:  CYGBLD_ISO_STRTOK_R_HEADER ==  "<cyg/libc/string/string.h>" 
    #     CYGBLD_ISO_STRTOK_R_HEADER == <cyg/libc/string/string.h>
    #   --> 1
    # Requires: CYGPKG_ISOINFRA
    #     CYGPKG_ISOINFRA == current
    #   --> 1
};

# >
# Inline versions of <string.h> functions
# This option chooses whether some of the
# particularly simple string functions from
# <string.h> are available as inline
# functions. This may improve performance, and as
# the functions are small, may even improve code
# size.
#
cdl_option CYGIMP_LIBC_STRING_INLINES {
    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 1
    # value_source default
    # Default value: 1
};

# Optimize string functions for code size
# This option tries to reduce string function
# code size at the expense of execution speed. The
# same effect can be produced if the code is
# compiled with the -Os option to the compiler.
#
cdl_option CYGIMP_LIBC_STRING_PREFER_SMALL_TO_FAST {
    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 0
    # value_source default
    # Default value: 0
};

# Provide BSD compatibility functions
# Enabling this option causes various compatibility functions
# commonly found in the BSD UNIX operating system to be included.
# These are functions such as bzero, bcmp, bcopy, bzero, strcasecmp,
# strncasecmp, index, rindex and swab.
#
cdl_option CYGFUN_LIBC_STRING_BSD_FUNCS {
    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 1
    # The inferred value should not be edited directly.
    inferred_value 0
    # value_source inferred
    # Default value: 1
    # Requires:  CYGBLD_ISO_STRING_BSD_FUNCS_HEADER ==  "<cyg/libc/string/bsdstring.h>" 
    #     CYGBLD_ISO_STRING_BSD_FUNCS_HEADER == <cyg/libc/string/bsdstring.h>
    #   --> 1
    # Requires: CYGINT_ISO_CTYPE
    #     CYGINT_ISO_CTYPE == 0
    #   --> 0
};

# strtok
# These options control the behaviour of the
# strtok() and strtok_r() string tokenization
# functions.
#
cdl_component CYGPKG_LIBC_STRING_STRTOK {
    # There is no associated value.
};

# >
# Per-thread strtok()
# This option controls whether the string function
# strtok() has its state recorded on a per-thread
# basis rather than global. If this option is
# disabled, some per-thread space can be saved.
# Note there is also a POSIX-standard strtok_r()
# function to achieve a similar effect with user
# support. Enabling this option will use one slot
# of kernel per-thread data. You should ensure you
# have enough slots configured for all your
# per-thread data.
#
cdl_option CYGSEM_LIBC_STRING_PER_THREAD_STRTOK {
    # ActiveIf constraint: CYGPKG_KERNEL
    #     CYGPKG_KERNEL == current
    #   --> 1

    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 1
    # value_source default
    # Default value: CYGVAR_KERNEL_THREADS_DATA
    #     CYGVAR_KERNEL_THREADS_DATA == 1
    #   --> 1
    # Requires: CYGVAR_KERNEL_THREADS_DATA
    #     CYGVAR_KERNEL_THREADS_DATA == 1
    #   --> 1
};

# Tracing level
# Trace verbosity level for debugging the <string.h>
# functions strtok() and strtok_r(). Increase this
# value to get additional trace output.
#
cdl_option CYGNUM_LIBC_STRING_STRTOK_TRACE_LEVEL {
    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value 0
    # value_source default
    # Default value: 0
    # Legal values: 0 to 1
};

# <
# strdup
# This option indicates whether strdup() is to be supported.
#
cdl_option CYGFUN_LIBC_STRING_STRDUP {
    # ActiveIf constraint: CYGINT_ISO_MALLOC
    #     CYGINT_ISO_MALLOC == 1
    #   --> 1

    # Calculated value: 1
    # Flavor: bool
    # Current value: 1
};

# Provide strnlen() GNU extension
# This option controls support for the strnlen() function.
# (This is a GNU extension, not part of ANSI C.)
#
cdl_option CYGFUN_LIBC_STRING_GNU_STRNLEN {
    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 1
    # value_source default
    # Default value: 1
};

# C library string functions build options
# Package specific build options including control over
# compiler flags used only in building this package,
# and details of which tests are built.
#
cdl_component CYGPKG_LIBC_STRING_OPTIONS {
    # There is no associated value.
};

# >
# Additional compiler flags
# This option modifies the set of compiler flags for
# building the C library. These flags are used in addition
# to the set of global flags.
#
cdl_option CYGPKG_LIBC_STRING_CFLAGS_ADD {
    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value ""
    # value_source default
    # Default value: ""
};

# Suppressed compiler flags
# This option modifies the set of compiler flags for
# building the C library. These flags are removed from
# the set of global flags if present.
#
cdl_option CYGPKG_LIBC_STRING_CFLAGS_REMOVE {
    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value ""
    # value_source default
    # Default value: ""
};

# C library string function tests
# This option specifies the set of tests for the C library
# string functions.
#
cdl_option CYGPKG_LIBC_STRING_TESTS {
    # Calculated value:  "tests/memchr tests/memcmp1 tests/memcmp2 tests/memcpy1 tests/memcpy2 tests/memmove1 tests/memmove2 tests/memset tests/strcat1 tests/strcat2 tests/strchr tests/strcmp1 tests/strcmp2 tests/strcoll1 tests/strcoll2 tests/strcpy1 tests/strcpy2 tests/strcspn tests/strcspn tests/strlen tests/strncat1 tests/strncat2 tests/strncpy1 tests/strncpy2 tests/strpbrk tests/strrchr tests/strspn tests/strstr tests/strtok tests/strxfrm1 tests/strxfrm2 tests/strnlen" 
    # Flavor: data
    # Current_value: tests/memchr tests/memcmp1 tests/memcmp2 tests/memcpy1 tests/memcpy2 tests/memmove1 tests/memmove2 tests/memset tests/strcat1 tests/strcat2 tests/strchr tests/strcmp1 tests/strcmp2 tests/strcoll1 tests/strcoll2 tests/strcpy1 tests/strcpy2 tests/strcspn tests/strcspn tests/strlen tests/strncat1 tests/strncat2 tests/strncpy1 tests/strncpy2 tests/strpbrk tests/strrchr tests/strspn tests/strstr tests/strtok tests/strxfrm1 tests/strxfrm2 tests/strnlen
};

# <
# <
# <
# SPI support
# doc: ref/io-spi.html
# The generic SPI package provides an API for accessing devices
# attached to an SPI bus. It also provides support for writing
# bus drivers and for defining SPI device structures.
#
cdl_package CYGPKG_IO_SPI {
    # Packages cannot be added or removed, nor can their version be changed,
    # simply by editing their value. Instead the appropriate configuration
    # should be used to perform these actions.

    # This value cannot be modified here.
    # Flavor: booldata
    # Current value: 1 current
    # Requires: CYGPKG_INFRA CYGPKG_HAL
    #     CYGPKG_INFRA == current
    #     CYGPKG_HAL == current
    #   --> 1

    # The following properties are affected by this value
    # package CYGPKG_DEVS_FLASH_SPI_M25PXX
    #     ActiveIf:  CYGPKG_IO_FLASH && CYGPKG_IO_SPI 
    # package CYGPKG_DEVS_SPI_CORTEXM_STM32
    #     ActiveIf: CYGPKG_IO_SPI
};

# >
# SPI build options
# Package specific build options including control over
# compiler flags used only in building the generic SPI
# package, and details of which tests are built.
#
cdl_component CYGPKG_IO_SPI_OPTIONS {
    # There is no associated value.
};

# >
# Additional compiler flags
# This option modifies the set of compiler flags for
# building the generic SPI package. These flags are 
# used in addition to the set of global flags.
#
cdl_option CYGPKG_IO_SPI_CFLAGS_ADD {
    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value ""
    # value_source default
    # Default value: ""
};

# Suppressed compiler flags
# This option modifies the set of compiler flags for
# building the generic SPI package. These flags are 
# removed from the set of global flags if present.
#
cdl_option CYGPKG_IO_SPI_CFLAGS_REMOVE {
    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value ""
    # value_source default
    # Default value: ""
};

# <
# ST STM32 SPI driver
# This package provides SPI driver support for the ST STM32 series
# of microcontrollers.
# 
#
cdl_package CYGPKG_DEVS_SPI_CORTEXM_STM32 {
    # Packages cannot be added or removed, nor can their version be changed,
    # simply by editing their value. Instead the appropriate configuration
    # should be used to perform these actions.

    # ActiveIf constraint: CYGPKG_IO_SPI
    #     CYGPKG_IO_SPI == current
    #   --> 1

    # This value cannot be modified here.
    # Flavor: booldata
    # Current value: 1 current
    # Requires: CYGPKG_HAL_CORTEXM_STM32
    #     CYGPKG_HAL_CORTEXM_STM32 == current
    #   --> 1
};

# >
# Pin toggle rate
# Selects the pin toggle rate in MHz to be used for the SPI interfaces.  Higher toggle
# rates allow increased baud rates at the expense of power and EMI. Only certain rates
# are valid on different STM32 families, check part documentation for which may be used.
#
cdl_option CYGNUM_DEVS_SPI_CORTEXM_STM32_PIN_TOGGLE_RATE {
    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value 10
    # value_source default
    # Default value:  (CYGHWR_HAL_CORTEXM_STM32_FAMILY == "F1") ? 10 : 25 
    #     CYGHWR_HAL_CORTEXM_STM32_FAMILY == F1
    #   --> 10
    # Legal values:  2 10 25 50 80 100 

    # The following properties are affected by this value
    # option CYGHWR_HAL_CORTEXM_STM32_SPIETH_SPI_BUS
    #     Requires: (CYGNUM_DEVS_SPI_CORTEXM_STM32_PIN_TOGGLE_RATE==50)
};

# ST STM32 SPI bus 1
# Enable SPI bus 1 on the STM32 device.
# 
#
cdl_component CYGHWR_DEVS_SPI_CORTEXM_STM32_BUS1 {
    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 0
    # value_source default
    # Default value: 0

    # The following properties are affected by this value
    # option CYGBLD_DEVS_SPI_CORTEXM_STM32_LOOPBACK_TEST
    #     Requires: CYGHWR_DEVS_SPI_CORTEXM_STM32_BUS1
    # option CYGPKG_DEVS_SPI_CORTEXM_STM32_TESTS
    #     ActiveIf: CYGHWR_DEVS_SPI_CORTEXM_STM32_BUS1
    # option CYGHWR_HAL_CORTEXM_STM32_SPIETH_SPI_BUS
    #     Requires:  (CYGHWR_HAL_CORTEXM_STM32_SPIETH_SPI_BUS == 1) implies CYGHWR_DEVS_SPI_CORTEXM_STM32_BUS1 
};

# >
# SPI chip selects
# This is a comma separated list of GPIOs which are to be used as chip
# select lines for the SPI bus. Each GPIO is defined by the SPI_CS()
# macro which gives the port and pin number.
# 
#
cdl_option CYGHWR_DEVS_SPI_CORTEXM_STM32_BUS1_CS_GPIOS {
    # This option is not active
    # The parent CYGHWR_DEVS_SPI_CORTEXM_STM32_BUS1 is disabled

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value "SPI_CS(A, 4)"
    # value_source default
    # Default value: "SPI_CS(A, 4)"
};

# Bounce buffer size
# DMA bounce buffers are required when running out of external
# memory.  Set this to the maximum SPI packet size which will be
# used to enable the DMA bounce buffers.  Set to 0 to disable
# bounce buffers when running from on-chip memory.
# 
#
cdl_option CYGNUM_DEVS_SPI_CORTEXM_STM32_BUS1_BBUF_SIZE {
    # This option is not active
    # The parent CYGHWR_DEVS_SPI_CORTEXM_STM32_BUS1 is disabled

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value 0
    # value_source default
    # Default value: 0
};

# Transmit DMA interrupt priority
#
cdl_option CYGNUM_DEVS_SPI_CORTEXM_STM32_BUS1_TXINTR_PRI {
    # This option is not active
    # The parent CYGHWR_DEVS_SPI_CORTEXM_STM32_BUS1 is disabled

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value 69
    # value_source default
    # Default value: 69
};

# Receive DMA interrupt priority
#
cdl_option CYGNUM_DEVS_SPI_CORTEXM_STM32_BUS1_RXINTR_PRI {
    # This option is not active
    # The parent CYGHWR_DEVS_SPI_CORTEXM_STM32_BUS1 is disabled

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value 134
    # value_source default
    # Default value: 134
};

# <
# ST STM32 SPI bus 2
# Enable SPI bus 2 on the STM32 device.
# 
#
cdl_component CYGHWR_DEVS_SPI_CORTEXM_STM32_BUS2 {
    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 0
    # value_source default
    # Default value: 0

    # The following properties are affected by this value
    # option CYGHWR_HAL_CORTEXM_STM32_SPIETH_SPI_BUS
    #     Requires:  (CYGHWR_HAL_CORTEXM_STM32_SPIETH_SPI_BUS == 2) implies CYGHWR_DEVS_SPI_CORTEXM_STM32_BUS2 
};

# >
# SPI chip selects
# This is a comma separated list of GPIOs which are to be used as chip
# select lines for the SPI bus. Each GPIO is defined by the SPI_CS()
# macro which gives the port and pin number.
# 
#
cdl_option CYGHWR_DEVS_SPI_CORTEXM_STM32_BUS2_CS_GPIOS {
    # This option is not active
    # The parent CYGHWR_DEVS_SPI_CORTEXM_STM32_BUS2 is disabled

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value "SPI_CS(B, 12)"
    # value_source default
    # Default value: "SPI_CS(B, 12)"
};

# Bounce buffer size
# DMA bounce buffers are required when running out of external
# memory.  Set this to the maximum SPI packet size which will be
# used to enable the DMA bounce buffers.  Set to 0 to disable
# bounce buffers when running from on-chip memory.
# 
#
cdl_option CYGNUM_DEVS_SPI_CORTEXM_STM32_BUS2_BBUF_SIZE {
    # This option is not active
    # The parent CYGHWR_DEVS_SPI_CORTEXM_STM32_BUS2 is disabled

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value 0
    # value_source default
    # Default value: 0
};

# Transmit DMA interrupt priority
#
cdl_option CYGNUM_DEVS_SPI_CORTEXM_STM32_BUS2_TXINTR_PRI {
    # This option is not active
    # The parent CYGHWR_DEVS_SPI_CORTEXM_STM32_BUS2 is disabled

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value 71
    # value_source default
    # Default value: 71
};

# Receive DMA interrupt priority
#
cdl_option CYGNUM_DEVS_SPI_CORTEXM_STM32_BUS2_RXINTR_PRI {
    # This option is not active
    # The parent CYGHWR_DEVS_SPI_CORTEXM_STM32_BUS2 is disabled

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value 136
    # value_source default
    # Default value: 136
};

# <
# ST STM32 SPI bus 3
# Enable SPI bus 3 on the STM32 device.  Note that SPI bus 3 shares pins
# with the JTAG port which means that debug should ideally be disabled 
# on startup.  However, there is also the option of disabling it during 
# SPI bus initialisation instead.
# 
#
cdl_component CYGHWR_DEVS_SPI_CORTEXM_STM32_BUS3 {
    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 0
    # value_source default
    # Default value: 0

    # The following properties are affected by this value
    # option CYGHWR_HAL_CORTEXM_STM32_SPIETH_SPI_BUS
    #     Requires:  (CYGHWR_HAL_CORTEXM_STM32_SPIETH_SPI_BUS == 3) implies CYGHWR_DEVS_SPI_CORTEXM_STM32_BUS3 
};

# >
# Disable debug port
# When set the debug port will automatically be disabled on 
# initialising SPI bus 3, freeing up the SPI interface pins.
# 
#
cdl_option CYGHWR_DEVS_SPI_CORTEXM_STM32_BUS3_DISABLE_DEBUG_PORT {
    # This option is not active
    # The parent CYGHWR_DEVS_SPI_CORTEXM_STM32_BUS3 is disabled

    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 0
    # value_source default
    # Default value: 0
};

# SPI chip selects
# This is a comma separated list of GPIOs which are to be used as chip
# select lines for the SPI bus. Each GPIO is defined by the SPI_CS()
# macro which gives the port and pin number.
# 
#
cdl_option CYGHWR_DEVS_SPI_CORTEXM_STM32_BUS3_CS_GPIOS {
    # This option is not active
    # The parent CYGHWR_DEVS_SPI_CORTEXM_STM32_BUS3 is disabled

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value "SPI_CS(A, 15)"
    # value_source default
    # Default value: "SPI_CS(A, 15)"
};

# Bounce buffer size
# DMA bounce buffers are required when running out of external
# memory.  Set this to the maximum SPI packet size which will be
# used to enable the DMA bounce buffers.  Set to 0 to disable
# bounce buffers when running from on-chip memory.
# 
#
cdl_option CYGNUM_DEVS_SPI_CORTEXM_STM32_BUS3_BBUF_SIZE {
    # This option is not active
    # The parent CYGHWR_DEVS_SPI_CORTEXM_STM32_BUS3 is disabled

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value 0
    # value_source default
    # Default value: 0
};

# Transmit DMA interrupt priority
#
cdl_option CYGNUM_DEVS_SPI_CORTEXM_STM32_BUS3_TXINTR_PRI {
    # This option is not active
    # The parent CYGHWR_DEVS_SPI_CORTEXM_STM32_BUS3 is disabled

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value 73
    # value_source default
    # Default value: 73
};

# Receive DMA interrupt priority
#
cdl_option CYGNUM_DEVS_SPI_CORTEXM_STM32_BUS3_RXINTR_PRI {
    # This option is not active
    # The parent CYGHWR_DEVS_SPI_CORTEXM_STM32_BUS3 is disabled

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value 138
    # value_source default
    # Default value: 138
};

# <
# ST STM32 SPI driver build options
# Package specific build options including control over
# compiler flags used only in building this package,
# and details of which tests are built.
#
cdl_component CYGPKG_DEVS_SPI_CORTEXM_STM32_OPTIONS {
    # There is no associated value.
};

# >
# Additional compiler flags
# This option modifies the set of compiler flags for
# building the STM32 SPI driver. These flags are used in addition
# to the set of global flags.
#
cdl_option CYGPKG_DEVS_SPI_CORTEXM_STM32_CFLAGS_ADD {
    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value ""
    # value_source default
    # Default value: ""
};

# Suppressed compiler flags
# This option modifies the set of compiler flags for
# building the STM32 SPI driver. These flags are removed from
# the set of global flags if present.
#
cdl_option CYGPKG_DEVS_SPI_CORTEXM_STM32_CFLAGS_REMOVE {
    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value ""
    # value_source default
    # Default value: ""
};

# Build STM32 SPI loopback test
# This option enables the building of the STM32 SPI loopback test.
# Refer to the comments in tests/loopback.c for details of how to
# use this test.
#
cdl_option CYGBLD_DEVS_SPI_CORTEXM_STM32_LOOPBACK_TEST {
    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 0
    # value_source default
    # Default value: 0
    # Requires: CYGHWR_DEVS_SPI_CORTEXM_STM32_BUS1
    #     CYGHWR_DEVS_SPI_CORTEXM_STM32_BUS1 == 0
    #   --> 0

    # The following properties are affected by this value
    # option CYGPKG_DEVS_SPI_CORTEXM_STM32_TESTS
    #     Calculated:  CYGBLD_DEVS_SPI_CORTEXM_STM32_LOOPBACK_TEST ? "tests/loopback" : "" 
};

# SPI tests
#
cdl_option CYGPKG_DEVS_SPI_CORTEXM_STM32_TESTS {
    # This option is not active
    # ActiveIf constraint: CYGHWR_DEVS_SPI_CORTEXM_STM32_BUS1
    #     CYGHWR_DEVS_SPI_CORTEXM_STM32_BUS1 == 0
    #   --> 0

    # Calculated value:  CYGBLD_DEVS_SPI_CORTEXM_STM32_LOOPBACK_TEST ? "tests/loopback" : "" 
    #     CYGBLD_DEVS_SPI_CORTEXM_STM32_LOOPBACK_TEST == 0
    # Flavor: data
    # Current_value: 
};

# <
# <
# <
# eCos HAL
# doc: ref/the-ecos-hardware-abstraction-layer.html
# The eCos HAL package provide a porting layer for
# higher-level parts of the system such as the kernel and the
# C library. Each installation should have HAL packages for
# one or more architectures, and for each architecture there
# may be one or more supported platforms. It is necessary to
# select one target architecture and one platform for that
# architecture. There are also a number of configuration
# options that are common to all HAL packages.
#
cdl_package CYGPKG_HAL {
    # Packages cannot be added or removed, nor can their version be changed,
    # simply by editing their value. Instead the appropriate configuration
    # should be used to perform these actions.

    # This value cannot be modified here.
    # Flavor: booldata
    # Current value: 1 current
    # Requires: CYGPKG_INFRA
    #     CYGPKG_INFRA == current
    #   --> 1

    # The following properties are affected by this value
    # package CYGPKG_IO_SPI
    #     Requires: CYGPKG_INFRA CYGPKG_HAL
};

# >
# Platform-independent HAL options
# A number of configuration options are common to most or all
# HAL packages, for example options controlling how much state
# should be saved during a context switch. The implementations
# of these options will vary from architecture to architecture.
#
cdl_component CYGPKG_HAL_COMMON {
    # There is no associated value.
};

# >
# Provide eCos kernel support
# The HAL can be configured to either support the full eCos
# kernel, or to support only very simple applications which do
# not require a full kernel. If kernel support is not required
# then some of the startup, exception, and interrupt handling
# code can be eliminated.
#
cdl_option CYGFUN_HAL_COMMON_KERNEL_SUPPORT {
    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 1
    # value_source default
    # Default value: CYGPKG_KERNEL
    #     CYGPKG_KERNEL == current
    #   --> 1
    # Requires: CYGPKG_KERNEL
    #     CYGPKG_KERNEL == current
    #   --> 1
};

# HAL exception support
# When a processor exception occurs, for example an attempt to
# execute an illegal instruction or to perform a divide by
# zero, this exception may be handled in a number of different
# ways. If the target system has gdb support then typically
# the exception will be handled by gdb code. Otherwise if the
# HAL exception support is enabled then the HAL will invoke a
# routine deliver_exception(). Typically this routine will be
# provided by the eCos kernel, but it is possible for
# application code to provide its own implementation. If the
# HAL exception support is not enabled and a processor
# exception occurs then the behaviour of the system is
# undefined.
#
cdl_option CYGPKG_HAL_EXCEPTIONS {
    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 1
    # value_source default
    # Default value: CYGPKG_KERNEL_EXCEPTIONS
    #     CYGPKG_KERNEL_EXCEPTIONS == 1
    #   --> 1
    # Requires: CYGPKG_KERNEL_EXCEPTIONS
    #     CYGPKG_KERNEL_EXCEPTIONS == 1
    #   --> 1

    # The following properties are affected by this value
    # component CYGPKG_KERNEL_EXCEPTIONS
    #     Requires: CYGPKG_HAL_EXCEPTIONS
};

# Stop calling constructors early
# This option supports environments where some constructors
# must be run in the context of a thread rather than at
# simple system startup time. A boolean flag named
# cyg_hal_stop_constructors is set to 1 when constructors
# should no longer be invoked. It is up to some other
# package to deal with the rest of the constructors.
# In the current version this is only possible with the
# C library.
#
cdl_option CYGSEM_HAL_STOP_CONSTRUCTORS_ON_FLAG {
    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 0
    # value_source default
    # Default value: 0
    # Requires: CYGSEM_LIBC_INVOKE_DEFAULT_STATIC_CONSTRUCTORS
    #     CYGSEM_LIBC_INVOKE_DEFAULT_STATIC_CONSTRUCTORS (unknown) == 0
    #   --> 0
};

# HAL uses the MMU and allows for CDL manipulation of it's use
#
cdl_interface CYGINT_HAL_SUPPORTS_MMU_TABLES {
    # No options implement this inferface
    # This value cannot be modified here.
    # Flavor: data
    # Current_value: 0

    # The following properties are affected by this value
    # option CYGSEM_HAL_INSTALL_MMU_TABLES
    #     ActiveIf: CYGINT_HAL_SUPPORTS_MMU_TABLES
};

# Install MMU tables.
# This option controls whether this application installs
# its own Memory Management Unit (MMU) tables, or relies on the
# existing environment to run.
#
cdl_option CYGSEM_HAL_INSTALL_MMU_TABLES {
    # This option is not active
    # ActiveIf constraint: CYGINT_HAL_SUPPORTS_MMU_TABLES
    #     CYGINT_HAL_SUPPORTS_MMU_TABLES == 0
    #   --> 0

    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 0
    # value_source default
    # Default value:  CYG_HAL_STARTUP != "RAM" 
    #     CYG_HAL_STARTUP == RAM
    #   --> 0

    # The following properties are affected by this value
    # option CYGSEM_HAL_STATIC_MMU_TABLES
    #     Requires: CYGSEM_HAL_INSTALL_MMU_TABLES
};

# Use static MMU tables.
# This option defines an environment where any Memory
# Management Unit (MMU) tables are constant.  Normally used by ROM
# based environments, this provides a way to save RAM usage which
# would otherwise be required for these tables.
#
cdl_option CYGSEM_HAL_STATIC_MMU_TABLES {
    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 0
    # value_source default
    # Default value: 0
    # Requires: CYGSEM_HAL_INSTALL_MMU_TABLES
    #     CYGSEM_HAL_INSTALL_MMU_TABLES == 0
    #   --> 0
};

# Route diagnostic output to debug channel
# If not inheriting the console setup from the ROM monitor,
# it is possible to redirect diagnostic output to the debug
# channel by enabling this option. Depending on the debugger
# used it may also be necessary to select a mangler for the
# output to be displayed by the debugger.
#
cdl_component CYGDBG_HAL_DIAG_TO_DEBUG_CHAN {
    # This option is not active
    # ActiveIf constraint: !CYGSEM_HAL_VIRTUAL_VECTOR_INHERIT_CONSOLE
    #     CYGSEM_HAL_VIRTUAL_VECTOR_INHERIT_CONSOLE == 1
    #   --> 0
    # ActiveIf constraint:  CYGPKG_HAL_ARM || CYGPKG_HAL_POWERPC_MPC8xx  || CYGPKG_HAL_V85X_V850 || CYGSEM_HAL_VIRTUAL_VECTOR_DIAG 
    #     CYGPKG_HAL_ARM (unknown) == 0
    #     CYGPKG_HAL_POWERPC_MPC8xx (unknown) == 0
    #     CYGPKG_HAL_V85X_V850 (unknown) == 0
    #     CYGSEM_HAL_VIRTUAL_VECTOR_DIAG == 1
    #   --> 1

    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 1
    # value_source default
    # Default value:  (CYGDBG_HAL_DEBUG_GDB_INCLUDE_STUBS  || CYG_HAL_STARTUP == "RAM") ? 1 : 0
    #     CYGDBG_HAL_DEBUG_GDB_INCLUDE_STUBS == 0
    #     CYG_HAL_STARTUP == RAM
    #   --> 1

    # The following properties are affected by this value
    # option CYGPRI_HAL_VIRTUAL_VECTOR_CONSOLE_CHANNEL_CONFIGURABLE
    #     Calculated:  !CYGSEM_HAL_VIRTUAL_VECTOR_INHERIT_CONSOLE  && !CYGDBG_HAL_DIAG_TO_DEBUG_CHAN 
};

# >
# Mangler used on diag output
# It is sometimes necessary to mangle (encode) the
# diag ASCII text output in order for it to show up at the
# other end. In particular, GDB may silently ignore raw
# ASCII text.
#
cdl_option CYGSEM_HAL_DIAG_MANGLER {
    # This option is not active
    # The parent CYGDBG_HAL_DIAG_TO_DEBUG_CHAN is not active

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value GDB
    # value_source default
    # Default value: GDB
    # Legal values: "GDB" "None"
};

# <
# Grouped libraries for linking
# This option provides a list of libraries used to satisfy
# linker dependencies, but necessary for building eCos. It is passed
# to a GROUP() directive in the linker script, which is analogous
# to using the "-(" aka "--start-group", and "-)" aka
# "--end-group" options on the linker command line.
# It provides a similar function to adding "-llibname" to the
# linker, but with the added feature that each library in the group
# is scanned in turn for unresolved symbols, and this process is
# repeated until there are no more unresolved symbols. This is important
# for system libraries as there are often mutual dependencies.
# This option should not be used for adding application specific
# libraries. That should be done in the application's own makefile
# or link line.
# Users wishing to use the GNU Compiler prior to GCC 3.0 will
# need to remove libsupc++.a from this option.
# Note that libtarget.a is always required to build eCos.
#
cdl_component CYGBLD_HAL_LINKER_GROUPED_LIBS {
    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value "libtarget.a libgcc.a libsupc++.a"
    # value_source default
    # Default value: CYGBLD_HAL_LINKER_GROUPED_LIBS_DEFAULT
    #     CYGBLD_HAL_LINKER_GROUPED_LIBS_DEFAULT == "libtarget.a libgcc.a libsupc++.a"
    #   --> "libtarget.a libgcc.a libsupc++.a"
    # Requires:  is_substr(CYGBLD_HAL_LINKER_GROUPED_LIBS, "libtarget.a") 
    #     CYGBLD_HAL_LINKER_GROUPED_LIBS == "libtarget.a libgcc.a libsupc++.a"
    #   --> 1

    # The following properties are affected by this value
    # component CYGBLD_HAL_LINKER_GROUPED_LIBS
    #     Requires:  is_substr(CYGBLD_HAL_LINKER_GROUPED_LIBS, "libtarget.a") 
};

# >
# Default setting
# This option is intended to be used by other eCos packages (including
# HAL packages) to provide a different default value for
# CYGBLD_HAL_LINKER_GROUPED_LIBS.
# This is separated into its own option to continue to
# allow the user to make customisations to the grouped library
# list.
#
cdl_option CYGBLD_HAL_LINKER_GROUPED_LIBS_DEFAULT {
    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value "libtarget.a libgcc.a libsupc++.a"
    # value_source default
    # Default value: "libtarget.a libgcc.a libsupc++.a"

    # The following properties are affected by this value
    # component CYGBLD_HAL_LINKER_GROUPED_LIBS
    #     DefaultValue: CYGBLD_HAL_LINKER_GROUPED_LIBS_DEFAULT
};

# <
# <
# HAL interrupt handling
# A number of configuration options related to interrupt
# handling are common to most or all HAL packages, even though
# the implementations will vary from architecture to
# architecture.
#
cdl_component CYGPKG_HAL_COMMON_INTERRUPTS {
    # There is no associated value.
};

# >
# Use separate stack for interrupts
# When an interrupt occurs this interrupt can be handled either
# on the current stack or on a separate stack maintained by the
# HAL. Using a separate stack requires a small number of extra
# instructions in the interrupt handling code, but it has the
# advantage that it is no longer necessary to allow extra space
# in every thread stack for the interrupt handlers. The amount
# of extra space required depends on the interrupt handlers
# that are being used.
#
cdl_option CYGIMP_HAL_COMMON_INTERRUPTS_USE_INTERRUPT_STACK {
    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 1
    # value_source default
    # Default value: 1
};

# Interrupt stack size
# This configuration option specifies the stack size in bytes
# for the interrupt stack. Typically this should be a multiple
# of 16, but the exact requirements will vary from architecture
# to architecture. The interrupt stack serves two separate
# purposes. It is used as the stack during system
# initialization. In addition, if the interrupt system is
# configured to use a separate stack then all interrupts will
# be processed on this stack. The exact memory requirements
# will vary from application to application, and will depend
# heavily on whether or not other interrupt-related options,
# for example nested interrupts, are enabled. On most targets,
# in a configuration with no kernel this stack will also be
# the stack used to invoke the application, and must obviously
# be appropriately large in that case.
#
cdl_option CYGNUM_HAL_COMMON_INTERRUPTS_STACK_SIZE {
    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value 4096
    # value_source default
    # Default value:  CYGPKG_KERNEL ? 4096 : 32768 
    #     CYGPKG_KERNEL == current
    #   --> 4096
    # Legal values: 128 to 1048576
};

# Allow nested interrupts
# When an interrupt occurs the HAL interrupt handling code can
# either leave interrupts disabled for the duration of the
# interrupt handling code, or by doing some extra work it can
# reenable interrupts before invoking the interrupt handler and
# thus allow nested interrupts to happen. If all the interrupt
# handlers being used are small and do not involve any loops
# then it is usually better to disallow nested interrupts.
# However if any of the interrupt handlers are more complicated
# than nested interrupts will usually be required.
#
cdl_option CYGSEM_HAL_COMMON_INTERRUPTS_ALLOW_NESTING {
    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 0
    # value_source default
    # Default value: 0
};

# Save minimum context on interrupt
# The HAL interrupt handling code can exploit the calling conventions
# defined for a given architecture to reduce the amount of state
# that has to be saved. Generally this improves performance and
# reduces code size. However it can make source-level debugging
# more difficult.
#
cdl_option CYGDBG_HAL_COMMON_INTERRUPTS_SAVE_MINIMUM_CONTEXT {
    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 1
    # value_source default
    # Default value: 1

    # The following properties are affected by this value
    # option CYGDBG_HAL_DEBUG_GDB_INCLUDE_STUBS
    #     Requires: ! CYGDBG_HAL_COMMON_INTERRUPTS_SAVE_MINIMUM_CONTEXT
};

# Chain all interrupts together
# Interrupts can be attached to vectors either singly, or be
# chained together. The latter is necessary if there is no way
# of discovering which device has interrupted without
# inspecting the device itself. It can also reduce the amount
# of RAM needed for interrupt decoding tables and code.
#
cdl_option CYGIMP_HAL_COMMON_INTERRUPTS_CHAIN {
    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 0
    # value_source default
    # Default value: 0

    # The following properties are affected by this value
    # option CYGIMP_KERNEL_INTERRUPTS_CHAIN
    #     Requires: CYGIMP_HAL_COMMON_INTERRUPTS_CHAIN
};

# Ignore spurious [fleeting] interrupts
# On some hardware, interrupt sources may not be de-bounced or
# de-glitched.  Rather than try to handle these interrupts (no
# handling may be possible), this option allows the HAL to simply
# ignore them.  In most cases, if the interrupt is real it will
# reoccur in a detectable form.
#
cdl_option CYGIMP_HAL_COMMON_INTERRUPTS_IGNORE_SPURIOUS {
    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 0
    # value_source default
    # Default value: 0
};

# <
# HAL context switch support
# A number of configuration options related to thread contexts
# are common to most or all HAL packages, even though the
# implementations will vary from architecture to architecture.
#
cdl_component CYGPKG_HAL_COMMON_CONTEXT {
    # There is no associated value.

    # The following properties are affected by this value
};

# >
# Use minimum thread context
# The thread context switch code can exploit the calling
# conventions defined for a given architecture to reduce the
# amount of state that has to be saved during a context
# switch. Generally this improves performance and reduces
# code size. However it can make source-level debugging more
# difficult.
#
cdl_option CYGDBG_HAL_COMMON_CONTEXT_SAVE_MINIMUM {
    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 1
    # value_source default
    # Default value: 1

    # The following properties are affected by this value
    # option CYGDBG_HAL_DEBUG_GDB_INCLUDE_STUBS
    #     Requires: ! CYGDBG_HAL_COMMON_CONTEXT_SAVE_MINIMUM
};

# <
# Explicit control over cache behaviour
# These options let the default behaviour of the caches 
# be easily configurable.
#
cdl_component CYGPKG_HAL_CACHE_CONTROL {
    # There is no associated value.
};

# >
# Enable DATA cache on startup
# Enabling this option will cause the data cache to be enabled
# as soon as practicable when eCos starts up.  One would choose
# to disable this if the data cache cannot safely be turned on,
# such as a case where the cache(s) require additional platform
# specific setup.
#
cdl_component CYGSEM_HAL_ENABLE_DCACHE_ON_STARTUP {
    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 1
    # value_source default
    # Default value: 1
};

# >
# DATA cache mode on startup
# This option controls the mode the cache will be set to
# when enabled on startup.
#
cdl_option CYGSEM_HAL_DCACHE_STARTUP_MODE {
    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value COPYBACK
    # value_source default
    # Default value: COPYBACK
    # Legal values:  "COPYBACK" "WRITETHRU" 
};

# <
# Enable INSTRUCTION cache on startup
# Enabling this option will cause the instruction cache to be enabled
# as soon as practicable when eCos starts up.  One would choose
# to disable this if the instruction cache cannot safely be turned on,
# such as a case where the cache(s) require additional platform
# specific setup.
#
cdl_option CYGSEM_HAL_ENABLE_ICACHE_ON_STARTUP {
    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 1
    # value_source default
    # Default value: 1
};

# <
# Source-level debugging support
# If the source level debugger gdb is to be used for debugging
# application code then it may be necessary to configure in support
# for this in the HAL.
#
cdl_component CYGPKG_HAL_DEBUG {
    # There is no associated value.
};

# >
# Support for GDB stubs
# The HAL implements GDB stubs for the target.
#
cdl_interface CYGINT_HAL_DEBUG_GDB_STUBS {
    # Implemented by CYGPKG_HAL_CORTEXM_STM32, active, enabled
    # This value cannot be modified here.
    # Flavor: data
    # Current_value: 1

    # The following properties are affected by this value
    # option CYGDBG_HAL_DEBUG_GDB_INCLUDE_STUBS
    #     ActiveIf: CYGINT_HAL_DEBUG_GDB_STUBS
};

# Include GDB stubs in HAL
# This option causes a set of GDB stubs to be included into the
# system. On some target systems the GDB support will be
# provided by other means, for example by a ROM monitor. On
# other targets, especially when building a ROM-booting system,
# the necessary support has to go into the target library
# itself. When GDB stubs are include in a configuration, HAL
# serial drivers must also be included.
#
cdl_option CYGDBG_HAL_DEBUG_GDB_INCLUDE_STUBS {
    # ActiveIf constraint: CYGINT_HAL_DEBUG_GDB_STUBS
    #     CYGINT_HAL_DEBUG_GDB_STUBS == 1
    #   --> 1

    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 0
    # value_source default
    # Default value: 0
    # Requires: ! CYGSEM_HAL_USE_ROM_MONITOR
    #     CYGSEM_HAL_USE_ROM_MONITOR == GDB_stubs
    #   --> 0
    # Requires: ! CYGDBG_HAL_COMMON_INTERRUPTS_SAVE_MINIMUM_CONTEXT
    #     CYGDBG_HAL_COMMON_INTERRUPTS_SAVE_MINIMUM_CONTEXT == 1
    #   --> 0
    # Requires: ! CYGDBG_HAL_COMMON_CONTEXT_SAVE_MINIMUM
    #     CYGDBG_HAL_COMMON_CONTEXT_SAVE_MINIMUM == 1
    #   --> 0
    # Requires:  !CYGSEM_HAL_VIRTUAL_VECTOR_DIAG  || CYGSEM_HAL_VIRTUAL_VECTOR_CLAIM_COMMS 
    #     CYGSEM_HAL_VIRTUAL_VECTOR_DIAG == 1
    #     CYGSEM_HAL_VIRTUAL_VECTOR_CLAIM_COMMS == 0
    #   --> 0

    # The following properties are affected by this value
    # component CYGDBG_HAL_DIAG_TO_DEBUG_CHAN
    #     DefaultValue:  (CYGDBG_HAL_DEBUG_GDB_INCLUDE_STUBS  || CYG_HAL_STARTUP == "RAM") ? 1 : 0
    # option CYGDBG_HAL_DEBUG_GDB_BREAK_SUPPORT
    #     Requires: CYGDBG_HAL_DEBUG_GDB_INCLUDE_STUBS
    # option CYGDBG_HAL_DEBUG_GDB_BREAK_SUPPORT
    #     DefaultValue: CYGDBG_HAL_DEBUG_GDB_INCLUDE_STUBS
    # option CYGDBG_HAL_DEBUG_GDB_CTRLC_SUPPORT
    #     ActiveIf:  CYGSEM_HAL_USE_ROM_MONITOR || CYGDBG_HAL_DEBUG_GDB_INCLUDE_STUBS 
    # option CYGDBG_HAL_DEBUG_GDB_CTRLC_SUPPORT
    #     DefaultValue:  !CYGDBG_HAL_DEBUG_GDB_INCLUDE_STUBS 
    # option CYGSEM_HAL_VIRTUAL_VECTOR_CLAIM_COMMS
    #     DefaultValue:  CYGSEM_HAL_VIRTUAL_VECTOR_INIT_WHOLE_TABLE  || CYGDBG_HAL_DEBUG_GDB_INCLUDE_STUBS 
    # option CYGBLD_BUILD_COMMON_GDB_STUBS
    #     Requires: CYGDBG_HAL_DEBUG_GDB_INCLUDE_STUBS
    # option CYGPKG_HAL_GDB_FILEIO
    #     Requires: CYGDBG_HAL_DEBUG_GDB_INCLUDE_STUBS
};

# Support for external break support in GDB stubs
# The HAL implements external break (or asynchronous interrupt)
# in the GDB stubs for the target.
#
cdl_interface CYGINT_HAL_DEBUG_GDB_STUBS_BREAK {
    # Implemented by CYGPKG_HAL_CORTEXM_STM32, active, enabled
    # This value cannot be modified here.
    # Flavor: data
    # Current_value: 1

    # The following properties are affected by this value
    # option CYGDBG_HAL_DEBUG_GDB_BREAK_SUPPORT
    #     ActiveIf: CYGINT_HAL_DEBUG_GDB_STUBS_BREAK
};

# Include GDB external break support for stubs
# This option causes the GDB stub to add a serial interrupt handler
# which will listen for GDB break packets. This lets you stop the
# target asynchronously when using GDB, usually by hitting Control+C
# or pressing the STOP button. This option differs from
# CYGDBG_HAL_DEBUG_GDB_CTRLC_SUPPORT in that it is used when
# GDB stubs are present.
#
cdl_option CYGDBG_HAL_DEBUG_GDB_BREAK_SUPPORT {
    # ActiveIf constraint: CYGINT_HAL_DEBUG_GDB_STUBS_BREAK
    #     CYGINT_HAL_DEBUG_GDB_STUBS_BREAK == 1
    #   --> 1

    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 0
    # value_source default
    # Default value: CYGDBG_HAL_DEBUG_GDB_INCLUDE_STUBS
    #     CYGDBG_HAL_DEBUG_GDB_INCLUDE_STUBS == 0
    #   --> 0
    # Requires: CYGDBG_HAL_DEBUG_GDB_INCLUDE_STUBS
    #     CYGDBG_HAL_DEBUG_GDB_INCLUDE_STUBS == 0
    #   --> 0

    # The following properties are affected by this value
    # option CYGDBG_HAL_DEBUG_GDB_CTRLC_SUPPORT
    #     Requires: !CYGDBG_HAL_DEBUG_GDB_BREAK_SUPPORT
};

# Platform does not support CTRLC
#
cdl_interface CYGINT_HAL_DEBUG_GDB_CTRLC_UNSUPPORTED {
    # No options implement this inferface
    # This value cannot be modified here.
    # Flavor: data
    # Current_value: 0

    # The following properties are affected by this value
    # option CYGDBG_HAL_DEBUG_GDB_CTRLC_SUPPORT
    #     ActiveIf:  CYGINT_HAL_DEBUG_GDB_CTRLC_UNSUPPORTED == 0 
};

# Include GDB external break support when no stubs
# This option adds an interrupt handler for the GDB serial line
# which will listen for GDB break packets. This lets you stop the
# target asynchronously when using GDB, usually by hitting Control+C
# or pressing the STOP button. This option differs from
# CYGDBG_HAL_DEBUG_GDB_BREAK_SUPPORT in that it is used when the GDB
# stubs are NOT present.
#
cdl_option CYGDBG_HAL_DEBUG_GDB_CTRLC_SUPPORT {
    # ActiveIf constraint:  CYGSEM_HAL_USE_ROM_MONITOR || CYGDBG_HAL_DEBUG_GDB_INCLUDE_STUBS 
    #     CYGSEM_HAL_USE_ROM_MONITOR == GDB_stubs
    #     CYGDBG_HAL_DEBUG_GDB_INCLUDE_STUBS == 0
    #   --> 1
    # ActiveIf constraint:  CYGINT_HAL_DEBUG_GDB_CTRLC_UNSUPPORTED == 0 
    #     CYGINT_HAL_DEBUG_GDB_CTRLC_UNSUPPORTED == 0
    #   --> 1

    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 1
    # value_source default
    # Default value:  !CYGDBG_HAL_DEBUG_GDB_INCLUDE_STUBS 
    #     CYGDBG_HAL_DEBUG_GDB_INCLUDE_STUBS == 0
    #   --> 1
    # Requires: !CYGDBG_HAL_DEBUG_GDB_BREAK_SUPPORT
    #     CYGDBG_HAL_DEBUG_GDB_BREAK_SUPPORT == 0
    #   --> 1
};

# Include GDB multi-threading debug support
# This option enables some extra HAL code which is needed
# to support multi-threaded source level debugging.
#
cdl_option CYGDBG_HAL_DEBUG_GDB_THREAD_SUPPORT {
    # ActiveIf constraint:  CYGSEM_HAL_ROM_MONITOR || CYGDBG_KERNEL_DEBUG_GDB_THREAD_SUPPORT 
    #     CYGSEM_HAL_ROM_MONITOR == 0
    #     CYGDBG_KERNEL_DEBUG_GDB_THREAD_SUPPORT == 1
    #   --> 1

    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 1
    # value_source default
    # Default value: 1

    # The following properties are affected by this value
    # option CYGDBG_KERNEL_DEBUG_GDB_THREAD_SUPPORT
    #     Requires: CYGDBG_HAL_DEBUG_GDB_THREAD_SUPPORT
};

# Number of times to retry sending a $O packet
# This option controls the number of attempts that eCos programs
# will make to send a $O packet to a host GDB process.  If it is
# set non-zero, then the target process will attempt to resend the
# $O packet data up to this number of retries.  Caution: use of
# this option is not recommended as it can thoroughly confuse the
# host GDB process.
#
cdl_option CYGNUM_HAL_DEBUG_GDB_PROTOCOL_RETRIES {
    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value 0
    # value_source default
    # Default value: 0
};

# Timeout period for GDB packets
# This option controls the time (in milliseconds) that eCos programs
# will wait for a response when sending packets to a host GDB process.
# If this time elapses, then the packet will be resent, up to some
# maximum number of times (CYGNUM_HAL_DEBUG_GDB_PROTOCOL_RETRIES).
#
cdl_option CYGNUM_HAL_DEBUG_GDB_PROTOCOL_TIMEOUT {
    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value 500
    # value_source default
    # Default value: 500
};

# Location of CRC32 table
# The stubs use a 1 kilobyte CRC table that can either be pregenerated
# and placed in ROM, or generated at runtime in RAM. Depending on
# your memory constraints, one of these options may be better.
#
cdl_option CYGDBG_HAL_CRCTABLE_LOCATION {
    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value RAM
    # value_source default
    # Default value: RAM
    # Legal values: "ROM" "RAM"

    # The following properties are affected by this value
    # option CYGSEM_HAL_ROM_MONITOR
    #     Requires:  CYGDBG_HAL_CRCTABLE_LOCATION == "ROM" 
};

# <
# ROM monitor support
# Support for ROM monitors can be built in to your application. 
# It may also be relevant to build your application as a ROM monitor
# itself. Such options are contained here if relevant for your chosen
# platform. The options and ROM monitors available to choose are
# platform-dependent.
#
cdl_component CYGPKG_HAL_ROM_MONITOR {
    # There is no associated value.

    # The following properties are affected by this value
};

# >
# Target has virtual vector support
#
cdl_interface CYGINT_HAL_VIRTUAL_VECTOR_SUPPORT {
    # Implemented by CYGPKG_HAL_CORTEXM_STM32, active, enabled
    # This value cannot be modified here.
    # Flavor: data
    # Current_value: 1

    # The following properties are affected by this value
    # component CYGSEM_HAL_VIRTUAL_VECTOR_SUPPORT
    #     ActiveIf: CYGINT_HAL_VIRTUAL_VECTOR_SUPPORT
};

# Target supports baud rate control via vectors
# Whether this target supports the __COMMCTL_GETBAUD
# and __COMMCTL_SETBAUD virtual vector comm control operations.
#
cdl_interface CYGINT_HAL_VIRTUAL_VECTOR_COMM_BAUD_SUPPORT {
    # Implemented by CYGPKG_HAL_CORTEXM_STM32, active, enabled
    # This value cannot be modified here.
    # Flavor: data
    # Current_value: 1

    # The following properties are affected by this value
};

# Enable use of virtual vector calling interface
# Virtual vector support allows the HAL to let the ROM
# monitor handle certain operations. The virtual vector table
# defines a calling interface between applications running in
# RAM and the ROM monitor.
#
cdl_component CYGSEM_HAL_VIRTUAL_VECTOR_SUPPORT {
    # ActiveIf constraint: CYGINT_HAL_VIRTUAL_VECTOR_SUPPORT
    #     CYGINT_HAL_VIRTUAL_VECTOR_SUPPORT == 1
    #   --> 1

    # Calculated value: 1
    # Flavor: bool
    # Current value: 1
};

# >
# Inherit console settings from ROM monitor
# When this option is set, the application will inherit
# the console as set up by the ROM monitor. This means
# that the application will use whatever channel and
# mangling style was used by the ROM monitor when
# the application was launched.
#
cdl_option CYGSEM_HAL_VIRTUAL_VECTOR_INHERIT_CONSOLE {
    # ActiveIf constraint: CYGSEM_HAL_USE_ROM_MONITOR
    #     CYGSEM_HAL_USE_ROM_MONITOR == GDB_stubs
    #   --> 1

    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 1
    # value_source default
    # Default value:  !CYGSEM_HAL_VIRTUAL_VECTOR_CLAIM_COMMS 
    #     CYGSEM_HAL_VIRTUAL_VECTOR_CLAIM_COMMS == 0
    #   --> 1

    # The following properties are affected by this value
    # component CYGDBG_HAL_DIAG_TO_DEBUG_CHAN
    #     ActiveIf: !CYGSEM_HAL_VIRTUAL_VECTOR_INHERIT_CONSOLE
    # option CYGPRI_HAL_VIRTUAL_VECTOR_CONSOLE_CHANNEL_CONFIGURABLE
    #     Calculated:  !CYGSEM_HAL_VIRTUAL_VECTOR_INHERIT_CONSOLE  && !CYGDBG_HAL_DIAG_TO_DEBUG_CHAN 
};

# Debug channel is configurable
# This option is a configuration hint - it is enabled
# when the HAL initialization code will make use
# of the debug channel configuration option.
#
cdl_option CYGPRI_HAL_VIRTUAL_VECTOR_DEBUG_CHANNEL_CONFIGURABLE {
    # Calculated value:  CYGSEM_HAL_VIRTUAL_VECTOR_CLAIM_COMMS 
    #     CYGSEM_HAL_VIRTUAL_VECTOR_CLAIM_COMMS == 0
    # Flavor: bool
    # Current value: 0

    # The following properties are affected by this value
    # option CYGNUM_HAL_VIRTUAL_VECTOR_DEBUG_CHANNEL
    #     ActiveIf: CYGPRI_HAL_VIRTUAL_VECTOR_DEBUG_CHANNEL_CONFIGURABLE
};

# Console channel is configurable
# This option is a configuration hint - it is enabled
# when the HAL initialization code will make use
# of the console channel configuration option.
#
cdl_option CYGPRI_HAL_VIRTUAL_VECTOR_CONSOLE_CHANNEL_CONFIGURABLE {
    # Calculated value:  !CYGSEM_HAL_VIRTUAL_VECTOR_INHERIT_CONSOLE  && !CYGDBG_HAL_DIAG_TO_DEBUG_CHAN 
    #     CYGSEM_HAL_VIRTUAL_VECTOR_INHERIT_CONSOLE == 1
    #     CYGDBG_HAL_DIAG_TO_DEBUG_CHAN == 0
    # Flavor: bool
    # Current value: 0

    # The following properties are affected by this value
    # option CYGNUM_HAL_VIRTUAL_VECTOR_CONSOLE_CHANNEL
    #     ActiveIf: CYGPRI_HAL_VIRTUAL_VECTOR_CONSOLE_CHANNEL_CONFIGURABLE
};

# Initialize whole of virtual vector table
# This option will cause the whole of the virtual
# vector table to be initialized with dummy values on
# startup. When this option is enabled, all the
# options below must also be enabled - or the
# table would be empty when the application
# launches.
# On targets where older ROM monitors without
# virtual vector support may still be in use, it is
# necessary for RAM applictions to initialize the
# table (since all HAL diagnostics and debug IO
# happens via the table).
#
cdl_option CYGSEM_HAL_VIRTUAL_VECTOR_INIT_WHOLE_TABLE {
    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 0
    # value_source default
    # Default value:  CYG_HAL_STARTUP != "RAM" || !CYGSEM_HAL_USE_ROM_MONITOR 
    #     CYG_HAL_STARTUP == RAM
    #     CYGSEM_HAL_USE_ROM_MONITOR == GDB_stubs
    #   --> 0
    # Requires: CYGSEM_HAL_VIRTUAL_VECTOR_CLAIM_RESET
    #     CYGSEM_HAL_VIRTUAL_VECTOR_CLAIM_RESET == 1
    #   --> 1
    # Requires: CYGSEM_HAL_VIRTUAL_VECTOR_CLAIM_DELAY_US
    #     CYGSEM_HAL_VIRTUAL_VECTOR_CLAIM_DELAY_US == 1
    #   --> 1
    # Requires: CYGSEM_HAL_VIRTUAL_VECTOR_CLAIM_DATA
    #     CYGSEM_HAL_VIRTUAL_VECTOR_CLAIM_DATA == 1
    #   --> 1
    # Requires: CYGSEM_HAL_VIRTUAL_VECTOR_CLAIM_COMMS
    #     CYGSEM_HAL_VIRTUAL_VECTOR_CLAIM_COMMS == 0
    #   --> 0

    # The following properties are affected by this value
    # option CYGSEM_HAL_VIRTUAL_VECTOR_CLAIM_DEFAULT
    #     ActiveIf: !CYGSEM_HAL_VIRTUAL_VECTOR_INIT_WHOLE_TABLE
    # option CYGSEM_HAL_VIRTUAL_VECTOR_CLAIM_RESET
    #     DefaultValue:  CYGSEM_HAL_VIRTUAL_VECTOR_INIT_WHOLE_TABLE  || CYGSEM_HAL_VIRTUAL_VECTOR_CLAIM_DEFAULT 
    # option CYGSEM_HAL_VIRTUAL_VECTOR_CLAIM_VERSION
    #     DefaultValue:  CYGSEM_HAL_VIRTUAL_VECTOR_INIT_WHOLE_TABLE 
    # option CYGSEM_HAL_VIRTUAL_VECTOR_CLAIM_DELAY_US
    #     DefaultValue:  CYGSEM_HAL_VIRTUAL_VECTOR_INIT_WHOLE_TABLE  || CYGSEM_HAL_VIRTUAL_VECTOR_CLAIM_DEFAULT 
    # option CYGSEM_HAL_VIRTUAL_VECTOR_CLAIM_DATA
    #     DefaultValue:  CYGSEM_HAL_VIRTUAL_VECTOR_INIT_WHOLE_TABLE  || CYGSEM_HAL_VIRTUAL_VECTOR_CLAIM_DEFAULT 
    # option CYGSEM_HAL_VIRTUAL_VECTOR_CLAIM_COMMS
    #     DefaultValue:  CYGSEM_HAL_VIRTUAL_VECTOR_INIT_WHOLE_TABLE  || CYGDBG_HAL_DEBUG_GDB_INCLUDE_STUBS 
};

# Claim virtual vector table entries by default
# By default most virtual vectors will be claimed by
# RAM startup configurations, meaning that the RAM
# application will provide the services. The
# exception is COMMS support (HAL
# diagnostics/debugging IO) which is left in the
# control of the ROM monitor.
# The reasoning behind this is to get as much of the
# code exercised during regular development so it
# is known to be working the few times a new ROM
# monitor or a ROM production configuration is used
# - COMMS are excluded only by necessity in order to
# avoid breaking an existing debugger connections
# (there may be ways around this).
# For production RAM configurations this option can
# be switched off, causing the appliction to rely on
# the ROM monitor for these services, thus
# saving some space.
# Individual vectors may also be left unclaimed,
# controlled by the below options (meaning that the
# associated service provided by the ROM monitor
# will be used).
#
cdl_option CYGSEM_HAL_VIRTUAL_VECTOR_CLAIM_DEFAULT {
    # ActiveIf constraint: !CYGSEM_HAL_VIRTUAL_VECTOR_INIT_WHOLE_TABLE
    #     CYGSEM_HAL_VIRTUAL_VECTOR_INIT_WHOLE_TABLE == 0
    #   --> 1

    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 1
    # value_source default
    # Default value: 1

    # The following properties are affected by this value
    # option CYGSEM_HAL_VIRTUAL_VECTOR_CLAIM_RESET
    #     DefaultValue:  CYGSEM_HAL_VIRTUAL_VECTOR_INIT_WHOLE_TABLE  || CYGSEM_HAL_VIRTUAL_VECTOR_CLAIM_DEFAULT 
    # option CYGSEM_HAL_VIRTUAL_VECTOR_CLAIM_DELAY_US
    #     DefaultValue:  CYGSEM_HAL_VIRTUAL_VECTOR_INIT_WHOLE_TABLE  || CYGSEM_HAL_VIRTUAL_VECTOR_CLAIM_DEFAULT 
    # option CYGSEM_HAL_VIRTUAL_VECTOR_CLAIM_DATA
    #     DefaultValue:  CYGSEM_HAL_VIRTUAL_VECTOR_INIT_WHOLE_TABLE  || CYGSEM_HAL_VIRTUAL_VECTOR_CLAIM_DEFAULT 
};

# Claim reset virtual vectors
# This option will cause the reset and kill_by_reset
# virtual vectors to be claimed.
#
cdl_option CYGSEM_HAL_VIRTUAL_VECTOR_CLAIM_RESET {
    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 1
    # value_source default
    # Default value:  CYGSEM_HAL_VIRTUAL_VECTOR_INIT_WHOLE_TABLE  || CYGSEM_HAL_VIRTUAL_VECTOR_CLAIM_DEFAULT 
    #     CYGSEM_HAL_VIRTUAL_VECTOR_INIT_WHOLE_TABLE == 0
    #     CYGSEM_HAL_VIRTUAL_VECTOR_CLAIM_DEFAULT == 1
    #   --> 1

    # The following properties are affected by this value
    # option CYGSEM_HAL_VIRTUAL_VECTOR_INIT_WHOLE_TABLE
    #     Requires: CYGSEM_HAL_VIRTUAL_VECTOR_CLAIM_RESET
};

# Claim version virtual vectors
# This option will cause the version
# virtual vectors to be claimed.
#
cdl_option CYGSEM_HAL_VIRTUAL_VECTOR_CLAIM_VERSION {
    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 0
    # value_source default
    # Default value:  CYGSEM_HAL_VIRTUAL_VECTOR_INIT_WHOLE_TABLE 
    #     CYGSEM_HAL_VIRTUAL_VECTOR_INIT_WHOLE_TABLE == 0
    #   --> 0
};

# Claim delay_us virtual vector
# This option will cause the delay_us
# virtual vector to be claimed.
#
cdl_option CYGSEM_HAL_VIRTUAL_VECTOR_CLAIM_DELAY_US {
    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 1
    # value_source default
    # Default value:  CYGSEM_HAL_VIRTUAL_VECTOR_INIT_WHOLE_TABLE  || CYGSEM_HAL_VIRTUAL_VECTOR_CLAIM_DEFAULT 
    #     CYGSEM_HAL_VIRTUAL_VECTOR_INIT_WHOLE_TABLE == 0
    #     CYGSEM_HAL_VIRTUAL_VECTOR_CLAIM_DEFAULT == 1
    #   --> 1

    # The following properties are affected by this value
    # option CYGSEM_HAL_VIRTUAL_VECTOR_INIT_WHOLE_TABLE
    #     Requires: CYGSEM_HAL_VIRTUAL_VECTOR_CLAIM_DELAY_US
};

# Claim data virtual vectors
# This option will cause the data virtual vectors
# to be claimed. At present there is only one, used
# by the RedBoot ethernet driver to share diag output.
#
cdl_option CYGSEM_HAL_VIRTUAL_VECTOR_CLAIM_DATA {
    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 1
    # value_source default
    # Default value:  CYGSEM_HAL_VIRTUAL_VECTOR_INIT_WHOLE_TABLE  || CYGSEM_HAL_VIRTUAL_VECTOR_CLAIM_DEFAULT 
    #     CYGSEM_HAL_VIRTUAL_VECTOR_INIT_WHOLE_TABLE == 0
    #     CYGSEM_HAL_VIRTUAL_VECTOR_CLAIM_DEFAULT == 1
    #   --> 1

    # The following properties are affected by this value
    # option CYGSEM_HAL_VIRTUAL_VECTOR_INIT_WHOLE_TABLE
    #     Requires: CYGSEM_HAL_VIRTUAL_VECTOR_CLAIM_DATA
};

# Claim comms virtual vectors
# This option will cause the communication tables
# that are part of the virtual vectors mechanism to
# be claimed. Note that doing this may cause an
# existing ROM monitor communication connection to
# be closed. For this reason, the option is disabled
# per default for normal application
# configurations.
#
cdl_option CYGSEM_HAL_VIRTUAL_VECTOR_CLAIM_COMMS {
    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 0
    # value_source default
    # Default value:  CYGSEM_HAL_VIRTUAL_VECTOR_INIT_WHOLE_TABLE  || CYGDBG_HAL_DEBUG_GDB_INCLUDE_STUBS 
    #     CYGSEM_HAL_VIRTUAL_VECTOR_INIT_WHOLE_TABLE == 0
    #     CYGDBG_HAL_DEBUG_GDB_INCLUDE_STUBS == 0
    #   --> 0

    # The following properties are affected by this value
    # option CYGDBG_HAL_DEBUG_GDB_INCLUDE_STUBS
    #     Requires:  !CYGSEM_HAL_VIRTUAL_VECTOR_DIAG  || CYGSEM_HAL_VIRTUAL_VECTOR_CLAIM_COMMS 
    # option CYGSEM_HAL_VIRTUAL_VECTOR_INHERIT_CONSOLE
    #     DefaultValue:  !CYGSEM_HAL_VIRTUAL_VECTOR_CLAIM_COMMS 
    # option CYGPRI_HAL_VIRTUAL_VECTOR_DEBUG_CHANNEL_CONFIGURABLE
    #     Calculated:  CYGSEM_HAL_VIRTUAL_VECTOR_CLAIM_COMMS 
    # option CYGSEM_HAL_VIRTUAL_VECTOR_INIT_WHOLE_TABLE
    #     Requires: CYGSEM_HAL_VIRTUAL_VECTOR_CLAIM_COMMS
};

# Do diagnostic IO via virtual vector table
# All HAL IO happens via the virtual vector table / comm
# tables when those tables are supported by the HAL.
# If so desired, the low-level IO functions can
# still be provided by the RAM application by
# enabling the CLAIM_COMMS option.
#
cdl_option CYGSEM_HAL_VIRTUAL_VECTOR_DIAG {
    # Calculated value: 1
    # Flavor: bool
    # Current value: 1

    # The following properties are affected by this value
    # component CYGDBG_HAL_DIAG_TO_DEBUG_CHAN
    #     ActiveIf:  CYGPKG_HAL_ARM || CYGPKG_HAL_POWERPC_MPC8xx  || CYGPKG_HAL_V85X_V850 || CYGSEM_HAL_VIRTUAL_VECTOR_DIAG 
    # option CYGDBG_HAL_DEBUG_GDB_INCLUDE_STUBS
    #     Requires:  !CYGSEM_HAL_VIRTUAL_VECTOR_DIAG  || CYGSEM_HAL_VIRTUAL_VECTOR_CLAIM_COMMS 
};

# <
# Work with a ROM monitor
# Support can be enabled for different varieties of ROM monitor.
# This support changes various eCos semantics such as the encoding
# of diagnostic output, or the overriding of hardware interrupt
# vectors.
# Firstly there is "Generic" support which prevents the HAL
# from overriding the hardware vectors that it does not use, to
# instead allow an installed ROM monitor to handle them. This is
# the most basic support which is likely to be common to most
# implementations of ROM monitor.
# "GDB_stubs" provides support when GDB stubs are included in
# the ROM monitor or boot ROM.
#
cdl_option CYGSEM_HAL_USE_ROM_MONITOR {
    # Flavor: booldata
    # No user value, uncomment the following line to provide one.
    # user_value 1 GDB_stubs
    # value_source default
    # Default value:  CYG_HAL_STARTUP == "RAM" ? "GDB_stubs" : 0 
    #     CYG_HAL_STARTUP == RAM
    #   --> 1 GDB_stubs
    # Legal values:  "Generic" "GDB_stubs" 
    # Requires:  CYG_HAL_STARTUP == "RAM" 
    #     CYG_HAL_STARTUP == RAM
    #   --> 1

    # The following properties are affected by this value
    # option CYGDBG_HAL_DEBUG_GDB_INCLUDE_STUBS
    #     Requires: ! CYGSEM_HAL_USE_ROM_MONITOR
    # option CYGDBG_HAL_DEBUG_GDB_CTRLC_SUPPORT
    #     ActiveIf:  CYGSEM_HAL_USE_ROM_MONITOR || CYGDBG_HAL_DEBUG_GDB_INCLUDE_STUBS 
    # option CYGSEM_HAL_VIRTUAL_VECTOR_INHERIT_CONSOLE
    #     ActiveIf: CYGSEM_HAL_USE_ROM_MONITOR
    # option CYGSEM_HAL_VIRTUAL_VECTOR_INIT_WHOLE_TABLE
    #     DefaultValue:  CYG_HAL_STARTUP != "RAM" || !CYGSEM_HAL_USE_ROM_MONITOR 
};

# Behave as a ROM monitor
# Enable this option if this program is to be used as a ROM monitor,
# i.e. applications will be loaded into RAM on the board, and this
# ROM monitor may process exceptions or interrupts generated from the
# application. This enables features such as utilizing a separate
# interrupt stack when exceptions are generated.
#
cdl_option CYGSEM_HAL_ROM_MONITOR {
    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 0
    # value_source default
    # Default value: 0
    # Requires:  CYG_HAL_STARTUP == "ROM" || CYG_HAL_STARTUP == "JTAG" 
    #     CYG_HAL_STARTUP == RAM
    #     CYG_HAL_STARTUP == RAM
    #   --> 0
    # Requires:  CYGDBG_HAL_CRCTABLE_LOCATION == "ROM" 
    #     CYGDBG_HAL_CRCTABLE_LOCATION == RAM
    #   --> 0

    # The following properties are affected by this value
    # option CYGDBG_HAL_DEBUG_GDB_THREAD_SUPPORT
    #     ActiveIf:  CYGSEM_HAL_ROM_MONITOR || CYGDBG_KERNEL_DEBUG_GDB_THREAD_SUPPORT 
};

# <
# Platform defined I/O channels
# Platforms which provide additional I/O channels can implement
# this interface, indicating that the function plf_if_init()
# needs to be called.
#
cdl_interface CYGINT_HAL_PLF_IF_INIT {
    # No options implement this inferface
    # This value cannot be modified here.
    # Flavor: data
    # Current_value: 0
};

# Platform IDE I/O support
# Platforms which provide IDE controllers can implement
# this interface, indicating that IDE I/O macros are
# available.
#
cdl_interface CYGINT_HAL_PLF_IF_IDE {
    # No options implement this inferface
    # This value cannot be modified here.
    # Flavor: data
    # Current_value: 0
};

# Saved interrupt state required
# Components requiring access to saved interrupt state via the
# hal_saved_interrupt_state symbol should implement this
# interface.
#
cdl_interface CYGINT_HAL_COMMON_SAVED_INTERRUPT_STATE_REQUIRED {
    # Implemented by CYGDBG_HAL_DEBUG_GDB_BREAK_SUPPORT, active, disabled
    # Implemented by CYGDBG_HAL_DEBUG_GDB_CTRLC_SUPPORT, active, enabled
    # Implemented by CYGFUN_HAL_CORTEXM_STM32_PROFILE_TIMER, inactive, enabled
    # This value cannot be modified here.
    # Flavor: data
    # Current_value: 1

    # The following properties are affected by this value
};

# File I/O operations via GDB
# This option enables support for various file I/O
# operations using the GDB remote protocol to communicate
# with GDB. The operations are then performed on the
# debugging host by proxy. These operations are only
# currently available by using a system call interface
# to RedBoot. This may change in the future.
#
cdl_option CYGPKG_HAL_GDB_FILEIO {
    # This option is not active
    # ActiveIf constraint: CYGSEM_REDBOOT_BSP_SYSCALLS
    #     CYGSEM_REDBOOT_BSP_SYSCALLS (unknown) == 0
    #   --> 0

    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 0
    # value_source default
    # Default value: 0
    # Requires: CYGDBG_HAL_DEBUG_GDB_INCLUDE_STUBS
    #     CYGDBG_HAL_DEBUG_GDB_INCLUDE_STUBS == 0
    #   --> 0
};

# Build Compiler sanity checking tests
# Enabling this option causes compiler tests to be built.
#
cdl_option CYGPKG_HAL_BUILD_COMPILER_TESTS {
    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 0
    # value_source default
    # Default value: 0

    # The following properties are affected by this value
    # component CYGPKG_HAL_TESTS
    #     Calculated:   "tests/context tests/basic"
    #                           . ((!CYGINT_HAL_TESTS_NO_CACHES) ? " tests/cache" : "")
    #                           . ((CYGPKG_HAL_BUILD_COMPILER_TESTS) ? " tests/cpp1 tests/vaargs" : "")
    #                           . ((!CYGVAR_KERNEL_COUNTERS_CLOCK) ?   " tests/intr" : "") 
};

# Common HAL tests
# This option specifies the set of tests for the common HAL.
#
cdl_component CYGPKG_HAL_TESTS {
    # Calculated value:   "tests/context tests/basic"
    #                           . ((!CYGINT_HAL_TESTS_NO_CACHES) ? " tests/cache" : "")
    #                           . ((CYGPKG_HAL_BUILD_COMPILER_TESTS) ? " tests/cpp1 tests/vaargs" : "")
    #                           . ((!CYGVAR_KERNEL_COUNTERS_CLOCK) ?   " tests/intr" : "") 
    #     CYGINT_HAL_TESTS_NO_CACHES == 0
    #     CYGPKG_HAL_BUILD_COMPILER_TESTS == 0
    #     CYGVAR_KERNEL_COUNTERS_CLOCK == 1
    # Flavor: data
    # Current_value: tests/context tests/basic tests/cache
};

# >
# Interface for cache presence
# Some architectures and/or platforms do not have caches. By
# implementing this interface, these can disable the various
# cache-related tests.
#
cdl_interface CYGINT_HAL_TESTS_NO_CACHES {
    # No options implement this inferface
    # This value cannot be modified here.
    # Flavor: booldata
    # Current value: 0 0

    # The following properties are affected by this value
    # component CYGPKG_HAL_TESTS
    #     Calculated:   "tests/context tests/basic"
    #                           . ((!CYGINT_HAL_TESTS_NO_CACHES) ? " tests/cache" : "")
    #                           . ((CYGPKG_HAL_BUILD_COMPILER_TESTS) ? " tests/cpp1 tests/vaargs" : "")
    #                           . ((!CYGVAR_KERNEL_COUNTERS_CLOCK) ?   " tests/intr" : "") 
    # component CYGPKG_KERNEL_TESTS
    #     Calculated: 
    #                     "tests/bin_sem0 tests/bin_sem1 tests/bin_sem2 tests/bin_sem3 tests/clock0 tests/clock1 tests/clockcnv tests/clocktruth tests/cnt_sem0 tests/cnt_sem1 tests/except1 tests/flag0 tests/flag1 tests/intr0 tests/kill tests/mbox1 tests/mqueue1 tests/mutex0 tests/mutex1 tests/mutex2 tests/mutex3 tests/release tests/sched1 tests/sync2 tests/sync3 tests/thread0 tests/thread1 tests/thread2"
    #                     . ((CYGFUN_KERNEL_API_C) ? " tests/kclock0 tests/kclock1 tests/kexcept1 tests/kflag0 tests/kflag1 tests/kintr0 tests/klock tests/kmbox1 tests/kmutex0 tests/kmutex1 tests/kmutex3 tests/kmutex4 tests/ksched1 tests/ksem0 tests/ksem1 tests/kthread0 tests/kthread1 tests/stress_threads tests/thread_gdb tests/timeslice tests/timeslice2 tests/tm_basic tests/kalarm0" : "")
    #                     . ((!CYGPKG_INFRA_DEBUG && !CYGPKG_KERNEL_INSTRUMENT && CYGFUN_KERNEL_API_C) ? " tests/dhrystone" : "")
    #                     . ((CYGPKG_KERNEL_SMP_SUPPORT && CYGFUN_KERNEL_API_C) ? " tests/smp" : "")
    #                     . ((!CYGINT_HAL_TESTS_NO_CACHES && CYGFUN_KERNEL_API_C) ? " tests/kcache1 tests/kcache2" : "")
    #                     . ((CYGFUN_KERNEL_API_C) ? (" tests/fpint_thread_switch" . (CYGTST_KERNEL_SKIP_MULTI_THREAD_FP_TEST ? " tests/fpinttestf1" :
    #                        " tests/fptest tests/fpinttestf tests/fpinttestf2")) : "")
    #                 
};

# <
# Cortex-M Architecture
# This package provides generic support for the ARM Cortex-M architecture.
# It is also necessary to select a variant and platform HAL package.
#
cdl_package CYGPKG_HAL_CORTEXM {
    # Packages cannot be added or removed, nor can their version be changed,
    # simply by editing their value. Instead the appropriate configuration
    # should be used to perform these actions.

    # This value cannot be modified here.
    # Flavor: booldata
    # Current value: 1 current
    # Requires:  CYGHWR_HAL_CORTEXM_BIGENDIAN implies
    #             is_substr(CYGBLD_GLOBAL_CFLAGS,   " -mbig-endian ") &&
    #             is_substr(CYGBLD_GLOBAL_LDFLAGS,  " -mbig-endian ") 
    #     CYGHWR_HAL_CORTEXM_BIGENDIAN == 0
    #     CYGBLD_GLOBAL_CFLAGS == "-Wall -Wpointer-arith -Wstrict-prototypes -Wundef -Woverloaded-virtual -Wno-write-strings -mcpu=cortex-m3 -mthumb -g -O2 -ffunction-sections -fdata-sections -fno-rtti -fno-exceptions"
    #     CYGBLD_GLOBAL_LDFLAGS == "-mcpu=cortex-m3 -mthumb -Wl,--gc-sections -Wl,-static -Wl,-n -g -nostdlib"
    #   --> 1
    # Requires:  !CYGHWR_HAL_CORTEXM_BIGENDIAN implies
    #             !is_substr(CYGBLD_GLOBAL_CFLAGS,  " -mbig-endian ") &&
    #             !is_substr(CYGBLD_GLOBAL_LDFLAGS, " -mbig-endian ") 
    #     CYGHWR_HAL_CORTEXM_BIGENDIAN == 0
    #     CYGBLD_GLOBAL_CFLAGS == "-Wall -Wpointer-arith -Wstrict-prototypes -Wundef -Woverloaded-virtual -Wno-write-strings -mcpu=cortex-m3 -mthumb -g -O2 -ffunction-sections -fdata-sections -fno-rtti -fno-exceptions"
    #     CYGBLD_GLOBAL_LDFLAGS == "-mcpu=cortex-m3 -mthumb -Wl,--gc-sections -Wl,-static -Wl,-n -g -nostdlib"
    #   --> 1

    # The following properties are affected by this value
};

# >
# The platform and architecture supports Big Endian operation
#
cdl_interface CYGINT_HAL_CORTEXM_BIGENDIAN {
    # No options implement this inferface
    # This value cannot be modified here.
    # Flavor: data
    # Current_value: 0

    # The following properties are affected by this value
    # option CYGHWR_HAL_CORTEXM_BIGENDIAN
    #     ActiveIf:  CYGINT_HAL_CORTEXM_BIGENDIAN != 0 
};

# Use big-endian mode
# Use the CPU in big-endian mode.
#
cdl_option CYGHWR_HAL_CORTEXM_BIGENDIAN {
    # This option is not active
    # ActiveIf constraint:  CYGINT_HAL_CORTEXM_BIGENDIAN != 0 
    #     CYGINT_HAL_CORTEXM_BIGENDIAN == 0
    #   --> 0

    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 0
    # value_source default
    # Default value: 0

    # The following properties are affected by this value
    # package CYGPKG_HAL_CORTEXM
    #     Requires:  CYGHWR_HAL_CORTEXM_BIGENDIAN implies
    #             is_substr(CYGBLD_GLOBAL_CFLAGS,   " -mbig-endian ") &&
    #             is_substr(CYGBLD_GLOBAL_LDFLAGS,  " -mbig-endian ") 
    # package CYGPKG_HAL_CORTEXM
    #     Requires:  !CYGHWR_HAL_CORTEXM_BIGENDIAN implies
    #             !is_substr(CYGBLD_GLOBAL_CFLAGS,  " -mbig-endian ") &&
    #             !is_substr(CYGBLD_GLOBAL_LDFLAGS, " -mbig-endian ") 
};

# Cortex-M CPU family
# The Cortex-M architecture has two variants at present. The
# M3 and M4 are based on the ARMV7 architecture specification
# and execute the Thumb2 instruction set. The M4 in addition
# to M3 instruction set has SIMD and optional single precision
# floating point instructions.
#
cdl_option CYGHWR_HAL_CORTEXM {
    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value M3
    # value_source default
    # Default value: M3
    # Legal values:  "M3" "M4" 

    # The following properties are affected by this value
    # component CYGPKG_HAL_CORTEXM_FPU
    #     ActiveIf:  CYGHWR_HAL_CORTEXM == "M4" 
    # component CYGBLD_ARCH_CPUFLAGS
    #     Calculated:  CYGHWR_HAL_CORTEXM == "M3" ? " -mcpu=cortex-m3" :
    #                          CYGHWR_HAL_CORTEXM_FPU     ? " -mcpu=cortex-m4" : " " 
    # option CYGBLD_ARCH_CPUFLAGX_M4
    #     Calculated:  (CYGHWR_HAL_CORTEXM != "M4") ? "-mcpu=cortex-m4" : "no_exclude" 
    # package CYGPKG_HAL_CORTEXM_STM32
    #     Requires:  (CYGHWR_HAL_CORTEXM == "M3") || (CYGHWR_HAL_CORTEXM == "M4") 
    # package CYGPKG_HAL_CORTEXM_STM32
    #     Requires:  (CYGHWR_HAL_CORTEXM == "M3") || (CYGHWR_HAL_CORTEXM == "M4") 
};

# System tick timer clock
# Select the Cortex-M system tick timer clock source.
#
cdl_option CYGHWR_HAL_CORTEXM_SYSTICK_CLK_SOURCE {
    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value EXTERNAL
    # value_source default
    # Default value: EXTERNAL
    # Legal values:  "EXTERNAL" "INTERNAL" 
};

# Floating Point Support
# Floating point arithmetics can be executed in software or,
# on devices with floating point unit - FPU, in hardware.
# FPU is optional on Cortex-M4 architecture, and is present
# on Cortex-M4F cores.
#
cdl_component CYGPKG_HAL_CORTEXM_FPU {
    # This option is not active
    # ActiveIf constraint:  CYGHWR_HAL_CORTEXM == "M4" 
    #     CYGHWR_HAL_CORTEXM == M3
    #   --> 0

    # Calculated value:  !CYGHWR_HAL_CORTEXM_FPU ? "SOFT" :
    #                               "HARD: " . CYGHWR_HAL_CORTEXM_FPU_SWITCH 
    #     CYGHWR_HAL_CORTEXM_FPU == 0
    #     CYGHWR_HAL_CORTEXM_FPU_SWITCH == 0
    # Flavor: data
    # Current_value: SOFT
};

# >
# FPU is FPv4-SP-D16
#
cdl_interface CYGINT_HAL_FPV4_SP_D16 {
    # No options implement this inferface
    # This option is not active
    # The parent CYGPKG_HAL_CORTEXM_FPU is not active

    # This value cannot be modified here.
    # Flavor: bool
    # Current value: 0

    # The following properties are affected by this value
    # option CYGHWR_HAL_FPV4_SP_D16
    #     ActiveIf:  CYGINT_HAL_FPV4_SP_D16 
    # option CYGHWR_HAL_FPV4_SP_D16
    #     Calculated:  CYGINT_HAL_FPV4_SP_D16 && CYGHWR_HAL_CORTEXM_FPU 
};

# FPU present.
#
cdl_interface CYGINT_HAL_CORTEXM_FPU {
    # Implemented by CYGINT_HAL_FPV4_SP_D16, inactive, disabled
    # This option is not active
    # The parent CYGPKG_HAL_CORTEXM_FPU is not active

    # This value cannot be modified here.
    # Flavor: data
    # Current_value: 0

    # The following properties are affected by this value
    # component CYGHWR_HAL_CORTEXM_FPU
    #     ActiveIf:  CYGINT_HAL_CORTEXM_FPU 
};

# Use hardware FPU
# Cortex-M4F cores have a single precision floating point unit.
# This option enables FPU usage and provides related FPU control
# options.
# Hardware FPU enable, implies Cortex-M4 code generation, and
# build flags shall be set accordingly, including -mcpu=cortex-m4.
# As a side effect, the Cortex_M4 build flag will remain (sticky)
# even if hardware FPU is subsequently disabled.
# 
#
cdl_component CYGHWR_HAL_CORTEXM_FPU {
    # This option is not active
    # The parent CYGPKG_HAL_CORTEXM_FPU is not active
    # ActiveIf constraint:  CYGINT_HAL_CORTEXM_FPU 
    #     CYGINT_HAL_CORTEXM_FPU == 0
    #   --> 0

    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 0
    # value_source default
    # Default value: 0

    # The following properties are affected by this value
    # component CYGPKG_HAL_CORTEXM_FPU
    #     Calculated:  !CYGHWR_HAL_CORTEXM_FPU ? "SOFT" :
    #                               "HARD: " . CYGHWR_HAL_CORTEXM_FPU_SWITCH 
    # option CYGHWR_HAL_FPV4_SP_D16
    #     Calculated:  CYGINT_HAL_FPV4_SP_D16 && CYGHWR_HAL_CORTEXM_FPU 
    # component CYGBLD_ARCH_CPUFLAGS
    #     Calculated:  CYGHWR_HAL_CORTEXM == "M3" ? " -mcpu=cortex-m3" :
    #                          CYGHWR_HAL_CORTEXM_FPU     ? " -mcpu=cortex-m4" : " " 
    # option CYGBLD_ARCH_CPUFLAGX_M3
    #     Calculated:  CYGHWR_HAL_CORTEXM_FPU ? "-mcpu=cortex-m3" : "no_exclude" 
    # component CYGBLD_ARCH_CPUFLAG_FLOAT_ABI
    #     Calculated:  CYGHWR_HAL_CORTEXM_FPU ? " -mfloat-abi=hard" : "" 
    # option CYGBLD_ARCH_CPUFLAGX_FLOAT_ABI
    #     Calculated:  CYGHWR_HAL_CORTEXM_FPU ? "-mfloat-abi=soft" : "-mfloat-abi=hard" 
    # option CYGBLD_ARCH_CPUFLAGX_HARDSOFT_FLOAT
    #     Calculated:  CYGHWR_HAL_CORTEXM_FPU ? "-msoft-float" : "-mhard-float" 
};

# >
# FPU context switch
# This option selects the FPU context switching scheme.
# Straight-forward behaviour is to save and
# restore FPU state on every CPU context save/restore.
# While simple, robust and deterministic, this
# approach can be expensive if the FPU is used by
# few threads. The alternative schemes, available by this
# option, are to use hardware features that allow either:
# - LAZY: Save FPU context only if the thread makes use of
# the FPU. Where only few threads use FPU this should give
# shorter average context switching delay compared to ALL
# scheme. If more than one threads use FPU, the worst context
# switching time is typically worse than the one for ALL
# scheme.
# - ALL: Save FPU context for all threads. This is a simple
# scheme, which if all, or majority of threads use FPU may
# give better average context switching time than LAZY.
# This scheme also includes Lazy Stacking of FPU state
# for exceptions/interrupts.
# - NONE: No FPU state saving, this scheme adds no additional
# delay for saving of FPU state to context switching, but is
# only suitable if maximum one thread uses floating point.
#
cdl_option CYGHWR_HAL_CORTEXM_FPU_SWITCH {
    # This option is not active
    # The parent CYGHWR_HAL_CORTEXM_FPU is not active
    # The parent CYGHWR_HAL_CORTEXM_FPU is disabled

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value LAZY
    # value_source default
    # Default value: LAZY
    # Legal values:  "ALL" "LAZY" "NONE" 
    # Requires:  is_active (CYGPKG_KERNEL) implies
    #                         CYGTST_KERNEL_SKIP_MULTI_THREAD_FP_TEST ==
    #                         (CYGHWR_HAL_CORTEXM_FPU_SWITCH == "NONE") 
    #     CYGPKG_KERNEL == current
    #     CYGTST_KERNEL_SKIP_MULTI_THREAD_FP_TEST == 0
    #     CYGHWR_HAL_CORTEXM_FPU_SWITCH == 0
    #   --> 1

    # The following properties are affected by this value
    # component CYGPKG_HAL_CORTEXM_FPU
    #     Calculated:  !CYGHWR_HAL_CORTEXM_FPU ? "SOFT" :
    #                               "HARD: " . CYGHWR_HAL_CORTEXM_FPU_SWITCH 
    # option CYGHWR_HAL_CORTEXM_FPU_SWITCH
    #     Requires:  is_active (CYGPKG_KERNEL) implies
    #                         CYGTST_KERNEL_SKIP_MULTI_THREAD_FP_TEST ==
    #                         (CYGHWR_HAL_CORTEXM_FPU_SWITCH == "NONE") 
};

# FPv4-SP-D16
# FPv4-SP-D16 is ARMv7 architecture single precision floating
# point unit with 16 double precision / 32 single precision
# registers. It is found on Cortex-M4F and Cortex-R5 cores.
#
cdl_option CYGHWR_HAL_FPV4_SP_D16 {
    # This option is not active
    # The parent CYGHWR_HAL_CORTEXM_FPU is not active
    # The parent CYGHWR_HAL_CORTEXM_FPU is disabled
    # ActiveIf constraint:  CYGINT_HAL_FPV4_SP_D16 
    #     CYGINT_HAL_FPV4_SP_D16 == 0
    #   --> 0

    # Calculated value:  CYGINT_HAL_FPV4_SP_D16 && CYGHWR_HAL_CORTEXM_FPU 
    #     CYGINT_HAL_FPV4_SP_D16 == 0
    #     CYGHWR_HAL_CORTEXM_FPU == 0
    # Flavor: bool
    # Current value: 0

    # The following properties are affected by this value
    # component CYGBLD_ARCH_CPUFLAG_FPV4SPD16
    #     Calculated:  CYGHWR_HAL_FPV4_SP_D16 ? " -mfpu=fpv4-sp-d16" : "" 
    # option CYGBLD_ARCH_CPUFLAGX_FPV4SPD16
    #     Calculated:  CYGHWR_HAL_FPV4_SP_D16 ? "do_not_exclude" : "-mfpu=fpv4-sp-d16" 
};

# <
# <
# Architecture optimized endian functions
# Cortex-M architecture implements instructions for endian
# manipulation (byte swapping).  If enabled, this feature
# can produce shorter and faster code for that.
#
cdl_option CYGIMP_HAL_ARCH_ENDIAN {
    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 1
    # value_source default
    # Default value: 1
};

# Maximum usable priority
# Calculate the maximum exception priority that can be set by interrupts.
# Higher priorities are reserved for the DEBUG and SVC traps.
#
cdl_option CYGNUM_HAL_CORTEXM_PRIORITY_MAX {
    # Calculated value: 1<<(8-CYGNUM_HAL_CORTEXM_PRIORITY_LEVEL_BITS)
    #     CYGNUM_HAL_CORTEXM_PRIORITY_LEVEL_BITS == 4
    # Flavor: data
    # Current_value: 16
};

# Support call-graph profiling
# Calculate whether mcount functions should be built
# to support call-graph profiling.
#
cdl_option CYGBLD_HAL_CORTEXM_MCOUNT {
    # This option is not active
    # ActiveIf constraint: CYGPKG_PROFILE_GPROF
    #     CYGPKG_PROFILE_GPROF (unknown) == 0
    #   --> 0

    # Calculated value: CYGPKG_PROFILE_CALLGRAPH
    #     CYGPKG_PROFILE_CALLGRAPH (unknown) == 0
    # Flavor: bool
    # Current value: 0
};

# Linker script
#
cdl_option CYGBLD_LINKER_SCRIPT {
    # Calculated value:  "src/cortexm.ld" 
    # Flavor: data
    # Current_value: src/cortexm.ld
};

# Number of breakpoints supported by the HAL.
# This option determines the number of breakpoints supported by the HAL.
#
cdl_option CYGNUM_HAL_BREAKPOINT_LIST_SIZE {
    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value 8
    # value_source default
    # Default value: 8
};

# Architecture related build flags
# This component defines flags that code generation dependent on specific
# CPU type or CPU features.
#
cdl_component CYGBLD_ARCH_CPUFLAGS {
    # Calculated value:  CYGHWR_HAL_CORTEXM == "M3" ? " -mcpu=cortex-m3" :
    #                          CYGHWR_HAL_CORTEXM_FPU     ? " -mcpu=cortex-m4" : " " 
    #     CYGHWR_HAL_CORTEXM == M3
    #     CYGHWR_HAL_CORTEXM_FPU == 0
    # Flavor: data
    # Current_value:  -mcpu=cortex-m3
    # Requires: 
    #                 !is_substr(CYGBLD_GLOBAL_CFLAGS, CYGBLD_ARCH_CPUFLAGX_M3)             &&
    #                 !is_substr(CYGBLD_GLOBAL_CFLAGS, CYGBLD_ARCH_CPUFLAGX_M4)             &&
    #                 !is_substr(CYGBLD_GLOBAL_CFLAGS, CYGBLD_ARCH_CPUFLAGX_FLOAT_ABI)      &&
    #                 !is_substr(CYGBLD_GLOBAL_CFLAGS, CYGBLD_ARCH_CPUFLAGX_HARDSOFT_FLOAT) &&
    #                 !is_substr(CYGBLD_GLOBAL_CFLAGS, CYGBLD_ARCH_CPUFLAGX_FPV4SPD16)      &&
    #     
    #                 is_substr(CYGBLD_GLOBAL_CFLAGS, CYGBLD_ARCH_CPUFLAGS)                 &&
    #                 is_substr(CYGBLD_GLOBAL_CFLAGS, CYGBLD_ARCH_CPUFLAG_FLOAT_ABI)        &&
    #                 is_substr(CYGBLD_GLOBAL_CFLAGS, CYGBLD_ARCH_CPUFLAG_FPV4SPD16)
    #             
    #     CYGBLD_GLOBAL_CFLAGS == "-Wall -Wpointer-arith -Wstrict-prototypes -Wundef -Woverloaded-virtual -Wno-write-strings -mcpu=cortex-m3 -mthumb -g -O2 -ffunction-sections -fdata-sections -fno-rtti -fno-exceptions"
    #     CYGBLD_ARCH_CPUFLAGX_M3 == no_exclude
    #     CYGBLD_GLOBAL_CFLAGS == "-Wall -Wpointer-arith -Wstrict-prototypes -Wundef -Woverloaded-virtual -Wno-write-strings -mcpu=cortex-m3 -mthumb -g -O2 -ffunction-sections -fdata-sections -fno-rtti -fno-exceptions"
    #     CYGBLD_ARCH_CPUFLAGX_M4 == -mcpu=cortex-m4
    #     CYGBLD_GLOBAL_CFLAGS == "-Wall -Wpointer-arith -Wstrict-prototypes -Wundef -Woverloaded-virtual -Wno-write-strings -mcpu=cortex-m3 -mthumb -g -O2 -ffunction-sections -fdata-sections -fno-rtti -fno-exceptions"
    #     CYGBLD_ARCH_CPUFLAGX_FLOAT_ABI == -mfloat-abi=hard
    #     CYGBLD_GLOBAL_CFLAGS == "-Wall -Wpointer-arith -Wstrict-prototypes -Wundef -Woverloaded-virtual -Wno-write-strings -mcpu=cortex-m3 -mthumb -g -O2 -ffunction-sections -fdata-sections -fno-rtti -fno-exceptions"
    #     CYGBLD_ARCH_CPUFLAGX_HARDSOFT_FLOAT == -mhard-float
    #     CYGBLD_GLOBAL_CFLAGS == "-Wall -Wpointer-arith -Wstrict-prototypes -Wundef -Woverloaded-virtual -Wno-write-strings -mcpu=cortex-m3 -mthumb -g -O2 -ffunction-sections -fdata-sections -fno-rtti -fno-exceptions"
    #     CYGBLD_ARCH_CPUFLAGX_FPV4SPD16 == -mfpu=fpv4-sp-d16
    #     CYGBLD_GLOBAL_CFLAGS == "-Wall -Wpointer-arith -Wstrict-prototypes -Wundef -Woverloaded-virtual -Wno-write-strings -mcpu=cortex-m3 -mthumb -g -O2 -ffunction-sections -fdata-sections -fno-rtti -fno-exceptions"
    #     CYGBLD_ARCH_CPUFLAGS == " -mcpu=cortex-m3"
    #     CYGBLD_GLOBAL_CFLAGS == "-Wall -Wpointer-arith -Wstrict-prototypes -Wundef -Woverloaded-virtual -Wno-write-strings -mcpu=cortex-m3 -mthumb -g -O2 -ffunction-sections -fdata-sections -fno-rtti -fno-exceptions"
    #     CYGBLD_ARCH_CPUFLAG_FLOAT_ABI == ""
    #     CYGBLD_GLOBAL_CFLAGS == "-Wall -Wpointer-arith -Wstrict-prototypes -Wundef -Woverloaded-virtual -Wno-write-strings -mcpu=cortex-m3 -mthumb -g -O2 -ffunction-sections -fdata-sections -fno-rtti -fno-exceptions"
    #     CYGBLD_ARCH_CPUFLAG_FPV4SPD16 == ""
    #   --> 1
    # Requires: 
    #                 !is_substr(CYGBLD_GLOBAL_LDFLAGS, CYGBLD_ARCH_CPUFLAGX_M3)             &&
    #                 !is_substr(CYGBLD_GLOBAL_LDFLAGS, CYGBLD_ARCH_CPUFLAGX_M4)             &&
    #                 !is_substr(CYGBLD_GLOBAL_LDFLAGS, CYGBLD_ARCH_CPUFLAGX_FLOAT_ABI)      &&
    #                 !is_substr(CYGBLD_GLOBAL_LDFLAGS, CYGBLD_ARCH_CPUFLAGX_HARDSOFT_FLOAT) &&
    #                 !is_substr(CYGBLD_GLOBAL_LDFLAGS, CYGBLD_ARCH_CPUFLAGX_FPV4SPD16)      &&
    #     
    #                 is_substr(CYGBLD_GLOBAL_LDFLAGS, CYGBLD_ARCH_CPUFLAGS)                 &&
    #                 is_substr(CYGBLD_GLOBAL_LDFLAGS, CYGBLD_ARCH_CPUFLAG_FLOAT_ABI)        &&
    #                 is_substr(CYGBLD_GLOBAL_LDFLAGS, CYGBLD_ARCH_CPUFLAG_FPV4SPD16)
    #             
    #     CYGBLD_GLOBAL_LDFLAGS == "-mcpu=cortex-m3 -mthumb -Wl,--gc-sections -Wl,-static -Wl,-n -g -nostdlib"
    #     CYGBLD_ARCH_CPUFLAGX_M3 == no_exclude
    #     CYGBLD_GLOBAL_LDFLAGS == "-mcpu=cortex-m3 -mthumb -Wl,--gc-sections -Wl,-static -Wl,-n -g -nostdlib"
    #     CYGBLD_ARCH_CPUFLAGX_M4 == -mcpu=cortex-m4
    #     CYGBLD_GLOBAL_LDFLAGS == "-mcpu=cortex-m3 -mthumb -Wl,--gc-sections -Wl,-static -Wl,-n -g -nostdlib"
    #     CYGBLD_ARCH_CPUFLAGX_FLOAT_ABI == -mfloat-abi=hard
    #     CYGBLD_GLOBAL_LDFLAGS == "-mcpu=cortex-m3 -mthumb -Wl,--gc-sections -Wl,-static -Wl,-n -g -nostdlib"
    #     CYGBLD_ARCH_CPUFLAGX_HARDSOFT_FLOAT == -mhard-float
    #     CYGBLD_GLOBAL_LDFLAGS == "-mcpu=cortex-m3 -mthumb -Wl,--gc-sections -Wl,-static -Wl,-n -g -nostdlib"
    #     CYGBLD_ARCH_CPUFLAGX_FPV4SPD16 == -mfpu=fpv4-sp-d16
    #     CYGBLD_GLOBAL_LDFLAGS == "-mcpu=cortex-m3 -mthumb -Wl,--gc-sections -Wl,-static -Wl,-n -g -nostdlib"
    #     CYGBLD_ARCH_CPUFLAGS == " -mcpu=cortex-m3"
    #     CYGBLD_GLOBAL_LDFLAGS == "-mcpu=cortex-m3 -mthumb -Wl,--gc-sections -Wl,-static -Wl,-n -g -nostdlib"
    #     CYGBLD_ARCH_CPUFLAG_FLOAT_ABI == ""
    #     CYGBLD_GLOBAL_LDFLAGS == "-mcpu=cortex-m3 -mthumb -Wl,--gc-sections -Wl,-static -Wl,-n -g -nostdlib"
    #     CYGBLD_ARCH_CPUFLAG_FPV4SPD16 == ""
    #   --> 1

    # The following properties are affected by this value
    # component CYGBLD_ARCH_CPUFLAGS
    #     Requires: 
    #                 !is_substr(CYGBLD_GLOBAL_CFLAGS, CYGBLD_ARCH_CPUFLAGX_M3)             &&
    #                 !is_substr(CYGBLD_GLOBAL_CFLAGS, CYGBLD_ARCH_CPUFLAGX_M4)             &&
    #                 !is_substr(CYGBLD_GLOBAL_CFLAGS, CYGBLD_ARCH_CPUFLAGX_FLOAT_ABI)      &&
    #                 !is_substr(CYGBLD_GLOBAL_CFLAGS, CYGBLD_ARCH_CPUFLAGX_HARDSOFT_FLOAT) &&
    #                 !is_substr(CYGBLD_GLOBAL_CFLAGS, CYGBLD_ARCH_CPUFLAGX_FPV4SPD16)      &&
    #     
    #                 is_substr(CYGBLD_GLOBAL_CFLAGS, CYGBLD_ARCH_CPUFLAGS)                 &&
    #                 is_substr(CYGBLD_GLOBAL_CFLAGS, CYGBLD_ARCH_CPUFLAG_FLOAT_ABI)        &&
    #                 is_substr(CYGBLD_GLOBAL_CFLAGS, CYGBLD_ARCH_CPUFLAG_FPV4SPD16)
    #             
    # component CYGBLD_ARCH_CPUFLAGS
    #     Requires: 
    #                 !is_substr(CYGBLD_GLOBAL_LDFLAGS, CYGBLD_ARCH_CPUFLAGX_M3)             &&
    #                 !is_substr(CYGBLD_GLOBAL_LDFLAGS, CYGBLD_ARCH_CPUFLAGX_M4)             &&
    #                 !is_substr(CYGBLD_GLOBAL_LDFLAGS, CYGBLD_ARCH_CPUFLAGX_FLOAT_ABI)      &&
    #                 !is_substr(CYGBLD_GLOBAL_LDFLAGS, CYGBLD_ARCH_CPUFLAGX_HARDSOFT_FLOAT) &&
    #                 !is_substr(CYGBLD_GLOBAL_LDFLAGS, CYGBLD_ARCH_CPUFLAGX_FPV4SPD16)      &&
    #     
    #                 is_substr(CYGBLD_GLOBAL_LDFLAGS, CYGBLD_ARCH_CPUFLAGS)                 &&
    #                 is_substr(CYGBLD_GLOBAL_LDFLAGS, CYGBLD_ARCH_CPUFLAG_FLOAT_ABI)        &&
    #                 is_substr(CYGBLD_GLOBAL_LDFLAGS, CYGBLD_ARCH_CPUFLAG_FPV4SPD16)
    #             
};

# >
# Exclude Cortex-M3 build flag
#
cdl_option CYGBLD_ARCH_CPUFLAGX_M3 {
    # Calculated value:  CYGHWR_HAL_CORTEXM_FPU ? "-mcpu=cortex-m3" : "no_exclude" 
    #     CYGHWR_HAL_CORTEXM_FPU == 0
    # Flavor: data
    # Current_value: no_exclude

    # The following properties are affected by this value
    # component CYGBLD_ARCH_CPUFLAGS
    #     Requires: 
    #                 !is_substr(CYGBLD_GLOBAL_CFLAGS, CYGBLD_ARCH_CPUFLAGX_M3)             &&
    #                 !is_substr(CYGBLD_GLOBAL_CFLAGS, CYGBLD_ARCH_CPUFLAGX_M4)             &&
    #                 !is_substr(CYGBLD_GLOBAL_CFLAGS, CYGBLD_ARCH_CPUFLAGX_FLOAT_ABI)      &&
    #                 !is_substr(CYGBLD_GLOBAL_CFLAGS, CYGBLD_ARCH_CPUFLAGX_HARDSOFT_FLOAT) &&
    #                 !is_substr(CYGBLD_GLOBAL_CFLAGS, CYGBLD_ARCH_CPUFLAGX_FPV4SPD16)      &&
    #     
    #                 is_substr(CYGBLD_GLOBAL_CFLAGS, CYGBLD_ARCH_CPUFLAGS)                 &&
    #                 is_substr(CYGBLD_GLOBAL_CFLAGS, CYGBLD_ARCH_CPUFLAG_FLOAT_ABI)        &&
    #                 is_substr(CYGBLD_GLOBAL_CFLAGS, CYGBLD_ARCH_CPUFLAG_FPV4SPD16)
    #             
    # component CYGBLD_ARCH_CPUFLAGS
    #     Requires: 
    #                 !is_substr(CYGBLD_GLOBAL_LDFLAGS, CYGBLD_ARCH_CPUFLAGX_M3)             &&
    #                 !is_substr(CYGBLD_GLOBAL_LDFLAGS, CYGBLD_ARCH_CPUFLAGX_M4)             &&
    #                 !is_substr(CYGBLD_GLOBAL_LDFLAGS, CYGBLD_ARCH_CPUFLAGX_FLOAT_ABI)      &&
    #                 !is_substr(CYGBLD_GLOBAL_LDFLAGS, CYGBLD_ARCH_CPUFLAGX_HARDSOFT_FLOAT) &&
    #                 !is_substr(CYGBLD_GLOBAL_LDFLAGS, CYGBLD_ARCH_CPUFLAGX_FPV4SPD16)      &&
    #     
    #                 is_substr(CYGBLD_GLOBAL_LDFLAGS, CYGBLD_ARCH_CPUFLAGS)                 &&
    #                 is_substr(CYGBLD_GLOBAL_LDFLAGS, CYGBLD_ARCH_CPUFLAG_FLOAT_ABI)        &&
    #                 is_substr(CYGBLD_GLOBAL_LDFLAGS, CYGBLD_ARCH_CPUFLAG_FPV4SPD16)
    #             
};

# Exclude Cortex-M4 build flag
#
cdl_option CYGBLD_ARCH_CPUFLAGX_M4 {
    # Calculated value:  (CYGHWR_HAL_CORTEXM != "M4") ? "-mcpu=cortex-m4" : "no_exclude" 
    #     CYGHWR_HAL_CORTEXM == M3
    # Flavor: data
    # Current_value: -mcpu=cortex-m4

    # The following properties are affected by this value
    # component CYGBLD_ARCH_CPUFLAGS
    #     Requires: 
    #                 !is_substr(CYGBLD_GLOBAL_CFLAGS, CYGBLD_ARCH_CPUFLAGX_M3)             &&
    #                 !is_substr(CYGBLD_GLOBAL_CFLAGS, CYGBLD_ARCH_CPUFLAGX_M4)             &&
    #                 !is_substr(CYGBLD_GLOBAL_CFLAGS, CYGBLD_ARCH_CPUFLAGX_FLOAT_ABI)      &&
    #                 !is_substr(CYGBLD_GLOBAL_CFLAGS, CYGBLD_ARCH_CPUFLAGX_HARDSOFT_FLOAT) &&
    #                 !is_substr(CYGBLD_GLOBAL_CFLAGS, CYGBLD_ARCH_CPUFLAGX_FPV4SPD16)      &&
    #     
    #                 is_substr(CYGBLD_GLOBAL_CFLAGS, CYGBLD_ARCH_CPUFLAGS)                 &&
    #                 is_substr(CYGBLD_GLOBAL_CFLAGS, CYGBLD_ARCH_CPUFLAG_FLOAT_ABI)        &&
    #                 is_substr(CYGBLD_GLOBAL_CFLAGS, CYGBLD_ARCH_CPUFLAG_FPV4SPD16)
    #             
    # component CYGBLD_ARCH_CPUFLAGS
    #     Requires: 
    #                 !is_substr(CYGBLD_GLOBAL_LDFLAGS, CYGBLD_ARCH_CPUFLAGX_M3)             &&
    #                 !is_substr(CYGBLD_GLOBAL_LDFLAGS, CYGBLD_ARCH_CPUFLAGX_M4)             &&
    #                 !is_substr(CYGBLD_GLOBAL_LDFLAGS, CYGBLD_ARCH_CPUFLAGX_FLOAT_ABI)      &&
    #                 !is_substr(CYGBLD_GLOBAL_LDFLAGS, CYGBLD_ARCH_CPUFLAGX_HARDSOFT_FLOAT) &&
    #                 !is_substr(CYGBLD_GLOBAL_LDFLAGS, CYGBLD_ARCH_CPUFLAGX_FPV4SPD16)      &&
    #     
    #                 is_substr(CYGBLD_GLOBAL_LDFLAGS, CYGBLD_ARCH_CPUFLAGS)                 &&
    #                 is_substr(CYGBLD_GLOBAL_LDFLAGS, CYGBLD_ARCH_CPUFLAG_FLOAT_ABI)        &&
    #                 is_substr(CYGBLD_GLOBAL_LDFLAGS, CYGBLD_ARCH_CPUFLAG_FPV4SPD16)
    #             
};

# Float ABI build flags
#
cdl_component CYGBLD_ARCH_CPUFLAG_FLOAT_ABI {
    # Calculated value:  CYGHWR_HAL_CORTEXM_FPU ? " -mfloat-abi=hard" : "" 
    #     CYGHWR_HAL_CORTEXM_FPU == 0
    # Flavor: data
    # Current_value: 

    # The following properties are affected by this value
    # component CYGBLD_ARCH_CPUFLAGS
    #     Requires: 
    #                 !is_substr(CYGBLD_GLOBAL_CFLAGS, CYGBLD_ARCH_CPUFLAGX_M3)             &&
    #                 !is_substr(CYGBLD_GLOBAL_CFLAGS, CYGBLD_ARCH_CPUFLAGX_M4)             &&
    #                 !is_substr(CYGBLD_GLOBAL_CFLAGS, CYGBLD_ARCH_CPUFLAGX_FLOAT_ABI)      &&
    #                 !is_substr(CYGBLD_GLOBAL_CFLAGS, CYGBLD_ARCH_CPUFLAGX_HARDSOFT_FLOAT) &&
    #                 !is_substr(CYGBLD_GLOBAL_CFLAGS, CYGBLD_ARCH_CPUFLAGX_FPV4SPD16)      &&
    #     
    #                 is_substr(CYGBLD_GLOBAL_CFLAGS, CYGBLD_ARCH_CPUFLAGS)                 &&
    #                 is_substr(CYGBLD_GLOBAL_CFLAGS, CYGBLD_ARCH_CPUFLAG_FLOAT_ABI)        &&
    #                 is_substr(CYGBLD_GLOBAL_CFLAGS, CYGBLD_ARCH_CPUFLAG_FPV4SPD16)
    #             
    # component CYGBLD_ARCH_CPUFLAGS
    #     Requires: 
    #                 !is_substr(CYGBLD_GLOBAL_LDFLAGS, CYGBLD_ARCH_CPUFLAGX_M3)             &&
    #                 !is_substr(CYGBLD_GLOBAL_LDFLAGS, CYGBLD_ARCH_CPUFLAGX_M4)             &&
    #                 !is_substr(CYGBLD_GLOBAL_LDFLAGS, CYGBLD_ARCH_CPUFLAGX_FLOAT_ABI)      &&
    #                 !is_substr(CYGBLD_GLOBAL_LDFLAGS, CYGBLD_ARCH_CPUFLAGX_HARDSOFT_FLOAT) &&
    #                 !is_substr(CYGBLD_GLOBAL_LDFLAGS, CYGBLD_ARCH_CPUFLAGX_FPV4SPD16)      &&
    #     
    #                 is_substr(CYGBLD_GLOBAL_LDFLAGS, CYGBLD_ARCH_CPUFLAGS)                 &&
    #                 is_substr(CYGBLD_GLOBAL_LDFLAGS, CYGBLD_ARCH_CPUFLAG_FLOAT_ABI)        &&
    #                 is_substr(CYGBLD_GLOBAL_LDFLAGS, CYGBLD_ARCH_CPUFLAG_FPV4SPD16)
    #             
};

# >
# Float ABI flag to exclude
#
cdl_option CYGBLD_ARCH_CPUFLAGX_FLOAT_ABI {
    # Calculated value:  CYGHWR_HAL_CORTEXM_FPU ? "-mfloat-abi=soft" : "-mfloat-abi=hard" 
    #     CYGHWR_HAL_CORTEXM_FPU == 0
    # Flavor: data
    # Current_value: -mfloat-abi=hard

    # The following properties are affected by this value
    # component CYGBLD_ARCH_CPUFLAGS
    #     Requires: 
    #                 !is_substr(CYGBLD_GLOBAL_CFLAGS, CYGBLD_ARCH_CPUFLAGX_M3)             &&
    #                 !is_substr(CYGBLD_GLOBAL_CFLAGS, CYGBLD_ARCH_CPUFLAGX_M4)             &&
    #                 !is_substr(CYGBLD_GLOBAL_CFLAGS, CYGBLD_ARCH_CPUFLAGX_FLOAT_ABI)      &&
    #                 !is_substr(CYGBLD_GLOBAL_CFLAGS, CYGBLD_ARCH_CPUFLAGX_HARDSOFT_FLOAT) &&
    #                 !is_substr(CYGBLD_GLOBAL_CFLAGS, CYGBLD_ARCH_CPUFLAGX_FPV4SPD16)      &&
    #     
    #                 is_substr(CYGBLD_GLOBAL_CFLAGS, CYGBLD_ARCH_CPUFLAGS)                 &&
    #                 is_substr(CYGBLD_GLOBAL_CFLAGS, CYGBLD_ARCH_CPUFLAG_FLOAT_ABI)        &&
    #                 is_substr(CYGBLD_GLOBAL_CFLAGS, CYGBLD_ARCH_CPUFLAG_FPV4SPD16)
    #             
    # component CYGBLD_ARCH_CPUFLAGS
    #     Requires: 
    #                 !is_substr(CYGBLD_GLOBAL_LDFLAGS, CYGBLD_ARCH_CPUFLAGX_M3)             &&
    #                 !is_substr(CYGBLD_GLOBAL_LDFLAGS, CYGBLD_ARCH_CPUFLAGX_M4)             &&
    #                 !is_substr(CYGBLD_GLOBAL_LDFLAGS, CYGBLD_ARCH_CPUFLAGX_FLOAT_ABI)      &&
    #                 !is_substr(CYGBLD_GLOBAL_LDFLAGS, CYGBLD_ARCH_CPUFLAGX_HARDSOFT_FLOAT) &&
    #                 !is_substr(CYGBLD_GLOBAL_LDFLAGS, CYGBLD_ARCH_CPUFLAGX_FPV4SPD16)      &&
    #     
    #                 is_substr(CYGBLD_GLOBAL_LDFLAGS, CYGBLD_ARCH_CPUFLAGS)                 &&
    #                 is_substr(CYGBLD_GLOBAL_LDFLAGS, CYGBLD_ARCH_CPUFLAG_FLOAT_ABI)        &&
    #                 is_substr(CYGBLD_GLOBAL_LDFLAGS, CYGBLD_ARCH_CPUFLAG_FPV4SPD16)
    #             
};

# Alt. float flag to exclude
#
cdl_option CYGBLD_ARCH_CPUFLAGX_HARDSOFT_FLOAT {
    # Calculated value:  CYGHWR_HAL_CORTEXM_FPU ? "-msoft-float" : "-mhard-float" 
    #     CYGHWR_HAL_CORTEXM_FPU == 0
    # Flavor: data
    # Current_value: -mhard-float

    # The following properties are affected by this value
    # component CYGBLD_ARCH_CPUFLAGS
    #     Requires: 
    #                 !is_substr(CYGBLD_GLOBAL_CFLAGS, CYGBLD_ARCH_CPUFLAGX_M3)             &&
    #                 !is_substr(CYGBLD_GLOBAL_CFLAGS, CYGBLD_ARCH_CPUFLAGX_M4)             &&
    #                 !is_substr(CYGBLD_GLOBAL_CFLAGS, CYGBLD_ARCH_CPUFLAGX_FLOAT_ABI)      &&
    #                 !is_substr(CYGBLD_GLOBAL_CFLAGS, CYGBLD_ARCH_CPUFLAGX_HARDSOFT_FLOAT) &&
    #                 !is_substr(CYGBLD_GLOBAL_CFLAGS, CYGBLD_ARCH_CPUFLAGX_FPV4SPD16)      &&
    #     
    #                 is_substr(CYGBLD_GLOBAL_CFLAGS, CYGBLD_ARCH_CPUFLAGS)                 &&
    #                 is_substr(CYGBLD_GLOBAL_CFLAGS, CYGBLD_ARCH_CPUFLAG_FLOAT_ABI)        &&
    #                 is_substr(CYGBLD_GLOBAL_CFLAGS, CYGBLD_ARCH_CPUFLAG_FPV4SPD16)
    #             
    # component CYGBLD_ARCH_CPUFLAGS
    #     Requires: 
    #                 !is_substr(CYGBLD_GLOBAL_LDFLAGS, CYGBLD_ARCH_CPUFLAGX_M3)             &&
    #                 !is_substr(CYGBLD_GLOBAL_LDFLAGS, CYGBLD_ARCH_CPUFLAGX_M4)             &&
    #                 !is_substr(CYGBLD_GLOBAL_LDFLAGS, CYGBLD_ARCH_CPUFLAGX_FLOAT_ABI)      &&
    #                 !is_substr(CYGBLD_GLOBAL_LDFLAGS, CYGBLD_ARCH_CPUFLAGX_HARDSOFT_FLOAT) &&
    #                 !is_substr(CYGBLD_GLOBAL_LDFLAGS, CYGBLD_ARCH_CPUFLAGX_FPV4SPD16)      &&
    #     
    #                 is_substr(CYGBLD_GLOBAL_LDFLAGS, CYGBLD_ARCH_CPUFLAGS)                 &&
    #                 is_substr(CYGBLD_GLOBAL_LDFLAGS, CYGBLD_ARCH_CPUFLAG_FLOAT_ABI)        &&
    #                 is_substr(CYGBLD_GLOBAL_LDFLAGS, CYGBLD_ARCH_CPUFLAG_FPV4SPD16)
    #             
};

# FPv4-SP-D16 flags
#
cdl_component CYGBLD_ARCH_CPUFLAG_FPV4SPD16 {
    # Calculated value:  CYGHWR_HAL_FPV4_SP_D16 ? " -mfpu=fpv4-sp-d16" : "" 
    #     CYGHWR_HAL_FPV4_SP_D16 == 0
    # Flavor: data
    # Current_value: 

    # The following properties are affected by this value
    # component CYGBLD_ARCH_CPUFLAGS
    #     Requires: 
    #                 !is_substr(CYGBLD_GLOBAL_CFLAGS, CYGBLD_ARCH_CPUFLAGX_M3)             &&
    #                 !is_substr(CYGBLD_GLOBAL_CFLAGS, CYGBLD_ARCH_CPUFLAGX_M4)             &&
    #                 !is_substr(CYGBLD_GLOBAL_CFLAGS, CYGBLD_ARCH_CPUFLAGX_FLOAT_ABI)      &&
    #                 !is_substr(CYGBLD_GLOBAL_CFLAGS, CYGBLD_ARCH_CPUFLAGX_HARDSOFT_FLOAT) &&
    #                 !is_substr(CYGBLD_GLOBAL_CFLAGS, CYGBLD_ARCH_CPUFLAGX_FPV4SPD16)      &&
    #     
    #                 is_substr(CYGBLD_GLOBAL_CFLAGS, CYGBLD_ARCH_CPUFLAGS)                 &&
    #                 is_substr(CYGBLD_GLOBAL_CFLAGS, CYGBLD_ARCH_CPUFLAG_FLOAT_ABI)        &&
    #                 is_substr(CYGBLD_GLOBAL_CFLAGS, CYGBLD_ARCH_CPUFLAG_FPV4SPD16)
    #             
    # component CYGBLD_ARCH_CPUFLAGS
    #     Requires: 
    #                 !is_substr(CYGBLD_GLOBAL_LDFLAGS, CYGBLD_ARCH_CPUFLAGX_M3)             &&
    #                 !is_substr(CYGBLD_GLOBAL_LDFLAGS, CYGBLD_ARCH_CPUFLAGX_M4)             &&
    #                 !is_substr(CYGBLD_GLOBAL_LDFLAGS, CYGBLD_ARCH_CPUFLAGX_FLOAT_ABI)      &&
    #                 !is_substr(CYGBLD_GLOBAL_LDFLAGS, CYGBLD_ARCH_CPUFLAGX_HARDSOFT_FLOAT) &&
    #                 !is_substr(CYGBLD_GLOBAL_LDFLAGS, CYGBLD_ARCH_CPUFLAGX_FPV4SPD16)      &&
    #     
    #                 is_substr(CYGBLD_GLOBAL_LDFLAGS, CYGBLD_ARCH_CPUFLAGS)                 &&
    #                 is_substr(CYGBLD_GLOBAL_LDFLAGS, CYGBLD_ARCH_CPUFLAG_FLOAT_ABI)        &&
    #                 is_substr(CYGBLD_GLOBAL_LDFLAGS, CYGBLD_ARCH_CPUFLAG_FPV4SPD16)
    #             
};

# >
# Exclude FPv4-SP-D16 flag
#
cdl_option CYGBLD_ARCH_CPUFLAGX_FPV4SPD16 {
    # Calculated value:  CYGHWR_HAL_FPV4_SP_D16 ? "do_not_exclude" : "-mfpu=fpv4-sp-d16" 
    #     CYGHWR_HAL_FPV4_SP_D16 == 0
    # Flavor: data
    # Current_value: -mfpu=fpv4-sp-d16

    # The following properties are affected by this value
    # component CYGBLD_ARCH_CPUFLAGS
    #     Requires: 
    #                 !is_substr(CYGBLD_GLOBAL_CFLAGS, CYGBLD_ARCH_CPUFLAGX_M3)             &&
    #                 !is_substr(CYGBLD_GLOBAL_CFLAGS, CYGBLD_ARCH_CPUFLAGX_M4)             &&
    #                 !is_substr(CYGBLD_GLOBAL_CFLAGS, CYGBLD_ARCH_CPUFLAGX_FLOAT_ABI)      &&
    #                 !is_substr(CYGBLD_GLOBAL_CFLAGS, CYGBLD_ARCH_CPUFLAGX_HARDSOFT_FLOAT) &&
    #                 !is_substr(CYGBLD_GLOBAL_CFLAGS, CYGBLD_ARCH_CPUFLAGX_FPV4SPD16)      &&
    #     
    #                 is_substr(CYGBLD_GLOBAL_CFLAGS, CYGBLD_ARCH_CPUFLAGS)                 &&
    #                 is_substr(CYGBLD_GLOBAL_CFLAGS, CYGBLD_ARCH_CPUFLAG_FLOAT_ABI)        &&
    #                 is_substr(CYGBLD_GLOBAL_CFLAGS, CYGBLD_ARCH_CPUFLAG_FPV4SPD16)
    #             
    # component CYGBLD_ARCH_CPUFLAGS
    #     Requires: 
    #                 !is_substr(CYGBLD_GLOBAL_LDFLAGS, CYGBLD_ARCH_CPUFLAGX_M3)             &&
    #                 !is_substr(CYGBLD_GLOBAL_LDFLAGS, CYGBLD_ARCH_CPUFLAGX_M4)             &&
    #                 !is_substr(CYGBLD_GLOBAL_LDFLAGS, CYGBLD_ARCH_CPUFLAGX_FLOAT_ABI)      &&
    #                 !is_substr(CYGBLD_GLOBAL_LDFLAGS, CYGBLD_ARCH_CPUFLAGX_HARDSOFT_FLOAT) &&
    #                 !is_substr(CYGBLD_GLOBAL_LDFLAGS, CYGBLD_ARCH_CPUFLAGX_FPV4SPD16)      &&
    #     
    #                 is_substr(CYGBLD_GLOBAL_LDFLAGS, CYGBLD_ARCH_CPUFLAGS)                 &&
    #                 is_substr(CYGBLD_GLOBAL_LDFLAGS, CYGBLD_ARCH_CPUFLAG_FLOAT_ABI)        &&
    #                 is_substr(CYGBLD_GLOBAL_LDFLAGS, CYGBLD_ARCH_CPUFLAG_FPV4SPD16)
    #             
};

# <
# <
# <
# Cortex-M3/-M4 STM32 Variant
# This package provides generic support for the ST Cortex-M based STM32
# microcontroller family.
# It is also necessary to select a variant and platform HAL package.
#
cdl_package CYGPKG_HAL_CORTEXM_STM32 {
    # Packages cannot be added or removed, nor can their version be changed,
    # simply by editing their value. Instead the appropriate configuration
    # should be used to perform these actions.

    # This value cannot be modified here.
    # Flavor: booldata
    # Current value: 1 current
    # Requires:  (CYGHWR_HAL_CORTEXM == "M3") || (CYGHWR_HAL_CORTEXM == "M4") 
    #     CYGHWR_HAL_CORTEXM == M3
    #     CYGHWR_HAL_CORTEXM == M3
    #   --> 1

    # The following properties are affected by this value
    # package CYGPKG_IO_SERIAL_CORTEXM_STM32
    #     ActiveIf: CYGPKG_HAL_CORTEXM_STM32
    # package CYGPKG_DEVS_WALLCLOCK_STM32
    #     ActiveIf: CYGPKG_HAL_CORTEXM_STM32
    # package CYGPKG_DEVS_SPI_CORTEXM_STM32
    #     Requires: CYGPKG_HAL_CORTEXM_STM32
    # package CYGPKG_DEVS_ADC_CORTEXM_STM32
    #     ActiveIf: CYGPKG_HAL_CORTEXM_STM32
    # package CYGPKG_DEVS_USB_CORTEXM_STM32
    #     Requires: CYGPKG_HAL_CORTEXM_STM32
};

# >
# STM32 processor selection
# The options within this component allow you to select which STM32
# processor is in use.
#
cdl_component CYGHWR_HAL_CORTEXM_STM32_SELECTION {
    # There is no associated value.
};

# >
# STM32 processor variant in use
# The STM32 has several variants, the main differences
# being in the size of on-chip FLASH and SRAM
# and numbers of some peripherals. This option
# allows the platform HAL to select the specific
# microcontroller fitted.
#
cdl_option CYGHWR_HAL_CORTEXM_STM32 {
    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value F103ZE
    # value_source default
    # Default value:  (CYGHWR_HAL_CORTEXM_STM32_FAMILY == "F1") ? CYGHWR_HAL_CORTEXM_STM32_F1 :  (CYGHWR_HAL_CORTEXM_STM32_FAMILY == "F2") ? CYGHWR_HAL_CORTEXM_STM32_F2 :  CYGHWR_HAL_CORTEXM_STM32_F4 
    #     CYGHWR_HAL_CORTEXM_STM32_FAMILY == F1
    #     CYGHWR_HAL_CORTEXM_STM32_F1 == F103ZE
    #     CYGHWR_HAL_CORTEXM_STM32_FAMILY == F1
    #     CYGHWR_HAL_CORTEXM_STM32_F2 == 0
    #     CYGHWR_HAL_CORTEXM_STM32_F4 == 0
    #   --> F103ZE

    # The following properties are affected by this value
    # option CYGHWR_HAL_CORTEXM_STM32_F1
    #     Requires:  CYGHWR_HAL_CORTEXM_STM32 == CYGHWR_HAL_CORTEXM_STM32_F1 
    # option CYGHWR_HAL_CORTEXM_STM32_F2
    #     Requires:  CYGHWR_HAL_CORTEXM_STM32 == CYGHWR_HAL_CORTEXM_STM32_F2 
    # option CYGHWR_HAL_CORTEXM_STM32_F4
    #     Requires:  CYGHWR_HAL_CORTEXM_STM32 == CYGHWR_HAL_CORTEXM_STM32_F4 
    # option CYGHWR_HAL_CORTEXM_STM32_CONNECTIVITY
    #     DefaultValue:  (CYGHWR_HAL_CORTEXM_STM32 == "F105R8") || (CYGHWR_HAL_CORTEXM_STM32 == "F105V8") ||
    #                               (CYGHWR_HAL_CORTEXM_STM32 == "F105RB") || (CYGHWR_HAL_CORTEXM_STM32 == "F105VB") ||
    #                               (CYGHWR_HAL_CORTEXM_STM32 == "F105RC") || (CYGHWR_HAL_CORTEXM_STM32 == "F105VC") ||
    #                               (CYGHWR_HAL_CORTEXM_STM32 == "F107RB") || (CYGHWR_HAL_CORTEXM_STM32 == "F107VB") ||
    #                               (CYGHWR_HAL_CORTEXM_STM32 == "F107RC") || (CYGHWR_HAL_CORTEXM_STM32 == "F107VC") ||
    #                               (CYGHWR_HAL_CORTEXM_STM32_FAMILY == "F2") || (CYGHWR_HAL_CORTEXM_STM32_FAMILY == "F4")
    #                             
    # option CYGHWR_HAL_CORTEXM_STM32_CONNECTIVITY
    #     DefaultValue:  (CYGHWR_HAL_CORTEXM_STM32 == "F105R8") || (CYGHWR_HAL_CORTEXM_STM32 == "F105V8") ||
    #                               (CYGHWR_HAL_CORTEXM_STM32 == "F105RB") || (CYGHWR_HAL_CORTEXM_STM32 == "F105VB") ||
    #                               (CYGHWR_HAL_CORTEXM_STM32 == "F105RC") || (CYGHWR_HAL_CORTEXM_STM32 == "F105VC") ||
    #                               (CYGHWR_HAL_CORTEXM_STM32 == "F107RB") || (CYGHWR_HAL_CORTEXM_STM32 == "F107VB") ||
    #                               (CYGHWR_HAL_CORTEXM_STM32 == "F107RC") || (CYGHWR_HAL_CORTEXM_STM32 == "F107VC") ||
    #                               (CYGHWR_HAL_CORTEXM_STM32_FAMILY == "F2") || (CYGHWR_HAL_CORTEXM_STM32_FAMILY == "F4")
    #                             
    # option CYGHWR_HAL_CORTEXM_STM32_CONNECTIVITY
    #     DefaultValue:  (CYGHWR_HAL_CORTEXM_STM32 == "F105R8") || (CYGHWR_HAL_CORTEXM_STM32 == "F105V8") ||
    #                               (CYGHWR_HAL_CORTEXM_STM32 == "F105RB") || (CYGHWR_HAL_CORTEXM_STM32 == "F105VB") ||
    #                               (CYGHWR_HAL_CORTEXM_STM32 == "F105RC") || (CYGHWR_HAL_CORTEXM_STM32 == "F105VC") ||
    #                               (CYGHWR_HAL_CORTEXM_STM32 == "F107RB") || (CYGHWR_HAL_CORTEXM_STM32 == "F107VB") ||
    #                               (CYGHWR_HAL_CORTEXM_STM32 == "F107RC") || (CYGHWR_HAL_CORTEXM_STM32 == "F107VC") ||
    #                               (CYGHWR_HAL_CORTEXM_STM32_FAMILY == "F2") || (CYGHWR_HAL_CORTEXM_STM32_FAMILY == "F4")
    #                             
    # option CYGHWR_HAL_CORTEXM_STM32_CONNECTIVITY
    #     DefaultValue:  (CYGHWR_HAL_CORTEXM_STM32 == "F105R8") || (CYGHWR_HAL_CORTEXM_STM32 == "F105V8") ||
    #                               (CYGHWR_HAL_CORTEXM_STM32 == "F105RB") || (CYGHWR_HAL_CORTEXM_STM32 == "F105VB") ||
    #                               (CYGHWR_HAL_CORTEXM_STM32 == "F105RC") || (CYGHWR_HAL_CORTEXM_STM32 == "F105VC") ||
    #                               (CYGHWR_HAL_CORTEXM_STM32 == "F107RB") || (CYGHWR_HAL_CORTEXM_STM32 == "F107VB") ||
    #                               (CYGHWR_HAL_CORTEXM_STM32 == "F107RC") || (CYGHWR_HAL_CORTEXM_STM32 == "F107VC") ||
    #                               (CYGHWR_HAL_CORTEXM_STM32_FAMILY == "F2") || (CYGHWR_HAL_CORTEXM_STM32_FAMILY == "F4")
    #                             
    # option CYGHWR_HAL_CORTEXM_STM32_CONNECTIVITY
    #     DefaultValue:  (CYGHWR_HAL_CORTEXM_STM32 == "F105R8") || (CYGHWR_HAL_CORTEXM_STM32 == "F105V8") ||
    #                               (CYGHWR_HAL_CORTEXM_STM32 == "F105RB") || (CYGHWR_HAL_CORTEXM_STM32 == "F105VB") ||
    #                               (CYGHWR_HAL_CORTEXM_STM32 == "F105RC") || (CYGHWR_HAL_CORTEXM_STM32 == "F105VC") ||
    #                               (CYGHWR_HAL_CORTEXM_STM32 == "F107RB") || (CYGHWR_HAL_CORTEXM_STM32 == "F107VB") ||
    #                               (CYGHWR_HAL_CORTEXM_STM32 == "F107RC") || (CYGHWR_HAL_CORTEXM_STM32 == "F107VC") ||
    #                               (CYGHWR_HAL_CORTEXM_STM32_FAMILY == "F2") || (CYGHWR_HAL_CORTEXM_STM32_FAMILY == "F4")
    #                             
    # option CYGHWR_HAL_CORTEXM_STM32_CONNECTIVITY
    #     DefaultValue:  (CYGHWR_HAL_CORTEXM_STM32 == "F105R8") || (CYGHWR_HAL_CORTEXM_STM32 == "F105V8") ||
    #                               (CYGHWR_HAL_CORTEXM_STM32 == "F105RB") || (CYGHWR_HAL_CORTEXM_STM32 == "F105VB") ||
    #                               (CYGHWR_HAL_CORTEXM_STM32 == "F105RC") || (CYGHWR_HAL_CORTEXM_STM32 == "F105VC") ||
    #                               (CYGHWR_HAL_CORTEXM_STM32 == "F107RB") || (CYGHWR_HAL_CORTEXM_STM32 == "F107VB") ||
    #                               (CYGHWR_HAL_CORTEXM_STM32 == "F107RC") || (CYGHWR_HAL_CORTEXM_STM32 == "F107VC") ||
    #                               (CYGHWR_HAL_CORTEXM_STM32_FAMILY == "F2") || (CYGHWR_HAL_CORTEXM_STM32_FAMILY == "F4")
    #                             
    # option CYGHWR_HAL_CORTEXM_STM32_CONNECTIVITY
    #     DefaultValue:  (CYGHWR_HAL_CORTEXM_STM32 == "F105R8") || (CYGHWR_HAL_CORTEXM_STM32 == "F105V8") ||
    #                               (CYGHWR_HAL_CORTEXM_STM32 == "F105RB") || (CYGHWR_HAL_CORTEXM_STM32 == "F105VB") ||
    #                               (CYGHWR_HAL_CORTEXM_STM32 == "F105RC") || (CYGHWR_HAL_CORTEXM_STM32 == "F105VC") ||
    #                               (CYGHWR_HAL_CORTEXM_STM32 == "F107RB") || (CYGHWR_HAL_CORTEXM_STM32 == "F107VB") ||
    #                               (CYGHWR_HAL_CORTEXM_STM32 == "F107RC") || (CYGHWR_HAL_CORTEXM_STM32 == "F107VC") ||
    #                               (CYGHWR_HAL_CORTEXM_STM32_FAMILY == "F2") || (CYGHWR_HAL_CORTEXM_STM32_FAMILY == "F4")
    #                             
    # option CYGHWR_HAL_CORTEXM_STM32_CONNECTIVITY
    #     DefaultValue:  (CYGHWR_HAL_CORTEXM_STM32 == "F105R8") || (CYGHWR_HAL_CORTEXM_STM32 == "F105V8") ||
    #                               (CYGHWR_HAL_CORTEXM_STM32 == "F105RB") || (CYGHWR_HAL_CORTEXM_STM32 == "F105VB") ||
    #                               (CYGHWR_HAL_CORTEXM_STM32 == "F105RC") || (CYGHWR_HAL_CORTEXM_STM32 == "F105VC") ||
    #                               (CYGHWR_HAL_CORTEXM_STM32 == "F107RB") || (CYGHWR_HAL_CORTEXM_STM32 == "F107VB") ||
    #                               (CYGHWR_HAL_CORTEXM_STM32 == "F107RC") || (CYGHWR_HAL_CORTEXM_STM32 == "F107VC") ||
    #                               (CYGHWR_HAL_CORTEXM_STM32_FAMILY == "F2") || (CYGHWR_HAL_CORTEXM_STM32_FAMILY == "F4")
    #                             
    # option CYGHWR_HAL_CORTEXM_STM32_CONNECTIVITY
    #     DefaultValue:  (CYGHWR_HAL_CORTEXM_STM32 == "F105R8") || (CYGHWR_HAL_CORTEXM_STM32 == "F105V8") ||
    #                               (CYGHWR_HAL_CORTEXM_STM32 == "F105RB") || (CYGHWR_HAL_CORTEXM_STM32 == "F105VB") ||
    #                               (CYGHWR_HAL_CORTEXM_STM32 == "F105RC") || (CYGHWR_HAL_CORTEXM_STM32 == "F105VC") ||
    #                               (CYGHWR_HAL_CORTEXM_STM32 == "F107RB") || (CYGHWR_HAL_CORTEXM_STM32 == "F107VB") ||
    #                               (CYGHWR_HAL_CORTEXM_STM32 == "F107RC") || (CYGHWR_HAL_CORTEXM_STM32 == "F107VC") ||
    #                               (CYGHWR_HAL_CORTEXM_STM32_FAMILY == "F2") || (CYGHWR_HAL_CORTEXM_STM32_FAMILY == "F4")
    #                             
    # option CYGHWR_HAL_CORTEXM_STM32_CONNECTIVITY
    #     DefaultValue:  (CYGHWR_HAL_CORTEXM_STM32 == "F105R8") || (CYGHWR_HAL_CORTEXM_STM32 == "F105V8") ||
    #                               (CYGHWR_HAL_CORTEXM_STM32 == "F105RB") || (CYGHWR_HAL_CORTEXM_STM32 == "F105VB") ||
    #                               (CYGHWR_HAL_CORTEXM_STM32 == "F105RC") || (CYGHWR_HAL_CORTEXM_STM32 == "F105VC") ||
    #                               (CYGHWR_HAL_CORTEXM_STM32 == "F107RB") || (CYGHWR_HAL_CORTEXM_STM32 == "F107VB") ||
    #                               (CYGHWR_HAL_CORTEXM_STM32 == "F107RC") || (CYGHWR_HAL_CORTEXM_STM32 == "F107VC") ||
    #                               (CYGHWR_HAL_CORTEXM_STM32_FAMILY == "F2") || (CYGHWR_HAL_CORTEXM_STM32_FAMILY == "F4")
    #                             
};

# Processor family in use
# Which family of STM32 processors is in use. This will
# usually be the leading part of the processor model name.
#
cdl_option CYGHWR_HAL_CORTEXM_STM32_FAMILY {
    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value F1
    # value_source default
    # Default value: F1
    # Legal values:  "F1" "F2" "F4" 

    # The following properties are affected by this value
    # option CYGHWR_HAL_CORTEXM_STM32
    #     DefaultValue:  (CYGHWR_HAL_CORTEXM_STM32_FAMILY == "F1") ? CYGHWR_HAL_CORTEXM_STM32_F1 :  (CYGHWR_HAL_CORTEXM_STM32_FAMILY == "F2") ? CYGHWR_HAL_CORTEXM_STM32_F2 :  CYGHWR_HAL_CORTEXM_STM32_F4 
    # option CYGHWR_HAL_CORTEXM_STM32
    #     DefaultValue:  (CYGHWR_HAL_CORTEXM_STM32_FAMILY == "F1") ? CYGHWR_HAL_CORTEXM_STM32_F1 :  (CYGHWR_HAL_CORTEXM_STM32_FAMILY == "F2") ? CYGHWR_HAL_CORTEXM_STM32_F2 :  CYGHWR_HAL_CORTEXM_STM32_F4 
    # option CYGHWR_HAL_CORTEXM_STM32_FAMILY_HIPERFORMANCE
    #     ActiveIf:  (CYGHWR_HAL_CORTEXM_STM32_FAMILY == "F2") || (CYGHWR_HAL_CORTEXM_STM32_FAMILY == "F4") 
    # option CYGHWR_HAL_CORTEXM_STM32_FAMILY_HIPERFORMANCE
    #     ActiveIf:  (CYGHWR_HAL_CORTEXM_STM32_FAMILY == "F2") || (CYGHWR_HAL_CORTEXM_STM32_FAMILY == "F4") 
    # option CYGHWR_HAL_CORTEXM_STM32_FAMILY_HIPERFORMANCE
    #     Calculated:  (CYGHWR_HAL_CORTEXM_STM32_FAMILY == "F2") || (CYGHWR_HAL_CORTEXM_STM32_FAMILY == "F4") 
    # option CYGHWR_HAL_CORTEXM_STM32_FAMILY_HIPERFORMANCE
    #     Calculated:  (CYGHWR_HAL_CORTEXM_STM32_FAMILY == "F2") || (CYGHWR_HAL_CORTEXM_STM32_FAMILY == "F4") 
    # option CYGHWR_HAL_CORTEXM_STM32_F1
    #     ActiveIf:  CYGHWR_HAL_CORTEXM_STM32_FAMILY == "F1" 
    # option CYGHWR_HAL_CORTEXM_STM32_F2
    #     ActiveIf:  CYGHWR_HAL_CORTEXM_STM32_FAMILY == "F2" 
    # option CYGHWR_HAL_CORTEXM_STM32_F4
    #     ActiveIf:  CYGHWR_HAL_CORTEXM_STM32_FAMILY == "F4" 
    # option CYGHWR_HAL_CORTEXM_STM32_CONNECTIVITY
    #     DefaultValue:  (CYGHWR_HAL_CORTEXM_STM32 == "F105R8") || (CYGHWR_HAL_CORTEXM_STM32 == "F105V8") ||
    #                               (CYGHWR_HAL_CORTEXM_STM32 == "F105RB") || (CYGHWR_HAL_CORTEXM_STM32 == "F105VB") ||
    #                               (CYGHWR_HAL_CORTEXM_STM32 == "F105RC") || (CYGHWR_HAL_CORTEXM_STM32 == "F105VC") ||
    #                               (CYGHWR_HAL_CORTEXM_STM32 == "F107RB") || (CYGHWR_HAL_CORTEXM_STM32 == "F107VB") ||
    #                               (CYGHWR_HAL_CORTEXM_STM32 == "F107RC") || (CYGHWR_HAL_CORTEXM_STM32 == "F107VC") ||
    #                               (CYGHWR_HAL_CORTEXM_STM32_FAMILY == "F2") || (CYGHWR_HAL_CORTEXM_STM32_FAMILY == "F4")
    #                             
    # option CYGHWR_HAL_CORTEXM_STM32_CONNECTIVITY
    #     DefaultValue:  (CYGHWR_HAL_CORTEXM_STM32 == "F105R8") || (CYGHWR_HAL_CORTEXM_STM32 == "F105V8") ||
    #                               (CYGHWR_HAL_CORTEXM_STM32 == "F105RB") || (CYGHWR_HAL_CORTEXM_STM32 == "F105VB") ||
    #                               (CYGHWR_HAL_CORTEXM_STM32 == "F105RC") || (CYGHWR_HAL_CORTEXM_STM32 == "F105VC") ||
    #                               (CYGHWR_HAL_CORTEXM_STM32 == "F107RB") || (CYGHWR_HAL_CORTEXM_STM32 == "F107VB") ||
    #                               (CYGHWR_HAL_CORTEXM_STM32 == "F107RC") || (CYGHWR_HAL_CORTEXM_STM32 == "F107VC") ||
    #                               (CYGHWR_HAL_CORTEXM_STM32_FAMILY == "F2") || (CYGHWR_HAL_CORTEXM_STM32_FAMILY == "F4")
    #                             
    # option CYGHWR_HAL_CORTEXM_STM32_CLOCK_PLL_PREDIV
    #     Requires:  (CYGHWR_HAL_CORTEXM_STM32_FAMILY=="F1") implies (CYGHWR_HAL_CORTEXM_STM32_CLOCK_PLL_PREDIV <= 16) 
    # option CYGHWR_HAL_CORTEXM_STM32_CLOCK_PLL_PREDIV
    #     Requires:  ((CYGHWR_HAL_CORTEXM_STM32_FAMILY=="F1") && (CYGHWR_HAL_CORTEXM_STM32_CLOCK_PLL_SOURCE == "HSI")) implies  (CYGHWR_HAL_CORTEXM_STM32_CLOCK_PLL_PREDIV == 2) 
    # option CYGHWR_HAL_CORTEXM_STM32_CLOCK_PLL_PREDIV
    #     Requires:  ((CYGHWR_HAL_CORTEXM_STM32_FAMILY=="F2") || (CYGHWR_HAL_CORTEXM_STM32_FAMILY=="F4")) implies (CYGHWR_HAL_CORTEXM_STM32_CLOCK_PLL_PREDIV >= 2) 
    # option CYGHWR_HAL_CORTEXM_STM32_CLOCK_PLL_PREDIV
    #     Requires:  ((CYGHWR_HAL_CORTEXM_STM32_FAMILY=="F2") || (CYGHWR_HAL_CORTEXM_STM32_FAMILY=="F4")) implies (CYGHWR_HAL_CORTEXM_STM32_CLOCK_PLL_PREDIV >= 2) 
    # option CYGHWR_HAL_CORTEXM_STM32_CLOCK_PLL_MUL
    #     Requires:  (CYGHWR_HAL_CORTEXM_STM32_FAMILY=="F1") implies (CYGHWR_HAL_CORTEXM_STM32_CLOCK_PLL_MUL <= 16) 
    # option CYGHWR_HAL_CORTEXM_STM32_CLOCK_PLL_MUL
    #     Requires:  ((CYGHWR_HAL_CORTEXM_STM32_FAMILY=="F2") || (CYGHWR_HAL_CORTEXM_STM32_FAMILY=="F4")) implies (CYGHWR_HAL_CORTEXM_STM32_CLOCK_PLL_MUL <= 432) 
    # option CYGHWR_HAL_CORTEXM_STM32_CLOCK_PLL_MUL
    #     Requires:  ((CYGHWR_HAL_CORTEXM_STM32_FAMILY=="F2") || (CYGHWR_HAL_CORTEXM_STM32_FAMILY=="F4")) implies (CYGHWR_HAL_CORTEXM_STM32_CLOCK_PLL_MUL <= 432) 
    # option CYGHWR_HAL_CORTEXM_STM32_CLOCK_SYSCLK_DIV
    #     ActiveIf:  ((CYGHWR_HAL_CORTEXM_STM32_FAMILY=="F2") || (CYGHWR_HAL_CORTEXM_STM32_FAMILY=="F4")) 
    # option CYGHWR_HAL_CORTEXM_STM32_CLOCK_SYSCLK_DIV
    #     ActiveIf:  ((CYGHWR_HAL_CORTEXM_STM32_FAMILY=="F2") || (CYGHWR_HAL_CORTEXM_STM32_FAMILY=="F4")) 
    # option CYGHWR_HAL_CORTEXM_STM32_CLOCK_PLLQ_DIV
    #     ActiveIf:  ((CYGHWR_HAL_CORTEXM_STM32_FAMILY=="F2") || (CYGHWR_HAL_CORTEXM_STM32_FAMILY=="F4")) 
    # option CYGHWR_HAL_CORTEXM_STM32_CLOCK_PLLQ_DIV
    #     ActiveIf:  ((CYGHWR_HAL_CORTEXM_STM32_FAMILY=="F2") || (CYGHWR_HAL_CORTEXM_STM32_FAMILY=="F4")) 
    # package CYGPKG_HAL_CORTEXM_STM32_STM3210E_EVAL
    #     Requires:  CYGHWR_HAL_CORTEXM_STM32_FAMILY == "F1" 
    # option CYGNUM_DEVS_FLASH_STM32_PARALLELISM
    #     ActiveIf:  ((CYGHWR_HAL_CORTEXM_STM32_FAMILY == "F2") || (CYGHWR_HAL_CORTEXM_STM32_FAMILY == "F4")) 
    # option CYGNUM_DEVS_FLASH_STM32_PARALLELISM
    #     ActiveIf:  ((CYGHWR_HAL_CORTEXM_STM32_FAMILY == "F2") || (CYGHWR_HAL_CORTEXM_STM32_FAMILY == "F4")) 
    # package CYGPKG_DEVS_WALLCLOCK_STM32
    #     ActiveIf:  CYGHWR_HAL_CORTEXM_STM32_FAMILY == "F1" 
    # option CYGNUM_DEVS_SPI_CORTEXM_STM32_PIN_TOGGLE_RATE
    #     DefaultValue:  (CYGHWR_HAL_CORTEXM_STM32_FAMILY == "F1") ? 10 : 25 
};

# Part belongs to ST Hi-Performance family
# Indicates that this part conforms to the I/O
# definitions for the Hi-Performance family of
# devices. Currently this includes the STM32 F2 and F4
# devices.
#
cdl_option CYGHWR_HAL_CORTEXM_STM32_FAMILY_HIPERFORMANCE {
    # This option is not active
    # ActiveIf constraint:  (CYGHWR_HAL_CORTEXM_STM32_FAMILY == "F2") || (CYGHWR_HAL_CORTEXM_STM32_FAMILY == "F4") 
    #     CYGHWR_HAL_CORTEXM_STM32_FAMILY == F1
    #     CYGHWR_HAL_CORTEXM_STM32_FAMILY == F1
    #   --> 0

    # Calculated value:  (CYGHWR_HAL_CORTEXM_STM32_FAMILY == "F2") || (CYGHWR_HAL_CORTEXM_STM32_FAMILY == "F4") 
    #     CYGHWR_HAL_CORTEXM_STM32_FAMILY == F1
    #     CYGHWR_HAL_CORTEXM_STM32_FAMILY == F1
    # Flavor: bool
    # Current value: 0
};

# F1 processor family selection
# This option specifies which member of the STM32F1 family is
# in use.
#
cdl_option CYGHWR_HAL_CORTEXM_STM32_F1 {
    # ActiveIf constraint:  CYGHWR_HAL_CORTEXM_STM32_FAMILY == "F1" 
    #     CYGHWR_HAL_CORTEXM_STM32_FAMILY == F1
    #   --> 1

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value F103ZE
    # value_source default
    # Default value: F103ZE
    # Legal values: "F103RC" "F103VC" "F103ZC"
    #                                   "F103RD" "F103VD" "F103ZD"
    #                                   "F103RE" "F103VE" "F103ZE"
    #                                   "F105R8" "F105V8"
    #                                   "F105RB" "F105VB"
    #                                   "F105RC" "F105VC"
    #                                   "F107RB" "F107VB"
    #                                   "F107RC" "F107VC"
    #                                  
    # Requires:  CYGHWR_HAL_CORTEXM_STM32 == CYGHWR_HAL_CORTEXM_STM32_F1 
    #     CYGHWR_HAL_CORTEXM_STM32 == F103ZE
    #     CYGHWR_HAL_CORTEXM_STM32_F1 == F103ZE
    #   --> 1

    # The following properties are affected by this value
    # option CYGHWR_HAL_CORTEXM_STM32
    #     DefaultValue:  (CYGHWR_HAL_CORTEXM_STM32_FAMILY == "F1") ? CYGHWR_HAL_CORTEXM_STM32_F1 :  (CYGHWR_HAL_CORTEXM_STM32_FAMILY == "F2") ? CYGHWR_HAL_CORTEXM_STM32_F2 :  CYGHWR_HAL_CORTEXM_STM32_F4 
    # option CYGHWR_HAL_CORTEXM_STM32_F1
    #     Requires:  CYGHWR_HAL_CORTEXM_STM32 == CYGHWR_HAL_CORTEXM_STM32_F1 
    # package CYGPKG_HAL_CORTEXM_STM32_STM3210E_EVAL
    #     Requires:  CYGHWR_HAL_CORTEXM_STM32_F1 == "F103ZE" 
};

# F2 processor family selection
# This option specifies which member of the STM32F2 family is
# in use.
#
cdl_option CYGHWR_HAL_CORTEXM_STM32_F2 {
    # This option is not active
    # ActiveIf constraint:  CYGHWR_HAL_CORTEXM_STM32_FAMILY == "F2" 
    #     CYGHWR_HAL_CORTEXM_STM32_FAMILY == F1
    #   --> 0

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value F207IG
    # value_source default
    # Default value: F207IG
    # Legal values: "F205RB" "F205RC" "F205RE" "F205RF" "F205RG"
    #                                   "F205VB" "F205VC" "F205VE" "F205VF" "F205VG"
    #                                   "F205ZB" "F205ZC" "F205ZE" "F205ZF" "F205ZG"
    #                                   "F207VB" "F207VC" "F207VE" "F207VF" "F207VG"
    #                                   "F207ZB" "F207ZC" "F207ZE" "F207ZF" "F207ZG"
    #                                   "F207IB" "F207IC" "F207IE" "F207IF" "F207IG"
    #                                  
    # Requires:  CYGHWR_HAL_CORTEXM_STM32 == CYGHWR_HAL_CORTEXM_STM32_F2 
    #     CYGHWR_HAL_CORTEXM_STM32 == F103ZE
    #     CYGHWR_HAL_CORTEXM_STM32_F2 == 0
    #   --> 0

    # The following properties are affected by this value
    # option CYGHWR_HAL_CORTEXM_STM32
    #     DefaultValue:  (CYGHWR_HAL_CORTEXM_STM32_FAMILY == "F1") ? CYGHWR_HAL_CORTEXM_STM32_F1 :  (CYGHWR_HAL_CORTEXM_STM32_FAMILY == "F2") ? CYGHWR_HAL_CORTEXM_STM32_F2 :  CYGHWR_HAL_CORTEXM_STM32_F4 
    # option CYGHWR_HAL_CORTEXM_STM32_F2
    #     Requires:  CYGHWR_HAL_CORTEXM_STM32 == CYGHWR_HAL_CORTEXM_STM32_F2 
};

# F4 processor family selection
# This option specifies which member of the STM32F4 family is
# in use.
#
cdl_option CYGHWR_HAL_CORTEXM_STM32_F4 {
    # This option is not active
    # ActiveIf constraint:  CYGHWR_HAL_CORTEXM_STM32_FAMILY == "F4" 
    #     CYGHWR_HAL_CORTEXM_STM32_FAMILY == F1
    #   --> 0

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value F407IG
    # value_source default
    # Default value: F407IG
    # Legal values: "F405RG" "F405VG" "F405ZG"
    #                                   "F415RG" "F415VG" "F415ZG"
    #                                   "F407IG" "F407VG" "F407ZG"
    #                                   "F407IE" "F407VE" "F407ZE"
    #                                   "F417IG" "F417VG" "F417ZG"
    #                                   "F417IE" "F417VE" "F417ZE"
    #                                  
    # Requires:  CYGHWR_HAL_CORTEXM_STM32 == CYGHWR_HAL_CORTEXM_STM32_F4 
    #     CYGHWR_HAL_CORTEXM_STM32 == F103ZE
    #     CYGHWR_HAL_CORTEXM_STM32_F4 == 0
    #   --> 0

    # The following properties are affected by this value
    # option CYGHWR_HAL_CORTEXM_STM32
    #     DefaultValue:  (CYGHWR_HAL_CORTEXM_STM32_FAMILY == "F1") ? CYGHWR_HAL_CORTEXM_STM32_F1 :  (CYGHWR_HAL_CORTEXM_STM32_FAMILY == "F2") ? CYGHWR_HAL_CORTEXM_STM32_F2 :  CYGHWR_HAL_CORTEXM_STM32_F4 
    # option CYGHWR_HAL_CORTEXM_STM32_F4
    #     Requires:  CYGHWR_HAL_CORTEXM_STM32 == CYGHWR_HAL_CORTEXM_STM32_F4 
};

# <
# Part belongs to connectivity family
# Indicates that this part belongs to the connectivity
# family of devices. These have slightly different interrupt
# and GPIO layouts to the original STM32 F103 devices.
#
cdl_option CYGHWR_HAL_CORTEXM_STM32_CONNECTIVITY {
    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 0
    # value_source default
    # Default value:  (CYGHWR_HAL_CORTEXM_STM32 == "F105R8") || (CYGHWR_HAL_CORTEXM_STM32 == "F105V8") ||
    #                               (CYGHWR_HAL_CORTEXM_STM32 == "F105RB") || (CYGHWR_HAL_CORTEXM_STM32 == "F105VB") ||
    #                               (CYGHWR_HAL_CORTEXM_STM32 == "F105RC") || (CYGHWR_HAL_CORTEXM_STM32 == "F105VC") ||
    #                               (CYGHWR_HAL_CORTEXM_STM32 == "F107RB") || (CYGHWR_HAL_CORTEXM_STM32 == "F107VB") ||
    #                               (CYGHWR_HAL_CORTEXM_STM32 == "F107RC") || (CYGHWR_HAL_CORTEXM_STM32 == "F107VC") ||
    #                               (CYGHWR_HAL_CORTEXM_STM32_FAMILY == "F2") || (CYGHWR_HAL_CORTEXM_STM32_FAMILY == "F4")
    #                             
    #     CYGHWR_HAL_CORTEXM_STM32 == F103ZE
    #     CYGHWR_HAL_CORTEXM_STM32 == F103ZE
    #     CYGHWR_HAL_CORTEXM_STM32 == F103ZE
    #     CYGHWR_HAL_CORTEXM_STM32 == F103ZE
    #     CYGHWR_HAL_CORTEXM_STM32 == F103ZE
    #     CYGHWR_HAL_CORTEXM_STM32 == F103ZE
    #     CYGHWR_HAL_CORTEXM_STM32 == F103ZE
    #     CYGHWR_HAL_CORTEXM_STM32 == F103ZE
    #     CYGHWR_HAL_CORTEXM_STM32 == F103ZE
    #     CYGHWR_HAL_CORTEXM_STM32 == F103ZE
    #     CYGHWR_HAL_CORTEXM_STM32_FAMILY == F1
    #     CYGHWR_HAL_CORTEXM_STM32_FAMILY == F1
    #   --> 0

    # The following properties are affected by this value
    # option CYGHWR_HAL_CORTEXM_STM32_CLOCK_PLL_PREDIV
    #     Requires:  !CYGHWR_HAL_CORTEXM_STM32_CONNECTIVITY implies (CYGHWR_HAL_CORTEXM_STM32_CLOCK_PLL_PREDIV <= 2) 
    # option CYGHWR_HAL_STM32_SPI1_REMAP
    #     ActiveIf: CYGHWR_HAL_CORTEXM_STM32_CONNECTIVITY
    # option CYGHWR_HAL_STM32_SPI3_REMAP
    #     ActiveIf: CYGHWR_HAL_CORTEXM_STM32_CONNECTIVITY
};

# CPU priority levels
# This option defines the number of bits used to
# encode the exception priority levels that this
# variant of the Cortex-M CPU implements.
#
cdl_option CYGNUM_HAL_CORTEXM_PRIORITY_LEVEL_BITS {
    # Calculated value: 4
    # Flavor: data
    # Current_value: 4

    # The following properties are affected by this value
    # option CYGNUM_HAL_CORTEXM_PRIORITY_MAX
    #     Calculated: 1<<(8-CYGNUM_HAL_CORTEXM_PRIORITY_LEVEL_BITS)
};

# Clock setup calculations
#
cdl_component CYGHWR_HAL_CORTEXM_STM32_CLOCK {
    # There is no associated value.
};

# >
# PLL input source
# This sets whether the PLL will be driven by the external
# high-speed clock (HSE), or internal high-speed clock (HSI).
#
cdl_option CYGHWR_HAL_CORTEXM_STM32_CLOCK_PLL_SOURCE {
    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value HSE
    # value_source default
    # Default value: HSE
    # Legal values:  "HSI" "HSE" 

    # The following properties are affected by this value
    # option CYGHWR_HAL_CORTEXM_STM32_CLOCK_PLL_PREDIV
    #     Requires:  ((CYGHWR_HAL_CORTEXM_STM32_FAMILY=="F1") && (CYGHWR_HAL_CORTEXM_STM32_CLOCK_PLL_SOURCE == "HSI")) implies  (CYGHWR_HAL_CORTEXM_STM32_CLOCK_PLL_PREDIV == 2) 
};

# PLL pre-divider
# This option corresponds to the divider used before input to the PLL.
# On non-connectivity parts, you can only divide by 2 or 1. On other
# F1 parts, if using HSI as the clock source, then that is automatically
# divided by 2. If using HSE as the clock source, then this value corresponds
# to the PREDIV1 field of register RCC_CFGR2. On F2 and F4 parts, this value
# corresponds to the PLLM field of RCC_PLLCFGR.
#
cdl_option CYGHWR_HAL_CORTEXM_STM32_CLOCK_PLL_PREDIV {
    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value 1
    # value_source default
    # Default value: 1
    # Legal values: 1 to 63
    # Requires:  !CYGHWR_HAL_CORTEXM_STM32_CONNECTIVITY implies (CYGHWR_HAL_CORTEXM_STM32_CLOCK_PLL_PREDIV <= 2) 
    #     CYGHWR_HAL_CORTEXM_STM32_CONNECTIVITY == 0
    #     CYGHWR_HAL_CORTEXM_STM32_CLOCK_PLL_PREDIV == 1
    #   --> 1
    # Requires:  (CYGHWR_HAL_CORTEXM_STM32_FAMILY=="F1") implies (CYGHWR_HAL_CORTEXM_STM32_CLOCK_PLL_PREDIV <= 16) 
    #     CYGHWR_HAL_CORTEXM_STM32_FAMILY == F1
    #     CYGHWR_HAL_CORTEXM_STM32_CLOCK_PLL_PREDIV == 1
    #   --> 1
    # Requires:  ((CYGHWR_HAL_CORTEXM_STM32_FAMILY=="F1") && (CYGHWR_HAL_CORTEXM_STM32_CLOCK_PLL_SOURCE == "HSI")) implies  (CYGHWR_HAL_CORTEXM_STM32_CLOCK_PLL_PREDIV == 2) 
    #     CYGHWR_HAL_CORTEXM_STM32_FAMILY == F1
    #     CYGHWR_HAL_CORTEXM_STM32_CLOCK_PLL_SOURCE == HSE
    #     CYGHWR_HAL_CORTEXM_STM32_CLOCK_PLL_PREDIV == 1
    #   --> 1
    # Requires:  ((CYGHWR_HAL_CORTEXM_STM32_FAMILY=="F2") || (CYGHWR_HAL_CORTEXM_STM32_FAMILY=="F4")) implies (CYGHWR_HAL_CORTEXM_STM32_CLOCK_PLL_PREDIV >= 2) 
    #     CYGHWR_HAL_CORTEXM_STM32_FAMILY == F1
    #     CYGHWR_HAL_CORTEXM_STM32_FAMILY == F1
    #     CYGHWR_HAL_CORTEXM_STM32_CLOCK_PLL_PREDIV == 1
    #   --> 1

    # The following properties are affected by this value
    # option CYGHWR_HAL_CORTEXM_STM32_CLOCK_PLL_PREDIV
    #     Requires:  !CYGHWR_HAL_CORTEXM_STM32_CONNECTIVITY implies (CYGHWR_HAL_CORTEXM_STM32_CLOCK_PLL_PREDIV <= 2) 
    # option CYGHWR_HAL_CORTEXM_STM32_CLOCK_PLL_PREDIV
    #     Requires:  (CYGHWR_HAL_CORTEXM_STM32_FAMILY=="F1") implies (CYGHWR_HAL_CORTEXM_STM32_CLOCK_PLL_PREDIV <= 16) 
    # option CYGHWR_HAL_CORTEXM_STM32_CLOCK_PLL_PREDIV
    #     Requires:  ((CYGHWR_HAL_CORTEXM_STM32_FAMILY=="F1") && (CYGHWR_HAL_CORTEXM_STM32_CLOCK_PLL_SOURCE == "HSI")) implies  (CYGHWR_HAL_CORTEXM_STM32_CLOCK_PLL_PREDIV == 2) 
    # option CYGHWR_HAL_CORTEXM_STM32_CLOCK_PLL_PREDIV
    #     Requires:  ((CYGHWR_HAL_CORTEXM_STM32_FAMILY=="F2") || (CYGHWR_HAL_CORTEXM_STM32_FAMILY=="F4")) implies (CYGHWR_HAL_CORTEXM_STM32_CLOCK_PLL_PREDIV >= 2) 
};

# PLL multiplier
# This value is used to multiply up the PLL input. On the F1 it corresponds
# to the PLLMUL field of RCC_CFGR. On the F2 and F4 it corresponds to the PLLN
# field of RCC_PLLCFGR.
#
cdl_option CYGHWR_HAL_CORTEXM_STM32_CLOCK_PLL_MUL {
    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value 9
    # value_source default
    # Default value: 9
    # Legal values: 2 to 432
    # Requires:  (CYGHWR_HAL_CORTEXM_STM32_FAMILY=="F1") implies (CYGHWR_HAL_CORTEXM_STM32_CLOCK_PLL_MUL <= 16) 
    #     CYGHWR_HAL_CORTEXM_STM32_FAMILY == F1
    #     CYGHWR_HAL_CORTEXM_STM32_CLOCK_PLL_MUL == 9
    #   --> 1
    # Requires:  ((CYGHWR_HAL_CORTEXM_STM32_FAMILY=="F2") || (CYGHWR_HAL_CORTEXM_STM32_FAMILY=="F4")) implies (CYGHWR_HAL_CORTEXM_STM32_CLOCK_PLL_MUL <= 432) 
    #     CYGHWR_HAL_CORTEXM_STM32_FAMILY == F1
    #     CYGHWR_HAL_CORTEXM_STM32_FAMILY == F1
    #     CYGHWR_HAL_CORTEXM_STM32_CLOCK_PLL_MUL == 9
    #   --> 1

    # The following properties are affected by this value
    # option CYGHWR_HAL_CORTEXM_STM32_CLOCK_PLL_MUL
    #     Requires:  (CYGHWR_HAL_CORTEXM_STM32_FAMILY=="F1") implies (CYGHWR_HAL_CORTEXM_STM32_CLOCK_PLL_MUL <= 16) 
    # option CYGHWR_HAL_CORTEXM_STM32_CLOCK_PLL_MUL
    #     Requires:  ((CYGHWR_HAL_CORTEXM_STM32_FAMILY=="F2") || (CYGHWR_HAL_CORTEXM_STM32_FAMILY=="F4")) implies (CYGHWR_HAL_CORTEXM_STM32_CLOCK_PLL_MUL <= 432) 
};

# SYSCLK divider
# This value is used to divide down the PLL output for use as
# the SYSCLK clock. This corresponds to the PLLP field of
# RCC_PLLCFGR
#
cdl_option CYGHWR_HAL_CORTEXM_STM32_CLOCK_SYSCLK_DIV {
    # This option is not active
    # ActiveIf constraint:  ((CYGHWR_HAL_CORTEXM_STM32_FAMILY=="F2") || (CYGHWR_HAL_CORTEXM_STM32_FAMILY=="F4")) 
    #     CYGHWR_HAL_CORTEXM_STM32_FAMILY == F1
    #     CYGHWR_HAL_CORTEXM_STM32_FAMILY == F1
    #   --> 0

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value 4
    # value_source default
    # Default value: 4
    # Legal values:  2 4 6 8 
};

# HCLK divider
# Divider for AHB
#
cdl_option CYGHWR_HAL_CORTEXM_STM32_CLOCK_HCLK_DIV {
    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value 1
    # value_source default
    # Default value: 1
    # Legal values:  1 2 4 8 16 64 128 256 512 
};

# PCLK1 divider
# Divider for APB1
#
cdl_option CYGHWR_HAL_CORTEXM_STM32_CLOCK_PCLK1_DIV {
    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value 2
    # value_source default
    # Default value: 2
    # Legal values:  1 2 4 8 16 
};

# PCLK2 divider
# Divider for APB2
#
cdl_option CYGHWR_HAL_CORTEXM_STM32_CLOCK_PCLK2_DIV {
    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value 1
    # value_source default
    # Default value: 1
    # Legal values:  1 2 4 8 16 
};

# PLLQ divider
# This PLL divider is used in the F2 and F4 families to divide down the
# PLL output clock (VCO clock) for use by the USB OTG FS, SDIO
# and RNG peripherals. USB OTG FS requires a 48MHz clock and
# other peripherals require a clock no greater than 48MHz.
#
cdl_option CYGHWR_HAL_CORTEXM_STM32_CLOCK_PLLQ_DIV {
    # This option is not active
    # ActiveIf constraint:  ((CYGHWR_HAL_CORTEXM_STM32_FAMILY=="F2") || (CYGHWR_HAL_CORTEXM_STM32_FAMILY=="F4")) 
    #     CYGHWR_HAL_CORTEXM_STM32_FAMILY == F1
    #     CYGHWR_HAL_CORTEXM_STM32_FAMILY == F1
    #   --> 0

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value 10
    # value_source default
    # Default value: 10
    # Legal values: 4 to 15
};

# <
# Clock interrupt ISR priority
# Set clock ISR priority to lowest priority.
#
cdl_option CYGNUM_HAL_KERNEL_COUNTERS_CLOCK_ISR_DEFAULT_PRIORITY {
    # Calculated value: 0xE0
    # Flavor: data
    # Current_value: 0x000000E0

    # The following properties are affected by this value
    # option CYGNUM_KERNEL_COUNTERS_CLOCK_ISR_PRIORITY
    #     DefaultValue:  is_loaded(CYGNUM_HAL_KERNEL_COUNTERS_CLOCK_ISR_DEFAULT_PRIORITY) ?
    #      	                      CYGNUM_HAL_KERNEL_COUNTERS_CLOCK_ISR_DEFAULT_PRIORITY : 1 
    # option CYGNUM_KERNEL_COUNTERS_CLOCK_ISR_PRIORITY
    #     DefaultValue:  is_loaded(CYGNUM_HAL_KERNEL_COUNTERS_CLOCK_ISR_DEFAULT_PRIORITY) ?
    #      	                      CYGNUM_HAL_KERNEL_COUNTERS_CLOCK_ISR_DEFAULT_PRIORITY : 1 
};

# Real-time clock constants
#
cdl_component CYGNUM_HAL_RTC_CONSTANTS {
    # There is no associated value.
};

# >
# Real-time clock numerator
#
cdl_option CYGNUM_HAL_RTC_NUMERATOR {
    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value 1000000000
    # value_source default
    # Default value: 1000000000
};

# Real-time clock denominator
#
cdl_option CYGNUM_HAL_RTC_DENOMINATOR {
    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value 100
    # value_source default
    # Default value: 100

    # The following properties are affected by this value
    # option CYGNUM_HAL_RTC_PERIOD
    #     DefaultValue: 1000000 / CYGNUM_HAL_RTC_DENOMINATOR
};

# Real-time clock period
# The period defined here is something of a fake, it is expressed
# in terms of a notional 1MHz clock. The value actually installed
# in the hardware is calculated from the current settings of the
# clock generation hardware.
#
cdl_option CYGNUM_HAL_RTC_PERIOD {
    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value 10000
    # value_source default
    # Default value: 1000000 / CYGNUM_HAL_RTC_DENOMINATOR
    #     CYGNUM_HAL_RTC_DENOMINATOR == 100
    #   --> 10000
};

# <
# Platform has UART0 serial port
# The platform has a socket on UART0.
#
cdl_interface CYGINT_HAL_STM32_UART0 {
    # Implemented by CYGPKG_HAL_CORTEXM_STM32_STM3210E_EVAL, active, enabled
    # This value cannot be modified here.
    # Flavor: data
    # Current_value: 1

    # The following properties are affected by this value
    # component CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL0
    #     DefaultValue: CYGINT_HAL_STM32_UART0>0
};

# Platform has UART1 serial port
# The platform has a socket on UART1.
#
cdl_interface CYGINT_HAL_STM32_UART1 {
    # Implemented by CYGPKG_HAL_CORTEXM_STM32_STM3210E_EVAL, active, enabled
    # This value cannot be modified here.
    # Flavor: data
    # Current_value: 1

    # The following properties are affected by this value
    # component CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL1
    #     DefaultValue: CYGINT_HAL_STM32_UART1>0
};

# Platform has UART2 serial port
# The platform has a socket on UART2.
#
cdl_interface CYGINT_HAL_STM32_UART2 {
    # No options implement this inferface
    # This value cannot be modified here.
    # Flavor: data
    # Current_value: 0

    # The following properties are affected by this value
    # component CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL2
    #     DefaultValue: CYGINT_HAL_STM32_UART2>0
};

# Platform has UART3 serial port
# The platform has a socket on UART3.
#
cdl_interface CYGINT_HAL_STM32_UART3 {
    # No options implement this inferface
    # This value cannot be modified here.
    # Flavor: data
    # Current_value: 0

    # The following properties are affected by this value
    # component CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL3
    #     DefaultValue: CYGINT_HAL_STM32_UART3>0
};

# Platform has UART4 serial port
# The platform has a socket on UART4.
#
cdl_interface CYGINT_HAL_STM32_UART4 {
    # No options implement this inferface
    # This value cannot be modified here.
    # Flavor: data
    # Current_value: 0

    # The following properties are affected by this value
    # component CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL4
    #     DefaultValue: CYGINT_HAL_STM32_UART4>0
};

# Platform has UART5 serial port
# The platform has a socket on UART5.
#
cdl_interface CYGINT_HAL_STM32_UART5 {
    # No options implement this inferface
    # This value cannot be modified here.
    # Flavor: data
    # Current_value: 0

    # The following properties are affected by this value
    # component CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL5
    #     DefaultValue: CYGINT_HAL_STM32_UART5>0
};

# Remap UART0 (USART1) pins
# Remap UART0 (USART1) to alternate set of pins.
# This will usually be set by the platform
# HAL to reflect the configuration of the hardware.
#
cdl_option CYGHWR_HAL_STM32_UART0_REMAP {
    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 0
    # value_source default
    # Default value: 0
};

# Remap UART1 (USART2) pins
# Remap UART1 (USART2) to alternate set of pins.
# This will usually be set by the platform
# HAL to reflect the configuration of the hardware.
#
cdl_option CYGHWR_HAL_STM32_UART1_REMAP {
    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 0
    # value_source default
    # Default value: 0
};

# Remap UART2 (USART3) pins
# Remap UART2 (USART3) to alternate set of pins.
# This will usually be set by the platform
# HAL to reflect the configuration of the hardware.
#
cdl_option CYGHWR_HAL_STM32_UART2_REMAP {
    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value NONE
    # value_source default
    # Default value: NONE
    # Legal values:  "NONE" "PARTIAL" "FULL" 
};

# Remap I2C bus 1 pins
# Remap I2C bus 1 to alternate set of pins.
# This will usually be set by the platform
# HAL to reflect the configuration of the hardware.
#
cdl_option CYGHWR_HAL_STM32_I2C1_REMAP {
    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 0
    # value_source default
    # Default value: 0
};

# Remap SPI bus 1 pins
# Remap SPI bus 1 to alternate set of pins.
# This will usually be set by the platform
# HAL to reflect the configuration of the hardware.
#
cdl_option CYGHWR_HAL_STM32_SPI1_REMAP {
    # This option is not active
    # ActiveIf constraint: CYGHWR_HAL_CORTEXM_STM32_CONNECTIVITY
    #     CYGHWR_HAL_CORTEXM_STM32_CONNECTIVITY == 0
    #   --> 0

    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 0
    # value_source default
    # Default value: 0
};

# Remap SPI bus 3 pins
# Remap SPI bus 3 to alternate set of pins.
# This will usually be set by the platform
# HAL to reflect the configuration of the hardware.
# This option is only available on connectivity line
# devices.
#
cdl_option CYGHWR_HAL_STM32_SPI3_REMAP {
    # This option is not active
    # ActiveIf constraint: CYGHWR_HAL_CORTEXM_STM32_CONNECTIVITY
    #     CYGHWR_HAL_CORTEXM_STM32_CONNECTIVITY == 0
    #   --> 0

    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 0
    # value_source default
    # Default value: 0
};

# Use TIM2 for gprof profiling
# The STM32 variant HAL can provide support for gprof-based
# profiling. This uses timer TIM2 to generate regular interrupts,
# and the interrupt handler records the PC at the time of the
# interrupt. Disable this option if you wish to provide
# an alternative profiling timer implementation.
#
cdl_option CYGFUN_HAL_CORTEXM_STM32_PROFILE_TIMER {
    # This option is not active
    # ActiveIf constraint: CYGPKG_PROFILE_GPROF
    #     CYGPKG_PROFILE_GPROF (unknown) == 0
    #   --> 0

    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 1
    # value_source default
    # Default value: 1
};

# Build options
# Package specific build options including control over
# compiler flags used only in building this package.
#
cdl_component CYGPKG_HAL_CORTEXM_STM32_OPTIONS {
    # There is no associated value.
};

# >
# Additional compiler flags
# This option modifies the set of compiler flags for
# building the STM32 variant HAL package. These flags are used
# in addition to the set of global flags.
#
cdl_option CYGPKG_HAL_CORTEXM_STM32_CFLAGS_ADD {
    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value ""
    # value_source default
    # Default value: ""
};

# Suppressed compiler flags
# This option modifies the set of compiler flags for
# building the STM32 variant HAL package. These flags are removed from
# the set of global flags if present.
#
cdl_option CYGPKG_HAL_CORTEXM_STM32_CFLAGS_REMOVE {
    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value ""
    # value_source default
    # Default value: ""
};

# <
# STM32 tests
# This option specifies the set of tests for the STM32 HAL.
#
cdl_option CYGPKG_HAL_CORTEXM_STM32_TESTS {
    # ActiveIf constraint: CYGPKG_KERNEL
    #     CYGPKG_KERNEL == current
    #   --> 1

    # Calculated value:  "tests/timers" 
    # Flavor: data
    # Current_value: tests/timers
};

# ST STM3210E EVAL Development Board HAL
# The STM3210E EVAL HAL package provides the support needed to run
# eCos on the ST STM3210E EVAL board.
#
cdl_package CYGPKG_HAL_CORTEXM_STM32_STM3210E_EVAL {
    # Packages cannot be added or removed, nor can their version be changed,
    # simply by editing their value. Instead the appropriate configuration
    # should be used to perform these actions.

    # This value cannot be modified here.
    # Flavor: booldata
    # Current value: 1 current
    # Requires:  CYGHWR_HAL_CORTEXM_STM32_FAMILY == "F1" 
    #     CYGHWR_HAL_CORTEXM_STM32_FAMILY == F1
    #   --> 1
    # Requires:  CYGHWR_HAL_CORTEXM_STM32_F1 == "F103ZE" 
    #     CYGHWR_HAL_CORTEXM_STM32_F1 == F103ZE
    #   --> 1
};

# >
# Startup type
# When targetting the ST STM3210E EVAL board it is possible to
# build the system for either RAM bootstrap or ROM bootstrap.
# Select 'RAM' when building programs to load into RAM using onboard
# debug software such as RedBoot or eCos GDB stubs.  Select 'ROM'
# when building a stand-alone application which will be put
# into ROM. The 'JTAG' type allows programs to be downloaded using a
# JTAG debugger such as a BDI3000 or PEEDI. The 'SRAM' type allows
# programs to be downloaded via a JTAG debugger into on-chip SRAM.
#
cdl_component CYG_HAL_STARTUP {
    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value RAM
    # value_source default
    # Default value: RAM
    # Legal values: "RAM" "SRAM" "ROM" "JTAG"

    # The following properties are affected by this value
    # component CYGHWR_MEMORY_LAYOUT
    #     Calculated:  (CYG_HAL_STARTUP == "RAM" ) ? 
    #                             (CYGMEM_HAL_CORTEXM_STM32_STM3210E_EXTRA_BASE_RAM ?
    #                             "cortexm_stm3210e_eval_extrabaseram" : "cortexm_stm3210e_eval_ram")      :
    #                             (CYG_HAL_STARTUP == "SRAM") ? "cortexm_stm3210e_eval_sram"     :
    #                             (CYG_HAL_STARTUP == "ROM" ) ? "cortexm_stm3210e_eval_rom"      :
    #                             (CYG_HAL_STARTUP == "JTAG") ? "cortexm_stm3210e_eval_jtag"     :
    #                                                           "undefined" 
    # component CYGHWR_MEMORY_LAYOUT
    #     Calculated:  (CYG_HAL_STARTUP == "RAM" ) ? 
    #                             (CYGMEM_HAL_CORTEXM_STM32_STM3210E_EXTRA_BASE_RAM ?
    #                             "cortexm_stm3210e_eval_extrabaseram" : "cortexm_stm3210e_eval_ram")      :
    #                             (CYG_HAL_STARTUP == "SRAM") ? "cortexm_stm3210e_eval_sram"     :
    #                             (CYG_HAL_STARTUP == "ROM" ) ? "cortexm_stm3210e_eval_rom"      :
    #                             (CYG_HAL_STARTUP == "JTAG") ? "cortexm_stm3210e_eval_jtag"     :
    #                                                           "undefined" 
    # component CYGHWR_MEMORY_LAYOUT
    #     Calculated:  (CYG_HAL_STARTUP == "RAM" ) ? 
    #                             (CYGMEM_HAL_CORTEXM_STM32_STM3210E_EXTRA_BASE_RAM ?
    #                             "cortexm_stm3210e_eval_extrabaseram" : "cortexm_stm3210e_eval_ram")      :
    #                             (CYG_HAL_STARTUP == "SRAM") ? "cortexm_stm3210e_eval_sram"     :
    #                             (CYG_HAL_STARTUP == "ROM" ) ? "cortexm_stm3210e_eval_rom"      :
    #                             (CYG_HAL_STARTUP == "JTAG") ? "cortexm_stm3210e_eval_jtag"     :
    #                                                           "undefined" 
    # component CYGHWR_MEMORY_LAYOUT
    #     Calculated:  (CYG_HAL_STARTUP == "RAM" ) ? 
    #                             (CYGMEM_HAL_CORTEXM_STM32_STM3210E_EXTRA_BASE_RAM ?
    #                             "cortexm_stm3210e_eval_extrabaseram" : "cortexm_stm3210e_eval_ram")      :
    #                             (CYG_HAL_STARTUP == "SRAM") ? "cortexm_stm3210e_eval_sram"     :
    #                             (CYG_HAL_STARTUP == "ROM" ) ? "cortexm_stm3210e_eval_rom"      :
    #                             (CYG_HAL_STARTUP == "JTAG") ? "cortexm_stm3210e_eval_jtag"     :
    #                                                           "undefined" 
    # option CYGMEM_HAL_CORTEXM_STM32_STM3210E_EXTRA_BASE_RAM
    #     ActiveIf: CYG_HAL_STARTUP == "RAM"
    # option CYGSEM_HAL_ROM_MONITOR
    #     Requires:  CYG_HAL_STARTUP == "ROM" || CYG_HAL_STARTUP == "JTAG" 
    # option CYGSEM_HAL_ROM_MONITOR
    #     Requires:  CYG_HAL_STARTUP == "ROM" || CYG_HAL_STARTUP == "JTAG" 
    # option CYGSEM_HAL_USE_ROM_MONITOR
    #     DefaultValue:  CYG_HAL_STARTUP == "RAM" ? "GDB_stubs" : 0 
    # option CYGSEM_HAL_USE_ROM_MONITOR
    #     Requires:  CYG_HAL_STARTUP == "RAM" 
    # component CYGBLD_HAL_CORTEXM_STM3210E_EVAL_GDB_STUBS
    #     Requires:  CYG_HAL_STARTUP == "ROM" 
    # option CYGSEM_HAL_INSTALL_MMU_TABLES
    #     DefaultValue:  CYG_HAL_STARTUP != "RAM" 
    # component CYGDBG_HAL_DIAG_TO_DEBUG_CHAN
    #     DefaultValue:  (CYGDBG_HAL_DEBUG_GDB_INCLUDE_STUBS  || CYG_HAL_STARTUP == "RAM") ? 1 : 0
    # option CYGSEM_HAL_VIRTUAL_VECTOR_INIT_WHOLE_TABLE
    #     DefaultValue:  CYG_HAL_STARTUP != "RAM" || !CYGSEM_HAL_USE_ROM_MONITOR 
};

# Memory layout
#
cdl_component CYGHWR_MEMORY_LAYOUT {
    # Calculated value:  (CYG_HAL_STARTUP == "RAM" ) ? 
    #                             (CYGMEM_HAL_CORTEXM_STM32_STM3210E_EXTRA_BASE_RAM ?
    #                             "cortexm_stm3210e_eval_extrabaseram" : "cortexm_stm3210e_eval_ram")      :
    #                             (CYG_HAL_STARTUP == "SRAM") ? "cortexm_stm3210e_eval_sram"     :
    #                             (CYG_HAL_STARTUP == "ROM" ) ? "cortexm_stm3210e_eval_rom"      :
    #                             (CYG_HAL_STARTUP == "JTAG") ? "cortexm_stm3210e_eval_jtag"     :
    #                                                           "undefined" 
    #     CYG_HAL_STARTUP == RAM
    #     CYGMEM_HAL_CORTEXM_STM32_STM3210E_EXTRA_BASE_RAM == 0
    #     CYG_HAL_STARTUP == RAM
    #     CYG_HAL_STARTUP == RAM
    #     CYG_HAL_STARTUP == RAM
    # Flavor: data
    # Current_value: cortexm_stm3210e_eval_ram

    # The following properties are affected by this value
    # option CYGHWR_MEMORY_LAYOUT_LDI
    #     Calculated:  "<pkgconf/mlt_" . CYGHWR_MEMORY_LAYOUT . ".ldi>" 
    # option CYGHWR_MEMORY_LAYOUT_H
    #     Calculated:  "<pkgconf/mlt_" . CYGHWR_MEMORY_LAYOUT . ".h>" 
};

# >
# Additional reserved space at base of RAM
# If you are using a RedBoot with additional components enabled,
# such as networking, RedBoot may be occupying additional RAM.
# In such cases, an eCos application loaded by RedBoot must
# reserve additional space at the base of RAM to accommodate
# RedBoot's extra RAM requirements. This option, specified in
# bytes, allows the amount of extra reserved space to be
# increased beyond the default.
#
cdl_option CYGMEM_HAL_CORTEXM_STM32_STM3210E_EXTRA_BASE_RAM {
    # ActiveIf constraint: CYG_HAL_STARTUP == "RAM"
    #     CYG_HAL_STARTUP == RAM
    #   --> 1

    # Flavor: booldata
    # No user value, uncomment the following line to provide one.
    # user_value 0 0
    # value_source default
    # Default value: 0 0
    # Legal values: 0 to 0x80000

    # The following properties are affected by this value
    # component CYGHWR_MEMORY_LAYOUT
    #     Calculated:  (CYG_HAL_STARTUP == "RAM" ) ? 
    #                             (CYGMEM_HAL_CORTEXM_STM32_STM3210E_EXTRA_BASE_RAM ?
    #                             "cortexm_stm3210e_eval_extrabaseram" : "cortexm_stm3210e_eval_ram")      :
    #                             (CYG_HAL_STARTUP == "SRAM") ? "cortexm_stm3210e_eval_sram"     :
    #                             (CYG_HAL_STARTUP == "ROM" ) ? "cortexm_stm3210e_eval_rom"      :
    #                             (CYG_HAL_STARTUP == "JTAG") ? "cortexm_stm3210e_eval_jtag"     :
    #                                                           "undefined" 
};

# Memory layout linker script fragment
#
cdl_option CYGHWR_MEMORY_LAYOUT_LDI {
    # Calculated value:  "<pkgconf/mlt_" . CYGHWR_MEMORY_LAYOUT . ".ldi>" 
    #     CYGHWR_MEMORY_LAYOUT == cortexm_stm3210e_eval_ram
    # Flavor: data
    # Current_value: <pkgconf/mlt_cortexm_stm3210e_eval_ram.ldi>
};

# Memory layout header file
#
cdl_option CYGHWR_MEMORY_LAYOUT_H {
    # Calculated value:  "<pkgconf/mlt_" . CYGHWR_MEMORY_LAYOUT . ".h>" 
    #     CYGHWR_MEMORY_LAYOUT == cortexm_stm3210e_eval_ram
    # Flavor: data
    # Current_value: <pkgconf/mlt_cortexm_stm3210e_eval_ram.h>
};

# <
# Input Clock frequency
# Main clock input.
#
cdl_option CYGARC_HAL_CORTEXM_STM32_INPUT_CLOCK {
    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value 8000000
    # value_source default
    # Default value: 8000000
    # Legal values: 0 to 1000000000
};

# Number of communication channels on the board
#
cdl_option CYGNUM_HAL_VIRTUAL_VECTOR_COMM_CHANNELS {
    # Calculated value: 2
    # Flavor: data
    # Current_value: 2

    # The following properties are affected by this value
    # option CYGNUM_HAL_VIRTUAL_VECTOR_DEBUG_CHANNEL
    #     LegalValues: 0 to CYGNUM_HAL_VIRTUAL_VECTOR_COMM_CHANNELS-1
    # option CYGNUM_HAL_VIRTUAL_VECTOR_CONSOLE_CHANNEL
    #     LegalValues: 0 to CYGNUM_HAL_VIRTUAL_VECTOR_COMM_CHANNELS-1
};

# Debug serial port
# The ST STM3210E EVAL board has two serial ports. This option
# chooses which port will be used to connect to a host
# running GDB.
#
cdl_option CYGNUM_HAL_VIRTUAL_VECTOR_DEBUG_CHANNEL {
    # This option is not active
    # ActiveIf constraint: CYGPRI_HAL_VIRTUAL_VECTOR_DEBUG_CHANNEL_CONFIGURABLE
    #     CYGPRI_HAL_VIRTUAL_VECTOR_DEBUG_CHANNEL_CONFIGURABLE == 0
    #   --> 0

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value 0
    # value_source default
    # Default value: 0
    # Legal values: 0 to CYGNUM_HAL_VIRTUAL_VECTOR_COMM_CHANNELS-1
    #     CYGNUM_HAL_VIRTUAL_VECTOR_COMM_CHANNELS == 2
};

# Diagnostic serial port
# The ST STM3210E EVAL has two serial ports. This option
# chooses which port will be used for diagnostic output.
#
cdl_option CYGNUM_HAL_VIRTUAL_VECTOR_CONSOLE_CHANNEL {
    # This option is not active
    # ActiveIf constraint: CYGPRI_HAL_VIRTUAL_VECTOR_CONSOLE_CHANNEL_CONFIGURABLE
    #     CYGPRI_HAL_VIRTUAL_VECTOR_CONSOLE_CHANNEL_CONFIGURABLE == 0
    #   --> 0

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value 0
    # value_source default
    # Default value: 0
    # Legal values: 0 to CYGNUM_HAL_VIRTUAL_VECTOR_COMM_CHANNELS-1
    #     CYGNUM_HAL_VIRTUAL_VECTOR_COMM_CHANNELS == 2
};

# Console serial port baud rate
# This option controls the default baud rate used for the
# console connection.
# RedBoot usess polling to transfer data over this port and
# might not be able to keep up with baud rates above the
# default, particularly when doing XYZmodem downloads. The
# interrupt-driven device driver is able to handle these
# baud rates, so any high speed application transfers should
# use that instead.
# Note: this should match the value chosen for the GDB port if the
# diagnostic and GDB port are the same.
#
cdl_option CYGNUM_HAL_VIRTUAL_VECTOR_CONSOLE_CHANNEL_BAUD {
    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value 38400
    # value_source default
    # Default value: 38400
    # Legal values: 9600 19200 38400 57600 115200

    # The following properties are affected by this value
    # option CYGNUM_IO_SERIAL_CORTEXM_STM32_SERIAL0_BAUD
    #     DefaultValue:  CYGNUM_HAL_VIRTUAL_VECTOR_CONSOLE_CHANNEL_BAUD 
    # option CYGNUM_IO_SERIAL_CORTEXM_STM32_SERIAL1_BAUD
    #     DefaultValue: CYGNUM_HAL_VIRTUAL_VECTOR_CONSOLE_CHANNEL_BAUD
    # option CYGNUM_IO_SERIAL_CORTEXM_STM32_SERIAL2_BAUD
    #     DefaultValue: CYGNUM_HAL_VIRTUAL_VECTOR_CONSOLE_CHANNEL_BAUD
    # option CYGNUM_IO_SERIAL_CORTEXM_STM32_SERIAL3_BAUD
    #     DefaultValue: CYGNUM_HAL_VIRTUAL_VECTOR_CONSOLE_CHANNEL_BAUD
    # option CYGNUM_IO_SERIAL_CORTEXM_STM32_SERIAL4_BAUD
    #     DefaultValue: CYGNUM_HAL_VIRTUAL_VECTOR_CONSOLE_CHANNEL_BAUD
    # option CYGNUM_IO_SERIAL_CORTEXM_STM32_SERIAL5_BAUD
    #     DefaultValue: CYGNUM_HAL_VIRTUAL_VECTOR_CONSOLE_CHANNEL_BAUD
};

# GDB serial port baud rate
# This option controls the default baud rate used for the
# GDB connection.
# RedBoot usess polling to transfer data over this port and
# might not be able to keep up with baud rates above the
# default, particularly when doing XYZmodem downloads. The
# interrupt-driven device driver is able to handle these
# baud rates, so any high speed application transfers should
# use that instead.
# Note: this should match the value chosen for the console port if the
# console and GDB port are the same.
#
cdl_option CYGNUM_HAL_VIRTUAL_VECTOR_DEBUG_CHANNEL_BAUD {
    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value 38400
    # value_source default
    # Default value: 38400
    # Legal values: 9600 19200 38400 57600 115200
};

# stm3210e HAL build options
# Package specific build options including control over
# compiler flags used only in building this HAL.
#
cdl_component CYGPKG_HAL_CORTEXM_STM32_STM3210E_EVAL_OPTIONS {
    # There is no associated value.
};

# >
# Additional compiler flags
# This option modifies the set of compiler flags
# for building this HAL. These flags are used
# in addition to the set of global flags.
#
cdl_option CYGPKG_HAL_CORTEXM_STM32_STM3210E_EVAL_CFLAGS_ADD {
    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value -Werror
    # value_source default
    # Default value: -Werror
};

# Suppressed compiler flags
# This option modifies the set of compiler flags
# for building this HAL. These flags are
# removed from the set of global flags if
# present.
#
cdl_option CYGPKG_HAL_CORTEXM_STM32_STM3210E_EVAL_CFLAGS_REMOVE {
    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value ""
    # value_source default
    # Default value: ""
};

# <
# Create StubROM SREC and binary files
# This component causes the ELF image generated by the
# build process to be converted to S-Record and binary
# files.
#
cdl_component CYGBLD_HAL_CORTEXM_STM3210E_EVAL_GDB_STUBS {
    # This option is not active
    # ActiveIf constraint: CYGBLD_BUILD_COMMON_GDB_STUBS
    #     CYGBLD_BUILD_COMMON_GDB_STUBS == 0
    #   --> 0

    # Calculated value: 1
    # Flavor: bool
    # Current value: 1
    # Requires:  CYG_HAL_STARTUP == "ROM" 
    #     CYG_HAL_STARTUP == RAM
    #   --> 0
};

# <
# <
# <
# <
# I/O sub-system
# doc: ref/io.html
# The eCos system is supplied with a number of different
# device drivers.  This option enables the basic I/O system
# support which is the basis for all drivers.
#
cdl_package CYGPKG_IO {
    # Packages cannot be added or removed, nor can their version be changed,
    # simply by editing their value. Instead the appropriate configuration
    # should be used to perform these actions.

    # This value cannot be modified here.
    # Flavor: booldata
    # Current value: 1 current
    # Requires: CYGPKG_ERROR
    #     CYGPKG_ERROR == current
    #   --> 1

    # The following properties are affected by this value
    # option CYGGLO_IO_USB_SLAVE_PROVIDE_DEVTAB_ENTRIES
    #     Requires: CYGPKG_IO
    # option CYGGLO_IO_USB_SLAVE_PROVIDE_DEVTAB_ENTRIES
    #     DefaultValue: CYGPKG_IO
    # package CYGPKG_IO_SERIAL
    #     ActiveIf: CYGPKG_IO
};

# >
# Debug I/O sub-system
# This option enables verbose messages to be displayed on the
# system 'diag' device during I/O system initialization.
#
cdl_option CYGDBG_IO_INIT {
    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 0
    # value_source default
    # Default value: 0
};

# Basic support for file based I/O
# This option control support for simple file I/O primitives. It is only
# present if the FILEIO package is not included.
#
cdl_component CYGPKG_IO_FILE_SUPPORT {
    # ActiveIf constraint: !CYGPKG_IO_FILEIO
    #     CYGPKG_IO_FILEIO (unknown) == 0
    #   --> 1

    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 1
    # value_source default
    # Default value: 1
};

# >
# Number of open files
# This option controls the number of open files.
#
cdl_option CYGPKG_IO_NFILE {
    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value 16
    # value_source default
    # Default value: 16
};

# <
# USB Support
#
cdl_package CYGPKG_IO_USB {
    # Packages cannot be added or removed, nor can their version be changed,
    # simply by editing their value. Instead the appropriate configuration
    # should be used to perform these actions.

    # This value cannot be modified here.
    # Flavor: booldata
    # Current value: 1 current

    # The following properties are affected by this value
    # package CYGPKG_DEVS_USB_CORTEXM_STM32
    #     ActiveIf: CYGPKG_IO_USB
};

# >
# Availability of USB host-side hardware
#
cdl_interface CYGHWR_IO_USB_HOST {
    # No options implement this inferface
    # This value cannot be modified here.
    # Flavor: data
    # Current_value: 0
};

# Availability of USB slave-side hardware
#
cdl_interface CYGHWR_IO_USB_SLAVE {
    # Implemented by CYGFUN_DEVS_USB_CORTEXM_STM32_PHY_CTRLEP0, inactive, disabled
    # This value cannot be modified here.
    # Flavor: data
    # Current_value: 0

    # The following properties are affected by this value
    # package CYGPKG_IO_USB_SLAVE
    #     ActiveIf: CYGHWR_IO_USB_SLAVE
};

# USB slave-side support
# doc: ref/io-usb-slave.html
#
cdl_package CYGPKG_IO_USB_SLAVE {
    # Packages cannot be added or removed, nor can their version be changed,
    # simply by editing their value. Instead the appropriate configuration
    # should be used to perform these actions.

    # This option is not active
    # ActiveIf constraint: CYGHWR_IO_USB_SLAVE
    #     CYGHWR_IO_USB_SLAVE == 0
    #   --> 0

    # This value cannot be modified here.
    # Flavor: booldata
    # Current value: 1 current

    # The following properties are affected by this value
    # option CYGFUN_DEVS_USB_CORTEXM_STM32_EP0
    #     Requires: CYGPKG_IO_USB_SLAVE
};

# >
# Number of clients of USB devices
# This counter keeps track of the number of clients of
# USB devices, especially application-class packages such
# as the USB-ethernet support. It can be used by USB
# device drivers for default settings.
# 
#
cdl_interface CYGINT_IO_USB_SLAVE_CLIENTS {
    # Implemented by CYGGLO_IO_USB_SLAVE_APPLICATION, inactive, disabled
    # Implemented by CYGBLD_IO_USB_SLAVE_USBTEST, inactive, disabled
    # This option is not active
    # The parent CYGPKG_IO_USB_SLAVE is not active

    # This value cannot be modified here.
    # Flavor: data
    # Current_value: 0

    # The following properties are affected by this value
    # option CYGFUN_DEVS_USB_CORTEXM_STM32_EP0
    #     DefaultValue: CYGINT_IO_USB_SLAVE_CLIENTS
};

# Application code uses USB devices
# If the USB devices are accessed by application code
# rather than by other packages then enabling this
# option will cause the USB device drivers to be enabled. 
# 
#
cdl_option CYGGLO_IO_USB_SLAVE_APPLICATION {
    # This option is not active
    # The parent CYGPKG_IO_USB_SLAVE is not active

    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 0
    # value_source default
    # Default value: 0
};

# Provide devtab entries by default
# The USB slave-side endpoints can typically be accessed in two
# different ways. There is support for the traditional way of
# doing I/O with open/read/write calls, which involves the
# use of devtab entries. It is also possible to use a
# USB-specific API, defined largely in terms of asynchronous
# operations and callbacks (the read/write implementation uses
# these lower-level calls). If neither the application nor
# any other USB-related packages require the higher-level
# read/write calls then it is possible to save some memory
# by eliminating the devtab entries.
# 
#
cdl_option CYGGLO_IO_USB_SLAVE_PROVIDE_DEVTAB_ENTRIES {
    # This option is not active
    # The parent CYGPKG_IO_USB_SLAVE is not active

    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 1
    # value_source default
    # Default value: CYGPKG_IO
    #     CYGPKG_IO == current
    #   --> 1
    # Requires: CYGPKG_IO
    #     CYGPKG_IO == current
    #   --> 1

    # The following properties are affected by this value
    # option CYGFUN_DEVS_USB_CORTEXM_STM32_EP0
    #     Requires: !CYGGLO_IO_USB_SLAVE_PROVIDE_DEVTAB_ENTRIES
};

# Number of available host->slave endpoints
#
cdl_interface CYGHWR_IO_USB_SLAVE_OUT_ENDPOINTS {
    # Implemented by CYGFUN_DEVS_USB_CORTEXM_STM32_PHY_RXEP1, inactive, disabled
    # Implemented by CYGFUN_DEVS_USB_CORTEXM_STM32_PHY_RXEP2, inactive, disabled
    # Implemented by CYGFUN_DEVS_USB_CORTEXM_STM32_PHY_RXEP3, active, enabled
    # Implemented by CYGFUN_DEVS_USB_CORTEXM_STM32_PHY_RXEP4, active, enabled
    # Implemented by CYGFUN_DEVS_USB_CORTEXM_STM32_PHY_RXEP5, inactive, disabled
    # Implemented by CYGFUN_DEVS_USB_CORTEXM_STM32_PHY_RXEP6, inactive, disabled
    # Implemented by CYGFUN_DEVS_USB_CORTEXM_STM32_PHY_RXEP7, inactive, disabled
    # This option is not active
    # The parent CYGPKG_IO_USB_SLAVE is not active

    # This value cannot be modified here.
    # Flavor: data
    # Current_value: 2

    # The following properties are affected by this value
};

# Number of available slave->host endpoints
#
cdl_interface CYGHWR_IO_USB_SLAVE_IN_ENDPOINTS {
    # Implemented by CYGFUN_DEVS_USB_CORTEXM_STM32_PHY_TXEP1, active, enabled
    # Implemented by CYGFUN_DEVS_USB_CORTEXM_STM32_PHY_TXEP2, active, enabled
    # Implemented by CYGFUN_DEVS_USB_CORTEXM_STM32_PHY_TXEP3, inactive, disabled
    # Implemented by CYGFUN_DEVS_USB_CORTEXM_STM32_PHY_TXEP4, inactive, disabled
    # Implemented by CYGFUN_DEVS_USB_CORTEXM_STM32_PHY_TXEP5, inactive, disabled
    # Implemented by CYGFUN_DEVS_USB_CORTEXM_STM32_PHY_TXEP6, inactive, disabled
    # Implemented by CYGFUN_DEVS_USB_CORTEXM_STM32_PHY_TXEP7, inactive, disabled
    # This option is not active
    # The parent CYGPKG_IO_USB_SLAVE is not active

    # This value cannot be modified here.
    # Flavor: data
    # Current_value: 2

    # The following properties are affected by this value
};

# Build the main USB test program
# doc: ref/usbs-testing.html
# The USB slave-side software is supplied with host-side
# and target-side software that allows a variety of testing
# to be performed. The slave-side software is not built
# by default since it can only operate in specific environments
# and in conjunction with the host-side software. Enabling
# this option causes the slave-side software to be added
# to the list of test cases for the current configuration.
#
cdl_option CYGBLD_IO_USB_SLAVE_USBTEST {
    # This option is not active
    # The parent CYGPKG_IO_USB_SLAVE is not active

    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 0
    # value_source default
    # Default value: 0
    # Requires:  is_substr(CYGPKG_IO_USB_SLAVE_TESTS, " tests/usbtarget") 
    #     CYGPKG_IO_USB_SLAVE_TESTS == 0
    #   --> 0
    # Requires: CYGFUN_KERNEL_API_C CYGFUN_KERNEL_THREADS_TIMER !CYGINT_KNEREL_SCHEDULER_UNIQUE_PRIORITIES
    #     CYGFUN_KERNEL_API_C == 1
    #     CYGFUN_KERNEL_THREADS_TIMER == 1
    #     CYGINT_KNEREL_SCHEDULER_UNIQUE_PRIORITIES (unknown) == 0
    #   --> 1
    # Requires: CYGPKG_LIBC_STDIO CYGSEM_LIBC_STDIO_THREAD_SAFE_STREAMS
    #     CYGPKG_LIBC_STDIO (unknown) == 0
    #     CYGSEM_LIBC_STDIO_THREAD_SAFE_STREAMS (unknown) == 0
    #   --> 0
};

# USB slave tests
# This option specifies the set of tests to be
# built for the USB slave package
#
cdl_option CYGPKG_IO_USB_SLAVE_TESTS {
    # This option is not active
    # The parent CYGPKG_IO_USB_SLAVE is not active

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value ""
    # value_source default
    # Default value: ""

    # The following properties are affected by this value
    # option CYGBLD_IO_USB_SLAVE_USBTEST
    #     Requires:  is_substr(CYGPKG_IO_USB_SLAVE_TESTS, " tests/usbtarget") 
};

# <
# ST STM32 USB driver
# This package provides USB device side driver support for the ST 
# STM32 series of microcontrollers.
# 
#
cdl_package CYGPKG_DEVS_USB_CORTEXM_STM32 {
    # Packages cannot be added or removed, nor can their version be changed,
    # simply by editing their value. Instead the appropriate configuration
    # should be used to perform these actions.

    # ActiveIf constraint: CYGPKG_IO_USB
    #     CYGPKG_IO_USB == current
    #   --> 1

    # This value cannot be modified here.
    # Flavor: booldata
    # Current value: 1 current
    # Requires: CYGPKG_HAL_CORTEXM_STM32
    #     CYGPKG_HAL_CORTEXM_STM32 == current
    #   --> 1
};

# >
# Enable the control endpoint 0
# Enable support for endpoint 0. If this support is disabled
# then the entire USB port is unusable.  Note that this driver does
# not support slave side devtab entries.
#
cdl_option CYGFUN_DEVS_USB_CORTEXM_STM32_EP0 {
    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 0
    # value_source default
    # Default value: CYGINT_IO_USB_SLAVE_CLIENTS
    #     CYGINT_IO_USB_SLAVE_CLIENTS == 0
    #   --> 0
    # Requires: CYGPKG_IO_USB_SLAVE
    #     CYGPKG_IO_USB_SLAVE == 0
    #   --> 0
    # Requires: !CYGGLO_IO_USB_SLAVE_PROVIDE_DEVTAB_ENTRIES
    #     CYGGLO_IO_USB_SLAVE_PROVIDE_DEVTAB_ENTRIES == 0
    #   --> 1

    # The following properties are affected by this value
    # option CYGFUN_DEVS_USB_CORTEXM_STM32_PHY_CTRLEP0
    #     ActiveIf:  (CYGFUN_DEVS_USB_CORTEXM_STM32_EP0) 
    # option CYGFUN_DEVS_USB_CORTEXM_STM32_PHY_CTRLEP0
    #     Calculated:  (CYGFUN_DEVS_USB_CORTEXM_STM32_EP0) 
};

# Max IN endpoints
# Specify the maximum number of IN (transmit) endpoints supported by the device.
# The total number of standard IN and OUT endpoints should not exceed 7.
# 
#
cdl_option CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM {
    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value 2
    # value_source default
    # Default value: 2
    # Legal values:  0 to (7 - CYGNUM_DEVS_USB_CORTEXM_STM32_RXEP_NUM) 
    #     CYGNUM_DEVS_USB_CORTEXM_STM32_RXEP_NUM == 2

    # The following properties are affected by this value
    # option CYGNUM_DEVS_USB_CORTEXM_STM32_RXEP_NUM
    #     LegalValues:  0 to (7 - CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM) 
    # option CYGFUN_DEVS_USB_CORTEXM_STM32_PHY_TXEP1
    #     ActiveIf:  (1 <= CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM) 
    # option CYGFUN_DEVS_USB_CORTEXM_STM32_PHY_TXEP1
    #     Calculated:  (1 <= CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM) 
    # option CYGFUN_DEVS_USB_CORTEXM_STM32_PHY_TXEP2
    #     ActiveIf:  (2 <= CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM) 
    # option CYGFUN_DEVS_USB_CORTEXM_STM32_PHY_TXEP2
    #     Calculated:  (2 <= CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM) 
    # option CYGFUN_DEVS_USB_CORTEXM_STM32_PHY_TXEP3
    #     ActiveIf:  (3 <= CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM) 
    # option CYGFUN_DEVS_USB_CORTEXM_STM32_PHY_TXEP3
    #     Calculated:  (3 <= CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM) 
    # option CYGFUN_DEVS_USB_CORTEXM_STM32_PHY_TXEP4
    #     ActiveIf:  (4 <= CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM) 
    # option CYGFUN_DEVS_USB_CORTEXM_STM32_PHY_TXEP4
    #     Calculated:  (4 <= CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM) 
    # option CYGFUN_DEVS_USB_CORTEXM_STM32_PHY_TXEP5
    #     ActiveIf:  (5 <= CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM) 
    # option CYGFUN_DEVS_USB_CORTEXM_STM32_PHY_TXEP5
    #     Calculated:  (5 <= CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM) 
    # option CYGFUN_DEVS_USB_CORTEXM_STM32_PHY_TXEP6
    #     ActiveIf:  (6 <= CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM) 
    # option CYGFUN_DEVS_USB_CORTEXM_STM32_PHY_TXEP6
    #     Calculated:  (6 <= CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM) 
    # option CYGFUN_DEVS_USB_CORTEXM_STM32_PHY_TXEP7
    #     ActiveIf:  (7 <= CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM) 
    # option CYGFUN_DEVS_USB_CORTEXM_STM32_PHY_TXEP7
    #     Calculated:  (7 <= CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM) 
    # option CYGFUN_DEVS_USB_CORTEXM_STM32_PHY_RXEP1
    #     ActiveIf:  (1 > CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM) && 
    #                     (1 <= CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM + CYGNUM_DEVS_USB_CORTEXM_STM32_RXEP_NUM) 
    # option CYGFUN_DEVS_USB_CORTEXM_STM32_PHY_RXEP1
    #     ActiveIf:  (1 > CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM) && 
    #                     (1 <= CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM + CYGNUM_DEVS_USB_CORTEXM_STM32_RXEP_NUM) 
    # option CYGFUN_DEVS_USB_CORTEXM_STM32_PHY_RXEP1
    #     Calculated:  (1 > CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM) && 
    #                     (1 <= CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM + CYGNUM_DEVS_USB_CORTEXM_STM32_RXEP_NUM) 
    # option CYGFUN_DEVS_USB_CORTEXM_STM32_PHY_RXEP1
    #     Calculated:  (1 > CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM) && 
    #                     (1 <= CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM + CYGNUM_DEVS_USB_CORTEXM_STM32_RXEP_NUM) 
    # option CYGFUN_DEVS_USB_CORTEXM_STM32_PHY_RXEP2
    #     ActiveIf:  (2 > CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM) && 
    #                     (2 <= CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM + CYGNUM_DEVS_USB_CORTEXM_STM32_RXEP_NUM) 
    # option CYGFUN_DEVS_USB_CORTEXM_STM32_PHY_RXEP2
    #     ActiveIf:  (2 > CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM) && 
    #                     (2 <= CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM + CYGNUM_DEVS_USB_CORTEXM_STM32_RXEP_NUM) 
    # option CYGFUN_DEVS_USB_CORTEXM_STM32_PHY_RXEP2
    #     Calculated:  (2 > CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM) && 
    #                     (2 <= CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM + CYGNUM_DEVS_USB_CORTEXM_STM32_RXEP_NUM) 
    # option CYGFUN_DEVS_USB_CORTEXM_STM32_PHY_RXEP2
    #     Calculated:  (2 > CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM) && 
    #                     (2 <= CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM + CYGNUM_DEVS_USB_CORTEXM_STM32_RXEP_NUM) 
    # option CYGFUN_DEVS_USB_CORTEXM_STM32_PHY_RXEP3
    #     ActiveIf:  (3 > CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM) && 
    #                     (3 <= CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM + CYGNUM_DEVS_USB_CORTEXM_STM32_RXEP_NUM) 
    # option CYGFUN_DEVS_USB_CORTEXM_STM32_PHY_RXEP3
    #     ActiveIf:  (3 > CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM) && 
    #                     (3 <= CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM + CYGNUM_DEVS_USB_CORTEXM_STM32_RXEP_NUM) 
    # option CYGFUN_DEVS_USB_CORTEXM_STM32_PHY_RXEP3
    #     Calculated:  (3 > CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM) && 
    #                     (3 <= CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM + CYGNUM_DEVS_USB_CORTEXM_STM32_RXEP_NUM) 
    # option CYGFUN_DEVS_USB_CORTEXM_STM32_PHY_RXEP3
    #     Calculated:  (3 > CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM) && 
    #                     (3 <= CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM + CYGNUM_DEVS_USB_CORTEXM_STM32_RXEP_NUM) 
    # option CYGFUN_DEVS_USB_CORTEXM_STM32_PHY_RXEP4
    #     ActiveIf:  (4 > CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM) && 
    #                     (4 <= CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM + CYGNUM_DEVS_USB_CORTEXM_STM32_RXEP_NUM) 
    # option CYGFUN_DEVS_USB_CORTEXM_STM32_PHY_RXEP4
    #     ActiveIf:  (4 > CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM) && 
    #                     (4 <= CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM + CYGNUM_DEVS_USB_CORTEXM_STM32_RXEP_NUM) 
    # option CYGFUN_DEVS_USB_CORTEXM_STM32_PHY_RXEP4
    #     Calculated:  (4 > CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM) && 
    #                     (4 <= CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM + CYGNUM_DEVS_USB_CORTEXM_STM32_RXEP_NUM) 
    # option CYGFUN_DEVS_USB_CORTEXM_STM32_PHY_RXEP4
    #     Calculated:  (4 > CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM) && 
    #                     (4 <= CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM + CYGNUM_DEVS_USB_CORTEXM_STM32_RXEP_NUM) 
    # option CYGFUN_DEVS_USB_CORTEXM_STM32_PHY_RXEP5
    #     ActiveIf:  (5 > CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM) && 
    #                     (5 <= CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM + CYGNUM_DEVS_USB_CORTEXM_STM32_RXEP_NUM) 
    # option CYGFUN_DEVS_USB_CORTEXM_STM32_PHY_RXEP5
    #     ActiveIf:  (5 > CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM) && 
    #                     (5 <= CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM + CYGNUM_DEVS_USB_CORTEXM_STM32_RXEP_NUM) 
    # option CYGFUN_DEVS_USB_CORTEXM_STM32_PHY_RXEP5
    #     Calculated:  (5 > CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM) && 
    #                     (5 <= CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM + CYGNUM_DEVS_USB_CORTEXM_STM32_RXEP_NUM) 
    # option CYGFUN_DEVS_USB_CORTEXM_STM32_PHY_RXEP5
    #     Calculated:  (5 > CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM) && 
    #                     (5 <= CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM + CYGNUM_DEVS_USB_CORTEXM_STM32_RXEP_NUM) 
    # option CYGFUN_DEVS_USB_CORTEXM_STM32_PHY_RXEP6
    #     ActiveIf:  (6 > CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM) && 
    #                     (6 <= CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM + CYGNUM_DEVS_USB_CORTEXM_STM32_RXEP_NUM) 
    # option CYGFUN_DEVS_USB_CORTEXM_STM32_PHY_RXEP6
    #     ActiveIf:  (6 > CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM) && 
    #                     (6 <= CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM + CYGNUM_DEVS_USB_CORTEXM_STM32_RXEP_NUM) 
    # option CYGFUN_DEVS_USB_CORTEXM_STM32_PHY_RXEP6
    #     Calculated:  (6 > CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM) && 
    #                     (6 <= CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM + CYGNUM_DEVS_USB_CORTEXM_STM32_RXEP_NUM) 
    # option CYGFUN_DEVS_USB_CORTEXM_STM32_PHY_RXEP6
    #     Calculated:  (6 > CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM) && 
    #                     (6 <= CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM + CYGNUM_DEVS_USB_CORTEXM_STM32_RXEP_NUM) 
    # option CYGFUN_DEVS_USB_CORTEXM_STM32_PHY_RXEP7
    #     ActiveIf:  (7 > CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM) && 
    #                     (7 <= CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM + CYGNUM_DEVS_USB_CORTEXM_STM32_RXEP_NUM) 
    # option CYGFUN_DEVS_USB_CORTEXM_STM32_PHY_RXEP7
    #     ActiveIf:  (7 > CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM) && 
    #                     (7 <= CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM + CYGNUM_DEVS_USB_CORTEXM_STM32_RXEP_NUM) 
    # option CYGFUN_DEVS_USB_CORTEXM_STM32_PHY_RXEP7
    #     Calculated:  (7 > CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM) && 
    #                     (7 <= CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM + CYGNUM_DEVS_USB_CORTEXM_STM32_RXEP_NUM) 
    # option CYGFUN_DEVS_USB_CORTEXM_STM32_PHY_RXEP7
    #     Calculated:  (7 > CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM) && 
    #                     (7 <= CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM + CYGNUM_DEVS_USB_CORTEXM_STM32_RXEP_NUM) 
};

# Max OUT endpoints
# Specify the maximum number of OUT (receive) endpoints supported by the device.
# The total number of standard IN and OUT endpoints should not exceed 7.
# 
#
cdl_option CYGNUM_DEVS_USB_CORTEXM_STM32_RXEP_NUM {
    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value 2
    # value_source default
    # Default value: 2
    # Legal values:  0 to (7 - CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM) 
    #     CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM == 2

    # The following properties are affected by this value
    # option CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM
    #     LegalValues:  0 to (7 - CYGNUM_DEVS_USB_CORTEXM_STM32_RXEP_NUM) 
    # option CYGFUN_DEVS_USB_CORTEXM_STM32_PHY_RXEP1
    #     ActiveIf:  (1 > CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM) && 
    #                     (1 <= CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM + CYGNUM_DEVS_USB_CORTEXM_STM32_RXEP_NUM) 
    # option CYGFUN_DEVS_USB_CORTEXM_STM32_PHY_RXEP1
    #     Calculated:  (1 > CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM) && 
    #                     (1 <= CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM + CYGNUM_DEVS_USB_CORTEXM_STM32_RXEP_NUM) 
    # option CYGFUN_DEVS_USB_CORTEXM_STM32_PHY_RXEP2
    #     ActiveIf:  (2 > CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM) && 
    #                     (2 <= CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM + CYGNUM_DEVS_USB_CORTEXM_STM32_RXEP_NUM) 
    # option CYGFUN_DEVS_USB_CORTEXM_STM32_PHY_RXEP2
    #     Calculated:  (2 > CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM) && 
    #                     (2 <= CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM + CYGNUM_DEVS_USB_CORTEXM_STM32_RXEP_NUM) 
    # option CYGFUN_DEVS_USB_CORTEXM_STM32_PHY_RXEP3
    #     ActiveIf:  (3 > CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM) && 
    #                     (3 <= CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM + CYGNUM_DEVS_USB_CORTEXM_STM32_RXEP_NUM) 
    # option CYGFUN_DEVS_USB_CORTEXM_STM32_PHY_RXEP3
    #     Calculated:  (3 > CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM) && 
    #                     (3 <= CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM + CYGNUM_DEVS_USB_CORTEXM_STM32_RXEP_NUM) 
    # option CYGFUN_DEVS_USB_CORTEXM_STM32_PHY_RXEP4
    #     ActiveIf:  (4 > CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM) && 
    #                     (4 <= CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM + CYGNUM_DEVS_USB_CORTEXM_STM32_RXEP_NUM) 
    # option CYGFUN_DEVS_USB_CORTEXM_STM32_PHY_RXEP4
    #     Calculated:  (4 > CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM) && 
    #                     (4 <= CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM + CYGNUM_DEVS_USB_CORTEXM_STM32_RXEP_NUM) 
    # option CYGFUN_DEVS_USB_CORTEXM_STM32_PHY_RXEP5
    #     ActiveIf:  (5 > CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM) && 
    #                     (5 <= CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM + CYGNUM_DEVS_USB_CORTEXM_STM32_RXEP_NUM) 
    # option CYGFUN_DEVS_USB_CORTEXM_STM32_PHY_RXEP5
    #     Calculated:  (5 > CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM) && 
    #                     (5 <= CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM + CYGNUM_DEVS_USB_CORTEXM_STM32_RXEP_NUM) 
    # option CYGFUN_DEVS_USB_CORTEXM_STM32_PHY_RXEP6
    #     ActiveIf:  (6 > CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM) && 
    #                     (6 <= CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM + CYGNUM_DEVS_USB_CORTEXM_STM32_RXEP_NUM) 
    # option CYGFUN_DEVS_USB_CORTEXM_STM32_PHY_RXEP6
    #     Calculated:  (6 > CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM) && 
    #                     (6 <= CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM + CYGNUM_DEVS_USB_CORTEXM_STM32_RXEP_NUM) 
    # option CYGFUN_DEVS_USB_CORTEXM_STM32_PHY_RXEP7
    #     ActiveIf:  (7 > CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM) && 
    #                     (7 <= CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM + CYGNUM_DEVS_USB_CORTEXM_STM32_RXEP_NUM) 
    # option CYGFUN_DEVS_USB_CORTEXM_STM32_PHY_RXEP7
    #     Calculated:  (7 > CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM) && 
    #                     (7 <= CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM + CYGNUM_DEVS_USB_CORTEXM_STM32_RXEP_NUM) 
};

# Control endpoint buffer size
# Selects the size of the control endpoint data buffer, which sets the maximum size 
# of the control endpoint data phase transactions.
# 
#
cdl_option CYGNUM_DEVS_USB_CORTEXM_STM32_EPO_MAX_MSG_SIZE {
    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value 128
    # value_source default
    # Default value: 128
    # Legal values:  8 to 256 
};

# Self powered
# If set, the USB device will report itself to the host as being self-powered.
# There is no support for dynamically detecting the power state for dual powered
# devices.
# 
#
cdl_option CYGHWR_DEVS_USB_CORTEXM_STM32_SELF_POWERED {
    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 0
    # value_source default
    # Default value: false
    #     false (unknown) == 0
    #   --> 0
};

# Variable length bulk transfers
# Some USB device classes (eg. CDC ATM) require support for variable length bulk 
# messages.  This is implemented by terminating bulk transfers using a short or 
# zero length packet.  Selecting this option enables this form of variable length 
# bulk message transfer for all bulk endpoints.  Note that this option is incompatible 
# with the standard eCos USB test framework.  
# 
#
cdl_option CYGHWR_DEVS_USB_CORTEXM_STM32_BULK_TERM_ZLP {
    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 0
    # value_source default
    # Default value: false
    #     false (unknown) == 0
    #   --> 0
};

# USB disconnect pin
# This is the GPIO which is used to control the USB bus D+ pullup resistor, which
# allows the USB bus connection status to be changed under software control.
# For the purposes of specifying which GPIO to use, pins are numbered consecutively 
# from 0 (A0) through 16 (B0) to 111 (G15).
# 
#
cdl_option CYGHWR_DEVS_USB_CORTEXM_STM32_DISC_PIN {
    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value 30
    # value_source default
    # Default value: 30
};

# Active low USB disconnect
# The USB disconnect pin is normally treated as active high - so that when set high 
# the device will be disconnected from the bus.  Select this option for boards where
# the USB disconnect pin is wired as active low.
# 
#
cdl_option CYGHWR_DEVS_USB_CORTEXM_STM32_DISC_PIN_ACT_LOW {
    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 0
    # value_source default
    # Default value: false
    #     false (unknown) == 0
    #   --> 0
};

# ISR priority
# Sets the ISR priority level used by the USB driver.
# 
#
cdl_option CYGNUM_DEVS_USB_CORTEXM_STM32_ISR_PRIORITY {
    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value 4
    # value_source default
    # Default value: 4
};

# Debug trace enable
# Enables debug tracing for the USB driver.
# 
#
cdl_option CYGBLD_DEVS_USB_CORTEXM_STM32_DEBUG_TRACE {
    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 0
    # value_source default
    # Default value: false
    #     false (unknown) == 0
    #   --> 0
};

# Physical endpoint configuration.
# This is the automatically generated physical endpoint configuration for the 
# STM32 USB device.  Note that the physical endpoint numbering is only used 
# internally to the driver and has no bearing on the logical endpoint numbers
# which may be specified in a given device configuration.
# 
#
cdl_component CYGFUN_DEVS_USB_CORTEXM_STM32_PHY_CONFIG {
    # There is no associated value.
};

# >
# Physical endpoint 0 CTRL
#
cdl_option CYGFUN_DEVS_USB_CORTEXM_STM32_PHY_CTRLEP0 {
    # This option is not active
    # ActiveIf constraint:  (CYGFUN_DEVS_USB_CORTEXM_STM32_EP0) 
    #     CYGFUN_DEVS_USB_CORTEXM_STM32_EP0 == 0
    #   --> 0

    # Calculated value:  (CYGFUN_DEVS_USB_CORTEXM_STM32_EP0) 
    #     CYGFUN_DEVS_USB_CORTEXM_STM32_EP0 == 0
    # Flavor: bool
    # Current value: 0
};

# Physical endpoint 1 IN
#
cdl_option CYGFUN_DEVS_USB_CORTEXM_STM32_PHY_TXEP1 {
    # ActiveIf constraint:  (1 <= CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM) 
    #     CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM == 2
    #   --> 1

    # Calculated value:  (1 <= CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM) 
    #     CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM == 2
    # Flavor: bool
    # Current value: 1
};

# Physical endpoint 2 IN
#
cdl_option CYGFUN_DEVS_USB_CORTEXM_STM32_PHY_TXEP2 {
    # ActiveIf constraint:  (2 <= CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM) 
    #     CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM == 2
    #   --> 1

    # Calculated value:  (2 <= CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM) 
    #     CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM == 2
    # Flavor: bool
    # Current value: 1
};

# Physical endpoint 3 IN
#
cdl_option CYGFUN_DEVS_USB_CORTEXM_STM32_PHY_TXEP3 {
    # This option is not active
    # ActiveIf constraint:  (3 <= CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM) 
    #     CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM == 2
    #   --> 0

    # Calculated value:  (3 <= CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM) 
    #     CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM == 2
    # Flavor: bool
    # Current value: 0
};

# Physical endpoint 4 IN
#
cdl_option CYGFUN_DEVS_USB_CORTEXM_STM32_PHY_TXEP4 {
    # This option is not active
    # ActiveIf constraint:  (4 <= CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM) 
    #     CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM == 2
    #   --> 0

    # Calculated value:  (4 <= CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM) 
    #     CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM == 2
    # Flavor: bool
    # Current value: 0
};

# Physical endpoint 5 IN
#
cdl_option CYGFUN_DEVS_USB_CORTEXM_STM32_PHY_TXEP5 {
    # This option is not active
    # ActiveIf constraint:  (5 <= CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM) 
    #     CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM == 2
    #   --> 0

    # Calculated value:  (5 <= CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM) 
    #     CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM == 2
    # Flavor: bool
    # Current value: 0
};

# Physical endpoint 6 IN
#
cdl_option CYGFUN_DEVS_USB_CORTEXM_STM32_PHY_TXEP6 {
    # This option is not active
    # ActiveIf constraint:  (6 <= CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM) 
    #     CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM == 2
    #   --> 0

    # Calculated value:  (6 <= CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM) 
    #     CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM == 2
    # Flavor: bool
    # Current value: 0
};

# Physical endpoint 7 IN
#
cdl_option CYGFUN_DEVS_USB_CORTEXM_STM32_PHY_TXEP7 {
    # This option is not active
    # ActiveIf constraint:  (7 <= CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM) 
    #     CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM == 2
    #   --> 0

    # Calculated value:  (7 <= CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM) 
    #     CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM == 2
    # Flavor: bool
    # Current value: 0
};

# Physical endpoint 1 OUT
#
cdl_option CYGFUN_DEVS_USB_CORTEXM_STM32_PHY_RXEP1 {
    # This option is not active
    # ActiveIf constraint:  (1 > CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM) && 
    #                     (1 <= CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM + CYGNUM_DEVS_USB_CORTEXM_STM32_RXEP_NUM) 
    #     CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM == 2
    #     CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM == 2
    #     CYGNUM_DEVS_USB_CORTEXM_STM32_RXEP_NUM == 2
    #   --> 0

    # Calculated value:  (1 > CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM) && 
    #                     (1 <= CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM + CYGNUM_DEVS_USB_CORTEXM_STM32_RXEP_NUM) 
    #     CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM == 2
    #     CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM == 2
    #     CYGNUM_DEVS_USB_CORTEXM_STM32_RXEP_NUM == 2
    # Flavor: bool
    # Current value: 0
};

# Physical endpoint 2 OUT
#
cdl_option CYGFUN_DEVS_USB_CORTEXM_STM32_PHY_RXEP2 {
    # This option is not active
    # ActiveIf constraint:  (2 > CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM) && 
    #                     (2 <= CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM + CYGNUM_DEVS_USB_CORTEXM_STM32_RXEP_NUM) 
    #     CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM == 2
    #     CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM == 2
    #     CYGNUM_DEVS_USB_CORTEXM_STM32_RXEP_NUM == 2
    #   --> 0

    # Calculated value:  (2 > CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM) && 
    #                     (2 <= CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM + CYGNUM_DEVS_USB_CORTEXM_STM32_RXEP_NUM) 
    #     CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM == 2
    #     CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM == 2
    #     CYGNUM_DEVS_USB_CORTEXM_STM32_RXEP_NUM == 2
    # Flavor: bool
    # Current value: 0
};

# Physical endpoint 3 OUT
#
cdl_option CYGFUN_DEVS_USB_CORTEXM_STM32_PHY_RXEP3 {
    # ActiveIf constraint:  (3 > CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM) && 
    #                     (3 <= CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM + CYGNUM_DEVS_USB_CORTEXM_STM32_RXEP_NUM) 
    #     CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM == 2
    #     CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM == 2
    #     CYGNUM_DEVS_USB_CORTEXM_STM32_RXEP_NUM == 2
    #   --> 1

    # Calculated value:  (3 > CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM) && 
    #                     (3 <= CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM + CYGNUM_DEVS_USB_CORTEXM_STM32_RXEP_NUM) 
    #     CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM == 2
    #     CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM == 2
    #     CYGNUM_DEVS_USB_CORTEXM_STM32_RXEP_NUM == 2
    # Flavor: bool
    # Current value: 1
};

# Physical endpoint 4 OUT
#
cdl_option CYGFUN_DEVS_USB_CORTEXM_STM32_PHY_RXEP4 {
    # ActiveIf constraint:  (4 > CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM) && 
    #                     (4 <= CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM + CYGNUM_DEVS_USB_CORTEXM_STM32_RXEP_NUM) 
    #     CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM == 2
    #     CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM == 2
    #     CYGNUM_DEVS_USB_CORTEXM_STM32_RXEP_NUM == 2
    #   --> 1

    # Calculated value:  (4 > CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM) && 
    #                     (4 <= CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM + CYGNUM_DEVS_USB_CORTEXM_STM32_RXEP_NUM) 
    #     CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM == 2
    #     CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM == 2
    #     CYGNUM_DEVS_USB_CORTEXM_STM32_RXEP_NUM == 2
    # Flavor: bool
    # Current value: 1
};

# Physical endpoint 5 OUT
#
cdl_option CYGFUN_DEVS_USB_CORTEXM_STM32_PHY_RXEP5 {
    # This option is not active
    # ActiveIf constraint:  (5 > CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM) && 
    #                     (5 <= CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM + CYGNUM_DEVS_USB_CORTEXM_STM32_RXEP_NUM) 
    #     CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM == 2
    #     CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM == 2
    #     CYGNUM_DEVS_USB_CORTEXM_STM32_RXEP_NUM == 2
    #   --> 0

    # Calculated value:  (5 > CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM) && 
    #                     (5 <= CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM + CYGNUM_DEVS_USB_CORTEXM_STM32_RXEP_NUM) 
    #     CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM == 2
    #     CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM == 2
    #     CYGNUM_DEVS_USB_CORTEXM_STM32_RXEP_NUM == 2
    # Flavor: bool
    # Current value: 0
};

# Physical endpoint 6 OUT
#
cdl_option CYGFUN_DEVS_USB_CORTEXM_STM32_PHY_RXEP6 {
    # This option is not active
    # ActiveIf constraint:  (6 > CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM) && 
    #                     (6 <= CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM + CYGNUM_DEVS_USB_CORTEXM_STM32_RXEP_NUM) 
    #     CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM == 2
    #     CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM == 2
    #     CYGNUM_DEVS_USB_CORTEXM_STM32_RXEP_NUM == 2
    #   --> 0

    # Calculated value:  (6 > CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM) && 
    #                     (6 <= CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM + CYGNUM_DEVS_USB_CORTEXM_STM32_RXEP_NUM) 
    #     CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM == 2
    #     CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM == 2
    #     CYGNUM_DEVS_USB_CORTEXM_STM32_RXEP_NUM == 2
    # Flavor: bool
    # Current value: 0
};

# Physical endpoint 7 OUT
#
cdl_option CYGFUN_DEVS_USB_CORTEXM_STM32_PHY_RXEP7 {
    # This option is not active
    # ActiveIf constraint:  (7 > CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM) && 
    #                     (7 <= CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM + CYGNUM_DEVS_USB_CORTEXM_STM32_RXEP_NUM) 
    #     CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM == 2
    #     CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM == 2
    #     CYGNUM_DEVS_USB_CORTEXM_STM32_RXEP_NUM == 2
    #   --> 0

    # Calculated value:  (7 > CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM) && 
    #                     (7 <= CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM + CYGNUM_DEVS_USB_CORTEXM_STM32_RXEP_NUM) 
    #     CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM == 2
    #     CYGNUM_DEVS_USB_CORTEXM_STM32_TXEP_NUM == 2
    #     CYGNUM_DEVS_USB_CORTEXM_STM32_RXEP_NUM == 2
    # Flavor: bool
    # Current value: 0
};

# <
# <
# <
# Serial device drivers
# doc: ref/io.html
# This option enables drivers for basic I/O services on
# serial devices.
#
cdl_package CYGPKG_IO_SERIAL {
    # Packages cannot be added or removed, nor can their version be changed,
    # simply by editing their value. Instead the appropriate configuration
    # should be used to perform these actions.

    # ActiveIf constraint: CYGPKG_IO
    #     CYGPKG_IO == current
    #   --> 1

    # This value cannot be modified here.
    # Flavor: booldata
    # Current value: 1 current
    # Requires: CYGPKG_ERROR
    #     CYGPKG_ERROR == current
    #   --> 1

    # The following properties are affected by this value
    # package CYGPKG_IO_SERIAL_CORTEXM_STM32
    #     ActiveIf: CYGPKG_IO_SERIAL
};

# >
# Support non-blocking read and write calls
# This option enables extra code in the generic serial driver
# which allows clients to switch read() and write() call
# semantics from blocking to non-blocking.
#
cdl_option CYGOPT_IO_SERIAL_SUPPORT_NONBLOCKING {
    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 0
    # value_source default
    # Default value: 0
};

# Driver requires block transfer callback functions
# Some low-level drivers can be optimized to transfer blocks
# of data instead of a single character at a time. These usually
# rely on a hardware FIFO of some sort.
#
cdl_interface CYGINT_IO_SERIAL_BLOCK_TRANSFER {
    # No options implement this inferface
    # This value cannot be modified here.
    # Flavor: data
    # Current_value: 0
};

# Serial driver supports line status
#
cdl_interface CYGINT_IO_SERIAL_LINE_STATUS_HW {
    # Implemented by CYGPKG_HAL_CORTEXM_STM32_STM3210E_EVAL, active, enabled
    # This value cannot be modified here.
    # Flavor: data
    # Current_value: 1

    # The following properties are affected by this value
    # option CYGOPT_IO_SERIAL_SUPPORT_LINE_STATUS
    #     Requires:  CYGINT_IO_SERIAL_LINE_STATUS_HW > 0 
    # option CYGOPT_IO_SERIAL_SUPPORT_LINE_STATUS
    #     DefaultValue:  0 != CYGINT_IO_SERIAL_LINE_STATUS_HW 
};

# Support line status callbacks
# This option indicates that if the serial driver supports it,
# serial line status and modem status information should be
# propagated to higher layers via callbacks.
#
cdl_option CYGOPT_IO_SERIAL_SUPPORT_LINE_STATUS {
    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 1
    # value_source default
    # Default value:  0 != CYGINT_IO_SERIAL_LINE_STATUS_HW 
    #     CYGINT_IO_SERIAL_LINE_STATUS_HW == 1
    #   --> 1
    # Requires:  CYGINT_IO_SERIAL_LINE_STATUS_HW > 0 
    #     CYGINT_IO_SERIAL_LINE_STATUS_HW == 1
    #   --> 1

    # The following properties are affected by this value
    # option CYGOPT_IO_SERIAL_FLOW_CONTROL_HW
    #     Requires: CYGOPT_IO_SERIAL_SUPPORT_LINE_STATUS
    # option CYGOPT_IO_SERIAL_FLOW_CONTROL_HW
    #     DefaultValue:  CYGINT_IO_SERIAL_FLOW_CONTROL_HW > 0 ?  CYGOPT_IO_SERIAL_SUPPORT_LINE_STATUS : 0 
};

# Flow control
# This component contains options related to flow control.
#
cdl_component CYGPKG_IO_SERIAL_FLOW_CONTROL {
    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 0
    # value_source default
    # Default value: 0
    # Requires: (CYGOPT_IO_SERIAL_FLOW_CONTROL_SOFTWARE || CYGOPT_IO_SERIAL_FLOW_CONTROL_HW)
    #     CYGOPT_IO_SERIAL_FLOW_CONTROL_SOFTWARE == 0
    #     CYGOPT_IO_SERIAL_FLOW_CONTROL_HW == 0
    #   --> 0
};

# >
# Software flow control
# This component enables support of software flow control.
#
cdl_component CYGOPT_IO_SERIAL_FLOW_CONTROL_SOFTWARE {
    # This option is not active
    # The parent CYGPKG_IO_SERIAL_FLOW_CONTROL is disabled

    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 1
    # value_source default
    # Default value: 1

    # The following properties are affected by this value
    # component CYGPKG_IO_SERIAL_FLOW_CONTROL
    #     Requires: (CYGOPT_IO_SERIAL_FLOW_CONTROL_SOFTWARE || CYGOPT_IO_SERIAL_FLOW_CONTROL_HW)
};

# >
# Start character
# This option specifies the ascii character used to
# indicate that transmission should start.
#
cdl_option CYGDAT_IO_SERIAL_FLOW_CONTROL_XON_CHAR {
    # This option is not active
    # The parent CYGOPT_IO_SERIAL_FLOW_CONTROL_SOFTWARE is not active

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value 17
    # value_source default
    # Default value: 17
    # Legal values: 0 to 255
};

# Stop character
# This option specifies the ascii character used to
# indicate that transmission should stop.
#
cdl_option CYGDAT_IO_SERIAL_FLOW_CONTROL_XOFF_CHAR {
    # This option is not active
    # The parent CYGOPT_IO_SERIAL_FLOW_CONTROL_SOFTWARE is not active

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value 19
    # value_source default
    # Default value: 19
    # Legal values: 0 to 255
};

# <
# Hardware flow control
# If the hardware supports it, this option allows hardware
# flow control to be enabled. This may be in the form of
# either or both of RTS/CTS, or DSR/DTR flow control.
#
cdl_option CYGOPT_IO_SERIAL_FLOW_CONTROL_HW {
    # This option is not active
    # The parent CYGPKG_IO_SERIAL_FLOW_CONTROL is disabled
    # ActiveIf constraint:  CYGINT_IO_SERIAL_FLOW_CONTROL_HW > 0 
    #     CYGINT_IO_SERIAL_FLOW_CONTROL_HW == 0
    #   --> 0

    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 0
    # value_source default
    # Default value:  CYGINT_IO_SERIAL_FLOW_CONTROL_HW > 0 ?  CYGOPT_IO_SERIAL_SUPPORT_LINE_STATUS : 0 
    #     CYGINT_IO_SERIAL_FLOW_CONTROL_HW == 0
    #     CYGOPT_IO_SERIAL_SUPPORT_LINE_STATUS == 1
    #   --> 0
    # Requires:  CYGINT_IO_SERIAL_FLOW_CONTROL_HW > 0 
    #     CYGINT_IO_SERIAL_FLOW_CONTROL_HW == 0
    #   --> 0
    # Requires: CYGOPT_IO_SERIAL_SUPPORT_LINE_STATUS
    #     CYGOPT_IO_SERIAL_SUPPORT_LINE_STATUS == 1
    #   --> 1

    # The following properties are affected by this value
    # component CYGPKG_IO_SERIAL_FLOW_CONTROL
    #     Requires: (CYGOPT_IO_SERIAL_FLOW_CONTROL_SOFTWARE || CYGOPT_IO_SERIAL_FLOW_CONTROL_HW)
};

# Serial h/w supports hardware flow control
#
cdl_interface CYGINT_IO_SERIAL_FLOW_CONTROL_HW {
    # Implemented by CYGPKG_HAL_CORTEXM_STM32_STM3210E_EVAL, active, enabled
    # This option is not active
    # The parent CYGPKG_IO_SERIAL_FLOW_CONTROL is disabled

    # This value cannot be modified here.
    # Flavor: data
    # Current_value: 1

    # The following properties are affected by this value
    # option CYGOPT_IO_SERIAL_FLOW_CONTROL_HW
    #     ActiveIf:  CYGINT_IO_SERIAL_FLOW_CONTROL_HW > 0 
    # option CYGOPT_IO_SERIAL_FLOW_CONTROL_HW
    #     Requires:  CYGINT_IO_SERIAL_FLOW_CONTROL_HW > 0 
    # option CYGOPT_IO_SERIAL_FLOW_CONTROL_HW
    #     DefaultValue:  CYGINT_IO_SERIAL_FLOW_CONTROL_HW > 0 ?  CYGOPT_IO_SERIAL_SUPPORT_LINE_STATUS : 0 
};

# Default flow control method
# This option allows a default flow control method
# to be defined. Combinations of flow control methods
# may also be set, but this is only possible by
# using the cyg_io_set_config() API in source code.
#
cdl_option CYGDAT_IO_SERIAL_FLOW_CONTROL_DEFAULT {
    # This option is not active
    # The parent CYGPKG_IO_SERIAL_FLOW_CONTROL is disabled

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value NONE
    # value_source default
    # Default value: NONE
    # Legal values:  "NONE" "XONXOFF" "RTSCTS" "DSRDTR" 
};

# Rx flow control low water mark
# This sets the water mark used for determining
# when to disable flow control, expressed
# as a percentage of the buffer size. When the
# receive buffer size is lower than this percentage,
# if the transmitter had previously been throttled, it
# will now be informed it can restart.
#
cdl_option CYGNUM_IO_SERIAL_FLOW_CONTROL_LOW_WATER_PERCENT {
    # This option is not active
    # The parent CYGPKG_IO_SERIAL_FLOW_CONTROL is disabled

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value 33
    # value_source default
    # Default value: 33
    # Legal values: 1 to 100

    # The following properties are affected by this value
    # option CYGNUM_IO_SERIAL_FLOW_CONTROL_HIGH_WATER_PERCENT
    #     Requires:  CYGNUM_IO_SERIAL_FLOW_CONTROL_HIGH_WATER_PERCENT >=  CYGNUM_IO_SERIAL_FLOW_CONTROL_LOW_WATER_PERCENT 
};

# Rx flow control high water mark
# This sets the water mark used for determining
# when to enable flow control, expressed
# as a percentage of the buffer size. When the
# receive buffer size exceeds this percentage,
# signals are sent to the transmitter to tell it
# to throttle tranmission.
#
cdl_option CYGNUM_IO_SERIAL_FLOW_CONTROL_HIGH_WATER_PERCENT {
    # This option is not active
    # The parent CYGPKG_IO_SERIAL_FLOW_CONTROL is disabled

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value 66
    # value_source default
    # Default value: 66
    # Legal values: 1 to 100
    # Requires:  CYGNUM_IO_SERIAL_FLOW_CONTROL_HIGH_WATER_PERCENT >=  CYGNUM_IO_SERIAL_FLOW_CONTROL_LOW_WATER_PERCENT 
    #     CYGNUM_IO_SERIAL_FLOW_CONTROL_HIGH_WATER_PERCENT == 0
    #     CYGNUM_IO_SERIAL_FLOW_CONTROL_LOW_WATER_PERCENT == 0
    #   --> 1

    # The following properties are affected by this value
    # option CYGNUM_IO_SERIAL_FLOW_CONTROL_HIGH_WATER_PERCENT
    #     Requires:  CYGNUM_IO_SERIAL_FLOW_CONTROL_HIGH_WATER_PERCENT >=  CYGNUM_IO_SERIAL_FLOW_CONTROL_LOW_WATER_PERCENT 
};

# <
# TTY-mode serial device drivers
# This option enables a simple terminal-like device driver 
# that can be used for serial devices that interact with humans,
# such as a system console.
#
cdl_component CYGPKG_IO_SERIAL_TTY {
    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 1
    # value_source default
    # Default value: 1
};

# >
# HAL/diag serial device driver
# This option enables the use of the HAL diagnostic channel
# via the standard I/O drivers.
#
cdl_component CYGPKG_IO_SERIAL_HALDIAG {
    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 1
    # value_source default
    # Default value: 1
};

# Console device name
# This option selects the TTY device to use for the console.
#
cdl_option CYGDAT_IO_SERIAL_TTY_CONSOLE {
    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value "\"/dev/ttydiag\""
    # value_source default
    # Default value: "\"/dev/ttydiag\""
};

# TTY mode HAL/diag channel
# This option causes '/dev/ttydiag' to be included in the standard
# drivers.
#
cdl_component CYGPKG_IO_SERIAL_TTY_TTYDIAG {
    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 1
    # value_source default
    # Default value: 1
};

# TTY mode channel #0
# This option causes '/dev/tty0' to be included in the standard 
# drivers.
#
cdl_component CYGPKG_IO_SERIAL_TTY_TTY0 {
    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 0
    # value_source default
    # Default value: 0
};

# >
# TTY mode channel #0 device
# This option selects the physical device to use for 
# '/dev/tty0'.
#
cdl_option CYGDAT_IO_SERIAL_TTY_TTY0_DEV {
    # This option is not active
    # The parent CYGPKG_IO_SERIAL_TTY_TTY0 is disabled

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value "\"/dev/ser0\""
    # value_source default
    # Default value: "\"/dev/ser0\""
};

# <
# TTY mode channel #1
# This option causes '/dev/tty1' to be included in the standard 
# drivers.
#
cdl_component CYGPKG_IO_SERIAL_TTY_TTY1 {
    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 0
    # value_source default
    # Default value: 0
};

# >
# TTY mode channel #1 device
# This option selects the physical device to use for 
# '/dev/tty1'.
#
cdl_option CYGDAT_IO_SERIAL_TTY_TTY1_DEV {
    # This option is not active
    # The parent CYGPKG_IO_SERIAL_TTY_TTY1 is disabled

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value "\"/dev/ser1\""
    # value_source default
    # Default value: "\"/dev/ser1\""
};

# <
# TTY mode channel #2
# This option causes '/dev/tty2' to be included in the standard 
# drivers.
#
cdl_component CYGPKG_IO_SERIAL_TTY_TTY2 {
    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 0
    # value_source default
    # Default value: 0
};

# >
# TTY mode channel #2 device
# This option selects the physical device to use for 
# '/dev/tty2'.
#
cdl_option CYGDAT_IO_SERIAL_TTY_TTY2_DEV {
    # This option is not active
    # The parent CYGPKG_IO_SERIAL_TTY_TTY2 is disabled

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value "\"/dev/ser2\""
    # value_source default
    # Default value: "\"/dev/ser2\""
};

# <
# TTY mode channel #3
# This option causes '/dev/tty3' to be included in the standard 
# drivers.
#
cdl_component CYGPKG_IO_SERIAL_TTY_TTY3 {
    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 0
    # value_source default
    # Default value: 0
};

# >
# TTY mode channel #3 device
# This option selects the physical device to use for 
# '/dev/tty3'.
#
cdl_option CYGDAT_IO_SERIAL_TTY_TTY3_DEV {
    # This option is not active
    # The parent CYGPKG_IO_SERIAL_TTY_TTY3 is disabled

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value "\"/dev/ser3\""
    # value_source default
    # Default value: "\"/dev/ser3\""
};

# <
# <
# Termios compatible TTY drivers
# This option enables terminal drivers compatible with
# POSIX termios.
#
cdl_component CYGPKG_IO_SERIAL_TERMIOS {
    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 0
    # value_source default
    # Default value:  0 != CYGPKG_ISOINFRA && 0 != CYGPKG_IO_FILEIO &&  0 != CYGINT_ISO_ERRNO_CODES &&  0 != CYGINT_ISO_ERRNO 
    #     CYGPKG_ISOINFRA == current
    #     CYGPKG_IO_FILEIO (unknown) == 0
    #     CYGINT_ISO_ERRNO_CODES == 1
    #     CYGINT_ISO_ERRNO == 1
    #   --> 0
    # Requires: CYGPKG_ISOINFRA
    #     CYGPKG_ISOINFRA == current
    #   --> 1
    # Requires: CYGPKG_IO_FILEIO
    #     CYGPKG_IO_FILEIO (unknown) == 0
    #   --> 0
    # Requires: CYGINT_ISO_ERRNO_CODES
    #     CYGINT_ISO_ERRNO_CODES == 1
    #   --> 1
    # Requires: CYGINT_ISO_ERRNO
    #     CYGINT_ISO_ERRNO == 1
    #   --> 1
    # Requires: CYGINT_ISO_MALLOC
    #     CYGINT_ISO_MALLOC == 1
    #   --> 1
};

# >
# Interface for termios tty driver file enabling
#
cdl_interface CYGINT_IO_SERIAL_TERMIOS_TERMIOS_TTY {
    # Implemented by CYGPKG_IO_SERIAL_TERMIOS_TERMIOS0, inactive, disabled
    # Implemented by CYGPKG_IO_SERIAL_TERMIOS_TERMIOS1, inactive, disabled
    # Implemented by CYGPKG_IO_SERIAL_TERMIOS_TERMIOS2, inactive, disabled
    # Implemented by CYGPKG_IO_SERIAL_TERMIOS_TERMIOS3, inactive, disabled
    # This option is not active
    # The parent CYGPKG_IO_SERIAL_TERMIOS is disabled

    # This value cannot be modified here.
    # Flavor: data
    # Current_value: 0

    # The following properties are affected by this value
    # option CYGBLD_IO_SERIAL_TERMIOS_TERMIOS_TTY
    #     ActiveIf:  CYGINT_IO_SERIAL_TERMIOS_TERMIOS_TTY > 0 
};

# Build termios tty driver file
#
cdl_option CYGBLD_IO_SERIAL_TERMIOS_TERMIOS_TTY {
    # This option is not active
    # The parent CYGPKG_IO_SERIAL_TERMIOS is disabled
    # ActiveIf constraint:  CYGINT_IO_SERIAL_TERMIOS_TERMIOS_TTY > 0 
    #     CYGINT_IO_SERIAL_TERMIOS_TERMIOS_TTY == 0
    #   --> 0

    # Calculated value: 1
    # Flavor: bool
    # Current value: 1
};

# Termios TTY channel #0
# This option causes '/dev/termios0' to be included in the standard 
# drivers.
#
cdl_component CYGPKG_IO_SERIAL_TERMIOS_TERMIOS0 {
    # This option is not active
    # The parent CYGPKG_IO_SERIAL_TERMIOS is disabled

    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 0
    # value_source default
    # Default value: 0
};

# >
# Termios TTY channel #0 device
# This option selects the physical device to use for 
# '/dev/termios0'.
#
cdl_option CYGDAT_IO_SERIAL_TERMIOS_TERMIOS0_DEV {
    # This option is not active
    # The parent CYGPKG_IO_SERIAL_TERMIOS_TERMIOS0 is not active
    # The parent CYGPKG_IO_SERIAL_TERMIOS_TERMIOS0 is disabled

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value "\"/dev/ser0\""
    # value_source default
    # Default value: "\"/dev/ser0\""
};

# <
# Termios TTY channel #1
# This option causes '/dev/termios1' to be included in the standard 
# drivers.
#
cdl_component CYGPKG_IO_SERIAL_TERMIOS_TERMIOS1 {
    # This option is not active
    # The parent CYGPKG_IO_SERIAL_TERMIOS is disabled

    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 0
    # value_source default
    # Default value: 0
};

# >
# Termios TTY channel #1 device
# This option selects the physical device to use for 
# '/dev/termios1'.
#
cdl_option CYGDAT_IO_SERIAL_TERMIOS_TERMIOS1_DEV {
    # This option is not active
    # The parent CYGPKG_IO_SERIAL_TERMIOS_TERMIOS1 is not active
    # The parent CYGPKG_IO_SERIAL_TERMIOS_TERMIOS1 is disabled

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value "\"/dev/ser1\""
    # value_source default
    # Default value: "\"/dev/ser1\""
};

# <
# Termios TTY channel #2
# This option causes '/dev/termios2' to be included in the standard 
# drivers.
#
cdl_component CYGPKG_IO_SERIAL_TERMIOS_TERMIOS2 {
    # This option is not active
    # The parent CYGPKG_IO_SERIAL_TERMIOS is disabled

    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 0
    # value_source default
    # Default value: 0
};

# >
# Termios TTY channel #2 device
# This option selects the physical device to use for 
# '/dev/termios2'.
#
cdl_option CYGDAT_IO_SERIAL_TERMIOS_TERMIOS2_DEV {
    # This option is not active
    # The parent CYGPKG_IO_SERIAL_TERMIOS_TERMIOS2 is not active
    # The parent CYGPKG_IO_SERIAL_TERMIOS_TERMIOS2 is disabled

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value "\"/dev/ser2\""
    # value_source default
    # Default value: "\"/dev/ser2\""
};

# <
# Termios TTY channel #3
# This option causes '/dev/termios3' to be included in the standard 
# drivers.
#
cdl_component CYGPKG_IO_SERIAL_TERMIOS_TERMIOS3 {
    # This option is not active
    # The parent CYGPKG_IO_SERIAL_TERMIOS is disabled

    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 0
    # value_source default
    # Default value: 0
};

# >
# Termios TTY channel #3 device
# This option selects the physical device to use for 
# '/dev/termios3'.
#
cdl_option CYGDAT_IO_SERIAL_TERMIOS_TERMIOS3_DEV {
    # This option is not active
    # The parent CYGPKG_IO_SERIAL_TERMIOS_TERMIOS3 is not active
    # The parent CYGPKG_IO_SERIAL_TERMIOS_TERMIOS3 is disabled

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value "\"/dev/ser3\""
    # value_source default
    # Default value: "\"/dev/ser3\""
};

# <
# Support signals
# This option selects whether those parts of the termios
# interface involving signals is supported. This includes
# BRKINT mode, the INTR and QUIT characters, and whether
# SIGHUP is sent on terminal close.
#
cdl_option CYGSEM_IO_SERIAL_TERMIOS_USE_SIGNALS {
    # This option is not active
    # The parent CYGPKG_IO_SERIAL_TERMIOS is disabled

    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 0
    # value_source default
    # Default value:  CYGINT_ISO_SIGNAL_NUMBERS != 0 &&  CYGINT_ISO_SIGNAL_IMPL != 0 
    #     CYGINT_ISO_SIGNAL_NUMBERS == 0
    #     CYGINT_ISO_SIGNAL_IMPL == 0
    #   --> 0
    # Requires: CYGINT_ISO_SIGNAL_NUMBERS
    #     CYGINT_ISO_SIGNAL_NUMBERS == 0
    #   --> 0
    # Requires: CYGINT_ISO_SIGNAL_IMPL
    #     CYGINT_ISO_SIGNAL_IMPL == 0
    #   --> 0
};

# <
# Hardware serial device drivers
# This option enables the hardware device drivers
# for the current platform.
#
cdl_component CYGPKG_IO_SERIAL_DEVICES {
    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 0
    # value_source default
    # Default value: 0

    # The following properties are affected by this value
    # option CYGPKG_IO_SERIAL_TESTS
    #     Calculated:  CYGPKG_IO_SERIAL_DEVICES ? "tests/serial1 tests/serial2 tests/serial3 tests/serial4 tests/serial5 tests/tty1 tests/tty2 tests/flow1 tests/flow2" : "" 
};

# >
# ST STM32 serial device drivers
# This option enables the serial device drivers for the
# ST STM32.
#
cdl_package CYGPKG_IO_SERIAL_CORTEXM_STM32 {
    # Packages cannot be added or removed, nor can their version be changed,
    # simply by editing their value. Instead the appropriate configuration
    # should be used to perform these actions.

    # This option is not active
    # The parent CYGPKG_IO_SERIAL_DEVICES is disabled
    # ActiveIf constraint: CYGPKG_IO_SERIAL
    #     CYGPKG_IO_SERIAL == current
    #   --> 1
    # ActiveIf constraint: CYGPKG_HAL_CORTEXM_STM32
    #     CYGPKG_HAL_CORTEXM_STM32 == current
    #   --> 1

    # This value cannot be modified here.
    # Flavor: booldata
    # Current value: 1 current
    # Requires: CYGPKG_ERROR
    #     CYGPKG_ERROR == current
    #   --> 1
};

# >
# ST STM32 serial port 0 driver
# This option includes the serial device driver for the ST STM32 
# port 0.
#
cdl_component CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL0 {
    # This option is not active
    # The parent CYGPKG_IO_SERIAL_CORTEXM_STM32 is not active

    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 1
    # value_source default
    # Default value: CYGINT_HAL_STM32_UART0>0
    #     CYGINT_HAL_STM32_UART0 == 1
    #   --> 1

    # The following properties are affected by this value
    # option CYGPRI_SER_TEST_SER_DEV
    #     DefaultValue:  CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL0 ? CYGDAT_IO_SERIAL_CORTEXM_STM32_SERIAL0_NAME :  CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL1 ? CYGDAT_IO_SERIAL_CORTEXM_STM32_SERIAL1_NAME :  CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL2 ? CYGDAT_IO_SERIAL_CORTEXM_STM32_SERIAL2_NAME :  CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL3 ? CYGDAT_IO_SERIAL_CORTEXM_STM32_SERIAL3_NAME :  CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL4 ? CYGDAT_IO_SERIAL_CORTEXM_STM32_SERIAL4_NAME :  CYGDAT_IO_SERIAL_CORTEXM_STM32_SERIAL5_NAME 
    # option CYGPRI_SER_TEST_TTY_DEV
    #     DefaultValue:  CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL0 ? "\"/dev/tty0\"" :  CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL1 ? "\"/dev/tty1\"" :  CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL2 ? "\"/dev/tty2\"" :  CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL3 ? "\"/dev/tty3\"" :  CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL4 ? "\"/dev/tty4\"" :  "\"/dev/tty5\"" 
};

# >
# Device name for ST STM32 serial port 0 driver
# This option specifies the name of the serial device for the 
# ST STM32 port 0.
#
cdl_option CYGDAT_IO_SERIAL_CORTEXM_STM32_SERIAL0_NAME {
    # This option is not active
    # The parent CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL0 is not active

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value "\"/dev/ser0\""
    # value_source default
    # Default value: "\"/dev/ser0\""

    # The following properties are affected by this value
    # option CYGPRI_SER_TEST_SER_DEV
    #     DefaultValue:  CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL0 ? CYGDAT_IO_SERIAL_CORTEXM_STM32_SERIAL0_NAME :  CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL1 ? CYGDAT_IO_SERIAL_CORTEXM_STM32_SERIAL1_NAME :  CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL2 ? CYGDAT_IO_SERIAL_CORTEXM_STM32_SERIAL2_NAME :  CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL3 ? CYGDAT_IO_SERIAL_CORTEXM_STM32_SERIAL3_NAME :  CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL4 ? CYGDAT_IO_SERIAL_CORTEXM_STM32_SERIAL4_NAME :  CYGDAT_IO_SERIAL_CORTEXM_STM32_SERIAL5_NAME 
};

# Baud rate for the ST STM32 serial port 0 driver
# This option specifies the default baud rate (speed) for the 
# ST STM32 port 0.
#
cdl_option CYGNUM_IO_SERIAL_CORTEXM_STM32_SERIAL0_BAUD {
    # This option is not active
    # The parent CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL0 is not active

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value 38400
    # value_source default
    # Default value:  CYGNUM_HAL_VIRTUAL_VECTOR_CONSOLE_CHANNEL_BAUD 
    #     CYGNUM_HAL_VIRTUAL_VECTOR_CONSOLE_CHANNEL_BAUD == 38400
    #   --> 38400
    # Legal values:  50 75 110 "134_5" 150 200 300 600 1200 1800 2400 3600
    #                           4800 7200 9600 14400 19200 38400 57600 115200 230400
    #             
};

# Buffer size for the ST STM32 serial port 0 driver
# This option specifies the size of the internal buffers used 
# for the ST STM32 port 0.
#
cdl_option CYGNUM_IO_SERIAL_CORTEXM_STM32_SERIAL0_BUFSIZE {
    # This option is not active
    # The parent CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL0 is not active

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value 128
    # value_source default
    # Default value: 128
    # Legal values: 0 to 8192
};

# Interrupt priority for STM32 serial port 0
#
cdl_option CYGNUM_IO_SERIAL_CORTEXM_STM32_SERIAL0_INT_PRI {
    # This option is not active
    # The parent CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL0 is not active

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value 128
    # value_source default
    # Default value: 128
    # Legal values: 0 to 255
};

# <
# ST STM32 serial port 1 driver
# This option includes the serial device driver for the ST STM32 
# port 1.
#
cdl_component CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL1 {
    # This option is not active
    # The parent CYGPKG_IO_SERIAL_CORTEXM_STM32 is not active

    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 1
    # value_source default
    # Default value: CYGINT_HAL_STM32_UART1>0
    #     CYGINT_HAL_STM32_UART1 == 1
    #   --> 1

    # The following properties are affected by this value
    # option CYGPRI_SER_TEST_SER_DEV
    #     DefaultValue:  CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL0 ? CYGDAT_IO_SERIAL_CORTEXM_STM32_SERIAL0_NAME :  CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL1 ? CYGDAT_IO_SERIAL_CORTEXM_STM32_SERIAL1_NAME :  CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL2 ? CYGDAT_IO_SERIAL_CORTEXM_STM32_SERIAL2_NAME :  CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL3 ? CYGDAT_IO_SERIAL_CORTEXM_STM32_SERIAL3_NAME :  CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL4 ? CYGDAT_IO_SERIAL_CORTEXM_STM32_SERIAL4_NAME :  CYGDAT_IO_SERIAL_CORTEXM_STM32_SERIAL5_NAME 
    # option CYGPRI_SER_TEST_TTY_DEV
    #     DefaultValue:  CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL0 ? "\"/dev/tty0\"" :  CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL1 ? "\"/dev/tty1\"" :  CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL2 ? "\"/dev/tty2\"" :  CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL3 ? "\"/dev/tty3\"" :  CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL4 ? "\"/dev/tty4\"" :  "\"/dev/tty5\"" 
};

# >
# Device name for ST STM32 serial port 1 driver
# This option specifies the name of the serial device for the 
# ST STM32 port 1.
#
cdl_option CYGDAT_IO_SERIAL_CORTEXM_STM32_SERIAL1_NAME {
    # This option is not active
    # The parent CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL1 is not active

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value "\"/dev/ser1\""
    # value_source default
    # Default value: "\"/dev/ser1\""

    # The following properties are affected by this value
    # option CYGPRI_SER_TEST_SER_DEV
    #     DefaultValue:  CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL0 ? CYGDAT_IO_SERIAL_CORTEXM_STM32_SERIAL0_NAME :  CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL1 ? CYGDAT_IO_SERIAL_CORTEXM_STM32_SERIAL1_NAME :  CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL2 ? CYGDAT_IO_SERIAL_CORTEXM_STM32_SERIAL2_NAME :  CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL3 ? CYGDAT_IO_SERIAL_CORTEXM_STM32_SERIAL3_NAME :  CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL4 ? CYGDAT_IO_SERIAL_CORTEXM_STM32_SERIAL4_NAME :  CYGDAT_IO_SERIAL_CORTEXM_STM32_SERIAL5_NAME 
};

# Baud rate for the ST STM32 serial port 1 driver
# This option specifies the default baud rate (speed) for the
# ST STM32 port 1.
#
cdl_option CYGNUM_IO_SERIAL_CORTEXM_STM32_SERIAL1_BAUD {
    # This option is not active
    # The parent CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL1 is not active

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value 38400
    # value_source default
    # Default value: CYGNUM_HAL_VIRTUAL_VECTOR_CONSOLE_CHANNEL_BAUD
    #     CYGNUM_HAL_VIRTUAL_VECTOR_CONSOLE_CHANNEL_BAUD == 38400
    #   --> 38400
    # Legal values:  50 75 110 "134_5" 150 200 300 600 1200 1800 2400 3600
    #                           4800 7200 9600 14400 19200 38400 57600 115200 230400
    #             
};

# Buffer size for the ST STM32 serial port 1 driver
# This option specifies the size of the internal buffers used 
# for the ST STM32 port 1.
#
cdl_option CYGNUM_IO_SERIAL_CORTEXM_STM32_SERIAL1_BUFSIZE {
    # This option is not active
    # The parent CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL1 is not active

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value 128
    # value_source default
    # Default value: 128
    # Legal values: 0 to 8192
};

# Interrupt priority for STM32 serial port 1
#
cdl_option CYGNUM_IO_SERIAL_CORTEXM_STM32_SERIAL1_INT_PRI {
    # This option is not active
    # The parent CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL1 is not active

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value 128
    # value_source default
    # Default value: 128
    # Legal values: 0 to 255
};

# <
# ST STM32 serial port 2 driver
# This option includes the serial device driver for the ST STM32 
# port 2.
#
cdl_component CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL2 {
    # This option is not active
    # The parent CYGPKG_IO_SERIAL_CORTEXM_STM32 is not active

    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 0
    # value_source default
    # Default value: CYGINT_HAL_STM32_UART2>0
    #     CYGINT_HAL_STM32_UART2 == 0
    #   --> 0

    # The following properties are affected by this value
    # option CYGPRI_SER_TEST_SER_DEV
    #     DefaultValue:  CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL0 ? CYGDAT_IO_SERIAL_CORTEXM_STM32_SERIAL0_NAME :  CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL1 ? CYGDAT_IO_SERIAL_CORTEXM_STM32_SERIAL1_NAME :  CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL2 ? CYGDAT_IO_SERIAL_CORTEXM_STM32_SERIAL2_NAME :  CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL3 ? CYGDAT_IO_SERIAL_CORTEXM_STM32_SERIAL3_NAME :  CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL4 ? CYGDAT_IO_SERIAL_CORTEXM_STM32_SERIAL4_NAME :  CYGDAT_IO_SERIAL_CORTEXM_STM32_SERIAL5_NAME 
    # option CYGPRI_SER_TEST_TTY_DEV
    #     DefaultValue:  CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL0 ? "\"/dev/tty0\"" :  CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL1 ? "\"/dev/tty1\"" :  CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL2 ? "\"/dev/tty2\"" :  CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL3 ? "\"/dev/tty3\"" :  CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL4 ? "\"/dev/tty4\"" :  "\"/dev/tty5\"" 
};

# >
# Device name for ST STM32 serial port 2 driver
# This option specifies the name of the serial device for the 
# ST STM32 port 2.
#
cdl_option CYGDAT_IO_SERIAL_CORTEXM_STM32_SERIAL2_NAME {
    # This option is not active
    # The parent CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL2 is not active
    # The parent CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL2 is disabled

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value "\"/dev/ser2\""
    # value_source default
    # Default value: "\"/dev/ser2\""

    # The following properties are affected by this value
    # option CYGPRI_SER_TEST_SER_DEV
    #     DefaultValue:  CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL0 ? CYGDAT_IO_SERIAL_CORTEXM_STM32_SERIAL0_NAME :  CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL1 ? CYGDAT_IO_SERIAL_CORTEXM_STM32_SERIAL1_NAME :  CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL2 ? CYGDAT_IO_SERIAL_CORTEXM_STM32_SERIAL2_NAME :  CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL3 ? CYGDAT_IO_SERIAL_CORTEXM_STM32_SERIAL3_NAME :  CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL4 ? CYGDAT_IO_SERIAL_CORTEXM_STM32_SERIAL4_NAME :  CYGDAT_IO_SERIAL_CORTEXM_STM32_SERIAL5_NAME 
};

# Baud rate for the ST STM32 serial port 2 driver
# This option specifies the default baud rate (speed) for the
# ST STM32 port 2.
#
cdl_option CYGNUM_IO_SERIAL_CORTEXM_STM32_SERIAL2_BAUD {
    # This option is not active
    # The parent CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL2 is not active
    # The parent CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL2 is disabled

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value 38400
    # value_source default
    # Default value: CYGNUM_HAL_VIRTUAL_VECTOR_CONSOLE_CHANNEL_BAUD
    #     CYGNUM_HAL_VIRTUAL_VECTOR_CONSOLE_CHANNEL_BAUD == 38400
    #   --> 38400
    # Legal values:  50 75 110 "134_5" 150 200 300 600 1200 1800 2400 3600
    #                           4800 7200 9600 14400 19200 38400 57600 115200 230400
    #             
};

# Buffer size for the ST STM32 serial port 2 driver
# This option specifies the size of the internal buffers used 
# for the ST STM32 port 2.
#
cdl_option CYGNUM_IO_SERIAL_CORTEXM_STM32_SERIAL2_BUFSIZE {
    # This option is not active
    # The parent CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL2 is not active
    # The parent CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL2 is disabled

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value 128
    # value_source default
    # Default value: 128
    # Legal values: 0 to 8192
};

# Interrupt priority for STM32 serial port 2
#
cdl_option CYGNUM_IO_SERIAL_CORTEXM_STM32_SERIAL2_INT_PRI {
    # This option is not active
    # The parent CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL2 is not active
    # The parent CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL2 is disabled

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value 128
    # value_source default
    # Default value: 128
    # Legal values: 0 to 255
};

# <
# ST STM32 serial port 3 driver
# This option includes the serial device driver for the ST STM32 
# port 3.
#
cdl_component CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL3 {
    # This option is not active
    # The parent CYGPKG_IO_SERIAL_CORTEXM_STM32 is not active

    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 0
    # value_source default
    # Default value: CYGINT_HAL_STM32_UART3>0
    #     CYGINT_HAL_STM32_UART3 == 0
    #   --> 0

    # The following properties are affected by this value
    # option CYGPRI_SER_TEST_SER_DEV
    #     DefaultValue:  CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL0 ? CYGDAT_IO_SERIAL_CORTEXM_STM32_SERIAL0_NAME :  CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL1 ? CYGDAT_IO_SERIAL_CORTEXM_STM32_SERIAL1_NAME :  CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL2 ? CYGDAT_IO_SERIAL_CORTEXM_STM32_SERIAL2_NAME :  CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL3 ? CYGDAT_IO_SERIAL_CORTEXM_STM32_SERIAL3_NAME :  CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL4 ? CYGDAT_IO_SERIAL_CORTEXM_STM32_SERIAL4_NAME :  CYGDAT_IO_SERIAL_CORTEXM_STM32_SERIAL5_NAME 
    # option CYGPRI_SER_TEST_TTY_DEV
    #     DefaultValue:  CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL0 ? "\"/dev/tty0\"" :  CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL1 ? "\"/dev/tty1\"" :  CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL2 ? "\"/dev/tty2\"" :  CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL3 ? "\"/dev/tty3\"" :  CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL4 ? "\"/dev/tty4\"" :  "\"/dev/tty5\"" 
};

# >
# Device name for ST STM32 serial port 3 driver
# This option specifies the name of the serial device for the 
# ST STM32 port 3.
#
cdl_option CYGDAT_IO_SERIAL_CORTEXM_STM32_SERIAL3_NAME {
    # This option is not active
    # The parent CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL3 is not active
    # The parent CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL3 is disabled

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value "\"/dev/ser3\""
    # value_source default
    # Default value: "\"/dev/ser3\""

    # The following properties are affected by this value
    # option CYGPRI_SER_TEST_SER_DEV
    #     DefaultValue:  CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL0 ? CYGDAT_IO_SERIAL_CORTEXM_STM32_SERIAL0_NAME :  CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL1 ? CYGDAT_IO_SERIAL_CORTEXM_STM32_SERIAL1_NAME :  CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL2 ? CYGDAT_IO_SERIAL_CORTEXM_STM32_SERIAL2_NAME :  CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL3 ? CYGDAT_IO_SERIAL_CORTEXM_STM32_SERIAL3_NAME :  CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL4 ? CYGDAT_IO_SERIAL_CORTEXM_STM32_SERIAL4_NAME :  CYGDAT_IO_SERIAL_CORTEXM_STM32_SERIAL5_NAME 
};

# Baud rate for the ST STM32 serial port 3 driver
# This option specifies the default baud rate (speed) for the
# ST STM32 port 3.
#
cdl_option CYGNUM_IO_SERIAL_CORTEXM_STM32_SERIAL3_BAUD {
    # This option is not active
    # The parent CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL3 is not active
    # The parent CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL3 is disabled

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value 38400
    # value_source default
    # Default value: CYGNUM_HAL_VIRTUAL_VECTOR_CONSOLE_CHANNEL_BAUD
    #     CYGNUM_HAL_VIRTUAL_VECTOR_CONSOLE_CHANNEL_BAUD == 38400
    #   --> 38400
    # Legal values:  50 75 110 "134_5" 150 200 300 600 1200 1800 2400 3600
    #                           4800 7200 9600 14400 19200 38400 57600 115200 230400
    #             
};

# Buffer size for the ST STM32 serial port 3 driver
# This option specifies the size of the internal buffers used 
# for the ST STM32 port 3.
#
cdl_option CYGNUM_IO_SERIAL_CORTEXM_STM32_SERIAL3_BUFSIZE {
    # This option is not active
    # The parent CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL3 is not active
    # The parent CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL3 is disabled

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value 128
    # value_source default
    # Default value: 128
    # Legal values: 0 to 8192
};

# Interrupt priority for STM32 serial port 3
#
cdl_option CYGNUM_IO_SERIAL_CORTEXM_STM32_SERIAL3_INT_PRI {
    # This option is not active
    # The parent CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL3 is not active
    # The parent CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL3 is disabled

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value 128
    # value_source default
    # Default value: 128
    # Legal values: 0 to 255
};

# <
# ST STM32 serial port 4 driver
# This option includes the serial device driver for the ST STM32 
# port 4.
#
cdl_component CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL4 {
    # This option is not active
    # The parent CYGPKG_IO_SERIAL_CORTEXM_STM32 is not active

    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 0
    # value_source default
    # Default value: CYGINT_HAL_STM32_UART4>0
    #     CYGINT_HAL_STM32_UART4 == 0
    #   --> 0

    # The following properties are affected by this value
    # option CYGPRI_SER_TEST_SER_DEV
    #     DefaultValue:  CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL0 ? CYGDAT_IO_SERIAL_CORTEXM_STM32_SERIAL0_NAME :  CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL1 ? CYGDAT_IO_SERIAL_CORTEXM_STM32_SERIAL1_NAME :  CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL2 ? CYGDAT_IO_SERIAL_CORTEXM_STM32_SERIAL2_NAME :  CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL3 ? CYGDAT_IO_SERIAL_CORTEXM_STM32_SERIAL3_NAME :  CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL4 ? CYGDAT_IO_SERIAL_CORTEXM_STM32_SERIAL4_NAME :  CYGDAT_IO_SERIAL_CORTEXM_STM32_SERIAL5_NAME 
    # option CYGPRI_SER_TEST_TTY_DEV
    #     DefaultValue:  CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL0 ? "\"/dev/tty0\"" :  CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL1 ? "\"/dev/tty1\"" :  CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL2 ? "\"/dev/tty2\"" :  CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL3 ? "\"/dev/tty3\"" :  CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL4 ? "\"/dev/tty4\"" :  "\"/dev/tty5\"" 
};

# >
# Device name for ST STM32 serial port 4 driver
# This option specifies the name of the serial device for the 
# ST STM32 port 4.
#
cdl_option CYGDAT_IO_SERIAL_CORTEXM_STM32_SERIAL4_NAME {
    # This option is not active
    # The parent CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL4 is not active
    # The parent CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL4 is disabled

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value "\"/dev/ser4\""
    # value_source default
    # Default value: "\"/dev/ser4\""

    # The following properties are affected by this value
    # option CYGPRI_SER_TEST_SER_DEV
    #     DefaultValue:  CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL0 ? CYGDAT_IO_SERIAL_CORTEXM_STM32_SERIAL0_NAME :  CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL1 ? CYGDAT_IO_SERIAL_CORTEXM_STM32_SERIAL1_NAME :  CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL2 ? CYGDAT_IO_SERIAL_CORTEXM_STM32_SERIAL2_NAME :  CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL3 ? CYGDAT_IO_SERIAL_CORTEXM_STM32_SERIAL3_NAME :  CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL4 ? CYGDAT_IO_SERIAL_CORTEXM_STM32_SERIAL4_NAME :  CYGDAT_IO_SERIAL_CORTEXM_STM32_SERIAL5_NAME 
};

# Baud rate for the ST STM32 serial port 4 driver
# This option specifies the default baud rate (speed) for the
# ST STM32 port 4.
#
cdl_option CYGNUM_IO_SERIAL_CORTEXM_STM32_SERIAL4_BAUD {
    # This option is not active
    # The parent CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL4 is not active
    # The parent CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL4 is disabled

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value 38400
    # value_source default
    # Default value: CYGNUM_HAL_VIRTUAL_VECTOR_CONSOLE_CHANNEL_BAUD
    #     CYGNUM_HAL_VIRTUAL_VECTOR_CONSOLE_CHANNEL_BAUD == 38400
    #   --> 38400
    # Legal values:  50 75 110 "134_5" 150 200 300 600 1200 1800 2400 3600
    #                           4800 7200 9600 14400 19200 38400 57600 115200 230400
    #             
};

# Buffer size for the ST STM32 serial port 4 driver
# This option specifies the size of the internal buffers used 
# for the ST STM32 port 4.
#
cdl_option CYGNUM_IO_SERIAL_CORTEXM_STM32_SERIAL4_BUFSIZE {
    # This option is not active
    # The parent CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL4 is not active
    # The parent CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL4 is disabled

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value 128
    # value_source default
    # Default value: 128
    # Legal values: 0 to 8192
};

# Interrupt priority for STM32 serial port 4
#
cdl_option CYGNUM_IO_SERIAL_CORTEXM_STM32_SERIAL4_INT_PRI {
    # This option is not active
    # The parent CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL4 is not active
    # The parent CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL4 is disabled

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value 128
    # value_source default
    # Default value: 128
    # Legal values: 0 to 255
};

# <
# ST STM32 serial port 5 driver
# This option includes the serial device driver for the ST STM32 
# port 5.
#
cdl_component CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL5 {
    # This option is not active
    # The parent CYGPKG_IO_SERIAL_CORTEXM_STM32 is not active

    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 0
    # value_source default
    # Default value: CYGINT_HAL_STM32_UART5>0
    #     CYGINT_HAL_STM32_UART5 == 0
    #   --> 0
};

# >
# Device name for ST STM32 serial port 5 driver
# This option specifies the name of the serial device for the 
# ST STM32 port 5.
#
cdl_option CYGDAT_IO_SERIAL_CORTEXM_STM32_SERIAL5_NAME {
    # This option is not active
    # The parent CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL5 is not active
    # The parent CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL5 is disabled

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value "\"/dev/ser5\""
    # value_source default
    # Default value: "\"/dev/ser5\""

    # The following properties are affected by this value
    # option CYGPRI_SER_TEST_SER_DEV
    #     DefaultValue:  CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL0 ? CYGDAT_IO_SERIAL_CORTEXM_STM32_SERIAL0_NAME :  CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL1 ? CYGDAT_IO_SERIAL_CORTEXM_STM32_SERIAL1_NAME :  CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL2 ? CYGDAT_IO_SERIAL_CORTEXM_STM32_SERIAL2_NAME :  CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL3 ? CYGDAT_IO_SERIAL_CORTEXM_STM32_SERIAL3_NAME :  CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL4 ? CYGDAT_IO_SERIAL_CORTEXM_STM32_SERIAL4_NAME :  CYGDAT_IO_SERIAL_CORTEXM_STM32_SERIAL5_NAME 
};

# Baud rate for the ST STM32 serial port 5 driver
# This option specifies the default baud rate (speed) for the
# ST STM32 port 5.
#
cdl_option CYGNUM_IO_SERIAL_CORTEXM_STM32_SERIAL5_BAUD {
    # This option is not active
    # The parent CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL5 is not active
    # The parent CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL5 is disabled

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value 38400
    # value_source default
    # Default value: CYGNUM_HAL_VIRTUAL_VECTOR_CONSOLE_CHANNEL_BAUD
    #     CYGNUM_HAL_VIRTUAL_VECTOR_CONSOLE_CHANNEL_BAUD == 38400
    #   --> 38400
    # Legal values:  50 75 110 "134_5" 150 200 300 600 1200 1800 2400 3600
    #                           4800 7200 9600 14400 19200 38400 57600 115200 230400
    #             
};

# Buffer size for the ST STM32 serial port 5 driver
# This option specifies the size of the internal buffers used 
# for the ST STM32 port 5.
#
cdl_option CYGNUM_IO_SERIAL_CORTEXM_STM32_SERIAL5_BUFSIZE {
    # This option is not active
    # The parent CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL5 is not active
    # The parent CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL5 is disabled

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value 128
    # value_source default
    # Default value: 128
    # Legal values: 0 to 8192
};

# Interrupt priority for STM32 serial port 5
#
cdl_option CYGNUM_IO_SERIAL_CORTEXM_STM32_SERIAL5_INT_PRI {
    # This option is not active
    # The parent CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL5 is not active
    # The parent CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL5 is disabled

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value 128
    # value_source default
    # Default value: 128
    # Legal values: 0 to 255
};

# <
# Serial device driver build options
# Package specific build options including control over
# compiler flags used only in building this package,
# and details of which tests are built.
#
cdl_component CYGPKG_IO_SERIAL_CORTEXM_STM32_OPTIONS {
    # This option is not active
    # The parent CYGPKG_IO_SERIAL_CORTEXM_STM32 is not active

    # There is no associated value.
};

# >
# Additional compiler flags
# This option modifies the set of compiler flags for
# building these serial device drivers. These flags are used in addition
# to the set of global flags.
#
cdl_option CYGPKG_IO_SERIAL_CORTEXM_STM32_CFLAGS_ADD {
    # This option is not active
    # The parent CYGPKG_IO_SERIAL_CORTEXM_STM32_OPTIONS is not active

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value ""
    # value_source default
    # Default value: ""
};

# Suppressed compiler flags
# This option modifies the set of compiler flags for
# building these serial device drivers. These flags are removed from
# the set of global flags if present.
#
cdl_option CYGPKG_IO_SERIAL_CORTEXM_STM32_CFLAGS_REMOVE {
    # This option is not active
    # The parent CYGPKG_IO_SERIAL_CORTEXM_STM32_OPTIONS is not active

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value ""
    # value_source default
    # Default value: ""
};

# <
# Testing parameters
#
cdl_component CYGPKG_IO_SERIAL_CORTEXM_STM32_TESTING {
    # This option is not active
    # The parent CYGPKG_IO_SERIAL_CORTEXM_STM32 is not active

    # There is no associated value.
};

# >
# Serial device used for testing
#
cdl_option CYGPRI_SER_TEST_SER_DEV {
    # This option is not active
    # The parent CYGPKG_IO_SERIAL_CORTEXM_STM32_TESTING is not active

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value 0
    # value_source default
    # Default value:  CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL0 ? CYGDAT_IO_SERIAL_CORTEXM_STM32_SERIAL0_NAME :  CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL1 ? CYGDAT_IO_SERIAL_CORTEXM_STM32_SERIAL1_NAME :  CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL2 ? CYGDAT_IO_SERIAL_CORTEXM_STM32_SERIAL2_NAME :  CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL3 ? CYGDAT_IO_SERIAL_CORTEXM_STM32_SERIAL3_NAME :  CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL4 ? CYGDAT_IO_SERIAL_CORTEXM_STM32_SERIAL4_NAME :  CYGDAT_IO_SERIAL_CORTEXM_STM32_SERIAL5_NAME 
    #     CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL0 == 0
    #     CYGDAT_IO_SERIAL_CORTEXM_STM32_SERIAL0_NAME == 0
    #     CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL1 == 0
    #     CYGDAT_IO_SERIAL_CORTEXM_STM32_SERIAL1_NAME == 0
    #     CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL2 == 0
    #     CYGDAT_IO_SERIAL_CORTEXM_STM32_SERIAL2_NAME == 0
    #     CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL3 == 0
    #     CYGDAT_IO_SERIAL_CORTEXM_STM32_SERIAL3_NAME == 0
    #     CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL4 == 0
    #     CYGDAT_IO_SERIAL_CORTEXM_STM32_SERIAL4_NAME == 0
    #     CYGDAT_IO_SERIAL_CORTEXM_STM32_SERIAL5_NAME == 0
    #   --> 0
};

# TTY-mode serial device used for testing
#
cdl_option CYGPRI_SER_TEST_TTY_DEV {
    # This option is not active
    # The parent CYGPKG_IO_SERIAL_CORTEXM_STM32_TESTING is not active

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value "\"/dev/tty5\""
    # value_source default
    # Default value:  CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL0 ? "\"/dev/tty0\"" :  CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL1 ? "\"/dev/tty1\"" :  CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL2 ? "\"/dev/tty2\"" :  CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL3 ? "\"/dev/tty3\"" :  CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL4 ? "\"/dev/tty4\"" :  "\"/dev/tty5\"" 
    #     CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL0 == 0
    #     CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL1 == 0
    #     CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL2 == 0
    #     CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL3 == 0
    #     CYGPKG_IO_SERIAL_CORTEXM_STM32_SERIAL4 == 0
    #   --> "\"/dev/tty5\""
};

# <
# <
# <
# Build extra serial tests
# This option enables the building of some extra tests which
# can be used when testing / debugging serial drivers. These
# are not built by default since they do not use the dedicated
# testing infrastructure.
#
cdl_option CYGBLD_IO_SERIAL_EXTRA_TESTS {
    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 0
    # value_source default
    # Default value: 0
};

# Serial device driver build options
# Package specific build options including control over
# compiler flags used only in building this package,
# and details of which tests are built.
#
cdl_component CYGPKG_IO_SERIAL_OPTIONS {
    # There is no associated value.
};

# >
# Additional compiler flags
# This option modifies the set of compiler flags for
# building the serial device drivers. These flags are used in addition
# to the set of global flags.
#
cdl_option CYGPKG_IO_SERIAL_CFLAGS_ADD {
    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value ""
    # value_source default
    # Default value: ""
};

# Suppressed compiler flags
# This option modifies the set of compiler flags for
# building the serial device drivers. These flags are removed from
# the set of global flags if present.
#
cdl_option CYGPKG_IO_SERIAL_CFLAGS_REMOVE {
    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value ""
    # value_source default
    # Default value: ""
};

# Serial device driver tests
# This option specifies the set of tests for the serial device drivers.
#
cdl_option CYGPKG_IO_SERIAL_TESTS {
    # Calculated value:  CYGPKG_IO_SERIAL_DEVICES ? "tests/serial1 tests/serial2 tests/serial3 tests/serial4 tests/serial5 tests/tty1 tests/tty2 tests/flow1 tests/flow2" : "" 
    #     CYGPKG_IO_SERIAL_DEVICES == 0
    # Flavor: data
    # Current_value: 
};

# <
# Enable serial device select support
# This option enables support for the select() API function on all
# serial devices.
#
cdl_option CYGPKG_IO_SERIAL_SELECT_SUPPORT {
    # This option is not active
    # ActiveIf constraint: CYGPKG_IO_FILEIO
    #     CYGPKG_IO_FILEIO (unknown) == 0
    #   --> 0

    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 1
    # value_source default
    # Default value: 1
    # Requires:  CYGFUN_IO_FILEIO_SELECT == 1 
    #     CYGFUN_IO_FILEIO_SELECT (unknown) == 0
    #   --> 0
};

# Serial testing specification
#
cdl_component CYGPKG_IO_SERIAL_TEST_SPECS {
    # Calculated value: 1
    # Flavor: bool
    # Current value: 1
};

# >
# Skip 9600 baud testing
#
cdl_interface CYGINT_IO_SERIAL_TEST_SKIP_9600 {
    # No options implement this inferface
    # This value cannot be modified here.
    # Flavor: data
    # Current_value: 0
};

# Skip 14400 baud testing
#
cdl_interface CYGINT_IO_SERIAL_TEST_SKIP_14400 {
    # No options implement this inferface
    # This value cannot be modified here.
    # Flavor: data
    # Current_value: 0
};

# Skip 19200 baud testing
#
cdl_interface CYGINT_IO_SERIAL_TEST_SKIP_19200 {
    # No options implement this inferface
    # This value cannot be modified here.
    # Flavor: data
    # Current_value: 0
};

# Skip 38400 baud testing
#
cdl_interface CYGINT_IO_SERIAL_TEST_SKIP_38400 {
    # Implemented by CYGPKG_IO_SERIAL_CORTEXM_STM32_TESTING, inactive, enabled
    # This value cannot be modified here.
    # Flavor: data
    # Current_value: 0

    # The following properties are affected by this value
};

# Skip 57600 baud testing
#
cdl_interface CYGINT_IO_SERIAL_TEST_SKIP_57600 {
    # Implemented by CYGPKG_IO_SERIAL_CORTEXM_STM32_TESTING, inactive, enabled
    # This value cannot be modified here.
    # Flavor: data
    # Current_value: 0

    # The following properties are affected by this value
};

# Skip 115200 baud testing
#
cdl_interface CYGINT_IO_SERIAL_TEST_SKIP_115200 {
    # Implemented by CYGPKG_IO_SERIAL_CORTEXM_STM32_TESTING, inactive, enabled
    # This value cannot be modified here.
    # Flavor: data
    # Current_value: 0

    # The following properties are affected by this value
};

# Skip even-parity testing
#
cdl_interface CYGINT_IO_SERIAL_TEST_SKIP_PARITY_EVEN {
    # No options implement this inferface
    # This value cannot be modified here.
    # Flavor: data
    # Current_value: 0
};

# Skip odd-parity testing
#
cdl_interface CYGINT_IO_SERIAL_TEST_SKIP_PARITY_ODD {
    # No options implement this inferface
    # This value cannot be modified here.
    # Flavor: data
    # Current_value: 0
};

# Skip 2-stop bit testing
#
cdl_interface CYGINT_IO_SERIAL_TEST_SKIP_STOP_2 {
    # No options implement this inferface
    # This value cannot be modified here.
    # Flavor: data
    # Current_value: 0
};

# <
# <
# <
# Infrastructure
# Common types and useful macros.
# Tracing and assertion facilities.
# Package startup options.
#
cdl_package CYGPKG_INFRA {
    # Packages cannot be added or removed, nor can their version be changed,
    # simply by editing their value. Instead the appropriate configuration
    # should be used to perform these actions.

    # This value cannot be modified here.
    # Flavor: booldata
    # Current value: 1 current

    # The following properties are affected by this value
    # package CYGPKG_IO_SPI
    #     Requires: CYGPKG_INFRA CYGPKG_HAL
    # package CYGPKG_HAL
    #     Requires: CYGPKG_INFRA
};

# >
# Asserts & Tracing
# The eCos source code contains a significant amount of
# internal debugging support, in the form of assertions and
# tracing.
# Assertions check at runtime that various conditions are as
# expected; if not, execution is halted.
# Tracing takes the form of text messages that are output
# whenever certain events occur, or whenever functions are
# called or return.
# The most important property of these checks and messages is
# that they are not required for the program to run.
# It is prudent to develop software with assertions enabled,
# but disable them when making a product release, thus
# removing the overhead of that checking.
# It is possible to enable assertions and tracing
# independently.
# There are also options controlling the exact behaviour of
# the assertion and tracing facilities, thus giving users
# finer control over the code and data size requirements.
#
cdl_component CYGPKG_INFRA_DEBUG {
    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 0
    # value_source default
    # Default value: 0

    # The following properties are affected by this value
    # option CYGNUM_INFRA_EMPTY_DELETE_THRESHOLD
    #     ActiveIf: CYGPKG_INFRA_DEBUG
    # component CYGFUN_KERNEL_THREADS_STACK_CHECKING
    #     ActiveIf: CYGPKG_INFRA_DEBUG
    # component CYGFUN_KERNEL_THREADS_STACK_MEASUREMENT
    #     DefaultValue:  0 != CYGPKG_INFRA_DEBUG 
    # component CYGPKG_KERNEL_TESTS
    #     Calculated: 
    #                     "tests/bin_sem0 tests/bin_sem1 tests/bin_sem2 tests/bin_sem3 tests/clock0 tests/clock1 tests/clockcnv tests/clocktruth tests/cnt_sem0 tests/cnt_sem1 tests/except1 tests/flag0 tests/flag1 tests/intr0 tests/kill tests/mbox1 tests/mqueue1 tests/mutex0 tests/mutex1 tests/mutex2 tests/mutex3 tests/release tests/sched1 tests/sync2 tests/sync3 tests/thread0 tests/thread1 tests/thread2"
    #                     . ((CYGFUN_KERNEL_API_C) ? " tests/kclock0 tests/kclock1 tests/kexcept1 tests/kflag0 tests/kflag1 tests/kintr0 tests/klock tests/kmbox1 tests/kmutex0 tests/kmutex1 tests/kmutex3 tests/kmutex4 tests/ksched1 tests/ksem0 tests/ksem1 tests/kthread0 tests/kthread1 tests/stress_threads tests/thread_gdb tests/timeslice tests/timeslice2 tests/tm_basic tests/kalarm0" : "")
    #                     . ((!CYGPKG_INFRA_DEBUG && !CYGPKG_KERNEL_INSTRUMENT && CYGFUN_KERNEL_API_C) ? " tests/dhrystone" : "")
    #                     . ((CYGPKG_KERNEL_SMP_SUPPORT && CYGFUN_KERNEL_API_C) ? " tests/smp" : "")
    #                     . ((!CYGINT_HAL_TESTS_NO_CACHES && CYGFUN_KERNEL_API_C) ? " tests/kcache1 tests/kcache2" : "")
    #                     . ((CYGFUN_KERNEL_API_C) ? (" tests/fpint_thread_switch" . (CYGTST_KERNEL_SKIP_MULTI_THREAD_FP_TEST ? " tests/fpinttestf1" :
    #                        " tests/fptest tests/fpinttestf tests/fpinttestf2")) : "")
    #                 
};

# >
# Use asserts
# If this option is defined, asserts in the code are tested.
# Assert functions (CYG_ASSERT()) are defined in
# 'include/cyg/infra/cyg_ass.h' within the 'install' tree.
# If it is not defined, these result in no additional
# object code and no checking of the asserted conditions.
#
cdl_component CYGDBG_USE_ASSERTS {
    # This option is not active
    # The parent CYGPKG_INFRA_DEBUG is disabled

    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 1
    # value_source default
    # Default value: 1
    # Requires:  1 == CYGINT_INFRA_DEBUG_TRACE_IMPL 
    #     CYGINT_INFRA_DEBUG_TRACE_IMPL == 0
    #   --> 0

    # The following properties are affected by this value
    # component CYGFUN_KERNEL_THREADS_STACK_CHECKING
    #     ActiveIf: CYGDBG_USE_ASSERTS
    # option CYGDBG_MEMALLOC_ALLOCATOR_DLMALLOC_DEBUG
    #     Requires: CYGDBG_USE_ASSERTS
    # option CYGDBG_MEMALLOC_ALLOCATOR_DLMALLOC_DEBUG
    #     DefaultValue:  0 != CYGDBG_USE_ASSERTS 
};

# >
# Preconditions
# This option allows individual control of preconditions.
# A precondition is one type of assert, which it is
# useful to control separately from more general asserts.
# The function is CYG_PRECONDITION(condition,msg).
#
cdl_option CYGDBG_INFRA_DEBUG_PRECONDITIONS {
    # This option is not active
    # The parent CYGDBG_USE_ASSERTS is not active

    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 1
    # value_source default
    # Default value: 1
};

# Postconditions
# This option allows individual control of postconditions.
# A postcondition is one type of assert, which it is
# useful to control separately from more general asserts.
# The function is CYG_POSTCONDITION(condition,msg).
#
cdl_option CYGDBG_INFRA_DEBUG_POSTCONDITIONS {
    # This option is not active
    # The parent CYGDBG_USE_ASSERTS is not active

    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 1
    # value_source default
    # Default value: 1
};

# Loop invariants
# This option allows individual control of loop invariants.
# A loop invariant is one type of assert, which it is
# useful to control separately from more general asserts,
# particularly since a loop invariant is typically evaluated
# a great many times when used correctly.
# The function is CYG_LOOP_INVARIANT(condition,msg).
#
cdl_option CYGDBG_INFRA_DEBUG_LOOP_INVARIANTS {
    # This option is not active
    # The parent CYGDBG_USE_ASSERTS is not active

    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 1
    # value_source default
    # Default value: 1
};

# Use assert text
# All assertions within eCos contain a text message
# which should give some information about the condition
# being tested.
# These text messages will end up being embedded in the
# application image and hence there is a significant penalty
# in terms of image size.
# It is possible to suppress the use of these messages by
# disabling this option.
# This results in smaller code size, but there is less
# human-readable information if an assertion actually gets
# triggered.
#
cdl_option CYGDBG_INFRA_DEBUG_ASSERT_MESSAGE {
    # This option is not active
    # The parent CYGDBG_USE_ASSERTS is not active

    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 1
    # value_source default
    # Default value: 1
};

# <
# Use tracing
# If this option is defined, tracing operations
# result in output or logging, depending on other options.
# This may have adverse effects on performance, if the time
# taken to output message overwhelms the available CPU
# power or output bandwidth.
# Trace functions (CYG_TRACE()) are defined in
# 'include/cyg/infra/cyg_trac.h' within the 'install' tree.
# If it is not defined, these result in no additional
# object code and no trace information.
#
cdl_component CYGDBG_USE_TRACING {
    # This option is not active
    # The parent CYGPKG_INFRA_DEBUG is disabled

    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 0
    # value_source default
    # Default value: 0
    # Requires:  1 == CYGINT_INFRA_DEBUG_TRACE_IMPL 
    #     CYGINT_INFRA_DEBUG_TRACE_IMPL == 0
    #   --> 0

    # The following properties are affected by this value
    # option CYGDBG_INFRA_DEBUG_TRACE_BUFFER_SIZE
    #     ActiveIf: CYGDBG_USE_TRACING
    # option CYGDBG_INFRA_DEBUG_TRACE_BUFFER_WRAP
    #     ActiveIf: CYGDBG_USE_TRACING
    # option CYGDBG_INFRA_DEBUG_TRACE_BUFFER_HALT
    #     ActiveIf: CYGDBG_USE_TRACING
    # option CYGDBG_INFRA_DEBUG_TRACE_BUFFER_PRINT
    #     ActiveIf: CYGDBG_USE_TRACING
    # option CYGDBG_INFRA_DEBUG_TRACE_BUFFER_PRINT_ON_ASSERT
    #     ActiveIf: CYGDBG_USE_TRACING
    # option CYGDBG_KERNEL_TRACE_TIMESLICE
    #     ActiveIf: CYGDBG_USE_TRACING
};

# >
# Trace function reports
# This option allows individual control of
# function entry/exit tracing, independent of
# more general tracing output.
# This may be useful to remove clutter from a
# trace log.
#
cdl_option CYGDBG_INFRA_DEBUG_FUNCTION_REPORTS {
    # This option is not active
    # The parent CYGDBG_USE_TRACING is not active
    # The parent CYGDBG_USE_TRACING is disabled

    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 1
    # value_source default
    # Default value: 1
};

# Use trace text
# All trace calls within eCos contain a text message
# which should give some information about the circumstances.
# These text messages will end up being embedded in the
# application image and hence there is a significant penalty
# in terms of image size.
# It is possible to suppress the use of these messages by
# disabling this option.
# This results in smaller code size, but there is less
# human-readable information available in the trace output,
# possibly only filenames and line numbers.
#
cdl_option CYGDBG_INFRA_DEBUG_TRACE_MESSAGE {
    # This option is not active
    # The parent CYGDBG_USE_TRACING is not active
    # The parent CYGDBG_USE_TRACING is disabled

    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 1
    # value_source default
    # Default value: 1
};

# <
# Trace output implementations
#
cdl_interface CYGINT_INFRA_DEBUG_TRACE_IMPL {
    # Implemented by CYGDBG_INFRA_DEBUG_TRACE_ASSERT_NULL, inactive, disabled
    # Implemented by CYGDBG_INFRA_DEBUG_TRACE_ASSERT_SIMPLE, inactive, disabled
    # Implemented by CYGDBG_INFRA_DEBUG_TRACE_ASSERT_FANCY, inactive, disabled
    # Implemented by CYGDBG_INFRA_DEBUG_TRACE_ASSERT_BUFFER, inactive, enabled
    # This option is not active
    # The parent CYGPKG_INFRA_DEBUG is disabled

    # This value cannot be modified here.
    # Flavor: data
    # Current_value: 0

    # The following properties are affected by this value
    # component CYGDBG_USE_ASSERTS
    #     Requires:  1 == CYGINT_INFRA_DEBUG_TRACE_IMPL 
    # component CYGDBG_USE_TRACING
    #     Requires:  1 == CYGINT_INFRA_DEBUG_TRACE_IMPL 
};

# Null output
# A null output module which is useful when
# debugging interactively; the output routines
# can be breakpointed rather than have them actually
# 'print' something.
#
cdl_option CYGDBG_INFRA_DEBUG_TRACE_ASSERT_NULL {
    # This option is not active
    # The parent CYGPKG_INFRA_DEBUG is disabled

    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 0
    # value_source default
    # Default value: 0
};

# Simple output
# An output module which produces simple output
# from tracing and assertion events.
#
cdl_option CYGDBG_INFRA_DEBUG_TRACE_ASSERT_SIMPLE {
    # This option is not active
    # The parent CYGPKG_INFRA_DEBUG is disabled

    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 0
    # value_source default
    # Default value: 0

    # The following properties are affected by this value
    # option CYGDBG_KERNEL_TRACE_TIMESLICE
    #     Requires: !CYGDBG_INFRA_DEBUG_TRACE_ASSERT_SIMPLE
};

# Fancy output
# An output module which produces fancy output
# from tracing and assertion events.
#
cdl_option CYGDBG_INFRA_DEBUG_TRACE_ASSERT_FANCY {
    # This option is not active
    # The parent CYGPKG_INFRA_DEBUG is disabled

    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 0
    # value_source default
    # Default value: 0

    # The following properties are affected by this value
    # option CYGDBG_KERNEL_TRACE_TIMESLICE
    #     Requires: !CYGDBG_INFRA_DEBUG_TRACE_ASSERT_FANCY
};

# Buffered tracing
# An output module which buffers output
# from tracing and assertion events. The stored
# messages are output when an assert fires, or
# CYG_TRACE_PRINT() (defined in <cyg/infra/cyg_trac.h>)
# is called.
# Of course, there will only be stored messages
# if tracing per se (CYGDBG_USE_TRACING)
# is enabled above.
#
cdl_component CYGDBG_INFRA_DEBUG_TRACE_ASSERT_BUFFER {
    # This option is not active
    # The parent CYGPKG_INFRA_DEBUG is disabled

    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 1
    # value_source default
    # Default value: 1
};

# >
# Trace buffer size
# The size of the trace buffer. This counts the number
# of trace records stored. When the buffer fills it
# either wraps, stops recording, or generates output.
#
cdl_option CYGDBG_INFRA_DEBUG_TRACE_BUFFER_SIZE {
    # This option is not active
    # The parent CYGDBG_INFRA_DEBUG_TRACE_ASSERT_BUFFER is not active
    # ActiveIf constraint: CYGDBG_USE_TRACING
    #     CYGDBG_USE_TRACING == 0
    #   --> 0

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value 32
    # value_source default
    # Default value: 32
    # Legal values: 5 to 65535
};

# Wrap trace buffer when full
# When the trace buffer has filled with records it
# starts again at the beginning. Hence only the last
# CYGDBG_INFRA_DEBUG_TRACE_BUFFER_SIZE messages will
# be recorded.
#
cdl_option CYGDBG_INFRA_DEBUG_TRACE_BUFFER_WRAP {
    # This option is not active
    # The parent CYGDBG_INFRA_DEBUG_TRACE_ASSERT_BUFFER is not active
    # ActiveIf constraint: CYGDBG_USE_TRACING
    #     CYGDBG_USE_TRACING == 0
    #   --> 0

    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 1
    # value_source default
    # Default value: 1
};

# Halt trace buffer when full
# When the trace buffer has filled with records it
# stops recording. Hence only the first
# CYGDBG_INFRA_DEBUG_TRACE_BUFFER_SIZE messages will
# be recorded.
#
cdl_option CYGDBG_INFRA_DEBUG_TRACE_BUFFER_HALT {
    # This option is not active
    # The parent CYGDBG_INFRA_DEBUG_TRACE_ASSERT_BUFFER is not active
    # ActiveIf constraint: CYGDBG_USE_TRACING
    #     CYGDBG_USE_TRACING == 0
    #   --> 0

    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 0
    # value_source default
    # Default value: 0
};

# Print trace buffer when full
# When the trace buffer has filled with records it
# prints the contents of the buffer. The buffer is then
# emptied and the system continues.
#
cdl_option CYGDBG_INFRA_DEBUG_TRACE_BUFFER_PRINT {
    # This option is not active
    # The parent CYGDBG_INFRA_DEBUG_TRACE_ASSERT_BUFFER is not active
    # ActiveIf constraint: CYGDBG_USE_TRACING
    #     CYGDBG_USE_TRACING == 0
    #   --> 0

    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 0
    # value_source default
    # Default value: 0
};

# Print trace buffer on assert fail
# When an assertion fails the trace buffer will be 
# printed to the default diagnostic device.
#
cdl_option CYGDBG_INFRA_DEBUG_TRACE_BUFFER_PRINT_ON_ASSERT {
    # This option is not active
    # The parent CYGDBG_INFRA_DEBUG_TRACE_ASSERT_BUFFER is not active
    # ActiveIf constraint: CYGDBG_USE_TRACING
    #     CYGDBG_USE_TRACING == 0
    #   --> 0

    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 1
    # value_source default
    # Default value: 1
};

# <
# Use function names
# All trace and assert calls within eCos contain a
# reference to the builtin macro '__PRETTY_FUNCTION__',
# which evaluates to a string containing
# the name of the current function.
# This is useful when reading a trace log.
# It is possible to suppress the use of the function name
# by disabling this option.
# This results in smaller code size, but there is less
# human-readable information available in the trace output,
# possibly only filenames and line numbers.
#
cdl_option CYGDBG_INFRA_DEBUG_FUNCTION_PSEUDOMACRO {
    # This option is not active
    # The parent CYGPKG_INFRA_DEBUG is disabled

    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 1
    # value_source default
    # Default value: 1
};

# <
# Startup options
# Some packages require a startup routine to be called.
# This can be carried out by application code, by supplying
# a routine called cyg_package_start() which calls the
# appropriate package startup routine(s).
# Alternatively, this routine can be constructed automatically
# and configured to call the startup routines of your choice.
#
cdl_component CYGPKG_INFRA_STARTUP {
    # There is no associated value.
};

# >
# Start uITRON subsystem
# Generate a call to initialize the
# uITRON compatibility subsystem
# within the system version of cyg_package_start().
# This enables compatibility with uITRON.
# You must configure uITRON with the correct tasks before
# starting the uItron subsystem.
# If this is disabled, and you want to use uITRON,
# you must call cyg_uitron_start() from your own
# cyg_package_start() or cyg_userstart().
#
cdl_option CYGSEM_START_UITRON_COMPATIBILITY {
    # This option is not active
    # ActiveIf constraint: CYGPKG_UITRON
    #     CYGPKG_UITRON (unknown) == 0
    #   --> 0

    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 0
    # value_source default
    # Default value: 0
    # Requires: CYGPKG_UITRON
    #     CYGPKG_UITRON (unknown) == 0
    #   --> 0
};

# <
# Smaller slower memcpy()
# Enabling this option causes the implementation of
# the standard memcpy() routine to reduce code
# size at the expense of execution speed. This
# option is automatically enabled with the use of
# the -Os option to the compiler. Also note that
# the compiler will try to use its own builtin
# version of memcpy() if possible, ignoring the
# implementation in this package, unless given
# the -fno-builtin compiler option.
#
cdl_option CYGIMP_INFRA_PREFER_SMALL_TO_FAST_MEMCPY {
    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 0
    # value_source default
    # Default value: 0
};

# Smaller slower memset()
# Enabling this option causes the implementation of
# the standard memset() routine to reduce code
# size at the expense of execution speed. This
# option is automatically enabled with the use of
# the -Os option to the compiler. Also note that
# the compiler will try to use its own builtin
# version of memset() if possible, ignoring the
# implementation in this package, unless given
# the -fno-builtin compiler option.
#
cdl_option CYGIMP_INFRA_PREFER_SMALL_TO_FAST_MEMSET {
    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 0
    # value_source default
    # Default value: 0
};

# Provide empty C++ delete functions
# To deal with virtual destructors, where the correct delete()
# function must be called for the derived class in question, the
# underlying delete is called when needed, from destructors.  This
# is regardless of whether the destructor is called by delete itself.
# So there is a reference to delete() from all destructors.  The
# default builtin delete() attempts to call free() if there is
# one defined.  So, if you have destructors, and you have free(),
# as in malloc() and free(), any destructor counts as a reference
# to free().  So the dynamic memory allocation code is linked
# in regardless of whether it gets explicitly called. This
# increases code and data size needlessly.
# To defeat this undesirable behaviour, we define empty versions
# of delete and delete[].  But doing this prevents proper use
# of dynamic memory in C++ programs via C++'s new and delete
# operators.
# Therefore, this option is provided
# for explicitly disabling the provision of these empty functions,
# so that new and delete can be used, if that is what is required.
#
cdl_option CYGFUN_INFRA_EMPTY_DELETE_FUNCTIONS {
    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 1
    # value_source default
    # Default value: 1
};

# Threshold for valid number of delete calls
# Some users don't know about the empty delete function and then
# wonder why their C++ classes are leaking memory. If
# INFRA_DEBUG is enabled we keep a counter for the number of
# times delete is called. If it goes above this threshold we throw
# an assertion failure. This should point heavy users of
# delete in the right direction without upsetting those who want
# an empty delete function. 
#
cdl_option CYGNUM_INFRA_EMPTY_DELETE_THRESHOLD {
    # This option is not active
    # ActiveIf constraint: CYGPKG_INFRA_DEBUG
    #     CYGPKG_INFRA_DEBUG == 0
    #   --> 0

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value 100
    # value_source default
    # Default value: 100
};

# Provide dummy abort() function
# This option controls the inclusion of a dummy abort() function.
# Parts of the C and C++ compiler runtime systems contain references
# to abort(), particulary in the C++ exception handling code. It is
# not possible to eliminate these references, so this dummy function
# in included to satisfy them. It is not expected that this function
# will ever be called, so its current behaviour is to simply loop.
#
cdl_option CYGFUN_INFRA_DUMMY_ABORT {
    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 1
    # value_source default
    # Default value:  CYGINT_ISO_EXIT == 0 
    #     CYGINT_ISO_EXIT == 0
    #   --> 1
    # Requires: !CYGINT_ISO_EXIT
    #     CYGINT_ISO_EXIT == 0
    #   --> 1
};

# Reset platform at end of test case execution
# If this option is set then test case programs will reset the platform
# when they terminate, as opposed to the default which is to just hang
# in a loop.
#
cdl_option CYGSEM_INFRA_RESET_ON_TEST_EXIT {
    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 0
    # value_source default
    # Default value: 0
};

# Provide dummy strlen() function
# This option controls the inclusion of a dummy strlen() function.
# Parts of the C and C++ compiler runtime systems contain references
# to strlen(), particulary in the C++ exception handling code. It is
# not possible to eliminate these references, so this dummy function
# in included to satisfy them. While it is not expected that this function
# will ever be called, it is functional but uses the simplest, smallest
# algorithm. There is a faster version of strlen() in the C library.
#
cdl_option CYGFUN_INFRA_DUMMY_STRLEN {
    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 0
    # value_source default
    # Default value:  CYGINT_ISO_STRING_STRFUNCS == 0 
    #     CYGINT_ISO_STRING_STRFUNCS == 1
    #   --> 0
    # Requires: !CYGINT_ISO_STRING_STRFUNCS
    #     CYGINT_ISO_STRING_STRFUNCS == 1
    #   --> 0
};

# Make all compiler warnings show as errors
# Enabling this option will cause all compiler warnings to show
# as errors and bring the library build to a halt. This is used
# to ensure that the code base is warning free, and thus ensure
# that newly introduced warnings stand out and get fixed before
# they show up as weird run-time behavior.
#
cdl_option CYGBLD_INFRA_CFLAGS_WARNINGS_AS_ERRORS {
    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 0
    # value_source default
    # Default value: 0
    # Requires:  is_substr(CYGBLD_GLOBAL_CFLAGS, " -Werror") 
    #     CYGBLD_GLOBAL_CFLAGS == "-Wall -Wpointer-arith -Wstrict-prototypes -Wundef -Woverloaded-virtual -Wno-write-strings -mcpu=cortex-m3 -mthumb -g -O2 -ffunction-sections -fdata-sections -fno-rtti -fno-exceptions"
    #   --> 0
};

# Make compiler and assembler communicate by pipe
# Enabling this option will cause the compiler to feed the
# assembly output the the assembler via a pipe instead of
# via a temporary file. This normally reduces the build
# time.
#
cdl_option CYGBLD_INFRA_CFLAGS_PIPE {
    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 0
    # value_source default
    # Default value: 0
    # Requires:  is_substr(CYGBLD_GLOBAL_CFLAGS, " -pipe") 
    #     CYGBLD_GLOBAL_CFLAGS == "-Wall -Wpointer-arith -Wstrict-prototypes -Wundef -Woverloaded-virtual -Wno-write-strings -mcpu=cortex-m3 -mthumb -g -O2 -ffunction-sections -fdata-sections -fno-rtti -fno-exceptions"
    #   --> 0
};

# Infra build options
# Package specific build options including control over
# compiler flags used only in building this package.
#
cdl_component CYGPKG_INFRA_OPTIONS {
    # There is no associated value.
};

# >
# Additional compiler flags
# This option modifies the set of compiler flags for
# building the eCos infra package. These flags are used
# in addition to the set of global flags.
#
cdl_option CYGPKG_INFRA_CFLAGS_ADD {
    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value ""
    # value_source default
    # Default value: ""
};

# Suppressed compiler flags
# This option modifies the set of compiler flags for
# building the eCos infra package. These flags are removed from
# the set of global flags if present.
#
cdl_option CYGPKG_INFRA_CFLAGS_REMOVE {
    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value ""
    # value_source default
    # Default value: ""
};

# Suppressed linker flags
# This option modifies the set of linker flags for
# building the eCos infra package tests. These flags are removed from
# the set of global flags if present.
#
cdl_option CYGPKG_INFRA_LDFLAGS_REMOVE {
    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value -Wl,--gc-sections
    # value_source default
    # Default value: -Wl,--gc-sections
};

# Additional linker flags
# This option modifies the set of linker flags for
# building the eCos infra package tests. These flags are added to
# the set of global flags if present.
#
cdl_option CYGPKG_INFRA_LDFLAGS_ADD {
    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value -Wl,--fatal-warnings
    # value_source default
    # Default value: -Wl,--fatal-warnings
};

# Infra package tests
#
cdl_component CYGPKG_INFRA_TESTS {
    # Calculated value:  "tests/cxxsupp tests/diag_sprintf1 tests/diag_sprintf2" 
    # Flavor: data
    # Current_value: tests/cxxsupp tests/diag_sprintf1 tests/diag_sprintf2
};

# >
# Number of times a test runs
# This option controls the number of times tests will execute their
# basic function.  Not all tests will honor this setting, but those
# that do will execute the test N times before terminating.  A value
# less than 0 indicates to run forever.
#
cdl_option CYGNUM_TESTS_RUN_COUNT {
    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value 1
    # value_source default
    # Default value: 1
};

# <
# <
# <
# eCos kernel
# doc: ref/kernel.html
# This package contains the core functionality of the eCos
# kernel. It relies on functionality provided by various HAL
# packages and by the eCos infrastructure. In turn the eCos
# kernel provides support for other packages such as the device
# drivers and the uITRON compatibility layer.
#
cdl_package CYGPKG_KERNEL {
    # Packages cannot be added or removed, nor can their version be changed,
    # simply by editing their value. Instead the appropriate configuration
    # should be used to perform these actions.

    # This value cannot be modified here.
    # Flavor: booldata
    # Current value: 1 current

    # The following properties are affected by this value
    # option CYGPKG_HAL_CORTEXM_STM32_TESTS
    #     ActiveIf: CYGPKG_KERNEL
    # option CYGHWR_HAL_CORTEXM_FPU_SWITCH
    #     Requires:  is_active (CYGPKG_KERNEL) implies
    #                         CYGTST_KERNEL_SKIP_MULTI_THREAD_FP_TEST ==
    #                         (CYGHWR_HAL_CORTEXM_FPU_SWITCH == "NONE") 
    # option CYGFUN_HAL_COMMON_KERNEL_SUPPORT
    #     Requires: CYGPKG_KERNEL
    # option CYGFUN_HAL_COMMON_KERNEL_SUPPORT
    #     DefaultValue: CYGPKG_KERNEL
    # option CYGNUM_HAL_COMMON_INTERRUPTS_STACK_SIZE
    #     DefaultValue:  CYGPKG_KERNEL ? 4096 : 32768 
    # option CYGSEM_MEMALLOC_ALLOCATOR_FIXED_THREADAWARE
    #     ActiveIf: CYGPKG_KERNEL
    # option CYGSEM_MEMALLOC_ALLOCATOR_VARIABLE_THREADAWARE
    #     ActiveIf: CYGPKG_KERNEL
    # option CYGIMP_MEMALLOC_ALLOCATOR_DLMALLOC_THREADAWARE
    #     ActiveIf: CYGPKG_KERNEL
    # option CYGIMP_MEMALLOC_ALLOCATOR_DLMALLOC_THREADAWARE
    #     Requires: CYGPKG_KERNEL
    # option CYGSEM_MEMALLOC_ALLOCATOR_SEPMETA_THREADAWARE
    #     ActiveIf: CYGPKG_KERNEL
    # option CYGFUN_MEMALLOC_KAPI
    #     ActiveIf: CYGPKG_KERNEL
    # option CYGSEM_LIBC_STRING_PER_THREAD_STRTOK
    #     ActiveIf: CYGPKG_KERNEL
};

# >
# Kernel interrupt handling
# doc: ref/kernel-interrupts.html
# The majority of configuration options related to interrupt
# handling are in the HAL packages, since usually the code has
# to be platform-specific. There are a number of options
# provided within the kernel related to slightly higher-level
# concepts, for example Delayed Service Routines.
#
cdl_component CYGPKG_KERNEL_INTERRUPTS {
    # There is no associated value.

    # The following properties are affected by this value
    # option CYGDBG_KERNEL_INSTRUMENT_INTR
    #     ActiveIf: CYGPKG_KERNEL_INTERRUPTS
};

# >
# Use delayed service routines (DSRs)
# In eCos the recommended way to handle device interrupts is to
# do a minimum amount of work inside the low level interrupt
# handler itself, and instead do as much as possible in a
# Delayed Service Routine or DSR. If an application does not
# make use of DSRs directly or indirectly then it is possible
# to disable the DSR support completely, which reduces the
# overheads of context switches and interrupt handling. Note
# that the kernel real-time clock makes use of DSRs, as do many
# of the device drivers. 
#
cdl_component CYGIMP_KERNEL_INTERRUPTS_DSRS {
    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 1
    # value_source default
    # Default value: 1

    # The following properties are affected by this value
    # option CYGVAR_KERNEL_COUNTERS_CLOCK
    #     Requires: CYGIMP_KERNEL_INTERRUPTS_DSRS
};

# >
#
cdl_interface CYGINT_KERNEL_INTERRUPTS_DSRS {
    # Implemented by CYGIMP_KERNEL_INTERRUPTS_DSRS_LIST, active, enabled
    # Implemented by CYGIMP_KERNEL_INTERRUPTS_DSRS_TABLE, active, disabled
    # This value cannot be modified here.
    # Flavor: data
    # Current_value: 1
    # Requires: 1 == CYGINT_KERNEL_INTERRUPTS_DSRS
    #     CYGINT_KERNEL_INTERRUPTS_DSRS == 1
    #   --> 1

    # The following properties are affected by this value
    # interface CYGINT_KERNEL_INTERRUPTS_DSRS
    #     Requires: 1 == CYGINT_KERNEL_INTERRUPTS_DSRS
};

# Use linked lists for DSRs
# When DSR support is enabled the kernel must keep track of all
# the DSRs that are pending. This information can be kept in a
# fixed-size table or in a linked list. The list implementation
# requires that the kernel disable interrupts for a very short
# period of time outside interrupt handlers, but there is no
# possibility of a table overflow occurring.
#
cdl_component CYGIMP_KERNEL_INTERRUPTS_DSRS_LIST {
    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 1
    # value_source default
    # Default value: 1
};

# >
# Schedule DSRs in FIFO order
# When this option is set, DSRs are scheduled
# in the natural FIFO (first in, first out) order,
# otherwise they are scheduled in LIFO (last in, first
# out) order. Applications should not rely on any
# particular order of scheduling of DSRs. LIFO
# scheduling is kept for backward compatibility only and
# is not recommended as it may lead to high (up to 2
# times higher then FIFO) IRQ-to-DSR latencies at some
# (typically rare) conditions. If unsure, leave this set.
#
cdl_option CYGSEM_KERNEL_INTERRUPTS_DSRS_LIST_FIFO {
    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 1
    # value_source default
    # Default value: 1
};

# <
# Use fixed-size table for DSRs
# When DSR support is enabled the kernel must keep track of all
# the DSRs that are pending. This information can be kept in a
# fixed-size table or in a linked list. The table
# implementation involves a very small risk of overflow at
# run-time if a given interrupt source is able to have more
# than one pending DSR. However it has the advantage that
# the kernel does not need to disable interrupts outside
# interrupt handlers.
#
cdl_component CYGIMP_KERNEL_INTERRUPTS_DSRS_TABLE {
    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 0
    # value_source default
    # Default value: 0
};

# >
# Number of entries in fixed-size DSR table
# When DSR support is enabled the kernel must keep track of all
# the DSRs that are pending. One approach involves a fixed-size
# table, which involves a very small risk of overflow at
# run-time. By increasing the table size it is possible to reduce
# this risk.
#
cdl_option CYGNUM_KERNEL_INTERRUPTS_DSRS_TABLE_SIZE {
    # This option is not active
    # The parent CYGIMP_KERNEL_INTERRUPTS_DSRS_TABLE is disabled

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value 32
    # value_source default
    # Default value: 32
    # Legal values: 2 to 1024
};

# <
# Chain all interrupts together
# Interrupts can be attached to vectors either singly, or be
# chained together. The latter is necessary if there is no way
# of discovering which device has interrupted without
# inspecting the device itself. It can also reduce the amount
# of RAM needed for interrupt decoding tables and code.
#
cdl_option CYGIMP_KERNEL_INTERRUPTS_CHAIN {
    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 0
    # value_source default
    # Default value: 0
    # Requires: CYGIMP_HAL_COMMON_INTERRUPTS_CHAIN
    #     CYGIMP_HAL_COMMON_INTERRUPTS_CHAIN == 0
    #   --> 0
};

# <
# <
# Exception handling
# doc: ref/kernel-exceptions.html
# In the context of the eCos kernel exceptions are unexpected
# events detected by the hardware, for example an attempt to
# execute an illegal instruction. There is no relation with
# other forms of exception, for example the catch and throw
# facilities of languages like C++. It is possible to disable
# all support for exceptions and thus save some memory.
#
cdl_component CYGPKG_KERNEL_EXCEPTIONS {
    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 1
    # value_source default
    # Default value: 1
    # Requires: CYGPKG_HAL_EXCEPTIONS
    #     CYGPKG_HAL_EXCEPTIONS == 1
    #   --> 1

    # The following properties are affected by this value
    # option CYGPKG_HAL_EXCEPTIONS
    #     Requires: CYGPKG_KERNEL_EXCEPTIONS
    # option CYGPKG_HAL_EXCEPTIONS
    #     DefaultValue: CYGPKG_KERNEL_EXCEPTIONS
};

# >
# Decode exception types in kernel
# On targets where several different types of exception are
# possible, for example executing an illegal instruction and
# division by zero, it is possible for the kernel to do some
# decoding of the exception type and deliver the different
# types of exception to different handlers in the application
# code. Alternatively the kernel can simply pass all
# exceptions directly to application code, leaving the
# decoding to be done by the application
#
cdl_option CYGSEM_KERNEL_EXCEPTIONS_DECODE {
    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 0
    # value_source default
    # Default value: 0
};

# Use global exception handlers
# In the context of the eCos kernel exceptions are
# unexpected events detected by the hardware, for
# example an attempt to execute an illegal
# instruction. If the kernel is configured
# to support exceptions then two implementations are
# possible. The default implementation involves a single set
# of exception handlers that are in use for the entire
# system. The alternative implementation allows different
# exception handlers to be specified for each thread.
#
cdl_option CYGSEM_KERNEL_EXCEPTIONS_GLOBAL {
    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 1
    # value_source default
    # Default value: 1
};

# <
# Kernel schedulers
# doc: ref/kernel-overview.html#KERNEL-OVERVIEW-SCHEDULERS
# The eCos kernel provides a choice of schedulers. In addition
# there are a number of configuration options to control the
# detailed behaviour of these schedulers.
#
cdl_component CYGPKG_KERNEL_SCHED {
    # There is no associated value.

    # The following properties are affected by this value
    # option CYGDBG_KERNEL_INSTRUMENT_SCHED
    #     ActiveIf: CYGPKG_KERNEL_SCHED
};

# >
# Number of schedulers in this configuration
#
cdl_interface CYGINT_KERNEL_SCHEDULER {
    # Implemented by CYGSEM_KERNEL_SCHED_MLQUEUE, active, enabled
    # Implemented by CYGSEM_KERNEL_SCHED_BITMAP, active, disabled
    # This value cannot be modified here.
    # Flavor: data
    # Current_value: 1
    # Requires: 1 == CYGINT_KERNEL_SCHEDULER
    #     CYGINT_KERNEL_SCHEDULER == 1
    #   --> 1

    # The following properties are affected by this value
    # interface CYGINT_KERNEL_SCHEDULER
    #     Requires: 1 == CYGINT_KERNEL_SCHEDULER
};

# Non-zero if the active schedule only has unique priorities
# Not all schedulers allow mutiple threads to use the same
# priority. That property is signalled via this option, allowing
# scheduler and tests to behave accordingly.
#
cdl_interface CYGINT_KERNEL_SCHEDULER_UNIQUE_PRIORITIES {
    # Implemented by CYGSEM_KERNEL_SCHED_BITMAP, active, disabled
    # This value cannot be modified here.
    # Flavor: data
    # Current_value: 0

    # The following properties are affected by this value
    # component CYGSEM_KERNEL_SYNCH_MUTEX_PRIORITY_INVERSION_PROTOCOL
    #     Requires:  CYGINT_KERNEL_SCHEDULER_UNIQUE_PRIORITIES == 0 
};

# Multi-level queue scheduler
# The multi-level queue scheduler supports multiple priority
# levels and multiple threads at each priority level.
# Preemption between priority levels is automatic. Timeslicing
# within a given priority level is controlled by a separate
# configuration option.
#
cdl_component CYGSEM_KERNEL_SCHED_MLQUEUE {
    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 1
    # value_source default
    # Default value: 1

    # The following properties are affected by this value
    # option CYGPRI_KERNEL_SCHED_IMPL_HXX
    #     Calculated:   CYGSEM_KERNEL_SCHED_BITMAP  ? "<cyg/kernel/bitmap.hxx>"  : CYGSEM_KERNEL_SCHED_MLQUEUE ? "<cyg/kernel/mlqueue.hxx>" : CYGSEM_KERNEL_SCHED_LOTTERY ? "<cyg/kernel/lottery.hxx>" : "!!!-- Configuration broken - no scheduler selected --!!!"
    # component CYGSEM_KERNEL_SYNCH_MUTEX_PRIORITY_INVERSION_PROTOCOL
    #     ActiveIf:  CYGSEM_KERNEL_SCHED_MLQUEUE 
    # option CYGDBG_KERNEL_INSTRUMENT_MLQ
    #     ActiveIf: CYGSEM_KERNEL_SCHED_MLQUEUE
};

# >
# Output timeslices when tracing
# When tracing is enabled, output trace messages every
# timeslice. This can be quite verbose so is disabled by
# default.
#
cdl_option CYGDBG_KERNEL_TRACE_TIMESLICE {
    # This option is not active
    # ActiveIf constraint: CYGDBG_USE_TRACING
    #     CYGDBG_USE_TRACING == 0
    #   --> 0

    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 0
    # value_source default
    # Default value: 0
    # Requires: !CYGDBG_INFRA_DEBUG_TRACE_ASSERT_SIMPLE
    #     CYGDBG_INFRA_DEBUG_TRACE_ASSERT_SIMPLE == 0
    #   --> 1
    # Requires: !CYGDBG_INFRA_DEBUG_TRACE_ASSERT_FANCY
    #     CYGDBG_INFRA_DEBUG_TRACE_ASSERT_FANCY == 0
    #   --> 1
};

# <
# Bitmap scheduler
# The bitmap scheduler supports multiple priority levels but
# only one thread can exist at each priority level. This means
# that scheduling decisions are very simple and hence the
# scheduler is efficient. Preemption between priority levels is
# automatic. Timeslicing within a given priority level is
# irrelevant since there can be only one thread at each
# priority level.
#
cdl_option CYGSEM_KERNEL_SCHED_BITMAP {
    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 0
    # value_source default
    # Default value: 0
    # Requires: !CYGPKG_KERNEL_SMP_SUPPORT
    #     CYGPKG_KERNEL_SMP_SUPPORT == 0
    #   --> 1

    # The following properties are affected by this value
    # option CYGPRI_KERNEL_SCHED_IMPL_HXX
    #     Calculated:   CYGSEM_KERNEL_SCHED_BITMAP  ? "<cyg/kernel/bitmap.hxx>"  : CYGSEM_KERNEL_SCHED_MLQUEUE ? "<cyg/kernel/mlqueue.hxx>" : CYGSEM_KERNEL_SCHED_LOTTERY ? "<cyg/kernel/lottery.hxx>" : "!!!-- Configuration broken - no scheduler selected --!!!"
    # component CYGSEM_KERNEL_SCHED_TIMESLICE
    #     Requires: !CYGSEM_KERNEL_SCHED_BITMAP
    # option CYGDBG_KERNEL_INSTRUMENT_BITMAP
    #     ActiveIf: CYGSEM_KERNEL_SCHED_BITMAP
};

# Scheduler header file
# This option sets a preprocessor symbol which names the header
# file for the selected scheduler.  It is used internally by the
# common scheduler code to include the correct header file.
#
cdl_option CYGPRI_KERNEL_SCHED_IMPL_HXX {
    # Calculated value:   CYGSEM_KERNEL_SCHED_BITMAP  ? "<cyg/kernel/bitmap.hxx>"  : CYGSEM_KERNEL_SCHED_MLQUEUE ? "<cyg/kernel/mlqueue.hxx>" : CYGSEM_KERNEL_SCHED_LOTTERY ? "<cyg/kernel/lottery.hxx>" : "!!!-- Configuration broken - no scheduler selected --!!!"
    #     CYGSEM_KERNEL_SCHED_BITMAP == 0
    #     CYGSEM_KERNEL_SCHED_MLQUEUE == 1
    #     CYGSEM_KERNEL_SCHED_LOTTERY (unknown) == 0
    # Flavor: data
    # Current_value: <cyg/kernel/mlqueue.hxx>
};

# Number of priority levels
# This option controls the number of priority levels that are
# available. For some types of scheduler including the bitmap
# scheduler this may impose an upper bound on the number of
# threads in the system. For other schedulers such as the
# mlqueue scheduler the number of threads is independent from
# the number of priority levels. Note that the lowest priority
# level is normally used only by the idle thread, although
# application threads can run at this priority if necessary.
#
cdl_component CYGNUM_KERNEL_SCHED_PRIORITIES {
    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value 32
    # value_source default
    # Default value: 32
    # Legal values: 1 to 32

    # The following properties are affected by this value
    # option CYGIMP_IDLE_THREAD_YIELD
    #     ActiveIf: (CYGNUM_KERNEL_SCHED_PRIORITIES == 1)
    # option CYGSEM_KERNEL_SYNCH_MUTEX_PRIORITY_INVERSION_PROTOCOL_DEFAULT_PRIORITY
    #     LegalValues: 0 to  CYGNUM_KERNEL_SCHED_PRIORITIES - 1 
};

# >
# Bitmap size
# This option automatically defines the size of bitmap
# used to track occupied priority levels.
#
cdl_option CYGNUM_KERNEL_SCHED_BITMAP_SIZE {
    # Calculated value: "CYGNUM_KERNEL_SCHED_PRIORITIES"
    # Flavor: data
    # Current_value: CYGNUM_KERNEL_SCHED_PRIORITIES
};

# Dequeue highest priority threads first
# With this option enabled, threads queued in a thread queue
# will be dequeued in priority order, rather than first in,
# first out (FIFO). Threads of equal priority are dequeued
# oldest first. The only exception is the scheduler run 
# queues where order is less important as each is already
# sorted by priority. Note that this makes the thread queueing
# less deterministic.
#
cdl_option CYGIMP_KERNEL_SCHED_SORTED_QUEUES {
    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 0
    # value_source default
    # Default value: 0
};

# <
# Scheduler timeslicing
# Some schedulers including the mlqueue scheduler support
# timeslicing. This means that the kernel will check regularly
# whether or not there is another runnable thread with the
# same priority, and if there is such a thread there will be
# an automatic context switch. Not all applications require
# timeslicing, for example because every thread performs a
# blocking operation regularly. For these applications it is
# possible to disable timeslicing, which reduces the overheads
# associated with timer interrupts.
#
cdl_component CYGSEM_KERNEL_SCHED_TIMESLICE {
    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 1
    # value_source default
    # Default value: 1
    # Requires: !CYGSEM_KERNEL_SCHED_BITMAP
    #     CYGSEM_KERNEL_SCHED_BITMAP == 0
    #   --> 1
    # Requires: CYGVAR_KERNEL_COUNTERS_CLOCK
    #     CYGVAR_KERNEL_COUNTERS_CLOCK == 1
    #   --> 1
};

# >
# Number of clock ticks between timeslices
# Assuming timeslicing is enabled, how frequently should it
# take place? The value of this option corresponds to the
# number of clock ticks that should occur before a timeslice
# takes place, so increasing the value reduces the frequency
# of timeslices.
#
cdl_option CYGNUM_KERNEL_SCHED_TIMESLICE_TICKS {
    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value 5
    # value_source default
    # Default value: 5
    # Legal values: 1 to 65535
};

# Support runtime enable of timeslice per-thread
# This option makes timslicing a per-thread runtime
# option. When enabled, threads may have timeslicing
# turned on or off dynamically. This is generally used
# by higher level APIs (such as POSIX) to implement
# differing scheduling policies.
#
cdl_option CYGSEM_KERNEL_SCHED_TIMESLICE_ENABLE {
    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 0
    # value_source default
    # Default value: false
    #     false (unknown) == 0
    #   --> 0
};

# <
# Enable ASR support
# This component controls support for Asynchronous Service
# Routines (ASRs). This is a function that may be called
# from the scheduler when it has just exited the scheduler
# lock. This is primarily for use by API compatibility layers.
#
cdl_component CYGSEM_KERNEL_SCHED_ASR_SUPPORT {
    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 0
    # value_source default
    # Default value: false
    #     false (unknown) == 0
    #   --> 0
};

# >
# Make ASR function global
# This option controls whether the ASR function is shared by
# all threads, or whether each thread may have its own ASR
# function.
#
cdl_option CYGSEM_KERNEL_SCHED_ASR_GLOBAL {
    # This option is not active
    # The parent CYGSEM_KERNEL_SCHED_ASR_SUPPORT is disabled

    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 0
    # value_source default
    # Default value: true
    #     true (unknown) == 0
    #   --> 0
};

# Make ASR data global
# This option controls whether the ASR data is shared by
# all threads, or whether each thread may have its own ASR
# data. This is independent of the previous option because
# it may be useful to pass per-thread data to a shared ASR
# function.
#
cdl_option CYGSEM_KERNEL_SCHED_ASR_DATA_GLOBAL {
    # This option is not active
    # The parent CYGSEM_KERNEL_SCHED_ASR_SUPPORT is disabled

    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 0
    # value_source default
    # Default value: true
    #     true (unknown) == 0
    #   --> 0
};

# <
# <
# SMP support
#
cdl_component CYGPKG_KERNEL_SMP_SUPPORT {
    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 0
    # value_source default
    # Default value: 0
    # Requires: CYGPKG_HAL_SMP_SUPPORT
    #     CYGPKG_HAL_SMP_SUPPORT (unknown) == 0
    #   --> 0

    # The following properties are affected by this value
    # option CYGSEM_KERNEL_SCHED_BITMAP
    #     Requires: !CYGPKG_KERNEL_SMP_SUPPORT
    # component CYGPKG_KERNEL_TESTS
    #     Calculated: 
    #                     "tests/bin_sem0 tests/bin_sem1 tests/bin_sem2 tests/bin_sem3 tests/clock0 tests/clock1 tests/clockcnv tests/clocktruth tests/cnt_sem0 tests/cnt_sem1 tests/except1 tests/flag0 tests/flag1 tests/intr0 tests/kill tests/mbox1 tests/mqueue1 tests/mutex0 tests/mutex1 tests/mutex2 tests/mutex3 tests/release tests/sched1 tests/sync2 tests/sync3 tests/thread0 tests/thread1 tests/thread2"
    #                     . ((CYGFUN_KERNEL_API_C) ? " tests/kclock0 tests/kclock1 tests/kexcept1 tests/kflag0 tests/kflag1 tests/kintr0 tests/klock tests/kmbox1 tests/kmutex0 tests/kmutex1 tests/kmutex3 tests/kmutex4 tests/ksched1 tests/ksem0 tests/ksem1 tests/kthread0 tests/kthread1 tests/stress_threads tests/thread_gdb tests/timeslice tests/timeslice2 tests/tm_basic tests/kalarm0" : "")
    #                     . ((!CYGPKG_INFRA_DEBUG && !CYGPKG_KERNEL_INSTRUMENT && CYGFUN_KERNEL_API_C) ? " tests/dhrystone" : "")
    #                     . ((CYGPKG_KERNEL_SMP_SUPPORT && CYGFUN_KERNEL_API_C) ? " tests/smp" : "")
    #                     . ((!CYGINT_HAL_TESTS_NO_CACHES && CYGFUN_KERNEL_API_C) ? " tests/kcache1 tests/kcache2" : "")
    #                     . ((CYGFUN_KERNEL_API_C) ? (" tests/fpint_thread_switch" . (CYGTST_KERNEL_SKIP_MULTI_THREAD_FP_TEST ? " tests/fpinttestf1" :
    #                        " tests/fptest tests/fpinttestf tests/fpinttestf2")) : "")
    #                 
};

# Counters and clocks
# doc: ref/kernel-counters.html
# The counter objects provided by the kernel provide an
# abstraction of the clock facility that is generally provided.
# Application code can associate alarms with counters, where an
# alarm is identified by the number of ticks until it triggers,
# the action to be taken on triggering, and whether or not the
# alarm should be repeated.
#
cdl_component CYGPKG_KERNEL_COUNTERS {
    # There is no associated value.
};

# >
# Provide real-time clock
# On all current target systems the kernel can provide a
# real-time clock. This clock serves two purposes. First it is
# necessary to support clock and alarm related functions.
# Second it is needed to implement timeslicing in some of the
# schedulers including the mlqueue scheduler. If the
# application does not require any of these facilities then it
# is possible to disable the real time clock support
# completely.
#
cdl_option CYGVAR_KERNEL_COUNTERS_CLOCK {
    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 1
    # value_source default
    # Default value: 1
    # Requires: CYGIMP_KERNEL_INTERRUPTS_DSRS
    #     CYGIMP_KERNEL_INTERRUPTS_DSRS == 1
    #   --> 1

    # The following properties are affected by this value
    # component CYGSEM_KERNEL_SCHED_TIMESLICE
    #     Requires: CYGVAR_KERNEL_COUNTERS_CLOCK
    # option CYGNUM_KERNEL_COUNTERS_CLOCK_ISR_PRIORITY
    #     ActiveIf: CYGVAR_KERNEL_COUNTERS_CLOCK
    # option CYGVAR_KERNEL_COUNTERS_CLOCK_LATENCY
    #     Requires: CYGVAR_KERNEL_COUNTERS_CLOCK
    # option CYGFUN_KERNEL_THREADS_TIMER
    #     Requires: CYGVAR_KERNEL_COUNTERS_CLOCK
    # option CYGDBG_KERNEL_INSTRUMENT_CLOCK
    #     ActiveIf: CYGVAR_KERNEL_COUNTERS_CLOCK
    # option CYGDBG_KERNEL_INSTRUMENT_ALARM
    #     ActiveIf: CYGVAR_KERNEL_COUNTERS_CLOCK
    # option CYGDBG_KERNEL_INSTRUMENT_SMP
    #     ActiveIf: CYGVAR_KERNEL_COUNTERS_CLOCK
    # component CYGPKG_HAL_TESTS
    #     Calculated:   "tests/context tests/basic"
    #                           . ((!CYGINT_HAL_TESTS_NO_CACHES) ? " tests/cache" : "")
    #                           . ((CYGPKG_HAL_BUILD_COMPILER_TESTS) ? " tests/cpp1 tests/vaargs" : "")
    #                           . ((!CYGVAR_KERNEL_COUNTERS_CLOCK) ?   " tests/intr" : "") 
};

# Interrupt priority for the real-time clock
# The implementation of the kernel's real-time clock typically
# involves installing an interrupt handler on a suitable hardware
# timer. This option controls the priority level used for that
# interrupt. On most platforms the value is not important because 
# the clock ISR leaves most of the work to be done by the DSR. 
# However some processors have interrupt controllers with special
# requirements for the interrupt priorities, in which case
# application developers must be able to manipulate the clock's
# priority.
#
cdl_option CYGNUM_KERNEL_COUNTERS_CLOCK_ISR_PRIORITY {
    # ActiveIf constraint: CYGVAR_KERNEL_COUNTERS_CLOCK
    #     CYGVAR_KERNEL_COUNTERS_CLOCK == 1
    #   --> 1

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value 0x000000E0
    # value_source default
    # Default value:  is_loaded(CYGNUM_HAL_KERNEL_COUNTERS_CLOCK_ISR_DEFAULT_PRIORITY) ?
    #      	                      CYGNUM_HAL_KERNEL_COUNTERS_CLOCK_ISR_DEFAULT_PRIORITY : 1 
    #     CYGNUM_HAL_KERNEL_COUNTERS_CLOCK_ISR_DEFAULT_PRIORITY == 0x000000E0
    #     CYGNUM_HAL_KERNEL_COUNTERS_CLOCK_ISR_DEFAULT_PRIORITY == 0x000000E0
    #   --> 0x000000E0
};

#
cdl_interface CYGINT_KERNEL_COUNTERS {
    # Implemented by CYGIMP_KERNEL_COUNTERS_SINGLE_LIST, active, enabled
    # Implemented by CYGIMP_KERNEL_COUNTERS_MULTI_LIST, active, disabled
    # This value cannot be modified here.
    # Flavor: data
    # Current_value: 1
    # Requires: 1 == CYGINT_KERNEL_COUNTERS
    #     CYGINT_KERNEL_COUNTERS == 1
    #   --> 1

    # The following properties are affected by this value
    # interface CYGINT_KERNEL_COUNTERS
    #     Requires: 1 == CYGINT_KERNEL_COUNTERS
};

# Implement counters using a single list
# There are two different implementations of the counter
# objects. The first implementation stores all alarms in a
# single linked list. The alternative implementation uses a
# table of linked lists. A single list is more efficient in
# terms of memory usage and is generally adequate when the
# application only makes use of a small number of alarms.
#
cdl_option CYGIMP_KERNEL_COUNTERS_SINGLE_LIST {
    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 1
    # value_source default
    # Default value: 1
};

# Implement counters using a table of lists
# There are two different implementations of the counter
# objects. The first implementation stores all alarms in a
# single linked list. The alternative implementation uses a
# table of linked lists, with the size of the table being a
# separate configurable option. For more complicated
# operations it is better to have a table of lists since this
# reduces the amount of computation whenever the timer goes
# off. Assuming a table size of 8 (the default value) on
# average the timer code will only need to check 1/8 of the
# pending alarms instead of all of them.
#
cdl_component CYGIMP_KERNEL_COUNTERS_MULTI_LIST {
    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 0
    # value_source default
    # Default value: 0
};

# >
# Size of counter list table
# If counters are implemented using an array of linked lists
# then this option controls the size of the array. A larger
# size reduces the amount of computation that needs to take
# place whenever the timer goes off, but requires extra
# memory.
#
cdl_option CYGNUM_KERNEL_COUNTERS_MULTI_LIST_SIZE {
    # This option is not active
    # The parent CYGIMP_KERNEL_COUNTERS_MULTI_LIST is disabled

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value 8
    # value_source default
    # Default value: 8
    # Legal values: 1 to 1024
};

# <
# Sort the counter list
# Sorting the counter lists reduces the amount of work that
# has to be done when a counter tick is processed, since the
# next alarm to expire is always at the front of the list.
# However, it makes adding an alarm to the list more expensive
# since a search must be done for the correct place to put it.
# Many alarms are used to implement timeouts, which seldom trigger,
# so it is worthwhile optimizing this case. For this reason
# sorted list are disabled by default.
#
cdl_option CYGIMP_KERNEL_COUNTERS_SORT_LIST {
    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 0
    # value_source default
    # Default value: 0
};

# Measure real-time [clock] interrupt latency
# Measure the interrupt latency as seen by the real-time clock
# timer interrupt.  This requires hardware support, defined by
# the HAL_CLOCK_LATENCY() macro.
#
cdl_option CYGVAR_KERNEL_COUNTERS_CLOCK_LATENCY {
    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 0
    # value_source default
    # Default value: 0
    # Requires: CYGVAR_KERNEL_COUNTERS_CLOCK
    #     CYGVAR_KERNEL_COUNTERS_CLOCK == 1
    #   --> 1

    # The following properties are affected by this value
    # option CYGVAR_KERNEL_COUNTERS_CLOCK_DSR_LATENCY
    #     Requires: CYGVAR_KERNEL_COUNTERS_CLOCK_LATENCY
    # option CYGVAR_KERNEL_COUNTERS_CLOCK_DSR_LATENCY
    #     DefaultValue: CYGVAR_KERNEL_COUNTERS_CLOCK_LATENCY
};

# Measure real-time [clock] DSR latency
# Measure the DSR latency as seen by the real-time clock
# timer interrupt.  This requires hardware support, defined by
# the HAL_CLOCK_LATENCY() macro.
#
cdl_option CYGVAR_KERNEL_COUNTERS_CLOCK_DSR_LATENCY {
    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 0
    # value_source default
    # Default value: CYGVAR_KERNEL_COUNTERS_CLOCK_LATENCY
    #     CYGVAR_KERNEL_COUNTERS_CLOCK_LATENCY == 0
    #   --> 0
    # Requires: CYGVAR_KERNEL_COUNTERS_CLOCK_LATENCY
    #     CYGVAR_KERNEL_COUNTERS_CLOCK_LATENCY == 0
    #   --> 0
};

# RTC resolution
# This option automatically defines the tuple which is used to
# initialize the RTC resolution, consisting of a numerator and
# denominator. The values of the numerator and denominator are
# defined by the HAL.
#
cdl_option CYGNUM_KERNEL_COUNTERS_RTC_RESOLUTION {
    # Calculated value: "{CYGNUM_HAL_RTC_NUMERATOR, CYGNUM_HAL_RTC_DENOMINATOR}"
    # Flavor: data
    # Current_value: {CYGNUM_HAL_RTC_NUMERATOR, CYGNUM_HAL_RTC_DENOMINATOR}
};

# RTC period
# This option defines the RTC period to be used in
# setting the system clock hardware. It is essentially
# an alias for CYGNUM_HAL_RTC_PERIOD, which is defined
# in the HAL.
#
cdl_option CYGNUM_KERNEL_COUNTERS_RTC_PERIOD {
    # Calculated value: "CYGNUM_HAL_RTC_PERIOD"
    # Flavor: data
    # Current_value: CYGNUM_HAL_RTC_PERIOD
};

# <
# Thread-related options
# There are a number of configuration options related to the
# implementation of threads, for example whether or not the
# eCos kernel supports per-thread data.
#
cdl_component CYGPKG_KERNEL_THREADS {
    # There is no associated value.

    # The following properties are affected by this value
    # option CYGDBG_KERNEL_INSTRUMENT_THREAD
    #     ActiveIf: CYGPKG_KERNEL_THREADS
};

# >
# Allow per-thread timers
# This option controls whether or not the kernel should support
# per-thread clock and alarm related functions. Also some of
# the synchronization primitives such as semaphore and
# condition variable timed wait operations require per-thread
# timer support. If none of these facilities are required then
# the option can be disabled.
#
cdl_option CYGFUN_KERNEL_THREADS_TIMER {
    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 1
    # value_source default
    # Default value: 1
    # Requires: CYGVAR_KERNEL_COUNTERS_CLOCK
    #     CYGVAR_KERNEL_COUNTERS_CLOCK == 1
    #   --> 1

    # The following properties are affected by this value
    # option CYGMFN_KERNEL_SYNCH_CONDVAR_TIMED_WAIT
    #     Requires: CYGFUN_KERNEL_THREADS_TIMER
    # option CYGBLD_IO_USB_SLAVE_USBTEST
    #     Requires: CYGFUN_KERNEL_API_C CYGFUN_KERNEL_THREADS_TIMER !CYGINT_KNEREL_SCHEDULER_UNIQUE_PRIORITIES
};

# Support optional name for each thread
# Threads may optionally be supplied with a name string that is
# used to identify them during debugging. This name is only
# present if `this option is defined. Disabling it reduces both
# code and data size.
#
cdl_option CYGVAR_KERNEL_THREADS_NAME {
    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 1
    # value_source default
    # Default value: 1
};

# Keep track of all threads using a linked list
# Threads may optionally be placed on a housekeeping list so
# that all threads may be located easily. This is useful mainly
# in conjunction with source-level debugging.
#
cdl_option CYGVAR_KERNEL_THREADS_LIST {
    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 1
    # value_source default
    # Default value: 1

    # The following properties are affected by this value
    # option CYGFUN_KERNEL_ALL_THREADS_STACK_CHECKING
    #     Requires: CYGVAR_KERNEL_THREADS_LIST
    # option CYGDBG_KERNEL_DEBUG_GDB_THREAD_SUPPORT
    #     Requires: CYGVAR_KERNEL_THREADS_LIST
};

# Keep track of the base of each thread's stack
# This option makes the kernel keep track of the lower limit on
# each thread's stack. It allows the kernel to adjust the lower
# limit, thus making space for per-thread data. Note that it
# does not imply any form of run-time stack overflow checking.
#
cdl_option CYGFUN_KERNEL_THREADS_STACK_LIMIT {
    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 1
    # value_source default
    # Default value: 1

    # The following properties are affected by this value
    # component CYGVAR_KERNEL_THREADS_DATA
    #     Requires: CYGFUN_KERNEL_THREADS_STACK_LIMIT
};

# Check thread stacks for overflows
# This option enables a variety of checks for stack overflow
# including signatures at the top and base of thread stacks,
# which are asserted for correctness whenever a thread switches.
#
cdl_component CYGFUN_KERNEL_THREADS_STACK_CHECKING {
    # This option is not active
    # ActiveIf constraint: CYGPKG_INFRA_DEBUG
    #     CYGPKG_INFRA_DEBUG == 0
    #   --> 0
    # ActiveIf constraint: CYGDBG_USE_ASSERTS
    #     CYGDBG_USE_ASSERTS == 0
    #   --> 0

    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 1
    # value_source default
    # Default value: 1
};

# >
# Check all threads whenever possible
# This option enables more active checking of all threads for
# wrongdoing.  In theory, checking threads other than the old and new
# executing threads in a thread-switch is pointless, because no other
# thread has run, so no other stack can be exceeded.  But errors such
# as memory scribbling, dangling pointers, overlapping use of store
# or errors accessing objects adjacent to a stack which can be very
# hard to find can be detected this way, saving debug time.
#
cdl_option CYGFUN_KERNEL_ALL_THREADS_STACK_CHECKING {
    # This option is not active
    # The parent CYGFUN_KERNEL_THREADS_STACK_CHECKING is not active

    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 0
    # value_source default
    # Default value: 0
    # Requires: CYGVAR_KERNEL_THREADS_LIST
    #     CYGVAR_KERNEL_THREADS_LIST == 1
    #   --> 1
};

# Signature size in bytes, at stack top and bottom
# This is the size of the area reserved for a signature at the top
# and bottom of all stacks.  It also provides a buffer zone for
# detecting overflow before external objects are corrupted, hence the
# ability to vary it here.  But if you are short of stack, increasing
# this value will make the overflow more, not less likely, of course.
#
cdl_option CYGNUM_KERNEL_THREADS_STACK_CHECK_DATA_SIZE {
    # This option is not active
    # The parent CYGFUN_KERNEL_THREADS_STACK_CHECKING is not active

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value 32
    # value_source default
    # Default value: 32
    # Legal values: 8 to 512
};

# <
# Measure stack usage
# This option allows measurement of each thread's stack by initializing
# it to a predefined value at thread creation time. Later use of the
# cyg_thread_measure_stack_usage() function allows the maximum stack
# usage of the thread so far to be obtained. Note that this is not
# necessarily the true maximum stack usage that the thread will ever
# use since all that has been measured is the stack usage corresponding
# to the code path followed this time, and not the code path that may
# be followed in future.
#
cdl_component CYGFUN_KERNEL_THREADS_STACK_MEASUREMENT {
    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 0
    # value_source default
    # Default value:  0 != CYGPKG_INFRA_DEBUG 
    #     CYGPKG_INFRA_DEBUG == 0
    #   --> 0
};

# >
# Output stack usage on thread exit
# This will output the measured stack usage on the diagnostic
# output when a thread exits.
#
cdl_option CYGDBG_KERNEL_THREADS_STACK_MEASUREMENT_VERBOSE_EXIT {
    # This option is not active
    # The parent CYGFUN_KERNEL_THREADS_STACK_MEASUREMENT is disabled

    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 0
    # value_source default
    # Default value: 0
};

# <
# Support for per-thread data
# doc: ref/kernel-thread-data.html
# It is possible for the kernel to support per-thread data, in
# other words an area of memory specific to each thread which
# can be used to store data for that thread. This per-thread
# data can be used by applications or by other packages such as
# the ISO C library.
#
cdl_component CYGVAR_KERNEL_THREADS_DATA {
    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 1
    # value_source default
    # Default value: 1
    # Requires: CYGFUN_KERNEL_THREADS_STACK_LIMIT
    #     CYGFUN_KERNEL_THREADS_STACK_LIMIT == 1
    #   --> 1

    # The following properties are affected by this value
    # option CYGSEM_ERROR_PER_THREAD_ERRNO
    #     Requires: CYGVAR_KERNEL_THREADS_DATA
    # option CYGSEM_LIBC_STRING_PER_THREAD_STRTOK
    #     Requires: CYGVAR_KERNEL_THREADS_DATA
    # option CYGSEM_LIBC_STRING_PER_THREAD_STRTOK
    #     DefaultValue: CYGVAR_KERNEL_THREADS_DATA
};

# >
# Number of words of per-thread data
# It is possible for the kernel to support per-thread data, in
# other words an area of memory specific to each thread which
# can be used to store data for that thread. This per-thread
# data can be used by applications or by other packages such as
# the ISO C library. This configuration option controls the
# number of words of per-thread data that the kernel will
# allow. In the current implementation a bitmask is used to identify
# used per-thread data slots and so the maximum legal value must
# remain 32.
#
cdl_option CYGNUM_KERNEL_THREADS_DATA_MAX {
    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value 6
    # value_source default
    # Default value: 6
    # Legal values: 4 to 32
};

# Bitmap of preallocated slots of thread data
# Per thread data options. Per thread data support is based loosely
# on that defined by POSIX. Each thread has an array of slots, up to
# CYGNUM_KERNEL_THREADS_DATA_MAX, that may contain data. Some of the
# slots have been preallocated to specific packages. Others may be
# allocated dynamically.
#
cdl_component CYGNUM_KERNEL_THREADS_DATA_ALL {
    # Calculated value: 15
    # Flavor: data
    # Current_value: 15
};

# >
# Slot 0 preallocated for the kernel
# This option defines the index of a per-thread data
# slot which is reserved by
# the eCos kernel
# for private use.
#
cdl_option CYGNUM_KERNEL_THREADS_DATA_KERNEL {
    # Calculated value: 0
    # Flavor: data
    # Current_value: 0
};

# Slot 1 preallocated for uITRON
# This option defines the index of a per-thread data
# slot which is reserved by
# the uITRON compatibility layer
# for private use.
#
cdl_option CYGNUM_KERNEL_THREADS_DATA_ITRON {
    # Calculated value: 1
    # Flavor: data
    # Current_value: 1
};

# Slot 2 preallocated for errno
# This option defines the index of a per-thread data
# slot which is reserved for use by an errno variable.
#
cdl_option CYGNUM_KERNEL_THREADS_DATA_ERRNO {
    # Calculated value: 2
    # Flavor: data
    # Current_value: 2
};

# Slot 3 preallocated for POSIX
# This option defines the index of a per-thread data
# slot which is reserved by
# POSIX
# for private use.
#
cdl_option CYGNUM_KERNEL_THREADS_DATA_POSIX {
    # Calculated value: 3
    # Flavor: data
    # Current_value: 3
};

# <
# <
# Thread destructors
# doc: ref/kernel-thread-destructors.html
# This option enables support for registered destructor functions to
# be called on thread exit.
#
cdl_component CYGPKG_KERNEL_THREADS_DESTRUCTORS {
    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 0
    # value_source default
    # Default value: 0
};

# >
# Number of possible destructors
# This option gives the number of possible destructors allowed.
# Increasing this will increase the size of every
# thread control structure if per-thread destructors are
# enabled.
#
cdl_option CYGNUM_KERNEL_THREADS_DESTRUCTORS {
    # This option is not active
    # The parent CYGPKG_KERNEL_THREADS_DESTRUCTORS is disabled

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value 8
    # value_source default
    # Default value: 8
    # Legal values: 1 to 65535
};

# Per-thread destructors
# Enabling this option makes the thread destructors a per-thread
# property, with each thread having its own list of destructors.
# Disabling this option makes the thread destructor list
# global so all threads have the same destructors.
#
cdl_option CYGSEM_KERNEL_THREADS_DESTRUCTORS_PER_THREAD {
    # This option is not active
    # The parent CYGPKG_KERNEL_THREADS_DESTRUCTORS is disabled

    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 1
    # value_source default
    # Default value: 1
};

# <
# Stack size for the idle thread
# This configuration option specifies the stack size in bytes
# for the idle thread. Unless the HAL is configured to use a
# separate interrupt stack this size must be sufficient to meet
# the requirements of all interrupt handlers - these
# requirements are cumulative if nested interrupted are
# enabled. Depending on the target architecture, the stack size
# typically has to be a multiple of eight or sixteen bytes.
# This will be overridden where it is used if the
# architectural HAL requires a minimum stack size
# to handle interrupts correctly.
#
cdl_option CYGNUM_KERNEL_THREADS_IDLE_STACK_SIZE {
    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value 2048
    # value_source default
    # Default value: 2048
    # Legal values: 512 to 65536
};

# Maximal suspend count
# This option provides for an assertion that the count value for
# counted thread suspends do not exceed set limits.  This is to help
# with debugging, to allow a runaway loop, for example, to be
# detected more easily.
# If the option is not defined, no assert is included.  Whether asserts
# are themselves included depends on infrastructure configury in
# infra.h
#
cdl_option CYGNUM_KERNEL_MAX_SUSPEND_COUNT_ASSERT {
    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value 500
    # value_source default
    # Default value: 500
};

# Maximal wake count
# This option provides for an assertion that the count value for
# counted thread wakeups do not exceed set limits.  This is to
# help with debugging, to allow a runaaway loop, for example, to
# be detected more easily.
# If the option is not defined, no assert is included.  Whether asserts
# are themselves included depends on infrastructure configury in
# infra.h
#
cdl_option CYGNUM_KERNEL_MAX_COUNTED_WAKE_COUNT_ASSERT {
    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value 500
    # value_source default
    # Default value: 500
};

# Idle thread must always yield
# If the scheduler configuration only has a single priority
# level, then the idle thread must yield each time around its loop.
#
cdl_option CYGIMP_IDLE_THREAD_YIELD {
    # This option is not active
    # ActiveIf constraint: (CYGNUM_KERNEL_SCHED_PRIORITIES == 1)
    #     CYGNUM_KERNEL_SCHED_PRIORITIES == 32
    #   --> 0

    # Calculated value: 1
    # Flavor: bool
    # Current value: 1
};

# <
# Synchronization primitives
# The eCos kernel supports a number of different
# synchronization primitives such as mutexes, semaphores,
# condition variables, and message boxes. There are
# configuration options to control the exact behaviour of some
# of these synchronization primitives.
#
cdl_component CYGPKG_KERNEL_SYNCH {
    # There is no associated value.

    # The following properties are affected by this value
    # option CYGDBG_KERNEL_INSTRUMENT_MUTEX
    #     ActiveIf: CYGPKG_KERNEL_SYNCH
    # option CYGDBG_KERNEL_INSTRUMENT_CONDVAR
    #     ActiveIf: CYGPKG_KERNEL_SYNCH
    # option CYGDBG_KERNEL_INSTRUMENT_BINSEM
    #     ActiveIf: CYGPKG_KERNEL_SYNCH
    # option CYGDBG_KERNEL_INSTRUMENT_CNTSEM
    #     ActiveIf: CYGPKG_KERNEL_SYNCH
    # option CYGDBG_KERNEL_INSTRUMENT_MBOXT
    #     ActiveIf: CYGPKG_KERNEL_SYNCH
    # option CYGDBG_KERNEL_INSTRUMENT_FLAG
    #     ActiveIf: CYGPKG_KERNEL_SYNCH
};

# >
# Priority inversion protection protocols
# doc: ref/kernel-mutexes.html
# This component controls the protocols used to protect mutexes against
# priority inversion. If this option is enabled it defines which
# algorithm is used to implement this protection. At present only
# one such algorithm is defined: "SIMPLE". The implementation
# will only work in the mlqueue scheduler, and it does not handle the
# rare case of nested mutexes completely correctly. However it is
# both fast and deterministic.
#
cdl_component CYGSEM_KERNEL_SYNCH_MUTEX_PRIORITY_INVERSION_PROTOCOL {
    # ActiveIf constraint:  CYGSEM_KERNEL_SCHED_MLQUEUE 
    #     CYGSEM_KERNEL_SCHED_MLQUEUE == 1
    #   --> 1

    # Flavor: booldata
    # No user value, uncomment the following line to provide one.
    # user_value 1 SIMPLE
    # value_source default
    # Default value: 1 SIMPLE
    # Legal values:  "SIMPLE" 
    # Requires:  CYGINT_KERNEL_SCHEDULER_UNIQUE_PRIORITIES == 0 
    #     CYGINT_KERNEL_SCHEDULER_UNIQUE_PRIORITIES == 0
    #   --> 1
};

# >
# Enable priority inheritance protocol
# This option enables priority inheritance protocol. This protocol
# causes the owner of a mutex to be executed at the highest priority
# of the threads waiting for access to the mutex.
#
cdl_option CYGSEM_KERNEL_SYNCH_MUTEX_PRIORITY_INVERSION_PROTOCOL_INHERIT {
    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 1
    # value_source default
    # Default value: 1

    # The following properties are affected by this value
    # option CYGSEM_KERNEL_SYNCH_MUTEX_PRIORITY_INVERSION_PROTOCOL_DEFAULT
    #     DefaultValue:  CYGSEM_KERNEL_SYNCH_MUTEX_PRIORITY_INVERSION_PROTOCOL_INHERIT ?
    #                             "INHERIT" :
    #                             CYGSEM_KERNEL_SYNCH_MUTEX_PRIORITY_INVERSION_PROTOCOL_CEILING ?
    #                             "CEILING" : "NONE" 
};

# Enable priority ceiling protocol
# This option enables priority ceiling protocol. This protocol
# causes the owner of a mutex to be executed at a  priority
# associated with the mutex.
#
cdl_component CYGSEM_KERNEL_SYNCH_MUTEX_PRIORITY_INVERSION_PROTOCOL_CEILING {
    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 1
    # value_source default
    # Default value: 1

    # The following properties are affected by this value
    # option CYGSEM_KERNEL_SYNCH_MUTEX_PRIORITY_INVERSION_PROTOCOL_DEFAULT_PRIORITY
    #     ActiveIf: CYGSEM_KERNEL_SYNCH_MUTEX_PRIORITY_INVERSION_PROTOCOL_CEILING
    # option CYGSEM_KERNEL_SYNCH_MUTEX_PRIORITY_INVERSION_PROTOCOL_DEFAULT
    #     DefaultValue:  CYGSEM_KERNEL_SYNCH_MUTEX_PRIORITY_INVERSION_PROTOCOL_INHERIT ?
    #                             "INHERIT" :
    #                             CYGSEM_KERNEL_SYNCH_MUTEX_PRIORITY_INVERSION_PROTOCOL_CEILING ?
    #                             "CEILING" : "NONE" 
};

# >
# Default priority ceiling
# This option defines the default priority ceiling to be
# used if the chosen default priority inversion protocol is
# priority ceoptioniling protocol. The default value for this is zero,
# making all such mutexes boost threads to the maximum priority.
#
cdl_option CYGSEM_KERNEL_SYNCH_MUTEX_PRIORITY_INVERSION_PROTOCOL_DEFAULT_PRIORITY {
    # ActiveIf constraint: CYGSEM_KERNEL_SYNCH_MUTEX_PRIORITY_INVERSION_PROTOCOL_CEILING
    #     CYGSEM_KERNEL_SYNCH_MUTEX_PRIORITY_INVERSION_PROTOCOL_CEILING == 1
    #   --> 1

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value 0
    # value_source default
    # Default value: 0
    # Legal values: 0 to  CYGNUM_KERNEL_SCHED_PRIORITIES - 1 
    #     CYGNUM_KERNEL_SCHED_PRIORITIES == 32
};

# <
# No priority inversion protocol
# This option enables the ability to have no priority inversion protocol.
# It is equivalent to disabling the priority inversion protocol at
# the top level, but is necessary for the runtime and default
# selection options.
#
cdl_option CYGSEM_KERNEL_SYNCH_MUTEX_PRIORITY_INVERSION_PROTOCOL_NONE {
    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 1
    # value_source default
    # Default value: 1
};

# Default priority inversion protocol
# This option defines the default inversion protocol used for mutexes that
# are created without an explicit protocol being specified. The protocol
# chosen by default is to use priority inheritance if it is present otherwise
# priority ceiling, or none if neither is present.
#
cdl_option CYGSEM_KERNEL_SYNCH_MUTEX_PRIORITY_INVERSION_PROTOCOL_DEFAULT {
    # ActiveIf constraint:  CYGINT_KERNEL_SYNCH_MUTEX_PRIORITY_INVERSION_PROTOCOL_COUNT > 1 
    #     CYGINT_KERNEL_SYNCH_MUTEX_PRIORITY_INVERSION_PROTOCOL_COUNT == 3
    #   --> 1

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value INHERIT
    # value_source default
    # Default value:  CYGSEM_KERNEL_SYNCH_MUTEX_PRIORITY_INVERSION_PROTOCOL_INHERIT ?
    #                             "INHERIT" :
    #                             CYGSEM_KERNEL_SYNCH_MUTEX_PRIORITY_INVERSION_PROTOCOL_CEILING ?
    #                             "CEILING" : "NONE" 
    #     CYGSEM_KERNEL_SYNCH_MUTEX_PRIORITY_INVERSION_PROTOCOL_INHERIT == 1
    #     CYGSEM_KERNEL_SYNCH_MUTEX_PRIORITY_INVERSION_PROTOCOL_CEILING == 1
    #   --> INHERIT
    # Legal values:  "INHERIT" "CEILING" "NONE" 
};

# Specify mutex priority inversion protocol at runtime
# This option controls whether the priority inversion protocol used by
# a mutex can be specified when that mutex is created.
#
cdl_option CYGSEM_KERNEL_SYNCH_MUTEX_PRIORITY_INVERSION_PROTOCOL_DYNAMIC {
    # ActiveIf constraint:  CYGINT_KERNEL_SYNCH_MUTEX_PRIORITY_INVERSION_PROTOCOL_COUNT > 1 
    #     CYGINT_KERNEL_SYNCH_MUTEX_PRIORITY_INVERSION_PROTOCOL_COUNT == 3
    #   --> 1

    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 1
    # value_source default
    # Default value: 1
};

# Number of protocols selected
#
cdl_interface CYGINT_KERNEL_SYNCH_MUTEX_PRIORITY_INVERSION_PROTOCOL_COUNT {
    # Implemented by CYGSEM_KERNEL_SYNCH_MUTEX_PRIORITY_INVERSION_PROTOCOL_INHERIT, active, enabled
    # Implemented by CYGSEM_KERNEL_SYNCH_MUTEX_PRIORITY_INVERSION_PROTOCOL_CEILING, active, enabled
    # Implemented by CYGSEM_KERNEL_SYNCH_MUTEX_PRIORITY_INVERSION_PROTOCOL_NONE, active, enabled
    # This value cannot be modified here.
    # Flavor: data
    # Current_value: 3

    # The following properties are affected by this value
    # option CYGSEM_KERNEL_SYNCH_MUTEX_PRIORITY_INVERSION_PROTOCOL_DEFAULT
    #     ActiveIf:  CYGINT_KERNEL_SYNCH_MUTEX_PRIORITY_INVERSION_PROTOCOL_COUNT > 1 
    # option CYGSEM_KERNEL_SYNCH_MUTEX_PRIORITY_INVERSION_PROTOCOL_DYNAMIC
    #     ActiveIf:  CYGINT_KERNEL_SYNCH_MUTEX_PRIORITY_INVERSION_PROTOCOL_COUNT > 1 
};

# <
# Use mboxt_plain mbox implementation
# Use the plain mboxt implementation instead of the mboxt2
# implementation. The mboxt2 version is designed to provide
# semantics compatible with UITRON, the plain implementation
# is adquate in most other situations.
#
cdl_option CYGIMP_MBOX_USE_MBOXT_PLAIN {
    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 1
    # value_source default
    # Default value: 1
};

# Message box blocking put support
# doc: ref/kernel-mail-boxes.html
# Message boxes can support three different versions of the
# put-message operation. The first is tryput(), which will fail
# if the message box is already full. The other two are the
# ordinary put() function which will block if the message box
# is full, and a timed put() operation which will block for
# upto a certain length of time if the message box is currently
# full. The blocking versions require extra memory in the
# message box data structure and extra code in the other
# message box functions, so they can be disabled if the
# application does not require them. If this option is enabled
# then the system will always provide the blocking put()
# function, and it will also provide the timed put() function
# if thread timers are enabled.
#
cdl_option CYGMFN_KERNEL_SYNCH_MBOXT_PUT_CAN_WAIT {
    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 1
    # value_source default
    # Default value: 1
};

# Message box queue size
# doc: ref/kernel-mail-boxes.html
# This configuration option controls the number of messages
# that can be queued in a message box before a non-blocking
# put() operation will fail or a blocking put() operation will
# block. The cost in memory is one pointer per message box for
# each possible message.
#
cdl_option CYGNUM_KERNEL_SYNCH_MBOX_QUEUE_SIZE {
    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value 10
    # value_source default
    # Default value: 10
    # Legal values: 1 to 65535
};

# Condition variable timed-wait support
# doc: ref/kernel-condition-variables.html
# This option enables the condition variable timed wait
# facility.
#
cdl_option CYGMFN_KERNEL_SYNCH_CONDVAR_TIMED_WAIT {
    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 1
    # value_source default
    # Default value: 1
    # Requires: CYGFUN_KERNEL_THREADS_TIMER
    #     CYGFUN_KERNEL_THREADS_TIMER == 1
    #   --> 1
};

# Condition variable explicit mutex wait support
# doc: ref/kernel-condition-variables.html
# This option enables the condition variable explicit mutex wait
# facility. By default condition variables in eCos are created with
# a statically associated mutex. This option permits wait (and timed wait
# if CYGMFN_KERNEL_SYNCH_CONDVAR_TIMED_WAIT is enabled) to provide a
# different mutex as an argument. This makes no difference to the semantics
# the wait operation except that a different mutex will be used during it.
#
cdl_option CYGMFN_KERNEL_SYNCH_CONDVAR_WAIT_MUTEX {
    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 1
    # value_source default
    # Default value: 1
};

# Avoid inlines in mqueue implementation
# With this option disabled, the 'mqueue' message queue implementation
# provides most of its implementation via inlines. However this can
# adversely affect code size in application that make lots of mqueue
# calls from different places, so enabling this option provides
# non-inline versions to be used instead.
#
cdl_option CYGIMP_KERNEL_SYNCH_MQUEUE_NOT_INLINE {
    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 0
    # value_source default
    # Default value: 0
};

# <
# Kernel instrumentation
# doc: user-guide/kernel-instrumentation.html
# The current release of the kernel contains an initial version
# of instrumentation support. The various parts of the kernel
# will invoke instrumentation routines whenever appropriate
# events occur, and these will be stored in a circular buffer
# for later reference.
#
cdl_component CYGPKG_KERNEL_INSTRUMENT {
    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 0
    # value_source default
    # Default value: 0

    # The following properties are affected by this value
    # component CYGPKG_KERNEL_TESTS
    #     Calculated: 
    #                     "tests/bin_sem0 tests/bin_sem1 tests/bin_sem2 tests/bin_sem3 tests/clock0 tests/clock1 tests/clockcnv tests/clocktruth tests/cnt_sem0 tests/cnt_sem1 tests/except1 tests/flag0 tests/flag1 tests/intr0 tests/kill tests/mbox1 tests/mqueue1 tests/mutex0 tests/mutex1 tests/mutex2 tests/mutex3 tests/release tests/sched1 tests/sync2 tests/sync3 tests/thread0 tests/thread1 tests/thread2"
    #                     . ((CYGFUN_KERNEL_API_C) ? " tests/kclock0 tests/kclock1 tests/kexcept1 tests/kflag0 tests/kflag1 tests/kintr0 tests/klock tests/kmbox1 tests/kmutex0 tests/kmutex1 tests/kmutex3 tests/kmutex4 tests/ksched1 tests/ksem0 tests/ksem1 tests/kthread0 tests/kthread1 tests/stress_threads tests/thread_gdb tests/timeslice tests/timeslice2 tests/tm_basic tests/kalarm0" : "")
    #                     . ((!CYGPKG_INFRA_DEBUG && !CYGPKG_KERNEL_INSTRUMENT && CYGFUN_KERNEL_API_C) ? " tests/dhrystone" : "")
    #                     . ((CYGPKG_KERNEL_SMP_SUPPORT && CYGFUN_KERNEL_API_C) ? " tests/smp" : "")
    #                     . ((!CYGINT_HAL_TESTS_NO_CACHES && CYGFUN_KERNEL_API_C) ? " tests/kcache1 tests/kcache2" : "")
    #                     . ((CYGFUN_KERNEL_API_C) ? (" tests/fpint_thread_switch" . (CYGTST_KERNEL_SKIP_MULTI_THREAD_FP_TEST ? " tests/fpinttestf1" :
    #                        " tests/fptest tests/fpinttestf tests/fpinttestf2")) : "")
    #                 
};

# >
# Use buffer provided by the application
# In most circumstances the kernel should provide the
# instrumentation circular buffer itself. Occasionally
# application code may wish to provide the buffer instead,
# giving the application code more convenient access to the
# buffer. This also makes it possible to put the circular
# buffer in special areas of memory, for example a region that
# is shared with the host.
#
cdl_option CYGVAR_KERNEL_INSTRUMENT_EXTERNAL_BUFFER {
    # This option is not active
    # The parent CYGPKG_KERNEL_INSTRUMENT is disabled

    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 0
    # value_source default
    # Default value: 0
};

# Instrumentation buffer size
# If kernel instrumentation is enabled then the instrumentation
# data goes into a circular buffer. A larger buffer allows
# more data to be stored, but at a significant cost in memory.
# The value of this option corresponds to the number of entries
# in the table, and typically each entry will require 16 bytes
# of memory.
#
cdl_option CYGNUM_KERNEL_INSTRUMENT_BUFFER_SIZE {
    # This option is not active
    # The parent CYGPKG_KERNEL_INSTRUMENT is disabled

    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value 256
    # value_source default
    # Default value: 256
    # Legal values: 16 to 0x100000
};

# Wrap instrumentation buffer
# When the instrumentation buffer is full it can either be restarted
# from the beginning, overwriting older data, or it can stop at the
# end. The former is useful if you want to look at the last entries
# made while the latter is useful if you want to look at the first
# few.
#
cdl_option CYGDBG_KERNEL_INSTRUMENT_BUFFER_WRAP {
    # This option is not active
    # The parent CYGPKG_KERNEL_INSTRUMENT is disabled

    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 1
    # value_source default
    # Default value: 1
};

# Perform selective instrumentation
# The kernel can either collect all instrumentation events, or
# it can filter out events at runtime based on a set of flags.
# For example it would be possible to decide at runtime that
# only scheduler and interrupt instrumentation flags are of
# interest and that all other flags should be ignored. This
# flag mechanism involves extra code and processor cycle
# overhead in the instrumentation code, so it can be disabled
# if the application developer is interested in all
# instrumentation events.
#
cdl_option CYGDBG_KERNEL_INSTRUMENT_FLAGS {
    # This option is not active
    # The parent CYGPKG_KERNEL_INSTRUMENT is disabled

    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 1
    # value_source default
    # Default value: 1
};

# Instrument common scheduler operations
# It is possible to perform selective instrumentation at
# run-time. It is also possible to disable instrumentation
# in various kernel components at compile-time, thus
# reducing the code size overheads. This option controls
# whether or not instrumentation support is compiled into
# the scheduling code.
#
cdl_option CYGDBG_KERNEL_INSTRUMENT_SCHED {
    # This option is not active
    # The parent CYGPKG_KERNEL_INSTRUMENT is disabled
    # ActiveIf constraint: CYGPKG_KERNEL_SCHED
    #     CYGPKG_KERNEL_SCHED == 1
    #   --> 1

    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 1
    # value_source default
    # Default value: 1
};

# Instrument thread operations
# It is possible to perform selective instrumentation at
# run-time. It is also possible to disable instrumentation
# in various kernel components at compile-time, thus
# reducing the code size overheads. This option controls
# whether or not instrumentation support is compiled into
# the code that manipulates threads.
#
cdl_option CYGDBG_KERNEL_INSTRUMENT_THREAD {
    # This option is not active
    # The parent CYGPKG_KERNEL_INSTRUMENT is disabled
    # ActiveIf constraint: CYGPKG_KERNEL_THREADS
    #     CYGPKG_KERNEL_THREADS == 1
    #   --> 1

    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 1
    # value_source default
    # Default value: 1
};

# Instrument interrupt-related operations
# It is possible to perform selective instrumentation at
# run-time. It is also possible to disable instrumentation
# in various kernel components at compile-time, thus
# reducing the code size overheads. This option controls
# whether or not instrumentation support is compiled into
# the interrupt handling code.
#
cdl_option CYGDBG_KERNEL_INSTRUMENT_INTR {
    # This option is not active
    # The parent CYGPKG_KERNEL_INSTRUMENT is disabled
    # ActiveIf constraint: CYGPKG_KERNEL_INTERRUPTS
    #     CYGPKG_KERNEL_INTERRUPTS == 1
    #   --> 1

    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 1
    # value_source default
    # Default value: 1
};

# Instrument mutex operations
# It is possible to perform selective instrumentation at
# run-time. It is also possible to disable instrumentation
# in various kernel components at compile-time, thus
# reducing the code size overheads. This option controls
# whether or not instrumentation support is compiled into
# the mutex code.
#
cdl_option CYGDBG_KERNEL_INSTRUMENT_MUTEX {
    # This option is not active
    # The parent CYGPKG_KERNEL_INSTRUMENT is disabled
    # ActiveIf constraint: CYGPKG_KERNEL_SYNCH
    #     CYGPKG_KERNEL_SYNCH == 1
    #   --> 1

    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 1
    # value_source default
    # Default value: 1
};

# Instrument condition variable operations
# It is possible to perform selective instrumentation at
# run-time. It is also possible to disable instrumentation
# in various kernel components at compile-time, thus
# reducing the code size overheads. This option controls
# whether or not instrumentation support is compiled into
# the condition variable code.
#
cdl_option CYGDBG_KERNEL_INSTRUMENT_CONDVAR {
    # This option is not active
    # The parent CYGPKG_KERNEL_INSTRUMENT is disabled
    # ActiveIf constraint: CYGPKG_KERNEL_SYNCH
    #     CYGPKG_KERNEL_SYNCH == 1
    #   --> 1

    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 1
    # value_source default
    # Default value: 1
};

# Instrument binary semaphore operations
# It is possible to perform selective instrumentation at
# run-time. It is also possible to disable instrumentation
# in various kernel components at compile-time, thus
# reducing the code size overheads. This option controls
# whether or not instrumentation support is compiled into
# the binary semaphore code.
#
cdl_option CYGDBG_KERNEL_INSTRUMENT_BINSEM {
    # This option is not active
    # The parent CYGPKG_KERNEL_INSTRUMENT is disabled
    # ActiveIf constraint: CYGPKG_KERNEL_SYNCH
    #     CYGPKG_KERNEL_SYNCH == 1
    #   --> 1

    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 1
    # value_source default
    # Default value: 1
};

# Instrument counting semaphore operations
# It is possible to perform selective instrumentation at
# run-time. It is also possible to disable instrumentation
# in various kernel components at compile-time, thus
# reducing the code size overheads. This option controls
# whether or not instrumentation support is compiled into
# the counting semaphore code.
#
cdl_option CYGDBG_KERNEL_INSTRUMENT_CNTSEM {
    # This option is not active
    # The parent CYGPKG_KERNEL_INSTRUMENT is disabled
    # ActiveIf constraint: CYGPKG_KERNEL_SYNCH
    #     CYGPKG_KERNEL_SYNCH == 1
    #   --> 1

    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 1
    # value_source default
    # Default value: 1
};

# Instrument message box operations
# It is possible to perform selective instrumentation at
# run-time. It is also possible to disable instrumentation
# in various kernel components at compile-time, thus
# reducing the code size overheads. This option controls
# whether or not instrumentation support is compiled into
# the message box code.
#
cdl_option CYGDBG_KERNEL_INSTRUMENT_MBOXT {
    # This option is not active
    # The parent CYGPKG_KERNEL_INSTRUMENT is disabled
    # ActiveIf constraint: CYGPKG_KERNEL_SYNCH
    #     CYGPKG_KERNEL_SYNCH == 1
    #   --> 1

    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 1
    # value_source default
    # Default value: 1
};

# Instrument event flag operations
# It is possible to perform selective instrumentation at
# run-time. It is also possible to disable instrumentation
# in various kernel components at compile-time, thus
# reducing the code size overheads. This option controls
# whether or not instrumentation support is compiled into
# the event flag code.
#
cdl_option CYGDBG_KERNEL_INSTRUMENT_FLAG {
    # This option is not active
    # The parent CYGPKG_KERNEL_INSTRUMENT is disabled
    # ActiveIf constraint: CYGPKG_KERNEL_SYNCH
    #     CYGPKG_KERNEL_SYNCH == 1
    #   --> 1

    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 1
    # value_source default
    # Default value: 1
};

# Instrument clock operations
# It is possible to perform selective instrumentation at
# run-time. It is also possible to disable instrumentation
# in various kernel components at compile-time, thus
# reducing the code size overheads. This option controls
# whether or not instrumentation support is compiled into
# the real-time clock code.
#
cdl_option CYGDBG_KERNEL_INSTRUMENT_CLOCK {
    # This option is not active
    # The parent CYGPKG_KERNEL_INSTRUMENT is disabled
    # ActiveIf constraint: CYGVAR_KERNEL_COUNTERS_CLOCK
    #     CYGVAR_KERNEL_COUNTERS_CLOCK == 1
    #   --> 1

    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 1
    # value_source default
    # Default value: 1
};

# Instrument alarm-related operations
# It is possible to perform selective instrumentation at
# run-time. It is also possible to disable instrumentation
# in various kernel components at compile-time, thus
# reducing the code size overheads. This option controls
# whether or not instrumentation support is compiled into
# the code related to alarm operations.
#
cdl_option CYGDBG_KERNEL_INSTRUMENT_ALARM {
    # This option is not active
    # The parent CYGPKG_KERNEL_INSTRUMENT is disabled
    # ActiveIf constraint: CYGVAR_KERNEL_COUNTERS_CLOCK
    #     CYGVAR_KERNEL_COUNTERS_CLOCK == 1
    #   --> 1

    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 1
    # value_source default
    # Default value: 1
};

# Instrument SMP-related operations
# It is possible to perform selective instrumentation at
# run-time. It is also possible to disable instrumentation
# in various kernel components at compile-time, thus
# reducing the code size overheads. This option controls
# whether or not instrumentation support is compiled into
# the code related to SMP operations.
#
cdl_option CYGDBG_KERNEL_INSTRUMENT_SMP {
    # This option is not active
    # The parent CYGPKG_KERNEL_INSTRUMENT is disabled
    # ActiveIf constraint: CYGVAR_KERNEL_COUNTERS_CLOCK
    #     CYGVAR_KERNEL_COUNTERS_CLOCK == 1
    #   --> 1

    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 1
    # value_source default
    # Default value: 1
};

# Instrument multi-level queue scheduler operations
# It is possible to perform selective instrumentation at
# run-time. It is also possible to disable instrumentation
# in various kernel components at compile-time, thus
# reducing the code size overheads. This option controls
# whether or not instrumentation support is compiled into
# the code for the multi-level queue scheduler.
#
cdl_option CYGDBG_KERNEL_INSTRUMENT_MLQ {
    # This option is not active
    # The parent CYGPKG_KERNEL_INSTRUMENT is disabled
    # ActiveIf constraint: CYGSEM_KERNEL_SCHED_MLQUEUE
    #     CYGSEM_KERNEL_SCHED_MLQUEUE == 1
    #   --> 1

    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 1
    # value_source default
    # Default value: 1
};

# Instrument bitmap scheduler operations
# It is possible to perform selective instrumentation at
# run-time. It is also possible to disable instrumentation
# in various kernel components at compile-time, thus
# reducing the code size overheads. This option controls
# whether or not instrumentation support is compiled into
# the code for the bitmap scheduler.
#
cdl_option CYGDBG_KERNEL_INSTRUMENT_BITMAP {
    # This option is not active
    # The parent CYGPKG_KERNEL_INSTRUMENT is disabled
    # ActiveIf constraint: CYGSEM_KERNEL_SCHED_BITMAP
    #     CYGSEM_KERNEL_SCHED_BITMAP == 0
    #   --> 0

    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 1
    # value_source default
    # Default value: 1
};

# Support application-level instrumentation
# It is possible to perform selective instrumentation at
# run-time. It is also possible to disable instrumentation
# in various kernel components at compile-time, thus
# reducing the code size overheads. This option controls
# whether or not application-level instrumentation gets
# compiled in.
#
cdl_option CYGDBG_KERNEL_INSTRUMENT_USER {
    # This option is not active
    # The parent CYGPKG_KERNEL_INSTRUMENT is disabled

    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 1
    # value_source default
    # Default value: 1
};

# Provide user-friendly instrumentation messages
# Include code which will convert the instrument type field 
# into a more human understandable string
#
cdl_component CYGDBG_KERNEL_INSTRUMENT_MSGS {
    # This option is not active
    # The parent CYGPKG_KERNEL_INSTRUMENT is disabled

    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 1
    # value_source default
    # Default value: 1
};

# >
# Rebuild the header file
# Make (using a shell script) include/cyg/kernel/instrument_desc.h in
# your build tree; this is normally simply copied from the repository.
# If you make a permanent change to include/instrmnt.h, such that
# instrument_desc.h needs updating, it's up to you to first delete the
# master file
# ECOS_REPOSITORY/kernel/VERSION/include/instrument_desc.h
# in your source repository, make the new version by enabling this
# option then copy the new file
# back from your build place to its source in
# ECOS_REPOSITORY/kernel/VERSION/include/instrument_desc.h
# and/or commit this to any version control system that you use.
#
cdl_option CYGDBG_KERNEL_INSTRUMENT_MSGS_BUILD_HEADERFILE {
    # This option is not active
    # The parent CYGDBG_KERNEL_INSTRUMENT_MSGS is not active

    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 0
    # value_source default
    # Default value: 0
};

# Build the host tool to print out a dump
# Generate a host program which can dump the instrumentation
# data in a human readable format. You have to somehow get the
# instrumentation buffer into a file on the host. 'Exercise for
# the reader' as university lecturers tend to say.
#
cdl_component CYGDBG_KERNEL_INSTRUMENT_BUILD_HOST_DUMP {
    # This option is not active
    # The parent CYGDBG_KERNEL_INSTRUMENT_MSGS is not active

    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 0
    # value_source default
    # Default value: 0
};

# <
# <
# Source-level debugging support
# If the source level debugger gdb is to be used for debugging
# application code then it may be necessary to configure in support
# for this in the kernel.
#
cdl_component CYGPKG_KERNEL_DEBUG {
    # There is no associated value.
};

# >
# Include GDB multi-threading debug support
# This option enables some extra kernel code which is needed
# to support multi-threaded source level debugging.
#
cdl_option CYGDBG_KERNEL_DEBUG_GDB_THREAD_SUPPORT {
    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 1
    # value_source default
    # Default value: 1
    # Requires: CYGVAR_KERNEL_THREADS_LIST
    #     CYGVAR_KERNEL_THREADS_LIST == 1
    #   --> 1
    # Requires: CYGDBG_HAL_DEBUG_GDB_THREAD_SUPPORT
    #     CYGDBG_HAL_DEBUG_GDB_THREAD_SUPPORT == 1
    #   --> 1

    # The following properties are affected by this value
    # option CYGDBG_HAL_DEBUG_GDB_THREAD_SUPPORT
    #     ActiveIf:  CYGSEM_HAL_ROM_MONITOR || CYGDBG_KERNEL_DEBUG_GDB_THREAD_SUPPORT 
};

# <
# Kernel APIs
# The eCos kernel is implemented in C++, so a C++ interface
# to the kernel is always available. There is also an optional
# C API. Additional API's may be provided in future versions.
#
cdl_component CYGPKG_KERNEL_API {
    # There is no associated value.
};

# >
# Provide C API
# The eCos kernel is implemented in C++, but there is an
# optional C API for use by application code. This C API can be
# disabled if the application code does not invoke the kernel
# directly, but instead uses higher level code such as the
# uITRON compatibility layer.
#
cdl_option CYGFUN_KERNEL_API_C {
    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 1
    # value_source default
    # Default value: 1

    # The following properties are affected by this value
    # component CYGPKG_KERNEL_TESTS
    #     Calculated: 
    #                     "tests/bin_sem0 tests/bin_sem1 tests/bin_sem2 tests/bin_sem3 tests/clock0 tests/clock1 tests/clockcnv tests/clocktruth tests/cnt_sem0 tests/cnt_sem1 tests/except1 tests/flag0 tests/flag1 tests/intr0 tests/kill tests/mbox1 tests/mqueue1 tests/mutex0 tests/mutex1 tests/mutex2 tests/mutex3 tests/release tests/sched1 tests/sync2 tests/sync3 tests/thread0 tests/thread1 tests/thread2"
    #                     . ((CYGFUN_KERNEL_API_C) ? " tests/kclock0 tests/kclock1 tests/kexcept1 tests/kflag0 tests/kflag1 tests/kintr0 tests/klock tests/kmbox1 tests/kmutex0 tests/kmutex1 tests/kmutex3 tests/kmutex4 tests/ksched1 tests/ksem0 tests/ksem1 tests/kthread0 tests/kthread1 tests/stress_threads tests/thread_gdb tests/timeslice tests/timeslice2 tests/tm_basic tests/kalarm0" : "")
    #                     . ((!CYGPKG_INFRA_DEBUG && !CYGPKG_KERNEL_INSTRUMENT && CYGFUN_KERNEL_API_C) ? " tests/dhrystone" : "")
    #                     . ((CYGPKG_KERNEL_SMP_SUPPORT && CYGFUN_KERNEL_API_C) ? " tests/smp" : "")
    #                     . ((!CYGINT_HAL_TESTS_NO_CACHES && CYGFUN_KERNEL_API_C) ? " tests/kcache1 tests/kcache2" : "")
    #                     . ((CYGFUN_KERNEL_API_C) ? (" tests/fpint_thread_switch" . (CYGTST_KERNEL_SKIP_MULTI_THREAD_FP_TEST ? " tests/fpinttestf1" :
    #                        " tests/fptest tests/fpinttestf tests/fpinttestf2")) : "")
    #                 
    # component CYGPKG_KERNEL_TESTS
    #     Calculated: 
    #                     "tests/bin_sem0 tests/bin_sem1 tests/bin_sem2 tests/bin_sem3 tests/clock0 tests/clock1 tests/clockcnv tests/clocktruth tests/cnt_sem0 tests/cnt_sem1 tests/except1 tests/flag0 tests/flag1 tests/intr0 tests/kill tests/mbox1 tests/mqueue1 tests/mutex0 tests/mutex1 tests/mutex2 tests/mutex3 tests/release tests/sched1 tests/sync2 tests/sync3 tests/thread0 tests/thread1 tests/thread2"
    #                     . ((CYGFUN_KERNEL_API_C) ? " tests/kclock0 tests/kclock1 tests/kexcept1 tests/kflag0 tests/kflag1 tests/kintr0 tests/klock tests/kmbox1 tests/kmutex0 tests/kmutex1 tests/kmutex3 tests/kmutex4 tests/ksched1 tests/ksem0 tests/ksem1 tests/kthread0 tests/kthread1 tests/stress_threads tests/thread_gdb tests/timeslice tests/timeslice2 tests/tm_basic tests/kalarm0" : "")
    #                     . ((!CYGPKG_INFRA_DEBUG && !CYGPKG_KERNEL_INSTRUMENT && CYGFUN_KERNEL_API_C) ? " tests/dhrystone" : "")
    #                     . ((CYGPKG_KERNEL_SMP_SUPPORT && CYGFUN_KERNEL_API_C) ? " tests/smp" : "")
    #                     . ((!CYGINT_HAL_TESTS_NO_CACHES && CYGFUN_KERNEL_API_C) ? " tests/kcache1 tests/kcache2" : "")
    #                     . ((CYGFUN_KERNEL_API_C) ? (" tests/fpint_thread_switch" . (CYGTST_KERNEL_SKIP_MULTI_THREAD_FP_TEST ? " tests/fpinttestf1" :
    #                        " tests/fptest tests/fpinttestf tests/fpinttestf2")) : "")
    #                 
    # component CYGPKG_KERNEL_TESTS
    #     Calculated: 
    #                     "tests/bin_sem0 tests/bin_sem1 tests/bin_sem2 tests/bin_sem3 tests/clock0 tests/clock1 tests/clockcnv tests/clocktruth tests/cnt_sem0 tests/cnt_sem1 tests/except1 tests/flag0 tests/flag1 tests/intr0 tests/kill tests/mbox1 tests/mqueue1 tests/mutex0 tests/mutex1 tests/mutex2 tests/mutex3 tests/release tests/sched1 tests/sync2 tests/sync3 tests/thread0 tests/thread1 tests/thread2"
    #                     . ((CYGFUN_KERNEL_API_C) ? " tests/kclock0 tests/kclock1 tests/kexcept1 tests/kflag0 tests/kflag1 tests/kintr0 tests/klock tests/kmbox1 tests/kmutex0 tests/kmutex1 tests/kmutex3 tests/kmutex4 tests/ksched1 tests/ksem0 tests/ksem1 tests/kthread0 tests/kthread1 tests/stress_threads tests/thread_gdb tests/timeslice tests/timeslice2 tests/tm_basic tests/kalarm0" : "")
    #                     . ((!CYGPKG_INFRA_DEBUG && !CYGPKG_KERNEL_INSTRUMENT && CYGFUN_KERNEL_API_C) ? " tests/dhrystone" : "")
    #                     . ((CYGPKG_KERNEL_SMP_SUPPORT && CYGFUN_KERNEL_API_C) ? " tests/smp" : "")
    #                     . ((!CYGINT_HAL_TESTS_NO_CACHES && CYGFUN_KERNEL_API_C) ? " tests/kcache1 tests/kcache2" : "")
    #                     . ((CYGFUN_KERNEL_API_C) ? (" tests/fpint_thread_switch" . (CYGTST_KERNEL_SKIP_MULTI_THREAD_FP_TEST ? " tests/fpinttestf1" :
    #                        " tests/fptest tests/fpinttestf tests/fpinttestf2")) : "")
    #                 
    # component CYGPKG_KERNEL_TESTS
    #     Calculated: 
    #                     "tests/bin_sem0 tests/bin_sem1 tests/bin_sem2 tests/bin_sem3 tests/clock0 tests/clock1 tests/clockcnv tests/clocktruth tests/cnt_sem0 tests/cnt_sem1 tests/except1 tests/flag0 tests/flag1 tests/intr0 tests/kill tests/mbox1 tests/mqueue1 tests/mutex0 tests/mutex1 tests/mutex2 tests/mutex3 tests/release tests/sched1 tests/sync2 tests/sync3 tests/thread0 tests/thread1 tests/thread2"
    #                     . ((CYGFUN_KERNEL_API_C) ? " tests/kclock0 tests/kclock1 tests/kexcept1 tests/kflag0 tests/kflag1 tests/kintr0 tests/klock tests/kmbox1 tests/kmutex0 tests/kmutex1 tests/kmutex3 tests/kmutex4 tests/ksched1 tests/ksem0 tests/ksem1 tests/kthread0 tests/kthread1 tests/stress_threads tests/thread_gdb tests/timeslice tests/timeslice2 tests/tm_basic tests/kalarm0" : "")
    #                     . ((!CYGPKG_INFRA_DEBUG && !CYGPKG_KERNEL_INSTRUMENT && CYGFUN_KERNEL_API_C) ? " tests/dhrystone" : "")
    #                     . ((CYGPKG_KERNEL_SMP_SUPPORT && CYGFUN_KERNEL_API_C) ? " tests/smp" : "")
    #                     . ((!CYGINT_HAL_TESTS_NO_CACHES && CYGFUN_KERNEL_API_C) ? " tests/kcache1 tests/kcache2" : "")
    #                     . ((CYGFUN_KERNEL_API_C) ? (" tests/fpint_thread_switch" . (CYGTST_KERNEL_SKIP_MULTI_THREAD_FP_TEST ? " tests/fpinttestf1" :
    #                        " tests/fptest tests/fpinttestf tests/fpinttestf2")) : "")
    #                 
    # component CYGPKG_KERNEL_TESTS
    #     Calculated: 
    #                     "tests/bin_sem0 tests/bin_sem1 tests/bin_sem2 tests/bin_sem3 tests/clock0 tests/clock1 tests/clockcnv tests/clocktruth tests/cnt_sem0 tests/cnt_sem1 tests/except1 tests/flag0 tests/flag1 tests/intr0 tests/kill tests/mbox1 tests/mqueue1 tests/mutex0 tests/mutex1 tests/mutex2 tests/mutex3 tests/release tests/sched1 tests/sync2 tests/sync3 tests/thread0 tests/thread1 tests/thread2"
    #                     . ((CYGFUN_KERNEL_API_C) ? " tests/kclock0 tests/kclock1 tests/kexcept1 tests/kflag0 tests/kflag1 tests/kintr0 tests/klock tests/kmbox1 tests/kmutex0 tests/kmutex1 tests/kmutex3 tests/kmutex4 tests/ksched1 tests/ksem0 tests/ksem1 tests/kthread0 tests/kthread1 tests/stress_threads tests/thread_gdb tests/timeslice tests/timeslice2 tests/tm_basic tests/kalarm0" : "")
    #                     . ((!CYGPKG_INFRA_DEBUG && !CYGPKG_KERNEL_INSTRUMENT && CYGFUN_KERNEL_API_C) ? " tests/dhrystone" : "")
    #                     . ((CYGPKG_KERNEL_SMP_SUPPORT && CYGFUN_KERNEL_API_C) ? " tests/smp" : "")
    #                     . ((!CYGINT_HAL_TESTS_NO_CACHES && CYGFUN_KERNEL_API_C) ? " tests/kcache1 tests/kcache2" : "")
    #                     . ((CYGFUN_KERNEL_API_C) ? (" tests/fpint_thread_switch" . (CYGTST_KERNEL_SKIP_MULTI_THREAD_FP_TEST ? " tests/fpinttestf1" :
    #                        " tests/fptest tests/fpinttestf tests/fpinttestf2")) : "")
    #                 
    # option CYGBLD_IO_USB_SLAVE_USBTEST
    #     Requires: CYGFUN_KERNEL_API_C CYGFUN_KERNEL_THREADS_TIMER !CYGINT_KNEREL_SCHEDULER_UNIQUE_PRIORITIES
    # option CYGFUN_MEMALLOC_KAPI
    #     DefaultValue: CYGFUN_KERNEL_API_C
};

# <
# Kernel build options
# Package specific build options including control over
# compiler flags used only in building this package,
# and details of which tests are built.
#
cdl_component CYGPKG_KERNEL_OPTIONS {
    # There is no associated value.
};

# >
# Additional compiler flags
# This option modifies the set of compiler flags for
# building the eCos kernel. These flags are used in addition
# to the set of global flags.
#
cdl_option CYGPKG_KERNEL_CFLAGS_ADD {
    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value ""
    # value_source default
    # Default value: ""
};

# Suppressed compiler flags
# This option modifies the set of compiler flags for
# building the eCos kernel. These flags are removed from
# the set of global flags if present.
#
cdl_option CYGPKG_KERNEL_CFLAGS_REMOVE {
    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value ""
    # value_source default
    # Default value: ""
};

# Kernel tests
# This option specifies the set of tests for the eCos kernel.
#
cdl_component CYGPKG_KERNEL_TESTS {
    # Calculated value: 
    #                     "tests/bin_sem0 tests/bin_sem1 tests/bin_sem2 tests/bin_sem3 tests/clock0 tests/clock1 tests/clockcnv tests/clocktruth tests/cnt_sem0 tests/cnt_sem1 tests/except1 tests/flag0 tests/flag1 tests/intr0 tests/kill tests/mbox1 tests/mqueue1 tests/mutex0 tests/mutex1 tests/mutex2 tests/mutex3 tests/release tests/sched1 tests/sync2 tests/sync3 tests/thread0 tests/thread1 tests/thread2"
    #                     . ((CYGFUN_KERNEL_API_C) ? " tests/kclock0 tests/kclock1 tests/kexcept1 tests/kflag0 tests/kflag1 tests/kintr0 tests/klock tests/kmbox1 tests/kmutex0 tests/kmutex1 tests/kmutex3 tests/kmutex4 tests/ksched1 tests/ksem0 tests/ksem1 tests/kthread0 tests/kthread1 tests/stress_threads tests/thread_gdb tests/timeslice tests/timeslice2 tests/tm_basic tests/kalarm0" : "")
    #                     . ((!CYGPKG_INFRA_DEBUG && !CYGPKG_KERNEL_INSTRUMENT && CYGFUN_KERNEL_API_C) ? " tests/dhrystone" : "")
    #                     . ((CYGPKG_KERNEL_SMP_SUPPORT && CYGFUN_KERNEL_API_C) ? " tests/smp" : "")
    #                     . ((!CYGINT_HAL_TESTS_NO_CACHES && CYGFUN_KERNEL_API_C) ? " tests/kcache1 tests/kcache2" : "")
    #                     . ((CYGFUN_KERNEL_API_C) ? (" tests/fpint_thread_switch" . (CYGTST_KERNEL_SKIP_MULTI_THREAD_FP_TEST ? " tests/fpinttestf1" :
    #                        " tests/fptest tests/fpinttestf tests/fpinttestf2")) : "")
    #                 
    #     CYGFUN_KERNEL_API_C == 1
    #     CYGPKG_INFRA_DEBUG == 0
    #     CYGPKG_KERNEL_INSTRUMENT == 0
    #     CYGFUN_KERNEL_API_C == 1
    #     CYGPKG_KERNEL_SMP_SUPPORT == 0
    #     CYGFUN_KERNEL_API_C == 1
    #     CYGINT_HAL_TESTS_NO_CACHES == 0
    #     CYGFUN_KERNEL_API_C == 1
    #     CYGFUN_KERNEL_API_C == 1
    #     CYGTST_KERNEL_SKIP_MULTI_THREAD_FP_TEST == 0
    # Flavor: data
    # Current_value: tests/bin_sem0 tests/bin_sem1 tests/bin_sem2 tests/bin_sem3 tests/clock0 tests/clock1 tests/clockcnv tests/clocktruth tests/cnt_sem0 tests/cnt_sem1 tests/except1 tests/flag0 tests/flag1 tests/intr0 tests/kill tests/mbox1 tests/mqueue1 tests/mutex0 tests/mutex1 tests/mutex2 tests/mutex3 tests/release tests/sched1 tests/sync2 tests/sync3 tests/thread0 tests/thread1 tests/thread2 tests/kclock0 tests/kclock1 tests/kexcept1 tests/kflag0 tests/kflag1 tests/kintr0 tests/klock tests/kmbox1 tests/kmutex0 tests/kmutex1 tests/kmutex3 tests/kmutex4 tests/ksched1 tests/ksem0 tests/ksem1 tests/kthread0 tests/kthread1 tests/stress_threads tests/thread_gdb tests/timeslice tests/timeslice2 tests/tm_basic tests/kalarm0 tests/dhrystone tests/kcache1 tests/kcache2 tests/fpint_thread_switch tests/fptest tests/fpinttestf tests/fpinttestf2
};

# >
# Suppress multi thread floating point test
# Hardware floating point configurations that do not
# preserve FPU context are supposed to fail multi thread FPU
# integrity tests. Setting this option to 1 shall suppress
# building of such tests and shall build single thread fpu
# integrity test instead.
#
cdl_option CYGTST_KERNEL_SKIP_MULTI_THREAD_FP_TEST {
    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 0
    # value_source default
    # Default value: 0

    # The following properties are affected by this value
    # component CYGPKG_KERNEL_TESTS
    #     Calculated: 
    #                     "tests/bin_sem0 tests/bin_sem1 tests/bin_sem2 tests/bin_sem3 tests/clock0 tests/clock1 tests/clockcnv tests/clocktruth tests/cnt_sem0 tests/cnt_sem1 tests/except1 tests/flag0 tests/flag1 tests/intr0 tests/kill tests/mbox1 tests/mqueue1 tests/mutex0 tests/mutex1 tests/mutex2 tests/mutex3 tests/release tests/sched1 tests/sync2 tests/sync3 tests/thread0 tests/thread1 tests/thread2"
    #                     . ((CYGFUN_KERNEL_API_C) ? " tests/kclock0 tests/kclock1 tests/kexcept1 tests/kflag0 tests/kflag1 tests/kintr0 tests/klock tests/kmbox1 tests/kmutex0 tests/kmutex1 tests/kmutex3 tests/kmutex4 tests/ksched1 tests/ksem0 tests/ksem1 tests/kthread0 tests/kthread1 tests/stress_threads tests/thread_gdb tests/timeslice tests/timeslice2 tests/tm_basic tests/kalarm0" : "")
    #                     . ((!CYGPKG_INFRA_DEBUG && !CYGPKG_KERNEL_INSTRUMENT && CYGFUN_KERNEL_API_C) ? " tests/dhrystone" : "")
    #                     . ((CYGPKG_KERNEL_SMP_SUPPORT && CYGFUN_KERNEL_API_C) ? " tests/smp" : "")
    #                     . ((!CYGINT_HAL_TESTS_NO_CACHES && CYGFUN_KERNEL_API_C) ? " tests/kcache1 tests/kcache2" : "")
    #                     . ((CYGFUN_KERNEL_API_C) ? (" tests/fpint_thread_switch" . (CYGTST_KERNEL_SKIP_MULTI_THREAD_FP_TEST ? " tests/fpinttestf1" :
    #                        " tests/fptest tests/fpinttestf tests/fpinttestf2")) : "")
    #                 
    # option CYGHWR_HAL_CORTEXM_FPU_SWITCH
    #     Requires:  is_active (CYGPKG_KERNEL) implies
    #                         CYGTST_KERNEL_SKIP_MULTI_THREAD_FP_TEST ==
    #                         (CYGHWR_HAL_CORTEXM_FPU_SWITCH == "NONE") 
};

# <
# <
# <
# Common error code support
# This package contains the common list of error and
# status codes. It is held centrally to allow
# packages to interchange error codes and status
# codes in a common way, rather than each package
# having its own conventions for error/status
# reporting. The error codes are modelled on the
# POSIX style naming e.g. EINVAL etc. This package
# also provides the standard strerror() function to
# convert error codes to textual representation, as
# well as an implementation of the errno idiom.
#
cdl_package CYGPKG_ERROR {
    # Packages cannot be added or removed, nor can their version be changed,
    # simply by editing their value. Instead the appropriate configuration
    # should be used to perform these actions.

    # This value cannot be modified here.
    # Flavor: booldata
    # Current value: 1 current
    # Requires:  CYGBLD_ISO_ERRNO_CODES_HEADER == "<cyg/error/codes.h>" 
    #     CYGBLD_ISO_ERRNO_CODES_HEADER == <cyg/error/codes.h>
    #   --> 1

    # The following properties are affected by this value
    # package CYGPKG_IO_SERIAL_CORTEXM_STM32
    #     Requires: CYGPKG_ERROR
    # package CYGPKG_IO
    #     Requires: CYGPKG_ERROR
    # package CYGPKG_IO_SERIAL
    #     Requires: CYGPKG_ERROR
};

# >
# errno variable
# This package controls the behaviour of the
# errno variable (or more strictly, expression)
# from <errno.h>.
#
cdl_component CYGPKG_ERROR_ERRNO {
    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 1
    # value_source default
    # Default value: 1
    # Requires:  CYGBLD_ISO_ERRNO_HEADER == "<cyg/error/errno.h>" 
    #     CYGBLD_ISO_ERRNO_HEADER == <cyg/error/errno.h>
    #   --> 1
};

# >
# Per-thread errno
# This option controls whether the standard error
# code reporting variable errno is a per-thread
# variable, rather than global.
#
cdl_option CYGSEM_ERROR_PER_THREAD_ERRNO {
    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 1
    # value_source default
    # Default value: 1
    # Requires: CYGVAR_KERNEL_THREADS_DATA
    #     CYGVAR_KERNEL_THREADS_DATA == 1
    #   --> 1
};

# Tracing level
# Trace verbosity level for debugging the errno
# retrieval mechanism in errno.cxx. Increase this
# value to get additional trace output.
#
cdl_option CYGNUM_ERROR_ERRNO_TRACE_LEVEL {
    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value 0
    # value_source default
    # Default value: 0
    # Legal values: 0 to 1
};

# <
# strerror function
# This package controls the presence and behaviour of the
# strerror() function from <string.h>
#
cdl_option CYGPKG_ERROR_STRERROR {
    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 1
    # value_source default
    # Default value: 1
    # Requires:  CYGBLD_ISO_STRERROR_HEADER == "<cyg/error/strerror.h>" 
    #     CYGBLD_ISO_STRERROR_HEADER == <cyg/error/strerror.h>
    #   --> 1
};

# Error package build options
# Package specific build options including control over
# compiler flags used only in building this package,
# and details of which tests are built.
#
cdl_component CYGPKG_ERROR_OPTIONS {
    # There is no associated value.
};

# >
# Additional compiler flags
# This option modifies the set of compiler flags for
# building the error package. These flags are used in addition
# to the set of global flags.
#
cdl_option CYGPKG_ERROR_CFLAGS_ADD {
    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value ""
    # value_source default
    # Default value: ""
};

# Suppressed compiler flags
# This option modifies the set of compiler flags for
# building the error package. These flags are removed from
# the set of global flags if present.
#
cdl_option CYGPKG_ERROR_CFLAGS_REMOVE {
    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value ""
    # value_source default
    # Default value: ""
};

# <
# <
# Dynamic memory allocation
# doc: ref/memalloc.html
# This package provides memory allocator infrastructure required for
# dynamic memory allocators, including the ISO standard malloc
# interface. It also contains some sample implementations.
#
cdl_package CYGPKG_MEMALLOC {
    # Packages cannot be added or removed, nor can their version be changed,
    # simply by editing their value. Instead the appropriate configuration
    # should be used to perform these actions.

    # This value cannot be modified here.
    # Flavor: booldata
    # Current value: 1 current
};

# >
# Memory allocator implementations
# This component contains configuration options related to the 
# various memory allocators available.
#
cdl_component CYGPKG_MEMALLOC_ALLOCATORS {
    # There is no associated value.
};

# >
# Fixed block allocator
# This component contains configuration options related to the 
# fixed block memory allocator.
#
cdl_component CYGPKG_MEMALLOC_ALLOCATOR_FIXED {
    # There is no associated value.
};

# >
# Make thread safe
# With this option enabled, this allocator will be
# made thread-safe. Additionally allocation functions
# are made available that allow a thread to wait
# until memory is available.
#
cdl_option CYGSEM_MEMALLOC_ALLOCATOR_FIXED_THREADAWARE {
    # ActiveIf constraint: CYGPKG_KERNEL
    #     CYGPKG_KERNEL == current
    #   --> 1

    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 1
    # value_source default
    # Default value: 1
};

# <
# Simple variable block allocator
# This component contains configuration options related to the 
# simple variable block memory allocator. This allocator is not
# very fast, and in particular does not scale well with large
# numbers of allocations. It is however very compact in terms of
# code size and does not have very much overhead per allocation.
#
cdl_component CYGPKG_MEMALLOC_ALLOCATOR_VARIABLE {
    # There is no associated value.
};

# >
# Make thread safe
# With this option enabled, this allocator will be
# made thread-safe. Additionally allocation functions
# are added that allow a thread to wait until memory
# are made available that allow a thread to wait
# until memory is available.
#
cdl_option CYGSEM_MEMALLOC_ALLOCATOR_VARIABLE_THREADAWARE {
    # ActiveIf constraint: CYGPKG_KERNEL
    #     CYGPKG_KERNEL == current
    #   --> 1

    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 1
    # value_source default
    # Default value: 1
};

# Coalesce memory
# The variable-block memory allocator can perform coalescing
# of memory whenever the application code releases memory back
# to the pool. This coalescing reduces the possibility of
# memory fragmentation problems, but involves extra code and
# processor cycles.
#
cdl_option CYGSEM_MEMALLOC_ALLOCATOR_VARIABLE_COALESCE {
    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 1
    # value_source default
    # Default value: 1

    # The following properties are affected by this value
    # option CYGIMP_MEMALLOC_MALLOC_VARIABLE_SIMPLE
    #     Requires: CYGSEM_MEMALLOC_ALLOCATOR_VARIABLE_COALESCE
};

# <
# Doug Lea's malloc
# This component contains configuration options related to the 
# port of Doug Lea's memory allocator, normally known as
# dlmalloc. dlmalloc has a reputation for being both fast
# and space-conserving, as well as resisting fragmentation well.
# It is a common choice for a general purpose allocator and
# has been used in both newlib and Linux glibc.
#
cdl_component CYGPKG_MEMALLOC_ALLOCATOR_DLMALLOC {
    # There is no associated value.
};

# >
# Debug build
# Doug Lea's malloc implementation has substantial amounts
# of internal checking in order to verify the operation
# and consistency of the allocator. However this imposes
# substantial overhead on each operation. Therefore this
# checking may be individually disabled.
#
cdl_option CYGDBG_MEMALLOC_ALLOCATOR_DLMALLOC_DEBUG {
    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 0
    # value_source default
    # Default value:  0 != CYGDBG_USE_ASSERTS 
    #     CYGDBG_USE_ASSERTS == 0
    #   --> 0
    # Requires: CYGDBG_USE_ASSERTS
    #     CYGDBG_USE_ASSERTS == 0
    #   --> 0
};

# Make thread safe
# With this option enabled, this allocator will be
# made thread-safe. Additionally allocation functions
# are made available that allow a thread to wait
# until memory is available.
#
cdl_option CYGIMP_MEMALLOC_ALLOCATOR_DLMALLOC_THREADAWARE {
    # ActiveIf constraint: CYGPKG_KERNEL
    #     CYGPKG_KERNEL == current
    #   --> 1

    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 1
    # value_source default
    # Default value: 1
    # Requires: CYGPKG_KERNEL
    #     CYGPKG_KERNEL == current
    #   --> 1
};

# Support more than one instance
# Having this option disabled allows important
# implementation structures to be declared as a single
# static instance, allowing faster access. However this
# would fail if there is more than one instance of
# the dlmalloc allocator class. Therefore this option can
# be enabled if multiple instances are required. Note: as
# a special case, if this allocator is used as the
# implementation of malloc, and it can be determined there
# is more than one malloc pool, then this option will be
# silently enabled.
#
cdl_option CYGIMP_MEMALLOC_ALLOCATOR_DLMALLOC_SAFE_MULTIPLE {
    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 1
    # value_source default
    # Default value: 1
};

# Use system memmove() and memset()
# This may be used to control whether memset() and memmove()
# are used within the implementation. The alternative is
# to use some macro equivalents, which have been reported
# to be faster in some circumstances. The use of "MEMCPY"
# in the CDL option name is an anachronism and only
# present for backwards compatibility.
#
cdl_option CYGIMP_MEMALLOC_ALLOCATOR_DLMALLOC_USE_MEMCPY {
    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 1
    # value_source default
    # Default value:  (0 != CYGPKG_ISOINFRA) && (0 != CYGINT_ISO_STRING_MEMFUNCS) 
    #     CYGPKG_ISOINFRA == current
    #     CYGINT_ISO_STRING_MEMFUNCS == 1
    #   --> 1
    # Requires: CYGPKG_ISOINFRA
    #     CYGPKG_ISOINFRA == current
    #   --> 1
    # Requires: CYGINT_ISO_STRING_MEMFUNCS
    #     CYGINT_ISO_STRING_MEMFUNCS == 1
    #   --> 1
};

# Minimum alignment of allocated blocks
# This option controls the minimum alignment that the
# allocated memory blocks are aligned on, specified as
# 2^N. Note that using large mininum alignments can lead
# to excessive memory wastage.
#
cdl_option CYGNUM_MEMALLOC_ALLOCATOR_DLMALLOC_ALIGNMENT {
    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value 3
    # value_source default
    # Default value: 3
    # Legal values: 3 to 10
};

# <
# Variable block allocator with separate metadata
# This component contains configuration options related to the 
# variable block memory allocator with separate metadata.
#
cdl_component CYGPKG_MEMALLOC_ALLOCATOR_SEPMETA {
    # There is no associated value.
};

# >
# Make thread safe
# With this option enabled, this allocator will be
# made thread-safe. Additionally allocation functions
# are made available that allow a thread to wait
# until memory is available.
#
cdl_option CYGSEM_MEMALLOC_ALLOCATOR_SEPMETA_THREADAWARE {
    # ActiveIf constraint: CYGPKG_KERNEL
    #     CYGPKG_KERNEL == current
    #   --> 1

    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 1
    # value_source default
    # Default value: 1
};

# <
# <
# Kernel C API support for memory allocation
# This option must be enabled to provide the extensions required
# to support integration into the kernel C API.
#
cdl_option CYGFUN_MEMALLOC_KAPI {
    # ActiveIf constraint: CYGPKG_KERNEL
    #     CYGPKG_KERNEL == current
    #   --> 1

    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 1
    # value_source default
    # Default value: CYGFUN_KERNEL_API_C
    #     CYGFUN_KERNEL_API_C == 1
    #   --> 1
};

# malloc(0) returns NULL
# This option controls the behavior of malloc(0) ( or calloc with
# either argument 0 ). It is permitted by the standard to return
# either a NULL pointer or a unique pointer. Enabling this option
# forces a NULL pointer to be returned.
#
cdl_option CYGSEM_MEMALLOC_MALLOC_ZERO_RETURNS_NULL {
    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 0
    # value_source default
    # Default value: 0
};

# Breakpoint site when running out of memory
# Whenever the system runs out of memory, it invokes this function
# before either going to sleep waiting for memory to become 
# available or returning failure.
#
cdl_option CYGSEM_MEMALLOC_INVOKE_OUT_OF_MEMORY {
    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 0
    # value_source default
    # Default value: 0
};

# malloc() and supporting allocators
# This component enables support for dynamic memory
# allocation as supplied by the functions malloc(),
# free(), calloc() and realloc(). As these
# functions are often used, but can have quite an
# overhead, disabling them here can ensure they
# cannot even be used accidentally when static
# allocation is preferred. Within this component are
# various allocators that can be selected for use
# as the underlying implementation of the dynamic
# allocation functions.
#
cdl_component CYGPKG_MEMALLOC_MALLOC_ALLOCATORS {
    # ActiveIf constraint: CYGPKG_ISOINFRA
    #     CYGPKG_ISOINFRA == current
    #   --> 1

    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 1
    # value_source default
    # Default value: 1
};

# >
# Use external heap definition
# This option allows other components in the
# system to override the default system
# provision of heap memory pools. This should
# be set to a header which provides the equivalent
# definitions to <pkgconf/heaps.hxx>.
#
cdl_component CYGBLD_MEMALLOC_MALLOC_EXTERNAL_HEAP_H {
    # Flavor: booldata
    # No user value, uncomment the following line to provide one.
    # user_value 0 0
    # value_source default
    # Default value: 0 0
};

# Use external implementation of joining multiple heaps
# The default implementation of joining multiple heaps
# is fine for the case where there are multiple disjoint
# memory regions of the same type. However, in a system
# there might be e.g. a small amount of internal SRAM and
# a large amount of external DRAM. The SRAM is faster and
# the DRAM is slower. An application can implement some 
# heuristic to choose which pool to allocate from. This
# heuristic can be highly application specific.
#
cdl_component CYGBLD_MEMALLOC_MALLOC_EXTERNAL_JOIN_H {
    # Flavor: booldata
    # No user value, uncomment the following line to provide one.
    # user_value 0 0
    # value_source default
    # Default value: 0 0
};

# malloc() allocator implementations
#
cdl_interface CYGINT_MEMALLOC_MALLOC_ALLOCATORS {
    # Implemented by CYGIMP_MEMALLOC_MALLOC_VARIABLE_SIMPLE, active, disabled
    # Implemented by CYGIMP_MEMALLOC_MALLOC_DLMALLOC, active, enabled
    # This value cannot be modified here.
    # Flavor: data
    # Current_value: 1
    # Requires:  CYGINT_MEMALLOC_MALLOC_ALLOCATORS == 1 
    #     CYGINT_MEMALLOC_MALLOC_ALLOCATORS == 1
    #   --> 1

    # The following properties are affected by this value
    # interface CYGINT_MEMALLOC_MALLOC_ALLOCATORS
    #     Requires:  CYGINT_MEMALLOC_MALLOC_ALLOCATORS == 1 
};

# malloc() implementation instantiation data
# Memory allocator implementations that are capable of being
# used underneath malloc() must be instantiated. The code
# to do this is set in this option. It is only intended to
# be set by the implementation, not the user.
#
cdl_option CYGBLD_MEMALLOC_MALLOC_IMPLEMENTATION_HEADER {
    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value <cyg/memalloc/dlmalloc.hxx>
    # value_source default
    # Default value: <cyg/memalloc/dlmalloc.hxx>

    # The following properties are affected by this value
    # option CYGIMP_MEMALLOC_MALLOC_VARIABLE_SIMPLE
    #     Requires:  CYGBLD_MEMALLOC_MALLOC_IMPLEMENTATION_HEADER ==  "<cyg/memalloc/memvar.hxx>" 
    # option CYGIMP_MEMALLOC_MALLOC_DLMALLOC
    #     Requires:  CYGBLD_MEMALLOC_MALLOC_IMPLEMENTATION_HEADER ==  "<cyg/memalloc/dlmalloc.hxx>" 
};

# Simple variable block implementation
# This causes malloc() to use the simple
# variable block allocator.
#
cdl_option CYGIMP_MEMALLOC_MALLOC_VARIABLE_SIMPLE {
    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 0
    # value_source default
    # Default value: 0
    # Requires:  CYGBLD_MEMALLOC_MALLOC_IMPLEMENTATION_HEADER ==  "<cyg/memalloc/memvar.hxx>" 
    #     CYGBLD_MEMALLOC_MALLOC_IMPLEMENTATION_HEADER == <cyg/memalloc/dlmalloc.hxx>
    #   --> 0
    # Requires: CYGSEM_MEMALLOC_ALLOCATOR_VARIABLE_COALESCE
    #     CYGSEM_MEMALLOC_ALLOCATOR_VARIABLE_COALESCE == 1
    #   --> 1
};

# Doug Lea's malloc implementation
# This causes malloc() to use a version of Doug Lea's
# malloc (dlmalloc) as the underlying implementation.
#
cdl_option CYGIMP_MEMALLOC_MALLOC_DLMALLOC {
    # Flavor: bool
    # No user value, uncomment the following line to provide one.
    # user_value 1
    # value_source default
    # Default value: 1
    # Requires:  CYGBLD_MEMALLOC_MALLOC_IMPLEMENTATION_HEADER ==  "<cyg/memalloc/dlmalloc.hxx>" 
    #     CYGBLD_MEMALLOC_MALLOC_IMPLEMENTATION_HEADER == <cyg/memalloc/dlmalloc.hxx>
    #   --> 1
};

# <
# Size of the fallback dynamic memory pool in bytes
# If *no* heaps are configured in your memory layout,
# dynamic memory allocation by
# malloc() and calloc() must be from a fixed-size,
# contiguous memory pool (note here that it is the
# pool that is of a fixed size, but malloc() is still
# able to allocate variable sized chunks of memory
# from it). This option is the size
# of that pool, in bytes. Note that not all of
# this is available for programs to
# use - some is needed for internal information
# about memory regions, and some may be lost to
# ensure that memory allocation only returns
# memory aligned on word (or double word)
# boundaries - a very common architecture
# constraint.
#
cdl_option CYGNUM_MEMALLOC_FALLBACK_MALLOC_POOL_SIZE {
    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value 16384
    # value_source default
    # Default value: 16384
    # Legal values: 32 to 0x7fffffff
};

# Common memory allocator package build options
# Package specific build options including control over
# compiler flags used only in building this package,
# and details of which tests are built.
#
cdl_component CYGPKG_MEMALLOC_OPTIONS {
    # There is no associated value.
};

# >
# Additional compiler flags
# This option modifies the set of compiler flags for
# building this package. These flags are used in addition
# to the set of global flags.
#
cdl_option CYGPKG_MEMALLOC_CFLAGS_ADD {
    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value ""
    # value_source default
    # Default value: ""
};

# Suppressed compiler flags
# This option modifies the set of compiler flags for
# building this package. These flags are removed from
# the set of global flags if present.
#
cdl_option CYGPKG_MEMALLOC_CFLAGS_REMOVE {
    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value ""
    # value_source default
    # Default value: ""
};

# Tests
# This option specifies the set of tests for this package.
#
cdl_option CYGPKG_MEMALLOC_TESTS {
    # Calculated value:  "tests/dlmalloc1 tests/dlmalloc2 tests/heaptest tests/kmemfix1 tests/kmemvar1 tests/malloc1 tests/malloc2 tests/malloc3 tests/malloc4 tests/memfix1 tests/memfix2 tests/memvar1 tests/memvar2 tests/realloc tests/sepmeta1 tests/sepmeta2" 
    # Flavor: data
    # Current_value: tests/dlmalloc1 tests/dlmalloc2 tests/heaptest tests/kmemfix1 tests/kmemvar1 tests/malloc1 tests/malloc2 tests/malloc3 tests/malloc4 tests/memfix1 tests/memfix2 tests/memvar1 tests/memvar2 tests/realloc tests/sepmeta1 tests/sepmeta2
};

# <
# <
# ISO C and POSIX infrastructure
# eCos supports implementations of ISO C libraries and POSIX
# implementations. This package provides infrastructure used by
# all such implementations.
#
cdl_package CYGPKG_ISOINFRA {
    # Packages cannot be added or removed, nor can their version be changed,
    # simply by editing their value. Instead the appropriate configuration
    # should be used to perform these actions.

    # This value cannot be modified here.
    # Flavor: booldata
    # Current value: 1 current

    # The following properties are affected by this value
    # component CYGPKG_IO_SERIAL_TERMIOS
    #     Requires: CYGPKG_ISOINFRA
    # component CYGPKG_IO_SERIAL_TERMIOS
    #     DefaultValue:  0 != CYGPKG_ISOINFRA && 0 != CYGPKG_IO_FILEIO &&  0 != CYGINT_ISO_ERRNO_CODES &&  0 != CYGINT_ISO_ERRNO 
    # option CYGIMP_MEMALLOC_ALLOCATOR_DLMALLOC_USE_MEMCPY
    #     Requires: CYGPKG_ISOINFRA
    # option CYGIMP_MEMALLOC_ALLOCATOR_DLMALLOC_USE_MEMCPY
    #     DefaultValue:  (0 != CYGPKG_ISOINFRA) && (0 != CYGINT_ISO_STRING_MEMFUNCS) 
    # component CYGPKG_MEMALLOC_MALLOC_ALLOCATORS
    #     ActiveIf: CYGPKG_ISOINFRA
    # package CYGPKG_LIBC_STRING
    #     Requires: CYGPKG_ISOINFRA
};

# >
# Startup and termination
#
cdl_component CYGPKG_ISO_STARTUP {
    # There is no associated value.
};

# >
# main() startup implementations
# Implementations of this interface arrange for a user-supplied
# main() to be called in an ISO compatible environment.
#
cdl_interface CYGINT_ISO_MAIN_STARTUP {
    # No options implement this inferface
    # This value cannot be modified here.
    # Flavor: data
    # Current_value: 0
    # Requires:  1 >= CYGINT_ISO_MAIN_STARTUP 
    #     CYGINT_ISO_MAIN_STARTUP == 0
    #   --> 1

    # The following properties are affected by this value
    # interface CYGINT_ISO_MAIN_STARTUP
    #     Requires:  1 >= CYGINT_ISO_MAIN_STARTUP 
};

# environ implementations
# Implementations of this interface provide the environ
# variable required by POSIX.
#
cdl_interface CYGINT_ISO_ENVIRON {
    # No options implement this inferface
    # This value cannot be modified here.
    # Flavor: data
    # Current_value: 0
    # Requires:  1 >= CYGINT_ISO_ENVIRON 
    #     CYGINT_ISO_ENVIRON == 0
    #   --> 1

    # The following properties are affected by this value
    # interface CYGINT_ISO_ENVIRON
    #     Requires:  1 >= CYGINT_ISO_ENVIRON 
};

# <
# ctype.h functions
#
cdl_component CYGPKG_ISO_CTYPE_H {
    # There is no associated value.
};

# >
# Number of implementations of ctype functions
#
cdl_interface CYGINT_ISO_CTYPE {
    # No options implement this inferface
    # This value cannot be modified here.
    # Flavor: data
    # Current_value: 0
    # Requires:  1 >= CYGINT_ISO_CTYPE 
    #     CYGINT_ISO_CTYPE == 0
    #   --> 1

    # The following properties are affected by this value
    # interface CYGINT_ISO_CTYPE
    #     Requires:  1 >= CYGINT_ISO_CTYPE 
    # option CYGFUN_LIBC_STRING_BSD_FUNCS
    #     Requires: CYGINT_ISO_CTYPE
};

# Ctype implementation header
#
cdl_option CYGBLD_ISO_CTYPE_HEADER {
    # Flavor: booldata
    # No user value, uncomment the following line to provide one.
    # user_value 0 0
    # value_source default
    # Default value: 0 0
};

# <
# Error handling
#
cdl_component CYGPKG_ISO_ERRNO {
    # There is no associated value.
};

# >
# Number of implementations of error codes
#
cdl_interface CYGINT_ISO_ERRNO_CODES {
    # Implemented by CYGPKG_ERROR, active, enabled
    # This value cannot be modified here.
    # Flavor: data
    # Current_value: 1
    # Requires:  1 >= CYGINT_ISO_ERRNO_CODES 
    #     CYGINT_ISO_ERRNO_CODES == 1
    #   --> 1

    # The following properties are affected by this value
    # interface CYGINT_ISO_ERRNO_CODES
    #     Requires:  1 >= CYGINT_ISO_ERRNO_CODES 
    # component CYGPKG_IO_SERIAL_TERMIOS
    #     Requires: CYGINT_ISO_ERRNO_CODES
    # component CYGPKG_IO_SERIAL_TERMIOS
    #     DefaultValue:  0 != CYGPKG_ISOINFRA && 0 != CYGPKG_IO_FILEIO &&  0 != CYGINT_ISO_ERRNO_CODES &&  0 != CYGINT_ISO_ERRNO 
};

# Error codes implementation header
#
cdl_option CYGBLD_ISO_ERRNO_CODES_HEADER {
    # Flavor: booldata
    # No user value, uncomment the following line to provide one.
    # user_value 0 0
    # The inferred value should not be edited directly.
    inferred_value 1 <cyg/error/codes.h>
    # value_source inferred
    # Default value: 0 0

    # The following properties are affected by this value
    # package CYGPKG_ERROR
    #     Requires:  CYGBLD_ISO_ERRNO_CODES_HEADER == "<cyg/error/codes.h>" 
};

# Number of implementations of errno variable
#
cdl_interface CYGINT_ISO_ERRNO {
    # Implemented by CYGPKG_ERROR_ERRNO, active, enabled
    # This value cannot be modified here.
    # Flavor: data
    # Current_value: 1
    # Requires:  1 >= CYGINT_ISO_ERRNO 
    #     CYGINT_ISO_ERRNO == 1
    #   --> 1

    # The following properties are affected by this value
    # interface CYGINT_ISO_ERRNO
    #     Requires:  1 >= CYGINT_ISO_ERRNO 
    # component CYGPKG_IO_SERIAL_TERMIOS
    #     Requires: CYGINT_ISO_ERRNO
    # component CYGPKG_IO_SERIAL_TERMIOS
    #     DefaultValue:  0 != CYGPKG_ISOINFRA && 0 != CYGPKG_IO_FILEIO &&  0 != CYGINT_ISO_ERRNO_CODES &&  0 != CYGINT_ISO_ERRNO 
};

# errno variable implementation header
#
cdl_option CYGBLD_ISO_ERRNO_HEADER {
    # Flavor: booldata
    # No user value, uncomment the following line to provide one.
    # user_value 0 0
    # The inferred value should not be edited directly.
    inferred_value 1 <cyg/error/errno.h>
    # value_source inferred
    # Default value: 0 0

    # The following properties are affected by this value
    # component CYGPKG_ERROR_ERRNO
    #     Requires:  CYGBLD_ISO_ERRNO_HEADER == "<cyg/error/errno.h>" 
};

# <
# Locale-related functions
#
cdl_component CYGPKG_ISO_LOCALE {
    # There is no associated value.
};

# >
# Number of implementations of locale functions
#
cdl_interface CYGINT_ISO_LOCALE {
    # No options implement this inferface
    # This value cannot be modified here.
    # Flavor: data
    # Current_value: 0
    # Requires:  1 >= CYGINT_ISO_LOCALE 
    #     CYGINT_ISO_LOCALE == 0
    #   --> 1

    # The following properties are affected by this value
    # interface CYGINT_ISO_LOCALE
    #     Requires:  1 >= CYGINT_ISO_LOCALE 
};

# Locale implementation header
#
cdl_option CYGBLD_ISO_LOCALE_HEADER {
    # Flavor: booldata
    # No user value, uncomment the following line to provide one.
    # user_value 0 0
    # value_source default
    # Default value: 0 0
};

# <
# Standard I/O-related functionality
#
cdl_component CYGPKG_ISO_STDIO {
    # There is no associated value.
};

# >
# Number of implementations of stdio file types
#
cdl_interface CYGINT_ISO_STDIO_FILETYPES {
    # No options implement this inferface
    # This value cannot be modified here.
    # Flavor: booldata
    # Current value: 0 0
    # Requires:  1 >= CYGINT_ISO_STDIO_FILETYPES 
    #     CYGINT_ISO_STDIO_FILETYPES == 0
    #   --> 1

    # The following properties are affected by this value
    # interface CYGINT_ISO_STDIO_FILETYPES
    #     Requires:  1 >= CYGINT_ISO_STDIO_FILETYPES 
};

# Stdio file types implementation header
#
cdl_option CYGBLD_ISO_STDIO_FILETYPES_HEADER {
    # Flavor: booldata
    # No user value, uncomment the following line to provide one.
    # user_value 0 0
    # value_source default
    # Default value: 0 0
};

# Stdio standard streams implementations
#
cdl_interface CYGINT_ISO_STDIO_STREAMS {
    # No options implement this inferface
    # This value cannot be modified here.
    # Flavor: booldata
    # Current value: 0 0
    # Requires:  1 >= CYGINT_ISO_STDIO_STREAMS 
    #     CYGINT_ISO_STDIO_STREAMS == 0
    #   --> 1

    # The following properties are affected by this value
    # interface CYGINT_ISO_STDIO_STREAMS
    #     Requires:  1 >= CYGINT_ISO_STDIO_STREAMS 
};

# Stdio standard streams implementation header
# This header file must define stdin, stdout
# and stderr.
#
cdl_option CYGBLD_ISO_STDIO_STREAMS_HEADER {
    # Flavor: booldata
    # No user value, uncomment the following line to provide one.
    # user_value 0 0
    # value_source default
    # Default value: 0 0
};

# Number of implementations of stdio file operations
#
cdl_interface CYGINT_ISO_STDIO_FILEOPS {
    # No options implement this inferface
    # This value cannot be modified here.
    # Flavor: booldata
    # Current value: 0 0
    # Requires:  1 >= CYGINT_ISO_STDIO_FILEOPS 
    #     CYGINT_ISO_STDIO_FILEOPS == 0
    #   --> 1

    # The following properties are affected by this value
    # interface CYGINT_ISO_STDIO_FILEOPS
    #     Requires:  1 >= CYGINT_ISO_STDIO_FILEOPS 
};

# Stdio file operations implementation header
# This header controls the file system operations on a file
# such as remove(), rename(), tmpfile(), tmpnam() and associated
# constants.
#
cdl_option CYGBLD_ISO_STDIO_FILEOPS_HEADER {
    # Flavor: booldata
    # No user value, uncomment the following line to provide one.
    # user_value 0 0
    # value_source default
    # Default value: 0 0
};

# Number of implementations of stdio file access  functionals
#
cdl_interface CYGINT_ISO_STDIO_FILEACCESS {
    # No options implement this inferface
    # This value cannot be modified here.
    # Flavor: booldata
    # Current value: 0 0
    # Requires:  1 >= CYGINT_ISO_STDIO_FILEACCESS 
    #     CYGINT_ISO_STDIO_FILEACCESS == 0
    #   --> 1

    # The following properties are affected by this value
    # interface CYGINT_ISO_STDIO_FILEACCESS
    #     Requires:  1 >= CYGINT_ISO_STDIO_FILEACCESS 
};

# Stdio file access implementation header
# This header controls the file access operations
# such as fclose(), fflush(), fopen(), freopen(), setbuf(),
# setvbuf(), and associated constants.
#
cdl_option CYGBLD_ISO_STDIO_FILEACCESS_HEADER {
    # Flavor: booldata
    # No user value, uncomment the following line to provide one.
    # user_value 0 0
    # value_source default
    # Default value: 0 0
};

# Number of implementations of stdio formatted I/O
#
cdl_interface CYGINT_ISO_STDIO_FORMATTED_IO {
    # No options implement this inferface
    # This value cannot be modified here.
    # Flavor: booldata
    # Current value: 0 0
    # Requires:  1 >= CYGINT_ISO_STDIO_FORMATTED_IO 
    #     CYGINT_ISO_STDIO_FORMATTED_IO == 0
    #   --> 1

    # The following properties are affected by this value
    # interface CYGINT_ISO_STDIO_FORMATTED_IO
    #     Requires:  1 >= CYGINT_ISO_STDIO_FORMATTED_IO 
};

# Stdio formatted I/O implementation header
#
cdl_option CYGBLD_ISO_STDIO_FORMATTED_IO_HEADER {
    # Flavor: booldata
    # No user value, uncomment the following line to provide one.
    # user_value 0 0
    # value_source default
    # Default value: 0 0
};

# Number of implementations of stdio character I/O
#
cdl_interface CYGINT_ISO_STDIO_CHAR_IO {
    # No options implement this inferface
    # This value cannot be modified here.
    # Flavor: booldata
    # Current value: 0 0
    # Requires:  1 >= CYGINT_ISO_STDIO_CHAR_IO 
    #     CYGINT_ISO_STDIO_CHAR_IO == 0
    #   --> 1

    # The following properties are affected by this value
    # interface CYGINT_ISO_STDIO_CHAR_IO
    #     Requires:  1 >= CYGINT_ISO_STDIO_CHAR_IO 
};

# Stdio character I/O implementation header
#
cdl_option CYGBLD_ISO_STDIO_CHAR_IO_HEADER {
    # Flavor: booldata
    # No user value, uncomment the following line to provide one.
    # user_value 0 0
    # value_source default
    # Default value: 0 0
};

# Number of implementations of stdio direct I/O
#
cdl_interface CYGINT_ISO_STDIO_DIRECT_IO {
    # No options implement this inferface
    # This value cannot be modified here.
    # Flavor: booldata
    # Current value: 0 0
    # Requires:  1 >= CYGINT_ISO_STDIO_DIRECT_IO 
    #     CYGINT_ISO_STDIO_DIRECT_IO == 0
    #   --> 1

    # The following properties are affected by this value
    # interface CYGINT_ISO_STDIO_DIRECT_IO
    #     Requires:  1 >= CYGINT_ISO_STDIO_DIRECT_IO 
};

# Stdio direct I/O implementation header
#
cdl_option CYGBLD_ISO_STDIO_DIRECT_IO_HEADER {
    # Flavor: booldata
    # No user value, uncomment the following line to provide one.
    # user_value 0 0
    # value_source default
    # Default value: 0 0
};

# Number of implementations of stdio file positioning
#
cdl_interface CYGINT_ISO_STDIO_FILEPOS {
    # No options implement this inferface
    # This value cannot be modified here.
    # Flavor: booldata
    # Current value: 0 0
    # Requires:  1 >= CYGINT_ISO_STDIO_FILEPOS 
    #     CYGINT_ISO_STDIO_FILEPOS == 0
    #   --> 1

    # The following properties are affected by this value
    # interface CYGINT_ISO_STDIO_FILEPOS
    #     Requires:  1 >= CYGINT_ISO_STDIO_FILEPOS 
};

# Stdio file positioning implementation header
#
cdl_option CYGBLD_ISO_STDIO_FILEPOS_HEADER {
    # Flavor: booldata
    # No user value, uncomment the following line to provide one.
    # user_value 0 0
    # value_source default
    # Default value: 0 0
};

# Number of implementations of stdio error handling
#
cdl_interface CYGINT_ISO_STDIO_ERROR {
    # No options implement this inferface
    # This value cannot be modified here.
    # Flavor: booldata
    # Current value: 0 0
    # Requires:  1 >= CYGINT_ISO_STDIO_ERROR 
    #     CYGINT_ISO_STDIO_ERROR == 0
    #   --> 1

    # The following properties are affected by this value
    # interface CYGINT_ISO_STDIO_ERROR
    #     Requires:  1 >= CYGINT_ISO_STDIO_ERROR 
};

# Stdio error handling implementation header
#
cdl_option CYGBLD_ISO_STDIO_ERROR_HEADER {
    # Flavor: booldata
    # No user value, uncomment the following line to provide one.
    # user_value 0 0
    # value_source default
    # Default value: 0 0
};

# POSIX fd-related function implementations
#
cdl_interface CYGINT_ISO_STDIO_POSIX_FDFUNCS {
    # No options implement this inferface
    # This value cannot be modified here.
    # Flavor: booldata
    # Current value: 0 0
    # Requires:  1 >=  CYGINT_ISO_STDIO_POSIX_FDFUNCS 
    #     CYGINT_ISO_STDIO_POSIX_FDFUNCS == 0
    #   --> 1

    # The following properties are affected by this value
    # interface CYGINT_ISO_STDIO_POSIX_FDFUNCS
    #     Requires:  1 >=  CYGINT_ISO_STDIO_POSIX_FDFUNCS 
};

# POSIX fd-related function implementation header
#
cdl_option CYGBLD_ISO_STDIO_POSIX_FDFUNCS_HEADER {
    # Flavor: booldata
    # No user value, uncomment the following line to provide one.
    # user_value 0 0
    # value_source default
    # Default value: 0 0
};

# <
# Standard general utility functions
#
cdl_component CYGPKG_ISO_STDLIB {
    # There is no associated value.
};

# >
# String conversion function implementations
#
cdl_interface CYGINT_ISO_STDLIB_STRCONV {
    # No options implement this inferface
    # This value cannot be modified here.
    # Flavor: data
    # Current_value: 0
    # Requires:  1 >= CYGINT_ISO_STDLIB_STRCONV 
    #     CYGINT_ISO_STDLIB_STRCONV == 0
    #   --> 1

    # The following properties are affected by this value
    # interface CYGINT_ISO_STDLIB_STRCONV
    #     Requires:  1 >= CYGINT_ISO_STDLIB_STRCONV 
};

# String conversion function implementation header
#
cdl_option CYGBLD_ISO_STDLIB_STRCONV_HEADER {
    # Flavor: booldata
    # No user value, uncomment the following line to provide one.
    # user_value 0 0
    # value_source default
    # Default value: 0 0
};

# String to FP conversion function implementations
#
cdl_interface CYGINT_ISO_STDLIB_STRCONV_FLOAT {
    # No options implement this inferface
    # This value cannot be modified here.
    # Flavor: data
    # Current_value: 0
    # Requires:  1 >= CYGINT_ISO_STDLIB_STRCONV_FLOAT 
    #     CYGINT_ISO_STDLIB_STRCONV_FLOAT == 0
    #   --> 1

    # The following properties are affected by this value
    # interface CYGINT_ISO_STDLIB_STRCONV_FLOAT
    #     Requires:  1 >= CYGINT_ISO_STDLIB_STRCONV_FLOAT 
};

# String to FP conversion function implementation header
#
cdl_option CYGBLD_ISO_STDLIB_STRCONV_FLOAT_HEADER {
    # Flavor: booldata
    # No user value, uncomment the following line to provide one.
    # user_value 0 0
    # value_source default
    # Default value: 0 0
};

# Random number generator implementations
#
cdl_interface CYGINT_ISO_RAND {
    # No options implement this inferface
    # This value cannot be modified here.
    # Flavor: data
    # Current_value: 0
    # Requires:  1 >= CYGINT_ISO_RAND 
    #     CYGINT_ISO_RAND == 0
    #   --> 1

    # The following properties are affected by this value
    # interface CYGINT_ISO_RAND
    #     Requires:  1 >= CYGINT_ISO_RAND 
};

# Random number generator implementation header
#
cdl_option CYGBLD_ISO_RAND_HEADER {
    # Flavor: booldata
    # No user value, uncomment the following line to provide one.
    # user_value 0 0
    # value_source default
    # Default value: 0 0
};

# Malloc implementations
#
cdl_interface CYGINT_ISO_MALLOC {
    # Implemented by CYGPKG_MEMALLOC_MALLOC_ALLOCATORS, active, enabled
    # This value cannot be modified here.
    # Flavor: data
    # Current_value: 1
    # Requires:  1 >= CYGINT_ISO_MALLOC 
    #     CYGINT_ISO_MALLOC == 1
    #   --> 1

    # The following properties are affected by this value
    # interface CYGINT_ISO_MALLOC
    #     Requires:  1 >= CYGINT_ISO_MALLOC 
    # component CYGPKG_IO_SERIAL_TERMIOS
    #     Requires: CYGINT_ISO_MALLOC
    # option CYGFUN_LIBC_STRING_STRDUP
    #     ActiveIf: CYGINT_ISO_MALLOC
};

# Malloc implementation header
#
cdl_option CYGBLD_ISO_MALLOC_HEADER {
    # Flavor: booldata
    # No user value, uncomment the following line to provide one.
    # user_value 0 0
    # value_source default
    # Default value: 0 0
};

# Mallinfo() implementations
#
cdl_interface CYGINT_ISO_MALLINFO {
    # Implemented by CYGPKG_MEMALLOC_MALLOC_ALLOCATORS, active, enabled
    # This value cannot be modified here.
    # Flavor: data
    # Current_value: 1
    # Requires:  1 >= CYGINT_ISO_MALLINFO 
    #     CYGINT_ISO_MALLINFO == 1
    #   --> 1

    # The following properties are affected by this value
    # interface CYGINT_ISO_MALLINFO
    #     Requires:  1 >= CYGINT_ISO_MALLINFO 
};

# Mallinfo() implementation header
#
cdl_option CYGBLD_ISO_MALLINFO_HEADER {
    # Flavor: booldata
    # No user value, uncomment the following line to provide one.
    # user_value 0 0
    # value_source default
    # Default value: 0 0
};

# Program exit functionality implementations
#
cdl_interface CYGINT_ISO_EXIT {
    # No options implement this inferface
    # This value cannot be modified here.
    # Flavor: data
    # Current_value: 0
    # Requires:  1 >= CYGINT_ISO_EXIT 
    #     CYGINT_ISO_EXIT == 0
    #   --> 1

    # The following properties are affected by this value
    # interface CYGINT_ISO_EXIT
    #     Requires:  1 >= CYGINT_ISO_EXIT 
    # option CYGFUN_INFRA_DUMMY_ABORT
    #     Requires: !CYGINT_ISO_EXIT
    # option CYGFUN_INFRA_DUMMY_ABORT
    #     DefaultValue:  CYGINT_ISO_EXIT == 0 
};

# Program exit functionality implementation header
#
cdl_option CYGBLD_ISO_EXIT_HEADER {
    # Flavor: booldata
    # No user value, uncomment the following line to provide one.
    # user_value 0 0
    # value_source default
    # Default value: 0 0
};

# Program environment implementations
#
cdl_interface CYGINT_ISO_STDLIB_ENVIRON {
    # No options implement this inferface
    # This value cannot be modified here.
    # Flavor: data
    # Current_value: 0
    # Requires:  1 >= CYGINT_ISO_STDLIB_ENVIRON 
    #     CYGINT_ISO_STDLIB_ENVIRON == 0
    #   --> 1

    # The following properties are affected by this value
    # interface CYGINT_ISO_STDLIB_ENVIRON
    #     Requires:  1 >= CYGINT_ISO_STDLIB_ENVIRON 
};

# Program environment implementation header
#
cdl_option CYGBLD_ISO_STDLIB_ENVIRON_HEADER {
    # Flavor: booldata
    # No user value, uncomment the following line to provide one.
    # user_value 0 0
    # value_source default
    # Default value: 0 0
};

# system() implementations
#
cdl_interface CYGINT_ISO_STDLIB_SYSTEM {
    # No options implement this inferface
    # This value cannot be modified here.
    # Flavor: data
    # Current_value: 0
    # Requires:  1 >= CYGINT_ISO_STDLIB_SYSTEM 
    #     CYGINT_ISO_STDLIB_SYSTEM == 0
    #   --> 1

    # The following properties are affected by this value
    # interface CYGINT_ISO_STDLIB_SYSTEM
    #     Requires:  1 >= CYGINT_ISO_STDLIB_SYSTEM 
};

# system() implementation header
#
cdl_option CYGBLD_ISO_STDLIB_SYSTEM_HEADER {
    # Flavor: booldata
    # No user value, uncomment the following line to provide one.
    # user_value 0 0
    # value_source default
    # Default value: 0 0
};

# bsearch() implementations
#
cdl_interface CYGINT_ISO_BSEARCH {
    # No options implement this inferface
    # This value cannot be modified here.
    # Flavor: data
    # Current_value: 0
    # Requires:  1 >= CYGINT_ISO_BSEARCH 
    #     CYGINT_ISO_BSEARCH == 0
    #   --> 1

    # The following properties are affected by this value
    # interface CYGINT_ISO_BSEARCH
    #     Requires:  1 >= CYGINT_ISO_BSEARCH 
};

# bsearch() implementation header
#
cdl_option CYGBLD_ISO_BSEARCH_HEADER {
    # Flavor: booldata
    # No user value, uncomment the following line to provide one.
    # user_value 0 0
    # value_source default
    # Default value: 0 0
};

# qsort() implementations
#
cdl_interface CYGINT_ISO_QSORT {
    # No options implement this inferface
    # This value cannot be modified here.
    # Flavor: data
    # Current_value: 0
    # Requires:  1 >= CYGINT_ISO_STDLIB_QSORT 
    #     CYGINT_ISO_STDLIB_QSORT (unknown) == 0
    #   --> 1
};

# qsort() implementation header
#
cdl_option CYGBLD_ISO_QSORT_HEADER {
    # Flavor: booldata
    # No user value, uncomment the following line to provide one.
    # user_value 0 0
    # value_source default
    # Default value: 0 0
};

# abs()/labs() implementations
#
cdl_interface CYGINT_ISO_ABS {
    # No options implement this inferface
    # This value cannot be modified here.
    # Flavor: data
    # Current_value: 0
    # Requires:  1 >= CYGINT_ISO_STDLIB_ABS 
    #     CYGINT_ISO_STDLIB_ABS (unknown) == 0
    #   --> 1
};

# abs()/labs() implementation header
#
cdl_option CYGBLD_ISO_STDLIB_ABS_HEADER {
    # Flavor: booldata
    # No user value, uncomment the following line to provide one.
    # user_value 0 0
    # value_source default
    # Default value: 0 0
};

# div()/ldiv() implementations
#
cdl_interface CYGINT_ISO_DIV {
    # No options implement this inferface
    # This value cannot be modified here.
    # Flavor: data
    # Current_value: 0
    # Requires:  1 >= CYGINT_ISO_STDLIB_DIV 
    #     CYGINT_ISO_STDLIB_DIV (unknown) == 0
    #   --> 1
};

# div()/ldiv() implementation header
#
cdl_option CYGBLD_ISO_STDLIB_DIV_HEADER {
    # Flavor: booldata
    # No user value, uncomment the following line to provide one.
    # user_value 0 0
    # value_source default
    # Default value: 0 0
};

# Header defining the implementation's MB_CUR_MAX
#
cdl_option CYGBLD_ISO_STDLIB_MB_CUR_MAX_HEADER {
    # Flavor: booldata
    # No user value, uncomment the following line to provide one.
    # user_value 0 0
    # value_source default
    # Default value: 0 0
};

# Multibyte character implementations
#
cdl_interface CYGINT_ISO_STDLIB_MULTIBYTE {
    # No options implement this inferface
    # This value cannot be modified here.
    # Flavor: data
    # Current_value: 0
    # Requires:  1 >= CYGINT_ISO_STDLIB_MULTIBYTE 
    #     CYGINT_ISO_STDLIB_MULTIBYTE == 0
    #   --> 1

    # The following properties are affected by this value
    # interface CYGINT_ISO_STDLIB_MULTIBYTE
    #     Requires:  1 >= CYGINT_ISO_STDLIB_MULTIBYTE 
};

# Multibyte character implementation header
#
cdl_option CYGBLD_ISO_STDLIB_MULTIBYTE_HEADER {
    # Flavor: booldata
    # No user value, uncomment the following line to provide one.
    # user_value 0 0
    # value_source default
    # Default value: 0 0
};

# <
# String functions
#
cdl_component CYGPKG_ISO_STRING {
    # There is no associated value.
};

# >
# Number of implementations of strerror() function
#
cdl_interface CYGINT_ISO_STRERROR {
    # Implemented by CYGPKG_ERROR_STRERROR, active, enabled
    # This value cannot be modified here.
    # Flavor: booldata
    # Current value: 1 1
    # Requires:  1 >= CYGINT_ISO_STRERROR 
    #     CYGINT_ISO_STRERROR == 1
    #   --> 1

    # The following properties are affected by this value
    # interface CYGINT_ISO_STRERROR
    #     Requires:  1 >= CYGINT_ISO_STRERROR 
};

# strerror() implementation header
#
cdl_option CYGBLD_ISO_STRERROR_HEADER {
    # Flavor: booldata
    # No user value, uncomment the following line to provide one.
    # user_value 0 0
    # The inferred value should not be edited directly.
    inferred_value 1 <cyg/error/strerror.h>
    # value_source inferred
    # Default value: 0 0

    # The following properties are affected by this value
    # option CYGPKG_ERROR_STRERROR
    #     Requires:  CYGBLD_ISO_STRERROR_HEADER == "<cyg/error/strerror.h>" 
};

# memcpy() implementation header
#
cdl_option CYGBLD_ISO_MEMCPY_HEADER {
    # Flavor: booldata
    # No user value, uncomment the following line to provide one.
    # user_value 0 0
    # value_source default
    # Default value: 0 0
};

# memset() implementation header
#
cdl_option CYGBLD_ISO_MEMSET_HEADER {
    # Flavor: booldata
    # No user value, uncomment the following line to provide one.
    # user_value 0 0
    # value_source default
    # Default value: 0 0
};

# Number of implementations of strtok_r() function
#
cdl_interface CYGINT_ISO_STRTOK_R {
    # Implemented by CYGPKG_LIBC_STRING, active, enabled
    # This value cannot be modified here.
    # Flavor: booldata
    # Current value: 1 1
    # Requires:  1 >= CYGINT_ISO_STRTOK_R 
    #     CYGINT_ISO_STRTOK_R == 1
    #   --> 1

    # The following properties are affected by this value
    # interface CYGINT_ISO_STRTOK_R
    #     Requires:  1 >= CYGINT_ISO_STRTOK_R 
};

# strtok_r() implementation header
#
cdl_option CYGBLD_ISO_STRTOK_R_HEADER {
    # Flavor: booldata
    # No user value, uncomment the following line to provide one.
    # user_value 0 0
    # The inferred value should not be edited directly.
    inferred_value 1 <cyg/libc/string/string.h>
    # value_source inferred
    # Default value: 0 0

    # The following properties are affected by this value
    # package CYGPKG_LIBC_STRING
    #     Requires:  CYGBLD_ISO_STRTOK_R_HEADER ==  "<cyg/libc/string/string.h>" 
};

# Number of implementations of locale-specific string  functions
# This covers locale-dependent string functions such as strcoll()
# and strxfrm().
#
cdl_interface CYGINT_ISO_STRING_LOCALE_FUNCS {
    # Implemented by CYGPKG_LIBC_STRING, active, enabled
    # This value cannot be modified here.
    # Flavor: booldata
    # Current value: 1 1
    # Requires:  1 >= CYGINT_ISO_STRING_LOCALE_FUNCS 
    #     CYGINT_ISO_STRING_LOCALE_FUNCS == 1
    #   --> 1

    # The following properties are affected by this value
    # interface CYGINT_ISO_STRING_LOCALE_FUNCS
    #     Requires:  1 >= CYGINT_ISO_STRING_LOCALE_FUNCS 
};

# Locale-specific string functions' implementation  header
# This covers locale-dependent string functions such as strcoll()
# and strxfrm().
#
cdl_option CYGBLD_ISO_STRING_LOCALE_FUNCS_HEADER {
    # Flavor: booldata
    # No user value, uncomment the following line to provide one.
    # user_value 0 0
    # The inferred value should not be edited directly.
    inferred_value 1 <cyg/libc/string/string.h>
    # value_source inferred
    # Default value: 0 0

    # The following properties are affected by this value
    # package CYGPKG_LIBC_STRING
    #     Requires:  CYGBLD_ISO_STRING_LOCALE_FUNCS_HEADER ==  "<cyg/libc/string/string.h>" 
};

# Number of implementations of BSD string functions
#
cdl_interface CYGINT_ISO_STRING_BSD_FUNCS {
    # Implemented by CYGFUN_LIBC_STRING_BSD_FUNCS, active, disabled
    # This value cannot be modified here.
    # Flavor: booldata
    # Current value: 0 0
    # Requires:  1 >= CYGINT_ISO_STRING_BSD_FUNCS 
    #     CYGINT_ISO_STRING_BSD_FUNCS == 0
    #   --> 1

    # The following properties are affected by this value
    # interface CYGINT_ISO_STRING_BSD_FUNCS
    #     Requires:  1 >= CYGINT_ISO_STRING_BSD_FUNCS 
};

# BSD string functions' implementation header
#
cdl_option CYGBLD_ISO_STRING_BSD_FUNCS_HEADER {
    # Flavor: booldata
    # No user value, uncomment the following line to provide one.
    # user_value 0 0
    # The inferred value should not be edited directly.
    inferred_value 1 <cyg/libc/string/bsdstring.h>
    # value_source inferred
    # Default value: 0 0

    # The following properties are affected by this value
    # option CYGFUN_LIBC_STRING_BSD_FUNCS
    #     Requires:  CYGBLD_ISO_STRING_BSD_FUNCS_HEADER ==  "<cyg/libc/string/bsdstring.h>" 
};

# Number of implementations of other mem*() functions
#
cdl_interface CYGINT_ISO_STRING_MEMFUNCS {
    # Implemented by CYGPKG_LIBC_STRING, active, enabled
    # This value cannot be modified here.
    # Flavor: booldata
    # Current value: 1 1
    # Requires:  1 >= CYGINT_ISO_STRING_MEMFUNCS 
    #     CYGINT_ISO_STRING_MEMFUNCS == 1
    #   --> 1

    # The following properties are affected by this value
    # interface CYGINT_ISO_STRING_MEMFUNCS
    #     Requires:  1 >= CYGINT_ISO_STRING_MEMFUNCS 
    # option CYGIMP_MEMALLOC_ALLOCATOR_DLMALLOC_USE_MEMCPY
    #     Requires: CYGINT_ISO_STRING_MEMFUNCS
    # option CYGIMP_MEMALLOC_ALLOCATOR_DLMALLOC_USE_MEMCPY
    #     DefaultValue:  (0 != CYGPKG_ISOINFRA) && (0 != CYGINT_ISO_STRING_MEMFUNCS) 
};

# Other mem*() functions' implementation header
#
cdl_option CYGBLD_ISO_STRING_MEMFUNCS_HEADER {
    # Flavor: booldata
    # No user value, uncomment the following line to provide one.
    # user_value 0 0
    # The inferred value should not be edited directly.
    inferred_value 1 <cyg/libc/string/string.h>
    # value_source inferred
    # Default value: 0 0

    # The following properties are affected by this value
    # package CYGPKG_LIBC_STRING
    #     Requires:  CYGBLD_ISO_STRING_MEMFUNCS_HEADER ==  "<cyg/libc/string/string.h>" 
};

# Number of implementations of other ISO C str*()  functions
# This covers the other str*() functions defined by ISO C.
#
cdl_interface CYGINT_ISO_STRING_STRFUNCS {
    # Implemented by CYGPKG_LIBC_STRING, active, enabled
    # This value cannot be modified here.
    # Flavor: booldata
    # Current value: 1 1
    # Requires:  1 >= CYGINT_ISO_STRING_STRFUNCS 
    #     CYGINT_ISO_STRING_STRFUNCS == 1
    #   --> 1

    # The following properties are affected by this value
    # interface CYGINT_ISO_STRING_STRFUNCS
    #     Requires:  1 >= CYGINT_ISO_STRING_STRFUNCS 
    # option CYGFUN_INFRA_DUMMY_STRLEN
    #     Requires: !CYGINT_ISO_STRING_STRFUNCS
    # option CYGFUN_INFRA_DUMMY_STRLEN
    #     DefaultValue:  CYGINT_ISO_STRING_STRFUNCS == 0 
};

# Other ISO C str*() functions' implementation  header
# This covers the other str*() functions defined by ISO C.
#
cdl_option CYGBLD_ISO_STRING_STRFUNCS_HEADER {
    # Flavor: booldata
    # No user value, uncomment the following line to provide one.
    # user_value 0 0
    # The inferred value should not be edited directly.
    inferred_value 1 <cyg/libc/string/string.h>
    # value_source inferred
    # Default value: 0 0

    # The following properties are affected by this value
    # package CYGPKG_LIBC_STRING
    #     Requires:  CYGBLD_ISO_STRING_STRFUNCS_HEADER ==  "<cyg/libc/string/string.h>" 
};

# <
# Clock and time functionality
#
cdl_component CYGPKG_ISO_TIME {
    # There is no associated value.
};

# >
# time_t implementation header
#
cdl_option CYGBLD_ISO_TIME_T_HEADER {
    # Flavor: booldata
    # No user value, uncomment the following line to provide one.
    # user_value 0 0
    # value_source default
    # Default value: 0 0
};

# clock_t implementation header
#
cdl_option CYGBLD_ISO_CLOCK_T_HEADER {
    # Flavor: booldata
    # No user value, uncomment the following line to provide one.
    # user_value 0 0
    # value_source default
    # Default value: 0 0
};

# struct timeval implementation header
#
cdl_option CYGBLD_ISO_STRUCTTIMEVAL_HEADER {
    # Flavor: booldata
    # No user value, uncomment the following line to provide one.
    # user_value 0 0
    # value_source default
    # Default value: 0 0
};

# fnmatch implementation header
#
cdl_option CYGBLD_ISO_FNMATCH_HEADER {
    # Flavor: booldata
    # No user value, uncomment the following line to provide one.
    # user_value 0 0
    # value_source default
    # Default value: 0 0
};

# Number of implementations of POSIX timer types
#
cdl_interface CYGINT_ISO_POSIX_TIMER_TYPES {
    # No options implement this inferface
    # This value cannot be modified here.
    # Flavor: booldata
    # Current value: 0 0
    # Requires:  1 >= CYGINT_ISO_POSIX_TIMER_TYPES 
    #     CYGINT_ISO_POSIX_TIMER_TYPES == 0
    #   --> 1

    # The following properties are affected by this value
    # interface CYGINT_ISO_POSIX_TIMER_TYPES
    #     Requires:  1 >= CYGINT_ISO_POSIX_TIMER_TYPES 
};

# POSIX timer types implementation header
#
cdl_option CYGBLD_ISO_POSIX_TIMER_TYPES_HEADER {
    # Flavor: booldata
    # No user value, uncomment the following line to provide one.
    # user_value 0 0
    # value_source default
    # Default value: 0 0
};

# Number of implementations of POSIX clock types
#
cdl_interface CYGINT_ISO_POSIX_CLOCK_TYPES {
    # No options implement this inferface
    # This value cannot be modified here.
    # Flavor: booldata
    # Current value: 0 0
    # Requires:  1 >= CYGINT_ISO_POSIX_CLOCK_TYPES 
    #     CYGINT_ISO_POSIX_CLOCK_TYPES == 0
    #   --> 1

    # The following properties are affected by this value
    # interface CYGINT_ISO_POSIX_CLOCK_TYPES
    #     Requires:  1 >= CYGINT_ISO_POSIX_CLOCK_TYPES 
};

# POSIX clock types implementation header
#
cdl_option CYGBLD_ISO_POSIX_CLOCK_TYPES_HEADER {
    # Flavor: booldata
    # No user value, uncomment the following line to provide one.
    # user_value 0 0
    # value_source default
    # Default value: 0 0
};

# Number of implementations of ISO C types
#
cdl_interface CYGINT_ISO_C_TIME_TYPES {
    # No options implement this inferface
    # This value cannot be modified here.
    # Flavor: booldata
    # Current value: 0 0
    # Requires:  1 >= CYGINT_ISO_C_TIME_TYPES 
    #     CYGINT_ISO_C_TIME_TYPES == 0
    #   --> 1

    # The following properties are affected by this value
    # interface CYGINT_ISO_C_TIME_TYPES
    #     Requires:  1 >= CYGINT_ISO_C_TIME_TYPES 
};

# ISO C time types implementation header
#
cdl_option CYGBLD_ISO_C_TIME_TYPES_HEADER {
    # Flavor: booldata
    # No user value, uncomment the following line to provide one.
    # user_value 0 0
    # value_source default
    # Default value: 0 0
};

# Number of implementations of POSIX timers
#
cdl_interface CYGINT_ISO_POSIX_TIMERS {
    # No options implement this inferface
    # This value cannot be modified here.
    # Flavor: booldata
    # Current value: 0 0
    # Requires:  1 >= CYGINT_ISO_POSIX_TIMERS 
    #     CYGINT_ISO_POSIX_TIMERS == 0
    #   --> 1

    # The following properties are affected by this value
    # interface CYGINT_ISO_POSIX_TIMERS
    #     Requires:  1 >= CYGINT_ISO_POSIX_TIMERS 
};

# POSIX timer implementation header
#
cdl_option CYGBLD_ISO_POSIX_TIMERS_HEADER {
    # Flavor: booldata
    # No user value, uncomment the following line to provide one.
    # user_value 0 0
    # value_source default
    # Default value: 0 0
};

# Number of implementations of POSIX clocks
#
cdl_interface CYGINT_ISO_POSIX_CLOCKS {
    # No options implement this inferface
    # This value cannot be modified here.
    # Flavor: booldata
    # Current value: 0 0
    # Requires:  1 >= CYGINT_ISO_POSIX_CLOCKS 
    #     CYGINT_ISO_POSIX_CLOCKS == 0
    #   --> 1

    # The following properties are affected by this value
    # interface CYGINT_ISO_POSIX_CLOCKS
    #     Requires:  1 >= CYGINT_ISO_POSIX_CLOCKS 
};

# POSIX clocks implementation header
#
cdl_option CYGBLD_ISO_POSIX_CLOCKS_HEADER {
    # Flavor: booldata
    # No user value, uncomment the following line to provide one.
    # user_value 0 0
    # value_source default
    # Default value: 0 0
};

# Number of implementations of ISO C clock functions
#
cdl_interface CYGINT_ISO_C_CLOCK_FUNCS {
    # No options implement this inferface
    # This value cannot be modified here.
    # Flavor: booldata
    # Current value: 0 0
    # Requires:  1 >= CYGINT_ISO_C_CLOCK_FUNCS 
    #     CYGINT_ISO_C_CLOCK_FUNCS == 0
    #   --> 1

    # The following properties are affected by this value
    # interface CYGINT_ISO_C_CLOCK_FUNCS
    #     Requires:  1 >= CYGINT_ISO_C_CLOCK_FUNCS 
};

# ISO C clock functions' implementation header
#
cdl_option CYGBLD_ISO_C_CLOCK_FUNCS_HEADER {
    # Flavor: booldata
    # No user value, uncomment the following line to provide one.
    # user_value 0 0
    # value_source default
    # Default value: 0 0
};

# Number of implementations of tzset() function
#
cdl_interface CYGINT_ISO_TZSET {
    # No options implement this inferface
    # This value cannot be modified here.
    # Flavor: booldata
    # Current value: 0 0
    # Requires:  1 >= CYGINT_ISO_TZSET 
    #     CYGINT_ISO_TZSET == 0
    #   --> 1

    # The following properties are affected by this value
    # interface CYGINT_ISO_TZSET
    #     Requires:  1 >= CYGINT_ISO_TZSET 
};

# tzset() implementation header
#
cdl_option CYGBLD_ISO_TZSET_HEADER {
    # Flavor: booldata
    # No user value, uncomment the following line to provide one.
    # user_value 0 0
    # value_source default
    # Default value: 0 0
};

# <
# Signal functionality
#
cdl_component CYGPKG_ISO_SIGNAL {
    # There is no associated value.
};

# >
# Number of implementations of signal numbers
#
cdl_interface CYGINT_ISO_SIGNAL_NUMBERS {
    # No options implement this inferface
    # This value cannot be modified here.
    # Flavor: data
    # Current_value: 0
    # Requires:  1 >= CYGINT_ISO_SIGNAL_NUMBERS 
    #     CYGINT_ISO_SIGNAL_NUMBERS == 0
    #   --> 1

    # The following properties are affected by this value
    # interface CYGINT_ISO_SIGNAL_NUMBERS
    #     Requires:  1 >= CYGINT_ISO_SIGNAL_NUMBERS 
    # option CYGSEM_IO_SERIAL_TERMIOS_USE_SIGNALS
    #     Requires: CYGINT_ISO_SIGNAL_NUMBERS
    # option CYGSEM_IO_SERIAL_TERMIOS_USE_SIGNALS
    #     DefaultValue:  CYGINT_ISO_SIGNAL_NUMBERS != 0 &&  CYGINT_ISO_SIGNAL_IMPL != 0 
};

# Signal numbering implementation header
# This header provides the mapping of signal
# names (e.g. SIGBUS) to numbers.
#
cdl_option CYGBLD_ISO_SIGNAL_NUMBERS_HEADER {
    # Flavor: booldata
    # No user value, uncomment the following line to provide one.
    # user_value 0 0
    # value_source default
    # Default value: 0 0
};

# Number of signal implementations
#
cdl_interface CYGINT_ISO_SIGNAL_IMPL {
    # No options implement this inferface
    # This value cannot be modified here.
    # Flavor: data
    # Current_value: 0
    # Requires:  1 >= CYGINT_ISO_SIGNAL_IMPL 
    #     CYGINT_ISO_SIGNAL_IMPL == 0
    #   --> 1

    # The following properties are affected by this value
    # interface CYGINT_ISO_SIGNAL_IMPL
    #     Requires:  1 >= CYGINT_ISO_SIGNAL_IMPL 
    # option CYGSEM_IO_SERIAL_TERMIOS_USE_SIGNALS
    #     Requires: CYGINT_ISO_SIGNAL_IMPL
    # option CYGSEM_IO_SERIAL_TERMIOS_USE_SIGNALS
    #     DefaultValue:  CYGINT_ISO_SIGNAL_NUMBERS != 0 &&  CYGINT_ISO_SIGNAL_IMPL != 0 
};

# Signals implementation header
#
cdl_option CYGBLD_ISO_SIGNAL_IMPL_HEADER {
    # Flavor: booldata
    # No user value, uncomment the following line to provide one.
    # user_value 0 0
    # value_source default
    # Default value: 0 0
};

# POSIX real time signals feature test macro
# This defines the POSIX feature test macro
# that indicates that the POSIX real time signals
# are present.
#
cdl_interface CYGINT_POSIX_REALTIME_SIGNALS {
    # No options implement this inferface
    # This value cannot be modified here.
    # Flavor: data
    # Current_value: 0
    # Requires:  1 >= CYGINT_POSIX_REALTIME_SIGNALS 
    #     CYGINT_POSIX_REALTIME_SIGNALS == 0
    #   --> 1

    # The following properties are affected by this value
    # interface CYGINT_POSIX_REALTIME_SIGNALS
    #     Requires:  1 >= CYGINT_POSIX_REALTIME_SIGNALS 
};

# <
# Non-local jumps functionality
#
cdl_component CYGPKG_ISO_SETJMP {
    # There is no associated value.
};

# >
# setjmp() / longjmp() implementations
#
cdl_interface CYGINT_ISO_SETJMP {
    # No options implement this inferface
    # This value cannot be modified here.
    # Flavor: data
    # Current_value: 0
    # Requires:  1 >= CYGINT_ISO_SETJMP 
    #     CYGINT_ISO_SETJMP == 0
    #   --> 1

    # The following properties are affected by this value
    # interface CYGINT_ISO_SETJMP
    #     Requires:  1 >= CYGINT_ISO_SETJMP 
};

# setjmp() / longjmp() implementation header
#
cdl_option CYGBLD_ISO_SETJMP_HEADER {
    # Flavor: booldata
    # No user value, uncomment the following line to provide one.
    # user_value 0 0
    # value_source default
    # Default value: 0 0
};

# sigsetjmp() / siglongjmp() implementations
#
cdl_interface CYGINT_ISO_SIGSETJMP {
    # No options implement this inferface
    # This value cannot be modified here.
    # Flavor: data
    # Current_value: 0
    # Requires:  1 >= CYGINT_ISO_SIGSETJMP 
    #     CYGINT_ISO_SIGSETJMP == 0
    #   --> 1

    # The following properties are affected by this value
    # interface CYGINT_ISO_SIGSETJMP
    #     Requires:  1 >= CYGINT_ISO_SIGSETJMP 
};

# sigsetjmp() / siglongjmp() implementation header
#
cdl_option CYGBLD_ISO_SIGSETJMP_HEADER {
    # Flavor: booldata
    # No user value, uncomment the following line to provide one.
    # user_value 0 0
    # value_source default
    # Default value: 0 0
};

# <
# Assertions implementation header
#
cdl_option CYGBLD_ISO_ASSERT_HEADER {
    # Flavor: booldata
    # No user value, uncomment the following line to provide one.
    # user_value 0 0
    # value_source default
    # Default value: 0 0
};

# POSIX file control
# This covers the POSIX file control definitions,
# normally found in <fcntl.h>
#
cdl_component CYGPKG_ISO_POSIX_FCNTL {
    # There is no associated value.
};

# >
# POSIX open flags implementation header
#
cdl_option CYGBLD_ISO_OFLAG_HEADER {
    # Flavor: booldata
    # No user value, uncomment the following line to provide one.
    # user_value 0 0
    # value_source default
    # Default value: 0 0
};

# POSIX fcntl() implementations
#
cdl_interface CYGINT_ISO_FCNTL {
    # No options implement this inferface
    # This value cannot be modified here.
    # Flavor: data
    # Current_value: 0
    # Requires:  1 >= CYGINT_ISO_FCNTL 
    #     CYGINT_ISO_FCNTL == 0
    #   --> 1

    # The following properties are affected by this value
    # interface CYGINT_ISO_FCNTL
    #     Requires:  1 >= CYGINT_ISO_FCNTL 
};

# POSIX fcntl() implementation header
#
cdl_option CYGBLD_ISO_FCNTL_HEADER {
    # Flavor: booldata
    # No user value, uncomment the following line to provide one.
    # user_value 0 0
    # value_source default
    # Default value: 0 0
};

# POSIX file open implementations
#
cdl_interface CYGINT_ISO_OPEN {
    # No options implement this inferface
    # This value cannot be modified here.
    # Flavor: data
    # Current_value: 0
    # Requires:  1 >= CYGINT_ISO_OPEN 
    #     CYGINT_ISO_OPEN == 0
    #   --> 1

    # The following properties are affected by this value
    # interface CYGINT_ISO_OPEN
    #     Requires:  1 >= CYGINT_ISO_OPEN 
};

# POSIX file open implementation header
#
cdl_option CYGBLD_ISO_OPEN_HEADER {
    # Flavor: booldata
    # No user value, uncomment the following line to provide one.
    # user_value 0 0
    # value_source default
    # Default value: 0 0
};

# <
# <sys/stat.h> definitions implementation header
#
cdl_option CYGBLD_ISO_STAT_DEFS_HEADER {
    # Flavor: booldata
    # No user value, uncomment the following line to provide one.
    # user_value 0 0
    # value_source default
    # Default value: 0 0
};

# POSIX directory reading implementation
#
cdl_interface CYGINT_ISO_DIRENT {
    # No options implement this inferface
    # This value cannot be modified here.
    # Flavor: data
    # Current_value: 0
    # Requires:  1 >= CYGINT_ISO_DIRENT 
    #     CYGINT_ISO_DIRENT == 0
    #   --> 1

    # The following properties are affected by this value
    # interface CYGINT_ISO_DIRENT
    #     Requires:  1 >= CYGINT_ISO_DIRENT 
};

# <dirent.h> definitions implementation header
#
cdl_option CYGBLD_ISO_DIRENT_HEADER {
    # Flavor: booldata
    # No user value, uncomment the following line to provide one.
    # user_value 0 0
    # value_source default
    # Default value: 0 0
};

# POSIX <sys/types.h> contents
# This covers the types required by POSIX to be in
# <sys/types.h>
#
cdl_component CYGPKG_ISO_POSIX_TYPES {
    # There is no associated value.
};

# >
# POSIX thread types implementations
#
cdl_interface CYGINT_ISO_PTHREADTYPES {
    # No options implement this inferface
    # This value cannot be modified here.
    # Flavor: data
    # Current_value: 0
    # Requires:  1 >= CYGINT_ISO_PTHREADTYPES 
    #     CYGINT_ISO_PTHREADTYPES == 0
    #   --> 1

    # The following properties are affected by this value
    # interface CYGINT_ISO_PTHREADTYPES
    #     Requires:  1 >= CYGINT_ISO_PTHREADTYPES 
    # interface CYGINT_ISO_PMUTEXTYPES
    #     Requires:  1 >= CYGINT_ISO_PTHREADTYPES 
};

# POSIX thread types implementation header
#
cdl_option CYGBLD_ISO_PTHREADTYPES_HEADER {
    # Flavor: booldata
    # No user value, uncomment the following line to provide one.
    # user_value 0 0
    # value_source default
    # Default value: 0 0
};

# POSIX mutex types implementations
#
cdl_interface CYGINT_ISO_PMUTEXTYPES {
    # No options implement this inferface
    # This value cannot be modified here.
    # Flavor: data
    # Current_value: 0
    # Requires:  1 >= CYGINT_ISO_PTHREADTYPES 
    #     CYGINT_ISO_PTHREADTYPES == 0
    #   --> 1
};

# POSIX mutex types implementation header
#
cdl_option CYGBLD_ISO_PMUTEXTYPES_HEADER {
    # Flavor: booldata
    # No user value, uncomment the following line to provide one.
    # user_value 0 0
    # value_source default
    # Default value: 0 0
};

# ssize_t implementation header
#
cdl_option CYGBLD_ISO_SSIZE_T_HEADER {
    # Flavor: booldata
    # No user value, uncomment the following line to provide one.
    # user_value 0 0
    # value_source default
    # Default value: 0 0
};

# Filesystem types implementation header
#
cdl_option CYGBLD_ISO_FSTYPES_HEADER {
    # Flavor: booldata
    # No user value, uncomment the following line to provide one.
    # user_value 0 0
    # value_source default
    # Default value: 0 0
};

# gid_t, pid_t, uid_t implementation header
#
cdl_option CYGBLD_ISO_SCHEDTYPES_HEADER {
    # Flavor: booldata
    # No user value, uncomment the following line to provide one.
    # user_value 0 0
    # value_source default
    # Default value: 0 0
};

# <
# Non-POSIX <sys/types.h> contents
# This covers the extra types required by non-POSIX
# packages to be in <sys/types.h>. These would normally
# only be visible if _POSIX_SOURCE is not defined.
#
cdl_component CYGPKG_ISO_EXTRA_TYPES {
    # There is no associated value.
};

# >
# BSD compatible types
#
cdl_interface CYGINT_ISO_BSDTYPES {
    # No options implement this inferface
    # This value cannot be modified here.
    # Flavor: data
    # Current_value: 0
    # Requires:  1 >= CYGINT_ISO_BSDTYPES 
    #     CYGINT_ISO_BSDTYPES == 0
    #   --> 1

    # The following properties are affected by this value
    # interface CYGINT_ISO_BSDTYPES
    #     Requires:  1 >= CYGINT_ISO_BSDTYPES 
};

# BSD types header
#
cdl_option CYGBLD_ISO_BSDTYPES_HEADER {
    # Flavor: booldata
    # No user value, uncomment the following line to provide one.
    # user_value 0 0
    # value_source default
    # Default value: 0 0
};

# <
# Utsname structure
#
cdl_component CYGPKG_ISO_UTSNAME {
    # There is no associated value.
};

# >
# Utsname header
#
cdl_option CYGBLD_ISO_UTSNAME_HEADER {
    # Flavor: booldata
    # No user value, uncomment the following line to provide one.
    # user_value 0 0
    # value_source default
    # Default value: 0 0
};

# <
# POSIX scheduler
#
cdl_component CYGPKG_ISO_SCHED {
    # There is no associated value.
};

# >
# POSIX scheduler implementations
#
cdl_interface CYGINT_ISO_SCHED_IMPL {
    # No options implement this inferface
    # This value cannot be modified here.
    # Flavor: data
    # Current_value: 0
    # Requires:  1 >= CYGINT_ISO_SCHED_IMPL 
    #     CYGINT_ISO_SCHED_IMPL == 0
    #   --> 1

    # The following properties are affected by this value
    # interface CYGINT_ISO_SCHED_IMPL
    #     Requires:  1 >= CYGINT_ISO_SCHED_IMPL 
};

# POSIX scheduler implementation header
#
cdl_option CYGBLD_ISO_SCHED_IMPL_HEADER {
    # Flavor: booldata
    # No user value, uncomment the following line to provide one.
    # user_value 0 0
    # value_source default
    # Default value: 0 0
};

# <
# POSIX semaphores
#
cdl_component CYGPKG_ISO_SEMAPHORES {
    # There is no associated value.
};

# >
# POSIX semaphore implementations
#
cdl_interface CYGINT_ISO_SEMAPHORES {
    # No options implement this inferface
    # This value cannot be modified here.
    # Flavor: data
    # Current_value: 0
    # Requires:  1 >= CYGINT_ISO_SEMAPHORES 
    #     CYGINT_ISO_SEMAPHORES == 0
    #   --> 1

    # The following properties are affected by this value
    # interface CYGINT_ISO_SEMAPHORES
    #     Requires:  1 >= CYGINT_ISO_SEMAPHORES 
};

# POSIX semaphore implementation header
#
cdl_option CYGBLD_ISO_SEMAPHORES_HEADER {
    # Flavor: booldata
    # No user value, uncomment the following line to provide one.
    # user_value 0 0
    # value_source default
    # Default value: 0 0
};

# <
# POSIX message queues
#
cdl_component CYGPKG_ISO_MQUEUE {
    # There is no associated value.
};

# >
# Implementations
#
cdl_interface CYGINT_ISO_MQUEUE {
    # No options implement this inferface
    # This value cannot be modified here.
    # Flavor: data
    # Current_value: 0
    # Requires:  1 >= CYGINT_ISO_MQUEUE 
    #     CYGINT_ISO_MQUEUE == 0
    #   --> 1

    # The following properties are affected by this value
    # interface CYGINT_ISO_MQUEUE
    #     Requires:  1 >= CYGINT_ISO_MQUEUE 
    # option CYGNUM_ISO_MQUEUE_OPEN_MAX
    #     ActiveIf: CYGINT_ISO_MQUEUE
    # option CYGNUM_ISO_MQUEUE_PRIO_MAX
    #     ActiveIf: CYGINT_ISO_MQUEUE
};

# Implementation header
#
cdl_option CYGBLD_ISO_MQUEUE_HEADER {
    # Flavor: booldata
    # No user value, uncomment the following line to provide one.
    # user_value 0 0
    # value_source default
    # Default value: 0 0
};

# Maximum number of open message queues
#
cdl_option CYGNUM_ISO_MQUEUE_OPEN_MAX {
    # This option is not active
    # ActiveIf constraint: CYGINT_ISO_MQUEUE
    #     CYGINT_ISO_MQUEUE == 0
    #   --> 0

    # Flavor: booldata
    # No user value, uncomment the following line to provide one.
    # user_value 0 0
    # value_source default
    # Default value:  CYGNUM_POSIX_MQUEUE_OPEN_MAX > 0 ? CYGNUM_POSIX_MQUEUE_OPEN_MAX : 0 
    #     CYGNUM_POSIX_MQUEUE_OPEN_MAX (unknown) == 0
    #     CYGNUM_POSIX_MQUEUE_OPEN_MAX (unknown) == 0
    #   --> 0 0
};

# Maximum number of message priorities
#
cdl_option CYGNUM_ISO_MQUEUE_PRIO_MAX {
    # This option is not active
    # ActiveIf constraint: CYGINT_ISO_MQUEUE
    #     CYGINT_ISO_MQUEUE == 0
    #   --> 0

    # Flavor: booldata
    # No user value, uncomment the following line to provide one.
    # user_value 1 65535
    # value_source default
    # Default value: 1 65535
};

# <
# POSIX threads
#
cdl_component CYGPKG_ISO_PTHREAD {
    # There is no associated value.
};

# >
# POSIX pthread implementations
#
cdl_interface CYGINT_ISO_PTHREAD_IMPL {
    # No options implement this inferface
    # This value cannot be modified here.
    # Flavor: booldata
    # Current value: 0 0
    # Requires:  1 >= CYGINT_ISO_PTHREAD_IMPL 
    #     CYGINT_ISO_PTHREAD_IMPL == 0
    #   --> 1

    # The following properties are affected by this value
    # interface CYGINT_ISO_PTHREAD_IMPL
    #     Requires:  1 >= CYGINT_ISO_PTHREAD_IMPL 
};

# POSIX pthread implementation header
#
cdl_option CYGBLD_ISO_PTHREAD_IMPL_HEADER {
    # Flavor: booldata
    # No user value, uncomment the following line to provide one.
    # user_value 0 0
    # value_source default
    # Default value: 0 0
};

# POSIX mutex/cond var implementations
#
cdl_interface CYGINT_ISO_PTHREAD_MUTEX {
    # No options implement this inferface
    # This value cannot be modified here.
    # Flavor: booldata
    # Current value: 0 0
    # Requires:  1 >= CYGINT_ISO_PTHREAD_MUTEX 
    #     CYGINT_ISO_PTHREAD_MUTEX == 0
    #   --> 1

    # The following properties are affected by this value
    # interface CYGINT_ISO_PTHREAD_MUTEX
    #     Requires:  1 >= CYGINT_ISO_PTHREAD_MUTEX 
};

# POSIX mutex/cond var implementation header
#
cdl_option CYGBLD_ISO_PTHREAD_MUTEX_HEADER {
    # Flavor: booldata
    # No user value, uncomment the following line to provide one.
    # user_value 0 0
    # value_source default
    # Default value: 0 0
};

# <
# Limits
#
cdl_component CYGPKG_ISO_LIMITS {
    # There is no associated value.
};

# >
# POSIX pthread limits implementations
#
cdl_interface CYGINT_ISO_POSIX_LIMITS {
    # No options implement this inferface
    # This value cannot be modified here.
    # Flavor: data
    # Current_value: 0
    # Requires:  1 >= CYGINT_ISO_POSIX_LIMITS 
    #     CYGINT_ISO_POSIX_LIMITS == 0
    #   --> 1

    # The following properties are affected by this value
    # interface CYGINT_ISO_POSIX_LIMITS
    #     Requires:  1 >= CYGINT_ISO_POSIX_LIMITS 
};

# POSIX pthread limits implementation header
#
cdl_option CYGBLD_ISO_POSIX_LIMITS_HEADER {
    # Flavor: booldata
    # No user value, uncomment the following line to provide one.
    # user_value 0 0
    # value_source default
    # Default value: 0 0
};

# OPEN_MAX implementation header
#
cdl_option CYGBLD_ISO_OPEN_MAX_HEADER {
    # Flavor: booldata
    # No user value, uncomment the following line to provide one.
    # user_value 0 0
    # value_source default
    # Default value: 0 0
};

# LINK_MAX implementation header
#
cdl_option CYGBLD_ISO_LINK_MAX_HEADER {
    # Flavor: booldata
    # No user value, uncomment the following line to provide one.
    # user_value 0 0
    # value_source default
    # Default value: 0 0
};

# NAME_MAX implementation header
#
cdl_option CYGBLD_ISO_NAME_MAX_HEADER {
    # Flavor: booldata
    # No user value, uncomment the following line to provide one.
    # user_value 0 0
    # value_source default
    # Default value: 0 0
};

# PATH_MAX implementation header
#
cdl_option CYGBLD_ISO_PATH_MAX_HEADER {
    # Flavor: booldata
    # No user value, uncomment the following line to provide one.
    # user_value 0 0
    # value_source default
    # Default value: 0 0
};

# <
# POSIX termios
#
cdl_component CYGPKG_ISO_TERMIOS {
    # There is no associated value.
};

# >
# POSIX termios implementations
#
cdl_interface CYGINT_ISO_TERMIOS {
    # Implemented by CYGPKG_IO_SERIAL_TERMIOS, active, disabled
    # This value cannot be modified here.
    # Flavor: data
    # Current_value: 0
    # Requires:  1 >= CYGINT_ISO_TERMIOS 
    #     CYGINT_ISO_TERMIOS == 0
    #   --> 1

    # The following properties are affected by this value
    # interface CYGINT_ISO_TERMIOS
    #     Requires:  1 >= CYGINT_ISO_TERMIOS 
};

# POSIX termios implementation header
#
cdl_option CYGBLD_ISO_TERMIOS_HEADER {
    # Flavor: booldata
    # No user value, uncomment the following line to provide one.
    # user_value 0 0
    # value_source default
    # Default value: 0 0
};

# <
# Dynamic load API
#
cdl_component CYGPKG_ISO_DLFCN {
    # There is no associated value.
};

# >
# Dynamic load implementations
#
cdl_interface CYGINT_ISO_DLFCN {
    # No options implement this inferface
    # This value cannot be modified here.
    # Flavor: data
    # Current_value: 0
    # Requires:  1 >= CYGINT_ISO_DLFCN 
    #     CYGINT_ISO_DLFCN == 0
    #   --> 1

    # The following properties are affected by this value
    # interface CYGINT_ISO_DLFCN
    #     Requires:  1 >= CYGINT_ISO_DLFCN 
};

# Dynamic load implementation header
#
cdl_option CYGBLD_ISO_DLFCN_HEADER {
    # Flavor: booldata
    # No user value, uncomment the following line to provide one.
    # user_value 0 0
    # value_source default
    # Default value: 0 0
};

# <
# UNIX standard functions
#
cdl_component CYGPKG_ISO_UNISTD {
    # There is no associated value.
};

# >
# POSIX timer operations implementations
#
cdl_interface CYGINT_ISO_POSIX_TIMER_OPS {
    # No options implement this inferface
    # This value cannot be modified here.
    # Flavor: booldata
    # Current value: 0 0
    # Requires:  1 >= CYGINT_ISO_POSIX_TIMER_OPS 
    #     CYGINT_ISO_POSIX_TIMER_OPS == 0
    #   --> 1

    # The following properties are affected by this value
    # interface CYGINT_ISO_POSIX_TIMER_OPS
    #     Requires:  1 >= CYGINT_ISO_POSIX_TIMER_OPS 
};

# POSIX timer operations implementation header
#
cdl_option CYGBLD_ISO_POSIX_TIMER_OPS_HEADER {
    # Flavor: booldata
    # No user value, uncomment the following line to provide one.
    # user_value 0 0
    # value_source default
    # Default value: 0 0
};

# POSIX sleep() implementations
#
cdl_interface CYGINT_ISO_POSIX_SLEEP {
    # No options implement this inferface
    # This value cannot be modified here.
    # Flavor: booldata
    # Current value: 0 0
    # Requires:  1 >= CYGINT_ISO_POSIX_SLEEP 
    #     CYGINT_ISO_POSIX_SLEEP == 0
    #   --> 1

    # The following properties are affected by this value
    # interface CYGINT_ISO_POSIX_SLEEP
    #     Requires:  1 >= CYGINT_ISO_POSIX_SLEEP 
};

# POSIX sleep() implementation header
#
cdl_option CYGBLD_ISO_POSIX_SLEEP_HEADER {
    # Flavor: booldata
    # No user value, uncomment the following line to provide one.
    # user_value 0 0
    # value_source default
    # Default value: 0 0
};

# <
# select()/poll() functions
#
cdl_component CYGPKG_ISO_SELECT {
    # There is no associated value.
};

# >
# select() implementations
#
cdl_interface CYGINT_ISO_SELECT {
    # No options implement this inferface
    # This value cannot be modified here.
    # Flavor: booldata
    # Current value: 0 0
    # Requires:  1 >= CYGINT_ISO_SELECT 
    #     CYGINT_ISO_SELECT == 0
    #   --> 1

    # The following properties are affected by this value
    # interface CYGINT_ISO_SELECT
    #     Requires:  1 >= CYGINT_ISO_SELECT 
};

# select() implementation header
#
cdl_option CYGBLD_ISO_SELECT_HEADER {
    # Flavor: booldata
    # No user value, uncomment the following line to provide one.
    # user_value 0 0
    # value_source default
    # Default value: 0 0
};

# poll() implementations
#
cdl_interface CYGINT_ISO_POLL {
    # No options implement this inferface
    # This value cannot be modified here.
    # Flavor: booldata
    # Current value: 0 0
    # Requires:  1 >= CYGINT_ISO_POLL 
    #     CYGINT_ISO_POLL == 0
    #   --> 1

    # The following properties are affected by this value
    # interface CYGINT_ISO_POLL
    #     Requires:  1 >= CYGINT_ISO_POLL 
};

# poll() implementation header
#
cdl_option CYGBLD_ISO_POLL_HEADER {
    # Flavor: booldata
    # No user value, uncomment the following line to provide one.
    # user_value 0 0
    # value_source default
    # Default value: 0 0
};

# <
# NetDB utility functions
#
cdl_component CYGPKG_ISO_NETDB {
    # There is no associated value.
};

# >
# DNS implementations
#
cdl_interface CYGINT_ISO_DNS {
    # No options implement this inferface
    # This value cannot be modified here.
    # Flavor: bool
    # Current value: 0
    # Requires:  1 >= CYGINT_ISO_DNS 
    #     CYGINT_ISO_DNS == 0
    #   --> 1

    # The following properties are affected by this value
    # interface CYGINT_ISO_DNS
    #     Requires:  1 >= CYGINT_ISO_DNS 
};

# DNS implementation header
#
cdl_option CYGBLD_ISO_DNS_HEADER {
    # Flavor: booldata
    # No user value, uncomment the following line to provide one.
    # user_value 0 0
    # value_source default
    # Default value: 0 0
};

# Protocol network database implementations
#
cdl_interface CYGINT_ISO_NETDB_PROTO {
    # No options implement this inferface
    # This value cannot be modified here.
    # Flavor: bool
    # Current value: 0
    # Requires:  1 >= CYGINT_ISO_NETDB_PROTO 
    #     CYGINT_ISO_NETDB_PROTO == 0
    #   --> 1

    # The following properties are affected by this value
    # interface CYGINT_ISO_NETDB_PROTO
    #     Requires:  1 >= CYGINT_ISO_NETDB_PROTO 
};

# Protocol network database implementation header
#
cdl_option CYGBLD_ISO_NETDB_PROTO_HEADER {
    # Flavor: booldata
    # No user value, uncomment the following line to provide one.
    # user_value 0 0
    # value_source default
    # Default value: 0 0
};

# Services network database implementations
#
cdl_interface CYGINT_ISO_NETDB_SERV {
    # No options implement this inferface
    # This value cannot be modified here.
    # Flavor: bool
    # Current value: 0
    # Requires:  1 >= CYGINT_ISO_NETDB_SERV 
    #     CYGINT_ISO_NETDB_SERV == 0
    #   --> 1

    # The following properties are affected by this value
    # interface CYGINT_ISO_NETDB_SERV
    #     Requires:  1 >= CYGINT_ISO_NETDB_SERV 
};

# Services network database implementation header
#
cdl_option CYGBLD_ISO_NETDB_SERV_HEADER {
    # Flavor: booldata
    # No user value, uncomment the following line to provide one.
    # user_value 0 0
    # value_source default
    # Default value: 0 0
};

# <
# Build options
# Package specific build options including control over
# compiler flags used only in building this package,
# and details of which tests are built.
#
cdl_component CYGPKG_ISOINFRA_OPTIONS {
    # There is no associated value.
};

# >
# Additional compiler flags
# This option modifies the set of compiler flags for
# building the ISO C and POSIX infrastructure package.
# These flags are used in addition to the set of global flags.
#
cdl_option CYGPKG_ISOINFRA_CFLAGS_ADD {
    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value ""
    # value_source default
    # Default value: ""
};

# Suppressed compiler flags
# This option modifies the set of compiler flags for
# building the ISO C and POSIX infrastructure package.
# These flags are removed from the set of global flags
# if present.
#
cdl_option CYGPKG_ISOINFRA_CFLAGS_REMOVE {
    # Flavor: data
    # No user value, uncomment the following line to provide one.
    # user_value ""
    # value_source default
    # Default value: ""
};

# <
# <
# <

