$date
	Thu May 12 19:53:19 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 8 ! data [7:0] $end
$var wire 8 " hold1 [7:0] $end
$var reg 1 # clk $end
$var reg 1 $ enable $end
$var reg 8 % in1 [7:0] $end
$scope module buffer1 $end
$var wire 1 $ enable $end
$var wire 8 & in1 [7:0] $end
$var reg 8 ' hold [7:0] $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 ( i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 (
b1010 '
b1010 &
b1010 %
1$
0#
b1010 "
b1010 !
$end
#10
bz "
bz '
b1011 !
b1011 &
b1011 %
0$
1#
b1 (
#20
0#
b10 (
#30
b1100 "
b1100 '
b1100 !
b1100 &
b1100 %
1$
1#
b11 (
#40
0#
b100 (
#50
bz "
bz '
b1101 !
b1101 &
b1101 %
0$
1#
b101 (
#60
0#
b110 (
#70
b1110 "
b1110 '
b1110 !
b1110 &
b1110 %
1$
1#
b111 (
#80
0#
b1000 (
#90
bz "
bz '
b1111 !
b1111 &
b1111 %
0$
1#
b1001 (
#100
b1010 (
