
---------- Begin Simulation Statistics ----------
simSeconds                                   0.124774                       # Number of seconds simulated (Second)
simTicks                                 124773730000                       # Number of ticks simulated (Tick)
finalTick                                124773730000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    127.91                       # Real time elapsed on the host (Second)
hostTickRate                                975499821                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    2758836                       # Number of bytes of host memory used (Byte)
simInsts                                     52068190                       # Number of instructions simulated (Count)
simOps                                       58819763                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   407077                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     459861                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu_cluster.clk_domain.clock               250                       # Clock period in ticks (Tick)
system.cpu_cluster.cpus.numCycles           311917799                       # Number of cpu cycles simulated (Cycle)
system.cpu_cluster.cpus.cpi                  5.990564                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu_cluster.cpus.ipc                  0.166929                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu_cluster.cpus.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.cpu_cluster.cpus.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.cpu_cluster.cpus.quiesceCycles       187177320                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu_cluster.cpus.branchPred.lookups     17203112                       # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.condPredicted      9398724                       # Number of conditional branches predicted (Count)
system.cpu_cluster.cpus.branchPred.condIncorrect      1268956                       # Number of conditional branches incorrect (Count)
system.cpu_cluster.cpus.branchPred.BTBLookups     11796329                       # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.BTBUpdates      1247043                       # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.BTBHits      8216000                       # Number of BTB hits (Count)
system.cpu_cluster.cpus.branchPred.BTBHitRatio     0.696488                       # BTB Hit Ratio (Ratio)
system.cpu_cluster.cpus.branchPred.RASUsed      1464204                       # Number of times the RAS was used to get a target. (Count)
system.cpu_cluster.cpus.branchPred.RASIncorrect        17421                       # Number of incorrect RAS predictions. (Count)
system.cpu_cluster.cpus.branchPred.indirectLookups        43049                       # Number of indirect predictor lookups. (Count)
system.cpu_cluster.cpus.branchPred.indirectHits        38668                       # Number of indirect target hits. (Count)
system.cpu_cluster.cpus.branchPred.indirectMisses         4381                       # Number of indirect misses. (Count)
system.cpu_cluster.cpus.branchPred.indirectMispredicted         1105                       # Number of mispredicted indirect branches. (Count)
system.cpu_cluster.cpus.commitStats0.numInsts     52068190                       # Number of instructions committed (thread level) (Count)
system.cpu_cluster.cpus.commitStats0.numOps     58819763                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu_cluster.cpus.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu_cluster.cpus.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu_cluster.cpus.commitStats0.cpi     5.990564                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu_cluster.cpus.commitStats0.ipc     0.166929                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu_cluster.cpus.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.cpu_cluster.cpus.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu_cluster.cpus.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
system.cpu_cluster.cpus.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
system.cpu_cluster.cpus.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
system.cpu_cluster.cpus.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::No_OpClass         1332      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::IntAlu     40486683     68.83%     68.83% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::IntMult       569510      0.97%     69.80% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::IntDiv          610      0.00%     69.80% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatAdd            0      0.00%     69.80% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatCmp            0      0.00%     69.80% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatCvt            0      0.00%     69.80% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMult            0      0.00%     69.80% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMultAcc            0      0.00%     69.80% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatDiv            0      0.00%     69.80% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMisc            0      0.00%     69.80% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatSqrt            0      0.00%     69.80% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAdd            0      0.00%     69.80% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAddAcc            0      0.00%     69.80% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAlu            0      0.00%     69.80% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdCmp            0      0.00%     69.80% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdCvt            0      0.00%     69.80% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdMisc            0      0.00%     69.80% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdMult            0      0.00%     69.80% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdMultAcc            0      0.00%     69.80% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     69.80% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdShift            0      0.00%     69.80% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     69.80% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdDiv            0      0.00%     69.80% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSqrt            0      0.00%     69.80% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     69.80% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     69.80% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     69.80% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     69.80% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     69.80% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     69.80% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatMult            0      0.00%     69.80% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     69.80% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     69.80% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     69.80% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     69.80% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     69.80% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     69.80% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     69.80% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     69.80% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAes            0      0.00%     69.80% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAesMix            0      0.00%     69.80% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     69.80% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     69.80% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     69.80% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     69.80% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     69.80% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     69.80% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdPredAlu            0      0.00%     69.80% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::Matrix            0      0.00%     69.80% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::MatrixMov            0      0.00%     69.80% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::MatrixOP            0      0.00%     69.80% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::MemRead      8216833     13.97%     83.77% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::MemWrite      9544795     16.23%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::total     58819763                       # Class of committed instruction. (Count)
system.cpu_cluster.cpus.dcache.demandHits::cpu_cluster.cpus.data     15261162                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.dcache.demandHits::total     15261162                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.dcache.overallHits::cpu_cluster.cpus.data     15300627                       # number of overall hits (Count)
system.cpu_cluster.cpus.dcache.overallHits::total     15300627                       # number of overall hits (Count)
system.cpu_cluster.cpus.dcache.demandMisses::cpu_cluster.cpus.data      1960264                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.dcache.demandMisses::total      1960264                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.dcache.overallMisses::cpu_cluster.cpus.data      2466332                       # number of overall misses (Count)
system.cpu_cluster.cpus.dcache.overallMisses::total      2466332                       # number of overall misses (Count)
system.cpu_cluster.cpus.dcache.demandMissLatency::cpu_cluster.cpus.data  98013918000                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.dcache.demandMissLatency::total  98013918000                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMissLatency::cpu_cluster.cpus.data  98013918000                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMissLatency::total  98013918000                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.dcache.demandAccesses::cpu_cluster.cpus.data     17221426                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.demandAccesses::total     17221426                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.overallAccesses::cpu_cluster.cpus.data     17766959                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.overallAccesses::total     17766959                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.demandMissRate::cpu_cluster.cpus.data     0.113827                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandMissRate::total     0.113827                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMissRate::cpu_cluster.cpus.data     0.138816                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMissRate::total     0.138816                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandAvgMissLatency::cpu_cluster.cpus.data 50000.366277                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.dcache.demandAvgMissLatency::total 50000.366277                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMissLatency::cpu_cluster.cpus.data 39740.764017                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMissLatency::total 39740.764017                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.blockedCycles::no_mshrs         1129                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.dcache.blockedCauses::no_mshrs           33                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.dcache.avgBlocked::no_mshrs    34.212121                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.dcache.writebacks::writebacks      1680362                       # number of writebacks (Count)
system.cpu_cluster.cpus.dcache.writebacks::total      1680362                       # number of writebacks (Count)
system.cpu_cluster.cpus.dcache.demandMshrHits::cpu_cluster.cpus.data      1141723                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.dcache.demandMshrHits::total      1141723                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.dcache.overallMshrHits::cpu_cluster.cpus.data      1141723                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.dcache.overallMshrHits::total      1141723                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.dcache.demandMshrMisses::cpu_cluster.cpus.data       818541                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.dcache.demandMshrMisses::total       818541                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrMisses::cpu_cluster.cpus.data       832160                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrMisses::cpu_cluster.cpus.dcache.prefetcher       871536                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrMisses::total      1703696                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrUncacheable::cpu_cluster.cpus.data        13049                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrUncacheable::total        13049                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.cpus.dcache.demandMshrMissLatency::cpu_cluster.cpus.data  36675115750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.demandMshrMissLatency::total  36675115750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrMissLatency::cpu_cluster.cpus.data  37464859500                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrMissLatency::cpu_cluster.cpus.dcache.prefetcher  47864406986                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrMissLatency::total  85329266486                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrUncacheableLatency::cpu_cluster.cpus.data    441821250                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrUncacheableLatency::total    441821250                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.dcache.demandMshrMissRate::cpu_cluster.cpus.data     0.047530                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandMshrMissRate::total     0.047530                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMshrMissRate::cpu_cluster.cpus.data     0.046838                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMshrMissRate::cpu_cluster.cpus.dcache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMshrMissRate::total     0.095891                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandAvgMshrMissLatency::cpu_cluster.cpus.data 44805.471870                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.demandAvgMshrMissLatency::total 44805.471870                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrMissLatency::cpu_cluster.cpus.data 45021.221280                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrMissLatency::cpu_cluster.cpus.dcache.prefetcher 54919.598256                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrMissLatency::total 50084.795930                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrUncacheableLatency::cpu_cluster.cpus.data 33858.629014                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrUncacheableLatency::total 33858.629014                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.replacements      1698931                       # number of replacements (Count)
system.cpu_cluster.cpus.dcache.CleanInvalidReq.missLatency::cpu_cluster.cpus.data    139130000                       # number of CleanInvalidReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.CleanInvalidReq.missLatency::total    139130000                       # number of CleanInvalidReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.CleanInvalidReq.avgMissLatency::cpu_cluster.cpus.data          inf                       # average CleanInvalidReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.CleanInvalidReq.avgMissLatency::total          inf                       # average CleanInvalidReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.CleanInvalidReq.mshrHits::cpu_cluster.cpus.data         2381                       # number of CleanInvalidReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.CleanInvalidReq.mshrHits::total         2381                       # number of CleanInvalidReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.CleanInvalidReq.mshrMisses::cpu_cluster.cpus.data         4236                       # number of CleanInvalidReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.CleanInvalidReq.mshrMisses::total         4236                       # number of CleanInvalidReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.CleanInvalidReq.mshrMissLatency::cpu_cluster.cpus.data    180485500                       # number of CleanInvalidReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.CleanInvalidReq.mshrMissLatency::total    180485500                       # number of CleanInvalidReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.CleanInvalidReq.mshrMissRate::cpu_cluster.cpus.data          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.CleanInvalidReq.mshrMissRate::total          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.CleanInvalidReq.avgMshrMissLatency::cpu_cluster.cpus.data 42607.530689                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.CleanInvalidReq.avgMshrMissLatency::total 42607.530689                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.CleanSharedReq.missLatency::cpu_cluster.cpus.data       471500                       # number of CleanSharedReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.CleanSharedReq.missLatency::total       471500                       # number of CleanSharedReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.CleanSharedReq.avgMissLatency::cpu_cluster.cpus.data          inf                       # average CleanSharedReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.CleanSharedReq.avgMissLatency::total          inf                       # average CleanSharedReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.CleanSharedReq.mshrMisses::cpu_cluster.cpus.data         6596                       # number of CleanSharedReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.CleanSharedReq.mshrMisses::total         6596                       # number of CleanSharedReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.CleanSharedReq.mshrMissLatency::cpu_cluster.cpus.data     87787702                       # number of CleanSharedReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.CleanSharedReq.mshrMissLatency::total     87787702                       # number of CleanSharedReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.CleanSharedReq.mshrMissRate::cpu_cluster.cpus.data          inf                       # mshr miss rate for CleanSharedReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.CleanSharedReq.mshrMissRate::total          inf                       # mshr miss rate for CleanSharedReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.CleanSharedReq.avgMshrMissLatency::cpu_cluster.cpus.data 13309.233172                       # average CleanSharedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.CleanSharedReq.avgMshrMissLatency::total 13309.233172                       # average CleanSharedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.HardPFReq.mshrMisses::cpu_cluster.cpus.dcache.prefetcher       871536                       # number of HardPFReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.HardPFReq.mshrMisses::total       871536                       # number of HardPFReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.HardPFReq.mshrMissLatency::cpu_cluster.cpus.dcache.prefetcher  47864406986                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.HardPFReq.mshrMissLatency::total  47864406986                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.HardPFReq.mshrMissRate::cpu_cluster.cpus.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.HardPFReq.avgMshrMissLatency::cpu_cluster.cpus.dcache.prefetcher 54919.598256                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.HardPFReq.avgMshrMissLatency::total 54919.598256                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.InvalidateReq.mshrMisses::cpu_cluster.cpus.data          771                       # number of InvalidateReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.InvalidateReq.mshrMisses::total          771                       # number of InvalidateReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.InvalidateReq.mshrMissLatency::cpu_cluster.cpus.data     10984750                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.InvalidateReq.mshrMissLatency::total     10984750                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.InvalidateReq.mshrMissRate::cpu_cluster.cpus.data          inf                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.InvalidateReq.mshrMissRate::total          inf                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.InvalidateReq.avgMshrMissLatency::cpu_cluster.cpus.data 14247.405966                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.InvalidateReq.avgMshrMissLatency::total 14247.405966                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.LoadLockedReq.hits::cpu_cluster.cpus.data        30158                       # number of LoadLockedReq hits (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.hits::total        30158                       # number of LoadLockedReq hits (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.misses::cpu_cluster.cpus.data         1878                       # number of LoadLockedReq misses (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.misses::total         1878                       # number of LoadLockedReq misses (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.missLatency::cpu_cluster.cpus.data     12425250                       # number of LoadLockedReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.LoadLockedReq.missLatency::total     12425250                       # number of LoadLockedReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.LoadLockedReq.accesses::cpu_cluster.cpus.data        32036                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.accesses::total        32036                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.missRate::cpu_cluster.cpus.data     0.058622                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.LoadLockedReq.missRate::total     0.058622                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.LoadLockedReq.avgMissLatency::cpu_cluster.cpus.data  6616.214058                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.LoadLockedReq.avgMissLatency::total  6616.214058                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrHits::cpu_cluster.cpus.data         1849                       # number of LoadLockedReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrHits::total         1849                       # number of LoadLockedReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMisses::cpu_cluster.cpus.data           29                       # number of LoadLockedReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMisses::total           29                       # number of LoadLockedReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMissLatency::cpu_cluster.cpus.data       807000                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMissLatency::total       807000                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMissRate::cpu_cluster.cpus.data     0.000905                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMissRate::total     0.000905                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.LoadLockedReq.avgMshrMissLatency::cpu_cluster.cpus.data 27827.586207                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.LoadLockedReq.avgMshrMissLatency::total 27827.586207                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.hits::cpu_cluster.cpus.data      6953215                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.hits::total      6953215                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.misses::cpu_cluster.cpus.data       775878                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.misses::total       775878                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.missLatency::cpu_cluster.cpus.data  21029879250                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.missLatency::total  21029879250                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.accesses::cpu_cluster.cpus.data      7729093                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.ReadReq.accesses::total      7729093                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.ReadReq.missRate::cpu_cluster.cpus.data     0.100384                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.missRate::total     0.100384                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.avgMissLatency::cpu_cluster.cpus.data 27104.621152                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.avgMissLatency::total 27104.621152                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.mshrHits::cpu_cluster.cpus.data       506171                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrHits::total       506171                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMisses::cpu_cluster.cpus.data       269707                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMisses::total       269707                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrUncacheable::cpu_cluster.cpus.data         6471                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrUncacheable::total         6471                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissLatency::cpu_cluster.cpus.data   1625982250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissLatency::total   1625982250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus.data    441821250                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.mshrUncacheableLatency::total    441821250                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissRate::cpu_cluster.cpus.data     0.034895                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissRate::total     0.034895                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus.data  6028.698736                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.avgMshrMissLatency::total  6028.698736                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus.data 68277.121001                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.avgMshrUncacheableLatency::total 68277.121001                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.SoftPFExReq.hits::cpu_cluster.cpus.data        38532                       # number of SoftPFExReq hits (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.hits::total        38532                       # number of SoftPFExReq hits (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.misses::cpu_cluster.cpus.data       505730                       # number of SoftPFExReq misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.misses::total       505730                       # number of SoftPFExReq misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.accesses::cpu_cluster.cpus.data       544262                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.accesses::total       544262                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.missRate::cpu_cluster.cpus.data     0.929203                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFExReq.missRate::total     0.929203                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMisses::cpu_cluster.cpus.data        13281                       # number of SoftPFExReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMisses::total        13281                       # number of SoftPFExReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMissLatency::cpu_cluster.cpus.data    785326750                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMissLatency::total    785326750                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMissRate::cpu_cluster.cpus.data     0.024402                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMissRate::total     0.024402                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFExReq.avgMshrMissLatency::cpu_cluster.cpus.data 59131.597771                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.SoftPFExReq.avgMshrMissLatency::total 59131.597771                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.SoftPFReq.hits::cpu_cluster.cpus.data          933                       # number of SoftPFReq hits (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.hits::total          933                       # number of SoftPFReq hits (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.misses::cpu_cluster.cpus.data          338                       # number of SoftPFReq misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.misses::total          338                       # number of SoftPFReq misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.accesses::cpu_cluster.cpus.data         1271                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.accesses::total         1271                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.missRate::cpu_cluster.cpus.data     0.265932                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.missRate::total     0.265932                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMisses::cpu_cluster.cpus.data          338                       # number of SoftPFReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMisses::total          338                       # number of SoftPFReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissLatency::cpu_cluster.cpus.data      4417000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissLatency::total      4417000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissRate::cpu_cluster.cpus.data     0.265932                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissRate::total     0.265932                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.avgMshrMissLatency::cpu_cluster.cpus.data 13068.047337                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.SoftPFReq.avgMshrMissLatency::total 13068.047337                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.StoreCondReq.hits::cpu_cluster.cpus.data        32035                       # number of StoreCondReq hits (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.hits::total        32035                       # number of StoreCondReq hits (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.accesses::cpu_cluster.cpus.data        32035                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.accesses::total        32035                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.hits::cpu_cluster.cpus.data         1511                       # number of WriteLineReq hits (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.hits::total         1511                       # number of WriteLineReq hits (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.misses::cpu_cluster.cpus.data        96014                       # number of WriteLineReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.misses::total        96014                       # number of WriteLineReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.missLatency::cpu_cluster.cpus.data   6812714250                       # number of WriteLineReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.missLatency::total   6812714250                       # number of WriteLineReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.accesses::cpu_cluster.cpus.data        97525                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.accesses::total        97525                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.missRate::cpu_cluster.cpus.data     0.984507                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.missRate::total     0.984507                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMissLatency::cpu_cluster.cpus.data 70955.425771                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMissLatency::total 70955.425771                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrHits::cpu_cluster.cpus.data        93402                       # number of WriteLineReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrHits::total        93402                       # number of WriteLineReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMisses::cpu_cluster.cpus.data         2612                       # number of WriteLineReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMisses::total         2612                       # number of WriteLineReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissLatency::cpu_cluster.cpus.data     38080750                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissLatency::total     38080750                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissRate::cpu_cluster.cpus.data     0.026783                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissRate::total     0.026783                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMshrMissLatency::cpu_cluster.cpus.data 14579.153905                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMshrMissLatency::total 14579.153905                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.hits::cpu_cluster.cpus.data      8306436                       # number of WriteReq hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.hits::total      8306436                       # number of WriteReq hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.misses::cpu_cluster.cpus.data      1088372                       # number of WriteReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.misses::total      1088372                       # number of WriteReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.missLatency::cpu_cluster.cpus.data  70171324500                       # number of WriteReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.missLatency::total  70171324500                       # number of WriteReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.accesses::cpu_cluster.cpus.data      9394808                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteReq.accesses::total      9394808                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteReq.missRate::cpu_cluster.cpus.data     0.115848                       # miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.missRate::total     0.115848                       # miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.avgMissLatency::cpu_cluster.cpus.data 64473.658363                       # average WriteReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.avgMissLatency::total 64473.658363                       # average WriteReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.mshrHits::cpu_cluster.cpus.data       542150                       # number of WriteReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrHits::total       542150                       # number of WriteReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMisses::cpu_cluster.cpus.data       546222                       # number of WriteReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMisses::total       546222                       # number of WriteReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrUncacheable::cpu_cluster.cpus.data         6578                       # number of WriteReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrUncacheable::total         6578                       # number of WriteReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissLatency::cpu_cluster.cpus.data  35011052750                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissLatency::total  35011052750                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissRate::cpu_cluster.cpus.data     0.058141                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissRate::total     0.058141                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.avgMshrMissLatency::cpu_cluster.cpus.data 64096.745920                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.avgMshrMissLatency::total 64096.745920                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 124773730000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.dcache.prefetcher.demandMshrMisses       818541                       # demands not covered by prefetchs (Count)
system.cpu_cluster.cpus.dcache.prefetcher.pfIssued       918320                       # number of hwpf issued (Count)
system.cpu_cluster.cpus.dcache.prefetcher.pfUnused          557                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu_cluster.cpus.dcache.prefetcher.pfUseful       274782                       # number of useful prefetch (Count)
system.cpu_cluster.cpus.dcache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu_cluster.cpus.dcache.prefetcher.accuracy     0.299222                       # accuracy of the prefetcher (Count)
system.cpu_cluster.cpus.dcache.prefetcher.coverage     0.251327                       # coverage brought by this prefetcher (Count)
system.cpu_cluster.cpus.dcache.prefetcher.pfHitInCache        37493                       # number of prefetches hitting in cache (Count)
system.cpu_cluster.cpus.dcache.prefetcher.pfHitInMSHR         9291                       # number of prefetches hitting in a MSHR (Count)
system.cpu_cluster.cpus.dcache.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu_cluster.cpus.dcache.prefetcher.pfLate        46784                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu_cluster.cpus.dcache.prefetcher.pfIdentified      2637322                       # number of prefetch candidates identified (Count)
system.cpu_cluster.cpus.dcache.prefetcher.pfBufferHit      1129773                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu_cluster.cpus.dcache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu_cluster.cpus.dcache.prefetcher.pfRemovedDemand       470341                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu_cluster.cpus.dcache.prefetcher.pfRemovedFull        18992                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu_cluster.cpus.dcache.prefetcher.pfSpanPage       118294                       # number of prefetches that crossed the page (Count)
system.cpu_cluster.cpus.dcache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu_cluster.cpus.dcache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 124773730000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.dcache.tags.tagsInUse   510.923674                       # Average ticks per tags in use ((Tick/Count))
system.cpu_cluster.cpus.dcache.tags.totalRefs     17068056                       # Total number of references to valid blocks. (Count)
system.cpu_cluster.cpus.dcache.tags.sampledRefs      1702878                       # Sample count of references to valid blocks. (Count)
system.cpu_cluster.cpus.dcache.tags.avgRefs    10.023064                       # Average number of references to valid blocks. ((Count/Count))
system.cpu_cluster.cpus.dcache.tags.warmupTick    193993000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu_cluster.cpus.dcache.tags.occupancies::cpu_cluster.cpus.data   369.592708                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.cpus.dcache.tags.occupancies::cpu_cluster.cpus.dcache.prefetcher   141.330966                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.cpus.dcache.tags.avgOccs::cpu_cluster.cpus.data     0.721861                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.dcache.tags.avgOccs::cpu_cluster.cpus.dcache.prefetcher     0.276037                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.dcache.tags.avgOccs::total     0.997898                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.dcache.tags.occupanciesTaskId::1022          203                       # Occupied blocks per task id (Count)
system.cpu_cluster.cpus.dcache.tags.occupanciesTaskId::1024          309                       # Occupied blocks per task id (Count)
system.cpu_cluster.cpus.dcache.tags.ageTaskId_1022::0          134                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.dcache.tags.ageTaskId_1022::1           66                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.dcache.tags.ageTaskId_1022::2            3                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.dcache.tags.ageTaskId_1024::0           66                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.dcache.tags.ageTaskId_1024::1          211                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.dcache.tags.ageTaskId_1024::2           31                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.dcache.tags.ageTaskId_1024::4            1                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.dcache.tags.ratioOccsTaskId::1022     0.396484                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.cpus.dcache.tags.ratioOccsTaskId::1024     0.603516                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.cpus.dcache.tags.tagAccesses     73082934                       # Number of tag accesses (Count)
system.cpu_cluster.cpus.dcache.tags.dataAccesses     73082934                       # Number of data accesses (Count)
system.cpu_cluster.cpus.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124773730000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.cpu_cluster.cpus.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.cpu_cluster.cpus.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.cpu_cluster.cpus.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.cpu_cluster.cpus.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.cpu_cluster.cpus.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.cpu_cluster.cpus.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
system.cpu_cluster.cpus.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu_cluster.cpus.executeStats0.numDiscardedOps      5449340                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu_cluster.cpus.fetch2.intInstructions     42795404                       # Number of integer instructions successfully decoded (Count)
system.cpu_cluster.cpus.fetch2.fpInstructions            0                       # Number of floating point instructions successfully decoded (Count)
system.cpu_cluster.cpus.fetch2.vecInstructions            0                       # Number of SIMD instructions successfully decoded (Count)
system.cpu_cluster.cpus.fetch2.loadInstructions      9388770                       # Number of memory load instructions successfully decoded (Count)
system.cpu_cluster.cpus.fetch2.storeInstructions      4992972                       # Number of memory store instructions successfully decoded (Count)
system.cpu_cluster.cpus.fetch2.amoInstructions            2                       # Number of memory atomic instructions successfully decoded (Count)
system.cpu_cluster.cpus.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
system.cpu_cluster.cpus.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu_cluster.cpus.fetchStats0.fetchRate            0                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu_cluster.cpus.fetchStats0.branchRate            0                       # Number of branch fetches per cycle (Ratio)
system.cpu_cluster.cpus.fetchStats0.numFetchSuspends          301                       # Number of times Execute suspended instruction fetching (Count)
system.cpu_cluster.cpus.icache.demandHits::cpu_cluster.cpus.inst     28773423                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.icache.demandHits::total     28773423                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.icache.overallHits::cpu_cluster.cpus.inst     28773423                       # number of overall hits (Count)
system.cpu_cluster.cpus.icache.overallHits::total     28773423                       # number of overall hits (Count)
system.cpu_cluster.cpus.icache.demandMisses::cpu_cluster.cpus.inst        86132                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.icache.demandMisses::total        86132                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.icache.overallMisses::cpu_cluster.cpus.inst        86132                       # number of overall misses (Count)
system.cpu_cluster.cpus.icache.overallMisses::total        86132                       # number of overall misses (Count)
system.cpu_cluster.cpus.icache.demandMissLatency::cpu_cluster.cpus.inst    974089750                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandMissLatency::total    974089750                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMissLatency::cpu_cluster.cpus.inst    974089750                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMissLatency::total    974089750                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandAccesses::cpu_cluster.cpus.inst     28859555                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.demandAccesses::total     28859555                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.overallAccesses::cpu_cluster.cpus.inst     28859555                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.overallAccesses::total     28859555                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.demandMissRate::cpu_cluster.cpus.inst     0.002985                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.demandMissRate::total     0.002985                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMissRate::cpu_cluster.cpus.inst     0.002985                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMissRate::total     0.002985                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.demandAvgMissLatency::cpu_cluster.cpus.inst 11309.266591                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.icache.demandAvgMissLatency::total 11309.266591                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMissLatency::cpu_cluster.cpus.inst 11309.266591                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMissLatency::total 11309.266591                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.icache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.icache.writebacks::writebacks           85                       # number of writebacks (Count)
system.cpu_cluster.cpus.icache.writebacks::total           85                       # number of writebacks (Count)
system.cpu_cluster.cpus.icache.demandMshrMisses::cpu_cluster.cpus.inst        86132                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.icache.demandMshrMisses::total        86132                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.icache.overallMshrMisses::cpu_cluster.cpus.inst        86132                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.icache.overallMshrMisses::total        86132                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.icache.overallMshrUncacheable::cpu_cluster.cpus.inst        21852                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.cpus.icache.overallMshrUncacheable::total        21852                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.cpus.icache.demandMshrMissLatency::cpu_cluster.cpus.inst    952556750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandMshrMissLatency::total    952556750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMshrMissLatency::cpu_cluster.cpus.inst    952556750                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMshrMissLatency::total    952556750                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMshrUncacheableLatency::cpu_cluster.cpus.inst   1371742500                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.icache.overallMshrUncacheableLatency::total   1371742500                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.icache.demandMshrMissRate::cpu_cluster.cpus.inst     0.002985                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.demandMshrMissRate::total     0.002985                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMshrMissRate::cpu_cluster.cpus.inst     0.002985                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMshrMissRate::total     0.002985                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.demandAvgMshrMissLatency::cpu_cluster.cpus.inst 11059.266591                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.demandAvgMshrMissLatency::total 11059.266591                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMshrMissLatency::cpu_cluster.cpus.inst 11059.266591                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMshrMissLatency::total 11059.266591                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMshrUncacheableLatency::cpu_cluster.cpus.inst 62774.231192                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMshrUncacheableLatency::total 62774.231192                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.icache.replacements        85597                       # number of replacements (Count)
system.cpu_cluster.cpus.icache.ReadReq.hits::cpu_cluster.cpus.inst     28773423                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.hits::total     28773423                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.misses::cpu_cluster.cpus.inst        86132                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.misses::total        86132                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.missLatency::cpu_cluster.cpus.inst    974089750                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.missLatency::total    974089750                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.accesses::cpu_cluster.cpus.inst     28859555                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.icache.ReadReq.accesses::total     28859555                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.icache.ReadReq.missRate::cpu_cluster.cpus.inst     0.002985                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.missRate::total     0.002985                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.avgMissLatency::cpu_cluster.cpus.inst 11309.266591                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.ReadReq.avgMissLatency::total 11309.266591                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.ReadReq.mshrMisses::cpu_cluster.cpus.inst        86132                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrMisses::total        86132                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrUncacheable::cpu_cluster.cpus.inst        21852                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrUncacheable::total        21852                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissLatency::cpu_cluster.cpus.inst    952556750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissLatency::total    952556750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus.inst   1371742500                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.mshrUncacheableLatency::total   1371742500                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissRate::cpu_cluster.cpus.inst     0.002985                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissRate::total     0.002985                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus.inst 11059.266591                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.ReadReq.avgMshrMissLatency::total 11059.266591                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus.inst 62774.231192                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.icache.ReadReq.avgMshrUncacheableLatency::total 62774.231192                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.icache.power_state.pwrStateResidencyTicks::UNDEFINED 124773730000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.icache.tags.tagsInUse   502.520784                       # Average ticks per tags in use ((Tick/Count))
system.cpu_cluster.cpus.icache.tags.totalRefs     28859555                       # Total number of references to valid blocks. (Count)
system.cpu_cluster.cpus.icache.tags.sampledRefs        86132                       # Sample count of references to valid blocks. (Count)
system.cpu_cluster.cpus.icache.tags.avgRefs   335.061940                       # Average number of references to valid blocks. ((Count/Count))
system.cpu_cluster.cpus.icache.tags.warmupTick    193836500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu_cluster.cpus.icache.tags.occupancies::cpu_cluster.cpus.inst   502.520784                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.cpus.icache.tags.avgOccs::cpu_cluster.cpus.inst     0.981486                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.icache.tags.avgOccs::total     0.981486                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu_cluster.cpus.icache.tags.ageTaskId_1024::0          247                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.icache.tags.ageTaskId_1024::1          140                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.icache.tags.ageTaskId_1024::2          122                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.icache.tags.ageTaskId_1024::4            3                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.cpus.icache.tags.tagAccesses     57805242                       # Number of tag accesses (Count)
system.cpu_cluster.cpus.icache.tags.dataAccesses     57805242                       # Number of data accesses (Count)
system.cpu_cluster.cpus.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124773730000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.mmu.alignFaults            55                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu_cluster.cpus.mmu.prefetchFaults          182                       # Number of MMU faults due to prefetch (Count)
system.cpu_cluster.cpus.mmu.domainFaults            0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu_cluster.cpus.mmu.permsFaults            22                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu_cluster.cpus.mmu.dtb.readHits      8324809                       # Read hits (Count)
system.cpu_cluster.cpus.mmu.dtb.readMisses         6806                       # Read misses (Count)
system.cpu_cluster.cpus.mmu.dtb.writeHits      9545268                       # Write hits (Count)
system.cpu_cluster.cpus.mmu.dtb.writeMisses         1341                       # Write misses (Count)
system.cpu_cluster.cpus.mmu.dtb.inserts          1659                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.dtb.flushTlb          730                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.dtb.flushedEntries         1043                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.dtb.readAccesses      8331615                       # Read accesses (Count)
system.cpu_cluster.cpus.mmu.dtb.writeAccesses      9546609                       # Write accesses (Count)
system.cpu_cluster.cpus.mmu.dtb.hits         17870077                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.dtb.misses           8147                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.dtb.accesses     17878224                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walks         7965                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walksLongDescriptor         7965                       # Table walker walks initiated with long descriptors (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walksLongTerminatedAtLevel::Level1            4                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walksLongTerminatedAtLevel::Level2           58                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walksLongTerminatedAtLevel::Level3         1597                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::samples         7965                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::0         7965    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::total         7965                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::samples         1659                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::mean 23843.881857                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::gmean 14593.752343                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::stdev 34450.414887                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::0-32767         1392     83.91%     83.91% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::32768-65535           74      4.46%     88.37% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::65536-98303          150      9.04%     97.41% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::98304-131071            5      0.30%     97.71% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::131072-163839           21      1.27%     98.98% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::163840-196607            8      0.48%     99.46% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::196608-229375            4      0.24%     99.70% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::229376-262143            2      0.12%     99.82% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::262144-294911            1      0.06%     99.88% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::294912-327679            2      0.12%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::total         1659                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::samples    193980500                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::0    193980500    100.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::total    193980500                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pageSizes::4KiB         1597     96.26%     96.26% # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.pageSizes::2MiB           58      3.50%     99.76% # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.pageSizes::1GiB            4      0.24%    100.00% # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.pageSizes::total         1659                       # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Requested::Data         7965                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Requested::total         7965                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Completed::Data         1659                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Completed::total         1659                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin::total         9624                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 124773730000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.mmu.itb.instHits     28859590                       # Inst hits (Count)
system.cpu_cluster.cpus.mmu.itb.instMisses          571                       # Inst misses (Count)
system.cpu_cluster.cpus.mmu.itb.inserts           561                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.itb.flushTlb          730                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.itb.flushedEntries          361                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.itb.instAccesses     28860161                       # Inst accesses (Count)
system.cpu_cluster.cpus.mmu.itb.hits         28859590                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.itb.misses            571                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.itb.accesses     28860161                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.itb_walker.walks          571                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.itb_walker.walksLongDescriptor          571                       # Table walker walks initiated with long descriptors (Count)
system.cpu_cluster.cpus.mmu.itb_walker.walksLongTerminatedAtLevel::Level2           23                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu_cluster.cpus.mmu.itb_walker.walksLongTerminatedAtLevel::Level3          538                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::samples          571                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::0          571    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::total          571                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::samples          561                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::mean 30109.625668                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::gmean 18738.143688                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::stdev 38623.639204                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::0-32767          437     77.90%     77.90% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::32768-65535           33      5.88%     83.78% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::65536-98303           72     12.83%     96.61% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::98304-131071            5      0.89%     97.50% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::131072-163839            4      0.71%     98.22% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::163840-196607            5      0.89%     99.11% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::196608-229375            3      0.53%     99.64% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::229376-262143            1      0.18%     99.82% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::294912-327679            1      0.18%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::total          561                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::samples    193657500                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::0    193657500    100.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::total    193657500                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pageSizes::4KiB          538     95.90%     95.90% # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.itb_walker.pageSizes::2MiB           23      4.10%    100.00% # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.itb_walker.pageSizes::total          561                       # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Requested::Inst          571                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Requested::total          571                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Completed::Inst          561                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Completed::total          561                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin::total         1132                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 124773730000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.mmu.l2_shared.instHits            0                       # Inst hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.instMisses            0                       # Inst misses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.l2_shared.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.l2_shared.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.l2_shared.instAccesses            0                       # Inst accesses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.readHits            0                       # Read hits (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.readMisses            0                       # Read misses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.writeHits            0                       # Write hits (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.writeMisses            0                       # Write misses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.readAccesses            0                       # Read accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.writeAccesses            0                       # Write accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 124773730000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.mmu.stage2_itb.instHits            0                       # Inst hits (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.instMisses            0                       # Inst misses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.instAccesses            0                       # Inst accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 124773730000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.power_state.numTransitions          602                       # Number of power state transitions (Count)
system.cpu_cluster.cpus.power_state.ticksClkGated::samples          301                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::mean 155463090.820598                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::stdev 27039065.154735                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::underflows            1      0.33%      0.33% # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::1000-5e+10          300     99.67%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::min_value          251                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::max_value    162568656                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::total          301                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.pwrStateResidencyTicks::ON  77979339663                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.power_state.pwrStateResidencyTicks::CLK_GATED  46794390337                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.thread_0.numInsts     52068190                       # Number of Instructions committed (Count)
system.cpu_cluster.cpus.thread_0.numOps      58819763                       # Number of Ops committed (Count)
system.cpu_cluster.cpus.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.cpu_cluster.l2.demandHits::cpu_cluster.cpus.mmu.dtb_walker         9922                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.demandHits::cpu_cluster.cpus.mmu.itb_walker         1499                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.demandHits::cpu_cluster.cpus.inst        76723                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.demandHits::cpu_cluster.cpus.data       271123                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.demandHits::cpu_cluster.cpus.dcache.prefetcher       269260                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.demandHits::total        628527                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.overallHits::cpu_cluster.cpus.mmu.dtb_walker         9922                       # number of overall hits (Count)
system.cpu_cluster.l2.overallHits::cpu_cluster.cpus.mmu.itb_walker         1499                       # number of overall hits (Count)
system.cpu_cluster.l2.overallHits::cpu_cluster.cpus.inst        76723                       # number of overall hits (Count)
system.cpu_cluster.l2.overallHits::cpu_cluster.cpus.data       271123                       # number of overall hits (Count)
system.cpu_cluster.l2.overallHits::cpu_cluster.cpus.dcache.prefetcher       269260                       # number of overall hits (Count)
system.cpu_cluster.l2.overallHits::total       628527                       # number of overall hits (Count)
system.cpu_cluster.l2.demandMisses::cpu_cluster.cpus.mmu.dtb_walker          311                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.demandMisses::cpu_cluster.cpus.mmu.itb_walker          131                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.demandMisses::cpu_cluster.cpus.inst         9409                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.demandMisses::cpu_cluster.cpus.data       557607                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.demandMisses::cpu_cluster.cpus.dcache.prefetcher       602245                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.demandMisses::total      1169703                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.overallMisses::cpu_cluster.cpus.mmu.dtb_walker          311                       # number of overall misses (Count)
system.cpu_cluster.l2.overallMisses::cpu_cluster.cpus.mmu.itb_walker          131                       # number of overall misses (Count)
system.cpu_cluster.l2.overallMisses::cpu_cluster.cpus.inst         9409                       # number of overall misses (Count)
system.cpu_cluster.l2.overallMisses::cpu_cluster.cpus.data       557607                       # number of overall misses (Count)
system.cpu_cluster.l2.overallMisses::cpu_cluster.cpus.dcache.prefetcher       602245                       # number of overall misses (Count)
system.cpu_cluster.l2.overallMisses::total      1169703                       # number of overall misses (Count)
system.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus.mmu.dtb_walker     23945944                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus.mmu.itb_walker     10462369                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus.inst    640840750                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus.data  36060397999                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus.dcache.prefetcher  46571182932                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.demandMissLatency::total  83306829994                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus.mmu.dtb_walker     23945944                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus.mmu.itb_walker     10462369                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus.inst    640840750                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus.data  36060397999                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus.dcache.prefetcher  46571182932                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::total  83306829994                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus.mmu.dtb_walker        10233                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus.mmu.itb_walker         1630                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus.inst        86132                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus.data       828730                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus.dcache.prefetcher       871505                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.demandAccesses::total      1798230                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus.mmu.dtb_walker        10233                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus.mmu.itb_walker         1630                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus.inst        86132                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus.data       828730                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus.dcache.prefetcher       871505                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::total      1798230                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.030392                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus.mmu.itb_walker     0.080368                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus.inst     0.109239                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus.data     0.672845                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus.dcache.prefetcher     0.691040                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.demandMissRate::total     0.650475                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.030392                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus.mmu.itb_walker     0.080368                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus.inst     0.109239                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus.data     0.672845                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus.dcache.prefetcher     0.691040                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::total     0.650475                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus.mmu.dtb_walker 76996.604502                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus.mmu.itb_walker 79865.412214                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus.inst 68109.336805                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus.data 64669.916265                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus.dcache.prefetcher 77329.297764                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.demandAvgMissLatency::total 71220.497848                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus.mmu.dtb_walker 76996.604502                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus.mmu.itb_walker 79865.412214                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus.inst 68109.336805                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus.data 64669.916265                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus.dcache.prefetcher 77329.297764                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::total 71220.497848                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.blockedCycles::no_mshrs         2047                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.l2.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.l2.blockedCauses::no_mshrs           31                       # number of times access was blocked (Count)
system.cpu_cluster.l2.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu_cluster.l2.avgBlocked::no_mshrs    66.032258                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.l2.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.l2.writebacks::writebacks      1142431                       # number of writebacks (Count)
system.cpu_cluster.l2.writebacks::total       1142431                       # number of writebacks (Count)
system.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus.mmu.dtb_walker          311                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus.mmu.itb_walker          131                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus.inst         9409                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus.data       557607                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus.dcache.prefetcher       602245                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.demandMshrMisses::total      1169703                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus.mmu.dtb_walker          311                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus.mmu.itb_walker          131                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus.inst         9409                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus.data       557607                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus.dcache.prefetcher       602245                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::total      1169703                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrUncacheable::cpu_cluster.cpus.inst        21852                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.l2.overallMshrUncacheable::cpu_cluster.cpus.data        13049                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.l2.overallMshrUncacheable::total        34901                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker     23557194                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker     10298619                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus.inst    629079500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus.data  35363389249                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus.dcache.prefetcher  45818375935                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.demandMshrMissLatency::total  81844700497                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker     23557194                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker     10298619                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus.inst    629079500                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus.data  35363389249                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus.dcache.prefetcher  45818375935                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::total  81844700497                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrUncacheableLatency::cpu_cluster.cpus.inst   1246077556                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.l2.overallMshrUncacheableLatency::cpu_cluster.cpus.data    424024500                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.l2.overallMshrUncacheableLatency::total   1670102056                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.030392                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus.mmu.itb_walker     0.080368                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus.inst     0.109239                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus.data     0.672845                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus.dcache.prefetcher     0.691040                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.demandMshrMissRate::total     0.650475                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.030392                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus.mmu.itb_walker     0.080368                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus.inst     0.109239                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus.data     0.672845                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus.dcache.prefetcher     0.691040                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::total     0.650475                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker 75746.604502                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker 78615.412214                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus.inst 66859.336805                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus.data 63419.916265                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus.dcache.prefetcher 76079.296524                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.demandAvgMshrMissLatency::total 69970.497209                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker 75746.604502                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker 78615.412214                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus.inst 66859.336805                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus.data 63419.916265                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus.dcache.prefetcher 76079.296524                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::total 69970.497209                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrUncacheableLatency::cpu_cluster.cpus.inst 57023.501556                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrUncacheableLatency::cpu_cluster.cpus.data 32494.788873                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrUncacheableLatency::total 47852.555973                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.l2.replacements            1152221                       # number of replacements (Count)
system.cpu_cluster.l2.CleanEvict.mshrMisses::writebacks         1379                       # number of CleanEvict MSHR misses (Count)
system.cpu_cluster.l2.CleanEvict.mshrMisses::total         1379                       # number of CleanEvict MSHR misses (Count)
system.cpu_cluster.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.cpu_cluster.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.cpu_cluster.l2.CleanInvalidReq.missLatency::cpu_cluster.cpus.data     65558500                       # number of CleanInvalidReq miss ticks (Tick)
system.cpu_cluster.l2.CleanInvalidReq.missLatency::total     65558500                       # number of CleanInvalidReq miss ticks (Tick)
system.cpu_cluster.l2.CleanInvalidReq.avgMissLatency::cpu_cluster.cpus.data          inf                       # average CleanInvalidReq miss latency ((Tick/Count))
system.cpu_cluster.l2.CleanInvalidReq.avgMissLatency::total          inf                       # average CleanInvalidReq miss latency ((Tick/Count))
system.cpu_cluster.l2.CleanInvalidReq.mshrMisses::cpu_cluster.cpus.data         6617                       # number of CleanInvalidReq MSHR misses (Count)
system.cpu_cluster.l2.CleanInvalidReq.mshrMisses::total         6617                       # number of CleanInvalidReq MSHR misses (Count)
system.cpu_cluster.l2.CleanInvalidReq.mshrMissLatency::cpu_cluster.cpus.data     97884250                       # number of CleanInvalidReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.CleanInvalidReq.mshrMissLatency::total     97884250                       # number of CleanInvalidReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.CleanInvalidReq.mshrMissRate::cpu_cluster.cpus.data          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
system.cpu_cluster.l2.CleanInvalidReq.mshrMissRate::total          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
system.cpu_cluster.l2.CleanInvalidReq.avgMshrMissLatency::cpu_cluster.cpus.data 14792.844189                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.CleanInvalidReq.avgMshrMissLatency::total 14792.844189                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.CleanSharedReq.missLatency::cpu_cluster.cpus.data      1583250                       # number of CleanSharedReq miss ticks (Tick)
system.cpu_cluster.l2.CleanSharedReq.missLatency::total      1583250                       # number of CleanSharedReq miss ticks (Tick)
system.cpu_cluster.l2.CleanSharedReq.avgMissLatency::cpu_cluster.cpus.data          inf                       # average CleanSharedReq miss latency ((Tick/Count))
system.cpu_cluster.l2.CleanSharedReq.avgMissLatency::total          inf                       # average CleanSharedReq miss latency ((Tick/Count))
system.cpu_cluster.l2.CleanSharedReq.mshrMisses::cpu_cluster.cpus.data         6144                       # number of CleanSharedReq MSHR misses (Count)
system.cpu_cluster.l2.CleanSharedReq.mshrMisses::total         6144                       # number of CleanSharedReq MSHR misses (Count)
system.cpu_cluster.l2.CleanSharedReq.mshrMissLatency::cpu_cluster.cpus.data     76809250                       # number of CleanSharedReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.CleanSharedReq.mshrMissLatency::total     76809250                       # number of CleanSharedReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.CleanSharedReq.mshrMissRate::cpu_cluster.cpus.data          inf                       # mshr miss rate for CleanSharedReq accesses (Ratio)
system.cpu_cluster.l2.CleanSharedReq.mshrMissRate::total          inf                       # mshr miss rate for CleanSharedReq accesses (Ratio)
system.cpu_cluster.l2.CleanSharedReq.avgMshrMissLatency::cpu_cluster.cpus.data 12501.505534                       # average CleanSharedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.CleanSharedReq.avgMshrMissLatency::total 12501.505534                       # average CleanSharedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.InvalidateReq.hits::cpu_cluster.cpus.data          141                       # number of InvalidateReq hits (Count)
system.cpu_cluster.l2.InvalidateReq.hits::cpu_cluster.cpus.dcache.prefetcher           27                       # number of InvalidateReq hits (Count)
system.cpu_cluster.l2.InvalidateReq.hits::total          168                       # number of InvalidateReq hits (Count)
system.cpu_cluster.l2.InvalidateReq.misses::cpu_cluster.cpus.data         2471                       # number of InvalidateReq misses (Count)
system.cpu_cluster.l2.InvalidateReq.misses::cpu_cluster.cpus.dcache.prefetcher            4                       # number of InvalidateReq misses (Count)
system.cpu_cluster.l2.InvalidateReq.misses::total         2475                       # number of InvalidateReq misses (Count)
system.cpu_cluster.l2.InvalidateReq.missLatency::cpu_cluster.cpus.data        13250                       # number of InvalidateReq miss ticks (Tick)
system.cpu_cluster.l2.InvalidateReq.missLatency::total        13250                       # number of InvalidateReq miss ticks (Tick)
system.cpu_cluster.l2.InvalidateReq.accesses::cpu_cluster.cpus.data         2612                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.InvalidateReq.accesses::cpu_cluster.cpus.dcache.prefetcher           31                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.InvalidateReq.accesses::total         2643                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.InvalidateReq.missRate::cpu_cluster.cpus.data     0.946018                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l2.InvalidateReq.missRate::cpu_cluster.cpus.dcache.prefetcher     0.129032                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l2.InvalidateReq.missRate::total     0.936436                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l2.InvalidateReq.avgMissLatency::cpu_cluster.cpus.data     5.362202                       # average InvalidateReq miss latency ((Tick/Count))
system.cpu_cluster.l2.InvalidateReq.avgMissLatency::total     5.353535                       # average InvalidateReq miss latency ((Tick/Count))
system.cpu_cluster.l2.InvalidateReq.mshrMisses::cpu_cluster.cpus.data         3242                       # number of InvalidateReq MSHR misses (Count)
system.cpu_cluster.l2.InvalidateReq.mshrMisses::cpu_cluster.cpus.dcache.prefetcher            4                       # number of InvalidateReq MSHR misses (Count)
system.cpu_cluster.l2.InvalidateReq.mshrMisses::total         3246                       # number of InvalidateReq MSHR misses (Count)
system.cpu_cluster.l2.InvalidateReq.mshrMissLatency::cpu_cluster.cpus.data     42791000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.InvalidateReq.mshrMissLatency::cpu_cluster.cpus.dcache.prefetcher        47500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.InvalidateReq.mshrMissLatency::total     42838500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.InvalidateReq.mshrMissRate::cpu_cluster.cpus.data     1.241194                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l2.InvalidateReq.mshrMissRate::cpu_cluster.cpus.dcache.prefetcher     0.129032                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l2.InvalidateReq.mshrMissRate::total     1.228150                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l2.InvalidateReq.avgMshrMissLatency::cpu_cluster.cpus.data 13198.951265                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.InvalidateReq.avgMshrMissLatency::cpu_cluster.cpus.dcache.prefetcher        11875                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.InvalidateReq.avgMshrMissLatency::total 13197.319778                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadExReq.hits::cpu_cluster.cpus.data         8899                       # number of ReadExReq hits (Count)
system.cpu_cluster.l2.ReadExReq.hits::total         8899                       # number of ReadExReq hits (Count)
system.cpu_cluster.l2.ReadExReq.misses::cpu_cluster.cpus.data       549757                       # number of ReadExReq misses (Count)
system.cpu_cluster.l2.ReadExReq.misses::total       549757                       # number of ReadExReq misses (Count)
system.cpu_cluster.l2.ReadExReq.missLatency::cpu_cluster.cpus.data  35482477249                       # number of ReadExReq miss ticks (Tick)
system.cpu_cluster.l2.ReadExReq.missLatency::total  35482477249                       # number of ReadExReq miss ticks (Tick)
system.cpu_cluster.l2.ReadExReq.accesses::cpu_cluster.cpus.data       558656                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadExReq.accesses::total       558656                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadExReq.missRate::cpu_cluster.cpus.data     0.984071                       # miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l2.ReadExReq.missRate::total     0.984071                       # miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l2.ReadExReq.avgMissLatency::cpu_cluster.cpus.data 64542.110876                       # average ReadExReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadExReq.avgMissLatency::total 64542.110876                       # average ReadExReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadExReq.mshrMisses::cpu_cluster.cpus.data       549757                       # number of ReadExReq MSHR misses (Count)
system.cpu_cluster.l2.ReadExReq.mshrMisses::total       549757                       # number of ReadExReq MSHR misses (Count)
system.cpu_cluster.l2.ReadExReq.mshrMissLatency::cpu_cluster.cpus.data  34795280999                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadExReq.mshrMissLatency::total  34795280999                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadExReq.mshrMissRate::cpu_cluster.cpus.data     0.984071                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l2.ReadExReq.mshrMissRate::total     0.984071                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l2.ReadExReq.avgMshrMissLatency::cpu_cluster.cpus.data 63292.110876                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadExReq.avgMshrMissLatency::total 63292.110876                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.hits::cpu_cluster.cpus.mmu.dtb_walker         9922                       # number of ReadReq hits (Count)
system.cpu_cluster.l2.ReadReq.hits::cpu_cluster.cpus.mmu.itb_walker         1499                       # number of ReadReq hits (Count)
system.cpu_cluster.l2.ReadReq.hits::total        11421                       # number of ReadReq hits (Count)
system.cpu_cluster.l2.ReadReq.misses::cpu_cluster.cpus.mmu.dtb_walker          311                       # number of ReadReq misses (Count)
system.cpu_cluster.l2.ReadReq.misses::cpu_cluster.cpus.mmu.itb_walker          131                       # number of ReadReq misses (Count)
system.cpu_cluster.l2.ReadReq.misses::total          442                       # number of ReadReq misses (Count)
system.cpu_cluster.l2.ReadReq.missLatency::cpu_cluster.cpus.mmu.dtb_walker     23945944                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.missLatency::cpu_cluster.cpus.mmu.itb_walker     10462369                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.missLatency::total     34408313                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.accesses::cpu_cluster.cpus.mmu.dtb_walker        10233                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadReq.accesses::cpu_cluster.cpus.mmu.itb_walker         1630                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadReq.accesses::total        11863                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadReq.missRate::cpu_cluster.cpus.mmu.dtb_walker     0.030392                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.missRate::cpu_cluster.cpus.mmu.itb_walker     0.080368                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.missRate::total     0.037259                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.avgMissLatency::cpu_cluster.cpus.mmu.dtb_walker 76996.604502                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMissLatency::cpu_cluster.cpus.mmu.itb_walker 79865.412214                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMissLatency::total 77846.861991                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.mshrMisses::cpu_cluster.cpus.mmu.dtb_walker          311                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.l2.ReadReq.mshrMisses::cpu_cluster.cpus.mmu.itb_walker          131                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.l2.ReadReq.mshrMisses::total          442                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.l2.ReadReq.mshrUncacheable::cpu_cluster.cpus.inst        21852                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.l2.ReadReq.mshrUncacheable::cpu_cluster.cpus.data         6471                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.l2.ReadReq.mshrUncacheable::total        28323                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.l2.ReadReq.mshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker     23557194                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.mshrMissLatency::cpu_cluster.cpus.mmu.itb_walker     10298619                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.mshrMissLatency::total     33855813                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus.inst   1246077556                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.l2.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus.data    424024500                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.l2.ReadReq.mshrUncacheableLatency::total   1670102056                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.l2.ReadReq.mshrMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.030392                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.mshrMissRate::cpu_cluster.cpus.mmu.itb_walker     0.080368                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.mshrMissRate::total     0.037259                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.avgMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker 75746.604502                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker 78615.412214                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMshrMissLatency::total 76596.861991                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus.inst 57023.501556                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus.data 65526.889198                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMshrUncacheableLatency::total 58966.283798                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.hits::cpu_cluster.cpus.inst        76723                       # number of ReadSharedReq hits (Count)
system.cpu_cluster.l2.ReadSharedReq.hits::cpu_cluster.cpus.data       262224                       # number of ReadSharedReq hits (Count)
system.cpu_cluster.l2.ReadSharedReq.hits::cpu_cluster.cpus.dcache.prefetcher       269260                       # number of ReadSharedReq hits (Count)
system.cpu_cluster.l2.ReadSharedReq.hits::total       608207                       # number of ReadSharedReq hits (Count)
system.cpu_cluster.l2.ReadSharedReq.misses::cpu_cluster.cpus.inst         9409                       # number of ReadSharedReq misses (Count)
system.cpu_cluster.l2.ReadSharedReq.misses::cpu_cluster.cpus.data         7850                       # number of ReadSharedReq misses (Count)
system.cpu_cluster.l2.ReadSharedReq.misses::cpu_cluster.cpus.dcache.prefetcher       602245                       # number of ReadSharedReq misses (Count)
system.cpu_cluster.l2.ReadSharedReq.misses::total       619504                       # number of ReadSharedReq misses (Count)
system.cpu_cluster.l2.ReadSharedReq.missLatency::cpu_cluster.cpus.inst    640840750                       # number of ReadSharedReq miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.missLatency::cpu_cluster.cpus.data    577920750                       # number of ReadSharedReq miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.missLatency::cpu_cluster.cpus.dcache.prefetcher  46571182932                       # number of ReadSharedReq miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.missLatency::total  47789944432                       # number of ReadSharedReq miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.accesses::cpu_cluster.cpus.inst        86132                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadSharedReq.accesses::cpu_cluster.cpus.data       270074                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadSharedReq.accesses::cpu_cluster.cpus.dcache.prefetcher       871505                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadSharedReq.accesses::total      1227711                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadSharedReq.missRate::cpu_cluster.cpus.inst     0.109239                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.missRate::cpu_cluster.cpus.data     0.029066                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.missRate::cpu_cluster.cpus.dcache.prefetcher     0.691040                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.missRate::total     0.504601                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.avgMissLatency::cpu_cluster.cpus.inst 68109.336805                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.avgMissLatency::cpu_cluster.cpus.data 73620.477707                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.avgMissLatency::cpu_cluster.cpus.dcache.prefetcher 77329.297764                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.avgMissLatency::total 77142.269351                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.mshrMisses::cpu_cluster.cpus.inst         9409                       # number of ReadSharedReq MSHR misses (Count)
system.cpu_cluster.l2.ReadSharedReq.mshrMisses::cpu_cluster.cpus.data         7850                       # number of ReadSharedReq MSHR misses (Count)
system.cpu_cluster.l2.ReadSharedReq.mshrMisses::cpu_cluster.cpus.dcache.prefetcher       602245                       # number of ReadSharedReq MSHR misses (Count)
system.cpu_cluster.l2.ReadSharedReq.mshrMisses::total       619504                       # number of ReadSharedReq MSHR misses (Count)
system.cpu_cluster.l2.ReadSharedReq.mshrMissLatency::cpu_cluster.cpus.inst    629079500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.mshrMissLatency::cpu_cluster.cpus.data    568108250                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.mshrMissLatency::cpu_cluster.cpus.dcache.prefetcher  45818375935                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.mshrMissLatency::total  47015563685                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.mshrMissRate::cpu_cluster.cpus.inst     0.109239                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.mshrMissRate::cpu_cluster.cpus.data     0.029066                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.mshrMissRate::cpu_cluster.cpus.dcache.prefetcher     0.691040                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.mshrMissRate::total     0.504601                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.avgMshrMissLatency::cpu_cluster.cpus.inst 66859.336805                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.avgMshrMissLatency::cpu_cluster.cpus.data 72370.477707                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.avgMshrMissLatency::cpu_cluster.cpus.dcache.prefetcher 76079.296524                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.avgMshrMissLatency::total 75892.268145                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.UpgradeReq.hits::cpu_cluster.cpus.data          848                       # number of UpgradeReq hits (Count)
system.cpu_cluster.l2.UpgradeReq.hits::total          848                       # number of UpgradeReq hits (Count)
system.cpu_cluster.l2.UpgradeReq.accesses::cpu_cluster.cpus.data          848                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.UpgradeReq.accesses::total          848                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.WriteClean.hits::writebacks         3887                       # number of WriteClean hits (Count)
system.cpu_cluster.l2.WriteClean.hits::total         3887                       # number of WriteClean hits (Count)
system.cpu_cluster.l2.WriteClean.accesses::writebacks         3887                       # number of WriteClean accesses(hits+misses) (Count)
system.cpu_cluster.l2.WriteClean.accesses::total         3887                       # number of WriteClean accesses(hits+misses) (Count)
system.cpu_cluster.l2.WriteReq.mshrUncacheable::cpu_cluster.cpus.data         6578                       # number of WriteReq MSHR uncacheable (Count)
system.cpu_cluster.l2.WriteReq.mshrUncacheable::total         6578                       # number of WriteReq MSHR uncacheable (Count)
system.cpu_cluster.l2.WritebackDirty.hits::writebacks      1680447                       # number of WritebackDirty hits (Count)
system.cpu_cluster.l2.WritebackDirty.hits::total      1680447                       # number of WritebackDirty hits (Count)
system.cpu_cluster.l2.WritebackDirty.accesses::writebacks      1680447                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu_cluster.l2.WritebackDirty.accesses::total      1680447                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu_cluster.l2.power_state.pwrStateResidencyTicks::UNDEFINED 124773730000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.l2.tags.tagsInUse     16295.032817                       # Average ticks per tags in use ((Tick/Count))
system.cpu_cluster.l2.tags.totalRefs          3589807                       # Total number of references to valid blocks. (Count)
system.cpu_cluster.l2.tags.sampledRefs        1172324                       # Sample count of references to valid blocks. (Count)
system.cpu_cluster.l2.tags.avgRefs           3.062129                       # Average number of references to valid blocks. ((Count/Count))
system.cpu_cluster.l2.tags.warmupTick       193725000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu_cluster.l2.tags.occupancies::writebacks   255.972966                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l2.tags.occupancies::cpu_cluster.cpus.mmu.dtb_walker    20.649475                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l2.tags.occupancies::cpu_cluster.cpus.mmu.itb_walker    19.674817                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l2.tags.occupancies::cpu_cluster.cpus.inst  2015.851417                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l2.tags.occupancies::cpu_cluster.cpus.data  7244.801833                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l2.tags.occupancies::cpu_cluster.cpus.dcache.prefetcher  6738.082309                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l2.tags.avgOccs::writebacks     0.015623                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.avgOccs::cpu_cluster.cpus.mmu.dtb_walker     0.001260                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.avgOccs::cpu_cluster.cpus.mmu.itb_walker     0.001201                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.avgOccs::cpu_cluster.cpus.inst     0.123038                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.avgOccs::cpu_cluster.cpus.data     0.442188                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.avgOccs::cpu_cluster.cpus.dcache.prefetcher     0.411260                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.avgOccs::total     0.994570                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.occupanciesTaskId::1022         5440                       # Occupied blocks per task id (Count)
system.cpu_cluster.l2.tags.occupanciesTaskId::1023          182                       # Occupied blocks per task id (Count)
system.cpu_cluster.l2.tags.occupanciesTaskId::1024        10758                       # Occupied blocks per task id (Count)
system.cpu_cluster.l2.tags.ageTaskId_1022::0          130                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1022::1          105                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1022::2         1571                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1022::3          148                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1022::4         3486                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1023::1           15                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1023::2           51                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1023::3          114                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1023::4            2                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1024::0           65                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1024::1          714                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1024::2         2654                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1024::3         2057                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1024::4         5268                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ratioOccsTaskId::1022     0.332031                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.l2.tags.ratioOccsTaskId::1023     0.011108                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.l2.tags.ratioOccsTaskId::1024     0.656616                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.l2.tags.tagAccesses       58830580                       # Number of tag accesses (Count)
system.cpu_cluster.l2.tags.dataAccesses      58830580                       # Number of data accesses (Count)
system.cpu_cluster.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124773730000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.toL2Bus.transDist::ReadReq        41195                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadResp      1268906                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::WriteReq         6578                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::WriteResp         6578                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::WritebackDirty      2822878                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::WriteClean         3903                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::CleanEvict       113993                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::UpgradeReq          848                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::UpgradeResp          848                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadExReq       558656                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadExResp       558656                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadSharedReq      1227711                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::CleanSharedReq         6596                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::CleanSharedResp         6144                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::CleanInvalidReq         6617                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::CleanInvalidResp         6617                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::InvalidateReq         3414                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::InvalidateResp         3414                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.pktCount_system.cpu_cluster.cpus.icache.mem_side_port::system.cpu_cluster.l2.cpu_side_port       301568                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktCount_system.cpu_cluster.cpus.dcache.mem_side_port::system.cpu_cluster.l2.cpu_side_port      5163885                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktCount_system.cpu_cluster.cpus.mmu.itb_walker.port::system.cpu_cluster.l2.cpu_side_port         3308                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktCount_system.cpu_cluster.cpus.mmu.dtb_walker.port::system.cpu_cluster.l2.cpu_side_port        21427                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktCount::total      5490188                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktSize_system.cpu_cluster.cpus.icache.mem_side_port::system.cpu_cluster.l2.cpu_side_port      6916416                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.pktSize_system.cpu_cluster.cpus.dcache.mem_side_port::system.cpu_cluster.l2.cpu_side_port    216708728                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.pktSize_system.cpu_cluster.cpus.mmu.itb_walker.port::system.cpu_cluster.l2.cpu_side_port        13040                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.pktSize_system.cpu_cluster.cpus.mmu.dtb_walker.port::system.cpu_cluster.l2.cpu_side_port        81864                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.pktSize::total    223720048                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.snoops             1153364                       # Total snoops (Count)
system.cpu_cluster.toL2Bus.snoopTraffic      73124680                       # Total snoop traffic (Byte)
system.cpu_cluster.toL2Bus.snoopFanout::samples      3003970                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::mean     0.000963                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::stdev     0.031013                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::0      3001078     99.90%     99.90% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::1         2892      0.10%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::2            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::total      3003970                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED 124773730000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.toL2Bus.reqLayer0.occupancy   1516216484                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.respLayer0.occupancy     54049519                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.respLayer1.occupancy    859259973                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.respLayer2.occupancy       839546                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.respLayer2.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.respLayer3.occupancy      5598450                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.respLayer3.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.snoop_filter.totRequests      3589771                       # Total number of requests made to the snoop filter. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.hitSingleRequests      1790632                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.hitMultiRequests           84                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.totSnoops         1403                       # Total number of snoops made to the snoop filter. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.hitSingleSnoops         1403                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu_cluster.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.iobridge.power_state.pwrStateResidencyTicks::UNDEFINED 124773730000                       # Cumulative time (in ticks) in various power states (Tick)
system.iobus.transDist::ReadReq                   277                       # Transaction distribution (Count)
system.iobus.transDist::ReadResp                  277                       # Transaction distribution (Count)
system.iobus.transDist::WriteReq                    4                       # Transaction distribution (Count)
system.iobus.transDist::WriteResp                   4                       # Transaction distribution (Count)
system.iobus.pktCount_system.iobridge.mem_side_port::system.realview.realview_io.pio          558                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.iobridge.mem_side_port::system.realview.uart0.pio            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.iobridge.mem_side_port::total          562                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount::total                      562                       # Packet count per connected requestor and responder (Count)
system.iobus.pktSize_system.iobridge.mem_side_port::system.realview.realview_io.pio         1116                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.iobridge.mem_side_port::system.realview.uart0.pio            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.iobridge.mem_side_port::total         1124                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize::total                      1124                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 124773730000                       # Cumulative time (in ticks) in various power states (Tick)
system.iobus.reqLayer14.occupancy                4000                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer14.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer4.occupancy               390500                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer4.utilization                0.0                       # Layer utilization (Ratio)
system.iobus.respLayer1.occupancy              558000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED 124773730000                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                       0                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124773730000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples   1145199.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.cpus.mmu.dtb_walker::samples       311.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.cpus.mmu.itb_walker::samples       131.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.cpus.inst::samples     31236.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.cpus.data::samples    563716.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.cpus.dcache.prefetcher::samples    602244.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.015958538000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds        71586                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds        71586                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState             3428253                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState            1076281                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                     1197678                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                    1152116                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                   1197678                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                  1152116                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                    835                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                  6122                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.17                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      26.30                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                  6148                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6               1191530                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    1                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                 6233                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6              1145882                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                  895139                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                  299384                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                    2314                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                       6                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                    237                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                    258                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                  34409                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                  70701                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                  71788                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                  73159                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                  72514                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                  73458                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                  74381                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                  74578                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                  72314                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                  73995                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                  72744                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                  91305                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                  72898                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                  72151                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                  73280                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                  71593                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                    216                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples        71586                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      16.718939                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     16.089132                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     75.244565                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-511         71581     99.99%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::512-1023            1      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1536-2047            2      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::13312-13823            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::14336-14847            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total         71586                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples        71586                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.008395                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.007828                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.141730                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16            71312     99.62%     99.62% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17               33      0.05%     99.66% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18              163      0.23%     99.89% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19               70      0.10%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20                8      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total         71586                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                   53440                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                76307104                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys             73386316                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              611563860.43760979                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              588155182.98603404                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                  124771309000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      53098.83                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu_cluster.cpus.mmu.dtb_walker        19904                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu_cluster.cpus.mmu.itb_walker         8384                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu_cluster.cpus.inst      1999104                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu_cluster.cpus.data     35690272                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu_cluster.cpus.dcache.prefetcher     38543616                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks     73291648                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorWriteBytes::cpu_cluster.cpus.data         6356                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu_cluster.cpus.mmu.dtb_walker 159520.758095474099                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu_cluster.cpus.mmu.itb_walker 67193.631223495526                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu_cluster.cpus.inst 16021834.083184016868                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu_cluster.cpus.data 286039954.083283424377                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu_cluster.cpus.dcache.prefetcher 308908101.088265955448                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 587396465.586145401001                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::cpu_cluster.cpus.data 50940.209930407626                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus.mmu.dtb_walker          311                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus.mmu.itb_walker          131                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus.inst        31236                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus.data       563755                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus.dcache.prefetcher       602245                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks      1145882                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::cpu_cluster.cpus.data         6234                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus.mmu.dtb_walker     12612029                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus.mmu.itb_walker      5709265                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus.inst    787736487                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus.data  16652900469                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus.dcache.prefetcher  23118055615                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 3128412371469                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::cpu_cluster.cpus.data  46772767750                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus.mmu.dtb_walker     40553.15                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus.mmu.itb_walker     43582.18                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus.inst     25218.87                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus.data     29539.25                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus.dcache.prefetcher     38386.46                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   2730134.84                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::cpu_cluster.cpus.data   7502850.14                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu_cluster.cpus.mmu.dtb_walker        19904                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu_cluster.cpus.mmu.itb_walker         8384                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu_cluster.cpus.inst      1999104                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu_cluster.cpus.data     35736032                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu_cluster.cpus.dcache.prefetcher     38543680                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total       76307104                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu_cluster.cpus.inst      1999104                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total      1999104                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks     73336448                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::cpu_cluster.cpus.data        49868                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total     73386316                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu_cluster.cpus.mmu.dtb_walker          311                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu_cluster.cpus.mmu.itb_walker          131                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu_cluster.cpus.inst        31236                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu_cluster.cpus.data       563755                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu_cluster.cpus.dcache.prefetcher       602245                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total         1197678                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks      1145882                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::cpu_cluster.cpus.data         6234                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total        1152116                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu_cluster.cpus.mmu.dtb_walker       159521                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu_cluster.cpus.mmu.itb_walker        67194                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu_cluster.cpus.inst     16021834                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu_cluster.cpus.data    286406698                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu_cluster.cpus.dcache.prefetcher    308908614                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         611563860                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu_cluster.cpus.inst     16021834                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total      16021834                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    587755516                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::cpu_cluster.cpus.data       399667                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        588155183                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    587755516                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.cpus.mmu.dtb_walker       159521                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.cpus.mmu.itb_walker        67194                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.cpus.inst     16021834                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.cpus.data    286806365                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.cpus.dcache.prefetcher    308908614                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       1199719043                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts              1196843                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts             1145977                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0        73801                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1        73256                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2        72918                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3        72917                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4        73333                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5        72792                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6        73760                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7        72941                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8        74509                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9        74255                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10        73150                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11        92566                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12        73817                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13        75258                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14        73824                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15        73746                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0        72021                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1        71968                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2        71743                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3        71538                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4        71618                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5        71553                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6        71425                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7        71347                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8        71566                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9        71631                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10        71531                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11        71487                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12        71691                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13        71590                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14        71688                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15        71580                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat             18136207615                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat            5984215000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat        40577013865                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                15153.37                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           33903.37                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits             1097857                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits            1049469                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            91.73                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           91.58                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples       195485                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   767.012589                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   595.352352                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   359.844492                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127        17138      8.77%      8.77% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255        14355      7.34%     16.11% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383         9770      5.00%     21.11% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511         8309      4.25%     25.36% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639         8184      4.19%     29.54% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767         7084      3.62%     33.17% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895         6434      3.29%     36.46% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023        14474      7.40%     43.86% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151       109737     56.14%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total       195485                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead              76597952                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten           73342528                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              613.894864                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              587.804244                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    9.39                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                4.80                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               4.59                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               91.66                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 124773730000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy       689759700                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy       366597000                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy     4182026520                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy    2992171860                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 9848991360.000002                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy  24663411510                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy  27143923680                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy   69886881630                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   560.108940                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  69908209974                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF   4166240000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  50699280026                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy       706067460                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy       375268575                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy     4363432500                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy    2989828080                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 9848991360.000002                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy  25172194080                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy  26715475200                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy   70171257255                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   562.388070                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  68772763474                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF   4166240000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  51834726526                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 124773730000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq                28323                       # Transaction distribution (Count)
system.membus.transDist::ReadResp              648269                       # Transaction distribution (Count)
system.membus.transDist::WriteReq                6578                       # Transaction distribution (Count)
system.membus.transDist::WriteResp               6578                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty       1142431                       # Transaction distribution (Count)
system.membus.transDist::WriteClean              3451                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict              9901                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             549757                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            549757                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq         619946                       # Transaction distribution (Count)
system.membus.transDist::CleanSharedReq          6144                       # Transaction distribution (Count)
system.membus.transDist::CleanInvalidReq         6617                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq           3246                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu_cluster.l2.mem_side_port::system.mem_ctrls.port      3579614                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu_cluster.l2.mem_side_port::system.iobridge.cpu_side_port          562                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu_cluster.l2.mem_side_port::system.realview.bootmem.port           68                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu_cluster.l2.mem_side_port::system.realview.generic_timer_mem.pio           10                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu_cluster.l2.mem_side_port::system.realview.gic.pio          744                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu_cluster.l2.mem_side_port::total      3580998                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 3580998                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu_cluster.l2.mem_side_port::system.mem_ctrls.port    149693420                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu_cluster.l2.mem_side_port::system.iobridge.cpu_side_port         1124                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu_cluster.l2.mem_side_port::system.realview.bootmem.port         1668                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu_cluster.l2.mem_side_port::system.realview.generic_timer_mem.pio           20                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu_cluster.l2.mem_side_port::system.realview.gic.pio         1488                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu_cluster.l2.mem_side_port::total    149697720                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                149697720                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            1220616                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  1220616    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              1220616                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED 124773730000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 124773730000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy          7666251817                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (Ratio)
system.membus.reqLayer1.occupancy              391500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer13.occupancy             813493                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer13.utilization              0.0                       # Layer utilization (Ratio)
system.membus.reqLayer2.occupancy               57140                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer7.occupancy                9000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy         6261693983                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        2338042                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      1155884                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.pci_devices.power_state.pwrStateResidencyTicks::UNDEFINED 124773730000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.bootmem.bytesRead::cpu_cluster.cpus.inst         1600                       # Number of bytes read from this memory (Byte)
system.realview.bootmem.bytesRead::cpu_cluster.cpus.data           68                       # Number of bytes read from this memory (Byte)
system.realview.bootmem.bytesRead::total         1668                       # Number of bytes read from this memory (Byte)
system.realview.bootmem.bytesInstRead::cpu_cluster.cpus.inst         1600                       # Number of instructions bytes read from this memory (Byte)
system.realview.bootmem.bytesInstRead::total         1600                       # Number of instructions bytes read from this memory (Byte)
system.realview.bootmem.numReads::cpu_cluster.cpus.inst           25                       # Number of read requests responded to by this memory (Count)
system.realview.bootmem.numReads::cpu_cluster.cpus.data            9                       # Number of read requests responded to by this memory (Count)
system.realview.bootmem.numReads::total            34                       # Number of read requests responded to by this memory (Count)
system.realview.bootmem.bwRead::cpu_cluster.cpus.inst        12823                       # Total read bandwidth from this memory ((Byte/Second))
system.realview.bootmem.bwRead::cpu_cluster.cpus.data          545                       # Total read bandwidth from this memory ((Byte/Second))
system.realview.bootmem.bwRead::total           13368                       # Total read bandwidth from this memory ((Byte/Second))
system.realview.bootmem.bwInstRead::cpu_cluster.cpus.inst        12823                       # Instruction read bandwidth from this memory ((Byte/Second))
system.realview.bootmem.bwInstRead::total        12823                       # Instruction read bandwidth from this memory ((Byte/Second))
system.realview.bootmem.bwTotal::cpu_cluster.cpus.inst        12823                       # Total bandwidth to/from this memory ((Byte/Second))
system.realview.bootmem.bwTotal::cpu_cluster.cpus.data          545                       # Total bandwidth to/from this memory ((Byte/Second))
system.realview.bootmem.bwTotal::total          13368                       # Total bandwidth to/from this memory ((Byte/Second))
system.realview.bootmem.power_state.pwrStateResidencyTicks::UNDEFINED 124773730000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.clock24MHz.clock                41667                       # Clock period in ticks (Tick)
system.realview.clock32KHz.clock             31250000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks (Tick)
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks (Tick)
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks (Tick)
system.realview.el2_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 124773730000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.energy_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 124773730000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.flash0.power_state.pwrStateResidencyTicks::UNDEFINED 124773730000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.flash1.power_state.pwrStateResidencyTicks::UNDEFINED 124773730000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.frames0.power_state.pwrStateResidencyTicks::UNDEFINED 124773730000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.frames1.power_state.pwrStateResidencyTicks::UNDEFINED 124773730000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.power_state.pwrStateResidencyTicks::UNDEFINED 124773730000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.gic.power_state.pwrStateResidencyTicks::UNDEFINED 124773730000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.gicv2m.power_state.pwrStateResidencyTicks::UNDEFINED 124773730000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.io_voltage.voltage           3.300000                       # Voltage in Volts (Volt)
system.realview.kmi0.power_state.pwrStateResidencyTicks::UNDEFINED 124773730000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.kmi1.power_state.pwrStateResidencyTicks::UNDEFINED 124773730000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks (Tick)
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks (Tick)
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks (Tick)
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks (Tick)
system.realview.non_trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 124773730000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 124773730000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.pwr_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 124773730000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.realview_io.power_state.pwrStateResidencyTicks::UNDEFINED 124773730000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.rtc.power_state.pwrStateResidencyTicks::UNDEFINED 124773730000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.system_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 124773730000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_dram.power_state.pwrStateResidencyTicks::UNDEFINED 124773730000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 124773730000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 124773730000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart0.power_state.pwrStateResidencyTicks::UNDEFINED 124773730000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart1.power_state.pwrStateResidencyTicks::UNDEFINED 124773730000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart2.power_state.pwrStateResidencyTicks::UNDEFINED 124773730000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart3.power_state.pwrStateResidencyTicks::UNDEFINED 124773730000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vgic.power_state.pwrStateResidencyTicks::UNDEFINED 124773730000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vio0.power_state.pwrStateResidencyTicks::UNDEFINED 124773730000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vio1.power_state.pwrStateResidencyTicks::UNDEFINED 124773730000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vram.power_state.pwrStateResidencyTicks::UNDEFINED 124773730000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 124773730000                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                      301                       # number of quiesce instructions executed (Count)
system.cpu_cluster.cpus.idleCycles          237076321                       # Total number of cycles that the object has spent stopped (Unspecified)
system.cpu_cluster.cpus.tickCycles           74841478                       # Number of cycles that the object actually ticked (Unspecified)

---------- End Simulation Statistics   ----------
