--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml main.twx main.ncd -o main.twr main.pcf -ucf
constraint_clk.ucf -ucf constraint_VGA.ucf -ucf constraint_led.ucf -ucf
constraints_ps2m.ucf -ucf constraint_switch.ucf -ucf constraint_pushbtn.ucf
-ucf constraint_7seg.ucf

Design file:              main.ncd
Physical constraint file: main.pcf
Device,package,speed:     xc3s50a,tq144,-4 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "SysClock/CLKIN_IBUFG" PERIOD = 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "SysClock/CLKIN_IBUFG" PERIOD = 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: SysClock/DCM_SP_INST/CLKIN
  Logical resource: SysClock/DCM_SP_INST/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: SysClock/CLKIN_IBUFG
--------------------------------------------------------------------------------
Slack: 30.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: SysClock/DCM_SP_INST/CLKIN
  Logical resource: SysClock/DCM_SP_INST/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: SysClock/CLKIN_IBUFG
--------------------------------------------------------------------------------
Slack: 36.001ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.999ns (250.063MHz) (Tdcmpc)
  Physical resource: SysClock/DCM_SP_INST/CLKIN
  Logical resource: SysClock/DCM_SP_INST/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: SysClock/CLKIN_IBUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "SysClock/CLK0_BUF" derived from  
NET "SysClock/CLKIN_IBUFG" PERIOD = 40 ns HIGH 50%;  duty cycle corrected to 40 
nS  HIGH 20 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3276 paths analyzed, 491 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.357ns.
--------------------------------------------------------------------------------

Paths for end point PS2_interface_rx/curr_timeoutcount_2 (SLICE_X18Y25.G2), 42 paths
--------------------------------------------------------------------------------
Slack (setup path):     29.643ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PS2_interface_rx/curr_timeoutcount_9 (FF)
  Destination:          PS2_interface_rx/curr_timeoutcount_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.318ns (Levels of Logic = 5)
  Clock Path Skew:      -0.039ns (0.254 - 0.293)
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLK0 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: PS2_interface_rx/curr_timeoutcount_9 to PS2_interface_rx/curr_timeoutcount_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y29.XQ      Tcko                  0.631   PS2_interface_rx/curr_timeoutcount<9>
                                                       PS2_interface_rx/curr_timeoutcount_9
    SLICE_X17Y29.F1      net (fanout=2)        1.324   PS2_interface_rx/curr_timeoutcount<9>
    SLICE_X17Y29.X       Tilo                  0.643   PS2_interface_rx/curr_state_cmp_eq00008
                                                       PS2_interface_rx/curr_state_cmp_eq00008
    SLICE_X16Y28.G1      net (fanout=1)        0.967   PS2_interface_rx/curr_state_cmp_eq00008
    SLICE_X16Y28.Y       Tilo                  0.707   PS2_interface_rx/N4
                                                       PS2_interface_rx/curr_state_cmp_eq000064
    SLICE_X7Y28.F1       net (fanout=9)        1.906   PS2_interface_rx/curr_state_cmp_eq0000
    SLICE_X7Y28.X        Tilo                  0.643   PS2_interface_rx/next_timeoutcount<10>114
                                                       PS2_interface_rx/next_timeoutcount<10>114
    SLICE_X17Y28.G2      net (fanout=1)        0.705   PS2_interface_rx/next_timeoutcount<10>114
    SLICE_X17Y28.Y       Tilo                  0.648   PS2_interface_rx/curr_timeoutcount<7>
                                                       PS2_interface_rx/next_timeoutcount<10>127
    SLICE_X18Y25.G2      net (fanout=9)        1.327   PS2_interface_rx/N01
    SLICE_X18Y25.CLK     Tgck                  0.817   PS2_interface_rx/curr_timeoutcount<3>
                                                       PS2_interface_rx/next_timeoutcount<2>1
                                                       PS2_interface_rx/curr_timeoutcount_2
    -------------------------------------------------  ---------------------------
    Total                                     10.318ns (4.089ns logic, 6.229ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     30.174ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PS2_interface_rx/curr_timeoutcount_0 (FF)
  Destination:          PS2_interface_rx/curr_timeoutcount_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      9.812ns (Levels of Logic = 5)
  Clock Path Skew:      -0.014ns (0.032 - 0.046)
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLK0 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: PS2_interface_rx/curr_timeoutcount_0 to PS2_interface_rx/curr_timeoutcount_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y26.YQ      Tcko                  0.676   PS2_interface_rx/curr_timeoutcount<4>
                                                       PS2_interface_rx/curr_timeoutcount_0
    SLICE_X18Y24.F1      net (fanout=2)        1.021   PS2_interface_rx/curr_timeoutcount<0>
    SLICE_X18Y24.X       Tilo                  0.692   PS2_interface_rx/curr_state_cmp_eq000050
                                                       PS2_interface_rx/curr_state_cmp_eq000050
    SLICE_X16Y28.G2      net (fanout=1)        0.670   PS2_interface_rx/curr_state_cmp_eq000050
    SLICE_X16Y28.Y       Tilo                  0.707   PS2_interface_rx/N4
                                                       PS2_interface_rx/curr_state_cmp_eq000064
    SLICE_X7Y28.F1       net (fanout=9)        1.906   PS2_interface_rx/curr_state_cmp_eq0000
    SLICE_X7Y28.X        Tilo                  0.643   PS2_interface_rx/next_timeoutcount<10>114
                                                       PS2_interface_rx/next_timeoutcount<10>114
    SLICE_X17Y28.G2      net (fanout=1)        0.705   PS2_interface_rx/next_timeoutcount<10>114
    SLICE_X17Y28.Y       Tilo                  0.648   PS2_interface_rx/curr_timeoutcount<7>
                                                       PS2_interface_rx/next_timeoutcount<10>127
    SLICE_X18Y25.G2      net (fanout=9)        1.327   PS2_interface_rx/N01
    SLICE_X18Y25.CLK     Tgck                  0.817   PS2_interface_rx/curr_timeoutcount<3>
                                                       PS2_interface_rx/next_timeoutcount<2>1
                                                       PS2_interface_rx/curr_timeoutcount_2
    -------------------------------------------------  ---------------------------
    Total                                      9.812ns (4.183ns logic, 5.629ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     30.260ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PS2_interface_rx/curr_timeoutcount_8 (FF)
  Destination:          PS2_interface_rx/curr_timeoutcount_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      9.701ns (Levels of Logic = 5)
  Clock Path Skew:      -0.039ns (0.254 - 0.293)
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLK0 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: PS2_interface_rx/curr_timeoutcount_8 to PS2_interface_rx/curr_timeoutcount_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y29.YQ      Tcko                  0.676   PS2_interface_rx/curr_timeoutcount<9>
                                                       PS2_interface_rx/curr_timeoutcount_8
    SLICE_X17Y29.F3      net (fanout=2)        0.662   PS2_interface_rx/curr_timeoutcount<8>
    SLICE_X17Y29.X       Tilo                  0.643   PS2_interface_rx/curr_state_cmp_eq00008
                                                       PS2_interface_rx/curr_state_cmp_eq00008
    SLICE_X16Y28.G1      net (fanout=1)        0.967   PS2_interface_rx/curr_state_cmp_eq00008
    SLICE_X16Y28.Y       Tilo                  0.707   PS2_interface_rx/N4
                                                       PS2_interface_rx/curr_state_cmp_eq000064
    SLICE_X7Y28.F1       net (fanout=9)        1.906   PS2_interface_rx/curr_state_cmp_eq0000
    SLICE_X7Y28.X        Tilo                  0.643   PS2_interface_rx/next_timeoutcount<10>114
                                                       PS2_interface_rx/next_timeoutcount<10>114
    SLICE_X17Y28.G2      net (fanout=1)        0.705   PS2_interface_rx/next_timeoutcount<10>114
    SLICE_X17Y28.Y       Tilo                  0.648   PS2_interface_rx/curr_timeoutcount<7>
                                                       PS2_interface_rx/next_timeoutcount<10>127
    SLICE_X18Y25.G2      net (fanout=9)        1.327   PS2_interface_rx/N01
    SLICE_X18Y25.CLK     Tgck                  0.817   PS2_interface_rx/curr_timeoutcount<3>
                                                       PS2_interface_rx/next_timeoutcount<2>1
                                                       PS2_interface_rx/curr_timeoutcount_2
    -------------------------------------------------  ---------------------------
    Total                                      9.701ns (4.134ns logic, 5.567ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------

Paths for end point CharactarBank/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram (RAMB16_X0Y2.ADDRA13), 69 paths
--------------------------------------------------------------------------------
Slack (setup path):     29.878ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGAControlModule/Hcounter_4 (FF)
  Destination:          CharactarBank/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram (RAM)
  Requirement:          40.000ns
  Data Path Delay:      10.060ns (Levels of Logic = 4)
  Clock Path Skew:      -0.062ns (0.199 - 0.261)
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLK0 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: VGAControlModule/Hcounter_4 to CharactarBank/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y16.YQ      Tcko                  0.676   VGAControlModule/Hcounter<5>
                                                       VGAControlModule/Hcounter_4
    SLICE_X6Y0.G3        net (fanout=69)       3.114   VGAControlModule/Hcounter<4>
    SLICE_X6Y0.Y         Tilo                  0.707   N124
                                                       GameTitleBar/CharAddr<11>28_SW1
    SLICE_X6Y0.F1        net (fanout=1)        0.450   GameTitleBar/CharAddr<11>28_SW1/O
    SLICE_X6Y0.X         Tilo                  0.692   N124
                                                       GameTitleBar/CharAddr<11>82_SW0
    SLICE_X10Y9.G1       net (fanout=1)        1.286   N124
    SLICE_X10Y9.Y        Tilo                  0.707   CharAddr<11>
                                                       GameTitleBar/CharAddr<11>156
    SLICE_X10Y9.F3       net (fanout=1)        0.043   GameTitleBar/CharAddr<11>156/O
    SLICE_X10Y9.X        Tilo                  0.692   CharAddr<11>
                                                       GameTitleBar/CharAddr<11>274
    RAMB16_X0Y2.ADDRA13  net (fanout=1)        1.372   CharAddr<11>
    RAMB16_X0Y2.CLKA     Trcck_ADDRA           0.321   CharactarBank/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram
                                                       CharactarBank/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram
    -------------------------------------------------  ---------------------------
    Total                                     10.060ns (3.795ns logic, 6.265ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     29.914ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGAControlModule/Hcounter_4 (FF)
  Destination:          CharactarBank/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram (RAM)
  Requirement:          40.000ns
  Data Path Delay:      10.024ns (Levels of Logic = 4)
  Clock Path Skew:      -0.062ns (0.199 - 0.261)
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLK0 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: VGAControlModule/Hcounter_4 to CharactarBank/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y16.YQ      Tcko                  0.676   VGAControlModule/Hcounter<5>
                                                       VGAControlModule/Hcounter_4
    SLICE_X7Y1.F1        net (fanout=69)       3.532   VGAControlModule/Hcounter<4>
    SLICE_X7Y1.X         Tilo                  0.643   GameTitleBar/CharAddr<11>46
                                                       GameTitleBar/CharAddr<11>46
    SLICE_X6Y0.F4        net (fanout=1)        0.060   GameTitleBar/CharAddr<11>46
    SLICE_X6Y0.X         Tilo                  0.692   N124
                                                       GameTitleBar/CharAddr<11>82_SW0
    SLICE_X10Y9.G1       net (fanout=1)        1.286   N124
    SLICE_X10Y9.Y        Tilo                  0.707   CharAddr<11>
                                                       GameTitleBar/CharAddr<11>156
    SLICE_X10Y9.F3       net (fanout=1)        0.043   GameTitleBar/CharAddr<11>156/O
    SLICE_X10Y9.X        Tilo                  0.692   CharAddr<11>
                                                       GameTitleBar/CharAddr<11>274
    RAMB16_X0Y2.ADDRA13  net (fanout=1)        1.372   CharAddr<11>
    RAMB16_X0Y2.CLKA     Trcck_ADDRA           0.321   CharactarBank/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram
                                                       CharactarBank/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram
    -------------------------------------------------  ---------------------------
    Total                                     10.024ns (3.731ns logic, 6.293ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     30.412ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGAControlModule/Hcounter_1 (FF)
  Destination:          CharactarBank/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram (RAM)
  Requirement:          40.000ns
  Data Path Delay:      9.510ns (Levels of Logic = 4)
  Clock Path Skew:      -0.078ns (0.199 - 0.277)
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLK0 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: VGAControlModule/Hcounter_1 to CharactarBank/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y13.XQ      Tcko                  0.591   VGAControlModule/Hcounter<1>
                                                       VGAControlModule/Hcounter_1
    SLICE_X6Y0.G1        net (fanout=46)       2.649   VGAControlModule/Hcounter<1>
    SLICE_X6Y0.Y         Tilo                  0.707   N124
                                                       GameTitleBar/CharAddr<11>28_SW1
    SLICE_X6Y0.F1        net (fanout=1)        0.450   GameTitleBar/CharAddr<11>28_SW1/O
    SLICE_X6Y0.X         Tilo                  0.692   N124
                                                       GameTitleBar/CharAddr<11>82_SW0
    SLICE_X10Y9.G1       net (fanout=1)        1.286   N124
    SLICE_X10Y9.Y        Tilo                  0.707   CharAddr<11>
                                                       GameTitleBar/CharAddr<11>156
    SLICE_X10Y9.F3       net (fanout=1)        0.043   GameTitleBar/CharAddr<11>156/O
    SLICE_X10Y9.X        Tilo                  0.692   CharAddr<11>
                                                       GameTitleBar/CharAddr<11>274
    RAMB16_X0Y2.ADDRA13  net (fanout=1)        1.372   CharAddr<11>
    RAMB16_X0Y2.CLKA     Trcck_ADDRA           0.321   CharactarBank/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram
                                                       CharactarBank/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram
    -------------------------------------------------  ---------------------------
    Total                                      9.510ns (3.710ns logic, 5.800ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------

Paths for end point PS2_interface_rx/curr_timeoutcount_12 (SLICE_X18Y31.G1), 42 paths
--------------------------------------------------------------------------------
Slack (setup path):     29.892ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PS2_interface_rx/curr_timeoutcount_9 (FF)
  Destination:          PS2_interface_rx/curr_timeoutcount_12 (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.085ns (Levels of Logic = 5)
  Clock Path Skew:      -0.023ns (0.270 - 0.293)
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLK0 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: PS2_interface_rx/curr_timeoutcount_9 to PS2_interface_rx/curr_timeoutcount_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y29.XQ      Tcko                  0.631   PS2_interface_rx/curr_timeoutcount<9>
                                                       PS2_interface_rx/curr_timeoutcount_9
    SLICE_X17Y29.F1      net (fanout=2)        1.324   PS2_interface_rx/curr_timeoutcount<9>
    SLICE_X17Y29.X       Tilo                  0.643   PS2_interface_rx/curr_state_cmp_eq00008
                                                       PS2_interface_rx/curr_state_cmp_eq00008
    SLICE_X16Y28.G1      net (fanout=1)        0.967   PS2_interface_rx/curr_state_cmp_eq00008
    SLICE_X16Y28.Y       Tilo                  0.707   PS2_interface_rx/N4
                                                       PS2_interface_rx/curr_state_cmp_eq000064
    SLICE_X7Y28.F1       net (fanout=9)        1.906   PS2_interface_rx/curr_state_cmp_eq0000
    SLICE_X7Y28.X        Tilo                  0.643   PS2_interface_rx/next_timeoutcount<10>114
                                                       PS2_interface_rx/next_timeoutcount<10>114
    SLICE_X17Y28.G2      net (fanout=1)        0.705   PS2_interface_rx/next_timeoutcount<10>114
    SLICE_X17Y28.Y       Tilo                  0.648   PS2_interface_rx/curr_timeoutcount<7>
                                                       PS2_interface_rx/next_timeoutcount<10>127
    SLICE_X18Y31.G1      net (fanout=9)        1.094   PS2_interface_rx/N01
    SLICE_X18Y31.CLK     Tgck                  0.817   PS2_interface_rx/curr_timeoutcount<13>
                                                       PS2_interface_rx/next_timeoutcount<12>1
                                                       PS2_interface_rx/curr_timeoutcount_12
    -------------------------------------------------  ---------------------------
    Total                                     10.085ns (4.089ns logic, 5.996ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     30.423ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PS2_interface_rx/curr_timeoutcount_0 (FF)
  Destination:          PS2_interface_rx/curr_timeoutcount_12 (FF)
  Requirement:          40.000ns
  Data Path Delay:      9.579ns (Levels of Logic = 5)
  Clock Path Skew:      0.002ns (0.048 - 0.046)
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLK0 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: PS2_interface_rx/curr_timeoutcount_0 to PS2_interface_rx/curr_timeoutcount_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y26.YQ      Tcko                  0.676   PS2_interface_rx/curr_timeoutcount<4>
                                                       PS2_interface_rx/curr_timeoutcount_0
    SLICE_X18Y24.F1      net (fanout=2)        1.021   PS2_interface_rx/curr_timeoutcount<0>
    SLICE_X18Y24.X       Tilo                  0.692   PS2_interface_rx/curr_state_cmp_eq000050
                                                       PS2_interface_rx/curr_state_cmp_eq000050
    SLICE_X16Y28.G2      net (fanout=1)        0.670   PS2_interface_rx/curr_state_cmp_eq000050
    SLICE_X16Y28.Y       Tilo                  0.707   PS2_interface_rx/N4
                                                       PS2_interface_rx/curr_state_cmp_eq000064
    SLICE_X7Y28.F1       net (fanout=9)        1.906   PS2_interface_rx/curr_state_cmp_eq0000
    SLICE_X7Y28.X        Tilo                  0.643   PS2_interface_rx/next_timeoutcount<10>114
                                                       PS2_interface_rx/next_timeoutcount<10>114
    SLICE_X17Y28.G2      net (fanout=1)        0.705   PS2_interface_rx/next_timeoutcount<10>114
    SLICE_X17Y28.Y       Tilo                  0.648   PS2_interface_rx/curr_timeoutcount<7>
                                                       PS2_interface_rx/next_timeoutcount<10>127
    SLICE_X18Y31.G1      net (fanout=9)        1.094   PS2_interface_rx/N01
    SLICE_X18Y31.CLK     Tgck                  0.817   PS2_interface_rx/curr_timeoutcount<13>
                                                       PS2_interface_rx/next_timeoutcount<12>1
                                                       PS2_interface_rx/curr_timeoutcount_12
    -------------------------------------------------  ---------------------------
    Total                                      9.579ns (4.183ns logic, 5.396ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     30.509ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PS2_interface_rx/curr_timeoutcount_8 (FF)
  Destination:          PS2_interface_rx/curr_timeoutcount_12 (FF)
  Requirement:          40.000ns
  Data Path Delay:      9.468ns (Levels of Logic = 5)
  Clock Path Skew:      -0.023ns (0.270 - 0.293)
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLK0 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: PS2_interface_rx/curr_timeoutcount_8 to PS2_interface_rx/curr_timeoutcount_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y29.YQ      Tcko                  0.676   PS2_interface_rx/curr_timeoutcount<9>
                                                       PS2_interface_rx/curr_timeoutcount_8
    SLICE_X17Y29.F3      net (fanout=2)        0.662   PS2_interface_rx/curr_timeoutcount<8>
    SLICE_X17Y29.X       Tilo                  0.643   PS2_interface_rx/curr_state_cmp_eq00008
                                                       PS2_interface_rx/curr_state_cmp_eq00008
    SLICE_X16Y28.G1      net (fanout=1)        0.967   PS2_interface_rx/curr_state_cmp_eq00008
    SLICE_X16Y28.Y       Tilo                  0.707   PS2_interface_rx/N4
                                                       PS2_interface_rx/curr_state_cmp_eq000064
    SLICE_X7Y28.F1       net (fanout=9)        1.906   PS2_interface_rx/curr_state_cmp_eq0000
    SLICE_X7Y28.X        Tilo                  0.643   PS2_interface_rx/next_timeoutcount<10>114
                                                       PS2_interface_rx/next_timeoutcount<10>114
    SLICE_X17Y28.G2      net (fanout=1)        0.705   PS2_interface_rx/next_timeoutcount<10>114
    SLICE_X17Y28.Y       Tilo                  0.648   PS2_interface_rx/curr_timeoutcount<7>
                                                       PS2_interface_rx/next_timeoutcount<10>127
    SLICE_X18Y31.G1      net (fanout=9)        1.094   PS2_interface_rx/N01
    SLICE_X18Y31.CLK     Tgck                  0.817   PS2_interface_rx/curr_timeoutcount<13>
                                                       PS2_interface_rx/next_timeoutcount<12>1
                                                       PS2_interface_rx/curr_timeoutcount_12
    -------------------------------------------------  ---------------------------
    Total                                      9.468ns (4.134ns logic, 5.334ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "SysClock/CLK0_BUF" derived from
 NET "SysClock/CLKIN_IBUFG" PERIOD = 40 ns HIGH 50%;
 duty cycle corrected to 40 nS  HIGH 20 nS 

--------------------------------------------------------------------------------

Paths for end point PS2_interface_controller/curr_state_FSM_FFd4 (SLICE_X3Y14.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.048ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PS2_interface_rx/curr_rx_complete (FF)
  Destination:          PS2_interface_controller/curr_state_FSM_FFd4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.079ns (Levels of Logic = 0)
  Clock Path Skew:      0.031ns (0.267 - 0.236)
  Source Clock:         CLK0 rising at 40.000ns
  Destination Clock:    CLK0 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: PS2_interface_rx/curr_rx_complete to PS2_interface_controller/curr_state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y18.YQ       Tcko                  0.464   PS2_interface_rx/curr_rx_complete
                                                       PS2_interface_rx/curr_rx_complete
    SLICE_X3Y14.CE       net (fanout=9)        0.615   PS2_interface_rx/curr_rx_complete
    SLICE_X3Y14.CLK      Tckce       (-Th)     0.000   PS2_interface_controller/curr_state_FSM_FFd4
                                                       PS2_interface_controller/curr_state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      1.079ns (0.464ns logic, 0.615ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------

Paths for end point MouseClkFilter_6 (SLICE_X13Y18.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.059ns (requirement - (clock path skew + uncertainty - data path))
  Source:               MouseClkFilter_5 (FF)
  Destination:          MouseClkFilter_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.060ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.009 - 0.008)
  Source Clock:         CLK0 rising at 40.000ns
  Destination Clock:    CLK0 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: MouseClkFilter_5 to MouseClkFilter_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y18.XQ      Tcko                  0.505   MouseClkFilter<5>
                                                       MouseClkFilter_5
    SLICE_X13Y18.BY      net (fanout=3)        0.415   MouseClkFilter<5>
    SLICE_X13Y18.CLK     Tckdi       (-Th)    -0.140   MouseClkFilter<7>
                                                       MouseClkFilter_6
    -------------------------------------------------  ---------------------------
    Total                                      1.060ns (0.645ns logic, 0.415ns route)
                                                       (60.8% logic, 39.2% route)

--------------------------------------------------------------------------------

Paths for end point MouseClkFilter_5 (SLICE_X12Y18.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.099ns (requirement - (clock path skew + uncertainty - data path))
  Source:               MouseClkFilter_4 (FF)
  Destination:          MouseClkFilter_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.099ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK0 rising at 40.000ns
  Destination Clock:    CLK0 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: MouseClkFilter_4 to MouseClkFilter_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y18.YQ      Tcko                  0.541   MouseClkFilter<5>
                                                       MouseClkFilter_4
    SLICE_X12Y18.BX      net (fanout=3)        0.420   MouseClkFilter<4>
    SLICE_X12Y18.CLK     Tckdi       (-Th)    -0.138   MouseClkFilter<5>
                                                       MouseClkFilter_5
    -------------------------------------------------  ---------------------------
    Total                                      1.099ns (0.679ns logic, 0.420ns route)
                                                       (61.8% logic, 38.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "SysClock/CLK0_BUF" derived from
 NET "SysClock/CLKIN_IBUFG" PERIOD = 40 ns HIGH 50%;
 duty cycle corrected to 40 nS  HIGH 20 nS 

--------------------------------------------------------------------------------
Slack: 36.001ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.999ns (250.063MHz) (Tdcmpco)
  Physical resource: SysClock/DCM_SP_INST/CLK0
  Logical resource: SysClock/DCM_SP_INST/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: SysClock/CLK0_BUF
--------------------------------------------------------------------------------
Slack: 36.824ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.176ns (314.861MHz) (Trper_CLKA)
  Physical resource: CharactarBank/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram/CLKA
  Logical resource: CharactarBank/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram/CLKA
  Location pin: RAMB16_X0Y2.CLKA
  Clock network: CLK0
--------------------------------------------------------------------------------
Slack: 38.398ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 0.801ns (Tcl)
  Physical resource: PS2_interface_tx/curr_state_FSM_FFd16/CLK
  Logical resource: PS2_interface_tx/curr_state_FSM_FFd16/CK
  Location pin: SLICE_X8Y15.CLK
  Clock network: CLK0
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for SysClock/CLKIN_IBUFG
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|SysClock/CLKIN_IBUFG           |     40.000ns|     10.000ns|     10.357ns|            0|            0|            0|         3276|
| SysClock/CLK0_BUF             |     40.000ns|     10.357ns|          N/A|            0|            0|         3276|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   10.357|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3276 paths, 0 nets, and 1397 connections

Design statistics:
   Minimum period:  10.357ns{1}   (Maximum frequency:  96.553MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Jul 15 02:17:17 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4524 MB



