{"sha": "e3bcf0726207185af88dd3c8fbed35b05cd80ddd", "node_id": "C_kwDOANBUbNoAKGUzYmNmMDcyNjIwNzE4NWFmODhkZDNjOGZiZWQzNWIwNWNkODBkZGQ", "commit": {"author": {"name": "Ju-Zhe Zhong", "email": "juzhe.zhong@rivai.ai", "date": "2023-01-18T02:44:15Z"}, "committer": {"name": "Kito Cheng", "email": "kito.cheng@sifive.com", "date": "2023-01-27T09:34:32Z"}, "message": "RISC-V: Fix incorrect attributes of vsetvl instructions pattern\n\ngcc/ChangeLog:\n\n\t* config/riscv/vector.md: Fix incorrect attributes.", "tree": {"sha": "3f8ae5563c75f10fdaf5df4cb3db49ef1033cc0a", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/3f8ae5563c75f10fdaf5df4cb3db49ef1033cc0a"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/e3bcf0726207185af88dd3c8fbed35b05cd80ddd", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/e3bcf0726207185af88dd3c8fbed35b05cd80ddd", "html_url": "https://github.com/Rust-GCC/gccrs/commit/e3bcf0726207185af88dd3c8fbed35b05cd80ddd", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/e3bcf0726207185af88dd3c8fbed35b05cd80ddd/comments", "author": {"login": "zhongjuzhe", "id": 66454988, "node_id": "MDQ6VXNlcjY2NDU0OTg4", "avatar_url": "https://avatars.githubusercontent.com/u/66454988?v=4", "gravatar_id": "", "url": "https://api.github.com/users/zhongjuzhe", "html_url": "https://github.com/zhongjuzhe", "followers_url": "https://api.github.com/users/zhongjuzhe/followers", "following_url": "https://api.github.com/users/zhongjuzhe/following{/other_user}", "gists_url": "https://api.github.com/users/zhongjuzhe/gists{/gist_id}", "starred_url": "https://api.github.com/users/zhongjuzhe/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/zhongjuzhe/subscriptions", "organizations_url": "https://api.github.com/users/zhongjuzhe/orgs", "repos_url": "https://api.github.com/users/zhongjuzhe/repos", "events_url": "https://api.github.com/users/zhongjuzhe/events{/privacy}", "received_events_url": "https://api.github.com/users/zhongjuzhe/received_events", "type": "User", "site_admin": false}, "committer": {"login": "kito-cheng", "id": 2723185, "node_id": "MDQ6VXNlcjI3MjMxODU=", "avatar_url": "https://avatars.githubusercontent.com/u/2723185?v=4", "gravatar_id": "", "url": "https://api.github.com/users/kito-cheng", "html_url": "https://github.com/kito-cheng", "followers_url": "https://api.github.com/users/kito-cheng/followers", "following_url": "https://api.github.com/users/kito-cheng/following{/other_user}", "gists_url": "https://api.github.com/users/kito-cheng/gists{/gist_id}", "starred_url": "https://api.github.com/users/kito-cheng/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/kito-cheng/subscriptions", "organizations_url": "https://api.github.com/users/kito-cheng/orgs", "repos_url": "https://api.github.com/users/kito-cheng/repos", "events_url": "https://api.github.com/users/kito-cheng/events{/privacy}", "received_events_url": "https://api.github.com/users/kito-cheng/received_events", "type": "User", "site_admin": false}, "parents": [{"sha": "83979240c072599bc8595a9324c3f4371eedbc7c", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/83979240c072599bc8595a9324c3f4371eedbc7c", "html_url": "https://github.com/Rust-GCC/gccrs/commit/83979240c072599bc8595a9324c3f4371eedbc7c"}], "stats": {"total": 27, "additions": 12, "deletions": 15}, "files": [{"sha": "7d84f9eb3b74133a0f9b3ae60a4b17561a587902", "filename": "gcc/config/riscv/vector.md", "status": "modified", "additions": 12, "deletions": 15, "changes": 27, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/e3bcf0726207185af88dd3c8fbed35b05cd80ddd/gcc%2Fconfig%2Friscv%2Fvector.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/e3bcf0726207185af88dd3c8fbed35b05cd80ddd/gcc%2Fconfig%2Friscv%2Fvector.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Friscv%2Fvector.md?ref=e3bcf0726207185af88dd3c8fbed35b05cd80ddd", "patch": "@@ -95,13 +95,7 @@\n \t (const_int 32)\n \t (eq_attr \"mode\" \"VNx1DI,VNx2DI,VNx4DI,VNx8DI,\\\n \t\t\t  VNx1DF,VNx2DF,VNx4DF,VNx8DF\")\n-\t (const_int 64)\n-\n-\t (eq_attr \"type\" \"vsetvl\")\n-\t (if_then_else (eq_attr \"INSN_CODE (curr_insn) == CODE_FOR_vsetvldi\n-\t\t\t\t || INSN_CODE (curr_insn) == CODE_FOR_vsetvlsi\")\n-\t\t       (symbol_ref \"INTVAL (operands[2])\")\n-\t\t       (const_int INVALID_ATTRIBUTE))]\n+\t (const_int 64)]\n \t(const_int INVALID_ATTRIBUTE)))\n \n ;; Ditto to LMUL.\n@@ -149,12 +143,7 @@\n \t (eq_attr \"mode\" \"VNx4DI,VNx4DF\")\n \t   (symbol_ref \"riscv_vector::get_vlmul(E_VNx4DImode)\")\n \t (eq_attr \"mode\" \"VNx8DI,VNx8DF\")\n-\t   (symbol_ref \"riscv_vector::get_vlmul(E_VNx8DImode)\")\n-\t (eq_attr \"type\" \"vsetvl\")\n-\t (if_then_else (eq_attr \"INSN_CODE (curr_insn) == CODE_FOR_vsetvldi\n-\t\t\t\t || INSN_CODE (curr_insn) == CODE_FOR_vsetvlsi\")\n-\t\t       (symbol_ref \"INTVAL (operands[3])\")\n-\t\t       (const_int INVALID_ATTRIBUTE))]\n+\t   (symbol_ref \"riscv_vector::get_vlmul(E_VNx8DImode)\")]\n \t(const_int INVALID_ATTRIBUTE)))\n \n ;; It is valid for instruction that require sew/lmul ratio.\n@@ -551,7 +540,11 @@\n   \"TARGET_VECTOR\"\n   \"vset%i1vli\\t%0,%1,e%2,%m3,t%p4,m%p5\"\n   [(set_attr \"type\" \"vsetvl\")\n-   (set_attr \"mode\" \"<MODE>\")])\n+   (set_attr \"mode\" \"<MODE>\")\n+   (set (attr \"sew\") (symbol_ref \"INTVAL (operands[2])\"))\n+   (set (attr \"vlmul\") (symbol_ref \"INTVAL (operands[3])\"))\n+   (set (attr \"ta\") (symbol_ref \"INTVAL (operands[4])\"))\n+   (set (attr \"ma\") (symbol_ref \"INTVAL (operands[5])\"))])\n \n ;; vsetvl zero,zero,vtype instruction.\n ;; This pattern has no side effects and does not set X0 register.\n@@ -583,7 +576,11 @@\n   \"TARGET_VECTOR\"\n   \"vset%i0vli\\tzero,%0,e%1,%m2,t%p3,m%p4\"\n   [(set_attr \"type\" \"vsetvl\")\n-   (set_attr \"mode\" \"<MODE>\")])\n+   (set_attr \"mode\" \"<MODE>\")\n+   (set (attr \"sew\") (symbol_ref \"INTVAL (operands[1])\"))\n+   (set (attr \"vlmul\") (symbol_ref \"INTVAL (operands[2])\"))\n+   (set (attr \"ta\") (symbol_ref \"INTVAL (operands[3])\"))\n+   (set (attr \"ma\") (symbol_ref \"INTVAL (operands[4])\"))])\n \n ;; It's emit by vsetvl/vsetvlmax intrinsics with no side effects.\n ;; Since we have many optmization passes from \"expand\" to \"reload_completed\","}]}