
SolarTracker.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ae88  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00003484  0800b018  0800b018  0001b018  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e49c  0800e49c  000201e4  2**0
                  CONTENTS
  4 .ARM          00000008  0800e49c  0800e49c  0001e49c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e4a4  0800e4a4  000201e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e4a4  0800e4a4  0001e4a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800e4a8  0800e4a8  0001e4a8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  20000000  0800e4ac  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000a214  200001e4  0800e690  000201e4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  2000a3f8  0800e690  0002a3f8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001b8a5  00000000  00000000  00020214  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003b55  00000000  00000000  0003bab9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001800  00000000  00000000  0003f610  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001638  00000000  00000000  00040e10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002bf71  00000000  00000000  00042448  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001f432  00000000  00000000  0006e3b9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0010d081  00000000  00000000  0008d7eb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0019a86c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007490  00000000  00000000  0019a8bc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e4 	.word	0x200001e4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800b000 	.word	0x0800b000

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e8 	.word	0x200001e8
 80001cc:	0800b000 	.word	0x0800b000

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b974 	b.w	8000ea8 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9d08      	ldr	r5, [sp, #32]
 8000bde:	4604      	mov	r4, r0
 8000be0:	468e      	mov	lr, r1
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	d14d      	bne.n	8000c82 <__udivmoddi4+0xaa>
 8000be6:	428a      	cmp	r2, r1
 8000be8:	4694      	mov	ip, r2
 8000bea:	d969      	bls.n	8000cc0 <__udivmoddi4+0xe8>
 8000bec:	fab2 f282 	clz	r2, r2
 8000bf0:	b152      	cbz	r2, 8000c08 <__udivmoddi4+0x30>
 8000bf2:	fa01 f302 	lsl.w	r3, r1, r2
 8000bf6:	f1c2 0120 	rsb	r1, r2, #32
 8000bfa:	fa20 f101 	lsr.w	r1, r0, r1
 8000bfe:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c02:	ea41 0e03 	orr.w	lr, r1, r3
 8000c06:	4094      	lsls	r4, r2
 8000c08:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c0c:	0c21      	lsrs	r1, r4, #16
 8000c0e:	fbbe f6f8 	udiv	r6, lr, r8
 8000c12:	fa1f f78c 	uxth.w	r7, ip
 8000c16:	fb08 e316 	mls	r3, r8, r6, lr
 8000c1a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c1e:	fb06 f107 	mul.w	r1, r6, r7
 8000c22:	4299      	cmp	r1, r3
 8000c24:	d90a      	bls.n	8000c3c <__udivmoddi4+0x64>
 8000c26:	eb1c 0303 	adds.w	r3, ip, r3
 8000c2a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c2e:	f080 811f 	bcs.w	8000e70 <__udivmoddi4+0x298>
 8000c32:	4299      	cmp	r1, r3
 8000c34:	f240 811c 	bls.w	8000e70 <__udivmoddi4+0x298>
 8000c38:	3e02      	subs	r6, #2
 8000c3a:	4463      	add	r3, ip
 8000c3c:	1a5b      	subs	r3, r3, r1
 8000c3e:	b2a4      	uxth	r4, r4
 8000c40:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c44:	fb08 3310 	mls	r3, r8, r0, r3
 8000c48:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c4c:	fb00 f707 	mul.w	r7, r0, r7
 8000c50:	42a7      	cmp	r7, r4
 8000c52:	d90a      	bls.n	8000c6a <__udivmoddi4+0x92>
 8000c54:	eb1c 0404 	adds.w	r4, ip, r4
 8000c58:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c5c:	f080 810a 	bcs.w	8000e74 <__udivmoddi4+0x29c>
 8000c60:	42a7      	cmp	r7, r4
 8000c62:	f240 8107 	bls.w	8000e74 <__udivmoddi4+0x29c>
 8000c66:	4464      	add	r4, ip
 8000c68:	3802      	subs	r0, #2
 8000c6a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c6e:	1be4      	subs	r4, r4, r7
 8000c70:	2600      	movs	r6, #0
 8000c72:	b11d      	cbz	r5, 8000c7c <__udivmoddi4+0xa4>
 8000c74:	40d4      	lsrs	r4, r2
 8000c76:	2300      	movs	r3, #0
 8000c78:	e9c5 4300 	strd	r4, r3, [r5]
 8000c7c:	4631      	mov	r1, r6
 8000c7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c82:	428b      	cmp	r3, r1
 8000c84:	d909      	bls.n	8000c9a <__udivmoddi4+0xc2>
 8000c86:	2d00      	cmp	r5, #0
 8000c88:	f000 80ef 	beq.w	8000e6a <__udivmoddi4+0x292>
 8000c8c:	2600      	movs	r6, #0
 8000c8e:	e9c5 0100 	strd	r0, r1, [r5]
 8000c92:	4630      	mov	r0, r6
 8000c94:	4631      	mov	r1, r6
 8000c96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c9a:	fab3 f683 	clz	r6, r3
 8000c9e:	2e00      	cmp	r6, #0
 8000ca0:	d14a      	bne.n	8000d38 <__udivmoddi4+0x160>
 8000ca2:	428b      	cmp	r3, r1
 8000ca4:	d302      	bcc.n	8000cac <__udivmoddi4+0xd4>
 8000ca6:	4282      	cmp	r2, r0
 8000ca8:	f200 80f9 	bhi.w	8000e9e <__udivmoddi4+0x2c6>
 8000cac:	1a84      	subs	r4, r0, r2
 8000cae:	eb61 0303 	sbc.w	r3, r1, r3
 8000cb2:	2001      	movs	r0, #1
 8000cb4:	469e      	mov	lr, r3
 8000cb6:	2d00      	cmp	r5, #0
 8000cb8:	d0e0      	beq.n	8000c7c <__udivmoddi4+0xa4>
 8000cba:	e9c5 4e00 	strd	r4, lr, [r5]
 8000cbe:	e7dd      	b.n	8000c7c <__udivmoddi4+0xa4>
 8000cc0:	b902      	cbnz	r2, 8000cc4 <__udivmoddi4+0xec>
 8000cc2:	deff      	udf	#255	; 0xff
 8000cc4:	fab2 f282 	clz	r2, r2
 8000cc8:	2a00      	cmp	r2, #0
 8000cca:	f040 8092 	bne.w	8000df2 <__udivmoddi4+0x21a>
 8000cce:	eba1 010c 	sub.w	r1, r1, ip
 8000cd2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cd6:	fa1f fe8c 	uxth.w	lr, ip
 8000cda:	2601      	movs	r6, #1
 8000cdc:	0c20      	lsrs	r0, r4, #16
 8000cde:	fbb1 f3f7 	udiv	r3, r1, r7
 8000ce2:	fb07 1113 	mls	r1, r7, r3, r1
 8000ce6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000cea:	fb0e f003 	mul.w	r0, lr, r3
 8000cee:	4288      	cmp	r0, r1
 8000cf0:	d908      	bls.n	8000d04 <__udivmoddi4+0x12c>
 8000cf2:	eb1c 0101 	adds.w	r1, ip, r1
 8000cf6:	f103 38ff 	add.w	r8, r3, #4294967295
 8000cfa:	d202      	bcs.n	8000d02 <__udivmoddi4+0x12a>
 8000cfc:	4288      	cmp	r0, r1
 8000cfe:	f200 80cb 	bhi.w	8000e98 <__udivmoddi4+0x2c0>
 8000d02:	4643      	mov	r3, r8
 8000d04:	1a09      	subs	r1, r1, r0
 8000d06:	b2a4      	uxth	r4, r4
 8000d08:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d0c:	fb07 1110 	mls	r1, r7, r0, r1
 8000d10:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d14:	fb0e fe00 	mul.w	lr, lr, r0
 8000d18:	45a6      	cmp	lr, r4
 8000d1a:	d908      	bls.n	8000d2e <__udivmoddi4+0x156>
 8000d1c:	eb1c 0404 	adds.w	r4, ip, r4
 8000d20:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d24:	d202      	bcs.n	8000d2c <__udivmoddi4+0x154>
 8000d26:	45a6      	cmp	lr, r4
 8000d28:	f200 80bb 	bhi.w	8000ea2 <__udivmoddi4+0x2ca>
 8000d2c:	4608      	mov	r0, r1
 8000d2e:	eba4 040e 	sub.w	r4, r4, lr
 8000d32:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d36:	e79c      	b.n	8000c72 <__udivmoddi4+0x9a>
 8000d38:	f1c6 0720 	rsb	r7, r6, #32
 8000d3c:	40b3      	lsls	r3, r6
 8000d3e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d42:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d46:	fa20 f407 	lsr.w	r4, r0, r7
 8000d4a:	fa01 f306 	lsl.w	r3, r1, r6
 8000d4e:	431c      	orrs	r4, r3
 8000d50:	40f9      	lsrs	r1, r7
 8000d52:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d56:	fa00 f306 	lsl.w	r3, r0, r6
 8000d5a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000d5e:	0c20      	lsrs	r0, r4, #16
 8000d60:	fa1f fe8c 	uxth.w	lr, ip
 8000d64:	fb09 1118 	mls	r1, r9, r8, r1
 8000d68:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d6c:	fb08 f00e 	mul.w	r0, r8, lr
 8000d70:	4288      	cmp	r0, r1
 8000d72:	fa02 f206 	lsl.w	r2, r2, r6
 8000d76:	d90b      	bls.n	8000d90 <__udivmoddi4+0x1b8>
 8000d78:	eb1c 0101 	adds.w	r1, ip, r1
 8000d7c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000d80:	f080 8088 	bcs.w	8000e94 <__udivmoddi4+0x2bc>
 8000d84:	4288      	cmp	r0, r1
 8000d86:	f240 8085 	bls.w	8000e94 <__udivmoddi4+0x2bc>
 8000d8a:	f1a8 0802 	sub.w	r8, r8, #2
 8000d8e:	4461      	add	r1, ip
 8000d90:	1a09      	subs	r1, r1, r0
 8000d92:	b2a4      	uxth	r4, r4
 8000d94:	fbb1 f0f9 	udiv	r0, r1, r9
 8000d98:	fb09 1110 	mls	r1, r9, r0, r1
 8000d9c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000da0:	fb00 fe0e 	mul.w	lr, r0, lr
 8000da4:	458e      	cmp	lr, r1
 8000da6:	d908      	bls.n	8000dba <__udivmoddi4+0x1e2>
 8000da8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dac:	f100 34ff 	add.w	r4, r0, #4294967295
 8000db0:	d26c      	bcs.n	8000e8c <__udivmoddi4+0x2b4>
 8000db2:	458e      	cmp	lr, r1
 8000db4:	d96a      	bls.n	8000e8c <__udivmoddi4+0x2b4>
 8000db6:	3802      	subs	r0, #2
 8000db8:	4461      	add	r1, ip
 8000dba:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000dbe:	fba0 9402 	umull	r9, r4, r0, r2
 8000dc2:	eba1 010e 	sub.w	r1, r1, lr
 8000dc6:	42a1      	cmp	r1, r4
 8000dc8:	46c8      	mov	r8, r9
 8000dca:	46a6      	mov	lr, r4
 8000dcc:	d356      	bcc.n	8000e7c <__udivmoddi4+0x2a4>
 8000dce:	d053      	beq.n	8000e78 <__udivmoddi4+0x2a0>
 8000dd0:	b15d      	cbz	r5, 8000dea <__udivmoddi4+0x212>
 8000dd2:	ebb3 0208 	subs.w	r2, r3, r8
 8000dd6:	eb61 010e 	sbc.w	r1, r1, lr
 8000dda:	fa01 f707 	lsl.w	r7, r1, r7
 8000dde:	fa22 f306 	lsr.w	r3, r2, r6
 8000de2:	40f1      	lsrs	r1, r6
 8000de4:	431f      	orrs	r7, r3
 8000de6:	e9c5 7100 	strd	r7, r1, [r5]
 8000dea:	2600      	movs	r6, #0
 8000dec:	4631      	mov	r1, r6
 8000dee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000df2:	f1c2 0320 	rsb	r3, r2, #32
 8000df6:	40d8      	lsrs	r0, r3
 8000df8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000dfc:	fa21 f303 	lsr.w	r3, r1, r3
 8000e00:	4091      	lsls	r1, r2
 8000e02:	4301      	orrs	r1, r0
 8000e04:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e08:	fa1f fe8c 	uxth.w	lr, ip
 8000e0c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e10:	fb07 3610 	mls	r6, r7, r0, r3
 8000e14:	0c0b      	lsrs	r3, r1, #16
 8000e16:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e1a:	fb00 f60e 	mul.w	r6, r0, lr
 8000e1e:	429e      	cmp	r6, r3
 8000e20:	fa04 f402 	lsl.w	r4, r4, r2
 8000e24:	d908      	bls.n	8000e38 <__udivmoddi4+0x260>
 8000e26:	eb1c 0303 	adds.w	r3, ip, r3
 8000e2a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e2e:	d22f      	bcs.n	8000e90 <__udivmoddi4+0x2b8>
 8000e30:	429e      	cmp	r6, r3
 8000e32:	d92d      	bls.n	8000e90 <__udivmoddi4+0x2b8>
 8000e34:	3802      	subs	r0, #2
 8000e36:	4463      	add	r3, ip
 8000e38:	1b9b      	subs	r3, r3, r6
 8000e3a:	b289      	uxth	r1, r1
 8000e3c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e40:	fb07 3316 	mls	r3, r7, r6, r3
 8000e44:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e48:	fb06 f30e 	mul.w	r3, r6, lr
 8000e4c:	428b      	cmp	r3, r1
 8000e4e:	d908      	bls.n	8000e62 <__udivmoddi4+0x28a>
 8000e50:	eb1c 0101 	adds.w	r1, ip, r1
 8000e54:	f106 38ff 	add.w	r8, r6, #4294967295
 8000e58:	d216      	bcs.n	8000e88 <__udivmoddi4+0x2b0>
 8000e5a:	428b      	cmp	r3, r1
 8000e5c:	d914      	bls.n	8000e88 <__udivmoddi4+0x2b0>
 8000e5e:	3e02      	subs	r6, #2
 8000e60:	4461      	add	r1, ip
 8000e62:	1ac9      	subs	r1, r1, r3
 8000e64:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000e68:	e738      	b.n	8000cdc <__udivmoddi4+0x104>
 8000e6a:	462e      	mov	r6, r5
 8000e6c:	4628      	mov	r0, r5
 8000e6e:	e705      	b.n	8000c7c <__udivmoddi4+0xa4>
 8000e70:	4606      	mov	r6, r0
 8000e72:	e6e3      	b.n	8000c3c <__udivmoddi4+0x64>
 8000e74:	4618      	mov	r0, r3
 8000e76:	e6f8      	b.n	8000c6a <__udivmoddi4+0x92>
 8000e78:	454b      	cmp	r3, r9
 8000e7a:	d2a9      	bcs.n	8000dd0 <__udivmoddi4+0x1f8>
 8000e7c:	ebb9 0802 	subs.w	r8, r9, r2
 8000e80:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000e84:	3801      	subs	r0, #1
 8000e86:	e7a3      	b.n	8000dd0 <__udivmoddi4+0x1f8>
 8000e88:	4646      	mov	r6, r8
 8000e8a:	e7ea      	b.n	8000e62 <__udivmoddi4+0x28a>
 8000e8c:	4620      	mov	r0, r4
 8000e8e:	e794      	b.n	8000dba <__udivmoddi4+0x1e2>
 8000e90:	4640      	mov	r0, r8
 8000e92:	e7d1      	b.n	8000e38 <__udivmoddi4+0x260>
 8000e94:	46d0      	mov	r8, sl
 8000e96:	e77b      	b.n	8000d90 <__udivmoddi4+0x1b8>
 8000e98:	3b02      	subs	r3, #2
 8000e9a:	4461      	add	r1, ip
 8000e9c:	e732      	b.n	8000d04 <__udivmoddi4+0x12c>
 8000e9e:	4630      	mov	r0, r6
 8000ea0:	e709      	b.n	8000cb6 <__udivmoddi4+0xde>
 8000ea2:	4464      	add	r4, ip
 8000ea4:	3802      	subs	r0, #2
 8000ea6:	e742      	b.n	8000d2e <__udivmoddi4+0x156>

08000ea8 <__aeabi_idiv0>:
 8000ea8:	4770      	bx	lr
 8000eaa:	bf00      	nop

08000eac <lcd_cmd>:


static uint16_t frame_buffer[LCD_WIDTH * LCD_HEIGHT];

static void lcd_cmd(uint8_t cmd)
{
 8000eac:	b580      	push	{r7, lr}
 8000eae:	b082      	sub	sp, #8
 8000eb0:	af00      	add	r7, sp, #0
 8000eb2:	4603      	mov	r3, r0
 8000eb4:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(LCD_DC_GPIO_Port, LCD_DC_Pin, GPIO_PIN_RESET);
 8000eb6:	2200      	movs	r2, #0
 8000eb8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000ebc:	480c      	ldr	r0, [pc, #48]	; (8000ef0 <lcd_cmd+0x44>)
 8000ebe:	f003 f8e5 	bl	800408c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_RESET);
 8000ec2:	2200      	movs	r2, #0
 8000ec4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000ec8:	4809      	ldr	r0, [pc, #36]	; (8000ef0 <lcd_cmd+0x44>)
 8000eca:	f003 f8df 	bl	800408c <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, &cmd, 1, HAL_MAX_DELAY);
 8000ece:	1df9      	adds	r1, r7, #7
 8000ed0:	f04f 33ff 	mov.w	r3, #4294967295
 8000ed4:	2201      	movs	r2, #1
 8000ed6:	4807      	ldr	r0, [pc, #28]	; (8000ef4 <lcd_cmd+0x48>)
 8000ed8:	f004 fcb3 	bl	8005842 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_SET);
 8000edc:	2201      	movs	r2, #1
 8000ede:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000ee2:	4803      	ldr	r0, [pc, #12]	; (8000ef0 <lcd_cmd+0x44>)
 8000ee4:	f003 f8d2 	bl	800408c <HAL_GPIO_WritePin>
}
 8000ee8:	bf00      	nop
 8000eea:	3708      	adds	r7, #8
 8000eec:	46bd      	mov	sp, r7
 8000eee:	bd80      	pop	{r7, pc}
 8000ef0:	48000400 	.word	0x48000400
 8000ef4:	2000a2ac 	.word	0x2000a2ac

08000ef8 <lcd_data>:


static void lcd_data(uint8_t data)
{
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	b082      	sub	sp, #8
 8000efc:	af00      	add	r7, sp, #0
 8000efe:	4603      	mov	r3, r0
 8000f00:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(LCD_DC_GPIO_Port, LCD_DC_Pin, GPIO_PIN_SET);
 8000f02:	2201      	movs	r2, #1
 8000f04:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000f08:	480c      	ldr	r0, [pc, #48]	; (8000f3c <lcd_data+0x44>)
 8000f0a:	f003 f8bf 	bl	800408c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_RESET);
 8000f0e:	2200      	movs	r2, #0
 8000f10:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000f14:	4809      	ldr	r0, [pc, #36]	; (8000f3c <lcd_data+0x44>)
 8000f16:	f003 f8b9 	bl	800408c <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, &data, 1, HAL_MAX_DELAY);
 8000f1a:	1df9      	adds	r1, r7, #7
 8000f1c:	f04f 33ff 	mov.w	r3, #4294967295
 8000f20:	2201      	movs	r2, #1
 8000f22:	4807      	ldr	r0, [pc, #28]	; (8000f40 <lcd_data+0x48>)
 8000f24:	f004 fc8d 	bl	8005842 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_SET);
 8000f28:	2201      	movs	r2, #1
 8000f2a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000f2e:	4803      	ldr	r0, [pc, #12]	; (8000f3c <lcd_data+0x44>)
 8000f30:	f003 f8ac 	bl	800408c <HAL_GPIO_WritePin>
}
 8000f34:	bf00      	nop
 8000f36:	3708      	adds	r7, #8
 8000f38:	46bd      	mov	sp, r7
 8000f3a:	bd80      	pop	{r7, pc}
 8000f3c:	48000400 	.word	0x48000400
 8000f40:	2000a2ac 	.word	0x2000a2ac

08000f44 <lcd_data16>:

static void lcd_data16(uint16_t value)
{
 8000f44:	b580      	push	{r7, lr}
 8000f46:	b082      	sub	sp, #8
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	4603      	mov	r3, r0
 8000f4c:	80fb      	strh	r3, [r7, #6]
	lcd_data(value >> 8);
 8000f4e:	88fb      	ldrh	r3, [r7, #6]
 8000f50:	0a1b      	lsrs	r3, r3, #8
 8000f52:	b29b      	uxth	r3, r3
 8000f54:	b2db      	uxtb	r3, r3
 8000f56:	4618      	mov	r0, r3
 8000f58:	f7ff ffce 	bl	8000ef8 <lcd_data>
	lcd_data(value);
 8000f5c:	88fb      	ldrh	r3, [r7, #6]
 8000f5e:	b2db      	uxtb	r3, r3
 8000f60:	4618      	mov	r0, r3
 8000f62:	f7ff ffc9 	bl	8000ef8 <lcd_data>
}
 8000f66:	bf00      	nop
 8000f68:	3708      	adds	r7, #8
 8000f6a:	46bd      	mov	sp, r7
 8000f6c:	bd80      	pop	{r7, pc}

08000f6e <lcd_send>:


#define CMD(x)			((x) | 0x100)

static void lcd_send(uint16_t value)
{
 8000f6e:	b580      	push	{r7, lr}
 8000f70:	b082      	sub	sp, #8
 8000f72:	af00      	add	r7, sp, #0
 8000f74:	4603      	mov	r3, r0
 8000f76:	80fb      	strh	r3, [r7, #6]
	if (value & 0x100) {
 8000f78:	88fb      	ldrh	r3, [r7, #6]
 8000f7a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	d005      	beq.n	8000f8e <lcd_send+0x20>
		lcd_cmd(value);
 8000f82:	88fb      	ldrh	r3, [r7, #6]
 8000f84:	b2db      	uxtb	r3, r3
 8000f86:	4618      	mov	r0, r3
 8000f88:	f7ff ff90 	bl	8000eac <lcd_cmd>
	} else {
		lcd_data(value);
	}
}
 8000f8c:	e004      	b.n	8000f98 <lcd_send+0x2a>
		lcd_data(value);
 8000f8e:	88fb      	ldrh	r3, [r7, #6]
 8000f90:	b2db      	uxtb	r3, r3
 8000f92:	4618      	mov	r0, r3
 8000f94:	f7ff ffb0 	bl	8000ef8 <lcd_data>
}
 8000f98:	bf00      	nop
 8000f9a:	3708      	adds	r7, #8
 8000f9c:	46bd      	mov	sp, r7
 8000f9e:	bd80      	pop	{r7, pc}

08000fa0 <lcd_init>:
  CMD(ST7735S_MADCTL), 0xa0,
};


void lcd_init(void)
{
 8000fa0:	b580      	push	{r7, lr}
 8000fa2:	b082      	sub	sp, #8
 8000fa4:	af00      	add	r7, sp, #0
  int i;

  HAL_GPIO_WritePin(LCD_RST_GPIO_Port, LCD_RST_Pin, GPIO_PIN_RESET);
 8000fa6:	2200      	movs	r2, #0
 8000fa8:	2104      	movs	r1, #4
 8000faa:	4817      	ldr	r0, [pc, #92]	; (8001008 <lcd_init+0x68>)
 8000fac:	f003 f86e 	bl	800408c <HAL_GPIO_WritePin>
  HAL_Delay(100);
 8000fb0:	2064      	movs	r0, #100	; 0x64
 8000fb2:	f000 ffb5 	bl	8001f20 <HAL_Delay>
  HAL_GPIO_WritePin(LCD_RST_GPIO_Port, LCD_RST_Pin, GPIO_PIN_SET);
 8000fb6:	2201      	movs	r2, #1
 8000fb8:	2104      	movs	r1, #4
 8000fba:	4813      	ldr	r0, [pc, #76]	; (8001008 <lcd_init+0x68>)
 8000fbc:	f003 f866 	bl	800408c <HAL_GPIO_WritePin>
  HAL_Delay(100);
 8000fc0:	2064      	movs	r0, #100	; 0x64
 8000fc2:	f000 ffad 	bl	8001f20 <HAL_Delay>

  for (i = 0; i < sizeof(init_table) / sizeof(uint16_t); i++) {
 8000fc6:	2300      	movs	r3, #0
 8000fc8:	607b      	str	r3, [r7, #4]
 8000fca:	e009      	b.n	8000fe0 <lcd_init+0x40>
    lcd_send(init_table[i]);
 8000fcc:	4a0f      	ldr	r2, [pc, #60]	; (800100c <lcd_init+0x6c>)
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000fd4:	4618      	mov	r0, r3
 8000fd6:	f7ff ffca 	bl	8000f6e <lcd_send>
  for (i = 0; i < sizeof(init_table) / sizeof(uint16_t); i++) {
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	3301      	adds	r3, #1
 8000fde:	607b      	str	r3, [r7, #4]
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	2b4b      	cmp	r3, #75	; 0x4b
 8000fe4:	d9f2      	bls.n	8000fcc <lcd_init+0x2c>
  }

  HAL_Delay(200);
 8000fe6:	20c8      	movs	r0, #200	; 0xc8
 8000fe8:	f000 ff9a 	bl	8001f20 <HAL_Delay>

  lcd_cmd(ST7735S_SLPOUT);
 8000fec:	2011      	movs	r0, #17
 8000fee:	f7ff ff5d 	bl	8000eac <lcd_cmd>
  HAL_Delay(120);
 8000ff2:	2078      	movs	r0, #120	; 0x78
 8000ff4:	f000 ff94 	bl	8001f20 <HAL_Delay>

  lcd_cmd(ST7735S_DISPON);
 8000ff8:	2029      	movs	r0, #41	; 0x29
 8000ffa:	f7ff ff57 	bl	8000eac <lcd_cmd>
}
 8000ffe:	bf00      	nop
 8001000:	3708      	adds	r7, #8
 8001002:	46bd      	mov	sp, r7
 8001004:	bd80      	pop	{r7, pc}
 8001006:	bf00      	nop
 8001008:	48000400 	.word	0x48000400
 800100c:	0800b028 	.word	0x0800b028

08001010 <lcd_set_window>:

#define LCD_OFFSET_X  1
#define LCD_OFFSET_Y  2

static void lcd_set_window(int x, int y, int width, int height)
{
 8001010:	b580      	push	{r7, lr}
 8001012:	b084      	sub	sp, #16
 8001014:	af00      	add	r7, sp, #0
 8001016:	60f8      	str	r0, [r7, #12]
 8001018:	60b9      	str	r1, [r7, #8]
 800101a:	607a      	str	r2, [r7, #4]
 800101c:	603b      	str	r3, [r7, #0]
  lcd_cmd(ST7735S_CASET);
 800101e:	202a      	movs	r0, #42	; 0x2a
 8001020:	f7ff ff44 	bl	8000eac <lcd_cmd>
  lcd_data16(LCD_OFFSET_X + x);
 8001024:	68fb      	ldr	r3, [r7, #12]
 8001026:	b29b      	uxth	r3, r3
 8001028:	3301      	adds	r3, #1
 800102a:	b29b      	uxth	r3, r3
 800102c:	4618      	mov	r0, r3
 800102e:	f7ff ff89 	bl	8000f44 <lcd_data16>
  lcd_data16(LCD_OFFSET_X + x + width - 1);
 8001032:	68fb      	ldr	r3, [r7, #12]
 8001034:	b29a      	uxth	r2, r3
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	b29b      	uxth	r3, r3
 800103a:	4413      	add	r3, r2
 800103c:	b29b      	uxth	r3, r3
 800103e:	4618      	mov	r0, r3
 8001040:	f7ff ff80 	bl	8000f44 <lcd_data16>

  lcd_cmd(ST7735S_RASET);
 8001044:	202b      	movs	r0, #43	; 0x2b
 8001046:	f7ff ff31 	bl	8000eac <lcd_cmd>
  lcd_data16(LCD_OFFSET_Y + y);
 800104a:	68bb      	ldr	r3, [r7, #8]
 800104c:	b29b      	uxth	r3, r3
 800104e:	3302      	adds	r3, #2
 8001050:	b29b      	uxth	r3, r3
 8001052:	4618      	mov	r0, r3
 8001054:	f7ff ff76 	bl	8000f44 <lcd_data16>
  lcd_data16(LCD_OFFSET_Y + y + height- 1);
 8001058:	68bb      	ldr	r3, [r7, #8]
 800105a:	b29a      	uxth	r2, r3
 800105c:	683b      	ldr	r3, [r7, #0]
 800105e:	b29b      	uxth	r3, r3
 8001060:	4413      	add	r3, r2
 8001062:	b29b      	uxth	r3, r3
 8001064:	3301      	adds	r3, #1
 8001066:	b29b      	uxth	r3, r3
 8001068:	4618      	mov	r0, r3
 800106a:	f7ff ff6b 	bl	8000f44 <lcd_data16>
}
 800106e:	bf00      	nop
 8001070:	3710      	adds	r7, #16
 8001072:	46bd      	mov	sp, r7
 8001074:	bd80      	pop	{r7, pc}
	...

08001078 <lcd_put_pixel>:



void lcd_put_pixel(int x, int y, uint16_t color)
{
 8001078:	b480      	push	{r7}
 800107a:	b085      	sub	sp, #20
 800107c:	af00      	add	r7, sp, #0
 800107e:	60f8      	str	r0, [r7, #12]
 8001080:	60b9      	str	r1, [r7, #8]
 8001082:	4613      	mov	r3, r2
 8001084:	80fb      	strh	r3, [r7, #6]
	frame_buffer[x + y * LCD_WIDTH] = color;
 8001086:	68ba      	ldr	r2, [r7, #8]
 8001088:	4613      	mov	r3, r2
 800108a:	009b      	lsls	r3, r3, #2
 800108c:	4413      	add	r3, r2
 800108e:	015b      	lsls	r3, r3, #5
 8001090:	461a      	mov	r2, r3
 8001092:	68fb      	ldr	r3, [r7, #12]
 8001094:	4413      	add	r3, r2
 8001096:	4905      	ldr	r1, [pc, #20]	; (80010ac <lcd_put_pixel+0x34>)
 8001098:	88fa      	ldrh	r2, [r7, #6]
 800109a:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
}
 800109e:	bf00      	nop
 80010a0:	3714      	adds	r7, #20
 80010a2:	46bd      	mov	sp, r7
 80010a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a8:	4770      	bx	lr
 80010aa:	bf00      	nop
 80010ac:	20000200 	.word	0x20000200

080010b0 <lcd_copy>:


void lcd_copy(void)
{
 80010b0:	b580      	push	{r7, lr}
 80010b2:	af00      	add	r7, sp, #0
	lcd_set_window(0, 0, LCD_WIDTH, LCD_HEIGHT);
 80010b4:	2380      	movs	r3, #128	; 0x80
 80010b6:	22a0      	movs	r2, #160	; 0xa0
 80010b8:	2100      	movs	r1, #0
 80010ba:	2000      	movs	r0, #0
 80010bc:	f7ff ffa8 	bl	8001010 <lcd_set_window>
	lcd_cmd(ST7735S_RAMWR);
 80010c0:	202c      	movs	r0, #44	; 0x2c
 80010c2:	f7ff fef3 	bl	8000eac <lcd_cmd>
	HAL_GPIO_WritePin(LCD_DC_GPIO_Port, LCD_DC_Pin, GPIO_PIN_SET);
 80010c6:	2201      	movs	r2, #1
 80010c8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80010cc:	480c      	ldr	r0, [pc, #48]	; (8001100 <lcd_copy+0x50>)
 80010ce:	f002 ffdd 	bl	800408c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_RESET);
 80010d2:	2200      	movs	r2, #0
 80010d4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80010d8:	4809      	ldr	r0, [pc, #36]	; (8001100 <lcd_copy+0x50>)
 80010da:	f002 ffd7 	bl	800408c <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, (uint8_t*)frame_buffer, sizeof(frame_buffer), HAL_MAX_DELAY);
 80010de:	f04f 33ff 	mov.w	r3, #4294967295
 80010e2:	f44f 4220 	mov.w	r2, #40960	; 0xa000
 80010e6:	4907      	ldr	r1, [pc, #28]	; (8001104 <lcd_copy+0x54>)
 80010e8:	4807      	ldr	r0, [pc, #28]	; (8001108 <lcd_copy+0x58>)
 80010ea:	f004 fbaa 	bl	8005842 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_SET);
 80010ee:	2201      	movs	r2, #1
 80010f0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80010f4:	4802      	ldr	r0, [pc, #8]	; (8001100 <lcd_copy+0x50>)
 80010f6:	f002 ffc9 	bl	800408c <HAL_GPIO_WritePin>
}
 80010fa:	bf00      	nop
 80010fc:	bd80      	pop	{r7, pc}
 80010fe:	bf00      	nop
 8001100:	48000400 	.word	0x48000400
 8001104:	20000200 	.word	0x20000200
 8001108:	2000a2ac 	.word	0x2000a2ac

0800110c <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 800110c:	b580      	push	{r7, lr}
 800110e:	b08a      	sub	sp, #40	; 0x28
 8001110:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8001112:	f107 031c 	add.w	r3, r7, #28
 8001116:	2200      	movs	r2, #0
 8001118:	601a      	str	r2, [r3, #0]
 800111a:	605a      	str	r2, [r3, #4]
 800111c:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800111e:	1d3b      	adds	r3, r7, #4
 8001120:	2200      	movs	r2, #0
 8001122:	601a      	str	r2, [r3, #0]
 8001124:	605a      	str	r2, [r3, #4]
 8001126:	609a      	str	r2, [r3, #8]
 8001128:	60da      	str	r2, [r3, #12]
 800112a:	611a      	str	r2, [r3, #16]
 800112c:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800112e:	4b54      	ldr	r3, [pc, #336]	; (8001280 <MX_ADC1_Init+0x174>)
 8001130:	4a54      	ldr	r2, [pc, #336]	; (8001284 <MX_ADC1_Init+0x178>)
 8001132:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8001134:	4b52      	ldr	r3, [pc, #328]	; (8001280 <MX_ADC1_Init+0x174>)
 8001136:	2200      	movs	r2, #0
 8001138:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800113a:	4b51      	ldr	r3, [pc, #324]	; (8001280 <MX_ADC1_Init+0x174>)
 800113c:	2200      	movs	r2, #0
 800113e:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001140:	4b4f      	ldr	r3, [pc, #316]	; (8001280 <MX_ADC1_Init+0x174>)
 8001142:	2200      	movs	r2, #0
 8001144:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8001146:	4b4e      	ldr	r3, [pc, #312]	; (8001280 <MX_ADC1_Init+0x174>)
 8001148:	2201      	movs	r2, #1
 800114a:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800114c:	4b4c      	ldr	r3, [pc, #304]	; (8001280 <MX_ADC1_Init+0x174>)
 800114e:	2204      	movs	r2, #4
 8001150:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001152:	4b4b      	ldr	r3, [pc, #300]	; (8001280 <MX_ADC1_Init+0x174>)
 8001154:	2200      	movs	r2, #0
 8001156:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001158:	4b49      	ldr	r3, [pc, #292]	; (8001280 <MX_ADC1_Init+0x174>)
 800115a:	2201      	movs	r2, #1
 800115c:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 5;
 800115e:	4b48      	ldr	r3, [pc, #288]	; (8001280 <MX_ADC1_Init+0x174>)
 8001160:	2205      	movs	r2, #5
 8001162:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001164:	4b46      	ldr	r3, [pc, #280]	; (8001280 <MX_ADC1_Init+0x174>)
 8001166:	2200      	movs	r2, #0
 8001168:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800116c:	4b44      	ldr	r3, [pc, #272]	; (8001280 <MX_ADC1_Init+0x174>)
 800116e:	2200      	movs	r2, #0
 8001170:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001172:	4b43      	ldr	r3, [pc, #268]	; (8001280 <MX_ADC1_Init+0x174>)
 8001174:	2200      	movs	r2, #0
 8001176:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8001178:	4b41      	ldr	r3, [pc, #260]	; (8001280 <MX_ADC1_Init+0x174>)
 800117a:	2201      	movs	r2, #1
 800117c:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001180:	4b3f      	ldr	r3, [pc, #252]	; (8001280 <MX_ADC1_Init+0x174>)
 8001182:	2200      	movs	r2, #0
 8001184:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = ENABLE;
 8001186:	4b3e      	ldr	r3, [pc, #248]	; (8001280 <MX_ADC1_Init+0x174>)
 8001188:	2201      	movs	r2, #1
 800118a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc1.Init.Oversampling.Ratio = ADC_OVERSAMPLING_RATIO_16;
 800118e:	4b3c      	ldr	r3, [pc, #240]	; (8001280 <MX_ADC1_Init+0x174>)
 8001190:	220c      	movs	r2, #12
 8001192:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc1.Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_NONE;
 8001194:	4b3a      	ldr	r3, [pc, #232]	; (8001280 <MX_ADC1_Init+0x174>)
 8001196:	2200      	movs	r2, #0
 8001198:	641a      	str	r2, [r3, #64]	; 0x40
  hadc1.Init.Oversampling.TriggeredMode = ADC_TRIGGEREDMODE_SINGLE_TRIGGER;
 800119a:	4b39      	ldr	r3, [pc, #228]	; (8001280 <MX_ADC1_Init+0x174>)
 800119c:	2200      	movs	r2, #0
 800119e:	645a      	str	r2, [r3, #68]	; 0x44
  hadc1.Init.Oversampling.OversamplingStopReset = ADC_REGOVERSAMPLING_CONTINUED_MODE;
 80011a0:	4b37      	ldr	r3, [pc, #220]	; (8001280 <MX_ADC1_Init+0x174>)
 80011a2:	2201      	movs	r2, #1
 80011a4:	649a      	str	r2, [r3, #72]	; 0x48
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80011a6:	4836      	ldr	r0, [pc, #216]	; (8001280 <MX_ADC1_Init+0x174>)
 80011a8:	f001 f8e8 	bl	800237c <HAL_ADC_Init>
 80011ac:	4603      	mov	r3, r0
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	d001      	beq.n	80011b6 <MX_ADC1_Init+0xaa>
  {
    Error_Handler();
 80011b2:	f000 fae1 	bl	8001778 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80011b6:	2300      	movs	r3, #0
 80011b8:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80011ba:	f107 031c 	add.w	r3, r7, #28
 80011be:	4619      	mov	r1, r3
 80011c0:	482f      	ldr	r0, [pc, #188]	; (8001280 <MX_ADC1_Init+0x174>)
 80011c2:	f002 f9ff 	bl	80035c4 <HAL_ADCEx_MultiModeConfigChannel>
 80011c6:	4603      	mov	r3, r0
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	d001      	beq.n	80011d0 <MX_ADC1_Init+0xc4>
  {
    Error_Handler();
 80011cc:	f000 fad4 	bl	8001778 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80011d0:	4b2d      	ldr	r3, [pc, #180]	; (8001288 <MX_ADC1_Init+0x17c>)
 80011d2:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80011d4:	2306      	movs	r3, #6
 80011d6:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 80011d8:	2307      	movs	r3, #7
 80011da:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80011dc:	237f      	movs	r3, #127	; 0x7f
 80011de:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80011e0:	2304      	movs	r3, #4
 80011e2:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80011e4:	2300      	movs	r3, #0
 80011e6:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80011e8:	1d3b      	adds	r3, r7, #4
 80011ea:	4619      	mov	r1, r3
 80011ec:	4824      	ldr	r0, [pc, #144]	; (8001280 <MX_ADC1_Init+0x174>)
 80011ee:	f001 fbcd 	bl	800298c <HAL_ADC_ConfigChannel>
 80011f2:	4603      	mov	r3, r0
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	d001      	beq.n	80011fc <MX_ADC1_Init+0xf0>
  {
    Error_Handler();
 80011f8:	f000 fabe 	bl	8001778 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 80011fc:	4b23      	ldr	r3, [pc, #140]	; (800128c <MX_ADC1_Init+0x180>)
 80011fe:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8001200:	230c      	movs	r3, #12
 8001202:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001204:	1d3b      	adds	r3, r7, #4
 8001206:	4619      	mov	r1, r3
 8001208:	481d      	ldr	r0, [pc, #116]	; (8001280 <MX_ADC1_Init+0x174>)
 800120a:	f001 fbbf 	bl	800298c <HAL_ADC_ConfigChannel>
 800120e:	4603      	mov	r3, r0
 8001210:	2b00      	cmp	r3, #0
 8001212:	d001      	beq.n	8001218 <MX_ADC1_Init+0x10c>
  {
    Error_Handler();
 8001214:	f000 fab0 	bl	8001778 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8001218:	4b1d      	ldr	r3, [pc, #116]	; (8001290 <MX_ADC1_Init+0x184>)
 800121a:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 800121c:	2312      	movs	r3, #18
 800121e:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_47CYCLES_5;
 8001220:	2304      	movs	r3, #4
 8001222:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001224:	1d3b      	adds	r3, r7, #4
 8001226:	4619      	mov	r1, r3
 8001228:	4815      	ldr	r0, [pc, #84]	; (8001280 <MX_ADC1_Init+0x174>)
 800122a:	f001 fbaf 	bl	800298c <HAL_ADC_ConfigChannel>
 800122e:	4603      	mov	r3, r0
 8001230:	2b00      	cmp	r3, #0
 8001232:	d001      	beq.n	8001238 <MX_ADC1_Init+0x12c>
  {
    Error_Handler();
 8001234:	f000 faa0 	bl	8001778 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_15;
 8001238:	4b16      	ldr	r3, [pc, #88]	; (8001294 <MX_ADC1_Init+0x188>)
 800123a:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 800123c:	2318      	movs	r3, #24
 800123e:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 8001240:	2307      	movs	r3, #7
 8001242:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001244:	1d3b      	adds	r3, r7, #4
 8001246:	4619      	mov	r1, r3
 8001248:	480d      	ldr	r0, [pc, #52]	; (8001280 <MX_ADC1_Init+0x174>)
 800124a:	f001 fb9f 	bl	800298c <HAL_ADC_ConfigChannel>
 800124e:	4603      	mov	r3, r0
 8001250:	2b00      	cmp	r3, #0
 8001252:	d001      	beq.n	8001258 <MX_ADC1_Init+0x14c>
  {
    Error_Handler();
 8001254:	f000 fa90 	bl	8001778 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_14;
 8001258:	4b0f      	ldr	r3, [pc, #60]	; (8001298 <MX_ADC1_Init+0x18c>)
 800125a:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 800125c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001260:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001262:	1d3b      	adds	r3, r7, #4
 8001264:	4619      	mov	r1, r3
 8001266:	4806      	ldr	r0, [pc, #24]	; (8001280 <MX_ADC1_Init+0x174>)
 8001268:	f001 fb90 	bl	800298c <HAL_ADC_ConfigChannel>
 800126c:	4603      	mov	r3, r0
 800126e:	2b00      	cmp	r3, #0
 8001270:	d001      	beq.n	8001276 <MX_ADC1_Init+0x16a>
  {
    Error_Handler();
 8001272:	f000 fa81 	bl	8001778 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001276:	bf00      	nop
 8001278:	3728      	adds	r7, #40	; 0x28
 800127a:	46bd      	mov	sp, r7
 800127c:	bd80      	pop	{r7, pc}
 800127e:	bf00      	nop
 8001280:	2000a200 	.word	0x2000a200
 8001284:	50040000 	.word	0x50040000
 8001288:	04300002 	.word	0x04300002
 800128c:	08600004 	.word	0x08600004
 8001290:	0c900008 	.word	0x0c900008
 8001294:	3ef08000 	.word	0x3ef08000
 8001298:	3ac04000 	.word	0x3ac04000

0800129c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 800129c:	b580      	push	{r7, lr}
 800129e:	b0ac      	sub	sp, #176	; 0xb0
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012a4:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80012a8:	2200      	movs	r2, #0
 80012aa:	601a      	str	r2, [r3, #0]
 80012ac:	605a      	str	r2, [r3, #4]
 80012ae:	609a      	str	r2, [r3, #8]
 80012b0:	60da      	str	r2, [r3, #12]
 80012b2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80012b4:	f107 0314 	add.w	r3, r7, #20
 80012b8:	2288      	movs	r2, #136	; 0x88
 80012ba:	2100      	movs	r1, #0
 80012bc:	4618      	mov	r0, r3
 80012be:	f007 fbad 	bl	8008a1c <memset>
  if(adcHandle->Instance==ADC1)
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	4a4a      	ldr	r2, [pc, #296]	; (80013f0 <HAL_ADC_MspInit+0x154>)
 80012c8:	4293      	cmp	r3, r2
 80012ca:	f040 808d 	bne.w	80013e8 <HAL_ADC_MspInit+0x14c>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80012ce:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80012d2:	617b      	str	r3, [r7, #20]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 80012d4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80012d8:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 80012dc:	2301      	movs	r3, #1
 80012de:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 80012e0:	2301      	movs	r3, #1
 80012e2:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 16;
 80012e4:	2310      	movs	r3, #16
 80012e6:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 80012e8:	2307      	movs	r3, #7
 80012ea:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 80012ec:	2302      	movs	r3, #2
 80012ee:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 80012f0:	2302      	movs	r3, #2
 80012f2:	62fb      	str	r3, [r7, #44]	; 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 80012f4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80012f8:	633b      	str	r3, [r7, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80012fa:	f107 0314 	add.w	r3, r7, #20
 80012fe:	4618      	mov	r0, r3
 8001300:	f003 fd40 	bl	8004d84 <HAL_RCCEx_PeriphCLKConfig>
 8001304:	4603      	mov	r3, r0
 8001306:	2b00      	cmp	r3, #0
 8001308:	d001      	beq.n	800130e <HAL_ADC_MspInit+0x72>
    {
      Error_Handler();
 800130a:	f000 fa35 	bl	8001778 <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 800130e:	4b39      	ldr	r3, [pc, #228]	; (80013f4 <HAL_ADC_MspInit+0x158>)
 8001310:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001312:	4a38      	ldr	r2, [pc, #224]	; (80013f4 <HAL_ADC_MspInit+0x158>)
 8001314:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001318:	64d3      	str	r3, [r2, #76]	; 0x4c
 800131a:	4b36      	ldr	r3, [pc, #216]	; (80013f4 <HAL_ADC_MspInit+0x158>)
 800131c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800131e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001322:	613b      	str	r3, [r7, #16]
 8001324:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001326:	4b33      	ldr	r3, [pc, #204]	; (80013f4 <HAL_ADC_MspInit+0x158>)
 8001328:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800132a:	4a32      	ldr	r2, [pc, #200]	; (80013f4 <HAL_ADC_MspInit+0x158>)
 800132c:	f043 0304 	orr.w	r3, r3, #4
 8001330:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001332:	4b30      	ldr	r3, [pc, #192]	; (80013f4 <HAL_ADC_MspInit+0x158>)
 8001334:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001336:	f003 0304 	and.w	r3, r3, #4
 800133a:	60fb      	str	r3, [r7, #12]
 800133c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800133e:	4b2d      	ldr	r3, [pc, #180]	; (80013f4 <HAL_ADC_MspInit+0x158>)
 8001340:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001342:	4a2c      	ldr	r2, [pc, #176]	; (80013f4 <HAL_ADC_MspInit+0x158>)
 8001344:	f043 0302 	orr.w	r3, r3, #2
 8001348:	64d3      	str	r3, [r2, #76]	; 0x4c
 800134a:	4b2a      	ldr	r3, [pc, #168]	; (80013f4 <HAL_ADC_MspInit+0x158>)
 800134c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800134e:	f003 0302 	and.w	r3, r3, #2
 8001352:	60bb      	str	r3, [r7, #8]
 8001354:	68bb      	ldr	r3, [r7, #8]
    PC1     ------> ADC1_IN2
    PC2     ------> ADC1_IN3
    PC5     ------> ADC1_IN14
    PB0     ------> ADC1_IN15
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_5;
 8001356:	2327      	movs	r3, #39	; 0x27
 8001358:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 800135c:	230b      	movs	r3, #11
 800135e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001362:	2300      	movs	r3, #0
 8001364:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001368:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800136c:	4619      	mov	r1, r3
 800136e:	4822      	ldr	r0, [pc, #136]	; (80013f8 <HAL_ADC_MspInit+0x15c>)
 8001370:	f002 fce2 	bl	8003d38 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001374:	2301      	movs	r3, #1
 8001376:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 800137a:	230b      	movs	r3, #11
 800137c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001380:	2300      	movs	r3, #0
 8001382:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001386:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800138a:	4619      	mov	r1, r3
 800138c:	481b      	ldr	r0, [pc, #108]	; (80013fc <HAL_ADC_MspInit+0x160>)
 800138e:	f002 fcd3 	bl	8003d38 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8001392:	4b1b      	ldr	r3, [pc, #108]	; (8001400 <HAL_ADC_MspInit+0x164>)
 8001394:	4a1b      	ldr	r2, [pc, #108]	; (8001404 <HAL_ADC_MspInit+0x168>)
 8001396:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_0;
 8001398:	4b19      	ldr	r3, [pc, #100]	; (8001400 <HAL_ADC_MspInit+0x164>)
 800139a:	2200      	movs	r2, #0
 800139c:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800139e:	4b18      	ldr	r3, [pc, #96]	; (8001400 <HAL_ADC_MspInit+0x164>)
 80013a0:	2200      	movs	r2, #0
 80013a2:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80013a4:	4b16      	ldr	r3, [pc, #88]	; (8001400 <HAL_ADC_MspInit+0x164>)
 80013a6:	2200      	movs	r2, #0
 80013a8:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80013aa:	4b15      	ldr	r3, [pc, #84]	; (8001400 <HAL_ADC_MspInit+0x164>)
 80013ac:	2280      	movs	r2, #128	; 0x80
 80013ae:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80013b0:	4b13      	ldr	r3, [pc, #76]	; (8001400 <HAL_ADC_MspInit+0x164>)
 80013b2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80013b6:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80013b8:	4b11      	ldr	r3, [pc, #68]	; (8001400 <HAL_ADC_MspInit+0x164>)
 80013ba:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80013be:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80013c0:	4b0f      	ldr	r3, [pc, #60]	; (8001400 <HAL_ADC_MspInit+0x164>)
 80013c2:	2220      	movs	r2, #32
 80013c4:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80013c6:	4b0e      	ldr	r3, [pc, #56]	; (8001400 <HAL_ADC_MspInit+0x164>)
 80013c8:	2200      	movs	r2, #0
 80013ca:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80013cc:	480c      	ldr	r0, [pc, #48]	; (8001400 <HAL_ADC_MspInit+0x164>)
 80013ce:	f002 fabb 	bl	8003948 <HAL_DMA_Init>
 80013d2:	4603      	mov	r3, r0
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d001      	beq.n	80013dc <HAL_ADC_MspInit+0x140>
    {
      Error_Handler();
 80013d8:	f000 f9ce 	bl	8001778 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	4a08      	ldr	r2, [pc, #32]	; (8001400 <HAL_ADC_MspInit+0x164>)
 80013e0:	64da      	str	r2, [r3, #76]	; 0x4c
 80013e2:	4a07      	ldr	r2, [pc, #28]	; (8001400 <HAL_ADC_MspInit+0x164>)
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	6293      	str	r3, [r2, #40]	; 0x28

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80013e8:	bf00      	nop
 80013ea:	37b0      	adds	r7, #176	; 0xb0
 80013ec:	46bd      	mov	sp, r7
 80013ee:	bd80      	pop	{r7, pc}
 80013f0:	50040000 	.word	0x50040000
 80013f4:	40021000 	.word	0x40021000
 80013f8:	48000800 	.word	0x48000800
 80013fc:	48000400 	.word	0x48000400
 8001400:	2000a264 	.word	0x2000a264
 8001404:	40020008 	.word	0x40020008

08001408 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001408:	b580      	push	{r7, lr}
 800140a:	b082      	sub	sp, #8
 800140c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800140e:	4b0c      	ldr	r3, [pc, #48]	; (8001440 <MX_DMA_Init+0x38>)
 8001410:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001412:	4a0b      	ldr	r2, [pc, #44]	; (8001440 <MX_DMA_Init+0x38>)
 8001414:	f043 0301 	orr.w	r3, r3, #1
 8001418:	6493      	str	r3, [r2, #72]	; 0x48
 800141a:	4b09      	ldr	r3, [pc, #36]	; (8001440 <MX_DMA_Init+0x38>)
 800141c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800141e:	f003 0301 	and.w	r3, r3, #1
 8001422:	607b      	str	r3, [r7, #4]
 8001424:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001426:	2200      	movs	r2, #0
 8001428:	2100      	movs	r1, #0
 800142a:	200b      	movs	r0, #11
 800142c:	f002 fa55 	bl	80038da <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001430:	200b      	movs	r0, #11
 8001432:	f002 fa6e 	bl	8003912 <HAL_NVIC_EnableIRQ>

}
 8001436:	bf00      	nop
 8001438:	3708      	adds	r7, #8
 800143a:	46bd      	mov	sp, r7
 800143c:	bd80      	pop	{r7, pc}
 800143e:	bf00      	nop
 8001440:	40021000 	.word	0x40021000

08001444 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001444:	b580      	push	{r7, lr}
 8001446:	b08a      	sub	sp, #40	; 0x28
 8001448:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800144a:	f107 0314 	add.w	r3, r7, #20
 800144e:	2200      	movs	r2, #0
 8001450:	601a      	str	r2, [r3, #0]
 8001452:	605a      	str	r2, [r3, #4]
 8001454:	609a      	str	r2, [r3, #8]
 8001456:	60da      	str	r2, [r3, #12]
 8001458:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800145a:	4b27      	ldr	r3, [pc, #156]	; (80014f8 <MX_GPIO_Init+0xb4>)
 800145c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800145e:	4a26      	ldr	r2, [pc, #152]	; (80014f8 <MX_GPIO_Init+0xb4>)
 8001460:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001464:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001466:	4b24      	ldr	r3, [pc, #144]	; (80014f8 <MX_GPIO_Init+0xb4>)
 8001468:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800146a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800146e:	613b      	str	r3, [r7, #16]
 8001470:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001472:	4b21      	ldr	r3, [pc, #132]	; (80014f8 <MX_GPIO_Init+0xb4>)
 8001474:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001476:	4a20      	ldr	r2, [pc, #128]	; (80014f8 <MX_GPIO_Init+0xb4>)
 8001478:	f043 0304 	orr.w	r3, r3, #4
 800147c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800147e:	4b1e      	ldr	r3, [pc, #120]	; (80014f8 <MX_GPIO_Init+0xb4>)
 8001480:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001482:	f003 0304 	and.w	r3, r3, #4
 8001486:	60fb      	str	r3, [r7, #12]
 8001488:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800148a:	4b1b      	ldr	r3, [pc, #108]	; (80014f8 <MX_GPIO_Init+0xb4>)
 800148c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800148e:	4a1a      	ldr	r2, [pc, #104]	; (80014f8 <MX_GPIO_Init+0xb4>)
 8001490:	f043 0301 	orr.w	r3, r3, #1
 8001494:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001496:	4b18      	ldr	r3, [pc, #96]	; (80014f8 <MX_GPIO_Init+0xb4>)
 8001498:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800149a:	f003 0301 	and.w	r3, r3, #1
 800149e:	60bb      	str	r3, [r7, #8]
 80014a0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80014a2:	4b15      	ldr	r3, [pc, #84]	; (80014f8 <MX_GPIO_Init+0xb4>)
 80014a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014a6:	4a14      	ldr	r2, [pc, #80]	; (80014f8 <MX_GPIO_Init+0xb4>)
 80014a8:	f043 0302 	orr.w	r3, r3, #2
 80014ac:	64d3      	str	r3, [r2, #76]	; 0x4c
 80014ae:	4b12      	ldr	r3, [pc, #72]	; (80014f8 <MX_GPIO_Init+0xb4>)
 80014b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014b2:	f003 0302 	and.w	r3, r3, #2
 80014b6:	607b      	str	r3, [r7, #4]
 80014b8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LCD_RST_Pin|LCD_DC_Pin, GPIO_PIN_RESET);
 80014ba:	2200      	movs	r2, #0
 80014bc:	f640 0104 	movw	r1, #2052	; 0x804
 80014c0:	480e      	ldr	r0, [pc, #56]	; (80014fc <MX_GPIO_Init+0xb8>)
 80014c2:	f002 fde3 	bl	800408c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_SET);
 80014c6:	2201      	movs	r2, #1
 80014c8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80014cc:	480b      	ldr	r0, [pc, #44]	; (80014fc <MX_GPIO_Init+0xb8>)
 80014ce:	f002 fddd 	bl	800408c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LCD_RST_Pin|LCD_DC_Pin|LCD_CS_Pin;
 80014d2:	f641 0304 	movw	r3, #6148	; 0x1804
 80014d6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014d8:	2301      	movs	r3, #1
 80014da:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014dc:	2300      	movs	r3, #0
 80014de:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014e0:	2300      	movs	r3, #0
 80014e2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014e4:	f107 0314 	add.w	r3, r7, #20
 80014e8:	4619      	mov	r1, r3
 80014ea:	4804      	ldr	r0, [pc, #16]	; (80014fc <MX_GPIO_Init+0xb8>)
 80014ec:	f002 fc24 	bl	8003d38 <HAL_GPIO_Init>

}
 80014f0:	bf00      	nop
 80014f2:	3728      	adds	r7, #40	; 0x28
 80014f4:	46bd      	mov	sp, r7
 80014f6:	bd80      	pop	{r7, pc}
 80014f8:	40021000 	.word	0x40021000
 80014fc:	48000400 	.word	0x48000400

08001500 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001500:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001504:	b08b      	sub	sp, #44	; 0x2c
 8001506:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN 1 */
	int32_t CH1_DC = 100000;
 8001508:	4b68      	ldr	r3, [pc, #416]	; (80016ac <main+0x1ac>)
 800150a:	61fb      	str	r3, [r7, #28]
	int32_t CH2_DC = 133000;
 800150c:	4b68      	ldr	r3, [pc, #416]	; (80016b0 <main+0x1b0>)
 800150e:	61bb      	str	r3, [r7, #24]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001510:	f000 fc91 	bl	8001e36 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001514:	f000 f8de 	bl	80016d4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001518:	f7ff ff94 	bl	8001444 <MX_GPIO_Init>
  MX_TIM2_Init();
 800151c:	f000 fb02 	bl	8001b24 <MX_TIM2_Init>
  MX_DMA_Init();
 8001520:	f7ff ff72 	bl	8001408 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8001524:	f000 fbd2 	bl	8001ccc <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8001528:	f7ff fdf0 	bl	800110c <MX_ADC1_Init>
  MX_SPI2_Init();
 800152c:	f000 f92a 	bl	8001784 <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8001530:	2100      	movs	r1, #0
 8001532:	4860      	ldr	r0, [pc, #384]	; (80016b4 <main+0x1b4>)
 8001534:	f004 fd10 	bl	8005f58 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 8001538:	2104      	movs	r1, #4
 800153a:	485e      	ldr	r0, [pc, #376]	; (80016b4 <main+0x1b4>)
 800153c:	f004 fd0c 	bl	8005f58 <HAL_TIM_PWM_Start>
  HAL_ADC_Start_DMA(&hadc1, value, 5);
 8001540:	463b      	mov	r3, r7
 8001542:	2205      	movs	r2, #5
 8001544:	4619      	mov	r1, r3
 8001546:	485c      	ldr	r0, [pc, #368]	; (80016b8 <main+0x1b8>)
 8001548:	f001 f946 	bl	80027d8 <HAL_ADC_Start_DMA>
  lcd_init();
 800154c:	f7ff fd28 	bl	8000fa0 <lcd_init>
  HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 8001550:	f04f 31ff 	mov.w	r1, #4294967295
 8001554:	4858      	ldr	r0, [pc, #352]	; (80016b8 <main+0x1b8>)
 8001556:	f001 f867 	bl	8002628 <HAL_ADC_PollForConversion>
  HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 800155a:	217f      	movs	r1, #127	; 0x7f
 800155c:	4856      	ldr	r0, [pc, #344]	; (80016b8 <main+0x1b8>)
 800155e:	f001 ffd1 	bl	8003504 <HAL_ADCEx_Calibration_Start>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  lcd_init();
 8001562:	f7ff fd1d 	bl	8000fa0 <lcd_init>

  for (int i = 0; i < 8; i++) {
 8001566:	2300      	movs	r3, #0
 8001568:	617b      	str	r3, [r7, #20]
 800156a:	e032      	b.n	80015d2 <main+0xd2>
    hagl_draw_rounded_rectangle(2+i, 2+i, 158-i, 126-i, 8-i, rgb565(0, 0, i*16));
 800156c:	697b      	ldr	r3, [r7, #20]
 800156e:	b29b      	uxth	r3, r3
 8001570:	3302      	adds	r3, #2
 8001572:	b29b      	uxth	r3, r3
 8001574:	b21d      	sxth	r5, r3
 8001576:	697b      	ldr	r3, [r7, #20]
 8001578:	b29b      	uxth	r3, r3
 800157a:	3302      	adds	r3, #2
 800157c:	b29b      	uxth	r3, r3
 800157e:	b21e      	sxth	r6, r3
 8001580:	697b      	ldr	r3, [r7, #20]
 8001582:	b29b      	uxth	r3, r3
 8001584:	f1c3 039e 	rsb	r3, r3, #158	; 0x9e
 8001588:	b29b      	uxth	r3, r3
 800158a:	fa0f f883 	sxth.w	r8, r3
 800158e:	697b      	ldr	r3, [r7, #20]
 8001590:	b29b      	uxth	r3, r3
 8001592:	f1c3 037e 	rsb	r3, r3, #126	; 0x7e
 8001596:	b29b      	uxth	r3, r3
 8001598:	fa0f f983 	sxth.w	r9, r3
 800159c:	697b      	ldr	r3, [r7, #20]
 800159e:	b29b      	uxth	r3, r3
 80015a0:	f1c3 0308 	rsb	r3, r3, #8
 80015a4:	b29b      	uxth	r3, r3
 80015a6:	b21c      	sxth	r4, r3
 80015a8:	697b      	ldr	r3, [r7, #20]
 80015aa:	b2db      	uxtb	r3, r3
 80015ac:	011b      	lsls	r3, r3, #4
 80015ae:	b2db      	uxtb	r3, r3
 80015b0:	461a      	mov	r2, r3
 80015b2:	2100      	movs	r1, #0
 80015b4:	2000      	movs	r0, #0
 80015b6:	f006 ffa7 	bl	8008508 <rgb565>
 80015ba:	4603      	mov	r3, r0
 80015bc:	9301      	str	r3, [sp, #4]
 80015be:	9400      	str	r4, [sp, #0]
 80015c0:	464b      	mov	r3, r9
 80015c2:	4642      	mov	r2, r8
 80015c4:	4631      	mov	r1, r6
 80015c6:	4628      	mov	r0, r5
 80015c8:	f006 fe04 	bl	80081d4 <hagl_draw_rounded_rectangle>
  for (int i = 0; i < 8; i++) {
 80015cc:	697b      	ldr	r3, [r7, #20]
 80015ce:	3301      	adds	r3, #1
 80015d0:	617b      	str	r3, [r7, #20]
 80015d2:	697b      	ldr	r3, [r7, #20]
 80015d4:	2b07      	cmp	r3, #7
 80015d6:	ddc9      	ble.n	800156c <main+0x6c>
  }

  hagl_put_text("Hello World!", 40, 55, YELLOW, font6x9);
 80015d8:	4b38      	ldr	r3, [pc, #224]	; (80016bc <main+0x1bc>)
 80015da:	9300      	str	r3, [sp, #0]
 80015dc:	f24e 03ff 	movw	r3, #57599	; 0xe0ff
 80015e0:	2237      	movs	r2, #55	; 0x37
 80015e2:	2128      	movs	r1, #40	; 0x28
 80015e4:	4836      	ldr	r0, [pc, #216]	; (80016c0 <main+0x1c0>)
 80015e6:	f006 fd6b 	bl	80080c0 <hagl_put_text>

  lcd_copy();
 80015ea:	f7ff fd61 	bl	80010b0 <lcd_copy>
	  lcd_copy();
	  HAL_Delay(1000);
	  */


	  HAL_Delay(10);
 80015ee:	200a      	movs	r0, #10
 80015f0:	f000 fc96 	bl	8001f20 <HAL_Delay>
	  //up down
	  if(value[0] > value[1]){
 80015f4:	683a      	ldr	r2, [r7, #0]
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	429a      	cmp	r2, r3
 80015fa:	d902      	bls.n	8001602 <main+0x102>
		  CH1_DC += 100;
 80015fc:	69fb      	ldr	r3, [r7, #28]
 80015fe:	3364      	adds	r3, #100	; 0x64
 8001600:	61fb      	str	r3, [r7, #28]
	  }
	  if(value[2] > value[3]){
 8001602:	68ba      	ldr	r2, [r7, #8]
 8001604:	68fb      	ldr	r3, [r7, #12]
 8001606:	429a      	cmp	r2, r3
 8001608:	d902      	bls.n	8001610 <main+0x110>
		  CH1_DC += 100;
 800160a:	69fb      	ldr	r3, [r7, #28]
 800160c:	3364      	adds	r3, #100	; 0x64
 800160e:	61fb      	str	r3, [r7, #28]
	  }
	  if(value[0] < value[1]){
 8001610:	683a      	ldr	r2, [r7, #0]
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	429a      	cmp	r2, r3
 8001616:	d202      	bcs.n	800161e <main+0x11e>
		  CH1_DC -= 100;
 8001618:	69fb      	ldr	r3, [r7, #28]
 800161a:	3b64      	subs	r3, #100	; 0x64
 800161c:	61fb      	str	r3, [r7, #28]
	  }
	  if(value[2] < value[3]){
 800161e:	68ba      	ldr	r2, [r7, #8]
 8001620:	68fb      	ldr	r3, [r7, #12]
 8001622:	429a      	cmp	r2, r3
 8001624:	d202      	bcs.n	800162c <main+0x12c>
		  CH1_DC -= 100;
 8001626:	69fb      	ldr	r3, [r7, #28]
 8001628:	3b64      	subs	r3, #100	; 0x64
 800162a:	61fb      	str	r3, [r7, #28]
	  }


	  //left right
	  if(value[0] > value[2]){
 800162c:	683a      	ldr	r2, [r7, #0]
 800162e:	68bb      	ldr	r3, [r7, #8]
 8001630:	429a      	cmp	r2, r3
 8001632:	d902      	bls.n	800163a <main+0x13a>
		  CH2_DC += 100;
 8001634:	69bb      	ldr	r3, [r7, #24]
 8001636:	3364      	adds	r3, #100	; 0x64
 8001638:	61bb      	str	r3, [r7, #24]
	  }
	  if(value[1] > value[3]){
 800163a:	687a      	ldr	r2, [r7, #4]
 800163c:	68fb      	ldr	r3, [r7, #12]
 800163e:	429a      	cmp	r2, r3
 8001640:	d902      	bls.n	8001648 <main+0x148>
		  CH2_DC += 100;
 8001642:	69bb      	ldr	r3, [r7, #24]
 8001644:	3364      	adds	r3, #100	; 0x64
 8001646:	61bb      	str	r3, [r7, #24]
	  }
	  if(value[0] < value[2]){
 8001648:	683a      	ldr	r2, [r7, #0]
 800164a:	68bb      	ldr	r3, [r7, #8]
 800164c:	429a      	cmp	r2, r3
 800164e:	d202      	bcs.n	8001656 <main+0x156>
		  CH2_DC -= 100;
 8001650:	69bb      	ldr	r3, [r7, #24]
 8001652:	3b64      	subs	r3, #100	; 0x64
 8001654:	61bb      	str	r3, [r7, #24]
	  }
	  if(value[1] < value[3]){
 8001656:	687a      	ldr	r2, [r7, #4]
 8001658:	68fb      	ldr	r3, [r7, #12]
 800165a:	429a      	cmp	r2, r3
 800165c:	d202      	bcs.n	8001664 <main+0x164>
		  CH2_DC -= 100;
 800165e:	69bb      	ldr	r3, [r7, #24]
 8001660:	3b64      	subs	r3, #100	; 0x64
 8001662:	61bb      	str	r3, [r7, #24]




	  //check
	  if(CH1_DC > 114000){
 8001664:	69fb      	ldr	r3, [r7, #28]
 8001666:	4a17      	ldr	r2, [pc, #92]	; (80016c4 <main+0x1c4>)
 8001668:	4293      	cmp	r3, r2
 800166a:	dd01      	ble.n	8001670 <main+0x170>
		  CH1_DC = 114000;
 800166c:	4b15      	ldr	r3, [pc, #84]	; (80016c4 <main+0x1c4>)
 800166e:	61fb      	str	r3, [r7, #28]
	  }
	  if(CH1_DC < 80000){
 8001670:	69fb      	ldr	r3, [r7, #28]
 8001672:	4a15      	ldr	r2, [pc, #84]	; (80016c8 <main+0x1c8>)
 8001674:	4293      	cmp	r3, r2
 8001676:	dc01      	bgt.n	800167c <main+0x17c>
		  CH1_DC = 80000;
 8001678:	4b14      	ldr	r3, [pc, #80]	; (80016cc <main+0x1cc>)
 800167a:	61fb      	str	r3, [r7, #28]
	  }
	  if(CH2_DC > 205000){
 800167c:	69bb      	ldr	r3, [r7, #24]
 800167e:	4a14      	ldr	r2, [pc, #80]	; (80016d0 <main+0x1d0>)
 8001680:	4293      	cmp	r3, r2
 8001682:	dd01      	ble.n	8001688 <main+0x188>
		  CH2_DC = 205000;
 8001684:	4b12      	ldr	r3, [pc, #72]	; (80016d0 <main+0x1d0>)
 8001686:	61bb      	str	r3, [r7, #24]
	  }
	  if(CH2_DC < 62000){
 8001688:	69bb      	ldr	r3, [r7, #24]
 800168a:	f24f 222f 	movw	r2, #61999	; 0xf22f
 800168e:	4293      	cmp	r3, r2
 8001690:	dc02      	bgt.n	8001698 <main+0x198>
		  CH2_DC = 62000;
 8001692:	f24f 2330 	movw	r3, #62000	; 0xf230
 8001696:	61bb      	str	r3, [r7, #24]
	  }


	  TIM2->CCR1 = CH1_DC;
 8001698:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800169c:	69fb      	ldr	r3, [r7, #28]
 800169e:	6353      	str	r3, [r2, #52]	; 0x34
	  TIM2->CCR2 = CH2_DC;
 80016a0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80016a4:	69bb      	ldr	r3, [r7, #24]
 80016a6:	6393      	str	r3, [r2, #56]	; 0x38
	  HAL_Delay(10);
 80016a8:	e7a1      	b.n	80015ee <main+0xee>
 80016aa:	bf00      	nop
 80016ac:	000186a0 	.word	0x000186a0
 80016b0:	00020788 	.word	0x00020788
 80016b4:	2000a314 	.word	0x2000a314
 80016b8:	2000a200 	.word	0x2000a200
 80016bc:	0800b0c0 	.word	0x0800b0c0
 80016c0:	0800b018 	.word	0x0800b018
 80016c4:	0001bd50 	.word	0x0001bd50
 80016c8:	0001387f 	.word	0x0001387f
 80016cc:	00013880 	.word	0x00013880
 80016d0:	000320c8 	.word	0x000320c8

080016d4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80016d4:	b580      	push	{r7, lr}
 80016d6:	b096      	sub	sp, #88	; 0x58
 80016d8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80016da:	f107 0314 	add.w	r3, r7, #20
 80016de:	2244      	movs	r2, #68	; 0x44
 80016e0:	2100      	movs	r1, #0
 80016e2:	4618      	mov	r0, r3
 80016e4:	f007 f99a 	bl	8008a1c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80016e8:	463b      	mov	r3, r7
 80016ea:	2200      	movs	r2, #0
 80016ec:	601a      	str	r2, [r3, #0]
 80016ee:	605a      	str	r2, [r3, #4]
 80016f0:	609a      	str	r2, [r3, #8]
 80016f2:	60da      	str	r2, [r3, #12]
 80016f4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80016f6:	f44f 7000 	mov.w	r0, #512	; 0x200
 80016fa:	f002 fced 	bl	80040d8 <HAL_PWREx_ControlVoltageScaling>
 80016fe:	4603      	mov	r3, r0
 8001700:	2b00      	cmp	r3, #0
 8001702:	d001      	beq.n	8001708 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001704:	f000 f838 	bl	8001778 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8001708:	2310      	movs	r3, #16
 800170a:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800170c:	2301      	movs	r3, #1
 800170e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8001710:	2300      	movs	r3, #0
 8001712:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8001714:	2360      	movs	r3, #96	; 0x60
 8001716:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001718:	2302      	movs	r3, #2
 800171a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 800171c:	2301      	movs	r3, #1
 800171e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001720:	2301      	movs	r3, #1
 8001722:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 8001724:	2328      	movs	r3, #40	; 0x28
 8001726:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001728:	2307      	movs	r3, #7
 800172a:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800172c:	2302      	movs	r3, #2
 800172e:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001730:	2302      	movs	r3, #2
 8001732:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001734:	f107 0314 	add.w	r3, r7, #20
 8001738:	4618      	mov	r0, r3
 800173a:	f002 fd23 	bl	8004184 <HAL_RCC_OscConfig>
 800173e:	4603      	mov	r3, r0
 8001740:	2b00      	cmp	r3, #0
 8001742:	d001      	beq.n	8001748 <SystemClock_Config+0x74>
  {
    Error_Handler();
 8001744:	f000 f818 	bl	8001778 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001748:	230f      	movs	r3, #15
 800174a:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800174c:	2303      	movs	r3, #3
 800174e:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001750:	2300      	movs	r3, #0
 8001752:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001754:	2300      	movs	r3, #0
 8001756:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001758:	2300      	movs	r3, #0
 800175a:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800175c:	463b      	mov	r3, r7
 800175e:	2104      	movs	r1, #4
 8001760:	4618      	mov	r0, r3
 8001762:	f003 f8eb 	bl	800493c <HAL_RCC_ClockConfig>
 8001766:	4603      	mov	r3, r0
 8001768:	2b00      	cmp	r3, #0
 800176a:	d001      	beq.n	8001770 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 800176c:	f000 f804 	bl	8001778 <Error_Handler>
  }
}
 8001770:	bf00      	nop
 8001772:	3758      	adds	r7, #88	; 0x58
 8001774:	46bd      	mov	sp, r7
 8001776:	bd80      	pop	{r7, pc}

08001778 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001778:	b480      	push	{r7}
 800177a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800177c:	b672      	cpsid	i
}
 800177e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001780:	e7fe      	b.n	8001780 <Error_Handler+0x8>
	...

08001784 <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8001784:	b580      	push	{r7, lr}
 8001786:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8001788:	4b1b      	ldr	r3, [pc, #108]	; (80017f8 <MX_SPI2_Init+0x74>)
 800178a:	4a1c      	ldr	r2, [pc, #112]	; (80017fc <MX_SPI2_Init+0x78>)
 800178c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800178e:	4b1a      	ldr	r3, [pc, #104]	; (80017f8 <MX_SPI2_Init+0x74>)
 8001790:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001794:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001796:	4b18      	ldr	r3, [pc, #96]	; (80017f8 <MX_SPI2_Init+0x74>)
 8001798:	2200      	movs	r2, #0
 800179a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800179c:	4b16      	ldr	r3, [pc, #88]	; (80017f8 <MX_SPI2_Init+0x74>)
 800179e:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80017a2:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80017a4:	4b14      	ldr	r3, [pc, #80]	; (80017f8 <MX_SPI2_Init+0x74>)
 80017a6:	2200      	movs	r2, #0
 80017a8:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80017aa:	4b13      	ldr	r3, [pc, #76]	; (80017f8 <MX_SPI2_Init+0x74>)
 80017ac:	2200      	movs	r2, #0
 80017ae:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80017b0:	4b11      	ldr	r3, [pc, #68]	; (80017f8 <MX_SPI2_Init+0x74>)
 80017b2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80017b6:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80017b8:	4b0f      	ldr	r3, [pc, #60]	; (80017f8 <MX_SPI2_Init+0x74>)
 80017ba:	2210      	movs	r2, #16
 80017bc:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80017be:	4b0e      	ldr	r3, [pc, #56]	; (80017f8 <MX_SPI2_Init+0x74>)
 80017c0:	2200      	movs	r2, #0
 80017c2:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80017c4:	4b0c      	ldr	r3, [pc, #48]	; (80017f8 <MX_SPI2_Init+0x74>)
 80017c6:	2200      	movs	r2, #0
 80017c8:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80017ca:	4b0b      	ldr	r3, [pc, #44]	; (80017f8 <MX_SPI2_Init+0x74>)
 80017cc:	2200      	movs	r2, #0
 80017ce:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 80017d0:	4b09      	ldr	r3, [pc, #36]	; (80017f8 <MX_SPI2_Init+0x74>)
 80017d2:	2207      	movs	r2, #7
 80017d4:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80017d6:	4b08      	ldr	r3, [pc, #32]	; (80017f8 <MX_SPI2_Init+0x74>)
 80017d8:	2200      	movs	r2, #0
 80017da:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 80017dc:	4b06      	ldr	r3, [pc, #24]	; (80017f8 <MX_SPI2_Init+0x74>)
 80017de:	2200      	movs	r2, #0
 80017e0:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80017e2:	4805      	ldr	r0, [pc, #20]	; (80017f8 <MX_SPI2_Init+0x74>)
 80017e4:	f003 ff8a 	bl	80056fc <HAL_SPI_Init>
 80017e8:	4603      	mov	r3, r0
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d001      	beq.n	80017f2 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 80017ee:	f7ff ffc3 	bl	8001778 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80017f2:	bf00      	nop
 80017f4:	bd80      	pop	{r7, pc}
 80017f6:	bf00      	nop
 80017f8:	2000a2ac 	.word	0x2000a2ac
 80017fc:	40003800 	.word	0x40003800

08001800 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001800:	b580      	push	{r7, lr}
 8001802:	b08a      	sub	sp, #40	; 0x28
 8001804:	af00      	add	r7, sp, #0
 8001806:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001808:	f107 0314 	add.w	r3, r7, #20
 800180c:	2200      	movs	r2, #0
 800180e:	601a      	str	r2, [r3, #0]
 8001810:	605a      	str	r2, [r3, #4]
 8001812:	609a      	str	r2, [r3, #8]
 8001814:	60da      	str	r2, [r3, #12]
 8001816:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	4a25      	ldr	r2, [pc, #148]	; (80018b4 <HAL_SPI_MspInit+0xb4>)
 800181e:	4293      	cmp	r3, r2
 8001820:	d144      	bne.n	80018ac <HAL_SPI_MspInit+0xac>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001822:	4b25      	ldr	r3, [pc, #148]	; (80018b8 <HAL_SPI_MspInit+0xb8>)
 8001824:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001826:	4a24      	ldr	r2, [pc, #144]	; (80018b8 <HAL_SPI_MspInit+0xb8>)
 8001828:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800182c:	6593      	str	r3, [r2, #88]	; 0x58
 800182e:	4b22      	ldr	r3, [pc, #136]	; (80018b8 <HAL_SPI_MspInit+0xb8>)
 8001830:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001832:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001836:	613b      	str	r3, [r7, #16]
 8001838:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800183a:	4b1f      	ldr	r3, [pc, #124]	; (80018b8 <HAL_SPI_MspInit+0xb8>)
 800183c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800183e:	4a1e      	ldr	r2, [pc, #120]	; (80018b8 <HAL_SPI_MspInit+0xb8>)
 8001840:	f043 0304 	orr.w	r3, r3, #4
 8001844:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001846:	4b1c      	ldr	r3, [pc, #112]	; (80018b8 <HAL_SPI_MspInit+0xb8>)
 8001848:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800184a:	f003 0304 	and.w	r3, r3, #4
 800184e:	60fb      	str	r3, [r7, #12]
 8001850:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001852:	4b19      	ldr	r3, [pc, #100]	; (80018b8 <HAL_SPI_MspInit+0xb8>)
 8001854:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001856:	4a18      	ldr	r2, [pc, #96]	; (80018b8 <HAL_SPI_MspInit+0xb8>)
 8001858:	f043 0302 	orr.w	r3, r3, #2
 800185c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800185e:	4b16      	ldr	r3, [pc, #88]	; (80018b8 <HAL_SPI_MspInit+0xb8>)
 8001860:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001862:	f003 0302 	and.w	r3, r3, #2
 8001866:	60bb      	str	r3, [r7, #8]
 8001868:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PC3     ------> SPI2_MOSI
    PB10     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800186a:	2308      	movs	r3, #8
 800186c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800186e:	2302      	movs	r3, #2
 8001870:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001872:	2300      	movs	r3, #0
 8001874:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001876:	2303      	movs	r3, #3
 8001878:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800187a:	2305      	movs	r3, #5
 800187c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800187e:	f107 0314 	add.w	r3, r7, #20
 8001882:	4619      	mov	r1, r3
 8001884:	480d      	ldr	r0, [pc, #52]	; (80018bc <HAL_SPI_MspInit+0xbc>)
 8001886:	f002 fa57 	bl	8003d38 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800188a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800188e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001890:	2302      	movs	r3, #2
 8001892:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001894:	2300      	movs	r3, #0
 8001896:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001898:	2303      	movs	r3, #3
 800189a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800189c:	2305      	movs	r3, #5
 800189e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018a0:	f107 0314 	add.w	r3, r7, #20
 80018a4:	4619      	mov	r1, r3
 80018a6:	4806      	ldr	r0, [pc, #24]	; (80018c0 <HAL_SPI_MspInit+0xc0>)
 80018a8:	f002 fa46 	bl	8003d38 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 80018ac:	bf00      	nop
 80018ae:	3728      	adds	r7, #40	; 0x28
 80018b0:	46bd      	mov	sp, r7
 80018b2:	bd80      	pop	{r7, pc}
 80018b4:	40003800 	.word	0x40003800
 80018b8:	40021000 	.word	0x40021000
 80018bc:	48000800 	.word	0x48000800
 80018c0:	48000400 	.word	0x48000400

080018c4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80018c4:	b480      	push	{r7}
 80018c6:	b083      	sub	sp, #12
 80018c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80018ca:	4b0f      	ldr	r3, [pc, #60]	; (8001908 <HAL_MspInit+0x44>)
 80018cc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80018ce:	4a0e      	ldr	r2, [pc, #56]	; (8001908 <HAL_MspInit+0x44>)
 80018d0:	f043 0301 	orr.w	r3, r3, #1
 80018d4:	6613      	str	r3, [r2, #96]	; 0x60
 80018d6:	4b0c      	ldr	r3, [pc, #48]	; (8001908 <HAL_MspInit+0x44>)
 80018d8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80018da:	f003 0301 	and.w	r3, r3, #1
 80018de:	607b      	str	r3, [r7, #4]
 80018e0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80018e2:	4b09      	ldr	r3, [pc, #36]	; (8001908 <HAL_MspInit+0x44>)
 80018e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80018e6:	4a08      	ldr	r2, [pc, #32]	; (8001908 <HAL_MspInit+0x44>)
 80018e8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80018ec:	6593      	str	r3, [r2, #88]	; 0x58
 80018ee:	4b06      	ldr	r3, [pc, #24]	; (8001908 <HAL_MspInit+0x44>)
 80018f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80018f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80018f6:	603b      	str	r3, [r7, #0]
 80018f8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80018fa:	bf00      	nop
 80018fc:	370c      	adds	r7, #12
 80018fe:	46bd      	mov	sp, r7
 8001900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001904:	4770      	bx	lr
 8001906:	bf00      	nop
 8001908:	40021000 	.word	0x40021000

0800190c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800190c:	b480      	push	{r7}
 800190e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001910:	e7fe      	b.n	8001910 <NMI_Handler+0x4>

08001912 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001912:	b480      	push	{r7}
 8001914:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001916:	e7fe      	b.n	8001916 <HardFault_Handler+0x4>

08001918 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001918:	b480      	push	{r7}
 800191a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800191c:	e7fe      	b.n	800191c <MemManage_Handler+0x4>

0800191e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800191e:	b480      	push	{r7}
 8001920:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001922:	e7fe      	b.n	8001922 <BusFault_Handler+0x4>

08001924 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001924:	b480      	push	{r7}
 8001926:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001928:	e7fe      	b.n	8001928 <UsageFault_Handler+0x4>

0800192a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800192a:	b480      	push	{r7}
 800192c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800192e:	bf00      	nop
 8001930:	46bd      	mov	sp, r7
 8001932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001936:	4770      	bx	lr

08001938 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001938:	b480      	push	{r7}
 800193a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800193c:	bf00      	nop
 800193e:	46bd      	mov	sp, r7
 8001940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001944:	4770      	bx	lr

08001946 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001946:	b480      	push	{r7}
 8001948:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800194a:	bf00      	nop
 800194c:	46bd      	mov	sp, r7
 800194e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001952:	4770      	bx	lr

08001954 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001954:	b580      	push	{r7, lr}
 8001956:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001958:	f000 fac2 	bl	8001ee0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800195c:	bf00      	nop
 800195e:	bd80      	pop	{r7, pc}

08001960 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001960:	b580      	push	{r7, lr}
 8001962:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001964:	4802      	ldr	r0, [pc, #8]	; (8001970 <DMA1_Channel1_IRQHandler+0x10>)
 8001966:	f002 f907 	bl	8003b78 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800196a:	bf00      	nop
 800196c:	bd80      	pop	{r7, pc}
 800196e:	bf00      	nop
 8001970:	2000a264 	.word	0x2000a264

08001974 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001974:	b480      	push	{r7}
 8001976:	af00      	add	r7, sp, #0
	return 1;
 8001978:	2301      	movs	r3, #1
}
 800197a:	4618      	mov	r0, r3
 800197c:	46bd      	mov	sp, r7
 800197e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001982:	4770      	bx	lr

08001984 <_kill>:

int _kill(int pid, int sig)
{
 8001984:	b580      	push	{r7, lr}
 8001986:	b082      	sub	sp, #8
 8001988:	af00      	add	r7, sp, #0
 800198a:	6078      	str	r0, [r7, #4]
 800198c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800198e:	f006 fded 	bl	800856c <__errno>
 8001992:	4603      	mov	r3, r0
 8001994:	2216      	movs	r2, #22
 8001996:	601a      	str	r2, [r3, #0]
	return -1;
 8001998:	f04f 33ff 	mov.w	r3, #4294967295
}
 800199c:	4618      	mov	r0, r3
 800199e:	3708      	adds	r7, #8
 80019a0:	46bd      	mov	sp, r7
 80019a2:	bd80      	pop	{r7, pc}

080019a4 <_exit>:

void _exit (int status)
{
 80019a4:	b580      	push	{r7, lr}
 80019a6:	b082      	sub	sp, #8
 80019a8:	af00      	add	r7, sp, #0
 80019aa:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80019ac:	f04f 31ff 	mov.w	r1, #4294967295
 80019b0:	6878      	ldr	r0, [r7, #4]
 80019b2:	f7ff ffe7 	bl	8001984 <_kill>
	while (1) {}		/* Make sure we hang here */
 80019b6:	e7fe      	b.n	80019b6 <_exit+0x12>

080019b8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80019b8:	b580      	push	{r7, lr}
 80019ba:	b086      	sub	sp, #24
 80019bc:	af00      	add	r7, sp, #0
 80019be:	60f8      	str	r0, [r7, #12]
 80019c0:	60b9      	str	r1, [r7, #8]
 80019c2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019c4:	2300      	movs	r3, #0
 80019c6:	617b      	str	r3, [r7, #20]
 80019c8:	e00a      	b.n	80019e0 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80019ca:	f3af 8000 	nop.w
 80019ce:	4601      	mov	r1, r0
 80019d0:	68bb      	ldr	r3, [r7, #8]
 80019d2:	1c5a      	adds	r2, r3, #1
 80019d4:	60ba      	str	r2, [r7, #8]
 80019d6:	b2ca      	uxtb	r2, r1
 80019d8:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019da:	697b      	ldr	r3, [r7, #20]
 80019dc:	3301      	adds	r3, #1
 80019de:	617b      	str	r3, [r7, #20]
 80019e0:	697a      	ldr	r2, [r7, #20]
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	429a      	cmp	r2, r3
 80019e6:	dbf0      	blt.n	80019ca <_read+0x12>
	}

return len;
 80019e8:	687b      	ldr	r3, [r7, #4]
}
 80019ea:	4618      	mov	r0, r3
 80019ec:	3718      	adds	r7, #24
 80019ee:	46bd      	mov	sp, r7
 80019f0:	bd80      	pop	{r7, pc}

080019f2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80019f2:	b580      	push	{r7, lr}
 80019f4:	b086      	sub	sp, #24
 80019f6:	af00      	add	r7, sp, #0
 80019f8:	60f8      	str	r0, [r7, #12]
 80019fa:	60b9      	str	r1, [r7, #8]
 80019fc:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019fe:	2300      	movs	r3, #0
 8001a00:	617b      	str	r3, [r7, #20]
 8001a02:	e009      	b.n	8001a18 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001a04:	68bb      	ldr	r3, [r7, #8]
 8001a06:	1c5a      	adds	r2, r3, #1
 8001a08:	60ba      	str	r2, [r7, #8]
 8001a0a:	781b      	ldrb	r3, [r3, #0]
 8001a0c:	4618      	mov	r0, r3
 8001a0e:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a12:	697b      	ldr	r3, [r7, #20]
 8001a14:	3301      	adds	r3, #1
 8001a16:	617b      	str	r3, [r7, #20]
 8001a18:	697a      	ldr	r2, [r7, #20]
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	429a      	cmp	r2, r3
 8001a1e:	dbf1      	blt.n	8001a04 <_write+0x12>
	}
	return len;
 8001a20:	687b      	ldr	r3, [r7, #4]
}
 8001a22:	4618      	mov	r0, r3
 8001a24:	3718      	adds	r7, #24
 8001a26:	46bd      	mov	sp, r7
 8001a28:	bd80      	pop	{r7, pc}

08001a2a <_close>:

int _close(int file)
{
 8001a2a:	b480      	push	{r7}
 8001a2c:	b083      	sub	sp, #12
 8001a2e:	af00      	add	r7, sp, #0
 8001a30:	6078      	str	r0, [r7, #4]
	return -1;
 8001a32:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001a36:	4618      	mov	r0, r3
 8001a38:	370c      	adds	r7, #12
 8001a3a:	46bd      	mov	sp, r7
 8001a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a40:	4770      	bx	lr

08001a42 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001a42:	b480      	push	{r7}
 8001a44:	b083      	sub	sp, #12
 8001a46:	af00      	add	r7, sp, #0
 8001a48:	6078      	str	r0, [r7, #4]
 8001a4a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001a4c:	683b      	ldr	r3, [r7, #0]
 8001a4e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001a52:	605a      	str	r2, [r3, #4]
	return 0;
 8001a54:	2300      	movs	r3, #0
}
 8001a56:	4618      	mov	r0, r3
 8001a58:	370c      	adds	r7, #12
 8001a5a:	46bd      	mov	sp, r7
 8001a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a60:	4770      	bx	lr

08001a62 <_isatty>:

int _isatty(int file)
{
 8001a62:	b480      	push	{r7}
 8001a64:	b083      	sub	sp, #12
 8001a66:	af00      	add	r7, sp, #0
 8001a68:	6078      	str	r0, [r7, #4]
	return 1;
 8001a6a:	2301      	movs	r3, #1
}
 8001a6c:	4618      	mov	r0, r3
 8001a6e:	370c      	adds	r7, #12
 8001a70:	46bd      	mov	sp, r7
 8001a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a76:	4770      	bx	lr

08001a78 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001a78:	b480      	push	{r7}
 8001a7a:	b085      	sub	sp, #20
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	60f8      	str	r0, [r7, #12]
 8001a80:	60b9      	str	r1, [r7, #8]
 8001a82:	607a      	str	r2, [r7, #4]
	return 0;
 8001a84:	2300      	movs	r3, #0
}
 8001a86:	4618      	mov	r0, r3
 8001a88:	3714      	adds	r7, #20
 8001a8a:	46bd      	mov	sp, r7
 8001a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a90:	4770      	bx	lr
	...

08001a94 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001a94:	b580      	push	{r7, lr}
 8001a96:	b086      	sub	sp, #24
 8001a98:	af00      	add	r7, sp, #0
 8001a9a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001a9c:	4a14      	ldr	r2, [pc, #80]	; (8001af0 <_sbrk+0x5c>)
 8001a9e:	4b15      	ldr	r3, [pc, #84]	; (8001af4 <_sbrk+0x60>)
 8001aa0:	1ad3      	subs	r3, r2, r3
 8001aa2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001aa4:	697b      	ldr	r3, [r7, #20]
 8001aa6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001aa8:	4b13      	ldr	r3, [pc, #76]	; (8001af8 <_sbrk+0x64>)
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	d102      	bne.n	8001ab6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001ab0:	4b11      	ldr	r3, [pc, #68]	; (8001af8 <_sbrk+0x64>)
 8001ab2:	4a12      	ldr	r2, [pc, #72]	; (8001afc <_sbrk+0x68>)
 8001ab4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001ab6:	4b10      	ldr	r3, [pc, #64]	; (8001af8 <_sbrk+0x64>)
 8001ab8:	681a      	ldr	r2, [r3, #0]
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	4413      	add	r3, r2
 8001abe:	693a      	ldr	r2, [r7, #16]
 8001ac0:	429a      	cmp	r2, r3
 8001ac2:	d207      	bcs.n	8001ad4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001ac4:	f006 fd52 	bl	800856c <__errno>
 8001ac8:	4603      	mov	r3, r0
 8001aca:	220c      	movs	r2, #12
 8001acc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001ace:	f04f 33ff 	mov.w	r3, #4294967295
 8001ad2:	e009      	b.n	8001ae8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001ad4:	4b08      	ldr	r3, [pc, #32]	; (8001af8 <_sbrk+0x64>)
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001ada:	4b07      	ldr	r3, [pc, #28]	; (8001af8 <_sbrk+0x64>)
 8001adc:	681a      	ldr	r2, [r3, #0]
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	4413      	add	r3, r2
 8001ae2:	4a05      	ldr	r2, [pc, #20]	; (8001af8 <_sbrk+0x64>)
 8001ae4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001ae6:	68fb      	ldr	r3, [r7, #12]
}
 8001ae8:	4618      	mov	r0, r3
 8001aea:	3718      	adds	r7, #24
 8001aec:	46bd      	mov	sp, r7
 8001aee:	bd80      	pop	{r7, pc}
 8001af0:	20018000 	.word	0x20018000
 8001af4:	00000400 	.word	0x00000400
 8001af8:	2000a310 	.word	0x2000a310
 8001afc:	2000a3f8 	.word	0x2000a3f8

08001b00 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001b00:	b480      	push	{r7}
 8001b02:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001b04:	4b06      	ldr	r3, [pc, #24]	; (8001b20 <SystemInit+0x20>)
 8001b06:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001b0a:	4a05      	ldr	r2, [pc, #20]	; (8001b20 <SystemInit+0x20>)
 8001b0c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001b10:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8001b14:	bf00      	nop
 8001b16:	46bd      	mov	sp, r7
 8001b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b1c:	4770      	bx	lr
 8001b1e:	bf00      	nop
 8001b20:	e000ed00 	.word	0xe000ed00

08001b24 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001b24:	b580      	push	{r7, lr}
 8001b26:	b08e      	sub	sp, #56	; 0x38
 8001b28:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001b2a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001b2e:	2200      	movs	r2, #0
 8001b30:	601a      	str	r2, [r3, #0]
 8001b32:	605a      	str	r2, [r3, #4]
 8001b34:	609a      	str	r2, [r3, #8]
 8001b36:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b38:	f107 031c 	add.w	r3, r7, #28
 8001b3c:	2200      	movs	r2, #0
 8001b3e:	601a      	str	r2, [r3, #0]
 8001b40:	605a      	str	r2, [r3, #4]
 8001b42:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001b44:	463b      	mov	r3, r7
 8001b46:	2200      	movs	r2, #0
 8001b48:	601a      	str	r2, [r3, #0]
 8001b4a:	605a      	str	r2, [r3, #4]
 8001b4c:	609a      	str	r2, [r3, #8]
 8001b4e:	60da      	str	r2, [r3, #12]
 8001b50:	611a      	str	r2, [r3, #16]
 8001b52:	615a      	str	r2, [r3, #20]
 8001b54:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001b56:	4b32      	ldr	r3, [pc, #200]	; (8001c20 <MX_TIM2_Init+0xfc>)
 8001b58:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001b5c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001b5e:	4b30      	ldr	r3, [pc, #192]	; (8001c20 <MX_TIM2_Init+0xfc>)
 8001b60:	2200      	movs	r2, #0
 8001b62:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b64:	4b2e      	ldr	r3, [pc, #184]	; (8001c20 <MX_TIM2_Init+0xfc>)
 8001b66:	2200      	movs	r2, #0
 8001b68:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1599999;
 8001b6a:	4b2d      	ldr	r3, [pc, #180]	; (8001c20 <MX_TIM2_Init+0xfc>)
 8001b6c:	4a2d      	ldr	r2, [pc, #180]	; (8001c24 <MX_TIM2_Init+0x100>)
 8001b6e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b70:	4b2b      	ldr	r3, [pc, #172]	; (8001c20 <MX_TIM2_Init+0xfc>)
 8001b72:	2200      	movs	r2, #0
 8001b74:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001b76:	4b2a      	ldr	r3, [pc, #168]	; (8001c20 <MX_TIM2_Init+0xfc>)
 8001b78:	2280      	movs	r2, #128	; 0x80
 8001b7a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001b7c:	4828      	ldr	r0, [pc, #160]	; (8001c20 <MX_TIM2_Init+0xfc>)
 8001b7e:	f004 f933 	bl	8005de8 <HAL_TIM_Base_Init>
 8001b82:	4603      	mov	r3, r0
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	d001      	beq.n	8001b8c <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8001b88:	f7ff fdf6 	bl	8001778 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001b8c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001b90:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001b92:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001b96:	4619      	mov	r1, r3
 8001b98:	4821      	ldr	r0, [pc, #132]	; (8001c20 <MX_TIM2_Init+0xfc>)
 8001b9a:	f004 fbf7 	bl	800638c <HAL_TIM_ConfigClockSource>
 8001b9e:	4603      	mov	r3, r0
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d001      	beq.n	8001ba8 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8001ba4:	f7ff fde8 	bl	8001778 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001ba8:	481d      	ldr	r0, [pc, #116]	; (8001c20 <MX_TIM2_Init+0xfc>)
 8001baa:	f004 f974 	bl	8005e96 <HAL_TIM_PWM_Init>
 8001bae:	4603      	mov	r3, r0
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	d001      	beq.n	8001bb8 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8001bb4:	f7ff fde0 	bl	8001778 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001bb8:	2300      	movs	r3, #0
 8001bba:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001bbc:	2300      	movs	r3, #0
 8001bbe:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001bc0:	f107 031c 	add.w	r3, r7, #28
 8001bc4:	4619      	mov	r1, r3
 8001bc6:	4816      	ldr	r0, [pc, #88]	; (8001c20 <MX_TIM2_Init+0xfc>)
 8001bc8:	f005 f8da 	bl	8006d80 <HAL_TIMEx_MasterConfigSynchronization>
 8001bcc:	4603      	mov	r3, r0
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d001      	beq.n	8001bd6 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8001bd2:	f7ff fdd1 	bl	8001778 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001bd6:	2360      	movs	r3, #96	; 0x60
 8001bd8:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001bda:	2300      	movs	r3, #0
 8001bdc:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001bde:	2300      	movs	r3, #0
 8001be0:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001be2:	2300      	movs	r3, #0
 8001be4:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001be6:	463b      	mov	r3, r7
 8001be8:	2200      	movs	r2, #0
 8001bea:	4619      	mov	r1, r3
 8001bec:	480c      	ldr	r0, [pc, #48]	; (8001c20 <MX_TIM2_Init+0xfc>)
 8001bee:	f004 fab9 	bl	8006164 <HAL_TIM_PWM_ConfigChannel>
 8001bf2:	4603      	mov	r3, r0
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	d001      	beq.n	8001bfc <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8001bf8:	f7ff fdbe 	bl	8001778 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001bfc:	463b      	mov	r3, r7
 8001bfe:	2204      	movs	r2, #4
 8001c00:	4619      	mov	r1, r3
 8001c02:	4807      	ldr	r0, [pc, #28]	; (8001c20 <MX_TIM2_Init+0xfc>)
 8001c04:	f004 faae 	bl	8006164 <HAL_TIM_PWM_ConfigChannel>
 8001c08:	4603      	mov	r3, r0
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d001      	beq.n	8001c12 <MX_TIM2_Init+0xee>
  {
    Error_Handler();
 8001c0e:	f7ff fdb3 	bl	8001778 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001c12:	4803      	ldr	r0, [pc, #12]	; (8001c20 <MX_TIM2_Init+0xfc>)
 8001c14:	f000 f826 	bl	8001c64 <HAL_TIM_MspPostInit>

}
 8001c18:	bf00      	nop
 8001c1a:	3738      	adds	r7, #56	; 0x38
 8001c1c:	46bd      	mov	sp, r7
 8001c1e:	bd80      	pop	{r7, pc}
 8001c20:	2000a314 	.word	0x2000a314
 8001c24:	001869ff 	.word	0x001869ff

08001c28 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001c28:	b480      	push	{r7}
 8001c2a:	b085      	sub	sp, #20
 8001c2c:	af00      	add	r7, sp, #0
 8001c2e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001c38:	d10b      	bne.n	8001c52 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001c3a:	4b09      	ldr	r3, [pc, #36]	; (8001c60 <HAL_TIM_Base_MspInit+0x38>)
 8001c3c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c3e:	4a08      	ldr	r2, [pc, #32]	; (8001c60 <HAL_TIM_Base_MspInit+0x38>)
 8001c40:	f043 0301 	orr.w	r3, r3, #1
 8001c44:	6593      	str	r3, [r2, #88]	; 0x58
 8001c46:	4b06      	ldr	r3, [pc, #24]	; (8001c60 <HAL_TIM_Base_MspInit+0x38>)
 8001c48:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c4a:	f003 0301 	and.w	r3, r3, #1
 8001c4e:	60fb      	str	r3, [r7, #12]
 8001c50:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8001c52:	bf00      	nop
 8001c54:	3714      	adds	r7, #20
 8001c56:	46bd      	mov	sp, r7
 8001c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c5c:	4770      	bx	lr
 8001c5e:	bf00      	nop
 8001c60:	40021000 	.word	0x40021000

08001c64 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001c64:	b580      	push	{r7, lr}
 8001c66:	b088      	sub	sp, #32
 8001c68:	af00      	add	r7, sp, #0
 8001c6a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c6c:	f107 030c 	add.w	r3, r7, #12
 8001c70:	2200      	movs	r2, #0
 8001c72:	601a      	str	r2, [r3, #0]
 8001c74:	605a      	str	r2, [r3, #4]
 8001c76:	609a      	str	r2, [r3, #8]
 8001c78:	60da      	str	r2, [r3, #12]
 8001c7a:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001c84:	d11c      	bne.n	8001cc0 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c86:	4b10      	ldr	r3, [pc, #64]	; (8001cc8 <HAL_TIM_MspPostInit+0x64>)
 8001c88:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c8a:	4a0f      	ldr	r2, [pc, #60]	; (8001cc8 <HAL_TIM_MspPostInit+0x64>)
 8001c8c:	f043 0301 	orr.w	r3, r3, #1
 8001c90:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001c92:	4b0d      	ldr	r3, [pc, #52]	; (8001cc8 <HAL_TIM_MspPostInit+0x64>)
 8001c94:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c96:	f003 0301 	and.w	r3, r3, #1
 8001c9a:	60bb      	str	r3, [r7, #8]
 8001c9c:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001c9e:	2303      	movs	r3, #3
 8001ca0:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ca2:	2302      	movs	r3, #2
 8001ca4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ca6:	2300      	movs	r3, #0
 8001ca8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001caa:	2300      	movs	r3, #0
 8001cac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001cae:	2301      	movs	r3, #1
 8001cb0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cb2:	f107 030c 	add.w	r3, r7, #12
 8001cb6:	4619      	mov	r1, r3
 8001cb8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001cbc:	f002 f83c 	bl	8003d38 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8001cc0:	bf00      	nop
 8001cc2:	3720      	adds	r7, #32
 8001cc4:	46bd      	mov	sp, r7
 8001cc6:	bd80      	pop	{r7, pc}
 8001cc8:	40021000 	.word	0x40021000

08001ccc <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001ccc:	b580      	push	{r7, lr}
 8001cce:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001cd0:	4b14      	ldr	r3, [pc, #80]	; (8001d24 <MX_USART2_UART_Init+0x58>)
 8001cd2:	4a15      	ldr	r2, [pc, #84]	; (8001d28 <MX_USART2_UART_Init+0x5c>)
 8001cd4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001cd6:	4b13      	ldr	r3, [pc, #76]	; (8001d24 <MX_USART2_UART_Init+0x58>)
 8001cd8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001cdc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001cde:	4b11      	ldr	r3, [pc, #68]	; (8001d24 <MX_USART2_UART_Init+0x58>)
 8001ce0:	2200      	movs	r2, #0
 8001ce2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001ce4:	4b0f      	ldr	r3, [pc, #60]	; (8001d24 <MX_USART2_UART_Init+0x58>)
 8001ce6:	2200      	movs	r2, #0
 8001ce8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001cea:	4b0e      	ldr	r3, [pc, #56]	; (8001d24 <MX_USART2_UART_Init+0x58>)
 8001cec:	2200      	movs	r2, #0
 8001cee:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001cf0:	4b0c      	ldr	r3, [pc, #48]	; (8001d24 <MX_USART2_UART_Init+0x58>)
 8001cf2:	220c      	movs	r2, #12
 8001cf4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001cf6:	4b0b      	ldr	r3, [pc, #44]	; (8001d24 <MX_USART2_UART_Init+0x58>)
 8001cf8:	2200      	movs	r2, #0
 8001cfa:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001cfc:	4b09      	ldr	r3, [pc, #36]	; (8001d24 <MX_USART2_UART_Init+0x58>)
 8001cfe:	2200      	movs	r2, #0
 8001d00:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001d02:	4b08      	ldr	r3, [pc, #32]	; (8001d24 <MX_USART2_UART_Init+0x58>)
 8001d04:	2200      	movs	r2, #0
 8001d06:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001d08:	4b06      	ldr	r3, [pc, #24]	; (8001d24 <MX_USART2_UART_Init+0x58>)
 8001d0a:	2200      	movs	r2, #0
 8001d0c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001d0e:	4805      	ldr	r0, [pc, #20]	; (8001d24 <MX_USART2_UART_Init+0x58>)
 8001d10:	f005 f8be 	bl	8006e90 <HAL_UART_Init>
 8001d14:	4603      	mov	r3, r0
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	d001      	beq.n	8001d1e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001d1a:	f7ff fd2d 	bl	8001778 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001d1e:	bf00      	nop
 8001d20:	bd80      	pop	{r7, pc}
 8001d22:	bf00      	nop
 8001d24:	2000a360 	.word	0x2000a360
 8001d28:	40004400 	.word	0x40004400

08001d2c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001d2c:	b580      	push	{r7, lr}
 8001d2e:	b0ac      	sub	sp, #176	; 0xb0
 8001d30:	af00      	add	r7, sp, #0
 8001d32:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d34:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001d38:	2200      	movs	r2, #0
 8001d3a:	601a      	str	r2, [r3, #0]
 8001d3c:	605a      	str	r2, [r3, #4]
 8001d3e:	609a      	str	r2, [r3, #8]
 8001d40:	60da      	str	r2, [r3, #12]
 8001d42:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001d44:	f107 0314 	add.w	r3, r7, #20
 8001d48:	2288      	movs	r2, #136	; 0x88
 8001d4a:	2100      	movs	r1, #0
 8001d4c:	4618      	mov	r0, r3
 8001d4e:	f006 fe65 	bl	8008a1c <memset>
  if(uartHandle->Instance==USART2)
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	4a21      	ldr	r2, [pc, #132]	; (8001ddc <HAL_UART_MspInit+0xb0>)
 8001d58:	4293      	cmp	r3, r2
 8001d5a:	d13b      	bne.n	8001dd4 <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001d5c:	2302      	movs	r3, #2
 8001d5e:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001d60:	2300      	movs	r3, #0
 8001d62:	653b      	str	r3, [r7, #80]	; 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001d64:	f107 0314 	add.w	r3, r7, #20
 8001d68:	4618      	mov	r0, r3
 8001d6a:	f003 f80b 	bl	8004d84 <HAL_RCCEx_PeriphCLKConfig>
 8001d6e:	4603      	mov	r3, r0
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	d001      	beq.n	8001d78 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001d74:	f7ff fd00 	bl	8001778 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001d78:	4b19      	ldr	r3, [pc, #100]	; (8001de0 <HAL_UART_MspInit+0xb4>)
 8001d7a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d7c:	4a18      	ldr	r2, [pc, #96]	; (8001de0 <HAL_UART_MspInit+0xb4>)
 8001d7e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001d82:	6593      	str	r3, [r2, #88]	; 0x58
 8001d84:	4b16      	ldr	r3, [pc, #88]	; (8001de0 <HAL_UART_MspInit+0xb4>)
 8001d86:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d88:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d8c:	613b      	str	r3, [r7, #16]
 8001d8e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d90:	4b13      	ldr	r3, [pc, #76]	; (8001de0 <HAL_UART_MspInit+0xb4>)
 8001d92:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d94:	4a12      	ldr	r2, [pc, #72]	; (8001de0 <HAL_UART_MspInit+0xb4>)
 8001d96:	f043 0301 	orr.w	r3, r3, #1
 8001d9a:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001d9c:	4b10      	ldr	r3, [pc, #64]	; (8001de0 <HAL_UART_MspInit+0xb4>)
 8001d9e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001da0:	f003 0301 	and.w	r3, r3, #1
 8001da4:	60fb      	str	r3, [r7, #12]
 8001da6:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001da8:	230c      	movs	r3, #12
 8001daa:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dae:	2302      	movs	r3, #2
 8001db0:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001db4:	2300      	movs	r3, #0
 8001db6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001dba:	2303      	movs	r3, #3
 8001dbc:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001dc0:	2307      	movs	r3, #7
 8001dc2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001dc6:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001dca:	4619      	mov	r1, r3
 8001dcc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001dd0:	f001 ffb2 	bl	8003d38 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001dd4:	bf00      	nop
 8001dd6:	37b0      	adds	r7, #176	; 0xb0
 8001dd8:	46bd      	mov	sp, r7
 8001dda:	bd80      	pop	{r7, pc}
 8001ddc:	40004400 	.word	0x40004400
 8001de0:	40021000 	.word	0x40021000

08001de4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001de4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001e1c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001de8:	f7ff fe8a 	bl	8001b00 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001dec:	480c      	ldr	r0, [pc, #48]	; (8001e20 <LoopForever+0x6>)
  ldr r1, =_edata
 8001dee:	490d      	ldr	r1, [pc, #52]	; (8001e24 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001df0:	4a0d      	ldr	r2, [pc, #52]	; (8001e28 <LoopForever+0xe>)
  movs r3, #0
 8001df2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001df4:	e002      	b.n	8001dfc <LoopCopyDataInit>

08001df6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001df6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001df8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001dfa:	3304      	adds	r3, #4

08001dfc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001dfc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001dfe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001e00:	d3f9      	bcc.n	8001df6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001e02:	4a0a      	ldr	r2, [pc, #40]	; (8001e2c <LoopForever+0x12>)
  ldr r4, =_ebss
 8001e04:	4c0a      	ldr	r4, [pc, #40]	; (8001e30 <LoopForever+0x16>)
  movs r3, #0
 8001e06:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001e08:	e001      	b.n	8001e0e <LoopFillZerobss>

08001e0a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001e0a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001e0c:	3204      	adds	r2, #4

08001e0e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001e0e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001e10:	d3fb      	bcc.n	8001e0a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001e12:	f006 fd69 	bl	80088e8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001e16:	f7ff fb73 	bl	8001500 <main>

08001e1a <LoopForever>:

LoopForever:
    b LoopForever
 8001e1a:	e7fe      	b.n	8001e1a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001e1c:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001e20:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001e24:	200001e4 	.word	0x200001e4
  ldr r2, =_sidata
 8001e28:	0800e4ac 	.word	0x0800e4ac
  ldr r2, =_sbss
 8001e2c:	200001e4 	.word	0x200001e4
  ldr r4, =_ebss
 8001e30:	2000a3f8 	.word	0x2000a3f8

08001e34 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001e34:	e7fe      	b.n	8001e34 <ADC1_2_IRQHandler>

08001e36 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001e36:	b580      	push	{r7, lr}
 8001e38:	b082      	sub	sp, #8
 8001e3a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001e3c:	2300      	movs	r3, #0
 8001e3e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001e40:	2003      	movs	r0, #3
 8001e42:	f001 fd3f 	bl	80038c4 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001e46:	200f      	movs	r0, #15
 8001e48:	f000 f80e 	bl	8001e68 <HAL_InitTick>
 8001e4c:	4603      	mov	r3, r0
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d002      	beq.n	8001e58 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001e52:	2301      	movs	r3, #1
 8001e54:	71fb      	strb	r3, [r7, #7]
 8001e56:	e001      	b.n	8001e5c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001e58:	f7ff fd34 	bl	80018c4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001e5c:	79fb      	ldrb	r3, [r7, #7]
}
 8001e5e:	4618      	mov	r0, r3
 8001e60:	3708      	adds	r7, #8
 8001e62:	46bd      	mov	sp, r7
 8001e64:	bd80      	pop	{r7, pc}
	...

08001e68 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	b084      	sub	sp, #16
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001e70:	2300      	movs	r3, #0
 8001e72:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001e74:	4b17      	ldr	r3, [pc, #92]	; (8001ed4 <HAL_InitTick+0x6c>)
 8001e76:	781b      	ldrb	r3, [r3, #0]
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d023      	beq.n	8001ec4 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001e7c:	4b16      	ldr	r3, [pc, #88]	; (8001ed8 <HAL_InitTick+0x70>)
 8001e7e:	681a      	ldr	r2, [r3, #0]
 8001e80:	4b14      	ldr	r3, [pc, #80]	; (8001ed4 <HAL_InitTick+0x6c>)
 8001e82:	781b      	ldrb	r3, [r3, #0]
 8001e84:	4619      	mov	r1, r3
 8001e86:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001e8a:	fbb3 f3f1 	udiv	r3, r3, r1
 8001e8e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e92:	4618      	mov	r0, r3
 8001e94:	f001 fd4b 	bl	800392e <HAL_SYSTICK_Config>
 8001e98:	4603      	mov	r3, r0
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d10f      	bne.n	8001ebe <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	2b0f      	cmp	r3, #15
 8001ea2:	d809      	bhi.n	8001eb8 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001ea4:	2200      	movs	r2, #0
 8001ea6:	6879      	ldr	r1, [r7, #4]
 8001ea8:	f04f 30ff 	mov.w	r0, #4294967295
 8001eac:	f001 fd15 	bl	80038da <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001eb0:	4a0a      	ldr	r2, [pc, #40]	; (8001edc <HAL_InitTick+0x74>)
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	6013      	str	r3, [r2, #0]
 8001eb6:	e007      	b.n	8001ec8 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001eb8:	2301      	movs	r3, #1
 8001eba:	73fb      	strb	r3, [r7, #15]
 8001ebc:	e004      	b.n	8001ec8 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001ebe:	2301      	movs	r3, #1
 8001ec0:	73fb      	strb	r3, [r7, #15]
 8001ec2:	e001      	b.n	8001ec8 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001ec4:	2301      	movs	r3, #1
 8001ec6:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001ec8:	7bfb      	ldrb	r3, [r7, #15]
}
 8001eca:	4618      	mov	r0, r3
 8001ecc:	3710      	adds	r7, #16
 8001ece:	46bd      	mov	sp, r7
 8001ed0:	bd80      	pop	{r7, pc}
 8001ed2:	bf00      	nop
 8001ed4:	20000008 	.word	0x20000008
 8001ed8:	20000000 	.word	0x20000000
 8001edc:	20000004 	.word	0x20000004

08001ee0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001ee0:	b480      	push	{r7}
 8001ee2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001ee4:	4b06      	ldr	r3, [pc, #24]	; (8001f00 <HAL_IncTick+0x20>)
 8001ee6:	781b      	ldrb	r3, [r3, #0]
 8001ee8:	461a      	mov	r2, r3
 8001eea:	4b06      	ldr	r3, [pc, #24]	; (8001f04 <HAL_IncTick+0x24>)
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	4413      	add	r3, r2
 8001ef0:	4a04      	ldr	r2, [pc, #16]	; (8001f04 <HAL_IncTick+0x24>)
 8001ef2:	6013      	str	r3, [r2, #0]
}
 8001ef4:	bf00      	nop
 8001ef6:	46bd      	mov	sp, r7
 8001ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001efc:	4770      	bx	lr
 8001efe:	bf00      	nop
 8001f00:	20000008 	.word	0x20000008
 8001f04:	2000a3e4 	.word	0x2000a3e4

08001f08 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001f08:	b480      	push	{r7}
 8001f0a:	af00      	add	r7, sp, #0
  return uwTick;
 8001f0c:	4b03      	ldr	r3, [pc, #12]	; (8001f1c <HAL_GetTick+0x14>)
 8001f0e:	681b      	ldr	r3, [r3, #0]
}
 8001f10:	4618      	mov	r0, r3
 8001f12:	46bd      	mov	sp, r7
 8001f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f18:	4770      	bx	lr
 8001f1a:	bf00      	nop
 8001f1c:	2000a3e4 	.word	0x2000a3e4

08001f20 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001f20:	b580      	push	{r7, lr}
 8001f22:	b084      	sub	sp, #16
 8001f24:	af00      	add	r7, sp, #0
 8001f26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001f28:	f7ff ffee 	bl	8001f08 <HAL_GetTick>
 8001f2c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001f32:	68fb      	ldr	r3, [r7, #12]
 8001f34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f38:	d005      	beq.n	8001f46 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001f3a:	4b0a      	ldr	r3, [pc, #40]	; (8001f64 <HAL_Delay+0x44>)
 8001f3c:	781b      	ldrb	r3, [r3, #0]
 8001f3e:	461a      	mov	r2, r3
 8001f40:	68fb      	ldr	r3, [r7, #12]
 8001f42:	4413      	add	r3, r2
 8001f44:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001f46:	bf00      	nop
 8001f48:	f7ff ffde 	bl	8001f08 <HAL_GetTick>
 8001f4c:	4602      	mov	r2, r0
 8001f4e:	68bb      	ldr	r3, [r7, #8]
 8001f50:	1ad3      	subs	r3, r2, r3
 8001f52:	68fa      	ldr	r2, [r7, #12]
 8001f54:	429a      	cmp	r2, r3
 8001f56:	d8f7      	bhi.n	8001f48 <HAL_Delay+0x28>
  {
  }
}
 8001f58:	bf00      	nop
 8001f5a:	bf00      	nop
 8001f5c:	3710      	adds	r7, #16
 8001f5e:	46bd      	mov	sp, r7
 8001f60:	bd80      	pop	{r7, pc}
 8001f62:	bf00      	nop
 8001f64:	20000008 	.word	0x20000008

08001f68 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001f68:	b480      	push	{r7}
 8001f6a:	b083      	sub	sp, #12
 8001f6c:	af00      	add	r7, sp, #0
 8001f6e:	6078      	str	r0, [r7, #4]
 8001f70:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	689b      	ldr	r3, [r3, #8]
 8001f76:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8001f7a:	683b      	ldr	r3, [r7, #0]
 8001f7c:	431a      	orrs	r2, r3
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	609a      	str	r2, [r3, #8]
}
 8001f82:	bf00      	nop
 8001f84:	370c      	adds	r7, #12
 8001f86:	46bd      	mov	sp, r7
 8001f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f8c:	4770      	bx	lr

08001f8e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001f8e:	b480      	push	{r7}
 8001f90:	b083      	sub	sp, #12
 8001f92:	af00      	add	r7, sp, #0
 8001f94:	6078      	str	r0, [r7, #4]
 8001f96:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	689b      	ldr	r3, [r3, #8]
 8001f9c:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8001fa0:	683b      	ldr	r3, [r7, #0]
 8001fa2:	431a      	orrs	r2, r3
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	609a      	str	r2, [r3, #8]
}
 8001fa8:	bf00      	nop
 8001faa:	370c      	adds	r7, #12
 8001fac:	46bd      	mov	sp, r7
 8001fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb2:	4770      	bx	lr

08001fb4 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001fb4:	b480      	push	{r7}
 8001fb6:	b083      	sub	sp, #12
 8001fb8:	af00      	add	r7, sp, #0
 8001fba:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	689b      	ldr	r3, [r3, #8]
 8001fc0:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8001fc4:	4618      	mov	r0, r3
 8001fc6:	370c      	adds	r7, #12
 8001fc8:	46bd      	mov	sp, r7
 8001fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fce:	4770      	bx	lr

08001fd0 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001fd0:	b480      	push	{r7}
 8001fd2:	b087      	sub	sp, #28
 8001fd4:	af00      	add	r7, sp, #0
 8001fd6:	60f8      	str	r0, [r7, #12]
 8001fd8:	60b9      	str	r1, [r7, #8]
 8001fda:	607a      	str	r2, [r7, #4]
 8001fdc:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001fde:	68fb      	ldr	r3, [r7, #12]
 8001fe0:	3360      	adds	r3, #96	; 0x60
 8001fe2:	461a      	mov	r2, r3
 8001fe4:	68bb      	ldr	r3, [r7, #8]
 8001fe6:	009b      	lsls	r3, r3, #2
 8001fe8:	4413      	add	r3, r2
 8001fea:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001fec:	697b      	ldr	r3, [r7, #20]
 8001fee:	681a      	ldr	r2, [r3, #0]
 8001ff0:	4b08      	ldr	r3, [pc, #32]	; (8002014 <LL_ADC_SetOffset+0x44>)
 8001ff2:	4013      	ands	r3, r2
 8001ff4:	687a      	ldr	r2, [r7, #4]
 8001ff6:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8001ffa:	683a      	ldr	r2, [r7, #0]
 8001ffc:	430a      	orrs	r2, r1
 8001ffe:	4313      	orrs	r3, r2
 8002000:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8002004:	697b      	ldr	r3, [r7, #20]
 8002006:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8002008:	bf00      	nop
 800200a:	371c      	adds	r7, #28
 800200c:	46bd      	mov	sp, r7
 800200e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002012:	4770      	bx	lr
 8002014:	03fff000 	.word	0x03fff000

08002018 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8002018:	b480      	push	{r7}
 800201a:	b085      	sub	sp, #20
 800201c:	af00      	add	r7, sp, #0
 800201e:	6078      	str	r0, [r7, #4]
 8002020:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	3360      	adds	r3, #96	; 0x60
 8002026:	461a      	mov	r2, r3
 8002028:	683b      	ldr	r3, [r7, #0]
 800202a:	009b      	lsls	r3, r3, #2
 800202c:	4413      	add	r3, r2
 800202e:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002030:	68fb      	ldr	r3, [r7, #12]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8002038:	4618      	mov	r0, r3
 800203a:	3714      	adds	r7, #20
 800203c:	46bd      	mov	sp, r7
 800203e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002042:	4770      	bx	lr

08002044 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8002044:	b480      	push	{r7}
 8002046:	b087      	sub	sp, #28
 8002048:	af00      	add	r7, sp, #0
 800204a:	60f8      	str	r0, [r7, #12]
 800204c:	60b9      	str	r1, [r7, #8]
 800204e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002050:	68fb      	ldr	r3, [r7, #12]
 8002052:	3360      	adds	r3, #96	; 0x60
 8002054:	461a      	mov	r2, r3
 8002056:	68bb      	ldr	r3, [r7, #8]
 8002058:	009b      	lsls	r3, r3, #2
 800205a:	4413      	add	r3, r2
 800205c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800205e:	697b      	ldr	r3, [r7, #20]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	431a      	orrs	r2, r3
 800206a:	697b      	ldr	r3, [r7, #20]
 800206c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800206e:	bf00      	nop
 8002070:	371c      	adds	r7, #28
 8002072:	46bd      	mov	sp, r7
 8002074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002078:	4770      	bx	lr

0800207a <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 800207a:	b480      	push	{r7}
 800207c:	b083      	sub	sp, #12
 800207e:	af00      	add	r7, sp, #0
 8002080:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	68db      	ldr	r3, [r3, #12]
 8002086:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800208a:	2b00      	cmp	r3, #0
 800208c:	d101      	bne.n	8002092 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 800208e:	2301      	movs	r3, #1
 8002090:	e000      	b.n	8002094 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8002092:	2300      	movs	r3, #0
}
 8002094:	4618      	mov	r0, r3
 8002096:	370c      	adds	r7, #12
 8002098:	46bd      	mov	sp, r7
 800209a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800209e:	4770      	bx	lr

080020a0 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80020a0:	b480      	push	{r7}
 80020a2:	b087      	sub	sp, #28
 80020a4:	af00      	add	r7, sp, #0
 80020a6:	60f8      	str	r0, [r7, #12]
 80020a8:	60b9      	str	r1, [r7, #8]
 80020aa:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 80020ac:	68fb      	ldr	r3, [r7, #12]
 80020ae:	3330      	adds	r3, #48	; 0x30
 80020b0:	461a      	mov	r2, r3
 80020b2:	68bb      	ldr	r3, [r7, #8]
 80020b4:	0a1b      	lsrs	r3, r3, #8
 80020b6:	009b      	lsls	r3, r3, #2
 80020b8:	f003 030c 	and.w	r3, r3, #12
 80020bc:	4413      	add	r3, r2
 80020be:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80020c0:	697b      	ldr	r3, [r7, #20]
 80020c2:	681a      	ldr	r2, [r3, #0]
 80020c4:	68bb      	ldr	r3, [r7, #8]
 80020c6:	f003 031f 	and.w	r3, r3, #31
 80020ca:	211f      	movs	r1, #31
 80020cc:	fa01 f303 	lsl.w	r3, r1, r3
 80020d0:	43db      	mvns	r3, r3
 80020d2:	401a      	ands	r2, r3
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	0e9b      	lsrs	r3, r3, #26
 80020d8:	f003 011f 	and.w	r1, r3, #31
 80020dc:	68bb      	ldr	r3, [r7, #8]
 80020de:	f003 031f 	and.w	r3, r3, #31
 80020e2:	fa01 f303 	lsl.w	r3, r1, r3
 80020e6:	431a      	orrs	r2, r3
 80020e8:	697b      	ldr	r3, [r7, #20]
 80020ea:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80020ec:	bf00      	nop
 80020ee:	371c      	adds	r7, #28
 80020f0:	46bd      	mov	sp, r7
 80020f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f6:	4770      	bx	lr

080020f8 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80020f8:	b480      	push	{r7}
 80020fa:	b087      	sub	sp, #28
 80020fc:	af00      	add	r7, sp, #0
 80020fe:	60f8      	str	r0, [r7, #12]
 8002100:	60b9      	str	r1, [r7, #8]
 8002102:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8002104:	68fb      	ldr	r3, [r7, #12]
 8002106:	3314      	adds	r3, #20
 8002108:	461a      	mov	r2, r3
 800210a:	68bb      	ldr	r3, [r7, #8]
 800210c:	0e5b      	lsrs	r3, r3, #25
 800210e:	009b      	lsls	r3, r3, #2
 8002110:	f003 0304 	and.w	r3, r3, #4
 8002114:	4413      	add	r3, r2
 8002116:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002118:	697b      	ldr	r3, [r7, #20]
 800211a:	681a      	ldr	r2, [r3, #0]
 800211c:	68bb      	ldr	r3, [r7, #8]
 800211e:	0d1b      	lsrs	r3, r3, #20
 8002120:	f003 031f 	and.w	r3, r3, #31
 8002124:	2107      	movs	r1, #7
 8002126:	fa01 f303 	lsl.w	r3, r1, r3
 800212a:	43db      	mvns	r3, r3
 800212c:	401a      	ands	r2, r3
 800212e:	68bb      	ldr	r3, [r7, #8]
 8002130:	0d1b      	lsrs	r3, r3, #20
 8002132:	f003 031f 	and.w	r3, r3, #31
 8002136:	6879      	ldr	r1, [r7, #4]
 8002138:	fa01 f303 	lsl.w	r3, r1, r3
 800213c:	431a      	orrs	r2, r3
 800213e:	697b      	ldr	r3, [r7, #20]
 8002140:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8002142:	bf00      	nop
 8002144:	371c      	adds	r7, #28
 8002146:	46bd      	mov	sp, r7
 8002148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800214c:	4770      	bx	lr
	...

08002150 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8002150:	b480      	push	{r7}
 8002152:	b085      	sub	sp, #20
 8002154:	af00      	add	r7, sp, #0
 8002156:	60f8      	str	r0, [r7, #12]
 8002158:	60b9      	str	r1, [r7, #8]
 800215a:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8002162:	68bb      	ldr	r3, [r7, #8]
 8002164:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002168:	43db      	mvns	r3, r3
 800216a:	401a      	ands	r2, r3
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	f003 0318 	and.w	r3, r3, #24
 8002172:	4908      	ldr	r1, [pc, #32]	; (8002194 <LL_ADC_SetChannelSingleDiff+0x44>)
 8002174:	40d9      	lsrs	r1, r3
 8002176:	68bb      	ldr	r3, [r7, #8]
 8002178:	400b      	ands	r3, r1
 800217a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800217e:	431a      	orrs	r2, r3
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8002186:	bf00      	nop
 8002188:	3714      	adds	r7, #20
 800218a:	46bd      	mov	sp, r7
 800218c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002190:	4770      	bx	lr
 8002192:	bf00      	nop
 8002194:	0007ffff 	.word	0x0007ffff

08002198 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002198:	b480      	push	{r7}
 800219a:	b083      	sub	sp, #12
 800219c:	af00      	add	r7, sp, #0
 800219e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	689b      	ldr	r3, [r3, #8]
 80021a4:	f003 031f 	and.w	r3, r3, #31
}
 80021a8:	4618      	mov	r0, r3
 80021aa:	370c      	adds	r7, #12
 80021ac:	46bd      	mov	sp, r7
 80021ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b2:	4770      	bx	lr

080021b4 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(ADC_Common_TypeDef *ADCxy_COMMON)
{
 80021b4:	b480      	push	{r7}
 80021b6:	b083      	sub	sp, #12
 80021b8:	af00      	add	r7, sp, #0
 80021ba:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	689b      	ldr	r3, [r3, #8]
 80021c0:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 80021c4:	4618      	mov	r0, r3
 80021c6:	370c      	adds	r7, #12
 80021c8:	46bd      	mov	sp, r7
 80021ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ce:	4770      	bx	lr

080021d0 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80021d0:	b480      	push	{r7}
 80021d2:	b083      	sub	sp, #12
 80021d4:	af00      	add	r7, sp, #0
 80021d6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	689b      	ldr	r3, [r3, #8]
 80021dc:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 80021e0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80021e4:	687a      	ldr	r2, [r7, #4]
 80021e6:	6093      	str	r3, [r2, #8]
}
 80021e8:	bf00      	nop
 80021ea:	370c      	adds	r7, #12
 80021ec:	46bd      	mov	sp, r7
 80021ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f2:	4770      	bx	lr

080021f4 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 80021f4:	b480      	push	{r7}
 80021f6:	b083      	sub	sp, #12
 80021f8:	af00      	add	r7, sp, #0
 80021fa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	689b      	ldr	r3, [r3, #8]
 8002200:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002204:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002208:	d101      	bne.n	800220e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800220a:	2301      	movs	r3, #1
 800220c:	e000      	b.n	8002210 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800220e:	2300      	movs	r3, #0
}
 8002210:	4618      	mov	r0, r3
 8002212:	370c      	adds	r7, #12
 8002214:	46bd      	mov	sp, r7
 8002216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800221a:	4770      	bx	lr

0800221c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800221c:	b480      	push	{r7}
 800221e:	b083      	sub	sp, #12
 8002220:	af00      	add	r7, sp, #0
 8002222:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	689b      	ldr	r3, [r3, #8]
 8002228:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 800222c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002230:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002238:	bf00      	nop
 800223a:	370c      	adds	r7, #12
 800223c:	46bd      	mov	sp, r7
 800223e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002242:	4770      	bx	lr

08002244 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8002244:	b480      	push	{r7}
 8002246:	b083      	sub	sp, #12
 8002248:	af00      	add	r7, sp, #0
 800224a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	689b      	ldr	r3, [r3, #8]
 8002250:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002254:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002258:	d101      	bne.n	800225e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800225a:	2301      	movs	r3, #1
 800225c:	e000      	b.n	8002260 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800225e:	2300      	movs	r3, #0
}
 8002260:	4618      	mov	r0, r3
 8002262:	370c      	adds	r7, #12
 8002264:	46bd      	mov	sp, r7
 8002266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800226a:	4770      	bx	lr

0800226c <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 800226c:	b480      	push	{r7}
 800226e:	b083      	sub	sp, #12
 8002270:	af00      	add	r7, sp, #0
 8002272:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	689b      	ldr	r3, [r3, #8]
 8002278:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800227c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002280:	f043 0201 	orr.w	r2, r3, #1
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8002288:	bf00      	nop
 800228a:	370c      	adds	r7, #12
 800228c:	46bd      	mov	sp, r7
 800228e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002292:	4770      	bx	lr

08002294 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8002294:	b480      	push	{r7}
 8002296:	b083      	sub	sp, #12
 8002298:	af00      	add	r7, sp, #0
 800229a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	689b      	ldr	r3, [r3, #8]
 80022a0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80022a4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80022a8:	f043 0202 	orr.w	r2, r3, #2
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 80022b0:	bf00      	nop
 80022b2:	370c      	adds	r7, #12
 80022b4:	46bd      	mov	sp, r7
 80022b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ba:	4770      	bx	lr

080022bc <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 80022bc:	b480      	push	{r7}
 80022be:	b083      	sub	sp, #12
 80022c0:	af00      	add	r7, sp, #0
 80022c2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	689b      	ldr	r3, [r3, #8]
 80022c8:	f003 0301 	and.w	r3, r3, #1
 80022cc:	2b01      	cmp	r3, #1
 80022ce:	d101      	bne.n	80022d4 <LL_ADC_IsEnabled+0x18>
 80022d0:	2301      	movs	r3, #1
 80022d2:	e000      	b.n	80022d6 <LL_ADC_IsEnabled+0x1a>
 80022d4:	2300      	movs	r3, #0
}
 80022d6:	4618      	mov	r0, r3
 80022d8:	370c      	adds	r7, #12
 80022da:	46bd      	mov	sp, r7
 80022dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e0:	4770      	bx	lr

080022e2 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 80022e2:	b480      	push	{r7}
 80022e4:	b083      	sub	sp, #12
 80022e6:	af00      	add	r7, sp, #0
 80022e8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	689b      	ldr	r3, [r3, #8]
 80022ee:	f003 0302 	and.w	r3, r3, #2
 80022f2:	2b02      	cmp	r3, #2
 80022f4:	d101      	bne.n	80022fa <LL_ADC_IsDisableOngoing+0x18>
 80022f6:	2301      	movs	r3, #1
 80022f8:	e000      	b.n	80022fc <LL_ADC_IsDisableOngoing+0x1a>
 80022fa:	2300      	movs	r3, #0
}
 80022fc:	4618      	mov	r0, r3
 80022fe:	370c      	adds	r7, #12
 8002300:	46bd      	mov	sp, r7
 8002302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002306:	4770      	bx	lr

08002308 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8002308:	b480      	push	{r7}
 800230a:	b083      	sub	sp, #12
 800230c:	af00      	add	r7, sp, #0
 800230e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	689b      	ldr	r3, [r3, #8]
 8002314:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002318:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800231c:	f043 0204 	orr.w	r2, r3, #4
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8002324:	bf00      	nop
 8002326:	370c      	adds	r7, #12
 8002328:	46bd      	mov	sp, r7
 800232a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800232e:	4770      	bx	lr

08002330 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8002330:	b480      	push	{r7}
 8002332:	b083      	sub	sp, #12
 8002334:	af00      	add	r7, sp, #0
 8002336:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	689b      	ldr	r3, [r3, #8]
 800233c:	f003 0304 	and.w	r3, r3, #4
 8002340:	2b04      	cmp	r3, #4
 8002342:	d101      	bne.n	8002348 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002344:	2301      	movs	r3, #1
 8002346:	e000      	b.n	800234a <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002348:	2300      	movs	r3, #0
}
 800234a:	4618      	mov	r0, r3
 800234c:	370c      	adds	r7, #12
 800234e:	46bd      	mov	sp, r7
 8002350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002354:	4770      	bx	lr

08002356 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8002356:	b480      	push	{r7}
 8002358:	b083      	sub	sp, #12
 800235a:	af00      	add	r7, sp, #0
 800235c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	689b      	ldr	r3, [r3, #8]
 8002362:	f003 0308 	and.w	r3, r3, #8
 8002366:	2b08      	cmp	r3, #8
 8002368:	d101      	bne.n	800236e <LL_ADC_INJ_IsConversionOngoing+0x18>
 800236a:	2301      	movs	r3, #1
 800236c:	e000      	b.n	8002370 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800236e:	2300      	movs	r3, #0
}
 8002370:	4618      	mov	r0, r3
 8002372:	370c      	adds	r7, #12
 8002374:	46bd      	mov	sp, r7
 8002376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800237a:	4770      	bx	lr

0800237c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800237c:	b590      	push	{r4, r7, lr}
 800237e:	b089      	sub	sp, #36	; 0x24
 8002380:	af00      	add	r7, sp, #0
 8002382:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002384:	2300      	movs	r3, #0
 8002386:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8002388:	2300      	movs	r3, #0
 800238a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	2b00      	cmp	r3, #0
 8002390:	d101      	bne.n	8002396 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8002392:	2301      	movs	r3, #1
 8002394:	e136      	b.n	8002604 <HAL_ADC_Init+0x288>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	691b      	ldr	r3, [r3, #16]
 800239a:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d109      	bne.n	80023b8 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80023a4:	6878      	ldr	r0, [r7, #4]
 80023a6:	f7fe ff79 	bl	800129c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	2200      	movs	r2, #0
 80023ae:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	2200      	movs	r2, #0
 80023b4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	4618      	mov	r0, r3
 80023be:	f7ff ff19 	bl	80021f4 <LL_ADC_IsDeepPowerDownEnabled>
 80023c2:	4603      	mov	r3, r0
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d004      	beq.n	80023d2 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	4618      	mov	r0, r3
 80023ce:	f7ff feff 	bl	80021d0 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	4618      	mov	r0, r3
 80023d8:	f7ff ff34 	bl	8002244 <LL_ADC_IsInternalRegulatorEnabled>
 80023dc:	4603      	mov	r3, r0
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d115      	bne.n	800240e <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	4618      	mov	r0, r3
 80023e8:	f7ff ff18 	bl	800221c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80023ec:	4b87      	ldr	r3, [pc, #540]	; (800260c <HAL_ADC_Init+0x290>)
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	099b      	lsrs	r3, r3, #6
 80023f2:	4a87      	ldr	r2, [pc, #540]	; (8002610 <HAL_ADC_Init+0x294>)
 80023f4:	fba2 2303 	umull	r2, r3, r2, r3
 80023f8:	099b      	lsrs	r3, r3, #6
 80023fa:	3301      	adds	r3, #1
 80023fc:	005b      	lsls	r3, r3, #1
 80023fe:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002400:	e002      	b.n	8002408 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8002402:	68bb      	ldr	r3, [r7, #8]
 8002404:	3b01      	subs	r3, #1
 8002406:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002408:	68bb      	ldr	r3, [r7, #8]
 800240a:	2b00      	cmp	r3, #0
 800240c:	d1f9      	bne.n	8002402 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	4618      	mov	r0, r3
 8002414:	f7ff ff16 	bl	8002244 <LL_ADC_IsInternalRegulatorEnabled>
 8002418:	4603      	mov	r3, r0
 800241a:	2b00      	cmp	r3, #0
 800241c:	d10d      	bne.n	800243a <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002422:	f043 0210 	orr.w	r2, r3, #16
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800242e:	f043 0201 	orr.w	r2, r3, #1
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8002436:	2301      	movs	r3, #1
 8002438:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	4618      	mov	r0, r3
 8002440:	f7ff ff76 	bl	8002330 <LL_ADC_REG_IsConversionOngoing>
 8002444:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800244a:	f003 0310 	and.w	r3, r3, #16
 800244e:	2b00      	cmp	r3, #0
 8002450:	f040 80cf 	bne.w	80025f2 <HAL_ADC_Init+0x276>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8002454:	697b      	ldr	r3, [r7, #20]
 8002456:	2b00      	cmp	r3, #0
 8002458:	f040 80cb 	bne.w	80025f2 <HAL_ADC_Init+0x276>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002460:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8002464:	f043 0202 	orr.w	r2, r3, #2
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	4618      	mov	r0, r3
 8002472:	f7ff ff23 	bl	80022bc <LL_ADC_IsEnabled>
 8002476:	4603      	mov	r3, r0
 8002478:	2b00      	cmp	r3, #0
 800247a:	d115      	bne.n	80024a8 <HAL_ADC_Init+0x12c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800247c:	4865      	ldr	r0, [pc, #404]	; (8002614 <HAL_ADC_Init+0x298>)
 800247e:	f7ff ff1d 	bl	80022bc <LL_ADC_IsEnabled>
 8002482:	4604      	mov	r4, r0
 8002484:	4864      	ldr	r0, [pc, #400]	; (8002618 <HAL_ADC_Init+0x29c>)
 8002486:	f7ff ff19 	bl	80022bc <LL_ADC_IsEnabled>
 800248a:	4603      	mov	r3, r0
 800248c:	431c      	orrs	r4, r3
 800248e:	4863      	ldr	r0, [pc, #396]	; (800261c <HAL_ADC_Init+0x2a0>)
 8002490:	f7ff ff14 	bl	80022bc <LL_ADC_IsEnabled>
 8002494:	4603      	mov	r3, r0
 8002496:	4323      	orrs	r3, r4
 8002498:	2b00      	cmp	r3, #0
 800249a:	d105      	bne.n	80024a8 <HAL_ADC_Init+0x12c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	685b      	ldr	r3, [r3, #4]
 80024a0:	4619      	mov	r1, r3
 80024a2:	485f      	ldr	r0, [pc, #380]	; (8002620 <HAL_ADC_Init+0x2a4>)
 80024a4:	f7ff fd60 	bl	8001f68 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	7e5b      	ldrb	r3, [r3, #25]
 80024ac:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80024b2:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 80024b8:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 80024be:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80024c6:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80024c8:	4313      	orrs	r3, r2
 80024ca:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	f893 3020 	ldrb.w	r3, [r3, #32]
 80024d2:	2b01      	cmp	r3, #1
 80024d4:	d106      	bne.n	80024e4 <HAL_ADC_Init+0x168>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024da:	3b01      	subs	r3, #1
 80024dc:	045b      	lsls	r3, r3, #17
 80024de:	69ba      	ldr	r2, [r7, #24]
 80024e0:	4313      	orrs	r3, r2
 80024e2:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	d009      	beq.n	8002500 <HAL_ADC_Init+0x184>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80024f0:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024f8:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80024fa:	69ba      	ldr	r2, [r7, #24]
 80024fc:	4313      	orrs	r3, r2
 80024fe:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	68da      	ldr	r2, [r3, #12]
 8002506:	4b47      	ldr	r3, [pc, #284]	; (8002624 <HAL_ADC_Init+0x2a8>)
 8002508:	4013      	ands	r3, r2
 800250a:	687a      	ldr	r2, [r7, #4]
 800250c:	6812      	ldr	r2, [r2, #0]
 800250e:	69b9      	ldr	r1, [r7, #24]
 8002510:	430b      	orrs	r3, r1
 8002512:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	4618      	mov	r0, r3
 800251a:	f7ff ff09 	bl	8002330 <LL_ADC_REG_IsConversionOngoing>
 800251e:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	4618      	mov	r0, r3
 8002526:	f7ff ff16 	bl	8002356 <LL_ADC_INJ_IsConversionOngoing>
 800252a:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800252c:	693b      	ldr	r3, [r7, #16]
 800252e:	2b00      	cmp	r3, #0
 8002530:	d13d      	bne.n	80025ae <HAL_ADC_Init+0x232>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	2b00      	cmp	r3, #0
 8002536:	d13a      	bne.n	80025ae <HAL_ADC_Init+0x232>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	7e1b      	ldrb	r3, [r3, #24]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 800253c:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002544:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8002546:	4313      	orrs	r3, r2
 8002548:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	68db      	ldr	r3, [r3, #12]
 8002550:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002554:	f023 0302 	bic.w	r3, r3, #2
 8002558:	687a      	ldr	r2, [r7, #4]
 800255a:	6812      	ldr	r2, [r2, #0]
 800255c:	69b9      	ldr	r1, [r7, #24]
 800255e:	430b      	orrs	r3, r1
 8002560:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002568:	2b01      	cmp	r3, #1
 800256a:	d118      	bne.n	800259e <HAL_ADC_Init+0x222>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	691b      	ldr	r3, [r3, #16]
 8002572:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8002576:	f023 0304 	bic.w	r3, r3, #4
 800257a:	687a      	ldr	r2, [r7, #4]
 800257c:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 800257e:	687a      	ldr	r2, [r7, #4]
 8002580:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002582:	4311      	orrs	r1, r2
 8002584:	687a      	ldr	r2, [r7, #4]
 8002586:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8002588:	4311      	orrs	r1, r2
 800258a:	687a      	ldr	r2, [r7, #4]
 800258c:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800258e:	430a      	orrs	r2, r1
 8002590:	431a      	orrs	r2, r3
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	f042 0201 	orr.w	r2, r2, #1
 800259a:	611a      	str	r2, [r3, #16]
 800259c:	e007      	b.n	80025ae <HAL_ADC_Init+0x232>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	691a      	ldr	r2, [r3, #16]
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	f022 0201 	bic.w	r2, r2, #1
 80025ac:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	691b      	ldr	r3, [r3, #16]
 80025b2:	2b01      	cmp	r3, #1
 80025b4:	d10c      	bne.n	80025d0 <HAL_ADC_Init+0x254>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025bc:	f023 010f 	bic.w	r1, r3, #15
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	69db      	ldr	r3, [r3, #28]
 80025c4:	1e5a      	subs	r2, r3, #1
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	430a      	orrs	r2, r1
 80025cc:	631a      	str	r2, [r3, #48]	; 0x30
 80025ce:	e007      	b.n	80025e0 <HAL_ADC_Init+0x264>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	f022 020f 	bic.w	r2, r2, #15
 80025de:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80025e4:	f023 0303 	bic.w	r3, r3, #3
 80025e8:	f043 0201 	orr.w	r2, r3, #1
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	655a      	str	r2, [r3, #84]	; 0x54
 80025f0:	e007      	b.n	8002602 <HAL_ADC_Init+0x286>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80025f6:	f043 0210 	orr.w	r2, r3, #16
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 80025fe:	2301      	movs	r3, #1
 8002600:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002602:	7ffb      	ldrb	r3, [r7, #31]
}
 8002604:	4618      	mov	r0, r3
 8002606:	3724      	adds	r7, #36	; 0x24
 8002608:	46bd      	mov	sp, r7
 800260a:	bd90      	pop	{r4, r7, pc}
 800260c:	20000000 	.word	0x20000000
 8002610:	053e2d63 	.word	0x053e2d63
 8002614:	50040000 	.word	0x50040000
 8002618:	50040100 	.word	0x50040100
 800261c:	50040200 	.word	0x50040200
 8002620:	50040300 	.word	0x50040300
 8002624:	fff0c007 	.word	0xfff0c007

08002628 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8002628:	b580      	push	{r7, lr}
 800262a:	b088      	sub	sp, #32
 800262c:	af00      	add	r7, sp, #0
 800262e:	6078      	str	r0, [r7, #4]
 8002630:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002632:	4866      	ldr	r0, [pc, #408]	; (80027cc <HAL_ADC_PollForConversion+0x1a4>)
 8002634:	f7ff fdb0 	bl	8002198 <LL_ADC_GetMultimode>
 8002638:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	695b      	ldr	r3, [r3, #20]
 800263e:	2b08      	cmp	r3, #8
 8002640:	d102      	bne.n	8002648 <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8002642:	2308      	movs	r3, #8
 8002644:	61fb      	str	r3, [r7, #28]
 8002646:	e02a      	b.n	800269e <HAL_ADC_PollForConversion+0x76>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002648:	697b      	ldr	r3, [r7, #20]
 800264a:	2b00      	cmp	r3, #0
 800264c:	d005      	beq.n	800265a <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800264e:	697b      	ldr	r3, [r7, #20]
 8002650:	2b05      	cmp	r3, #5
 8002652:	d002      	beq.n	800265a <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002654:	697b      	ldr	r3, [r7, #20]
 8002656:	2b09      	cmp	r3, #9
 8002658:	d111      	bne.n	800267e <HAL_ADC_PollForConversion+0x56>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	68db      	ldr	r3, [r3, #12]
 8002660:	f003 0301 	and.w	r3, r3, #1
 8002664:	2b00      	cmp	r3, #0
 8002666:	d007      	beq.n	8002678 <HAL_ADC_PollForConversion+0x50>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800266c:	f043 0220 	orr.w	r2, r3, #32
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_ERROR;
 8002674:	2301      	movs	r3, #1
 8002676:	e0a4      	b.n	80027c2 <HAL_ADC_PollForConversion+0x19a>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8002678:	2304      	movs	r3, #4
 800267a:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 800267c:	e00f      	b.n	800269e <HAL_ADC_PollForConversion+0x76>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 800267e:	4853      	ldr	r0, [pc, #332]	; (80027cc <HAL_ADC_PollForConversion+0x1a4>)
 8002680:	f7ff fd98 	bl	80021b4 <LL_ADC_GetMultiDMATransfer>
 8002684:	4603      	mov	r3, r0
 8002686:	2b00      	cmp	r3, #0
 8002688:	d007      	beq.n	800269a <HAL_ADC_PollForConversion+0x72>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800268e:	f043 0220 	orr.w	r2, r3, #32
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_ERROR;
 8002696:	2301      	movs	r3, #1
 8002698:	e093      	b.n	80027c2 <HAL_ADC_PollForConversion+0x19a>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 800269a:	2304      	movs	r3, #4
 800269c:	61fb      	str	r3, [r7, #28]
    }
#endif
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 800269e:	f7ff fc33 	bl	8001f08 <HAL_GetTick>
 80026a2:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80026a4:	e021      	b.n	80026ea <HAL_ADC_PollForConversion+0xc2>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 80026a6:	683b      	ldr	r3, [r7, #0]
 80026a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80026ac:	d01d      	beq.n	80026ea <HAL_ADC_PollForConversion+0xc2>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 80026ae:	f7ff fc2b 	bl	8001f08 <HAL_GetTick>
 80026b2:	4602      	mov	r2, r0
 80026b4:	693b      	ldr	r3, [r7, #16]
 80026b6:	1ad3      	subs	r3, r2, r3
 80026b8:	683a      	ldr	r2, [r7, #0]
 80026ba:	429a      	cmp	r2, r3
 80026bc:	d302      	bcc.n	80026c4 <HAL_ADC_PollForConversion+0x9c>
 80026be:	683b      	ldr	r3, [r7, #0]
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d112      	bne.n	80026ea <HAL_ADC_PollForConversion+0xc2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	681a      	ldr	r2, [r3, #0]
 80026ca:	69fb      	ldr	r3, [r7, #28]
 80026cc:	4013      	ands	r3, r2
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d10b      	bne.n	80026ea <HAL_ADC_PollForConversion+0xc2>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80026d6:	f043 0204 	orr.w	r2, r3, #4
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	655a      	str	r2, [r3, #84]	; 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	2200      	movs	r2, #0
 80026e2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

          return HAL_TIMEOUT;
 80026e6:	2303      	movs	r3, #3
 80026e8:	e06b      	b.n	80027c2 <HAL_ADC_PollForConversion+0x19a>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	681a      	ldr	r2, [r3, #0]
 80026f0:	69fb      	ldr	r3, [r7, #28]
 80026f2:	4013      	ands	r3, r2
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	d0d6      	beq.n	80026a6 <HAL_ADC_PollForConversion+0x7e>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80026fc:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	655a      	str	r2, [r3, #84]	; 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	4618      	mov	r0, r3
 800270a:	f7ff fcb6 	bl	800207a <LL_ADC_REG_IsTriggerSourceSWStart>
 800270e:	4603      	mov	r3, r0
 8002710:	2b00      	cmp	r3, #0
 8002712:	d01c      	beq.n	800274e <HAL_ADC_PollForConversion+0x126>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	7e5b      	ldrb	r3, [r3, #25]
 8002718:	2b00      	cmp	r3, #0
 800271a:	d118      	bne.n	800274e <HAL_ADC_PollForConversion+0x126>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	f003 0308 	and.w	r3, r3, #8
 8002726:	2b08      	cmp	r3, #8
 8002728:	d111      	bne.n	800274e <HAL_ADC_PollForConversion+0x126>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800272e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	655a      	str	r2, [r3, #84]	; 0x54

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800273a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800273e:	2b00      	cmp	r3, #0
 8002740:	d105      	bne.n	800274e <HAL_ADC_PollForConversion+0x126>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002746:	f043 0201 	orr.w	r2, r3, #1
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	655a      	str	r2, [r3, #84]	; 0x54

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	4a1f      	ldr	r2, [pc, #124]	; (80027d0 <HAL_ADC_PollForConversion+0x1a8>)
 8002754:	4293      	cmp	r3, r2
 8002756:	d002      	beq.n	800275e <HAL_ADC_PollForConversion+0x136>
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	e000      	b.n	8002760 <HAL_ADC_PollForConversion+0x138>
 800275e:	4b1d      	ldr	r3, [pc, #116]	; (80027d4 <HAL_ADC_PollForConversion+0x1ac>)
 8002760:	687a      	ldr	r2, [r7, #4]
 8002762:	6812      	ldr	r2, [r2, #0]
 8002764:	4293      	cmp	r3, r2
 8002766:	d008      	beq.n	800277a <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002768:	697b      	ldr	r3, [r7, #20]
 800276a:	2b00      	cmp	r3, #0
 800276c:	d005      	beq.n	800277a <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800276e:	697b      	ldr	r3, [r7, #20]
 8002770:	2b05      	cmp	r3, #5
 8002772:	d002      	beq.n	800277a <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002774:	697b      	ldr	r3, [r7, #20]
 8002776:	2b09      	cmp	r3, #9
 8002778:	d104      	bne.n	8002784 <HAL_ADC_PollForConversion+0x15c>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	68db      	ldr	r3, [r3, #12]
 8002780:	61bb      	str	r3, [r7, #24]
 8002782:	e00c      	b.n	800279e <HAL_ADC_PollForConversion+0x176>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	4a11      	ldr	r2, [pc, #68]	; (80027d0 <HAL_ADC_PollForConversion+0x1a8>)
 800278a:	4293      	cmp	r3, r2
 800278c:	d002      	beq.n	8002794 <HAL_ADC_PollForConversion+0x16c>
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	e000      	b.n	8002796 <HAL_ADC_PollForConversion+0x16e>
 8002794:	4b0f      	ldr	r3, [pc, #60]	; (80027d4 <HAL_ADC_PollForConversion+0x1ac>)
 8002796:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	68db      	ldr	r3, [r3, #12]
 800279c:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 800279e:	69fb      	ldr	r3, [r7, #28]
 80027a0:	2b08      	cmp	r3, #8
 80027a2:	d104      	bne.n	80027ae <HAL_ADC_PollForConversion+0x186>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	2208      	movs	r2, #8
 80027aa:	601a      	str	r2, [r3, #0]
 80027ac:	e008      	b.n	80027c0 <HAL_ADC_PollForConversion+0x198>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 80027ae:	69bb      	ldr	r3, [r7, #24]
 80027b0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d103      	bne.n	80027c0 <HAL_ADC_PollForConversion+0x198>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	220c      	movs	r2, #12
 80027be:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 80027c0:	2300      	movs	r3, #0
}
 80027c2:	4618      	mov	r0, r3
 80027c4:	3720      	adds	r7, #32
 80027c6:	46bd      	mov	sp, r7
 80027c8:	bd80      	pop	{r7, pc}
 80027ca:	bf00      	nop
 80027cc:	50040300 	.word	0x50040300
 80027d0:	50040100 	.word	0x50040100
 80027d4:	50040000 	.word	0x50040000

080027d8 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 80027d8:	b580      	push	{r7, lr}
 80027da:	b086      	sub	sp, #24
 80027dc:	af00      	add	r7, sp, #0
 80027de:	60f8      	str	r0, [r7, #12]
 80027e0:	60b9      	str	r1, [r7, #8]
 80027e2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80027e4:	4853      	ldr	r0, [pc, #332]	; (8002934 <HAL_ADC_Start_DMA+0x15c>)
 80027e6:	f7ff fcd7 	bl	8002198 <LL_ADC_GetMultimode>
 80027ea:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	4618      	mov	r0, r3
 80027f2:	f7ff fd9d 	bl	8002330 <LL_ADC_REG_IsConversionOngoing>
 80027f6:	4603      	mov	r3, r0
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	f040 8093 	bne.w	8002924 <HAL_ADC_Start_DMA+0x14c>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002804:	2b01      	cmp	r3, #1
 8002806:	d101      	bne.n	800280c <HAL_ADC_Start_DMA+0x34>
 8002808:	2302      	movs	r3, #2
 800280a:	e08e      	b.n	800292a <HAL_ADC_Start_DMA+0x152>
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	2201      	movs	r2, #1
 8002810:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	4a47      	ldr	r2, [pc, #284]	; (8002938 <HAL_ADC_Start_DMA+0x160>)
 800281a:	4293      	cmp	r3, r2
 800281c:	d008      	beq.n	8002830 <HAL_ADC_Start_DMA+0x58>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800281e:	693b      	ldr	r3, [r7, #16]
 8002820:	2b00      	cmp	r3, #0
 8002822:	d005      	beq.n	8002830 <HAL_ADC_Start_DMA+0x58>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002824:	693b      	ldr	r3, [r7, #16]
 8002826:	2b05      	cmp	r3, #5
 8002828:	d002      	beq.n	8002830 <HAL_ADC_Start_DMA+0x58>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800282a:	693b      	ldr	r3, [r7, #16]
 800282c:	2b09      	cmp	r3, #9
 800282e:	d172      	bne.n	8002916 <HAL_ADC_Start_DMA+0x13e>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8002830:	68f8      	ldr	r0, [r7, #12]
 8002832:	f000 fc9b 	bl	800316c <ADC_Enable>
 8002836:	4603      	mov	r3, r0
 8002838:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 800283a:	7dfb      	ldrb	r3, [r7, #23]
 800283c:	2b00      	cmp	r3, #0
 800283e:	d165      	bne.n	800290c <HAL_ADC_Start_DMA+0x134>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002844:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002848:	f023 0301 	bic.w	r3, r3, #1
 800284c:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	655a      	str	r2, [r3, #84]	; 0x54

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	4a38      	ldr	r2, [pc, #224]	; (800293c <HAL_ADC_Start_DMA+0x164>)
 800285a:	4293      	cmp	r3, r2
 800285c:	d002      	beq.n	8002864 <HAL_ADC_Start_DMA+0x8c>
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	e000      	b.n	8002866 <HAL_ADC_Start_DMA+0x8e>
 8002864:	4b36      	ldr	r3, [pc, #216]	; (8002940 <HAL_ADC_Start_DMA+0x168>)
 8002866:	68fa      	ldr	r2, [r7, #12]
 8002868:	6812      	ldr	r2, [r2, #0]
 800286a:	4293      	cmp	r3, r2
 800286c:	d002      	beq.n	8002874 <HAL_ADC_Start_DMA+0x9c>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800286e:	693b      	ldr	r3, [r7, #16]
 8002870:	2b00      	cmp	r3, #0
 8002872:	d105      	bne.n	8002880 <HAL_ADC_Start_DMA+0xa8>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002878:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	655a      	str	r2, [r3, #84]	; 0x54
        }
#endif

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002884:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002888:	2b00      	cmp	r3, #0
 800288a:	d006      	beq.n	800289a <HAL_ADC_Start_DMA+0xc2>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002890:	f023 0206 	bic.w	r2, r3, #6
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	659a      	str	r2, [r3, #88]	; 0x58
 8002898:	e002      	b.n	80028a0 <HAL_ADC_Start_DMA+0xc8>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	2200      	movs	r2, #0
 800289e:	659a      	str	r2, [r3, #88]	; 0x58
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80028a4:	4a27      	ldr	r2, [pc, #156]	; (8002944 <HAL_ADC_Start_DMA+0x16c>)
 80028a6:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80028ac:	4a26      	ldr	r2, [pc, #152]	; (8002948 <HAL_ADC_Start_DMA+0x170>)
 80028ae:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80028b4:	4a25      	ldr	r2, [pc, #148]	; (800294c <HAL_ADC_Start_DMA+0x174>)
 80028b6:	635a      	str	r2, [r3, #52]	; 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	221c      	movs	r2, #28
 80028be:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	2200      	movs	r2, #0
 80028c4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	685a      	ldr	r2, [r3, #4]
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	f042 0210 	orr.w	r2, r2, #16
 80028d6:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	68da      	ldr	r2, [r3, #12]
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	f042 0201 	orr.w	r2, r2, #1
 80028e6:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	3340      	adds	r3, #64	; 0x40
 80028f2:	4619      	mov	r1, r3
 80028f4:	68ba      	ldr	r2, [r7, #8]
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	f001 f8de 	bl	8003ab8 <HAL_DMA_Start_IT>
 80028fc:	4603      	mov	r3, r0
 80028fe:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	4618      	mov	r0, r3
 8002906:	f7ff fcff 	bl	8002308 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 800290a:	e00d      	b.n	8002928 <HAL_ADC_Start_DMA+0x150>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	2200      	movs	r2, #0
 8002910:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      if (tmp_hal_status == HAL_OK)
 8002914:	e008      	b.n	8002928 <HAL_ADC_Start_DMA+0x150>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 8002916:	2301      	movs	r3, #1
 8002918:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	2200      	movs	r2, #0
 800291e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 8002922:	e001      	b.n	8002928 <HAL_ADC_Start_DMA+0x150>
    }
#endif
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002924:	2302      	movs	r3, #2
 8002926:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8002928:	7dfb      	ldrb	r3, [r7, #23]
}
 800292a:	4618      	mov	r0, r3
 800292c:	3718      	adds	r7, #24
 800292e:	46bd      	mov	sp, r7
 8002930:	bd80      	pop	{r7, pc}
 8002932:	bf00      	nop
 8002934:	50040300 	.word	0x50040300
 8002938:	50040200 	.word	0x50040200
 800293c:	50040100 	.word	0x50040100
 8002940:	50040000 	.word	0x50040000
 8002944:	08003337 	.word	0x08003337
 8002948:	0800340f 	.word	0x0800340f
 800294c:	0800342b 	.word	0x0800342b

08002950 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002950:	b480      	push	{r7}
 8002952:	b083      	sub	sp, #12
 8002954:	af00      	add	r7, sp, #0
 8002956:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8002958:	bf00      	nop
 800295a:	370c      	adds	r7, #12
 800295c:	46bd      	mov	sp, r7
 800295e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002962:	4770      	bx	lr

08002964 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002964:	b480      	push	{r7}
 8002966:	b083      	sub	sp, #12
 8002968:	af00      	add	r7, sp, #0
 800296a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 800296c:	bf00      	nop
 800296e:	370c      	adds	r7, #12
 8002970:	46bd      	mov	sp, r7
 8002972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002976:	4770      	bx	lr

08002978 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002978:	b480      	push	{r7}
 800297a:	b083      	sub	sp, #12
 800297c:	af00      	add	r7, sp, #0
 800297e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002980:	bf00      	nop
 8002982:	370c      	adds	r7, #12
 8002984:	46bd      	mov	sp, r7
 8002986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800298a:	4770      	bx	lr

0800298c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 800298c:	b580      	push	{r7, lr}
 800298e:	b0b6      	sub	sp, #216	; 0xd8
 8002990:	af00      	add	r7, sp, #0
 8002992:	6078      	str	r0, [r7, #4]
 8002994:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002996:	2300      	movs	r3, #0
 8002998:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 800299c:	2300      	movs	r3, #0
 800299e:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80029a6:	2b01      	cmp	r3, #1
 80029a8:	d101      	bne.n	80029ae <HAL_ADC_ConfigChannel+0x22>
 80029aa:	2302      	movs	r3, #2
 80029ac:	e3c7      	b.n	800313e <HAL_ADC_ConfigChannel+0x7b2>
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	2201      	movs	r2, #1
 80029b2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	4618      	mov	r0, r3
 80029bc:	f7ff fcb8 	bl	8002330 <LL_ADC_REG_IsConversionOngoing>
 80029c0:	4603      	mov	r3, r0
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	f040 83a8 	bne.w	8003118 <HAL_ADC_ConfigChannel+0x78c>
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (sConfig->Rank <= 5U)
 80029c8:	683b      	ldr	r3, [r7, #0]
 80029ca:	685b      	ldr	r3, [r3, #4]
 80029cc:	2b05      	cmp	r3, #5
 80029ce:	d824      	bhi.n	8002a1a <HAL_ADC_ConfigChannel+0x8e>
    {
      switch (sConfig->Rank)
 80029d0:	683b      	ldr	r3, [r7, #0]
 80029d2:	685b      	ldr	r3, [r3, #4]
 80029d4:	3b02      	subs	r3, #2
 80029d6:	2b03      	cmp	r3, #3
 80029d8:	d81b      	bhi.n	8002a12 <HAL_ADC_ConfigChannel+0x86>
 80029da:	a201      	add	r2, pc, #4	; (adr r2, 80029e0 <HAL_ADC_ConfigChannel+0x54>)
 80029dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80029e0:	080029f1 	.word	0x080029f1
 80029e4:	080029f9 	.word	0x080029f9
 80029e8:	08002a01 	.word	0x08002a01
 80029ec:	08002a09 	.word	0x08002a09
      {
        case 2U:
          sConfig->Rank = ADC_REGULAR_RANK_2;
 80029f0:	683b      	ldr	r3, [r7, #0]
 80029f2:	220c      	movs	r2, #12
 80029f4:	605a      	str	r2, [r3, #4]
          break;
 80029f6:	e011      	b.n	8002a1c <HAL_ADC_ConfigChannel+0x90>
        case 3U:
          sConfig->Rank = ADC_REGULAR_RANK_3;
 80029f8:	683b      	ldr	r3, [r7, #0]
 80029fa:	2212      	movs	r2, #18
 80029fc:	605a      	str	r2, [r3, #4]
          break;
 80029fe:	e00d      	b.n	8002a1c <HAL_ADC_ConfigChannel+0x90>
        case 4U:
          sConfig->Rank = ADC_REGULAR_RANK_4;
 8002a00:	683b      	ldr	r3, [r7, #0]
 8002a02:	2218      	movs	r2, #24
 8002a04:	605a      	str	r2, [r3, #4]
          break;
 8002a06:	e009      	b.n	8002a1c <HAL_ADC_ConfigChannel+0x90>
        case 5U:
          sConfig->Rank = ADC_REGULAR_RANK_5;
 8002a08:	683b      	ldr	r3, [r7, #0]
 8002a0a:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002a0e:	605a      	str	r2, [r3, #4]
          break;
 8002a10:	e004      	b.n	8002a1c <HAL_ADC_ConfigChannel+0x90>
        /* case 1U */
        default:
          sConfig->Rank = ADC_REGULAR_RANK_1;
 8002a12:	683b      	ldr	r3, [r7, #0]
 8002a14:	2206      	movs	r2, #6
 8002a16:	605a      	str	r2, [r3, #4]
          break;
 8002a18:	e000      	b.n	8002a1c <HAL_ADC_ConfigChannel+0x90>
      }
    }
 8002a1a:	bf00      	nop
#endif

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	6818      	ldr	r0, [r3, #0]
 8002a20:	683b      	ldr	r3, [r7, #0]
 8002a22:	6859      	ldr	r1, [r3, #4]
 8002a24:	683b      	ldr	r3, [r7, #0]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	461a      	mov	r2, r3
 8002a2a:	f7ff fb39 	bl	80020a0 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	4618      	mov	r0, r3
 8002a34:	f7ff fc7c 	bl	8002330 <LL_ADC_REG_IsConversionOngoing>
 8002a38:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	4618      	mov	r0, r3
 8002a42:	f7ff fc88 	bl	8002356 <LL_ADC_INJ_IsConversionOngoing>
 8002a46:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002a4a:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	f040 81a6 	bne.w	8002da0 <HAL_ADC_ConfigChannel+0x414>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002a54:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	f040 81a1 	bne.w	8002da0 <HAL_ADC_ConfigChannel+0x414>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	6818      	ldr	r0, [r3, #0]
 8002a62:	683b      	ldr	r3, [r7, #0]
 8002a64:	6819      	ldr	r1, [r3, #0]
 8002a66:	683b      	ldr	r3, [r7, #0]
 8002a68:	689b      	ldr	r3, [r3, #8]
 8002a6a:	461a      	mov	r2, r3
 8002a6c:	f7ff fb44 	bl	80020f8 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8002a70:	683b      	ldr	r3, [r7, #0]
 8002a72:	695a      	ldr	r2, [r3, #20]
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	68db      	ldr	r3, [r3, #12]
 8002a7a:	08db      	lsrs	r3, r3, #3
 8002a7c:	f003 0303 	and.w	r3, r3, #3
 8002a80:	005b      	lsls	r3, r3, #1
 8002a82:	fa02 f303 	lsl.w	r3, r2, r3
 8002a86:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002a8a:	683b      	ldr	r3, [r7, #0]
 8002a8c:	691b      	ldr	r3, [r3, #16]
 8002a8e:	2b04      	cmp	r3, #4
 8002a90:	d00a      	beq.n	8002aa8 <HAL_ADC_ConfigChannel+0x11c>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	6818      	ldr	r0, [r3, #0]
 8002a96:	683b      	ldr	r3, [r7, #0]
 8002a98:	6919      	ldr	r1, [r3, #16]
 8002a9a:	683b      	ldr	r3, [r7, #0]
 8002a9c:	681a      	ldr	r2, [r3, #0]
 8002a9e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8002aa2:	f7ff fa95 	bl	8001fd0 <LL_ADC_SetOffset>
 8002aa6:	e17b      	b.n	8002da0 <HAL_ADC_ConfigChannel+0x414>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	2100      	movs	r1, #0
 8002aae:	4618      	mov	r0, r3
 8002ab0:	f7ff fab2 	bl	8002018 <LL_ADC_GetOffsetChannel>
 8002ab4:	4603      	mov	r3, r0
 8002ab6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d10a      	bne.n	8002ad4 <HAL_ADC_ConfigChannel+0x148>
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	2100      	movs	r1, #0
 8002ac4:	4618      	mov	r0, r3
 8002ac6:	f7ff faa7 	bl	8002018 <LL_ADC_GetOffsetChannel>
 8002aca:	4603      	mov	r3, r0
 8002acc:	0e9b      	lsrs	r3, r3, #26
 8002ace:	f003 021f 	and.w	r2, r3, #31
 8002ad2:	e01e      	b.n	8002b12 <HAL_ADC_ConfigChannel+0x186>
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	2100      	movs	r1, #0
 8002ada:	4618      	mov	r0, r3
 8002adc:	f7ff fa9c 	bl	8002018 <LL_ADC_GetOffsetChannel>
 8002ae0:	4603      	mov	r3, r0
 8002ae2:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ae6:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8002aea:	fa93 f3a3 	rbit	r3, r3
 8002aee:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002af2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8002af6:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002afa:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d101      	bne.n	8002b06 <HAL_ADC_ConfigChannel+0x17a>
  {
    return 32U;
 8002b02:	2320      	movs	r3, #32
 8002b04:	e004      	b.n	8002b10 <HAL_ADC_ConfigChannel+0x184>
  }
  return __builtin_clz(value);
 8002b06:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002b0a:	fab3 f383 	clz	r3, r3
 8002b0e:	b2db      	uxtb	r3, r3
 8002b10:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002b12:	683b      	ldr	r3, [r7, #0]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d105      	bne.n	8002b2a <HAL_ADC_ConfigChannel+0x19e>
 8002b1e:	683b      	ldr	r3, [r7, #0]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	0e9b      	lsrs	r3, r3, #26
 8002b24:	f003 031f 	and.w	r3, r3, #31
 8002b28:	e018      	b.n	8002b5c <HAL_ADC_ConfigChannel+0x1d0>
 8002b2a:	683b      	ldr	r3, [r7, #0]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b32:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8002b36:	fa93 f3a3 	rbit	r3, r3
 8002b3a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 8002b3e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002b42:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 8002b46:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d101      	bne.n	8002b52 <HAL_ADC_ConfigChannel+0x1c6>
    return 32U;
 8002b4e:	2320      	movs	r3, #32
 8002b50:	e004      	b.n	8002b5c <HAL_ADC_ConfigChannel+0x1d0>
  return __builtin_clz(value);
 8002b52:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8002b56:	fab3 f383 	clz	r3, r3
 8002b5a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002b5c:	429a      	cmp	r2, r3
 8002b5e:	d106      	bne.n	8002b6e <HAL_ADC_ConfigChannel+0x1e2>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	2200      	movs	r2, #0
 8002b66:	2100      	movs	r1, #0
 8002b68:	4618      	mov	r0, r3
 8002b6a:	f7ff fa6b 	bl	8002044 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	2101      	movs	r1, #1
 8002b74:	4618      	mov	r0, r3
 8002b76:	f7ff fa4f 	bl	8002018 <LL_ADC_GetOffsetChannel>
 8002b7a:	4603      	mov	r3, r0
 8002b7c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d10a      	bne.n	8002b9a <HAL_ADC_ConfigChannel+0x20e>
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	2101      	movs	r1, #1
 8002b8a:	4618      	mov	r0, r3
 8002b8c:	f7ff fa44 	bl	8002018 <LL_ADC_GetOffsetChannel>
 8002b90:	4603      	mov	r3, r0
 8002b92:	0e9b      	lsrs	r3, r3, #26
 8002b94:	f003 021f 	and.w	r2, r3, #31
 8002b98:	e01e      	b.n	8002bd8 <HAL_ADC_ConfigChannel+0x24c>
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	2101      	movs	r1, #1
 8002ba0:	4618      	mov	r0, r3
 8002ba2:	f7ff fa39 	bl	8002018 <LL_ADC_GetOffsetChannel>
 8002ba6:	4603      	mov	r3, r0
 8002ba8:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bac:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8002bb0:	fa93 f3a3 	rbit	r3, r3
 8002bb4:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 8002bb8:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8002bbc:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 8002bc0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d101      	bne.n	8002bcc <HAL_ADC_ConfigChannel+0x240>
    return 32U;
 8002bc8:	2320      	movs	r3, #32
 8002bca:	e004      	b.n	8002bd6 <HAL_ADC_ConfigChannel+0x24a>
  return __builtin_clz(value);
 8002bcc:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8002bd0:	fab3 f383 	clz	r3, r3
 8002bd4:	b2db      	uxtb	r3, r3
 8002bd6:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002bd8:	683b      	ldr	r3, [r7, #0]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d105      	bne.n	8002bf0 <HAL_ADC_ConfigChannel+0x264>
 8002be4:	683b      	ldr	r3, [r7, #0]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	0e9b      	lsrs	r3, r3, #26
 8002bea:	f003 031f 	and.w	r3, r3, #31
 8002bee:	e018      	b.n	8002c22 <HAL_ADC_ConfigChannel+0x296>
 8002bf0:	683b      	ldr	r3, [r7, #0]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bf8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002bfc:	fa93 f3a3 	rbit	r3, r3
 8002c00:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 8002c04:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8002c08:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 8002c0c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d101      	bne.n	8002c18 <HAL_ADC_ConfigChannel+0x28c>
    return 32U;
 8002c14:	2320      	movs	r3, #32
 8002c16:	e004      	b.n	8002c22 <HAL_ADC_ConfigChannel+0x296>
  return __builtin_clz(value);
 8002c18:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002c1c:	fab3 f383 	clz	r3, r3
 8002c20:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002c22:	429a      	cmp	r2, r3
 8002c24:	d106      	bne.n	8002c34 <HAL_ADC_ConfigChannel+0x2a8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	2200      	movs	r2, #0
 8002c2c:	2101      	movs	r1, #1
 8002c2e:	4618      	mov	r0, r3
 8002c30:	f7ff fa08 	bl	8002044 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	2102      	movs	r1, #2
 8002c3a:	4618      	mov	r0, r3
 8002c3c:	f7ff f9ec 	bl	8002018 <LL_ADC_GetOffsetChannel>
 8002c40:	4603      	mov	r3, r0
 8002c42:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d10a      	bne.n	8002c60 <HAL_ADC_ConfigChannel+0x2d4>
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	2102      	movs	r1, #2
 8002c50:	4618      	mov	r0, r3
 8002c52:	f7ff f9e1 	bl	8002018 <LL_ADC_GetOffsetChannel>
 8002c56:	4603      	mov	r3, r0
 8002c58:	0e9b      	lsrs	r3, r3, #26
 8002c5a:	f003 021f 	and.w	r2, r3, #31
 8002c5e:	e01e      	b.n	8002c9e <HAL_ADC_ConfigChannel+0x312>
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	2102      	movs	r1, #2
 8002c66:	4618      	mov	r0, r3
 8002c68:	f7ff f9d6 	bl	8002018 <LL_ADC_GetOffsetChannel>
 8002c6c:	4603      	mov	r3, r0
 8002c6e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c72:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002c76:	fa93 f3a3 	rbit	r3, r3
 8002c7a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 8002c7e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002c82:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 8002c86:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d101      	bne.n	8002c92 <HAL_ADC_ConfigChannel+0x306>
    return 32U;
 8002c8e:	2320      	movs	r3, #32
 8002c90:	e004      	b.n	8002c9c <HAL_ADC_ConfigChannel+0x310>
  return __builtin_clz(value);
 8002c92:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002c96:	fab3 f383 	clz	r3, r3
 8002c9a:	b2db      	uxtb	r3, r3
 8002c9c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002c9e:	683b      	ldr	r3, [r7, #0]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d105      	bne.n	8002cb6 <HAL_ADC_ConfigChannel+0x32a>
 8002caa:	683b      	ldr	r3, [r7, #0]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	0e9b      	lsrs	r3, r3, #26
 8002cb0:	f003 031f 	and.w	r3, r3, #31
 8002cb4:	e016      	b.n	8002ce4 <HAL_ADC_ConfigChannel+0x358>
 8002cb6:	683b      	ldr	r3, [r7, #0]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cbe:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8002cc2:	fa93 f3a3 	rbit	r3, r3
 8002cc6:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 8002cc8:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002cca:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 8002cce:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d101      	bne.n	8002cda <HAL_ADC_ConfigChannel+0x34e>
    return 32U;
 8002cd6:	2320      	movs	r3, #32
 8002cd8:	e004      	b.n	8002ce4 <HAL_ADC_ConfigChannel+0x358>
  return __builtin_clz(value);
 8002cda:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002cde:	fab3 f383 	clz	r3, r3
 8002ce2:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002ce4:	429a      	cmp	r2, r3
 8002ce6:	d106      	bne.n	8002cf6 <HAL_ADC_ConfigChannel+0x36a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	2200      	movs	r2, #0
 8002cee:	2102      	movs	r1, #2
 8002cf0:	4618      	mov	r0, r3
 8002cf2:	f7ff f9a7 	bl	8002044 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	2103      	movs	r1, #3
 8002cfc:	4618      	mov	r0, r3
 8002cfe:	f7ff f98b 	bl	8002018 <LL_ADC_GetOffsetChannel>
 8002d02:	4603      	mov	r3, r0
 8002d04:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d10a      	bne.n	8002d22 <HAL_ADC_ConfigChannel+0x396>
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	2103      	movs	r1, #3
 8002d12:	4618      	mov	r0, r3
 8002d14:	f7ff f980 	bl	8002018 <LL_ADC_GetOffsetChannel>
 8002d18:	4603      	mov	r3, r0
 8002d1a:	0e9b      	lsrs	r3, r3, #26
 8002d1c:	f003 021f 	and.w	r2, r3, #31
 8002d20:	e017      	b.n	8002d52 <HAL_ADC_ConfigChannel+0x3c6>
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	2103      	movs	r1, #3
 8002d28:	4618      	mov	r0, r3
 8002d2a:	f7ff f975 	bl	8002018 <LL_ADC_GetOffsetChannel>
 8002d2e:	4603      	mov	r3, r0
 8002d30:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d32:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002d34:	fa93 f3a3 	rbit	r3, r3
 8002d38:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 8002d3a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002d3c:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 8002d3e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d101      	bne.n	8002d48 <HAL_ADC_ConfigChannel+0x3bc>
    return 32U;
 8002d44:	2320      	movs	r3, #32
 8002d46:	e003      	b.n	8002d50 <HAL_ADC_ConfigChannel+0x3c4>
  return __builtin_clz(value);
 8002d48:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002d4a:	fab3 f383 	clz	r3, r3
 8002d4e:	b2db      	uxtb	r3, r3
 8002d50:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002d52:	683b      	ldr	r3, [r7, #0]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d105      	bne.n	8002d6a <HAL_ADC_ConfigChannel+0x3de>
 8002d5e:	683b      	ldr	r3, [r7, #0]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	0e9b      	lsrs	r3, r3, #26
 8002d64:	f003 031f 	and.w	r3, r3, #31
 8002d68:	e011      	b.n	8002d8e <HAL_ADC_ConfigChannel+0x402>
 8002d6a:	683b      	ldr	r3, [r7, #0]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d70:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002d72:	fa93 f3a3 	rbit	r3, r3
 8002d76:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8002d78:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002d7a:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 8002d7c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d101      	bne.n	8002d86 <HAL_ADC_ConfigChannel+0x3fa>
    return 32U;
 8002d82:	2320      	movs	r3, #32
 8002d84:	e003      	b.n	8002d8e <HAL_ADC_ConfigChannel+0x402>
  return __builtin_clz(value);
 8002d86:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002d88:	fab3 f383 	clz	r3, r3
 8002d8c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002d8e:	429a      	cmp	r2, r3
 8002d90:	d106      	bne.n	8002da0 <HAL_ADC_ConfigChannel+0x414>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	2200      	movs	r2, #0
 8002d98:	2103      	movs	r1, #3
 8002d9a:	4618      	mov	r0, r3
 8002d9c:	f7ff f952 	bl	8002044 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	4618      	mov	r0, r3
 8002da6:	f7ff fa89 	bl	80022bc <LL_ADC_IsEnabled>
 8002daa:	4603      	mov	r3, r0
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	f040 813f 	bne.w	8003030 <HAL_ADC_ConfigChannel+0x6a4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	6818      	ldr	r0, [r3, #0]
 8002db6:	683b      	ldr	r3, [r7, #0]
 8002db8:	6819      	ldr	r1, [r3, #0]
 8002dba:	683b      	ldr	r3, [r7, #0]
 8002dbc:	68db      	ldr	r3, [r3, #12]
 8002dbe:	461a      	mov	r2, r3
 8002dc0:	f7ff f9c6 	bl	8002150 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002dc4:	683b      	ldr	r3, [r7, #0]
 8002dc6:	68db      	ldr	r3, [r3, #12]
 8002dc8:	4a8e      	ldr	r2, [pc, #568]	; (8003004 <HAL_ADC_ConfigChannel+0x678>)
 8002dca:	4293      	cmp	r3, r2
 8002dcc:	f040 8130 	bne.w	8003030 <HAL_ADC_ConfigChannel+0x6a4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002dd4:	683b      	ldr	r3, [r7, #0]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d10b      	bne.n	8002df8 <HAL_ADC_ConfigChannel+0x46c>
 8002de0:	683b      	ldr	r3, [r7, #0]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	0e9b      	lsrs	r3, r3, #26
 8002de6:	3301      	adds	r3, #1
 8002de8:	f003 031f 	and.w	r3, r3, #31
 8002dec:	2b09      	cmp	r3, #9
 8002dee:	bf94      	ite	ls
 8002df0:	2301      	movls	r3, #1
 8002df2:	2300      	movhi	r3, #0
 8002df4:	b2db      	uxtb	r3, r3
 8002df6:	e019      	b.n	8002e2c <HAL_ADC_ConfigChannel+0x4a0>
 8002df8:	683b      	ldr	r3, [r7, #0]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002dfe:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002e00:	fa93 f3a3 	rbit	r3, r3
 8002e04:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 8002e06:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002e08:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 8002e0a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d101      	bne.n	8002e14 <HAL_ADC_ConfigChannel+0x488>
    return 32U;
 8002e10:	2320      	movs	r3, #32
 8002e12:	e003      	b.n	8002e1c <HAL_ADC_ConfigChannel+0x490>
  return __builtin_clz(value);
 8002e14:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002e16:	fab3 f383 	clz	r3, r3
 8002e1a:	b2db      	uxtb	r3, r3
 8002e1c:	3301      	adds	r3, #1
 8002e1e:	f003 031f 	and.w	r3, r3, #31
 8002e22:	2b09      	cmp	r3, #9
 8002e24:	bf94      	ite	ls
 8002e26:	2301      	movls	r3, #1
 8002e28:	2300      	movhi	r3, #0
 8002e2a:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d079      	beq.n	8002f24 <HAL_ADC_ConfigChannel+0x598>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002e30:	683b      	ldr	r3, [r7, #0]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d107      	bne.n	8002e4c <HAL_ADC_ConfigChannel+0x4c0>
 8002e3c:	683b      	ldr	r3, [r7, #0]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	0e9b      	lsrs	r3, r3, #26
 8002e42:	3301      	adds	r3, #1
 8002e44:	069b      	lsls	r3, r3, #26
 8002e46:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002e4a:	e015      	b.n	8002e78 <HAL_ADC_ConfigChannel+0x4ec>
 8002e4c:	683b      	ldr	r3, [r7, #0]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e52:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002e54:	fa93 f3a3 	rbit	r3, r3
 8002e58:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8002e5a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002e5c:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 8002e5e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d101      	bne.n	8002e68 <HAL_ADC_ConfigChannel+0x4dc>
    return 32U;
 8002e64:	2320      	movs	r3, #32
 8002e66:	e003      	b.n	8002e70 <HAL_ADC_ConfigChannel+0x4e4>
  return __builtin_clz(value);
 8002e68:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002e6a:	fab3 f383 	clz	r3, r3
 8002e6e:	b2db      	uxtb	r3, r3
 8002e70:	3301      	adds	r3, #1
 8002e72:	069b      	lsls	r3, r3, #26
 8002e74:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002e78:	683b      	ldr	r3, [r7, #0]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d109      	bne.n	8002e98 <HAL_ADC_ConfigChannel+0x50c>
 8002e84:	683b      	ldr	r3, [r7, #0]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	0e9b      	lsrs	r3, r3, #26
 8002e8a:	3301      	adds	r3, #1
 8002e8c:	f003 031f 	and.w	r3, r3, #31
 8002e90:	2101      	movs	r1, #1
 8002e92:	fa01 f303 	lsl.w	r3, r1, r3
 8002e96:	e017      	b.n	8002ec8 <HAL_ADC_ConfigChannel+0x53c>
 8002e98:	683b      	ldr	r3, [r7, #0]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e9e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002ea0:	fa93 f3a3 	rbit	r3, r3
 8002ea4:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 8002ea6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002ea8:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 8002eaa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d101      	bne.n	8002eb4 <HAL_ADC_ConfigChannel+0x528>
    return 32U;
 8002eb0:	2320      	movs	r3, #32
 8002eb2:	e003      	b.n	8002ebc <HAL_ADC_ConfigChannel+0x530>
  return __builtin_clz(value);
 8002eb4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002eb6:	fab3 f383 	clz	r3, r3
 8002eba:	b2db      	uxtb	r3, r3
 8002ebc:	3301      	adds	r3, #1
 8002ebe:	f003 031f 	and.w	r3, r3, #31
 8002ec2:	2101      	movs	r1, #1
 8002ec4:	fa01 f303 	lsl.w	r3, r1, r3
 8002ec8:	ea42 0103 	orr.w	r1, r2, r3
 8002ecc:	683b      	ldr	r3, [r7, #0]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d10a      	bne.n	8002eee <HAL_ADC_ConfigChannel+0x562>
 8002ed8:	683b      	ldr	r3, [r7, #0]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	0e9b      	lsrs	r3, r3, #26
 8002ede:	3301      	adds	r3, #1
 8002ee0:	f003 021f 	and.w	r2, r3, #31
 8002ee4:	4613      	mov	r3, r2
 8002ee6:	005b      	lsls	r3, r3, #1
 8002ee8:	4413      	add	r3, r2
 8002eea:	051b      	lsls	r3, r3, #20
 8002eec:	e018      	b.n	8002f20 <HAL_ADC_ConfigChannel+0x594>
 8002eee:	683b      	ldr	r3, [r7, #0]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ef4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002ef6:	fa93 f3a3 	rbit	r3, r3
 8002efa:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8002efc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002efe:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 8002f00:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d101      	bne.n	8002f0a <HAL_ADC_ConfigChannel+0x57e>
    return 32U;
 8002f06:	2320      	movs	r3, #32
 8002f08:	e003      	b.n	8002f12 <HAL_ADC_ConfigChannel+0x586>
  return __builtin_clz(value);
 8002f0a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002f0c:	fab3 f383 	clz	r3, r3
 8002f10:	b2db      	uxtb	r3, r3
 8002f12:	3301      	adds	r3, #1
 8002f14:	f003 021f 	and.w	r2, r3, #31
 8002f18:	4613      	mov	r3, r2
 8002f1a:	005b      	lsls	r3, r3, #1
 8002f1c:	4413      	add	r3, r2
 8002f1e:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002f20:	430b      	orrs	r3, r1
 8002f22:	e080      	b.n	8003026 <HAL_ADC_ConfigChannel+0x69a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002f24:	683b      	ldr	r3, [r7, #0]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	d107      	bne.n	8002f40 <HAL_ADC_ConfigChannel+0x5b4>
 8002f30:	683b      	ldr	r3, [r7, #0]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	0e9b      	lsrs	r3, r3, #26
 8002f36:	3301      	adds	r3, #1
 8002f38:	069b      	lsls	r3, r3, #26
 8002f3a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002f3e:	e015      	b.n	8002f6c <HAL_ADC_ConfigChannel+0x5e0>
 8002f40:	683b      	ldr	r3, [r7, #0]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002f48:	fa93 f3a3 	rbit	r3, r3
 8002f4c:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 8002f4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f50:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 8002f52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d101      	bne.n	8002f5c <HAL_ADC_ConfigChannel+0x5d0>
    return 32U;
 8002f58:	2320      	movs	r3, #32
 8002f5a:	e003      	b.n	8002f64 <HAL_ADC_ConfigChannel+0x5d8>
  return __builtin_clz(value);
 8002f5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002f5e:	fab3 f383 	clz	r3, r3
 8002f62:	b2db      	uxtb	r3, r3
 8002f64:	3301      	adds	r3, #1
 8002f66:	069b      	lsls	r3, r3, #26
 8002f68:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002f6c:	683b      	ldr	r3, [r7, #0]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d109      	bne.n	8002f8c <HAL_ADC_ConfigChannel+0x600>
 8002f78:	683b      	ldr	r3, [r7, #0]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	0e9b      	lsrs	r3, r3, #26
 8002f7e:	3301      	adds	r3, #1
 8002f80:	f003 031f 	and.w	r3, r3, #31
 8002f84:	2101      	movs	r1, #1
 8002f86:	fa01 f303 	lsl.w	r3, r1, r3
 8002f8a:	e017      	b.n	8002fbc <HAL_ADC_ConfigChannel+0x630>
 8002f8c:	683b      	ldr	r3, [r7, #0]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f92:	6a3b      	ldr	r3, [r7, #32]
 8002f94:	fa93 f3a3 	rbit	r3, r3
 8002f98:	61fb      	str	r3, [r7, #28]
  return result;
 8002f9a:	69fb      	ldr	r3, [r7, #28]
 8002f9c:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8002f9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d101      	bne.n	8002fa8 <HAL_ADC_ConfigChannel+0x61c>
    return 32U;
 8002fa4:	2320      	movs	r3, #32
 8002fa6:	e003      	b.n	8002fb0 <HAL_ADC_ConfigChannel+0x624>
  return __builtin_clz(value);
 8002fa8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002faa:	fab3 f383 	clz	r3, r3
 8002fae:	b2db      	uxtb	r3, r3
 8002fb0:	3301      	adds	r3, #1
 8002fb2:	f003 031f 	and.w	r3, r3, #31
 8002fb6:	2101      	movs	r1, #1
 8002fb8:	fa01 f303 	lsl.w	r3, r1, r3
 8002fbc:	ea42 0103 	orr.w	r1, r2, r3
 8002fc0:	683b      	ldr	r3, [r7, #0]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d10d      	bne.n	8002fe8 <HAL_ADC_ConfigChannel+0x65c>
 8002fcc:	683b      	ldr	r3, [r7, #0]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	0e9b      	lsrs	r3, r3, #26
 8002fd2:	3301      	adds	r3, #1
 8002fd4:	f003 021f 	and.w	r2, r3, #31
 8002fd8:	4613      	mov	r3, r2
 8002fda:	005b      	lsls	r3, r3, #1
 8002fdc:	4413      	add	r3, r2
 8002fde:	3b1e      	subs	r3, #30
 8002fe0:	051b      	lsls	r3, r3, #20
 8002fe2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002fe6:	e01d      	b.n	8003024 <HAL_ADC_ConfigChannel+0x698>
 8002fe8:	683b      	ldr	r3, [r7, #0]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fee:	697b      	ldr	r3, [r7, #20]
 8002ff0:	fa93 f3a3 	rbit	r3, r3
 8002ff4:	613b      	str	r3, [r7, #16]
  return result;
 8002ff6:	693b      	ldr	r3, [r7, #16]
 8002ff8:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002ffa:	69bb      	ldr	r3, [r7, #24]
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d103      	bne.n	8003008 <HAL_ADC_ConfigChannel+0x67c>
    return 32U;
 8003000:	2320      	movs	r3, #32
 8003002:	e005      	b.n	8003010 <HAL_ADC_ConfigChannel+0x684>
 8003004:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8003008:	69bb      	ldr	r3, [r7, #24]
 800300a:	fab3 f383 	clz	r3, r3
 800300e:	b2db      	uxtb	r3, r3
 8003010:	3301      	adds	r3, #1
 8003012:	f003 021f 	and.w	r2, r3, #31
 8003016:	4613      	mov	r3, r2
 8003018:	005b      	lsls	r3, r3, #1
 800301a:	4413      	add	r3, r2
 800301c:	3b1e      	subs	r3, #30
 800301e:	051b      	lsls	r3, r3, #20
 8003020:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003024:	430b      	orrs	r3, r1
 8003026:	683a      	ldr	r2, [r7, #0]
 8003028:	6892      	ldr	r2, [r2, #8]
 800302a:	4619      	mov	r1, r3
 800302c:	f7ff f864 	bl	80020f8 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8003030:	683b      	ldr	r3, [r7, #0]
 8003032:	681a      	ldr	r2, [r3, #0]
 8003034:	4b44      	ldr	r3, [pc, #272]	; (8003148 <HAL_ADC_ConfigChannel+0x7bc>)
 8003036:	4013      	ands	r3, r2
 8003038:	2b00      	cmp	r3, #0
 800303a:	d07a      	beq.n	8003132 <HAL_ADC_ConfigChannel+0x7a6>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800303c:	4843      	ldr	r0, [pc, #268]	; (800314c <HAL_ADC_ConfigChannel+0x7c0>)
 800303e:	f7fe ffb9 	bl	8001fb4 <LL_ADC_GetCommonPathInternalCh>
 8003042:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003046:	683b      	ldr	r3, [r7, #0]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	4a41      	ldr	r2, [pc, #260]	; (8003150 <HAL_ADC_ConfigChannel+0x7c4>)
 800304c:	4293      	cmp	r3, r2
 800304e:	d12c      	bne.n	80030aa <HAL_ADC_ConfigChannel+0x71e>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003050:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003054:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003058:	2b00      	cmp	r3, #0
 800305a:	d126      	bne.n	80030aa <HAL_ADC_ConfigChannel+0x71e>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	4a3c      	ldr	r2, [pc, #240]	; (8003154 <HAL_ADC_ConfigChannel+0x7c8>)
 8003062:	4293      	cmp	r3, r2
 8003064:	d004      	beq.n	8003070 <HAL_ADC_ConfigChannel+0x6e4>
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	4a3b      	ldr	r2, [pc, #236]	; (8003158 <HAL_ADC_ConfigChannel+0x7cc>)
 800306c:	4293      	cmp	r3, r2
 800306e:	d15d      	bne.n	800312c <HAL_ADC_ConfigChannel+0x7a0>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003070:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003074:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003078:	4619      	mov	r1, r3
 800307a:	4834      	ldr	r0, [pc, #208]	; (800314c <HAL_ADC_ConfigChannel+0x7c0>)
 800307c:	f7fe ff87 	bl	8001f8e <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003080:	4b36      	ldr	r3, [pc, #216]	; (800315c <HAL_ADC_ConfigChannel+0x7d0>)
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	099b      	lsrs	r3, r3, #6
 8003086:	4a36      	ldr	r2, [pc, #216]	; (8003160 <HAL_ADC_ConfigChannel+0x7d4>)
 8003088:	fba2 2303 	umull	r2, r3, r2, r3
 800308c:	099b      	lsrs	r3, r3, #6
 800308e:	1c5a      	adds	r2, r3, #1
 8003090:	4613      	mov	r3, r2
 8003092:	005b      	lsls	r3, r3, #1
 8003094:	4413      	add	r3, r2
 8003096:	009b      	lsls	r3, r3, #2
 8003098:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800309a:	e002      	b.n	80030a2 <HAL_ADC_ConfigChannel+0x716>
          {
            wait_loop_index--;
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	3b01      	subs	r3, #1
 80030a0:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d1f9      	bne.n	800309c <HAL_ADC_ConfigChannel+0x710>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80030a8:	e040      	b.n	800312c <HAL_ADC_ConfigChannel+0x7a0>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80030aa:	683b      	ldr	r3, [r7, #0]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	4a2d      	ldr	r2, [pc, #180]	; (8003164 <HAL_ADC_ConfigChannel+0x7d8>)
 80030b0:	4293      	cmp	r3, r2
 80030b2:	d118      	bne.n	80030e6 <HAL_ADC_ConfigChannel+0x75a>
 80030b4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80030b8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80030bc:	2b00      	cmp	r3, #0
 80030be:	d112      	bne.n	80030e6 <HAL_ADC_ConfigChannel+0x75a>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	4a23      	ldr	r2, [pc, #140]	; (8003154 <HAL_ADC_ConfigChannel+0x7c8>)
 80030c6:	4293      	cmp	r3, r2
 80030c8:	d004      	beq.n	80030d4 <HAL_ADC_ConfigChannel+0x748>
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	4a22      	ldr	r2, [pc, #136]	; (8003158 <HAL_ADC_ConfigChannel+0x7cc>)
 80030d0:	4293      	cmp	r3, r2
 80030d2:	d12d      	bne.n	8003130 <HAL_ADC_ConfigChannel+0x7a4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80030d4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80030d8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80030dc:	4619      	mov	r1, r3
 80030de:	481b      	ldr	r0, [pc, #108]	; (800314c <HAL_ADC_ConfigChannel+0x7c0>)
 80030e0:	f7fe ff55 	bl	8001f8e <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80030e4:	e024      	b.n	8003130 <HAL_ADC_ConfigChannel+0x7a4>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 80030e6:	683b      	ldr	r3, [r7, #0]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	4a1f      	ldr	r2, [pc, #124]	; (8003168 <HAL_ADC_ConfigChannel+0x7dc>)
 80030ec:	4293      	cmp	r3, r2
 80030ee:	d120      	bne.n	8003132 <HAL_ADC_ConfigChannel+0x7a6>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80030f0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80030f4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d11a      	bne.n	8003132 <HAL_ADC_ConfigChannel+0x7a6>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	4a14      	ldr	r2, [pc, #80]	; (8003154 <HAL_ADC_ConfigChannel+0x7c8>)
 8003102:	4293      	cmp	r3, r2
 8003104:	d115      	bne.n	8003132 <HAL_ADC_ConfigChannel+0x7a6>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003106:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800310a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800310e:	4619      	mov	r1, r3
 8003110:	480e      	ldr	r0, [pc, #56]	; (800314c <HAL_ADC_ConfigChannel+0x7c0>)
 8003112:	f7fe ff3c 	bl	8001f8e <LL_ADC_SetCommonPathInternalCh>
 8003116:	e00c      	b.n	8003132 <HAL_ADC_ConfigChannel+0x7a6>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800311c:	f043 0220 	orr.w	r2, r3, #32
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8003124:	2301      	movs	r3, #1
 8003126:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 800312a:	e002      	b.n	8003132 <HAL_ADC_ConfigChannel+0x7a6>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800312c:	bf00      	nop
 800312e:	e000      	b.n	8003132 <HAL_ADC_ConfigChannel+0x7a6>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003130:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	2200      	movs	r2, #0
 8003136:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 800313a:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 800313e:	4618      	mov	r0, r3
 8003140:	37d8      	adds	r7, #216	; 0xd8
 8003142:	46bd      	mov	sp, r7
 8003144:	bd80      	pop	{r7, pc}
 8003146:	bf00      	nop
 8003148:	80080000 	.word	0x80080000
 800314c:	50040300 	.word	0x50040300
 8003150:	c7520000 	.word	0xc7520000
 8003154:	50040000 	.word	0x50040000
 8003158:	50040200 	.word	0x50040200
 800315c:	20000000 	.word	0x20000000
 8003160:	053e2d63 	.word	0x053e2d63
 8003164:	cb840000 	.word	0xcb840000
 8003168:	80000001 	.word	0x80000001

0800316c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 800316c:	b580      	push	{r7, lr}
 800316e:	b084      	sub	sp, #16
 8003170:	af00      	add	r7, sp, #0
 8003172:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8003174:	2300      	movs	r3, #0
 8003176:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	4618      	mov	r0, r3
 800317e:	f7ff f89d 	bl	80022bc <LL_ADC_IsEnabled>
 8003182:	4603      	mov	r3, r0
 8003184:	2b00      	cmp	r3, #0
 8003186:	d169      	bne.n	800325c <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	689a      	ldr	r2, [r3, #8]
 800318e:	4b36      	ldr	r3, [pc, #216]	; (8003268 <ADC_Enable+0xfc>)
 8003190:	4013      	ands	r3, r2
 8003192:	2b00      	cmp	r3, #0
 8003194:	d00d      	beq.n	80031b2 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800319a:	f043 0210 	orr.w	r2, r3, #16
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80031a6:	f043 0201 	orr.w	r2, r3, #1
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 80031ae:	2301      	movs	r3, #1
 80031b0:	e055      	b.n	800325e <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	4618      	mov	r0, r3
 80031b8:	f7ff f858 	bl	800226c <LL_ADC_Enable>

    if((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 80031bc:	482b      	ldr	r0, [pc, #172]	; (800326c <ADC_Enable+0x100>)
 80031be:	f7fe fef9 	bl	8001fb4 <LL_ADC_GetCommonPathInternalCh>
 80031c2:	4603      	mov	r3, r0
 80031c4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d013      	beq.n	80031f4 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80031cc:	4b28      	ldr	r3, [pc, #160]	; (8003270 <ADC_Enable+0x104>)
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	099b      	lsrs	r3, r3, #6
 80031d2:	4a28      	ldr	r2, [pc, #160]	; (8003274 <ADC_Enable+0x108>)
 80031d4:	fba2 2303 	umull	r2, r3, r2, r3
 80031d8:	099b      	lsrs	r3, r3, #6
 80031da:	1c5a      	adds	r2, r3, #1
 80031dc:	4613      	mov	r3, r2
 80031de:	005b      	lsls	r3, r3, #1
 80031e0:	4413      	add	r3, r2
 80031e2:	009b      	lsls	r3, r3, #2
 80031e4:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 80031e6:	e002      	b.n	80031ee <ADC_Enable+0x82>
      {
        wait_loop_index--;
 80031e8:	68bb      	ldr	r3, [r7, #8]
 80031ea:	3b01      	subs	r3, #1
 80031ec:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 80031ee:	68bb      	ldr	r3, [r7, #8]
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d1f9      	bne.n	80031e8 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80031f4:	f7fe fe88 	bl	8001f08 <HAL_GetTick>
 80031f8:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80031fa:	e028      	b.n	800324e <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	4618      	mov	r0, r3
 8003202:	f7ff f85b 	bl	80022bc <LL_ADC_IsEnabled>
 8003206:	4603      	mov	r3, r0
 8003208:	2b00      	cmp	r3, #0
 800320a:	d104      	bne.n	8003216 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	4618      	mov	r0, r3
 8003212:	f7ff f82b 	bl	800226c <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003216:	f7fe fe77 	bl	8001f08 <HAL_GetTick>
 800321a:	4602      	mov	r2, r0
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	1ad3      	subs	r3, r2, r3
 8003220:	2b02      	cmp	r3, #2
 8003222:	d914      	bls.n	800324e <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	f003 0301 	and.w	r3, r3, #1
 800322e:	2b01      	cmp	r3, #1
 8003230:	d00d      	beq.n	800324e <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003236:	f043 0210 	orr.w	r2, r3, #16
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003242:	f043 0201 	orr.w	r2, r3, #1
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 800324a:	2301      	movs	r3, #1
 800324c:	e007      	b.n	800325e <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	f003 0301 	and.w	r3, r3, #1
 8003258:	2b01      	cmp	r3, #1
 800325a:	d1cf      	bne.n	80031fc <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800325c:	2300      	movs	r3, #0
}
 800325e:	4618      	mov	r0, r3
 8003260:	3710      	adds	r7, #16
 8003262:	46bd      	mov	sp, r7
 8003264:	bd80      	pop	{r7, pc}
 8003266:	bf00      	nop
 8003268:	8000003f 	.word	0x8000003f
 800326c:	50040300 	.word	0x50040300
 8003270:	20000000 	.word	0x20000000
 8003274:	053e2d63 	.word	0x053e2d63

08003278 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8003278:	b580      	push	{r7, lr}
 800327a:	b084      	sub	sp, #16
 800327c:	af00      	add	r7, sp, #0
 800327e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	4618      	mov	r0, r3
 8003286:	f7ff f82c 	bl	80022e2 <LL_ADC_IsDisableOngoing>
 800328a:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	4618      	mov	r0, r3
 8003292:	f7ff f813 	bl	80022bc <LL_ADC_IsEnabled>
 8003296:	4603      	mov	r3, r0
 8003298:	2b00      	cmp	r3, #0
 800329a:	d047      	beq.n	800332c <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d144      	bne.n	800332c <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	689b      	ldr	r3, [r3, #8]
 80032a8:	f003 030d 	and.w	r3, r3, #13
 80032ac:	2b01      	cmp	r3, #1
 80032ae:	d10c      	bne.n	80032ca <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	4618      	mov	r0, r3
 80032b6:	f7fe ffed 	bl	8002294 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	2203      	movs	r2, #3
 80032c0:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80032c2:	f7fe fe21 	bl	8001f08 <HAL_GetTick>
 80032c6:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80032c8:	e029      	b.n	800331e <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80032ce:	f043 0210 	orr.w	r2, r3, #16
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	655a      	str	r2, [r3, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80032da:	f043 0201 	orr.w	r2, r3, #1
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	659a      	str	r2, [r3, #88]	; 0x58
      return HAL_ERROR;
 80032e2:	2301      	movs	r3, #1
 80032e4:	e023      	b.n	800332e <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80032e6:	f7fe fe0f 	bl	8001f08 <HAL_GetTick>
 80032ea:	4602      	mov	r2, r0
 80032ec:	68bb      	ldr	r3, [r7, #8]
 80032ee:	1ad3      	subs	r3, r2, r3
 80032f0:	2b02      	cmp	r3, #2
 80032f2:	d914      	bls.n	800331e <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	689b      	ldr	r3, [r3, #8]
 80032fa:	f003 0301 	and.w	r3, r3, #1
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d00d      	beq.n	800331e <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003306:	f043 0210 	orr.w	r2, r3, #16
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003312:	f043 0201 	orr.w	r2, r3, #1
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 800331a:	2301      	movs	r3, #1
 800331c:	e007      	b.n	800332e <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	689b      	ldr	r3, [r3, #8]
 8003324:	f003 0301 	and.w	r3, r3, #1
 8003328:	2b00      	cmp	r3, #0
 800332a:	d1dc      	bne.n	80032e6 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800332c:	2300      	movs	r3, #0
}
 800332e:	4618      	mov	r0, r3
 8003330:	3710      	adds	r7, #16
 8003332:	46bd      	mov	sp, r7
 8003334:	bd80      	pop	{r7, pc}

08003336 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8003336:	b580      	push	{r7, lr}
 8003338:	b084      	sub	sp, #16
 800333a:	af00      	add	r7, sp, #0
 800333c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003342:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003348:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800334c:	2b00      	cmp	r3, #0
 800334e:	d14b      	bne.n	80033e8 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003354:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	655a      	str	r2, [r3, #84]	; 0x54

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	f003 0308 	and.w	r3, r3, #8
 8003366:	2b00      	cmp	r3, #0
 8003368:	d021      	beq.n	80033ae <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	4618      	mov	r0, r3
 8003370:	f7fe fe83 	bl	800207a <LL_ADC_REG_IsTriggerSourceSWStart>
 8003374:	4603      	mov	r3, r0
 8003376:	2b00      	cmp	r3, #0
 8003378:	d032      	beq.n	80033e0 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	68db      	ldr	r3, [r3, #12]
 8003380:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003384:	2b00      	cmp	r3, #0
 8003386:	d12b      	bne.n	80033e0 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800338c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	655a      	str	r2, [r3, #84]	; 0x54
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003398:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800339c:	2b00      	cmp	r3, #0
 800339e:	d11f      	bne.n	80033e0 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80033a4:	f043 0201 	orr.w	r2, r3, #1
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	655a      	str	r2, [r3, #84]	; 0x54
 80033ac:	e018      	b.n	80033e0 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	68db      	ldr	r3, [r3, #12]
 80033b4:	f003 0302 	and.w	r3, r3, #2
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d111      	bne.n	80033e0 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80033c0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	655a      	str	r2, [r3, #84]	; 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80033cc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d105      	bne.n	80033e0 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80033d8:	f043 0201 	orr.w	r2, r3, #1
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	655a      	str	r2, [r3, #84]	; 0x54

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80033e0:	68f8      	ldr	r0, [r7, #12]
 80033e2:	f7ff fab5 	bl	8002950 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80033e6:	e00e      	b.n	8003406 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80033ec:	f003 0310 	and.w	r3, r3, #16
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d003      	beq.n	80033fc <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 80033f4:	68f8      	ldr	r0, [r7, #12]
 80033f6:	f7ff fabf 	bl	8002978 <HAL_ADC_ErrorCallback>
}
 80033fa:	e004      	b.n	8003406 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003400:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003402:	6878      	ldr	r0, [r7, #4]
 8003404:	4798      	blx	r3
}
 8003406:	bf00      	nop
 8003408:	3710      	adds	r7, #16
 800340a:	46bd      	mov	sp, r7
 800340c:	bd80      	pop	{r7, pc}

0800340e <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 800340e:	b580      	push	{r7, lr}
 8003410:	b084      	sub	sp, #16
 8003412:	af00      	add	r7, sp, #0
 8003414:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800341a:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800341c:	68f8      	ldr	r0, [r7, #12]
 800341e:	f7ff faa1 	bl	8002964 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003422:	bf00      	nop
 8003424:	3710      	adds	r7, #16
 8003426:	46bd      	mov	sp, r7
 8003428:	bd80      	pop	{r7, pc}

0800342a <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 800342a:	b580      	push	{r7, lr}
 800342c:	b084      	sub	sp, #16
 800342e:	af00      	add	r7, sp, #0
 8003430:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003436:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800343c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003448:	f043 0204 	orr.w	r2, r3, #4
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	659a      	str	r2, [r3, #88]	; 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003450:	68f8      	ldr	r0, [r7, #12]
 8003452:	f7ff fa91 	bl	8002978 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003456:	bf00      	nop
 8003458:	3710      	adds	r7, #16
 800345a:	46bd      	mov	sp, r7
 800345c:	bd80      	pop	{r7, pc}

0800345e <LL_ADC_IsEnabled>:
{
 800345e:	b480      	push	{r7}
 8003460:	b083      	sub	sp, #12
 8003462:	af00      	add	r7, sp, #0
 8003464:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	689b      	ldr	r3, [r3, #8]
 800346a:	f003 0301 	and.w	r3, r3, #1
 800346e:	2b01      	cmp	r3, #1
 8003470:	d101      	bne.n	8003476 <LL_ADC_IsEnabled+0x18>
 8003472:	2301      	movs	r3, #1
 8003474:	e000      	b.n	8003478 <LL_ADC_IsEnabled+0x1a>
 8003476:	2300      	movs	r3, #0
}
 8003478:	4618      	mov	r0, r3
 800347a:	370c      	adds	r7, #12
 800347c:	46bd      	mov	sp, r7
 800347e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003482:	4770      	bx	lr

08003484 <LL_ADC_StartCalibration>:
{
 8003484:	b480      	push	{r7}
 8003486:	b083      	sub	sp, #12
 8003488:	af00      	add	r7, sp, #0
 800348a:	6078      	str	r0, [r7, #4]
 800348c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	689b      	ldr	r3, [r3, #8]
 8003492:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 8003496:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800349a:	683a      	ldr	r2, [r7, #0]
 800349c:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 80034a0:	4313      	orrs	r3, r2
 80034a2:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	609a      	str	r2, [r3, #8]
}
 80034aa:	bf00      	nop
 80034ac:	370c      	adds	r7, #12
 80034ae:	46bd      	mov	sp, r7
 80034b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034b4:	4770      	bx	lr

080034b6 <LL_ADC_IsCalibrationOnGoing>:
{
 80034b6:	b480      	push	{r7}
 80034b8:	b083      	sub	sp, #12
 80034ba:	af00      	add	r7, sp, #0
 80034bc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	689b      	ldr	r3, [r3, #8]
 80034c2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80034c6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80034ca:	d101      	bne.n	80034d0 <LL_ADC_IsCalibrationOnGoing+0x1a>
 80034cc:	2301      	movs	r3, #1
 80034ce:	e000      	b.n	80034d2 <LL_ADC_IsCalibrationOnGoing+0x1c>
 80034d0:	2300      	movs	r3, #0
}
 80034d2:	4618      	mov	r0, r3
 80034d4:	370c      	adds	r7, #12
 80034d6:	46bd      	mov	sp, r7
 80034d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034dc:	4770      	bx	lr

080034de <LL_ADC_REG_IsConversionOngoing>:
{
 80034de:	b480      	push	{r7}
 80034e0:	b083      	sub	sp, #12
 80034e2:	af00      	add	r7, sp, #0
 80034e4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	689b      	ldr	r3, [r3, #8]
 80034ea:	f003 0304 	and.w	r3, r3, #4
 80034ee:	2b04      	cmp	r3, #4
 80034f0:	d101      	bne.n	80034f6 <LL_ADC_REG_IsConversionOngoing+0x18>
 80034f2:	2301      	movs	r3, #1
 80034f4:	e000      	b.n	80034f8 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80034f6:	2300      	movs	r3, #0
}
 80034f8:	4618      	mov	r0, r3
 80034fa:	370c      	adds	r7, #12
 80034fc:	46bd      	mov	sp, r7
 80034fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003502:	4770      	bx	lr

08003504 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8003504:	b580      	push	{r7, lr}
 8003506:	b084      	sub	sp, #16
 8003508:	af00      	add	r7, sp, #0
 800350a:	6078      	str	r0, [r7, #4]
 800350c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 800350e:	2300      	movs	r3, #0
 8003510:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003518:	2b01      	cmp	r3, #1
 800351a:	d101      	bne.n	8003520 <HAL_ADCEx_Calibration_Start+0x1c>
 800351c:	2302      	movs	r3, #2
 800351e:	e04d      	b.n	80035bc <HAL_ADCEx_Calibration_Start+0xb8>
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	2201      	movs	r2, #1
 8003524:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8003528:	6878      	ldr	r0, [r7, #4]
 800352a:	f7ff fea5 	bl	8003278 <ADC_Disable>
 800352e:	4603      	mov	r3, r0
 8003530:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8003532:	7bfb      	ldrb	r3, [r7, #15]
 8003534:	2b00      	cmp	r3, #0
 8003536:	d136      	bne.n	80035a6 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800353c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003540:	f023 0302 	bic.w	r3, r3, #2
 8003544:	f043 0202 	orr.w	r2, r3, #2
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	655a      	str	r2, [r3, #84]	; 0x54
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	6839      	ldr	r1, [r7, #0]
 8003552:	4618      	mov	r0, r3
 8003554:	f7ff ff96 	bl	8003484 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003558:	e014      	b.n	8003584 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 800355a:	68bb      	ldr	r3, [r7, #8]
 800355c:	3301      	adds	r3, #1
 800355e:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8003560:	68bb      	ldr	r3, [r7, #8]
 8003562:	f5b3 2f91 	cmp.w	r3, #296960	; 0x48800
 8003566:	d30d      	bcc.n	8003584 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800356c:	f023 0312 	bic.w	r3, r3, #18
 8003570:	f043 0210 	orr.w	r2, r3, #16
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	655a      	str	r2, [r3, #84]	; 0x54
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	2200      	movs	r2, #0
 800357c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_ERROR;
 8003580:	2301      	movs	r3, #1
 8003582:	e01b      	b.n	80035bc <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	4618      	mov	r0, r3
 800358a:	f7ff ff94 	bl	80034b6 <LL_ADC_IsCalibrationOnGoing>
 800358e:	4603      	mov	r3, r0
 8003590:	2b00      	cmp	r3, #0
 8003592:	d1e2      	bne.n	800355a <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003598:	f023 0303 	bic.w	r3, r3, #3
 800359c:	f043 0201 	orr.w	r2, r3, #1
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	655a      	str	r2, [r3, #84]	; 0x54
 80035a4:	e005      	b.n	80035b2 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80035aa:	f043 0210 	orr.w	r2, r3, #16
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	655a      	str	r2, [r3, #84]	; 0x54
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	2200      	movs	r2, #0
 80035b6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 80035ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80035bc:	4618      	mov	r0, r3
 80035be:	3710      	adds	r7, #16
 80035c0:	46bd      	mov	sp, r7
 80035c2:	bd80      	pop	{r7, pc}

080035c4 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 80035c4:	b590      	push	{r4, r7, lr}
 80035c6:	b09f      	sub	sp, #124	; 0x7c
 80035c8:	af00      	add	r7, sp, #0
 80035ca:	6078      	str	r0, [r7, #4]
 80035cc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80035ce:	2300      	movs	r3, #0
 80035d0:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80035da:	2b01      	cmp	r3, #1
 80035dc:	d101      	bne.n	80035e2 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 80035de:	2302      	movs	r3, #2
 80035e0:	e093      	b.n	800370a <HAL_ADCEx_MultiModeConfigChannel+0x146>
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	2201      	movs	r2, #1
 80035e6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 80035ea:	2300      	movs	r3, #0
 80035ec:	65fb      	str	r3, [r7, #92]	; 0x5c
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);
 80035ee:	2300      	movs	r3, #0
 80035f0:	663b      	str	r3, [r7, #96]	; 0x60

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	4a47      	ldr	r2, [pc, #284]	; (8003714 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 80035f8:	4293      	cmp	r3, r2
 80035fa:	d102      	bne.n	8003602 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80035fc:	4b46      	ldr	r3, [pc, #280]	; (8003718 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 80035fe:	60bb      	str	r3, [r7, #8]
 8003600:	e001      	b.n	8003606 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8003602:	2300      	movs	r3, #0
 8003604:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 8003606:	68bb      	ldr	r3, [r7, #8]
 8003608:	2b00      	cmp	r3, #0
 800360a:	d10b      	bne.n	8003624 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003610:	f043 0220 	orr.w	r2, r3, #32
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	2200      	movs	r2, #0
 800361c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    return HAL_ERROR;
 8003620:	2301      	movs	r3, #1
 8003622:	e072      	b.n	800370a <HAL_ADCEx_MultiModeConfigChannel+0x146>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8003624:	68bb      	ldr	r3, [r7, #8]
 8003626:	4618      	mov	r0, r3
 8003628:	f7ff ff59 	bl	80034de <LL_ADC_REG_IsConversionOngoing>
 800362c:	6738      	str	r0, [r7, #112]	; 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	4618      	mov	r0, r3
 8003634:	f7ff ff53 	bl	80034de <LL_ADC_REG_IsConversionOngoing>
 8003638:	4603      	mov	r3, r0
 800363a:	2b00      	cmp	r3, #0
 800363c:	d154      	bne.n	80036e8 <HAL_ADCEx_MultiModeConfigChannel+0x124>
      && (tmphadcSlave_conversion_on_going == 0UL))
 800363e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003640:	2b00      	cmp	r3, #0
 8003642:	d151      	bne.n	80036e8 <HAL_ADCEx_MultiModeConfigChannel+0x124>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8003644:	4b35      	ldr	r3, [pc, #212]	; (800371c <HAL_ADCEx_MultiModeConfigChannel+0x158>)
 8003646:	66fb      	str	r3, [r7, #108]	; 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003648:	683b      	ldr	r3, [r7, #0]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	2b00      	cmp	r3, #0
 800364e:	d02c      	beq.n	80036aa <HAL_ADCEx_MultiModeConfigChannel+0xe6>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8003650:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003652:	689b      	ldr	r3, [r3, #8]
 8003654:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003658:	683b      	ldr	r3, [r7, #0]
 800365a:	6859      	ldr	r1, [r3, #4]
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003662:	035b      	lsls	r3, r3, #13
 8003664:	430b      	orrs	r3, r1
 8003666:	431a      	orrs	r2, r3
 8003668:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800366a:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800366c:	4829      	ldr	r0, [pc, #164]	; (8003714 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 800366e:	f7ff fef6 	bl	800345e <LL_ADC_IsEnabled>
 8003672:	4604      	mov	r4, r0
 8003674:	4828      	ldr	r0, [pc, #160]	; (8003718 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8003676:	f7ff fef2 	bl	800345e <LL_ADC_IsEnabled>
 800367a:	4603      	mov	r3, r0
 800367c:	431c      	orrs	r4, r3
 800367e:	4828      	ldr	r0, [pc, #160]	; (8003720 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8003680:	f7ff feed 	bl	800345e <LL_ADC_IsEnabled>
 8003684:	4603      	mov	r3, r0
 8003686:	4323      	orrs	r3, r4
 8003688:	2b00      	cmp	r3, #0
 800368a:	d137      	bne.n	80036fc <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 800368c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800368e:	689b      	ldr	r3, [r3, #8]
 8003690:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8003694:	f023 030f 	bic.w	r3, r3, #15
 8003698:	683a      	ldr	r2, [r7, #0]
 800369a:	6811      	ldr	r1, [r2, #0]
 800369c:	683a      	ldr	r2, [r7, #0]
 800369e:	6892      	ldr	r2, [r2, #8]
 80036a0:	430a      	orrs	r2, r1
 80036a2:	431a      	orrs	r2, r3
 80036a4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80036a6:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80036a8:	e028      	b.n	80036fc <HAL_ADCEx_MultiModeConfigChannel+0x138>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80036aa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80036ac:	689b      	ldr	r3, [r3, #8]
 80036ae:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80036b2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80036b4:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80036b6:	4817      	ldr	r0, [pc, #92]	; (8003714 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 80036b8:	f7ff fed1 	bl	800345e <LL_ADC_IsEnabled>
 80036bc:	4604      	mov	r4, r0
 80036be:	4816      	ldr	r0, [pc, #88]	; (8003718 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 80036c0:	f7ff fecd 	bl	800345e <LL_ADC_IsEnabled>
 80036c4:	4603      	mov	r3, r0
 80036c6:	431c      	orrs	r4, r3
 80036c8:	4815      	ldr	r0, [pc, #84]	; (8003720 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 80036ca:	f7ff fec8 	bl	800345e <LL_ADC_IsEnabled>
 80036ce:	4603      	mov	r3, r0
 80036d0:	4323      	orrs	r3, r4
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d112      	bne.n	80036fc <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80036d6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80036d8:	689b      	ldr	r3, [r3, #8]
 80036da:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80036de:	f023 030f 	bic.w	r3, r3, #15
 80036e2:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80036e4:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80036e6:	e009      	b.n	80036fc <HAL_ADCEx_MultiModeConfigChannel+0x138>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80036ec:	f043 0220 	orr.w	r2, r3, #32
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 80036f4:	2301      	movs	r3, #1
 80036f6:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 80036fa:	e000      	b.n	80036fe <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80036fc:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	2200      	movs	r2, #0
 8003702:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8003706:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 800370a:	4618      	mov	r0, r3
 800370c:	377c      	adds	r7, #124	; 0x7c
 800370e:	46bd      	mov	sp, r7
 8003710:	bd90      	pop	{r4, r7, pc}
 8003712:	bf00      	nop
 8003714:	50040000 	.word	0x50040000
 8003718:	50040100 	.word	0x50040100
 800371c:	50040300 	.word	0x50040300
 8003720:	50040200 	.word	0x50040200

08003724 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003724:	b480      	push	{r7}
 8003726:	b085      	sub	sp, #20
 8003728:	af00      	add	r7, sp, #0
 800372a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	f003 0307 	and.w	r3, r3, #7
 8003732:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003734:	4b0c      	ldr	r3, [pc, #48]	; (8003768 <__NVIC_SetPriorityGrouping+0x44>)
 8003736:	68db      	ldr	r3, [r3, #12]
 8003738:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800373a:	68ba      	ldr	r2, [r7, #8]
 800373c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003740:	4013      	ands	r3, r2
 8003742:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003748:	68bb      	ldr	r3, [r7, #8]
 800374a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800374c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003750:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003754:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003756:	4a04      	ldr	r2, [pc, #16]	; (8003768 <__NVIC_SetPriorityGrouping+0x44>)
 8003758:	68bb      	ldr	r3, [r7, #8]
 800375a:	60d3      	str	r3, [r2, #12]
}
 800375c:	bf00      	nop
 800375e:	3714      	adds	r7, #20
 8003760:	46bd      	mov	sp, r7
 8003762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003766:	4770      	bx	lr
 8003768:	e000ed00 	.word	0xe000ed00

0800376c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800376c:	b480      	push	{r7}
 800376e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003770:	4b04      	ldr	r3, [pc, #16]	; (8003784 <__NVIC_GetPriorityGrouping+0x18>)
 8003772:	68db      	ldr	r3, [r3, #12]
 8003774:	0a1b      	lsrs	r3, r3, #8
 8003776:	f003 0307 	and.w	r3, r3, #7
}
 800377a:	4618      	mov	r0, r3
 800377c:	46bd      	mov	sp, r7
 800377e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003782:	4770      	bx	lr
 8003784:	e000ed00 	.word	0xe000ed00

08003788 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003788:	b480      	push	{r7}
 800378a:	b083      	sub	sp, #12
 800378c:	af00      	add	r7, sp, #0
 800378e:	4603      	mov	r3, r0
 8003790:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003792:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003796:	2b00      	cmp	r3, #0
 8003798:	db0b      	blt.n	80037b2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800379a:	79fb      	ldrb	r3, [r7, #7]
 800379c:	f003 021f 	and.w	r2, r3, #31
 80037a0:	4907      	ldr	r1, [pc, #28]	; (80037c0 <__NVIC_EnableIRQ+0x38>)
 80037a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037a6:	095b      	lsrs	r3, r3, #5
 80037a8:	2001      	movs	r0, #1
 80037aa:	fa00 f202 	lsl.w	r2, r0, r2
 80037ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80037b2:	bf00      	nop
 80037b4:	370c      	adds	r7, #12
 80037b6:	46bd      	mov	sp, r7
 80037b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037bc:	4770      	bx	lr
 80037be:	bf00      	nop
 80037c0:	e000e100 	.word	0xe000e100

080037c4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80037c4:	b480      	push	{r7}
 80037c6:	b083      	sub	sp, #12
 80037c8:	af00      	add	r7, sp, #0
 80037ca:	4603      	mov	r3, r0
 80037cc:	6039      	str	r1, [r7, #0]
 80037ce:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80037d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	db0a      	blt.n	80037ee <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80037d8:	683b      	ldr	r3, [r7, #0]
 80037da:	b2da      	uxtb	r2, r3
 80037dc:	490c      	ldr	r1, [pc, #48]	; (8003810 <__NVIC_SetPriority+0x4c>)
 80037de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037e2:	0112      	lsls	r2, r2, #4
 80037e4:	b2d2      	uxtb	r2, r2
 80037e6:	440b      	add	r3, r1
 80037e8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80037ec:	e00a      	b.n	8003804 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80037ee:	683b      	ldr	r3, [r7, #0]
 80037f0:	b2da      	uxtb	r2, r3
 80037f2:	4908      	ldr	r1, [pc, #32]	; (8003814 <__NVIC_SetPriority+0x50>)
 80037f4:	79fb      	ldrb	r3, [r7, #7]
 80037f6:	f003 030f 	and.w	r3, r3, #15
 80037fa:	3b04      	subs	r3, #4
 80037fc:	0112      	lsls	r2, r2, #4
 80037fe:	b2d2      	uxtb	r2, r2
 8003800:	440b      	add	r3, r1
 8003802:	761a      	strb	r2, [r3, #24]
}
 8003804:	bf00      	nop
 8003806:	370c      	adds	r7, #12
 8003808:	46bd      	mov	sp, r7
 800380a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800380e:	4770      	bx	lr
 8003810:	e000e100 	.word	0xe000e100
 8003814:	e000ed00 	.word	0xe000ed00

08003818 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003818:	b480      	push	{r7}
 800381a:	b089      	sub	sp, #36	; 0x24
 800381c:	af00      	add	r7, sp, #0
 800381e:	60f8      	str	r0, [r7, #12]
 8003820:	60b9      	str	r1, [r7, #8]
 8003822:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	f003 0307 	and.w	r3, r3, #7
 800382a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800382c:	69fb      	ldr	r3, [r7, #28]
 800382e:	f1c3 0307 	rsb	r3, r3, #7
 8003832:	2b04      	cmp	r3, #4
 8003834:	bf28      	it	cs
 8003836:	2304      	movcs	r3, #4
 8003838:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800383a:	69fb      	ldr	r3, [r7, #28]
 800383c:	3304      	adds	r3, #4
 800383e:	2b06      	cmp	r3, #6
 8003840:	d902      	bls.n	8003848 <NVIC_EncodePriority+0x30>
 8003842:	69fb      	ldr	r3, [r7, #28]
 8003844:	3b03      	subs	r3, #3
 8003846:	e000      	b.n	800384a <NVIC_EncodePriority+0x32>
 8003848:	2300      	movs	r3, #0
 800384a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800384c:	f04f 32ff 	mov.w	r2, #4294967295
 8003850:	69bb      	ldr	r3, [r7, #24]
 8003852:	fa02 f303 	lsl.w	r3, r2, r3
 8003856:	43da      	mvns	r2, r3
 8003858:	68bb      	ldr	r3, [r7, #8]
 800385a:	401a      	ands	r2, r3
 800385c:	697b      	ldr	r3, [r7, #20]
 800385e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003860:	f04f 31ff 	mov.w	r1, #4294967295
 8003864:	697b      	ldr	r3, [r7, #20]
 8003866:	fa01 f303 	lsl.w	r3, r1, r3
 800386a:	43d9      	mvns	r1, r3
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003870:	4313      	orrs	r3, r2
         );
}
 8003872:	4618      	mov	r0, r3
 8003874:	3724      	adds	r7, #36	; 0x24
 8003876:	46bd      	mov	sp, r7
 8003878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800387c:	4770      	bx	lr
	...

08003880 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003880:	b580      	push	{r7, lr}
 8003882:	b082      	sub	sp, #8
 8003884:	af00      	add	r7, sp, #0
 8003886:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	3b01      	subs	r3, #1
 800388c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003890:	d301      	bcc.n	8003896 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003892:	2301      	movs	r3, #1
 8003894:	e00f      	b.n	80038b6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003896:	4a0a      	ldr	r2, [pc, #40]	; (80038c0 <SysTick_Config+0x40>)
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	3b01      	subs	r3, #1
 800389c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800389e:	210f      	movs	r1, #15
 80038a0:	f04f 30ff 	mov.w	r0, #4294967295
 80038a4:	f7ff ff8e 	bl	80037c4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80038a8:	4b05      	ldr	r3, [pc, #20]	; (80038c0 <SysTick_Config+0x40>)
 80038aa:	2200      	movs	r2, #0
 80038ac:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80038ae:	4b04      	ldr	r3, [pc, #16]	; (80038c0 <SysTick_Config+0x40>)
 80038b0:	2207      	movs	r2, #7
 80038b2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80038b4:	2300      	movs	r3, #0
}
 80038b6:	4618      	mov	r0, r3
 80038b8:	3708      	adds	r7, #8
 80038ba:	46bd      	mov	sp, r7
 80038bc:	bd80      	pop	{r7, pc}
 80038be:	bf00      	nop
 80038c0:	e000e010 	.word	0xe000e010

080038c4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80038c4:	b580      	push	{r7, lr}
 80038c6:	b082      	sub	sp, #8
 80038c8:	af00      	add	r7, sp, #0
 80038ca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80038cc:	6878      	ldr	r0, [r7, #4]
 80038ce:	f7ff ff29 	bl	8003724 <__NVIC_SetPriorityGrouping>
}
 80038d2:	bf00      	nop
 80038d4:	3708      	adds	r7, #8
 80038d6:	46bd      	mov	sp, r7
 80038d8:	bd80      	pop	{r7, pc}

080038da <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80038da:	b580      	push	{r7, lr}
 80038dc:	b086      	sub	sp, #24
 80038de:	af00      	add	r7, sp, #0
 80038e0:	4603      	mov	r3, r0
 80038e2:	60b9      	str	r1, [r7, #8]
 80038e4:	607a      	str	r2, [r7, #4]
 80038e6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80038e8:	2300      	movs	r3, #0
 80038ea:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80038ec:	f7ff ff3e 	bl	800376c <__NVIC_GetPriorityGrouping>
 80038f0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80038f2:	687a      	ldr	r2, [r7, #4]
 80038f4:	68b9      	ldr	r1, [r7, #8]
 80038f6:	6978      	ldr	r0, [r7, #20]
 80038f8:	f7ff ff8e 	bl	8003818 <NVIC_EncodePriority>
 80038fc:	4602      	mov	r2, r0
 80038fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003902:	4611      	mov	r1, r2
 8003904:	4618      	mov	r0, r3
 8003906:	f7ff ff5d 	bl	80037c4 <__NVIC_SetPriority>
}
 800390a:	bf00      	nop
 800390c:	3718      	adds	r7, #24
 800390e:	46bd      	mov	sp, r7
 8003910:	bd80      	pop	{r7, pc}

08003912 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003912:	b580      	push	{r7, lr}
 8003914:	b082      	sub	sp, #8
 8003916:	af00      	add	r7, sp, #0
 8003918:	4603      	mov	r3, r0
 800391a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800391c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003920:	4618      	mov	r0, r3
 8003922:	f7ff ff31 	bl	8003788 <__NVIC_EnableIRQ>
}
 8003926:	bf00      	nop
 8003928:	3708      	adds	r7, #8
 800392a:	46bd      	mov	sp, r7
 800392c:	bd80      	pop	{r7, pc}

0800392e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800392e:	b580      	push	{r7, lr}
 8003930:	b082      	sub	sp, #8
 8003932:	af00      	add	r7, sp, #0
 8003934:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003936:	6878      	ldr	r0, [r7, #4]
 8003938:	f7ff ffa2 	bl	8003880 <SysTick_Config>
 800393c:	4603      	mov	r3, r0
}
 800393e:	4618      	mov	r0, r3
 8003940:	3708      	adds	r7, #8
 8003942:	46bd      	mov	sp, r7
 8003944:	bd80      	pop	{r7, pc}
	...

08003948 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003948:	b480      	push	{r7}
 800394a:	b085      	sub	sp, #20
 800394c:	af00      	add	r7, sp, #0
 800394e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	2b00      	cmp	r3, #0
 8003954:	d101      	bne.n	800395a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8003956:	2301      	movs	r3, #1
 8003958:	e098      	b.n	8003a8c <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	461a      	mov	r2, r3
 8003960:	4b4d      	ldr	r3, [pc, #308]	; (8003a98 <HAL_DMA_Init+0x150>)
 8003962:	429a      	cmp	r2, r3
 8003964:	d80f      	bhi.n	8003986 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	461a      	mov	r2, r3
 800396c:	4b4b      	ldr	r3, [pc, #300]	; (8003a9c <HAL_DMA_Init+0x154>)
 800396e:	4413      	add	r3, r2
 8003970:	4a4b      	ldr	r2, [pc, #300]	; (8003aa0 <HAL_DMA_Init+0x158>)
 8003972:	fba2 2303 	umull	r2, r3, r2, r3
 8003976:	091b      	lsrs	r3, r3, #4
 8003978:	009a      	lsls	r2, r3, #2
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	4a48      	ldr	r2, [pc, #288]	; (8003aa4 <HAL_DMA_Init+0x15c>)
 8003982:	641a      	str	r2, [r3, #64]	; 0x40
 8003984:	e00e      	b.n	80039a4 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	461a      	mov	r2, r3
 800398c:	4b46      	ldr	r3, [pc, #280]	; (8003aa8 <HAL_DMA_Init+0x160>)
 800398e:	4413      	add	r3, r2
 8003990:	4a43      	ldr	r2, [pc, #268]	; (8003aa0 <HAL_DMA_Init+0x158>)
 8003992:	fba2 2303 	umull	r2, r3, r2, r3
 8003996:	091b      	lsrs	r3, r3, #4
 8003998:	009a      	lsls	r2, r3, #2
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	4a42      	ldr	r2, [pc, #264]	; (8003aac <HAL_DMA_Init+0x164>)
 80039a2:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	2202      	movs	r2, #2
 80039a8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 80039ba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80039be:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80039c8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	691b      	ldr	r3, [r3, #16]
 80039ce:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80039d4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	699b      	ldr	r3, [r3, #24]
 80039da:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80039e0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	6a1b      	ldr	r3, [r3, #32]
 80039e6:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80039e8:	68fa      	ldr	r2, [r7, #12]
 80039ea:	4313      	orrs	r3, r2
 80039ec:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	68fa      	ldr	r2, [r7, #12]
 80039f4:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	689b      	ldr	r3, [r3, #8]
 80039fa:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80039fe:	d039      	beq.n	8003a74 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a04:	4a27      	ldr	r2, [pc, #156]	; (8003aa4 <HAL_DMA_Init+0x15c>)
 8003a06:	4293      	cmp	r3, r2
 8003a08:	d11a      	bne.n	8003a40 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8003a0a:	4b29      	ldr	r3, [pc, #164]	; (8003ab0 <HAL_DMA_Init+0x168>)
 8003a0c:	681a      	ldr	r2, [r3, #0]
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a12:	f003 031c 	and.w	r3, r3, #28
 8003a16:	210f      	movs	r1, #15
 8003a18:	fa01 f303 	lsl.w	r3, r1, r3
 8003a1c:	43db      	mvns	r3, r3
 8003a1e:	4924      	ldr	r1, [pc, #144]	; (8003ab0 <HAL_DMA_Init+0x168>)
 8003a20:	4013      	ands	r3, r2
 8003a22:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8003a24:	4b22      	ldr	r3, [pc, #136]	; (8003ab0 <HAL_DMA_Init+0x168>)
 8003a26:	681a      	ldr	r2, [r3, #0]
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	6859      	ldr	r1, [r3, #4]
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a30:	f003 031c 	and.w	r3, r3, #28
 8003a34:	fa01 f303 	lsl.w	r3, r1, r3
 8003a38:	491d      	ldr	r1, [pc, #116]	; (8003ab0 <HAL_DMA_Init+0x168>)
 8003a3a:	4313      	orrs	r3, r2
 8003a3c:	600b      	str	r3, [r1, #0]
 8003a3e:	e019      	b.n	8003a74 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8003a40:	4b1c      	ldr	r3, [pc, #112]	; (8003ab4 <HAL_DMA_Init+0x16c>)
 8003a42:	681a      	ldr	r2, [r3, #0]
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a48:	f003 031c 	and.w	r3, r3, #28
 8003a4c:	210f      	movs	r1, #15
 8003a4e:	fa01 f303 	lsl.w	r3, r1, r3
 8003a52:	43db      	mvns	r3, r3
 8003a54:	4917      	ldr	r1, [pc, #92]	; (8003ab4 <HAL_DMA_Init+0x16c>)
 8003a56:	4013      	ands	r3, r2
 8003a58:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8003a5a:	4b16      	ldr	r3, [pc, #88]	; (8003ab4 <HAL_DMA_Init+0x16c>)
 8003a5c:	681a      	ldr	r2, [r3, #0]
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	6859      	ldr	r1, [r3, #4]
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a66:	f003 031c 	and.w	r3, r3, #28
 8003a6a:	fa01 f303 	lsl.w	r3, r1, r3
 8003a6e:	4911      	ldr	r1, [pc, #68]	; (8003ab4 <HAL_DMA_Init+0x16c>)
 8003a70:	4313      	orrs	r3, r2
 8003a72:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	2200      	movs	r2, #0
 8003a78:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	2201      	movs	r2, #1
 8003a7e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	2200      	movs	r2, #0
 8003a86:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8003a8a:	2300      	movs	r3, #0
}
 8003a8c:	4618      	mov	r0, r3
 8003a8e:	3714      	adds	r7, #20
 8003a90:	46bd      	mov	sp, r7
 8003a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a96:	4770      	bx	lr
 8003a98:	40020407 	.word	0x40020407
 8003a9c:	bffdfff8 	.word	0xbffdfff8
 8003aa0:	cccccccd 	.word	0xcccccccd
 8003aa4:	40020000 	.word	0x40020000
 8003aa8:	bffdfbf8 	.word	0xbffdfbf8
 8003aac:	40020400 	.word	0x40020400
 8003ab0:	400200a8 	.word	0x400200a8
 8003ab4:	400204a8 	.word	0x400204a8

08003ab8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003ab8:	b580      	push	{r7, lr}
 8003aba:	b086      	sub	sp, #24
 8003abc:	af00      	add	r7, sp, #0
 8003abe:	60f8      	str	r0, [r7, #12]
 8003ac0:	60b9      	str	r1, [r7, #8]
 8003ac2:	607a      	str	r2, [r7, #4]
 8003ac4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003ac6:	2300      	movs	r3, #0
 8003ac8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003ad0:	2b01      	cmp	r3, #1
 8003ad2:	d101      	bne.n	8003ad8 <HAL_DMA_Start_IT+0x20>
 8003ad4:	2302      	movs	r3, #2
 8003ad6:	e04b      	b.n	8003b70 <HAL_DMA_Start_IT+0xb8>
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	2201      	movs	r2, #1
 8003adc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003ae6:	b2db      	uxtb	r3, r3
 8003ae8:	2b01      	cmp	r3, #1
 8003aea:	d13a      	bne.n	8003b62 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	2202      	movs	r2, #2
 8003af0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	2200      	movs	r2, #0
 8003af8:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	681a      	ldr	r2, [r3, #0]
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	f022 0201 	bic.w	r2, r2, #1
 8003b08:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003b0a:	683b      	ldr	r3, [r7, #0]
 8003b0c:	687a      	ldr	r2, [r7, #4]
 8003b0e:	68b9      	ldr	r1, [r7, #8]
 8003b10:	68f8      	ldr	r0, [r7, #12]
 8003b12:	f000 f8e0 	bl	8003cd6 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d008      	beq.n	8003b30 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	681a      	ldr	r2, [r3, #0]
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	f042 020e 	orr.w	r2, r2, #14
 8003b2c:	601a      	str	r2, [r3, #0]
 8003b2e:	e00f      	b.n	8003b50 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	681a      	ldr	r2, [r3, #0]
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	f022 0204 	bic.w	r2, r2, #4
 8003b3e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	681a      	ldr	r2, [r3, #0]
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	f042 020a 	orr.w	r2, r2, #10
 8003b4e:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	681a      	ldr	r2, [r3, #0]
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	f042 0201 	orr.w	r2, r2, #1
 8003b5e:	601a      	str	r2, [r3, #0]
 8003b60:	e005      	b.n	8003b6e <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	2200      	movs	r2, #0
 8003b66:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8003b6a:	2302      	movs	r3, #2
 8003b6c:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8003b6e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003b70:	4618      	mov	r0, r3
 8003b72:	3718      	adds	r7, #24
 8003b74:	46bd      	mov	sp, r7
 8003b76:	bd80      	pop	{r7, pc}

08003b78 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003b78:	b580      	push	{r7, lr}
 8003b7a:	b084      	sub	sp, #16
 8003b7c:	af00      	add	r7, sp, #0
 8003b7e:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b94:	f003 031c 	and.w	r3, r3, #28
 8003b98:	2204      	movs	r2, #4
 8003b9a:	409a      	lsls	r2, r3
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	4013      	ands	r3, r2
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d026      	beq.n	8003bf2 <HAL_DMA_IRQHandler+0x7a>
 8003ba4:	68bb      	ldr	r3, [r7, #8]
 8003ba6:	f003 0304 	and.w	r3, r3, #4
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d021      	beq.n	8003bf2 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	f003 0320 	and.w	r3, r3, #32
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d107      	bne.n	8003bcc <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	681a      	ldr	r2, [r3, #0]
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	f022 0204 	bic.w	r2, r2, #4
 8003bca:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003bd0:	f003 021c 	and.w	r2, r3, #28
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bd8:	2104      	movs	r1, #4
 8003bda:	fa01 f202 	lsl.w	r2, r1, r2
 8003bde:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d071      	beq.n	8003ccc <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bec:	6878      	ldr	r0, [r7, #4]
 8003bee:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 8003bf0:	e06c      	b.n	8003ccc <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003bf6:	f003 031c 	and.w	r3, r3, #28
 8003bfa:	2202      	movs	r2, #2
 8003bfc:	409a      	lsls	r2, r3
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	4013      	ands	r3, r2
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d02e      	beq.n	8003c64 <HAL_DMA_IRQHandler+0xec>
 8003c06:	68bb      	ldr	r3, [r7, #8]
 8003c08:	f003 0302 	and.w	r3, r3, #2
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d029      	beq.n	8003c64 <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	f003 0320 	and.w	r3, r3, #32
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d10b      	bne.n	8003c36 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	681a      	ldr	r2, [r3, #0]
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	f022 020a 	bic.w	r2, r2, #10
 8003c2c:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	2201      	movs	r2, #1
 8003c32:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c3a:	f003 021c 	and.w	r2, r3, #28
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c42:	2102      	movs	r1, #2
 8003c44:	fa01 f202 	lsl.w	r2, r1, r2
 8003c48:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	2200      	movs	r2, #0
 8003c4e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d038      	beq.n	8003ccc <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c5e:	6878      	ldr	r0, [r7, #4]
 8003c60:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8003c62:	e033      	b.n	8003ccc <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c68:	f003 031c 	and.w	r3, r3, #28
 8003c6c:	2208      	movs	r2, #8
 8003c6e:	409a      	lsls	r2, r3
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	4013      	ands	r3, r2
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d02a      	beq.n	8003cce <HAL_DMA_IRQHandler+0x156>
 8003c78:	68bb      	ldr	r3, [r7, #8]
 8003c7a:	f003 0308 	and.w	r3, r3, #8
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d025      	beq.n	8003cce <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	681a      	ldr	r2, [r3, #0]
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	f022 020e 	bic.w	r2, r2, #14
 8003c90:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c96:	f003 021c 	and.w	r2, r3, #28
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c9e:	2101      	movs	r1, #1
 8003ca0:	fa01 f202 	lsl.w	r2, r1, r2
 8003ca4:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	2201      	movs	r2, #1
 8003caa:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	2201      	movs	r2, #1
 8003cb0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	2200      	movs	r2, #0
 8003cb8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d004      	beq.n	8003cce <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003cc8:	6878      	ldr	r0, [r7, #4]
 8003cca:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8003ccc:	bf00      	nop
 8003cce:	bf00      	nop
}
 8003cd0:	3710      	adds	r7, #16
 8003cd2:	46bd      	mov	sp, r7
 8003cd4:	bd80      	pop	{r7, pc}

08003cd6 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003cd6:	b480      	push	{r7}
 8003cd8:	b085      	sub	sp, #20
 8003cda:	af00      	add	r7, sp, #0
 8003cdc:	60f8      	str	r0, [r7, #12]
 8003cde:	60b9      	str	r1, [r7, #8]
 8003ce0:	607a      	str	r2, [r7, #4]
 8003ce2:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ce8:	f003 021c 	and.w	r2, r3, #28
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cf0:	2101      	movs	r1, #1
 8003cf2:	fa01 f202 	lsl.w	r2, r1, r2
 8003cf6:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	683a      	ldr	r2, [r7, #0]
 8003cfe:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	689b      	ldr	r3, [r3, #8]
 8003d04:	2b10      	cmp	r3, #16
 8003d06:	d108      	bne.n	8003d1a <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	687a      	ldr	r2, [r7, #4]
 8003d0e:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	68ba      	ldr	r2, [r7, #8]
 8003d16:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003d18:	e007      	b.n	8003d2a <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	68ba      	ldr	r2, [r7, #8]
 8003d20:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	687a      	ldr	r2, [r7, #4]
 8003d28:	60da      	str	r2, [r3, #12]
}
 8003d2a:	bf00      	nop
 8003d2c:	3714      	adds	r7, #20
 8003d2e:	46bd      	mov	sp, r7
 8003d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d34:	4770      	bx	lr
	...

08003d38 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003d38:	b480      	push	{r7}
 8003d3a:	b087      	sub	sp, #28
 8003d3c:	af00      	add	r7, sp, #0
 8003d3e:	6078      	str	r0, [r7, #4]
 8003d40:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003d42:	2300      	movs	r3, #0
 8003d44:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003d46:	e17f      	b.n	8004048 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003d48:	683b      	ldr	r3, [r7, #0]
 8003d4a:	681a      	ldr	r2, [r3, #0]
 8003d4c:	2101      	movs	r1, #1
 8003d4e:	697b      	ldr	r3, [r7, #20]
 8003d50:	fa01 f303 	lsl.w	r3, r1, r3
 8003d54:	4013      	ands	r3, r2
 8003d56:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	f000 8171 	beq.w	8004042 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003d60:	683b      	ldr	r3, [r7, #0]
 8003d62:	685b      	ldr	r3, [r3, #4]
 8003d64:	f003 0303 	and.w	r3, r3, #3
 8003d68:	2b01      	cmp	r3, #1
 8003d6a:	d005      	beq.n	8003d78 <HAL_GPIO_Init+0x40>
 8003d6c:	683b      	ldr	r3, [r7, #0]
 8003d6e:	685b      	ldr	r3, [r3, #4]
 8003d70:	f003 0303 	and.w	r3, r3, #3
 8003d74:	2b02      	cmp	r3, #2
 8003d76:	d130      	bne.n	8003dda <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	689b      	ldr	r3, [r3, #8]
 8003d7c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003d7e:	697b      	ldr	r3, [r7, #20]
 8003d80:	005b      	lsls	r3, r3, #1
 8003d82:	2203      	movs	r2, #3
 8003d84:	fa02 f303 	lsl.w	r3, r2, r3
 8003d88:	43db      	mvns	r3, r3
 8003d8a:	693a      	ldr	r2, [r7, #16]
 8003d8c:	4013      	ands	r3, r2
 8003d8e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003d90:	683b      	ldr	r3, [r7, #0]
 8003d92:	68da      	ldr	r2, [r3, #12]
 8003d94:	697b      	ldr	r3, [r7, #20]
 8003d96:	005b      	lsls	r3, r3, #1
 8003d98:	fa02 f303 	lsl.w	r3, r2, r3
 8003d9c:	693a      	ldr	r2, [r7, #16]
 8003d9e:	4313      	orrs	r3, r2
 8003da0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	693a      	ldr	r2, [r7, #16]
 8003da6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	685b      	ldr	r3, [r3, #4]
 8003dac:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003dae:	2201      	movs	r2, #1
 8003db0:	697b      	ldr	r3, [r7, #20]
 8003db2:	fa02 f303 	lsl.w	r3, r2, r3
 8003db6:	43db      	mvns	r3, r3
 8003db8:	693a      	ldr	r2, [r7, #16]
 8003dba:	4013      	ands	r3, r2
 8003dbc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003dbe:	683b      	ldr	r3, [r7, #0]
 8003dc0:	685b      	ldr	r3, [r3, #4]
 8003dc2:	091b      	lsrs	r3, r3, #4
 8003dc4:	f003 0201 	and.w	r2, r3, #1
 8003dc8:	697b      	ldr	r3, [r7, #20]
 8003dca:	fa02 f303 	lsl.w	r3, r2, r3
 8003dce:	693a      	ldr	r2, [r7, #16]
 8003dd0:	4313      	orrs	r3, r2
 8003dd2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	693a      	ldr	r2, [r7, #16]
 8003dd8:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8003dda:	683b      	ldr	r3, [r7, #0]
 8003ddc:	685b      	ldr	r3, [r3, #4]
 8003dde:	f003 0303 	and.w	r3, r3, #3
 8003de2:	2b03      	cmp	r3, #3
 8003de4:	d118      	bne.n	8003e18 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003dea:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8003dec:	2201      	movs	r2, #1
 8003dee:	697b      	ldr	r3, [r7, #20]
 8003df0:	fa02 f303 	lsl.w	r3, r2, r3
 8003df4:	43db      	mvns	r3, r3
 8003df6:	693a      	ldr	r2, [r7, #16]
 8003df8:	4013      	ands	r3, r2
 8003dfa:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8003dfc:	683b      	ldr	r3, [r7, #0]
 8003dfe:	685b      	ldr	r3, [r3, #4]
 8003e00:	08db      	lsrs	r3, r3, #3
 8003e02:	f003 0201 	and.w	r2, r3, #1
 8003e06:	697b      	ldr	r3, [r7, #20]
 8003e08:	fa02 f303 	lsl.w	r3, r2, r3
 8003e0c:	693a      	ldr	r2, [r7, #16]
 8003e0e:	4313      	orrs	r3, r2
 8003e10:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	693a      	ldr	r2, [r7, #16]
 8003e16:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003e18:	683b      	ldr	r3, [r7, #0]
 8003e1a:	685b      	ldr	r3, [r3, #4]
 8003e1c:	f003 0303 	and.w	r3, r3, #3
 8003e20:	2b03      	cmp	r3, #3
 8003e22:	d017      	beq.n	8003e54 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	68db      	ldr	r3, [r3, #12]
 8003e28:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003e2a:	697b      	ldr	r3, [r7, #20]
 8003e2c:	005b      	lsls	r3, r3, #1
 8003e2e:	2203      	movs	r2, #3
 8003e30:	fa02 f303 	lsl.w	r3, r2, r3
 8003e34:	43db      	mvns	r3, r3
 8003e36:	693a      	ldr	r2, [r7, #16]
 8003e38:	4013      	ands	r3, r2
 8003e3a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003e3c:	683b      	ldr	r3, [r7, #0]
 8003e3e:	689a      	ldr	r2, [r3, #8]
 8003e40:	697b      	ldr	r3, [r7, #20]
 8003e42:	005b      	lsls	r3, r3, #1
 8003e44:	fa02 f303 	lsl.w	r3, r2, r3
 8003e48:	693a      	ldr	r2, [r7, #16]
 8003e4a:	4313      	orrs	r3, r2
 8003e4c:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	693a      	ldr	r2, [r7, #16]
 8003e52:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003e54:	683b      	ldr	r3, [r7, #0]
 8003e56:	685b      	ldr	r3, [r3, #4]
 8003e58:	f003 0303 	and.w	r3, r3, #3
 8003e5c:	2b02      	cmp	r3, #2
 8003e5e:	d123      	bne.n	8003ea8 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003e60:	697b      	ldr	r3, [r7, #20]
 8003e62:	08da      	lsrs	r2, r3, #3
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	3208      	adds	r2, #8
 8003e68:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003e6c:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003e6e:	697b      	ldr	r3, [r7, #20]
 8003e70:	f003 0307 	and.w	r3, r3, #7
 8003e74:	009b      	lsls	r3, r3, #2
 8003e76:	220f      	movs	r2, #15
 8003e78:	fa02 f303 	lsl.w	r3, r2, r3
 8003e7c:	43db      	mvns	r3, r3
 8003e7e:	693a      	ldr	r2, [r7, #16]
 8003e80:	4013      	ands	r3, r2
 8003e82:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003e84:	683b      	ldr	r3, [r7, #0]
 8003e86:	691a      	ldr	r2, [r3, #16]
 8003e88:	697b      	ldr	r3, [r7, #20]
 8003e8a:	f003 0307 	and.w	r3, r3, #7
 8003e8e:	009b      	lsls	r3, r3, #2
 8003e90:	fa02 f303 	lsl.w	r3, r2, r3
 8003e94:	693a      	ldr	r2, [r7, #16]
 8003e96:	4313      	orrs	r3, r2
 8003e98:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003e9a:	697b      	ldr	r3, [r7, #20]
 8003e9c:	08da      	lsrs	r2, r3, #3
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	3208      	adds	r2, #8
 8003ea2:	6939      	ldr	r1, [r7, #16]
 8003ea4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003eae:	697b      	ldr	r3, [r7, #20]
 8003eb0:	005b      	lsls	r3, r3, #1
 8003eb2:	2203      	movs	r2, #3
 8003eb4:	fa02 f303 	lsl.w	r3, r2, r3
 8003eb8:	43db      	mvns	r3, r3
 8003eba:	693a      	ldr	r2, [r7, #16]
 8003ebc:	4013      	ands	r3, r2
 8003ebe:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003ec0:	683b      	ldr	r3, [r7, #0]
 8003ec2:	685b      	ldr	r3, [r3, #4]
 8003ec4:	f003 0203 	and.w	r2, r3, #3
 8003ec8:	697b      	ldr	r3, [r7, #20]
 8003eca:	005b      	lsls	r3, r3, #1
 8003ecc:	fa02 f303 	lsl.w	r3, r2, r3
 8003ed0:	693a      	ldr	r2, [r7, #16]
 8003ed2:	4313      	orrs	r3, r2
 8003ed4:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	693a      	ldr	r2, [r7, #16]
 8003eda:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003edc:	683b      	ldr	r3, [r7, #0]
 8003ede:	685b      	ldr	r3, [r3, #4]
 8003ee0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	f000 80ac 	beq.w	8004042 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003eea:	4b5f      	ldr	r3, [pc, #380]	; (8004068 <HAL_GPIO_Init+0x330>)
 8003eec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003eee:	4a5e      	ldr	r2, [pc, #376]	; (8004068 <HAL_GPIO_Init+0x330>)
 8003ef0:	f043 0301 	orr.w	r3, r3, #1
 8003ef4:	6613      	str	r3, [r2, #96]	; 0x60
 8003ef6:	4b5c      	ldr	r3, [pc, #368]	; (8004068 <HAL_GPIO_Init+0x330>)
 8003ef8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003efa:	f003 0301 	and.w	r3, r3, #1
 8003efe:	60bb      	str	r3, [r7, #8]
 8003f00:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003f02:	4a5a      	ldr	r2, [pc, #360]	; (800406c <HAL_GPIO_Init+0x334>)
 8003f04:	697b      	ldr	r3, [r7, #20]
 8003f06:	089b      	lsrs	r3, r3, #2
 8003f08:	3302      	adds	r3, #2
 8003f0a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003f0e:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003f10:	697b      	ldr	r3, [r7, #20]
 8003f12:	f003 0303 	and.w	r3, r3, #3
 8003f16:	009b      	lsls	r3, r3, #2
 8003f18:	220f      	movs	r2, #15
 8003f1a:	fa02 f303 	lsl.w	r3, r2, r3
 8003f1e:	43db      	mvns	r3, r3
 8003f20:	693a      	ldr	r2, [r7, #16]
 8003f22:	4013      	ands	r3, r2
 8003f24:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8003f2c:	d025      	beq.n	8003f7a <HAL_GPIO_Init+0x242>
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	4a4f      	ldr	r2, [pc, #316]	; (8004070 <HAL_GPIO_Init+0x338>)
 8003f32:	4293      	cmp	r3, r2
 8003f34:	d01f      	beq.n	8003f76 <HAL_GPIO_Init+0x23e>
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	4a4e      	ldr	r2, [pc, #312]	; (8004074 <HAL_GPIO_Init+0x33c>)
 8003f3a:	4293      	cmp	r3, r2
 8003f3c:	d019      	beq.n	8003f72 <HAL_GPIO_Init+0x23a>
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	4a4d      	ldr	r2, [pc, #308]	; (8004078 <HAL_GPIO_Init+0x340>)
 8003f42:	4293      	cmp	r3, r2
 8003f44:	d013      	beq.n	8003f6e <HAL_GPIO_Init+0x236>
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	4a4c      	ldr	r2, [pc, #304]	; (800407c <HAL_GPIO_Init+0x344>)
 8003f4a:	4293      	cmp	r3, r2
 8003f4c:	d00d      	beq.n	8003f6a <HAL_GPIO_Init+0x232>
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	4a4b      	ldr	r2, [pc, #300]	; (8004080 <HAL_GPIO_Init+0x348>)
 8003f52:	4293      	cmp	r3, r2
 8003f54:	d007      	beq.n	8003f66 <HAL_GPIO_Init+0x22e>
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	4a4a      	ldr	r2, [pc, #296]	; (8004084 <HAL_GPIO_Init+0x34c>)
 8003f5a:	4293      	cmp	r3, r2
 8003f5c:	d101      	bne.n	8003f62 <HAL_GPIO_Init+0x22a>
 8003f5e:	2306      	movs	r3, #6
 8003f60:	e00c      	b.n	8003f7c <HAL_GPIO_Init+0x244>
 8003f62:	2307      	movs	r3, #7
 8003f64:	e00a      	b.n	8003f7c <HAL_GPIO_Init+0x244>
 8003f66:	2305      	movs	r3, #5
 8003f68:	e008      	b.n	8003f7c <HAL_GPIO_Init+0x244>
 8003f6a:	2304      	movs	r3, #4
 8003f6c:	e006      	b.n	8003f7c <HAL_GPIO_Init+0x244>
 8003f6e:	2303      	movs	r3, #3
 8003f70:	e004      	b.n	8003f7c <HAL_GPIO_Init+0x244>
 8003f72:	2302      	movs	r3, #2
 8003f74:	e002      	b.n	8003f7c <HAL_GPIO_Init+0x244>
 8003f76:	2301      	movs	r3, #1
 8003f78:	e000      	b.n	8003f7c <HAL_GPIO_Init+0x244>
 8003f7a:	2300      	movs	r3, #0
 8003f7c:	697a      	ldr	r2, [r7, #20]
 8003f7e:	f002 0203 	and.w	r2, r2, #3
 8003f82:	0092      	lsls	r2, r2, #2
 8003f84:	4093      	lsls	r3, r2
 8003f86:	693a      	ldr	r2, [r7, #16]
 8003f88:	4313      	orrs	r3, r2
 8003f8a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003f8c:	4937      	ldr	r1, [pc, #220]	; (800406c <HAL_GPIO_Init+0x334>)
 8003f8e:	697b      	ldr	r3, [r7, #20]
 8003f90:	089b      	lsrs	r3, r3, #2
 8003f92:	3302      	adds	r3, #2
 8003f94:	693a      	ldr	r2, [r7, #16]
 8003f96:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003f9a:	4b3b      	ldr	r3, [pc, #236]	; (8004088 <HAL_GPIO_Init+0x350>)
 8003f9c:	689b      	ldr	r3, [r3, #8]
 8003f9e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	43db      	mvns	r3, r3
 8003fa4:	693a      	ldr	r2, [r7, #16]
 8003fa6:	4013      	ands	r3, r2
 8003fa8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003faa:	683b      	ldr	r3, [r7, #0]
 8003fac:	685b      	ldr	r3, [r3, #4]
 8003fae:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d003      	beq.n	8003fbe <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8003fb6:	693a      	ldr	r2, [r7, #16]
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	4313      	orrs	r3, r2
 8003fbc:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003fbe:	4a32      	ldr	r2, [pc, #200]	; (8004088 <HAL_GPIO_Init+0x350>)
 8003fc0:	693b      	ldr	r3, [r7, #16]
 8003fc2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003fc4:	4b30      	ldr	r3, [pc, #192]	; (8004088 <HAL_GPIO_Init+0x350>)
 8003fc6:	68db      	ldr	r3, [r3, #12]
 8003fc8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	43db      	mvns	r3, r3
 8003fce:	693a      	ldr	r2, [r7, #16]
 8003fd0:	4013      	ands	r3, r2
 8003fd2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003fd4:	683b      	ldr	r3, [r7, #0]
 8003fd6:	685b      	ldr	r3, [r3, #4]
 8003fd8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d003      	beq.n	8003fe8 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8003fe0:	693a      	ldr	r2, [r7, #16]
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	4313      	orrs	r3, r2
 8003fe6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003fe8:	4a27      	ldr	r2, [pc, #156]	; (8004088 <HAL_GPIO_Init+0x350>)
 8003fea:	693b      	ldr	r3, [r7, #16]
 8003fec:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8003fee:	4b26      	ldr	r3, [pc, #152]	; (8004088 <HAL_GPIO_Init+0x350>)
 8003ff0:	685b      	ldr	r3, [r3, #4]
 8003ff2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	43db      	mvns	r3, r3
 8003ff8:	693a      	ldr	r2, [r7, #16]
 8003ffa:	4013      	ands	r3, r2
 8003ffc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003ffe:	683b      	ldr	r3, [r7, #0]
 8004000:	685b      	ldr	r3, [r3, #4]
 8004002:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004006:	2b00      	cmp	r3, #0
 8004008:	d003      	beq.n	8004012 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 800400a:	693a      	ldr	r2, [r7, #16]
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	4313      	orrs	r3, r2
 8004010:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8004012:	4a1d      	ldr	r2, [pc, #116]	; (8004088 <HAL_GPIO_Init+0x350>)
 8004014:	693b      	ldr	r3, [r7, #16]
 8004016:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8004018:	4b1b      	ldr	r3, [pc, #108]	; (8004088 <HAL_GPIO_Init+0x350>)
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	43db      	mvns	r3, r3
 8004022:	693a      	ldr	r2, [r7, #16]
 8004024:	4013      	ands	r3, r2
 8004026:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004028:	683b      	ldr	r3, [r7, #0]
 800402a:	685b      	ldr	r3, [r3, #4]
 800402c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004030:	2b00      	cmp	r3, #0
 8004032:	d003      	beq.n	800403c <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8004034:	693a      	ldr	r2, [r7, #16]
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	4313      	orrs	r3, r2
 800403a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800403c:	4a12      	ldr	r2, [pc, #72]	; (8004088 <HAL_GPIO_Init+0x350>)
 800403e:	693b      	ldr	r3, [r7, #16]
 8004040:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8004042:	697b      	ldr	r3, [r7, #20]
 8004044:	3301      	adds	r3, #1
 8004046:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004048:	683b      	ldr	r3, [r7, #0]
 800404a:	681a      	ldr	r2, [r3, #0]
 800404c:	697b      	ldr	r3, [r7, #20]
 800404e:	fa22 f303 	lsr.w	r3, r2, r3
 8004052:	2b00      	cmp	r3, #0
 8004054:	f47f ae78 	bne.w	8003d48 <HAL_GPIO_Init+0x10>
  }
}
 8004058:	bf00      	nop
 800405a:	bf00      	nop
 800405c:	371c      	adds	r7, #28
 800405e:	46bd      	mov	sp, r7
 8004060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004064:	4770      	bx	lr
 8004066:	bf00      	nop
 8004068:	40021000 	.word	0x40021000
 800406c:	40010000 	.word	0x40010000
 8004070:	48000400 	.word	0x48000400
 8004074:	48000800 	.word	0x48000800
 8004078:	48000c00 	.word	0x48000c00
 800407c:	48001000 	.word	0x48001000
 8004080:	48001400 	.word	0x48001400
 8004084:	48001800 	.word	0x48001800
 8004088:	40010400 	.word	0x40010400

0800408c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800408c:	b480      	push	{r7}
 800408e:	b083      	sub	sp, #12
 8004090:	af00      	add	r7, sp, #0
 8004092:	6078      	str	r0, [r7, #4]
 8004094:	460b      	mov	r3, r1
 8004096:	807b      	strh	r3, [r7, #2]
 8004098:	4613      	mov	r3, r2
 800409a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800409c:	787b      	ldrb	r3, [r7, #1]
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d003      	beq.n	80040aa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80040a2:	887a      	ldrh	r2, [r7, #2]
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80040a8:	e002      	b.n	80040b0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80040aa:	887a      	ldrh	r2, [r7, #2]
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	629a      	str	r2, [r3, #40]	; 0x28
}
 80040b0:	bf00      	nop
 80040b2:	370c      	adds	r7, #12
 80040b4:	46bd      	mov	sp, r7
 80040b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ba:	4770      	bx	lr

080040bc <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80040bc:	b480      	push	{r7}
 80040be:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80040c0:	4b04      	ldr	r3, [pc, #16]	; (80040d4 <HAL_PWREx_GetVoltageRange+0x18>)
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 80040c8:	4618      	mov	r0, r3
 80040ca:	46bd      	mov	sp, r7
 80040cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040d0:	4770      	bx	lr
 80040d2:	bf00      	nop
 80040d4:	40007000 	.word	0x40007000

080040d8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80040d8:	b480      	push	{r7}
 80040da:	b085      	sub	sp, #20
 80040dc:	af00      	add	r7, sp, #0
 80040de:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80040e6:	d130      	bne.n	800414a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80040e8:	4b23      	ldr	r3, [pc, #140]	; (8004178 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80040f0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80040f4:	d038      	beq.n	8004168 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80040f6:	4b20      	ldr	r3, [pc, #128]	; (8004178 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80040fe:	4a1e      	ldr	r2, [pc, #120]	; (8004178 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004100:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004104:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004106:	4b1d      	ldr	r3, [pc, #116]	; (800417c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	2232      	movs	r2, #50	; 0x32
 800410c:	fb02 f303 	mul.w	r3, r2, r3
 8004110:	4a1b      	ldr	r2, [pc, #108]	; (8004180 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8004112:	fba2 2303 	umull	r2, r3, r2, r3
 8004116:	0c9b      	lsrs	r3, r3, #18
 8004118:	3301      	adds	r3, #1
 800411a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800411c:	e002      	b.n	8004124 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	3b01      	subs	r3, #1
 8004122:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004124:	4b14      	ldr	r3, [pc, #80]	; (8004178 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004126:	695b      	ldr	r3, [r3, #20]
 8004128:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800412c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004130:	d102      	bne.n	8004138 <HAL_PWREx_ControlVoltageScaling+0x60>
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	2b00      	cmp	r3, #0
 8004136:	d1f2      	bne.n	800411e <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004138:	4b0f      	ldr	r3, [pc, #60]	; (8004178 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800413a:	695b      	ldr	r3, [r3, #20]
 800413c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004140:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004144:	d110      	bne.n	8004168 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8004146:	2303      	movs	r3, #3
 8004148:	e00f      	b.n	800416a <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800414a:	4b0b      	ldr	r3, [pc, #44]	; (8004178 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004152:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004156:	d007      	beq.n	8004168 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8004158:	4b07      	ldr	r3, [pc, #28]	; (8004178 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004160:	4a05      	ldr	r2, [pc, #20]	; (8004178 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004162:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004166:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8004168:	2300      	movs	r3, #0
}
 800416a:	4618      	mov	r0, r3
 800416c:	3714      	adds	r7, #20
 800416e:	46bd      	mov	sp, r7
 8004170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004174:	4770      	bx	lr
 8004176:	bf00      	nop
 8004178:	40007000 	.word	0x40007000
 800417c:	20000000 	.word	0x20000000
 8004180:	431bde83 	.word	0x431bde83

08004184 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004184:	b580      	push	{r7, lr}
 8004186:	b088      	sub	sp, #32
 8004188:	af00      	add	r7, sp, #0
 800418a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	2b00      	cmp	r3, #0
 8004190:	d101      	bne.n	8004196 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004192:	2301      	movs	r3, #1
 8004194:	e3ca      	b.n	800492c <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004196:	4b97      	ldr	r3, [pc, #604]	; (80043f4 <HAL_RCC_OscConfig+0x270>)
 8004198:	689b      	ldr	r3, [r3, #8]
 800419a:	f003 030c 	and.w	r3, r3, #12
 800419e:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80041a0:	4b94      	ldr	r3, [pc, #592]	; (80043f4 <HAL_RCC_OscConfig+0x270>)
 80041a2:	68db      	ldr	r3, [r3, #12]
 80041a4:	f003 0303 	and.w	r3, r3, #3
 80041a8:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	f003 0310 	and.w	r3, r3, #16
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	f000 80e4 	beq.w	8004380 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80041b8:	69bb      	ldr	r3, [r7, #24]
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d007      	beq.n	80041ce <HAL_RCC_OscConfig+0x4a>
 80041be:	69bb      	ldr	r3, [r7, #24]
 80041c0:	2b0c      	cmp	r3, #12
 80041c2:	f040 808b 	bne.w	80042dc <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80041c6:	697b      	ldr	r3, [r7, #20]
 80041c8:	2b01      	cmp	r3, #1
 80041ca:	f040 8087 	bne.w	80042dc <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80041ce:	4b89      	ldr	r3, [pc, #548]	; (80043f4 <HAL_RCC_OscConfig+0x270>)
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	f003 0302 	and.w	r3, r3, #2
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d005      	beq.n	80041e6 <HAL_RCC_OscConfig+0x62>
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	699b      	ldr	r3, [r3, #24]
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d101      	bne.n	80041e6 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80041e2:	2301      	movs	r3, #1
 80041e4:	e3a2      	b.n	800492c <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	6a1a      	ldr	r2, [r3, #32]
 80041ea:	4b82      	ldr	r3, [pc, #520]	; (80043f4 <HAL_RCC_OscConfig+0x270>)
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	f003 0308 	and.w	r3, r3, #8
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d004      	beq.n	8004200 <HAL_RCC_OscConfig+0x7c>
 80041f6:	4b7f      	ldr	r3, [pc, #508]	; (80043f4 <HAL_RCC_OscConfig+0x270>)
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80041fe:	e005      	b.n	800420c <HAL_RCC_OscConfig+0x88>
 8004200:	4b7c      	ldr	r3, [pc, #496]	; (80043f4 <HAL_RCC_OscConfig+0x270>)
 8004202:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004206:	091b      	lsrs	r3, r3, #4
 8004208:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800420c:	4293      	cmp	r3, r2
 800420e:	d223      	bcs.n	8004258 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	6a1b      	ldr	r3, [r3, #32]
 8004214:	4618      	mov	r0, r3
 8004216:	f000 fd55 	bl	8004cc4 <RCC_SetFlashLatencyFromMSIRange>
 800421a:	4603      	mov	r3, r0
 800421c:	2b00      	cmp	r3, #0
 800421e:	d001      	beq.n	8004224 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8004220:	2301      	movs	r3, #1
 8004222:	e383      	b.n	800492c <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004224:	4b73      	ldr	r3, [pc, #460]	; (80043f4 <HAL_RCC_OscConfig+0x270>)
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	4a72      	ldr	r2, [pc, #456]	; (80043f4 <HAL_RCC_OscConfig+0x270>)
 800422a:	f043 0308 	orr.w	r3, r3, #8
 800422e:	6013      	str	r3, [r2, #0]
 8004230:	4b70      	ldr	r3, [pc, #448]	; (80043f4 <HAL_RCC_OscConfig+0x270>)
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	6a1b      	ldr	r3, [r3, #32]
 800423c:	496d      	ldr	r1, [pc, #436]	; (80043f4 <HAL_RCC_OscConfig+0x270>)
 800423e:	4313      	orrs	r3, r2
 8004240:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004242:	4b6c      	ldr	r3, [pc, #432]	; (80043f4 <HAL_RCC_OscConfig+0x270>)
 8004244:	685b      	ldr	r3, [r3, #4]
 8004246:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	69db      	ldr	r3, [r3, #28]
 800424e:	021b      	lsls	r3, r3, #8
 8004250:	4968      	ldr	r1, [pc, #416]	; (80043f4 <HAL_RCC_OscConfig+0x270>)
 8004252:	4313      	orrs	r3, r2
 8004254:	604b      	str	r3, [r1, #4]
 8004256:	e025      	b.n	80042a4 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004258:	4b66      	ldr	r3, [pc, #408]	; (80043f4 <HAL_RCC_OscConfig+0x270>)
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	4a65      	ldr	r2, [pc, #404]	; (80043f4 <HAL_RCC_OscConfig+0x270>)
 800425e:	f043 0308 	orr.w	r3, r3, #8
 8004262:	6013      	str	r3, [r2, #0]
 8004264:	4b63      	ldr	r3, [pc, #396]	; (80043f4 <HAL_RCC_OscConfig+0x270>)
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	6a1b      	ldr	r3, [r3, #32]
 8004270:	4960      	ldr	r1, [pc, #384]	; (80043f4 <HAL_RCC_OscConfig+0x270>)
 8004272:	4313      	orrs	r3, r2
 8004274:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004276:	4b5f      	ldr	r3, [pc, #380]	; (80043f4 <HAL_RCC_OscConfig+0x270>)
 8004278:	685b      	ldr	r3, [r3, #4]
 800427a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	69db      	ldr	r3, [r3, #28]
 8004282:	021b      	lsls	r3, r3, #8
 8004284:	495b      	ldr	r1, [pc, #364]	; (80043f4 <HAL_RCC_OscConfig+0x270>)
 8004286:	4313      	orrs	r3, r2
 8004288:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800428a:	69bb      	ldr	r3, [r7, #24]
 800428c:	2b00      	cmp	r3, #0
 800428e:	d109      	bne.n	80042a4 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	6a1b      	ldr	r3, [r3, #32]
 8004294:	4618      	mov	r0, r3
 8004296:	f000 fd15 	bl	8004cc4 <RCC_SetFlashLatencyFromMSIRange>
 800429a:	4603      	mov	r3, r0
 800429c:	2b00      	cmp	r3, #0
 800429e:	d001      	beq.n	80042a4 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 80042a0:	2301      	movs	r3, #1
 80042a2:	e343      	b.n	800492c <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80042a4:	f000 fc4a 	bl	8004b3c <HAL_RCC_GetSysClockFreq>
 80042a8:	4602      	mov	r2, r0
 80042aa:	4b52      	ldr	r3, [pc, #328]	; (80043f4 <HAL_RCC_OscConfig+0x270>)
 80042ac:	689b      	ldr	r3, [r3, #8]
 80042ae:	091b      	lsrs	r3, r3, #4
 80042b0:	f003 030f 	and.w	r3, r3, #15
 80042b4:	4950      	ldr	r1, [pc, #320]	; (80043f8 <HAL_RCC_OscConfig+0x274>)
 80042b6:	5ccb      	ldrb	r3, [r1, r3]
 80042b8:	f003 031f 	and.w	r3, r3, #31
 80042bc:	fa22 f303 	lsr.w	r3, r2, r3
 80042c0:	4a4e      	ldr	r2, [pc, #312]	; (80043fc <HAL_RCC_OscConfig+0x278>)
 80042c2:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80042c4:	4b4e      	ldr	r3, [pc, #312]	; (8004400 <HAL_RCC_OscConfig+0x27c>)
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	4618      	mov	r0, r3
 80042ca:	f7fd fdcd 	bl	8001e68 <HAL_InitTick>
 80042ce:	4603      	mov	r3, r0
 80042d0:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80042d2:	7bfb      	ldrb	r3, [r7, #15]
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d052      	beq.n	800437e <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 80042d8:	7bfb      	ldrb	r3, [r7, #15]
 80042da:	e327      	b.n	800492c <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	699b      	ldr	r3, [r3, #24]
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d032      	beq.n	800434a <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80042e4:	4b43      	ldr	r3, [pc, #268]	; (80043f4 <HAL_RCC_OscConfig+0x270>)
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	4a42      	ldr	r2, [pc, #264]	; (80043f4 <HAL_RCC_OscConfig+0x270>)
 80042ea:	f043 0301 	orr.w	r3, r3, #1
 80042ee:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80042f0:	f7fd fe0a 	bl	8001f08 <HAL_GetTick>
 80042f4:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80042f6:	e008      	b.n	800430a <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80042f8:	f7fd fe06 	bl	8001f08 <HAL_GetTick>
 80042fc:	4602      	mov	r2, r0
 80042fe:	693b      	ldr	r3, [r7, #16]
 8004300:	1ad3      	subs	r3, r2, r3
 8004302:	2b02      	cmp	r3, #2
 8004304:	d901      	bls.n	800430a <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8004306:	2303      	movs	r3, #3
 8004308:	e310      	b.n	800492c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800430a:	4b3a      	ldr	r3, [pc, #232]	; (80043f4 <HAL_RCC_OscConfig+0x270>)
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	f003 0302 	and.w	r3, r3, #2
 8004312:	2b00      	cmp	r3, #0
 8004314:	d0f0      	beq.n	80042f8 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004316:	4b37      	ldr	r3, [pc, #220]	; (80043f4 <HAL_RCC_OscConfig+0x270>)
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	4a36      	ldr	r2, [pc, #216]	; (80043f4 <HAL_RCC_OscConfig+0x270>)
 800431c:	f043 0308 	orr.w	r3, r3, #8
 8004320:	6013      	str	r3, [r2, #0]
 8004322:	4b34      	ldr	r3, [pc, #208]	; (80043f4 <HAL_RCC_OscConfig+0x270>)
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	6a1b      	ldr	r3, [r3, #32]
 800432e:	4931      	ldr	r1, [pc, #196]	; (80043f4 <HAL_RCC_OscConfig+0x270>)
 8004330:	4313      	orrs	r3, r2
 8004332:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004334:	4b2f      	ldr	r3, [pc, #188]	; (80043f4 <HAL_RCC_OscConfig+0x270>)
 8004336:	685b      	ldr	r3, [r3, #4]
 8004338:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	69db      	ldr	r3, [r3, #28]
 8004340:	021b      	lsls	r3, r3, #8
 8004342:	492c      	ldr	r1, [pc, #176]	; (80043f4 <HAL_RCC_OscConfig+0x270>)
 8004344:	4313      	orrs	r3, r2
 8004346:	604b      	str	r3, [r1, #4]
 8004348:	e01a      	b.n	8004380 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800434a:	4b2a      	ldr	r3, [pc, #168]	; (80043f4 <HAL_RCC_OscConfig+0x270>)
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	4a29      	ldr	r2, [pc, #164]	; (80043f4 <HAL_RCC_OscConfig+0x270>)
 8004350:	f023 0301 	bic.w	r3, r3, #1
 8004354:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004356:	f7fd fdd7 	bl	8001f08 <HAL_GetTick>
 800435a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800435c:	e008      	b.n	8004370 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800435e:	f7fd fdd3 	bl	8001f08 <HAL_GetTick>
 8004362:	4602      	mov	r2, r0
 8004364:	693b      	ldr	r3, [r7, #16]
 8004366:	1ad3      	subs	r3, r2, r3
 8004368:	2b02      	cmp	r3, #2
 800436a:	d901      	bls.n	8004370 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 800436c:	2303      	movs	r3, #3
 800436e:	e2dd      	b.n	800492c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004370:	4b20      	ldr	r3, [pc, #128]	; (80043f4 <HAL_RCC_OscConfig+0x270>)
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	f003 0302 	and.w	r3, r3, #2
 8004378:	2b00      	cmp	r3, #0
 800437a:	d1f0      	bne.n	800435e <HAL_RCC_OscConfig+0x1da>
 800437c:	e000      	b.n	8004380 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800437e:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	f003 0301 	and.w	r3, r3, #1
 8004388:	2b00      	cmp	r3, #0
 800438a:	d074      	beq.n	8004476 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800438c:	69bb      	ldr	r3, [r7, #24]
 800438e:	2b08      	cmp	r3, #8
 8004390:	d005      	beq.n	800439e <HAL_RCC_OscConfig+0x21a>
 8004392:	69bb      	ldr	r3, [r7, #24]
 8004394:	2b0c      	cmp	r3, #12
 8004396:	d10e      	bne.n	80043b6 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8004398:	697b      	ldr	r3, [r7, #20]
 800439a:	2b03      	cmp	r3, #3
 800439c:	d10b      	bne.n	80043b6 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800439e:	4b15      	ldr	r3, [pc, #84]	; (80043f4 <HAL_RCC_OscConfig+0x270>)
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d064      	beq.n	8004474 <HAL_RCC_OscConfig+0x2f0>
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	685b      	ldr	r3, [r3, #4]
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d160      	bne.n	8004474 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80043b2:	2301      	movs	r3, #1
 80043b4:	e2ba      	b.n	800492c <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	685b      	ldr	r3, [r3, #4]
 80043ba:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80043be:	d106      	bne.n	80043ce <HAL_RCC_OscConfig+0x24a>
 80043c0:	4b0c      	ldr	r3, [pc, #48]	; (80043f4 <HAL_RCC_OscConfig+0x270>)
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	4a0b      	ldr	r2, [pc, #44]	; (80043f4 <HAL_RCC_OscConfig+0x270>)
 80043c6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80043ca:	6013      	str	r3, [r2, #0]
 80043cc:	e026      	b.n	800441c <HAL_RCC_OscConfig+0x298>
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	685b      	ldr	r3, [r3, #4]
 80043d2:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80043d6:	d115      	bne.n	8004404 <HAL_RCC_OscConfig+0x280>
 80043d8:	4b06      	ldr	r3, [pc, #24]	; (80043f4 <HAL_RCC_OscConfig+0x270>)
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	4a05      	ldr	r2, [pc, #20]	; (80043f4 <HAL_RCC_OscConfig+0x270>)
 80043de:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80043e2:	6013      	str	r3, [r2, #0]
 80043e4:	4b03      	ldr	r3, [pc, #12]	; (80043f4 <HAL_RCC_OscConfig+0x270>)
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	4a02      	ldr	r2, [pc, #8]	; (80043f4 <HAL_RCC_OscConfig+0x270>)
 80043ea:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80043ee:	6013      	str	r3, [r2, #0]
 80043f0:	e014      	b.n	800441c <HAL_RCC_OscConfig+0x298>
 80043f2:	bf00      	nop
 80043f4:	40021000 	.word	0x40021000
 80043f8:	0800e078 	.word	0x0800e078
 80043fc:	20000000 	.word	0x20000000
 8004400:	20000004 	.word	0x20000004
 8004404:	4ba0      	ldr	r3, [pc, #640]	; (8004688 <HAL_RCC_OscConfig+0x504>)
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	4a9f      	ldr	r2, [pc, #636]	; (8004688 <HAL_RCC_OscConfig+0x504>)
 800440a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800440e:	6013      	str	r3, [r2, #0]
 8004410:	4b9d      	ldr	r3, [pc, #628]	; (8004688 <HAL_RCC_OscConfig+0x504>)
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	4a9c      	ldr	r2, [pc, #624]	; (8004688 <HAL_RCC_OscConfig+0x504>)
 8004416:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800441a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	685b      	ldr	r3, [r3, #4]
 8004420:	2b00      	cmp	r3, #0
 8004422:	d013      	beq.n	800444c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004424:	f7fd fd70 	bl	8001f08 <HAL_GetTick>
 8004428:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800442a:	e008      	b.n	800443e <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800442c:	f7fd fd6c 	bl	8001f08 <HAL_GetTick>
 8004430:	4602      	mov	r2, r0
 8004432:	693b      	ldr	r3, [r7, #16]
 8004434:	1ad3      	subs	r3, r2, r3
 8004436:	2b64      	cmp	r3, #100	; 0x64
 8004438:	d901      	bls.n	800443e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800443a:	2303      	movs	r3, #3
 800443c:	e276      	b.n	800492c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800443e:	4b92      	ldr	r3, [pc, #584]	; (8004688 <HAL_RCC_OscConfig+0x504>)
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004446:	2b00      	cmp	r3, #0
 8004448:	d0f0      	beq.n	800442c <HAL_RCC_OscConfig+0x2a8>
 800444a:	e014      	b.n	8004476 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800444c:	f7fd fd5c 	bl	8001f08 <HAL_GetTick>
 8004450:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004452:	e008      	b.n	8004466 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004454:	f7fd fd58 	bl	8001f08 <HAL_GetTick>
 8004458:	4602      	mov	r2, r0
 800445a:	693b      	ldr	r3, [r7, #16]
 800445c:	1ad3      	subs	r3, r2, r3
 800445e:	2b64      	cmp	r3, #100	; 0x64
 8004460:	d901      	bls.n	8004466 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8004462:	2303      	movs	r3, #3
 8004464:	e262      	b.n	800492c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004466:	4b88      	ldr	r3, [pc, #544]	; (8004688 <HAL_RCC_OscConfig+0x504>)
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800446e:	2b00      	cmp	r3, #0
 8004470:	d1f0      	bne.n	8004454 <HAL_RCC_OscConfig+0x2d0>
 8004472:	e000      	b.n	8004476 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004474:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	f003 0302 	and.w	r3, r3, #2
 800447e:	2b00      	cmp	r3, #0
 8004480:	d060      	beq.n	8004544 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8004482:	69bb      	ldr	r3, [r7, #24]
 8004484:	2b04      	cmp	r3, #4
 8004486:	d005      	beq.n	8004494 <HAL_RCC_OscConfig+0x310>
 8004488:	69bb      	ldr	r3, [r7, #24]
 800448a:	2b0c      	cmp	r3, #12
 800448c:	d119      	bne.n	80044c2 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800448e:	697b      	ldr	r3, [r7, #20]
 8004490:	2b02      	cmp	r3, #2
 8004492:	d116      	bne.n	80044c2 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004494:	4b7c      	ldr	r3, [pc, #496]	; (8004688 <HAL_RCC_OscConfig+0x504>)
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800449c:	2b00      	cmp	r3, #0
 800449e:	d005      	beq.n	80044ac <HAL_RCC_OscConfig+0x328>
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	68db      	ldr	r3, [r3, #12]
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d101      	bne.n	80044ac <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80044a8:	2301      	movs	r3, #1
 80044aa:	e23f      	b.n	800492c <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80044ac:	4b76      	ldr	r3, [pc, #472]	; (8004688 <HAL_RCC_OscConfig+0x504>)
 80044ae:	685b      	ldr	r3, [r3, #4]
 80044b0:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	691b      	ldr	r3, [r3, #16]
 80044b8:	061b      	lsls	r3, r3, #24
 80044ba:	4973      	ldr	r1, [pc, #460]	; (8004688 <HAL_RCC_OscConfig+0x504>)
 80044bc:	4313      	orrs	r3, r2
 80044be:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80044c0:	e040      	b.n	8004544 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	68db      	ldr	r3, [r3, #12]
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d023      	beq.n	8004512 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80044ca:	4b6f      	ldr	r3, [pc, #444]	; (8004688 <HAL_RCC_OscConfig+0x504>)
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	4a6e      	ldr	r2, [pc, #440]	; (8004688 <HAL_RCC_OscConfig+0x504>)
 80044d0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80044d4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044d6:	f7fd fd17 	bl	8001f08 <HAL_GetTick>
 80044da:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80044dc:	e008      	b.n	80044f0 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80044de:	f7fd fd13 	bl	8001f08 <HAL_GetTick>
 80044e2:	4602      	mov	r2, r0
 80044e4:	693b      	ldr	r3, [r7, #16]
 80044e6:	1ad3      	subs	r3, r2, r3
 80044e8:	2b02      	cmp	r3, #2
 80044ea:	d901      	bls.n	80044f0 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80044ec:	2303      	movs	r3, #3
 80044ee:	e21d      	b.n	800492c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80044f0:	4b65      	ldr	r3, [pc, #404]	; (8004688 <HAL_RCC_OscConfig+0x504>)
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d0f0      	beq.n	80044de <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80044fc:	4b62      	ldr	r3, [pc, #392]	; (8004688 <HAL_RCC_OscConfig+0x504>)
 80044fe:	685b      	ldr	r3, [r3, #4]
 8004500:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	691b      	ldr	r3, [r3, #16]
 8004508:	061b      	lsls	r3, r3, #24
 800450a:	495f      	ldr	r1, [pc, #380]	; (8004688 <HAL_RCC_OscConfig+0x504>)
 800450c:	4313      	orrs	r3, r2
 800450e:	604b      	str	r3, [r1, #4]
 8004510:	e018      	b.n	8004544 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004512:	4b5d      	ldr	r3, [pc, #372]	; (8004688 <HAL_RCC_OscConfig+0x504>)
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	4a5c      	ldr	r2, [pc, #368]	; (8004688 <HAL_RCC_OscConfig+0x504>)
 8004518:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800451c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800451e:	f7fd fcf3 	bl	8001f08 <HAL_GetTick>
 8004522:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004524:	e008      	b.n	8004538 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004526:	f7fd fcef 	bl	8001f08 <HAL_GetTick>
 800452a:	4602      	mov	r2, r0
 800452c:	693b      	ldr	r3, [r7, #16]
 800452e:	1ad3      	subs	r3, r2, r3
 8004530:	2b02      	cmp	r3, #2
 8004532:	d901      	bls.n	8004538 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8004534:	2303      	movs	r3, #3
 8004536:	e1f9      	b.n	800492c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004538:	4b53      	ldr	r3, [pc, #332]	; (8004688 <HAL_RCC_OscConfig+0x504>)
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004540:	2b00      	cmp	r3, #0
 8004542:	d1f0      	bne.n	8004526 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	f003 0308 	and.w	r3, r3, #8
 800454c:	2b00      	cmp	r3, #0
 800454e:	d03c      	beq.n	80045ca <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	695b      	ldr	r3, [r3, #20]
 8004554:	2b00      	cmp	r3, #0
 8004556:	d01c      	beq.n	8004592 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004558:	4b4b      	ldr	r3, [pc, #300]	; (8004688 <HAL_RCC_OscConfig+0x504>)
 800455a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800455e:	4a4a      	ldr	r2, [pc, #296]	; (8004688 <HAL_RCC_OscConfig+0x504>)
 8004560:	f043 0301 	orr.w	r3, r3, #1
 8004564:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004568:	f7fd fcce 	bl	8001f08 <HAL_GetTick>
 800456c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800456e:	e008      	b.n	8004582 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004570:	f7fd fcca 	bl	8001f08 <HAL_GetTick>
 8004574:	4602      	mov	r2, r0
 8004576:	693b      	ldr	r3, [r7, #16]
 8004578:	1ad3      	subs	r3, r2, r3
 800457a:	2b02      	cmp	r3, #2
 800457c:	d901      	bls.n	8004582 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800457e:	2303      	movs	r3, #3
 8004580:	e1d4      	b.n	800492c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004582:	4b41      	ldr	r3, [pc, #260]	; (8004688 <HAL_RCC_OscConfig+0x504>)
 8004584:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004588:	f003 0302 	and.w	r3, r3, #2
 800458c:	2b00      	cmp	r3, #0
 800458e:	d0ef      	beq.n	8004570 <HAL_RCC_OscConfig+0x3ec>
 8004590:	e01b      	b.n	80045ca <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004592:	4b3d      	ldr	r3, [pc, #244]	; (8004688 <HAL_RCC_OscConfig+0x504>)
 8004594:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004598:	4a3b      	ldr	r2, [pc, #236]	; (8004688 <HAL_RCC_OscConfig+0x504>)
 800459a:	f023 0301 	bic.w	r3, r3, #1
 800459e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80045a2:	f7fd fcb1 	bl	8001f08 <HAL_GetTick>
 80045a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80045a8:	e008      	b.n	80045bc <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80045aa:	f7fd fcad 	bl	8001f08 <HAL_GetTick>
 80045ae:	4602      	mov	r2, r0
 80045b0:	693b      	ldr	r3, [r7, #16]
 80045b2:	1ad3      	subs	r3, r2, r3
 80045b4:	2b02      	cmp	r3, #2
 80045b6:	d901      	bls.n	80045bc <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80045b8:	2303      	movs	r3, #3
 80045ba:	e1b7      	b.n	800492c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80045bc:	4b32      	ldr	r3, [pc, #200]	; (8004688 <HAL_RCC_OscConfig+0x504>)
 80045be:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80045c2:	f003 0302 	and.w	r3, r3, #2
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d1ef      	bne.n	80045aa <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	f003 0304 	and.w	r3, r3, #4
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	f000 80a6 	beq.w	8004724 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80045d8:	2300      	movs	r3, #0
 80045da:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80045dc:	4b2a      	ldr	r3, [pc, #168]	; (8004688 <HAL_RCC_OscConfig+0x504>)
 80045de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80045e0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d10d      	bne.n	8004604 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80045e8:	4b27      	ldr	r3, [pc, #156]	; (8004688 <HAL_RCC_OscConfig+0x504>)
 80045ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80045ec:	4a26      	ldr	r2, [pc, #152]	; (8004688 <HAL_RCC_OscConfig+0x504>)
 80045ee:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80045f2:	6593      	str	r3, [r2, #88]	; 0x58
 80045f4:	4b24      	ldr	r3, [pc, #144]	; (8004688 <HAL_RCC_OscConfig+0x504>)
 80045f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80045f8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80045fc:	60bb      	str	r3, [r7, #8]
 80045fe:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004600:	2301      	movs	r3, #1
 8004602:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004604:	4b21      	ldr	r3, [pc, #132]	; (800468c <HAL_RCC_OscConfig+0x508>)
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800460c:	2b00      	cmp	r3, #0
 800460e:	d118      	bne.n	8004642 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004610:	4b1e      	ldr	r3, [pc, #120]	; (800468c <HAL_RCC_OscConfig+0x508>)
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	4a1d      	ldr	r2, [pc, #116]	; (800468c <HAL_RCC_OscConfig+0x508>)
 8004616:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800461a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800461c:	f7fd fc74 	bl	8001f08 <HAL_GetTick>
 8004620:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004622:	e008      	b.n	8004636 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004624:	f7fd fc70 	bl	8001f08 <HAL_GetTick>
 8004628:	4602      	mov	r2, r0
 800462a:	693b      	ldr	r3, [r7, #16]
 800462c:	1ad3      	subs	r3, r2, r3
 800462e:	2b02      	cmp	r3, #2
 8004630:	d901      	bls.n	8004636 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8004632:	2303      	movs	r3, #3
 8004634:	e17a      	b.n	800492c <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004636:	4b15      	ldr	r3, [pc, #84]	; (800468c <HAL_RCC_OscConfig+0x508>)
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800463e:	2b00      	cmp	r3, #0
 8004640:	d0f0      	beq.n	8004624 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	689b      	ldr	r3, [r3, #8]
 8004646:	2b01      	cmp	r3, #1
 8004648:	d108      	bne.n	800465c <HAL_RCC_OscConfig+0x4d8>
 800464a:	4b0f      	ldr	r3, [pc, #60]	; (8004688 <HAL_RCC_OscConfig+0x504>)
 800464c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004650:	4a0d      	ldr	r2, [pc, #52]	; (8004688 <HAL_RCC_OscConfig+0x504>)
 8004652:	f043 0301 	orr.w	r3, r3, #1
 8004656:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800465a:	e029      	b.n	80046b0 <HAL_RCC_OscConfig+0x52c>
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	689b      	ldr	r3, [r3, #8]
 8004660:	2b05      	cmp	r3, #5
 8004662:	d115      	bne.n	8004690 <HAL_RCC_OscConfig+0x50c>
 8004664:	4b08      	ldr	r3, [pc, #32]	; (8004688 <HAL_RCC_OscConfig+0x504>)
 8004666:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800466a:	4a07      	ldr	r2, [pc, #28]	; (8004688 <HAL_RCC_OscConfig+0x504>)
 800466c:	f043 0304 	orr.w	r3, r3, #4
 8004670:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004674:	4b04      	ldr	r3, [pc, #16]	; (8004688 <HAL_RCC_OscConfig+0x504>)
 8004676:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800467a:	4a03      	ldr	r2, [pc, #12]	; (8004688 <HAL_RCC_OscConfig+0x504>)
 800467c:	f043 0301 	orr.w	r3, r3, #1
 8004680:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004684:	e014      	b.n	80046b0 <HAL_RCC_OscConfig+0x52c>
 8004686:	bf00      	nop
 8004688:	40021000 	.word	0x40021000
 800468c:	40007000 	.word	0x40007000
 8004690:	4b9c      	ldr	r3, [pc, #624]	; (8004904 <HAL_RCC_OscConfig+0x780>)
 8004692:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004696:	4a9b      	ldr	r2, [pc, #620]	; (8004904 <HAL_RCC_OscConfig+0x780>)
 8004698:	f023 0301 	bic.w	r3, r3, #1
 800469c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80046a0:	4b98      	ldr	r3, [pc, #608]	; (8004904 <HAL_RCC_OscConfig+0x780>)
 80046a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80046a6:	4a97      	ldr	r2, [pc, #604]	; (8004904 <HAL_RCC_OscConfig+0x780>)
 80046a8:	f023 0304 	bic.w	r3, r3, #4
 80046ac:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	689b      	ldr	r3, [r3, #8]
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d016      	beq.n	80046e6 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80046b8:	f7fd fc26 	bl	8001f08 <HAL_GetTick>
 80046bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80046be:	e00a      	b.n	80046d6 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80046c0:	f7fd fc22 	bl	8001f08 <HAL_GetTick>
 80046c4:	4602      	mov	r2, r0
 80046c6:	693b      	ldr	r3, [r7, #16]
 80046c8:	1ad3      	subs	r3, r2, r3
 80046ca:	f241 3288 	movw	r2, #5000	; 0x1388
 80046ce:	4293      	cmp	r3, r2
 80046d0:	d901      	bls.n	80046d6 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80046d2:	2303      	movs	r3, #3
 80046d4:	e12a      	b.n	800492c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80046d6:	4b8b      	ldr	r3, [pc, #556]	; (8004904 <HAL_RCC_OscConfig+0x780>)
 80046d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80046dc:	f003 0302 	and.w	r3, r3, #2
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d0ed      	beq.n	80046c0 <HAL_RCC_OscConfig+0x53c>
 80046e4:	e015      	b.n	8004712 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80046e6:	f7fd fc0f 	bl	8001f08 <HAL_GetTick>
 80046ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80046ec:	e00a      	b.n	8004704 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80046ee:	f7fd fc0b 	bl	8001f08 <HAL_GetTick>
 80046f2:	4602      	mov	r2, r0
 80046f4:	693b      	ldr	r3, [r7, #16]
 80046f6:	1ad3      	subs	r3, r2, r3
 80046f8:	f241 3288 	movw	r2, #5000	; 0x1388
 80046fc:	4293      	cmp	r3, r2
 80046fe:	d901      	bls.n	8004704 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8004700:	2303      	movs	r3, #3
 8004702:	e113      	b.n	800492c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004704:	4b7f      	ldr	r3, [pc, #508]	; (8004904 <HAL_RCC_OscConfig+0x780>)
 8004706:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800470a:	f003 0302 	and.w	r3, r3, #2
 800470e:	2b00      	cmp	r3, #0
 8004710:	d1ed      	bne.n	80046ee <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004712:	7ffb      	ldrb	r3, [r7, #31]
 8004714:	2b01      	cmp	r3, #1
 8004716:	d105      	bne.n	8004724 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004718:	4b7a      	ldr	r3, [pc, #488]	; (8004904 <HAL_RCC_OscConfig+0x780>)
 800471a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800471c:	4a79      	ldr	r2, [pc, #484]	; (8004904 <HAL_RCC_OscConfig+0x780>)
 800471e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004722:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004728:	2b00      	cmp	r3, #0
 800472a:	f000 80fe 	beq.w	800492a <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004732:	2b02      	cmp	r3, #2
 8004734:	f040 80d0 	bne.w	80048d8 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8004738:	4b72      	ldr	r3, [pc, #456]	; (8004904 <HAL_RCC_OscConfig+0x780>)
 800473a:	68db      	ldr	r3, [r3, #12]
 800473c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800473e:	697b      	ldr	r3, [r7, #20]
 8004740:	f003 0203 	and.w	r2, r3, #3
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004748:	429a      	cmp	r2, r3
 800474a:	d130      	bne.n	80047ae <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800474c:	697b      	ldr	r3, [r7, #20]
 800474e:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004756:	3b01      	subs	r3, #1
 8004758:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800475a:	429a      	cmp	r2, r3
 800475c:	d127      	bne.n	80047ae <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800475e:	697b      	ldr	r3, [r7, #20]
 8004760:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004768:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800476a:	429a      	cmp	r2, r3
 800476c:	d11f      	bne.n	80047ae <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800476e:	697b      	ldr	r3, [r7, #20]
 8004770:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004774:	687a      	ldr	r2, [r7, #4]
 8004776:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004778:	2a07      	cmp	r2, #7
 800477a:	bf14      	ite	ne
 800477c:	2201      	movne	r2, #1
 800477e:	2200      	moveq	r2, #0
 8004780:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004782:	4293      	cmp	r3, r2
 8004784:	d113      	bne.n	80047ae <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004786:	697b      	ldr	r3, [r7, #20]
 8004788:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004790:	085b      	lsrs	r3, r3, #1
 8004792:	3b01      	subs	r3, #1
 8004794:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8004796:	429a      	cmp	r2, r3
 8004798:	d109      	bne.n	80047ae <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800479a:	697b      	ldr	r3, [r7, #20]
 800479c:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047a4:	085b      	lsrs	r3, r3, #1
 80047a6:	3b01      	subs	r3, #1
 80047a8:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80047aa:	429a      	cmp	r2, r3
 80047ac:	d06e      	beq.n	800488c <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80047ae:	69bb      	ldr	r3, [r7, #24]
 80047b0:	2b0c      	cmp	r3, #12
 80047b2:	d069      	beq.n	8004888 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80047b4:	4b53      	ldr	r3, [pc, #332]	; (8004904 <HAL_RCC_OscConfig+0x780>)
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d105      	bne.n	80047cc <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80047c0:	4b50      	ldr	r3, [pc, #320]	; (8004904 <HAL_RCC_OscConfig+0x780>)
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d001      	beq.n	80047d0 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 80047cc:	2301      	movs	r3, #1
 80047ce:	e0ad      	b.n	800492c <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80047d0:	4b4c      	ldr	r3, [pc, #304]	; (8004904 <HAL_RCC_OscConfig+0x780>)
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	4a4b      	ldr	r2, [pc, #300]	; (8004904 <HAL_RCC_OscConfig+0x780>)
 80047d6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80047da:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80047dc:	f7fd fb94 	bl	8001f08 <HAL_GetTick>
 80047e0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80047e2:	e008      	b.n	80047f6 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80047e4:	f7fd fb90 	bl	8001f08 <HAL_GetTick>
 80047e8:	4602      	mov	r2, r0
 80047ea:	693b      	ldr	r3, [r7, #16]
 80047ec:	1ad3      	subs	r3, r2, r3
 80047ee:	2b02      	cmp	r3, #2
 80047f0:	d901      	bls.n	80047f6 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 80047f2:	2303      	movs	r3, #3
 80047f4:	e09a      	b.n	800492c <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80047f6:	4b43      	ldr	r3, [pc, #268]	; (8004904 <HAL_RCC_OscConfig+0x780>)
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d1f0      	bne.n	80047e4 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004802:	4b40      	ldr	r3, [pc, #256]	; (8004904 <HAL_RCC_OscConfig+0x780>)
 8004804:	68da      	ldr	r2, [r3, #12]
 8004806:	4b40      	ldr	r3, [pc, #256]	; (8004908 <HAL_RCC_OscConfig+0x784>)
 8004808:	4013      	ands	r3, r2
 800480a:	687a      	ldr	r2, [r7, #4]
 800480c:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800480e:	687a      	ldr	r2, [r7, #4]
 8004810:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8004812:	3a01      	subs	r2, #1
 8004814:	0112      	lsls	r2, r2, #4
 8004816:	4311      	orrs	r1, r2
 8004818:	687a      	ldr	r2, [r7, #4]
 800481a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800481c:	0212      	lsls	r2, r2, #8
 800481e:	4311      	orrs	r1, r2
 8004820:	687a      	ldr	r2, [r7, #4]
 8004822:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8004824:	0852      	lsrs	r2, r2, #1
 8004826:	3a01      	subs	r2, #1
 8004828:	0552      	lsls	r2, r2, #21
 800482a:	4311      	orrs	r1, r2
 800482c:	687a      	ldr	r2, [r7, #4]
 800482e:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8004830:	0852      	lsrs	r2, r2, #1
 8004832:	3a01      	subs	r2, #1
 8004834:	0652      	lsls	r2, r2, #25
 8004836:	4311      	orrs	r1, r2
 8004838:	687a      	ldr	r2, [r7, #4]
 800483a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800483c:	0912      	lsrs	r2, r2, #4
 800483e:	0452      	lsls	r2, r2, #17
 8004840:	430a      	orrs	r2, r1
 8004842:	4930      	ldr	r1, [pc, #192]	; (8004904 <HAL_RCC_OscConfig+0x780>)
 8004844:	4313      	orrs	r3, r2
 8004846:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8004848:	4b2e      	ldr	r3, [pc, #184]	; (8004904 <HAL_RCC_OscConfig+0x780>)
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	4a2d      	ldr	r2, [pc, #180]	; (8004904 <HAL_RCC_OscConfig+0x780>)
 800484e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004852:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004854:	4b2b      	ldr	r3, [pc, #172]	; (8004904 <HAL_RCC_OscConfig+0x780>)
 8004856:	68db      	ldr	r3, [r3, #12]
 8004858:	4a2a      	ldr	r2, [pc, #168]	; (8004904 <HAL_RCC_OscConfig+0x780>)
 800485a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800485e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004860:	f7fd fb52 	bl	8001f08 <HAL_GetTick>
 8004864:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004866:	e008      	b.n	800487a <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004868:	f7fd fb4e 	bl	8001f08 <HAL_GetTick>
 800486c:	4602      	mov	r2, r0
 800486e:	693b      	ldr	r3, [r7, #16]
 8004870:	1ad3      	subs	r3, r2, r3
 8004872:	2b02      	cmp	r3, #2
 8004874:	d901      	bls.n	800487a <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8004876:	2303      	movs	r3, #3
 8004878:	e058      	b.n	800492c <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800487a:	4b22      	ldr	r3, [pc, #136]	; (8004904 <HAL_RCC_OscConfig+0x780>)
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004882:	2b00      	cmp	r3, #0
 8004884:	d0f0      	beq.n	8004868 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004886:	e050      	b.n	800492a <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8004888:	2301      	movs	r3, #1
 800488a:	e04f      	b.n	800492c <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800488c:	4b1d      	ldr	r3, [pc, #116]	; (8004904 <HAL_RCC_OscConfig+0x780>)
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004894:	2b00      	cmp	r3, #0
 8004896:	d148      	bne.n	800492a <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8004898:	4b1a      	ldr	r3, [pc, #104]	; (8004904 <HAL_RCC_OscConfig+0x780>)
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	4a19      	ldr	r2, [pc, #100]	; (8004904 <HAL_RCC_OscConfig+0x780>)
 800489e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80048a2:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80048a4:	4b17      	ldr	r3, [pc, #92]	; (8004904 <HAL_RCC_OscConfig+0x780>)
 80048a6:	68db      	ldr	r3, [r3, #12]
 80048a8:	4a16      	ldr	r2, [pc, #88]	; (8004904 <HAL_RCC_OscConfig+0x780>)
 80048aa:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80048ae:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80048b0:	f7fd fb2a 	bl	8001f08 <HAL_GetTick>
 80048b4:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80048b6:	e008      	b.n	80048ca <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80048b8:	f7fd fb26 	bl	8001f08 <HAL_GetTick>
 80048bc:	4602      	mov	r2, r0
 80048be:	693b      	ldr	r3, [r7, #16]
 80048c0:	1ad3      	subs	r3, r2, r3
 80048c2:	2b02      	cmp	r3, #2
 80048c4:	d901      	bls.n	80048ca <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 80048c6:	2303      	movs	r3, #3
 80048c8:	e030      	b.n	800492c <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80048ca:	4b0e      	ldr	r3, [pc, #56]	; (8004904 <HAL_RCC_OscConfig+0x780>)
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d0f0      	beq.n	80048b8 <HAL_RCC_OscConfig+0x734>
 80048d6:	e028      	b.n	800492a <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80048d8:	69bb      	ldr	r3, [r7, #24]
 80048da:	2b0c      	cmp	r3, #12
 80048dc:	d023      	beq.n	8004926 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80048de:	4b09      	ldr	r3, [pc, #36]	; (8004904 <HAL_RCC_OscConfig+0x780>)
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	4a08      	ldr	r2, [pc, #32]	; (8004904 <HAL_RCC_OscConfig+0x780>)
 80048e4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80048e8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80048ea:	f7fd fb0d 	bl	8001f08 <HAL_GetTick>
 80048ee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80048f0:	e00c      	b.n	800490c <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80048f2:	f7fd fb09 	bl	8001f08 <HAL_GetTick>
 80048f6:	4602      	mov	r2, r0
 80048f8:	693b      	ldr	r3, [r7, #16]
 80048fa:	1ad3      	subs	r3, r2, r3
 80048fc:	2b02      	cmp	r3, #2
 80048fe:	d905      	bls.n	800490c <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8004900:	2303      	movs	r3, #3
 8004902:	e013      	b.n	800492c <HAL_RCC_OscConfig+0x7a8>
 8004904:	40021000 	.word	0x40021000
 8004908:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800490c:	4b09      	ldr	r3, [pc, #36]	; (8004934 <HAL_RCC_OscConfig+0x7b0>)
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004914:	2b00      	cmp	r3, #0
 8004916:	d1ec      	bne.n	80048f2 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8004918:	4b06      	ldr	r3, [pc, #24]	; (8004934 <HAL_RCC_OscConfig+0x7b0>)
 800491a:	68da      	ldr	r2, [r3, #12]
 800491c:	4905      	ldr	r1, [pc, #20]	; (8004934 <HAL_RCC_OscConfig+0x7b0>)
 800491e:	4b06      	ldr	r3, [pc, #24]	; (8004938 <HAL_RCC_OscConfig+0x7b4>)
 8004920:	4013      	ands	r3, r2
 8004922:	60cb      	str	r3, [r1, #12]
 8004924:	e001      	b.n	800492a <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8004926:	2301      	movs	r3, #1
 8004928:	e000      	b.n	800492c <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 800492a:	2300      	movs	r3, #0
}
 800492c:	4618      	mov	r0, r3
 800492e:	3720      	adds	r7, #32
 8004930:	46bd      	mov	sp, r7
 8004932:	bd80      	pop	{r7, pc}
 8004934:	40021000 	.word	0x40021000
 8004938:	feeefffc 	.word	0xfeeefffc

0800493c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800493c:	b580      	push	{r7, lr}
 800493e:	b084      	sub	sp, #16
 8004940:	af00      	add	r7, sp, #0
 8004942:	6078      	str	r0, [r7, #4]
 8004944:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	2b00      	cmp	r3, #0
 800494a:	d101      	bne.n	8004950 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800494c:	2301      	movs	r3, #1
 800494e:	e0e7      	b.n	8004b20 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004950:	4b75      	ldr	r3, [pc, #468]	; (8004b28 <HAL_RCC_ClockConfig+0x1ec>)
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	f003 0307 	and.w	r3, r3, #7
 8004958:	683a      	ldr	r2, [r7, #0]
 800495a:	429a      	cmp	r2, r3
 800495c:	d910      	bls.n	8004980 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800495e:	4b72      	ldr	r3, [pc, #456]	; (8004b28 <HAL_RCC_ClockConfig+0x1ec>)
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	f023 0207 	bic.w	r2, r3, #7
 8004966:	4970      	ldr	r1, [pc, #448]	; (8004b28 <HAL_RCC_ClockConfig+0x1ec>)
 8004968:	683b      	ldr	r3, [r7, #0]
 800496a:	4313      	orrs	r3, r2
 800496c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800496e:	4b6e      	ldr	r3, [pc, #440]	; (8004b28 <HAL_RCC_ClockConfig+0x1ec>)
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	f003 0307 	and.w	r3, r3, #7
 8004976:	683a      	ldr	r2, [r7, #0]
 8004978:	429a      	cmp	r2, r3
 800497a:	d001      	beq.n	8004980 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800497c:	2301      	movs	r3, #1
 800497e:	e0cf      	b.n	8004b20 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	f003 0302 	and.w	r3, r3, #2
 8004988:	2b00      	cmp	r3, #0
 800498a:	d010      	beq.n	80049ae <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	689a      	ldr	r2, [r3, #8]
 8004990:	4b66      	ldr	r3, [pc, #408]	; (8004b2c <HAL_RCC_ClockConfig+0x1f0>)
 8004992:	689b      	ldr	r3, [r3, #8]
 8004994:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004998:	429a      	cmp	r2, r3
 800499a:	d908      	bls.n	80049ae <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800499c:	4b63      	ldr	r3, [pc, #396]	; (8004b2c <HAL_RCC_ClockConfig+0x1f0>)
 800499e:	689b      	ldr	r3, [r3, #8]
 80049a0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	689b      	ldr	r3, [r3, #8]
 80049a8:	4960      	ldr	r1, [pc, #384]	; (8004b2c <HAL_RCC_ClockConfig+0x1f0>)
 80049aa:	4313      	orrs	r3, r2
 80049ac:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	f003 0301 	and.w	r3, r3, #1
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d04c      	beq.n	8004a54 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	685b      	ldr	r3, [r3, #4]
 80049be:	2b03      	cmp	r3, #3
 80049c0:	d107      	bne.n	80049d2 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80049c2:	4b5a      	ldr	r3, [pc, #360]	; (8004b2c <HAL_RCC_ClockConfig+0x1f0>)
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d121      	bne.n	8004a12 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80049ce:	2301      	movs	r3, #1
 80049d0:	e0a6      	b.n	8004b20 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	685b      	ldr	r3, [r3, #4]
 80049d6:	2b02      	cmp	r3, #2
 80049d8:	d107      	bne.n	80049ea <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80049da:	4b54      	ldr	r3, [pc, #336]	; (8004b2c <HAL_RCC_ClockConfig+0x1f0>)
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d115      	bne.n	8004a12 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80049e6:	2301      	movs	r3, #1
 80049e8:	e09a      	b.n	8004b20 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	685b      	ldr	r3, [r3, #4]
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d107      	bne.n	8004a02 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80049f2:	4b4e      	ldr	r3, [pc, #312]	; (8004b2c <HAL_RCC_ClockConfig+0x1f0>)
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	f003 0302 	and.w	r3, r3, #2
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d109      	bne.n	8004a12 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80049fe:	2301      	movs	r3, #1
 8004a00:	e08e      	b.n	8004b20 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004a02:	4b4a      	ldr	r3, [pc, #296]	; (8004b2c <HAL_RCC_ClockConfig+0x1f0>)
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d101      	bne.n	8004a12 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004a0e:	2301      	movs	r3, #1
 8004a10:	e086      	b.n	8004b20 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004a12:	4b46      	ldr	r3, [pc, #280]	; (8004b2c <HAL_RCC_ClockConfig+0x1f0>)
 8004a14:	689b      	ldr	r3, [r3, #8]
 8004a16:	f023 0203 	bic.w	r2, r3, #3
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	685b      	ldr	r3, [r3, #4]
 8004a1e:	4943      	ldr	r1, [pc, #268]	; (8004b2c <HAL_RCC_ClockConfig+0x1f0>)
 8004a20:	4313      	orrs	r3, r2
 8004a22:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004a24:	f7fd fa70 	bl	8001f08 <HAL_GetTick>
 8004a28:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004a2a:	e00a      	b.n	8004a42 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004a2c:	f7fd fa6c 	bl	8001f08 <HAL_GetTick>
 8004a30:	4602      	mov	r2, r0
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	1ad3      	subs	r3, r2, r3
 8004a36:	f241 3288 	movw	r2, #5000	; 0x1388
 8004a3a:	4293      	cmp	r3, r2
 8004a3c:	d901      	bls.n	8004a42 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8004a3e:	2303      	movs	r3, #3
 8004a40:	e06e      	b.n	8004b20 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004a42:	4b3a      	ldr	r3, [pc, #232]	; (8004b2c <HAL_RCC_ClockConfig+0x1f0>)
 8004a44:	689b      	ldr	r3, [r3, #8]
 8004a46:	f003 020c 	and.w	r2, r3, #12
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	685b      	ldr	r3, [r3, #4]
 8004a4e:	009b      	lsls	r3, r3, #2
 8004a50:	429a      	cmp	r2, r3
 8004a52:	d1eb      	bne.n	8004a2c <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	f003 0302 	and.w	r3, r3, #2
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d010      	beq.n	8004a82 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	689a      	ldr	r2, [r3, #8]
 8004a64:	4b31      	ldr	r3, [pc, #196]	; (8004b2c <HAL_RCC_ClockConfig+0x1f0>)
 8004a66:	689b      	ldr	r3, [r3, #8]
 8004a68:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004a6c:	429a      	cmp	r2, r3
 8004a6e:	d208      	bcs.n	8004a82 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004a70:	4b2e      	ldr	r3, [pc, #184]	; (8004b2c <HAL_RCC_ClockConfig+0x1f0>)
 8004a72:	689b      	ldr	r3, [r3, #8]
 8004a74:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	689b      	ldr	r3, [r3, #8]
 8004a7c:	492b      	ldr	r1, [pc, #172]	; (8004b2c <HAL_RCC_ClockConfig+0x1f0>)
 8004a7e:	4313      	orrs	r3, r2
 8004a80:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004a82:	4b29      	ldr	r3, [pc, #164]	; (8004b28 <HAL_RCC_ClockConfig+0x1ec>)
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	f003 0307 	and.w	r3, r3, #7
 8004a8a:	683a      	ldr	r2, [r7, #0]
 8004a8c:	429a      	cmp	r2, r3
 8004a8e:	d210      	bcs.n	8004ab2 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004a90:	4b25      	ldr	r3, [pc, #148]	; (8004b28 <HAL_RCC_ClockConfig+0x1ec>)
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	f023 0207 	bic.w	r2, r3, #7
 8004a98:	4923      	ldr	r1, [pc, #140]	; (8004b28 <HAL_RCC_ClockConfig+0x1ec>)
 8004a9a:	683b      	ldr	r3, [r7, #0]
 8004a9c:	4313      	orrs	r3, r2
 8004a9e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004aa0:	4b21      	ldr	r3, [pc, #132]	; (8004b28 <HAL_RCC_ClockConfig+0x1ec>)
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	f003 0307 	and.w	r3, r3, #7
 8004aa8:	683a      	ldr	r2, [r7, #0]
 8004aaa:	429a      	cmp	r2, r3
 8004aac:	d001      	beq.n	8004ab2 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8004aae:	2301      	movs	r3, #1
 8004ab0:	e036      	b.n	8004b20 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	f003 0304 	and.w	r3, r3, #4
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d008      	beq.n	8004ad0 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004abe:	4b1b      	ldr	r3, [pc, #108]	; (8004b2c <HAL_RCC_ClockConfig+0x1f0>)
 8004ac0:	689b      	ldr	r3, [r3, #8]
 8004ac2:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	68db      	ldr	r3, [r3, #12]
 8004aca:	4918      	ldr	r1, [pc, #96]	; (8004b2c <HAL_RCC_ClockConfig+0x1f0>)
 8004acc:	4313      	orrs	r3, r2
 8004ace:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	f003 0308 	and.w	r3, r3, #8
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	d009      	beq.n	8004af0 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004adc:	4b13      	ldr	r3, [pc, #76]	; (8004b2c <HAL_RCC_ClockConfig+0x1f0>)
 8004ade:	689b      	ldr	r3, [r3, #8]
 8004ae0:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	691b      	ldr	r3, [r3, #16]
 8004ae8:	00db      	lsls	r3, r3, #3
 8004aea:	4910      	ldr	r1, [pc, #64]	; (8004b2c <HAL_RCC_ClockConfig+0x1f0>)
 8004aec:	4313      	orrs	r3, r2
 8004aee:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004af0:	f000 f824 	bl	8004b3c <HAL_RCC_GetSysClockFreq>
 8004af4:	4602      	mov	r2, r0
 8004af6:	4b0d      	ldr	r3, [pc, #52]	; (8004b2c <HAL_RCC_ClockConfig+0x1f0>)
 8004af8:	689b      	ldr	r3, [r3, #8]
 8004afa:	091b      	lsrs	r3, r3, #4
 8004afc:	f003 030f 	and.w	r3, r3, #15
 8004b00:	490b      	ldr	r1, [pc, #44]	; (8004b30 <HAL_RCC_ClockConfig+0x1f4>)
 8004b02:	5ccb      	ldrb	r3, [r1, r3]
 8004b04:	f003 031f 	and.w	r3, r3, #31
 8004b08:	fa22 f303 	lsr.w	r3, r2, r3
 8004b0c:	4a09      	ldr	r2, [pc, #36]	; (8004b34 <HAL_RCC_ClockConfig+0x1f8>)
 8004b0e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004b10:	4b09      	ldr	r3, [pc, #36]	; (8004b38 <HAL_RCC_ClockConfig+0x1fc>)
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	4618      	mov	r0, r3
 8004b16:	f7fd f9a7 	bl	8001e68 <HAL_InitTick>
 8004b1a:	4603      	mov	r3, r0
 8004b1c:	72fb      	strb	r3, [r7, #11]

  return status;
 8004b1e:	7afb      	ldrb	r3, [r7, #11]
}
 8004b20:	4618      	mov	r0, r3
 8004b22:	3710      	adds	r7, #16
 8004b24:	46bd      	mov	sp, r7
 8004b26:	bd80      	pop	{r7, pc}
 8004b28:	40022000 	.word	0x40022000
 8004b2c:	40021000 	.word	0x40021000
 8004b30:	0800e078 	.word	0x0800e078
 8004b34:	20000000 	.word	0x20000000
 8004b38:	20000004 	.word	0x20000004

08004b3c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004b3c:	b480      	push	{r7}
 8004b3e:	b089      	sub	sp, #36	; 0x24
 8004b40:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8004b42:	2300      	movs	r3, #0
 8004b44:	61fb      	str	r3, [r7, #28]
 8004b46:	2300      	movs	r3, #0
 8004b48:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004b4a:	4b3e      	ldr	r3, [pc, #248]	; (8004c44 <HAL_RCC_GetSysClockFreq+0x108>)
 8004b4c:	689b      	ldr	r3, [r3, #8]
 8004b4e:	f003 030c 	and.w	r3, r3, #12
 8004b52:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004b54:	4b3b      	ldr	r3, [pc, #236]	; (8004c44 <HAL_RCC_GetSysClockFreq+0x108>)
 8004b56:	68db      	ldr	r3, [r3, #12]
 8004b58:	f003 0303 	and.w	r3, r3, #3
 8004b5c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004b5e:	693b      	ldr	r3, [r7, #16]
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d005      	beq.n	8004b70 <HAL_RCC_GetSysClockFreq+0x34>
 8004b64:	693b      	ldr	r3, [r7, #16]
 8004b66:	2b0c      	cmp	r3, #12
 8004b68:	d121      	bne.n	8004bae <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	2b01      	cmp	r3, #1
 8004b6e:	d11e      	bne.n	8004bae <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004b70:	4b34      	ldr	r3, [pc, #208]	; (8004c44 <HAL_RCC_GetSysClockFreq+0x108>)
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	f003 0308 	and.w	r3, r3, #8
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	d107      	bne.n	8004b8c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004b7c:	4b31      	ldr	r3, [pc, #196]	; (8004c44 <HAL_RCC_GetSysClockFreq+0x108>)
 8004b7e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004b82:	0a1b      	lsrs	r3, r3, #8
 8004b84:	f003 030f 	and.w	r3, r3, #15
 8004b88:	61fb      	str	r3, [r7, #28]
 8004b8a:	e005      	b.n	8004b98 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004b8c:	4b2d      	ldr	r3, [pc, #180]	; (8004c44 <HAL_RCC_GetSysClockFreq+0x108>)
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	091b      	lsrs	r3, r3, #4
 8004b92:	f003 030f 	and.w	r3, r3, #15
 8004b96:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8004b98:	4a2b      	ldr	r2, [pc, #172]	; (8004c48 <HAL_RCC_GetSysClockFreq+0x10c>)
 8004b9a:	69fb      	ldr	r3, [r7, #28]
 8004b9c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004ba0:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004ba2:	693b      	ldr	r3, [r7, #16]
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	d10d      	bne.n	8004bc4 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8004ba8:	69fb      	ldr	r3, [r7, #28]
 8004baa:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004bac:	e00a      	b.n	8004bc4 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8004bae:	693b      	ldr	r3, [r7, #16]
 8004bb0:	2b04      	cmp	r3, #4
 8004bb2:	d102      	bne.n	8004bba <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004bb4:	4b25      	ldr	r3, [pc, #148]	; (8004c4c <HAL_RCC_GetSysClockFreq+0x110>)
 8004bb6:	61bb      	str	r3, [r7, #24]
 8004bb8:	e004      	b.n	8004bc4 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8004bba:	693b      	ldr	r3, [r7, #16]
 8004bbc:	2b08      	cmp	r3, #8
 8004bbe:	d101      	bne.n	8004bc4 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004bc0:	4b23      	ldr	r3, [pc, #140]	; (8004c50 <HAL_RCC_GetSysClockFreq+0x114>)
 8004bc2:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004bc4:	693b      	ldr	r3, [r7, #16]
 8004bc6:	2b0c      	cmp	r3, #12
 8004bc8:	d134      	bne.n	8004c34 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004bca:	4b1e      	ldr	r3, [pc, #120]	; (8004c44 <HAL_RCC_GetSysClockFreq+0x108>)
 8004bcc:	68db      	ldr	r3, [r3, #12]
 8004bce:	f003 0303 	and.w	r3, r3, #3
 8004bd2:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004bd4:	68bb      	ldr	r3, [r7, #8]
 8004bd6:	2b02      	cmp	r3, #2
 8004bd8:	d003      	beq.n	8004be2 <HAL_RCC_GetSysClockFreq+0xa6>
 8004bda:	68bb      	ldr	r3, [r7, #8]
 8004bdc:	2b03      	cmp	r3, #3
 8004bde:	d003      	beq.n	8004be8 <HAL_RCC_GetSysClockFreq+0xac>
 8004be0:	e005      	b.n	8004bee <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8004be2:	4b1a      	ldr	r3, [pc, #104]	; (8004c4c <HAL_RCC_GetSysClockFreq+0x110>)
 8004be4:	617b      	str	r3, [r7, #20]
      break;
 8004be6:	e005      	b.n	8004bf4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8004be8:	4b19      	ldr	r3, [pc, #100]	; (8004c50 <HAL_RCC_GetSysClockFreq+0x114>)
 8004bea:	617b      	str	r3, [r7, #20]
      break;
 8004bec:	e002      	b.n	8004bf4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8004bee:	69fb      	ldr	r3, [r7, #28]
 8004bf0:	617b      	str	r3, [r7, #20]
      break;
 8004bf2:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004bf4:	4b13      	ldr	r3, [pc, #76]	; (8004c44 <HAL_RCC_GetSysClockFreq+0x108>)
 8004bf6:	68db      	ldr	r3, [r3, #12]
 8004bf8:	091b      	lsrs	r3, r3, #4
 8004bfa:	f003 0307 	and.w	r3, r3, #7
 8004bfe:	3301      	adds	r3, #1
 8004c00:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004c02:	4b10      	ldr	r3, [pc, #64]	; (8004c44 <HAL_RCC_GetSysClockFreq+0x108>)
 8004c04:	68db      	ldr	r3, [r3, #12]
 8004c06:	0a1b      	lsrs	r3, r3, #8
 8004c08:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004c0c:	697a      	ldr	r2, [r7, #20]
 8004c0e:	fb03 f202 	mul.w	r2, r3, r2
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c18:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004c1a:	4b0a      	ldr	r3, [pc, #40]	; (8004c44 <HAL_RCC_GetSysClockFreq+0x108>)
 8004c1c:	68db      	ldr	r3, [r3, #12]
 8004c1e:	0e5b      	lsrs	r3, r3, #25
 8004c20:	f003 0303 	and.w	r3, r3, #3
 8004c24:	3301      	adds	r3, #1
 8004c26:	005b      	lsls	r3, r3, #1
 8004c28:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8004c2a:	697a      	ldr	r2, [r7, #20]
 8004c2c:	683b      	ldr	r3, [r7, #0]
 8004c2e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c32:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8004c34:	69bb      	ldr	r3, [r7, #24]
}
 8004c36:	4618      	mov	r0, r3
 8004c38:	3724      	adds	r7, #36	; 0x24
 8004c3a:	46bd      	mov	sp, r7
 8004c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c40:	4770      	bx	lr
 8004c42:	bf00      	nop
 8004c44:	40021000 	.word	0x40021000
 8004c48:	0800e090 	.word	0x0800e090
 8004c4c:	00f42400 	.word	0x00f42400
 8004c50:	007a1200 	.word	0x007a1200

08004c54 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004c54:	b480      	push	{r7}
 8004c56:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004c58:	4b03      	ldr	r3, [pc, #12]	; (8004c68 <HAL_RCC_GetHCLKFreq+0x14>)
 8004c5a:	681b      	ldr	r3, [r3, #0]
}
 8004c5c:	4618      	mov	r0, r3
 8004c5e:	46bd      	mov	sp, r7
 8004c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c64:	4770      	bx	lr
 8004c66:	bf00      	nop
 8004c68:	20000000 	.word	0x20000000

08004c6c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004c6c:	b580      	push	{r7, lr}
 8004c6e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004c70:	f7ff fff0 	bl	8004c54 <HAL_RCC_GetHCLKFreq>
 8004c74:	4602      	mov	r2, r0
 8004c76:	4b06      	ldr	r3, [pc, #24]	; (8004c90 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004c78:	689b      	ldr	r3, [r3, #8]
 8004c7a:	0a1b      	lsrs	r3, r3, #8
 8004c7c:	f003 0307 	and.w	r3, r3, #7
 8004c80:	4904      	ldr	r1, [pc, #16]	; (8004c94 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004c82:	5ccb      	ldrb	r3, [r1, r3]
 8004c84:	f003 031f 	and.w	r3, r3, #31
 8004c88:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004c8c:	4618      	mov	r0, r3
 8004c8e:	bd80      	pop	{r7, pc}
 8004c90:	40021000 	.word	0x40021000
 8004c94:	0800e088 	.word	0x0800e088

08004c98 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004c98:	b580      	push	{r7, lr}
 8004c9a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004c9c:	f7ff ffda 	bl	8004c54 <HAL_RCC_GetHCLKFreq>
 8004ca0:	4602      	mov	r2, r0
 8004ca2:	4b06      	ldr	r3, [pc, #24]	; (8004cbc <HAL_RCC_GetPCLK2Freq+0x24>)
 8004ca4:	689b      	ldr	r3, [r3, #8]
 8004ca6:	0adb      	lsrs	r3, r3, #11
 8004ca8:	f003 0307 	and.w	r3, r3, #7
 8004cac:	4904      	ldr	r1, [pc, #16]	; (8004cc0 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004cae:	5ccb      	ldrb	r3, [r1, r3]
 8004cb0:	f003 031f 	and.w	r3, r3, #31
 8004cb4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004cb8:	4618      	mov	r0, r3
 8004cba:	bd80      	pop	{r7, pc}
 8004cbc:	40021000 	.word	0x40021000
 8004cc0:	0800e088 	.word	0x0800e088

08004cc4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8004cc4:	b580      	push	{r7, lr}
 8004cc6:	b086      	sub	sp, #24
 8004cc8:	af00      	add	r7, sp, #0
 8004cca:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004ccc:	2300      	movs	r3, #0
 8004cce:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004cd0:	4b2a      	ldr	r3, [pc, #168]	; (8004d7c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004cd2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004cd4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d003      	beq.n	8004ce4 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004cdc:	f7ff f9ee 	bl	80040bc <HAL_PWREx_GetVoltageRange>
 8004ce0:	6178      	str	r0, [r7, #20]
 8004ce2:	e014      	b.n	8004d0e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004ce4:	4b25      	ldr	r3, [pc, #148]	; (8004d7c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004ce6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004ce8:	4a24      	ldr	r2, [pc, #144]	; (8004d7c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004cea:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004cee:	6593      	str	r3, [r2, #88]	; 0x58
 8004cf0:	4b22      	ldr	r3, [pc, #136]	; (8004d7c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004cf2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004cf4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004cf8:	60fb      	str	r3, [r7, #12]
 8004cfa:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004cfc:	f7ff f9de 	bl	80040bc <HAL_PWREx_GetVoltageRange>
 8004d00:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8004d02:	4b1e      	ldr	r3, [pc, #120]	; (8004d7c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004d04:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d06:	4a1d      	ldr	r2, [pc, #116]	; (8004d7c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004d08:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004d0c:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004d0e:	697b      	ldr	r3, [r7, #20]
 8004d10:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004d14:	d10b      	bne.n	8004d2e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	2b80      	cmp	r3, #128	; 0x80
 8004d1a:	d919      	bls.n	8004d50 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	2ba0      	cmp	r3, #160	; 0xa0
 8004d20:	d902      	bls.n	8004d28 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004d22:	2302      	movs	r3, #2
 8004d24:	613b      	str	r3, [r7, #16]
 8004d26:	e013      	b.n	8004d50 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004d28:	2301      	movs	r3, #1
 8004d2a:	613b      	str	r3, [r7, #16]
 8004d2c:	e010      	b.n	8004d50 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	2b80      	cmp	r3, #128	; 0x80
 8004d32:	d902      	bls.n	8004d3a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8004d34:	2303      	movs	r3, #3
 8004d36:	613b      	str	r3, [r7, #16]
 8004d38:	e00a      	b.n	8004d50 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	2b80      	cmp	r3, #128	; 0x80
 8004d3e:	d102      	bne.n	8004d46 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004d40:	2302      	movs	r3, #2
 8004d42:	613b      	str	r3, [r7, #16]
 8004d44:	e004      	b.n	8004d50 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	2b70      	cmp	r3, #112	; 0x70
 8004d4a:	d101      	bne.n	8004d50 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004d4c:	2301      	movs	r3, #1
 8004d4e:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004d50:	4b0b      	ldr	r3, [pc, #44]	; (8004d80 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	f023 0207 	bic.w	r2, r3, #7
 8004d58:	4909      	ldr	r1, [pc, #36]	; (8004d80 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004d5a:	693b      	ldr	r3, [r7, #16]
 8004d5c:	4313      	orrs	r3, r2
 8004d5e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8004d60:	4b07      	ldr	r3, [pc, #28]	; (8004d80 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	f003 0307 	and.w	r3, r3, #7
 8004d68:	693a      	ldr	r2, [r7, #16]
 8004d6a:	429a      	cmp	r2, r3
 8004d6c:	d001      	beq.n	8004d72 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8004d6e:	2301      	movs	r3, #1
 8004d70:	e000      	b.n	8004d74 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8004d72:	2300      	movs	r3, #0
}
 8004d74:	4618      	mov	r0, r3
 8004d76:	3718      	adds	r7, #24
 8004d78:	46bd      	mov	sp, r7
 8004d7a:	bd80      	pop	{r7, pc}
 8004d7c:	40021000 	.word	0x40021000
 8004d80:	40022000 	.word	0x40022000

08004d84 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004d84:	b580      	push	{r7, lr}
 8004d86:	b086      	sub	sp, #24
 8004d88:	af00      	add	r7, sp, #0
 8004d8a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004d8c:	2300      	movs	r3, #0
 8004d8e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004d90:	2300      	movs	r3, #0
 8004d92:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	d041      	beq.n	8004e24 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004da4:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8004da8:	d02a      	beq.n	8004e00 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8004daa:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8004dae:	d824      	bhi.n	8004dfa <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004db0:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004db4:	d008      	beq.n	8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8004db6:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004dba:	d81e      	bhi.n	8004dfa <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d00a      	beq.n	8004dd6 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8004dc0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004dc4:	d010      	beq.n	8004de8 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8004dc6:	e018      	b.n	8004dfa <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004dc8:	4b86      	ldr	r3, [pc, #536]	; (8004fe4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004dca:	68db      	ldr	r3, [r3, #12]
 8004dcc:	4a85      	ldr	r2, [pc, #532]	; (8004fe4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004dce:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004dd2:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004dd4:	e015      	b.n	8004e02 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	3304      	adds	r3, #4
 8004dda:	2100      	movs	r1, #0
 8004ddc:	4618      	mov	r0, r3
 8004dde:	f000 fabb 	bl	8005358 <RCCEx_PLLSAI1_Config>
 8004de2:	4603      	mov	r3, r0
 8004de4:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004de6:	e00c      	b.n	8004e02 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	3320      	adds	r3, #32
 8004dec:	2100      	movs	r1, #0
 8004dee:	4618      	mov	r0, r3
 8004df0:	f000 fba6 	bl	8005540 <RCCEx_PLLSAI2_Config>
 8004df4:	4603      	mov	r3, r0
 8004df6:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004df8:	e003      	b.n	8004e02 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004dfa:	2301      	movs	r3, #1
 8004dfc:	74fb      	strb	r3, [r7, #19]
      break;
 8004dfe:	e000      	b.n	8004e02 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8004e00:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004e02:	7cfb      	ldrb	r3, [r7, #19]
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d10b      	bne.n	8004e20 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004e08:	4b76      	ldr	r3, [pc, #472]	; (8004fe4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004e0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e0e:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004e16:	4973      	ldr	r1, [pc, #460]	; (8004fe4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004e18:	4313      	orrs	r3, r2
 8004e1a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8004e1e:	e001      	b.n	8004e24 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004e20:	7cfb      	ldrb	r3, [r7, #19]
 8004e22:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d041      	beq.n	8004eb4 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004e34:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8004e38:	d02a      	beq.n	8004e90 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8004e3a:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8004e3e:	d824      	bhi.n	8004e8a <HAL_RCCEx_PeriphCLKConfig+0x106>
 8004e40:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004e44:	d008      	beq.n	8004e58 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8004e46:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004e4a:	d81e      	bhi.n	8004e8a <HAL_RCCEx_PeriphCLKConfig+0x106>
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d00a      	beq.n	8004e66 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8004e50:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004e54:	d010      	beq.n	8004e78 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8004e56:	e018      	b.n	8004e8a <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004e58:	4b62      	ldr	r3, [pc, #392]	; (8004fe4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004e5a:	68db      	ldr	r3, [r3, #12]
 8004e5c:	4a61      	ldr	r2, [pc, #388]	; (8004fe4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004e5e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004e62:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004e64:	e015      	b.n	8004e92 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	3304      	adds	r3, #4
 8004e6a:	2100      	movs	r1, #0
 8004e6c:	4618      	mov	r0, r3
 8004e6e:	f000 fa73 	bl	8005358 <RCCEx_PLLSAI1_Config>
 8004e72:	4603      	mov	r3, r0
 8004e74:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004e76:	e00c      	b.n	8004e92 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	3320      	adds	r3, #32
 8004e7c:	2100      	movs	r1, #0
 8004e7e:	4618      	mov	r0, r3
 8004e80:	f000 fb5e 	bl	8005540 <RCCEx_PLLSAI2_Config>
 8004e84:	4603      	mov	r3, r0
 8004e86:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004e88:	e003      	b.n	8004e92 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004e8a:	2301      	movs	r3, #1
 8004e8c:	74fb      	strb	r3, [r7, #19]
      break;
 8004e8e:	e000      	b.n	8004e92 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8004e90:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004e92:	7cfb      	ldrb	r3, [r7, #19]
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	d10b      	bne.n	8004eb0 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004e98:	4b52      	ldr	r3, [pc, #328]	; (8004fe4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004e9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e9e:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004ea6:	494f      	ldr	r1, [pc, #316]	; (8004fe4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004ea8:	4313      	orrs	r3, r2
 8004eaa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8004eae:	e001      	b.n	8004eb4 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004eb0:	7cfb      	ldrb	r3, [r7, #19]
 8004eb2:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	f000 80a0 	beq.w	8005002 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004ec2:	2300      	movs	r3, #0
 8004ec4:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004ec6:	4b47      	ldr	r3, [pc, #284]	; (8004fe4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004ec8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004eca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d101      	bne.n	8004ed6 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8004ed2:	2301      	movs	r3, #1
 8004ed4:	e000      	b.n	8004ed8 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8004ed6:	2300      	movs	r3, #0
 8004ed8:	2b00      	cmp	r3, #0
 8004eda:	d00d      	beq.n	8004ef8 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004edc:	4b41      	ldr	r3, [pc, #260]	; (8004fe4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004ede:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004ee0:	4a40      	ldr	r2, [pc, #256]	; (8004fe4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004ee2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004ee6:	6593      	str	r3, [r2, #88]	; 0x58
 8004ee8:	4b3e      	ldr	r3, [pc, #248]	; (8004fe4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004eea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004eec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004ef0:	60bb      	str	r3, [r7, #8]
 8004ef2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004ef4:	2301      	movs	r3, #1
 8004ef6:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004ef8:	4b3b      	ldr	r3, [pc, #236]	; (8004fe8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	4a3a      	ldr	r2, [pc, #232]	; (8004fe8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004efe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004f02:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004f04:	f7fd f800 	bl	8001f08 <HAL_GetTick>
 8004f08:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004f0a:	e009      	b.n	8004f20 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004f0c:	f7fc fffc 	bl	8001f08 <HAL_GetTick>
 8004f10:	4602      	mov	r2, r0
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	1ad3      	subs	r3, r2, r3
 8004f16:	2b02      	cmp	r3, #2
 8004f18:	d902      	bls.n	8004f20 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8004f1a:	2303      	movs	r3, #3
 8004f1c:	74fb      	strb	r3, [r7, #19]
        break;
 8004f1e:	e005      	b.n	8004f2c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004f20:	4b31      	ldr	r3, [pc, #196]	; (8004fe8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004f28:	2b00      	cmp	r3, #0
 8004f2a:	d0ef      	beq.n	8004f0c <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8004f2c:	7cfb      	ldrb	r3, [r7, #19]
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	d15c      	bne.n	8004fec <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004f32:	4b2c      	ldr	r3, [pc, #176]	; (8004fe4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004f34:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004f38:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004f3c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004f3e:	697b      	ldr	r3, [r7, #20]
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	d01f      	beq.n	8004f84 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004f4a:	697a      	ldr	r2, [r7, #20]
 8004f4c:	429a      	cmp	r2, r3
 8004f4e:	d019      	beq.n	8004f84 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004f50:	4b24      	ldr	r3, [pc, #144]	; (8004fe4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004f52:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004f56:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004f5a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004f5c:	4b21      	ldr	r3, [pc, #132]	; (8004fe4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004f5e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004f62:	4a20      	ldr	r2, [pc, #128]	; (8004fe4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004f64:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004f68:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004f6c:	4b1d      	ldr	r3, [pc, #116]	; (8004fe4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004f6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004f72:	4a1c      	ldr	r2, [pc, #112]	; (8004fe4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004f74:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004f78:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004f7c:	4a19      	ldr	r2, [pc, #100]	; (8004fe4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004f7e:	697b      	ldr	r3, [r7, #20]
 8004f80:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004f84:	697b      	ldr	r3, [r7, #20]
 8004f86:	f003 0301 	and.w	r3, r3, #1
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d016      	beq.n	8004fbc <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f8e:	f7fc ffbb 	bl	8001f08 <HAL_GetTick>
 8004f92:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004f94:	e00b      	b.n	8004fae <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004f96:	f7fc ffb7 	bl	8001f08 <HAL_GetTick>
 8004f9a:	4602      	mov	r2, r0
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	1ad3      	subs	r3, r2, r3
 8004fa0:	f241 3288 	movw	r2, #5000	; 0x1388
 8004fa4:	4293      	cmp	r3, r2
 8004fa6:	d902      	bls.n	8004fae <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8004fa8:	2303      	movs	r3, #3
 8004faa:	74fb      	strb	r3, [r7, #19]
            break;
 8004fac:	e006      	b.n	8004fbc <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004fae:	4b0d      	ldr	r3, [pc, #52]	; (8004fe4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004fb0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004fb4:	f003 0302 	and.w	r3, r3, #2
 8004fb8:	2b00      	cmp	r3, #0
 8004fba:	d0ec      	beq.n	8004f96 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8004fbc:	7cfb      	ldrb	r3, [r7, #19]
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d10c      	bne.n	8004fdc <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004fc2:	4b08      	ldr	r3, [pc, #32]	; (8004fe4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004fc4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004fc8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004fd2:	4904      	ldr	r1, [pc, #16]	; (8004fe4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004fd4:	4313      	orrs	r3, r2
 8004fd6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8004fda:	e009      	b.n	8004ff0 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004fdc:	7cfb      	ldrb	r3, [r7, #19]
 8004fde:	74bb      	strb	r3, [r7, #18]
 8004fe0:	e006      	b.n	8004ff0 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8004fe2:	bf00      	nop
 8004fe4:	40021000 	.word	0x40021000
 8004fe8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004fec:	7cfb      	ldrb	r3, [r7, #19]
 8004fee:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004ff0:	7c7b      	ldrb	r3, [r7, #17]
 8004ff2:	2b01      	cmp	r3, #1
 8004ff4:	d105      	bne.n	8005002 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004ff6:	4b9e      	ldr	r3, [pc, #632]	; (8005270 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004ff8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004ffa:	4a9d      	ldr	r2, [pc, #628]	; (8005270 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004ffc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005000:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	f003 0301 	and.w	r3, r3, #1
 800500a:	2b00      	cmp	r3, #0
 800500c:	d00a      	beq.n	8005024 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800500e:	4b98      	ldr	r3, [pc, #608]	; (8005270 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005010:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005014:	f023 0203 	bic.w	r2, r3, #3
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800501c:	4994      	ldr	r1, [pc, #592]	; (8005270 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800501e:	4313      	orrs	r3, r2
 8005020:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	f003 0302 	and.w	r3, r3, #2
 800502c:	2b00      	cmp	r3, #0
 800502e:	d00a      	beq.n	8005046 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005030:	4b8f      	ldr	r3, [pc, #572]	; (8005270 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005032:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005036:	f023 020c 	bic.w	r2, r3, #12
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800503e:	498c      	ldr	r1, [pc, #560]	; (8005270 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005040:	4313      	orrs	r3, r2
 8005042:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	f003 0304 	and.w	r3, r3, #4
 800504e:	2b00      	cmp	r3, #0
 8005050:	d00a      	beq.n	8005068 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005052:	4b87      	ldr	r3, [pc, #540]	; (8005270 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005054:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005058:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005060:	4983      	ldr	r1, [pc, #524]	; (8005270 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005062:	4313      	orrs	r3, r2
 8005064:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	f003 0308 	and.w	r3, r3, #8
 8005070:	2b00      	cmp	r3, #0
 8005072:	d00a      	beq.n	800508a <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005074:	4b7e      	ldr	r3, [pc, #504]	; (8005270 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005076:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800507a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005082:	497b      	ldr	r1, [pc, #492]	; (8005270 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005084:	4313      	orrs	r3, r2
 8005086:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	f003 0310 	and.w	r3, r3, #16
 8005092:	2b00      	cmp	r3, #0
 8005094:	d00a      	beq.n	80050ac <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005096:	4b76      	ldr	r3, [pc, #472]	; (8005270 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005098:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800509c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80050a4:	4972      	ldr	r1, [pc, #456]	; (8005270 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80050a6:	4313      	orrs	r3, r2
 80050a8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	f003 0320 	and.w	r3, r3, #32
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	d00a      	beq.n	80050ce <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80050b8:	4b6d      	ldr	r3, [pc, #436]	; (8005270 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80050ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80050be:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80050c6:	496a      	ldr	r1, [pc, #424]	; (8005270 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80050c8:	4313      	orrs	r3, r2
 80050ca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d00a      	beq.n	80050f0 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80050da:	4b65      	ldr	r3, [pc, #404]	; (8005270 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80050dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80050e0:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80050e8:	4961      	ldr	r1, [pc, #388]	; (8005270 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80050ea:	4313      	orrs	r3, r2
 80050ec:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d00a      	beq.n	8005112 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80050fc:	4b5c      	ldr	r3, [pc, #368]	; (8005270 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80050fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005102:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800510a:	4959      	ldr	r1, [pc, #356]	; (8005270 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800510c:	4313      	orrs	r3, r2
 800510e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800511a:	2b00      	cmp	r3, #0
 800511c:	d00a      	beq.n	8005134 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800511e:	4b54      	ldr	r3, [pc, #336]	; (8005270 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005120:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005124:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800512c:	4950      	ldr	r1, [pc, #320]	; (8005270 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800512e:	4313      	orrs	r3, r2
 8005130:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800513c:	2b00      	cmp	r3, #0
 800513e:	d00a      	beq.n	8005156 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005140:	4b4b      	ldr	r3, [pc, #300]	; (8005270 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005142:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005146:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800514e:	4948      	ldr	r1, [pc, #288]	; (8005270 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005150:	4313      	orrs	r3, r2
 8005152:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800515e:	2b00      	cmp	r3, #0
 8005160:	d00a      	beq.n	8005178 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005162:	4b43      	ldr	r3, [pc, #268]	; (8005270 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005164:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005168:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005170:	493f      	ldr	r1, [pc, #252]	; (8005270 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005172:	4313      	orrs	r3, r2
 8005174:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005180:	2b00      	cmp	r3, #0
 8005182:	d028      	beq.n	80051d6 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005184:	4b3a      	ldr	r3, [pc, #232]	; (8005270 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005186:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800518a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005192:	4937      	ldr	r1, [pc, #220]	; (8005270 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005194:	4313      	orrs	r3, r2
 8005196:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800519e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80051a2:	d106      	bne.n	80051b2 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80051a4:	4b32      	ldr	r3, [pc, #200]	; (8005270 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80051a6:	68db      	ldr	r3, [r3, #12]
 80051a8:	4a31      	ldr	r2, [pc, #196]	; (8005270 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80051aa:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80051ae:	60d3      	str	r3, [r2, #12]
 80051b0:	e011      	b.n	80051d6 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80051b6:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80051ba:	d10c      	bne.n	80051d6 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	3304      	adds	r3, #4
 80051c0:	2101      	movs	r1, #1
 80051c2:	4618      	mov	r0, r3
 80051c4:	f000 f8c8 	bl	8005358 <RCCEx_PLLSAI1_Config>
 80051c8:	4603      	mov	r3, r0
 80051ca:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80051cc:	7cfb      	ldrb	r3, [r7, #19]
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d001      	beq.n	80051d6 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 80051d2:	7cfb      	ldrb	r3, [r7, #19]
 80051d4:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80051de:	2b00      	cmp	r3, #0
 80051e0:	d028      	beq.n	8005234 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80051e2:	4b23      	ldr	r3, [pc, #140]	; (8005270 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80051e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80051e8:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80051f0:	491f      	ldr	r1, [pc, #124]	; (8005270 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80051f2:	4313      	orrs	r3, r2
 80051f4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80051fc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005200:	d106      	bne.n	8005210 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005202:	4b1b      	ldr	r3, [pc, #108]	; (8005270 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005204:	68db      	ldr	r3, [r3, #12]
 8005206:	4a1a      	ldr	r2, [pc, #104]	; (8005270 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005208:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800520c:	60d3      	str	r3, [r2, #12]
 800520e:	e011      	b.n	8005234 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005214:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005218:	d10c      	bne.n	8005234 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	3304      	adds	r3, #4
 800521e:	2101      	movs	r1, #1
 8005220:	4618      	mov	r0, r3
 8005222:	f000 f899 	bl	8005358 <RCCEx_PLLSAI1_Config>
 8005226:	4603      	mov	r3, r0
 8005228:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800522a:	7cfb      	ldrb	r3, [r7, #19]
 800522c:	2b00      	cmp	r3, #0
 800522e:	d001      	beq.n	8005234 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8005230:	7cfb      	ldrb	r3, [r7, #19]
 8005232:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800523c:	2b00      	cmp	r3, #0
 800523e:	d02b      	beq.n	8005298 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005240:	4b0b      	ldr	r3, [pc, #44]	; (8005270 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005242:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005246:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800524e:	4908      	ldr	r1, [pc, #32]	; (8005270 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005250:	4313      	orrs	r3, r2
 8005252:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800525a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800525e:	d109      	bne.n	8005274 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005260:	4b03      	ldr	r3, [pc, #12]	; (8005270 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005262:	68db      	ldr	r3, [r3, #12]
 8005264:	4a02      	ldr	r2, [pc, #8]	; (8005270 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005266:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800526a:	60d3      	str	r3, [r2, #12]
 800526c:	e014      	b.n	8005298 <HAL_RCCEx_PeriphCLKConfig+0x514>
 800526e:	bf00      	nop
 8005270:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005278:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800527c:	d10c      	bne.n	8005298 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	3304      	adds	r3, #4
 8005282:	2101      	movs	r1, #1
 8005284:	4618      	mov	r0, r3
 8005286:	f000 f867 	bl	8005358 <RCCEx_PLLSAI1_Config>
 800528a:	4603      	mov	r3, r0
 800528c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800528e:	7cfb      	ldrb	r3, [r7, #19]
 8005290:	2b00      	cmp	r3, #0
 8005292:	d001      	beq.n	8005298 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8005294:	7cfb      	ldrb	r3, [r7, #19]
 8005296:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	d02f      	beq.n	8005304 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80052a4:	4b2b      	ldr	r3, [pc, #172]	; (8005354 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80052a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80052aa:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80052b2:	4928      	ldr	r1, [pc, #160]	; (8005354 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80052b4:	4313      	orrs	r3, r2
 80052b6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80052be:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80052c2:	d10d      	bne.n	80052e0 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	3304      	adds	r3, #4
 80052c8:	2102      	movs	r1, #2
 80052ca:	4618      	mov	r0, r3
 80052cc:	f000 f844 	bl	8005358 <RCCEx_PLLSAI1_Config>
 80052d0:	4603      	mov	r3, r0
 80052d2:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80052d4:	7cfb      	ldrb	r3, [r7, #19]
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d014      	beq.n	8005304 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80052da:	7cfb      	ldrb	r3, [r7, #19]
 80052dc:	74bb      	strb	r3, [r7, #18]
 80052de:	e011      	b.n	8005304 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80052e4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80052e8:	d10c      	bne.n	8005304 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	3320      	adds	r3, #32
 80052ee:	2102      	movs	r1, #2
 80052f0:	4618      	mov	r0, r3
 80052f2:	f000 f925 	bl	8005540 <RCCEx_PLLSAI2_Config>
 80052f6:	4603      	mov	r3, r0
 80052f8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80052fa:	7cfb      	ldrb	r3, [r7, #19]
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	d001      	beq.n	8005304 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8005300:	7cfb      	ldrb	r3, [r7, #19]
 8005302:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800530c:	2b00      	cmp	r3, #0
 800530e:	d00a      	beq.n	8005326 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8005310:	4b10      	ldr	r3, [pc, #64]	; (8005354 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005312:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005316:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800531e:	490d      	ldr	r1, [pc, #52]	; (8005354 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005320:	4313      	orrs	r3, r2
 8005322:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800532e:	2b00      	cmp	r3, #0
 8005330:	d00b      	beq.n	800534a <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005332:	4b08      	ldr	r3, [pc, #32]	; (8005354 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005334:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005338:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005342:	4904      	ldr	r1, [pc, #16]	; (8005354 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005344:	4313      	orrs	r3, r2
 8005346:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800534a:	7cbb      	ldrb	r3, [r7, #18]
}
 800534c:	4618      	mov	r0, r3
 800534e:	3718      	adds	r7, #24
 8005350:	46bd      	mov	sp, r7
 8005352:	bd80      	pop	{r7, pc}
 8005354:	40021000 	.word	0x40021000

08005358 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8005358:	b580      	push	{r7, lr}
 800535a:	b084      	sub	sp, #16
 800535c:	af00      	add	r7, sp, #0
 800535e:	6078      	str	r0, [r7, #4]
 8005360:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005362:	2300      	movs	r3, #0
 8005364:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005366:	4b75      	ldr	r3, [pc, #468]	; (800553c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005368:	68db      	ldr	r3, [r3, #12]
 800536a:	f003 0303 	and.w	r3, r3, #3
 800536e:	2b00      	cmp	r3, #0
 8005370:	d018      	beq.n	80053a4 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8005372:	4b72      	ldr	r3, [pc, #456]	; (800553c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005374:	68db      	ldr	r3, [r3, #12]
 8005376:	f003 0203 	and.w	r2, r3, #3
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	429a      	cmp	r2, r3
 8005380:	d10d      	bne.n	800539e <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	681b      	ldr	r3, [r3, #0]
       ||
 8005386:	2b00      	cmp	r3, #0
 8005388:	d009      	beq.n	800539e <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800538a:	4b6c      	ldr	r3, [pc, #432]	; (800553c <RCCEx_PLLSAI1_Config+0x1e4>)
 800538c:	68db      	ldr	r3, [r3, #12]
 800538e:	091b      	lsrs	r3, r3, #4
 8005390:	f003 0307 	and.w	r3, r3, #7
 8005394:	1c5a      	adds	r2, r3, #1
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	685b      	ldr	r3, [r3, #4]
       ||
 800539a:	429a      	cmp	r2, r3
 800539c:	d047      	beq.n	800542e <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800539e:	2301      	movs	r3, #1
 80053a0:	73fb      	strb	r3, [r7, #15]
 80053a2:	e044      	b.n	800542e <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	2b03      	cmp	r3, #3
 80053aa:	d018      	beq.n	80053de <RCCEx_PLLSAI1_Config+0x86>
 80053ac:	2b03      	cmp	r3, #3
 80053ae:	d825      	bhi.n	80053fc <RCCEx_PLLSAI1_Config+0xa4>
 80053b0:	2b01      	cmp	r3, #1
 80053b2:	d002      	beq.n	80053ba <RCCEx_PLLSAI1_Config+0x62>
 80053b4:	2b02      	cmp	r3, #2
 80053b6:	d009      	beq.n	80053cc <RCCEx_PLLSAI1_Config+0x74>
 80053b8:	e020      	b.n	80053fc <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80053ba:	4b60      	ldr	r3, [pc, #384]	; (800553c <RCCEx_PLLSAI1_Config+0x1e4>)
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	f003 0302 	and.w	r3, r3, #2
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d11d      	bne.n	8005402 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80053c6:	2301      	movs	r3, #1
 80053c8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80053ca:	e01a      	b.n	8005402 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80053cc:	4b5b      	ldr	r3, [pc, #364]	; (800553c <RCCEx_PLLSAI1_Config+0x1e4>)
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d116      	bne.n	8005406 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80053d8:	2301      	movs	r3, #1
 80053da:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80053dc:	e013      	b.n	8005406 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80053de:	4b57      	ldr	r3, [pc, #348]	; (800553c <RCCEx_PLLSAI1_Config+0x1e4>)
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d10f      	bne.n	800540a <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80053ea:	4b54      	ldr	r3, [pc, #336]	; (800553c <RCCEx_PLLSAI1_Config+0x1e4>)
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d109      	bne.n	800540a <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 80053f6:	2301      	movs	r3, #1
 80053f8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80053fa:	e006      	b.n	800540a <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 80053fc:	2301      	movs	r3, #1
 80053fe:	73fb      	strb	r3, [r7, #15]
      break;
 8005400:	e004      	b.n	800540c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005402:	bf00      	nop
 8005404:	e002      	b.n	800540c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005406:	bf00      	nop
 8005408:	e000      	b.n	800540c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800540a:	bf00      	nop
    }

    if(status == HAL_OK)
 800540c:	7bfb      	ldrb	r3, [r7, #15]
 800540e:	2b00      	cmp	r3, #0
 8005410:	d10d      	bne.n	800542e <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8005412:	4b4a      	ldr	r3, [pc, #296]	; (800553c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005414:	68db      	ldr	r3, [r3, #12]
 8005416:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	6819      	ldr	r1, [r3, #0]
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	685b      	ldr	r3, [r3, #4]
 8005422:	3b01      	subs	r3, #1
 8005424:	011b      	lsls	r3, r3, #4
 8005426:	430b      	orrs	r3, r1
 8005428:	4944      	ldr	r1, [pc, #272]	; (800553c <RCCEx_PLLSAI1_Config+0x1e4>)
 800542a:	4313      	orrs	r3, r2
 800542c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800542e:	7bfb      	ldrb	r3, [r7, #15]
 8005430:	2b00      	cmp	r3, #0
 8005432:	d17d      	bne.n	8005530 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8005434:	4b41      	ldr	r3, [pc, #260]	; (800553c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	4a40      	ldr	r2, [pc, #256]	; (800553c <RCCEx_PLLSAI1_Config+0x1e4>)
 800543a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800543e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005440:	f7fc fd62 	bl	8001f08 <HAL_GetTick>
 8005444:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005446:	e009      	b.n	800545c <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005448:	f7fc fd5e 	bl	8001f08 <HAL_GetTick>
 800544c:	4602      	mov	r2, r0
 800544e:	68bb      	ldr	r3, [r7, #8]
 8005450:	1ad3      	subs	r3, r2, r3
 8005452:	2b02      	cmp	r3, #2
 8005454:	d902      	bls.n	800545c <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8005456:	2303      	movs	r3, #3
 8005458:	73fb      	strb	r3, [r7, #15]
        break;
 800545a:	e005      	b.n	8005468 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800545c:	4b37      	ldr	r3, [pc, #220]	; (800553c <RCCEx_PLLSAI1_Config+0x1e4>)
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005464:	2b00      	cmp	r3, #0
 8005466:	d1ef      	bne.n	8005448 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8005468:	7bfb      	ldrb	r3, [r7, #15]
 800546a:	2b00      	cmp	r3, #0
 800546c:	d160      	bne.n	8005530 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800546e:	683b      	ldr	r3, [r7, #0]
 8005470:	2b00      	cmp	r3, #0
 8005472:	d111      	bne.n	8005498 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005474:	4b31      	ldr	r3, [pc, #196]	; (800553c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005476:	691b      	ldr	r3, [r3, #16]
 8005478:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 800547c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005480:	687a      	ldr	r2, [r7, #4]
 8005482:	6892      	ldr	r2, [r2, #8]
 8005484:	0211      	lsls	r1, r2, #8
 8005486:	687a      	ldr	r2, [r7, #4]
 8005488:	68d2      	ldr	r2, [r2, #12]
 800548a:	0912      	lsrs	r2, r2, #4
 800548c:	0452      	lsls	r2, r2, #17
 800548e:	430a      	orrs	r2, r1
 8005490:	492a      	ldr	r1, [pc, #168]	; (800553c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005492:	4313      	orrs	r3, r2
 8005494:	610b      	str	r3, [r1, #16]
 8005496:	e027      	b.n	80054e8 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8005498:	683b      	ldr	r3, [r7, #0]
 800549a:	2b01      	cmp	r3, #1
 800549c:	d112      	bne.n	80054c4 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800549e:	4b27      	ldr	r3, [pc, #156]	; (800553c <RCCEx_PLLSAI1_Config+0x1e4>)
 80054a0:	691b      	ldr	r3, [r3, #16]
 80054a2:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 80054a6:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80054aa:	687a      	ldr	r2, [r7, #4]
 80054ac:	6892      	ldr	r2, [r2, #8]
 80054ae:	0211      	lsls	r1, r2, #8
 80054b0:	687a      	ldr	r2, [r7, #4]
 80054b2:	6912      	ldr	r2, [r2, #16]
 80054b4:	0852      	lsrs	r2, r2, #1
 80054b6:	3a01      	subs	r2, #1
 80054b8:	0552      	lsls	r2, r2, #21
 80054ba:	430a      	orrs	r2, r1
 80054bc:	491f      	ldr	r1, [pc, #124]	; (800553c <RCCEx_PLLSAI1_Config+0x1e4>)
 80054be:	4313      	orrs	r3, r2
 80054c0:	610b      	str	r3, [r1, #16]
 80054c2:	e011      	b.n	80054e8 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80054c4:	4b1d      	ldr	r3, [pc, #116]	; (800553c <RCCEx_PLLSAI1_Config+0x1e4>)
 80054c6:	691b      	ldr	r3, [r3, #16]
 80054c8:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80054cc:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80054d0:	687a      	ldr	r2, [r7, #4]
 80054d2:	6892      	ldr	r2, [r2, #8]
 80054d4:	0211      	lsls	r1, r2, #8
 80054d6:	687a      	ldr	r2, [r7, #4]
 80054d8:	6952      	ldr	r2, [r2, #20]
 80054da:	0852      	lsrs	r2, r2, #1
 80054dc:	3a01      	subs	r2, #1
 80054de:	0652      	lsls	r2, r2, #25
 80054e0:	430a      	orrs	r2, r1
 80054e2:	4916      	ldr	r1, [pc, #88]	; (800553c <RCCEx_PLLSAI1_Config+0x1e4>)
 80054e4:	4313      	orrs	r3, r2
 80054e6:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80054e8:	4b14      	ldr	r3, [pc, #80]	; (800553c <RCCEx_PLLSAI1_Config+0x1e4>)
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	4a13      	ldr	r2, [pc, #76]	; (800553c <RCCEx_PLLSAI1_Config+0x1e4>)
 80054ee:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80054f2:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80054f4:	f7fc fd08 	bl	8001f08 <HAL_GetTick>
 80054f8:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80054fa:	e009      	b.n	8005510 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80054fc:	f7fc fd04 	bl	8001f08 <HAL_GetTick>
 8005500:	4602      	mov	r2, r0
 8005502:	68bb      	ldr	r3, [r7, #8]
 8005504:	1ad3      	subs	r3, r2, r3
 8005506:	2b02      	cmp	r3, #2
 8005508:	d902      	bls.n	8005510 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 800550a:	2303      	movs	r3, #3
 800550c:	73fb      	strb	r3, [r7, #15]
          break;
 800550e:	e005      	b.n	800551c <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005510:	4b0a      	ldr	r3, [pc, #40]	; (800553c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005518:	2b00      	cmp	r3, #0
 800551a:	d0ef      	beq.n	80054fc <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 800551c:	7bfb      	ldrb	r3, [r7, #15]
 800551e:	2b00      	cmp	r3, #0
 8005520:	d106      	bne.n	8005530 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8005522:	4b06      	ldr	r3, [pc, #24]	; (800553c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005524:	691a      	ldr	r2, [r3, #16]
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	699b      	ldr	r3, [r3, #24]
 800552a:	4904      	ldr	r1, [pc, #16]	; (800553c <RCCEx_PLLSAI1_Config+0x1e4>)
 800552c:	4313      	orrs	r3, r2
 800552e:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8005530:	7bfb      	ldrb	r3, [r7, #15]
}
 8005532:	4618      	mov	r0, r3
 8005534:	3710      	adds	r7, #16
 8005536:	46bd      	mov	sp, r7
 8005538:	bd80      	pop	{r7, pc}
 800553a:	bf00      	nop
 800553c:	40021000 	.word	0x40021000

08005540 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8005540:	b580      	push	{r7, lr}
 8005542:	b084      	sub	sp, #16
 8005544:	af00      	add	r7, sp, #0
 8005546:	6078      	str	r0, [r7, #4]
 8005548:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800554a:	2300      	movs	r3, #0
 800554c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800554e:	4b6a      	ldr	r3, [pc, #424]	; (80056f8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005550:	68db      	ldr	r3, [r3, #12]
 8005552:	f003 0303 	and.w	r3, r3, #3
 8005556:	2b00      	cmp	r3, #0
 8005558:	d018      	beq.n	800558c <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800555a:	4b67      	ldr	r3, [pc, #412]	; (80056f8 <RCCEx_PLLSAI2_Config+0x1b8>)
 800555c:	68db      	ldr	r3, [r3, #12]
 800555e:	f003 0203 	and.w	r2, r3, #3
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	429a      	cmp	r2, r3
 8005568:	d10d      	bne.n	8005586 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	681b      	ldr	r3, [r3, #0]
       ||
 800556e:	2b00      	cmp	r3, #0
 8005570:	d009      	beq.n	8005586 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8005572:	4b61      	ldr	r3, [pc, #388]	; (80056f8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005574:	68db      	ldr	r3, [r3, #12]
 8005576:	091b      	lsrs	r3, r3, #4
 8005578:	f003 0307 	and.w	r3, r3, #7
 800557c:	1c5a      	adds	r2, r3, #1
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	685b      	ldr	r3, [r3, #4]
       ||
 8005582:	429a      	cmp	r2, r3
 8005584:	d047      	beq.n	8005616 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8005586:	2301      	movs	r3, #1
 8005588:	73fb      	strb	r3, [r7, #15]
 800558a:	e044      	b.n	8005616 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	2b03      	cmp	r3, #3
 8005592:	d018      	beq.n	80055c6 <RCCEx_PLLSAI2_Config+0x86>
 8005594:	2b03      	cmp	r3, #3
 8005596:	d825      	bhi.n	80055e4 <RCCEx_PLLSAI2_Config+0xa4>
 8005598:	2b01      	cmp	r3, #1
 800559a:	d002      	beq.n	80055a2 <RCCEx_PLLSAI2_Config+0x62>
 800559c:	2b02      	cmp	r3, #2
 800559e:	d009      	beq.n	80055b4 <RCCEx_PLLSAI2_Config+0x74>
 80055a0:	e020      	b.n	80055e4 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80055a2:	4b55      	ldr	r3, [pc, #340]	; (80056f8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	f003 0302 	and.w	r3, r3, #2
 80055aa:	2b00      	cmp	r3, #0
 80055ac:	d11d      	bne.n	80055ea <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 80055ae:	2301      	movs	r3, #1
 80055b0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80055b2:	e01a      	b.n	80055ea <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80055b4:	4b50      	ldr	r3, [pc, #320]	; (80056f8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d116      	bne.n	80055ee <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 80055c0:	2301      	movs	r3, #1
 80055c2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80055c4:	e013      	b.n	80055ee <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80055c6:	4b4c      	ldr	r3, [pc, #304]	; (80056f8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	d10f      	bne.n	80055f2 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80055d2:	4b49      	ldr	r3, [pc, #292]	; (80056f8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d109      	bne.n	80055f2 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 80055de:	2301      	movs	r3, #1
 80055e0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80055e2:	e006      	b.n	80055f2 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 80055e4:	2301      	movs	r3, #1
 80055e6:	73fb      	strb	r3, [r7, #15]
      break;
 80055e8:	e004      	b.n	80055f4 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80055ea:	bf00      	nop
 80055ec:	e002      	b.n	80055f4 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80055ee:	bf00      	nop
 80055f0:	e000      	b.n	80055f4 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80055f2:	bf00      	nop
    }

    if(status == HAL_OK)
 80055f4:	7bfb      	ldrb	r3, [r7, #15]
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d10d      	bne.n	8005616 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80055fa:	4b3f      	ldr	r3, [pc, #252]	; (80056f8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80055fc:	68db      	ldr	r3, [r3, #12]
 80055fe:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	6819      	ldr	r1, [r3, #0]
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	685b      	ldr	r3, [r3, #4]
 800560a:	3b01      	subs	r3, #1
 800560c:	011b      	lsls	r3, r3, #4
 800560e:	430b      	orrs	r3, r1
 8005610:	4939      	ldr	r1, [pc, #228]	; (80056f8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005612:	4313      	orrs	r3, r2
 8005614:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8005616:	7bfb      	ldrb	r3, [r7, #15]
 8005618:	2b00      	cmp	r3, #0
 800561a:	d167      	bne.n	80056ec <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800561c:	4b36      	ldr	r3, [pc, #216]	; (80056f8 <RCCEx_PLLSAI2_Config+0x1b8>)
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	4a35      	ldr	r2, [pc, #212]	; (80056f8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005622:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005626:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005628:	f7fc fc6e 	bl	8001f08 <HAL_GetTick>
 800562c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800562e:	e009      	b.n	8005644 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005630:	f7fc fc6a 	bl	8001f08 <HAL_GetTick>
 8005634:	4602      	mov	r2, r0
 8005636:	68bb      	ldr	r3, [r7, #8]
 8005638:	1ad3      	subs	r3, r2, r3
 800563a:	2b02      	cmp	r3, #2
 800563c:	d902      	bls.n	8005644 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800563e:	2303      	movs	r3, #3
 8005640:	73fb      	strb	r3, [r7, #15]
        break;
 8005642:	e005      	b.n	8005650 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005644:	4b2c      	ldr	r3, [pc, #176]	; (80056f8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800564c:	2b00      	cmp	r3, #0
 800564e:	d1ef      	bne.n	8005630 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8005650:	7bfb      	ldrb	r3, [r7, #15]
 8005652:	2b00      	cmp	r3, #0
 8005654:	d14a      	bne.n	80056ec <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005656:	683b      	ldr	r3, [r7, #0]
 8005658:	2b00      	cmp	r3, #0
 800565a:	d111      	bne.n	8005680 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800565c:	4b26      	ldr	r3, [pc, #152]	; (80056f8 <RCCEx_PLLSAI2_Config+0x1b8>)
 800565e:	695b      	ldr	r3, [r3, #20]
 8005660:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8005664:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005668:	687a      	ldr	r2, [r7, #4]
 800566a:	6892      	ldr	r2, [r2, #8]
 800566c:	0211      	lsls	r1, r2, #8
 800566e:	687a      	ldr	r2, [r7, #4]
 8005670:	68d2      	ldr	r2, [r2, #12]
 8005672:	0912      	lsrs	r2, r2, #4
 8005674:	0452      	lsls	r2, r2, #17
 8005676:	430a      	orrs	r2, r1
 8005678:	491f      	ldr	r1, [pc, #124]	; (80056f8 <RCCEx_PLLSAI2_Config+0x1b8>)
 800567a:	4313      	orrs	r3, r2
 800567c:	614b      	str	r3, [r1, #20]
 800567e:	e011      	b.n	80056a4 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005680:	4b1d      	ldr	r3, [pc, #116]	; (80056f8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005682:	695b      	ldr	r3, [r3, #20]
 8005684:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8005688:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800568c:	687a      	ldr	r2, [r7, #4]
 800568e:	6892      	ldr	r2, [r2, #8]
 8005690:	0211      	lsls	r1, r2, #8
 8005692:	687a      	ldr	r2, [r7, #4]
 8005694:	6912      	ldr	r2, [r2, #16]
 8005696:	0852      	lsrs	r2, r2, #1
 8005698:	3a01      	subs	r2, #1
 800569a:	0652      	lsls	r2, r2, #25
 800569c:	430a      	orrs	r2, r1
 800569e:	4916      	ldr	r1, [pc, #88]	; (80056f8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80056a0:	4313      	orrs	r3, r2
 80056a2:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80056a4:	4b14      	ldr	r3, [pc, #80]	; (80056f8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	4a13      	ldr	r2, [pc, #76]	; (80056f8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80056aa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80056ae:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80056b0:	f7fc fc2a 	bl	8001f08 <HAL_GetTick>
 80056b4:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80056b6:	e009      	b.n	80056cc <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80056b8:	f7fc fc26 	bl	8001f08 <HAL_GetTick>
 80056bc:	4602      	mov	r2, r0
 80056be:	68bb      	ldr	r3, [r7, #8]
 80056c0:	1ad3      	subs	r3, r2, r3
 80056c2:	2b02      	cmp	r3, #2
 80056c4:	d902      	bls.n	80056cc <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 80056c6:	2303      	movs	r3, #3
 80056c8:	73fb      	strb	r3, [r7, #15]
          break;
 80056ca:	e005      	b.n	80056d8 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80056cc:	4b0a      	ldr	r3, [pc, #40]	; (80056f8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	d0ef      	beq.n	80056b8 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 80056d8:	7bfb      	ldrb	r3, [r7, #15]
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d106      	bne.n	80056ec <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80056de:	4b06      	ldr	r3, [pc, #24]	; (80056f8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80056e0:	695a      	ldr	r2, [r3, #20]
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	695b      	ldr	r3, [r3, #20]
 80056e6:	4904      	ldr	r1, [pc, #16]	; (80056f8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80056e8:	4313      	orrs	r3, r2
 80056ea:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80056ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80056ee:	4618      	mov	r0, r3
 80056f0:	3710      	adds	r7, #16
 80056f2:	46bd      	mov	sp, r7
 80056f4:	bd80      	pop	{r7, pc}
 80056f6:	bf00      	nop
 80056f8:	40021000 	.word	0x40021000

080056fc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80056fc:	b580      	push	{r7, lr}
 80056fe:	b084      	sub	sp, #16
 8005700:	af00      	add	r7, sp, #0
 8005702:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	2b00      	cmp	r3, #0
 8005708:	d101      	bne.n	800570e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800570a:	2301      	movs	r3, #1
 800570c:	e095      	b.n	800583a <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005712:	2b00      	cmp	r3, #0
 8005714:	d108      	bne.n	8005728 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	685b      	ldr	r3, [r3, #4]
 800571a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800571e:	d009      	beq.n	8005734 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	2200      	movs	r2, #0
 8005724:	61da      	str	r2, [r3, #28]
 8005726:	e005      	b.n	8005734 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	2200      	movs	r2, #0
 800572c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	2200      	movs	r2, #0
 8005732:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	2200      	movs	r2, #0
 8005738:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005740:	b2db      	uxtb	r3, r3
 8005742:	2b00      	cmp	r3, #0
 8005744:	d106      	bne.n	8005754 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	2200      	movs	r2, #0
 800574a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800574e:	6878      	ldr	r0, [r7, #4]
 8005750:	f7fc f856 	bl	8001800 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	2202      	movs	r2, #2
 8005758:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	681a      	ldr	r2, [r3, #0]
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800576a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	68db      	ldr	r3, [r3, #12]
 8005770:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005774:	d902      	bls.n	800577c <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8005776:	2300      	movs	r3, #0
 8005778:	60fb      	str	r3, [r7, #12]
 800577a:	e002      	b.n	8005782 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800577c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005780:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	68db      	ldr	r3, [r3, #12]
 8005786:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800578a:	d007      	beq.n	800579c <HAL_SPI_Init+0xa0>
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	68db      	ldr	r3, [r3, #12]
 8005790:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005794:	d002      	beq.n	800579c <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	2200      	movs	r2, #0
 800579a:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	685b      	ldr	r3, [r3, #4]
 80057a0:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	689b      	ldr	r3, [r3, #8]
 80057a8:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80057ac:	431a      	orrs	r2, r3
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	691b      	ldr	r3, [r3, #16]
 80057b2:	f003 0302 	and.w	r3, r3, #2
 80057b6:	431a      	orrs	r2, r3
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	695b      	ldr	r3, [r3, #20]
 80057bc:	f003 0301 	and.w	r3, r3, #1
 80057c0:	431a      	orrs	r2, r3
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	699b      	ldr	r3, [r3, #24]
 80057c6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80057ca:	431a      	orrs	r2, r3
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	69db      	ldr	r3, [r3, #28]
 80057d0:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80057d4:	431a      	orrs	r2, r3
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	6a1b      	ldr	r3, [r3, #32]
 80057da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80057de:	ea42 0103 	orr.w	r1, r2, r3
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80057e6:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	430a      	orrs	r2, r1
 80057f0:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	699b      	ldr	r3, [r3, #24]
 80057f6:	0c1b      	lsrs	r3, r3, #16
 80057f8:	f003 0204 	and.w	r2, r3, #4
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005800:	f003 0310 	and.w	r3, r3, #16
 8005804:	431a      	orrs	r2, r3
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800580a:	f003 0308 	and.w	r3, r3, #8
 800580e:	431a      	orrs	r2, r3
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	68db      	ldr	r3, [r3, #12]
 8005814:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8005818:	ea42 0103 	orr.w	r1, r2, r3
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	430a      	orrs	r2, r1
 8005828:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	2200      	movs	r2, #0
 800582e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	2201      	movs	r2, #1
 8005834:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8005838:	2300      	movs	r3, #0
}
 800583a:	4618      	mov	r0, r3
 800583c:	3710      	adds	r7, #16
 800583e:	46bd      	mov	sp, r7
 8005840:	bd80      	pop	{r7, pc}

08005842 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005842:	b580      	push	{r7, lr}
 8005844:	b088      	sub	sp, #32
 8005846:	af00      	add	r7, sp, #0
 8005848:	60f8      	str	r0, [r7, #12]
 800584a:	60b9      	str	r1, [r7, #8]
 800584c:	603b      	str	r3, [r7, #0]
 800584e:	4613      	mov	r3, r2
 8005850:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005852:	2300      	movs	r3, #0
 8005854:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800585c:	2b01      	cmp	r3, #1
 800585e:	d101      	bne.n	8005864 <HAL_SPI_Transmit+0x22>
 8005860:	2302      	movs	r3, #2
 8005862:	e158      	b.n	8005b16 <HAL_SPI_Transmit+0x2d4>
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	2201      	movs	r2, #1
 8005868:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800586c:	f7fc fb4c 	bl	8001f08 <HAL_GetTick>
 8005870:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8005872:	88fb      	ldrh	r3, [r7, #6]
 8005874:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800587c:	b2db      	uxtb	r3, r3
 800587e:	2b01      	cmp	r3, #1
 8005880:	d002      	beq.n	8005888 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8005882:	2302      	movs	r3, #2
 8005884:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005886:	e13d      	b.n	8005b04 <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 8005888:	68bb      	ldr	r3, [r7, #8]
 800588a:	2b00      	cmp	r3, #0
 800588c:	d002      	beq.n	8005894 <HAL_SPI_Transmit+0x52>
 800588e:	88fb      	ldrh	r3, [r7, #6]
 8005890:	2b00      	cmp	r3, #0
 8005892:	d102      	bne.n	800589a <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8005894:	2301      	movs	r3, #1
 8005896:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005898:	e134      	b.n	8005b04 <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	2203      	movs	r2, #3
 800589e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	2200      	movs	r2, #0
 80058a6:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	68ba      	ldr	r2, [r7, #8]
 80058ac:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	88fa      	ldrh	r2, [r7, #6]
 80058b2:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	88fa      	ldrh	r2, [r7, #6]
 80058b8:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	2200      	movs	r2, #0
 80058be:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	2200      	movs	r2, #0
 80058c4:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	2200      	movs	r2, #0
 80058cc:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	2200      	movs	r2, #0
 80058d4:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 80058d6:	68fb      	ldr	r3, [r7, #12]
 80058d8:	2200      	movs	r2, #0
 80058da:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	689b      	ldr	r3, [r3, #8]
 80058e0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80058e4:	d10f      	bne.n	8005906 <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	681a      	ldr	r2, [r3, #0]
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80058f4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	681a      	ldr	r2, [r3, #0]
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005904:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005910:	2b40      	cmp	r3, #64	; 0x40
 8005912:	d007      	beq.n	8005924 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	681a      	ldr	r2, [r3, #0]
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005922:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	68db      	ldr	r3, [r3, #12]
 8005928:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800592c:	d94b      	bls.n	80059c6 <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	685b      	ldr	r3, [r3, #4]
 8005932:	2b00      	cmp	r3, #0
 8005934:	d002      	beq.n	800593c <HAL_SPI_Transmit+0xfa>
 8005936:	8afb      	ldrh	r3, [r7, #22]
 8005938:	2b01      	cmp	r3, #1
 800593a:	d13e      	bne.n	80059ba <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005940:	881a      	ldrh	r2, [r3, #0]
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800594c:	1c9a      	adds	r2, r3, #2
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005956:	b29b      	uxth	r3, r3
 8005958:	3b01      	subs	r3, #1
 800595a:	b29a      	uxth	r2, r3
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005960:	e02b      	b.n	80059ba <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	689b      	ldr	r3, [r3, #8]
 8005968:	f003 0302 	and.w	r3, r3, #2
 800596c:	2b02      	cmp	r3, #2
 800596e:	d112      	bne.n	8005996 <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005974:	881a      	ldrh	r2, [r3, #0]
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005980:	1c9a      	adds	r2, r3, #2
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800598a:	b29b      	uxth	r3, r3
 800598c:	3b01      	subs	r3, #1
 800598e:	b29a      	uxth	r2, r3
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005994:	e011      	b.n	80059ba <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005996:	f7fc fab7 	bl	8001f08 <HAL_GetTick>
 800599a:	4602      	mov	r2, r0
 800599c:	69bb      	ldr	r3, [r7, #24]
 800599e:	1ad3      	subs	r3, r2, r3
 80059a0:	683a      	ldr	r2, [r7, #0]
 80059a2:	429a      	cmp	r2, r3
 80059a4:	d803      	bhi.n	80059ae <HAL_SPI_Transmit+0x16c>
 80059a6:	683b      	ldr	r3, [r7, #0]
 80059a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80059ac:	d102      	bne.n	80059b4 <HAL_SPI_Transmit+0x172>
 80059ae:	683b      	ldr	r3, [r7, #0]
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	d102      	bne.n	80059ba <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 80059b4:	2303      	movs	r3, #3
 80059b6:	77fb      	strb	r3, [r7, #31]
          goto error;
 80059b8:	e0a4      	b.n	8005b04 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80059be:	b29b      	uxth	r3, r3
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	d1ce      	bne.n	8005962 <HAL_SPI_Transmit+0x120>
 80059c4:	e07c      	b.n	8005ac0 <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	685b      	ldr	r3, [r3, #4]
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	d002      	beq.n	80059d4 <HAL_SPI_Transmit+0x192>
 80059ce:	8afb      	ldrh	r3, [r7, #22]
 80059d0:	2b01      	cmp	r3, #1
 80059d2:	d170      	bne.n	8005ab6 <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80059d8:	b29b      	uxth	r3, r3
 80059da:	2b01      	cmp	r3, #1
 80059dc:	d912      	bls.n	8005a04 <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059e2:	881a      	ldrh	r2, [r3, #0]
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80059ea:	68fb      	ldr	r3, [r7, #12]
 80059ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059ee:	1c9a      	adds	r2, r3, #2
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80059f8:	b29b      	uxth	r3, r3
 80059fa:	3b02      	subs	r3, #2
 80059fc:	b29a      	uxth	r2, r3
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005a02:	e058      	b.n	8005ab6 <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	330c      	adds	r3, #12
 8005a0e:	7812      	ldrb	r2, [r2, #0]
 8005a10:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a16:	1c5a      	adds	r2, r3, #1
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005a20:	b29b      	uxth	r3, r3
 8005a22:	3b01      	subs	r3, #1
 8005a24:	b29a      	uxth	r2, r3
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8005a2a:	e044      	b.n	8005ab6 <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	689b      	ldr	r3, [r3, #8]
 8005a32:	f003 0302 	and.w	r3, r3, #2
 8005a36:	2b02      	cmp	r3, #2
 8005a38:	d12b      	bne.n	8005a92 <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005a3e:	b29b      	uxth	r3, r3
 8005a40:	2b01      	cmp	r3, #1
 8005a42:	d912      	bls.n	8005a6a <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a48:	881a      	ldrh	r2, [r3, #0]
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a54:	1c9a      	adds	r2, r3, #2
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005a5e:	b29b      	uxth	r3, r3
 8005a60:	3b02      	subs	r3, #2
 8005a62:	b29a      	uxth	r2, r3
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005a68:	e025      	b.n	8005ab6 <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	330c      	adds	r3, #12
 8005a74:	7812      	ldrb	r2, [r2, #0]
 8005a76:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a7c:	1c5a      	adds	r2, r3, #1
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005a86:	b29b      	uxth	r3, r3
 8005a88:	3b01      	subs	r3, #1
 8005a8a:	b29a      	uxth	r2, r3
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005a90:	e011      	b.n	8005ab6 <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005a92:	f7fc fa39 	bl	8001f08 <HAL_GetTick>
 8005a96:	4602      	mov	r2, r0
 8005a98:	69bb      	ldr	r3, [r7, #24]
 8005a9a:	1ad3      	subs	r3, r2, r3
 8005a9c:	683a      	ldr	r2, [r7, #0]
 8005a9e:	429a      	cmp	r2, r3
 8005aa0:	d803      	bhi.n	8005aaa <HAL_SPI_Transmit+0x268>
 8005aa2:	683b      	ldr	r3, [r7, #0]
 8005aa4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005aa8:	d102      	bne.n	8005ab0 <HAL_SPI_Transmit+0x26e>
 8005aaa:	683b      	ldr	r3, [r7, #0]
 8005aac:	2b00      	cmp	r3, #0
 8005aae:	d102      	bne.n	8005ab6 <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 8005ab0:	2303      	movs	r3, #3
 8005ab2:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005ab4:	e026      	b.n	8005b04 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005aba:	b29b      	uxth	r3, r3
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	d1b5      	bne.n	8005a2c <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005ac0:	69ba      	ldr	r2, [r7, #24]
 8005ac2:	6839      	ldr	r1, [r7, #0]
 8005ac4:	68f8      	ldr	r0, [r7, #12]
 8005ac6:	f000 f949 	bl	8005d5c <SPI_EndRxTxTransaction>
 8005aca:	4603      	mov	r3, r0
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	d002      	beq.n	8005ad6 <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	2220      	movs	r2, #32
 8005ad4:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	689b      	ldr	r3, [r3, #8]
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d10a      	bne.n	8005af4 <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005ade:	2300      	movs	r3, #0
 8005ae0:	613b      	str	r3, [r7, #16]
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	68db      	ldr	r3, [r3, #12]
 8005ae8:	613b      	str	r3, [r7, #16]
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	689b      	ldr	r3, [r3, #8]
 8005af0:	613b      	str	r3, [r7, #16]
 8005af2:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005af8:	2b00      	cmp	r3, #0
 8005afa:	d002      	beq.n	8005b02 <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 8005afc:	2301      	movs	r3, #1
 8005afe:	77fb      	strb	r3, [r7, #31]
 8005b00:	e000      	b.n	8005b04 <HAL_SPI_Transmit+0x2c2>
  }

error:
 8005b02:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	2201      	movs	r2, #1
 8005b08:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	2200      	movs	r2, #0
 8005b10:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8005b14:	7ffb      	ldrb	r3, [r7, #31]
}
 8005b16:	4618      	mov	r0, r3
 8005b18:	3720      	adds	r7, #32
 8005b1a:	46bd      	mov	sp, r7
 8005b1c:	bd80      	pop	{r7, pc}
	...

08005b20 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005b20:	b580      	push	{r7, lr}
 8005b22:	b088      	sub	sp, #32
 8005b24:	af00      	add	r7, sp, #0
 8005b26:	60f8      	str	r0, [r7, #12]
 8005b28:	60b9      	str	r1, [r7, #8]
 8005b2a:	603b      	str	r3, [r7, #0]
 8005b2c:	4613      	mov	r3, r2
 8005b2e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005b30:	f7fc f9ea 	bl	8001f08 <HAL_GetTick>
 8005b34:	4602      	mov	r2, r0
 8005b36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b38:	1a9b      	subs	r3, r3, r2
 8005b3a:	683a      	ldr	r2, [r7, #0]
 8005b3c:	4413      	add	r3, r2
 8005b3e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005b40:	f7fc f9e2 	bl	8001f08 <HAL_GetTick>
 8005b44:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005b46:	4b39      	ldr	r3, [pc, #228]	; (8005c2c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	015b      	lsls	r3, r3, #5
 8005b4c:	0d1b      	lsrs	r3, r3, #20
 8005b4e:	69fa      	ldr	r2, [r7, #28]
 8005b50:	fb02 f303 	mul.w	r3, r2, r3
 8005b54:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005b56:	e054      	b.n	8005c02 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005b58:	683b      	ldr	r3, [r7, #0]
 8005b5a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b5e:	d050      	beq.n	8005c02 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005b60:	f7fc f9d2 	bl	8001f08 <HAL_GetTick>
 8005b64:	4602      	mov	r2, r0
 8005b66:	69bb      	ldr	r3, [r7, #24]
 8005b68:	1ad3      	subs	r3, r2, r3
 8005b6a:	69fa      	ldr	r2, [r7, #28]
 8005b6c:	429a      	cmp	r2, r3
 8005b6e:	d902      	bls.n	8005b76 <SPI_WaitFlagStateUntilTimeout+0x56>
 8005b70:	69fb      	ldr	r3, [r7, #28]
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	d13d      	bne.n	8005bf2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	685a      	ldr	r2, [r3, #4]
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005b84:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	685b      	ldr	r3, [r3, #4]
 8005b8a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005b8e:	d111      	bne.n	8005bb4 <SPI_WaitFlagStateUntilTimeout+0x94>
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	689b      	ldr	r3, [r3, #8]
 8005b94:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005b98:	d004      	beq.n	8005ba4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005b9a:	68fb      	ldr	r3, [r7, #12]
 8005b9c:	689b      	ldr	r3, [r3, #8]
 8005b9e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005ba2:	d107      	bne.n	8005bb4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	681a      	ldr	r2, [r3, #0]
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005bb2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005bb8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005bbc:	d10f      	bne.n	8005bde <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	681a      	ldr	r2, [r3, #0]
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005bcc:	601a      	str	r2, [r3, #0]
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	681a      	ldr	r2, [r3, #0]
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005bdc:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	2201      	movs	r2, #1
 8005be2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	2200      	movs	r2, #0
 8005bea:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8005bee:	2303      	movs	r3, #3
 8005bf0:	e017      	b.n	8005c22 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005bf2:	697b      	ldr	r3, [r7, #20]
 8005bf4:	2b00      	cmp	r3, #0
 8005bf6:	d101      	bne.n	8005bfc <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005bf8:	2300      	movs	r3, #0
 8005bfa:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005bfc:	697b      	ldr	r3, [r7, #20]
 8005bfe:	3b01      	subs	r3, #1
 8005c00:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	689a      	ldr	r2, [r3, #8]
 8005c08:	68bb      	ldr	r3, [r7, #8]
 8005c0a:	4013      	ands	r3, r2
 8005c0c:	68ba      	ldr	r2, [r7, #8]
 8005c0e:	429a      	cmp	r2, r3
 8005c10:	bf0c      	ite	eq
 8005c12:	2301      	moveq	r3, #1
 8005c14:	2300      	movne	r3, #0
 8005c16:	b2db      	uxtb	r3, r3
 8005c18:	461a      	mov	r2, r3
 8005c1a:	79fb      	ldrb	r3, [r7, #7]
 8005c1c:	429a      	cmp	r2, r3
 8005c1e:	d19b      	bne.n	8005b58 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005c20:	2300      	movs	r3, #0
}
 8005c22:	4618      	mov	r0, r3
 8005c24:	3720      	adds	r7, #32
 8005c26:	46bd      	mov	sp, r7
 8005c28:	bd80      	pop	{r7, pc}
 8005c2a:	bf00      	nop
 8005c2c:	20000000 	.word	0x20000000

08005c30 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005c30:	b580      	push	{r7, lr}
 8005c32:	b08a      	sub	sp, #40	; 0x28
 8005c34:	af00      	add	r7, sp, #0
 8005c36:	60f8      	str	r0, [r7, #12]
 8005c38:	60b9      	str	r1, [r7, #8]
 8005c3a:	607a      	str	r2, [r7, #4]
 8005c3c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8005c3e:	2300      	movs	r3, #0
 8005c40:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8005c42:	f7fc f961 	bl	8001f08 <HAL_GetTick>
 8005c46:	4602      	mov	r2, r0
 8005c48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c4a:	1a9b      	subs	r3, r3, r2
 8005c4c:	683a      	ldr	r2, [r7, #0]
 8005c4e:	4413      	add	r3, r2
 8005c50:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8005c52:	f7fc f959 	bl	8001f08 <HAL_GetTick>
 8005c56:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	330c      	adds	r3, #12
 8005c5e:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8005c60:	4b3d      	ldr	r3, [pc, #244]	; (8005d58 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8005c62:	681a      	ldr	r2, [r3, #0]
 8005c64:	4613      	mov	r3, r2
 8005c66:	009b      	lsls	r3, r3, #2
 8005c68:	4413      	add	r3, r2
 8005c6a:	00da      	lsls	r2, r3, #3
 8005c6c:	1ad3      	subs	r3, r2, r3
 8005c6e:	0d1b      	lsrs	r3, r3, #20
 8005c70:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005c72:	fb02 f303 	mul.w	r3, r2, r3
 8005c76:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8005c78:	e060      	b.n	8005d3c <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8005c7a:	68bb      	ldr	r3, [r7, #8]
 8005c7c:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8005c80:	d107      	bne.n	8005c92 <SPI_WaitFifoStateUntilTimeout+0x62>
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	2b00      	cmp	r3, #0
 8005c86:	d104      	bne.n	8005c92 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8005c88:	69fb      	ldr	r3, [r7, #28]
 8005c8a:	781b      	ldrb	r3, [r3, #0]
 8005c8c:	b2db      	uxtb	r3, r3
 8005c8e:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8005c90:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8005c92:	683b      	ldr	r3, [r7, #0]
 8005c94:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c98:	d050      	beq.n	8005d3c <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005c9a:	f7fc f935 	bl	8001f08 <HAL_GetTick>
 8005c9e:	4602      	mov	r2, r0
 8005ca0:	6a3b      	ldr	r3, [r7, #32]
 8005ca2:	1ad3      	subs	r3, r2, r3
 8005ca4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005ca6:	429a      	cmp	r2, r3
 8005ca8:	d902      	bls.n	8005cb0 <SPI_WaitFifoStateUntilTimeout+0x80>
 8005caa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cac:	2b00      	cmp	r3, #0
 8005cae:	d13d      	bne.n	8005d2c <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	685a      	ldr	r2, [r3, #4]
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005cbe:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	685b      	ldr	r3, [r3, #4]
 8005cc4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005cc8:	d111      	bne.n	8005cee <SPI_WaitFifoStateUntilTimeout+0xbe>
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	689b      	ldr	r3, [r3, #8]
 8005cce:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005cd2:	d004      	beq.n	8005cde <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	689b      	ldr	r3, [r3, #8]
 8005cd8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005cdc:	d107      	bne.n	8005cee <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	681a      	ldr	r2, [r3, #0]
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005cec:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005cf2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005cf6:	d10f      	bne.n	8005d18 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	681a      	ldr	r2, [r3, #0]
 8005cfe:	68fb      	ldr	r3, [r7, #12]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005d06:	601a      	str	r2, [r3, #0]
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	681a      	ldr	r2, [r3, #0]
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005d16:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	2201      	movs	r2, #1
 8005d1c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	2200      	movs	r2, #0
 8005d24:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8005d28:	2303      	movs	r3, #3
 8005d2a:	e010      	b.n	8005d4e <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005d2c:	69bb      	ldr	r3, [r7, #24]
 8005d2e:	2b00      	cmp	r3, #0
 8005d30:	d101      	bne.n	8005d36 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8005d32:	2300      	movs	r3, #0
 8005d34:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 8005d36:	69bb      	ldr	r3, [r7, #24]
 8005d38:	3b01      	subs	r3, #1
 8005d3a:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	689a      	ldr	r2, [r3, #8]
 8005d42:	68bb      	ldr	r3, [r7, #8]
 8005d44:	4013      	ands	r3, r2
 8005d46:	687a      	ldr	r2, [r7, #4]
 8005d48:	429a      	cmp	r2, r3
 8005d4a:	d196      	bne.n	8005c7a <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8005d4c:	2300      	movs	r3, #0
}
 8005d4e:	4618      	mov	r0, r3
 8005d50:	3728      	adds	r7, #40	; 0x28
 8005d52:	46bd      	mov	sp, r7
 8005d54:	bd80      	pop	{r7, pc}
 8005d56:	bf00      	nop
 8005d58:	20000000 	.word	0x20000000

08005d5c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005d5c:	b580      	push	{r7, lr}
 8005d5e:	b086      	sub	sp, #24
 8005d60:	af02      	add	r7, sp, #8
 8005d62:	60f8      	str	r0, [r7, #12]
 8005d64:	60b9      	str	r1, [r7, #8]
 8005d66:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	9300      	str	r3, [sp, #0]
 8005d6c:	68bb      	ldr	r3, [r7, #8]
 8005d6e:	2200      	movs	r2, #0
 8005d70:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8005d74:	68f8      	ldr	r0, [r7, #12]
 8005d76:	f7ff ff5b 	bl	8005c30 <SPI_WaitFifoStateUntilTimeout>
 8005d7a:	4603      	mov	r3, r0
 8005d7c:	2b00      	cmp	r3, #0
 8005d7e:	d007      	beq.n	8005d90 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005d84:	f043 0220 	orr.w	r2, r3, #32
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8005d8c:	2303      	movs	r3, #3
 8005d8e:	e027      	b.n	8005de0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	9300      	str	r3, [sp, #0]
 8005d94:	68bb      	ldr	r3, [r7, #8]
 8005d96:	2200      	movs	r2, #0
 8005d98:	2180      	movs	r1, #128	; 0x80
 8005d9a:	68f8      	ldr	r0, [r7, #12]
 8005d9c:	f7ff fec0 	bl	8005b20 <SPI_WaitFlagStateUntilTimeout>
 8005da0:	4603      	mov	r3, r0
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	d007      	beq.n	8005db6 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005daa:	f043 0220 	orr.w	r2, r3, #32
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8005db2:	2303      	movs	r3, #3
 8005db4:	e014      	b.n	8005de0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	9300      	str	r3, [sp, #0]
 8005dba:	68bb      	ldr	r3, [r7, #8]
 8005dbc:	2200      	movs	r2, #0
 8005dbe:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8005dc2:	68f8      	ldr	r0, [r7, #12]
 8005dc4:	f7ff ff34 	bl	8005c30 <SPI_WaitFifoStateUntilTimeout>
 8005dc8:	4603      	mov	r3, r0
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d007      	beq.n	8005dde <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005dd2:	f043 0220 	orr.w	r2, r3, #32
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8005dda:	2303      	movs	r3, #3
 8005ddc:	e000      	b.n	8005de0 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8005dde:	2300      	movs	r3, #0
}
 8005de0:	4618      	mov	r0, r3
 8005de2:	3710      	adds	r7, #16
 8005de4:	46bd      	mov	sp, r7
 8005de6:	bd80      	pop	{r7, pc}

08005de8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005de8:	b580      	push	{r7, lr}
 8005dea:	b082      	sub	sp, #8
 8005dec:	af00      	add	r7, sp, #0
 8005dee:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	d101      	bne.n	8005dfa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005df6:	2301      	movs	r3, #1
 8005df8:	e049      	b.n	8005e8e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005e00:	b2db      	uxtb	r3, r3
 8005e02:	2b00      	cmp	r3, #0
 8005e04:	d106      	bne.n	8005e14 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	2200      	movs	r2, #0
 8005e0a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005e0e:	6878      	ldr	r0, [r7, #4]
 8005e10:	f7fb ff0a 	bl	8001c28 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	2202      	movs	r2, #2
 8005e18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	681a      	ldr	r2, [r3, #0]
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	3304      	adds	r3, #4
 8005e24:	4619      	mov	r1, r3
 8005e26:	4610      	mov	r0, r2
 8005e28:	f000 fb7a 	bl	8006520 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	2201      	movs	r2, #1
 8005e30:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	2201      	movs	r2, #1
 8005e38:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	2201      	movs	r2, #1
 8005e40:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	2201      	movs	r2, #1
 8005e48:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	2201      	movs	r2, #1
 8005e50:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	2201      	movs	r2, #1
 8005e58:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	2201      	movs	r2, #1
 8005e60:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	2201      	movs	r2, #1
 8005e68:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	2201      	movs	r2, #1
 8005e70:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	2201      	movs	r2, #1
 8005e78:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	2201      	movs	r2, #1
 8005e80:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	2201      	movs	r2, #1
 8005e88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005e8c:	2300      	movs	r3, #0
}
 8005e8e:	4618      	mov	r0, r3
 8005e90:	3708      	adds	r7, #8
 8005e92:	46bd      	mov	sp, r7
 8005e94:	bd80      	pop	{r7, pc}

08005e96 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005e96:	b580      	push	{r7, lr}
 8005e98:	b082      	sub	sp, #8
 8005e9a:	af00      	add	r7, sp, #0
 8005e9c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	d101      	bne.n	8005ea8 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005ea4:	2301      	movs	r3, #1
 8005ea6:	e049      	b.n	8005f3c <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005eae:	b2db      	uxtb	r3, r3
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	d106      	bne.n	8005ec2 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	2200      	movs	r2, #0
 8005eb8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005ebc:	6878      	ldr	r0, [r7, #4]
 8005ebe:	f000 f841 	bl	8005f44 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	2202      	movs	r2, #2
 8005ec6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	681a      	ldr	r2, [r3, #0]
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	3304      	adds	r3, #4
 8005ed2:	4619      	mov	r1, r3
 8005ed4:	4610      	mov	r0, r2
 8005ed6:	f000 fb23 	bl	8006520 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	2201      	movs	r2, #1
 8005ede:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	2201      	movs	r2, #1
 8005ee6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	2201      	movs	r2, #1
 8005eee:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	2201      	movs	r2, #1
 8005ef6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	2201      	movs	r2, #1
 8005efe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	2201      	movs	r2, #1
 8005f06:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	2201      	movs	r2, #1
 8005f0e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	2201      	movs	r2, #1
 8005f16:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	2201      	movs	r2, #1
 8005f1e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	2201      	movs	r2, #1
 8005f26:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	2201      	movs	r2, #1
 8005f2e:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	2201      	movs	r2, #1
 8005f36:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005f3a:	2300      	movs	r3, #0
}
 8005f3c:	4618      	mov	r0, r3
 8005f3e:	3708      	adds	r7, #8
 8005f40:	46bd      	mov	sp, r7
 8005f42:	bd80      	pop	{r7, pc}

08005f44 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005f44:	b480      	push	{r7}
 8005f46:	b083      	sub	sp, #12
 8005f48:	af00      	add	r7, sp, #0
 8005f4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005f4c:	bf00      	nop
 8005f4e:	370c      	adds	r7, #12
 8005f50:	46bd      	mov	sp, r7
 8005f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f56:	4770      	bx	lr

08005f58 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005f58:	b580      	push	{r7, lr}
 8005f5a:	b084      	sub	sp, #16
 8005f5c:	af00      	add	r7, sp, #0
 8005f5e:	6078      	str	r0, [r7, #4]
 8005f60:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005f62:	683b      	ldr	r3, [r7, #0]
 8005f64:	2b00      	cmp	r3, #0
 8005f66:	d109      	bne.n	8005f7c <HAL_TIM_PWM_Start+0x24>
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005f6e:	b2db      	uxtb	r3, r3
 8005f70:	2b01      	cmp	r3, #1
 8005f72:	bf14      	ite	ne
 8005f74:	2301      	movne	r3, #1
 8005f76:	2300      	moveq	r3, #0
 8005f78:	b2db      	uxtb	r3, r3
 8005f7a:	e03c      	b.n	8005ff6 <HAL_TIM_PWM_Start+0x9e>
 8005f7c:	683b      	ldr	r3, [r7, #0]
 8005f7e:	2b04      	cmp	r3, #4
 8005f80:	d109      	bne.n	8005f96 <HAL_TIM_PWM_Start+0x3e>
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005f88:	b2db      	uxtb	r3, r3
 8005f8a:	2b01      	cmp	r3, #1
 8005f8c:	bf14      	ite	ne
 8005f8e:	2301      	movne	r3, #1
 8005f90:	2300      	moveq	r3, #0
 8005f92:	b2db      	uxtb	r3, r3
 8005f94:	e02f      	b.n	8005ff6 <HAL_TIM_PWM_Start+0x9e>
 8005f96:	683b      	ldr	r3, [r7, #0]
 8005f98:	2b08      	cmp	r3, #8
 8005f9a:	d109      	bne.n	8005fb0 <HAL_TIM_PWM_Start+0x58>
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005fa2:	b2db      	uxtb	r3, r3
 8005fa4:	2b01      	cmp	r3, #1
 8005fa6:	bf14      	ite	ne
 8005fa8:	2301      	movne	r3, #1
 8005faa:	2300      	moveq	r3, #0
 8005fac:	b2db      	uxtb	r3, r3
 8005fae:	e022      	b.n	8005ff6 <HAL_TIM_PWM_Start+0x9e>
 8005fb0:	683b      	ldr	r3, [r7, #0]
 8005fb2:	2b0c      	cmp	r3, #12
 8005fb4:	d109      	bne.n	8005fca <HAL_TIM_PWM_Start+0x72>
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005fbc:	b2db      	uxtb	r3, r3
 8005fbe:	2b01      	cmp	r3, #1
 8005fc0:	bf14      	ite	ne
 8005fc2:	2301      	movne	r3, #1
 8005fc4:	2300      	moveq	r3, #0
 8005fc6:	b2db      	uxtb	r3, r3
 8005fc8:	e015      	b.n	8005ff6 <HAL_TIM_PWM_Start+0x9e>
 8005fca:	683b      	ldr	r3, [r7, #0]
 8005fcc:	2b10      	cmp	r3, #16
 8005fce:	d109      	bne.n	8005fe4 <HAL_TIM_PWM_Start+0x8c>
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8005fd6:	b2db      	uxtb	r3, r3
 8005fd8:	2b01      	cmp	r3, #1
 8005fda:	bf14      	ite	ne
 8005fdc:	2301      	movne	r3, #1
 8005fde:	2300      	moveq	r3, #0
 8005fe0:	b2db      	uxtb	r3, r3
 8005fe2:	e008      	b.n	8005ff6 <HAL_TIM_PWM_Start+0x9e>
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8005fea:	b2db      	uxtb	r3, r3
 8005fec:	2b01      	cmp	r3, #1
 8005fee:	bf14      	ite	ne
 8005ff0:	2301      	movne	r3, #1
 8005ff2:	2300      	moveq	r3, #0
 8005ff4:	b2db      	uxtb	r3, r3
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	d001      	beq.n	8005ffe <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8005ffa:	2301      	movs	r3, #1
 8005ffc:	e09c      	b.n	8006138 <HAL_TIM_PWM_Start+0x1e0>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005ffe:	683b      	ldr	r3, [r7, #0]
 8006000:	2b00      	cmp	r3, #0
 8006002:	d104      	bne.n	800600e <HAL_TIM_PWM_Start+0xb6>
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	2202      	movs	r2, #2
 8006008:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800600c:	e023      	b.n	8006056 <HAL_TIM_PWM_Start+0xfe>
 800600e:	683b      	ldr	r3, [r7, #0]
 8006010:	2b04      	cmp	r3, #4
 8006012:	d104      	bne.n	800601e <HAL_TIM_PWM_Start+0xc6>
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	2202      	movs	r2, #2
 8006018:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800601c:	e01b      	b.n	8006056 <HAL_TIM_PWM_Start+0xfe>
 800601e:	683b      	ldr	r3, [r7, #0]
 8006020:	2b08      	cmp	r3, #8
 8006022:	d104      	bne.n	800602e <HAL_TIM_PWM_Start+0xd6>
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	2202      	movs	r2, #2
 8006028:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800602c:	e013      	b.n	8006056 <HAL_TIM_PWM_Start+0xfe>
 800602e:	683b      	ldr	r3, [r7, #0]
 8006030:	2b0c      	cmp	r3, #12
 8006032:	d104      	bne.n	800603e <HAL_TIM_PWM_Start+0xe6>
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	2202      	movs	r2, #2
 8006038:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800603c:	e00b      	b.n	8006056 <HAL_TIM_PWM_Start+0xfe>
 800603e:	683b      	ldr	r3, [r7, #0]
 8006040:	2b10      	cmp	r3, #16
 8006042:	d104      	bne.n	800604e <HAL_TIM_PWM_Start+0xf6>
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	2202      	movs	r2, #2
 8006048:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800604c:	e003      	b.n	8006056 <HAL_TIM_PWM_Start+0xfe>
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	2202      	movs	r2, #2
 8006052:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	2201      	movs	r2, #1
 800605c:	6839      	ldr	r1, [r7, #0]
 800605e:	4618      	mov	r0, r3
 8006060:	f000 fe68 	bl	8006d34 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	4a35      	ldr	r2, [pc, #212]	; (8006140 <HAL_TIM_PWM_Start+0x1e8>)
 800606a:	4293      	cmp	r3, r2
 800606c:	d013      	beq.n	8006096 <HAL_TIM_PWM_Start+0x13e>
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	4a34      	ldr	r2, [pc, #208]	; (8006144 <HAL_TIM_PWM_Start+0x1ec>)
 8006074:	4293      	cmp	r3, r2
 8006076:	d00e      	beq.n	8006096 <HAL_TIM_PWM_Start+0x13e>
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	4a32      	ldr	r2, [pc, #200]	; (8006148 <HAL_TIM_PWM_Start+0x1f0>)
 800607e:	4293      	cmp	r3, r2
 8006080:	d009      	beq.n	8006096 <HAL_TIM_PWM_Start+0x13e>
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	4a31      	ldr	r2, [pc, #196]	; (800614c <HAL_TIM_PWM_Start+0x1f4>)
 8006088:	4293      	cmp	r3, r2
 800608a:	d004      	beq.n	8006096 <HAL_TIM_PWM_Start+0x13e>
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	4a2f      	ldr	r2, [pc, #188]	; (8006150 <HAL_TIM_PWM_Start+0x1f8>)
 8006092:	4293      	cmp	r3, r2
 8006094:	d101      	bne.n	800609a <HAL_TIM_PWM_Start+0x142>
 8006096:	2301      	movs	r3, #1
 8006098:	e000      	b.n	800609c <HAL_TIM_PWM_Start+0x144>
 800609a:	2300      	movs	r3, #0
 800609c:	2b00      	cmp	r3, #0
 800609e:	d007      	beq.n	80060b0 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80060ae:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	4a22      	ldr	r2, [pc, #136]	; (8006140 <HAL_TIM_PWM_Start+0x1e8>)
 80060b6:	4293      	cmp	r3, r2
 80060b8:	d01d      	beq.n	80060f6 <HAL_TIM_PWM_Start+0x19e>
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80060c2:	d018      	beq.n	80060f6 <HAL_TIM_PWM_Start+0x19e>
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	4a22      	ldr	r2, [pc, #136]	; (8006154 <HAL_TIM_PWM_Start+0x1fc>)
 80060ca:	4293      	cmp	r3, r2
 80060cc:	d013      	beq.n	80060f6 <HAL_TIM_PWM_Start+0x19e>
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	4a21      	ldr	r2, [pc, #132]	; (8006158 <HAL_TIM_PWM_Start+0x200>)
 80060d4:	4293      	cmp	r3, r2
 80060d6:	d00e      	beq.n	80060f6 <HAL_TIM_PWM_Start+0x19e>
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	4a1f      	ldr	r2, [pc, #124]	; (800615c <HAL_TIM_PWM_Start+0x204>)
 80060de:	4293      	cmp	r3, r2
 80060e0:	d009      	beq.n	80060f6 <HAL_TIM_PWM_Start+0x19e>
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	4a17      	ldr	r2, [pc, #92]	; (8006144 <HAL_TIM_PWM_Start+0x1ec>)
 80060e8:	4293      	cmp	r3, r2
 80060ea:	d004      	beq.n	80060f6 <HAL_TIM_PWM_Start+0x19e>
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	4a15      	ldr	r2, [pc, #84]	; (8006148 <HAL_TIM_PWM_Start+0x1f0>)
 80060f2:	4293      	cmp	r3, r2
 80060f4:	d115      	bne.n	8006122 <HAL_TIM_PWM_Start+0x1ca>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	689a      	ldr	r2, [r3, #8]
 80060fc:	4b18      	ldr	r3, [pc, #96]	; (8006160 <HAL_TIM_PWM_Start+0x208>)
 80060fe:	4013      	ands	r3, r2
 8006100:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	2b06      	cmp	r3, #6
 8006106:	d015      	beq.n	8006134 <HAL_TIM_PWM_Start+0x1dc>
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800610e:	d011      	beq.n	8006134 <HAL_TIM_PWM_Start+0x1dc>
    {
      __HAL_TIM_ENABLE(htim);
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	681a      	ldr	r2, [r3, #0]
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	f042 0201 	orr.w	r2, r2, #1
 800611e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006120:	e008      	b.n	8006134 <HAL_TIM_PWM_Start+0x1dc>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	681a      	ldr	r2, [r3, #0]
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	f042 0201 	orr.w	r2, r2, #1
 8006130:	601a      	str	r2, [r3, #0]
 8006132:	e000      	b.n	8006136 <HAL_TIM_PWM_Start+0x1de>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006134:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006136:	2300      	movs	r3, #0
}
 8006138:	4618      	mov	r0, r3
 800613a:	3710      	adds	r7, #16
 800613c:	46bd      	mov	sp, r7
 800613e:	bd80      	pop	{r7, pc}
 8006140:	40012c00 	.word	0x40012c00
 8006144:	40013400 	.word	0x40013400
 8006148:	40014000 	.word	0x40014000
 800614c:	40014400 	.word	0x40014400
 8006150:	40014800 	.word	0x40014800
 8006154:	40000400 	.word	0x40000400
 8006158:	40000800 	.word	0x40000800
 800615c:	40000c00 	.word	0x40000c00
 8006160:	00010007 	.word	0x00010007

08006164 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006164:	b580      	push	{r7, lr}
 8006166:	b086      	sub	sp, #24
 8006168:	af00      	add	r7, sp, #0
 800616a:	60f8      	str	r0, [r7, #12]
 800616c:	60b9      	str	r1, [r7, #8]
 800616e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006170:	2300      	movs	r3, #0
 8006172:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006174:	68fb      	ldr	r3, [r7, #12]
 8006176:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800617a:	2b01      	cmp	r3, #1
 800617c:	d101      	bne.n	8006182 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800617e:	2302      	movs	r3, #2
 8006180:	e0ff      	b.n	8006382 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	2201      	movs	r2, #1
 8006186:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	2b14      	cmp	r3, #20
 800618e:	f200 80f0 	bhi.w	8006372 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8006192:	a201      	add	r2, pc, #4	; (adr r2, 8006198 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006194:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006198:	080061ed 	.word	0x080061ed
 800619c:	08006373 	.word	0x08006373
 80061a0:	08006373 	.word	0x08006373
 80061a4:	08006373 	.word	0x08006373
 80061a8:	0800622d 	.word	0x0800622d
 80061ac:	08006373 	.word	0x08006373
 80061b0:	08006373 	.word	0x08006373
 80061b4:	08006373 	.word	0x08006373
 80061b8:	0800626f 	.word	0x0800626f
 80061bc:	08006373 	.word	0x08006373
 80061c0:	08006373 	.word	0x08006373
 80061c4:	08006373 	.word	0x08006373
 80061c8:	080062af 	.word	0x080062af
 80061cc:	08006373 	.word	0x08006373
 80061d0:	08006373 	.word	0x08006373
 80061d4:	08006373 	.word	0x08006373
 80061d8:	080062f1 	.word	0x080062f1
 80061dc:	08006373 	.word	0x08006373
 80061e0:	08006373 	.word	0x08006373
 80061e4:	08006373 	.word	0x08006373
 80061e8:	08006331 	.word	0x08006331
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	68b9      	ldr	r1, [r7, #8]
 80061f2:	4618      	mov	r0, r3
 80061f4:	f000 fa2e 	bl	8006654 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	699a      	ldr	r2, [r3, #24]
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	f042 0208 	orr.w	r2, r2, #8
 8006206:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006208:	68fb      	ldr	r3, [r7, #12]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	699a      	ldr	r2, [r3, #24]
 800620e:	68fb      	ldr	r3, [r7, #12]
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	f022 0204 	bic.w	r2, r2, #4
 8006216:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	6999      	ldr	r1, [r3, #24]
 800621e:	68bb      	ldr	r3, [r7, #8]
 8006220:	691a      	ldr	r2, [r3, #16]
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	430a      	orrs	r2, r1
 8006228:	619a      	str	r2, [r3, #24]
      break;
 800622a:	e0a5      	b.n	8006378 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	68b9      	ldr	r1, [r7, #8]
 8006232:	4618      	mov	r0, r3
 8006234:	f000 fa9e 	bl	8006774 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	699a      	ldr	r2, [r3, #24]
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006246:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	699a      	ldr	r2, [r3, #24]
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006256:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	6999      	ldr	r1, [r3, #24]
 800625e:	68bb      	ldr	r3, [r7, #8]
 8006260:	691b      	ldr	r3, [r3, #16]
 8006262:	021a      	lsls	r2, r3, #8
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	430a      	orrs	r2, r1
 800626a:	619a      	str	r2, [r3, #24]
      break;
 800626c:	e084      	b.n	8006378 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	68b9      	ldr	r1, [r7, #8]
 8006274:	4618      	mov	r0, r3
 8006276:	f000 fb07 	bl	8006888 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	69da      	ldr	r2, [r3, #28]
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	f042 0208 	orr.w	r2, r2, #8
 8006288:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800628a:	68fb      	ldr	r3, [r7, #12]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	69da      	ldr	r2, [r3, #28]
 8006290:	68fb      	ldr	r3, [r7, #12]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	f022 0204 	bic.w	r2, r2, #4
 8006298:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	69d9      	ldr	r1, [r3, #28]
 80062a0:	68bb      	ldr	r3, [r7, #8]
 80062a2:	691a      	ldr	r2, [r3, #16]
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	430a      	orrs	r2, r1
 80062aa:	61da      	str	r2, [r3, #28]
      break;
 80062ac:	e064      	b.n	8006378 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80062ae:	68fb      	ldr	r3, [r7, #12]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	68b9      	ldr	r1, [r7, #8]
 80062b4:	4618      	mov	r0, r3
 80062b6:	f000 fb6f 	bl	8006998 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	69da      	ldr	r2, [r3, #28]
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80062c8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	69da      	ldr	r2, [r3, #28]
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80062d8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	69d9      	ldr	r1, [r3, #28]
 80062e0:	68bb      	ldr	r3, [r7, #8]
 80062e2:	691b      	ldr	r3, [r3, #16]
 80062e4:	021a      	lsls	r2, r3, #8
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	430a      	orrs	r2, r1
 80062ec:	61da      	str	r2, [r3, #28]
      break;
 80062ee:	e043      	b.n	8006378 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	68b9      	ldr	r1, [r7, #8]
 80062f6:	4618      	mov	r0, r3
 80062f8:	f000 fbb8 	bl	8006a6c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	f042 0208 	orr.w	r2, r2, #8
 800630a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	f022 0204 	bic.w	r2, r2, #4
 800631a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8006322:	68bb      	ldr	r3, [r7, #8]
 8006324:	691a      	ldr	r2, [r3, #16]
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	430a      	orrs	r2, r1
 800632c:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800632e:	e023      	b.n	8006378 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	68b9      	ldr	r1, [r7, #8]
 8006336:	4618      	mov	r0, r3
 8006338:	f000 fbfc 	bl	8006b34 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800633c:	68fb      	ldr	r3, [r7, #12]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006342:	68fb      	ldr	r3, [r7, #12]
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800634a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800635a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8006362:	68bb      	ldr	r3, [r7, #8]
 8006364:	691b      	ldr	r3, [r3, #16]
 8006366:	021a      	lsls	r2, r3, #8
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	430a      	orrs	r2, r1
 800636e:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8006370:	e002      	b.n	8006378 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8006372:	2301      	movs	r3, #1
 8006374:	75fb      	strb	r3, [r7, #23]
      break;
 8006376:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	2200      	movs	r2, #0
 800637c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006380:	7dfb      	ldrb	r3, [r7, #23]
}
 8006382:	4618      	mov	r0, r3
 8006384:	3718      	adds	r7, #24
 8006386:	46bd      	mov	sp, r7
 8006388:	bd80      	pop	{r7, pc}
 800638a:	bf00      	nop

0800638c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800638c:	b580      	push	{r7, lr}
 800638e:	b084      	sub	sp, #16
 8006390:	af00      	add	r7, sp, #0
 8006392:	6078      	str	r0, [r7, #4]
 8006394:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006396:	2300      	movs	r3, #0
 8006398:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80063a0:	2b01      	cmp	r3, #1
 80063a2:	d101      	bne.n	80063a8 <HAL_TIM_ConfigClockSource+0x1c>
 80063a4:	2302      	movs	r3, #2
 80063a6:	e0b6      	b.n	8006516 <HAL_TIM_ConfigClockSource+0x18a>
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	2201      	movs	r2, #1
 80063ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	2202      	movs	r2, #2
 80063b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	689b      	ldr	r3, [r3, #8]
 80063be:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80063c0:	68bb      	ldr	r3, [r7, #8]
 80063c2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80063c6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80063ca:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80063cc:	68bb      	ldr	r3, [r7, #8]
 80063ce:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80063d2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	68ba      	ldr	r2, [r7, #8]
 80063da:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80063dc:	683b      	ldr	r3, [r7, #0]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80063e4:	d03e      	beq.n	8006464 <HAL_TIM_ConfigClockSource+0xd8>
 80063e6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80063ea:	f200 8087 	bhi.w	80064fc <HAL_TIM_ConfigClockSource+0x170>
 80063ee:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80063f2:	f000 8086 	beq.w	8006502 <HAL_TIM_ConfigClockSource+0x176>
 80063f6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80063fa:	d87f      	bhi.n	80064fc <HAL_TIM_ConfigClockSource+0x170>
 80063fc:	2b70      	cmp	r3, #112	; 0x70
 80063fe:	d01a      	beq.n	8006436 <HAL_TIM_ConfigClockSource+0xaa>
 8006400:	2b70      	cmp	r3, #112	; 0x70
 8006402:	d87b      	bhi.n	80064fc <HAL_TIM_ConfigClockSource+0x170>
 8006404:	2b60      	cmp	r3, #96	; 0x60
 8006406:	d050      	beq.n	80064aa <HAL_TIM_ConfigClockSource+0x11e>
 8006408:	2b60      	cmp	r3, #96	; 0x60
 800640a:	d877      	bhi.n	80064fc <HAL_TIM_ConfigClockSource+0x170>
 800640c:	2b50      	cmp	r3, #80	; 0x50
 800640e:	d03c      	beq.n	800648a <HAL_TIM_ConfigClockSource+0xfe>
 8006410:	2b50      	cmp	r3, #80	; 0x50
 8006412:	d873      	bhi.n	80064fc <HAL_TIM_ConfigClockSource+0x170>
 8006414:	2b40      	cmp	r3, #64	; 0x40
 8006416:	d058      	beq.n	80064ca <HAL_TIM_ConfigClockSource+0x13e>
 8006418:	2b40      	cmp	r3, #64	; 0x40
 800641a:	d86f      	bhi.n	80064fc <HAL_TIM_ConfigClockSource+0x170>
 800641c:	2b30      	cmp	r3, #48	; 0x30
 800641e:	d064      	beq.n	80064ea <HAL_TIM_ConfigClockSource+0x15e>
 8006420:	2b30      	cmp	r3, #48	; 0x30
 8006422:	d86b      	bhi.n	80064fc <HAL_TIM_ConfigClockSource+0x170>
 8006424:	2b20      	cmp	r3, #32
 8006426:	d060      	beq.n	80064ea <HAL_TIM_ConfigClockSource+0x15e>
 8006428:	2b20      	cmp	r3, #32
 800642a:	d867      	bhi.n	80064fc <HAL_TIM_ConfigClockSource+0x170>
 800642c:	2b00      	cmp	r3, #0
 800642e:	d05c      	beq.n	80064ea <HAL_TIM_ConfigClockSource+0x15e>
 8006430:	2b10      	cmp	r3, #16
 8006432:	d05a      	beq.n	80064ea <HAL_TIM_ConfigClockSource+0x15e>
 8006434:	e062      	b.n	80064fc <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	6818      	ldr	r0, [r3, #0]
 800643a:	683b      	ldr	r3, [r7, #0]
 800643c:	6899      	ldr	r1, [r3, #8]
 800643e:	683b      	ldr	r3, [r7, #0]
 8006440:	685a      	ldr	r2, [r3, #4]
 8006442:	683b      	ldr	r3, [r7, #0]
 8006444:	68db      	ldr	r3, [r3, #12]
 8006446:	f000 fc55 	bl	8006cf4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	689b      	ldr	r3, [r3, #8]
 8006450:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006452:	68bb      	ldr	r3, [r7, #8]
 8006454:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006458:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	68ba      	ldr	r2, [r7, #8]
 8006460:	609a      	str	r2, [r3, #8]
      break;
 8006462:	e04f      	b.n	8006504 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	6818      	ldr	r0, [r3, #0]
 8006468:	683b      	ldr	r3, [r7, #0]
 800646a:	6899      	ldr	r1, [r3, #8]
 800646c:	683b      	ldr	r3, [r7, #0]
 800646e:	685a      	ldr	r2, [r3, #4]
 8006470:	683b      	ldr	r3, [r7, #0]
 8006472:	68db      	ldr	r3, [r3, #12]
 8006474:	f000 fc3e 	bl	8006cf4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	689a      	ldr	r2, [r3, #8]
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006486:	609a      	str	r2, [r3, #8]
      break;
 8006488:	e03c      	b.n	8006504 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	6818      	ldr	r0, [r3, #0]
 800648e:	683b      	ldr	r3, [r7, #0]
 8006490:	6859      	ldr	r1, [r3, #4]
 8006492:	683b      	ldr	r3, [r7, #0]
 8006494:	68db      	ldr	r3, [r3, #12]
 8006496:	461a      	mov	r2, r3
 8006498:	f000 fbb2 	bl	8006c00 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	2150      	movs	r1, #80	; 0x50
 80064a2:	4618      	mov	r0, r3
 80064a4:	f000 fc0b 	bl	8006cbe <TIM_ITRx_SetConfig>
      break;
 80064a8:	e02c      	b.n	8006504 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	6818      	ldr	r0, [r3, #0]
 80064ae:	683b      	ldr	r3, [r7, #0]
 80064b0:	6859      	ldr	r1, [r3, #4]
 80064b2:	683b      	ldr	r3, [r7, #0]
 80064b4:	68db      	ldr	r3, [r3, #12]
 80064b6:	461a      	mov	r2, r3
 80064b8:	f000 fbd1 	bl	8006c5e <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	2160      	movs	r1, #96	; 0x60
 80064c2:	4618      	mov	r0, r3
 80064c4:	f000 fbfb 	bl	8006cbe <TIM_ITRx_SetConfig>
      break;
 80064c8:	e01c      	b.n	8006504 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	6818      	ldr	r0, [r3, #0]
 80064ce:	683b      	ldr	r3, [r7, #0]
 80064d0:	6859      	ldr	r1, [r3, #4]
 80064d2:	683b      	ldr	r3, [r7, #0]
 80064d4:	68db      	ldr	r3, [r3, #12]
 80064d6:	461a      	mov	r2, r3
 80064d8:	f000 fb92 	bl	8006c00 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	2140      	movs	r1, #64	; 0x40
 80064e2:	4618      	mov	r0, r3
 80064e4:	f000 fbeb 	bl	8006cbe <TIM_ITRx_SetConfig>
      break;
 80064e8:	e00c      	b.n	8006504 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	681a      	ldr	r2, [r3, #0]
 80064ee:	683b      	ldr	r3, [r7, #0]
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	4619      	mov	r1, r3
 80064f4:	4610      	mov	r0, r2
 80064f6:	f000 fbe2 	bl	8006cbe <TIM_ITRx_SetConfig>
      break;
 80064fa:	e003      	b.n	8006504 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 80064fc:	2301      	movs	r3, #1
 80064fe:	73fb      	strb	r3, [r7, #15]
      break;
 8006500:	e000      	b.n	8006504 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8006502:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	2201      	movs	r2, #1
 8006508:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	2200      	movs	r2, #0
 8006510:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006514:	7bfb      	ldrb	r3, [r7, #15]
}
 8006516:	4618      	mov	r0, r3
 8006518:	3710      	adds	r7, #16
 800651a:	46bd      	mov	sp, r7
 800651c:	bd80      	pop	{r7, pc}
	...

08006520 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006520:	b480      	push	{r7}
 8006522:	b085      	sub	sp, #20
 8006524:	af00      	add	r7, sp, #0
 8006526:	6078      	str	r0, [r7, #4]
 8006528:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	4a40      	ldr	r2, [pc, #256]	; (8006634 <TIM_Base_SetConfig+0x114>)
 8006534:	4293      	cmp	r3, r2
 8006536:	d013      	beq.n	8006560 <TIM_Base_SetConfig+0x40>
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800653e:	d00f      	beq.n	8006560 <TIM_Base_SetConfig+0x40>
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	4a3d      	ldr	r2, [pc, #244]	; (8006638 <TIM_Base_SetConfig+0x118>)
 8006544:	4293      	cmp	r3, r2
 8006546:	d00b      	beq.n	8006560 <TIM_Base_SetConfig+0x40>
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	4a3c      	ldr	r2, [pc, #240]	; (800663c <TIM_Base_SetConfig+0x11c>)
 800654c:	4293      	cmp	r3, r2
 800654e:	d007      	beq.n	8006560 <TIM_Base_SetConfig+0x40>
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	4a3b      	ldr	r2, [pc, #236]	; (8006640 <TIM_Base_SetConfig+0x120>)
 8006554:	4293      	cmp	r3, r2
 8006556:	d003      	beq.n	8006560 <TIM_Base_SetConfig+0x40>
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	4a3a      	ldr	r2, [pc, #232]	; (8006644 <TIM_Base_SetConfig+0x124>)
 800655c:	4293      	cmp	r3, r2
 800655e:	d108      	bne.n	8006572 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006560:	68fb      	ldr	r3, [r7, #12]
 8006562:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006566:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006568:	683b      	ldr	r3, [r7, #0]
 800656a:	685b      	ldr	r3, [r3, #4]
 800656c:	68fa      	ldr	r2, [r7, #12]
 800656e:	4313      	orrs	r3, r2
 8006570:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	4a2f      	ldr	r2, [pc, #188]	; (8006634 <TIM_Base_SetConfig+0x114>)
 8006576:	4293      	cmp	r3, r2
 8006578:	d01f      	beq.n	80065ba <TIM_Base_SetConfig+0x9a>
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006580:	d01b      	beq.n	80065ba <TIM_Base_SetConfig+0x9a>
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	4a2c      	ldr	r2, [pc, #176]	; (8006638 <TIM_Base_SetConfig+0x118>)
 8006586:	4293      	cmp	r3, r2
 8006588:	d017      	beq.n	80065ba <TIM_Base_SetConfig+0x9a>
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	4a2b      	ldr	r2, [pc, #172]	; (800663c <TIM_Base_SetConfig+0x11c>)
 800658e:	4293      	cmp	r3, r2
 8006590:	d013      	beq.n	80065ba <TIM_Base_SetConfig+0x9a>
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	4a2a      	ldr	r2, [pc, #168]	; (8006640 <TIM_Base_SetConfig+0x120>)
 8006596:	4293      	cmp	r3, r2
 8006598:	d00f      	beq.n	80065ba <TIM_Base_SetConfig+0x9a>
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	4a29      	ldr	r2, [pc, #164]	; (8006644 <TIM_Base_SetConfig+0x124>)
 800659e:	4293      	cmp	r3, r2
 80065a0:	d00b      	beq.n	80065ba <TIM_Base_SetConfig+0x9a>
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	4a28      	ldr	r2, [pc, #160]	; (8006648 <TIM_Base_SetConfig+0x128>)
 80065a6:	4293      	cmp	r3, r2
 80065a8:	d007      	beq.n	80065ba <TIM_Base_SetConfig+0x9a>
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	4a27      	ldr	r2, [pc, #156]	; (800664c <TIM_Base_SetConfig+0x12c>)
 80065ae:	4293      	cmp	r3, r2
 80065b0:	d003      	beq.n	80065ba <TIM_Base_SetConfig+0x9a>
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	4a26      	ldr	r2, [pc, #152]	; (8006650 <TIM_Base_SetConfig+0x130>)
 80065b6:	4293      	cmp	r3, r2
 80065b8:	d108      	bne.n	80065cc <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80065ba:	68fb      	ldr	r3, [r7, #12]
 80065bc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80065c0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80065c2:	683b      	ldr	r3, [r7, #0]
 80065c4:	68db      	ldr	r3, [r3, #12]
 80065c6:	68fa      	ldr	r2, [r7, #12]
 80065c8:	4313      	orrs	r3, r2
 80065ca:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80065d2:	683b      	ldr	r3, [r7, #0]
 80065d4:	695b      	ldr	r3, [r3, #20]
 80065d6:	4313      	orrs	r3, r2
 80065d8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	68fa      	ldr	r2, [r7, #12]
 80065de:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80065e0:	683b      	ldr	r3, [r7, #0]
 80065e2:	689a      	ldr	r2, [r3, #8]
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80065e8:	683b      	ldr	r3, [r7, #0]
 80065ea:	681a      	ldr	r2, [r3, #0]
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	4a10      	ldr	r2, [pc, #64]	; (8006634 <TIM_Base_SetConfig+0x114>)
 80065f4:	4293      	cmp	r3, r2
 80065f6:	d00f      	beq.n	8006618 <TIM_Base_SetConfig+0xf8>
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	4a12      	ldr	r2, [pc, #72]	; (8006644 <TIM_Base_SetConfig+0x124>)
 80065fc:	4293      	cmp	r3, r2
 80065fe:	d00b      	beq.n	8006618 <TIM_Base_SetConfig+0xf8>
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	4a11      	ldr	r2, [pc, #68]	; (8006648 <TIM_Base_SetConfig+0x128>)
 8006604:	4293      	cmp	r3, r2
 8006606:	d007      	beq.n	8006618 <TIM_Base_SetConfig+0xf8>
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	4a10      	ldr	r2, [pc, #64]	; (800664c <TIM_Base_SetConfig+0x12c>)
 800660c:	4293      	cmp	r3, r2
 800660e:	d003      	beq.n	8006618 <TIM_Base_SetConfig+0xf8>
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	4a0f      	ldr	r2, [pc, #60]	; (8006650 <TIM_Base_SetConfig+0x130>)
 8006614:	4293      	cmp	r3, r2
 8006616:	d103      	bne.n	8006620 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006618:	683b      	ldr	r3, [r7, #0]
 800661a:	691a      	ldr	r2, [r3, #16]
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	2201      	movs	r2, #1
 8006624:	615a      	str	r2, [r3, #20]
}
 8006626:	bf00      	nop
 8006628:	3714      	adds	r7, #20
 800662a:	46bd      	mov	sp, r7
 800662c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006630:	4770      	bx	lr
 8006632:	bf00      	nop
 8006634:	40012c00 	.word	0x40012c00
 8006638:	40000400 	.word	0x40000400
 800663c:	40000800 	.word	0x40000800
 8006640:	40000c00 	.word	0x40000c00
 8006644:	40013400 	.word	0x40013400
 8006648:	40014000 	.word	0x40014000
 800664c:	40014400 	.word	0x40014400
 8006650:	40014800 	.word	0x40014800

08006654 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006654:	b480      	push	{r7}
 8006656:	b087      	sub	sp, #28
 8006658:	af00      	add	r7, sp, #0
 800665a:	6078      	str	r0, [r7, #4]
 800665c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	6a1b      	ldr	r3, [r3, #32]
 8006662:	f023 0201 	bic.w	r2, r3, #1
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	6a1b      	ldr	r3, [r3, #32]
 800666e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	685b      	ldr	r3, [r3, #4]
 8006674:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	699b      	ldr	r3, [r3, #24]
 800667a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006682:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006686:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	f023 0303 	bic.w	r3, r3, #3
 800668e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006690:	683b      	ldr	r3, [r7, #0]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	68fa      	ldr	r2, [r7, #12]
 8006696:	4313      	orrs	r3, r2
 8006698:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800669a:	697b      	ldr	r3, [r7, #20]
 800669c:	f023 0302 	bic.w	r3, r3, #2
 80066a0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80066a2:	683b      	ldr	r3, [r7, #0]
 80066a4:	689b      	ldr	r3, [r3, #8]
 80066a6:	697a      	ldr	r2, [r7, #20]
 80066a8:	4313      	orrs	r3, r2
 80066aa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	4a2c      	ldr	r2, [pc, #176]	; (8006760 <TIM_OC1_SetConfig+0x10c>)
 80066b0:	4293      	cmp	r3, r2
 80066b2:	d00f      	beq.n	80066d4 <TIM_OC1_SetConfig+0x80>
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	4a2b      	ldr	r2, [pc, #172]	; (8006764 <TIM_OC1_SetConfig+0x110>)
 80066b8:	4293      	cmp	r3, r2
 80066ba:	d00b      	beq.n	80066d4 <TIM_OC1_SetConfig+0x80>
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	4a2a      	ldr	r2, [pc, #168]	; (8006768 <TIM_OC1_SetConfig+0x114>)
 80066c0:	4293      	cmp	r3, r2
 80066c2:	d007      	beq.n	80066d4 <TIM_OC1_SetConfig+0x80>
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	4a29      	ldr	r2, [pc, #164]	; (800676c <TIM_OC1_SetConfig+0x118>)
 80066c8:	4293      	cmp	r3, r2
 80066ca:	d003      	beq.n	80066d4 <TIM_OC1_SetConfig+0x80>
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	4a28      	ldr	r2, [pc, #160]	; (8006770 <TIM_OC1_SetConfig+0x11c>)
 80066d0:	4293      	cmp	r3, r2
 80066d2:	d10c      	bne.n	80066ee <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80066d4:	697b      	ldr	r3, [r7, #20]
 80066d6:	f023 0308 	bic.w	r3, r3, #8
 80066da:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80066dc:	683b      	ldr	r3, [r7, #0]
 80066de:	68db      	ldr	r3, [r3, #12]
 80066e0:	697a      	ldr	r2, [r7, #20]
 80066e2:	4313      	orrs	r3, r2
 80066e4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80066e6:	697b      	ldr	r3, [r7, #20]
 80066e8:	f023 0304 	bic.w	r3, r3, #4
 80066ec:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	4a1b      	ldr	r2, [pc, #108]	; (8006760 <TIM_OC1_SetConfig+0x10c>)
 80066f2:	4293      	cmp	r3, r2
 80066f4:	d00f      	beq.n	8006716 <TIM_OC1_SetConfig+0xc2>
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	4a1a      	ldr	r2, [pc, #104]	; (8006764 <TIM_OC1_SetConfig+0x110>)
 80066fa:	4293      	cmp	r3, r2
 80066fc:	d00b      	beq.n	8006716 <TIM_OC1_SetConfig+0xc2>
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	4a19      	ldr	r2, [pc, #100]	; (8006768 <TIM_OC1_SetConfig+0x114>)
 8006702:	4293      	cmp	r3, r2
 8006704:	d007      	beq.n	8006716 <TIM_OC1_SetConfig+0xc2>
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	4a18      	ldr	r2, [pc, #96]	; (800676c <TIM_OC1_SetConfig+0x118>)
 800670a:	4293      	cmp	r3, r2
 800670c:	d003      	beq.n	8006716 <TIM_OC1_SetConfig+0xc2>
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	4a17      	ldr	r2, [pc, #92]	; (8006770 <TIM_OC1_SetConfig+0x11c>)
 8006712:	4293      	cmp	r3, r2
 8006714:	d111      	bne.n	800673a <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006716:	693b      	ldr	r3, [r7, #16]
 8006718:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800671c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800671e:	693b      	ldr	r3, [r7, #16]
 8006720:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006724:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006726:	683b      	ldr	r3, [r7, #0]
 8006728:	695b      	ldr	r3, [r3, #20]
 800672a:	693a      	ldr	r2, [r7, #16]
 800672c:	4313      	orrs	r3, r2
 800672e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006730:	683b      	ldr	r3, [r7, #0]
 8006732:	699b      	ldr	r3, [r3, #24]
 8006734:	693a      	ldr	r2, [r7, #16]
 8006736:	4313      	orrs	r3, r2
 8006738:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	693a      	ldr	r2, [r7, #16]
 800673e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	68fa      	ldr	r2, [r7, #12]
 8006744:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006746:	683b      	ldr	r3, [r7, #0]
 8006748:	685a      	ldr	r2, [r3, #4]
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	697a      	ldr	r2, [r7, #20]
 8006752:	621a      	str	r2, [r3, #32]
}
 8006754:	bf00      	nop
 8006756:	371c      	adds	r7, #28
 8006758:	46bd      	mov	sp, r7
 800675a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800675e:	4770      	bx	lr
 8006760:	40012c00 	.word	0x40012c00
 8006764:	40013400 	.word	0x40013400
 8006768:	40014000 	.word	0x40014000
 800676c:	40014400 	.word	0x40014400
 8006770:	40014800 	.word	0x40014800

08006774 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006774:	b480      	push	{r7}
 8006776:	b087      	sub	sp, #28
 8006778:	af00      	add	r7, sp, #0
 800677a:	6078      	str	r0, [r7, #4]
 800677c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	6a1b      	ldr	r3, [r3, #32]
 8006782:	f023 0210 	bic.w	r2, r3, #16
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	6a1b      	ldr	r3, [r3, #32]
 800678e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	685b      	ldr	r3, [r3, #4]
 8006794:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	699b      	ldr	r3, [r3, #24]
 800679a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800679c:	68fb      	ldr	r3, [r7, #12]
 800679e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80067a2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80067a6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80067ae:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80067b0:	683b      	ldr	r3, [r7, #0]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	021b      	lsls	r3, r3, #8
 80067b6:	68fa      	ldr	r2, [r7, #12]
 80067b8:	4313      	orrs	r3, r2
 80067ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80067bc:	697b      	ldr	r3, [r7, #20]
 80067be:	f023 0320 	bic.w	r3, r3, #32
 80067c2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80067c4:	683b      	ldr	r3, [r7, #0]
 80067c6:	689b      	ldr	r3, [r3, #8]
 80067c8:	011b      	lsls	r3, r3, #4
 80067ca:	697a      	ldr	r2, [r7, #20]
 80067cc:	4313      	orrs	r3, r2
 80067ce:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	4a28      	ldr	r2, [pc, #160]	; (8006874 <TIM_OC2_SetConfig+0x100>)
 80067d4:	4293      	cmp	r3, r2
 80067d6:	d003      	beq.n	80067e0 <TIM_OC2_SetConfig+0x6c>
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	4a27      	ldr	r2, [pc, #156]	; (8006878 <TIM_OC2_SetConfig+0x104>)
 80067dc:	4293      	cmp	r3, r2
 80067de:	d10d      	bne.n	80067fc <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80067e0:	697b      	ldr	r3, [r7, #20]
 80067e2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80067e6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80067e8:	683b      	ldr	r3, [r7, #0]
 80067ea:	68db      	ldr	r3, [r3, #12]
 80067ec:	011b      	lsls	r3, r3, #4
 80067ee:	697a      	ldr	r2, [r7, #20]
 80067f0:	4313      	orrs	r3, r2
 80067f2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80067f4:	697b      	ldr	r3, [r7, #20]
 80067f6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80067fa:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	4a1d      	ldr	r2, [pc, #116]	; (8006874 <TIM_OC2_SetConfig+0x100>)
 8006800:	4293      	cmp	r3, r2
 8006802:	d00f      	beq.n	8006824 <TIM_OC2_SetConfig+0xb0>
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	4a1c      	ldr	r2, [pc, #112]	; (8006878 <TIM_OC2_SetConfig+0x104>)
 8006808:	4293      	cmp	r3, r2
 800680a:	d00b      	beq.n	8006824 <TIM_OC2_SetConfig+0xb0>
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	4a1b      	ldr	r2, [pc, #108]	; (800687c <TIM_OC2_SetConfig+0x108>)
 8006810:	4293      	cmp	r3, r2
 8006812:	d007      	beq.n	8006824 <TIM_OC2_SetConfig+0xb0>
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	4a1a      	ldr	r2, [pc, #104]	; (8006880 <TIM_OC2_SetConfig+0x10c>)
 8006818:	4293      	cmp	r3, r2
 800681a:	d003      	beq.n	8006824 <TIM_OC2_SetConfig+0xb0>
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	4a19      	ldr	r2, [pc, #100]	; (8006884 <TIM_OC2_SetConfig+0x110>)
 8006820:	4293      	cmp	r3, r2
 8006822:	d113      	bne.n	800684c <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006824:	693b      	ldr	r3, [r7, #16]
 8006826:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800682a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800682c:	693b      	ldr	r3, [r7, #16]
 800682e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006832:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006834:	683b      	ldr	r3, [r7, #0]
 8006836:	695b      	ldr	r3, [r3, #20]
 8006838:	009b      	lsls	r3, r3, #2
 800683a:	693a      	ldr	r2, [r7, #16]
 800683c:	4313      	orrs	r3, r2
 800683e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006840:	683b      	ldr	r3, [r7, #0]
 8006842:	699b      	ldr	r3, [r3, #24]
 8006844:	009b      	lsls	r3, r3, #2
 8006846:	693a      	ldr	r2, [r7, #16]
 8006848:	4313      	orrs	r3, r2
 800684a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	693a      	ldr	r2, [r7, #16]
 8006850:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	68fa      	ldr	r2, [r7, #12]
 8006856:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006858:	683b      	ldr	r3, [r7, #0]
 800685a:	685a      	ldr	r2, [r3, #4]
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	697a      	ldr	r2, [r7, #20]
 8006864:	621a      	str	r2, [r3, #32]
}
 8006866:	bf00      	nop
 8006868:	371c      	adds	r7, #28
 800686a:	46bd      	mov	sp, r7
 800686c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006870:	4770      	bx	lr
 8006872:	bf00      	nop
 8006874:	40012c00 	.word	0x40012c00
 8006878:	40013400 	.word	0x40013400
 800687c:	40014000 	.word	0x40014000
 8006880:	40014400 	.word	0x40014400
 8006884:	40014800 	.word	0x40014800

08006888 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006888:	b480      	push	{r7}
 800688a:	b087      	sub	sp, #28
 800688c:	af00      	add	r7, sp, #0
 800688e:	6078      	str	r0, [r7, #4]
 8006890:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	6a1b      	ldr	r3, [r3, #32]
 8006896:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	6a1b      	ldr	r3, [r3, #32]
 80068a2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	685b      	ldr	r3, [r3, #4]
 80068a8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	69db      	ldr	r3, [r3, #28]
 80068ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80068b6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80068ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	f023 0303 	bic.w	r3, r3, #3
 80068c2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80068c4:	683b      	ldr	r3, [r7, #0]
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	68fa      	ldr	r2, [r7, #12]
 80068ca:	4313      	orrs	r3, r2
 80068cc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80068ce:	697b      	ldr	r3, [r7, #20]
 80068d0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80068d4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80068d6:	683b      	ldr	r3, [r7, #0]
 80068d8:	689b      	ldr	r3, [r3, #8]
 80068da:	021b      	lsls	r3, r3, #8
 80068dc:	697a      	ldr	r2, [r7, #20]
 80068de:	4313      	orrs	r3, r2
 80068e0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	4a27      	ldr	r2, [pc, #156]	; (8006984 <TIM_OC3_SetConfig+0xfc>)
 80068e6:	4293      	cmp	r3, r2
 80068e8:	d003      	beq.n	80068f2 <TIM_OC3_SetConfig+0x6a>
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	4a26      	ldr	r2, [pc, #152]	; (8006988 <TIM_OC3_SetConfig+0x100>)
 80068ee:	4293      	cmp	r3, r2
 80068f0:	d10d      	bne.n	800690e <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80068f2:	697b      	ldr	r3, [r7, #20]
 80068f4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80068f8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80068fa:	683b      	ldr	r3, [r7, #0]
 80068fc:	68db      	ldr	r3, [r3, #12]
 80068fe:	021b      	lsls	r3, r3, #8
 8006900:	697a      	ldr	r2, [r7, #20]
 8006902:	4313      	orrs	r3, r2
 8006904:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006906:	697b      	ldr	r3, [r7, #20]
 8006908:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800690c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	4a1c      	ldr	r2, [pc, #112]	; (8006984 <TIM_OC3_SetConfig+0xfc>)
 8006912:	4293      	cmp	r3, r2
 8006914:	d00f      	beq.n	8006936 <TIM_OC3_SetConfig+0xae>
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	4a1b      	ldr	r2, [pc, #108]	; (8006988 <TIM_OC3_SetConfig+0x100>)
 800691a:	4293      	cmp	r3, r2
 800691c:	d00b      	beq.n	8006936 <TIM_OC3_SetConfig+0xae>
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	4a1a      	ldr	r2, [pc, #104]	; (800698c <TIM_OC3_SetConfig+0x104>)
 8006922:	4293      	cmp	r3, r2
 8006924:	d007      	beq.n	8006936 <TIM_OC3_SetConfig+0xae>
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	4a19      	ldr	r2, [pc, #100]	; (8006990 <TIM_OC3_SetConfig+0x108>)
 800692a:	4293      	cmp	r3, r2
 800692c:	d003      	beq.n	8006936 <TIM_OC3_SetConfig+0xae>
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	4a18      	ldr	r2, [pc, #96]	; (8006994 <TIM_OC3_SetConfig+0x10c>)
 8006932:	4293      	cmp	r3, r2
 8006934:	d113      	bne.n	800695e <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006936:	693b      	ldr	r3, [r7, #16]
 8006938:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800693c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800693e:	693b      	ldr	r3, [r7, #16]
 8006940:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006944:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006946:	683b      	ldr	r3, [r7, #0]
 8006948:	695b      	ldr	r3, [r3, #20]
 800694a:	011b      	lsls	r3, r3, #4
 800694c:	693a      	ldr	r2, [r7, #16]
 800694e:	4313      	orrs	r3, r2
 8006950:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006952:	683b      	ldr	r3, [r7, #0]
 8006954:	699b      	ldr	r3, [r3, #24]
 8006956:	011b      	lsls	r3, r3, #4
 8006958:	693a      	ldr	r2, [r7, #16]
 800695a:	4313      	orrs	r3, r2
 800695c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	693a      	ldr	r2, [r7, #16]
 8006962:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	68fa      	ldr	r2, [r7, #12]
 8006968:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800696a:	683b      	ldr	r3, [r7, #0]
 800696c:	685a      	ldr	r2, [r3, #4]
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	697a      	ldr	r2, [r7, #20]
 8006976:	621a      	str	r2, [r3, #32]
}
 8006978:	bf00      	nop
 800697a:	371c      	adds	r7, #28
 800697c:	46bd      	mov	sp, r7
 800697e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006982:	4770      	bx	lr
 8006984:	40012c00 	.word	0x40012c00
 8006988:	40013400 	.word	0x40013400
 800698c:	40014000 	.word	0x40014000
 8006990:	40014400 	.word	0x40014400
 8006994:	40014800 	.word	0x40014800

08006998 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006998:	b480      	push	{r7}
 800699a:	b087      	sub	sp, #28
 800699c:	af00      	add	r7, sp, #0
 800699e:	6078      	str	r0, [r7, #4]
 80069a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	6a1b      	ldr	r3, [r3, #32]
 80069a6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	6a1b      	ldr	r3, [r3, #32]
 80069b2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	685b      	ldr	r3, [r3, #4]
 80069b8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	69db      	ldr	r3, [r3, #28]
 80069be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80069c0:	68fb      	ldr	r3, [r7, #12]
 80069c2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80069c6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80069ca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80069cc:	68fb      	ldr	r3, [r7, #12]
 80069ce:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80069d2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80069d4:	683b      	ldr	r3, [r7, #0]
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	021b      	lsls	r3, r3, #8
 80069da:	68fa      	ldr	r2, [r7, #12]
 80069dc:	4313      	orrs	r3, r2
 80069de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80069e0:	693b      	ldr	r3, [r7, #16]
 80069e2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80069e6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80069e8:	683b      	ldr	r3, [r7, #0]
 80069ea:	689b      	ldr	r3, [r3, #8]
 80069ec:	031b      	lsls	r3, r3, #12
 80069ee:	693a      	ldr	r2, [r7, #16]
 80069f0:	4313      	orrs	r3, r2
 80069f2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	4a18      	ldr	r2, [pc, #96]	; (8006a58 <TIM_OC4_SetConfig+0xc0>)
 80069f8:	4293      	cmp	r3, r2
 80069fa:	d00f      	beq.n	8006a1c <TIM_OC4_SetConfig+0x84>
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	4a17      	ldr	r2, [pc, #92]	; (8006a5c <TIM_OC4_SetConfig+0xc4>)
 8006a00:	4293      	cmp	r3, r2
 8006a02:	d00b      	beq.n	8006a1c <TIM_OC4_SetConfig+0x84>
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	4a16      	ldr	r2, [pc, #88]	; (8006a60 <TIM_OC4_SetConfig+0xc8>)
 8006a08:	4293      	cmp	r3, r2
 8006a0a:	d007      	beq.n	8006a1c <TIM_OC4_SetConfig+0x84>
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	4a15      	ldr	r2, [pc, #84]	; (8006a64 <TIM_OC4_SetConfig+0xcc>)
 8006a10:	4293      	cmp	r3, r2
 8006a12:	d003      	beq.n	8006a1c <TIM_OC4_SetConfig+0x84>
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	4a14      	ldr	r2, [pc, #80]	; (8006a68 <TIM_OC4_SetConfig+0xd0>)
 8006a18:	4293      	cmp	r3, r2
 8006a1a:	d109      	bne.n	8006a30 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006a1c:	697b      	ldr	r3, [r7, #20]
 8006a1e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006a22:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006a24:	683b      	ldr	r3, [r7, #0]
 8006a26:	695b      	ldr	r3, [r3, #20]
 8006a28:	019b      	lsls	r3, r3, #6
 8006a2a:	697a      	ldr	r2, [r7, #20]
 8006a2c:	4313      	orrs	r3, r2
 8006a2e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	697a      	ldr	r2, [r7, #20]
 8006a34:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	68fa      	ldr	r2, [r7, #12]
 8006a3a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006a3c:	683b      	ldr	r3, [r7, #0]
 8006a3e:	685a      	ldr	r2, [r3, #4]
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	693a      	ldr	r2, [r7, #16]
 8006a48:	621a      	str	r2, [r3, #32]
}
 8006a4a:	bf00      	nop
 8006a4c:	371c      	adds	r7, #28
 8006a4e:	46bd      	mov	sp, r7
 8006a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a54:	4770      	bx	lr
 8006a56:	bf00      	nop
 8006a58:	40012c00 	.word	0x40012c00
 8006a5c:	40013400 	.word	0x40013400
 8006a60:	40014000 	.word	0x40014000
 8006a64:	40014400 	.word	0x40014400
 8006a68:	40014800 	.word	0x40014800

08006a6c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006a6c:	b480      	push	{r7}
 8006a6e:	b087      	sub	sp, #28
 8006a70:	af00      	add	r7, sp, #0
 8006a72:	6078      	str	r0, [r7, #4]
 8006a74:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	6a1b      	ldr	r3, [r3, #32]
 8006a7a:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	6a1b      	ldr	r3, [r3, #32]
 8006a86:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	685b      	ldr	r3, [r3, #4]
 8006a8c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006a92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006a94:	68fb      	ldr	r3, [r7, #12]
 8006a96:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006a9a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006a9e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006aa0:	683b      	ldr	r3, [r7, #0]
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	68fa      	ldr	r2, [r7, #12]
 8006aa6:	4313      	orrs	r3, r2
 8006aa8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8006aaa:	693b      	ldr	r3, [r7, #16]
 8006aac:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8006ab0:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8006ab2:	683b      	ldr	r3, [r7, #0]
 8006ab4:	689b      	ldr	r3, [r3, #8]
 8006ab6:	041b      	lsls	r3, r3, #16
 8006ab8:	693a      	ldr	r2, [r7, #16]
 8006aba:	4313      	orrs	r3, r2
 8006abc:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	4a17      	ldr	r2, [pc, #92]	; (8006b20 <TIM_OC5_SetConfig+0xb4>)
 8006ac2:	4293      	cmp	r3, r2
 8006ac4:	d00f      	beq.n	8006ae6 <TIM_OC5_SetConfig+0x7a>
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	4a16      	ldr	r2, [pc, #88]	; (8006b24 <TIM_OC5_SetConfig+0xb8>)
 8006aca:	4293      	cmp	r3, r2
 8006acc:	d00b      	beq.n	8006ae6 <TIM_OC5_SetConfig+0x7a>
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	4a15      	ldr	r2, [pc, #84]	; (8006b28 <TIM_OC5_SetConfig+0xbc>)
 8006ad2:	4293      	cmp	r3, r2
 8006ad4:	d007      	beq.n	8006ae6 <TIM_OC5_SetConfig+0x7a>
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	4a14      	ldr	r2, [pc, #80]	; (8006b2c <TIM_OC5_SetConfig+0xc0>)
 8006ada:	4293      	cmp	r3, r2
 8006adc:	d003      	beq.n	8006ae6 <TIM_OC5_SetConfig+0x7a>
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	4a13      	ldr	r2, [pc, #76]	; (8006b30 <TIM_OC5_SetConfig+0xc4>)
 8006ae2:	4293      	cmp	r3, r2
 8006ae4:	d109      	bne.n	8006afa <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8006ae6:	697b      	ldr	r3, [r7, #20]
 8006ae8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006aec:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006aee:	683b      	ldr	r3, [r7, #0]
 8006af0:	695b      	ldr	r3, [r3, #20]
 8006af2:	021b      	lsls	r3, r3, #8
 8006af4:	697a      	ldr	r2, [r7, #20]
 8006af6:	4313      	orrs	r3, r2
 8006af8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	697a      	ldr	r2, [r7, #20]
 8006afe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	68fa      	ldr	r2, [r7, #12]
 8006b04:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8006b06:	683b      	ldr	r3, [r7, #0]
 8006b08:	685a      	ldr	r2, [r3, #4]
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	693a      	ldr	r2, [r7, #16]
 8006b12:	621a      	str	r2, [r3, #32]
}
 8006b14:	bf00      	nop
 8006b16:	371c      	adds	r7, #28
 8006b18:	46bd      	mov	sp, r7
 8006b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b1e:	4770      	bx	lr
 8006b20:	40012c00 	.word	0x40012c00
 8006b24:	40013400 	.word	0x40013400
 8006b28:	40014000 	.word	0x40014000
 8006b2c:	40014400 	.word	0x40014400
 8006b30:	40014800 	.word	0x40014800

08006b34 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006b34:	b480      	push	{r7}
 8006b36:	b087      	sub	sp, #28
 8006b38:	af00      	add	r7, sp, #0
 8006b3a:	6078      	str	r0, [r7, #4]
 8006b3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	6a1b      	ldr	r3, [r3, #32]
 8006b42:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	6a1b      	ldr	r3, [r3, #32]
 8006b4e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	685b      	ldr	r3, [r3, #4]
 8006b54:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006b5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006b62:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006b66:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006b68:	683b      	ldr	r3, [r7, #0]
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	021b      	lsls	r3, r3, #8
 8006b6e:	68fa      	ldr	r2, [r7, #12]
 8006b70:	4313      	orrs	r3, r2
 8006b72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006b74:	693b      	ldr	r3, [r7, #16]
 8006b76:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8006b7a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006b7c:	683b      	ldr	r3, [r7, #0]
 8006b7e:	689b      	ldr	r3, [r3, #8]
 8006b80:	051b      	lsls	r3, r3, #20
 8006b82:	693a      	ldr	r2, [r7, #16]
 8006b84:	4313      	orrs	r3, r2
 8006b86:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	4a18      	ldr	r2, [pc, #96]	; (8006bec <TIM_OC6_SetConfig+0xb8>)
 8006b8c:	4293      	cmp	r3, r2
 8006b8e:	d00f      	beq.n	8006bb0 <TIM_OC6_SetConfig+0x7c>
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	4a17      	ldr	r2, [pc, #92]	; (8006bf0 <TIM_OC6_SetConfig+0xbc>)
 8006b94:	4293      	cmp	r3, r2
 8006b96:	d00b      	beq.n	8006bb0 <TIM_OC6_SetConfig+0x7c>
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	4a16      	ldr	r2, [pc, #88]	; (8006bf4 <TIM_OC6_SetConfig+0xc0>)
 8006b9c:	4293      	cmp	r3, r2
 8006b9e:	d007      	beq.n	8006bb0 <TIM_OC6_SetConfig+0x7c>
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	4a15      	ldr	r2, [pc, #84]	; (8006bf8 <TIM_OC6_SetConfig+0xc4>)
 8006ba4:	4293      	cmp	r3, r2
 8006ba6:	d003      	beq.n	8006bb0 <TIM_OC6_SetConfig+0x7c>
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	4a14      	ldr	r2, [pc, #80]	; (8006bfc <TIM_OC6_SetConfig+0xc8>)
 8006bac:	4293      	cmp	r3, r2
 8006bae:	d109      	bne.n	8006bc4 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006bb0:	697b      	ldr	r3, [r7, #20]
 8006bb2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006bb6:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006bb8:	683b      	ldr	r3, [r7, #0]
 8006bba:	695b      	ldr	r3, [r3, #20]
 8006bbc:	029b      	lsls	r3, r3, #10
 8006bbe:	697a      	ldr	r2, [r7, #20]
 8006bc0:	4313      	orrs	r3, r2
 8006bc2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	697a      	ldr	r2, [r7, #20]
 8006bc8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	68fa      	ldr	r2, [r7, #12]
 8006bce:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006bd0:	683b      	ldr	r3, [r7, #0]
 8006bd2:	685a      	ldr	r2, [r3, #4]
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	693a      	ldr	r2, [r7, #16]
 8006bdc:	621a      	str	r2, [r3, #32]
}
 8006bde:	bf00      	nop
 8006be0:	371c      	adds	r7, #28
 8006be2:	46bd      	mov	sp, r7
 8006be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006be8:	4770      	bx	lr
 8006bea:	bf00      	nop
 8006bec:	40012c00 	.word	0x40012c00
 8006bf0:	40013400 	.word	0x40013400
 8006bf4:	40014000 	.word	0x40014000
 8006bf8:	40014400 	.word	0x40014400
 8006bfc:	40014800 	.word	0x40014800

08006c00 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006c00:	b480      	push	{r7}
 8006c02:	b087      	sub	sp, #28
 8006c04:	af00      	add	r7, sp, #0
 8006c06:	60f8      	str	r0, [r7, #12]
 8006c08:	60b9      	str	r1, [r7, #8]
 8006c0a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	6a1b      	ldr	r3, [r3, #32]
 8006c10:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006c12:	68fb      	ldr	r3, [r7, #12]
 8006c14:	6a1b      	ldr	r3, [r3, #32]
 8006c16:	f023 0201 	bic.w	r2, r3, #1
 8006c1a:	68fb      	ldr	r3, [r7, #12]
 8006c1c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006c1e:	68fb      	ldr	r3, [r7, #12]
 8006c20:	699b      	ldr	r3, [r3, #24]
 8006c22:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006c24:	693b      	ldr	r3, [r7, #16]
 8006c26:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006c2a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	011b      	lsls	r3, r3, #4
 8006c30:	693a      	ldr	r2, [r7, #16]
 8006c32:	4313      	orrs	r3, r2
 8006c34:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006c36:	697b      	ldr	r3, [r7, #20]
 8006c38:	f023 030a 	bic.w	r3, r3, #10
 8006c3c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006c3e:	697a      	ldr	r2, [r7, #20]
 8006c40:	68bb      	ldr	r3, [r7, #8]
 8006c42:	4313      	orrs	r3, r2
 8006c44:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006c46:	68fb      	ldr	r3, [r7, #12]
 8006c48:	693a      	ldr	r2, [r7, #16]
 8006c4a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006c4c:	68fb      	ldr	r3, [r7, #12]
 8006c4e:	697a      	ldr	r2, [r7, #20]
 8006c50:	621a      	str	r2, [r3, #32]
}
 8006c52:	bf00      	nop
 8006c54:	371c      	adds	r7, #28
 8006c56:	46bd      	mov	sp, r7
 8006c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c5c:	4770      	bx	lr

08006c5e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006c5e:	b480      	push	{r7}
 8006c60:	b087      	sub	sp, #28
 8006c62:	af00      	add	r7, sp, #0
 8006c64:	60f8      	str	r0, [r7, #12]
 8006c66:	60b9      	str	r1, [r7, #8]
 8006c68:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006c6a:	68fb      	ldr	r3, [r7, #12]
 8006c6c:	6a1b      	ldr	r3, [r3, #32]
 8006c6e:	f023 0210 	bic.w	r2, r3, #16
 8006c72:	68fb      	ldr	r3, [r7, #12]
 8006c74:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	699b      	ldr	r3, [r3, #24]
 8006c7a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006c7c:	68fb      	ldr	r3, [r7, #12]
 8006c7e:	6a1b      	ldr	r3, [r3, #32]
 8006c80:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006c82:	697b      	ldr	r3, [r7, #20]
 8006c84:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006c88:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	031b      	lsls	r3, r3, #12
 8006c8e:	697a      	ldr	r2, [r7, #20]
 8006c90:	4313      	orrs	r3, r2
 8006c92:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006c94:	693b      	ldr	r3, [r7, #16]
 8006c96:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006c9a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006c9c:	68bb      	ldr	r3, [r7, #8]
 8006c9e:	011b      	lsls	r3, r3, #4
 8006ca0:	693a      	ldr	r2, [r7, #16]
 8006ca2:	4313      	orrs	r3, r2
 8006ca4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006ca6:	68fb      	ldr	r3, [r7, #12]
 8006ca8:	697a      	ldr	r2, [r7, #20]
 8006caa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006cac:	68fb      	ldr	r3, [r7, #12]
 8006cae:	693a      	ldr	r2, [r7, #16]
 8006cb0:	621a      	str	r2, [r3, #32]
}
 8006cb2:	bf00      	nop
 8006cb4:	371c      	adds	r7, #28
 8006cb6:	46bd      	mov	sp, r7
 8006cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cbc:	4770      	bx	lr

08006cbe <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006cbe:	b480      	push	{r7}
 8006cc0:	b085      	sub	sp, #20
 8006cc2:	af00      	add	r7, sp, #0
 8006cc4:	6078      	str	r0, [r7, #4]
 8006cc6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	689b      	ldr	r3, [r3, #8]
 8006ccc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006cce:	68fb      	ldr	r3, [r7, #12]
 8006cd0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006cd4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006cd6:	683a      	ldr	r2, [r7, #0]
 8006cd8:	68fb      	ldr	r3, [r7, #12]
 8006cda:	4313      	orrs	r3, r2
 8006cdc:	f043 0307 	orr.w	r3, r3, #7
 8006ce0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	68fa      	ldr	r2, [r7, #12]
 8006ce6:	609a      	str	r2, [r3, #8]
}
 8006ce8:	bf00      	nop
 8006cea:	3714      	adds	r7, #20
 8006cec:	46bd      	mov	sp, r7
 8006cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cf2:	4770      	bx	lr

08006cf4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006cf4:	b480      	push	{r7}
 8006cf6:	b087      	sub	sp, #28
 8006cf8:	af00      	add	r7, sp, #0
 8006cfa:	60f8      	str	r0, [r7, #12]
 8006cfc:	60b9      	str	r1, [r7, #8]
 8006cfe:	607a      	str	r2, [r7, #4]
 8006d00:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006d02:	68fb      	ldr	r3, [r7, #12]
 8006d04:	689b      	ldr	r3, [r3, #8]
 8006d06:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006d08:	697b      	ldr	r3, [r7, #20]
 8006d0a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006d0e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006d10:	683b      	ldr	r3, [r7, #0]
 8006d12:	021a      	lsls	r2, r3, #8
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	431a      	orrs	r2, r3
 8006d18:	68bb      	ldr	r3, [r7, #8]
 8006d1a:	4313      	orrs	r3, r2
 8006d1c:	697a      	ldr	r2, [r7, #20]
 8006d1e:	4313      	orrs	r3, r2
 8006d20:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	697a      	ldr	r2, [r7, #20]
 8006d26:	609a      	str	r2, [r3, #8]
}
 8006d28:	bf00      	nop
 8006d2a:	371c      	adds	r7, #28
 8006d2c:	46bd      	mov	sp, r7
 8006d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d32:	4770      	bx	lr

08006d34 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006d34:	b480      	push	{r7}
 8006d36:	b087      	sub	sp, #28
 8006d38:	af00      	add	r7, sp, #0
 8006d3a:	60f8      	str	r0, [r7, #12]
 8006d3c:	60b9      	str	r1, [r7, #8]
 8006d3e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006d40:	68bb      	ldr	r3, [r7, #8]
 8006d42:	f003 031f 	and.w	r3, r3, #31
 8006d46:	2201      	movs	r2, #1
 8006d48:	fa02 f303 	lsl.w	r3, r2, r3
 8006d4c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006d4e:	68fb      	ldr	r3, [r7, #12]
 8006d50:	6a1a      	ldr	r2, [r3, #32]
 8006d52:	697b      	ldr	r3, [r7, #20]
 8006d54:	43db      	mvns	r3, r3
 8006d56:	401a      	ands	r2, r3
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	6a1a      	ldr	r2, [r3, #32]
 8006d60:	68bb      	ldr	r3, [r7, #8]
 8006d62:	f003 031f 	and.w	r3, r3, #31
 8006d66:	6879      	ldr	r1, [r7, #4]
 8006d68:	fa01 f303 	lsl.w	r3, r1, r3
 8006d6c:	431a      	orrs	r2, r3
 8006d6e:	68fb      	ldr	r3, [r7, #12]
 8006d70:	621a      	str	r2, [r3, #32]
}
 8006d72:	bf00      	nop
 8006d74:	371c      	adds	r7, #28
 8006d76:	46bd      	mov	sp, r7
 8006d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d7c:	4770      	bx	lr
	...

08006d80 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006d80:	b480      	push	{r7}
 8006d82:	b085      	sub	sp, #20
 8006d84:	af00      	add	r7, sp, #0
 8006d86:	6078      	str	r0, [r7, #4]
 8006d88:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006d90:	2b01      	cmp	r3, #1
 8006d92:	d101      	bne.n	8006d98 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006d94:	2302      	movs	r3, #2
 8006d96:	e068      	b.n	8006e6a <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	2201      	movs	r2, #1
 8006d9c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	2202      	movs	r2, #2
 8006da4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	685b      	ldr	r3, [r3, #4]
 8006dae:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	689b      	ldr	r3, [r3, #8]
 8006db6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	4a2e      	ldr	r2, [pc, #184]	; (8006e78 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8006dbe:	4293      	cmp	r3, r2
 8006dc0:	d004      	beq.n	8006dcc <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	4a2d      	ldr	r2, [pc, #180]	; (8006e7c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8006dc8:	4293      	cmp	r3, r2
 8006dca:	d108      	bne.n	8006dde <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8006dd2:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006dd4:	683b      	ldr	r3, [r7, #0]
 8006dd6:	685b      	ldr	r3, [r3, #4]
 8006dd8:	68fa      	ldr	r2, [r7, #12]
 8006dda:	4313      	orrs	r3, r2
 8006ddc:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006de4:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006de6:	683b      	ldr	r3, [r7, #0]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	68fa      	ldr	r2, [r7, #12]
 8006dec:	4313      	orrs	r3, r2
 8006dee:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	68fa      	ldr	r2, [r7, #12]
 8006df6:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	4a1e      	ldr	r2, [pc, #120]	; (8006e78 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8006dfe:	4293      	cmp	r3, r2
 8006e00:	d01d      	beq.n	8006e3e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006e0a:	d018      	beq.n	8006e3e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	4a1b      	ldr	r2, [pc, #108]	; (8006e80 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8006e12:	4293      	cmp	r3, r2
 8006e14:	d013      	beq.n	8006e3e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	4a1a      	ldr	r2, [pc, #104]	; (8006e84 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8006e1c:	4293      	cmp	r3, r2
 8006e1e:	d00e      	beq.n	8006e3e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	4a18      	ldr	r2, [pc, #96]	; (8006e88 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8006e26:	4293      	cmp	r3, r2
 8006e28:	d009      	beq.n	8006e3e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	4a13      	ldr	r2, [pc, #76]	; (8006e7c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8006e30:	4293      	cmp	r3, r2
 8006e32:	d004      	beq.n	8006e3e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	4a14      	ldr	r2, [pc, #80]	; (8006e8c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8006e3a:	4293      	cmp	r3, r2
 8006e3c:	d10c      	bne.n	8006e58 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006e3e:	68bb      	ldr	r3, [r7, #8]
 8006e40:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006e44:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006e46:	683b      	ldr	r3, [r7, #0]
 8006e48:	689b      	ldr	r3, [r3, #8]
 8006e4a:	68ba      	ldr	r2, [r7, #8]
 8006e4c:	4313      	orrs	r3, r2
 8006e4e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	68ba      	ldr	r2, [r7, #8]
 8006e56:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	2201      	movs	r2, #1
 8006e5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	2200      	movs	r2, #0
 8006e64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006e68:	2300      	movs	r3, #0
}
 8006e6a:	4618      	mov	r0, r3
 8006e6c:	3714      	adds	r7, #20
 8006e6e:	46bd      	mov	sp, r7
 8006e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e74:	4770      	bx	lr
 8006e76:	bf00      	nop
 8006e78:	40012c00 	.word	0x40012c00
 8006e7c:	40013400 	.word	0x40013400
 8006e80:	40000400 	.word	0x40000400
 8006e84:	40000800 	.word	0x40000800
 8006e88:	40000c00 	.word	0x40000c00
 8006e8c:	40014000 	.word	0x40014000

08006e90 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006e90:	b580      	push	{r7, lr}
 8006e92:	b082      	sub	sp, #8
 8006e94:	af00      	add	r7, sp, #0
 8006e96:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	2b00      	cmp	r3, #0
 8006e9c:	d101      	bne.n	8006ea2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006e9e:	2301      	movs	r3, #1
 8006ea0:	e040      	b.n	8006f24 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006ea6:	2b00      	cmp	r3, #0
 8006ea8:	d106      	bne.n	8006eb8 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	2200      	movs	r2, #0
 8006eae:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006eb2:	6878      	ldr	r0, [r7, #4]
 8006eb4:	f7fa ff3a 	bl	8001d2c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	2224      	movs	r2, #36	; 0x24
 8006ebc:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	681a      	ldr	r2, [r3, #0]
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	f022 0201 	bic.w	r2, r2, #1
 8006ecc:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006ece:	6878      	ldr	r0, [r7, #4]
 8006ed0:	f000 f82c 	bl	8006f2c <UART_SetConfig>
 8006ed4:	4603      	mov	r3, r0
 8006ed6:	2b01      	cmp	r3, #1
 8006ed8:	d101      	bne.n	8006ede <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8006eda:	2301      	movs	r3, #1
 8006edc:	e022      	b.n	8006f24 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ee2:	2b00      	cmp	r3, #0
 8006ee4:	d002      	beq.n	8006eec <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8006ee6:	6878      	ldr	r0, [r7, #4]
 8006ee8:	f000 fad8 	bl	800749c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	685a      	ldr	r2, [r3, #4]
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006efa:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	689a      	ldr	r2, [r3, #8]
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006f0a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	681a      	ldr	r2, [r3, #0]
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	f042 0201 	orr.w	r2, r2, #1
 8006f1a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006f1c:	6878      	ldr	r0, [r7, #4]
 8006f1e:	f000 fb5f 	bl	80075e0 <UART_CheckIdleState>
 8006f22:	4603      	mov	r3, r0
}
 8006f24:	4618      	mov	r0, r3
 8006f26:	3708      	adds	r7, #8
 8006f28:	46bd      	mov	sp, r7
 8006f2a:	bd80      	pop	{r7, pc}

08006f2c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006f2c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006f30:	b08a      	sub	sp, #40	; 0x28
 8006f32:	af00      	add	r7, sp, #0
 8006f34:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006f36:	2300      	movs	r3, #0
 8006f38:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006f3c:	68fb      	ldr	r3, [r7, #12]
 8006f3e:	689a      	ldr	r2, [r3, #8]
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	691b      	ldr	r3, [r3, #16]
 8006f44:	431a      	orrs	r2, r3
 8006f46:	68fb      	ldr	r3, [r7, #12]
 8006f48:	695b      	ldr	r3, [r3, #20]
 8006f4a:	431a      	orrs	r2, r3
 8006f4c:	68fb      	ldr	r3, [r7, #12]
 8006f4e:	69db      	ldr	r3, [r3, #28]
 8006f50:	4313      	orrs	r3, r2
 8006f52:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006f54:	68fb      	ldr	r3, [r7, #12]
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	681a      	ldr	r2, [r3, #0]
 8006f5a:	4ba4      	ldr	r3, [pc, #656]	; (80071ec <UART_SetConfig+0x2c0>)
 8006f5c:	4013      	ands	r3, r2
 8006f5e:	68fa      	ldr	r2, [r7, #12]
 8006f60:	6812      	ldr	r2, [r2, #0]
 8006f62:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006f64:	430b      	orrs	r3, r1
 8006f66:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006f68:	68fb      	ldr	r3, [r7, #12]
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	685b      	ldr	r3, [r3, #4]
 8006f6e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8006f72:	68fb      	ldr	r3, [r7, #12]
 8006f74:	68da      	ldr	r2, [r3, #12]
 8006f76:	68fb      	ldr	r3, [r7, #12]
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	430a      	orrs	r2, r1
 8006f7c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006f7e:	68fb      	ldr	r3, [r7, #12]
 8006f80:	699b      	ldr	r3, [r3, #24]
 8006f82:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006f84:	68fb      	ldr	r3, [r7, #12]
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	4a99      	ldr	r2, [pc, #612]	; (80071f0 <UART_SetConfig+0x2c4>)
 8006f8a:	4293      	cmp	r3, r2
 8006f8c:	d004      	beq.n	8006f98 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006f8e:	68fb      	ldr	r3, [r7, #12]
 8006f90:	6a1b      	ldr	r3, [r3, #32]
 8006f92:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006f94:	4313      	orrs	r3, r2
 8006f96:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006f98:	68fb      	ldr	r3, [r7, #12]
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	689b      	ldr	r3, [r3, #8]
 8006f9e:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8006fa2:	68fb      	ldr	r3, [r7, #12]
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006fa8:	430a      	orrs	r2, r1
 8006faa:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006fac:	68fb      	ldr	r3, [r7, #12]
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	4a90      	ldr	r2, [pc, #576]	; (80071f4 <UART_SetConfig+0x2c8>)
 8006fb2:	4293      	cmp	r3, r2
 8006fb4:	d126      	bne.n	8007004 <UART_SetConfig+0xd8>
 8006fb6:	4b90      	ldr	r3, [pc, #576]	; (80071f8 <UART_SetConfig+0x2cc>)
 8006fb8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006fbc:	f003 0303 	and.w	r3, r3, #3
 8006fc0:	2b03      	cmp	r3, #3
 8006fc2:	d81b      	bhi.n	8006ffc <UART_SetConfig+0xd0>
 8006fc4:	a201      	add	r2, pc, #4	; (adr r2, 8006fcc <UART_SetConfig+0xa0>)
 8006fc6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006fca:	bf00      	nop
 8006fcc:	08006fdd 	.word	0x08006fdd
 8006fd0:	08006fed 	.word	0x08006fed
 8006fd4:	08006fe5 	.word	0x08006fe5
 8006fd8:	08006ff5 	.word	0x08006ff5
 8006fdc:	2301      	movs	r3, #1
 8006fde:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006fe2:	e116      	b.n	8007212 <UART_SetConfig+0x2e6>
 8006fe4:	2302      	movs	r3, #2
 8006fe6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006fea:	e112      	b.n	8007212 <UART_SetConfig+0x2e6>
 8006fec:	2304      	movs	r3, #4
 8006fee:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006ff2:	e10e      	b.n	8007212 <UART_SetConfig+0x2e6>
 8006ff4:	2308      	movs	r3, #8
 8006ff6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006ffa:	e10a      	b.n	8007212 <UART_SetConfig+0x2e6>
 8006ffc:	2310      	movs	r3, #16
 8006ffe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007002:	e106      	b.n	8007212 <UART_SetConfig+0x2e6>
 8007004:	68fb      	ldr	r3, [r7, #12]
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	4a7c      	ldr	r2, [pc, #496]	; (80071fc <UART_SetConfig+0x2d0>)
 800700a:	4293      	cmp	r3, r2
 800700c:	d138      	bne.n	8007080 <UART_SetConfig+0x154>
 800700e:	4b7a      	ldr	r3, [pc, #488]	; (80071f8 <UART_SetConfig+0x2cc>)
 8007010:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007014:	f003 030c 	and.w	r3, r3, #12
 8007018:	2b0c      	cmp	r3, #12
 800701a:	d82d      	bhi.n	8007078 <UART_SetConfig+0x14c>
 800701c:	a201      	add	r2, pc, #4	; (adr r2, 8007024 <UART_SetConfig+0xf8>)
 800701e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007022:	bf00      	nop
 8007024:	08007059 	.word	0x08007059
 8007028:	08007079 	.word	0x08007079
 800702c:	08007079 	.word	0x08007079
 8007030:	08007079 	.word	0x08007079
 8007034:	08007069 	.word	0x08007069
 8007038:	08007079 	.word	0x08007079
 800703c:	08007079 	.word	0x08007079
 8007040:	08007079 	.word	0x08007079
 8007044:	08007061 	.word	0x08007061
 8007048:	08007079 	.word	0x08007079
 800704c:	08007079 	.word	0x08007079
 8007050:	08007079 	.word	0x08007079
 8007054:	08007071 	.word	0x08007071
 8007058:	2300      	movs	r3, #0
 800705a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800705e:	e0d8      	b.n	8007212 <UART_SetConfig+0x2e6>
 8007060:	2302      	movs	r3, #2
 8007062:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007066:	e0d4      	b.n	8007212 <UART_SetConfig+0x2e6>
 8007068:	2304      	movs	r3, #4
 800706a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800706e:	e0d0      	b.n	8007212 <UART_SetConfig+0x2e6>
 8007070:	2308      	movs	r3, #8
 8007072:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007076:	e0cc      	b.n	8007212 <UART_SetConfig+0x2e6>
 8007078:	2310      	movs	r3, #16
 800707a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800707e:	e0c8      	b.n	8007212 <UART_SetConfig+0x2e6>
 8007080:	68fb      	ldr	r3, [r7, #12]
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	4a5e      	ldr	r2, [pc, #376]	; (8007200 <UART_SetConfig+0x2d4>)
 8007086:	4293      	cmp	r3, r2
 8007088:	d125      	bne.n	80070d6 <UART_SetConfig+0x1aa>
 800708a:	4b5b      	ldr	r3, [pc, #364]	; (80071f8 <UART_SetConfig+0x2cc>)
 800708c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007090:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8007094:	2b30      	cmp	r3, #48	; 0x30
 8007096:	d016      	beq.n	80070c6 <UART_SetConfig+0x19a>
 8007098:	2b30      	cmp	r3, #48	; 0x30
 800709a:	d818      	bhi.n	80070ce <UART_SetConfig+0x1a2>
 800709c:	2b20      	cmp	r3, #32
 800709e:	d00a      	beq.n	80070b6 <UART_SetConfig+0x18a>
 80070a0:	2b20      	cmp	r3, #32
 80070a2:	d814      	bhi.n	80070ce <UART_SetConfig+0x1a2>
 80070a4:	2b00      	cmp	r3, #0
 80070a6:	d002      	beq.n	80070ae <UART_SetConfig+0x182>
 80070a8:	2b10      	cmp	r3, #16
 80070aa:	d008      	beq.n	80070be <UART_SetConfig+0x192>
 80070ac:	e00f      	b.n	80070ce <UART_SetConfig+0x1a2>
 80070ae:	2300      	movs	r3, #0
 80070b0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80070b4:	e0ad      	b.n	8007212 <UART_SetConfig+0x2e6>
 80070b6:	2302      	movs	r3, #2
 80070b8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80070bc:	e0a9      	b.n	8007212 <UART_SetConfig+0x2e6>
 80070be:	2304      	movs	r3, #4
 80070c0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80070c4:	e0a5      	b.n	8007212 <UART_SetConfig+0x2e6>
 80070c6:	2308      	movs	r3, #8
 80070c8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80070cc:	e0a1      	b.n	8007212 <UART_SetConfig+0x2e6>
 80070ce:	2310      	movs	r3, #16
 80070d0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80070d4:	e09d      	b.n	8007212 <UART_SetConfig+0x2e6>
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	4a4a      	ldr	r2, [pc, #296]	; (8007204 <UART_SetConfig+0x2d8>)
 80070dc:	4293      	cmp	r3, r2
 80070de:	d125      	bne.n	800712c <UART_SetConfig+0x200>
 80070e0:	4b45      	ldr	r3, [pc, #276]	; (80071f8 <UART_SetConfig+0x2cc>)
 80070e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80070e6:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80070ea:	2bc0      	cmp	r3, #192	; 0xc0
 80070ec:	d016      	beq.n	800711c <UART_SetConfig+0x1f0>
 80070ee:	2bc0      	cmp	r3, #192	; 0xc0
 80070f0:	d818      	bhi.n	8007124 <UART_SetConfig+0x1f8>
 80070f2:	2b80      	cmp	r3, #128	; 0x80
 80070f4:	d00a      	beq.n	800710c <UART_SetConfig+0x1e0>
 80070f6:	2b80      	cmp	r3, #128	; 0x80
 80070f8:	d814      	bhi.n	8007124 <UART_SetConfig+0x1f8>
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	d002      	beq.n	8007104 <UART_SetConfig+0x1d8>
 80070fe:	2b40      	cmp	r3, #64	; 0x40
 8007100:	d008      	beq.n	8007114 <UART_SetConfig+0x1e8>
 8007102:	e00f      	b.n	8007124 <UART_SetConfig+0x1f8>
 8007104:	2300      	movs	r3, #0
 8007106:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800710a:	e082      	b.n	8007212 <UART_SetConfig+0x2e6>
 800710c:	2302      	movs	r3, #2
 800710e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007112:	e07e      	b.n	8007212 <UART_SetConfig+0x2e6>
 8007114:	2304      	movs	r3, #4
 8007116:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800711a:	e07a      	b.n	8007212 <UART_SetConfig+0x2e6>
 800711c:	2308      	movs	r3, #8
 800711e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007122:	e076      	b.n	8007212 <UART_SetConfig+0x2e6>
 8007124:	2310      	movs	r3, #16
 8007126:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800712a:	e072      	b.n	8007212 <UART_SetConfig+0x2e6>
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	4a35      	ldr	r2, [pc, #212]	; (8007208 <UART_SetConfig+0x2dc>)
 8007132:	4293      	cmp	r3, r2
 8007134:	d12a      	bne.n	800718c <UART_SetConfig+0x260>
 8007136:	4b30      	ldr	r3, [pc, #192]	; (80071f8 <UART_SetConfig+0x2cc>)
 8007138:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800713c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007140:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007144:	d01a      	beq.n	800717c <UART_SetConfig+0x250>
 8007146:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800714a:	d81b      	bhi.n	8007184 <UART_SetConfig+0x258>
 800714c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007150:	d00c      	beq.n	800716c <UART_SetConfig+0x240>
 8007152:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007156:	d815      	bhi.n	8007184 <UART_SetConfig+0x258>
 8007158:	2b00      	cmp	r3, #0
 800715a:	d003      	beq.n	8007164 <UART_SetConfig+0x238>
 800715c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007160:	d008      	beq.n	8007174 <UART_SetConfig+0x248>
 8007162:	e00f      	b.n	8007184 <UART_SetConfig+0x258>
 8007164:	2300      	movs	r3, #0
 8007166:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800716a:	e052      	b.n	8007212 <UART_SetConfig+0x2e6>
 800716c:	2302      	movs	r3, #2
 800716e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007172:	e04e      	b.n	8007212 <UART_SetConfig+0x2e6>
 8007174:	2304      	movs	r3, #4
 8007176:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800717a:	e04a      	b.n	8007212 <UART_SetConfig+0x2e6>
 800717c:	2308      	movs	r3, #8
 800717e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007182:	e046      	b.n	8007212 <UART_SetConfig+0x2e6>
 8007184:	2310      	movs	r3, #16
 8007186:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800718a:	e042      	b.n	8007212 <UART_SetConfig+0x2e6>
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	4a17      	ldr	r2, [pc, #92]	; (80071f0 <UART_SetConfig+0x2c4>)
 8007192:	4293      	cmp	r3, r2
 8007194:	d13a      	bne.n	800720c <UART_SetConfig+0x2e0>
 8007196:	4b18      	ldr	r3, [pc, #96]	; (80071f8 <UART_SetConfig+0x2cc>)
 8007198:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800719c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80071a0:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80071a4:	d01a      	beq.n	80071dc <UART_SetConfig+0x2b0>
 80071a6:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80071aa:	d81b      	bhi.n	80071e4 <UART_SetConfig+0x2b8>
 80071ac:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80071b0:	d00c      	beq.n	80071cc <UART_SetConfig+0x2a0>
 80071b2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80071b6:	d815      	bhi.n	80071e4 <UART_SetConfig+0x2b8>
 80071b8:	2b00      	cmp	r3, #0
 80071ba:	d003      	beq.n	80071c4 <UART_SetConfig+0x298>
 80071bc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80071c0:	d008      	beq.n	80071d4 <UART_SetConfig+0x2a8>
 80071c2:	e00f      	b.n	80071e4 <UART_SetConfig+0x2b8>
 80071c4:	2300      	movs	r3, #0
 80071c6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80071ca:	e022      	b.n	8007212 <UART_SetConfig+0x2e6>
 80071cc:	2302      	movs	r3, #2
 80071ce:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80071d2:	e01e      	b.n	8007212 <UART_SetConfig+0x2e6>
 80071d4:	2304      	movs	r3, #4
 80071d6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80071da:	e01a      	b.n	8007212 <UART_SetConfig+0x2e6>
 80071dc:	2308      	movs	r3, #8
 80071de:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80071e2:	e016      	b.n	8007212 <UART_SetConfig+0x2e6>
 80071e4:	2310      	movs	r3, #16
 80071e6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80071ea:	e012      	b.n	8007212 <UART_SetConfig+0x2e6>
 80071ec:	efff69f3 	.word	0xefff69f3
 80071f0:	40008000 	.word	0x40008000
 80071f4:	40013800 	.word	0x40013800
 80071f8:	40021000 	.word	0x40021000
 80071fc:	40004400 	.word	0x40004400
 8007200:	40004800 	.word	0x40004800
 8007204:	40004c00 	.word	0x40004c00
 8007208:	40005000 	.word	0x40005000
 800720c:	2310      	movs	r3, #16
 800720e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007212:	68fb      	ldr	r3, [r7, #12]
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	4a9f      	ldr	r2, [pc, #636]	; (8007494 <UART_SetConfig+0x568>)
 8007218:	4293      	cmp	r3, r2
 800721a:	d17a      	bne.n	8007312 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800721c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007220:	2b08      	cmp	r3, #8
 8007222:	d824      	bhi.n	800726e <UART_SetConfig+0x342>
 8007224:	a201      	add	r2, pc, #4	; (adr r2, 800722c <UART_SetConfig+0x300>)
 8007226:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800722a:	bf00      	nop
 800722c:	08007251 	.word	0x08007251
 8007230:	0800726f 	.word	0x0800726f
 8007234:	08007259 	.word	0x08007259
 8007238:	0800726f 	.word	0x0800726f
 800723c:	0800725f 	.word	0x0800725f
 8007240:	0800726f 	.word	0x0800726f
 8007244:	0800726f 	.word	0x0800726f
 8007248:	0800726f 	.word	0x0800726f
 800724c:	08007267 	.word	0x08007267
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007250:	f7fd fd0c 	bl	8004c6c <HAL_RCC_GetPCLK1Freq>
 8007254:	61f8      	str	r0, [r7, #28]
        break;
 8007256:	e010      	b.n	800727a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007258:	4b8f      	ldr	r3, [pc, #572]	; (8007498 <UART_SetConfig+0x56c>)
 800725a:	61fb      	str	r3, [r7, #28]
        break;
 800725c:	e00d      	b.n	800727a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800725e:	f7fd fc6d 	bl	8004b3c <HAL_RCC_GetSysClockFreq>
 8007262:	61f8      	str	r0, [r7, #28]
        break;
 8007264:	e009      	b.n	800727a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007266:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800726a:	61fb      	str	r3, [r7, #28]
        break;
 800726c:	e005      	b.n	800727a <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 800726e:	2300      	movs	r3, #0
 8007270:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007272:	2301      	movs	r3, #1
 8007274:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8007278:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800727a:	69fb      	ldr	r3, [r7, #28]
 800727c:	2b00      	cmp	r3, #0
 800727e:	f000 80fb 	beq.w	8007478 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8007282:	68fb      	ldr	r3, [r7, #12]
 8007284:	685a      	ldr	r2, [r3, #4]
 8007286:	4613      	mov	r3, r2
 8007288:	005b      	lsls	r3, r3, #1
 800728a:	4413      	add	r3, r2
 800728c:	69fa      	ldr	r2, [r7, #28]
 800728e:	429a      	cmp	r2, r3
 8007290:	d305      	bcc.n	800729e <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8007292:	68fb      	ldr	r3, [r7, #12]
 8007294:	685b      	ldr	r3, [r3, #4]
 8007296:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8007298:	69fa      	ldr	r2, [r7, #28]
 800729a:	429a      	cmp	r2, r3
 800729c:	d903      	bls.n	80072a6 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 800729e:	2301      	movs	r3, #1
 80072a0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80072a4:	e0e8      	b.n	8007478 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80072a6:	69fb      	ldr	r3, [r7, #28]
 80072a8:	2200      	movs	r2, #0
 80072aa:	461c      	mov	r4, r3
 80072ac:	4615      	mov	r5, r2
 80072ae:	f04f 0200 	mov.w	r2, #0
 80072b2:	f04f 0300 	mov.w	r3, #0
 80072b6:	022b      	lsls	r3, r5, #8
 80072b8:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 80072bc:	0222      	lsls	r2, r4, #8
 80072be:	68f9      	ldr	r1, [r7, #12]
 80072c0:	6849      	ldr	r1, [r1, #4]
 80072c2:	0849      	lsrs	r1, r1, #1
 80072c4:	2000      	movs	r0, #0
 80072c6:	4688      	mov	r8, r1
 80072c8:	4681      	mov	r9, r0
 80072ca:	eb12 0a08 	adds.w	sl, r2, r8
 80072ce:	eb43 0b09 	adc.w	fp, r3, r9
 80072d2:	68fb      	ldr	r3, [r7, #12]
 80072d4:	685b      	ldr	r3, [r3, #4]
 80072d6:	2200      	movs	r2, #0
 80072d8:	603b      	str	r3, [r7, #0]
 80072da:	607a      	str	r2, [r7, #4]
 80072dc:	e9d7 2300 	ldrd	r2, r3, [r7]
 80072e0:	4650      	mov	r0, sl
 80072e2:	4659      	mov	r1, fp
 80072e4:	f7f9 fc60 	bl	8000ba8 <__aeabi_uldivmod>
 80072e8:	4602      	mov	r2, r0
 80072ea:	460b      	mov	r3, r1
 80072ec:	4613      	mov	r3, r2
 80072ee:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80072f0:	69bb      	ldr	r3, [r7, #24]
 80072f2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80072f6:	d308      	bcc.n	800730a <UART_SetConfig+0x3de>
 80072f8:	69bb      	ldr	r3, [r7, #24]
 80072fa:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80072fe:	d204      	bcs.n	800730a <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8007300:	68fb      	ldr	r3, [r7, #12]
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	69ba      	ldr	r2, [r7, #24]
 8007306:	60da      	str	r2, [r3, #12]
 8007308:	e0b6      	b.n	8007478 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 800730a:	2301      	movs	r3, #1
 800730c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8007310:	e0b2      	b.n	8007478 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007312:	68fb      	ldr	r3, [r7, #12]
 8007314:	69db      	ldr	r3, [r3, #28]
 8007316:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800731a:	d15e      	bne.n	80073da <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 800731c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007320:	2b08      	cmp	r3, #8
 8007322:	d828      	bhi.n	8007376 <UART_SetConfig+0x44a>
 8007324:	a201      	add	r2, pc, #4	; (adr r2, 800732c <UART_SetConfig+0x400>)
 8007326:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800732a:	bf00      	nop
 800732c:	08007351 	.word	0x08007351
 8007330:	08007359 	.word	0x08007359
 8007334:	08007361 	.word	0x08007361
 8007338:	08007377 	.word	0x08007377
 800733c:	08007367 	.word	0x08007367
 8007340:	08007377 	.word	0x08007377
 8007344:	08007377 	.word	0x08007377
 8007348:	08007377 	.word	0x08007377
 800734c:	0800736f 	.word	0x0800736f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007350:	f7fd fc8c 	bl	8004c6c <HAL_RCC_GetPCLK1Freq>
 8007354:	61f8      	str	r0, [r7, #28]
        break;
 8007356:	e014      	b.n	8007382 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007358:	f7fd fc9e 	bl	8004c98 <HAL_RCC_GetPCLK2Freq>
 800735c:	61f8      	str	r0, [r7, #28]
        break;
 800735e:	e010      	b.n	8007382 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007360:	4b4d      	ldr	r3, [pc, #308]	; (8007498 <UART_SetConfig+0x56c>)
 8007362:	61fb      	str	r3, [r7, #28]
        break;
 8007364:	e00d      	b.n	8007382 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007366:	f7fd fbe9 	bl	8004b3c <HAL_RCC_GetSysClockFreq>
 800736a:	61f8      	str	r0, [r7, #28]
        break;
 800736c:	e009      	b.n	8007382 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800736e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007372:	61fb      	str	r3, [r7, #28]
        break;
 8007374:	e005      	b.n	8007382 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8007376:	2300      	movs	r3, #0
 8007378:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800737a:	2301      	movs	r3, #1
 800737c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8007380:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007382:	69fb      	ldr	r3, [r7, #28]
 8007384:	2b00      	cmp	r3, #0
 8007386:	d077      	beq.n	8007478 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8007388:	69fb      	ldr	r3, [r7, #28]
 800738a:	005a      	lsls	r2, r3, #1
 800738c:	68fb      	ldr	r3, [r7, #12]
 800738e:	685b      	ldr	r3, [r3, #4]
 8007390:	085b      	lsrs	r3, r3, #1
 8007392:	441a      	add	r2, r3
 8007394:	68fb      	ldr	r3, [r7, #12]
 8007396:	685b      	ldr	r3, [r3, #4]
 8007398:	fbb2 f3f3 	udiv	r3, r2, r3
 800739c:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800739e:	69bb      	ldr	r3, [r7, #24]
 80073a0:	2b0f      	cmp	r3, #15
 80073a2:	d916      	bls.n	80073d2 <UART_SetConfig+0x4a6>
 80073a4:	69bb      	ldr	r3, [r7, #24]
 80073a6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80073aa:	d212      	bcs.n	80073d2 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80073ac:	69bb      	ldr	r3, [r7, #24]
 80073ae:	b29b      	uxth	r3, r3
 80073b0:	f023 030f 	bic.w	r3, r3, #15
 80073b4:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80073b6:	69bb      	ldr	r3, [r7, #24]
 80073b8:	085b      	lsrs	r3, r3, #1
 80073ba:	b29b      	uxth	r3, r3
 80073bc:	f003 0307 	and.w	r3, r3, #7
 80073c0:	b29a      	uxth	r2, r3
 80073c2:	8afb      	ldrh	r3, [r7, #22]
 80073c4:	4313      	orrs	r3, r2
 80073c6:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 80073c8:	68fb      	ldr	r3, [r7, #12]
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	8afa      	ldrh	r2, [r7, #22]
 80073ce:	60da      	str	r2, [r3, #12]
 80073d0:	e052      	b.n	8007478 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80073d2:	2301      	movs	r3, #1
 80073d4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80073d8:	e04e      	b.n	8007478 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80073da:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80073de:	2b08      	cmp	r3, #8
 80073e0:	d827      	bhi.n	8007432 <UART_SetConfig+0x506>
 80073e2:	a201      	add	r2, pc, #4	; (adr r2, 80073e8 <UART_SetConfig+0x4bc>)
 80073e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80073e8:	0800740d 	.word	0x0800740d
 80073ec:	08007415 	.word	0x08007415
 80073f0:	0800741d 	.word	0x0800741d
 80073f4:	08007433 	.word	0x08007433
 80073f8:	08007423 	.word	0x08007423
 80073fc:	08007433 	.word	0x08007433
 8007400:	08007433 	.word	0x08007433
 8007404:	08007433 	.word	0x08007433
 8007408:	0800742b 	.word	0x0800742b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800740c:	f7fd fc2e 	bl	8004c6c <HAL_RCC_GetPCLK1Freq>
 8007410:	61f8      	str	r0, [r7, #28]
        break;
 8007412:	e014      	b.n	800743e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007414:	f7fd fc40 	bl	8004c98 <HAL_RCC_GetPCLK2Freq>
 8007418:	61f8      	str	r0, [r7, #28]
        break;
 800741a:	e010      	b.n	800743e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800741c:	4b1e      	ldr	r3, [pc, #120]	; (8007498 <UART_SetConfig+0x56c>)
 800741e:	61fb      	str	r3, [r7, #28]
        break;
 8007420:	e00d      	b.n	800743e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007422:	f7fd fb8b 	bl	8004b3c <HAL_RCC_GetSysClockFreq>
 8007426:	61f8      	str	r0, [r7, #28]
        break;
 8007428:	e009      	b.n	800743e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800742a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800742e:	61fb      	str	r3, [r7, #28]
        break;
 8007430:	e005      	b.n	800743e <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8007432:	2300      	movs	r3, #0
 8007434:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007436:	2301      	movs	r3, #1
 8007438:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800743c:	bf00      	nop
    }

    if (pclk != 0U)
 800743e:	69fb      	ldr	r3, [r7, #28]
 8007440:	2b00      	cmp	r3, #0
 8007442:	d019      	beq.n	8007478 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007444:	68fb      	ldr	r3, [r7, #12]
 8007446:	685b      	ldr	r3, [r3, #4]
 8007448:	085a      	lsrs	r2, r3, #1
 800744a:	69fb      	ldr	r3, [r7, #28]
 800744c:	441a      	add	r2, r3
 800744e:	68fb      	ldr	r3, [r7, #12]
 8007450:	685b      	ldr	r3, [r3, #4]
 8007452:	fbb2 f3f3 	udiv	r3, r2, r3
 8007456:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007458:	69bb      	ldr	r3, [r7, #24]
 800745a:	2b0f      	cmp	r3, #15
 800745c:	d909      	bls.n	8007472 <UART_SetConfig+0x546>
 800745e:	69bb      	ldr	r3, [r7, #24]
 8007460:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007464:	d205      	bcs.n	8007472 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007466:	69bb      	ldr	r3, [r7, #24]
 8007468:	b29a      	uxth	r2, r3
 800746a:	68fb      	ldr	r3, [r7, #12]
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	60da      	str	r2, [r3, #12]
 8007470:	e002      	b.n	8007478 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8007472:	2301      	movs	r3, #1
 8007474:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007478:	68fb      	ldr	r3, [r7, #12]
 800747a:	2200      	movs	r2, #0
 800747c:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 800747e:	68fb      	ldr	r3, [r7, #12]
 8007480:	2200      	movs	r2, #0
 8007482:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8007484:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 8007488:	4618      	mov	r0, r3
 800748a:	3728      	adds	r7, #40	; 0x28
 800748c:	46bd      	mov	sp, r7
 800748e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007492:	bf00      	nop
 8007494:	40008000 	.word	0x40008000
 8007498:	00f42400 	.word	0x00f42400

0800749c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800749c:	b480      	push	{r7}
 800749e:	b083      	sub	sp, #12
 80074a0:	af00      	add	r7, sp, #0
 80074a2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074a8:	f003 0301 	and.w	r3, r3, #1
 80074ac:	2b00      	cmp	r3, #0
 80074ae:	d00a      	beq.n	80074c6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	685b      	ldr	r3, [r3, #4]
 80074b6:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	681b      	ldr	r3, [r3, #0]
 80074c2:	430a      	orrs	r2, r1
 80074c4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074ca:	f003 0302 	and.w	r3, r3, #2
 80074ce:	2b00      	cmp	r3, #0
 80074d0:	d00a      	beq.n	80074e8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	681b      	ldr	r3, [r3, #0]
 80074d6:	685b      	ldr	r3, [r3, #4]
 80074d8:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	430a      	orrs	r2, r1
 80074e6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074ec:	f003 0304 	and.w	r3, r3, #4
 80074f0:	2b00      	cmp	r3, #0
 80074f2:	d00a      	beq.n	800750a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	685b      	ldr	r3, [r3, #4]
 80074fa:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	430a      	orrs	r2, r1
 8007508:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800750e:	f003 0308 	and.w	r3, r3, #8
 8007512:	2b00      	cmp	r3, #0
 8007514:	d00a      	beq.n	800752c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	681b      	ldr	r3, [r3, #0]
 800751a:	685b      	ldr	r3, [r3, #4]
 800751c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	430a      	orrs	r2, r1
 800752a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007530:	f003 0310 	and.w	r3, r3, #16
 8007534:	2b00      	cmp	r3, #0
 8007536:	d00a      	beq.n	800754e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	689b      	ldr	r3, [r3, #8]
 800753e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	430a      	orrs	r2, r1
 800754c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007552:	f003 0320 	and.w	r3, r3, #32
 8007556:	2b00      	cmp	r3, #0
 8007558:	d00a      	beq.n	8007570 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	689b      	ldr	r3, [r3, #8]
 8007560:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	430a      	orrs	r2, r1
 800756e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007574:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007578:	2b00      	cmp	r3, #0
 800757a:	d01a      	beq.n	80075b2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	685b      	ldr	r3, [r3, #4]
 8007582:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	430a      	orrs	r2, r1
 8007590:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007596:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800759a:	d10a      	bne.n	80075b2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	685b      	ldr	r3, [r3, #4]
 80075a2:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	430a      	orrs	r2, r1
 80075b0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80075b6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80075ba:	2b00      	cmp	r3, #0
 80075bc:	d00a      	beq.n	80075d4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	681b      	ldr	r3, [r3, #0]
 80075c2:	685b      	ldr	r3, [r3, #4]
 80075c4:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	430a      	orrs	r2, r1
 80075d2:	605a      	str	r2, [r3, #4]
  }
}
 80075d4:	bf00      	nop
 80075d6:	370c      	adds	r7, #12
 80075d8:	46bd      	mov	sp, r7
 80075da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075de:	4770      	bx	lr

080075e0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80075e0:	b580      	push	{r7, lr}
 80075e2:	b086      	sub	sp, #24
 80075e4:	af02      	add	r7, sp, #8
 80075e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	2200      	movs	r2, #0
 80075ec:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80075f0:	f7fa fc8a 	bl	8001f08 <HAL_GetTick>
 80075f4:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	681b      	ldr	r3, [r3, #0]
 80075fc:	f003 0308 	and.w	r3, r3, #8
 8007600:	2b08      	cmp	r3, #8
 8007602:	d10e      	bne.n	8007622 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007604:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007608:	9300      	str	r3, [sp, #0]
 800760a:	68fb      	ldr	r3, [r7, #12]
 800760c:	2200      	movs	r2, #0
 800760e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8007612:	6878      	ldr	r0, [r7, #4]
 8007614:	f000 f82d 	bl	8007672 <UART_WaitOnFlagUntilTimeout>
 8007618:	4603      	mov	r3, r0
 800761a:	2b00      	cmp	r3, #0
 800761c:	d001      	beq.n	8007622 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800761e:	2303      	movs	r3, #3
 8007620:	e023      	b.n	800766a <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	681b      	ldr	r3, [r3, #0]
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	f003 0304 	and.w	r3, r3, #4
 800762c:	2b04      	cmp	r3, #4
 800762e:	d10e      	bne.n	800764e <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007630:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007634:	9300      	str	r3, [sp, #0]
 8007636:	68fb      	ldr	r3, [r7, #12]
 8007638:	2200      	movs	r2, #0
 800763a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800763e:	6878      	ldr	r0, [r7, #4]
 8007640:	f000 f817 	bl	8007672 <UART_WaitOnFlagUntilTimeout>
 8007644:	4603      	mov	r3, r0
 8007646:	2b00      	cmp	r3, #0
 8007648:	d001      	beq.n	800764e <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800764a:	2303      	movs	r3, #3
 800764c:	e00d      	b.n	800766a <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	2220      	movs	r2, #32
 8007652:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	2220      	movs	r2, #32
 8007658:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	2200      	movs	r2, #0
 800765e:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	2200      	movs	r2, #0
 8007664:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8007668:	2300      	movs	r3, #0
}
 800766a:	4618      	mov	r0, r3
 800766c:	3710      	adds	r7, #16
 800766e:	46bd      	mov	sp, r7
 8007670:	bd80      	pop	{r7, pc}

08007672 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007672:	b580      	push	{r7, lr}
 8007674:	b09c      	sub	sp, #112	; 0x70
 8007676:	af00      	add	r7, sp, #0
 8007678:	60f8      	str	r0, [r7, #12]
 800767a:	60b9      	str	r1, [r7, #8]
 800767c:	603b      	str	r3, [r7, #0]
 800767e:	4613      	mov	r3, r2
 8007680:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007682:	e0a5      	b.n	80077d0 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007684:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007686:	f1b3 3fff 	cmp.w	r3, #4294967295
 800768a:	f000 80a1 	beq.w	80077d0 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800768e:	f7fa fc3b 	bl	8001f08 <HAL_GetTick>
 8007692:	4602      	mov	r2, r0
 8007694:	683b      	ldr	r3, [r7, #0]
 8007696:	1ad3      	subs	r3, r2, r3
 8007698:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800769a:	429a      	cmp	r2, r3
 800769c:	d302      	bcc.n	80076a4 <UART_WaitOnFlagUntilTimeout+0x32>
 800769e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80076a0:	2b00      	cmp	r3, #0
 80076a2:	d13e      	bne.n	8007722 <UART_WaitOnFlagUntilTimeout+0xb0>
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80076a4:	68fb      	ldr	r3, [r7, #12]
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076aa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80076ac:	e853 3f00 	ldrex	r3, [r3]
 80076b0:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80076b2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80076b4:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80076b8:	667b      	str	r3, [r7, #100]	; 0x64
 80076ba:	68fb      	ldr	r3, [r7, #12]
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	461a      	mov	r2, r3
 80076c0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80076c2:	65fb      	str	r3, [r7, #92]	; 0x5c
 80076c4:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076c6:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80076c8:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80076ca:	e841 2300 	strex	r3, r2, [r1]
 80076ce:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 80076d0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80076d2:	2b00      	cmp	r3, #0
 80076d4:	d1e6      	bne.n	80076a4 <UART_WaitOnFlagUntilTimeout+0x32>
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80076d6:	68fb      	ldr	r3, [r7, #12]
 80076d8:	681b      	ldr	r3, [r3, #0]
 80076da:	3308      	adds	r3, #8
 80076dc:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076de:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80076e0:	e853 3f00 	ldrex	r3, [r3]
 80076e4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80076e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80076e8:	f023 0301 	bic.w	r3, r3, #1
 80076ec:	663b      	str	r3, [r7, #96]	; 0x60
 80076ee:	68fb      	ldr	r3, [r7, #12]
 80076f0:	681b      	ldr	r3, [r3, #0]
 80076f2:	3308      	adds	r3, #8
 80076f4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80076f6:	64ba      	str	r2, [r7, #72]	; 0x48
 80076f8:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076fa:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80076fc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80076fe:	e841 2300 	strex	r3, r2, [r1]
 8007702:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8007704:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007706:	2b00      	cmp	r3, #0
 8007708:	d1e5      	bne.n	80076d6 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800770a:	68fb      	ldr	r3, [r7, #12]
 800770c:	2220      	movs	r2, #32
 800770e:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8007710:	68fb      	ldr	r3, [r7, #12]
 8007712:	2220      	movs	r2, #32
 8007714:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8007716:	68fb      	ldr	r3, [r7, #12]
 8007718:	2200      	movs	r2, #0
 800771a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 800771e:	2303      	movs	r3, #3
 8007720:	e067      	b.n	80077f2 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8007722:	68fb      	ldr	r3, [r7, #12]
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	f003 0304 	and.w	r3, r3, #4
 800772c:	2b00      	cmp	r3, #0
 800772e:	d04f      	beq.n	80077d0 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007730:	68fb      	ldr	r3, [r7, #12]
 8007732:	681b      	ldr	r3, [r3, #0]
 8007734:	69db      	ldr	r3, [r3, #28]
 8007736:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800773a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800773e:	d147      	bne.n	80077d0 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007740:	68fb      	ldr	r3, [r7, #12]
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007748:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800774a:	68fb      	ldr	r3, [r7, #12]
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007750:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007752:	e853 3f00 	ldrex	r3, [r3]
 8007756:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007758:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800775a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800775e:	66fb      	str	r3, [r7, #108]	; 0x6c
 8007760:	68fb      	ldr	r3, [r7, #12]
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	461a      	mov	r2, r3
 8007766:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007768:	637b      	str	r3, [r7, #52]	; 0x34
 800776a:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800776c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800776e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007770:	e841 2300 	strex	r3, r2, [r1]
 8007774:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8007776:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007778:	2b00      	cmp	r3, #0
 800777a:	d1e6      	bne.n	800774a <UART_WaitOnFlagUntilTimeout+0xd8>
#endif /* USART_CR1_FIFOEN */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800777c:	68fb      	ldr	r3, [r7, #12]
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	3308      	adds	r3, #8
 8007782:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007784:	697b      	ldr	r3, [r7, #20]
 8007786:	e853 3f00 	ldrex	r3, [r3]
 800778a:	613b      	str	r3, [r7, #16]
   return(result);
 800778c:	693b      	ldr	r3, [r7, #16]
 800778e:	f023 0301 	bic.w	r3, r3, #1
 8007792:	66bb      	str	r3, [r7, #104]	; 0x68
 8007794:	68fb      	ldr	r3, [r7, #12]
 8007796:	681b      	ldr	r3, [r3, #0]
 8007798:	3308      	adds	r3, #8
 800779a:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800779c:	623a      	str	r2, [r7, #32]
 800779e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077a0:	69f9      	ldr	r1, [r7, #28]
 80077a2:	6a3a      	ldr	r2, [r7, #32]
 80077a4:	e841 2300 	strex	r3, r2, [r1]
 80077a8:	61bb      	str	r3, [r7, #24]
   return(result);
 80077aa:	69bb      	ldr	r3, [r7, #24]
 80077ac:	2b00      	cmp	r3, #0
 80077ae:	d1e5      	bne.n	800777c <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 80077b0:	68fb      	ldr	r3, [r7, #12]
 80077b2:	2220      	movs	r2, #32
 80077b4:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 80077b6:	68fb      	ldr	r3, [r7, #12]
 80077b8:	2220      	movs	r2, #32
 80077ba:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80077bc:	68fb      	ldr	r3, [r7, #12]
 80077be:	2220      	movs	r2, #32
 80077c0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80077c4:	68fb      	ldr	r3, [r7, #12]
 80077c6:	2200      	movs	r2, #0
 80077c8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 80077cc:	2303      	movs	r3, #3
 80077ce:	e010      	b.n	80077f2 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80077d0:	68fb      	ldr	r3, [r7, #12]
 80077d2:	681b      	ldr	r3, [r3, #0]
 80077d4:	69da      	ldr	r2, [r3, #28]
 80077d6:	68bb      	ldr	r3, [r7, #8]
 80077d8:	4013      	ands	r3, r2
 80077da:	68ba      	ldr	r2, [r7, #8]
 80077dc:	429a      	cmp	r2, r3
 80077de:	bf0c      	ite	eq
 80077e0:	2301      	moveq	r3, #1
 80077e2:	2300      	movne	r3, #0
 80077e4:	b2db      	uxtb	r3, r3
 80077e6:	461a      	mov	r2, r3
 80077e8:	79fb      	ldrb	r3, [r7, #7]
 80077ea:	429a      	cmp	r2, r3
 80077ec:	f43f af4a 	beq.w	8007684 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80077f0:	2300      	movs	r3, #0
}
 80077f2:	4618      	mov	r0, r3
 80077f4:	3770      	adds	r7, #112	; 0x70
 80077f6:	46bd      	mov	sp, r7
 80077f8:	bd80      	pop	{r7, pc}

080077fa <bitmap_init>:
    return bitmap->width * (bitmap->depth / 8) * bitmap->height;
};

/* Initialise bitmap with given buffer. */
void bitmap_init(bitmap_t *bitmap, uint8_t *buffer)
{
 80077fa:	b480      	push	{r7}
 80077fc:	b083      	sub	sp, #12
 80077fe:	af00      	add	r7, sp, #0
 8007800:	6078      	str	r0, [r7, #4]
 8007802:	6039      	str	r1, [r7, #0]
    bitmap->pitch = bitmap->width * (bitmap->depth / 8);
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	881a      	ldrh	r2, [r3, #0]
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	799b      	ldrb	r3, [r3, #6]
 800780c:	08db      	lsrs	r3, r3, #3
 800780e:	b2db      	uxtb	r3, r3
 8007810:	b29b      	uxth	r3, r3
 8007812:	fb12 f303 	smulbb	r3, r2, r3
 8007816:	b29a      	uxth	r2, r3
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	809a      	strh	r2, [r3, #4]
    bitmap->size = bitmap->pitch * bitmap->height;
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	889b      	ldrh	r3, [r3, #4]
 8007820:	461a      	mov	r2, r3
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	885b      	ldrh	r3, [r3, #2]
 8007826:	fb02 f303 	mul.w	r3, r2, r3
 800782a:	461a      	mov	r2, r3
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	609a      	str	r2, [r3, #8]
    bitmap->buffer = buffer;
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	683a      	ldr	r2, [r7, #0]
 8007834:	60da      	str	r2, [r3, #12]
}
 8007836:	bf00      	nop
 8007838:	370c      	adds	r7, #12
 800783a:	46bd      	mov	sp, r7
 800783c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007840:	4770      	bx	lr

08007842 <code>:
static const uint8_t RIGHT = 0b0010;
static const uint8_t BOTTOM = 0b0100;
static const uint8_t TOP = 0b1000;

static uint8_t code(int16_t x0, int16_t y0, window_t window)
{
 8007842:	b490      	push	{r4, r7}
 8007844:	b086      	sub	sp, #24
 8007846:	af00      	add	r7, sp, #0
 8007848:	4604      	mov	r4, r0
 800784a:	4608      	mov	r0, r1
 800784c:	1d39      	adds	r1, r7, #4
 800784e:	e881 000c 	stmia.w	r1, {r2, r3}
 8007852:	4623      	mov	r3, r4
 8007854:	81fb      	strh	r3, [r7, #14]
 8007856:	4603      	mov	r3, r0
 8007858:	81bb      	strh	r3, [r7, #12]
    uint8_t code = INSIDE;
 800785a:	2300      	movs	r3, #0
 800785c:	75fb      	strb	r3, [r7, #23]

    if (x0 < window.x0) {
 800785e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8007862:	88ba      	ldrh	r2, [r7, #4]
 8007864:	4293      	cmp	r3, r2
 8007866:	da04      	bge.n	8007872 <code+0x30>
        code |= LEFT;
 8007868:	2201      	movs	r2, #1
 800786a:	7dfb      	ldrb	r3, [r7, #23]
 800786c:	4313      	orrs	r3, r2
 800786e:	75fb      	strb	r3, [r7, #23]
 8007870:	e008      	b.n	8007884 <code+0x42>
    } else if (x0 > window.x1) {
 8007872:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8007876:	893a      	ldrh	r2, [r7, #8]
 8007878:	4293      	cmp	r3, r2
 800787a:	dd03      	ble.n	8007884 <code+0x42>
        code |= RIGHT;
 800787c:	2202      	movs	r2, #2
 800787e:	7dfb      	ldrb	r3, [r7, #23]
 8007880:	4313      	orrs	r3, r2
 8007882:	75fb      	strb	r3, [r7, #23]
    } if (y0 < window.y0) {
 8007884:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8007888:	88fa      	ldrh	r2, [r7, #6]
 800788a:	4293      	cmp	r3, r2
 800788c:	da04      	bge.n	8007898 <code+0x56>
        code |= BOTTOM;
 800788e:	2204      	movs	r2, #4
 8007890:	7dfb      	ldrb	r3, [r7, #23]
 8007892:	4313      	orrs	r3, r2
 8007894:	75fb      	strb	r3, [r7, #23]
 8007896:	e008      	b.n	80078aa <code+0x68>
    } else if (y0 > window.y1) {
 8007898:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800789c:	897a      	ldrh	r2, [r7, #10]
 800789e:	4293      	cmp	r3, r2
 80078a0:	dd03      	ble.n	80078aa <code+0x68>
        code |= TOP;
 80078a2:	2208      	movs	r2, #8
 80078a4:	7dfb      	ldrb	r3, [r7, #23]
 80078a6:	4313      	orrs	r3, r2
 80078a8:	75fb      	strb	r3, [r7, #23]
    }

    return code;
 80078aa:	7dfb      	ldrb	r3, [r7, #23]
}
 80078ac:	4618      	mov	r0, r3
 80078ae:	3718      	adds	r7, #24
 80078b0:	46bd      	mov	sp, r7
 80078b2:	bc90      	pop	{r4, r7}
 80078b4:	4770      	bx	lr

080078b6 <clip_line>:

bool clip_line(int16_t *x0, int16_t *y0, int16_t *x1, int16_t *y1, window_t window)
{
 80078b6:	b580      	push	{r7, lr}
 80078b8:	b088      	sub	sp, #32
 80078ba:	af00      	add	r7, sp, #0
 80078bc:	60f8      	str	r0, [r7, #12]
 80078be:	60b9      	str	r1, [r7, #8]
 80078c0:	607a      	str	r2, [r7, #4]
 80078c2:	603b      	str	r3, [r7, #0]
    uint8_t code0 = code(*x0, *y0, window);
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	f9b3 0000 	ldrsh.w	r0, [r3]
 80078ca:	68bb      	ldr	r3, [r7, #8]
 80078cc:	f9b3 1000 	ldrsh.w	r1, [r3]
 80078d0:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80078d4:	cb0c      	ldmia	r3, {r2, r3}
 80078d6:	f7ff ffb4 	bl	8007842 <code>
 80078da:	4603      	mov	r3, r0
 80078dc:	77fb      	strb	r3, [r7, #31]
    uint8_t code1 = code(*x1, *y1, window);
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	f9b3 0000 	ldrsh.w	r0, [r3]
 80078e4:	683b      	ldr	r3, [r7, #0]
 80078e6:	f9b3 1000 	ldrsh.w	r1, [r3]
 80078ea:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80078ee:	cb0c      	ldmia	r3, {r2, r3}
 80078f0:	f7ff ffa7 	bl	8007842 <code>
 80078f4:	4603      	mov	r3, r0
 80078f6:	77bb      	strb	r3, [r7, #30]

    bool accept = false;
 80078f8:	2300      	movs	r3, #0
 80078fa:	777b      	strb	r3, [r7, #29]

    while (true) {
        if (!(code0 | code1)) {
 80078fc:	7ffa      	ldrb	r2, [r7, #31]
 80078fe:	7fbb      	ldrb	r3, [r7, #30]
 8007900:	4313      	orrs	r3, r2
 8007902:	b2db      	uxtb	r3, r3
 8007904:	2b00      	cmp	r3, #0
 8007906:	d102      	bne.n	800790e <clip_line+0x58>
            /* Both endpoints inside clipping window, trivial accept. */
            accept = true;
 8007908:	2301      	movs	r3, #1
 800790a:	777b      	strb	r3, [r7, #29]
            break;
 800790c:	e0e9      	b.n	8007ae2 <clip_line+0x22c>
        } else if (code0 & code1) {
 800790e:	7ffa      	ldrb	r2, [r7, #31]
 8007910:	7fbb      	ldrb	r3, [r7, #30]
 8007912:	4013      	ands	r3, r2
 8007914:	b2db      	uxtb	r3, r3
 8007916:	2b00      	cmp	r3, #0
 8007918:	f040 80e2 	bne.w	8007ae0 <clip_line+0x22a>
            /* Both endpoints outside clipping window, trivial reject. */
            break;
        } else {
            /* Part of line inside clipping window, nontrivial situation. */

            int16_t x = 0;
 800791c:	2300      	movs	r3, #0
 800791e:	837b      	strh	r3, [r7, #26]
            int16_t y = 0;
 8007920:	2300      	movs	r3, #0
 8007922:	833b      	strh	r3, [r7, #24]
            uint8_t code3 = code0 ? code0 : code1;
 8007924:	7ffb      	ldrb	r3, [r7, #31]
 8007926:	2b00      	cmp	r3, #0
 8007928:	d001      	beq.n	800792e <clip_line+0x78>
 800792a:	7ffb      	ldrb	r3, [r7, #31]
 800792c:	e000      	b.n	8007930 <clip_line+0x7a>
 800792e:	7fbb      	ldrb	r3, [r7, #30]
 8007930:	75fb      	strb	r3, [r7, #23]

            /* Find intersection point. */
            /* slope = (y1 - y0) / (x1 - x0) */
            /* x = x0 + (1 / slope) * (ym - y0), where ym is ymin or ymax */
            /* y = y0 + slope * (xm - x0), where xm is xmin or xmax */
            if (code3 & TOP) {
 8007932:	2208      	movs	r2, #8
 8007934:	7dfb      	ldrb	r3, [r7, #23]
 8007936:	4013      	ands	r3, r2
 8007938:	b2db      	uxtb	r3, r3
 800793a:	2b00      	cmp	r3, #0
 800793c:	d024      	beq.n	8007988 <clip_line+0xd2>
                x = *x0 + (*x1 - *x0) * (window.y1 - *y0) / (*y1 - *y0);
 800793e:	68fb      	ldr	r3, [r7, #12]
 8007940:	f9b3 3000 	ldrsh.w	r3, [r3]
 8007944:	b29a      	uxth	r2, r3
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	f9b3 3000 	ldrsh.w	r3, [r3]
 800794c:	4619      	mov	r1, r3
 800794e:	68fb      	ldr	r3, [r7, #12]
 8007950:	f9b3 3000 	ldrsh.w	r3, [r3]
 8007954:	1acb      	subs	r3, r1, r3
 8007956:	8df9      	ldrh	r1, [r7, #46]	; 0x2e
 8007958:	4608      	mov	r0, r1
 800795a:	68b9      	ldr	r1, [r7, #8]
 800795c:	f9b1 1000 	ldrsh.w	r1, [r1]
 8007960:	1a41      	subs	r1, r0, r1
 8007962:	fb03 f101 	mul.w	r1, r3, r1
 8007966:	683b      	ldr	r3, [r7, #0]
 8007968:	f9b3 3000 	ldrsh.w	r3, [r3]
 800796c:	4618      	mov	r0, r3
 800796e:	68bb      	ldr	r3, [r7, #8]
 8007970:	f9b3 3000 	ldrsh.w	r3, [r3]
 8007974:	1ac3      	subs	r3, r0, r3
 8007976:	fb91 f3f3 	sdiv	r3, r1, r3
 800797a:	b29b      	uxth	r3, r3
 800797c:	4413      	add	r3, r2
 800797e:	b29b      	uxth	r3, r3
 8007980:	837b      	strh	r3, [r7, #26]
                y = window.y1;
 8007982:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8007984:	833b      	strh	r3, [r7, #24]
 8007986:	e07f      	b.n	8007a88 <clip_line+0x1d2>
            } else if (code3 & BOTTOM) {
 8007988:	2204      	movs	r2, #4
 800798a:	7dfb      	ldrb	r3, [r7, #23]
 800798c:	4013      	ands	r3, r2
 800798e:	b2db      	uxtb	r3, r3
 8007990:	2b00      	cmp	r3, #0
 8007992:	d024      	beq.n	80079de <clip_line+0x128>
                x = *x0 + (*x1 - *x0) * (window.y0 - *y0) / (*y1 - *y0);
 8007994:	68fb      	ldr	r3, [r7, #12]
 8007996:	f9b3 3000 	ldrsh.w	r3, [r3]
 800799a:	b29a      	uxth	r2, r3
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	f9b3 3000 	ldrsh.w	r3, [r3]
 80079a2:	4619      	mov	r1, r3
 80079a4:	68fb      	ldr	r3, [r7, #12]
 80079a6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80079aa:	1acb      	subs	r3, r1, r3
 80079ac:	8d79      	ldrh	r1, [r7, #42]	; 0x2a
 80079ae:	4608      	mov	r0, r1
 80079b0:	68b9      	ldr	r1, [r7, #8]
 80079b2:	f9b1 1000 	ldrsh.w	r1, [r1]
 80079b6:	1a41      	subs	r1, r0, r1
 80079b8:	fb03 f101 	mul.w	r1, r3, r1
 80079bc:	683b      	ldr	r3, [r7, #0]
 80079be:	f9b3 3000 	ldrsh.w	r3, [r3]
 80079c2:	4618      	mov	r0, r3
 80079c4:	68bb      	ldr	r3, [r7, #8]
 80079c6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80079ca:	1ac3      	subs	r3, r0, r3
 80079cc:	fb91 f3f3 	sdiv	r3, r1, r3
 80079d0:	b29b      	uxth	r3, r3
 80079d2:	4413      	add	r3, r2
 80079d4:	b29b      	uxth	r3, r3
 80079d6:	837b      	strh	r3, [r7, #26]
                y = window.y0;
 80079d8:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80079da:	833b      	strh	r3, [r7, #24]
 80079dc:	e054      	b.n	8007a88 <clip_line+0x1d2>
            } else if (code3 & RIGHT) {
 80079de:	2202      	movs	r2, #2
 80079e0:	7dfb      	ldrb	r3, [r7, #23]
 80079e2:	4013      	ands	r3, r2
 80079e4:	b2db      	uxtb	r3, r3
 80079e6:	2b00      	cmp	r3, #0
 80079e8:	d024      	beq.n	8007a34 <clip_line+0x17e>
                y = *y0 + (*y1 - *y0) * (window.x1 - *x0) / (*x1 - *x0);
 80079ea:	68bb      	ldr	r3, [r7, #8]
 80079ec:	f9b3 3000 	ldrsh.w	r3, [r3]
 80079f0:	b29a      	uxth	r2, r3
 80079f2:	683b      	ldr	r3, [r7, #0]
 80079f4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80079f8:	4619      	mov	r1, r3
 80079fa:	68bb      	ldr	r3, [r7, #8]
 80079fc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8007a00:	1acb      	subs	r3, r1, r3
 8007a02:	8db9      	ldrh	r1, [r7, #44]	; 0x2c
 8007a04:	4608      	mov	r0, r1
 8007a06:	68f9      	ldr	r1, [r7, #12]
 8007a08:	f9b1 1000 	ldrsh.w	r1, [r1]
 8007a0c:	1a41      	subs	r1, r0, r1
 8007a0e:	fb03 f101 	mul.w	r1, r3, r1
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	f9b3 3000 	ldrsh.w	r3, [r3]
 8007a18:	4618      	mov	r0, r3
 8007a1a:	68fb      	ldr	r3, [r7, #12]
 8007a1c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8007a20:	1ac3      	subs	r3, r0, r3
 8007a22:	fb91 f3f3 	sdiv	r3, r1, r3
 8007a26:	b29b      	uxth	r3, r3
 8007a28:	4413      	add	r3, r2
 8007a2a:	b29b      	uxth	r3, r3
 8007a2c:	833b      	strh	r3, [r7, #24]
                x = window.x1;
 8007a2e:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8007a30:	837b      	strh	r3, [r7, #26]
 8007a32:	e029      	b.n	8007a88 <clip_line+0x1d2>
            }  else if (code3 & LEFT) {
 8007a34:	2201      	movs	r2, #1
 8007a36:	7dfb      	ldrb	r3, [r7, #23]
 8007a38:	4013      	ands	r3, r2
 8007a3a:	b2db      	uxtb	r3, r3
 8007a3c:	2b00      	cmp	r3, #0
 8007a3e:	d023      	beq.n	8007a88 <clip_line+0x1d2>
                y = *y0 + (*y1 - *y0) * (window.x0 - *x0) / (*x1 - *x0);
 8007a40:	68bb      	ldr	r3, [r7, #8]
 8007a42:	f9b3 3000 	ldrsh.w	r3, [r3]
 8007a46:	b29a      	uxth	r2, r3
 8007a48:	683b      	ldr	r3, [r7, #0]
 8007a4a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8007a4e:	4619      	mov	r1, r3
 8007a50:	68bb      	ldr	r3, [r7, #8]
 8007a52:	f9b3 3000 	ldrsh.w	r3, [r3]
 8007a56:	1acb      	subs	r3, r1, r3
 8007a58:	8d39      	ldrh	r1, [r7, #40]	; 0x28
 8007a5a:	4608      	mov	r0, r1
 8007a5c:	68f9      	ldr	r1, [r7, #12]
 8007a5e:	f9b1 1000 	ldrsh.w	r1, [r1]
 8007a62:	1a41      	subs	r1, r0, r1
 8007a64:	fb03 f101 	mul.w	r1, r3, r1
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8007a6e:	4618      	mov	r0, r3
 8007a70:	68fb      	ldr	r3, [r7, #12]
 8007a72:	f9b3 3000 	ldrsh.w	r3, [r3]
 8007a76:	1ac3      	subs	r3, r0, r3
 8007a78:	fb91 f3f3 	sdiv	r3, r1, r3
 8007a7c:	b29b      	uxth	r3, r3
 8007a7e:	4413      	add	r3, r2
 8007a80:	b29b      	uxth	r3, r3
 8007a82:	833b      	strh	r3, [r7, #24]
                x = window.x0;
 8007a84:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8007a86:	837b      	strh	r3, [r7, #26]
            }

            /* Replace the outside point with the intersection point. */
            if (code3 == code0) {
 8007a88:	7dfa      	ldrb	r2, [r7, #23]
 8007a8a:	7ffb      	ldrb	r3, [r7, #31]
 8007a8c:	429a      	cmp	r2, r3
 8007a8e:	d113      	bne.n	8007ab8 <clip_line+0x202>
                *x0 = x;
 8007a90:	68fb      	ldr	r3, [r7, #12]
 8007a92:	8b7a      	ldrh	r2, [r7, #26]
 8007a94:	801a      	strh	r2, [r3, #0]
                *y0 = y;
 8007a96:	68bb      	ldr	r3, [r7, #8]
 8007a98:	8b3a      	ldrh	r2, [r7, #24]
 8007a9a:	801a      	strh	r2, [r3, #0]
                code0 = code(*x0, *y0, window);
 8007a9c:	68fb      	ldr	r3, [r7, #12]
 8007a9e:	f9b3 0000 	ldrsh.w	r0, [r3]
 8007aa2:	68bb      	ldr	r3, [r7, #8]
 8007aa4:	f9b3 1000 	ldrsh.w	r1, [r3]
 8007aa8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8007aac:	cb0c      	ldmia	r3, {r2, r3}
 8007aae:	f7ff fec8 	bl	8007842 <code>
 8007ab2:	4603      	mov	r3, r0
 8007ab4:	77fb      	strb	r3, [r7, #31]
 8007ab6:	e721      	b.n	80078fc <clip_line+0x46>
            } else {
                *x1 = x;
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	8b7a      	ldrh	r2, [r7, #26]
 8007abc:	801a      	strh	r2, [r3, #0]
                *y1 = y;
 8007abe:	683b      	ldr	r3, [r7, #0]
 8007ac0:	8b3a      	ldrh	r2, [r7, #24]
 8007ac2:	801a      	strh	r2, [r3, #0]
                code1 = code(*x1, *y1, window);
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	f9b3 0000 	ldrsh.w	r0, [r3]
 8007aca:	683b      	ldr	r3, [r7, #0]
 8007acc:	f9b3 1000 	ldrsh.w	r1, [r3]
 8007ad0:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8007ad4:	cb0c      	ldmia	r3, {r2, r3}
 8007ad6:	f7ff feb4 	bl	8007842 <code>
 8007ada:	4603      	mov	r3, r0
 8007adc:	77bb      	strb	r3, [r7, #30]
        if (!(code0 | code1)) {
 8007ade:	e70d      	b.n	80078fc <clip_line+0x46>
            break;
 8007ae0:	bf00      	nop
            }
        }
    }

    return accept;
 8007ae2:	7f7b      	ldrb	r3, [r7, #29]
 8007ae4:	4618      	mov	r0, r3
 8007ae6:	3720      	adds	r7, #32
 8007ae8:	46bd      	mov	sp, r7
 8007aea:	bd80      	pop	{r7, pc}

08007aec <fontx_meta>:
#include <stddef.h>
#include <string.h>

#include "fontx.h"

uint8_t fontx_meta(fontx_meta_t *meta, const uint8_t *font) {
 8007aec:	b580      	push	{r7, lr}
 8007aee:	b082      	sub	sp, #8
 8007af0:	af00      	add	r7, sp, #0
 8007af2:	6078      	str	r0, [r7, #4]
 8007af4:	6039      	str	r1, [r7, #0]

    memcpy(meta->name, &font[FONTX_NAME], 8);
 8007af6:	6878      	ldr	r0, [r7, #4]
 8007af8:	683b      	ldr	r3, [r7, #0]
 8007afa:	3306      	adds	r3, #6
 8007afc:	2208      	movs	r2, #8
 8007afe:	4619      	mov	r1, r3
 8007b00:	f000 ff7e 	bl	8008a00 <memcpy>
    meta->width = font[FONTX_WIDTH];
 8007b04:	683b      	ldr	r3, [r7, #0]
 8007b06:	7b9a      	ldrb	r2, [r3, #14]
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	725a      	strb	r2, [r3, #9]
    meta->height = font[FONTX_HEIGHT];
 8007b0c:	683b      	ldr	r3, [r7, #0]
 8007b0e:	7bda      	ldrb	r2, [r3, #15]
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	729a      	strb	r2, [r3, #10]
    meta->type = font[FONTX_TYPE];
 8007b14:	683b      	ldr	r3, [r7, #0]
 8007b16:	7c1a      	ldrb	r2, [r3, #16]
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	72da      	strb	r2, [r3, #11]

    return 0;
 8007b1c:	2300      	movs	r3, #0
}
 8007b1e:	4618      	mov	r0, r3
 8007b20:	3708      	adds	r7, #8
 8007b22:	46bd      	mov	sp, r7
 8007b24:	bd80      	pop	{r7, pc}

08007b26 <fontx_glyph>:


uint8_t fontx_glyph(fontx_glyph_t *glyph, wchar_t code, const uint8_t* font) {
 8007b26:	b580      	push	{r7, lr}
 8007b28:	b08e      	sub	sp, #56	; 0x38
 8007b2a:	af00      	add	r7, sp, #0
 8007b2c:	60f8      	str	r0, [r7, #12]
 8007b2e:	60b9      	str	r1, [r7, #8]
 8007b30:	607a      	str	r2, [r7, #4]
    uint32_t nc, bc, sb, eb;
    uint8_t status;
    const uint8_t *block_table;
    fontx_meta_t meta;

    status = fontx_meta(&meta, font);
 8007b32:	f107 0314 	add.w	r3, r7, #20
 8007b36:	6879      	ldr	r1, [r7, #4]
 8007b38:	4618      	mov	r0, r3
 8007b3a:	f7ff ffd7 	bl	8007aec <fontx_meta>
 8007b3e:	4603      	mov	r3, r0
 8007b40:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    if (0 != status) {
 8007b44:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8007b48:	2b00      	cmp	r3, #0
 8007b4a:	d002      	beq.n	8007b52 <fontx_glyph+0x2c>
        return status;
 8007b4c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8007b50:	e077      	b.n	8007c42 <fontx_glyph+0x11c>
    }

    glyph->width = meta.width;
 8007b52:	7f7a      	ldrb	r2, [r7, #29]
 8007b54:	68fb      	ldr	r3, [r7, #12]
 8007b56:	701a      	strb	r2, [r3, #0]
    glyph->height = meta.height;
 8007b58:	7fba      	ldrb	r2, [r7, #30]
 8007b5a:	68fb      	ldr	r3, [r7, #12]
 8007b5c:	705a      	strb	r2, [r3, #1]
    glyph->pitch = (meta.width + 7) / 8;
 8007b5e:	7f7b      	ldrb	r3, [r7, #29]
 8007b60:	3307      	adds	r3, #7
 8007b62:	2b00      	cmp	r3, #0
 8007b64:	da00      	bge.n	8007b68 <fontx_glyph+0x42>
 8007b66:	3307      	adds	r3, #7
 8007b68:	10db      	asrs	r3, r3, #3
 8007b6a:	b2da      	uxtb	r2, r3
 8007b6c:	68fb      	ldr	r3, [r7, #12]
 8007b6e:	70da      	strb	r2, [r3, #3]
    glyph->size = glyph->pitch * meta.height;
 8007b70:	68fb      	ldr	r3, [r7, #12]
 8007b72:	78da      	ldrb	r2, [r3, #3]
 8007b74:	7fbb      	ldrb	r3, [r7, #30]
 8007b76:	fb12 f303 	smulbb	r3, r2, r3
 8007b7a:	b2da      	uxtb	r2, r3
 8007b7c:	68fb      	ldr	r3, [r7, #12]
 8007b7e:	709a      	strb	r2, [r3, #2]

    if (FONTX_TYPE_SBCS == meta.type) {
 8007b80:	7ffb      	ldrb	r3, [r7, #31]
 8007b82:	2b00      	cmp	r3, #0
 8007b84:	d10f      	bne.n	8007ba6 <fontx_glyph+0x80>
        if (code < 0x100) {
 8007b86:	68bb      	ldr	r3, [r7, #8]
 8007b88:	2bff      	cmp	r3, #255	; 0xff
 8007b8a:	d859      	bhi.n	8007c40 <fontx_glyph+0x11a>
            glyph->buffer = &font[FONTX_GLYPH_DATA_START + code * glyph->size];
 8007b8c:	68fb      	ldr	r3, [r7, #12]
 8007b8e:	789b      	ldrb	r3, [r3, #2]
 8007b90:	461a      	mov	r2, r3
 8007b92:	68bb      	ldr	r3, [r7, #8]
 8007b94:	fb02 f303 	mul.w	r3, r2, r3
 8007b98:	3311      	adds	r3, #17
 8007b9a:	687a      	ldr	r2, [r7, #4]
 8007b9c:	441a      	add	r2, r3
 8007b9e:	68fb      	ldr	r3, [r7, #12]
 8007ba0:	605a      	str	r2, [r3, #4]
            return FONTX_OK;
 8007ba2:	2300      	movs	r3, #0
 8007ba4:	e04d      	b.n	8007c42 <fontx_glyph+0x11c>
        }
    } else {
        block_table = &font[FONTX_BLOCK_TABLE_START];
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	3312      	adds	r3, #18
 8007baa:	62fb      	str	r3, [r7, #44]	; 0x2c
        nc = 0;
 8007bac:	2300      	movs	r3, #0
 8007bae:	637b      	str	r3, [r7, #52]	; 0x34
        bc = font[FONTX_BLOCK_TABLE_SIZE];
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	3311      	adds	r3, #17
 8007bb4:	781b      	ldrb	r3, [r3, #0]
 8007bb6:	633b      	str	r3, [r7, #48]	; 0x30
        while (bc--) {
 8007bb8:	e03d      	b.n	8007c36 <fontx_glyph+0x110>
            /* Get range of the code block_table. */
            sb = block_table[0] + block_table[1] * 0x100;
 8007bba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007bbc:	781b      	ldrb	r3, [r3, #0]
 8007bbe:	461a      	mov	r2, r3
 8007bc0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007bc2:	3301      	adds	r3, #1
 8007bc4:	781b      	ldrb	r3, [r3, #0]
 8007bc6:	021b      	lsls	r3, r3, #8
 8007bc8:	4413      	add	r3, r2
 8007bca:	627b      	str	r3, [r7, #36]	; 0x24
            eb = block_table[2] + block_table[3] * 0x100;
 8007bcc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007bce:	3302      	adds	r3, #2
 8007bd0:	781b      	ldrb	r3, [r3, #0]
 8007bd2:	461a      	mov	r2, r3
 8007bd4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007bd6:	3303      	adds	r3, #3
 8007bd8:	781b      	ldrb	r3, [r3, #0]
 8007bda:	021b      	lsls	r3, r3, #8
 8007bdc:	4413      	add	r3, r2
 8007bde:	623b      	str	r3, [r7, #32]

             /* Check if in the code block_table. */
            if (code >= sb && code <= eb) {
 8007be0:	68ba      	ldr	r2, [r7, #8]
 8007be2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007be4:	429a      	cmp	r2, r3
 8007be6:	d31c      	bcc.n	8007c22 <fontx_glyph+0xfc>
 8007be8:	68ba      	ldr	r2, [r7, #8]
 8007bea:	6a3b      	ldr	r3, [r7, #32]
 8007bec:	429a      	cmp	r2, r3
 8007bee:	d818      	bhi.n	8007c22 <fontx_glyph+0xfc>
                /* Number of codes from top of the block_table. */
                nc += code - sb;
 8007bf0:	68ba      	ldr	r2, [r7, #8]
 8007bf2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007bf4:	1ad3      	subs	r3, r2, r3
 8007bf6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007bf8:	4413      	add	r3, r2
 8007bfa:	637b      	str	r3, [r7, #52]	; 0x34
                glyph->buffer = &font[
                    FONTX_BLOCK_TABLE_START +
                    4 * font[FONTX_BLOCK_TABLE_SIZE] +
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	3311      	adds	r3, #17
 8007c00:	781b      	ldrb	r3, [r3, #0]
 8007c02:	009b      	lsls	r3, r3, #2
 8007c04:	461a      	mov	r2, r3
                    nc * glyph->size
 8007c06:	68fb      	ldr	r3, [r7, #12]
 8007c08:	789b      	ldrb	r3, [r3, #2]
 8007c0a:	4619      	mov	r1, r3
 8007c0c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007c0e:	fb01 f303 	mul.w	r3, r1, r3
                    4 * font[FONTX_BLOCK_TABLE_SIZE] +
 8007c12:	4413      	add	r3, r2
 8007c14:	3312      	adds	r3, #18
                glyph->buffer = &font[
 8007c16:	687a      	ldr	r2, [r7, #4]
 8007c18:	441a      	add	r2, r3
 8007c1a:	68fb      	ldr	r3, [r7, #12]
 8007c1c:	605a      	str	r2, [r3, #4]
                ];
                return FONTX_OK;
 8007c1e:	2300      	movs	r3, #0
 8007c20:	e00f      	b.n	8007c42 <fontx_glyph+0x11c>
            }
            /* Number of codes in the previous block_tables. */
            nc += eb - sb + 1;
 8007c22:	6a3a      	ldr	r2, [r7, #32]
 8007c24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c26:	1ad2      	subs	r2, r2, r3
 8007c28:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007c2a:	4413      	add	r3, r2
 8007c2c:	3301      	adds	r3, #1
 8007c2e:	637b      	str	r3, [r7, #52]	; 0x34
            /* Next code block_table. */
            block_table += 4;
 8007c30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007c32:	3304      	adds	r3, #4
 8007c34:	62fb      	str	r3, [r7, #44]	; 0x2c
        while (bc--) {
 8007c36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c38:	1e5a      	subs	r2, r3, #1
 8007c3a:	633a      	str	r2, [r7, #48]	; 0x30
 8007c3c:	2b00      	cmp	r3, #0
 8007c3e:	d1bc      	bne.n	8007bba <fontx_glyph+0x94>
        }
    }

    return FONTX_ERR_GLYPH_NOT_FOUND;
 8007c40:	2301      	movs	r3, #1
 8007c42:	4618      	mov	r0, r3
 8007c44:	3738      	adds	r7, #56	; 0x38
 8007c46:	46bd      	mov	sp, r7
 8007c48:	bd80      	pop	{r7, pc}

08007c4a <min>:
#include "hsl.h"

hsl_t rgb888_to_hsl(rgb_t *rgb);
uint16_t rgb888_to_rgb565(rgb_t *input);

static inline int min(int a, int b) {
 8007c4a:	b480      	push	{r7}
 8007c4c:	b083      	sub	sp, #12
 8007c4e:	af00      	add	r7, sp, #0
 8007c50:	6078      	str	r0, [r7, #4]
 8007c52:	6039      	str	r1, [r7, #0]
    if (a > b) {
 8007c54:	687a      	ldr	r2, [r7, #4]
 8007c56:	683b      	ldr	r3, [r7, #0]
 8007c58:	429a      	cmp	r2, r3
 8007c5a:	dd01      	ble.n	8007c60 <min+0x16>
        return b;
 8007c5c:	683b      	ldr	r3, [r7, #0]
 8007c5e:	e000      	b.n	8007c62 <min+0x18>
    };
    return a;
 8007c60:	687b      	ldr	r3, [r7, #4]
}
 8007c62:	4618      	mov	r0, r3
 8007c64:	370c      	adds	r7, #12
 8007c66:	46bd      	mov	sp, r7
 8007c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c6c:	4770      	bx	lr
	...

08007c70 <hagl_put_pixel>:
    clip_window.x1 = x1;
    clip_window.y1 = y1;
}

void hagl_put_pixel(int16_t x0, int16_t y0, color_t color)
{
 8007c70:	b580      	push	{r7, lr}
 8007c72:	b082      	sub	sp, #8
 8007c74:	af00      	add	r7, sp, #0
 8007c76:	4603      	mov	r3, r0
 8007c78:	80fb      	strh	r3, [r7, #6]
 8007c7a:	460b      	mov	r3, r1
 8007c7c:	80bb      	strh	r3, [r7, #4]
 8007c7e:	4613      	mov	r3, r2
 8007c80:	807b      	strh	r3, [r7, #2]
    /* x0 or y0 is before the edge, nothing to do. */
    if ((x0 < clip_window.x0) || (y0 < clip_window.y0))  {
 8007c82:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007c86:	4a12      	ldr	r2, [pc, #72]	; (8007cd0 <hagl_put_pixel+0x60>)
 8007c88:	8812      	ldrh	r2, [r2, #0]
 8007c8a:	4293      	cmp	r3, r2
 8007c8c:	db1a      	blt.n	8007cc4 <hagl_put_pixel+0x54>
 8007c8e:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8007c92:	4a0f      	ldr	r2, [pc, #60]	; (8007cd0 <hagl_put_pixel+0x60>)
 8007c94:	8852      	ldrh	r2, [r2, #2]
 8007c96:	4293      	cmp	r3, r2
 8007c98:	db14      	blt.n	8007cc4 <hagl_put_pixel+0x54>
        return;
    }

    /* x0 or y0 is after the edge, nothing to do. */
    if ((x0 > clip_window.x1) || (y0 > clip_window.y1)) {
 8007c9a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007c9e:	4a0c      	ldr	r2, [pc, #48]	; (8007cd0 <hagl_put_pixel+0x60>)
 8007ca0:	8892      	ldrh	r2, [r2, #4]
 8007ca2:	4293      	cmp	r3, r2
 8007ca4:	dc10      	bgt.n	8007cc8 <hagl_put_pixel+0x58>
 8007ca6:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8007caa:	4a09      	ldr	r2, [pc, #36]	; (8007cd0 <hagl_put_pixel+0x60>)
 8007cac:	88d2      	ldrh	r2, [r2, #6]
 8007cae:	4293      	cmp	r3, r2
 8007cb0:	dc0a      	bgt.n	8007cc8 <hagl_put_pixel+0x58>
        return;
    }

    /* If still in bounds set the pixel. */
    hagl_hal_put_pixel(x0, y0, color);
 8007cb2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007cb6:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8007cba:	887a      	ldrh	r2, [r7, #2]
 8007cbc:	4618      	mov	r0, r3
 8007cbe:	f7f9 f9db 	bl	8001078 <lcd_put_pixel>
 8007cc2:	e002      	b.n	8007cca <hagl_put_pixel+0x5a>
        return;
 8007cc4:	bf00      	nop
 8007cc6:	e000      	b.n	8007cca <hagl_put_pixel+0x5a>
        return;
 8007cc8:	bf00      	nop
}
 8007cca:	3708      	adds	r7, #8
 8007ccc:	46bd      	mov	sp, r7
 8007cce:	bd80      	pop	{r7, pc}
 8007cd0:	2000000c 	.word	0x2000000c

08007cd4 <hagl_draw_hline>:
#else
    return hagl_color(0, 0, 0);
#endif /* HAGL_HAS_HAL_GET_PIXEL */
}

void hagl_draw_hline(int16_t x0, int16_t y0, uint16_t w, color_t color) {
 8007cd4:	b590      	push	{r4, r7, lr}
 8007cd6:	b085      	sub	sp, #20
 8007cd8:	af02      	add	r7, sp, #8
 8007cda:	4604      	mov	r4, r0
 8007cdc:	4608      	mov	r0, r1
 8007cde:	4611      	mov	r1, r2
 8007ce0:	461a      	mov	r2, r3
 8007ce2:	4623      	mov	r3, r4
 8007ce4:	80fb      	strh	r3, [r7, #6]
 8007ce6:	4603      	mov	r3, r0
 8007ce8:	80bb      	strh	r3, [r7, #4]
 8007cea:	460b      	mov	r3, r1
 8007cec:	807b      	strh	r3, [r7, #2]
 8007cee:	4613      	mov	r3, r2
 8007cf0:	803b      	strh	r3, [r7, #0]
        width = width - (x0 + width - clip_window.x1);
    }

    hagl_hal_hline(x0, y0, width, color);
#else
    hagl_draw_line(x0, y0, x0 + w, y0, color);
 8007cf2:	88fa      	ldrh	r2, [r7, #6]
 8007cf4:	887b      	ldrh	r3, [r7, #2]
 8007cf6:	4413      	add	r3, r2
 8007cf8:	b29b      	uxth	r3, r3
 8007cfa:	b21a      	sxth	r2, r3
 8007cfc:	f9b7 4004 	ldrsh.w	r4, [r7, #4]
 8007d00:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8007d04:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8007d08:	883b      	ldrh	r3, [r7, #0]
 8007d0a:	9300      	str	r3, [sp, #0]
 8007d0c:	4623      	mov	r3, r4
 8007d0e:	f000 f827 	bl	8007d60 <hagl_draw_line>
#endif
}
 8007d12:	bf00      	nop
 8007d14:	370c      	adds	r7, #12
 8007d16:	46bd      	mov	sp, r7
 8007d18:	bd90      	pop	{r4, r7, pc}

08007d1a <hagl_draw_vline>:

/*
 * Draw a vertical line with given color. If HAL supports it uses
 * hardware vline drawing. If not falls back to vanilla line drawing.
 */
void hagl_draw_vline(int16_t x0, int16_t y0, uint16_t h, color_t color) {
 8007d1a:	b590      	push	{r4, r7, lr}
 8007d1c:	b085      	sub	sp, #20
 8007d1e:	af02      	add	r7, sp, #8
 8007d20:	4604      	mov	r4, r0
 8007d22:	4608      	mov	r0, r1
 8007d24:	4611      	mov	r1, r2
 8007d26:	461a      	mov	r2, r3
 8007d28:	4623      	mov	r3, r4
 8007d2a:	80fb      	strh	r3, [r7, #6]
 8007d2c:	4603      	mov	r3, r0
 8007d2e:	80bb      	strh	r3, [r7, #4]
 8007d30:	460b      	mov	r3, r1
 8007d32:	807b      	strh	r3, [r7, #2]
 8007d34:	4613      	mov	r3, r2
 8007d36:	803b      	strh	r3, [r7, #0]
        height = height - (y0 + height - clip_window.y1);
    }

    hagl_hal_vline(x0, y0, height, color);
#else
    hagl_draw_line(x0, y0, x0, y0 + h, color);
 8007d38:	88ba      	ldrh	r2, [r7, #4]
 8007d3a:	887b      	ldrh	r3, [r7, #2]
 8007d3c:	4413      	add	r3, r2
 8007d3e:	b29b      	uxth	r3, r3
 8007d40:	b21c      	sxth	r4, r3
 8007d42:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8007d46:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8007d4a:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8007d4e:	883b      	ldrh	r3, [r7, #0]
 8007d50:	9300      	str	r3, [sp, #0]
 8007d52:	4623      	mov	r3, r4
 8007d54:	f000 f804 	bl	8007d60 <hagl_draw_line>
#endif
}
 8007d58:	bf00      	nop
 8007d5a:	370c      	adds	r7, #12
 8007d5c:	46bd      	mov	sp, r7
 8007d5e:	bd90      	pop	{r4, r7, pc}

08007d60 <hagl_draw_line>:

/*
 * Draw a line using Bresenham's algorithm with given color.
 */
void hagl_draw_line(int16_t x0, int16_t y0, int16_t x1, int16_t y1, color_t color)
{
 8007d60:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007d62:	b089      	sub	sp, #36	; 0x24
 8007d64:	af02      	add	r7, sp, #8
 8007d66:	4604      	mov	r4, r0
 8007d68:	4608      	mov	r0, r1
 8007d6a:	4611      	mov	r1, r2
 8007d6c:	461a      	mov	r2, r3
 8007d6e:	4623      	mov	r3, r4
 8007d70:	80fb      	strh	r3, [r7, #6]
 8007d72:	4603      	mov	r3, r0
 8007d74:	80bb      	strh	r3, [r7, #4]
 8007d76:	460b      	mov	r3, r1
 8007d78:	807b      	strh	r3, [r7, #2]
 8007d7a:	4613      	mov	r3, r2
 8007d7c:	803b      	strh	r3, [r7, #0]
    /* Clip coordinates to fit clip window. */
    if (false == clip_line(&x0, &y0, &x1, &y1, clip_window)) {
 8007d7e:	463b      	mov	r3, r7
 8007d80:	1cba      	adds	r2, r7, #2
 8007d82:	1d3d      	adds	r5, r7, #4
 8007d84:	1dbc      	adds	r4, r7, #6
 8007d86:	494a      	ldr	r1, [pc, #296]	; (8007eb0 <hagl_draw_line+0x150>)
 8007d88:	466e      	mov	r6, sp
 8007d8a:	c903      	ldmia	r1, {r0, r1}
 8007d8c:	e886 0003 	stmia.w	r6, {r0, r1}
 8007d90:	4629      	mov	r1, r5
 8007d92:	4620      	mov	r0, r4
 8007d94:	f7ff fd8f 	bl	80078b6 <clip_line>
 8007d98:	4603      	mov	r3, r0
 8007d9a:	f083 0301 	eor.w	r3, r3, #1
 8007d9e:	b2db      	uxtb	r3, r3
 8007da0:	2b00      	cmp	r3, #0
 8007da2:	d17e      	bne.n	8007ea2 <hagl_draw_line+0x142>
    int16_t dy;
    int16_t sy;
    int16_t err;
    int16_t e2;

    dx = ABS(x1 - x0);
 8007da4:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8007da8:	461a      	mov	r2, r3
 8007daa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007dae:	1ad3      	subs	r3, r2, r3
 8007db0:	2b00      	cmp	r3, #0
 8007db2:	bfb8      	it	lt
 8007db4:	425b      	neglt	r3, r3
 8007db6:	82bb      	strh	r3, [r7, #20]
    sx = x0 < x1 ? 1 : -1;
 8007db8:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8007dbc:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8007dc0:	429a      	cmp	r2, r3
 8007dc2:	da01      	bge.n	8007dc8 <hagl_draw_line+0x68>
 8007dc4:	2301      	movs	r3, #1
 8007dc6:	e001      	b.n	8007dcc <hagl_draw_line+0x6c>
 8007dc8:	f04f 33ff 	mov.w	r3, #4294967295
 8007dcc:	827b      	strh	r3, [r7, #18]
    dy = ABS(y1 - y0);
 8007dce:	f9b7 3000 	ldrsh.w	r3, [r7]
 8007dd2:	461a      	mov	r2, r3
 8007dd4:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8007dd8:	1ad3      	subs	r3, r2, r3
 8007dda:	2b00      	cmp	r3, #0
 8007ddc:	bfb8      	it	lt
 8007dde:	425b      	neglt	r3, r3
 8007de0:	823b      	strh	r3, [r7, #16]
    sy = y0 < y1 ? 1 : -1;
 8007de2:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8007de6:	f9b7 3000 	ldrsh.w	r3, [r7]
 8007dea:	429a      	cmp	r2, r3
 8007dec:	da01      	bge.n	8007df2 <hagl_draw_line+0x92>
 8007dee:	2301      	movs	r3, #1
 8007df0:	e001      	b.n	8007df6 <hagl_draw_line+0x96>
 8007df2:	f04f 33ff 	mov.w	r3, #4294967295
 8007df6:	81fb      	strh	r3, [r7, #14]
    err = (dx > dy ? dx : -dy) / 2;
 8007df8:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8007dfc:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8007e00:	429a      	cmp	r2, r3
 8007e02:	dd06      	ble.n	8007e12 <hagl_draw_line+0xb2>
 8007e04:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8007e08:	0fda      	lsrs	r2, r3, #31
 8007e0a:	4413      	add	r3, r2
 8007e0c:	105b      	asrs	r3, r3, #1
 8007e0e:	b21b      	sxth	r3, r3
 8007e10:	e006      	b.n	8007e20 <hagl_draw_line+0xc0>
 8007e12:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8007e16:	0fda      	lsrs	r2, r3, #31
 8007e18:	4413      	add	r3, r2
 8007e1a:	105b      	asrs	r3, r3, #1
 8007e1c:	425b      	negs	r3, r3
 8007e1e:	b21b      	sxth	r3, r3
 8007e20:	82fb      	strh	r3, [r7, #22]

    while (1) {
        hagl_put_pixel(x0, y0, color);
 8007e22:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007e26:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8007e2a:	8e3a      	ldrh	r2, [r7, #48]	; 0x30
 8007e2c:	4618      	mov	r0, r3
 8007e2e:	f7ff ff1f 	bl	8007c70 <hagl_put_pixel>

        if (x0 == x1 && y0 == y1) {
 8007e32:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8007e36:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8007e3a:	429a      	cmp	r2, r3
 8007e3c:	d105      	bne.n	8007e4a <hagl_draw_line+0xea>
 8007e3e:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8007e42:	f9b7 3000 	ldrsh.w	r3, [r7]
 8007e46:	429a      	cmp	r2, r3
 8007e48:	d02d      	beq.n	8007ea6 <hagl_draw_line+0x146>
            break;
        };

        e2 = err + err;
 8007e4a:	8afb      	ldrh	r3, [r7, #22]
 8007e4c:	005b      	lsls	r3, r3, #1
 8007e4e:	b29b      	uxth	r3, r3
 8007e50:	81bb      	strh	r3, [r7, #12]

        if (e2 > -dx) {
 8007e52:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8007e56:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8007e5a:	425b      	negs	r3, r3
 8007e5c:	429a      	cmp	r2, r3
 8007e5e:	dd0c      	ble.n	8007e7a <hagl_draw_line+0x11a>
            err -= dy;
 8007e60:	8afa      	ldrh	r2, [r7, #22]
 8007e62:	8a3b      	ldrh	r3, [r7, #16]
 8007e64:	1ad3      	subs	r3, r2, r3
 8007e66:	b29b      	uxth	r3, r3
 8007e68:	82fb      	strh	r3, [r7, #22]
            x0 += sx;
 8007e6a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007e6e:	b29a      	uxth	r2, r3
 8007e70:	8a7b      	ldrh	r3, [r7, #18]
 8007e72:	4413      	add	r3, r2
 8007e74:	b29b      	uxth	r3, r3
 8007e76:	b21b      	sxth	r3, r3
 8007e78:	80fb      	strh	r3, [r7, #6]
        }

        if (e2 < dy) {
 8007e7a:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8007e7e:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8007e82:	429a      	cmp	r2, r3
 8007e84:	dacd      	bge.n	8007e22 <hagl_draw_line+0xc2>
            err += dx;
 8007e86:	8afa      	ldrh	r2, [r7, #22]
 8007e88:	8abb      	ldrh	r3, [r7, #20]
 8007e8a:	4413      	add	r3, r2
 8007e8c:	b29b      	uxth	r3, r3
 8007e8e:	82fb      	strh	r3, [r7, #22]
            y0 += sy;
 8007e90:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8007e94:	b29a      	uxth	r2, r3
 8007e96:	89fb      	ldrh	r3, [r7, #14]
 8007e98:	4413      	add	r3, r2
 8007e9a:	b29b      	uxth	r3, r3
 8007e9c:	b21b      	sxth	r3, r3
 8007e9e:	80bb      	strh	r3, [r7, #4]
        hagl_put_pixel(x0, y0, color);
 8007ea0:	e7bf      	b.n	8007e22 <hagl_draw_line+0xc2>
        return;
 8007ea2:	bf00      	nop
 8007ea4:	e000      	b.n	8007ea8 <hagl_draw_line+0x148>
            break;
 8007ea6:	bf00      	nop
        }
    }
}
 8007ea8:	371c      	adds	r7, #28
 8007eaa:	46bd      	mov	sp, r7
 8007eac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007eae:	bf00      	nop
 8007eb0:	2000000c 	.word	0x2000000c

08007eb4 <hagl_put_char>:

    return 0;
}

uint8_t hagl_put_char(char code, int16_t x0, int16_t y0, color_t color, const uint8_t *font)
{
 8007eb4:	b5b0      	push	{r4, r5, r7, lr}
 8007eb6:	f5ad 5d81 	sub.w	sp, sp, #4128	; 0x1020
 8007eba:	b082      	sub	sp, #8
 8007ebc:	af00      	add	r7, sp, #0
 8007ebe:	4605      	mov	r5, r0
 8007ec0:	460c      	mov	r4, r1
 8007ec2:	4610      	mov	r0, r2
 8007ec4:	4619      	mov	r1, r3
 8007ec6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8007eca:	462a      	mov	r2, r5
 8007ecc:	f803 2c21 	strb.w	r2, [r3, #-33]
 8007ed0:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8007ed4:	4622      	mov	r2, r4
 8007ed6:	f823 2c24 	strh.w	r2, [r3, #-36]
 8007eda:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8007ede:	4602      	mov	r2, r0
 8007ee0:	f823 2c26 	strh.w	r2, [r3, #-38]
 8007ee4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8007ee8:	460a      	mov	r2, r1
 8007eea:	f823 2c28 	strh.w	r2, [r3, #-40]
    uint8_t set, status;
    color_t buffer[HAGL_CHAR_BUFFER_SIZE];
    bitmap_t bitmap;
    fontx_glyph_t glyph;

    status = fontx_glyph(&glyph, code, font);
 8007eee:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8007ef2:	f813 1c21 	ldrb.w	r1, [r3, #-33]
 8007ef6:	f107 0308 	add.w	r3, r7, #8
 8007efa:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 8007efe:	f102 0218 	add.w	r2, r2, #24
 8007f02:	6812      	ldr	r2, [r2, #0]
 8007f04:	4618      	mov	r0, r3
 8007f06:	f7ff fe0e 	bl	8007b26 <fontx_glyph>
 8007f0a:	4603      	mov	r3, r0
 8007f0c:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 8007f10:	f102 0201 	add.w	r2, r2, #1
 8007f14:	7013      	strb	r3, [r2, #0]

    if (0 != status) {
 8007f16:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 8007f1a:	f103 0301 	add.w	r3, r3, #1
 8007f1e:	781b      	ldrb	r3, [r3, #0]
 8007f20:	2b00      	cmp	r3, #0
 8007f22:	d001      	beq.n	8007f28 <hagl_put_char+0x74>
        return 0;
 8007f24:	2300      	movs	r3, #0
 8007f26:	e0c5      	b.n	80080b4 <hagl_put_char+0x200>
    }

    bitmap.width = glyph.width,
 8007f28:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8007f2c:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 8007f30:	b29a      	uxth	r2, r3
 8007f32:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8007f36:	f823 2c18 	strh.w	r2, [r3, #-24]
    bitmap.height = glyph.height,
 8007f3a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8007f3e:	f813 3c1f 	ldrb.w	r3, [r3, #-31]
 8007f42:	b29a      	uxth	r2, r3
 8007f44:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8007f48:	f823 2c16 	strh.w	r2, [r3, #-22]
    bitmap.depth = DISPLAY_DEPTH,
 8007f4c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8007f50:	2210      	movs	r2, #16
 8007f52:	f803 2c12 	strb.w	r2, [r3, #-18]

    bitmap_init(&bitmap, (uint8_t *)buffer);
 8007f56:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8007f5a:	3a08      	subs	r2, #8
 8007f5c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8007f60:	3b18      	subs	r3, #24
 8007f62:	4611      	mov	r1, r2
 8007f64:	4618      	mov	r0, r3
 8007f66:	f7ff fc48 	bl	80077fa <bitmap_init>

    color_t *ptr = (color_t *) bitmap.buffer;
 8007f6a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8007f6e:	f853 3c0c 	ldr.w	r3, [r3, #-12]
 8007f72:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 8007f76:	f102 0204 	add.w	r2, r2, #4
 8007f7a:	6013      	str	r3, [r2, #0]

    for (uint8_t y = 0; y < glyph.height; y++) {
 8007f7c:	2300      	movs	r3, #0
 8007f7e:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 8007f82:	f102 0203 	add.w	r2, r2, #3
 8007f86:	7013      	strb	r3, [r2, #0]
 8007f88:	e075      	b.n	8008076 <hagl_put_char+0x1c2>
        for (uint8_t x = 0; x < glyph.width; x++) {
 8007f8a:	2300      	movs	r3, #0
 8007f8c:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 8007f90:	f102 0202 	add.w	r2, r2, #2
 8007f94:	7013      	strb	r3, [r2, #0]
 8007f96:	e04b      	b.n	8008030 <hagl_put_char+0x17c>
            set = *(glyph.buffer + x / 8) & (0x80 >> (x % 8));
 8007f98:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8007f9c:	f853 3c1c 	ldr.w	r3, [r3, #-28]
 8007fa0:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 8007fa4:	f102 0202 	add.w	r2, r2, #2
 8007fa8:	7812      	ldrb	r2, [r2, #0]
 8007faa:	08d2      	lsrs	r2, r2, #3
 8007fac:	b2d2      	uxtb	r2, r2
 8007fae:	4413      	add	r3, r2
 8007fb0:	781b      	ldrb	r3, [r3, #0]
 8007fb2:	b25a      	sxtb	r2, r3
 8007fb4:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 8007fb8:	f103 0302 	add.w	r3, r3, #2
 8007fbc:	781b      	ldrb	r3, [r3, #0]
 8007fbe:	f003 0307 	and.w	r3, r3, #7
 8007fc2:	2180      	movs	r1, #128	; 0x80
 8007fc4:	fa41 f303 	asr.w	r3, r1, r3
 8007fc8:	b25b      	sxtb	r3, r3
 8007fca:	4013      	ands	r3, r2
 8007fcc:	b25b      	sxtb	r3, r3
 8007fce:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 8007fd2:	7013      	strb	r3, [r2, #0]
            if (set) {
 8007fd4:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 8007fd8:	781b      	ldrb	r3, [r3, #0]
 8007fda:	2b00      	cmp	r3, #0
 8007fdc:	d010      	beq.n	8008000 <hagl_put_char+0x14c>
                *(ptr++) = color;
 8007fde:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 8007fe2:	f103 0304 	add.w	r3, r3, #4
 8007fe6:	681b      	ldr	r3, [r3, #0]
 8007fe8:	1c9a      	adds	r2, r3, #2
 8007fea:	f507 5181 	add.w	r1, r7, #4128	; 0x1020
 8007fee:	f101 0104 	add.w	r1, r1, #4
 8007ff2:	600a      	str	r2, [r1, #0]
 8007ff4:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8007ff8:	f832 2c28 	ldrh.w	r2, [r2, #-40]
 8007ffc:	801a      	strh	r2, [r3, #0]
 8007ffe:	e00c      	b.n	800801a <hagl_put_char+0x166>
            } else {
                *(ptr++) = 0x0000;
 8008000:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 8008004:	f103 0304 	add.w	r3, r3, #4
 8008008:	681b      	ldr	r3, [r3, #0]
 800800a:	1c9a      	adds	r2, r3, #2
 800800c:	f507 5181 	add.w	r1, r7, #4128	; 0x1020
 8008010:	f101 0104 	add.w	r1, r1, #4
 8008014:	600a      	str	r2, [r1, #0]
 8008016:	2200      	movs	r2, #0
 8008018:	801a      	strh	r2, [r3, #0]
        for (uint8_t x = 0; x < glyph.width; x++) {
 800801a:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 800801e:	f103 0302 	add.w	r3, r3, #2
 8008022:	781b      	ldrb	r3, [r3, #0]
 8008024:	3301      	adds	r3, #1
 8008026:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 800802a:	f102 0202 	add.w	r2, r2, #2
 800802e:	7013      	strb	r3, [r2, #0]
 8008030:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8008034:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 8008038:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 800803c:	f102 0202 	add.w	r2, r2, #2
 8008040:	7812      	ldrb	r2, [r2, #0]
 8008042:	429a      	cmp	r2, r3
 8008044:	d3a8      	bcc.n	8007f98 <hagl_put_char+0xe4>
            }
        }
        glyph.buffer += glyph.pitch;
 8008046:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800804a:	f853 3c1c 	ldr.w	r3, [r3, #-28]
 800804e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8008052:	f812 2c1d 	ldrb.w	r2, [r2, #-29]
 8008056:	4413      	add	r3, r2
 8008058:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800805c:	f842 3c1c 	str.w	r3, [r2, #-28]
    for (uint8_t y = 0; y < glyph.height; y++) {
 8008060:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 8008064:	f103 0303 	add.w	r3, r3, #3
 8008068:	781b      	ldrb	r3, [r3, #0]
 800806a:	3301      	adds	r3, #1
 800806c:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 8008070:	f102 0203 	add.w	r2, r2, #3
 8008074:	7013      	strb	r3, [r2, #0]
 8008076:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800807a:	f813 3c1f 	ldrb.w	r3, [r3, #-31]
 800807e:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 8008082:	f102 0203 	add.w	r2, r2, #3
 8008086:	7812      	ldrb	r2, [r2, #0]
 8008088:	429a      	cmp	r2, r3
 800808a:	f4ff af7e 	bcc.w	8007f8a <hagl_put_char+0xd6>
    }

    hagl_blit(x0, y0, &bitmap);
 800808e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8008092:	3b18      	subs	r3, #24
 8008094:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8008098:	f932 1c26 	ldrsh.w	r1, [r2, #-38]
 800809c:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80080a0:	f932 0c24 	ldrsh.w	r0, [r2, #-36]
 80080a4:	461a      	mov	r2, r3
 80080a6:	f000 f85b 	bl	8008160 <hagl_blit>

    return bitmap.width;
 80080aa:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80080ae:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 80080b2:	b2db      	uxtb	r3, r3
}
 80080b4:	4618      	mov	r0, r3
 80080b6:	f507 5781 	add.w	r7, r7, #4128	; 0x1020
 80080ba:	3708      	adds	r7, #8
 80080bc:	46bd      	mov	sp, r7
 80080be:	bdb0      	pop	{r4, r5, r7, pc}

080080c0 <hagl_put_text>:
 * Write a string of text by calling hagl_put_char() repeadetly. CR and LF
 * continue from the next line.
 */

uint16_t hagl_put_text(const char *str, int16_t x0, int16_t y0, color_t color, const unsigned char *font)
{
 80080c0:	b590      	push	{r4, r7, lr}
 80080c2:	b08d      	sub	sp, #52	; 0x34
 80080c4:	af02      	add	r7, sp, #8
 80080c6:	60f8      	str	r0, [r7, #12]
 80080c8:	4608      	mov	r0, r1
 80080ca:	4611      	mov	r1, r2
 80080cc:	461a      	mov	r2, r3
 80080ce:	4603      	mov	r3, r0
 80080d0:	817b      	strh	r3, [r7, #10]
 80080d2:	460b      	mov	r3, r1
 80080d4:	813b      	strh	r3, [r7, #8]
 80080d6:	4613      	mov	r3, r2
 80080d8:	80fb      	strh	r3, [r7, #6]
    wchar_t temp;
    uint8_t status;
    uint16_t original = x0;
 80080da:	897b      	ldrh	r3, [r7, #10]
 80080dc:	84fb      	strh	r3, [r7, #38]	; 0x26
    fontx_meta_t meta;

    status = fontx_meta(&meta, font);
 80080de:	f107 0314 	add.w	r3, r7, #20
 80080e2:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80080e4:	4618      	mov	r0, r3
 80080e6:	f7ff fd01 	bl	8007aec <fontx_meta>
 80080ea:	4603      	mov	r3, r0
 80080ec:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
    if (0 != status) {
 80080f0:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 80080f4:	2b00      	cmp	r3, #0
 80080f6:	d001      	beq.n	80080fc <hagl_put_text+0x3c>
        return 0;
 80080f8:	2300      	movs	r3, #0
 80080fa:	e02d      	b.n	8008158 <hagl_put_text+0x98>
    }

    do {
        temp = *str++;
 80080fc:	68fb      	ldr	r3, [r7, #12]
 80080fe:	1c5a      	adds	r2, r3, #1
 8008100:	60fa      	str	r2, [r7, #12]
 8008102:	781b      	ldrb	r3, [r3, #0]
 8008104:	623b      	str	r3, [r7, #32]
        if (13 == temp || 10 == temp) {
 8008106:	6a3b      	ldr	r3, [r7, #32]
 8008108:	2b0d      	cmp	r3, #13
 800810a:	d002      	beq.n	8008112 <hagl_put_text+0x52>
 800810c:	6a3b      	ldr	r3, [r7, #32]
 800810e:	2b0a      	cmp	r3, #10
 8008110:	d108      	bne.n	8008124 <hagl_put_text+0x64>
            x0 = 0;
 8008112:	2300      	movs	r3, #0
 8008114:	817b      	strh	r3, [r7, #10]
            y0 += meta.height;
 8008116:	7fbb      	ldrb	r3, [r7, #30]
 8008118:	b29a      	uxth	r2, r3
 800811a:	893b      	ldrh	r3, [r7, #8]
 800811c:	4413      	add	r3, r2
 800811e:	b29b      	uxth	r3, r3
 8008120:	813b      	strh	r3, [r7, #8]
 8008122:	e011      	b.n	8008148 <hagl_put_text+0x88>
        } else {
            x0 += hagl_put_char(temp, x0, y0, color, font);
 8008124:	6a3b      	ldr	r3, [r7, #32]
 8008126:	b2d8      	uxtb	r0, r3
 8008128:	88fc      	ldrh	r4, [r7, #6]
 800812a:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 800812e:	f9b7 100a 	ldrsh.w	r1, [r7, #10]
 8008132:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008134:	9300      	str	r3, [sp, #0]
 8008136:	4623      	mov	r3, r4
 8008138:	f7ff febc 	bl	8007eb4 <hagl_put_char>
 800813c:	4603      	mov	r3, r0
 800813e:	b29a      	uxth	r2, r3
 8008140:	897b      	ldrh	r3, [r7, #10]
 8008142:	4413      	add	r3, r2
 8008144:	b29b      	uxth	r3, r3
 8008146:	817b      	strh	r3, [r7, #10]
        }
    } while (*str != 0);
 8008148:	68fb      	ldr	r3, [r7, #12]
 800814a:	781b      	ldrb	r3, [r3, #0]
 800814c:	2b00      	cmp	r3, #0
 800814e:	d1d5      	bne.n	80080fc <hagl_put_text+0x3c>

    return x0 - original;
 8008150:	897a      	ldrh	r2, [r7, #10]
 8008152:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8008154:	1ad3      	subs	r3, r2, r3
 8008156:	b29b      	uxth	r3, r3
}
 8008158:	4618      	mov	r0, r3
 800815a:	372c      	adds	r7, #44	; 0x2c
 800815c:	46bd      	mov	sp, r7
 800815e:	bd90      	pop	{r4, r7, pc}

08008160 <hagl_blit>:
 * configurable source and destination see the file blit.c.
 *
 * TODO: Handle transparency.
 */

void hagl_blit(int16_t x0, int16_t y0, bitmap_t *source) {
 8008160:	b580      	push	{r7, lr}
 8008162:	b086      	sub	sp, #24
 8008164:	af00      	add	r7, sp, #0
 8008166:	4603      	mov	r3, r0
 8008168:	603a      	str	r2, [r7, #0]
 800816a:	80fb      	strh	r3, [r7, #6]
 800816c:	460b      	mov	r3, r1
 800816e:	80bb      	strh	r3, [r7, #4]
        /* Inside of bounds, can use HAL provided blit. */
        hagl_hal_blit(x0, y0, source);
    }
#else
    color_t color;
    color_t *ptr = (color_t *) source->buffer;
 8008170:	683b      	ldr	r3, [r7, #0]
 8008172:	68db      	ldr	r3, [r3, #12]
 8008174:	617b      	str	r3, [r7, #20]

    for (uint16_t y = 0; y < source->height; y++) {
 8008176:	2300      	movs	r3, #0
 8008178:	827b      	strh	r3, [r7, #18]
 800817a:	e020      	b.n	80081be <hagl_blit+0x5e>
        for (uint16_t x = 0; x < source->width; x++) {
 800817c:	2300      	movs	r3, #0
 800817e:	823b      	strh	r3, [r7, #16]
 8008180:	e015      	b.n	80081ae <hagl_blit+0x4e>
            color = *(ptr++);
 8008182:	697b      	ldr	r3, [r7, #20]
 8008184:	1c9a      	adds	r2, r3, #2
 8008186:	617a      	str	r2, [r7, #20]
 8008188:	881b      	ldrh	r3, [r3, #0]
 800818a:	81fb      	strh	r3, [r7, #14]
            hagl_put_pixel(x0 + x, y0 + y, color);
 800818c:	88fa      	ldrh	r2, [r7, #6]
 800818e:	8a3b      	ldrh	r3, [r7, #16]
 8008190:	4413      	add	r3, r2
 8008192:	b29b      	uxth	r3, r3
 8008194:	b218      	sxth	r0, r3
 8008196:	88ba      	ldrh	r2, [r7, #4]
 8008198:	8a7b      	ldrh	r3, [r7, #18]
 800819a:	4413      	add	r3, r2
 800819c:	b29b      	uxth	r3, r3
 800819e:	b21b      	sxth	r3, r3
 80081a0:	89fa      	ldrh	r2, [r7, #14]
 80081a2:	4619      	mov	r1, r3
 80081a4:	f7ff fd64 	bl	8007c70 <hagl_put_pixel>
        for (uint16_t x = 0; x < source->width; x++) {
 80081a8:	8a3b      	ldrh	r3, [r7, #16]
 80081aa:	3301      	adds	r3, #1
 80081ac:	823b      	strh	r3, [r7, #16]
 80081ae:	683b      	ldr	r3, [r7, #0]
 80081b0:	881b      	ldrh	r3, [r3, #0]
 80081b2:	8a3a      	ldrh	r2, [r7, #16]
 80081b4:	429a      	cmp	r2, r3
 80081b6:	d3e4      	bcc.n	8008182 <hagl_blit+0x22>
    for (uint16_t y = 0; y < source->height; y++) {
 80081b8:	8a7b      	ldrh	r3, [r7, #18]
 80081ba:	3301      	adds	r3, #1
 80081bc:	827b      	strh	r3, [r7, #18]
 80081be:	683b      	ldr	r3, [r7, #0]
 80081c0:	885b      	ldrh	r3, [r3, #2]
 80081c2:	8a7a      	ldrh	r2, [r7, #18]
 80081c4:	429a      	cmp	r2, r3
 80081c6:	d3d9      	bcc.n	800817c <hagl_blit+0x1c>
        }
    }
#endif
};
 80081c8:	bf00      	nop
 80081ca:	bf00      	nop
 80081cc:	3718      	adds	r7, #24
 80081ce:	46bd      	mov	sp, r7
 80081d0:	bd80      	pop	{r7, pc}
	...

080081d4 <hagl_draw_rounded_rectangle>:
void hagl_fill_triangle(int16_t x0, int16_t y0, int16_t x1, int16_t y1, int16_t x2, int16_t y2, color_t color) {
    int16_t vertices[6] = {x0, y0, x1, y1, x2, y2};
    hagl_fill_polygon(3, vertices, color);
}

void hagl_draw_rounded_rectangle(int16_t x0, int16_t y0, int16_t x1, int16_t y1, int16_t r, color_t color) {
 80081d4:	b590      	push	{r4, r7, lr}
 80081d6:	b087      	sub	sp, #28
 80081d8:	af00      	add	r7, sp, #0
 80081da:	4604      	mov	r4, r0
 80081dc:	4608      	mov	r0, r1
 80081de:	4611      	mov	r1, r2
 80081e0:	461a      	mov	r2, r3
 80081e2:	4623      	mov	r3, r4
 80081e4:	80fb      	strh	r3, [r7, #6]
 80081e6:	4603      	mov	r3, r0
 80081e8:	80bb      	strh	r3, [r7, #4]
 80081ea:	460b      	mov	r3, r1
 80081ec:	807b      	strh	r3, [r7, #2]
 80081ee:	4613      	mov	r3, r2
 80081f0:	803b      	strh	r3, [r7, #0]

    uint16_t width, height;
    int16_t x, y, d;

    /* Make sure x0 is smaller than x1. */
    if (x0 > x1) {
 80081f2:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80081f6:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80081fa:	429a      	cmp	r2, r3
 80081fc:	dd0e      	ble.n	800821c <hagl_draw_rounded_rectangle+0x48>
        x0 = x0 + x1;
 80081fe:	88fa      	ldrh	r2, [r7, #6]
 8008200:	887b      	ldrh	r3, [r7, #2]
 8008202:	4413      	add	r3, r2
 8008204:	b29b      	uxth	r3, r3
 8008206:	80fb      	strh	r3, [r7, #6]
        x1 = x0 - x1;
 8008208:	88fa      	ldrh	r2, [r7, #6]
 800820a:	887b      	ldrh	r3, [r7, #2]
 800820c:	1ad3      	subs	r3, r2, r3
 800820e:	b29b      	uxth	r3, r3
 8008210:	807b      	strh	r3, [r7, #2]
        x0 = x0 - x1;
 8008212:	88fa      	ldrh	r2, [r7, #6]
 8008214:	887b      	ldrh	r3, [r7, #2]
 8008216:	1ad3      	subs	r3, r2, r3
 8008218:	b29b      	uxth	r3, r3
 800821a:	80fb      	strh	r3, [r7, #6]
    }

    /* Make sure y0 is smaller than y1. */
    if (y0 > y1) {
 800821c:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8008220:	f9b7 3000 	ldrsh.w	r3, [r7]
 8008224:	429a      	cmp	r2, r3
 8008226:	dd0e      	ble.n	8008246 <hagl_draw_rounded_rectangle+0x72>
        y0 = y0 + y1;
 8008228:	88ba      	ldrh	r2, [r7, #4]
 800822a:	883b      	ldrh	r3, [r7, #0]
 800822c:	4413      	add	r3, r2
 800822e:	b29b      	uxth	r3, r3
 8008230:	80bb      	strh	r3, [r7, #4]
        y1 = y0 - y1;
 8008232:	88ba      	ldrh	r2, [r7, #4]
 8008234:	883b      	ldrh	r3, [r7, #0]
 8008236:	1ad3      	subs	r3, r2, r3
 8008238:	b29b      	uxth	r3, r3
 800823a:	803b      	strh	r3, [r7, #0]
        y0 = y0 - y1;
 800823c:	88ba      	ldrh	r2, [r7, #4]
 800823e:	883b      	ldrh	r3, [r7, #0]
 8008240:	1ad3      	subs	r3, r2, r3
 8008242:	b29b      	uxth	r3, r3
 8008244:	80bb      	strh	r3, [r7, #4]
    }

    /* x1 or y1 is before the edge, nothing to do. */
    if ((x1 < clip_window.x0) || (y1 < clip_window.y0))  {
 8008246:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800824a:	4a52      	ldr	r2, [pc, #328]	; (8008394 <hagl_draw_rounded_rectangle+0x1c0>)
 800824c:	8812      	ldrh	r2, [r2, #0]
 800824e:	4293      	cmp	r3, r2
 8008250:	f2c0 8153 	blt.w	80084fa <hagl_draw_rounded_rectangle+0x326>
 8008254:	f9b7 3000 	ldrsh.w	r3, [r7]
 8008258:	4a4e      	ldr	r2, [pc, #312]	; (8008394 <hagl_draw_rounded_rectangle+0x1c0>)
 800825a:	8852      	ldrh	r2, [r2, #2]
 800825c:	4293      	cmp	r3, r2
 800825e:	f2c0 814c 	blt.w	80084fa <hagl_draw_rounded_rectangle+0x326>
        return;
    }

    /* x0 or y0 is after the edge, nothing to do. */
    if ((x0 > clip_window.x1) || (y0 > clip_window.y1)) {
 8008262:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8008266:	4a4b      	ldr	r2, [pc, #300]	; (8008394 <hagl_draw_rounded_rectangle+0x1c0>)
 8008268:	8892      	ldrh	r2, [r2, #4]
 800826a:	4293      	cmp	r3, r2
 800826c:	f300 8147 	bgt.w	80084fe <hagl_draw_rounded_rectangle+0x32a>
 8008270:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8008274:	4a47      	ldr	r2, [pc, #284]	; (8008394 <hagl_draw_rounded_rectangle+0x1c0>)
 8008276:	88d2      	ldrh	r2, [r2, #6]
 8008278:	4293      	cmp	r3, r2
 800827a:	f300 8140 	bgt.w	80084fe <hagl_draw_rounded_rectangle+0x32a>
        return;
    }

    /* Max radius is half of shortest edge. */
    width = x1 - x0 + 1;
 800827e:	887a      	ldrh	r2, [r7, #2]
 8008280:	88fb      	ldrh	r3, [r7, #6]
 8008282:	1ad3      	subs	r3, r2, r3
 8008284:	b29b      	uxth	r3, r3
 8008286:	3301      	adds	r3, #1
 8008288:	823b      	strh	r3, [r7, #16]
    height = y1 - y0 + 1;
 800828a:	883a      	ldrh	r2, [r7, #0]
 800828c:	88bb      	ldrh	r3, [r7, #4]
 800828e:	1ad3      	subs	r3, r2, r3
 8008290:	b29b      	uxth	r3, r3
 8008292:	3301      	adds	r3, #1
 8008294:	81fb      	strh	r3, [r7, #14]
    r = min(r, min(width / 2, height / 2));
 8008296:	f9b7 4028 	ldrsh.w	r4, [r7, #40]	; 0x28
 800829a:	8a3b      	ldrh	r3, [r7, #16]
 800829c:	085b      	lsrs	r3, r3, #1
 800829e:	b29b      	uxth	r3, r3
 80082a0:	461a      	mov	r2, r3
 80082a2:	89fb      	ldrh	r3, [r7, #14]
 80082a4:	085b      	lsrs	r3, r3, #1
 80082a6:	b29b      	uxth	r3, r3
 80082a8:	4619      	mov	r1, r3
 80082aa:	4610      	mov	r0, r2
 80082ac:	f7ff fccd 	bl	8007c4a <min>
 80082b0:	4603      	mov	r3, r0
 80082b2:	4619      	mov	r1, r3
 80082b4:	4620      	mov	r0, r4
 80082b6:	f7ff fcc8 	bl	8007c4a <min>
 80082ba:	4603      	mov	r3, r0
 80082bc:	853b      	strh	r3, [r7, #40]	; 0x28

    hagl_draw_hline(x0 + r, y0, width - 2 * r, color);
 80082be:	88fa      	ldrh	r2, [r7, #6]
 80082c0:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80082c2:	4413      	add	r3, r2
 80082c4:	b29b      	uxth	r3, r3
 80082c6:	b218      	sxth	r0, r3
 80082c8:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80082ca:	005b      	lsls	r3, r3, #1
 80082cc:	b29b      	uxth	r3, r3
 80082ce:	8a3a      	ldrh	r2, [r7, #16]
 80082d0:	1ad3      	subs	r3, r2, r3
 80082d2:	b29a      	uxth	r2, r3
 80082d4:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80082d6:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 80082da:	f7ff fcfb 	bl	8007cd4 <hagl_draw_hline>
    hagl_draw_hline(x0 + r, y1, width - 2 * r, color);
 80082de:	88fa      	ldrh	r2, [r7, #6]
 80082e0:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80082e2:	4413      	add	r3, r2
 80082e4:	b29b      	uxth	r3, r3
 80082e6:	b218      	sxth	r0, r3
 80082e8:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80082ea:	005b      	lsls	r3, r3, #1
 80082ec:	b29b      	uxth	r3, r3
 80082ee:	8a3a      	ldrh	r2, [r7, #16]
 80082f0:	1ad3      	subs	r3, r2, r3
 80082f2:	b29a      	uxth	r2, r3
 80082f4:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80082f6:	f9b7 1000 	ldrsh.w	r1, [r7]
 80082fa:	f7ff fceb 	bl	8007cd4 <hagl_draw_hline>
    hagl_draw_vline(x0, y0 + r, height - 2 * r, color);
 80082fe:	88ba      	ldrh	r2, [r7, #4]
 8008300:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8008302:	4413      	add	r3, r2
 8008304:	b29b      	uxth	r3, r3
 8008306:	b219      	sxth	r1, r3
 8008308:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800830a:	005b      	lsls	r3, r3, #1
 800830c:	b29b      	uxth	r3, r3
 800830e:	89fa      	ldrh	r2, [r7, #14]
 8008310:	1ad3      	subs	r3, r2, r3
 8008312:	b29a      	uxth	r2, r3
 8008314:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8008316:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 800831a:	f7ff fcfe 	bl	8007d1a <hagl_draw_vline>
    hagl_draw_vline(x1, y0 + r, height - 2 * r, color);
 800831e:	88ba      	ldrh	r2, [r7, #4]
 8008320:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8008322:	4413      	add	r3, r2
 8008324:	b29b      	uxth	r3, r3
 8008326:	b219      	sxth	r1, r3
 8008328:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800832a:	005b      	lsls	r3, r3, #1
 800832c:	b29b      	uxth	r3, r3
 800832e:	89fa      	ldrh	r2, [r7, #14]
 8008330:	1ad3      	subs	r3, r2, r3
 8008332:	b29a      	uxth	r2, r3
 8008334:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8008336:	f9b7 0002 	ldrsh.w	r0, [r7, #2]
 800833a:	f7ff fcee 	bl	8007d1a <hagl_draw_vline>

    x = 0;
 800833e:	2300      	movs	r3, #0
 8008340:	82fb      	strh	r3, [r7, #22]
    y = r;
 8008342:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8008344:	82bb      	strh	r3, [r7, #20]
    d = 3 - 2 * r;
 8008346:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8008348:	005b      	lsls	r3, r3, #1
 800834a:	b29b      	uxth	r3, r3
 800834c:	f1c3 0303 	rsb	r3, r3, #3
 8008350:	b29b      	uxth	r3, r3
 8008352:	827b      	strh	r3, [r7, #18]

    while (y >= x) {
 8008354:	e0c9      	b.n	80084ea <hagl_draw_rounded_rectangle+0x316>
        x++;
 8008356:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800835a:	b29b      	uxth	r3, r3
 800835c:	3301      	adds	r3, #1
 800835e:	b29b      	uxth	r3, r3
 8008360:	82fb      	strh	r3, [r7, #22]

        if (d > 0) {
 8008362:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8008366:	2b00      	cmp	r3, #0
 8008368:	dd16      	ble.n	8008398 <hagl_draw_rounded_rectangle+0x1c4>
            y--;
 800836a:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800836e:	b29b      	uxth	r3, r3
 8008370:	3b01      	subs	r3, #1
 8008372:	b29b      	uxth	r3, r3
 8008374:	82bb      	strh	r3, [r7, #20]
            d = d + 4 * (x - y) + 10;
 8008376:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 800837a:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800837e:	1ad3      	subs	r3, r2, r3
 8008380:	b29b      	uxth	r3, r3
 8008382:	009b      	lsls	r3, r3, #2
 8008384:	b29a      	uxth	r2, r3
 8008386:	8a7b      	ldrh	r3, [r7, #18]
 8008388:	4413      	add	r3, r2
 800838a:	b29b      	uxth	r3, r3
 800838c:	330a      	adds	r3, #10
 800838e:	b29b      	uxth	r3, r3
 8008390:	827b      	strh	r3, [r7, #18]
 8008392:	e00a      	b.n	80083aa <hagl_draw_rounded_rectangle+0x1d6>
 8008394:	2000000c 	.word	0x2000000c
        } else {
            d = d + 4 * x + 6;
 8008398:	8afb      	ldrh	r3, [r7, #22]
 800839a:	009b      	lsls	r3, r3, #2
 800839c:	b29a      	uxth	r2, r3
 800839e:	8a7b      	ldrh	r3, [r7, #18]
 80083a0:	4413      	add	r3, r2
 80083a2:	b29b      	uxth	r3, r3
 80083a4:	3306      	adds	r3, #6
 80083a6:	b29b      	uxth	r3, r3
 80083a8:	827b      	strh	r3, [r7, #18]
        }

        /* Top right */
        hagl_put_pixel(x1 - r + x, y0 + r - y, color);
 80083aa:	887a      	ldrh	r2, [r7, #2]
 80083ac:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80083ae:	1ad3      	subs	r3, r2, r3
 80083b0:	b29a      	uxth	r2, r3
 80083b2:	8afb      	ldrh	r3, [r7, #22]
 80083b4:	4413      	add	r3, r2
 80083b6:	b29b      	uxth	r3, r3
 80083b8:	b218      	sxth	r0, r3
 80083ba:	88ba      	ldrh	r2, [r7, #4]
 80083bc:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80083be:	4413      	add	r3, r2
 80083c0:	b29a      	uxth	r2, r3
 80083c2:	8abb      	ldrh	r3, [r7, #20]
 80083c4:	1ad3      	subs	r3, r2, r3
 80083c6:	b29b      	uxth	r3, r3
 80083c8:	b21b      	sxth	r3, r3
 80083ca:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 80083cc:	4619      	mov	r1, r3
 80083ce:	f7ff fc4f 	bl	8007c70 <hagl_put_pixel>
        hagl_put_pixel(x1 - r + y, y0 + r - x, color);
 80083d2:	887a      	ldrh	r2, [r7, #2]
 80083d4:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80083d6:	1ad3      	subs	r3, r2, r3
 80083d8:	b29a      	uxth	r2, r3
 80083da:	8abb      	ldrh	r3, [r7, #20]
 80083dc:	4413      	add	r3, r2
 80083de:	b29b      	uxth	r3, r3
 80083e0:	b218      	sxth	r0, r3
 80083e2:	88ba      	ldrh	r2, [r7, #4]
 80083e4:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80083e6:	4413      	add	r3, r2
 80083e8:	b29a      	uxth	r2, r3
 80083ea:	8afb      	ldrh	r3, [r7, #22]
 80083ec:	1ad3      	subs	r3, r2, r3
 80083ee:	b29b      	uxth	r3, r3
 80083f0:	b21b      	sxth	r3, r3
 80083f2:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 80083f4:	4619      	mov	r1, r3
 80083f6:	f7ff fc3b 	bl	8007c70 <hagl_put_pixel>

        /* Top left */
        hagl_put_pixel(x0 + r - x, y0 + r - y, color);
 80083fa:	88fa      	ldrh	r2, [r7, #6]
 80083fc:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80083fe:	4413      	add	r3, r2
 8008400:	b29a      	uxth	r2, r3
 8008402:	8afb      	ldrh	r3, [r7, #22]
 8008404:	1ad3      	subs	r3, r2, r3
 8008406:	b29b      	uxth	r3, r3
 8008408:	b218      	sxth	r0, r3
 800840a:	88ba      	ldrh	r2, [r7, #4]
 800840c:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800840e:	4413      	add	r3, r2
 8008410:	b29a      	uxth	r2, r3
 8008412:	8abb      	ldrh	r3, [r7, #20]
 8008414:	1ad3      	subs	r3, r2, r3
 8008416:	b29b      	uxth	r3, r3
 8008418:	b21b      	sxth	r3, r3
 800841a:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 800841c:	4619      	mov	r1, r3
 800841e:	f7ff fc27 	bl	8007c70 <hagl_put_pixel>
        hagl_put_pixel(x0 + r - y, y0 + r - x, color);
 8008422:	88fa      	ldrh	r2, [r7, #6]
 8008424:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8008426:	4413      	add	r3, r2
 8008428:	b29a      	uxth	r2, r3
 800842a:	8abb      	ldrh	r3, [r7, #20]
 800842c:	1ad3      	subs	r3, r2, r3
 800842e:	b29b      	uxth	r3, r3
 8008430:	b218      	sxth	r0, r3
 8008432:	88ba      	ldrh	r2, [r7, #4]
 8008434:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8008436:	4413      	add	r3, r2
 8008438:	b29a      	uxth	r2, r3
 800843a:	8afb      	ldrh	r3, [r7, #22]
 800843c:	1ad3      	subs	r3, r2, r3
 800843e:	b29b      	uxth	r3, r3
 8008440:	b21b      	sxth	r3, r3
 8008442:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 8008444:	4619      	mov	r1, r3
 8008446:	f7ff fc13 	bl	8007c70 <hagl_put_pixel>

        /* Bottom right */
        hagl_put_pixel(x1 - r + x, y1 - r + y, color);
 800844a:	887a      	ldrh	r2, [r7, #2]
 800844c:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800844e:	1ad3      	subs	r3, r2, r3
 8008450:	b29a      	uxth	r2, r3
 8008452:	8afb      	ldrh	r3, [r7, #22]
 8008454:	4413      	add	r3, r2
 8008456:	b29b      	uxth	r3, r3
 8008458:	b218      	sxth	r0, r3
 800845a:	883a      	ldrh	r2, [r7, #0]
 800845c:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800845e:	1ad3      	subs	r3, r2, r3
 8008460:	b29a      	uxth	r2, r3
 8008462:	8abb      	ldrh	r3, [r7, #20]
 8008464:	4413      	add	r3, r2
 8008466:	b29b      	uxth	r3, r3
 8008468:	b21b      	sxth	r3, r3
 800846a:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 800846c:	4619      	mov	r1, r3
 800846e:	f7ff fbff 	bl	8007c70 <hagl_put_pixel>
        hagl_put_pixel(x1 - r + y, y1 - r + x, color);
 8008472:	887a      	ldrh	r2, [r7, #2]
 8008474:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8008476:	1ad3      	subs	r3, r2, r3
 8008478:	b29a      	uxth	r2, r3
 800847a:	8abb      	ldrh	r3, [r7, #20]
 800847c:	4413      	add	r3, r2
 800847e:	b29b      	uxth	r3, r3
 8008480:	b218      	sxth	r0, r3
 8008482:	883a      	ldrh	r2, [r7, #0]
 8008484:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8008486:	1ad3      	subs	r3, r2, r3
 8008488:	b29a      	uxth	r2, r3
 800848a:	8afb      	ldrh	r3, [r7, #22]
 800848c:	4413      	add	r3, r2
 800848e:	b29b      	uxth	r3, r3
 8008490:	b21b      	sxth	r3, r3
 8008492:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 8008494:	4619      	mov	r1, r3
 8008496:	f7ff fbeb 	bl	8007c70 <hagl_put_pixel>

        /* Bottom left */
        hagl_put_pixel(x0 + r - x, y1 - r + y, color);
 800849a:	88fa      	ldrh	r2, [r7, #6]
 800849c:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800849e:	4413      	add	r3, r2
 80084a0:	b29a      	uxth	r2, r3
 80084a2:	8afb      	ldrh	r3, [r7, #22]
 80084a4:	1ad3      	subs	r3, r2, r3
 80084a6:	b29b      	uxth	r3, r3
 80084a8:	b218      	sxth	r0, r3
 80084aa:	883a      	ldrh	r2, [r7, #0]
 80084ac:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80084ae:	1ad3      	subs	r3, r2, r3
 80084b0:	b29a      	uxth	r2, r3
 80084b2:	8abb      	ldrh	r3, [r7, #20]
 80084b4:	4413      	add	r3, r2
 80084b6:	b29b      	uxth	r3, r3
 80084b8:	b21b      	sxth	r3, r3
 80084ba:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 80084bc:	4619      	mov	r1, r3
 80084be:	f7ff fbd7 	bl	8007c70 <hagl_put_pixel>
        hagl_put_pixel(x0 + r - y, y1 - r + x, color);
 80084c2:	88fa      	ldrh	r2, [r7, #6]
 80084c4:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80084c6:	4413      	add	r3, r2
 80084c8:	b29a      	uxth	r2, r3
 80084ca:	8abb      	ldrh	r3, [r7, #20]
 80084cc:	1ad3      	subs	r3, r2, r3
 80084ce:	b29b      	uxth	r3, r3
 80084d0:	b218      	sxth	r0, r3
 80084d2:	883a      	ldrh	r2, [r7, #0]
 80084d4:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80084d6:	1ad3      	subs	r3, r2, r3
 80084d8:	b29a      	uxth	r2, r3
 80084da:	8afb      	ldrh	r3, [r7, #22]
 80084dc:	4413      	add	r3, r2
 80084de:	b29b      	uxth	r3, r3
 80084e0:	b21b      	sxth	r3, r3
 80084e2:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 80084e4:	4619      	mov	r1, r3
 80084e6:	f7ff fbc3 	bl	8007c70 <hagl_put_pixel>
    while (y >= x) {
 80084ea:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 80084ee:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80084f2:	429a      	cmp	r2, r3
 80084f4:	f6bf af2f 	bge.w	8008356 <hagl_draw_rounded_rectangle+0x182>
 80084f8:	e002      	b.n	8008500 <hagl_draw_rounded_rectangle+0x32c>
        return;
 80084fa:	bf00      	nop
 80084fc:	e000      	b.n	8008500 <hagl_draw_rounded_rectangle+0x32c>
        return;
 80084fe:	bf00      	nop
    }
};
 8008500:	371c      	adds	r7, #28
 8008502:	46bd      	mov	sp, r7
 8008504:	bd90      	pop	{r4, r7, pc}
 8008506:	bf00      	nop

08008508 <rgb565>:
#include <stdint.h>

#include "rgb565.h"

uint16_t rgb565(uint8_t r, uint8_t g, uint8_t b)
{
 8008508:	b480      	push	{r7}
 800850a:	b085      	sub	sp, #20
 800850c:	af00      	add	r7, sp, #0
 800850e:	4603      	mov	r3, r0
 8008510:	71fb      	strb	r3, [r7, #7]
 8008512:	460b      	mov	r3, r1
 8008514:	71bb      	strb	r3, [r7, #6]
 8008516:	4613      	mov	r3, r2
 8008518:	717b      	strb	r3, [r7, #5]
    uint16_t rgb;

    rgb = ((r & 0xF8) << 8) | ((g & 0xFC) << 3) | ((b & 0xF8) >> 3);
 800851a:	79fb      	ldrb	r3, [r7, #7]
 800851c:	021b      	lsls	r3, r3, #8
 800851e:	b21b      	sxth	r3, r3
 8008520:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8008524:	f023 0307 	bic.w	r3, r3, #7
 8008528:	b21a      	sxth	r2, r3
 800852a:	79bb      	ldrb	r3, [r7, #6]
 800852c:	00db      	lsls	r3, r3, #3
 800852e:	b21b      	sxth	r3, r3
 8008530:	f403 63fc 	and.w	r3, r3, #2016	; 0x7e0
 8008534:	b21b      	sxth	r3, r3
 8008536:	4313      	orrs	r3, r2
 8008538:	b21a      	sxth	r2, r3
 800853a:	797b      	ldrb	r3, [r7, #5]
 800853c:	08db      	lsrs	r3, r3, #3
 800853e:	b2db      	uxtb	r3, r3
 8008540:	b21b      	sxth	r3, r3
 8008542:	4313      	orrs	r3, r2
 8008544:	b21b      	sxth	r3, r3
 8008546:	81fb      	strh	r3, [r7, #14]
    rgb = (((rgb) << 8) & 0xFF00) | (((rgb) >> 8) & 0xFF);
 8008548:	89fb      	ldrh	r3, [r7, #14]
 800854a:	021b      	lsls	r3, r3, #8
 800854c:	b21a      	sxth	r2, r3
 800854e:	89fb      	ldrh	r3, [r7, #14]
 8008550:	0a1b      	lsrs	r3, r3, #8
 8008552:	b29b      	uxth	r3, r3
 8008554:	b21b      	sxth	r3, r3
 8008556:	4313      	orrs	r3, r2
 8008558:	b21b      	sxth	r3, r3
 800855a:	81fb      	strh	r3, [r7, #14]

    return rgb;
 800855c:	89fb      	ldrh	r3, [r7, #14]
}
 800855e:	4618      	mov	r0, r3
 8008560:	3714      	adds	r7, #20
 8008562:	46bd      	mov	sp, r7
 8008564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008568:	4770      	bx	lr
	...

0800856c <__errno>:
 800856c:	4b01      	ldr	r3, [pc, #4]	; (8008574 <__errno+0x8>)
 800856e:	6818      	ldr	r0, [r3, #0]
 8008570:	4770      	bx	lr
 8008572:	bf00      	nop
 8008574:	20000014 	.word	0x20000014

08008578 <__sflush_r>:
 8008578:	898a      	ldrh	r2, [r1, #12]
 800857a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800857e:	4605      	mov	r5, r0
 8008580:	0710      	lsls	r0, r2, #28
 8008582:	460c      	mov	r4, r1
 8008584:	d458      	bmi.n	8008638 <__sflush_r+0xc0>
 8008586:	684b      	ldr	r3, [r1, #4]
 8008588:	2b00      	cmp	r3, #0
 800858a:	dc05      	bgt.n	8008598 <__sflush_r+0x20>
 800858c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800858e:	2b00      	cmp	r3, #0
 8008590:	dc02      	bgt.n	8008598 <__sflush_r+0x20>
 8008592:	2000      	movs	r0, #0
 8008594:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008598:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800859a:	2e00      	cmp	r6, #0
 800859c:	d0f9      	beq.n	8008592 <__sflush_r+0x1a>
 800859e:	2300      	movs	r3, #0
 80085a0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80085a4:	682f      	ldr	r7, [r5, #0]
 80085a6:	602b      	str	r3, [r5, #0]
 80085a8:	d032      	beq.n	8008610 <__sflush_r+0x98>
 80085aa:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80085ac:	89a3      	ldrh	r3, [r4, #12]
 80085ae:	075a      	lsls	r2, r3, #29
 80085b0:	d505      	bpl.n	80085be <__sflush_r+0x46>
 80085b2:	6863      	ldr	r3, [r4, #4]
 80085b4:	1ac0      	subs	r0, r0, r3
 80085b6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80085b8:	b10b      	cbz	r3, 80085be <__sflush_r+0x46>
 80085ba:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80085bc:	1ac0      	subs	r0, r0, r3
 80085be:	2300      	movs	r3, #0
 80085c0:	4602      	mov	r2, r0
 80085c2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80085c4:	6a21      	ldr	r1, [r4, #32]
 80085c6:	4628      	mov	r0, r5
 80085c8:	47b0      	blx	r6
 80085ca:	1c43      	adds	r3, r0, #1
 80085cc:	89a3      	ldrh	r3, [r4, #12]
 80085ce:	d106      	bne.n	80085de <__sflush_r+0x66>
 80085d0:	6829      	ldr	r1, [r5, #0]
 80085d2:	291d      	cmp	r1, #29
 80085d4:	d82c      	bhi.n	8008630 <__sflush_r+0xb8>
 80085d6:	4a2a      	ldr	r2, [pc, #168]	; (8008680 <__sflush_r+0x108>)
 80085d8:	40ca      	lsrs	r2, r1
 80085da:	07d6      	lsls	r6, r2, #31
 80085dc:	d528      	bpl.n	8008630 <__sflush_r+0xb8>
 80085de:	2200      	movs	r2, #0
 80085e0:	6062      	str	r2, [r4, #4]
 80085e2:	04d9      	lsls	r1, r3, #19
 80085e4:	6922      	ldr	r2, [r4, #16]
 80085e6:	6022      	str	r2, [r4, #0]
 80085e8:	d504      	bpl.n	80085f4 <__sflush_r+0x7c>
 80085ea:	1c42      	adds	r2, r0, #1
 80085ec:	d101      	bne.n	80085f2 <__sflush_r+0x7a>
 80085ee:	682b      	ldr	r3, [r5, #0]
 80085f0:	b903      	cbnz	r3, 80085f4 <__sflush_r+0x7c>
 80085f2:	6560      	str	r0, [r4, #84]	; 0x54
 80085f4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80085f6:	602f      	str	r7, [r5, #0]
 80085f8:	2900      	cmp	r1, #0
 80085fa:	d0ca      	beq.n	8008592 <__sflush_r+0x1a>
 80085fc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008600:	4299      	cmp	r1, r3
 8008602:	d002      	beq.n	800860a <__sflush_r+0x92>
 8008604:	4628      	mov	r0, r5
 8008606:	f000 fa11 	bl	8008a2c <_free_r>
 800860a:	2000      	movs	r0, #0
 800860c:	6360      	str	r0, [r4, #52]	; 0x34
 800860e:	e7c1      	b.n	8008594 <__sflush_r+0x1c>
 8008610:	6a21      	ldr	r1, [r4, #32]
 8008612:	2301      	movs	r3, #1
 8008614:	4628      	mov	r0, r5
 8008616:	47b0      	blx	r6
 8008618:	1c41      	adds	r1, r0, #1
 800861a:	d1c7      	bne.n	80085ac <__sflush_r+0x34>
 800861c:	682b      	ldr	r3, [r5, #0]
 800861e:	2b00      	cmp	r3, #0
 8008620:	d0c4      	beq.n	80085ac <__sflush_r+0x34>
 8008622:	2b1d      	cmp	r3, #29
 8008624:	d001      	beq.n	800862a <__sflush_r+0xb2>
 8008626:	2b16      	cmp	r3, #22
 8008628:	d101      	bne.n	800862e <__sflush_r+0xb6>
 800862a:	602f      	str	r7, [r5, #0]
 800862c:	e7b1      	b.n	8008592 <__sflush_r+0x1a>
 800862e:	89a3      	ldrh	r3, [r4, #12]
 8008630:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008634:	81a3      	strh	r3, [r4, #12]
 8008636:	e7ad      	b.n	8008594 <__sflush_r+0x1c>
 8008638:	690f      	ldr	r7, [r1, #16]
 800863a:	2f00      	cmp	r7, #0
 800863c:	d0a9      	beq.n	8008592 <__sflush_r+0x1a>
 800863e:	0793      	lsls	r3, r2, #30
 8008640:	680e      	ldr	r6, [r1, #0]
 8008642:	bf08      	it	eq
 8008644:	694b      	ldreq	r3, [r1, #20]
 8008646:	600f      	str	r7, [r1, #0]
 8008648:	bf18      	it	ne
 800864a:	2300      	movne	r3, #0
 800864c:	eba6 0807 	sub.w	r8, r6, r7
 8008650:	608b      	str	r3, [r1, #8]
 8008652:	f1b8 0f00 	cmp.w	r8, #0
 8008656:	dd9c      	ble.n	8008592 <__sflush_r+0x1a>
 8008658:	6a21      	ldr	r1, [r4, #32]
 800865a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800865c:	4643      	mov	r3, r8
 800865e:	463a      	mov	r2, r7
 8008660:	4628      	mov	r0, r5
 8008662:	47b0      	blx	r6
 8008664:	2800      	cmp	r0, #0
 8008666:	dc06      	bgt.n	8008676 <__sflush_r+0xfe>
 8008668:	89a3      	ldrh	r3, [r4, #12]
 800866a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800866e:	81a3      	strh	r3, [r4, #12]
 8008670:	f04f 30ff 	mov.w	r0, #4294967295
 8008674:	e78e      	b.n	8008594 <__sflush_r+0x1c>
 8008676:	4407      	add	r7, r0
 8008678:	eba8 0800 	sub.w	r8, r8, r0
 800867c:	e7e9      	b.n	8008652 <__sflush_r+0xda>
 800867e:	bf00      	nop
 8008680:	20400001 	.word	0x20400001

08008684 <_fflush_r>:
 8008684:	b538      	push	{r3, r4, r5, lr}
 8008686:	690b      	ldr	r3, [r1, #16]
 8008688:	4605      	mov	r5, r0
 800868a:	460c      	mov	r4, r1
 800868c:	b913      	cbnz	r3, 8008694 <_fflush_r+0x10>
 800868e:	2500      	movs	r5, #0
 8008690:	4628      	mov	r0, r5
 8008692:	bd38      	pop	{r3, r4, r5, pc}
 8008694:	b118      	cbz	r0, 800869e <_fflush_r+0x1a>
 8008696:	6983      	ldr	r3, [r0, #24]
 8008698:	b90b      	cbnz	r3, 800869e <_fflush_r+0x1a>
 800869a:	f000 f887 	bl	80087ac <__sinit>
 800869e:	4b14      	ldr	r3, [pc, #80]	; (80086f0 <_fflush_r+0x6c>)
 80086a0:	429c      	cmp	r4, r3
 80086a2:	d11b      	bne.n	80086dc <_fflush_r+0x58>
 80086a4:	686c      	ldr	r4, [r5, #4]
 80086a6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80086aa:	2b00      	cmp	r3, #0
 80086ac:	d0ef      	beq.n	800868e <_fflush_r+0xa>
 80086ae:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80086b0:	07d0      	lsls	r0, r2, #31
 80086b2:	d404      	bmi.n	80086be <_fflush_r+0x3a>
 80086b4:	0599      	lsls	r1, r3, #22
 80086b6:	d402      	bmi.n	80086be <_fflush_r+0x3a>
 80086b8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80086ba:	f000 f93a 	bl	8008932 <__retarget_lock_acquire_recursive>
 80086be:	4628      	mov	r0, r5
 80086c0:	4621      	mov	r1, r4
 80086c2:	f7ff ff59 	bl	8008578 <__sflush_r>
 80086c6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80086c8:	07da      	lsls	r2, r3, #31
 80086ca:	4605      	mov	r5, r0
 80086cc:	d4e0      	bmi.n	8008690 <_fflush_r+0xc>
 80086ce:	89a3      	ldrh	r3, [r4, #12]
 80086d0:	059b      	lsls	r3, r3, #22
 80086d2:	d4dd      	bmi.n	8008690 <_fflush_r+0xc>
 80086d4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80086d6:	f000 f92d 	bl	8008934 <__retarget_lock_release_recursive>
 80086da:	e7d9      	b.n	8008690 <_fflush_r+0xc>
 80086dc:	4b05      	ldr	r3, [pc, #20]	; (80086f4 <_fflush_r+0x70>)
 80086de:	429c      	cmp	r4, r3
 80086e0:	d101      	bne.n	80086e6 <_fflush_r+0x62>
 80086e2:	68ac      	ldr	r4, [r5, #8]
 80086e4:	e7df      	b.n	80086a6 <_fflush_r+0x22>
 80086e6:	4b04      	ldr	r3, [pc, #16]	; (80086f8 <_fflush_r+0x74>)
 80086e8:	429c      	cmp	r4, r3
 80086ea:	bf08      	it	eq
 80086ec:	68ec      	ldreq	r4, [r5, #12]
 80086ee:	e7da      	b.n	80086a6 <_fflush_r+0x22>
 80086f0:	0800e0e0 	.word	0x0800e0e0
 80086f4:	0800e100 	.word	0x0800e100
 80086f8:	0800e0c0 	.word	0x0800e0c0

080086fc <std>:
 80086fc:	2300      	movs	r3, #0
 80086fe:	b510      	push	{r4, lr}
 8008700:	4604      	mov	r4, r0
 8008702:	e9c0 3300 	strd	r3, r3, [r0]
 8008706:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800870a:	6083      	str	r3, [r0, #8]
 800870c:	8181      	strh	r1, [r0, #12]
 800870e:	6643      	str	r3, [r0, #100]	; 0x64
 8008710:	81c2      	strh	r2, [r0, #14]
 8008712:	6183      	str	r3, [r0, #24]
 8008714:	4619      	mov	r1, r3
 8008716:	2208      	movs	r2, #8
 8008718:	305c      	adds	r0, #92	; 0x5c
 800871a:	f000 f97f 	bl	8008a1c <memset>
 800871e:	4b05      	ldr	r3, [pc, #20]	; (8008734 <std+0x38>)
 8008720:	6263      	str	r3, [r4, #36]	; 0x24
 8008722:	4b05      	ldr	r3, [pc, #20]	; (8008738 <std+0x3c>)
 8008724:	62a3      	str	r3, [r4, #40]	; 0x28
 8008726:	4b05      	ldr	r3, [pc, #20]	; (800873c <std+0x40>)
 8008728:	62e3      	str	r3, [r4, #44]	; 0x2c
 800872a:	4b05      	ldr	r3, [pc, #20]	; (8008740 <std+0x44>)
 800872c:	6224      	str	r4, [r4, #32]
 800872e:	6323      	str	r3, [r4, #48]	; 0x30
 8008730:	bd10      	pop	{r4, pc}
 8008732:	bf00      	nop
 8008734:	080094e1 	.word	0x080094e1
 8008738:	08009503 	.word	0x08009503
 800873c:	0800953b 	.word	0x0800953b
 8008740:	0800955f 	.word	0x0800955f

08008744 <_cleanup_r>:
 8008744:	4901      	ldr	r1, [pc, #4]	; (800874c <_cleanup_r+0x8>)
 8008746:	f000 b8af 	b.w	80088a8 <_fwalk_reent>
 800874a:	bf00      	nop
 800874c:	08008685 	.word	0x08008685

08008750 <__sfmoreglue>:
 8008750:	b570      	push	{r4, r5, r6, lr}
 8008752:	2268      	movs	r2, #104	; 0x68
 8008754:	1e4d      	subs	r5, r1, #1
 8008756:	4355      	muls	r5, r2
 8008758:	460e      	mov	r6, r1
 800875a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800875e:	f000 f9d1 	bl	8008b04 <_malloc_r>
 8008762:	4604      	mov	r4, r0
 8008764:	b140      	cbz	r0, 8008778 <__sfmoreglue+0x28>
 8008766:	2100      	movs	r1, #0
 8008768:	e9c0 1600 	strd	r1, r6, [r0]
 800876c:	300c      	adds	r0, #12
 800876e:	60a0      	str	r0, [r4, #8]
 8008770:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008774:	f000 f952 	bl	8008a1c <memset>
 8008778:	4620      	mov	r0, r4
 800877a:	bd70      	pop	{r4, r5, r6, pc}

0800877c <__sfp_lock_acquire>:
 800877c:	4801      	ldr	r0, [pc, #4]	; (8008784 <__sfp_lock_acquire+0x8>)
 800877e:	f000 b8d8 	b.w	8008932 <__retarget_lock_acquire_recursive>
 8008782:	bf00      	nop
 8008784:	2000a3e9 	.word	0x2000a3e9

08008788 <__sfp_lock_release>:
 8008788:	4801      	ldr	r0, [pc, #4]	; (8008790 <__sfp_lock_release+0x8>)
 800878a:	f000 b8d3 	b.w	8008934 <__retarget_lock_release_recursive>
 800878e:	bf00      	nop
 8008790:	2000a3e9 	.word	0x2000a3e9

08008794 <__sinit_lock_acquire>:
 8008794:	4801      	ldr	r0, [pc, #4]	; (800879c <__sinit_lock_acquire+0x8>)
 8008796:	f000 b8cc 	b.w	8008932 <__retarget_lock_acquire_recursive>
 800879a:	bf00      	nop
 800879c:	2000a3ea 	.word	0x2000a3ea

080087a0 <__sinit_lock_release>:
 80087a0:	4801      	ldr	r0, [pc, #4]	; (80087a8 <__sinit_lock_release+0x8>)
 80087a2:	f000 b8c7 	b.w	8008934 <__retarget_lock_release_recursive>
 80087a6:	bf00      	nop
 80087a8:	2000a3ea 	.word	0x2000a3ea

080087ac <__sinit>:
 80087ac:	b510      	push	{r4, lr}
 80087ae:	4604      	mov	r4, r0
 80087b0:	f7ff fff0 	bl	8008794 <__sinit_lock_acquire>
 80087b4:	69a3      	ldr	r3, [r4, #24]
 80087b6:	b11b      	cbz	r3, 80087c0 <__sinit+0x14>
 80087b8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80087bc:	f7ff bff0 	b.w	80087a0 <__sinit_lock_release>
 80087c0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80087c4:	6523      	str	r3, [r4, #80]	; 0x50
 80087c6:	4b13      	ldr	r3, [pc, #76]	; (8008814 <__sinit+0x68>)
 80087c8:	4a13      	ldr	r2, [pc, #76]	; (8008818 <__sinit+0x6c>)
 80087ca:	681b      	ldr	r3, [r3, #0]
 80087cc:	62a2      	str	r2, [r4, #40]	; 0x28
 80087ce:	42a3      	cmp	r3, r4
 80087d0:	bf04      	itt	eq
 80087d2:	2301      	moveq	r3, #1
 80087d4:	61a3      	streq	r3, [r4, #24]
 80087d6:	4620      	mov	r0, r4
 80087d8:	f000 f820 	bl	800881c <__sfp>
 80087dc:	6060      	str	r0, [r4, #4]
 80087de:	4620      	mov	r0, r4
 80087e0:	f000 f81c 	bl	800881c <__sfp>
 80087e4:	60a0      	str	r0, [r4, #8]
 80087e6:	4620      	mov	r0, r4
 80087e8:	f000 f818 	bl	800881c <__sfp>
 80087ec:	2200      	movs	r2, #0
 80087ee:	60e0      	str	r0, [r4, #12]
 80087f0:	2104      	movs	r1, #4
 80087f2:	6860      	ldr	r0, [r4, #4]
 80087f4:	f7ff ff82 	bl	80086fc <std>
 80087f8:	68a0      	ldr	r0, [r4, #8]
 80087fa:	2201      	movs	r2, #1
 80087fc:	2109      	movs	r1, #9
 80087fe:	f7ff ff7d 	bl	80086fc <std>
 8008802:	68e0      	ldr	r0, [r4, #12]
 8008804:	2202      	movs	r2, #2
 8008806:	2112      	movs	r1, #18
 8008808:	f7ff ff78 	bl	80086fc <std>
 800880c:	2301      	movs	r3, #1
 800880e:	61a3      	str	r3, [r4, #24]
 8008810:	e7d2      	b.n	80087b8 <__sinit+0xc>
 8008812:	bf00      	nop
 8008814:	0800e120 	.word	0x0800e120
 8008818:	08008745 	.word	0x08008745

0800881c <__sfp>:
 800881c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800881e:	4607      	mov	r7, r0
 8008820:	f7ff ffac 	bl	800877c <__sfp_lock_acquire>
 8008824:	4b1e      	ldr	r3, [pc, #120]	; (80088a0 <__sfp+0x84>)
 8008826:	681e      	ldr	r6, [r3, #0]
 8008828:	69b3      	ldr	r3, [r6, #24]
 800882a:	b913      	cbnz	r3, 8008832 <__sfp+0x16>
 800882c:	4630      	mov	r0, r6
 800882e:	f7ff ffbd 	bl	80087ac <__sinit>
 8008832:	3648      	adds	r6, #72	; 0x48
 8008834:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8008838:	3b01      	subs	r3, #1
 800883a:	d503      	bpl.n	8008844 <__sfp+0x28>
 800883c:	6833      	ldr	r3, [r6, #0]
 800883e:	b30b      	cbz	r3, 8008884 <__sfp+0x68>
 8008840:	6836      	ldr	r6, [r6, #0]
 8008842:	e7f7      	b.n	8008834 <__sfp+0x18>
 8008844:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8008848:	b9d5      	cbnz	r5, 8008880 <__sfp+0x64>
 800884a:	4b16      	ldr	r3, [pc, #88]	; (80088a4 <__sfp+0x88>)
 800884c:	60e3      	str	r3, [r4, #12]
 800884e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8008852:	6665      	str	r5, [r4, #100]	; 0x64
 8008854:	f000 f86c 	bl	8008930 <__retarget_lock_init_recursive>
 8008858:	f7ff ff96 	bl	8008788 <__sfp_lock_release>
 800885c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8008860:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8008864:	6025      	str	r5, [r4, #0]
 8008866:	61a5      	str	r5, [r4, #24]
 8008868:	2208      	movs	r2, #8
 800886a:	4629      	mov	r1, r5
 800886c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8008870:	f000 f8d4 	bl	8008a1c <memset>
 8008874:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8008878:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800887c:	4620      	mov	r0, r4
 800887e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008880:	3468      	adds	r4, #104	; 0x68
 8008882:	e7d9      	b.n	8008838 <__sfp+0x1c>
 8008884:	2104      	movs	r1, #4
 8008886:	4638      	mov	r0, r7
 8008888:	f7ff ff62 	bl	8008750 <__sfmoreglue>
 800888c:	4604      	mov	r4, r0
 800888e:	6030      	str	r0, [r6, #0]
 8008890:	2800      	cmp	r0, #0
 8008892:	d1d5      	bne.n	8008840 <__sfp+0x24>
 8008894:	f7ff ff78 	bl	8008788 <__sfp_lock_release>
 8008898:	230c      	movs	r3, #12
 800889a:	603b      	str	r3, [r7, #0]
 800889c:	e7ee      	b.n	800887c <__sfp+0x60>
 800889e:	bf00      	nop
 80088a0:	0800e120 	.word	0x0800e120
 80088a4:	ffff0001 	.word	0xffff0001

080088a8 <_fwalk_reent>:
 80088a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80088ac:	4606      	mov	r6, r0
 80088ae:	4688      	mov	r8, r1
 80088b0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80088b4:	2700      	movs	r7, #0
 80088b6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80088ba:	f1b9 0901 	subs.w	r9, r9, #1
 80088be:	d505      	bpl.n	80088cc <_fwalk_reent+0x24>
 80088c0:	6824      	ldr	r4, [r4, #0]
 80088c2:	2c00      	cmp	r4, #0
 80088c4:	d1f7      	bne.n	80088b6 <_fwalk_reent+0xe>
 80088c6:	4638      	mov	r0, r7
 80088c8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80088cc:	89ab      	ldrh	r3, [r5, #12]
 80088ce:	2b01      	cmp	r3, #1
 80088d0:	d907      	bls.n	80088e2 <_fwalk_reent+0x3a>
 80088d2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80088d6:	3301      	adds	r3, #1
 80088d8:	d003      	beq.n	80088e2 <_fwalk_reent+0x3a>
 80088da:	4629      	mov	r1, r5
 80088dc:	4630      	mov	r0, r6
 80088de:	47c0      	blx	r8
 80088e0:	4307      	orrs	r7, r0
 80088e2:	3568      	adds	r5, #104	; 0x68
 80088e4:	e7e9      	b.n	80088ba <_fwalk_reent+0x12>
	...

080088e8 <__libc_init_array>:
 80088e8:	b570      	push	{r4, r5, r6, lr}
 80088ea:	4d0d      	ldr	r5, [pc, #52]	; (8008920 <__libc_init_array+0x38>)
 80088ec:	4c0d      	ldr	r4, [pc, #52]	; (8008924 <__libc_init_array+0x3c>)
 80088ee:	1b64      	subs	r4, r4, r5
 80088f0:	10a4      	asrs	r4, r4, #2
 80088f2:	2600      	movs	r6, #0
 80088f4:	42a6      	cmp	r6, r4
 80088f6:	d109      	bne.n	800890c <__libc_init_array+0x24>
 80088f8:	4d0b      	ldr	r5, [pc, #44]	; (8008928 <__libc_init_array+0x40>)
 80088fa:	4c0c      	ldr	r4, [pc, #48]	; (800892c <__libc_init_array+0x44>)
 80088fc:	f002 fb80 	bl	800b000 <_init>
 8008900:	1b64      	subs	r4, r4, r5
 8008902:	10a4      	asrs	r4, r4, #2
 8008904:	2600      	movs	r6, #0
 8008906:	42a6      	cmp	r6, r4
 8008908:	d105      	bne.n	8008916 <__libc_init_array+0x2e>
 800890a:	bd70      	pop	{r4, r5, r6, pc}
 800890c:	f855 3b04 	ldr.w	r3, [r5], #4
 8008910:	4798      	blx	r3
 8008912:	3601      	adds	r6, #1
 8008914:	e7ee      	b.n	80088f4 <__libc_init_array+0xc>
 8008916:	f855 3b04 	ldr.w	r3, [r5], #4
 800891a:	4798      	blx	r3
 800891c:	3601      	adds	r6, #1
 800891e:	e7f2      	b.n	8008906 <__libc_init_array+0x1e>
 8008920:	0800e4a4 	.word	0x0800e4a4
 8008924:	0800e4a4 	.word	0x0800e4a4
 8008928:	0800e4a4 	.word	0x0800e4a4
 800892c:	0800e4a8 	.word	0x0800e4a8

08008930 <__retarget_lock_init_recursive>:
 8008930:	4770      	bx	lr

08008932 <__retarget_lock_acquire_recursive>:
 8008932:	4770      	bx	lr

08008934 <__retarget_lock_release_recursive>:
 8008934:	4770      	bx	lr

08008936 <__swhatbuf_r>:
 8008936:	b570      	push	{r4, r5, r6, lr}
 8008938:	460e      	mov	r6, r1
 800893a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800893e:	2900      	cmp	r1, #0
 8008940:	b096      	sub	sp, #88	; 0x58
 8008942:	4614      	mov	r4, r2
 8008944:	461d      	mov	r5, r3
 8008946:	da08      	bge.n	800895a <__swhatbuf_r+0x24>
 8008948:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800894c:	2200      	movs	r2, #0
 800894e:	602a      	str	r2, [r5, #0]
 8008950:	061a      	lsls	r2, r3, #24
 8008952:	d410      	bmi.n	8008976 <__swhatbuf_r+0x40>
 8008954:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008958:	e00e      	b.n	8008978 <__swhatbuf_r+0x42>
 800895a:	466a      	mov	r2, sp
 800895c:	f001 fca2 	bl	800a2a4 <_fstat_r>
 8008960:	2800      	cmp	r0, #0
 8008962:	dbf1      	blt.n	8008948 <__swhatbuf_r+0x12>
 8008964:	9a01      	ldr	r2, [sp, #4]
 8008966:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800896a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800896e:	425a      	negs	r2, r3
 8008970:	415a      	adcs	r2, r3
 8008972:	602a      	str	r2, [r5, #0]
 8008974:	e7ee      	b.n	8008954 <__swhatbuf_r+0x1e>
 8008976:	2340      	movs	r3, #64	; 0x40
 8008978:	2000      	movs	r0, #0
 800897a:	6023      	str	r3, [r4, #0]
 800897c:	b016      	add	sp, #88	; 0x58
 800897e:	bd70      	pop	{r4, r5, r6, pc}

08008980 <__smakebuf_r>:
 8008980:	898b      	ldrh	r3, [r1, #12]
 8008982:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008984:	079d      	lsls	r5, r3, #30
 8008986:	4606      	mov	r6, r0
 8008988:	460c      	mov	r4, r1
 800898a:	d507      	bpl.n	800899c <__smakebuf_r+0x1c>
 800898c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008990:	6023      	str	r3, [r4, #0]
 8008992:	6123      	str	r3, [r4, #16]
 8008994:	2301      	movs	r3, #1
 8008996:	6163      	str	r3, [r4, #20]
 8008998:	b002      	add	sp, #8
 800899a:	bd70      	pop	{r4, r5, r6, pc}
 800899c:	ab01      	add	r3, sp, #4
 800899e:	466a      	mov	r2, sp
 80089a0:	f7ff ffc9 	bl	8008936 <__swhatbuf_r>
 80089a4:	9900      	ldr	r1, [sp, #0]
 80089a6:	4605      	mov	r5, r0
 80089a8:	4630      	mov	r0, r6
 80089aa:	f000 f8ab 	bl	8008b04 <_malloc_r>
 80089ae:	b948      	cbnz	r0, 80089c4 <__smakebuf_r+0x44>
 80089b0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80089b4:	059a      	lsls	r2, r3, #22
 80089b6:	d4ef      	bmi.n	8008998 <__smakebuf_r+0x18>
 80089b8:	f023 0303 	bic.w	r3, r3, #3
 80089bc:	f043 0302 	orr.w	r3, r3, #2
 80089c0:	81a3      	strh	r3, [r4, #12]
 80089c2:	e7e3      	b.n	800898c <__smakebuf_r+0xc>
 80089c4:	4b0d      	ldr	r3, [pc, #52]	; (80089fc <__smakebuf_r+0x7c>)
 80089c6:	62b3      	str	r3, [r6, #40]	; 0x28
 80089c8:	89a3      	ldrh	r3, [r4, #12]
 80089ca:	6020      	str	r0, [r4, #0]
 80089cc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80089d0:	81a3      	strh	r3, [r4, #12]
 80089d2:	9b00      	ldr	r3, [sp, #0]
 80089d4:	6163      	str	r3, [r4, #20]
 80089d6:	9b01      	ldr	r3, [sp, #4]
 80089d8:	6120      	str	r0, [r4, #16]
 80089da:	b15b      	cbz	r3, 80089f4 <__smakebuf_r+0x74>
 80089dc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80089e0:	4630      	mov	r0, r6
 80089e2:	f001 fc71 	bl	800a2c8 <_isatty_r>
 80089e6:	b128      	cbz	r0, 80089f4 <__smakebuf_r+0x74>
 80089e8:	89a3      	ldrh	r3, [r4, #12]
 80089ea:	f023 0303 	bic.w	r3, r3, #3
 80089ee:	f043 0301 	orr.w	r3, r3, #1
 80089f2:	81a3      	strh	r3, [r4, #12]
 80089f4:	89a0      	ldrh	r0, [r4, #12]
 80089f6:	4305      	orrs	r5, r0
 80089f8:	81a5      	strh	r5, [r4, #12]
 80089fa:	e7cd      	b.n	8008998 <__smakebuf_r+0x18>
 80089fc:	08008745 	.word	0x08008745

08008a00 <memcpy>:
 8008a00:	440a      	add	r2, r1
 8008a02:	4291      	cmp	r1, r2
 8008a04:	f100 33ff 	add.w	r3, r0, #4294967295
 8008a08:	d100      	bne.n	8008a0c <memcpy+0xc>
 8008a0a:	4770      	bx	lr
 8008a0c:	b510      	push	{r4, lr}
 8008a0e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008a12:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008a16:	4291      	cmp	r1, r2
 8008a18:	d1f9      	bne.n	8008a0e <memcpy+0xe>
 8008a1a:	bd10      	pop	{r4, pc}

08008a1c <memset>:
 8008a1c:	4402      	add	r2, r0
 8008a1e:	4603      	mov	r3, r0
 8008a20:	4293      	cmp	r3, r2
 8008a22:	d100      	bne.n	8008a26 <memset+0xa>
 8008a24:	4770      	bx	lr
 8008a26:	f803 1b01 	strb.w	r1, [r3], #1
 8008a2a:	e7f9      	b.n	8008a20 <memset+0x4>

08008a2c <_free_r>:
 8008a2c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008a2e:	2900      	cmp	r1, #0
 8008a30:	d044      	beq.n	8008abc <_free_r+0x90>
 8008a32:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008a36:	9001      	str	r0, [sp, #4]
 8008a38:	2b00      	cmp	r3, #0
 8008a3a:	f1a1 0404 	sub.w	r4, r1, #4
 8008a3e:	bfb8      	it	lt
 8008a40:	18e4      	addlt	r4, r4, r3
 8008a42:	f001 fc6f 	bl	800a324 <__malloc_lock>
 8008a46:	4a1e      	ldr	r2, [pc, #120]	; (8008ac0 <_free_r+0x94>)
 8008a48:	9801      	ldr	r0, [sp, #4]
 8008a4a:	6813      	ldr	r3, [r2, #0]
 8008a4c:	b933      	cbnz	r3, 8008a5c <_free_r+0x30>
 8008a4e:	6063      	str	r3, [r4, #4]
 8008a50:	6014      	str	r4, [r2, #0]
 8008a52:	b003      	add	sp, #12
 8008a54:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008a58:	f001 bc6a 	b.w	800a330 <__malloc_unlock>
 8008a5c:	42a3      	cmp	r3, r4
 8008a5e:	d908      	bls.n	8008a72 <_free_r+0x46>
 8008a60:	6825      	ldr	r5, [r4, #0]
 8008a62:	1961      	adds	r1, r4, r5
 8008a64:	428b      	cmp	r3, r1
 8008a66:	bf01      	itttt	eq
 8008a68:	6819      	ldreq	r1, [r3, #0]
 8008a6a:	685b      	ldreq	r3, [r3, #4]
 8008a6c:	1949      	addeq	r1, r1, r5
 8008a6e:	6021      	streq	r1, [r4, #0]
 8008a70:	e7ed      	b.n	8008a4e <_free_r+0x22>
 8008a72:	461a      	mov	r2, r3
 8008a74:	685b      	ldr	r3, [r3, #4]
 8008a76:	b10b      	cbz	r3, 8008a7c <_free_r+0x50>
 8008a78:	42a3      	cmp	r3, r4
 8008a7a:	d9fa      	bls.n	8008a72 <_free_r+0x46>
 8008a7c:	6811      	ldr	r1, [r2, #0]
 8008a7e:	1855      	adds	r5, r2, r1
 8008a80:	42a5      	cmp	r5, r4
 8008a82:	d10b      	bne.n	8008a9c <_free_r+0x70>
 8008a84:	6824      	ldr	r4, [r4, #0]
 8008a86:	4421      	add	r1, r4
 8008a88:	1854      	adds	r4, r2, r1
 8008a8a:	42a3      	cmp	r3, r4
 8008a8c:	6011      	str	r1, [r2, #0]
 8008a8e:	d1e0      	bne.n	8008a52 <_free_r+0x26>
 8008a90:	681c      	ldr	r4, [r3, #0]
 8008a92:	685b      	ldr	r3, [r3, #4]
 8008a94:	6053      	str	r3, [r2, #4]
 8008a96:	4421      	add	r1, r4
 8008a98:	6011      	str	r1, [r2, #0]
 8008a9a:	e7da      	b.n	8008a52 <_free_r+0x26>
 8008a9c:	d902      	bls.n	8008aa4 <_free_r+0x78>
 8008a9e:	230c      	movs	r3, #12
 8008aa0:	6003      	str	r3, [r0, #0]
 8008aa2:	e7d6      	b.n	8008a52 <_free_r+0x26>
 8008aa4:	6825      	ldr	r5, [r4, #0]
 8008aa6:	1961      	adds	r1, r4, r5
 8008aa8:	428b      	cmp	r3, r1
 8008aaa:	bf04      	itt	eq
 8008aac:	6819      	ldreq	r1, [r3, #0]
 8008aae:	685b      	ldreq	r3, [r3, #4]
 8008ab0:	6063      	str	r3, [r4, #4]
 8008ab2:	bf04      	itt	eq
 8008ab4:	1949      	addeq	r1, r1, r5
 8008ab6:	6021      	streq	r1, [r4, #0]
 8008ab8:	6054      	str	r4, [r2, #4]
 8008aba:	e7ca      	b.n	8008a52 <_free_r+0x26>
 8008abc:	b003      	add	sp, #12
 8008abe:	bd30      	pop	{r4, r5, pc}
 8008ac0:	2000a3ec 	.word	0x2000a3ec

08008ac4 <sbrk_aligned>:
 8008ac4:	b570      	push	{r4, r5, r6, lr}
 8008ac6:	4e0e      	ldr	r6, [pc, #56]	; (8008b00 <sbrk_aligned+0x3c>)
 8008ac8:	460c      	mov	r4, r1
 8008aca:	6831      	ldr	r1, [r6, #0]
 8008acc:	4605      	mov	r5, r0
 8008ace:	b911      	cbnz	r1, 8008ad6 <sbrk_aligned+0x12>
 8008ad0:	f000 fcf6 	bl	80094c0 <_sbrk_r>
 8008ad4:	6030      	str	r0, [r6, #0]
 8008ad6:	4621      	mov	r1, r4
 8008ad8:	4628      	mov	r0, r5
 8008ada:	f000 fcf1 	bl	80094c0 <_sbrk_r>
 8008ade:	1c43      	adds	r3, r0, #1
 8008ae0:	d00a      	beq.n	8008af8 <sbrk_aligned+0x34>
 8008ae2:	1cc4      	adds	r4, r0, #3
 8008ae4:	f024 0403 	bic.w	r4, r4, #3
 8008ae8:	42a0      	cmp	r0, r4
 8008aea:	d007      	beq.n	8008afc <sbrk_aligned+0x38>
 8008aec:	1a21      	subs	r1, r4, r0
 8008aee:	4628      	mov	r0, r5
 8008af0:	f000 fce6 	bl	80094c0 <_sbrk_r>
 8008af4:	3001      	adds	r0, #1
 8008af6:	d101      	bne.n	8008afc <sbrk_aligned+0x38>
 8008af8:	f04f 34ff 	mov.w	r4, #4294967295
 8008afc:	4620      	mov	r0, r4
 8008afe:	bd70      	pop	{r4, r5, r6, pc}
 8008b00:	2000a3f0 	.word	0x2000a3f0

08008b04 <_malloc_r>:
 8008b04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008b08:	1ccd      	adds	r5, r1, #3
 8008b0a:	f025 0503 	bic.w	r5, r5, #3
 8008b0e:	3508      	adds	r5, #8
 8008b10:	2d0c      	cmp	r5, #12
 8008b12:	bf38      	it	cc
 8008b14:	250c      	movcc	r5, #12
 8008b16:	2d00      	cmp	r5, #0
 8008b18:	4607      	mov	r7, r0
 8008b1a:	db01      	blt.n	8008b20 <_malloc_r+0x1c>
 8008b1c:	42a9      	cmp	r1, r5
 8008b1e:	d905      	bls.n	8008b2c <_malloc_r+0x28>
 8008b20:	230c      	movs	r3, #12
 8008b22:	603b      	str	r3, [r7, #0]
 8008b24:	2600      	movs	r6, #0
 8008b26:	4630      	mov	r0, r6
 8008b28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008b2c:	4e2e      	ldr	r6, [pc, #184]	; (8008be8 <_malloc_r+0xe4>)
 8008b2e:	f001 fbf9 	bl	800a324 <__malloc_lock>
 8008b32:	6833      	ldr	r3, [r6, #0]
 8008b34:	461c      	mov	r4, r3
 8008b36:	bb34      	cbnz	r4, 8008b86 <_malloc_r+0x82>
 8008b38:	4629      	mov	r1, r5
 8008b3a:	4638      	mov	r0, r7
 8008b3c:	f7ff ffc2 	bl	8008ac4 <sbrk_aligned>
 8008b40:	1c43      	adds	r3, r0, #1
 8008b42:	4604      	mov	r4, r0
 8008b44:	d14d      	bne.n	8008be2 <_malloc_r+0xde>
 8008b46:	6834      	ldr	r4, [r6, #0]
 8008b48:	4626      	mov	r6, r4
 8008b4a:	2e00      	cmp	r6, #0
 8008b4c:	d140      	bne.n	8008bd0 <_malloc_r+0xcc>
 8008b4e:	6823      	ldr	r3, [r4, #0]
 8008b50:	4631      	mov	r1, r6
 8008b52:	4638      	mov	r0, r7
 8008b54:	eb04 0803 	add.w	r8, r4, r3
 8008b58:	f000 fcb2 	bl	80094c0 <_sbrk_r>
 8008b5c:	4580      	cmp	r8, r0
 8008b5e:	d13a      	bne.n	8008bd6 <_malloc_r+0xd2>
 8008b60:	6821      	ldr	r1, [r4, #0]
 8008b62:	3503      	adds	r5, #3
 8008b64:	1a6d      	subs	r5, r5, r1
 8008b66:	f025 0503 	bic.w	r5, r5, #3
 8008b6a:	3508      	adds	r5, #8
 8008b6c:	2d0c      	cmp	r5, #12
 8008b6e:	bf38      	it	cc
 8008b70:	250c      	movcc	r5, #12
 8008b72:	4629      	mov	r1, r5
 8008b74:	4638      	mov	r0, r7
 8008b76:	f7ff ffa5 	bl	8008ac4 <sbrk_aligned>
 8008b7a:	3001      	adds	r0, #1
 8008b7c:	d02b      	beq.n	8008bd6 <_malloc_r+0xd2>
 8008b7e:	6823      	ldr	r3, [r4, #0]
 8008b80:	442b      	add	r3, r5
 8008b82:	6023      	str	r3, [r4, #0]
 8008b84:	e00e      	b.n	8008ba4 <_malloc_r+0xa0>
 8008b86:	6822      	ldr	r2, [r4, #0]
 8008b88:	1b52      	subs	r2, r2, r5
 8008b8a:	d41e      	bmi.n	8008bca <_malloc_r+0xc6>
 8008b8c:	2a0b      	cmp	r2, #11
 8008b8e:	d916      	bls.n	8008bbe <_malloc_r+0xba>
 8008b90:	1961      	adds	r1, r4, r5
 8008b92:	42a3      	cmp	r3, r4
 8008b94:	6025      	str	r5, [r4, #0]
 8008b96:	bf18      	it	ne
 8008b98:	6059      	strne	r1, [r3, #4]
 8008b9a:	6863      	ldr	r3, [r4, #4]
 8008b9c:	bf08      	it	eq
 8008b9e:	6031      	streq	r1, [r6, #0]
 8008ba0:	5162      	str	r2, [r4, r5]
 8008ba2:	604b      	str	r3, [r1, #4]
 8008ba4:	4638      	mov	r0, r7
 8008ba6:	f104 060b 	add.w	r6, r4, #11
 8008baa:	f001 fbc1 	bl	800a330 <__malloc_unlock>
 8008bae:	f026 0607 	bic.w	r6, r6, #7
 8008bb2:	1d23      	adds	r3, r4, #4
 8008bb4:	1af2      	subs	r2, r6, r3
 8008bb6:	d0b6      	beq.n	8008b26 <_malloc_r+0x22>
 8008bb8:	1b9b      	subs	r3, r3, r6
 8008bba:	50a3      	str	r3, [r4, r2]
 8008bbc:	e7b3      	b.n	8008b26 <_malloc_r+0x22>
 8008bbe:	6862      	ldr	r2, [r4, #4]
 8008bc0:	42a3      	cmp	r3, r4
 8008bc2:	bf0c      	ite	eq
 8008bc4:	6032      	streq	r2, [r6, #0]
 8008bc6:	605a      	strne	r2, [r3, #4]
 8008bc8:	e7ec      	b.n	8008ba4 <_malloc_r+0xa0>
 8008bca:	4623      	mov	r3, r4
 8008bcc:	6864      	ldr	r4, [r4, #4]
 8008bce:	e7b2      	b.n	8008b36 <_malloc_r+0x32>
 8008bd0:	4634      	mov	r4, r6
 8008bd2:	6876      	ldr	r6, [r6, #4]
 8008bd4:	e7b9      	b.n	8008b4a <_malloc_r+0x46>
 8008bd6:	230c      	movs	r3, #12
 8008bd8:	603b      	str	r3, [r7, #0]
 8008bda:	4638      	mov	r0, r7
 8008bdc:	f001 fba8 	bl	800a330 <__malloc_unlock>
 8008be0:	e7a1      	b.n	8008b26 <_malloc_r+0x22>
 8008be2:	6025      	str	r5, [r4, #0]
 8008be4:	e7de      	b.n	8008ba4 <_malloc_r+0xa0>
 8008be6:	bf00      	nop
 8008be8:	2000a3ec 	.word	0x2000a3ec

08008bec <__cvt>:
 8008bec:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008bf0:	ec55 4b10 	vmov	r4, r5, d0
 8008bf4:	2d00      	cmp	r5, #0
 8008bf6:	460e      	mov	r6, r1
 8008bf8:	4619      	mov	r1, r3
 8008bfa:	462b      	mov	r3, r5
 8008bfc:	bfbb      	ittet	lt
 8008bfe:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8008c02:	461d      	movlt	r5, r3
 8008c04:	2300      	movge	r3, #0
 8008c06:	232d      	movlt	r3, #45	; 0x2d
 8008c08:	700b      	strb	r3, [r1, #0]
 8008c0a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008c0c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8008c10:	4691      	mov	r9, r2
 8008c12:	f023 0820 	bic.w	r8, r3, #32
 8008c16:	bfbc      	itt	lt
 8008c18:	4622      	movlt	r2, r4
 8008c1a:	4614      	movlt	r4, r2
 8008c1c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8008c20:	d005      	beq.n	8008c2e <__cvt+0x42>
 8008c22:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8008c26:	d100      	bne.n	8008c2a <__cvt+0x3e>
 8008c28:	3601      	adds	r6, #1
 8008c2a:	2102      	movs	r1, #2
 8008c2c:	e000      	b.n	8008c30 <__cvt+0x44>
 8008c2e:	2103      	movs	r1, #3
 8008c30:	ab03      	add	r3, sp, #12
 8008c32:	9301      	str	r3, [sp, #4]
 8008c34:	ab02      	add	r3, sp, #8
 8008c36:	9300      	str	r3, [sp, #0]
 8008c38:	ec45 4b10 	vmov	d0, r4, r5
 8008c3c:	4653      	mov	r3, sl
 8008c3e:	4632      	mov	r2, r6
 8008c40:	f000 fd42 	bl	80096c8 <_dtoa_r>
 8008c44:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8008c48:	4607      	mov	r7, r0
 8008c4a:	d102      	bne.n	8008c52 <__cvt+0x66>
 8008c4c:	f019 0f01 	tst.w	r9, #1
 8008c50:	d022      	beq.n	8008c98 <__cvt+0xac>
 8008c52:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8008c56:	eb07 0906 	add.w	r9, r7, r6
 8008c5a:	d110      	bne.n	8008c7e <__cvt+0x92>
 8008c5c:	783b      	ldrb	r3, [r7, #0]
 8008c5e:	2b30      	cmp	r3, #48	; 0x30
 8008c60:	d10a      	bne.n	8008c78 <__cvt+0x8c>
 8008c62:	2200      	movs	r2, #0
 8008c64:	2300      	movs	r3, #0
 8008c66:	4620      	mov	r0, r4
 8008c68:	4629      	mov	r1, r5
 8008c6a:	f7f7 ff2d 	bl	8000ac8 <__aeabi_dcmpeq>
 8008c6e:	b918      	cbnz	r0, 8008c78 <__cvt+0x8c>
 8008c70:	f1c6 0601 	rsb	r6, r6, #1
 8008c74:	f8ca 6000 	str.w	r6, [sl]
 8008c78:	f8da 3000 	ldr.w	r3, [sl]
 8008c7c:	4499      	add	r9, r3
 8008c7e:	2200      	movs	r2, #0
 8008c80:	2300      	movs	r3, #0
 8008c82:	4620      	mov	r0, r4
 8008c84:	4629      	mov	r1, r5
 8008c86:	f7f7 ff1f 	bl	8000ac8 <__aeabi_dcmpeq>
 8008c8a:	b108      	cbz	r0, 8008c90 <__cvt+0xa4>
 8008c8c:	f8cd 900c 	str.w	r9, [sp, #12]
 8008c90:	2230      	movs	r2, #48	; 0x30
 8008c92:	9b03      	ldr	r3, [sp, #12]
 8008c94:	454b      	cmp	r3, r9
 8008c96:	d307      	bcc.n	8008ca8 <__cvt+0xbc>
 8008c98:	9b03      	ldr	r3, [sp, #12]
 8008c9a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008c9c:	1bdb      	subs	r3, r3, r7
 8008c9e:	4638      	mov	r0, r7
 8008ca0:	6013      	str	r3, [r2, #0]
 8008ca2:	b004      	add	sp, #16
 8008ca4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008ca8:	1c59      	adds	r1, r3, #1
 8008caa:	9103      	str	r1, [sp, #12]
 8008cac:	701a      	strb	r2, [r3, #0]
 8008cae:	e7f0      	b.n	8008c92 <__cvt+0xa6>

08008cb0 <__exponent>:
 8008cb0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008cb2:	4603      	mov	r3, r0
 8008cb4:	2900      	cmp	r1, #0
 8008cb6:	bfb8      	it	lt
 8008cb8:	4249      	neglt	r1, r1
 8008cba:	f803 2b02 	strb.w	r2, [r3], #2
 8008cbe:	bfb4      	ite	lt
 8008cc0:	222d      	movlt	r2, #45	; 0x2d
 8008cc2:	222b      	movge	r2, #43	; 0x2b
 8008cc4:	2909      	cmp	r1, #9
 8008cc6:	7042      	strb	r2, [r0, #1]
 8008cc8:	dd2a      	ble.n	8008d20 <__exponent+0x70>
 8008cca:	f10d 0407 	add.w	r4, sp, #7
 8008cce:	46a4      	mov	ip, r4
 8008cd0:	270a      	movs	r7, #10
 8008cd2:	46a6      	mov	lr, r4
 8008cd4:	460a      	mov	r2, r1
 8008cd6:	fb91 f6f7 	sdiv	r6, r1, r7
 8008cda:	fb07 1516 	mls	r5, r7, r6, r1
 8008cde:	3530      	adds	r5, #48	; 0x30
 8008ce0:	2a63      	cmp	r2, #99	; 0x63
 8008ce2:	f104 34ff 	add.w	r4, r4, #4294967295
 8008ce6:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8008cea:	4631      	mov	r1, r6
 8008cec:	dcf1      	bgt.n	8008cd2 <__exponent+0x22>
 8008cee:	3130      	adds	r1, #48	; 0x30
 8008cf0:	f1ae 0502 	sub.w	r5, lr, #2
 8008cf4:	f804 1c01 	strb.w	r1, [r4, #-1]
 8008cf8:	1c44      	adds	r4, r0, #1
 8008cfa:	4629      	mov	r1, r5
 8008cfc:	4561      	cmp	r1, ip
 8008cfe:	d30a      	bcc.n	8008d16 <__exponent+0x66>
 8008d00:	f10d 0209 	add.w	r2, sp, #9
 8008d04:	eba2 020e 	sub.w	r2, r2, lr
 8008d08:	4565      	cmp	r5, ip
 8008d0a:	bf88      	it	hi
 8008d0c:	2200      	movhi	r2, #0
 8008d0e:	4413      	add	r3, r2
 8008d10:	1a18      	subs	r0, r3, r0
 8008d12:	b003      	add	sp, #12
 8008d14:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008d16:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008d1a:	f804 2f01 	strb.w	r2, [r4, #1]!
 8008d1e:	e7ed      	b.n	8008cfc <__exponent+0x4c>
 8008d20:	2330      	movs	r3, #48	; 0x30
 8008d22:	3130      	adds	r1, #48	; 0x30
 8008d24:	7083      	strb	r3, [r0, #2]
 8008d26:	70c1      	strb	r1, [r0, #3]
 8008d28:	1d03      	adds	r3, r0, #4
 8008d2a:	e7f1      	b.n	8008d10 <__exponent+0x60>

08008d2c <_printf_float>:
 8008d2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d30:	ed2d 8b02 	vpush	{d8}
 8008d34:	b08d      	sub	sp, #52	; 0x34
 8008d36:	460c      	mov	r4, r1
 8008d38:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8008d3c:	4616      	mov	r6, r2
 8008d3e:	461f      	mov	r7, r3
 8008d40:	4605      	mov	r5, r0
 8008d42:	f001 fad1 	bl	800a2e8 <_localeconv_r>
 8008d46:	f8d0 a000 	ldr.w	sl, [r0]
 8008d4a:	4650      	mov	r0, sl
 8008d4c:	f7f7 fa40 	bl	80001d0 <strlen>
 8008d50:	2300      	movs	r3, #0
 8008d52:	930a      	str	r3, [sp, #40]	; 0x28
 8008d54:	6823      	ldr	r3, [r4, #0]
 8008d56:	9305      	str	r3, [sp, #20]
 8008d58:	f8d8 3000 	ldr.w	r3, [r8]
 8008d5c:	f894 b018 	ldrb.w	fp, [r4, #24]
 8008d60:	3307      	adds	r3, #7
 8008d62:	f023 0307 	bic.w	r3, r3, #7
 8008d66:	f103 0208 	add.w	r2, r3, #8
 8008d6a:	f8c8 2000 	str.w	r2, [r8]
 8008d6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d72:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8008d76:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8008d7a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8008d7e:	9307      	str	r3, [sp, #28]
 8008d80:	f8cd 8018 	str.w	r8, [sp, #24]
 8008d84:	ee08 0a10 	vmov	s16, r0
 8008d88:	4b9f      	ldr	r3, [pc, #636]	; (8009008 <_printf_float+0x2dc>)
 8008d8a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008d8e:	f04f 32ff 	mov.w	r2, #4294967295
 8008d92:	f7f7 fecb 	bl	8000b2c <__aeabi_dcmpun>
 8008d96:	bb88      	cbnz	r0, 8008dfc <_printf_float+0xd0>
 8008d98:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008d9c:	4b9a      	ldr	r3, [pc, #616]	; (8009008 <_printf_float+0x2dc>)
 8008d9e:	f04f 32ff 	mov.w	r2, #4294967295
 8008da2:	f7f7 fea5 	bl	8000af0 <__aeabi_dcmple>
 8008da6:	bb48      	cbnz	r0, 8008dfc <_printf_float+0xd0>
 8008da8:	2200      	movs	r2, #0
 8008daa:	2300      	movs	r3, #0
 8008dac:	4640      	mov	r0, r8
 8008dae:	4649      	mov	r1, r9
 8008db0:	f7f7 fe94 	bl	8000adc <__aeabi_dcmplt>
 8008db4:	b110      	cbz	r0, 8008dbc <_printf_float+0x90>
 8008db6:	232d      	movs	r3, #45	; 0x2d
 8008db8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008dbc:	4b93      	ldr	r3, [pc, #588]	; (800900c <_printf_float+0x2e0>)
 8008dbe:	4894      	ldr	r0, [pc, #592]	; (8009010 <_printf_float+0x2e4>)
 8008dc0:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8008dc4:	bf94      	ite	ls
 8008dc6:	4698      	movls	r8, r3
 8008dc8:	4680      	movhi	r8, r0
 8008dca:	2303      	movs	r3, #3
 8008dcc:	6123      	str	r3, [r4, #16]
 8008dce:	9b05      	ldr	r3, [sp, #20]
 8008dd0:	f023 0204 	bic.w	r2, r3, #4
 8008dd4:	6022      	str	r2, [r4, #0]
 8008dd6:	f04f 0900 	mov.w	r9, #0
 8008dda:	9700      	str	r7, [sp, #0]
 8008ddc:	4633      	mov	r3, r6
 8008dde:	aa0b      	add	r2, sp, #44	; 0x2c
 8008de0:	4621      	mov	r1, r4
 8008de2:	4628      	mov	r0, r5
 8008de4:	f000 f9d8 	bl	8009198 <_printf_common>
 8008de8:	3001      	adds	r0, #1
 8008dea:	f040 8090 	bne.w	8008f0e <_printf_float+0x1e2>
 8008dee:	f04f 30ff 	mov.w	r0, #4294967295
 8008df2:	b00d      	add	sp, #52	; 0x34
 8008df4:	ecbd 8b02 	vpop	{d8}
 8008df8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008dfc:	4642      	mov	r2, r8
 8008dfe:	464b      	mov	r3, r9
 8008e00:	4640      	mov	r0, r8
 8008e02:	4649      	mov	r1, r9
 8008e04:	f7f7 fe92 	bl	8000b2c <__aeabi_dcmpun>
 8008e08:	b140      	cbz	r0, 8008e1c <_printf_float+0xf0>
 8008e0a:	464b      	mov	r3, r9
 8008e0c:	2b00      	cmp	r3, #0
 8008e0e:	bfbc      	itt	lt
 8008e10:	232d      	movlt	r3, #45	; 0x2d
 8008e12:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8008e16:	487f      	ldr	r0, [pc, #508]	; (8009014 <_printf_float+0x2e8>)
 8008e18:	4b7f      	ldr	r3, [pc, #508]	; (8009018 <_printf_float+0x2ec>)
 8008e1a:	e7d1      	b.n	8008dc0 <_printf_float+0x94>
 8008e1c:	6863      	ldr	r3, [r4, #4]
 8008e1e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8008e22:	9206      	str	r2, [sp, #24]
 8008e24:	1c5a      	adds	r2, r3, #1
 8008e26:	d13f      	bne.n	8008ea8 <_printf_float+0x17c>
 8008e28:	2306      	movs	r3, #6
 8008e2a:	6063      	str	r3, [r4, #4]
 8008e2c:	9b05      	ldr	r3, [sp, #20]
 8008e2e:	6861      	ldr	r1, [r4, #4]
 8008e30:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8008e34:	2300      	movs	r3, #0
 8008e36:	9303      	str	r3, [sp, #12]
 8008e38:	ab0a      	add	r3, sp, #40	; 0x28
 8008e3a:	e9cd b301 	strd	fp, r3, [sp, #4]
 8008e3e:	ab09      	add	r3, sp, #36	; 0x24
 8008e40:	ec49 8b10 	vmov	d0, r8, r9
 8008e44:	9300      	str	r3, [sp, #0]
 8008e46:	6022      	str	r2, [r4, #0]
 8008e48:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8008e4c:	4628      	mov	r0, r5
 8008e4e:	f7ff fecd 	bl	8008bec <__cvt>
 8008e52:	9b06      	ldr	r3, [sp, #24]
 8008e54:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008e56:	2b47      	cmp	r3, #71	; 0x47
 8008e58:	4680      	mov	r8, r0
 8008e5a:	d108      	bne.n	8008e6e <_printf_float+0x142>
 8008e5c:	1cc8      	adds	r0, r1, #3
 8008e5e:	db02      	blt.n	8008e66 <_printf_float+0x13a>
 8008e60:	6863      	ldr	r3, [r4, #4]
 8008e62:	4299      	cmp	r1, r3
 8008e64:	dd41      	ble.n	8008eea <_printf_float+0x1be>
 8008e66:	f1ab 0b02 	sub.w	fp, fp, #2
 8008e6a:	fa5f fb8b 	uxtb.w	fp, fp
 8008e6e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8008e72:	d820      	bhi.n	8008eb6 <_printf_float+0x18a>
 8008e74:	3901      	subs	r1, #1
 8008e76:	465a      	mov	r2, fp
 8008e78:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8008e7c:	9109      	str	r1, [sp, #36]	; 0x24
 8008e7e:	f7ff ff17 	bl	8008cb0 <__exponent>
 8008e82:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008e84:	1813      	adds	r3, r2, r0
 8008e86:	2a01      	cmp	r2, #1
 8008e88:	4681      	mov	r9, r0
 8008e8a:	6123      	str	r3, [r4, #16]
 8008e8c:	dc02      	bgt.n	8008e94 <_printf_float+0x168>
 8008e8e:	6822      	ldr	r2, [r4, #0]
 8008e90:	07d2      	lsls	r2, r2, #31
 8008e92:	d501      	bpl.n	8008e98 <_printf_float+0x16c>
 8008e94:	3301      	adds	r3, #1
 8008e96:	6123      	str	r3, [r4, #16]
 8008e98:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8008e9c:	2b00      	cmp	r3, #0
 8008e9e:	d09c      	beq.n	8008dda <_printf_float+0xae>
 8008ea0:	232d      	movs	r3, #45	; 0x2d
 8008ea2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008ea6:	e798      	b.n	8008dda <_printf_float+0xae>
 8008ea8:	9a06      	ldr	r2, [sp, #24]
 8008eaa:	2a47      	cmp	r2, #71	; 0x47
 8008eac:	d1be      	bne.n	8008e2c <_printf_float+0x100>
 8008eae:	2b00      	cmp	r3, #0
 8008eb0:	d1bc      	bne.n	8008e2c <_printf_float+0x100>
 8008eb2:	2301      	movs	r3, #1
 8008eb4:	e7b9      	b.n	8008e2a <_printf_float+0xfe>
 8008eb6:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8008eba:	d118      	bne.n	8008eee <_printf_float+0x1c2>
 8008ebc:	2900      	cmp	r1, #0
 8008ebe:	6863      	ldr	r3, [r4, #4]
 8008ec0:	dd0b      	ble.n	8008eda <_printf_float+0x1ae>
 8008ec2:	6121      	str	r1, [r4, #16]
 8008ec4:	b913      	cbnz	r3, 8008ecc <_printf_float+0x1a0>
 8008ec6:	6822      	ldr	r2, [r4, #0]
 8008ec8:	07d0      	lsls	r0, r2, #31
 8008eca:	d502      	bpl.n	8008ed2 <_printf_float+0x1a6>
 8008ecc:	3301      	adds	r3, #1
 8008ece:	440b      	add	r3, r1
 8008ed0:	6123      	str	r3, [r4, #16]
 8008ed2:	65a1      	str	r1, [r4, #88]	; 0x58
 8008ed4:	f04f 0900 	mov.w	r9, #0
 8008ed8:	e7de      	b.n	8008e98 <_printf_float+0x16c>
 8008eda:	b913      	cbnz	r3, 8008ee2 <_printf_float+0x1b6>
 8008edc:	6822      	ldr	r2, [r4, #0]
 8008ede:	07d2      	lsls	r2, r2, #31
 8008ee0:	d501      	bpl.n	8008ee6 <_printf_float+0x1ba>
 8008ee2:	3302      	adds	r3, #2
 8008ee4:	e7f4      	b.n	8008ed0 <_printf_float+0x1a4>
 8008ee6:	2301      	movs	r3, #1
 8008ee8:	e7f2      	b.n	8008ed0 <_printf_float+0x1a4>
 8008eea:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8008eee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008ef0:	4299      	cmp	r1, r3
 8008ef2:	db05      	blt.n	8008f00 <_printf_float+0x1d4>
 8008ef4:	6823      	ldr	r3, [r4, #0]
 8008ef6:	6121      	str	r1, [r4, #16]
 8008ef8:	07d8      	lsls	r0, r3, #31
 8008efa:	d5ea      	bpl.n	8008ed2 <_printf_float+0x1a6>
 8008efc:	1c4b      	adds	r3, r1, #1
 8008efe:	e7e7      	b.n	8008ed0 <_printf_float+0x1a4>
 8008f00:	2900      	cmp	r1, #0
 8008f02:	bfd4      	ite	le
 8008f04:	f1c1 0202 	rsble	r2, r1, #2
 8008f08:	2201      	movgt	r2, #1
 8008f0a:	4413      	add	r3, r2
 8008f0c:	e7e0      	b.n	8008ed0 <_printf_float+0x1a4>
 8008f0e:	6823      	ldr	r3, [r4, #0]
 8008f10:	055a      	lsls	r2, r3, #21
 8008f12:	d407      	bmi.n	8008f24 <_printf_float+0x1f8>
 8008f14:	6923      	ldr	r3, [r4, #16]
 8008f16:	4642      	mov	r2, r8
 8008f18:	4631      	mov	r1, r6
 8008f1a:	4628      	mov	r0, r5
 8008f1c:	47b8      	blx	r7
 8008f1e:	3001      	adds	r0, #1
 8008f20:	d12c      	bne.n	8008f7c <_printf_float+0x250>
 8008f22:	e764      	b.n	8008dee <_printf_float+0xc2>
 8008f24:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8008f28:	f240 80e0 	bls.w	80090ec <_printf_float+0x3c0>
 8008f2c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8008f30:	2200      	movs	r2, #0
 8008f32:	2300      	movs	r3, #0
 8008f34:	f7f7 fdc8 	bl	8000ac8 <__aeabi_dcmpeq>
 8008f38:	2800      	cmp	r0, #0
 8008f3a:	d034      	beq.n	8008fa6 <_printf_float+0x27a>
 8008f3c:	4a37      	ldr	r2, [pc, #220]	; (800901c <_printf_float+0x2f0>)
 8008f3e:	2301      	movs	r3, #1
 8008f40:	4631      	mov	r1, r6
 8008f42:	4628      	mov	r0, r5
 8008f44:	47b8      	blx	r7
 8008f46:	3001      	adds	r0, #1
 8008f48:	f43f af51 	beq.w	8008dee <_printf_float+0xc2>
 8008f4c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008f50:	429a      	cmp	r2, r3
 8008f52:	db02      	blt.n	8008f5a <_printf_float+0x22e>
 8008f54:	6823      	ldr	r3, [r4, #0]
 8008f56:	07d8      	lsls	r0, r3, #31
 8008f58:	d510      	bpl.n	8008f7c <_printf_float+0x250>
 8008f5a:	ee18 3a10 	vmov	r3, s16
 8008f5e:	4652      	mov	r2, sl
 8008f60:	4631      	mov	r1, r6
 8008f62:	4628      	mov	r0, r5
 8008f64:	47b8      	blx	r7
 8008f66:	3001      	adds	r0, #1
 8008f68:	f43f af41 	beq.w	8008dee <_printf_float+0xc2>
 8008f6c:	f04f 0800 	mov.w	r8, #0
 8008f70:	f104 091a 	add.w	r9, r4, #26
 8008f74:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008f76:	3b01      	subs	r3, #1
 8008f78:	4543      	cmp	r3, r8
 8008f7a:	dc09      	bgt.n	8008f90 <_printf_float+0x264>
 8008f7c:	6823      	ldr	r3, [r4, #0]
 8008f7e:	079b      	lsls	r3, r3, #30
 8008f80:	f100 8105 	bmi.w	800918e <_printf_float+0x462>
 8008f84:	68e0      	ldr	r0, [r4, #12]
 8008f86:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008f88:	4298      	cmp	r0, r3
 8008f8a:	bfb8      	it	lt
 8008f8c:	4618      	movlt	r0, r3
 8008f8e:	e730      	b.n	8008df2 <_printf_float+0xc6>
 8008f90:	2301      	movs	r3, #1
 8008f92:	464a      	mov	r2, r9
 8008f94:	4631      	mov	r1, r6
 8008f96:	4628      	mov	r0, r5
 8008f98:	47b8      	blx	r7
 8008f9a:	3001      	adds	r0, #1
 8008f9c:	f43f af27 	beq.w	8008dee <_printf_float+0xc2>
 8008fa0:	f108 0801 	add.w	r8, r8, #1
 8008fa4:	e7e6      	b.n	8008f74 <_printf_float+0x248>
 8008fa6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008fa8:	2b00      	cmp	r3, #0
 8008faa:	dc39      	bgt.n	8009020 <_printf_float+0x2f4>
 8008fac:	4a1b      	ldr	r2, [pc, #108]	; (800901c <_printf_float+0x2f0>)
 8008fae:	2301      	movs	r3, #1
 8008fb0:	4631      	mov	r1, r6
 8008fb2:	4628      	mov	r0, r5
 8008fb4:	47b8      	blx	r7
 8008fb6:	3001      	adds	r0, #1
 8008fb8:	f43f af19 	beq.w	8008dee <_printf_float+0xc2>
 8008fbc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008fc0:	4313      	orrs	r3, r2
 8008fc2:	d102      	bne.n	8008fca <_printf_float+0x29e>
 8008fc4:	6823      	ldr	r3, [r4, #0]
 8008fc6:	07d9      	lsls	r1, r3, #31
 8008fc8:	d5d8      	bpl.n	8008f7c <_printf_float+0x250>
 8008fca:	ee18 3a10 	vmov	r3, s16
 8008fce:	4652      	mov	r2, sl
 8008fd0:	4631      	mov	r1, r6
 8008fd2:	4628      	mov	r0, r5
 8008fd4:	47b8      	blx	r7
 8008fd6:	3001      	adds	r0, #1
 8008fd8:	f43f af09 	beq.w	8008dee <_printf_float+0xc2>
 8008fdc:	f04f 0900 	mov.w	r9, #0
 8008fe0:	f104 0a1a 	add.w	sl, r4, #26
 8008fe4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008fe6:	425b      	negs	r3, r3
 8008fe8:	454b      	cmp	r3, r9
 8008fea:	dc01      	bgt.n	8008ff0 <_printf_float+0x2c4>
 8008fec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008fee:	e792      	b.n	8008f16 <_printf_float+0x1ea>
 8008ff0:	2301      	movs	r3, #1
 8008ff2:	4652      	mov	r2, sl
 8008ff4:	4631      	mov	r1, r6
 8008ff6:	4628      	mov	r0, r5
 8008ff8:	47b8      	blx	r7
 8008ffa:	3001      	adds	r0, #1
 8008ffc:	f43f aef7 	beq.w	8008dee <_printf_float+0xc2>
 8009000:	f109 0901 	add.w	r9, r9, #1
 8009004:	e7ee      	b.n	8008fe4 <_printf_float+0x2b8>
 8009006:	bf00      	nop
 8009008:	7fefffff 	.word	0x7fefffff
 800900c:	0800e124 	.word	0x0800e124
 8009010:	0800e128 	.word	0x0800e128
 8009014:	0800e130 	.word	0x0800e130
 8009018:	0800e12c 	.word	0x0800e12c
 800901c:	0800e134 	.word	0x0800e134
 8009020:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009022:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8009024:	429a      	cmp	r2, r3
 8009026:	bfa8      	it	ge
 8009028:	461a      	movge	r2, r3
 800902a:	2a00      	cmp	r2, #0
 800902c:	4691      	mov	r9, r2
 800902e:	dc37      	bgt.n	80090a0 <_printf_float+0x374>
 8009030:	f04f 0b00 	mov.w	fp, #0
 8009034:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009038:	f104 021a 	add.w	r2, r4, #26
 800903c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800903e:	9305      	str	r3, [sp, #20]
 8009040:	eba3 0309 	sub.w	r3, r3, r9
 8009044:	455b      	cmp	r3, fp
 8009046:	dc33      	bgt.n	80090b0 <_printf_float+0x384>
 8009048:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800904c:	429a      	cmp	r2, r3
 800904e:	db3b      	blt.n	80090c8 <_printf_float+0x39c>
 8009050:	6823      	ldr	r3, [r4, #0]
 8009052:	07da      	lsls	r2, r3, #31
 8009054:	d438      	bmi.n	80090c8 <_printf_float+0x39c>
 8009056:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009058:	9a05      	ldr	r2, [sp, #20]
 800905a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800905c:	1a9a      	subs	r2, r3, r2
 800905e:	eba3 0901 	sub.w	r9, r3, r1
 8009062:	4591      	cmp	r9, r2
 8009064:	bfa8      	it	ge
 8009066:	4691      	movge	r9, r2
 8009068:	f1b9 0f00 	cmp.w	r9, #0
 800906c:	dc35      	bgt.n	80090da <_printf_float+0x3ae>
 800906e:	f04f 0800 	mov.w	r8, #0
 8009072:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009076:	f104 0a1a 	add.w	sl, r4, #26
 800907a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800907e:	1a9b      	subs	r3, r3, r2
 8009080:	eba3 0309 	sub.w	r3, r3, r9
 8009084:	4543      	cmp	r3, r8
 8009086:	f77f af79 	ble.w	8008f7c <_printf_float+0x250>
 800908a:	2301      	movs	r3, #1
 800908c:	4652      	mov	r2, sl
 800908e:	4631      	mov	r1, r6
 8009090:	4628      	mov	r0, r5
 8009092:	47b8      	blx	r7
 8009094:	3001      	adds	r0, #1
 8009096:	f43f aeaa 	beq.w	8008dee <_printf_float+0xc2>
 800909a:	f108 0801 	add.w	r8, r8, #1
 800909e:	e7ec      	b.n	800907a <_printf_float+0x34e>
 80090a0:	4613      	mov	r3, r2
 80090a2:	4631      	mov	r1, r6
 80090a4:	4642      	mov	r2, r8
 80090a6:	4628      	mov	r0, r5
 80090a8:	47b8      	blx	r7
 80090aa:	3001      	adds	r0, #1
 80090ac:	d1c0      	bne.n	8009030 <_printf_float+0x304>
 80090ae:	e69e      	b.n	8008dee <_printf_float+0xc2>
 80090b0:	2301      	movs	r3, #1
 80090b2:	4631      	mov	r1, r6
 80090b4:	4628      	mov	r0, r5
 80090b6:	9205      	str	r2, [sp, #20]
 80090b8:	47b8      	blx	r7
 80090ba:	3001      	adds	r0, #1
 80090bc:	f43f ae97 	beq.w	8008dee <_printf_float+0xc2>
 80090c0:	9a05      	ldr	r2, [sp, #20]
 80090c2:	f10b 0b01 	add.w	fp, fp, #1
 80090c6:	e7b9      	b.n	800903c <_printf_float+0x310>
 80090c8:	ee18 3a10 	vmov	r3, s16
 80090cc:	4652      	mov	r2, sl
 80090ce:	4631      	mov	r1, r6
 80090d0:	4628      	mov	r0, r5
 80090d2:	47b8      	blx	r7
 80090d4:	3001      	adds	r0, #1
 80090d6:	d1be      	bne.n	8009056 <_printf_float+0x32a>
 80090d8:	e689      	b.n	8008dee <_printf_float+0xc2>
 80090da:	9a05      	ldr	r2, [sp, #20]
 80090dc:	464b      	mov	r3, r9
 80090de:	4442      	add	r2, r8
 80090e0:	4631      	mov	r1, r6
 80090e2:	4628      	mov	r0, r5
 80090e4:	47b8      	blx	r7
 80090e6:	3001      	adds	r0, #1
 80090e8:	d1c1      	bne.n	800906e <_printf_float+0x342>
 80090ea:	e680      	b.n	8008dee <_printf_float+0xc2>
 80090ec:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80090ee:	2a01      	cmp	r2, #1
 80090f0:	dc01      	bgt.n	80090f6 <_printf_float+0x3ca>
 80090f2:	07db      	lsls	r3, r3, #31
 80090f4:	d538      	bpl.n	8009168 <_printf_float+0x43c>
 80090f6:	2301      	movs	r3, #1
 80090f8:	4642      	mov	r2, r8
 80090fa:	4631      	mov	r1, r6
 80090fc:	4628      	mov	r0, r5
 80090fe:	47b8      	blx	r7
 8009100:	3001      	adds	r0, #1
 8009102:	f43f ae74 	beq.w	8008dee <_printf_float+0xc2>
 8009106:	ee18 3a10 	vmov	r3, s16
 800910a:	4652      	mov	r2, sl
 800910c:	4631      	mov	r1, r6
 800910e:	4628      	mov	r0, r5
 8009110:	47b8      	blx	r7
 8009112:	3001      	adds	r0, #1
 8009114:	f43f ae6b 	beq.w	8008dee <_printf_float+0xc2>
 8009118:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800911c:	2200      	movs	r2, #0
 800911e:	2300      	movs	r3, #0
 8009120:	f7f7 fcd2 	bl	8000ac8 <__aeabi_dcmpeq>
 8009124:	b9d8      	cbnz	r0, 800915e <_printf_float+0x432>
 8009126:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009128:	f108 0201 	add.w	r2, r8, #1
 800912c:	3b01      	subs	r3, #1
 800912e:	4631      	mov	r1, r6
 8009130:	4628      	mov	r0, r5
 8009132:	47b8      	blx	r7
 8009134:	3001      	adds	r0, #1
 8009136:	d10e      	bne.n	8009156 <_printf_float+0x42a>
 8009138:	e659      	b.n	8008dee <_printf_float+0xc2>
 800913a:	2301      	movs	r3, #1
 800913c:	4652      	mov	r2, sl
 800913e:	4631      	mov	r1, r6
 8009140:	4628      	mov	r0, r5
 8009142:	47b8      	blx	r7
 8009144:	3001      	adds	r0, #1
 8009146:	f43f ae52 	beq.w	8008dee <_printf_float+0xc2>
 800914a:	f108 0801 	add.w	r8, r8, #1
 800914e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009150:	3b01      	subs	r3, #1
 8009152:	4543      	cmp	r3, r8
 8009154:	dcf1      	bgt.n	800913a <_printf_float+0x40e>
 8009156:	464b      	mov	r3, r9
 8009158:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800915c:	e6dc      	b.n	8008f18 <_printf_float+0x1ec>
 800915e:	f04f 0800 	mov.w	r8, #0
 8009162:	f104 0a1a 	add.w	sl, r4, #26
 8009166:	e7f2      	b.n	800914e <_printf_float+0x422>
 8009168:	2301      	movs	r3, #1
 800916a:	4642      	mov	r2, r8
 800916c:	e7df      	b.n	800912e <_printf_float+0x402>
 800916e:	2301      	movs	r3, #1
 8009170:	464a      	mov	r2, r9
 8009172:	4631      	mov	r1, r6
 8009174:	4628      	mov	r0, r5
 8009176:	47b8      	blx	r7
 8009178:	3001      	adds	r0, #1
 800917a:	f43f ae38 	beq.w	8008dee <_printf_float+0xc2>
 800917e:	f108 0801 	add.w	r8, r8, #1
 8009182:	68e3      	ldr	r3, [r4, #12]
 8009184:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009186:	1a5b      	subs	r3, r3, r1
 8009188:	4543      	cmp	r3, r8
 800918a:	dcf0      	bgt.n	800916e <_printf_float+0x442>
 800918c:	e6fa      	b.n	8008f84 <_printf_float+0x258>
 800918e:	f04f 0800 	mov.w	r8, #0
 8009192:	f104 0919 	add.w	r9, r4, #25
 8009196:	e7f4      	b.n	8009182 <_printf_float+0x456>

08009198 <_printf_common>:
 8009198:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800919c:	4616      	mov	r6, r2
 800919e:	4699      	mov	r9, r3
 80091a0:	688a      	ldr	r2, [r1, #8]
 80091a2:	690b      	ldr	r3, [r1, #16]
 80091a4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80091a8:	4293      	cmp	r3, r2
 80091aa:	bfb8      	it	lt
 80091ac:	4613      	movlt	r3, r2
 80091ae:	6033      	str	r3, [r6, #0]
 80091b0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80091b4:	4607      	mov	r7, r0
 80091b6:	460c      	mov	r4, r1
 80091b8:	b10a      	cbz	r2, 80091be <_printf_common+0x26>
 80091ba:	3301      	adds	r3, #1
 80091bc:	6033      	str	r3, [r6, #0]
 80091be:	6823      	ldr	r3, [r4, #0]
 80091c0:	0699      	lsls	r1, r3, #26
 80091c2:	bf42      	ittt	mi
 80091c4:	6833      	ldrmi	r3, [r6, #0]
 80091c6:	3302      	addmi	r3, #2
 80091c8:	6033      	strmi	r3, [r6, #0]
 80091ca:	6825      	ldr	r5, [r4, #0]
 80091cc:	f015 0506 	ands.w	r5, r5, #6
 80091d0:	d106      	bne.n	80091e0 <_printf_common+0x48>
 80091d2:	f104 0a19 	add.w	sl, r4, #25
 80091d6:	68e3      	ldr	r3, [r4, #12]
 80091d8:	6832      	ldr	r2, [r6, #0]
 80091da:	1a9b      	subs	r3, r3, r2
 80091dc:	42ab      	cmp	r3, r5
 80091de:	dc26      	bgt.n	800922e <_printf_common+0x96>
 80091e0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80091e4:	1e13      	subs	r3, r2, #0
 80091e6:	6822      	ldr	r2, [r4, #0]
 80091e8:	bf18      	it	ne
 80091ea:	2301      	movne	r3, #1
 80091ec:	0692      	lsls	r2, r2, #26
 80091ee:	d42b      	bmi.n	8009248 <_printf_common+0xb0>
 80091f0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80091f4:	4649      	mov	r1, r9
 80091f6:	4638      	mov	r0, r7
 80091f8:	47c0      	blx	r8
 80091fa:	3001      	adds	r0, #1
 80091fc:	d01e      	beq.n	800923c <_printf_common+0xa4>
 80091fe:	6823      	ldr	r3, [r4, #0]
 8009200:	68e5      	ldr	r5, [r4, #12]
 8009202:	6832      	ldr	r2, [r6, #0]
 8009204:	f003 0306 	and.w	r3, r3, #6
 8009208:	2b04      	cmp	r3, #4
 800920a:	bf08      	it	eq
 800920c:	1aad      	subeq	r5, r5, r2
 800920e:	68a3      	ldr	r3, [r4, #8]
 8009210:	6922      	ldr	r2, [r4, #16]
 8009212:	bf0c      	ite	eq
 8009214:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009218:	2500      	movne	r5, #0
 800921a:	4293      	cmp	r3, r2
 800921c:	bfc4      	itt	gt
 800921e:	1a9b      	subgt	r3, r3, r2
 8009220:	18ed      	addgt	r5, r5, r3
 8009222:	2600      	movs	r6, #0
 8009224:	341a      	adds	r4, #26
 8009226:	42b5      	cmp	r5, r6
 8009228:	d11a      	bne.n	8009260 <_printf_common+0xc8>
 800922a:	2000      	movs	r0, #0
 800922c:	e008      	b.n	8009240 <_printf_common+0xa8>
 800922e:	2301      	movs	r3, #1
 8009230:	4652      	mov	r2, sl
 8009232:	4649      	mov	r1, r9
 8009234:	4638      	mov	r0, r7
 8009236:	47c0      	blx	r8
 8009238:	3001      	adds	r0, #1
 800923a:	d103      	bne.n	8009244 <_printf_common+0xac>
 800923c:	f04f 30ff 	mov.w	r0, #4294967295
 8009240:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009244:	3501      	adds	r5, #1
 8009246:	e7c6      	b.n	80091d6 <_printf_common+0x3e>
 8009248:	18e1      	adds	r1, r4, r3
 800924a:	1c5a      	adds	r2, r3, #1
 800924c:	2030      	movs	r0, #48	; 0x30
 800924e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8009252:	4422      	add	r2, r4
 8009254:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009258:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800925c:	3302      	adds	r3, #2
 800925e:	e7c7      	b.n	80091f0 <_printf_common+0x58>
 8009260:	2301      	movs	r3, #1
 8009262:	4622      	mov	r2, r4
 8009264:	4649      	mov	r1, r9
 8009266:	4638      	mov	r0, r7
 8009268:	47c0      	blx	r8
 800926a:	3001      	adds	r0, #1
 800926c:	d0e6      	beq.n	800923c <_printf_common+0xa4>
 800926e:	3601      	adds	r6, #1
 8009270:	e7d9      	b.n	8009226 <_printf_common+0x8e>
	...

08009274 <_printf_i>:
 8009274:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009278:	7e0f      	ldrb	r7, [r1, #24]
 800927a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800927c:	2f78      	cmp	r7, #120	; 0x78
 800927e:	4691      	mov	r9, r2
 8009280:	4680      	mov	r8, r0
 8009282:	460c      	mov	r4, r1
 8009284:	469a      	mov	sl, r3
 8009286:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800928a:	d807      	bhi.n	800929c <_printf_i+0x28>
 800928c:	2f62      	cmp	r7, #98	; 0x62
 800928e:	d80a      	bhi.n	80092a6 <_printf_i+0x32>
 8009290:	2f00      	cmp	r7, #0
 8009292:	f000 80d8 	beq.w	8009446 <_printf_i+0x1d2>
 8009296:	2f58      	cmp	r7, #88	; 0x58
 8009298:	f000 80a3 	beq.w	80093e2 <_printf_i+0x16e>
 800929c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80092a0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80092a4:	e03a      	b.n	800931c <_printf_i+0xa8>
 80092a6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80092aa:	2b15      	cmp	r3, #21
 80092ac:	d8f6      	bhi.n	800929c <_printf_i+0x28>
 80092ae:	a101      	add	r1, pc, #4	; (adr r1, 80092b4 <_printf_i+0x40>)
 80092b0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80092b4:	0800930d 	.word	0x0800930d
 80092b8:	08009321 	.word	0x08009321
 80092bc:	0800929d 	.word	0x0800929d
 80092c0:	0800929d 	.word	0x0800929d
 80092c4:	0800929d 	.word	0x0800929d
 80092c8:	0800929d 	.word	0x0800929d
 80092cc:	08009321 	.word	0x08009321
 80092d0:	0800929d 	.word	0x0800929d
 80092d4:	0800929d 	.word	0x0800929d
 80092d8:	0800929d 	.word	0x0800929d
 80092dc:	0800929d 	.word	0x0800929d
 80092e0:	0800942d 	.word	0x0800942d
 80092e4:	08009351 	.word	0x08009351
 80092e8:	0800940f 	.word	0x0800940f
 80092ec:	0800929d 	.word	0x0800929d
 80092f0:	0800929d 	.word	0x0800929d
 80092f4:	0800944f 	.word	0x0800944f
 80092f8:	0800929d 	.word	0x0800929d
 80092fc:	08009351 	.word	0x08009351
 8009300:	0800929d 	.word	0x0800929d
 8009304:	0800929d 	.word	0x0800929d
 8009308:	08009417 	.word	0x08009417
 800930c:	682b      	ldr	r3, [r5, #0]
 800930e:	1d1a      	adds	r2, r3, #4
 8009310:	681b      	ldr	r3, [r3, #0]
 8009312:	602a      	str	r2, [r5, #0]
 8009314:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009318:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800931c:	2301      	movs	r3, #1
 800931e:	e0a3      	b.n	8009468 <_printf_i+0x1f4>
 8009320:	6820      	ldr	r0, [r4, #0]
 8009322:	6829      	ldr	r1, [r5, #0]
 8009324:	0606      	lsls	r6, r0, #24
 8009326:	f101 0304 	add.w	r3, r1, #4
 800932a:	d50a      	bpl.n	8009342 <_printf_i+0xce>
 800932c:	680e      	ldr	r6, [r1, #0]
 800932e:	602b      	str	r3, [r5, #0]
 8009330:	2e00      	cmp	r6, #0
 8009332:	da03      	bge.n	800933c <_printf_i+0xc8>
 8009334:	232d      	movs	r3, #45	; 0x2d
 8009336:	4276      	negs	r6, r6
 8009338:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800933c:	485e      	ldr	r0, [pc, #376]	; (80094b8 <_printf_i+0x244>)
 800933e:	230a      	movs	r3, #10
 8009340:	e019      	b.n	8009376 <_printf_i+0x102>
 8009342:	680e      	ldr	r6, [r1, #0]
 8009344:	602b      	str	r3, [r5, #0]
 8009346:	f010 0f40 	tst.w	r0, #64	; 0x40
 800934a:	bf18      	it	ne
 800934c:	b236      	sxthne	r6, r6
 800934e:	e7ef      	b.n	8009330 <_printf_i+0xbc>
 8009350:	682b      	ldr	r3, [r5, #0]
 8009352:	6820      	ldr	r0, [r4, #0]
 8009354:	1d19      	adds	r1, r3, #4
 8009356:	6029      	str	r1, [r5, #0]
 8009358:	0601      	lsls	r1, r0, #24
 800935a:	d501      	bpl.n	8009360 <_printf_i+0xec>
 800935c:	681e      	ldr	r6, [r3, #0]
 800935e:	e002      	b.n	8009366 <_printf_i+0xf2>
 8009360:	0646      	lsls	r6, r0, #25
 8009362:	d5fb      	bpl.n	800935c <_printf_i+0xe8>
 8009364:	881e      	ldrh	r6, [r3, #0]
 8009366:	4854      	ldr	r0, [pc, #336]	; (80094b8 <_printf_i+0x244>)
 8009368:	2f6f      	cmp	r7, #111	; 0x6f
 800936a:	bf0c      	ite	eq
 800936c:	2308      	moveq	r3, #8
 800936e:	230a      	movne	r3, #10
 8009370:	2100      	movs	r1, #0
 8009372:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8009376:	6865      	ldr	r5, [r4, #4]
 8009378:	60a5      	str	r5, [r4, #8]
 800937a:	2d00      	cmp	r5, #0
 800937c:	bfa2      	ittt	ge
 800937e:	6821      	ldrge	r1, [r4, #0]
 8009380:	f021 0104 	bicge.w	r1, r1, #4
 8009384:	6021      	strge	r1, [r4, #0]
 8009386:	b90e      	cbnz	r6, 800938c <_printf_i+0x118>
 8009388:	2d00      	cmp	r5, #0
 800938a:	d04d      	beq.n	8009428 <_printf_i+0x1b4>
 800938c:	4615      	mov	r5, r2
 800938e:	fbb6 f1f3 	udiv	r1, r6, r3
 8009392:	fb03 6711 	mls	r7, r3, r1, r6
 8009396:	5dc7      	ldrb	r7, [r0, r7]
 8009398:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800939c:	4637      	mov	r7, r6
 800939e:	42bb      	cmp	r3, r7
 80093a0:	460e      	mov	r6, r1
 80093a2:	d9f4      	bls.n	800938e <_printf_i+0x11a>
 80093a4:	2b08      	cmp	r3, #8
 80093a6:	d10b      	bne.n	80093c0 <_printf_i+0x14c>
 80093a8:	6823      	ldr	r3, [r4, #0]
 80093aa:	07de      	lsls	r6, r3, #31
 80093ac:	d508      	bpl.n	80093c0 <_printf_i+0x14c>
 80093ae:	6923      	ldr	r3, [r4, #16]
 80093b0:	6861      	ldr	r1, [r4, #4]
 80093b2:	4299      	cmp	r1, r3
 80093b4:	bfde      	ittt	le
 80093b6:	2330      	movle	r3, #48	; 0x30
 80093b8:	f805 3c01 	strble.w	r3, [r5, #-1]
 80093bc:	f105 35ff 	addle.w	r5, r5, #4294967295
 80093c0:	1b52      	subs	r2, r2, r5
 80093c2:	6122      	str	r2, [r4, #16]
 80093c4:	f8cd a000 	str.w	sl, [sp]
 80093c8:	464b      	mov	r3, r9
 80093ca:	aa03      	add	r2, sp, #12
 80093cc:	4621      	mov	r1, r4
 80093ce:	4640      	mov	r0, r8
 80093d0:	f7ff fee2 	bl	8009198 <_printf_common>
 80093d4:	3001      	adds	r0, #1
 80093d6:	d14c      	bne.n	8009472 <_printf_i+0x1fe>
 80093d8:	f04f 30ff 	mov.w	r0, #4294967295
 80093dc:	b004      	add	sp, #16
 80093de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80093e2:	4835      	ldr	r0, [pc, #212]	; (80094b8 <_printf_i+0x244>)
 80093e4:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80093e8:	6829      	ldr	r1, [r5, #0]
 80093ea:	6823      	ldr	r3, [r4, #0]
 80093ec:	f851 6b04 	ldr.w	r6, [r1], #4
 80093f0:	6029      	str	r1, [r5, #0]
 80093f2:	061d      	lsls	r5, r3, #24
 80093f4:	d514      	bpl.n	8009420 <_printf_i+0x1ac>
 80093f6:	07df      	lsls	r7, r3, #31
 80093f8:	bf44      	itt	mi
 80093fa:	f043 0320 	orrmi.w	r3, r3, #32
 80093fe:	6023      	strmi	r3, [r4, #0]
 8009400:	b91e      	cbnz	r6, 800940a <_printf_i+0x196>
 8009402:	6823      	ldr	r3, [r4, #0]
 8009404:	f023 0320 	bic.w	r3, r3, #32
 8009408:	6023      	str	r3, [r4, #0]
 800940a:	2310      	movs	r3, #16
 800940c:	e7b0      	b.n	8009370 <_printf_i+0xfc>
 800940e:	6823      	ldr	r3, [r4, #0]
 8009410:	f043 0320 	orr.w	r3, r3, #32
 8009414:	6023      	str	r3, [r4, #0]
 8009416:	2378      	movs	r3, #120	; 0x78
 8009418:	4828      	ldr	r0, [pc, #160]	; (80094bc <_printf_i+0x248>)
 800941a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800941e:	e7e3      	b.n	80093e8 <_printf_i+0x174>
 8009420:	0659      	lsls	r1, r3, #25
 8009422:	bf48      	it	mi
 8009424:	b2b6      	uxthmi	r6, r6
 8009426:	e7e6      	b.n	80093f6 <_printf_i+0x182>
 8009428:	4615      	mov	r5, r2
 800942a:	e7bb      	b.n	80093a4 <_printf_i+0x130>
 800942c:	682b      	ldr	r3, [r5, #0]
 800942e:	6826      	ldr	r6, [r4, #0]
 8009430:	6961      	ldr	r1, [r4, #20]
 8009432:	1d18      	adds	r0, r3, #4
 8009434:	6028      	str	r0, [r5, #0]
 8009436:	0635      	lsls	r5, r6, #24
 8009438:	681b      	ldr	r3, [r3, #0]
 800943a:	d501      	bpl.n	8009440 <_printf_i+0x1cc>
 800943c:	6019      	str	r1, [r3, #0]
 800943e:	e002      	b.n	8009446 <_printf_i+0x1d2>
 8009440:	0670      	lsls	r0, r6, #25
 8009442:	d5fb      	bpl.n	800943c <_printf_i+0x1c8>
 8009444:	8019      	strh	r1, [r3, #0]
 8009446:	2300      	movs	r3, #0
 8009448:	6123      	str	r3, [r4, #16]
 800944a:	4615      	mov	r5, r2
 800944c:	e7ba      	b.n	80093c4 <_printf_i+0x150>
 800944e:	682b      	ldr	r3, [r5, #0]
 8009450:	1d1a      	adds	r2, r3, #4
 8009452:	602a      	str	r2, [r5, #0]
 8009454:	681d      	ldr	r5, [r3, #0]
 8009456:	6862      	ldr	r2, [r4, #4]
 8009458:	2100      	movs	r1, #0
 800945a:	4628      	mov	r0, r5
 800945c:	f7f6 fec0 	bl	80001e0 <memchr>
 8009460:	b108      	cbz	r0, 8009466 <_printf_i+0x1f2>
 8009462:	1b40      	subs	r0, r0, r5
 8009464:	6060      	str	r0, [r4, #4]
 8009466:	6863      	ldr	r3, [r4, #4]
 8009468:	6123      	str	r3, [r4, #16]
 800946a:	2300      	movs	r3, #0
 800946c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009470:	e7a8      	b.n	80093c4 <_printf_i+0x150>
 8009472:	6923      	ldr	r3, [r4, #16]
 8009474:	462a      	mov	r2, r5
 8009476:	4649      	mov	r1, r9
 8009478:	4640      	mov	r0, r8
 800947a:	47d0      	blx	sl
 800947c:	3001      	adds	r0, #1
 800947e:	d0ab      	beq.n	80093d8 <_printf_i+0x164>
 8009480:	6823      	ldr	r3, [r4, #0]
 8009482:	079b      	lsls	r3, r3, #30
 8009484:	d413      	bmi.n	80094ae <_printf_i+0x23a>
 8009486:	68e0      	ldr	r0, [r4, #12]
 8009488:	9b03      	ldr	r3, [sp, #12]
 800948a:	4298      	cmp	r0, r3
 800948c:	bfb8      	it	lt
 800948e:	4618      	movlt	r0, r3
 8009490:	e7a4      	b.n	80093dc <_printf_i+0x168>
 8009492:	2301      	movs	r3, #1
 8009494:	4632      	mov	r2, r6
 8009496:	4649      	mov	r1, r9
 8009498:	4640      	mov	r0, r8
 800949a:	47d0      	blx	sl
 800949c:	3001      	adds	r0, #1
 800949e:	d09b      	beq.n	80093d8 <_printf_i+0x164>
 80094a0:	3501      	adds	r5, #1
 80094a2:	68e3      	ldr	r3, [r4, #12]
 80094a4:	9903      	ldr	r1, [sp, #12]
 80094a6:	1a5b      	subs	r3, r3, r1
 80094a8:	42ab      	cmp	r3, r5
 80094aa:	dcf2      	bgt.n	8009492 <_printf_i+0x21e>
 80094ac:	e7eb      	b.n	8009486 <_printf_i+0x212>
 80094ae:	2500      	movs	r5, #0
 80094b0:	f104 0619 	add.w	r6, r4, #25
 80094b4:	e7f5      	b.n	80094a2 <_printf_i+0x22e>
 80094b6:	bf00      	nop
 80094b8:	0800e136 	.word	0x0800e136
 80094bc:	0800e147 	.word	0x0800e147

080094c0 <_sbrk_r>:
 80094c0:	b538      	push	{r3, r4, r5, lr}
 80094c2:	4d06      	ldr	r5, [pc, #24]	; (80094dc <_sbrk_r+0x1c>)
 80094c4:	2300      	movs	r3, #0
 80094c6:	4604      	mov	r4, r0
 80094c8:	4608      	mov	r0, r1
 80094ca:	602b      	str	r3, [r5, #0]
 80094cc:	f7f8 fae2 	bl	8001a94 <_sbrk>
 80094d0:	1c43      	adds	r3, r0, #1
 80094d2:	d102      	bne.n	80094da <_sbrk_r+0x1a>
 80094d4:	682b      	ldr	r3, [r5, #0]
 80094d6:	b103      	cbz	r3, 80094da <_sbrk_r+0x1a>
 80094d8:	6023      	str	r3, [r4, #0]
 80094da:	bd38      	pop	{r3, r4, r5, pc}
 80094dc:	2000a3f4 	.word	0x2000a3f4

080094e0 <__sread>:
 80094e0:	b510      	push	{r4, lr}
 80094e2:	460c      	mov	r4, r1
 80094e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80094e8:	f001 fac2 	bl	800aa70 <_read_r>
 80094ec:	2800      	cmp	r0, #0
 80094ee:	bfab      	itete	ge
 80094f0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80094f2:	89a3      	ldrhlt	r3, [r4, #12]
 80094f4:	181b      	addge	r3, r3, r0
 80094f6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80094fa:	bfac      	ite	ge
 80094fc:	6563      	strge	r3, [r4, #84]	; 0x54
 80094fe:	81a3      	strhlt	r3, [r4, #12]
 8009500:	bd10      	pop	{r4, pc}

08009502 <__swrite>:
 8009502:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009506:	461f      	mov	r7, r3
 8009508:	898b      	ldrh	r3, [r1, #12]
 800950a:	05db      	lsls	r3, r3, #23
 800950c:	4605      	mov	r5, r0
 800950e:	460c      	mov	r4, r1
 8009510:	4616      	mov	r6, r2
 8009512:	d505      	bpl.n	8009520 <__swrite+0x1e>
 8009514:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009518:	2302      	movs	r3, #2
 800951a:	2200      	movs	r2, #0
 800951c:	f000 fee8 	bl	800a2f0 <_lseek_r>
 8009520:	89a3      	ldrh	r3, [r4, #12]
 8009522:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009526:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800952a:	81a3      	strh	r3, [r4, #12]
 800952c:	4632      	mov	r2, r6
 800952e:	463b      	mov	r3, r7
 8009530:	4628      	mov	r0, r5
 8009532:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009536:	f000 b817 	b.w	8009568 <_write_r>

0800953a <__sseek>:
 800953a:	b510      	push	{r4, lr}
 800953c:	460c      	mov	r4, r1
 800953e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009542:	f000 fed5 	bl	800a2f0 <_lseek_r>
 8009546:	1c43      	adds	r3, r0, #1
 8009548:	89a3      	ldrh	r3, [r4, #12]
 800954a:	bf15      	itete	ne
 800954c:	6560      	strne	r0, [r4, #84]	; 0x54
 800954e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8009552:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8009556:	81a3      	strheq	r3, [r4, #12]
 8009558:	bf18      	it	ne
 800955a:	81a3      	strhne	r3, [r4, #12]
 800955c:	bd10      	pop	{r4, pc}

0800955e <__sclose>:
 800955e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009562:	f000 b813 	b.w	800958c <_close_r>
	...

08009568 <_write_r>:
 8009568:	b538      	push	{r3, r4, r5, lr}
 800956a:	4d07      	ldr	r5, [pc, #28]	; (8009588 <_write_r+0x20>)
 800956c:	4604      	mov	r4, r0
 800956e:	4608      	mov	r0, r1
 8009570:	4611      	mov	r1, r2
 8009572:	2200      	movs	r2, #0
 8009574:	602a      	str	r2, [r5, #0]
 8009576:	461a      	mov	r2, r3
 8009578:	f7f8 fa3b 	bl	80019f2 <_write>
 800957c:	1c43      	adds	r3, r0, #1
 800957e:	d102      	bne.n	8009586 <_write_r+0x1e>
 8009580:	682b      	ldr	r3, [r5, #0]
 8009582:	b103      	cbz	r3, 8009586 <_write_r+0x1e>
 8009584:	6023      	str	r3, [r4, #0]
 8009586:	bd38      	pop	{r3, r4, r5, pc}
 8009588:	2000a3f4 	.word	0x2000a3f4

0800958c <_close_r>:
 800958c:	b538      	push	{r3, r4, r5, lr}
 800958e:	4d06      	ldr	r5, [pc, #24]	; (80095a8 <_close_r+0x1c>)
 8009590:	2300      	movs	r3, #0
 8009592:	4604      	mov	r4, r0
 8009594:	4608      	mov	r0, r1
 8009596:	602b      	str	r3, [r5, #0]
 8009598:	f7f8 fa47 	bl	8001a2a <_close>
 800959c:	1c43      	adds	r3, r0, #1
 800959e:	d102      	bne.n	80095a6 <_close_r+0x1a>
 80095a0:	682b      	ldr	r3, [r5, #0]
 80095a2:	b103      	cbz	r3, 80095a6 <_close_r+0x1a>
 80095a4:	6023      	str	r3, [r4, #0]
 80095a6:	bd38      	pop	{r3, r4, r5, pc}
 80095a8:	2000a3f4 	.word	0x2000a3f4

080095ac <quorem>:
 80095ac:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80095b0:	6903      	ldr	r3, [r0, #16]
 80095b2:	690c      	ldr	r4, [r1, #16]
 80095b4:	42a3      	cmp	r3, r4
 80095b6:	4607      	mov	r7, r0
 80095b8:	f2c0 8081 	blt.w	80096be <quorem+0x112>
 80095bc:	3c01      	subs	r4, #1
 80095be:	f101 0814 	add.w	r8, r1, #20
 80095c2:	f100 0514 	add.w	r5, r0, #20
 80095c6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80095ca:	9301      	str	r3, [sp, #4]
 80095cc:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80095d0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80095d4:	3301      	adds	r3, #1
 80095d6:	429a      	cmp	r2, r3
 80095d8:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80095dc:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80095e0:	fbb2 f6f3 	udiv	r6, r2, r3
 80095e4:	d331      	bcc.n	800964a <quorem+0x9e>
 80095e6:	f04f 0e00 	mov.w	lr, #0
 80095ea:	4640      	mov	r0, r8
 80095ec:	46ac      	mov	ip, r5
 80095ee:	46f2      	mov	sl, lr
 80095f0:	f850 2b04 	ldr.w	r2, [r0], #4
 80095f4:	b293      	uxth	r3, r2
 80095f6:	fb06 e303 	mla	r3, r6, r3, lr
 80095fa:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80095fe:	b29b      	uxth	r3, r3
 8009600:	ebaa 0303 	sub.w	r3, sl, r3
 8009604:	f8dc a000 	ldr.w	sl, [ip]
 8009608:	0c12      	lsrs	r2, r2, #16
 800960a:	fa13 f38a 	uxtah	r3, r3, sl
 800960e:	fb06 e202 	mla	r2, r6, r2, lr
 8009612:	9300      	str	r3, [sp, #0]
 8009614:	9b00      	ldr	r3, [sp, #0]
 8009616:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800961a:	b292      	uxth	r2, r2
 800961c:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8009620:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009624:	f8bd 3000 	ldrh.w	r3, [sp]
 8009628:	4581      	cmp	r9, r0
 800962a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800962e:	f84c 3b04 	str.w	r3, [ip], #4
 8009632:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8009636:	d2db      	bcs.n	80095f0 <quorem+0x44>
 8009638:	f855 300b 	ldr.w	r3, [r5, fp]
 800963c:	b92b      	cbnz	r3, 800964a <quorem+0x9e>
 800963e:	9b01      	ldr	r3, [sp, #4]
 8009640:	3b04      	subs	r3, #4
 8009642:	429d      	cmp	r5, r3
 8009644:	461a      	mov	r2, r3
 8009646:	d32e      	bcc.n	80096a6 <quorem+0xfa>
 8009648:	613c      	str	r4, [r7, #16]
 800964a:	4638      	mov	r0, r7
 800964c:	f001 f8f8 	bl	800a840 <__mcmp>
 8009650:	2800      	cmp	r0, #0
 8009652:	db24      	blt.n	800969e <quorem+0xf2>
 8009654:	3601      	adds	r6, #1
 8009656:	4628      	mov	r0, r5
 8009658:	f04f 0c00 	mov.w	ip, #0
 800965c:	f858 2b04 	ldr.w	r2, [r8], #4
 8009660:	f8d0 e000 	ldr.w	lr, [r0]
 8009664:	b293      	uxth	r3, r2
 8009666:	ebac 0303 	sub.w	r3, ip, r3
 800966a:	0c12      	lsrs	r2, r2, #16
 800966c:	fa13 f38e 	uxtah	r3, r3, lr
 8009670:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8009674:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009678:	b29b      	uxth	r3, r3
 800967a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800967e:	45c1      	cmp	r9, r8
 8009680:	f840 3b04 	str.w	r3, [r0], #4
 8009684:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8009688:	d2e8      	bcs.n	800965c <quorem+0xb0>
 800968a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800968e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009692:	b922      	cbnz	r2, 800969e <quorem+0xf2>
 8009694:	3b04      	subs	r3, #4
 8009696:	429d      	cmp	r5, r3
 8009698:	461a      	mov	r2, r3
 800969a:	d30a      	bcc.n	80096b2 <quorem+0x106>
 800969c:	613c      	str	r4, [r7, #16]
 800969e:	4630      	mov	r0, r6
 80096a0:	b003      	add	sp, #12
 80096a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80096a6:	6812      	ldr	r2, [r2, #0]
 80096a8:	3b04      	subs	r3, #4
 80096aa:	2a00      	cmp	r2, #0
 80096ac:	d1cc      	bne.n	8009648 <quorem+0x9c>
 80096ae:	3c01      	subs	r4, #1
 80096b0:	e7c7      	b.n	8009642 <quorem+0x96>
 80096b2:	6812      	ldr	r2, [r2, #0]
 80096b4:	3b04      	subs	r3, #4
 80096b6:	2a00      	cmp	r2, #0
 80096b8:	d1f0      	bne.n	800969c <quorem+0xf0>
 80096ba:	3c01      	subs	r4, #1
 80096bc:	e7eb      	b.n	8009696 <quorem+0xea>
 80096be:	2000      	movs	r0, #0
 80096c0:	e7ee      	b.n	80096a0 <quorem+0xf4>
 80096c2:	0000      	movs	r0, r0
 80096c4:	0000      	movs	r0, r0
	...

080096c8 <_dtoa_r>:
 80096c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80096cc:	ed2d 8b04 	vpush	{d8-d9}
 80096d0:	ec57 6b10 	vmov	r6, r7, d0
 80096d4:	b093      	sub	sp, #76	; 0x4c
 80096d6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80096d8:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80096dc:	9106      	str	r1, [sp, #24]
 80096de:	ee10 aa10 	vmov	sl, s0
 80096e2:	4604      	mov	r4, r0
 80096e4:	9209      	str	r2, [sp, #36]	; 0x24
 80096e6:	930c      	str	r3, [sp, #48]	; 0x30
 80096e8:	46bb      	mov	fp, r7
 80096ea:	b975      	cbnz	r5, 800970a <_dtoa_r+0x42>
 80096ec:	2010      	movs	r0, #16
 80096ee:	f000 fe11 	bl	800a314 <malloc>
 80096f2:	4602      	mov	r2, r0
 80096f4:	6260      	str	r0, [r4, #36]	; 0x24
 80096f6:	b920      	cbnz	r0, 8009702 <_dtoa_r+0x3a>
 80096f8:	4ba7      	ldr	r3, [pc, #668]	; (8009998 <_dtoa_r+0x2d0>)
 80096fa:	21ea      	movs	r1, #234	; 0xea
 80096fc:	48a7      	ldr	r0, [pc, #668]	; (800999c <_dtoa_r+0x2d4>)
 80096fe:	f001 f9c9 	bl	800aa94 <__assert_func>
 8009702:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8009706:	6005      	str	r5, [r0, #0]
 8009708:	60c5      	str	r5, [r0, #12]
 800970a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800970c:	6819      	ldr	r1, [r3, #0]
 800970e:	b151      	cbz	r1, 8009726 <_dtoa_r+0x5e>
 8009710:	685a      	ldr	r2, [r3, #4]
 8009712:	604a      	str	r2, [r1, #4]
 8009714:	2301      	movs	r3, #1
 8009716:	4093      	lsls	r3, r2
 8009718:	608b      	str	r3, [r1, #8]
 800971a:	4620      	mov	r0, r4
 800971c:	f000 fe4e 	bl	800a3bc <_Bfree>
 8009720:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009722:	2200      	movs	r2, #0
 8009724:	601a      	str	r2, [r3, #0]
 8009726:	1e3b      	subs	r3, r7, #0
 8009728:	bfaa      	itet	ge
 800972a:	2300      	movge	r3, #0
 800972c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8009730:	f8c8 3000 	strge.w	r3, [r8]
 8009734:	4b9a      	ldr	r3, [pc, #616]	; (80099a0 <_dtoa_r+0x2d8>)
 8009736:	bfbc      	itt	lt
 8009738:	2201      	movlt	r2, #1
 800973a:	f8c8 2000 	strlt.w	r2, [r8]
 800973e:	ea33 030b 	bics.w	r3, r3, fp
 8009742:	d11b      	bne.n	800977c <_dtoa_r+0xb4>
 8009744:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009746:	f242 730f 	movw	r3, #9999	; 0x270f
 800974a:	6013      	str	r3, [r2, #0]
 800974c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009750:	4333      	orrs	r3, r6
 8009752:	f000 8592 	beq.w	800a27a <_dtoa_r+0xbb2>
 8009756:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009758:	b963      	cbnz	r3, 8009774 <_dtoa_r+0xac>
 800975a:	4b92      	ldr	r3, [pc, #584]	; (80099a4 <_dtoa_r+0x2dc>)
 800975c:	e022      	b.n	80097a4 <_dtoa_r+0xdc>
 800975e:	4b92      	ldr	r3, [pc, #584]	; (80099a8 <_dtoa_r+0x2e0>)
 8009760:	9301      	str	r3, [sp, #4]
 8009762:	3308      	adds	r3, #8
 8009764:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8009766:	6013      	str	r3, [r2, #0]
 8009768:	9801      	ldr	r0, [sp, #4]
 800976a:	b013      	add	sp, #76	; 0x4c
 800976c:	ecbd 8b04 	vpop	{d8-d9}
 8009770:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009774:	4b8b      	ldr	r3, [pc, #556]	; (80099a4 <_dtoa_r+0x2dc>)
 8009776:	9301      	str	r3, [sp, #4]
 8009778:	3303      	adds	r3, #3
 800977a:	e7f3      	b.n	8009764 <_dtoa_r+0x9c>
 800977c:	2200      	movs	r2, #0
 800977e:	2300      	movs	r3, #0
 8009780:	4650      	mov	r0, sl
 8009782:	4659      	mov	r1, fp
 8009784:	f7f7 f9a0 	bl	8000ac8 <__aeabi_dcmpeq>
 8009788:	ec4b ab19 	vmov	d9, sl, fp
 800978c:	4680      	mov	r8, r0
 800978e:	b158      	cbz	r0, 80097a8 <_dtoa_r+0xe0>
 8009790:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009792:	2301      	movs	r3, #1
 8009794:	6013      	str	r3, [r2, #0]
 8009796:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009798:	2b00      	cmp	r3, #0
 800979a:	f000 856b 	beq.w	800a274 <_dtoa_r+0xbac>
 800979e:	4883      	ldr	r0, [pc, #524]	; (80099ac <_dtoa_r+0x2e4>)
 80097a0:	6018      	str	r0, [r3, #0]
 80097a2:	1e43      	subs	r3, r0, #1
 80097a4:	9301      	str	r3, [sp, #4]
 80097a6:	e7df      	b.n	8009768 <_dtoa_r+0xa0>
 80097a8:	ec4b ab10 	vmov	d0, sl, fp
 80097ac:	aa10      	add	r2, sp, #64	; 0x40
 80097ae:	a911      	add	r1, sp, #68	; 0x44
 80097b0:	4620      	mov	r0, r4
 80097b2:	f001 f8eb 	bl	800a98c <__d2b>
 80097b6:	f3cb 550a 	ubfx	r5, fp, #20, #11
 80097ba:	ee08 0a10 	vmov	s16, r0
 80097be:	2d00      	cmp	r5, #0
 80097c0:	f000 8084 	beq.w	80098cc <_dtoa_r+0x204>
 80097c4:	ee19 3a90 	vmov	r3, s19
 80097c8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80097cc:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 80097d0:	4656      	mov	r6, sl
 80097d2:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 80097d6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80097da:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 80097de:	4b74      	ldr	r3, [pc, #464]	; (80099b0 <_dtoa_r+0x2e8>)
 80097e0:	2200      	movs	r2, #0
 80097e2:	4630      	mov	r0, r6
 80097e4:	4639      	mov	r1, r7
 80097e6:	f7f6 fd4f 	bl	8000288 <__aeabi_dsub>
 80097ea:	a365      	add	r3, pc, #404	; (adr r3, 8009980 <_dtoa_r+0x2b8>)
 80097ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097f0:	f7f6 ff02 	bl	80005f8 <__aeabi_dmul>
 80097f4:	a364      	add	r3, pc, #400	; (adr r3, 8009988 <_dtoa_r+0x2c0>)
 80097f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097fa:	f7f6 fd47 	bl	800028c <__adddf3>
 80097fe:	4606      	mov	r6, r0
 8009800:	4628      	mov	r0, r5
 8009802:	460f      	mov	r7, r1
 8009804:	f7f6 fe8e 	bl	8000524 <__aeabi_i2d>
 8009808:	a361      	add	r3, pc, #388	; (adr r3, 8009990 <_dtoa_r+0x2c8>)
 800980a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800980e:	f7f6 fef3 	bl	80005f8 <__aeabi_dmul>
 8009812:	4602      	mov	r2, r0
 8009814:	460b      	mov	r3, r1
 8009816:	4630      	mov	r0, r6
 8009818:	4639      	mov	r1, r7
 800981a:	f7f6 fd37 	bl	800028c <__adddf3>
 800981e:	4606      	mov	r6, r0
 8009820:	460f      	mov	r7, r1
 8009822:	f7f7 f999 	bl	8000b58 <__aeabi_d2iz>
 8009826:	2200      	movs	r2, #0
 8009828:	9000      	str	r0, [sp, #0]
 800982a:	2300      	movs	r3, #0
 800982c:	4630      	mov	r0, r6
 800982e:	4639      	mov	r1, r7
 8009830:	f7f7 f954 	bl	8000adc <__aeabi_dcmplt>
 8009834:	b150      	cbz	r0, 800984c <_dtoa_r+0x184>
 8009836:	9800      	ldr	r0, [sp, #0]
 8009838:	f7f6 fe74 	bl	8000524 <__aeabi_i2d>
 800983c:	4632      	mov	r2, r6
 800983e:	463b      	mov	r3, r7
 8009840:	f7f7 f942 	bl	8000ac8 <__aeabi_dcmpeq>
 8009844:	b910      	cbnz	r0, 800984c <_dtoa_r+0x184>
 8009846:	9b00      	ldr	r3, [sp, #0]
 8009848:	3b01      	subs	r3, #1
 800984a:	9300      	str	r3, [sp, #0]
 800984c:	9b00      	ldr	r3, [sp, #0]
 800984e:	2b16      	cmp	r3, #22
 8009850:	d85a      	bhi.n	8009908 <_dtoa_r+0x240>
 8009852:	9a00      	ldr	r2, [sp, #0]
 8009854:	4b57      	ldr	r3, [pc, #348]	; (80099b4 <_dtoa_r+0x2ec>)
 8009856:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800985a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800985e:	ec51 0b19 	vmov	r0, r1, d9
 8009862:	f7f7 f93b 	bl	8000adc <__aeabi_dcmplt>
 8009866:	2800      	cmp	r0, #0
 8009868:	d050      	beq.n	800990c <_dtoa_r+0x244>
 800986a:	9b00      	ldr	r3, [sp, #0]
 800986c:	3b01      	subs	r3, #1
 800986e:	9300      	str	r3, [sp, #0]
 8009870:	2300      	movs	r3, #0
 8009872:	930b      	str	r3, [sp, #44]	; 0x2c
 8009874:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009876:	1b5d      	subs	r5, r3, r5
 8009878:	1e6b      	subs	r3, r5, #1
 800987a:	9305      	str	r3, [sp, #20]
 800987c:	bf45      	ittet	mi
 800987e:	f1c5 0301 	rsbmi	r3, r5, #1
 8009882:	9304      	strmi	r3, [sp, #16]
 8009884:	2300      	movpl	r3, #0
 8009886:	2300      	movmi	r3, #0
 8009888:	bf4c      	ite	mi
 800988a:	9305      	strmi	r3, [sp, #20]
 800988c:	9304      	strpl	r3, [sp, #16]
 800988e:	9b00      	ldr	r3, [sp, #0]
 8009890:	2b00      	cmp	r3, #0
 8009892:	db3d      	blt.n	8009910 <_dtoa_r+0x248>
 8009894:	9b05      	ldr	r3, [sp, #20]
 8009896:	9a00      	ldr	r2, [sp, #0]
 8009898:	920a      	str	r2, [sp, #40]	; 0x28
 800989a:	4413      	add	r3, r2
 800989c:	9305      	str	r3, [sp, #20]
 800989e:	2300      	movs	r3, #0
 80098a0:	9307      	str	r3, [sp, #28]
 80098a2:	9b06      	ldr	r3, [sp, #24]
 80098a4:	2b09      	cmp	r3, #9
 80098a6:	f200 8089 	bhi.w	80099bc <_dtoa_r+0x2f4>
 80098aa:	2b05      	cmp	r3, #5
 80098ac:	bfc4      	itt	gt
 80098ae:	3b04      	subgt	r3, #4
 80098b0:	9306      	strgt	r3, [sp, #24]
 80098b2:	9b06      	ldr	r3, [sp, #24]
 80098b4:	f1a3 0302 	sub.w	r3, r3, #2
 80098b8:	bfcc      	ite	gt
 80098ba:	2500      	movgt	r5, #0
 80098bc:	2501      	movle	r5, #1
 80098be:	2b03      	cmp	r3, #3
 80098c0:	f200 8087 	bhi.w	80099d2 <_dtoa_r+0x30a>
 80098c4:	e8df f003 	tbb	[pc, r3]
 80098c8:	59383a2d 	.word	0x59383a2d
 80098cc:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 80098d0:	441d      	add	r5, r3
 80098d2:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80098d6:	2b20      	cmp	r3, #32
 80098d8:	bfc1      	itttt	gt
 80098da:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80098de:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 80098e2:	fa0b f303 	lslgt.w	r3, fp, r3
 80098e6:	fa26 f000 	lsrgt.w	r0, r6, r0
 80098ea:	bfda      	itte	le
 80098ec:	f1c3 0320 	rsble	r3, r3, #32
 80098f0:	fa06 f003 	lslle.w	r0, r6, r3
 80098f4:	4318      	orrgt	r0, r3
 80098f6:	f7f6 fe05 	bl	8000504 <__aeabi_ui2d>
 80098fa:	2301      	movs	r3, #1
 80098fc:	4606      	mov	r6, r0
 80098fe:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8009902:	3d01      	subs	r5, #1
 8009904:	930e      	str	r3, [sp, #56]	; 0x38
 8009906:	e76a      	b.n	80097de <_dtoa_r+0x116>
 8009908:	2301      	movs	r3, #1
 800990a:	e7b2      	b.n	8009872 <_dtoa_r+0x1aa>
 800990c:	900b      	str	r0, [sp, #44]	; 0x2c
 800990e:	e7b1      	b.n	8009874 <_dtoa_r+0x1ac>
 8009910:	9b04      	ldr	r3, [sp, #16]
 8009912:	9a00      	ldr	r2, [sp, #0]
 8009914:	1a9b      	subs	r3, r3, r2
 8009916:	9304      	str	r3, [sp, #16]
 8009918:	4253      	negs	r3, r2
 800991a:	9307      	str	r3, [sp, #28]
 800991c:	2300      	movs	r3, #0
 800991e:	930a      	str	r3, [sp, #40]	; 0x28
 8009920:	e7bf      	b.n	80098a2 <_dtoa_r+0x1da>
 8009922:	2300      	movs	r3, #0
 8009924:	9308      	str	r3, [sp, #32]
 8009926:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009928:	2b00      	cmp	r3, #0
 800992a:	dc55      	bgt.n	80099d8 <_dtoa_r+0x310>
 800992c:	2301      	movs	r3, #1
 800992e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8009932:	461a      	mov	r2, r3
 8009934:	9209      	str	r2, [sp, #36]	; 0x24
 8009936:	e00c      	b.n	8009952 <_dtoa_r+0x28a>
 8009938:	2301      	movs	r3, #1
 800993a:	e7f3      	b.n	8009924 <_dtoa_r+0x25c>
 800993c:	2300      	movs	r3, #0
 800993e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009940:	9308      	str	r3, [sp, #32]
 8009942:	9b00      	ldr	r3, [sp, #0]
 8009944:	4413      	add	r3, r2
 8009946:	9302      	str	r3, [sp, #8]
 8009948:	3301      	adds	r3, #1
 800994a:	2b01      	cmp	r3, #1
 800994c:	9303      	str	r3, [sp, #12]
 800994e:	bfb8      	it	lt
 8009950:	2301      	movlt	r3, #1
 8009952:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8009954:	2200      	movs	r2, #0
 8009956:	6042      	str	r2, [r0, #4]
 8009958:	2204      	movs	r2, #4
 800995a:	f102 0614 	add.w	r6, r2, #20
 800995e:	429e      	cmp	r6, r3
 8009960:	6841      	ldr	r1, [r0, #4]
 8009962:	d93d      	bls.n	80099e0 <_dtoa_r+0x318>
 8009964:	4620      	mov	r0, r4
 8009966:	f000 fce9 	bl	800a33c <_Balloc>
 800996a:	9001      	str	r0, [sp, #4]
 800996c:	2800      	cmp	r0, #0
 800996e:	d13b      	bne.n	80099e8 <_dtoa_r+0x320>
 8009970:	4b11      	ldr	r3, [pc, #68]	; (80099b8 <_dtoa_r+0x2f0>)
 8009972:	4602      	mov	r2, r0
 8009974:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8009978:	e6c0      	b.n	80096fc <_dtoa_r+0x34>
 800997a:	2301      	movs	r3, #1
 800997c:	e7df      	b.n	800993e <_dtoa_r+0x276>
 800997e:	bf00      	nop
 8009980:	636f4361 	.word	0x636f4361
 8009984:	3fd287a7 	.word	0x3fd287a7
 8009988:	8b60c8b3 	.word	0x8b60c8b3
 800998c:	3fc68a28 	.word	0x3fc68a28
 8009990:	509f79fb 	.word	0x509f79fb
 8009994:	3fd34413 	.word	0x3fd34413
 8009998:	0800e165 	.word	0x0800e165
 800999c:	0800e17c 	.word	0x0800e17c
 80099a0:	7ff00000 	.word	0x7ff00000
 80099a4:	0800e161 	.word	0x0800e161
 80099a8:	0800e158 	.word	0x0800e158
 80099ac:	0800e135 	.word	0x0800e135
 80099b0:	3ff80000 	.word	0x3ff80000
 80099b4:	0800e270 	.word	0x0800e270
 80099b8:	0800e1d7 	.word	0x0800e1d7
 80099bc:	2501      	movs	r5, #1
 80099be:	2300      	movs	r3, #0
 80099c0:	9306      	str	r3, [sp, #24]
 80099c2:	9508      	str	r5, [sp, #32]
 80099c4:	f04f 33ff 	mov.w	r3, #4294967295
 80099c8:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80099cc:	2200      	movs	r2, #0
 80099ce:	2312      	movs	r3, #18
 80099d0:	e7b0      	b.n	8009934 <_dtoa_r+0x26c>
 80099d2:	2301      	movs	r3, #1
 80099d4:	9308      	str	r3, [sp, #32]
 80099d6:	e7f5      	b.n	80099c4 <_dtoa_r+0x2fc>
 80099d8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80099da:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80099de:	e7b8      	b.n	8009952 <_dtoa_r+0x28a>
 80099e0:	3101      	adds	r1, #1
 80099e2:	6041      	str	r1, [r0, #4]
 80099e4:	0052      	lsls	r2, r2, #1
 80099e6:	e7b8      	b.n	800995a <_dtoa_r+0x292>
 80099e8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80099ea:	9a01      	ldr	r2, [sp, #4]
 80099ec:	601a      	str	r2, [r3, #0]
 80099ee:	9b03      	ldr	r3, [sp, #12]
 80099f0:	2b0e      	cmp	r3, #14
 80099f2:	f200 809d 	bhi.w	8009b30 <_dtoa_r+0x468>
 80099f6:	2d00      	cmp	r5, #0
 80099f8:	f000 809a 	beq.w	8009b30 <_dtoa_r+0x468>
 80099fc:	9b00      	ldr	r3, [sp, #0]
 80099fe:	2b00      	cmp	r3, #0
 8009a00:	dd32      	ble.n	8009a68 <_dtoa_r+0x3a0>
 8009a02:	4ab7      	ldr	r2, [pc, #732]	; (8009ce0 <_dtoa_r+0x618>)
 8009a04:	f003 030f 	and.w	r3, r3, #15
 8009a08:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8009a0c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009a10:	9b00      	ldr	r3, [sp, #0]
 8009a12:	05d8      	lsls	r0, r3, #23
 8009a14:	ea4f 1723 	mov.w	r7, r3, asr #4
 8009a18:	d516      	bpl.n	8009a48 <_dtoa_r+0x380>
 8009a1a:	4bb2      	ldr	r3, [pc, #712]	; (8009ce4 <_dtoa_r+0x61c>)
 8009a1c:	ec51 0b19 	vmov	r0, r1, d9
 8009a20:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8009a24:	f7f6 ff12 	bl	800084c <__aeabi_ddiv>
 8009a28:	f007 070f 	and.w	r7, r7, #15
 8009a2c:	4682      	mov	sl, r0
 8009a2e:	468b      	mov	fp, r1
 8009a30:	2503      	movs	r5, #3
 8009a32:	4eac      	ldr	r6, [pc, #688]	; (8009ce4 <_dtoa_r+0x61c>)
 8009a34:	b957      	cbnz	r7, 8009a4c <_dtoa_r+0x384>
 8009a36:	4642      	mov	r2, r8
 8009a38:	464b      	mov	r3, r9
 8009a3a:	4650      	mov	r0, sl
 8009a3c:	4659      	mov	r1, fp
 8009a3e:	f7f6 ff05 	bl	800084c <__aeabi_ddiv>
 8009a42:	4682      	mov	sl, r0
 8009a44:	468b      	mov	fp, r1
 8009a46:	e028      	b.n	8009a9a <_dtoa_r+0x3d2>
 8009a48:	2502      	movs	r5, #2
 8009a4a:	e7f2      	b.n	8009a32 <_dtoa_r+0x36a>
 8009a4c:	07f9      	lsls	r1, r7, #31
 8009a4e:	d508      	bpl.n	8009a62 <_dtoa_r+0x39a>
 8009a50:	4640      	mov	r0, r8
 8009a52:	4649      	mov	r1, r9
 8009a54:	e9d6 2300 	ldrd	r2, r3, [r6]
 8009a58:	f7f6 fdce 	bl	80005f8 <__aeabi_dmul>
 8009a5c:	3501      	adds	r5, #1
 8009a5e:	4680      	mov	r8, r0
 8009a60:	4689      	mov	r9, r1
 8009a62:	107f      	asrs	r7, r7, #1
 8009a64:	3608      	adds	r6, #8
 8009a66:	e7e5      	b.n	8009a34 <_dtoa_r+0x36c>
 8009a68:	f000 809b 	beq.w	8009ba2 <_dtoa_r+0x4da>
 8009a6c:	9b00      	ldr	r3, [sp, #0]
 8009a6e:	4f9d      	ldr	r7, [pc, #628]	; (8009ce4 <_dtoa_r+0x61c>)
 8009a70:	425e      	negs	r6, r3
 8009a72:	4b9b      	ldr	r3, [pc, #620]	; (8009ce0 <_dtoa_r+0x618>)
 8009a74:	f006 020f 	and.w	r2, r6, #15
 8009a78:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009a7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a80:	ec51 0b19 	vmov	r0, r1, d9
 8009a84:	f7f6 fdb8 	bl	80005f8 <__aeabi_dmul>
 8009a88:	1136      	asrs	r6, r6, #4
 8009a8a:	4682      	mov	sl, r0
 8009a8c:	468b      	mov	fp, r1
 8009a8e:	2300      	movs	r3, #0
 8009a90:	2502      	movs	r5, #2
 8009a92:	2e00      	cmp	r6, #0
 8009a94:	d17a      	bne.n	8009b8c <_dtoa_r+0x4c4>
 8009a96:	2b00      	cmp	r3, #0
 8009a98:	d1d3      	bne.n	8009a42 <_dtoa_r+0x37a>
 8009a9a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009a9c:	2b00      	cmp	r3, #0
 8009a9e:	f000 8082 	beq.w	8009ba6 <_dtoa_r+0x4de>
 8009aa2:	4b91      	ldr	r3, [pc, #580]	; (8009ce8 <_dtoa_r+0x620>)
 8009aa4:	2200      	movs	r2, #0
 8009aa6:	4650      	mov	r0, sl
 8009aa8:	4659      	mov	r1, fp
 8009aaa:	f7f7 f817 	bl	8000adc <__aeabi_dcmplt>
 8009aae:	2800      	cmp	r0, #0
 8009ab0:	d079      	beq.n	8009ba6 <_dtoa_r+0x4de>
 8009ab2:	9b03      	ldr	r3, [sp, #12]
 8009ab4:	2b00      	cmp	r3, #0
 8009ab6:	d076      	beq.n	8009ba6 <_dtoa_r+0x4de>
 8009ab8:	9b02      	ldr	r3, [sp, #8]
 8009aba:	2b00      	cmp	r3, #0
 8009abc:	dd36      	ble.n	8009b2c <_dtoa_r+0x464>
 8009abe:	9b00      	ldr	r3, [sp, #0]
 8009ac0:	4650      	mov	r0, sl
 8009ac2:	4659      	mov	r1, fp
 8009ac4:	1e5f      	subs	r7, r3, #1
 8009ac6:	2200      	movs	r2, #0
 8009ac8:	4b88      	ldr	r3, [pc, #544]	; (8009cec <_dtoa_r+0x624>)
 8009aca:	f7f6 fd95 	bl	80005f8 <__aeabi_dmul>
 8009ace:	9e02      	ldr	r6, [sp, #8]
 8009ad0:	4682      	mov	sl, r0
 8009ad2:	468b      	mov	fp, r1
 8009ad4:	3501      	adds	r5, #1
 8009ad6:	4628      	mov	r0, r5
 8009ad8:	f7f6 fd24 	bl	8000524 <__aeabi_i2d>
 8009adc:	4652      	mov	r2, sl
 8009ade:	465b      	mov	r3, fp
 8009ae0:	f7f6 fd8a 	bl	80005f8 <__aeabi_dmul>
 8009ae4:	4b82      	ldr	r3, [pc, #520]	; (8009cf0 <_dtoa_r+0x628>)
 8009ae6:	2200      	movs	r2, #0
 8009ae8:	f7f6 fbd0 	bl	800028c <__adddf3>
 8009aec:	46d0      	mov	r8, sl
 8009aee:	46d9      	mov	r9, fp
 8009af0:	4682      	mov	sl, r0
 8009af2:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8009af6:	2e00      	cmp	r6, #0
 8009af8:	d158      	bne.n	8009bac <_dtoa_r+0x4e4>
 8009afa:	4b7e      	ldr	r3, [pc, #504]	; (8009cf4 <_dtoa_r+0x62c>)
 8009afc:	2200      	movs	r2, #0
 8009afe:	4640      	mov	r0, r8
 8009b00:	4649      	mov	r1, r9
 8009b02:	f7f6 fbc1 	bl	8000288 <__aeabi_dsub>
 8009b06:	4652      	mov	r2, sl
 8009b08:	465b      	mov	r3, fp
 8009b0a:	4680      	mov	r8, r0
 8009b0c:	4689      	mov	r9, r1
 8009b0e:	f7f7 f803 	bl	8000b18 <__aeabi_dcmpgt>
 8009b12:	2800      	cmp	r0, #0
 8009b14:	f040 8295 	bne.w	800a042 <_dtoa_r+0x97a>
 8009b18:	4652      	mov	r2, sl
 8009b1a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8009b1e:	4640      	mov	r0, r8
 8009b20:	4649      	mov	r1, r9
 8009b22:	f7f6 ffdb 	bl	8000adc <__aeabi_dcmplt>
 8009b26:	2800      	cmp	r0, #0
 8009b28:	f040 8289 	bne.w	800a03e <_dtoa_r+0x976>
 8009b2c:	ec5b ab19 	vmov	sl, fp, d9
 8009b30:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009b32:	2b00      	cmp	r3, #0
 8009b34:	f2c0 8148 	blt.w	8009dc8 <_dtoa_r+0x700>
 8009b38:	9a00      	ldr	r2, [sp, #0]
 8009b3a:	2a0e      	cmp	r2, #14
 8009b3c:	f300 8144 	bgt.w	8009dc8 <_dtoa_r+0x700>
 8009b40:	4b67      	ldr	r3, [pc, #412]	; (8009ce0 <_dtoa_r+0x618>)
 8009b42:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009b46:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009b4a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009b4c:	2b00      	cmp	r3, #0
 8009b4e:	f280 80d5 	bge.w	8009cfc <_dtoa_r+0x634>
 8009b52:	9b03      	ldr	r3, [sp, #12]
 8009b54:	2b00      	cmp	r3, #0
 8009b56:	f300 80d1 	bgt.w	8009cfc <_dtoa_r+0x634>
 8009b5a:	f040 826f 	bne.w	800a03c <_dtoa_r+0x974>
 8009b5e:	4b65      	ldr	r3, [pc, #404]	; (8009cf4 <_dtoa_r+0x62c>)
 8009b60:	2200      	movs	r2, #0
 8009b62:	4640      	mov	r0, r8
 8009b64:	4649      	mov	r1, r9
 8009b66:	f7f6 fd47 	bl	80005f8 <__aeabi_dmul>
 8009b6a:	4652      	mov	r2, sl
 8009b6c:	465b      	mov	r3, fp
 8009b6e:	f7f6 ffc9 	bl	8000b04 <__aeabi_dcmpge>
 8009b72:	9e03      	ldr	r6, [sp, #12]
 8009b74:	4637      	mov	r7, r6
 8009b76:	2800      	cmp	r0, #0
 8009b78:	f040 8245 	bne.w	800a006 <_dtoa_r+0x93e>
 8009b7c:	9d01      	ldr	r5, [sp, #4]
 8009b7e:	2331      	movs	r3, #49	; 0x31
 8009b80:	f805 3b01 	strb.w	r3, [r5], #1
 8009b84:	9b00      	ldr	r3, [sp, #0]
 8009b86:	3301      	adds	r3, #1
 8009b88:	9300      	str	r3, [sp, #0]
 8009b8a:	e240      	b.n	800a00e <_dtoa_r+0x946>
 8009b8c:	07f2      	lsls	r2, r6, #31
 8009b8e:	d505      	bpl.n	8009b9c <_dtoa_r+0x4d4>
 8009b90:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009b94:	f7f6 fd30 	bl	80005f8 <__aeabi_dmul>
 8009b98:	3501      	adds	r5, #1
 8009b9a:	2301      	movs	r3, #1
 8009b9c:	1076      	asrs	r6, r6, #1
 8009b9e:	3708      	adds	r7, #8
 8009ba0:	e777      	b.n	8009a92 <_dtoa_r+0x3ca>
 8009ba2:	2502      	movs	r5, #2
 8009ba4:	e779      	b.n	8009a9a <_dtoa_r+0x3d2>
 8009ba6:	9f00      	ldr	r7, [sp, #0]
 8009ba8:	9e03      	ldr	r6, [sp, #12]
 8009baa:	e794      	b.n	8009ad6 <_dtoa_r+0x40e>
 8009bac:	9901      	ldr	r1, [sp, #4]
 8009bae:	4b4c      	ldr	r3, [pc, #304]	; (8009ce0 <_dtoa_r+0x618>)
 8009bb0:	4431      	add	r1, r6
 8009bb2:	910d      	str	r1, [sp, #52]	; 0x34
 8009bb4:	9908      	ldr	r1, [sp, #32]
 8009bb6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8009bba:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8009bbe:	2900      	cmp	r1, #0
 8009bc0:	d043      	beq.n	8009c4a <_dtoa_r+0x582>
 8009bc2:	494d      	ldr	r1, [pc, #308]	; (8009cf8 <_dtoa_r+0x630>)
 8009bc4:	2000      	movs	r0, #0
 8009bc6:	f7f6 fe41 	bl	800084c <__aeabi_ddiv>
 8009bca:	4652      	mov	r2, sl
 8009bcc:	465b      	mov	r3, fp
 8009bce:	f7f6 fb5b 	bl	8000288 <__aeabi_dsub>
 8009bd2:	9d01      	ldr	r5, [sp, #4]
 8009bd4:	4682      	mov	sl, r0
 8009bd6:	468b      	mov	fp, r1
 8009bd8:	4649      	mov	r1, r9
 8009bda:	4640      	mov	r0, r8
 8009bdc:	f7f6 ffbc 	bl	8000b58 <__aeabi_d2iz>
 8009be0:	4606      	mov	r6, r0
 8009be2:	f7f6 fc9f 	bl	8000524 <__aeabi_i2d>
 8009be6:	4602      	mov	r2, r0
 8009be8:	460b      	mov	r3, r1
 8009bea:	4640      	mov	r0, r8
 8009bec:	4649      	mov	r1, r9
 8009bee:	f7f6 fb4b 	bl	8000288 <__aeabi_dsub>
 8009bf2:	3630      	adds	r6, #48	; 0x30
 8009bf4:	f805 6b01 	strb.w	r6, [r5], #1
 8009bf8:	4652      	mov	r2, sl
 8009bfa:	465b      	mov	r3, fp
 8009bfc:	4680      	mov	r8, r0
 8009bfe:	4689      	mov	r9, r1
 8009c00:	f7f6 ff6c 	bl	8000adc <__aeabi_dcmplt>
 8009c04:	2800      	cmp	r0, #0
 8009c06:	d163      	bne.n	8009cd0 <_dtoa_r+0x608>
 8009c08:	4642      	mov	r2, r8
 8009c0a:	464b      	mov	r3, r9
 8009c0c:	4936      	ldr	r1, [pc, #216]	; (8009ce8 <_dtoa_r+0x620>)
 8009c0e:	2000      	movs	r0, #0
 8009c10:	f7f6 fb3a 	bl	8000288 <__aeabi_dsub>
 8009c14:	4652      	mov	r2, sl
 8009c16:	465b      	mov	r3, fp
 8009c18:	f7f6 ff60 	bl	8000adc <__aeabi_dcmplt>
 8009c1c:	2800      	cmp	r0, #0
 8009c1e:	f040 80b5 	bne.w	8009d8c <_dtoa_r+0x6c4>
 8009c22:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009c24:	429d      	cmp	r5, r3
 8009c26:	d081      	beq.n	8009b2c <_dtoa_r+0x464>
 8009c28:	4b30      	ldr	r3, [pc, #192]	; (8009cec <_dtoa_r+0x624>)
 8009c2a:	2200      	movs	r2, #0
 8009c2c:	4650      	mov	r0, sl
 8009c2e:	4659      	mov	r1, fp
 8009c30:	f7f6 fce2 	bl	80005f8 <__aeabi_dmul>
 8009c34:	4b2d      	ldr	r3, [pc, #180]	; (8009cec <_dtoa_r+0x624>)
 8009c36:	4682      	mov	sl, r0
 8009c38:	468b      	mov	fp, r1
 8009c3a:	4640      	mov	r0, r8
 8009c3c:	4649      	mov	r1, r9
 8009c3e:	2200      	movs	r2, #0
 8009c40:	f7f6 fcda 	bl	80005f8 <__aeabi_dmul>
 8009c44:	4680      	mov	r8, r0
 8009c46:	4689      	mov	r9, r1
 8009c48:	e7c6      	b.n	8009bd8 <_dtoa_r+0x510>
 8009c4a:	4650      	mov	r0, sl
 8009c4c:	4659      	mov	r1, fp
 8009c4e:	f7f6 fcd3 	bl	80005f8 <__aeabi_dmul>
 8009c52:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009c54:	9d01      	ldr	r5, [sp, #4]
 8009c56:	930f      	str	r3, [sp, #60]	; 0x3c
 8009c58:	4682      	mov	sl, r0
 8009c5a:	468b      	mov	fp, r1
 8009c5c:	4649      	mov	r1, r9
 8009c5e:	4640      	mov	r0, r8
 8009c60:	f7f6 ff7a 	bl	8000b58 <__aeabi_d2iz>
 8009c64:	4606      	mov	r6, r0
 8009c66:	f7f6 fc5d 	bl	8000524 <__aeabi_i2d>
 8009c6a:	3630      	adds	r6, #48	; 0x30
 8009c6c:	4602      	mov	r2, r0
 8009c6e:	460b      	mov	r3, r1
 8009c70:	4640      	mov	r0, r8
 8009c72:	4649      	mov	r1, r9
 8009c74:	f7f6 fb08 	bl	8000288 <__aeabi_dsub>
 8009c78:	f805 6b01 	strb.w	r6, [r5], #1
 8009c7c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009c7e:	429d      	cmp	r5, r3
 8009c80:	4680      	mov	r8, r0
 8009c82:	4689      	mov	r9, r1
 8009c84:	f04f 0200 	mov.w	r2, #0
 8009c88:	d124      	bne.n	8009cd4 <_dtoa_r+0x60c>
 8009c8a:	4b1b      	ldr	r3, [pc, #108]	; (8009cf8 <_dtoa_r+0x630>)
 8009c8c:	4650      	mov	r0, sl
 8009c8e:	4659      	mov	r1, fp
 8009c90:	f7f6 fafc 	bl	800028c <__adddf3>
 8009c94:	4602      	mov	r2, r0
 8009c96:	460b      	mov	r3, r1
 8009c98:	4640      	mov	r0, r8
 8009c9a:	4649      	mov	r1, r9
 8009c9c:	f7f6 ff3c 	bl	8000b18 <__aeabi_dcmpgt>
 8009ca0:	2800      	cmp	r0, #0
 8009ca2:	d173      	bne.n	8009d8c <_dtoa_r+0x6c4>
 8009ca4:	4652      	mov	r2, sl
 8009ca6:	465b      	mov	r3, fp
 8009ca8:	4913      	ldr	r1, [pc, #76]	; (8009cf8 <_dtoa_r+0x630>)
 8009caa:	2000      	movs	r0, #0
 8009cac:	f7f6 faec 	bl	8000288 <__aeabi_dsub>
 8009cb0:	4602      	mov	r2, r0
 8009cb2:	460b      	mov	r3, r1
 8009cb4:	4640      	mov	r0, r8
 8009cb6:	4649      	mov	r1, r9
 8009cb8:	f7f6 ff10 	bl	8000adc <__aeabi_dcmplt>
 8009cbc:	2800      	cmp	r0, #0
 8009cbe:	f43f af35 	beq.w	8009b2c <_dtoa_r+0x464>
 8009cc2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8009cc4:	1e6b      	subs	r3, r5, #1
 8009cc6:	930f      	str	r3, [sp, #60]	; 0x3c
 8009cc8:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8009ccc:	2b30      	cmp	r3, #48	; 0x30
 8009cce:	d0f8      	beq.n	8009cc2 <_dtoa_r+0x5fa>
 8009cd0:	9700      	str	r7, [sp, #0]
 8009cd2:	e049      	b.n	8009d68 <_dtoa_r+0x6a0>
 8009cd4:	4b05      	ldr	r3, [pc, #20]	; (8009cec <_dtoa_r+0x624>)
 8009cd6:	f7f6 fc8f 	bl	80005f8 <__aeabi_dmul>
 8009cda:	4680      	mov	r8, r0
 8009cdc:	4689      	mov	r9, r1
 8009cde:	e7bd      	b.n	8009c5c <_dtoa_r+0x594>
 8009ce0:	0800e270 	.word	0x0800e270
 8009ce4:	0800e248 	.word	0x0800e248
 8009ce8:	3ff00000 	.word	0x3ff00000
 8009cec:	40240000 	.word	0x40240000
 8009cf0:	401c0000 	.word	0x401c0000
 8009cf4:	40140000 	.word	0x40140000
 8009cf8:	3fe00000 	.word	0x3fe00000
 8009cfc:	9d01      	ldr	r5, [sp, #4]
 8009cfe:	4656      	mov	r6, sl
 8009d00:	465f      	mov	r7, fp
 8009d02:	4642      	mov	r2, r8
 8009d04:	464b      	mov	r3, r9
 8009d06:	4630      	mov	r0, r6
 8009d08:	4639      	mov	r1, r7
 8009d0a:	f7f6 fd9f 	bl	800084c <__aeabi_ddiv>
 8009d0e:	f7f6 ff23 	bl	8000b58 <__aeabi_d2iz>
 8009d12:	4682      	mov	sl, r0
 8009d14:	f7f6 fc06 	bl	8000524 <__aeabi_i2d>
 8009d18:	4642      	mov	r2, r8
 8009d1a:	464b      	mov	r3, r9
 8009d1c:	f7f6 fc6c 	bl	80005f8 <__aeabi_dmul>
 8009d20:	4602      	mov	r2, r0
 8009d22:	460b      	mov	r3, r1
 8009d24:	4630      	mov	r0, r6
 8009d26:	4639      	mov	r1, r7
 8009d28:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8009d2c:	f7f6 faac 	bl	8000288 <__aeabi_dsub>
 8009d30:	f805 6b01 	strb.w	r6, [r5], #1
 8009d34:	9e01      	ldr	r6, [sp, #4]
 8009d36:	9f03      	ldr	r7, [sp, #12]
 8009d38:	1bae      	subs	r6, r5, r6
 8009d3a:	42b7      	cmp	r7, r6
 8009d3c:	4602      	mov	r2, r0
 8009d3e:	460b      	mov	r3, r1
 8009d40:	d135      	bne.n	8009dae <_dtoa_r+0x6e6>
 8009d42:	f7f6 faa3 	bl	800028c <__adddf3>
 8009d46:	4642      	mov	r2, r8
 8009d48:	464b      	mov	r3, r9
 8009d4a:	4606      	mov	r6, r0
 8009d4c:	460f      	mov	r7, r1
 8009d4e:	f7f6 fee3 	bl	8000b18 <__aeabi_dcmpgt>
 8009d52:	b9d0      	cbnz	r0, 8009d8a <_dtoa_r+0x6c2>
 8009d54:	4642      	mov	r2, r8
 8009d56:	464b      	mov	r3, r9
 8009d58:	4630      	mov	r0, r6
 8009d5a:	4639      	mov	r1, r7
 8009d5c:	f7f6 feb4 	bl	8000ac8 <__aeabi_dcmpeq>
 8009d60:	b110      	cbz	r0, 8009d68 <_dtoa_r+0x6a0>
 8009d62:	f01a 0f01 	tst.w	sl, #1
 8009d66:	d110      	bne.n	8009d8a <_dtoa_r+0x6c2>
 8009d68:	4620      	mov	r0, r4
 8009d6a:	ee18 1a10 	vmov	r1, s16
 8009d6e:	f000 fb25 	bl	800a3bc <_Bfree>
 8009d72:	2300      	movs	r3, #0
 8009d74:	9800      	ldr	r0, [sp, #0]
 8009d76:	702b      	strb	r3, [r5, #0]
 8009d78:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009d7a:	3001      	adds	r0, #1
 8009d7c:	6018      	str	r0, [r3, #0]
 8009d7e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009d80:	2b00      	cmp	r3, #0
 8009d82:	f43f acf1 	beq.w	8009768 <_dtoa_r+0xa0>
 8009d86:	601d      	str	r5, [r3, #0]
 8009d88:	e4ee      	b.n	8009768 <_dtoa_r+0xa0>
 8009d8a:	9f00      	ldr	r7, [sp, #0]
 8009d8c:	462b      	mov	r3, r5
 8009d8e:	461d      	mov	r5, r3
 8009d90:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009d94:	2a39      	cmp	r2, #57	; 0x39
 8009d96:	d106      	bne.n	8009da6 <_dtoa_r+0x6de>
 8009d98:	9a01      	ldr	r2, [sp, #4]
 8009d9a:	429a      	cmp	r2, r3
 8009d9c:	d1f7      	bne.n	8009d8e <_dtoa_r+0x6c6>
 8009d9e:	9901      	ldr	r1, [sp, #4]
 8009da0:	2230      	movs	r2, #48	; 0x30
 8009da2:	3701      	adds	r7, #1
 8009da4:	700a      	strb	r2, [r1, #0]
 8009da6:	781a      	ldrb	r2, [r3, #0]
 8009da8:	3201      	adds	r2, #1
 8009daa:	701a      	strb	r2, [r3, #0]
 8009dac:	e790      	b.n	8009cd0 <_dtoa_r+0x608>
 8009dae:	4ba6      	ldr	r3, [pc, #664]	; (800a048 <_dtoa_r+0x980>)
 8009db0:	2200      	movs	r2, #0
 8009db2:	f7f6 fc21 	bl	80005f8 <__aeabi_dmul>
 8009db6:	2200      	movs	r2, #0
 8009db8:	2300      	movs	r3, #0
 8009dba:	4606      	mov	r6, r0
 8009dbc:	460f      	mov	r7, r1
 8009dbe:	f7f6 fe83 	bl	8000ac8 <__aeabi_dcmpeq>
 8009dc2:	2800      	cmp	r0, #0
 8009dc4:	d09d      	beq.n	8009d02 <_dtoa_r+0x63a>
 8009dc6:	e7cf      	b.n	8009d68 <_dtoa_r+0x6a0>
 8009dc8:	9a08      	ldr	r2, [sp, #32]
 8009dca:	2a00      	cmp	r2, #0
 8009dcc:	f000 80d7 	beq.w	8009f7e <_dtoa_r+0x8b6>
 8009dd0:	9a06      	ldr	r2, [sp, #24]
 8009dd2:	2a01      	cmp	r2, #1
 8009dd4:	f300 80ba 	bgt.w	8009f4c <_dtoa_r+0x884>
 8009dd8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009dda:	2a00      	cmp	r2, #0
 8009ddc:	f000 80b2 	beq.w	8009f44 <_dtoa_r+0x87c>
 8009de0:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8009de4:	9e07      	ldr	r6, [sp, #28]
 8009de6:	9d04      	ldr	r5, [sp, #16]
 8009de8:	9a04      	ldr	r2, [sp, #16]
 8009dea:	441a      	add	r2, r3
 8009dec:	9204      	str	r2, [sp, #16]
 8009dee:	9a05      	ldr	r2, [sp, #20]
 8009df0:	2101      	movs	r1, #1
 8009df2:	441a      	add	r2, r3
 8009df4:	4620      	mov	r0, r4
 8009df6:	9205      	str	r2, [sp, #20]
 8009df8:	f000 fb98 	bl	800a52c <__i2b>
 8009dfc:	4607      	mov	r7, r0
 8009dfe:	2d00      	cmp	r5, #0
 8009e00:	dd0c      	ble.n	8009e1c <_dtoa_r+0x754>
 8009e02:	9b05      	ldr	r3, [sp, #20]
 8009e04:	2b00      	cmp	r3, #0
 8009e06:	dd09      	ble.n	8009e1c <_dtoa_r+0x754>
 8009e08:	42ab      	cmp	r3, r5
 8009e0a:	9a04      	ldr	r2, [sp, #16]
 8009e0c:	bfa8      	it	ge
 8009e0e:	462b      	movge	r3, r5
 8009e10:	1ad2      	subs	r2, r2, r3
 8009e12:	9204      	str	r2, [sp, #16]
 8009e14:	9a05      	ldr	r2, [sp, #20]
 8009e16:	1aed      	subs	r5, r5, r3
 8009e18:	1ad3      	subs	r3, r2, r3
 8009e1a:	9305      	str	r3, [sp, #20]
 8009e1c:	9b07      	ldr	r3, [sp, #28]
 8009e1e:	b31b      	cbz	r3, 8009e68 <_dtoa_r+0x7a0>
 8009e20:	9b08      	ldr	r3, [sp, #32]
 8009e22:	2b00      	cmp	r3, #0
 8009e24:	f000 80af 	beq.w	8009f86 <_dtoa_r+0x8be>
 8009e28:	2e00      	cmp	r6, #0
 8009e2a:	dd13      	ble.n	8009e54 <_dtoa_r+0x78c>
 8009e2c:	4639      	mov	r1, r7
 8009e2e:	4632      	mov	r2, r6
 8009e30:	4620      	mov	r0, r4
 8009e32:	f000 fc3b 	bl	800a6ac <__pow5mult>
 8009e36:	ee18 2a10 	vmov	r2, s16
 8009e3a:	4601      	mov	r1, r0
 8009e3c:	4607      	mov	r7, r0
 8009e3e:	4620      	mov	r0, r4
 8009e40:	f000 fb8a 	bl	800a558 <__multiply>
 8009e44:	ee18 1a10 	vmov	r1, s16
 8009e48:	4680      	mov	r8, r0
 8009e4a:	4620      	mov	r0, r4
 8009e4c:	f000 fab6 	bl	800a3bc <_Bfree>
 8009e50:	ee08 8a10 	vmov	s16, r8
 8009e54:	9b07      	ldr	r3, [sp, #28]
 8009e56:	1b9a      	subs	r2, r3, r6
 8009e58:	d006      	beq.n	8009e68 <_dtoa_r+0x7a0>
 8009e5a:	ee18 1a10 	vmov	r1, s16
 8009e5e:	4620      	mov	r0, r4
 8009e60:	f000 fc24 	bl	800a6ac <__pow5mult>
 8009e64:	ee08 0a10 	vmov	s16, r0
 8009e68:	2101      	movs	r1, #1
 8009e6a:	4620      	mov	r0, r4
 8009e6c:	f000 fb5e 	bl	800a52c <__i2b>
 8009e70:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009e72:	2b00      	cmp	r3, #0
 8009e74:	4606      	mov	r6, r0
 8009e76:	f340 8088 	ble.w	8009f8a <_dtoa_r+0x8c2>
 8009e7a:	461a      	mov	r2, r3
 8009e7c:	4601      	mov	r1, r0
 8009e7e:	4620      	mov	r0, r4
 8009e80:	f000 fc14 	bl	800a6ac <__pow5mult>
 8009e84:	9b06      	ldr	r3, [sp, #24]
 8009e86:	2b01      	cmp	r3, #1
 8009e88:	4606      	mov	r6, r0
 8009e8a:	f340 8081 	ble.w	8009f90 <_dtoa_r+0x8c8>
 8009e8e:	f04f 0800 	mov.w	r8, #0
 8009e92:	6933      	ldr	r3, [r6, #16]
 8009e94:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8009e98:	6918      	ldr	r0, [r3, #16]
 8009e9a:	f000 faf7 	bl	800a48c <__hi0bits>
 8009e9e:	f1c0 0020 	rsb	r0, r0, #32
 8009ea2:	9b05      	ldr	r3, [sp, #20]
 8009ea4:	4418      	add	r0, r3
 8009ea6:	f010 001f 	ands.w	r0, r0, #31
 8009eaa:	f000 8092 	beq.w	8009fd2 <_dtoa_r+0x90a>
 8009eae:	f1c0 0320 	rsb	r3, r0, #32
 8009eb2:	2b04      	cmp	r3, #4
 8009eb4:	f340 808a 	ble.w	8009fcc <_dtoa_r+0x904>
 8009eb8:	f1c0 001c 	rsb	r0, r0, #28
 8009ebc:	9b04      	ldr	r3, [sp, #16]
 8009ebe:	4403      	add	r3, r0
 8009ec0:	9304      	str	r3, [sp, #16]
 8009ec2:	9b05      	ldr	r3, [sp, #20]
 8009ec4:	4403      	add	r3, r0
 8009ec6:	4405      	add	r5, r0
 8009ec8:	9305      	str	r3, [sp, #20]
 8009eca:	9b04      	ldr	r3, [sp, #16]
 8009ecc:	2b00      	cmp	r3, #0
 8009ece:	dd07      	ble.n	8009ee0 <_dtoa_r+0x818>
 8009ed0:	ee18 1a10 	vmov	r1, s16
 8009ed4:	461a      	mov	r2, r3
 8009ed6:	4620      	mov	r0, r4
 8009ed8:	f000 fc42 	bl	800a760 <__lshift>
 8009edc:	ee08 0a10 	vmov	s16, r0
 8009ee0:	9b05      	ldr	r3, [sp, #20]
 8009ee2:	2b00      	cmp	r3, #0
 8009ee4:	dd05      	ble.n	8009ef2 <_dtoa_r+0x82a>
 8009ee6:	4631      	mov	r1, r6
 8009ee8:	461a      	mov	r2, r3
 8009eea:	4620      	mov	r0, r4
 8009eec:	f000 fc38 	bl	800a760 <__lshift>
 8009ef0:	4606      	mov	r6, r0
 8009ef2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009ef4:	2b00      	cmp	r3, #0
 8009ef6:	d06e      	beq.n	8009fd6 <_dtoa_r+0x90e>
 8009ef8:	ee18 0a10 	vmov	r0, s16
 8009efc:	4631      	mov	r1, r6
 8009efe:	f000 fc9f 	bl	800a840 <__mcmp>
 8009f02:	2800      	cmp	r0, #0
 8009f04:	da67      	bge.n	8009fd6 <_dtoa_r+0x90e>
 8009f06:	9b00      	ldr	r3, [sp, #0]
 8009f08:	3b01      	subs	r3, #1
 8009f0a:	ee18 1a10 	vmov	r1, s16
 8009f0e:	9300      	str	r3, [sp, #0]
 8009f10:	220a      	movs	r2, #10
 8009f12:	2300      	movs	r3, #0
 8009f14:	4620      	mov	r0, r4
 8009f16:	f000 fa73 	bl	800a400 <__multadd>
 8009f1a:	9b08      	ldr	r3, [sp, #32]
 8009f1c:	ee08 0a10 	vmov	s16, r0
 8009f20:	2b00      	cmp	r3, #0
 8009f22:	f000 81b1 	beq.w	800a288 <_dtoa_r+0xbc0>
 8009f26:	2300      	movs	r3, #0
 8009f28:	4639      	mov	r1, r7
 8009f2a:	220a      	movs	r2, #10
 8009f2c:	4620      	mov	r0, r4
 8009f2e:	f000 fa67 	bl	800a400 <__multadd>
 8009f32:	9b02      	ldr	r3, [sp, #8]
 8009f34:	2b00      	cmp	r3, #0
 8009f36:	4607      	mov	r7, r0
 8009f38:	f300 808e 	bgt.w	800a058 <_dtoa_r+0x990>
 8009f3c:	9b06      	ldr	r3, [sp, #24]
 8009f3e:	2b02      	cmp	r3, #2
 8009f40:	dc51      	bgt.n	8009fe6 <_dtoa_r+0x91e>
 8009f42:	e089      	b.n	800a058 <_dtoa_r+0x990>
 8009f44:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009f46:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8009f4a:	e74b      	b.n	8009de4 <_dtoa_r+0x71c>
 8009f4c:	9b03      	ldr	r3, [sp, #12]
 8009f4e:	1e5e      	subs	r6, r3, #1
 8009f50:	9b07      	ldr	r3, [sp, #28]
 8009f52:	42b3      	cmp	r3, r6
 8009f54:	bfbf      	itttt	lt
 8009f56:	9b07      	ldrlt	r3, [sp, #28]
 8009f58:	9607      	strlt	r6, [sp, #28]
 8009f5a:	1af2      	sublt	r2, r6, r3
 8009f5c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8009f5e:	bfb6      	itet	lt
 8009f60:	189b      	addlt	r3, r3, r2
 8009f62:	1b9e      	subge	r6, r3, r6
 8009f64:	930a      	strlt	r3, [sp, #40]	; 0x28
 8009f66:	9b03      	ldr	r3, [sp, #12]
 8009f68:	bfb8      	it	lt
 8009f6a:	2600      	movlt	r6, #0
 8009f6c:	2b00      	cmp	r3, #0
 8009f6e:	bfb7      	itett	lt
 8009f70:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8009f74:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8009f78:	1a9d      	sublt	r5, r3, r2
 8009f7a:	2300      	movlt	r3, #0
 8009f7c:	e734      	b.n	8009de8 <_dtoa_r+0x720>
 8009f7e:	9e07      	ldr	r6, [sp, #28]
 8009f80:	9d04      	ldr	r5, [sp, #16]
 8009f82:	9f08      	ldr	r7, [sp, #32]
 8009f84:	e73b      	b.n	8009dfe <_dtoa_r+0x736>
 8009f86:	9a07      	ldr	r2, [sp, #28]
 8009f88:	e767      	b.n	8009e5a <_dtoa_r+0x792>
 8009f8a:	9b06      	ldr	r3, [sp, #24]
 8009f8c:	2b01      	cmp	r3, #1
 8009f8e:	dc18      	bgt.n	8009fc2 <_dtoa_r+0x8fa>
 8009f90:	f1ba 0f00 	cmp.w	sl, #0
 8009f94:	d115      	bne.n	8009fc2 <_dtoa_r+0x8fa>
 8009f96:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009f9a:	b993      	cbnz	r3, 8009fc2 <_dtoa_r+0x8fa>
 8009f9c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8009fa0:	0d1b      	lsrs	r3, r3, #20
 8009fa2:	051b      	lsls	r3, r3, #20
 8009fa4:	b183      	cbz	r3, 8009fc8 <_dtoa_r+0x900>
 8009fa6:	9b04      	ldr	r3, [sp, #16]
 8009fa8:	3301      	adds	r3, #1
 8009faa:	9304      	str	r3, [sp, #16]
 8009fac:	9b05      	ldr	r3, [sp, #20]
 8009fae:	3301      	adds	r3, #1
 8009fb0:	9305      	str	r3, [sp, #20]
 8009fb2:	f04f 0801 	mov.w	r8, #1
 8009fb6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009fb8:	2b00      	cmp	r3, #0
 8009fba:	f47f af6a 	bne.w	8009e92 <_dtoa_r+0x7ca>
 8009fbe:	2001      	movs	r0, #1
 8009fc0:	e76f      	b.n	8009ea2 <_dtoa_r+0x7da>
 8009fc2:	f04f 0800 	mov.w	r8, #0
 8009fc6:	e7f6      	b.n	8009fb6 <_dtoa_r+0x8ee>
 8009fc8:	4698      	mov	r8, r3
 8009fca:	e7f4      	b.n	8009fb6 <_dtoa_r+0x8ee>
 8009fcc:	f43f af7d 	beq.w	8009eca <_dtoa_r+0x802>
 8009fd0:	4618      	mov	r0, r3
 8009fd2:	301c      	adds	r0, #28
 8009fd4:	e772      	b.n	8009ebc <_dtoa_r+0x7f4>
 8009fd6:	9b03      	ldr	r3, [sp, #12]
 8009fd8:	2b00      	cmp	r3, #0
 8009fda:	dc37      	bgt.n	800a04c <_dtoa_r+0x984>
 8009fdc:	9b06      	ldr	r3, [sp, #24]
 8009fde:	2b02      	cmp	r3, #2
 8009fe0:	dd34      	ble.n	800a04c <_dtoa_r+0x984>
 8009fe2:	9b03      	ldr	r3, [sp, #12]
 8009fe4:	9302      	str	r3, [sp, #8]
 8009fe6:	9b02      	ldr	r3, [sp, #8]
 8009fe8:	b96b      	cbnz	r3, 800a006 <_dtoa_r+0x93e>
 8009fea:	4631      	mov	r1, r6
 8009fec:	2205      	movs	r2, #5
 8009fee:	4620      	mov	r0, r4
 8009ff0:	f000 fa06 	bl	800a400 <__multadd>
 8009ff4:	4601      	mov	r1, r0
 8009ff6:	4606      	mov	r6, r0
 8009ff8:	ee18 0a10 	vmov	r0, s16
 8009ffc:	f000 fc20 	bl	800a840 <__mcmp>
 800a000:	2800      	cmp	r0, #0
 800a002:	f73f adbb 	bgt.w	8009b7c <_dtoa_r+0x4b4>
 800a006:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a008:	9d01      	ldr	r5, [sp, #4]
 800a00a:	43db      	mvns	r3, r3
 800a00c:	9300      	str	r3, [sp, #0]
 800a00e:	f04f 0800 	mov.w	r8, #0
 800a012:	4631      	mov	r1, r6
 800a014:	4620      	mov	r0, r4
 800a016:	f000 f9d1 	bl	800a3bc <_Bfree>
 800a01a:	2f00      	cmp	r7, #0
 800a01c:	f43f aea4 	beq.w	8009d68 <_dtoa_r+0x6a0>
 800a020:	f1b8 0f00 	cmp.w	r8, #0
 800a024:	d005      	beq.n	800a032 <_dtoa_r+0x96a>
 800a026:	45b8      	cmp	r8, r7
 800a028:	d003      	beq.n	800a032 <_dtoa_r+0x96a>
 800a02a:	4641      	mov	r1, r8
 800a02c:	4620      	mov	r0, r4
 800a02e:	f000 f9c5 	bl	800a3bc <_Bfree>
 800a032:	4639      	mov	r1, r7
 800a034:	4620      	mov	r0, r4
 800a036:	f000 f9c1 	bl	800a3bc <_Bfree>
 800a03a:	e695      	b.n	8009d68 <_dtoa_r+0x6a0>
 800a03c:	2600      	movs	r6, #0
 800a03e:	4637      	mov	r7, r6
 800a040:	e7e1      	b.n	800a006 <_dtoa_r+0x93e>
 800a042:	9700      	str	r7, [sp, #0]
 800a044:	4637      	mov	r7, r6
 800a046:	e599      	b.n	8009b7c <_dtoa_r+0x4b4>
 800a048:	40240000 	.word	0x40240000
 800a04c:	9b08      	ldr	r3, [sp, #32]
 800a04e:	2b00      	cmp	r3, #0
 800a050:	f000 80ca 	beq.w	800a1e8 <_dtoa_r+0xb20>
 800a054:	9b03      	ldr	r3, [sp, #12]
 800a056:	9302      	str	r3, [sp, #8]
 800a058:	2d00      	cmp	r5, #0
 800a05a:	dd05      	ble.n	800a068 <_dtoa_r+0x9a0>
 800a05c:	4639      	mov	r1, r7
 800a05e:	462a      	mov	r2, r5
 800a060:	4620      	mov	r0, r4
 800a062:	f000 fb7d 	bl	800a760 <__lshift>
 800a066:	4607      	mov	r7, r0
 800a068:	f1b8 0f00 	cmp.w	r8, #0
 800a06c:	d05b      	beq.n	800a126 <_dtoa_r+0xa5e>
 800a06e:	6879      	ldr	r1, [r7, #4]
 800a070:	4620      	mov	r0, r4
 800a072:	f000 f963 	bl	800a33c <_Balloc>
 800a076:	4605      	mov	r5, r0
 800a078:	b928      	cbnz	r0, 800a086 <_dtoa_r+0x9be>
 800a07a:	4b87      	ldr	r3, [pc, #540]	; (800a298 <_dtoa_r+0xbd0>)
 800a07c:	4602      	mov	r2, r0
 800a07e:	f240 21ea 	movw	r1, #746	; 0x2ea
 800a082:	f7ff bb3b 	b.w	80096fc <_dtoa_r+0x34>
 800a086:	693a      	ldr	r2, [r7, #16]
 800a088:	3202      	adds	r2, #2
 800a08a:	0092      	lsls	r2, r2, #2
 800a08c:	f107 010c 	add.w	r1, r7, #12
 800a090:	300c      	adds	r0, #12
 800a092:	f7fe fcb5 	bl	8008a00 <memcpy>
 800a096:	2201      	movs	r2, #1
 800a098:	4629      	mov	r1, r5
 800a09a:	4620      	mov	r0, r4
 800a09c:	f000 fb60 	bl	800a760 <__lshift>
 800a0a0:	9b01      	ldr	r3, [sp, #4]
 800a0a2:	f103 0901 	add.w	r9, r3, #1
 800a0a6:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800a0aa:	4413      	add	r3, r2
 800a0ac:	9305      	str	r3, [sp, #20]
 800a0ae:	f00a 0301 	and.w	r3, sl, #1
 800a0b2:	46b8      	mov	r8, r7
 800a0b4:	9304      	str	r3, [sp, #16]
 800a0b6:	4607      	mov	r7, r0
 800a0b8:	4631      	mov	r1, r6
 800a0ba:	ee18 0a10 	vmov	r0, s16
 800a0be:	f7ff fa75 	bl	80095ac <quorem>
 800a0c2:	4641      	mov	r1, r8
 800a0c4:	9002      	str	r0, [sp, #8]
 800a0c6:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800a0ca:	ee18 0a10 	vmov	r0, s16
 800a0ce:	f000 fbb7 	bl	800a840 <__mcmp>
 800a0d2:	463a      	mov	r2, r7
 800a0d4:	9003      	str	r0, [sp, #12]
 800a0d6:	4631      	mov	r1, r6
 800a0d8:	4620      	mov	r0, r4
 800a0da:	f000 fbcd 	bl	800a878 <__mdiff>
 800a0de:	68c2      	ldr	r2, [r0, #12]
 800a0e0:	f109 3bff 	add.w	fp, r9, #4294967295
 800a0e4:	4605      	mov	r5, r0
 800a0e6:	bb02      	cbnz	r2, 800a12a <_dtoa_r+0xa62>
 800a0e8:	4601      	mov	r1, r0
 800a0ea:	ee18 0a10 	vmov	r0, s16
 800a0ee:	f000 fba7 	bl	800a840 <__mcmp>
 800a0f2:	4602      	mov	r2, r0
 800a0f4:	4629      	mov	r1, r5
 800a0f6:	4620      	mov	r0, r4
 800a0f8:	9207      	str	r2, [sp, #28]
 800a0fa:	f000 f95f 	bl	800a3bc <_Bfree>
 800a0fe:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800a102:	ea43 0102 	orr.w	r1, r3, r2
 800a106:	9b04      	ldr	r3, [sp, #16]
 800a108:	430b      	orrs	r3, r1
 800a10a:	464d      	mov	r5, r9
 800a10c:	d10f      	bne.n	800a12e <_dtoa_r+0xa66>
 800a10e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800a112:	d02a      	beq.n	800a16a <_dtoa_r+0xaa2>
 800a114:	9b03      	ldr	r3, [sp, #12]
 800a116:	2b00      	cmp	r3, #0
 800a118:	dd02      	ble.n	800a120 <_dtoa_r+0xa58>
 800a11a:	9b02      	ldr	r3, [sp, #8]
 800a11c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800a120:	f88b a000 	strb.w	sl, [fp]
 800a124:	e775      	b.n	800a012 <_dtoa_r+0x94a>
 800a126:	4638      	mov	r0, r7
 800a128:	e7ba      	b.n	800a0a0 <_dtoa_r+0x9d8>
 800a12a:	2201      	movs	r2, #1
 800a12c:	e7e2      	b.n	800a0f4 <_dtoa_r+0xa2c>
 800a12e:	9b03      	ldr	r3, [sp, #12]
 800a130:	2b00      	cmp	r3, #0
 800a132:	db04      	blt.n	800a13e <_dtoa_r+0xa76>
 800a134:	9906      	ldr	r1, [sp, #24]
 800a136:	430b      	orrs	r3, r1
 800a138:	9904      	ldr	r1, [sp, #16]
 800a13a:	430b      	orrs	r3, r1
 800a13c:	d122      	bne.n	800a184 <_dtoa_r+0xabc>
 800a13e:	2a00      	cmp	r2, #0
 800a140:	ddee      	ble.n	800a120 <_dtoa_r+0xa58>
 800a142:	ee18 1a10 	vmov	r1, s16
 800a146:	2201      	movs	r2, #1
 800a148:	4620      	mov	r0, r4
 800a14a:	f000 fb09 	bl	800a760 <__lshift>
 800a14e:	4631      	mov	r1, r6
 800a150:	ee08 0a10 	vmov	s16, r0
 800a154:	f000 fb74 	bl	800a840 <__mcmp>
 800a158:	2800      	cmp	r0, #0
 800a15a:	dc03      	bgt.n	800a164 <_dtoa_r+0xa9c>
 800a15c:	d1e0      	bne.n	800a120 <_dtoa_r+0xa58>
 800a15e:	f01a 0f01 	tst.w	sl, #1
 800a162:	d0dd      	beq.n	800a120 <_dtoa_r+0xa58>
 800a164:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800a168:	d1d7      	bne.n	800a11a <_dtoa_r+0xa52>
 800a16a:	2339      	movs	r3, #57	; 0x39
 800a16c:	f88b 3000 	strb.w	r3, [fp]
 800a170:	462b      	mov	r3, r5
 800a172:	461d      	mov	r5, r3
 800a174:	3b01      	subs	r3, #1
 800a176:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800a17a:	2a39      	cmp	r2, #57	; 0x39
 800a17c:	d071      	beq.n	800a262 <_dtoa_r+0xb9a>
 800a17e:	3201      	adds	r2, #1
 800a180:	701a      	strb	r2, [r3, #0]
 800a182:	e746      	b.n	800a012 <_dtoa_r+0x94a>
 800a184:	2a00      	cmp	r2, #0
 800a186:	dd07      	ble.n	800a198 <_dtoa_r+0xad0>
 800a188:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800a18c:	d0ed      	beq.n	800a16a <_dtoa_r+0xaa2>
 800a18e:	f10a 0301 	add.w	r3, sl, #1
 800a192:	f88b 3000 	strb.w	r3, [fp]
 800a196:	e73c      	b.n	800a012 <_dtoa_r+0x94a>
 800a198:	9b05      	ldr	r3, [sp, #20]
 800a19a:	f809 ac01 	strb.w	sl, [r9, #-1]
 800a19e:	4599      	cmp	r9, r3
 800a1a0:	d047      	beq.n	800a232 <_dtoa_r+0xb6a>
 800a1a2:	ee18 1a10 	vmov	r1, s16
 800a1a6:	2300      	movs	r3, #0
 800a1a8:	220a      	movs	r2, #10
 800a1aa:	4620      	mov	r0, r4
 800a1ac:	f000 f928 	bl	800a400 <__multadd>
 800a1b0:	45b8      	cmp	r8, r7
 800a1b2:	ee08 0a10 	vmov	s16, r0
 800a1b6:	f04f 0300 	mov.w	r3, #0
 800a1ba:	f04f 020a 	mov.w	r2, #10
 800a1be:	4641      	mov	r1, r8
 800a1c0:	4620      	mov	r0, r4
 800a1c2:	d106      	bne.n	800a1d2 <_dtoa_r+0xb0a>
 800a1c4:	f000 f91c 	bl	800a400 <__multadd>
 800a1c8:	4680      	mov	r8, r0
 800a1ca:	4607      	mov	r7, r0
 800a1cc:	f109 0901 	add.w	r9, r9, #1
 800a1d0:	e772      	b.n	800a0b8 <_dtoa_r+0x9f0>
 800a1d2:	f000 f915 	bl	800a400 <__multadd>
 800a1d6:	4639      	mov	r1, r7
 800a1d8:	4680      	mov	r8, r0
 800a1da:	2300      	movs	r3, #0
 800a1dc:	220a      	movs	r2, #10
 800a1de:	4620      	mov	r0, r4
 800a1e0:	f000 f90e 	bl	800a400 <__multadd>
 800a1e4:	4607      	mov	r7, r0
 800a1e6:	e7f1      	b.n	800a1cc <_dtoa_r+0xb04>
 800a1e8:	9b03      	ldr	r3, [sp, #12]
 800a1ea:	9302      	str	r3, [sp, #8]
 800a1ec:	9d01      	ldr	r5, [sp, #4]
 800a1ee:	ee18 0a10 	vmov	r0, s16
 800a1f2:	4631      	mov	r1, r6
 800a1f4:	f7ff f9da 	bl	80095ac <quorem>
 800a1f8:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800a1fc:	9b01      	ldr	r3, [sp, #4]
 800a1fe:	f805 ab01 	strb.w	sl, [r5], #1
 800a202:	1aea      	subs	r2, r5, r3
 800a204:	9b02      	ldr	r3, [sp, #8]
 800a206:	4293      	cmp	r3, r2
 800a208:	dd09      	ble.n	800a21e <_dtoa_r+0xb56>
 800a20a:	ee18 1a10 	vmov	r1, s16
 800a20e:	2300      	movs	r3, #0
 800a210:	220a      	movs	r2, #10
 800a212:	4620      	mov	r0, r4
 800a214:	f000 f8f4 	bl	800a400 <__multadd>
 800a218:	ee08 0a10 	vmov	s16, r0
 800a21c:	e7e7      	b.n	800a1ee <_dtoa_r+0xb26>
 800a21e:	9b02      	ldr	r3, [sp, #8]
 800a220:	2b00      	cmp	r3, #0
 800a222:	bfc8      	it	gt
 800a224:	461d      	movgt	r5, r3
 800a226:	9b01      	ldr	r3, [sp, #4]
 800a228:	bfd8      	it	le
 800a22a:	2501      	movle	r5, #1
 800a22c:	441d      	add	r5, r3
 800a22e:	f04f 0800 	mov.w	r8, #0
 800a232:	ee18 1a10 	vmov	r1, s16
 800a236:	2201      	movs	r2, #1
 800a238:	4620      	mov	r0, r4
 800a23a:	f000 fa91 	bl	800a760 <__lshift>
 800a23e:	4631      	mov	r1, r6
 800a240:	ee08 0a10 	vmov	s16, r0
 800a244:	f000 fafc 	bl	800a840 <__mcmp>
 800a248:	2800      	cmp	r0, #0
 800a24a:	dc91      	bgt.n	800a170 <_dtoa_r+0xaa8>
 800a24c:	d102      	bne.n	800a254 <_dtoa_r+0xb8c>
 800a24e:	f01a 0f01 	tst.w	sl, #1
 800a252:	d18d      	bne.n	800a170 <_dtoa_r+0xaa8>
 800a254:	462b      	mov	r3, r5
 800a256:	461d      	mov	r5, r3
 800a258:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a25c:	2a30      	cmp	r2, #48	; 0x30
 800a25e:	d0fa      	beq.n	800a256 <_dtoa_r+0xb8e>
 800a260:	e6d7      	b.n	800a012 <_dtoa_r+0x94a>
 800a262:	9a01      	ldr	r2, [sp, #4]
 800a264:	429a      	cmp	r2, r3
 800a266:	d184      	bne.n	800a172 <_dtoa_r+0xaaa>
 800a268:	9b00      	ldr	r3, [sp, #0]
 800a26a:	3301      	adds	r3, #1
 800a26c:	9300      	str	r3, [sp, #0]
 800a26e:	2331      	movs	r3, #49	; 0x31
 800a270:	7013      	strb	r3, [r2, #0]
 800a272:	e6ce      	b.n	800a012 <_dtoa_r+0x94a>
 800a274:	4b09      	ldr	r3, [pc, #36]	; (800a29c <_dtoa_r+0xbd4>)
 800a276:	f7ff ba95 	b.w	80097a4 <_dtoa_r+0xdc>
 800a27a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a27c:	2b00      	cmp	r3, #0
 800a27e:	f47f aa6e 	bne.w	800975e <_dtoa_r+0x96>
 800a282:	4b07      	ldr	r3, [pc, #28]	; (800a2a0 <_dtoa_r+0xbd8>)
 800a284:	f7ff ba8e 	b.w	80097a4 <_dtoa_r+0xdc>
 800a288:	9b02      	ldr	r3, [sp, #8]
 800a28a:	2b00      	cmp	r3, #0
 800a28c:	dcae      	bgt.n	800a1ec <_dtoa_r+0xb24>
 800a28e:	9b06      	ldr	r3, [sp, #24]
 800a290:	2b02      	cmp	r3, #2
 800a292:	f73f aea8 	bgt.w	8009fe6 <_dtoa_r+0x91e>
 800a296:	e7a9      	b.n	800a1ec <_dtoa_r+0xb24>
 800a298:	0800e1d7 	.word	0x0800e1d7
 800a29c:	0800e134 	.word	0x0800e134
 800a2a0:	0800e158 	.word	0x0800e158

0800a2a4 <_fstat_r>:
 800a2a4:	b538      	push	{r3, r4, r5, lr}
 800a2a6:	4d07      	ldr	r5, [pc, #28]	; (800a2c4 <_fstat_r+0x20>)
 800a2a8:	2300      	movs	r3, #0
 800a2aa:	4604      	mov	r4, r0
 800a2ac:	4608      	mov	r0, r1
 800a2ae:	4611      	mov	r1, r2
 800a2b0:	602b      	str	r3, [r5, #0]
 800a2b2:	f7f7 fbc6 	bl	8001a42 <_fstat>
 800a2b6:	1c43      	adds	r3, r0, #1
 800a2b8:	d102      	bne.n	800a2c0 <_fstat_r+0x1c>
 800a2ba:	682b      	ldr	r3, [r5, #0]
 800a2bc:	b103      	cbz	r3, 800a2c0 <_fstat_r+0x1c>
 800a2be:	6023      	str	r3, [r4, #0]
 800a2c0:	bd38      	pop	{r3, r4, r5, pc}
 800a2c2:	bf00      	nop
 800a2c4:	2000a3f4 	.word	0x2000a3f4

0800a2c8 <_isatty_r>:
 800a2c8:	b538      	push	{r3, r4, r5, lr}
 800a2ca:	4d06      	ldr	r5, [pc, #24]	; (800a2e4 <_isatty_r+0x1c>)
 800a2cc:	2300      	movs	r3, #0
 800a2ce:	4604      	mov	r4, r0
 800a2d0:	4608      	mov	r0, r1
 800a2d2:	602b      	str	r3, [r5, #0]
 800a2d4:	f7f7 fbc5 	bl	8001a62 <_isatty>
 800a2d8:	1c43      	adds	r3, r0, #1
 800a2da:	d102      	bne.n	800a2e2 <_isatty_r+0x1a>
 800a2dc:	682b      	ldr	r3, [r5, #0]
 800a2de:	b103      	cbz	r3, 800a2e2 <_isatty_r+0x1a>
 800a2e0:	6023      	str	r3, [r4, #0]
 800a2e2:	bd38      	pop	{r3, r4, r5, pc}
 800a2e4:	2000a3f4 	.word	0x2000a3f4

0800a2e8 <_localeconv_r>:
 800a2e8:	4800      	ldr	r0, [pc, #0]	; (800a2ec <_localeconv_r+0x4>)
 800a2ea:	4770      	bx	lr
 800a2ec:	20000168 	.word	0x20000168

0800a2f0 <_lseek_r>:
 800a2f0:	b538      	push	{r3, r4, r5, lr}
 800a2f2:	4d07      	ldr	r5, [pc, #28]	; (800a310 <_lseek_r+0x20>)
 800a2f4:	4604      	mov	r4, r0
 800a2f6:	4608      	mov	r0, r1
 800a2f8:	4611      	mov	r1, r2
 800a2fa:	2200      	movs	r2, #0
 800a2fc:	602a      	str	r2, [r5, #0]
 800a2fe:	461a      	mov	r2, r3
 800a300:	f7f7 fbba 	bl	8001a78 <_lseek>
 800a304:	1c43      	adds	r3, r0, #1
 800a306:	d102      	bne.n	800a30e <_lseek_r+0x1e>
 800a308:	682b      	ldr	r3, [r5, #0]
 800a30a:	b103      	cbz	r3, 800a30e <_lseek_r+0x1e>
 800a30c:	6023      	str	r3, [r4, #0]
 800a30e:	bd38      	pop	{r3, r4, r5, pc}
 800a310:	2000a3f4 	.word	0x2000a3f4

0800a314 <malloc>:
 800a314:	4b02      	ldr	r3, [pc, #8]	; (800a320 <malloc+0xc>)
 800a316:	4601      	mov	r1, r0
 800a318:	6818      	ldr	r0, [r3, #0]
 800a31a:	f7fe bbf3 	b.w	8008b04 <_malloc_r>
 800a31e:	bf00      	nop
 800a320:	20000014 	.word	0x20000014

0800a324 <__malloc_lock>:
 800a324:	4801      	ldr	r0, [pc, #4]	; (800a32c <__malloc_lock+0x8>)
 800a326:	f7fe bb04 	b.w	8008932 <__retarget_lock_acquire_recursive>
 800a32a:	bf00      	nop
 800a32c:	2000a3e8 	.word	0x2000a3e8

0800a330 <__malloc_unlock>:
 800a330:	4801      	ldr	r0, [pc, #4]	; (800a338 <__malloc_unlock+0x8>)
 800a332:	f7fe baff 	b.w	8008934 <__retarget_lock_release_recursive>
 800a336:	bf00      	nop
 800a338:	2000a3e8 	.word	0x2000a3e8

0800a33c <_Balloc>:
 800a33c:	b570      	push	{r4, r5, r6, lr}
 800a33e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800a340:	4604      	mov	r4, r0
 800a342:	460d      	mov	r5, r1
 800a344:	b976      	cbnz	r6, 800a364 <_Balloc+0x28>
 800a346:	2010      	movs	r0, #16
 800a348:	f7ff ffe4 	bl	800a314 <malloc>
 800a34c:	4602      	mov	r2, r0
 800a34e:	6260      	str	r0, [r4, #36]	; 0x24
 800a350:	b920      	cbnz	r0, 800a35c <_Balloc+0x20>
 800a352:	4b18      	ldr	r3, [pc, #96]	; (800a3b4 <_Balloc+0x78>)
 800a354:	4818      	ldr	r0, [pc, #96]	; (800a3b8 <_Balloc+0x7c>)
 800a356:	2166      	movs	r1, #102	; 0x66
 800a358:	f000 fb9c 	bl	800aa94 <__assert_func>
 800a35c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a360:	6006      	str	r6, [r0, #0]
 800a362:	60c6      	str	r6, [r0, #12]
 800a364:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800a366:	68f3      	ldr	r3, [r6, #12]
 800a368:	b183      	cbz	r3, 800a38c <_Balloc+0x50>
 800a36a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a36c:	68db      	ldr	r3, [r3, #12]
 800a36e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800a372:	b9b8      	cbnz	r0, 800a3a4 <_Balloc+0x68>
 800a374:	2101      	movs	r1, #1
 800a376:	fa01 f605 	lsl.w	r6, r1, r5
 800a37a:	1d72      	adds	r2, r6, #5
 800a37c:	0092      	lsls	r2, r2, #2
 800a37e:	4620      	mov	r0, r4
 800a380:	f000 fb60 	bl	800aa44 <_calloc_r>
 800a384:	b160      	cbz	r0, 800a3a0 <_Balloc+0x64>
 800a386:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800a38a:	e00e      	b.n	800a3aa <_Balloc+0x6e>
 800a38c:	2221      	movs	r2, #33	; 0x21
 800a38e:	2104      	movs	r1, #4
 800a390:	4620      	mov	r0, r4
 800a392:	f000 fb57 	bl	800aa44 <_calloc_r>
 800a396:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a398:	60f0      	str	r0, [r6, #12]
 800a39a:	68db      	ldr	r3, [r3, #12]
 800a39c:	2b00      	cmp	r3, #0
 800a39e:	d1e4      	bne.n	800a36a <_Balloc+0x2e>
 800a3a0:	2000      	movs	r0, #0
 800a3a2:	bd70      	pop	{r4, r5, r6, pc}
 800a3a4:	6802      	ldr	r2, [r0, #0]
 800a3a6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800a3aa:	2300      	movs	r3, #0
 800a3ac:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a3b0:	e7f7      	b.n	800a3a2 <_Balloc+0x66>
 800a3b2:	bf00      	nop
 800a3b4:	0800e165 	.word	0x0800e165
 800a3b8:	0800e1e8 	.word	0x0800e1e8

0800a3bc <_Bfree>:
 800a3bc:	b570      	push	{r4, r5, r6, lr}
 800a3be:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800a3c0:	4605      	mov	r5, r0
 800a3c2:	460c      	mov	r4, r1
 800a3c4:	b976      	cbnz	r6, 800a3e4 <_Bfree+0x28>
 800a3c6:	2010      	movs	r0, #16
 800a3c8:	f7ff ffa4 	bl	800a314 <malloc>
 800a3cc:	4602      	mov	r2, r0
 800a3ce:	6268      	str	r0, [r5, #36]	; 0x24
 800a3d0:	b920      	cbnz	r0, 800a3dc <_Bfree+0x20>
 800a3d2:	4b09      	ldr	r3, [pc, #36]	; (800a3f8 <_Bfree+0x3c>)
 800a3d4:	4809      	ldr	r0, [pc, #36]	; (800a3fc <_Bfree+0x40>)
 800a3d6:	218a      	movs	r1, #138	; 0x8a
 800a3d8:	f000 fb5c 	bl	800aa94 <__assert_func>
 800a3dc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a3e0:	6006      	str	r6, [r0, #0]
 800a3e2:	60c6      	str	r6, [r0, #12]
 800a3e4:	b13c      	cbz	r4, 800a3f6 <_Bfree+0x3a>
 800a3e6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800a3e8:	6862      	ldr	r2, [r4, #4]
 800a3ea:	68db      	ldr	r3, [r3, #12]
 800a3ec:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a3f0:	6021      	str	r1, [r4, #0]
 800a3f2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800a3f6:	bd70      	pop	{r4, r5, r6, pc}
 800a3f8:	0800e165 	.word	0x0800e165
 800a3fc:	0800e1e8 	.word	0x0800e1e8

0800a400 <__multadd>:
 800a400:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a404:	690d      	ldr	r5, [r1, #16]
 800a406:	4607      	mov	r7, r0
 800a408:	460c      	mov	r4, r1
 800a40a:	461e      	mov	r6, r3
 800a40c:	f101 0c14 	add.w	ip, r1, #20
 800a410:	2000      	movs	r0, #0
 800a412:	f8dc 3000 	ldr.w	r3, [ip]
 800a416:	b299      	uxth	r1, r3
 800a418:	fb02 6101 	mla	r1, r2, r1, r6
 800a41c:	0c1e      	lsrs	r6, r3, #16
 800a41e:	0c0b      	lsrs	r3, r1, #16
 800a420:	fb02 3306 	mla	r3, r2, r6, r3
 800a424:	b289      	uxth	r1, r1
 800a426:	3001      	adds	r0, #1
 800a428:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800a42c:	4285      	cmp	r5, r0
 800a42e:	f84c 1b04 	str.w	r1, [ip], #4
 800a432:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800a436:	dcec      	bgt.n	800a412 <__multadd+0x12>
 800a438:	b30e      	cbz	r6, 800a47e <__multadd+0x7e>
 800a43a:	68a3      	ldr	r3, [r4, #8]
 800a43c:	42ab      	cmp	r3, r5
 800a43e:	dc19      	bgt.n	800a474 <__multadd+0x74>
 800a440:	6861      	ldr	r1, [r4, #4]
 800a442:	4638      	mov	r0, r7
 800a444:	3101      	adds	r1, #1
 800a446:	f7ff ff79 	bl	800a33c <_Balloc>
 800a44a:	4680      	mov	r8, r0
 800a44c:	b928      	cbnz	r0, 800a45a <__multadd+0x5a>
 800a44e:	4602      	mov	r2, r0
 800a450:	4b0c      	ldr	r3, [pc, #48]	; (800a484 <__multadd+0x84>)
 800a452:	480d      	ldr	r0, [pc, #52]	; (800a488 <__multadd+0x88>)
 800a454:	21b5      	movs	r1, #181	; 0xb5
 800a456:	f000 fb1d 	bl	800aa94 <__assert_func>
 800a45a:	6922      	ldr	r2, [r4, #16]
 800a45c:	3202      	adds	r2, #2
 800a45e:	f104 010c 	add.w	r1, r4, #12
 800a462:	0092      	lsls	r2, r2, #2
 800a464:	300c      	adds	r0, #12
 800a466:	f7fe facb 	bl	8008a00 <memcpy>
 800a46a:	4621      	mov	r1, r4
 800a46c:	4638      	mov	r0, r7
 800a46e:	f7ff ffa5 	bl	800a3bc <_Bfree>
 800a472:	4644      	mov	r4, r8
 800a474:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a478:	3501      	adds	r5, #1
 800a47a:	615e      	str	r6, [r3, #20]
 800a47c:	6125      	str	r5, [r4, #16]
 800a47e:	4620      	mov	r0, r4
 800a480:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a484:	0800e1d7 	.word	0x0800e1d7
 800a488:	0800e1e8 	.word	0x0800e1e8

0800a48c <__hi0bits>:
 800a48c:	0c03      	lsrs	r3, r0, #16
 800a48e:	041b      	lsls	r3, r3, #16
 800a490:	b9d3      	cbnz	r3, 800a4c8 <__hi0bits+0x3c>
 800a492:	0400      	lsls	r0, r0, #16
 800a494:	2310      	movs	r3, #16
 800a496:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800a49a:	bf04      	itt	eq
 800a49c:	0200      	lsleq	r0, r0, #8
 800a49e:	3308      	addeq	r3, #8
 800a4a0:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800a4a4:	bf04      	itt	eq
 800a4a6:	0100      	lsleq	r0, r0, #4
 800a4a8:	3304      	addeq	r3, #4
 800a4aa:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800a4ae:	bf04      	itt	eq
 800a4b0:	0080      	lsleq	r0, r0, #2
 800a4b2:	3302      	addeq	r3, #2
 800a4b4:	2800      	cmp	r0, #0
 800a4b6:	db05      	blt.n	800a4c4 <__hi0bits+0x38>
 800a4b8:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800a4bc:	f103 0301 	add.w	r3, r3, #1
 800a4c0:	bf08      	it	eq
 800a4c2:	2320      	moveq	r3, #32
 800a4c4:	4618      	mov	r0, r3
 800a4c6:	4770      	bx	lr
 800a4c8:	2300      	movs	r3, #0
 800a4ca:	e7e4      	b.n	800a496 <__hi0bits+0xa>

0800a4cc <__lo0bits>:
 800a4cc:	6803      	ldr	r3, [r0, #0]
 800a4ce:	f013 0207 	ands.w	r2, r3, #7
 800a4d2:	4601      	mov	r1, r0
 800a4d4:	d00b      	beq.n	800a4ee <__lo0bits+0x22>
 800a4d6:	07da      	lsls	r2, r3, #31
 800a4d8:	d423      	bmi.n	800a522 <__lo0bits+0x56>
 800a4da:	0798      	lsls	r0, r3, #30
 800a4dc:	bf49      	itett	mi
 800a4de:	085b      	lsrmi	r3, r3, #1
 800a4e0:	089b      	lsrpl	r3, r3, #2
 800a4e2:	2001      	movmi	r0, #1
 800a4e4:	600b      	strmi	r3, [r1, #0]
 800a4e6:	bf5c      	itt	pl
 800a4e8:	600b      	strpl	r3, [r1, #0]
 800a4ea:	2002      	movpl	r0, #2
 800a4ec:	4770      	bx	lr
 800a4ee:	b298      	uxth	r0, r3
 800a4f0:	b9a8      	cbnz	r0, 800a51e <__lo0bits+0x52>
 800a4f2:	0c1b      	lsrs	r3, r3, #16
 800a4f4:	2010      	movs	r0, #16
 800a4f6:	b2da      	uxtb	r2, r3
 800a4f8:	b90a      	cbnz	r2, 800a4fe <__lo0bits+0x32>
 800a4fa:	3008      	adds	r0, #8
 800a4fc:	0a1b      	lsrs	r3, r3, #8
 800a4fe:	071a      	lsls	r2, r3, #28
 800a500:	bf04      	itt	eq
 800a502:	091b      	lsreq	r3, r3, #4
 800a504:	3004      	addeq	r0, #4
 800a506:	079a      	lsls	r2, r3, #30
 800a508:	bf04      	itt	eq
 800a50a:	089b      	lsreq	r3, r3, #2
 800a50c:	3002      	addeq	r0, #2
 800a50e:	07da      	lsls	r2, r3, #31
 800a510:	d403      	bmi.n	800a51a <__lo0bits+0x4e>
 800a512:	085b      	lsrs	r3, r3, #1
 800a514:	f100 0001 	add.w	r0, r0, #1
 800a518:	d005      	beq.n	800a526 <__lo0bits+0x5a>
 800a51a:	600b      	str	r3, [r1, #0]
 800a51c:	4770      	bx	lr
 800a51e:	4610      	mov	r0, r2
 800a520:	e7e9      	b.n	800a4f6 <__lo0bits+0x2a>
 800a522:	2000      	movs	r0, #0
 800a524:	4770      	bx	lr
 800a526:	2020      	movs	r0, #32
 800a528:	4770      	bx	lr
	...

0800a52c <__i2b>:
 800a52c:	b510      	push	{r4, lr}
 800a52e:	460c      	mov	r4, r1
 800a530:	2101      	movs	r1, #1
 800a532:	f7ff ff03 	bl	800a33c <_Balloc>
 800a536:	4602      	mov	r2, r0
 800a538:	b928      	cbnz	r0, 800a546 <__i2b+0x1a>
 800a53a:	4b05      	ldr	r3, [pc, #20]	; (800a550 <__i2b+0x24>)
 800a53c:	4805      	ldr	r0, [pc, #20]	; (800a554 <__i2b+0x28>)
 800a53e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800a542:	f000 faa7 	bl	800aa94 <__assert_func>
 800a546:	2301      	movs	r3, #1
 800a548:	6144      	str	r4, [r0, #20]
 800a54a:	6103      	str	r3, [r0, #16]
 800a54c:	bd10      	pop	{r4, pc}
 800a54e:	bf00      	nop
 800a550:	0800e1d7 	.word	0x0800e1d7
 800a554:	0800e1e8 	.word	0x0800e1e8

0800a558 <__multiply>:
 800a558:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a55c:	4691      	mov	r9, r2
 800a55e:	690a      	ldr	r2, [r1, #16]
 800a560:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800a564:	429a      	cmp	r2, r3
 800a566:	bfb8      	it	lt
 800a568:	460b      	movlt	r3, r1
 800a56a:	460c      	mov	r4, r1
 800a56c:	bfbc      	itt	lt
 800a56e:	464c      	movlt	r4, r9
 800a570:	4699      	movlt	r9, r3
 800a572:	6927      	ldr	r7, [r4, #16]
 800a574:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800a578:	68a3      	ldr	r3, [r4, #8]
 800a57a:	6861      	ldr	r1, [r4, #4]
 800a57c:	eb07 060a 	add.w	r6, r7, sl
 800a580:	42b3      	cmp	r3, r6
 800a582:	b085      	sub	sp, #20
 800a584:	bfb8      	it	lt
 800a586:	3101      	addlt	r1, #1
 800a588:	f7ff fed8 	bl	800a33c <_Balloc>
 800a58c:	b930      	cbnz	r0, 800a59c <__multiply+0x44>
 800a58e:	4602      	mov	r2, r0
 800a590:	4b44      	ldr	r3, [pc, #272]	; (800a6a4 <__multiply+0x14c>)
 800a592:	4845      	ldr	r0, [pc, #276]	; (800a6a8 <__multiply+0x150>)
 800a594:	f240 115d 	movw	r1, #349	; 0x15d
 800a598:	f000 fa7c 	bl	800aa94 <__assert_func>
 800a59c:	f100 0514 	add.w	r5, r0, #20
 800a5a0:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800a5a4:	462b      	mov	r3, r5
 800a5a6:	2200      	movs	r2, #0
 800a5a8:	4543      	cmp	r3, r8
 800a5aa:	d321      	bcc.n	800a5f0 <__multiply+0x98>
 800a5ac:	f104 0314 	add.w	r3, r4, #20
 800a5b0:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800a5b4:	f109 0314 	add.w	r3, r9, #20
 800a5b8:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800a5bc:	9202      	str	r2, [sp, #8]
 800a5be:	1b3a      	subs	r2, r7, r4
 800a5c0:	3a15      	subs	r2, #21
 800a5c2:	f022 0203 	bic.w	r2, r2, #3
 800a5c6:	3204      	adds	r2, #4
 800a5c8:	f104 0115 	add.w	r1, r4, #21
 800a5cc:	428f      	cmp	r7, r1
 800a5ce:	bf38      	it	cc
 800a5d0:	2204      	movcc	r2, #4
 800a5d2:	9201      	str	r2, [sp, #4]
 800a5d4:	9a02      	ldr	r2, [sp, #8]
 800a5d6:	9303      	str	r3, [sp, #12]
 800a5d8:	429a      	cmp	r2, r3
 800a5da:	d80c      	bhi.n	800a5f6 <__multiply+0x9e>
 800a5dc:	2e00      	cmp	r6, #0
 800a5de:	dd03      	ble.n	800a5e8 <__multiply+0x90>
 800a5e0:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800a5e4:	2b00      	cmp	r3, #0
 800a5e6:	d05a      	beq.n	800a69e <__multiply+0x146>
 800a5e8:	6106      	str	r6, [r0, #16]
 800a5ea:	b005      	add	sp, #20
 800a5ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a5f0:	f843 2b04 	str.w	r2, [r3], #4
 800a5f4:	e7d8      	b.n	800a5a8 <__multiply+0x50>
 800a5f6:	f8b3 a000 	ldrh.w	sl, [r3]
 800a5fa:	f1ba 0f00 	cmp.w	sl, #0
 800a5fe:	d024      	beq.n	800a64a <__multiply+0xf2>
 800a600:	f104 0e14 	add.w	lr, r4, #20
 800a604:	46a9      	mov	r9, r5
 800a606:	f04f 0c00 	mov.w	ip, #0
 800a60a:	f85e 2b04 	ldr.w	r2, [lr], #4
 800a60e:	f8d9 1000 	ldr.w	r1, [r9]
 800a612:	fa1f fb82 	uxth.w	fp, r2
 800a616:	b289      	uxth	r1, r1
 800a618:	fb0a 110b 	mla	r1, sl, fp, r1
 800a61c:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800a620:	f8d9 2000 	ldr.w	r2, [r9]
 800a624:	4461      	add	r1, ip
 800a626:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800a62a:	fb0a c20b 	mla	r2, sl, fp, ip
 800a62e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800a632:	b289      	uxth	r1, r1
 800a634:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800a638:	4577      	cmp	r7, lr
 800a63a:	f849 1b04 	str.w	r1, [r9], #4
 800a63e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800a642:	d8e2      	bhi.n	800a60a <__multiply+0xb2>
 800a644:	9a01      	ldr	r2, [sp, #4]
 800a646:	f845 c002 	str.w	ip, [r5, r2]
 800a64a:	9a03      	ldr	r2, [sp, #12]
 800a64c:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800a650:	3304      	adds	r3, #4
 800a652:	f1b9 0f00 	cmp.w	r9, #0
 800a656:	d020      	beq.n	800a69a <__multiply+0x142>
 800a658:	6829      	ldr	r1, [r5, #0]
 800a65a:	f104 0c14 	add.w	ip, r4, #20
 800a65e:	46ae      	mov	lr, r5
 800a660:	f04f 0a00 	mov.w	sl, #0
 800a664:	f8bc b000 	ldrh.w	fp, [ip]
 800a668:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800a66c:	fb09 220b 	mla	r2, r9, fp, r2
 800a670:	4492      	add	sl, r2
 800a672:	b289      	uxth	r1, r1
 800a674:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800a678:	f84e 1b04 	str.w	r1, [lr], #4
 800a67c:	f85c 2b04 	ldr.w	r2, [ip], #4
 800a680:	f8be 1000 	ldrh.w	r1, [lr]
 800a684:	0c12      	lsrs	r2, r2, #16
 800a686:	fb09 1102 	mla	r1, r9, r2, r1
 800a68a:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800a68e:	4567      	cmp	r7, ip
 800a690:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800a694:	d8e6      	bhi.n	800a664 <__multiply+0x10c>
 800a696:	9a01      	ldr	r2, [sp, #4]
 800a698:	50a9      	str	r1, [r5, r2]
 800a69a:	3504      	adds	r5, #4
 800a69c:	e79a      	b.n	800a5d4 <__multiply+0x7c>
 800a69e:	3e01      	subs	r6, #1
 800a6a0:	e79c      	b.n	800a5dc <__multiply+0x84>
 800a6a2:	bf00      	nop
 800a6a4:	0800e1d7 	.word	0x0800e1d7
 800a6a8:	0800e1e8 	.word	0x0800e1e8

0800a6ac <__pow5mult>:
 800a6ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a6b0:	4615      	mov	r5, r2
 800a6b2:	f012 0203 	ands.w	r2, r2, #3
 800a6b6:	4606      	mov	r6, r0
 800a6b8:	460f      	mov	r7, r1
 800a6ba:	d007      	beq.n	800a6cc <__pow5mult+0x20>
 800a6bc:	4c25      	ldr	r4, [pc, #148]	; (800a754 <__pow5mult+0xa8>)
 800a6be:	3a01      	subs	r2, #1
 800a6c0:	2300      	movs	r3, #0
 800a6c2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a6c6:	f7ff fe9b 	bl	800a400 <__multadd>
 800a6ca:	4607      	mov	r7, r0
 800a6cc:	10ad      	asrs	r5, r5, #2
 800a6ce:	d03d      	beq.n	800a74c <__pow5mult+0xa0>
 800a6d0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800a6d2:	b97c      	cbnz	r4, 800a6f4 <__pow5mult+0x48>
 800a6d4:	2010      	movs	r0, #16
 800a6d6:	f7ff fe1d 	bl	800a314 <malloc>
 800a6da:	4602      	mov	r2, r0
 800a6dc:	6270      	str	r0, [r6, #36]	; 0x24
 800a6de:	b928      	cbnz	r0, 800a6ec <__pow5mult+0x40>
 800a6e0:	4b1d      	ldr	r3, [pc, #116]	; (800a758 <__pow5mult+0xac>)
 800a6e2:	481e      	ldr	r0, [pc, #120]	; (800a75c <__pow5mult+0xb0>)
 800a6e4:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800a6e8:	f000 f9d4 	bl	800aa94 <__assert_func>
 800a6ec:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a6f0:	6004      	str	r4, [r0, #0]
 800a6f2:	60c4      	str	r4, [r0, #12]
 800a6f4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800a6f8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a6fc:	b94c      	cbnz	r4, 800a712 <__pow5mult+0x66>
 800a6fe:	f240 2171 	movw	r1, #625	; 0x271
 800a702:	4630      	mov	r0, r6
 800a704:	f7ff ff12 	bl	800a52c <__i2b>
 800a708:	2300      	movs	r3, #0
 800a70a:	f8c8 0008 	str.w	r0, [r8, #8]
 800a70e:	4604      	mov	r4, r0
 800a710:	6003      	str	r3, [r0, #0]
 800a712:	f04f 0900 	mov.w	r9, #0
 800a716:	07eb      	lsls	r3, r5, #31
 800a718:	d50a      	bpl.n	800a730 <__pow5mult+0x84>
 800a71a:	4639      	mov	r1, r7
 800a71c:	4622      	mov	r2, r4
 800a71e:	4630      	mov	r0, r6
 800a720:	f7ff ff1a 	bl	800a558 <__multiply>
 800a724:	4639      	mov	r1, r7
 800a726:	4680      	mov	r8, r0
 800a728:	4630      	mov	r0, r6
 800a72a:	f7ff fe47 	bl	800a3bc <_Bfree>
 800a72e:	4647      	mov	r7, r8
 800a730:	106d      	asrs	r5, r5, #1
 800a732:	d00b      	beq.n	800a74c <__pow5mult+0xa0>
 800a734:	6820      	ldr	r0, [r4, #0]
 800a736:	b938      	cbnz	r0, 800a748 <__pow5mult+0x9c>
 800a738:	4622      	mov	r2, r4
 800a73a:	4621      	mov	r1, r4
 800a73c:	4630      	mov	r0, r6
 800a73e:	f7ff ff0b 	bl	800a558 <__multiply>
 800a742:	6020      	str	r0, [r4, #0]
 800a744:	f8c0 9000 	str.w	r9, [r0]
 800a748:	4604      	mov	r4, r0
 800a74a:	e7e4      	b.n	800a716 <__pow5mult+0x6a>
 800a74c:	4638      	mov	r0, r7
 800a74e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a752:	bf00      	nop
 800a754:	0800e338 	.word	0x0800e338
 800a758:	0800e165 	.word	0x0800e165
 800a75c:	0800e1e8 	.word	0x0800e1e8

0800a760 <__lshift>:
 800a760:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a764:	460c      	mov	r4, r1
 800a766:	6849      	ldr	r1, [r1, #4]
 800a768:	6923      	ldr	r3, [r4, #16]
 800a76a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a76e:	68a3      	ldr	r3, [r4, #8]
 800a770:	4607      	mov	r7, r0
 800a772:	4691      	mov	r9, r2
 800a774:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a778:	f108 0601 	add.w	r6, r8, #1
 800a77c:	42b3      	cmp	r3, r6
 800a77e:	db0b      	blt.n	800a798 <__lshift+0x38>
 800a780:	4638      	mov	r0, r7
 800a782:	f7ff fddb 	bl	800a33c <_Balloc>
 800a786:	4605      	mov	r5, r0
 800a788:	b948      	cbnz	r0, 800a79e <__lshift+0x3e>
 800a78a:	4602      	mov	r2, r0
 800a78c:	4b2a      	ldr	r3, [pc, #168]	; (800a838 <__lshift+0xd8>)
 800a78e:	482b      	ldr	r0, [pc, #172]	; (800a83c <__lshift+0xdc>)
 800a790:	f240 11d9 	movw	r1, #473	; 0x1d9
 800a794:	f000 f97e 	bl	800aa94 <__assert_func>
 800a798:	3101      	adds	r1, #1
 800a79a:	005b      	lsls	r3, r3, #1
 800a79c:	e7ee      	b.n	800a77c <__lshift+0x1c>
 800a79e:	2300      	movs	r3, #0
 800a7a0:	f100 0114 	add.w	r1, r0, #20
 800a7a4:	f100 0210 	add.w	r2, r0, #16
 800a7a8:	4618      	mov	r0, r3
 800a7aa:	4553      	cmp	r3, sl
 800a7ac:	db37      	blt.n	800a81e <__lshift+0xbe>
 800a7ae:	6920      	ldr	r0, [r4, #16]
 800a7b0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a7b4:	f104 0314 	add.w	r3, r4, #20
 800a7b8:	f019 091f 	ands.w	r9, r9, #31
 800a7bc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a7c0:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800a7c4:	d02f      	beq.n	800a826 <__lshift+0xc6>
 800a7c6:	f1c9 0e20 	rsb	lr, r9, #32
 800a7ca:	468a      	mov	sl, r1
 800a7cc:	f04f 0c00 	mov.w	ip, #0
 800a7d0:	681a      	ldr	r2, [r3, #0]
 800a7d2:	fa02 f209 	lsl.w	r2, r2, r9
 800a7d6:	ea42 020c 	orr.w	r2, r2, ip
 800a7da:	f84a 2b04 	str.w	r2, [sl], #4
 800a7de:	f853 2b04 	ldr.w	r2, [r3], #4
 800a7e2:	4298      	cmp	r0, r3
 800a7e4:	fa22 fc0e 	lsr.w	ip, r2, lr
 800a7e8:	d8f2      	bhi.n	800a7d0 <__lshift+0x70>
 800a7ea:	1b03      	subs	r3, r0, r4
 800a7ec:	3b15      	subs	r3, #21
 800a7ee:	f023 0303 	bic.w	r3, r3, #3
 800a7f2:	3304      	adds	r3, #4
 800a7f4:	f104 0215 	add.w	r2, r4, #21
 800a7f8:	4290      	cmp	r0, r2
 800a7fa:	bf38      	it	cc
 800a7fc:	2304      	movcc	r3, #4
 800a7fe:	f841 c003 	str.w	ip, [r1, r3]
 800a802:	f1bc 0f00 	cmp.w	ip, #0
 800a806:	d001      	beq.n	800a80c <__lshift+0xac>
 800a808:	f108 0602 	add.w	r6, r8, #2
 800a80c:	3e01      	subs	r6, #1
 800a80e:	4638      	mov	r0, r7
 800a810:	612e      	str	r6, [r5, #16]
 800a812:	4621      	mov	r1, r4
 800a814:	f7ff fdd2 	bl	800a3bc <_Bfree>
 800a818:	4628      	mov	r0, r5
 800a81a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a81e:	f842 0f04 	str.w	r0, [r2, #4]!
 800a822:	3301      	adds	r3, #1
 800a824:	e7c1      	b.n	800a7aa <__lshift+0x4a>
 800a826:	3904      	subs	r1, #4
 800a828:	f853 2b04 	ldr.w	r2, [r3], #4
 800a82c:	f841 2f04 	str.w	r2, [r1, #4]!
 800a830:	4298      	cmp	r0, r3
 800a832:	d8f9      	bhi.n	800a828 <__lshift+0xc8>
 800a834:	e7ea      	b.n	800a80c <__lshift+0xac>
 800a836:	bf00      	nop
 800a838:	0800e1d7 	.word	0x0800e1d7
 800a83c:	0800e1e8 	.word	0x0800e1e8

0800a840 <__mcmp>:
 800a840:	b530      	push	{r4, r5, lr}
 800a842:	6902      	ldr	r2, [r0, #16]
 800a844:	690c      	ldr	r4, [r1, #16]
 800a846:	1b12      	subs	r2, r2, r4
 800a848:	d10e      	bne.n	800a868 <__mcmp+0x28>
 800a84a:	f100 0314 	add.w	r3, r0, #20
 800a84e:	3114      	adds	r1, #20
 800a850:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800a854:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800a858:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800a85c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800a860:	42a5      	cmp	r5, r4
 800a862:	d003      	beq.n	800a86c <__mcmp+0x2c>
 800a864:	d305      	bcc.n	800a872 <__mcmp+0x32>
 800a866:	2201      	movs	r2, #1
 800a868:	4610      	mov	r0, r2
 800a86a:	bd30      	pop	{r4, r5, pc}
 800a86c:	4283      	cmp	r3, r0
 800a86e:	d3f3      	bcc.n	800a858 <__mcmp+0x18>
 800a870:	e7fa      	b.n	800a868 <__mcmp+0x28>
 800a872:	f04f 32ff 	mov.w	r2, #4294967295
 800a876:	e7f7      	b.n	800a868 <__mcmp+0x28>

0800a878 <__mdiff>:
 800a878:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a87c:	460c      	mov	r4, r1
 800a87e:	4606      	mov	r6, r0
 800a880:	4611      	mov	r1, r2
 800a882:	4620      	mov	r0, r4
 800a884:	4690      	mov	r8, r2
 800a886:	f7ff ffdb 	bl	800a840 <__mcmp>
 800a88a:	1e05      	subs	r5, r0, #0
 800a88c:	d110      	bne.n	800a8b0 <__mdiff+0x38>
 800a88e:	4629      	mov	r1, r5
 800a890:	4630      	mov	r0, r6
 800a892:	f7ff fd53 	bl	800a33c <_Balloc>
 800a896:	b930      	cbnz	r0, 800a8a6 <__mdiff+0x2e>
 800a898:	4b3a      	ldr	r3, [pc, #232]	; (800a984 <__mdiff+0x10c>)
 800a89a:	4602      	mov	r2, r0
 800a89c:	f240 2132 	movw	r1, #562	; 0x232
 800a8a0:	4839      	ldr	r0, [pc, #228]	; (800a988 <__mdiff+0x110>)
 800a8a2:	f000 f8f7 	bl	800aa94 <__assert_func>
 800a8a6:	2301      	movs	r3, #1
 800a8a8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a8ac:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a8b0:	bfa4      	itt	ge
 800a8b2:	4643      	movge	r3, r8
 800a8b4:	46a0      	movge	r8, r4
 800a8b6:	4630      	mov	r0, r6
 800a8b8:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800a8bc:	bfa6      	itte	ge
 800a8be:	461c      	movge	r4, r3
 800a8c0:	2500      	movge	r5, #0
 800a8c2:	2501      	movlt	r5, #1
 800a8c4:	f7ff fd3a 	bl	800a33c <_Balloc>
 800a8c8:	b920      	cbnz	r0, 800a8d4 <__mdiff+0x5c>
 800a8ca:	4b2e      	ldr	r3, [pc, #184]	; (800a984 <__mdiff+0x10c>)
 800a8cc:	4602      	mov	r2, r0
 800a8ce:	f44f 7110 	mov.w	r1, #576	; 0x240
 800a8d2:	e7e5      	b.n	800a8a0 <__mdiff+0x28>
 800a8d4:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800a8d8:	6926      	ldr	r6, [r4, #16]
 800a8da:	60c5      	str	r5, [r0, #12]
 800a8dc:	f104 0914 	add.w	r9, r4, #20
 800a8e0:	f108 0514 	add.w	r5, r8, #20
 800a8e4:	f100 0e14 	add.w	lr, r0, #20
 800a8e8:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800a8ec:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800a8f0:	f108 0210 	add.w	r2, r8, #16
 800a8f4:	46f2      	mov	sl, lr
 800a8f6:	2100      	movs	r1, #0
 800a8f8:	f859 3b04 	ldr.w	r3, [r9], #4
 800a8fc:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800a900:	fa1f f883 	uxth.w	r8, r3
 800a904:	fa11 f18b 	uxtah	r1, r1, fp
 800a908:	0c1b      	lsrs	r3, r3, #16
 800a90a:	eba1 0808 	sub.w	r8, r1, r8
 800a90e:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800a912:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800a916:	fa1f f888 	uxth.w	r8, r8
 800a91a:	1419      	asrs	r1, r3, #16
 800a91c:	454e      	cmp	r6, r9
 800a91e:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800a922:	f84a 3b04 	str.w	r3, [sl], #4
 800a926:	d8e7      	bhi.n	800a8f8 <__mdiff+0x80>
 800a928:	1b33      	subs	r3, r6, r4
 800a92a:	3b15      	subs	r3, #21
 800a92c:	f023 0303 	bic.w	r3, r3, #3
 800a930:	3304      	adds	r3, #4
 800a932:	3415      	adds	r4, #21
 800a934:	42a6      	cmp	r6, r4
 800a936:	bf38      	it	cc
 800a938:	2304      	movcc	r3, #4
 800a93a:	441d      	add	r5, r3
 800a93c:	4473      	add	r3, lr
 800a93e:	469e      	mov	lr, r3
 800a940:	462e      	mov	r6, r5
 800a942:	4566      	cmp	r6, ip
 800a944:	d30e      	bcc.n	800a964 <__mdiff+0xec>
 800a946:	f10c 0203 	add.w	r2, ip, #3
 800a94a:	1b52      	subs	r2, r2, r5
 800a94c:	f022 0203 	bic.w	r2, r2, #3
 800a950:	3d03      	subs	r5, #3
 800a952:	45ac      	cmp	ip, r5
 800a954:	bf38      	it	cc
 800a956:	2200      	movcc	r2, #0
 800a958:	441a      	add	r2, r3
 800a95a:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800a95e:	b17b      	cbz	r3, 800a980 <__mdiff+0x108>
 800a960:	6107      	str	r7, [r0, #16]
 800a962:	e7a3      	b.n	800a8ac <__mdiff+0x34>
 800a964:	f856 8b04 	ldr.w	r8, [r6], #4
 800a968:	fa11 f288 	uxtah	r2, r1, r8
 800a96c:	1414      	asrs	r4, r2, #16
 800a96e:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800a972:	b292      	uxth	r2, r2
 800a974:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800a978:	f84e 2b04 	str.w	r2, [lr], #4
 800a97c:	1421      	asrs	r1, r4, #16
 800a97e:	e7e0      	b.n	800a942 <__mdiff+0xca>
 800a980:	3f01      	subs	r7, #1
 800a982:	e7ea      	b.n	800a95a <__mdiff+0xe2>
 800a984:	0800e1d7 	.word	0x0800e1d7
 800a988:	0800e1e8 	.word	0x0800e1e8

0800a98c <__d2b>:
 800a98c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a990:	4689      	mov	r9, r1
 800a992:	2101      	movs	r1, #1
 800a994:	ec57 6b10 	vmov	r6, r7, d0
 800a998:	4690      	mov	r8, r2
 800a99a:	f7ff fccf 	bl	800a33c <_Balloc>
 800a99e:	4604      	mov	r4, r0
 800a9a0:	b930      	cbnz	r0, 800a9b0 <__d2b+0x24>
 800a9a2:	4602      	mov	r2, r0
 800a9a4:	4b25      	ldr	r3, [pc, #148]	; (800aa3c <__d2b+0xb0>)
 800a9a6:	4826      	ldr	r0, [pc, #152]	; (800aa40 <__d2b+0xb4>)
 800a9a8:	f240 310a 	movw	r1, #778	; 0x30a
 800a9ac:	f000 f872 	bl	800aa94 <__assert_func>
 800a9b0:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800a9b4:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800a9b8:	bb35      	cbnz	r5, 800aa08 <__d2b+0x7c>
 800a9ba:	2e00      	cmp	r6, #0
 800a9bc:	9301      	str	r3, [sp, #4]
 800a9be:	d028      	beq.n	800aa12 <__d2b+0x86>
 800a9c0:	4668      	mov	r0, sp
 800a9c2:	9600      	str	r6, [sp, #0]
 800a9c4:	f7ff fd82 	bl	800a4cc <__lo0bits>
 800a9c8:	9900      	ldr	r1, [sp, #0]
 800a9ca:	b300      	cbz	r0, 800aa0e <__d2b+0x82>
 800a9cc:	9a01      	ldr	r2, [sp, #4]
 800a9ce:	f1c0 0320 	rsb	r3, r0, #32
 800a9d2:	fa02 f303 	lsl.w	r3, r2, r3
 800a9d6:	430b      	orrs	r3, r1
 800a9d8:	40c2      	lsrs	r2, r0
 800a9da:	6163      	str	r3, [r4, #20]
 800a9dc:	9201      	str	r2, [sp, #4]
 800a9de:	9b01      	ldr	r3, [sp, #4]
 800a9e0:	61a3      	str	r3, [r4, #24]
 800a9e2:	2b00      	cmp	r3, #0
 800a9e4:	bf14      	ite	ne
 800a9e6:	2202      	movne	r2, #2
 800a9e8:	2201      	moveq	r2, #1
 800a9ea:	6122      	str	r2, [r4, #16]
 800a9ec:	b1d5      	cbz	r5, 800aa24 <__d2b+0x98>
 800a9ee:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800a9f2:	4405      	add	r5, r0
 800a9f4:	f8c9 5000 	str.w	r5, [r9]
 800a9f8:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800a9fc:	f8c8 0000 	str.w	r0, [r8]
 800aa00:	4620      	mov	r0, r4
 800aa02:	b003      	add	sp, #12
 800aa04:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800aa08:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800aa0c:	e7d5      	b.n	800a9ba <__d2b+0x2e>
 800aa0e:	6161      	str	r1, [r4, #20]
 800aa10:	e7e5      	b.n	800a9de <__d2b+0x52>
 800aa12:	a801      	add	r0, sp, #4
 800aa14:	f7ff fd5a 	bl	800a4cc <__lo0bits>
 800aa18:	9b01      	ldr	r3, [sp, #4]
 800aa1a:	6163      	str	r3, [r4, #20]
 800aa1c:	2201      	movs	r2, #1
 800aa1e:	6122      	str	r2, [r4, #16]
 800aa20:	3020      	adds	r0, #32
 800aa22:	e7e3      	b.n	800a9ec <__d2b+0x60>
 800aa24:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800aa28:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800aa2c:	f8c9 0000 	str.w	r0, [r9]
 800aa30:	6918      	ldr	r0, [r3, #16]
 800aa32:	f7ff fd2b 	bl	800a48c <__hi0bits>
 800aa36:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800aa3a:	e7df      	b.n	800a9fc <__d2b+0x70>
 800aa3c:	0800e1d7 	.word	0x0800e1d7
 800aa40:	0800e1e8 	.word	0x0800e1e8

0800aa44 <_calloc_r>:
 800aa44:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800aa46:	fba1 2402 	umull	r2, r4, r1, r2
 800aa4a:	b94c      	cbnz	r4, 800aa60 <_calloc_r+0x1c>
 800aa4c:	4611      	mov	r1, r2
 800aa4e:	9201      	str	r2, [sp, #4]
 800aa50:	f7fe f858 	bl	8008b04 <_malloc_r>
 800aa54:	9a01      	ldr	r2, [sp, #4]
 800aa56:	4605      	mov	r5, r0
 800aa58:	b930      	cbnz	r0, 800aa68 <_calloc_r+0x24>
 800aa5a:	4628      	mov	r0, r5
 800aa5c:	b003      	add	sp, #12
 800aa5e:	bd30      	pop	{r4, r5, pc}
 800aa60:	220c      	movs	r2, #12
 800aa62:	6002      	str	r2, [r0, #0]
 800aa64:	2500      	movs	r5, #0
 800aa66:	e7f8      	b.n	800aa5a <_calloc_r+0x16>
 800aa68:	4621      	mov	r1, r4
 800aa6a:	f7fd ffd7 	bl	8008a1c <memset>
 800aa6e:	e7f4      	b.n	800aa5a <_calloc_r+0x16>

0800aa70 <_read_r>:
 800aa70:	b538      	push	{r3, r4, r5, lr}
 800aa72:	4d07      	ldr	r5, [pc, #28]	; (800aa90 <_read_r+0x20>)
 800aa74:	4604      	mov	r4, r0
 800aa76:	4608      	mov	r0, r1
 800aa78:	4611      	mov	r1, r2
 800aa7a:	2200      	movs	r2, #0
 800aa7c:	602a      	str	r2, [r5, #0]
 800aa7e:	461a      	mov	r2, r3
 800aa80:	f7f6 ff9a 	bl	80019b8 <_read>
 800aa84:	1c43      	adds	r3, r0, #1
 800aa86:	d102      	bne.n	800aa8e <_read_r+0x1e>
 800aa88:	682b      	ldr	r3, [r5, #0]
 800aa8a:	b103      	cbz	r3, 800aa8e <_read_r+0x1e>
 800aa8c:	6023      	str	r3, [r4, #0]
 800aa8e:	bd38      	pop	{r3, r4, r5, pc}
 800aa90:	2000a3f4 	.word	0x2000a3f4

0800aa94 <__assert_func>:
 800aa94:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800aa96:	4614      	mov	r4, r2
 800aa98:	461a      	mov	r2, r3
 800aa9a:	4b09      	ldr	r3, [pc, #36]	; (800aac0 <__assert_func+0x2c>)
 800aa9c:	681b      	ldr	r3, [r3, #0]
 800aa9e:	4605      	mov	r5, r0
 800aaa0:	68d8      	ldr	r0, [r3, #12]
 800aaa2:	b14c      	cbz	r4, 800aab8 <__assert_func+0x24>
 800aaa4:	4b07      	ldr	r3, [pc, #28]	; (800aac4 <__assert_func+0x30>)
 800aaa6:	9100      	str	r1, [sp, #0]
 800aaa8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800aaac:	4906      	ldr	r1, [pc, #24]	; (800aac8 <__assert_func+0x34>)
 800aaae:	462b      	mov	r3, r5
 800aab0:	f000 f80e 	bl	800aad0 <fiprintf>
 800aab4:	f000 fa58 	bl	800af68 <abort>
 800aab8:	4b04      	ldr	r3, [pc, #16]	; (800aacc <__assert_func+0x38>)
 800aaba:	461c      	mov	r4, r3
 800aabc:	e7f3      	b.n	800aaa6 <__assert_func+0x12>
 800aabe:	bf00      	nop
 800aac0:	20000014 	.word	0x20000014
 800aac4:	0800e344 	.word	0x0800e344
 800aac8:	0800e351 	.word	0x0800e351
 800aacc:	0800e37f 	.word	0x0800e37f

0800aad0 <fiprintf>:
 800aad0:	b40e      	push	{r1, r2, r3}
 800aad2:	b503      	push	{r0, r1, lr}
 800aad4:	4601      	mov	r1, r0
 800aad6:	ab03      	add	r3, sp, #12
 800aad8:	4805      	ldr	r0, [pc, #20]	; (800aaf0 <fiprintf+0x20>)
 800aada:	f853 2b04 	ldr.w	r2, [r3], #4
 800aade:	6800      	ldr	r0, [r0, #0]
 800aae0:	9301      	str	r3, [sp, #4]
 800aae2:	f000 f843 	bl	800ab6c <_vfiprintf_r>
 800aae6:	b002      	add	sp, #8
 800aae8:	f85d eb04 	ldr.w	lr, [sp], #4
 800aaec:	b003      	add	sp, #12
 800aaee:	4770      	bx	lr
 800aaf0:	20000014 	.word	0x20000014

0800aaf4 <__ascii_mbtowc>:
 800aaf4:	b082      	sub	sp, #8
 800aaf6:	b901      	cbnz	r1, 800aafa <__ascii_mbtowc+0x6>
 800aaf8:	a901      	add	r1, sp, #4
 800aafa:	b142      	cbz	r2, 800ab0e <__ascii_mbtowc+0x1a>
 800aafc:	b14b      	cbz	r3, 800ab12 <__ascii_mbtowc+0x1e>
 800aafe:	7813      	ldrb	r3, [r2, #0]
 800ab00:	600b      	str	r3, [r1, #0]
 800ab02:	7812      	ldrb	r2, [r2, #0]
 800ab04:	1e10      	subs	r0, r2, #0
 800ab06:	bf18      	it	ne
 800ab08:	2001      	movne	r0, #1
 800ab0a:	b002      	add	sp, #8
 800ab0c:	4770      	bx	lr
 800ab0e:	4610      	mov	r0, r2
 800ab10:	e7fb      	b.n	800ab0a <__ascii_mbtowc+0x16>
 800ab12:	f06f 0001 	mvn.w	r0, #1
 800ab16:	e7f8      	b.n	800ab0a <__ascii_mbtowc+0x16>

0800ab18 <__sfputc_r>:
 800ab18:	6893      	ldr	r3, [r2, #8]
 800ab1a:	3b01      	subs	r3, #1
 800ab1c:	2b00      	cmp	r3, #0
 800ab1e:	b410      	push	{r4}
 800ab20:	6093      	str	r3, [r2, #8]
 800ab22:	da08      	bge.n	800ab36 <__sfputc_r+0x1e>
 800ab24:	6994      	ldr	r4, [r2, #24]
 800ab26:	42a3      	cmp	r3, r4
 800ab28:	db01      	blt.n	800ab2e <__sfputc_r+0x16>
 800ab2a:	290a      	cmp	r1, #10
 800ab2c:	d103      	bne.n	800ab36 <__sfputc_r+0x1e>
 800ab2e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ab32:	f000 b94b 	b.w	800adcc <__swbuf_r>
 800ab36:	6813      	ldr	r3, [r2, #0]
 800ab38:	1c58      	adds	r0, r3, #1
 800ab3a:	6010      	str	r0, [r2, #0]
 800ab3c:	7019      	strb	r1, [r3, #0]
 800ab3e:	4608      	mov	r0, r1
 800ab40:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ab44:	4770      	bx	lr

0800ab46 <__sfputs_r>:
 800ab46:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ab48:	4606      	mov	r6, r0
 800ab4a:	460f      	mov	r7, r1
 800ab4c:	4614      	mov	r4, r2
 800ab4e:	18d5      	adds	r5, r2, r3
 800ab50:	42ac      	cmp	r4, r5
 800ab52:	d101      	bne.n	800ab58 <__sfputs_r+0x12>
 800ab54:	2000      	movs	r0, #0
 800ab56:	e007      	b.n	800ab68 <__sfputs_r+0x22>
 800ab58:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ab5c:	463a      	mov	r2, r7
 800ab5e:	4630      	mov	r0, r6
 800ab60:	f7ff ffda 	bl	800ab18 <__sfputc_r>
 800ab64:	1c43      	adds	r3, r0, #1
 800ab66:	d1f3      	bne.n	800ab50 <__sfputs_r+0xa>
 800ab68:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800ab6c <_vfiprintf_r>:
 800ab6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ab70:	460d      	mov	r5, r1
 800ab72:	b09d      	sub	sp, #116	; 0x74
 800ab74:	4614      	mov	r4, r2
 800ab76:	4698      	mov	r8, r3
 800ab78:	4606      	mov	r6, r0
 800ab7a:	b118      	cbz	r0, 800ab84 <_vfiprintf_r+0x18>
 800ab7c:	6983      	ldr	r3, [r0, #24]
 800ab7e:	b90b      	cbnz	r3, 800ab84 <_vfiprintf_r+0x18>
 800ab80:	f7fd fe14 	bl	80087ac <__sinit>
 800ab84:	4b89      	ldr	r3, [pc, #548]	; (800adac <_vfiprintf_r+0x240>)
 800ab86:	429d      	cmp	r5, r3
 800ab88:	d11b      	bne.n	800abc2 <_vfiprintf_r+0x56>
 800ab8a:	6875      	ldr	r5, [r6, #4]
 800ab8c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ab8e:	07d9      	lsls	r1, r3, #31
 800ab90:	d405      	bmi.n	800ab9e <_vfiprintf_r+0x32>
 800ab92:	89ab      	ldrh	r3, [r5, #12]
 800ab94:	059a      	lsls	r2, r3, #22
 800ab96:	d402      	bmi.n	800ab9e <_vfiprintf_r+0x32>
 800ab98:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ab9a:	f7fd feca 	bl	8008932 <__retarget_lock_acquire_recursive>
 800ab9e:	89ab      	ldrh	r3, [r5, #12]
 800aba0:	071b      	lsls	r3, r3, #28
 800aba2:	d501      	bpl.n	800aba8 <_vfiprintf_r+0x3c>
 800aba4:	692b      	ldr	r3, [r5, #16]
 800aba6:	b9eb      	cbnz	r3, 800abe4 <_vfiprintf_r+0x78>
 800aba8:	4629      	mov	r1, r5
 800abaa:	4630      	mov	r0, r6
 800abac:	f000 f96e 	bl	800ae8c <__swsetup_r>
 800abb0:	b1c0      	cbz	r0, 800abe4 <_vfiprintf_r+0x78>
 800abb2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800abb4:	07dc      	lsls	r4, r3, #31
 800abb6:	d50e      	bpl.n	800abd6 <_vfiprintf_r+0x6a>
 800abb8:	f04f 30ff 	mov.w	r0, #4294967295
 800abbc:	b01d      	add	sp, #116	; 0x74
 800abbe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800abc2:	4b7b      	ldr	r3, [pc, #492]	; (800adb0 <_vfiprintf_r+0x244>)
 800abc4:	429d      	cmp	r5, r3
 800abc6:	d101      	bne.n	800abcc <_vfiprintf_r+0x60>
 800abc8:	68b5      	ldr	r5, [r6, #8]
 800abca:	e7df      	b.n	800ab8c <_vfiprintf_r+0x20>
 800abcc:	4b79      	ldr	r3, [pc, #484]	; (800adb4 <_vfiprintf_r+0x248>)
 800abce:	429d      	cmp	r5, r3
 800abd0:	bf08      	it	eq
 800abd2:	68f5      	ldreq	r5, [r6, #12]
 800abd4:	e7da      	b.n	800ab8c <_vfiprintf_r+0x20>
 800abd6:	89ab      	ldrh	r3, [r5, #12]
 800abd8:	0598      	lsls	r0, r3, #22
 800abda:	d4ed      	bmi.n	800abb8 <_vfiprintf_r+0x4c>
 800abdc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800abde:	f7fd fea9 	bl	8008934 <__retarget_lock_release_recursive>
 800abe2:	e7e9      	b.n	800abb8 <_vfiprintf_r+0x4c>
 800abe4:	2300      	movs	r3, #0
 800abe6:	9309      	str	r3, [sp, #36]	; 0x24
 800abe8:	2320      	movs	r3, #32
 800abea:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800abee:	f8cd 800c 	str.w	r8, [sp, #12]
 800abf2:	2330      	movs	r3, #48	; 0x30
 800abf4:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800adb8 <_vfiprintf_r+0x24c>
 800abf8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800abfc:	f04f 0901 	mov.w	r9, #1
 800ac00:	4623      	mov	r3, r4
 800ac02:	469a      	mov	sl, r3
 800ac04:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ac08:	b10a      	cbz	r2, 800ac0e <_vfiprintf_r+0xa2>
 800ac0a:	2a25      	cmp	r2, #37	; 0x25
 800ac0c:	d1f9      	bne.n	800ac02 <_vfiprintf_r+0x96>
 800ac0e:	ebba 0b04 	subs.w	fp, sl, r4
 800ac12:	d00b      	beq.n	800ac2c <_vfiprintf_r+0xc0>
 800ac14:	465b      	mov	r3, fp
 800ac16:	4622      	mov	r2, r4
 800ac18:	4629      	mov	r1, r5
 800ac1a:	4630      	mov	r0, r6
 800ac1c:	f7ff ff93 	bl	800ab46 <__sfputs_r>
 800ac20:	3001      	adds	r0, #1
 800ac22:	f000 80aa 	beq.w	800ad7a <_vfiprintf_r+0x20e>
 800ac26:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ac28:	445a      	add	r2, fp
 800ac2a:	9209      	str	r2, [sp, #36]	; 0x24
 800ac2c:	f89a 3000 	ldrb.w	r3, [sl]
 800ac30:	2b00      	cmp	r3, #0
 800ac32:	f000 80a2 	beq.w	800ad7a <_vfiprintf_r+0x20e>
 800ac36:	2300      	movs	r3, #0
 800ac38:	f04f 32ff 	mov.w	r2, #4294967295
 800ac3c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ac40:	f10a 0a01 	add.w	sl, sl, #1
 800ac44:	9304      	str	r3, [sp, #16]
 800ac46:	9307      	str	r3, [sp, #28]
 800ac48:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800ac4c:	931a      	str	r3, [sp, #104]	; 0x68
 800ac4e:	4654      	mov	r4, sl
 800ac50:	2205      	movs	r2, #5
 800ac52:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ac56:	4858      	ldr	r0, [pc, #352]	; (800adb8 <_vfiprintf_r+0x24c>)
 800ac58:	f7f5 fac2 	bl	80001e0 <memchr>
 800ac5c:	9a04      	ldr	r2, [sp, #16]
 800ac5e:	b9d8      	cbnz	r0, 800ac98 <_vfiprintf_r+0x12c>
 800ac60:	06d1      	lsls	r1, r2, #27
 800ac62:	bf44      	itt	mi
 800ac64:	2320      	movmi	r3, #32
 800ac66:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ac6a:	0713      	lsls	r3, r2, #28
 800ac6c:	bf44      	itt	mi
 800ac6e:	232b      	movmi	r3, #43	; 0x2b
 800ac70:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ac74:	f89a 3000 	ldrb.w	r3, [sl]
 800ac78:	2b2a      	cmp	r3, #42	; 0x2a
 800ac7a:	d015      	beq.n	800aca8 <_vfiprintf_r+0x13c>
 800ac7c:	9a07      	ldr	r2, [sp, #28]
 800ac7e:	4654      	mov	r4, sl
 800ac80:	2000      	movs	r0, #0
 800ac82:	f04f 0c0a 	mov.w	ip, #10
 800ac86:	4621      	mov	r1, r4
 800ac88:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ac8c:	3b30      	subs	r3, #48	; 0x30
 800ac8e:	2b09      	cmp	r3, #9
 800ac90:	d94e      	bls.n	800ad30 <_vfiprintf_r+0x1c4>
 800ac92:	b1b0      	cbz	r0, 800acc2 <_vfiprintf_r+0x156>
 800ac94:	9207      	str	r2, [sp, #28]
 800ac96:	e014      	b.n	800acc2 <_vfiprintf_r+0x156>
 800ac98:	eba0 0308 	sub.w	r3, r0, r8
 800ac9c:	fa09 f303 	lsl.w	r3, r9, r3
 800aca0:	4313      	orrs	r3, r2
 800aca2:	9304      	str	r3, [sp, #16]
 800aca4:	46a2      	mov	sl, r4
 800aca6:	e7d2      	b.n	800ac4e <_vfiprintf_r+0xe2>
 800aca8:	9b03      	ldr	r3, [sp, #12]
 800acaa:	1d19      	adds	r1, r3, #4
 800acac:	681b      	ldr	r3, [r3, #0]
 800acae:	9103      	str	r1, [sp, #12]
 800acb0:	2b00      	cmp	r3, #0
 800acb2:	bfbb      	ittet	lt
 800acb4:	425b      	neglt	r3, r3
 800acb6:	f042 0202 	orrlt.w	r2, r2, #2
 800acba:	9307      	strge	r3, [sp, #28]
 800acbc:	9307      	strlt	r3, [sp, #28]
 800acbe:	bfb8      	it	lt
 800acc0:	9204      	strlt	r2, [sp, #16]
 800acc2:	7823      	ldrb	r3, [r4, #0]
 800acc4:	2b2e      	cmp	r3, #46	; 0x2e
 800acc6:	d10c      	bne.n	800ace2 <_vfiprintf_r+0x176>
 800acc8:	7863      	ldrb	r3, [r4, #1]
 800acca:	2b2a      	cmp	r3, #42	; 0x2a
 800accc:	d135      	bne.n	800ad3a <_vfiprintf_r+0x1ce>
 800acce:	9b03      	ldr	r3, [sp, #12]
 800acd0:	1d1a      	adds	r2, r3, #4
 800acd2:	681b      	ldr	r3, [r3, #0]
 800acd4:	9203      	str	r2, [sp, #12]
 800acd6:	2b00      	cmp	r3, #0
 800acd8:	bfb8      	it	lt
 800acda:	f04f 33ff 	movlt.w	r3, #4294967295
 800acde:	3402      	adds	r4, #2
 800ace0:	9305      	str	r3, [sp, #20]
 800ace2:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800adc8 <_vfiprintf_r+0x25c>
 800ace6:	7821      	ldrb	r1, [r4, #0]
 800ace8:	2203      	movs	r2, #3
 800acea:	4650      	mov	r0, sl
 800acec:	f7f5 fa78 	bl	80001e0 <memchr>
 800acf0:	b140      	cbz	r0, 800ad04 <_vfiprintf_r+0x198>
 800acf2:	2340      	movs	r3, #64	; 0x40
 800acf4:	eba0 000a 	sub.w	r0, r0, sl
 800acf8:	fa03 f000 	lsl.w	r0, r3, r0
 800acfc:	9b04      	ldr	r3, [sp, #16]
 800acfe:	4303      	orrs	r3, r0
 800ad00:	3401      	adds	r4, #1
 800ad02:	9304      	str	r3, [sp, #16]
 800ad04:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ad08:	482c      	ldr	r0, [pc, #176]	; (800adbc <_vfiprintf_r+0x250>)
 800ad0a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800ad0e:	2206      	movs	r2, #6
 800ad10:	f7f5 fa66 	bl	80001e0 <memchr>
 800ad14:	2800      	cmp	r0, #0
 800ad16:	d03f      	beq.n	800ad98 <_vfiprintf_r+0x22c>
 800ad18:	4b29      	ldr	r3, [pc, #164]	; (800adc0 <_vfiprintf_r+0x254>)
 800ad1a:	bb1b      	cbnz	r3, 800ad64 <_vfiprintf_r+0x1f8>
 800ad1c:	9b03      	ldr	r3, [sp, #12]
 800ad1e:	3307      	adds	r3, #7
 800ad20:	f023 0307 	bic.w	r3, r3, #7
 800ad24:	3308      	adds	r3, #8
 800ad26:	9303      	str	r3, [sp, #12]
 800ad28:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ad2a:	443b      	add	r3, r7
 800ad2c:	9309      	str	r3, [sp, #36]	; 0x24
 800ad2e:	e767      	b.n	800ac00 <_vfiprintf_r+0x94>
 800ad30:	fb0c 3202 	mla	r2, ip, r2, r3
 800ad34:	460c      	mov	r4, r1
 800ad36:	2001      	movs	r0, #1
 800ad38:	e7a5      	b.n	800ac86 <_vfiprintf_r+0x11a>
 800ad3a:	2300      	movs	r3, #0
 800ad3c:	3401      	adds	r4, #1
 800ad3e:	9305      	str	r3, [sp, #20]
 800ad40:	4619      	mov	r1, r3
 800ad42:	f04f 0c0a 	mov.w	ip, #10
 800ad46:	4620      	mov	r0, r4
 800ad48:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ad4c:	3a30      	subs	r2, #48	; 0x30
 800ad4e:	2a09      	cmp	r2, #9
 800ad50:	d903      	bls.n	800ad5a <_vfiprintf_r+0x1ee>
 800ad52:	2b00      	cmp	r3, #0
 800ad54:	d0c5      	beq.n	800ace2 <_vfiprintf_r+0x176>
 800ad56:	9105      	str	r1, [sp, #20]
 800ad58:	e7c3      	b.n	800ace2 <_vfiprintf_r+0x176>
 800ad5a:	fb0c 2101 	mla	r1, ip, r1, r2
 800ad5e:	4604      	mov	r4, r0
 800ad60:	2301      	movs	r3, #1
 800ad62:	e7f0      	b.n	800ad46 <_vfiprintf_r+0x1da>
 800ad64:	ab03      	add	r3, sp, #12
 800ad66:	9300      	str	r3, [sp, #0]
 800ad68:	462a      	mov	r2, r5
 800ad6a:	4b16      	ldr	r3, [pc, #88]	; (800adc4 <_vfiprintf_r+0x258>)
 800ad6c:	a904      	add	r1, sp, #16
 800ad6e:	4630      	mov	r0, r6
 800ad70:	f7fd ffdc 	bl	8008d2c <_printf_float>
 800ad74:	4607      	mov	r7, r0
 800ad76:	1c78      	adds	r0, r7, #1
 800ad78:	d1d6      	bne.n	800ad28 <_vfiprintf_r+0x1bc>
 800ad7a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ad7c:	07d9      	lsls	r1, r3, #31
 800ad7e:	d405      	bmi.n	800ad8c <_vfiprintf_r+0x220>
 800ad80:	89ab      	ldrh	r3, [r5, #12]
 800ad82:	059a      	lsls	r2, r3, #22
 800ad84:	d402      	bmi.n	800ad8c <_vfiprintf_r+0x220>
 800ad86:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ad88:	f7fd fdd4 	bl	8008934 <__retarget_lock_release_recursive>
 800ad8c:	89ab      	ldrh	r3, [r5, #12]
 800ad8e:	065b      	lsls	r3, r3, #25
 800ad90:	f53f af12 	bmi.w	800abb8 <_vfiprintf_r+0x4c>
 800ad94:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ad96:	e711      	b.n	800abbc <_vfiprintf_r+0x50>
 800ad98:	ab03      	add	r3, sp, #12
 800ad9a:	9300      	str	r3, [sp, #0]
 800ad9c:	462a      	mov	r2, r5
 800ad9e:	4b09      	ldr	r3, [pc, #36]	; (800adc4 <_vfiprintf_r+0x258>)
 800ada0:	a904      	add	r1, sp, #16
 800ada2:	4630      	mov	r0, r6
 800ada4:	f7fe fa66 	bl	8009274 <_printf_i>
 800ada8:	e7e4      	b.n	800ad74 <_vfiprintf_r+0x208>
 800adaa:	bf00      	nop
 800adac:	0800e0e0 	.word	0x0800e0e0
 800adb0:	0800e100 	.word	0x0800e100
 800adb4:	0800e0c0 	.word	0x0800e0c0
 800adb8:	0800e38a 	.word	0x0800e38a
 800adbc:	0800e394 	.word	0x0800e394
 800adc0:	08008d2d 	.word	0x08008d2d
 800adc4:	0800ab47 	.word	0x0800ab47
 800adc8:	0800e390 	.word	0x0800e390

0800adcc <__swbuf_r>:
 800adcc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800adce:	460e      	mov	r6, r1
 800add0:	4614      	mov	r4, r2
 800add2:	4605      	mov	r5, r0
 800add4:	b118      	cbz	r0, 800adde <__swbuf_r+0x12>
 800add6:	6983      	ldr	r3, [r0, #24]
 800add8:	b90b      	cbnz	r3, 800adde <__swbuf_r+0x12>
 800adda:	f7fd fce7 	bl	80087ac <__sinit>
 800adde:	4b21      	ldr	r3, [pc, #132]	; (800ae64 <__swbuf_r+0x98>)
 800ade0:	429c      	cmp	r4, r3
 800ade2:	d12b      	bne.n	800ae3c <__swbuf_r+0x70>
 800ade4:	686c      	ldr	r4, [r5, #4]
 800ade6:	69a3      	ldr	r3, [r4, #24]
 800ade8:	60a3      	str	r3, [r4, #8]
 800adea:	89a3      	ldrh	r3, [r4, #12]
 800adec:	071a      	lsls	r2, r3, #28
 800adee:	d52f      	bpl.n	800ae50 <__swbuf_r+0x84>
 800adf0:	6923      	ldr	r3, [r4, #16]
 800adf2:	b36b      	cbz	r3, 800ae50 <__swbuf_r+0x84>
 800adf4:	6923      	ldr	r3, [r4, #16]
 800adf6:	6820      	ldr	r0, [r4, #0]
 800adf8:	1ac0      	subs	r0, r0, r3
 800adfa:	6963      	ldr	r3, [r4, #20]
 800adfc:	b2f6      	uxtb	r6, r6
 800adfe:	4283      	cmp	r3, r0
 800ae00:	4637      	mov	r7, r6
 800ae02:	dc04      	bgt.n	800ae0e <__swbuf_r+0x42>
 800ae04:	4621      	mov	r1, r4
 800ae06:	4628      	mov	r0, r5
 800ae08:	f7fd fc3c 	bl	8008684 <_fflush_r>
 800ae0c:	bb30      	cbnz	r0, 800ae5c <__swbuf_r+0x90>
 800ae0e:	68a3      	ldr	r3, [r4, #8]
 800ae10:	3b01      	subs	r3, #1
 800ae12:	60a3      	str	r3, [r4, #8]
 800ae14:	6823      	ldr	r3, [r4, #0]
 800ae16:	1c5a      	adds	r2, r3, #1
 800ae18:	6022      	str	r2, [r4, #0]
 800ae1a:	701e      	strb	r6, [r3, #0]
 800ae1c:	6963      	ldr	r3, [r4, #20]
 800ae1e:	3001      	adds	r0, #1
 800ae20:	4283      	cmp	r3, r0
 800ae22:	d004      	beq.n	800ae2e <__swbuf_r+0x62>
 800ae24:	89a3      	ldrh	r3, [r4, #12]
 800ae26:	07db      	lsls	r3, r3, #31
 800ae28:	d506      	bpl.n	800ae38 <__swbuf_r+0x6c>
 800ae2a:	2e0a      	cmp	r6, #10
 800ae2c:	d104      	bne.n	800ae38 <__swbuf_r+0x6c>
 800ae2e:	4621      	mov	r1, r4
 800ae30:	4628      	mov	r0, r5
 800ae32:	f7fd fc27 	bl	8008684 <_fflush_r>
 800ae36:	b988      	cbnz	r0, 800ae5c <__swbuf_r+0x90>
 800ae38:	4638      	mov	r0, r7
 800ae3a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ae3c:	4b0a      	ldr	r3, [pc, #40]	; (800ae68 <__swbuf_r+0x9c>)
 800ae3e:	429c      	cmp	r4, r3
 800ae40:	d101      	bne.n	800ae46 <__swbuf_r+0x7a>
 800ae42:	68ac      	ldr	r4, [r5, #8]
 800ae44:	e7cf      	b.n	800ade6 <__swbuf_r+0x1a>
 800ae46:	4b09      	ldr	r3, [pc, #36]	; (800ae6c <__swbuf_r+0xa0>)
 800ae48:	429c      	cmp	r4, r3
 800ae4a:	bf08      	it	eq
 800ae4c:	68ec      	ldreq	r4, [r5, #12]
 800ae4e:	e7ca      	b.n	800ade6 <__swbuf_r+0x1a>
 800ae50:	4621      	mov	r1, r4
 800ae52:	4628      	mov	r0, r5
 800ae54:	f000 f81a 	bl	800ae8c <__swsetup_r>
 800ae58:	2800      	cmp	r0, #0
 800ae5a:	d0cb      	beq.n	800adf4 <__swbuf_r+0x28>
 800ae5c:	f04f 37ff 	mov.w	r7, #4294967295
 800ae60:	e7ea      	b.n	800ae38 <__swbuf_r+0x6c>
 800ae62:	bf00      	nop
 800ae64:	0800e0e0 	.word	0x0800e0e0
 800ae68:	0800e100 	.word	0x0800e100
 800ae6c:	0800e0c0 	.word	0x0800e0c0

0800ae70 <__ascii_wctomb>:
 800ae70:	b149      	cbz	r1, 800ae86 <__ascii_wctomb+0x16>
 800ae72:	2aff      	cmp	r2, #255	; 0xff
 800ae74:	bf85      	ittet	hi
 800ae76:	238a      	movhi	r3, #138	; 0x8a
 800ae78:	6003      	strhi	r3, [r0, #0]
 800ae7a:	700a      	strbls	r2, [r1, #0]
 800ae7c:	f04f 30ff 	movhi.w	r0, #4294967295
 800ae80:	bf98      	it	ls
 800ae82:	2001      	movls	r0, #1
 800ae84:	4770      	bx	lr
 800ae86:	4608      	mov	r0, r1
 800ae88:	4770      	bx	lr
	...

0800ae8c <__swsetup_r>:
 800ae8c:	4b32      	ldr	r3, [pc, #200]	; (800af58 <__swsetup_r+0xcc>)
 800ae8e:	b570      	push	{r4, r5, r6, lr}
 800ae90:	681d      	ldr	r5, [r3, #0]
 800ae92:	4606      	mov	r6, r0
 800ae94:	460c      	mov	r4, r1
 800ae96:	b125      	cbz	r5, 800aea2 <__swsetup_r+0x16>
 800ae98:	69ab      	ldr	r3, [r5, #24]
 800ae9a:	b913      	cbnz	r3, 800aea2 <__swsetup_r+0x16>
 800ae9c:	4628      	mov	r0, r5
 800ae9e:	f7fd fc85 	bl	80087ac <__sinit>
 800aea2:	4b2e      	ldr	r3, [pc, #184]	; (800af5c <__swsetup_r+0xd0>)
 800aea4:	429c      	cmp	r4, r3
 800aea6:	d10f      	bne.n	800aec8 <__swsetup_r+0x3c>
 800aea8:	686c      	ldr	r4, [r5, #4]
 800aeaa:	89a3      	ldrh	r3, [r4, #12]
 800aeac:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800aeb0:	0719      	lsls	r1, r3, #28
 800aeb2:	d42c      	bmi.n	800af0e <__swsetup_r+0x82>
 800aeb4:	06dd      	lsls	r5, r3, #27
 800aeb6:	d411      	bmi.n	800aedc <__swsetup_r+0x50>
 800aeb8:	2309      	movs	r3, #9
 800aeba:	6033      	str	r3, [r6, #0]
 800aebc:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800aec0:	81a3      	strh	r3, [r4, #12]
 800aec2:	f04f 30ff 	mov.w	r0, #4294967295
 800aec6:	e03e      	b.n	800af46 <__swsetup_r+0xba>
 800aec8:	4b25      	ldr	r3, [pc, #148]	; (800af60 <__swsetup_r+0xd4>)
 800aeca:	429c      	cmp	r4, r3
 800aecc:	d101      	bne.n	800aed2 <__swsetup_r+0x46>
 800aece:	68ac      	ldr	r4, [r5, #8]
 800aed0:	e7eb      	b.n	800aeaa <__swsetup_r+0x1e>
 800aed2:	4b24      	ldr	r3, [pc, #144]	; (800af64 <__swsetup_r+0xd8>)
 800aed4:	429c      	cmp	r4, r3
 800aed6:	bf08      	it	eq
 800aed8:	68ec      	ldreq	r4, [r5, #12]
 800aeda:	e7e6      	b.n	800aeaa <__swsetup_r+0x1e>
 800aedc:	0758      	lsls	r0, r3, #29
 800aede:	d512      	bpl.n	800af06 <__swsetup_r+0x7a>
 800aee0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800aee2:	b141      	cbz	r1, 800aef6 <__swsetup_r+0x6a>
 800aee4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800aee8:	4299      	cmp	r1, r3
 800aeea:	d002      	beq.n	800aef2 <__swsetup_r+0x66>
 800aeec:	4630      	mov	r0, r6
 800aeee:	f7fd fd9d 	bl	8008a2c <_free_r>
 800aef2:	2300      	movs	r3, #0
 800aef4:	6363      	str	r3, [r4, #52]	; 0x34
 800aef6:	89a3      	ldrh	r3, [r4, #12]
 800aef8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800aefc:	81a3      	strh	r3, [r4, #12]
 800aefe:	2300      	movs	r3, #0
 800af00:	6063      	str	r3, [r4, #4]
 800af02:	6923      	ldr	r3, [r4, #16]
 800af04:	6023      	str	r3, [r4, #0]
 800af06:	89a3      	ldrh	r3, [r4, #12]
 800af08:	f043 0308 	orr.w	r3, r3, #8
 800af0c:	81a3      	strh	r3, [r4, #12]
 800af0e:	6923      	ldr	r3, [r4, #16]
 800af10:	b94b      	cbnz	r3, 800af26 <__swsetup_r+0x9a>
 800af12:	89a3      	ldrh	r3, [r4, #12]
 800af14:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800af18:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800af1c:	d003      	beq.n	800af26 <__swsetup_r+0x9a>
 800af1e:	4621      	mov	r1, r4
 800af20:	4630      	mov	r0, r6
 800af22:	f7fd fd2d 	bl	8008980 <__smakebuf_r>
 800af26:	89a0      	ldrh	r0, [r4, #12]
 800af28:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800af2c:	f010 0301 	ands.w	r3, r0, #1
 800af30:	d00a      	beq.n	800af48 <__swsetup_r+0xbc>
 800af32:	2300      	movs	r3, #0
 800af34:	60a3      	str	r3, [r4, #8]
 800af36:	6963      	ldr	r3, [r4, #20]
 800af38:	425b      	negs	r3, r3
 800af3a:	61a3      	str	r3, [r4, #24]
 800af3c:	6923      	ldr	r3, [r4, #16]
 800af3e:	b943      	cbnz	r3, 800af52 <__swsetup_r+0xc6>
 800af40:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800af44:	d1ba      	bne.n	800aebc <__swsetup_r+0x30>
 800af46:	bd70      	pop	{r4, r5, r6, pc}
 800af48:	0781      	lsls	r1, r0, #30
 800af4a:	bf58      	it	pl
 800af4c:	6963      	ldrpl	r3, [r4, #20]
 800af4e:	60a3      	str	r3, [r4, #8]
 800af50:	e7f4      	b.n	800af3c <__swsetup_r+0xb0>
 800af52:	2000      	movs	r0, #0
 800af54:	e7f7      	b.n	800af46 <__swsetup_r+0xba>
 800af56:	bf00      	nop
 800af58:	20000014 	.word	0x20000014
 800af5c:	0800e0e0 	.word	0x0800e0e0
 800af60:	0800e100 	.word	0x0800e100
 800af64:	0800e0c0 	.word	0x0800e0c0

0800af68 <abort>:
 800af68:	b508      	push	{r3, lr}
 800af6a:	2006      	movs	r0, #6
 800af6c:	f000 f82c 	bl	800afc8 <raise>
 800af70:	2001      	movs	r0, #1
 800af72:	f7f6 fd17 	bl	80019a4 <_exit>

0800af76 <_raise_r>:
 800af76:	291f      	cmp	r1, #31
 800af78:	b538      	push	{r3, r4, r5, lr}
 800af7a:	4604      	mov	r4, r0
 800af7c:	460d      	mov	r5, r1
 800af7e:	d904      	bls.n	800af8a <_raise_r+0x14>
 800af80:	2316      	movs	r3, #22
 800af82:	6003      	str	r3, [r0, #0]
 800af84:	f04f 30ff 	mov.w	r0, #4294967295
 800af88:	bd38      	pop	{r3, r4, r5, pc}
 800af8a:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800af8c:	b112      	cbz	r2, 800af94 <_raise_r+0x1e>
 800af8e:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800af92:	b94b      	cbnz	r3, 800afa8 <_raise_r+0x32>
 800af94:	4620      	mov	r0, r4
 800af96:	f000 f831 	bl	800affc <_getpid_r>
 800af9a:	462a      	mov	r2, r5
 800af9c:	4601      	mov	r1, r0
 800af9e:	4620      	mov	r0, r4
 800afa0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800afa4:	f000 b818 	b.w	800afd8 <_kill_r>
 800afa8:	2b01      	cmp	r3, #1
 800afaa:	d00a      	beq.n	800afc2 <_raise_r+0x4c>
 800afac:	1c59      	adds	r1, r3, #1
 800afae:	d103      	bne.n	800afb8 <_raise_r+0x42>
 800afb0:	2316      	movs	r3, #22
 800afb2:	6003      	str	r3, [r0, #0]
 800afb4:	2001      	movs	r0, #1
 800afb6:	e7e7      	b.n	800af88 <_raise_r+0x12>
 800afb8:	2400      	movs	r4, #0
 800afba:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800afbe:	4628      	mov	r0, r5
 800afc0:	4798      	blx	r3
 800afc2:	2000      	movs	r0, #0
 800afc4:	e7e0      	b.n	800af88 <_raise_r+0x12>
	...

0800afc8 <raise>:
 800afc8:	4b02      	ldr	r3, [pc, #8]	; (800afd4 <raise+0xc>)
 800afca:	4601      	mov	r1, r0
 800afcc:	6818      	ldr	r0, [r3, #0]
 800afce:	f7ff bfd2 	b.w	800af76 <_raise_r>
 800afd2:	bf00      	nop
 800afd4:	20000014 	.word	0x20000014

0800afd8 <_kill_r>:
 800afd8:	b538      	push	{r3, r4, r5, lr}
 800afda:	4d07      	ldr	r5, [pc, #28]	; (800aff8 <_kill_r+0x20>)
 800afdc:	2300      	movs	r3, #0
 800afde:	4604      	mov	r4, r0
 800afe0:	4608      	mov	r0, r1
 800afe2:	4611      	mov	r1, r2
 800afe4:	602b      	str	r3, [r5, #0]
 800afe6:	f7f6 fccd 	bl	8001984 <_kill>
 800afea:	1c43      	adds	r3, r0, #1
 800afec:	d102      	bne.n	800aff4 <_kill_r+0x1c>
 800afee:	682b      	ldr	r3, [r5, #0]
 800aff0:	b103      	cbz	r3, 800aff4 <_kill_r+0x1c>
 800aff2:	6023      	str	r3, [r4, #0]
 800aff4:	bd38      	pop	{r3, r4, r5, pc}
 800aff6:	bf00      	nop
 800aff8:	2000a3f4 	.word	0x2000a3f4

0800affc <_getpid_r>:
 800affc:	f7f6 bcba 	b.w	8001974 <_getpid>

0800b000 <_init>:
 800b000:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b002:	bf00      	nop
 800b004:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b006:	bc08      	pop	{r3}
 800b008:	469e      	mov	lr, r3
 800b00a:	4770      	bx	lr

0800b00c <_fini>:
 800b00c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b00e:	bf00      	nop
 800b010:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b012:	bc08      	pop	{r3}
 800b014:	469e      	mov	lr, r3
 800b016:	4770      	bx	lr
