<stg><name>Radix2wECC</name>


<trans_list>

<trans id="388" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="389" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="390" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="391" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="392" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="393" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="394" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="395" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="396" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="397" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="398" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="399" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="400" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="401" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="402" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="403" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="404" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="405" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="406" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="407" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="408" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="409" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="410" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="411" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="412" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="413" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="414" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="415" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="416" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="417" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="418" from="31" to="32">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1064" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="419" from="31" to="41">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1064" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="421" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="422" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="423" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="424" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="425" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="426" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="427" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="428" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="429" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="430" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="431" from="42" to="43">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="436" from="42" to="46">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="433" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="434" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="435" from="45" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="437" from="46" to="47">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="438" from="46" to="72">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="440" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="441" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="442" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="443" from="50" to="51">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="444" from="50" to="52">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="446" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="447" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="449" from="53" to="54">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1064_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="450" from="53" to="63">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1064_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="452" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="453" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="454" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="455" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="456" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="457" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="458" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="459" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="460" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="461" from="63" to="64">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln63" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="462" from="63" to="71">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln63" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="464" from="64" to="65">
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_s" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="465" from="64" to="68">
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_s" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="467" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="468" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="469" from="67" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="471" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="472" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="473" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="474" from="71" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="476" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="477" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="478" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="479" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="480" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="481" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="482" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="483" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="484" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="485" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="486" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="487" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="488" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="489" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="87" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
codeRepl:0 %y_o_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %y_o

]]></Node>
<StgValue><ssdm name="y_o_read"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
codeRepl:1 %x_o_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %x_o

]]></Node>
<StgValue><ssdm name="x_o_read"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
codeRepl:2 %k_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %k

]]></Node>
<StgValue><ssdm name="k_read"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="166" op_0_bw="64">
<![CDATA[
codeRepl:3 %p_Val2_37_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="p_Val2_37_loc"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="166" op_0_bw="64">
<![CDATA[
codeRepl:4 %R_y_V_5_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="R_y_V_5_loc"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="166" op_0_bw="64">
<![CDATA[
codeRepl:5 %p_Val2_31_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="p_Val2_31_loc"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="166" op_0_bw="64">
<![CDATA[
codeRepl:6 %p_Val2_29_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="p_Val2_29_loc"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:7 %Q_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="Q_1_loc"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:8 %n_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="n_loc"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="6" op_0_bw="64">
<![CDATA[
codeRepl:9 %slice_V_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="slice_V_1_loc"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="166" op_0_bw="64">
<![CDATA[
codeRepl:10 %tmp_y_V_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="tmp_y_V_loc"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="166" op_0_bw="64">
<![CDATA[
codeRepl:11 %p_Val2_20_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="p_Val2_20_loc"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="166" op_0_bw="64">
<![CDATA[
codeRepl:12 %p_Val2_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="p_Val2_loc"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="192" op_0_bw="64">
<![CDATA[
codeRepl:13 %c_V_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="c_V_loc"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="192" op_0_bw="64">
<![CDATA[
codeRepl:14 %b_V_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="b_V_loc"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="165" op_0_bw="64">
<![CDATA[
codeRepl:15 %a_V_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="a_V_loc"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:26 %buff1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff1"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:27 %buff2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff2"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:28 %buff3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff3"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
codeRepl:29 %trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %k_read, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
codeRepl:34 %trunc_ln5 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %x_o_read, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln5"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
codeRepl:39 %trunc_ln6 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %y_o_read, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln6"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="62">
<![CDATA[
codeRepl:30 %sext_ln27 = sext i62 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln27"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
codeRepl:31 %gmem_addr = getelementptr i32 %gmem, i64 %sext_ln27

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
codeRepl:32 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 6

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="112" st_id="3" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
codeRepl:32 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 6

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="113" st_id="4" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
codeRepl:32 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 6

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="114" st_id="5" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
codeRepl:32 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 6

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="115" st_id="6" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
codeRepl:32 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 6

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="116" st_id="7" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
codeRepl:32 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 6

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="117" st_id="8" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
codeRepl:32 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 6

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="118" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="62" op_3_bw="32" op_4_bw="0">
<![CDATA[
codeRepl:33 %call_ln27 = call void @Radix2wECC_Pipeline_1, i32 %gmem, i62 %trunc_ln, i32 %buff1

]]></Node>
<StgValue><ssdm name="call_ln27"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="119" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="62" op_3_bw="32" op_4_bw="0">
<![CDATA[
codeRepl:33 %call_ln27 = call void @Radix2wECC_Pipeline_1, i32 %gmem, i62 %trunc_ln, i32 %buff1

]]></Node>
<StgValue><ssdm name="call_ln27"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="120" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="62">
<![CDATA[
codeRepl:35 %sext_ln28 = sext i62 %trunc_ln5

]]></Node>
<StgValue><ssdm name="sext_ln28"/></StgValue>
</operation>

<operation id="121" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
codeRepl:36 %gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln28

]]></Node>
<StgValue><ssdm name="gmem_addr_1"/></StgValue>
</operation>

<operation id="122" st_id="11" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
codeRepl:37 %empty_130 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 6

]]></Node>
<StgValue><ssdm name="empty_130"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="123" st_id="12" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
codeRepl:37 %empty_130 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 6

]]></Node>
<StgValue><ssdm name="empty_130"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="124" st_id="13" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
codeRepl:37 %empty_130 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 6

]]></Node>
<StgValue><ssdm name="empty_130"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="125" st_id="14" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
codeRepl:37 %empty_130 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 6

]]></Node>
<StgValue><ssdm name="empty_130"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="126" st_id="15" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
codeRepl:37 %empty_130 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 6

]]></Node>
<StgValue><ssdm name="empty_130"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="127" st_id="16" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
codeRepl:37 %empty_130 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 6

]]></Node>
<StgValue><ssdm name="empty_130"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="128" st_id="17" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
codeRepl:37 %empty_130 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 6

]]></Node>
<StgValue><ssdm name="empty_130"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="129" st_id="18" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="62" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
codeRepl:38 %call_ln28 = call void @Radix2wECC_Pipeline_2, i32 %gmem, i62 %trunc_ln5, i32 %buff2

]]></Node>
<StgValue><ssdm name="call_ln28"/></StgValue>
</operation>

<operation id="130" st_id="18" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="165" op_3_bw="0">
<![CDATA[
codeRepl:44 %call_ln0 = call void @Radix2wECC_Pipeline_VITIS_LOOP_33_1, i32 %buff1, i165 %a_V_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="131" st_id="19" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="62" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
codeRepl:38 %call_ln28 = call void @Radix2wECC_Pipeline_2, i32 %gmem, i62 %trunc_ln5, i32 %buff2

]]></Node>
<StgValue><ssdm name="call_ln28"/></StgValue>
</operation>

<operation id="132" st_id="19" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="165" op_3_bw="0">
<![CDATA[
codeRepl:44 %call_ln0 = call void @Radix2wECC_Pipeline_VITIS_LOOP_33_1, i32 %buff1, i165 %a_V_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="133" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="62">
<![CDATA[
codeRepl:40 %sext_ln29 = sext i62 %trunc_ln6

]]></Node>
<StgValue><ssdm name="sext_ln29"/></StgValue>
</operation>

<operation id="134" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
codeRepl:41 %gmem_addr_2 = getelementptr i32 %gmem, i64 %sext_ln29

]]></Node>
<StgValue><ssdm name="gmem_addr_2"/></StgValue>
</operation>

<operation id="135" st_id="20" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
codeRepl:42 %empty_131 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 6

]]></Node>
<StgValue><ssdm name="empty_131"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="136" st_id="21" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
codeRepl:42 %empty_131 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 6

]]></Node>
<StgValue><ssdm name="empty_131"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="137" st_id="22" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
codeRepl:42 %empty_131 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 6

]]></Node>
<StgValue><ssdm name="empty_131"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="138" st_id="23" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
codeRepl:42 %empty_131 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 6

]]></Node>
<StgValue><ssdm name="empty_131"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="139" st_id="24" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
codeRepl:42 %empty_131 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 6

]]></Node>
<StgValue><ssdm name="empty_131"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="140" st_id="25" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
codeRepl:42 %empty_131 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 6

]]></Node>
<StgValue><ssdm name="empty_131"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="141" st_id="26" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
codeRepl:42 %empty_131 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 6

]]></Node>
<StgValue><ssdm name="empty_131"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="142" st_id="27" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="62" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
codeRepl:43 %call_ln29 = call void @Radix2wECC_Pipeline_3, i32 %gmem, i62 %trunc_ln6, i32 %buff3

]]></Node>
<StgValue><ssdm name="call_ln29"/></StgValue>
</operation>

<operation id="143" st_id="27" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="192" op_3_bw="0">
<![CDATA[
codeRepl:46 %call_ln0 = call void @Radix2wECC_Pipeline_VITIS_LOOP_36_2, i32 %buff2, i192 %b_V_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="144" st_id="28" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="62" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
codeRepl:43 %call_ln29 = call void @Radix2wECC_Pipeline_3, i32 %gmem, i62 %trunc_ln6, i32 %buff3

]]></Node>
<StgValue><ssdm name="call_ln29"/></StgValue>
</operation>

<operation id="145" st_id="28" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="192" op_3_bw="0">
<![CDATA[
codeRepl:46 %call_ln0 = call void @Radix2wECC_Pipeline_VITIS_LOOP_36_2, i32 %buff2, i192 %b_V_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="146" st_id="29" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="192" op_3_bw="0" op_4_bw="0">
<![CDATA[
codeRepl:48 %call_ln0 = call void @Radix2wECC_Pipeline_VITIS_LOOP_39_3, i32 %buff3, i192 %c_V_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="147" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="192" op_0_bw="192" op_1_bw="0">
<![CDATA[
codeRepl:47 %b_V_loc_load = load i192 %b_V_loc

]]></Node>
<StgValue><ssdm name="b_V_loc_load"/></StgValue>
</operation>

<operation id="148" st_id="30" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="192" op_3_bw="0" op_4_bw="0">
<![CDATA[
codeRepl:48 %call_ln0 = call void @Radix2wECC_Pipeline_VITIS_LOOP_39_3, i32 %buff3, i192 %c_V_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="149" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="166" op_0_bw="192">
<![CDATA[
codeRepl:51 %b_V_2 = trunc i192 %b_V_loc_load

]]></Node>
<StgValue><ssdm name="b_V_2"/></StgValue>
</operation>

<operation id="150" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="166" op_1_bw="166">
<![CDATA[
codeRepl:54 %store_ln105 = store i166 %b_V_2, i166 0

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="151" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="166" op_1_bw="166">
<![CDATA[
codeRepl:56 %icmp_ln1064 = icmp_eq  i166 %b_V_2, i166 0

]]></Node>
<StgValue><ssdm name="icmp_ln1064"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="152" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
codeRepl:16 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_10

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="153" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 6, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="154" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
codeRepl:18 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="155" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:19 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %k, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="156" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:20 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %k, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="157" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:21 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %x_o, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_8, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="158" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:22 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %x_o, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="159" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:23 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %y_o, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_9, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="160" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:24 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %y_o, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="161" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:25 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="162" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="165" op_0_bw="165" op_1_bw="0">
<![CDATA[
codeRepl:45 %a_V_loc_load = load i165 %a_V_loc

]]></Node>
<StgValue><ssdm name="a_V_loc_load"/></StgValue>
</operation>

<operation id="163" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="192" op_0_bw="192" op_1_bw="0">
<![CDATA[
codeRepl:49 %c_V_loc_load = load i192 %c_V_loc

]]></Node>
<StgValue><ssdm name="c_V_loc_load"/></StgValue>
</operation>

<operation id="164" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="166" op_0_bw="166" op_1_bw="165" op_2_bw="1">
<![CDATA[
codeRepl:50 %scalar_V = bitconcatenate i166 @_ssdm_op_BitConcatenate.i166.i165.i1, i165 %a_V_loc_load, i1 0

]]></Node>
<StgValue><ssdm name="scalar_V"/></StgValue>
</operation>

<operation id="165" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="166" op_0_bw="192">
<![CDATA[
codeRepl:52 %c_V_3 = trunc i192 %c_V_loc_load

]]></Node>
<StgValue><ssdm name="c_V_3"/></StgValue>
</operation>

<operation id="166" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="163" op_0_bw="192">
<![CDATA[
codeRepl:53 %trunc_ln104 = trunc i192 %c_V_loc_load

]]></Node>
<StgValue><ssdm name="trunc_ln104"/></StgValue>
</operation>

<operation id="167" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="166" op_1_bw="166">
<![CDATA[
codeRepl:55 %store_ln106 = store i166 %c_V_3, i166 0

]]></Node>
<StgValue><ssdm name="store_ln106"/></StgValue>
</operation>

<operation id="168" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
codeRepl:57 %br_ln91 = br i1 %icmp_ln1064, void %codeRepl12, void %_Z12point_doubleR6ap_intILi166EES1_.266.274.282.293.309.322.exit.i

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="169" st_id="31" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1064" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="166" op_0_bw="166" op_1_bw="166">
<![CDATA[
codeRepl12:0 %lambda_V = call i166 @bf_inv, i166 %b_V_2

]]></Node>
<StgValue><ssdm name="lambda_V"/></StgValue>
</operation>

<operation id="170" st_id="31" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1064" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="166" op_0_bw="166" op_1_bw="166">
<![CDATA[
codeRepl12:4 %tmp_y_V_1 = call i166 @bf_mult.2, i166 %b_V_2

]]></Node>
<StgValue><ssdm name="tmp_y_V_1"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="171" st_id="32" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="166" op_0_bw="166" op_1_bw="166">
<![CDATA[
codeRepl12:0 %lambda_V = call i166 @bf_inv, i166 %b_V_2

]]></Node>
<StgValue><ssdm name="lambda_V"/></StgValue>
</operation>

<operation id="172" st_id="32" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="166" op_0_bw="166" op_1_bw="166" op_2_bw="163">
<![CDATA[
codeRepl12:1 %lambda_V_4 = call i166 @bf_mult.1, i166 %lambda_V, i163 %trunc_ln104

]]></Node>
<StgValue><ssdm name="lambda_V_4"/></StgValue>
</operation>

<operation id="173" st_id="32" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="166" op_0_bw="166" op_1_bw="166">
<![CDATA[
codeRepl12:4 %tmp_y_V_1 = call i166 @bf_mult.2, i166 %b_V_2

]]></Node>
<StgValue><ssdm name="tmp_y_V_1"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="174" st_id="33" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="166" op_0_bw="166" op_1_bw="166" op_2_bw="163">
<![CDATA[
codeRepl12:1 %lambda_V_4 = call i166 @bf_mult.1, i166 %lambda_V, i163 %trunc_ln104

]]></Node>
<StgValue><ssdm name="lambda_V_4"/></StgValue>
</operation>

<operation id="175" st_id="33" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="166" op_2_bw="166" op_3_bw="166">
<![CDATA[
codeRepl12:2 %call_ln97 = call void @Radix2wECC_Pipeline_VITIS_LOOP_33_110, i166 %lambda_V_4, i166 %b_V_2, i166 %p_Val2_loc

]]></Node>
<StgValue><ssdm name="call_ln97"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="176" st_id="34" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="166" op_2_bw="166" op_3_bw="166">
<![CDATA[
codeRepl12:2 %call_ln97 = call void @Radix2wECC_Pipeline_VITIS_LOOP_33_110, i166 %lambda_V_4, i166 %b_V_2, i166 %p_Val2_loc

]]></Node>
<StgValue><ssdm name="call_ln97"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="177" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="166" op_0_bw="166" op_1_bw="0">
<![CDATA[
codeRepl12:3 %p_Val2_loc_load = load i166 %p_Val2_loc

]]></Node>
<StgValue><ssdm name="p_Val2_loc_load"/></StgValue>
</operation>

<operation id="178" st_id="35" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="166" op_0_bw="166" op_1_bw="166">
<![CDATA[
codeRepl12:5 %tmp_x_V_1 = call i166 @bf_mult.2, i166 %p_Val2_loc_load

]]></Node>
<StgValue><ssdm name="tmp_x_V_1"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="179" st_id="36" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="166" op_0_bw="166" op_1_bw="166">
<![CDATA[
codeRepl12:5 %tmp_x_V_1 = call i166 @bf_mult.2, i166 %p_Val2_loc_load

]]></Node>
<StgValue><ssdm name="tmp_x_V_1"/></StgValue>
</operation>

<operation id="180" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="166" op_0_bw="166" op_1_bw="166">
<![CDATA[
codeRepl12:6 %lambda_V_5 = xor i166 %p_Val2_loc_load, i166 1

]]></Node>
<StgValue><ssdm name="lambda_V_5"/></StgValue>
</operation>

<operation id="181" st_id="36" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="166" op_2_bw="166" op_3_bw="166">
<![CDATA[
codeRepl12:7 %call_ln101 = call void @Radix2wECC_Pipeline_VITIS_LOOP_33_111, i166 %tmp_x_V_1, i166 %lambda_V_5, i166 %p_Val2_20_loc

]]></Node>
<StgValue><ssdm name="call_ln101"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="182" st_id="37" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="166" op_2_bw="166" op_3_bw="166">
<![CDATA[
codeRepl12:7 %call_ln101 = call void @Radix2wECC_Pipeline_VITIS_LOOP_33_111, i166 %tmp_x_V_1, i166 %lambda_V_5, i166 %p_Val2_20_loc

]]></Node>
<StgValue><ssdm name="call_ln101"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="183" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="166" op_0_bw="166" op_1_bw="0">
<![CDATA[
codeRepl12:8 %p_Val2_20_loc_load = load i166 %p_Val2_20_loc

]]></Node>
<StgValue><ssdm name="p_Val2_20_loc_load"/></StgValue>
</operation>

<operation id="184" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="163" op_0_bw="166">
<![CDATA[
codeRepl12:9 %empty_132 = trunc i166 %p_Val2_20_loc_load

]]></Node>
<StgValue><ssdm name="empty_132"/></StgValue>
</operation>

<operation id="185" st_id="38" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="166" op_0_bw="166" op_1_bw="166" op_2_bw="163">
<![CDATA[
codeRepl12:10 %lambda_V_6 = call i166 @bf_mult.1, i166 %lambda_V_5, i163 %empty_132

]]></Node>
<StgValue><ssdm name="lambda_V_6"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="186" st_id="39" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="166" op_0_bw="166" op_1_bw="166" op_2_bw="163">
<![CDATA[
codeRepl12:10 %lambda_V_6 = call i166 @bf_mult.1, i166 %lambda_V_5, i163 %empty_132

]]></Node>
<StgValue><ssdm name="lambda_V_6"/></StgValue>
</operation>

<operation id="187" st_id="39" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="166" op_2_bw="166" op_3_bw="166">
<![CDATA[
codeRepl12:11 %call_ln100 = call void @Radix2wECC_Pipeline_VITIS_LOOP_33_112, i166 %tmp_y_V_1, i166 %lambda_V_6, i166 %tmp_y_V_loc

]]></Node>
<StgValue><ssdm name="call_ln100"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="188" st_id="40" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="166" op_2_bw="166" op_3_bw="166">
<![CDATA[
codeRepl12:11 %call_ln100 = call void @Radix2wECC_Pipeline_VITIS_LOOP_33_112, i166 %tmp_y_V_1, i166 %lambda_V_6, i166 %tmp_y_V_loc

]]></Node>
<StgValue><ssdm name="call_ln100"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="189" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1064" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="166" op_0_bw="166" op_1_bw="0">
<![CDATA[
codeRepl12:12 %tmp_y_V_loc_load = load i166 %tmp_y_V_loc

]]></Node>
<StgValue><ssdm name="tmp_y_V_loc_load"/></StgValue>
</operation>

<operation id="190" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1064" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0">
<![CDATA[
codeRepl12:13 %br_ln0 = br void %_Z12point_doubleR6ap_intILi166EES1_.266.274.282.293.309.322.exit.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="191" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="166" op_0_bw="166" op_1_bw="0" op_2_bw="166" op_3_bw="0">
<![CDATA[
_Z12point_doubleR6ap_intILi166EES1_.266.274.282.293.309.322.exit.i:0 %tmp_y_V = phi i166 %tmp_y_V_loc_load, void %codeRepl12, i166 0, void %codeRepl

]]></Node>
<StgValue><ssdm name="tmp_y_V"/></StgValue>
</operation>

<operation id="192" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="166" op_0_bw="166" op_1_bw="0" op_2_bw="166" op_3_bw="0">
<![CDATA[
_Z12point_doubleR6ap_intILi166EES1_.266.274.282.293.309.322.exit.i:1 %tmp1_x_V = phi i166 %p_Val2_20_loc_load, void %codeRepl12, i166 0, void %codeRepl

]]></Node>
<StgValue><ssdm name="tmp1_x_V"/></StgValue>
</operation>

<operation id="193" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="4" op_0_bw="32">
<![CDATA[
_Z12point_doubleR6ap_intILi166EES1_.266.274.282.293.309.322.exit.i:2 %i_23 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_23"/></StgValue>
</operation>

<operation id="194" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
_Z12point_doubleR6ap_intILi166EES1_.266.274.282.293.309.322.exit.i:3 %store_ln115 = store i4 1, i4 %i_23

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="195" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0">
<![CDATA[
_Z12point_doubleR6ap_intILi166EES1_.266.274.282.293.309.322.exit.i:4 %br_ln115 = br void

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="196" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0 %i = load i4 %i_23

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="197" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="4">
<![CDATA[
:1 %zext_ln115 = zext i4 %i

]]></Node>
<StgValue><ssdm name="zext_ln115"/></StgValue>
</operation>

<operation id="198" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2 %icmp_ln115 = icmp_eq  i4 %i, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln115"/></StgValue>
</operation>

<operation id="199" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %empty_133 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 7, i64 7, i64 7

]]></Node>
<StgValue><ssdm name="empty_133"/></StgValue>
</operation>

<operation id="200" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln115 = br i1 %icmp_ln115, void %.split38, void %_Z15generate_pointsP5Point6ap_intILi166EES2_.exit.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="201" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="3" op_0_bw="4">
<![CDATA[
.split38:1 %trunc_ln115 = trunc i4 %i

]]></Node>
<StgValue><ssdm name="trunc_ln115"/></StgValue>
</operation>

<operation id="202" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split38:2 %add_ln116 = add i3 %trunc_ln115, i3 7

]]></Node>
<StgValue><ssdm name="add_ln116"/></StgValue>
</operation>

<operation id="203" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="3">
<![CDATA[
.split38:3 %zext_ln116 = zext i3 %add_ln116

]]></Node>
<StgValue><ssdm name="zext_ln116"/></StgValue>
</operation>

<operation id="204" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="3" op_0_bw="166" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split38:4 %values_x_V_addr = getelementptr i166 %values_x_V, i64 0, i64 %zext_ln116

]]></Node>
<StgValue><ssdm name="values_x_V_addr"/></StgValue>
</operation>

<operation id="205" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="3" op_0_bw="166" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split38:5 %values_y_V_addr = getelementptr i166 %values_y_V, i64 0, i64 %zext_ln116

]]></Node>
<StgValue><ssdm name="values_y_V_addr"/></StgValue>
</operation>

<operation id="206" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="166" op_0_bw="3">
<![CDATA[
.split38:6 %values_x_V_load = load i3 %values_x_V_addr

]]></Node>
<StgValue><ssdm name="values_x_V_load"/></StgValue>
</operation>

<operation id="207" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="166" op_0_bw="3">
<![CDATA[
.split38:7 %values_y_V_load = load i3 %values_y_V_addr

]]></Node>
<StgValue><ssdm name="values_y_V_load"/></StgValue>
</operation>

<operation id="208" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.split38:15 %add_ln115 = add i4 %i, i4 1

]]></Node>
<StgValue><ssdm name="add_ln115"/></StgValue>
</operation>

<operation id="209" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split38:16 %store_ln115 = store i4 %add_ln115, i4 %i_23

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="210" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="4" op_0_bw="32">
<![CDATA[
_Z15generate_pointsP5Point6ap_intILi166EES2_.exit.preheader.preheader:0 %k_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="211" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="166" op_0_bw="32">
<![CDATA[
_Z15generate_pointsP5Point6ap_intILi166EES2_.exit.preheader.preheader:1 %R_x_V_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="R_x_V_1"/></StgValue>
</operation>

<operation id="212" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="163" op_0_bw="32">
<![CDATA[
_Z15generate_pointsP5Point6ap_intILi166EES2_.exit.preheader.preheader:2 %R_y_V_4_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="R_y_V_4_1"/></StgValue>
</operation>

<operation id="213" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="7" op_0_bw="32">
<![CDATA[
_Z15generate_pointsP5Point6ap_intILi166EES2_.exit.preheader.preheader:3 %i_24 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_24"/></StgValue>
</operation>

<operation id="214" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="32">
<![CDATA[
_Z15generate_pointsP5Point6ap_intILi166EES2_.exit.preheader.preheader:4 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="215" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="166" op_0_bw="32">
<![CDATA[
_Z15generate_pointsP5Point6ap_intILi166EES2_.exit.preheader.preheader:5 %y_tmp_V_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="y_tmp_V_1"/></StgValue>
</operation>

<operation id="216" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
_Z15generate_pointsP5Point6ap_intILi166EES2_.exit.preheader.preheader:6 %store_ln53 = store i8 0, i8 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln53"/></StgValue>
</operation>

<operation id="217" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
_Z15generate_pointsP5Point6ap_intILi166EES2_.exit.preheader.preheader:7 %store_ln53 = store i7 32, i7 %i_24

]]></Node>
<StgValue><ssdm name="store_ln53"/></StgValue>
</operation>

<operation id="218" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="163" op_1_bw="163">
<![CDATA[
_Z15generate_pointsP5Point6ap_intILi166EES2_.exit.preheader.preheader:8 %store_ln53 = store i163 0, i163 %R_y_V_4_1

]]></Node>
<StgValue><ssdm name="store_ln53"/></StgValue>
</operation>

<operation id="219" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="166" op_1_bw="166">
<![CDATA[
_Z15generate_pointsP5Point6ap_intILi166EES2_.exit.preheader.preheader:9 %store_ln53 = store i166 0, i166 %R_x_V_1

]]></Node>
<StgValue><ssdm name="store_ln53"/></StgValue>
</operation>

<operation id="220" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
_Z15generate_pointsP5Point6ap_intILi166EES2_.exit.preheader.preheader:10 %store_ln53 = store i4 4, i4 %k_1

]]></Node>
<StgValue><ssdm name="store_ln53"/></StgValue>
</operation>

<operation id="221" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0">
<![CDATA[
_Z15generate_pointsP5Point6ap_intILi166EES2_.exit.preheader.preheader:11 %br_ln53 = br void %_Z15generate_pointsP5Point6ap_intILi166EES2_.exit.preheader

]]></Node>
<StgValue><ssdm name="br_ln53"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="222" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="166" op_0_bw="3">
<![CDATA[
.split38:6 %values_x_V_load = load i3 %values_x_V_addr

]]></Node>
<StgValue><ssdm name="values_x_V_load"/></StgValue>
</operation>

<operation id="223" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="166" op_0_bw="3">
<![CDATA[
.split38:7 %values_y_V_load = load i3 %values_y_V_addr

]]></Node>
<StgValue><ssdm name="values_y_V_load"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="224" st_id="44" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="332" op_0_bw="332" op_1_bw="166" op_2_bw="166" op_3_bw="166" op_4_bw="166">
<![CDATA[
.split38:8 %call_ret1 = call i332 @point_add, i166 %tmp1_x_V, i166 %tmp_y_V, i166 %values_x_V_load, i166 %values_y_V_load

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="225" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split38:0 %specloopname_ln115 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16

]]></Node>
<StgValue><ssdm name="specloopname_ln115"/></StgValue>
</operation>

<operation id="226" st_id="45" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="332" op_0_bw="332" op_1_bw="166" op_2_bw="166" op_3_bw="166" op_4_bw="166">
<![CDATA[
.split38:8 %call_ret1 = call i332 @point_add, i166 %tmp1_x_V, i166 %tmp_y_V, i166 %values_x_V_load, i166 %values_y_V_load

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>

<operation id="227" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="166" op_0_bw="332">
<![CDATA[
.split38:9 %tmp1_x_V_1 = extractvalue i332 %call_ret1

]]></Node>
<StgValue><ssdm name="tmp1_x_V_1"/></StgValue>
</operation>

<operation id="228" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="166" op_0_bw="332">
<![CDATA[
.split38:10 %tmp1_y_V_1 = extractvalue i332 %call_ret1

]]></Node>
<StgValue><ssdm name="tmp1_y_V_1"/></StgValue>
</operation>

<operation id="229" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="3" op_0_bw="166" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split38:11 %values_x_V_addr_1 = getelementptr i166 %values_x_V, i64 0, i64 %zext_ln115

]]></Node>
<StgValue><ssdm name="values_x_V_addr_1"/></StgValue>
</operation>

<operation id="230" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="166" op_1_bw="3">
<![CDATA[
.split38:12 %store_ln117 = store i166 %tmp1_x_V_1, i3 %values_x_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="231" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="3" op_0_bw="166" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split38:13 %values_y_V_addr_1 = getelementptr i166 %values_y_V, i64 0, i64 %zext_ln115

]]></Node>
<StgValue><ssdm name="values_y_V_addr_1"/></StgValue>
</operation>

<operation id="232" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="166" op_1_bw="3">
<![CDATA[
.split38:14 %store_ln117 = store i166 %tmp1_y_V_1, i3 %values_y_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="233" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0">
<![CDATA[
.split38:17 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="234" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
_Z15generate_pointsP5Point6ap_intILi166EES2_.exit.preheader:0 %indvar_flatten_load = load i8 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="235" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_Z15generate_pointsP5Point6ap_intILi166EES2_.exit.preheader:1 %icmp_ln53 = icmp_eq  i8 %indvar_flatten_load, i8 165

]]></Node>
<StgValue><ssdm name="icmp_ln53"/></StgValue>
</operation>

<operation id="236" st_id="46" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_Z15generate_pointsP5Point6ap_intILi166EES2_.exit.preheader:2 %add_ln53 = add i8 %indvar_flatten_load, i8 1

]]></Node>
<StgValue><ssdm name="add_ln53"/></StgValue>
</operation>

<operation id="237" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_Z15generate_pointsP5Point6ap_intILi166EES2_.exit.preheader:3 %br_ln53 = br i1 %icmp_ln53, void %_Z15generate_pointsP5Point6ap_intILi166EES2_.exit, void %codeRepl21

]]></Node>
<StgValue><ssdm name="br_ln53"/></StgValue>
</operation>

<operation id="238" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
_Z15generate_pointsP5Point6ap_intILi166EES2_.exit:1 %i_24_load = load i7 %i_24

]]></Node>
<StgValue><ssdm name="i_24_load"/></StgValue>
</operation>

<operation id="239" st_id="46" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_Z15generate_pointsP5Point6ap_intILi166EES2_.exit:6 %add_ln53_1 = add i7 %i_24_load, i7 127

]]></Node>
<StgValue><ssdm name="add_ln53_1"/></StgValue>
</operation>

<operation id="240" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="166" op_0_bw="166" op_1_bw="0">
<![CDATA[
codeRepl21:0 %R_x_V_1_load = load i166 %R_x_V_1

]]></Node>
<StgValue><ssdm name="R_x_V_1_load"/></StgValue>
</operation>

<operation id="241" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="163" op_0_bw="163" op_1_bw="0">
<![CDATA[
codeRepl21:1 %R_y_V_4_1_load = load i163 %R_y_V_4_1

]]></Node>
<StgValue><ssdm name="R_y_V_4_1_load"/></StgValue>
</operation>

<operation id="242" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="163" op_0_bw="166">
<![CDATA[
codeRepl21:2 %trunc_ln674 = trunc i166 %R_x_V_1_load

]]></Node>
<StgValue><ssdm name="trunc_ln674"/></StgValue>
</operation>

<operation id="243" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="192" op_0_bw="192" op_1_bw="192" op_2_bw="163" op_3_bw="32" op_4_bw="32">
<![CDATA[
codeRepl21:3 %p_Result_42 = partset i192 @llvm.part.set.i192.i163, i192 %b_V_loc_load, i163 %trunc_ln674, i32 0, i32 162

]]></Node>
<StgValue><ssdm name="p_Result_42"/></StgValue>
</operation>

<operation id="244" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="192" op_0_bw="192" op_1_bw="192" op_2_bw="163" op_3_bw="32" op_4_bw="32">
<![CDATA[
codeRepl21:4 %p_Result_43 = partset i192 @llvm.part.set.i192.i163, i192 %c_V_loc_load, i163 %R_y_V_4_1_load, i32 0, i32 162

]]></Node>
<StgValue><ssdm name="p_Result_43"/></StgValue>
</operation>

<operation id="245" st_id="46" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="0" op_1_bw="192" op_2_bw="32" op_3_bw="192" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
codeRepl21:5 %call_ln414 = call void @Radix2wECC_Pipeline_VITIS_LOOP_77_7, i192 %p_Result_42, i32 %buff2, i192 %p_Result_43, i32 %buff3

]]></Node>
<StgValue><ssdm name="call_ln414"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="246" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
_Z15generate_pointsP5Point6ap_intILi166EES2_.exit:0 %k_1_load = load i4 %k_1

]]></Node>
<StgValue><ssdm name="k_1_load"/></StgValue>
</operation>

<operation id="247" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
_Z15generate_pointsP5Point6ap_intILi166EES2_.exit:4 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %k_1_load, i32 3

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="248" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
_Z15generate_pointsP5Point6ap_intILi166EES2_.exit:5 %select_ln53 = select i1 %tmp, i4 4, i4 %k_1_load

]]></Node>
<StgValue><ssdm name="select_ln53"/></StgValue>
</operation>

<operation id="249" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
_Z15generate_pointsP5Point6ap_intILi166EES2_.exit:7 %select_ln53_1 = select i1 %tmp, i7 %add_ln53_1, i7 %i_24_load

]]></Node>
<StgValue><ssdm name="select_ln53_1"/></StgValue>
</operation>

<operation id="250" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="6" op_0_bw="7">
<![CDATA[
_Z15generate_pointsP5Point6ap_intILi166EES2_.exit:8 %trunc_ln53 = trunc i7 %select_ln53_1

]]></Node>
<StgValue><ssdm name="trunc_ln53"/></StgValue>
</operation>

<operation id="251" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
_Z15generate_pointsP5Point6ap_intILi166EES2_.exit:9 %p_shl_mid2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %trunc_ln53, i2 0

]]></Node>
<StgValue><ssdm name="p_shl_mid2"/></StgValue>
</operation>

<operation id="252" st_id="47" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="8" op_3_bw="166" op_4_bw="6">
<![CDATA[
_Z15generate_pointsP5Point6ap_intILi166EES2_.exit:12 %call_ln53 = call void @Radix2wECC_Pipeline_VITIS_LOOP_56_6, i6 %trunc_ln53, i8 %p_shl_mid2, i166 %scalar_V, i6 %slice_V_1_loc

]]></Node>
<StgValue><ssdm name="call_ln53"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="253" st_id="48" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="8" op_3_bw="166" op_4_bw="6">
<![CDATA[
_Z15generate_pointsP5Point6ap_intILi166EES2_.exit:12 %call_ln53 = call void @Radix2wECC_Pipeline_VITIS_LOOP_56_6, i6 %trunc_ln53, i8 %p_shl_mid2, i166 %scalar_V, i6 %slice_V_1_loc

]]></Node>
<StgValue><ssdm name="call_ln53"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="254" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
_Z15generate_pointsP5Point6ap_intILi166EES2_.exit:13 %slice_V_1_loc_load = load i6 %slice_V_1_loc

]]></Node>
<StgValue><ssdm name="slice_V_1_loc_load"/></StgValue>
</operation>

<operation id="255" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="6">
<![CDATA[
_Z15generate_pointsP5Point6ap_intILi166EES2_.exit:14 %empty_136 = trunc i6 %slice_V_1_loc_load

]]></Node>
<StgValue><ssdm name="empty_136"/></StgValue>
</operation>

<operation id="256" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="2" op_0_bw="1">
<![CDATA[
_Z15generate_pointsP5Point6ap_intILi166EES2_.exit:15 %zext_ln86 = zext i1 %empty_136

]]></Node>
<StgValue><ssdm name="zext_ln86"/></StgValue>
</operation>

<operation id="257" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
_Z15generate_pointsP5Point6ap_intILi166EES2_.exit:16 %tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %slice_V_1_loc_load, i32 1

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="258" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="2" op_0_bw="1">
<![CDATA[
_Z15generate_pointsP5Point6ap_intILi166EES2_.exit:17 %zext_ln86_1 = zext i1 %tmp_13

]]></Node>
<StgValue><ssdm name="zext_ln86_1"/></StgValue>
</operation>

<operation id="259" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
_Z15generate_pointsP5Point6ap_intILi166EES2_.exit:18 %tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %slice_V_1_loc_load, i32 2

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="260" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="2" op_0_bw="2" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z15generate_pointsP5Point6ap_intILi166EES2_.exit:21 %tmp_s = partselect i2 @_ssdm_op_PartSelect.i2.i6.i32.i32, i6 %slice_V_1_loc_load, i32 3, i32 4

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="261" st_id="49" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
_Z15generate_pointsP5Point6ap_intILi166EES2_.exit:24 %add_ln86 = add i2 %zext_ln86_1, i2 %zext_ln86

]]></Node>
<StgValue><ssdm name="add_ln86"/></StgValue>
</operation>

<operation id="262" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
_Z15generate_pointsP5Point6ap_intILi166EES2_.exit:30 %p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %slice_V_1_loc_load, i32 5

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="263" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
_Z15generate_pointsP5Point6ap_intILi166EES2_.exit:31 %tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %slice_V_1_loc_load, i32 5

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="264" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_Z15generate_pointsP5Point6ap_intILi166EES2_.exit:2 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_53_4_VITIS_LOOP_54_5_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="265" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_Z15generate_pointsP5Point6ap_intILi166EES2_.exit:3 %empty_135 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 165, i64 165, i64 165

]]></Node>
<StgValue><ssdm name="empty_135"/></StgValue>
</operation>

<operation id="266" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="4">
<![CDATA[
_Z15generate_pointsP5Point6ap_intILi166EES2_.exit:10 %sext_ln54 = sext i4 %select_ln53

]]></Node>
<StgValue><ssdm name="sext_ln54"/></StgValue>
</operation>

<operation id="267" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_Z15generate_pointsP5Point6ap_intILi166EES2_.exit:11 %specloopname_ln50 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15

]]></Node>
<StgValue><ssdm name="specloopname_ln50"/></StgValue>
</operation>

<operation id="268" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
_Z15generate_pointsP5Point6ap_intILi166EES2_.exit:19 %shl_ln86_2 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %tmp_14, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln86_2"/></StgValue>
</operation>

<operation id="269" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="3" op_0_bw="2">
<![CDATA[
_Z15generate_pointsP5Point6ap_intILi166EES2_.exit:20 %zext_ln86_2 = zext i2 %shl_ln86_2

]]></Node>
<StgValue><ssdm name="zext_ln86_2"/></StgValue>
</operation>

<operation id="270" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
_Z15generate_pointsP5Point6ap_intILi166EES2_.exit:22 %tmp3 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %tmp_s, i2 0

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="271" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="5" op_0_bw="4">
<![CDATA[
_Z15generate_pointsP5Point6ap_intILi166EES2_.exit:23 %zext_ln86_3 = zext i4 %tmp3

]]></Node>
<StgValue><ssdm name="zext_ln86_3"/></StgValue>
</operation>

<operation id="272" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="3" op_0_bw="2">
<![CDATA[
_Z15generate_pointsP5Point6ap_intILi166EES2_.exit:25 %zext_ln86_4 = zext i2 %add_ln86

]]></Node>
<StgValue><ssdm name="zext_ln86_4"/></StgValue>
</operation>

<operation id="273" st_id="50" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_Z15generate_pointsP5Point6ap_intILi166EES2_.exit:26 %add_ln86_1 = add i3 %zext_ln86_4, i3 %zext_ln86_2

]]></Node>
<StgValue><ssdm name="add_ln86_1"/></StgValue>
</operation>

<operation id="274" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="5" op_0_bw="3">
<![CDATA[
_Z15generate_pointsP5Point6ap_intILi166EES2_.exit:27 %zext_ln86_5 = zext i3 %add_ln86_1

]]></Node>
<StgValue><ssdm name="zext_ln86_5"/></StgValue>
</operation>

<operation id="275" st_id="50" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_Z15generate_pointsP5Point6ap_intILi166EES2_.exit:28 %add_ln86_2 = add i5 %zext_ln86_5, i5 %zext_ln86_3

]]></Node>
<StgValue><ssdm name="add_ln86_2"/></StgValue>
</operation>

<operation id="276" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="6" op_0_bw="5">
<![CDATA[
_Z15generate_pointsP5Point6ap_intILi166EES2_.exit:29 %zext_ln819 = zext i5 %add_ln86_2

]]></Node>
<StgValue><ssdm name="zext_ln819"/></StgValue>
</operation>

<operation id="277" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="4">
<![CDATA[
_Z15generate_pointsP5Point6ap_intILi166EES2_.exit:32 %shl_ln86_1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 %tmp_16, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln86_1"/></StgValue>
</operation>

<operation id="278" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="6" op_0_bw="5">
<![CDATA[
_Z15generate_pointsP5Point6ap_intILi166EES2_.exit:33 %zext_ln86_6 = zext i5 %shl_ln86_1

]]></Node>
<StgValue><ssdm name="zext_ln86_6"/></StgValue>
</operation>

<operation id="279" st_id="50" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_Z15generate_pointsP5Point6ap_intILi166EES2_.exit:34 %Q = sub i6 %zext_ln819, i6 %zext_ln86_6

]]></Node>
<StgValue><ssdm name="Q"/></StgValue>
</operation>

<operation id="280" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
_Z15generate_pointsP5Point6ap_intILi166EES2_.exit:35 %icmp_ln87 = icmp_eq  i5 %add_ln86_2, i5 %shl_ln86_1

]]></Node>
<StgValue><ssdm name="icmp_ln87"/></StgValue>
</operation>

<operation id="281" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_Z15generate_pointsP5Point6ap_intILi166EES2_.exit:36 %br_ln87 = br i1 %icmp_ln87, void %.preheader.preheader, void %_Z14m_n_parameters6ap_intILi6EERiS1_.exit

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="282" st_id="50" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:0 %call_ln86 = call void @Radix2wECC_Pipeline_VITIS_LOOP_92_1, i6 %Q, i32 %n_loc, i32 %Q_1_loc

]]></Node>
<StgValue><ssdm name="call_ln86"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="283" st_id="51" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:0 %call_ln86 = call void @Radix2wECC_Pipeline_VITIS_LOOP_92_1, i6 %Q, i32 %n_loc, i32 %Q_1_loc

]]></Node>
<StgValue><ssdm name="call_ln86"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="284" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader.preheader:1 %n_loc_load = load i32 %n_loc

]]></Node>
<StgValue><ssdm name="n_loc_load"/></StgValue>
</operation>

<operation id="285" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader.preheader:2 %Q_1_loc_load = load i32 %Q_1_loc

]]></Node>
<StgValue><ssdm name="Q_1_loc_load"/></StgValue>
</operation>

<operation id="286" st_id="52" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:3 %neg = sub i32 0, i32 %Q_1_loc_load

]]></Node>
<StgValue><ssdm name="neg"/></StgValue>
</operation>

<operation id="287" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:4 %abscond = icmp_sgt  i32 %Q_1_loc_load, i32 0

]]></Node>
<StgValue><ssdm name="abscond"/></StgValue>
</operation>

<operation id="288" st_id="52" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:5 %m = select i1 %abscond, i32 %Q_1_loc_load, i32 %neg

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="289" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:6 %br_ln97 = br void %_Z14m_n_parameters6ap_intILi6EERiS1_.exit

]]></Node>
<StgValue><ssdm name="br_ln97"/></StgValue>
</operation>

<operation id="290" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="166" op_0_bw="166" op_1_bw="0">
<![CDATA[
_Z14m_n_parameters6ap_intILi6EERiS1_.exit:2 %R_x_V_1_load_1 = load i166 %R_x_V_1

]]></Node>
<StgValue><ssdm name="R_x_V_1_load_1"/></StgValue>
</operation>

<operation id="291" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="166" op_1_bw="166">
<![CDATA[
_Z14m_n_parameters6ap_intILi6EERiS1_.exit:4 %icmp_ln1064_1 = icmp_eq  i166 %R_x_V_1_load_1, i166 0

]]></Node>
<StgValue><ssdm name="icmp_ln1064_1"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="292" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_Z14m_n_parameters6ap_intILi6EERiS1_.exit:0 %m_1 = phi i32 %m, void %.preheader.preheader, i32 0, void %_Z15generate_pointsP5Point6ap_intILi166EES2_.exit

]]></Node>
<StgValue><ssdm name="m_1"/></StgValue>
</operation>

<operation id="293" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_Z14m_n_parameters6ap_intILi6EERiS1_.exit:1 %n = phi i32 %n_loc_load, void %.preheader.preheader, i32 0, void %_Z15generate_pointsP5Point6ap_intILi166EES2_.exit

]]></Node>
<StgValue><ssdm name="n"/></StgValue>
</operation>

<operation id="294" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="4" op_0_bw="32">
<![CDATA[
_Z14m_n_parameters6ap_intILi6EERiS1_.exit:3 %trunc_ln52 = trunc i32 %m_1

]]></Node>
<StgValue><ssdm name="trunc_ln52"/></StgValue>
</operation>

<operation id="295" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_Z14m_n_parameters6ap_intILi6EERiS1_.exit:5 %br_ln91 = br i1 %icmp_ln1064_1, void %codeRepl17, void %_Z12point_doubleR6ap_intILi166EES1_.266.274.282.293.309.322.exit

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="296" st_id="53" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1064_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="166" op_0_bw="166" op_1_bw="166">
<![CDATA[
codeRepl17:1 %lambda_V_7 = call i166 @bf_inv, i166 %R_x_V_1_load_1

]]></Node>
<StgValue><ssdm name="lambda_V_7"/></StgValue>
</operation>

<operation id="297" st_id="53" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1064_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="166" op_0_bw="166" op_1_bw="166">
<![CDATA[
codeRepl17:5 %R_y_V_1 = call i166 @bf_mult.2, i166 %R_x_V_1_load_1

]]></Node>
<StgValue><ssdm name="R_y_V_1"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="298" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="163" op_0_bw="163" op_1_bw="0">
<![CDATA[
codeRepl17:0 %R_y_V_4_1_load_1 = load i163 %R_y_V_4_1

]]></Node>
<StgValue><ssdm name="R_y_V_4_1_load_1"/></StgValue>
</operation>

<operation id="299" st_id="54" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="166" op_0_bw="166" op_1_bw="166">
<![CDATA[
codeRepl17:1 %lambda_V_7 = call i166 @bf_inv, i166 %R_x_V_1_load_1

]]></Node>
<StgValue><ssdm name="lambda_V_7"/></StgValue>
</operation>

<operation id="300" st_id="54" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="166" op_0_bw="166" op_1_bw="166" op_2_bw="163">
<![CDATA[
codeRepl17:2 %lambda_V_8 = call i166 @bf_mult.1, i166 %lambda_V_7, i163 %R_y_V_4_1_load_1

]]></Node>
<StgValue><ssdm name="lambda_V_8"/></StgValue>
</operation>

<operation id="301" st_id="54" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="166" op_0_bw="166" op_1_bw="166">
<![CDATA[
codeRepl17:5 %R_y_V_1 = call i166 @bf_mult.2, i166 %R_x_V_1_load_1

]]></Node>
<StgValue><ssdm name="R_y_V_1"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="302" st_id="55" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="166" op_0_bw="166" op_1_bw="166" op_2_bw="163">
<![CDATA[
codeRepl17:2 %lambda_V_8 = call i166 @bf_mult.1, i166 %lambda_V_7, i163 %R_y_V_4_1_load_1

]]></Node>
<StgValue><ssdm name="lambda_V_8"/></StgValue>
</operation>

<operation id="303" st_id="55" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0" op_1_bw="166" op_2_bw="166" op_3_bw="166">
<![CDATA[
codeRepl17:3 %call_ln97 = call void @Radix2wECC_Pipeline_VITIS_LOOP_33_113, i166 %lambda_V_8, i166 %R_x_V_1_load_1, i166 %p_Val2_29_loc

]]></Node>
<StgValue><ssdm name="call_ln97"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="304" st_id="56" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0" op_1_bw="166" op_2_bw="166" op_3_bw="166">
<![CDATA[
codeRepl17:3 %call_ln97 = call void @Radix2wECC_Pipeline_VITIS_LOOP_33_113, i166 %lambda_V_8, i166 %R_x_V_1_load_1, i166 %p_Val2_29_loc

]]></Node>
<StgValue><ssdm name="call_ln97"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="305" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="166" op_0_bw="166" op_1_bw="0">
<![CDATA[
codeRepl17:4 %p_Val2_29_loc_load = load i166 %p_Val2_29_loc

]]></Node>
<StgValue><ssdm name="p_Val2_29_loc_load"/></StgValue>
</operation>

<operation id="306" st_id="57" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="166" op_0_bw="166" op_1_bw="166">
<![CDATA[
codeRepl17:6 %R_x_V = call i166 @bf_mult.2, i166 %p_Val2_29_loc_load

]]></Node>
<StgValue><ssdm name="R_x_V"/></StgValue>
</operation>

<operation id="307" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="166" op_0_bw="166" op_1_bw="166">
<![CDATA[
codeRepl17:7 %lambda_V_9 = xor i166 %p_Val2_29_loc_load, i166 1

]]></Node>
<StgValue><ssdm name="lambda_V_9"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="308" st_id="58" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="166" op_0_bw="166" op_1_bw="166">
<![CDATA[
codeRepl17:6 %R_x_V = call i166 @bf_mult.2, i166 %p_Val2_29_loc_load

]]></Node>
<StgValue><ssdm name="R_x_V"/></StgValue>
</operation>

<operation id="309" st_id="58" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0" op_1_bw="166" op_2_bw="166" op_3_bw="166">
<![CDATA[
codeRepl17:8 %call_ln101 = call void @Radix2wECC_Pipeline_VITIS_LOOP_33_114, i166 %R_x_V, i166 %lambda_V_9, i166 %p_Val2_31_loc

]]></Node>
<StgValue><ssdm name="call_ln101"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="310" st_id="59" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0" op_1_bw="166" op_2_bw="166" op_3_bw="166">
<![CDATA[
codeRepl17:8 %call_ln101 = call void @Radix2wECC_Pipeline_VITIS_LOOP_33_114, i166 %R_x_V, i166 %lambda_V_9, i166 %p_Val2_31_loc

]]></Node>
<StgValue><ssdm name="call_ln101"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="311" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="166" op_0_bw="166" op_1_bw="0">
<![CDATA[
codeRepl17:9 %p_Val2_31_loc_load = load i166 %p_Val2_31_loc

]]></Node>
<StgValue><ssdm name="p_Val2_31_loc_load"/></StgValue>
</operation>

<operation id="312" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="163" op_0_bw="166">
<![CDATA[
codeRepl17:10 %empty_134 = trunc i166 %p_Val2_31_loc_load

]]></Node>
<StgValue><ssdm name="empty_134"/></StgValue>
</operation>

<operation id="313" st_id="60" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="166" op_0_bw="166" op_1_bw="166" op_2_bw="163">
<![CDATA[
codeRepl17:11 %lambda_V_10 = call i166 @bf_mult.1, i166 %lambda_V_9, i163 %empty_134

]]></Node>
<StgValue><ssdm name="lambda_V_10"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="314" st_id="61" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="166" op_0_bw="166" op_1_bw="166" op_2_bw="163">
<![CDATA[
codeRepl17:11 %lambda_V_10 = call i166 @bf_mult.1, i166 %lambda_V_9, i163 %empty_134

]]></Node>
<StgValue><ssdm name="lambda_V_10"/></StgValue>
</operation>

<operation id="315" st_id="61" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0" op_1_bw="166" op_2_bw="166" op_3_bw="166">
<![CDATA[
codeRepl17:12 %call_ln100 = call void @Radix2wECC_Pipeline_VITIS_LOOP_33_115, i166 %R_y_V_1, i166 %lambda_V_10, i166 %R_y_V_5_loc

]]></Node>
<StgValue><ssdm name="call_ln100"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="316" st_id="62" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0" op_1_bw="166" op_2_bw="166" op_3_bw="166">
<![CDATA[
codeRepl17:12 %call_ln100 = call void @Radix2wECC_Pipeline_VITIS_LOOP_33_115, i166 %R_y_V_1, i166 %lambda_V_10, i166 %R_y_V_5_loc

]]></Node>
<StgValue><ssdm name="call_ln100"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="317" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1064_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="166" op_0_bw="166" op_1_bw="0">
<![CDATA[
codeRepl17:13 %R_y_V_5_loc_load = load i166 %R_y_V_5_loc

]]></Node>
<StgValue><ssdm name="R_y_V_5_loc_load"/></StgValue>
</operation>

<operation id="318" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1064_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0">
<![CDATA[
codeRepl17:14 %br_ln0 = br void %_Z12point_doubleR6ap_intILi166EES1_.266.274.282.293.309.322.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="319" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="166" op_0_bw="166" op_1_bw="0" op_2_bw="166" op_3_bw="0">
<![CDATA[
_Z12point_doubleR6ap_intILi166EES1_.266.274.282.293.309.322.exit:0 %R_x_V_2 = phi i166 %p_Val2_31_loc_load, void %codeRepl17, i166 0, void %_Z14m_n_parameters6ap_intILi6EERiS1_.exit

]]></Node>
<StgValue><ssdm name="R_x_V_2"/></StgValue>
</operation>

<operation id="320" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="166" op_0_bw="166" op_1_bw="0" op_2_bw="166" op_3_bw="0">
<![CDATA[
_Z12point_doubleR6ap_intILi166EES1_.266.274.282.293.309.322.exit:1 %R_y_V = phi i166 %R_y_V_5_loc_load, void %codeRepl17, i166 0, void %_Z14m_n_parameters6ap_intILi6EERiS1_.exit

]]></Node>
<StgValue><ssdm name="R_y_V"/></StgValue>
</operation>

<operation id="321" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z12point_doubleR6ap_intILi166EES1_.266.274.282.293.309.322.exit:2 %icmp_ln63_1 = icmp_ne  i32 %m_1, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_1"/></StgValue>
</operation>

<operation id="322" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z12point_doubleR6ap_intILi166EES1_.266.274.282.293.309.322.exit:3 %icmp_ln63 = icmp_eq  i32 %sext_ln54, i32 %n

]]></Node>
<StgValue><ssdm name="icmp_ln63"/></StgValue>
</operation>

<operation id="323" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z12point_doubleR6ap_intILi166EES1_.266.274.282.293.309.322.exit:4 %and_ln63 = and i1 %icmp_ln63_1, i1 %icmp_ln63

]]></Node>
<StgValue><ssdm name="and_ln63"/></StgValue>
</operation>

<operation id="324" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_Z12point_doubleR6ap_intILi166EES1_.266.274.282.293.309.322.exit:5 %br_ln62 = br i1 %and_ln63, void %_Z12point_doubleR6ap_intILi166EES1_.266.274.282.293.309.322.exit._crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln62"/></StgValue>
</operation>

<operation id="325" st_id="63" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %add_ln66 = add i32 %m_1, i32 4294967295

]]></Node>
<StgValue><ssdm name="add_ln66"/></StgValue>
</operation>

<operation id="326" st_id="63" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1 %add_ln66_1 = add i4 %trunc_ln52, i4 15

]]></Node>
<StgValue><ssdm name="add_ln66_1"/></StgValue>
</operation>

<operation id="327" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:2 %tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln66, i32 31

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="328" st_id="63" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3 %sub_ln66 = sub i4 1, i4 %trunc_ln52

]]></Node>
<StgValue><ssdm name="sub_ln66"/></StgValue>
</operation>

<operation id="329" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="3" op_0_bw="3" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4 %trunc_ln66_2 = partselect i3 @_ssdm_op_PartSelect.i3.i4.i32.i32, i4 %sub_ln66, i32 1, i32 3

]]></Node>
<StgValue><ssdm name="trunc_ln66_2"/></StgValue>
</operation>

<operation id="330" st_id="63" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:5 %sub_ln66_1 = sub i3 0, i3 %trunc_ln66_2

]]></Node>
<StgValue><ssdm name="sub_ln66_1"/></StgValue>
</operation>

<operation id="331" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="3" op_0_bw="3" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6 %trunc_ln66_3 = partselect i3 @_ssdm_op_PartSelect.i3.i4.i32.i32, i4 %add_ln66_1, i32 1, i32 3

]]></Node>
<StgValue><ssdm name="trunc_ln66_3"/></StgValue>
</operation>

<operation id="332" st_id="63" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
:7 %select_ln66 = select i1 %tmp_17, i3 %sub_ln66_1, i3 %trunc_ln66_3

]]></Node>
<StgValue><ssdm name="select_ln66"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="333" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="64" op_0_bw="3">
<![CDATA[
:8 %zext_ln66 = zext i3 %select_ln66

]]></Node>
<StgValue><ssdm name="zext_ln66"/></StgValue>
</operation>

<operation id="334" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="3" op_0_bw="166" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9 %x_V = getelementptr i166 %values_x_V, i64 0, i64 %zext_ln66

]]></Node>
<StgValue><ssdm name="x_V"/></StgValue>
</operation>

<operation id="335" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="3" op_0_bw="166" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10 %y_V = getelementptr i166 %values_y_V, i64 0, i64 %zext_ln66

]]></Node>
<StgValue><ssdm name="y_V"/></StgValue>
</operation>

<operation id="336" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:11 %br_ln64 = br i1 %p_Result_s, void, void %codeRepl20

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="337" st_id="64" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="166" op_0_bw="3">
<![CDATA[
:0 %x_V_load_1 = load i3 %x_V

]]></Node>
<StgValue><ssdm name="x_V_load_1"/></StgValue>
</operation>

<operation id="338" st_id="64" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="166" op_0_bw="3">
<![CDATA[
:1 %y_V_load_1 = load i3 %y_V

]]></Node>
<StgValue><ssdm name="y_V_load_1"/></StgValue>
</operation>

<operation id="339" st_id="64" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="166" op_0_bw="3">
<![CDATA[
codeRepl20:1 %y_V_load = load i3 %y_V

]]></Node>
<StgValue><ssdm name="y_V_load"/></StgValue>
</operation>

<operation id="340" st_id="64" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="166" op_0_bw="3">
<![CDATA[
codeRepl20:2 %x_V_load = load i3 %x_V

]]></Node>
<StgValue><ssdm name="x_V_load"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="341" st_id="65" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="166" op_0_bw="3">
<![CDATA[
:0 %x_V_load_1 = load i3 %x_V

]]></Node>
<StgValue><ssdm name="x_V_load_1"/></StgValue>
</operation>

<operation id="342" st_id="65" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="166" op_0_bw="3">
<![CDATA[
:1 %y_V_load_1 = load i3 %y_V

]]></Node>
<StgValue><ssdm name="y_V_load_1"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="343" st_id="66" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="332" op_0_bw="332" op_1_bw="166" op_2_bw="166" op_3_bw="166" op_4_bw="166">
<![CDATA[
:2 %call_ret = call i332 @point_add, i166 %R_x_V_2, i166 %R_y_V, i166 %x_V_load_1, i166 %y_V_load_1

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="344" st_id="67" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="332" op_0_bw="332" op_1_bw="166" op_2_bw="166" op_3_bw="166" op_4_bw="166">
<![CDATA[
:2 %call_ret = call i332 @point_add, i166 %R_x_V_2, i166 %R_y_V, i166 %x_V_load_1, i166 %y_V_load_1

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="345" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="166" op_0_bw="332">
<![CDATA[
:3 %R_x_V_3 = extractvalue i332 %call_ret

]]></Node>
<StgValue><ssdm name="R_x_V_3"/></StgValue>
</operation>

<operation id="346" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="166" op_0_bw="332">
<![CDATA[
:4 %R_y_V_3 = extractvalue i332 %call_ret

]]></Node>
<StgValue><ssdm name="R_y_V_3"/></StgValue>
</operation>

<operation id="347" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="0">
<![CDATA[
:5 %br_ln0 = br void %_Z12point_doubleR6ap_intILi166EES1_.266.274.282.293.309.322.exit._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="348" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="166" op_0_bw="166">
<![CDATA[
codeRepl20:0 %y_tmp_V_1_load = load i166 %y_tmp_V_1

]]></Node>
<StgValue><ssdm name="y_tmp_V_1_load"/></StgValue>
</operation>

<operation id="349" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="166" op_0_bw="3">
<![CDATA[
codeRepl20:1 %y_V_load = load i3 %y_V

]]></Node>
<StgValue><ssdm name="y_V_load"/></StgValue>
</operation>

<operation id="350" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="166" op_0_bw="3">
<![CDATA[
codeRepl20:2 %x_V_load = load i3 %x_V

]]></Node>
<StgValue><ssdm name="x_V_load"/></StgValue>
</operation>

<operation id="351" st_id="68" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="0" op_1_bw="166" op_2_bw="166" op_3_bw="166" op_4_bw="166">
<![CDATA[
codeRepl20:3 %call_ln66 = call void @Radix2wECC_Pipeline_VITIS_LOOP_33_116, i166 %y_tmp_V_1_load, i166 %x_V_load, i166 %y_V_load, i166 %p_Val2_37_loc

]]></Node>
<StgValue><ssdm name="call_ln66"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="352" st_id="69" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="0" op_1_bw="166" op_2_bw="166" op_3_bw="166" op_4_bw="166">
<![CDATA[
codeRepl20:3 %call_ln66 = call void @Radix2wECC_Pipeline_VITIS_LOOP_33_116, i166 %y_tmp_V_1_load, i166 %x_V_load, i166 %y_V_load, i166 %p_Val2_37_loc

]]></Node>
<StgValue><ssdm name="call_ln66"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="353" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="166" op_0_bw="166" op_1_bw="0">
<![CDATA[
codeRepl20:4 %p_Val2_37_loc_load = load i166 %p_Val2_37_loc

]]></Node>
<StgValue><ssdm name="p_Val2_37_loc_load"/></StgValue>
</operation>

<operation id="354" st_id="70" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="332" op_0_bw="332" op_1_bw="166" op_2_bw="166" op_3_bw="166" op_4_bw="166">
<![CDATA[
codeRepl20:5 %call_ret2 = call i332 @point_add, i166 %R_x_V_2, i166 %R_y_V, i166 %x_V_load, i166 %p_Val2_37_loc_load

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>

<operation id="355" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="166" op_1_bw="166" op_2_bw="0">
<![CDATA[
codeRepl20:8 %store_ln68 = store i166 %p_Val2_37_loc_load, i166 %y_tmp_V_1

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="356" st_id="71" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln63" val="1"/>
<literal name="p_Result_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="332" op_0_bw="332" op_1_bw="166" op_2_bw="166" op_3_bw="166" op_4_bw="166">
<![CDATA[
codeRepl20:5 %call_ret2 = call i332 @point_add, i166 %R_x_V_2, i166 %R_y_V, i166 %x_V_load, i166 %p_Val2_37_loc_load

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>

<operation id="357" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln63" val="1"/>
<literal name="p_Result_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="166" op_0_bw="332">
<![CDATA[
codeRepl20:6 %R_x_V_4 = extractvalue i332 %call_ret2

]]></Node>
<StgValue><ssdm name="R_x_V_4"/></StgValue>
</operation>

<operation id="358" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln63" val="1"/>
<literal name="p_Result_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="166" op_0_bw="332">
<![CDATA[
codeRepl20:7 %R_y_V_2 = extractvalue i332 %call_ret2

]]></Node>
<StgValue><ssdm name="R_y_V_2"/></StgValue>
</operation>

<operation id="359" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln63" val="1"/>
<literal name="p_Result_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="0">
<![CDATA[
codeRepl20:9 %br_ln68 = br void %_Z12point_doubleR6ap_intILi166EES1_.266.274.282.293.309.322.exit._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="360" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="166" op_0_bw="166" op_1_bw="0" op_2_bw="166" op_3_bw="0" op_4_bw="166" op_5_bw="0">
<![CDATA[
_Z12point_doubleR6ap_intILi166EES1_.266.274.282.293.309.322.exit._crit_edge:0 %R_y_V_4_4_in = phi i166 %R_y_V_2, void %codeRepl20, i166 %R_y_V_3, void, i166 %R_y_V, void %_Z12point_doubleR6ap_intILi166EES1_.266.274.282.293.309.322.exit

]]></Node>
<StgValue><ssdm name="R_y_V_4_4_in"/></StgValue>
</operation>

<operation id="361" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="166" op_0_bw="166" op_1_bw="0" op_2_bw="166" op_3_bw="0" op_4_bw="166" op_5_bw="0">
<![CDATA[
_Z12point_doubleR6ap_intILi166EES1_.266.274.282.293.309.322.exit._crit_edge:1 %R_x_V_5 = phi i166 %R_x_V_4, void %codeRepl20, i166 %R_x_V_3, void, i166 %R_x_V_2, void %_Z12point_doubleR6ap_intILi166EES1_.266.274.282.293.309.322.exit

]]></Node>
<StgValue><ssdm name="R_x_V_5"/></StgValue>
</operation>

<operation id="362" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="163" op_0_bw="166">
<![CDATA[
_Z12point_doubleR6ap_intILi166EES1_.266.274.282.293.309.322.exit._crit_edge:2 %trunc_ln92 = trunc i166 %R_y_V_4_4_in

]]></Node>
<StgValue><ssdm name="trunc_ln92"/></StgValue>
</operation>

<operation id="363" st_id="71" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_Z12point_doubleR6ap_intILi166EES1_.266.274.282.293.309.322.exit._crit_edge:3 %k_2 = add i4 %select_ln53, i4 15

]]></Node>
<StgValue><ssdm name="k_2"/></StgValue>
</operation>

<operation id="364" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
_Z12point_doubleR6ap_intILi166EES1_.266.274.282.293.309.322.exit._crit_edge:4 %store_ln53 = store i8 %add_ln53, i8 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln53"/></StgValue>
</operation>

<operation id="365" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
_Z12point_doubleR6ap_intILi166EES1_.266.274.282.293.309.322.exit._crit_edge:5 %store_ln53 = store i7 %select_ln53_1, i7 %i_24

]]></Node>
<StgValue><ssdm name="store_ln53"/></StgValue>
</operation>

<operation id="366" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="163" op_1_bw="163" op_2_bw="0" op_3_bw="0">
<![CDATA[
_Z12point_doubleR6ap_intILi166EES1_.266.274.282.293.309.322.exit._crit_edge:6 %store_ln92 = store i163 %trunc_ln92, i163 %R_y_V_4_1

]]></Node>
<StgValue><ssdm name="store_ln92"/></StgValue>
</operation>

<operation id="367" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="166" op_1_bw="166" op_2_bw="0" op_3_bw="0">
<![CDATA[
_Z12point_doubleR6ap_intILi166EES1_.266.274.282.293.309.322.exit._crit_edge:7 %store_ln67 = store i166 %R_x_V_5, i166 %R_x_V_1

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="368" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
_Z12point_doubleR6ap_intILi166EES1_.266.274.282.293.309.322.exit._crit_edge:8 %store_ln54 = store i4 %k_2, i4 %k_1

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="369" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="0">
<![CDATA[
_Z12point_doubleR6ap_intILi166EES1_.266.274.282.293.309.322.exit._crit_edge:9 %br_ln0 = br void %_Z15generate_pointsP5Point6ap_intILi166EES2_.exit.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="370" st_id="72" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="0" op_1_bw="192" op_2_bw="32" op_3_bw="192" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
codeRepl21:5 %call_ln414 = call void @Radix2wECC_Pipeline_VITIS_LOOP_77_7, i192 %p_Result_42, i32 %buff2, i192 %p_Result_43, i32 %buff3

]]></Node>
<StgValue><ssdm name="call_ln414"/></StgValue>
</operation>

<operation id="371" st_id="72" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
codeRepl21:6 %empty_137 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr_1, i32 6

]]></Node>
<StgValue><ssdm name="empty_137"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="372" st_id="73" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="62" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
codeRepl21:7 %call_ln28 = call void @Radix2wECC_Pipeline_17, i32 %gmem, i62 %trunc_ln5, i32 %buff2

]]></Node>
<StgValue><ssdm name="call_ln28"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="373" st_id="74" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="62" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
codeRepl21:7 %call_ln28 = call void @Radix2wECC_Pipeline_17, i32 %gmem, i62 %trunc_ln5, i32 %buff2

]]></Node>
<StgValue><ssdm name="call_ln28"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="374" st_id="75" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
codeRepl21:8 %empty_138 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1

]]></Node>
<StgValue><ssdm name="empty_138"/></StgValue>
</operation>

<operation id="375" st_id="75" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
codeRepl21:9 %empty_139 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr_2, i32 6

]]></Node>
<StgValue><ssdm name="empty_139"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="376" st_id="76" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
codeRepl21:8 %empty_138 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1

]]></Node>
<StgValue><ssdm name="empty_138"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="377" st_id="77" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
codeRepl21:8 %empty_138 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1

]]></Node>
<StgValue><ssdm name="empty_138"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="378" st_id="78" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
codeRepl21:8 %empty_138 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1

]]></Node>
<StgValue><ssdm name="empty_138"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="379" st_id="79" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
codeRepl21:8 %empty_138 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1

]]></Node>
<StgValue><ssdm name="empty_138"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="380" st_id="80" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="62" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
codeRepl21:10 %call_ln29 = call void @Radix2wECC_Pipeline_18, i32 %gmem, i62 %trunc_ln6, i32 %buff3

]]></Node>
<StgValue><ssdm name="call_ln29"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="381" st_id="81" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="62" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
codeRepl21:10 %call_ln29 = call void @Radix2wECC_Pipeline_18, i32 %gmem, i62 %trunc_ln6, i32 %buff3

]]></Node>
<StgValue><ssdm name="call_ln29"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="382" st_id="82" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
codeRepl21:11 %empty_140 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2

]]></Node>
<StgValue><ssdm name="empty_140"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="383" st_id="83" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
codeRepl21:11 %empty_140 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2

]]></Node>
<StgValue><ssdm name="empty_140"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="384" st_id="84" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
codeRepl21:11 %empty_140 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2

]]></Node>
<StgValue><ssdm name="empty_140"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="385" st_id="85" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
codeRepl21:11 %empty_140 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2

]]></Node>
<StgValue><ssdm name="empty_140"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="386" st_id="86" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
codeRepl21:11 %empty_140 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2

]]></Node>
<StgValue><ssdm name="empty_140"/></StgValue>
</operation>

<operation id="387" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="0">
<![CDATA[
codeRepl21:12 %ret_ln83 = ret

]]></Node>
<StgValue><ssdm name="ret_ln83"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
