module top_module();
	reg clk = 0;
    reg in, out;
    reg [2:0] s;
    
    always begin
        #5 clk = ~clk;
    end
    q7 u0 ( clk, in, s, out);
    initial begin
        in <= 0;
        s <= 2;
        #10 s <= 6;
        #10 s <= 2;
        in = 1;
        #10 s<=7;
        in = 0;
        #10 s <=0;
        in = 1;
        #30 in = 0;
    end
    
endmodule
