

================================================================
== Synthesis Summary Report of 'gaussian'
================================================================
+ General Information: 
    * Date:           Thu Mar 30 01:34:02 2023
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        gaussian
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xck24-ubva530-2LV-c
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+---------+-----------+-----------+-----+
    |                        Modules                       | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |      |         |           |           |     |
    |                        & Loops                       | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM |   DSP   |     FF    |    LUT    | URAM|
    +------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+---------+-----------+-----------+-----+
    |+ gaussian                                            |     -|  0.23|    11085|  5.542e+04|         -|    11086|     -|        no|     -|  3 (~0%)|  251 (~0%)|  549 (~0%)|    -|
    | o VITIS_LOOP_5_1                                     |     -|  3.65|    11084|  5.542e+04|       652|        -|    17|        no|     -|        -|          -|          -|    -|
    |  + gaussian_Pipeline_VITIS_LOOP_8_2_VITIS_LOOP_12_3  |     -|  0.23|      649|  3.245e+03|         -|      649|     -|        no|     -|  3 (~0%)|  173 (~0%)|  412 (~0%)|    -|
    |   o VITIS_LOOP_8_2_VITIS_LOOP_12_3                   |    II|  3.65|      647|  3.235e+03|         4|        2|   323|       yes|     -|        -|          -|          -|    -|
    +------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+---------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+------------+----------+
| Interface  | Bitwidth |
+------------+----------+
| A_address0 | 9        |
| A_address1 | 9        |
| A_d0       | 32       |
| A_q0       | 32       |
| A_q1       | 32       |
| c_address0 | 5        |
| c_q0       | 32       |
+------------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| c        | in        | int*     |
| A        | inout     | int*     |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+--------------+---------+----------+
| Argument | HW Interface | HW Type | HW Usage |
+----------+--------------+---------+----------+
| c        | c_address0   | port    | offset   |
| c        | c_ce0        | port    |          |
| c        | c_q0         | port    |          |
| A        | A_address0   | port    | offset   |
| A        | A_ce0        | port    |          |
| A        | A_we0        | port    |          |
| A        | A_d0         | port    |          |
| A        | A_q0         | port    |          |
| A        | A_address1   | port    | offset   |
| A        | A_ce1        | port    |          |
| A        | A_q1         | port    |          |
+----------+--------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+-----------------------------------------------------+-----+--------+------------+-----+--------+---------+
| Name                                                | DSP | Pragma | Variable   | Op  | Impl   | Latency |
+-----------------------------------------------------+-----+--------+------------+-----+--------+---------+
| + gaussian                                          | 3   |        |            |     |        |         |
|   add_ln16_fu_186_p2                                | -   |        | add_ln16   | add | fabric | 0       |
|   mul_5ns_6ns_9_1_1_U8                              | -   |        | mul_ln8    | mul | auto   | 0       |
|   add_ln8_fu_135_p2                                 | -   |        | add_ln8    | add | fabric | 0       |
|   add_ln8_1_fu_141_p2                               | -   |        | add_ln8_1  | add | fabric | 0       |
|   add_ln8_2_fu_147_p2                               | -   |        | add_ln8_2  | add | fabric | 0       |
|  + gaussian_Pipeline_VITIS_LOOP_8_2_VITIS_LOOP_12_3 | 3   |        |            |     |        |         |
|    add_ln8_fu_157_p2                                | -   |        | add_ln8    | add | fabric | 0       |
|    add_ln8_1_fu_169_p2                              | -   |        | add_ln8_1  | add | fabric | 0       |
|    add_ln16_3_fu_237_p2                             | -   |        | add_ln16_3 | add | fabric | 0       |
|    mul_32s_32s_32_1_1_U1                            | 3   |        | mul_ln16   | mul | auto   | 0       |
|    A_d0                                             | -   |        | sub_ln16   | sub | fabric | 0       |
|    add_ln12_fu_261_p2                               | -   |        | add_ln12   | add | fabric | 0       |
+-----------------------------------------------------+-----+--------+------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
  No pragmas found

