\hypertarget{structLPC__PMU__T}{}\section{L\+P\+C\+\_\+\+P\+M\+U\+\_\+T Struct Reference}
\label{structLPC__PMU__T}\index{L\+P\+C\+\_\+\+P\+M\+U\+\_\+T@{L\+P\+C\+\_\+\+P\+M\+U\+\_\+T}}


L\+P\+C17xx\+\_\+40xx Power Management Unit register block structure.  




{\ttfamily \#include $<$pmu\+\_\+17xx\+\_\+40xx.\+h$>$}



Collaboration diagram for L\+P\+C\+\_\+\+P\+M\+U\+\_\+T\+:
% FIG 0
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structLPC__PMU__T_a9b889ba60e56c881274ac9eaebecaf66}{P\+C\+ON}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
L\+P\+C17xx\+\_\+40xx Power Management Unit register block structure. 

Definition at line 47 of file pmu\+\_\+17xx\+\_\+40xx.\+h.



\subsection{Member Data Documentation}
\index{L\+P\+C\+\_\+\+P\+M\+U\+\_\+T@{L\+P\+C\+\_\+\+P\+M\+U\+\_\+T}!P\+C\+ON@{P\+C\+ON}}
\index{P\+C\+ON@{P\+C\+ON}!L\+P\+C\+\_\+\+P\+M\+U\+\_\+T@{L\+P\+C\+\_\+\+P\+M\+U\+\_\+T}}
\subsubsection[{\texorpdfstring{P\+C\+ON}{PCON}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+P\+M\+U\+\_\+\+T\+::\+P\+C\+ON}\hypertarget{structLPC__PMU__T_a9b889ba60e56c881274ac9eaebecaf66}{}\label{structLPC__PMU__T_a9b889ba60e56c881274ac9eaebecaf66}
Offset\+: 0x000 Power control Register (R/W) 

Definition at line 48 of file pmu\+\_\+17xx\+\_\+40xx.\+h.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
\hyperlink{pmu__17xx__40xx_8h}{pmu\+\_\+17xx\+\_\+40xx.\+h}\end{DoxyCompactItemize}
