# ğŸ§  P2 Cache Simulator

This project is a Python-based simulation of a **cache memory system**, supporting single-level (L1) and multi-level (L1 + L2) inclusive caching. It is designed for educational purposes as part of Penn Stateâ€™s CMPSC 311 coursework.

---

## ğŸ“‚ Project Structure

â”œâ”€â”€ cache.py # Your main implementation file â€“ to be submitted 
â”œâ”€â”€ driver.py # Entry point to run the simulation using configs and trace files 
â”œâ”€â”€ utils.py # Base classes â€“ DO NOT MODIFY 
â”œâ”€â”€ configs/ # Cache configuration files (e.g. simple1.cfg, simple2.cfg) 
â”œâ”€â”€ inputs/ # Memory access trace files (e.g. ex1.txt, ex2.txt) 
â”œâ”€â”€ outputs/ # Sample expected outputs for validation 
â””â”€â”€ README.md # Project overview and instructions

---

## âš™ï¸ Features

- Supports **FIFO**, **LRU**, and **MRU** eviction policies
- Models **write-back** cache behavior
- Simulates **inclusive** cache hierarchy between L1 and L2
- Tracks:
  - Read & write hits and misses
  - Evictions
  - Writebacks

---

## ğŸ§ª How to Run the Simulation

### In Terminal (VS Code):

```bash
python3 driver.py configs/simple2.cfg -t inputs/ex2.txt

L1: read miss at address 0x00000000
L2: read miss at address 0x00000000
Memory: read hit at address 0x00000000
L2: read hit at address 0x00000000
L1: read hit at address 0x00000000
...



##Configuration Example (configs/simple2.cfg)
2
64 8 2 LRU WB L1
128 8 4 FIFO WB L2

Means:

2 cache levels

L1: 64B total, 8B blocks, 2-way, LRU

L2: 128B total, 8B blocks, 4-way, FIFO

Both use write-back policy


Author
Rifaie Wildani Nazori
Penn State University
Spring 2025