# Seven_Segment_Display
Two-digit Seven Segment display designed using Verilog within Xilinx Vivado Design Suite and tested all possible outputs from 00 to 99 using BASYS3 Artix-7 FPGA Board.
