module pwm
(
	input wire clk,
	input wire rst,
	
	output reg [3:0] out
);	

parameter LOW_MAX = 4'd12;
parameter HIGH_MAX = 4'd4;

reg [0:0] is_high = 1'b0;

always@(posedge clk or negedge rst)
	if(1'b0 == rst)
		out <= 4'd0;
	else if(1'b0 == is_high)
	begin
		out <= 