Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Mon Nov  8 23:58:41 2021
| Host         : BasedTower running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_level_control_sets_placed.rpt
| Design       : top_level
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    38 |
|    Minimum number of control sets                        |    38 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    58 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    38 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |    21 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     1 |
| >= 16              |     7 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              79 |           37 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               6 |            2 |
| Yes          | No                    | No                     |              43 |           20 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             326 |          185 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|       Clock Signal      |                                                                                            Enable Signal                                                                                            |                                                       Set/Reset Signal                                                       | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  clk_in_BUFG            |                                                                                                                                                                                                     |                                                                                                                              |                1 |              1 |         1.00 |
|  clk_in_BUFG            | cpu/schedule_IME[3]_i_1_n_0                                                                                                                                                                         |                                                                                                                              |                1 |              4 |         4.00 |
|  clk_in_BUFG            | cpu/decoder/FSM_sequential_cpu_state_reg[1]                                                                                                                                                         | _clk_gen/sw[15]                                                                                                              |                4 |              4 |         1.00 |
|  clk_in_BUFG            | _clk_gen/E[0]                                                                                                                                                                                       |                                                                                                                              |                2 |              5 |         2.50 |
|  clk_in_BUFG            | cpu/decoder/decoded_action[act][4]_i_1_n_0                                                                                                                                                          | _clk_gen/sw[15]                                                                                                              |                2 |              5 |         2.50 |
|  clk_in_BUFG            |                                                                                                                                                                                                     | _clk_gen/clk_divider[5]_i_1_n_0                                                                                              |                2 |              6 |         3.00 |
|  clk_in_BUFG            | cpu/decoder/current_inst[7]_i_2_n_0                                                                                                                                                                 | cpu/decoder/current_inst[7]_i_1_n_0                                                                                          |                2 |              7 |         3.50 |
|  clk_in_BUFG            | cpu/regs[HL][7]_i_1_n_0                                                                                                                                                                             | _clk_gen/sw[15]_0                                                                                                            |                3 |              7 |         2.33 |
|  clk_in_BUFG            | cpu/regs[AF][15]_i_2_n_0                                                                                                                                                                            | _clk_gen/sw[15]_0                                                                                                            |                4 |              8 |         2.00 |
|  clk_in_BUFG            | cpu/regs[PC][7]_i_1_n_0                                                                                                                                                                             | _clk_gen/sw[15]_0                                                                                                            |                4 |              8 |         2.00 |
|  clk_in_BUFG            | cpu/regs[SP][7]_i_1_n_0                                                                                                                                                                             | _clk_gen/sw[15]_0                                                                                                            |                7 |              8 |         1.14 |
|  clk_in_BUFG            | cpu/regs[WZ][15]_i_1_n_0                                                                                                                                                                            | _clk_gen/sw[15]_0                                                                                                            |                3 |              8 |         2.67 |
|  clk_in_BUFG            | cpu/regs[WZ][7]_i_1_n_0                                                                                                                                                                             | _clk_gen/sw[15]_0                                                                                                            |                5 |              8 |         1.60 |
|  clk_in_BUFG            | mmio_interrupts/IE[7]_i_1_n_0                                                                                                                                                                       | _clk_gen/sw[15]                                                                                                              |                4 |              8 |         2.00 |
|  clk_in_BUFG            | cpu/decoder/prev_inst[7]_i_1_n_0                                                                                                                                                                    | _clk_gen/sw[15]                                                                                                              |                5 |              8 |         1.60 |
|  clk_in_BUFG            | cpu/decoder/E[0]                                                                                                                                                                                    |                                                                                                                              |                4 |              8 |         2.00 |
|  clk_in_BUFG            | cpu/decoder/decoded_action_reg[act][2]_1[0]                                                                                                                                                         |                                                                                                                              |                6 |              8 |         1.33 |
|  clk_in_BUFG            | mmio_timer/tma[7]_i_1_n_0                                                                                                                                                                           | _clk_gen/sw[15]                                                                                                              |                4 |              8 |         2.00 |
|  clk_in_BUFG            | cpu/decoder/decoded_action[dst][7]_i_1_n_0                                                                                                                                                          | _clk_gen/sw[15]                                                                                                              |                2 |              8 |         4.00 |
|  clk_in_BUFG            | cpu/decoder/decoded_action[src][7]_i_1_n_0                                                                                                                                                          | _clk_gen/sw[15]                                                                                                              |                3 |              8 |         2.67 |
|  clk_in_BUFG            | cpu/decoder/current_isr[7]_i_1_n_0                                                                                                                                                                  | _clk_gen/sw[15]                                                                                                              |                4 |              8 |         2.00 |
|  _clk_gen/clk_4mhz_BUFG | mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_11 | mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_1_psbram_and_n   |                6 |              8 |         1.33 |
|  _clk_gen/clk_4mhz_BUFG | mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_9  | mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_1_psbram_and_n_3 |                5 |              8 |         1.60 |
|  _clk_gen/clk_4mhz_BUFG | mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_REGCEAREGCE_cooolgate_en_sig_8  | mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_2_psbram_and_n   |                5 |              8 |         1.60 |
|  _clk_gen/clk_4mhz_BUFG | mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_10 | mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_1_psbram_and_n_2 |                6 |              8 |         1.33 |
|  _clk_gen/clk_4mhz_BUFG | mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_13 | mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_2_psbram_and_n_1 |                4 |              8 |         2.00 |
|  _clk_gen/clk_4mhz_BUFG | mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_14 | mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_2_psbram_and_n_2 |                4 |              8 |         2.00 |
|  _clk_gen/clk_4mhz_BUFG | mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_12 | mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_1_psbram_and_n_1 |                5 |              8 |         1.60 |
|  clk_in_BUFG            | cpu/decoder/cycles_left[4]_i_2_n_0                                                                                                                                                                  | _clk_gen/sw[15]                                                                                                              |                7 |              9 |         1.29 |
|  clk_in_BUFG            | cpu/decoder/decoded_action[arg][7]_i_1_n_0                                                                                                                                                          | _clk_gen/sw[15]                                                                                                              |                7 |             12 |         1.71 |
|  clk_in_BUFG            | cpu/decoder/decoded_action_reg[next_pc]_0                                                                                                                                                           | cpu/decoder/decoded_action_reg[act][4]_0                                                                                     |               11 |             15 |         1.36 |
|  clk_in_BUFG            | cpu/regs[BC][7]_i_1_n_0                                                                                                                                                                             | _clk_gen/sw[15]_0                                                                                                            |                7 |             16 |         2.29 |
|  clk_in_BUFG            | cpu/decoder/decoded_action_reg[act][2]_0[0]                                                                                                                                                         | _clk_gen/sw[15]                                                                                                              |               11 |             16 |         1.45 |
|  clk_in_BUFG            | _clk_gen/clk_out_reg_0                                                                                                                                                                              | mmio_timer/sys_counter[31]_i_1_n_0                                                                                           |                5 |             16 |         3.20 |
|  clk_in_BUFG            | _clk_gen/clk_out_reg_0                                                                                                                                                                              |                                                                                                                              |                7 |             18 |         2.57 |
|  clk_in_BUFG            | _clk_gen/clk_out_reg_0                                                                                                                                                                              | _clk_gen/sw[15]                                                                                                              |               14 |             25 |         1.79 |
|  clk_in_BUFG            | _clk_gen/clk_out_reg_1                                                                                                                                                                              | _clk_gen/sw[15]_0                                                                                                            |               32 |             50 |         1.56 |
|  _clk_gen/clk_4mhz_BUFG |                                                                                                                                                                                                     |                                                                                                                              |               36 |             78 |         2.17 |
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


