// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _a0_gradient_weight_x_HH_
#define _a0_gradient_weight_x_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "a0_optical_flow_faddhbi.h"
#include "a0_optical_flow_fmulibs.h"

namespace ap_rtl {

struct a0_gradient_weight_x : public sc_module {
    // Port declarations 28
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_in< sc_logic > start_full_n;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > start_out;
    sc_out< sc_logic > start_write;
    sc_in< sc_lv<32> > y_filtered_x_dout;
    sc_in< sc_logic > y_filtered_x_empty_n;
    sc_out< sc_logic > y_filtered_x_read;
    sc_in< sc_lv<32> > y_filtered_y_dout;
    sc_in< sc_logic > y_filtered_y_empty_n;
    sc_out< sc_logic > y_filtered_y_read;
    sc_in< sc_lv<32> > y_filtered_z_dout;
    sc_in< sc_logic > y_filtered_z_empty_n;
    sc_out< sc_logic > y_filtered_z_read;
    sc_out< sc_lv<32> > filtered_gradient_x_din;
    sc_in< sc_logic > filtered_gradient_x_full_n;
    sc_out< sc_logic > filtered_gradient_x_write;
    sc_out< sc_lv<32> > filtered_gradient_y_din;
    sc_in< sc_logic > filtered_gradient_y_full_n;
    sc_out< sc_logic > filtered_gradient_y_write;
    sc_out< sc_lv<32> > filtered_gradient_z_din;
    sc_in< sc_logic > filtered_gradient_z_full_n;
    sc_out< sc_logic > filtered_gradient_z_write;
    sc_signal< sc_lv<32> > ap_var_for_const0;
    sc_signal< sc_lv<32> > ap_var_for_const1;
    sc_signal< sc_lv<32> > ap_var_for_const2;
    sc_signal< sc_lv<32> > ap_var_for_const3;
    sc_signal< sc_lv<32> > ap_var_for_const4;


    // Module declarations
    a0_gradient_weight_x(sc_module_name name);
    SC_HAS_PROCESS(a0_gradient_weight_x);

    ~a0_gradient_weight_x();

    sc_trace_file* mVcdFile;

    a0_optical_flow_faddhbi<1,4,32,32,32>* optical_flow_faddhbi_U106;
    a0_optical_flow_faddhbi<1,4,32,32,32>* optical_flow_faddhbi_U107;
    a0_optical_flow_faddhbi<1,4,32,32,32>* optical_flow_faddhbi_U108;
    a0_optical_flow_faddhbi<1,4,32,32,32>* optical_flow_faddhbi_U109;
    a0_optical_flow_faddhbi<1,4,32,32,32>* optical_flow_faddhbi_U110;
    a0_optical_flow_faddhbi<1,4,32,32,32>* optical_flow_faddhbi_U111;
    a0_optical_flow_faddhbi<1,4,32,32,32>* optical_flow_faddhbi_U112;
    a0_optical_flow_faddhbi<1,4,32,32,32>* optical_flow_faddhbi_U113;
    a0_optical_flow_faddhbi<1,4,32,32,32>* optical_flow_faddhbi_U114;
    a0_optical_flow_faddhbi<1,4,32,32,32>* optical_flow_faddhbi_U115;
    a0_optical_flow_faddhbi<1,4,32,32,32>* optical_flow_faddhbi_U116;
    a0_optical_flow_faddhbi<1,4,32,32,32>* optical_flow_faddhbi_U117;
    a0_optical_flow_faddhbi<1,4,32,32,32>* optical_flow_faddhbi_U118;
    a0_optical_flow_faddhbi<1,4,32,32,32>* optical_flow_faddhbi_U119;
    a0_optical_flow_faddhbi<1,4,32,32,32>* optical_flow_faddhbi_U120;
    a0_optical_flow_faddhbi<1,4,32,32,32>* optical_flow_faddhbi_U121;
    a0_optical_flow_faddhbi<1,4,32,32,32>* optical_flow_faddhbi_U122;
    a0_optical_flow_faddhbi<1,4,32,32,32>* optical_flow_faddhbi_U123;
    a0_optical_flow_faddhbi<1,4,32,32,32>* optical_flow_faddhbi_U124;
    a0_optical_flow_faddhbi<1,4,32,32,32>* optical_flow_faddhbi_U125;
    a0_optical_flow_faddhbi<1,4,32,32,32>* optical_flow_faddhbi_U126;
    a0_optical_flow_fmulibs<1,3,32,32,32>* optical_flow_fmulibs_U127;
    a0_optical_flow_fmulibs<1,3,32,32,32>* optical_flow_fmulibs_U128;
    a0_optical_flow_fmulibs<1,3,32,32,32>* optical_flow_fmulibs_U129;
    a0_optical_flow_fmulibs<1,3,32,32,32>* optical_flow_fmulibs_U130;
    a0_optical_flow_fmulibs<1,3,32,32,32>* optical_flow_fmulibs_U131;
    a0_optical_flow_fmulibs<1,3,32,32,32>* optical_flow_fmulibs_U132;
    a0_optical_flow_fmulibs<1,3,32,32,32>* optical_flow_fmulibs_U133;
    a0_optical_flow_fmulibs<1,3,32,32,32>* optical_flow_fmulibs_U134;
    a0_optical_flow_fmulibs<1,3,32,32,32>* optical_flow_fmulibs_U135;
    a0_optical_flow_fmulibs<1,3,32,32,32>* optical_flow_fmulibs_U136;
    a0_optical_flow_fmulibs<1,3,32,32,32>* optical_flow_fmulibs_U137;
    a0_optical_flow_fmulibs<1,3,32,32,32>* optical_flow_fmulibs_U138;
    a0_optical_flow_fmulibs<1,3,32,32,32>* optical_flow_fmulibs_U139;
    a0_optical_flow_fmulibs<1,3,32,32,32>* optical_flow_fmulibs_U140;
    a0_optical_flow_fmulibs<1,3,32,32,32>* optical_flow_fmulibs_U141;
    a0_optical_flow_fmulibs<1,3,32,32,32>* optical_flow_fmulibs_U142;
    a0_optical_flow_fmulibs<1,3,32,32,32>* optical_flow_fmulibs_U143;
    a0_optical_flow_fmulibs<1,3,32,32,32>* optical_flow_fmulibs_U144;
    a0_optical_flow_fmulibs<1,3,32,32,32>* optical_flow_fmulibs_U145;
    a0_optical_flow_fmulibs<1,3,32,32,32>* optical_flow_fmulibs_U146;
    a0_optical_flow_fmulibs<1,3,32,32,32>* optical_flow_fmulibs_U147;
    sc_signal< sc_logic > real_start;
    sc_signal< sc_logic > start_once_reg;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<3> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > internal_ap_ready;
    sc_signal< sc_logic > y_filtered_x_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_771;
    sc_signal< sc_lv<1> > tmp_reg_780;
    sc_signal< sc_logic > y_filtered_y_blk_n;
    sc_signal< sc_logic > y_filtered_z_blk_n;
    sc_signal< sc_logic > filtered_gradient_x_blk_n;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter32;
    sc_signal< sc_lv<1> > or_cond_reg_784;
    sc_signal< sc_lv<1> > or_cond_reg_784_pp0_iter31_reg;
    sc_signal< sc_lv<1> > tmp_47_reg_788;
    sc_signal< sc_lv<1> > tmp_47_reg_788_pp0_iter31_reg;
    sc_signal< sc_logic > filtered_gradient_y_blk_n;
    sc_signal< sc_logic > filtered_gradient_z_blk_n;
    sc_signal< sc_lv<19> > indvar_flatten_reg_184;
    sc_signal< sc_lv<11> > c_reg_195;
    sc_signal< sc_lv<32> > buf_val_z_load_3_6_reg_206;
    sc_signal< sc_lv<32> > buf_val_z_load_3_6_reg_206_pp0_iter2_reg;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_predicate_op107_read_state3;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter7;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter8;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter9;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter10;
    sc_signal< bool > ap_block_state13_pp0_stage0_iter11;
    sc_signal< bool > ap_block_state14_pp0_stage0_iter12;
    sc_signal< bool > ap_block_state15_pp0_stage0_iter13;
    sc_signal< bool > ap_block_state16_pp0_stage0_iter14;
    sc_signal< bool > ap_block_state17_pp0_stage0_iter15;
    sc_signal< bool > ap_block_state18_pp0_stage0_iter16;
    sc_signal< bool > ap_block_state19_pp0_stage0_iter17;
    sc_signal< bool > ap_block_state20_pp0_stage0_iter18;
    sc_signal< bool > ap_block_state21_pp0_stage0_iter19;
    sc_signal< bool > ap_block_state22_pp0_stage0_iter20;
    sc_signal< bool > ap_block_state23_pp0_stage0_iter21;
    sc_signal< bool > ap_block_state24_pp0_stage0_iter22;
    sc_signal< bool > ap_block_state25_pp0_stage0_iter23;
    sc_signal< bool > ap_block_state26_pp0_stage0_iter24;
    sc_signal< bool > ap_block_state27_pp0_stage0_iter25;
    sc_signal< bool > ap_block_state28_pp0_stage0_iter26;
    sc_signal< bool > ap_block_state29_pp0_stage0_iter27;
    sc_signal< bool > ap_block_state30_pp0_stage0_iter28;
    sc_signal< bool > ap_block_state31_pp0_stage0_iter29;
    sc_signal< bool > ap_block_state32_pp0_stage0_iter30;
    sc_signal< bool > ap_block_state33_pp0_stage0_iter31;
    sc_signal< bool > ap_predicate_op271_write_state34;
    sc_signal< bool > ap_block_state34_pp0_stage0_iter32;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<32> > buf_val_z_load_3_6_reg_206_pp0_iter3_reg;
    sc_signal< sc_lv<32> > buf_val_z_load_3_6_reg_206_pp0_iter4_reg;
    sc_signal< sc_lv<32> > buf_val_z_load_3_6_reg_206_pp0_iter5_reg;
    sc_signal< sc_lv<32> > buf_val_z_load_3_6_reg_206_pp0_iter6_reg;
    sc_signal< sc_lv<32> > buf_val_z_load_3_6_reg_206_pp0_iter7_reg;
    sc_signal< sc_lv<32> > buf_val_z_load_3_6_reg_206_pp0_iter8_reg;
    sc_signal< sc_lv<32> > buf_val_z_load_3_6_reg_206_pp0_iter9_reg;
    sc_signal< sc_lv<32> > buf_val_z_load_3_6_reg_206_pp0_iter10_reg;
    sc_signal< sc_lv<32> > buf_val_z_load_3_6_reg_206_pp0_iter11_reg;
    sc_signal< sc_lv<32> > buf_val_z_load_3_6_reg_206_pp0_iter12_reg;
    sc_signal< sc_lv<32> > buf_val_z_load_3_6_reg_206_pp0_iter13_reg;
    sc_signal< sc_lv<32> > buf_val_z_load_3_6_reg_206_pp0_iter14_reg;
    sc_signal< sc_lv<32> > buf_val_z_load_3_6_reg_206_pp0_iter15_reg;
    sc_signal< sc_lv<32> > buf_val_z_load_3_6_reg_206_pp0_iter16_reg;
    sc_signal< sc_lv<32> > buf_val_z_load_3_6_reg_206_pp0_iter17_reg;
    sc_signal< sc_lv<32> > buf_val_z_load_3_6_reg_206_pp0_iter18_reg;
    sc_signal< sc_lv<32> > buf_val_z_load_3_6_reg_206_pp0_iter19_reg;
    sc_signal< sc_lv<32> > buf_val_z_load_3_6_reg_206_pp0_iter20_reg;
    sc_signal< sc_lv<32> > buf_val_z_load_3_6_reg_206_pp0_iter21_reg;
    sc_signal< sc_lv<32> > buf_val_z_load_3_6_reg_206_pp0_iter22_reg;
    sc_signal< sc_lv<32> > buf_val_z_load_3_6_reg_206_pp0_iter23_reg;
    sc_signal< sc_lv<32> > buf_val_z_load_3_6_reg_206_pp0_iter24_reg;
    sc_signal< sc_lv<32> > buf_val_y_load_3_6_reg_219;
    sc_signal< sc_lv<32> > buf_val_y_load_3_6_reg_219_pp0_iter2_reg;
    sc_signal< sc_lv<32> > buf_val_y_load_3_6_reg_219_pp0_iter3_reg;
    sc_signal< sc_lv<32> > buf_val_y_load_3_6_reg_219_pp0_iter4_reg;
    sc_signal< sc_lv<32> > buf_val_y_load_3_6_reg_219_pp0_iter5_reg;
    sc_signal< sc_lv<32> > buf_val_y_load_3_6_reg_219_pp0_iter6_reg;
    sc_signal< sc_lv<32> > buf_val_y_load_3_6_reg_219_pp0_iter7_reg;
    sc_signal< sc_lv<32> > buf_val_y_load_3_6_reg_219_pp0_iter8_reg;
    sc_signal< sc_lv<32> > buf_val_y_load_3_6_reg_219_pp0_iter9_reg;
    sc_signal< sc_lv<32> > buf_val_y_load_3_6_reg_219_pp0_iter10_reg;
    sc_signal< sc_lv<32> > buf_val_y_load_3_6_reg_219_pp0_iter11_reg;
    sc_signal< sc_lv<32> > buf_val_y_load_3_6_reg_219_pp0_iter12_reg;
    sc_signal< sc_lv<32> > buf_val_y_load_3_6_reg_219_pp0_iter13_reg;
    sc_signal< sc_lv<32> > buf_val_y_load_3_6_reg_219_pp0_iter14_reg;
    sc_signal< sc_lv<32> > buf_val_y_load_3_6_reg_219_pp0_iter15_reg;
    sc_signal< sc_lv<32> > buf_val_y_load_3_6_reg_219_pp0_iter16_reg;
    sc_signal< sc_lv<32> > buf_val_y_load_3_6_reg_219_pp0_iter17_reg;
    sc_signal< sc_lv<32> > buf_val_y_load_3_6_reg_219_pp0_iter18_reg;
    sc_signal< sc_lv<32> > buf_val_y_load_3_6_reg_219_pp0_iter19_reg;
    sc_signal< sc_lv<32> > buf_val_y_load_3_6_reg_219_pp0_iter20_reg;
    sc_signal< sc_lv<32> > buf_val_y_load_3_6_reg_219_pp0_iter21_reg;
    sc_signal< sc_lv<32> > buf_val_y_load_3_6_reg_219_pp0_iter22_reg;
    sc_signal< sc_lv<32> > buf_val_y_load_3_6_reg_219_pp0_iter23_reg;
    sc_signal< sc_lv<32> > buf_val_y_load_3_6_reg_219_pp0_iter24_reg;
    sc_signal< sc_lv<32> > buf_val_x_load_3_6_reg_232;
    sc_signal< sc_lv<32> > buf_val_x_load_3_6_reg_232_pp0_iter2_reg;
    sc_signal< sc_lv<32> > buf_val_x_load_3_6_reg_232_pp0_iter3_reg;
    sc_signal< sc_lv<32> > buf_val_x_load_3_6_reg_232_pp0_iter4_reg;
    sc_signal< sc_lv<32> > buf_val_x_load_3_6_reg_232_pp0_iter5_reg;
    sc_signal< sc_lv<32> > buf_val_x_load_3_6_reg_232_pp0_iter6_reg;
    sc_signal< sc_lv<32> > buf_val_x_load_3_6_reg_232_pp0_iter7_reg;
    sc_signal< sc_lv<32> > buf_val_x_load_3_6_reg_232_pp0_iter8_reg;
    sc_signal< sc_lv<32> > buf_val_x_load_3_6_reg_232_pp0_iter9_reg;
    sc_signal< sc_lv<32> > buf_val_x_load_3_6_reg_232_pp0_iter10_reg;
    sc_signal< sc_lv<32> > buf_val_x_load_3_6_reg_232_pp0_iter11_reg;
    sc_signal< sc_lv<32> > buf_val_x_load_3_6_reg_232_pp0_iter12_reg;
    sc_signal< sc_lv<32> > buf_val_x_load_3_6_reg_232_pp0_iter13_reg;
    sc_signal< sc_lv<32> > buf_val_x_load_3_6_reg_232_pp0_iter14_reg;
    sc_signal< sc_lv<32> > buf_val_x_load_3_6_reg_232_pp0_iter15_reg;
    sc_signal< sc_lv<32> > buf_val_x_load_3_6_reg_232_pp0_iter16_reg;
    sc_signal< sc_lv<32> > buf_val_x_load_3_6_reg_232_pp0_iter17_reg;
    sc_signal< sc_lv<32> > buf_val_x_load_3_6_reg_232_pp0_iter18_reg;
    sc_signal< sc_lv<32> > buf_val_x_load_3_6_reg_232_pp0_iter19_reg;
    sc_signal< sc_lv<32> > buf_val_x_load_3_6_reg_232_pp0_iter20_reg;
    sc_signal< sc_lv<32> > buf_val_x_load_3_6_reg_232_pp0_iter21_reg;
    sc_signal< sc_lv<32> > buf_val_x_load_3_6_reg_232_pp0_iter22_reg;
    sc_signal< sc_lv<32> > buf_val_x_load_3_6_reg_232_pp0_iter23_reg;
    sc_signal< sc_lv<32> > buf_val_x_load_3_6_reg_232_pp0_iter24_reg;
    sc_signal< sc_lv<1> > exitcond_flatten_fu_440_p2;
    sc_signal< sc_lv<19> > indvar_flatten_next_fu_446_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<1> > tmp_fu_466_p3;
    sc_signal< sc_lv<1> > or_cond_fu_486_p2;
    sc_signal< sc_lv<1> > or_cond_reg_784_pp0_iter1_reg;
    sc_signal< sc_lv<1> > or_cond_reg_784_pp0_iter2_reg;
    sc_signal< sc_lv<1> > or_cond_reg_784_pp0_iter3_reg;
    sc_signal< sc_lv<1> > or_cond_reg_784_pp0_iter4_reg;
    sc_signal< sc_lv<1> > or_cond_reg_784_pp0_iter5_reg;
    sc_signal< sc_lv<1> > or_cond_reg_784_pp0_iter6_reg;
    sc_signal< sc_lv<1> > or_cond_reg_784_pp0_iter7_reg;
    sc_signal< sc_lv<1> > or_cond_reg_784_pp0_iter8_reg;
    sc_signal< sc_lv<1> > or_cond_reg_784_pp0_iter9_reg;
    sc_signal< sc_lv<1> > or_cond_reg_784_pp0_iter10_reg;
    sc_signal< sc_lv<1> > or_cond_reg_784_pp0_iter11_reg;
    sc_signal< sc_lv<1> > or_cond_reg_784_pp0_iter12_reg;
    sc_signal< sc_lv<1> > or_cond_reg_784_pp0_iter13_reg;
    sc_signal< sc_lv<1> > or_cond_reg_784_pp0_iter14_reg;
    sc_signal< sc_lv<1> > or_cond_reg_784_pp0_iter15_reg;
    sc_signal< sc_lv<1> > or_cond_reg_784_pp0_iter16_reg;
    sc_signal< sc_lv<1> > or_cond_reg_784_pp0_iter17_reg;
    sc_signal< sc_lv<1> > or_cond_reg_784_pp0_iter18_reg;
    sc_signal< sc_lv<1> > or_cond_reg_784_pp0_iter19_reg;
    sc_signal< sc_lv<1> > or_cond_reg_784_pp0_iter20_reg;
    sc_signal< sc_lv<1> > or_cond_reg_784_pp0_iter21_reg;
    sc_signal< sc_lv<1> > or_cond_reg_784_pp0_iter22_reg;
    sc_signal< sc_lv<1> > or_cond_reg_784_pp0_iter23_reg;
    sc_signal< sc_lv<1> > or_cond_reg_784_pp0_iter24_reg;
    sc_signal< sc_lv<1> > or_cond_reg_784_pp0_iter25_reg;
    sc_signal< sc_lv<1> > or_cond_reg_784_pp0_iter26_reg;
    sc_signal< sc_lv<1> > or_cond_reg_784_pp0_iter27_reg;
    sc_signal< sc_lv<1> > or_cond_reg_784_pp0_iter28_reg;
    sc_signal< sc_lv<1> > or_cond_reg_784_pp0_iter29_reg;
    sc_signal< sc_lv<1> > or_cond_reg_784_pp0_iter30_reg;
    sc_signal< sc_lv<1> > tmp_47_fu_492_p2;
    sc_signal< sc_lv<1> > tmp_47_reg_788_pp0_iter1_reg;
    sc_signal< sc_lv<1> > tmp_47_reg_788_pp0_iter2_reg;
    sc_signal< sc_lv<1> > tmp_47_reg_788_pp0_iter3_reg;
    sc_signal< sc_lv<1> > tmp_47_reg_788_pp0_iter4_reg;
    sc_signal< sc_lv<1> > tmp_47_reg_788_pp0_iter5_reg;
    sc_signal< sc_lv<1> > tmp_47_reg_788_pp0_iter6_reg;
    sc_signal< sc_lv<1> > tmp_47_reg_788_pp0_iter7_reg;
    sc_signal< sc_lv<1> > tmp_47_reg_788_pp0_iter8_reg;
    sc_signal< sc_lv<1> > tmp_47_reg_788_pp0_iter9_reg;
    sc_signal< sc_lv<1> > tmp_47_reg_788_pp0_iter10_reg;
    sc_signal< sc_lv<1> > tmp_47_reg_788_pp0_iter11_reg;
    sc_signal< sc_lv<1> > tmp_47_reg_788_pp0_iter12_reg;
    sc_signal< sc_lv<1> > tmp_47_reg_788_pp0_iter13_reg;
    sc_signal< sc_lv<1> > tmp_47_reg_788_pp0_iter14_reg;
    sc_signal< sc_lv<1> > tmp_47_reg_788_pp0_iter15_reg;
    sc_signal< sc_lv<1> > tmp_47_reg_788_pp0_iter16_reg;
    sc_signal< sc_lv<1> > tmp_47_reg_788_pp0_iter17_reg;
    sc_signal< sc_lv<1> > tmp_47_reg_788_pp0_iter18_reg;
    sc_signal< sc_lv<1> > tmp_47_reg_788_pp0_iter19_reg;
    sc_signal< sc_lv<1> > tmp_47_reg_788_pp0_iter20_reg;
    sc_signal< sc_lv<1> > tmp_47_reg_788_pp0_iter21_reg;
    sc_signal< sc_lv<1> > tmp_47_reg_788_pp0_iter22_reg;
    sc_signal< sc_lv<1> > tmp_47_reg_788_pp0_iter23_reg;
    sc_signal< sc_lv<1> > tmp_47_reg_788_pp0_iter24_reg;
    sc_signal< sc_lv<1> > tmp_47_reg_788_pp0_iter25_reg;
    sc_signal< sc_lv<1> > tmp_47_reg_788_pp0_iter26_reg;
    sc_signal< sc_lv<1> > tmp_47_reg_788_pp0_iter27_reg;
    sc_signal< sc_lv<1> > tmp_47_reg_788_pp0_iter28_reg;
    sc_signal< sc_lv<1> > tmp_47_reg_788_pp0_iter29_reg;
    sc_signal< sc_lv<1> > tmp_47_reg_788_pp0_iter30_reg;
    sc_signal< sc_lv<11> > c_3_fu_498_p2;
    sc_signal< sc_lv<32> > buf_val_x_load_1_reg_812;
    sc_signal< sc_lv<32> > buf_val_x_load_1_reg_812_pp0_iter2_reg;
    sc_signal< sc_lv<32> > buf_val_x_load_1_reg_812_pp0_iter3_reg;
    sc_signal< sc_lv<32> > buf_val_x_load_1_reg_812_pp0_iter4_reg;
    sc_signal< sc_lv<32> > buf_val_y_load_1_reg_817;
    sc_signal< sc_lv<32> > buf_val_y_load_1_reg_817_pp0_iter2_reg;
    sc_signal< sc_lv<32> > buf_val_y_load_1_reg_817_pp0_iter3_reg;
    sc_signal< sc_lv<32> > buf_val_y_load_1_reg_817_pp0_iter4_reg;
    sc_signal< sc_lv<32> > buf_val_z_load_1_reg_822;
    sc_signal< sc_lv<32> > buf_val_z_load_1_reg_822_pp0_iter2_reg;
    sc_signal< sc_lv<32> > buf_val_z_load_1_reg_822_pp0_iter3_reg;
    sc_signal< sc_lv<32> > buf_val_z_load_1_reg_822_pp0_iter4_reg;
    sc_signal< sc_lv<32> > buf_val_x_load_2_reg_827;
    sc_signal< sc_lv<32> > buf_val_x_load_2_reg_827_pp0_iter2_reg;
    sc_signal< sc_lv<32> > buf_val_x_load_2_reg_827_pp0_iter3_reg;
    sc_signal< sc_lv<32> > buf_val_x_load_2_reg_827_pp0_iter4_reg;
    sc_signal< sc_lv<32> > buf_val_x_load_2_reg_827_pp0_iter5_reg;
    sc_signal< sc_lv<32> > buf_val_x_load_2_reg_827_pp0_iter6_reg;
    sc_signal< sc_lv<32> > buf_val_x_load_2_reg_827_pp0_iter7_reg;
    sc_signal< sc_lv<32> > buf_val_x_load_2_reg_827_pp0_iter8_reg;
    sc_signal< sc_lv<32> > buf_val_y_load_2_reg_832;
    sc_signal< sc_lv<32> > buf_val_y_load_2_reg_832_pp0_iter2_reg;
    sc_signal< sc_lv<32> > buf_val_y_load_2_reg_832_pp0_iter3_reg;
    sc_signal< sc_lv<32> > buf_val_y_load_2_reg_832_pp0_iter4_reg;
    sc_signal< sc_lv<32> > buf_val_y_load_2_reg_832_pp0_iter5_reg;
    sc_signal< sc_lv<32> > buf_val_y_load_2_reg_832_pp0_iter6_reg;
    sc_signal< sc_lv<32> > buf_val_y_load_2_reg_832_pp0_iter7_reg;
    sc_signal< sc_lv<32> > buf_val_y_load_2_reg_832_pp0_iter8_reg;
    sc_signal< sc_lv<32> > buf_val_z_load_2_reg_837;
    sc_signal< sc_lv<32> > buf_val_z_load_2_reg_837_pp0_iter2_reg;
    sc_signal< sc_lv<32> > buf_val_z_load_2_reg_837_pp0_iter3_reg;
    sc_signal< sc_lv<32> > buf_val_z_load_2_reg_837_pp0_iter4_reg;
    sc_signal< sc_lv<32> > buf_val_z_load_2_reg_837_pp0_iter5_reg;
    sc_signal< sc_lv<32> > buf_val_z_load_2_reg_837_pp0_iter6_reg;
    sc_signal< sc_lv<32> > buf_val_z_load_2_reg_837_pp0_iter7_reg;
    sc_signal< sc_lv<32> > buf_val_z_load_2_reg_837_pp0_iter8_reg;
    sc_signal< sc_lv<32> > buf_val_x_load_3_reg_842;
    sc_signal< sc_lv<32> > buf_val_x_load_3_reg_842_pp0_iter2_reg;
    sc_signal< sc_lv<32> > buf_val_x_load_3_reg_842_pp0_iter3_reg;
    sc_signal< sc_lv<32> > buf_val_x_load_3_reg_842_pp0_iter4_reg;
    sc_signal< sc_lv<32> > buf_val_x_load_3_reg_842_pp0_iter5_reg;
    sc_signal< sc_lv<32> > buf_val_x_load_3_reg_842_pp0_iter6_reg;
    sc_signal< sc_lv<32> > buf_val_x_load_3_reg_842_pp0_iter7_reg;
    sc_signal< sc_lv<32> > buf_val_x_load_3_reg_842_pp0_iter8_reg;
    sc_signal< sc_lv<32> > buf_val_x_load_3_reg_842_pp0_iter9_reg;
    sc_signal< sc_lv<32> > buf_val_x_load_3_reg_842_pp0_iter10_reg;
    sc_signal< sc_lv<32> > buf_val_x_load_3_reg_842_pp0_iter11_reg;
    sc_signal< sc_lv<32> > buf_val_x_load_3_reg_842_pp0_iter12_reg;
    sc_signal< sc_lv<32> > buf_val_y_load_3_reg_847;
    sc_signal< sc_lv<32> > buf_val_y_load_3_reg_847_pp0_iter2_reg;
    sc_signal< sc_lv<32> > buf_val_y_load_3_reg_847_pp0_iter3_reg;
    sc_signal< sc_lv<32> > buf_val_y_load_3_reg_847_pp0_iter4_reg;
    sc_signal< sc_lv<32> > buf_val_y_load_3_reg_847_pp0_iter5_reg;
    sc_signal< sc_lv<32> > buf_val_y_load_3_reg_847_pp0_iter6_reg;
    sc_signal< sc_lv<32> > buf_val_y_load_3_reg_847_pp0_iter7_reg;
    sc_signal< sc_lv<32> > buf_val_y_load_3_reg_847_pp0_iter8_reg;
    sc_signal< sc_lv<32> > buf_val_y_load_3_reg_847_pp0_iter9_reg;
    sc_signal< sc_lv<32> > buf_val_y_load_3_reg_847_pp0_iter10_reg;
    sc_signal< sc_lv<32> > buf_val_y_load_3_reg_847_pp0_iter11_reg;
    sc_signal< sc_lv<32> > buf_val_y_load_3_reg_847_pp0_iter12_reg;
    sc_signal< sc_lv<32> > buf_val_z_load_3_reg_852;
    sc_signal< sc_lv<32> > buf_val_z_load_3_reg_852_pp0_iter2_reg;
    sc_signal< sc_lv<32> > buf_val_z_load_3_reg_852_pp0_iter3_reg;
    sc_signal< sc_lv<32> > buf_val_z_load_3_reg_852_pp0_iter4_reg;
    sc_signal< sc_lv<32> > buf_val_z_load_3_reg_852_pp0_iter5_reg;
    sc_signal< sc_lv<32> > buf_val_z_load_3_reg_852_pp0_iter6_reg;
    sc_signal< sc_lv<32> > buf_val_z_load_3_reg_852_pp0_iter7_reg;
    sc_signal< sc_lv<32> > buf_val_z_load_3_reg_852_pp0_iter8_reg;
    sc_signal< sc_lv<32> > buf_val_z_load_3_reg_852_pp0_iter9_reg;
    sc_signal< sc_lv<32> > buf_val_z_load_3_reg_852_pp0_iter10_reg;
    sc_signal< sc_lv<32> > buf_val_z_load_3_reg_852_pp0_iter11_reg;
    sc_signal< sc_lv<32> > buf_val_z_load_3_reg_852_pp0_iter12_reg;
    sc_signal< sc_lv<32> > buf_val_x_load_4_reg_857;
    sc_signal< sc_lv<32> > buf_val_x_load_4_reg_857_pp0_iter2_reg;
    sc_signal< sc_lv<32> > buf_val_x_load_4_reg_857_pp0_iter3_reg;
    sc_signal< sc_lv<32> > buf_val_x_load_4_reg_857_pp0_iter4_reg;
    sc_signal< sc_lv<32> > buf_val_x_load_4_reg_857_pp0_iter5_reg;
    sc_signal< sc_lv<32> > buf_val_x_load_4_reg_857_pp0_iter6_reg;
    sc_signal< sc_lv<32> > buf_val_x_load_4_reg_857_pp0_iter7_reg;
    sc_signal< sc_lv<32> > buf_val_x_load_4_reg_857_pp0_iter8_reg;
    sc_signal< sc_lv<32> > buf_val_x_load_4_reg_857_pp0_iter9_reg;
    sc_signal< sc_lv<32> > buf_val_x_load_4_reg_857_pp0_iter10_reg;
    sc_signal< sc_lv<32> > buf_val_x_load_4_reg_857_pp0_iter11_reg;
    sc_signal< sc_lv<32> > buf_val_x_load_4_reg_857_pp0_iter12_reg;
    sc_signal< sc_lv<32> > buf_val_x_load_4_reg_857_pp0_iter13_reg;
    sc_signal< sc_lv<32> > buf_val_x_load_4_reg_857_pp0_iter14_reg;
    sc_signal< sc_lv<32> > buf_val_x_load_4_reg_857_pp0_iter15_reg;
    sc_signal< sc_lv<32> > buf_val_x_load_4_reg_857_pp0_iter16_reg;
    sc_signal< sc_lv<32> > buf_val_y_load_4_reg_862;
    sc_signal< sc_lv<32> > buf_val_y_load_4_reg_862_pp0_iter2_reg;
    sc_signal< sc_lv<32> > buf_val_y_load_4_reg_862_pp0_iter3_reg;
    sc_signal< sc_lv<32> > buf_val_y_load_4_reg_862_pp0_iter4_reg;
    sc_signal< sc_lv<32> > buf_val_y_load_4_reg_862_pp0_iter5_reg;
    sc_signal< sc_lv<32> > buf_val_y_load_4_reg_862_pp0_iter6_reg;
    sc_signal< sc_lv<32> > buf_val_y_load_4_reg_862_pp0_iter7_reg;
    sc_signal< sc_lv<32> > buf_val_y_load_4_reg_862_pp0_iter8_reg;
    sc_signal< sc_lv<32> > buf_val_y_load_4_reg_862_pp0_iter9_reg;
    sc_signal< sc_lv<32> > buf_val_y_load_4_reg_862_pp0_iter10_reg;
    sc_signal< sc_lv<32> > buf_val_y_load_4_reg_862_pp0_iter11_reg;
    sc_signal< sc_lv<32> > buf_val_y_load_4_reg_862_pp0_iter12_reg;
    sc_signal< sc_lv<32> > buf_val_y_load_4_reg_862_pp0_iter13_reg;
    sc_signal< sc_lv<32> > buf_val_y_load_4_reg_862_pp0_iter14_reg;
    sc_signal< sc_lv<32> > buf_val_y_load_4_reg_862_pp0_iter15_reg;
    sc_signal< sc_lv<32> > buf_val_y_load_4_reg_862_pp0_iter16_reg;
    sc_signal< sc_lv<32> > buf_val_z_load_4_reg_867;
    sc_signal< sc_lv<32> > buf_val_z_load_4_reg_867_pp0_iter2_reg;
    sc_signal< sc_lv<32> > buf_val_z_load_4_reg_867_pp0_iter3_reg;
    sc_signal< sc_lv<32> > buf_val_z_load_4_reg_867_pp0_iter4_reg;
    sc_signal< sc_lv<32> > buf_val_z_load_4_reg_867_pp0_iter5_reg;
    sc_signal< sc_lv<32> > buf_val_z_load_4_reg_867_pp0_iter6_reg;
    sc_signal< sc_lv<32> > buf_val_z_load_4_reg_867_pp0_iter7_reg;
    sc_signal< sc_lv<32> > buf_val_z_load_4_reg_867_pp0_iter8_reg;
    sc_signal< sc_lv<32> > buf_val_z_load_4_reg_867_pp0_iter9_reg;
    sc_signal< sc_lv<32> > buf_val_z_load_4_reg_867_pp0_iter10_reg;
    sc_signal< sc_lv<32> > buf_val_z_load_4_reg_867_pp0_iter11_reg;
    sc_signal< sc_lv<32> > buf_val_z_load_4_reg_867_pp0_iter12_reg;
    sc_signal< sc_lv<32> > buf_val_z_load_4_reg_867_pp0_iter13_reg;
    sc_signal< sc_lv<32> > buf_val_z_load_4_reg_867_pp0_iter14_reg;
    sc_signal< sc_lv<32> > buf_val_z_load_4_reg_867_pp0_iter15_reg;
    sc_signal< sc_lv<32> > buf_val_z_load_4_reg_867_pp0_iter16_reg;
    sc_signal< sc_lv<32> > tmp_x_1_load_1_reg_872;
    sc_signal< sc_lv<32> > tmp_x_1_load_1_reg_872_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_x_1_load_1_reg_872_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tmp_x_1_load_1_reg_872_pp0_iter4_reg;
    sc_signal< sc_lv<32> > tmp_x_1_load_1_reg_872_pp0_iter5_reg;
    sc_signal< sc_lv<32> > tmp_x_1_load_1_reg_872_pp0_iter6_reg;
    sc_signal< sc_lv<32> > tmp_x_1_load_1_reg_872_pp0_iter7_reg;
    sc_signal< sc_lv<32> > tmp_x_1_load_1_reg_872_pp0_iter8_reg;
    sc_signal< sc_lv<32> > tmp_x_1_load_1_reg_872_pp0_iter9_reg;
    sc_signal< sc_lv<32> > tmp_x_1_load_1_reg_872_pp0_iter10_reg;
    sc_signal< sc_lv<32> > tmp_x_1_load_1_reg_872_pp0_iter11_reg;
    sc_signal< sc_lv<32> > tmp_x_1_load_1_reg_872_pp0_iter12_reg;
    sc_signal< sc_lv<32> > tmp_x_1_load_1_reg_872_pp0_iter13_reg;
    sc_signal< sc_lv<32> > tmp_x_1_load_1_reg_872_pp0_iter14_reg;
    sc_signal< sc_lv<32> > tmp_x_1_load_1_reg_872_pp0_iter15_reg;
    sc_signal< sc_lv<32> > tmp_x_1_load_1_reg_872_pp0_iter16_reg;
    sc_signal< sc_lv<32> > tmp_x_1_load_1_reg_872_pp0_iter17_reg;
    sc_signal< sc_lv<32> > tmp_x_1_load_1_reg_872_pp0_iter18_reg;
    sc_signal< sc_lv<32> > tmp_x_1_load_1_reg_872_pp0_iter19_reg;
    sc_signal< sc_lv<32> > tmp_x_1_load_1_reg_872_pp0_iter20_reg;
    sc_signal< sc_lv<32> > tmp_y_1_load_1_reg_877;
    sc_signal< sc_lv<32> > tmp_y_1_load_1_reg_877_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_y_1_load_1_reg_877_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tmp_y_1_load_1_reg_877_pp0_iter4_reg;
    sc_signal< sc_lv<32> > tmp_y_1_load_1_reg_877_pp0_iter5_reg;
    sc_signal< sc_lv<32> > tmp_y_1_load_1_reg_877_pp0_iter6_reg;
    sc_signal< sc_lv<32> > tmp_y_1_load_1_reg_877_pp0_iter7_reg;
    sc_signal< sc_lv<32> > tmp_y_1_load_1_reg_877_pp0_iter8_reg;
    sc_signal< sc_lv<32> > tmp_y_1_load_1_reg_877_pp0_iter9_reg;
    sc_signal< sc_lv<32> > tmp_y_1_load_1_reg_877_pp0_iter10_reg;
    sc_signal< sc_lv<32> > tmp_y_1_load_1_reg_877_pp0_iter11_reg;
    sc_signal< sc_lv<32> > tmp_y_1_load_1_reg_877_pp0_iter12_reg;
    sc_signal< sc_lv<32> > tmp_y_1_load_1_reg_877_pp0_iter13_reg;
    sc_signal< sc_lv<32> > tmp_y_1_load_1_reg_877_pp0_iter14_reg;
    sc_signal< sc_lv<32> > tmp_y_1_load_1_reg_877_pp0_iter15_reg;
    sc_signal< sc_lv<32> > tmp_y_1_load_1_reg_877_pp0_iter16_reg;
    sc_signal< sc_lv<32> > tmp_y_1_load_1_reg_877_pp0_iter17_reg;
    sc_signal< sc_lv<32> > tmp_y_1_load_1_reg_877_pp0_iter18_reg;
    sc_signal< sc_lv<32> > tmp_y_1_load_1_reg_877_pp0_iter19_reg;
    sc_signal< sc_lv<32> > tmp_y_1_load_1_reg_877_pp0_iter20_reg;
    sc_signal< sc_lv<32> > tmp_z_1_load_1_reg_882;
    sc_signal< sc_lv<32> > tmp_z_1_load_1_reg_882_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_z_1_load_1_reg_882_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tmp_z_1_load_1_reg_882_pp0_iter4_reg;
    sc_signal< sc_lv<32> > tmp_z_1_load_1_reg_882_pp0_iter5_reg;
    sc_signal< sc_lv<32> > tmp_z_1_load_1_reg_882_pp0_iter6_reg;
    sc_signal< sc_lv<32> > tmp_z_1_load_1_reg_882_pp0_iter7_reg;
    sc_signal< sc_lv<32> > tmp_z_1_load_1_reg_882_pp0_iter8_reg;
    sc_signal< sc_lv<32> > tmp_z_1_load_1_reg_882_pp0_iter9_reg;
    sc_signal< sc_lv<32> > tmp_z_1_load_1_reg_882_pp0_iter10_reg;
    sc_signal< sc_lv<32> > tmp_z_1_load_1_reg_882_pp0_iter11_reg;
    sc_signal< sc_lv<32> > tmp_z_1_load_1_reg_882_pp0_iter12_reg;
    sc_signal< sc_lv<32> > tmp_z_1_load_1_reg_882_pp0_iter13_reg;
    sc_signal< sc_lv<32> > tmp_z_1_load_1_reg_882_pp0_iter14_reg;
    sc_signal< sc_lv<32> > tmp_z_1_load_1_reg_882_pp0_iter15_reg;
    sc_signal< sc_lv<32> > tmp_z_1_load_1_reg_882_pp0_iter16_reg;
    sc_signal< sc_lv<32> > tmp_z_1_load_1_reg_882_pp0_iter17_reg;
    sc_signal< sc_lv<32> > tmp_z_1_load_1_reg_882_pp0_iter18_reg;
    sc_signal< sc_lv<32> > tmp_z_1_load_1_reg_882_pp0_iter19_reg;
    sc_signal< sc_lv<32> > tmp_z_1_load_1_reg_882_pp0_iter20_reg;
    sc_signal< sc_lv<32> > grp_fu_332_p2;
    sc_signal< sc_lv<32> > tmp_78_reg_887;
    sc_signal< sc_lv<32> > grp_fu_337_p2;
    sc_signal< sc_lv<32> > tmp_79_reg_892;
    sc_signal< sc_lv<32> > grp_fu_342_p2;
    sc_signal< sc_lv<32> > tmp_80_reg_897;
    sc_signal< sc_lv<32> > grp_fu_245_p2;
    sc_signal< sc_lv<32> > acc_x_reg_902;
    sc_signal< sc_lv<32> > grp_fu_250_p2;
    sc_signal< sc_lv<32> > acc_y_reg_907;
    sc_signal< sc_lv<32> > grp_fu_255_p2;
    sc_signal< sc_lv<32> > acc_z_reg_912;
    sc_signal< sc_lv<32> > grp_fu_347_p2;
    sc_signal< sc_lv<32> > tmp_145_1_reg_917;
    sc_signal< sc_lv<32> > grp_fu_352_p2;
    sc_signal< sc_lv<32> > tmp_146_1_reg_922;
    sc_signal< sc_lv<32> > grp_fu_357_p2;
    sc_signal< sc_lv<32> > tmp_147_1_reg_927;
    sc_signal< sc_lv<32> > grp_fu_260_p2;
    sc_signal< sc_lv<32> > acc_x_1_reg_932;
    sc_signal< sc_lv<32> > grp_fu_264_p2;
    sc_signal< sc_lv<32> > acc_y_1_reg_937;
    sc_signal< sc_lv<32> > grp_fu_268_p2;
    sc_signal< sc_lv<32> > acc_z_1_reg_942;
    sc_signal< sc_lv<32> > grp_fu_362_p2;
    sc_signal< sc_lv<32> > tmp_145_2_reg_947;
    sc_signal< sc_lv<32> > grp_fu_367_p2;
    sc_signal< sc_lv<32> > tmp_146_2_reg_952;
    sc_signal< sc_lv<32> > grp_fu_372_p2;
    sc_signal< sc_lv<32> > tmp_147_2_reg_957;
    sc_signal< sc_lv<32> > grp_fu_272_p2;
    sc_signal< sc_lv<32> > acc_x_2_reg_962;
    sc_signal< sc_lv<32> > grp_fu_276_p2;
    sc_signal< sc_lv<32> > acc_y_2_reg_967;
    sc_signal< sc_lv<32> > grp_fu_280_p2;
    sc_signal< sc_lv<32> > acc_z_2_reg_972;
    sc_signal< sc_lv<32> > grp_fu_377_p2;
    sc_signal< sc_lv<32> > tmp_145_3_reg_977;
    sc_signal< sc_lv<32> > grp_fu_382_p2;
    sc_signal< sc_lv<32> > tmp_146_3_reg_982;
    sc_signal< sc_lv<32> > grp_fu_387_p2;
    sc_signal< sc_lv<32> > tmp_147_3_reg_987;
    sc_signal< sc_lv<32> > grp_fu_284_p2;
    sc_signal< sc_lv<32> > acc_x_3_reg_992;
    sc_signal< sc_lv<32> > grp_fu_288_p2;
    sc_signal< sc_lv<32> > acc_y_3_reg_997;
    sc_signal< sc_lv<32> > grp_fu_292_p2;
    sc_signal< sc_lv<32> > acc_z_3_reg_1002;
    sc_signal< sc_lv<32> > grp_fu_392_p2;
    sc_signal< sc_lv<32> > tmp_145_4_reg_1007;
    sc_signal< sc_lv<32> > grp_fu_397_p2;
    sc_signal< sc_lv<32> > tmp_146_4_reg_1012;
    sc_signal< sc_lv<32> > grp_fu_402_p2;
    sc_signal< sc_lv<32> > tmp_147_4_reg_1017;
    sc_signal< sc_lv<32> > grp_fu_296_p2;
    sc_signal< sc_lv<32> > acc_x_4_reg_1022;
    sc_signal< sc_lv<32> > grp_fu_300_p2;
    sc_signal< sc_lv<32> > acc_y_4_reg_1027;
    sc_signal< sc_lv<32> > grp_fu_304_p2;
    sc_signal< sc_lv<32> > acc_z_4_reg_1032;
    sc_signal< sc_lv<32> > grp_fu_407_p2;
    sc_signal< sc_lv<32> > tmp_145_5_reg_1037;
    sc_signal< sc_lv<32> > grp_fu_412_p2;
    sc_signal< sc_lv<32> > tmp_146_5_reg_1042;
    sc_signal< sc_lv<32> > grp_fu_417_p2;
    sc_signal< sc_lv<32> > tmp_147_5_reg_1047;
    sc_signal< sc_lv<32> > grp_fu_308_p2;
    sc_signal< sc_lv<32> > acc_x_5_reg_1052;
    sc_signal< sc_lv<32> > grp_fu_312_p2;
    sc_signal< sc_lv<32> > acc_y_5_reg_1057;
    sc_signal< sc_lv<32> > grp_fu_316_p2;
    sc_signal< sc_lv<32> > acc_z_5_reg_1062;
    sc_signal< sc_lv<32> > grp_fu_422_p2;
    sc_signal< sc_lv<32> > tmp_145_6_reg_1067;
    sc_signal< sc_lv<32> > grp_fu_428_p2;
    sc_signal< sc_lv<32> > tmp_146_6_reg_1072;
    sc_signal< sc_lv<32> > grp_fu_434_p2;
    sc_signal< sc_lv<32> > tmp_147_6_reg_1077;
    sc_signal< sc_lv<32> > grp_fu_320_p2;
    sc_signal< sc_lv<32> > acc_x_6_reg_1082;
    sc_signal< sc_lv<32> > grp_fu_324_p2;
    sc_signal< sc_lv<32> > acc_y_6_reg_1087;
    sc_signal< sc_lv<32> > grp_fu_328_p2;
    sc_signal< sc_lv<32> > acc_z_6_reg_1092;
    sc_signal< bool > ap_block_state1;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter1_state3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter8;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter9;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter10;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter11;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter12;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter13;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter14;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter15;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter16;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter17;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter18;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter19;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter20;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter21;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter22;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter23;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter24;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter25;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter26;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter27;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter28;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter29;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter30;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter31;
    sc_signal< sc_lv<32> > ap_phi_mux_buf_val_z_load_3_6_phi_fu_210_p4;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter1_buf_val_z_load_3_6_reg_206;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter0_buf_val_z_load_3_6_reg_206;
    sc_signal< sc_lv<32> > ap_phi_mux_buf_val_y_load_3_6_phi_fu_223_p4;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter1_buf_val_y_load_3_6_reg_219;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter0_buf_val_y_load_3_6_reg_219;
    sc_signal< sc_lv<32> > ap_phi_mux_buf_val_x_load_3_6_phi_fu_236_p4;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter1_buf_val_x_load_3_6_reg_232;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter0_buf_val_x_load_3_6_reg_232;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<32> > buf_val_x_load_6_fu_70;
    sc_signal< sc_lv<32> > buf_val_y_load_6_fu_74;
    sc_signal< sc_lv<32> > buf_val_z_load_6_fu_78;
    sc_signal< sc_lv<32> > buf_val_x_load_3_1_fu_82;
    sc_signal< sc_lv<32> > buf_val_y_load_3_1_fu_86;
    sc_signal< sc_lv<32> > buf_val_z_load_3_1_fu_90;
    sc_signal< sc_lv<32> > buf_val_x_load_3_2_fu_94;
    sc_signal< sc_lv<32> > buf_val_y_load_3_2_fu_98;
    sc_signal< sc_lv<32> > buf_val_z_load_3_2_fu_102;
    sc_signal< sc_lv<32> > buf_val_x_load_3_3_fu_106;
    sc_signal< sc_lv<32> > buf_val_y_load_3_3_fu_110;
    sc_signal< sc_lv<32> > buf_val_z_load_3_3_fu_114;
    sc_signal< sc_lv<32> > buf_val_x_load_3_4_fu_118;
    sc_signal< sc_lv<32> > buf_val_y_load_3_4_fu_122;
    sc_signal< sc_lv<32> > buf_val_z_load_3_4_fu_126;
    sc_signal< sc_lv<32> > tmp_x_1_fu_130;
    sc_signal< sc_lv<32> > tmp_y_1_fu_134;
    sc_signal< sc_lv<32> > tmp_z_1_fu_138;
    sc_signal< sc_lv<1> > exitcond_fu_452_p2;
    sc_signal< sc_lv<11> > c_mid2_fu_458_p3;
    sc_signal< sc_lv<1> > tmp_44_fu_480_p2;
    sc_signal< sc_lv<1> > rev_fu_474_p2;
    sc_signal< sc_logic > grp_fu_245_ce;
    sc_signal< sc_logic > grp_fu_250_ce;
    sc_signal< sc_logic > grp_fu_255_ce;
    sc_signal< sc_logic > grp_fu_260_ce;
    sc_signal< sc_logic > grp_fu_264_ce;
    sc_signal< sc_logic > grp_fu_268_ce;
    sc_signal< sc_logic > grp_fu_272_ce;
    sc_signal< sc_logic > grp_fu_276_ce;
    sc_signal< sc_logic > grp_fu_280_ce;
    sc_signal< sc_logic > grp_fu_284_ce;
    sc_signal< sc_logic > grp_fu_288_ce;
    sc_signal< sc_logic > grp_fu_292_ce;
    sc_signal< sc_logic > grp_fu_296_ce;
    sc_signal< sc_logic > grp_fu_300_ce;
    sc_signal< sc_logic > grp_fu_304_ce;
    sc_signal< sc_logic > grp_fu_308_ce;
    sc_signal< sc_logic > grp_fu_312_ce;
    sc_signal< sc_logic > grp_fu_316_ce;
    sc_signal< sc_logic > grp_fu_320_ce;
    sc_signal< sc_logic > grp_fu_324_ce;
    sc_signal< sc_logic > grp_fu_328_ce;
    sc_signal< sc_logic > grp_fu_332_ce;
    sc_signal< sc_logic > grp_fu_337_ce;
    sc_signal< sc_logic > grp_fu_342_ce;
    sc_signal< sc_logic > grp_fu_347_ce;
    sc_signal< sc_logic > grp_fu_352_ce;
    sc_signal< sc_logic > grp_fu_357_ce;
    sc_signal< sc_logic > grp_fu_362_ce;
    sc_signal< sc_logic > grp_fu_367_ce;
    sc_signal< sc_logic > grp_fu_372_ce;
    sc_signal< sc_logic > grp_fu_377_ce;
    sc_signal< sc_logic > grp_fu_382_ce;
    sc_signal< sc_logic > grp_fu_387_ce;
    sc_signal< sc_logic > grp_fu_392_ce;
    sc_signal< sc_logic > grp_fu_397_ce;
    sc_signal< sc_logic > grp_fu_402_ce;
    sc_signal< sc_logic > grp_fu_407_ce;
    sc_signal< sc_logic > grp_fu_412_ce;
    sc_signal< sc_logic > grp_fu_417_ce;
    sc_signal< sc_logic > grp_fu_422_ce;
    sc_signal< sc_logic > grp_fu_428_ce;
    sc_signal< sc_logic > grp_fu_434_ce;
    sc_signal< sc_logic > ap_CS_fsm_state35;
    sc_signal< sc_lv<3> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< bool > ap_condition_293;
    sc_signal< bool > ap_condition_962;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<3> ap_ST_fsm_state1;
    static const sc_lv<3> ap_ST_fsm_pp0_stage0;
    static const sc_lv<3> ap_ST_fsm_state35;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<19> ap_const_lv19_0;
    static const sc_lv<11> ap_const_lv11_0;
    static const sc_lv<32> ap_const_lv32_3D9A9FBE;
    static const sc_lv<32> ap_const_lv32_3E083127;
    static const sc_lv<32> ap_const_lv32_3E3F62B7;
    static const sc_lv<32> ap_const_lv32_3E94A234;
    static const sc_lv<19> ap_const_lv19_6D51C;
    static const sc_lv<19> ap_const_lv19_1;
    static const sc_lv<11> ap_const_lv11_403;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<11> ap_const_lv11_5;
    static const sc_lv<11> ap_const_lv11_2;
    static const sc_lv<11> ap_const_lv11_1;
    static const sc_lv<32> ap_const_lv32_2;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const2();
    void thread_ap_var_for_const3();
    void thread_ap_var_for_const4();
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state35();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state10_pp0_stage0_iter8();
    void thread_ap_block_state11_pp0_stage0_iter9();
    void thread_ap_block_state12_pp0_stage0_iter10();
    void thread_ap_block_state13_pp0_stage0_iter11();
    void thread_ap_block_state14_pp0_stage0_iter12();
    void thread_ap_block_state15_pp0_stage0_iter13();
    void thread_ap_block_state16_pp0_stage0_iter14();
    void thread_ap_block_state17_pp0_stage0_iter15();
    void thread_ap_block_state18_pp0_stage0_iter16();
    void thread_ap_block_state19_pp0_stage0_iter17();
    void thread_ap_block_state20_pp0_stage0_iter18();
    void thread_ap_block_state21_pp0_stage0_iter19();
    void thread_ap_block_state22_pp0_stage0_iter20();
    void thread_ap_block_state23_pp0_stage0_iter21();
    void thread_ap_block_state24_pp0_stage0_iter22();
    void thread_ap_block_state25_pp0_stage0_iter23();
    void thread_ap_block_state26_pp0_stage0_iter24();
    void thread_ap_block_state27_pp0_stage0_iter25();
    void thread_ap_block_state28_pp0_stage0_iter26();
    void thread_ap_block_state29_pp0_stage0_iter27();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state30_pp0_stage0_iter28();
    void thread_ap_block_state31_pp0_stage0_iter29();
    void thread_ap_block_state32_pp0_stage0_iter30();
    void thread_ap_block_state33_pp0_stage0_iter31();
    void thread_ap_block_state34_pp0_stage0_iter32();
    void thread_ap_block_state3_pp0_stage0_iter1();
    void thread_ap_block_state4_pp0_stage0_iter2();
    void thread_ap_block_state5_pp0_stage0_iter3();
    void thread_ap_block_state6_pp0_stage0_iter4();
    void thread_ap_block_state7_pp0_stage0_iter5();
    void thread_ap_block_state8_pp0_stage0_iter6();
    void thread_ap_block_state9_pp0_stage0_iter7();
    void thread_ap_condition_293();
    void thread_ap_condition_962();
    void thread_ap_condition_pp0_exit_iter1_state3();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_buf_val_x_load_3_6_phi_fu_236_p4();
    void thread_ap_phi_mux_buf_val_y_load_3_6_phi_fu_223_p4();
    void thread_ap_phi_mux_buf_val_z_load_3_6_phi_fu_210_p4();
    void thread_ap_phi_reg_pp0_iter0_buf_val_x_load_3_6_reg_232();
    void thread_ap_phi_reg_pp0_iter0_buf_val_y_load_3_6_reg_219();
    void thread_ap_phi_reg_pp0_iter0_buf_val_z_load_3_6_reg_206();
    void thread_ap_predicate_op107_read_state3();
    void thread_ap_predicate_op271_write_state34();
    void thread_ap_ready();
    void thread_c_3_fu_498_p2();
    void thread_c_mid2_fu_458_p3();
    void thread_exitcond_flatten_fu_440_p2();
    void thread_exitcond_fu_452_p2();
    void thread_filtered_gradient_x_blk_n();
    void thread_filtered_gradient_x_din();
    void thread_filtered_gradient_x_write();
    void thread_filtered_gradient_y_blk_n();
    void thread_filtered_gradient_y_din();
    void thread_filtered_gradient_y_write();
    void thread_filtered_gradient_z_blk_n();
    void thread_filtered_gradient_z_din();
    void thread_filtered_gradient_z_write();
    void thread_grp_fu_245_ce();
    void thread_grp_fu_250_ce();
    void thread_grp_fu_255_ce();
    void thread_grp_fu_260_ce();
    void thread_grp_fu_264_ce();
    void thread_grp_fu_268_ce();
    void thread_grp_fu_272_ce();
    void thread_grp_fu_276_ce();
    void thread_grp_fu_280_ce();
    void thread_grp_fu_284_ce();
    void thread_grp_fu_288_ce();
    void thread_grp_fu_292_ce();
    void thread_grp_fu_296_ce();
    void thread_grp_fu_300_ce();
    void thread_grp_fu_304_ce();
    void thread_grp_fu_308_ce();
    void thread_grp_fu_312_ce();
    void thread_grp_fu_316_ce();
    void thread_grp_fu_320_ce();
    void thread_grp_fu_324_ce();
    void thread_grp_fu_328_ce();
    void thread_grp_fu_332_ce();
    void thread_grp_fu_337_ce();
    void thread_grp_fu_342_ce();
    void thread_grp_fu_347_ce();
    void thread_grp_fu_352_ce();
    void thread_grp_fu_357_ce();
    void thread_grp_fu_362_ce();
    void thread_grp_fu_367_ce();
    void thread_grp_fu_372_ce();
    void thread_grp_fu_377_ce();
    void thread_grp_fu_382_ce();
    void thread_grp_fu_387_ce();
    void thread_grp_fu_392_ce();
    void thread_grp_fu_397_ce();
    void thread_grp_fu_402_ce();
    void thread_grp_fu_407_ce();
    void thread_grp_fu_412_ce();
    void thread_grp_fu_417_ce();
    void thread_grp_fu_422_ce();
    void thread_grp_fu_428_ce();
    void thread_grp_fu_434_ce();
    void thread_indvar_flatten_next_fu_446_p2();
    void thread_internal_ap_ready();
    void thread_or_cond_fu_486_p2();
    void thread_real_start();
    void thread_rev_fu_474_p2();
    void thread_start_out();
    void thread_start_write();
    void thread_tmp_44_fu_480_p2();
    void thread_tmp_47_fu_492_p2();
    void thread_tmp_fu_466_p3();
    void thread_y_filtered_x_blk_n();
    void thread_y_filtered_x_read();
    void thread_y_filtered_y_blk_n();
    void thread_y_filtered_y_read();
    void thread_y_filtered_z_blk_n();
    void thread_y_filtered_z_read();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
