design_1_processing_system7_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v,incdir="../../../../PDP-8.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../PDP-8.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="C:/Xilinx/2025.1/Vivado/data/rsb/busdef"incdir="../../../../PDP-8.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../PDP-8.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"
design_1_program_counter_0_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_program_counter_0_1/sim/design_1_program_counter_0_1.v,incdir="../../../../PDP-8.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../PDP-8.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="C:/Xilinx/2025.1/Vivado/data/rsb/busdef"incdir="../../../../PDP-8.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../PDP-8.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"
xlconstant_v1_1_vl_rfs.v,verilog,xlconstant_v1_1_10,../../../../PDP-8.srcs/sources_1/bd/design_1/ipshared/a165/hdl/xlconstant_v1_1_vl_rfs.v,incdir="../../../../PDP-8.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../PDP-8.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="C:/Xilinx/2025.1/Vivado/data/rsb/busdef"incdir="../../../../PDP-8.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../PDP-8.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"
design_1_xlconstant_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v,incdir="../../../../PDP-8.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../PDP-8.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="C:/Xilinx/2025.1/Vivado/data/rsb/busdef"incdir="../../../../PDP-8.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../PDP-8.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"
design_1.v,verilog,xil_defaultlib,../../../bd/design_1/sim/design_1.v,incdir="../../../../PDP-8.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../PDP-8.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="C:/Xilinx/2025.1/Vivado/data/rsb/busdef"incdir="../../../../PDP-8.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../PDP-8.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
