{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1544190748175 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1544190748183 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 07 21:52:28 2018 " "Processing started: Fri Dec 07 21:52:28 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1544190748183 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1544190748183 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off selecing_machine_startup -c selecing_machine_startup " "Command: quartus_map --read_settings_files=on --write_settings_files=off selecing_machine_startup -c selecing_machine_startup" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1544190748183 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1544190749081 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "selecing_machine_startup.v " "Can't analyze file -- file selecing_machine_startup.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1544190759576 ""}
{ "Warning" "WSGN_SEARCH_FILE" "selecting_machine_startup_test.v 13 13 " "Using design file selecting_machine_startup_test.v, which is not specified as a design file for the current project, but contains definitions for 13 design units and 13 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 selecting_machine_startup_test " "Found entity 1: selecting_machine_startup_test" {  } { { "selecting_machine_startup_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecing_machine_startup/selecting_machine_startup_test.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544190759783 ""} { "Info" "ISGN_ENTITY_NAME" "2 selecting_machine_startup " "Found entity 2: selecting_machine_startup" {  } { { "selecting_machine_startup_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecing_machine_startup/selecting_machine_startup_test.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544190759783 ""} { "Info" "ISGN_ENTITY_NAME" "3 decode_lattice_startup " "Found entity 3: decode_lattice_startup" {  } { { "selecting_machine_startup_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecing_machine_startup/selecting_machine_startup_test.v" 96 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544190759783 ""} { "Info" "ISGN_ENTITY_NAME" "4 decode_seg_startup " "Found entity 4: decode_seg_startup" {  } { { "selecting_machine_startup_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecing_machine_startup/selecting_machine_startup_test.v" 152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544190759783 ""} { "Info" "ISGN_ENTITY_NAME" "5 selecting_machine_test " "Found entity 5: selecting_machine_test" {  } { { "selecting_machine_startup_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecing_machine_startup/selecting_machine_startup_test.v" 205 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544190759783 ""} { "Info" "ISGN_ENTITY_NAME" "6 sequencer_eng " "Found entity 6: sequencer_eng" {  } { { "selecting_machine_startup_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecing_machine_startup/selecting_machine_startup_test.v" 321 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544190759783 ""} { "Info" "ISGN_ENTITY_NAME" "7 sequencer_num " "Found entity 7: sequencer_num" {  } { { "selecting_machine_startup_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecing_machine_startup/selecting_machine_startup_test.v" 346 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544190759783 ""} { "Info" "ISGN_ENTITY_NAME" "8 sequencer_chi " "Found entity 8: sequencer_chi" {  } { { "selecting_machine_startup_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecing_machine_startup/selecting_machine_startup_test.v" 371 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544190759783 ""} { "Info" "ISGN_ENTITY_NAME" "9 decode_seg " "Found entity 9: decode_seg" {  } { { "selecting_machine_startup_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecing_machine_startup/selecting_machine_startup_test.v" 396 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544190759783 ""} { "Info" "ISGN_ENTITY_NAME" "10 decode_lattice " "Found entity 10: decode_lattice" {  } { { "selecting_machine_startup_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecing_machine_startup/selecting_machine_startup_test.v" 476 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544190759783 ""} { "Info" "ISGN_ENTITY_NAME" "11 flag_control " "Found entity 11: flag_control" {  } { { "selecting_machine_startup_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecing_machine_startup/selecting_machine_startup_test.v" 548 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544190759783 ""} { "Info" "ISGN_ENTITY_NAME" "12 debounce " "Found entity 12: debounce" {  } { { "selecting_machine_startup_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecing_machine_startup/selecting_machine_startup_test.v" 591 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544190759783 ""} { "Info" "ISGN_ENTITY_NAME" "13 frequency_divider " "Found entity 13: frequency_divider" {  } { { "selecting_machine_startup_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecing_machine_startup/selecting_machine_startup_test.v" 656 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544190759783 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1544190759783 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "selecting_machine_startup_test " "Elaborating entity \"selecting_machine_startup_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1544190759784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "selecting_machine_startup selecting_machine_startup:u_startup " "Elaborating entity \"selecting_machine_startup\" for hierarchy \"selecting_machine_startup:u_startup\"" {  } { { "selecting_machine_startup_test.v" "u_startup" { Text "E:/prime_for_FPGA/Lite/demo/selecing_machine_startup/selecting_machine_startup_test.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544190759796 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 selecting_machine_startup_test.v(68) " "Verilog HDL assignment warning at selecting_machine_startup_test.v(68): truncated value with size 32 to match size of target (3)" {  } { { "selecting_machine_startup_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecing_machine_startup/selecting_machine_startup_test.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544190759797 "|selecting_machine_startup_test|selecting_machine_startup:u_startup"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divider selecting_machine_startup:u_startup\|frequency_divider:u_clk_500 " "Elaborating entity \"frequency_divider\" for hierarchy \"selecting_machine_startup:u_startup\|frequency_divider:u_clk_500\"" {  } { { "selecting_machine_startup_test.v" "u_clk_500" { Text "E:/prime_for_FPGA/Lite/demo/selecing_machine_startup/selecting_machine_startup_test.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544190759804 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 selecting_machine_startup_test.v(671) " "Verilog HDL assignment warning at selecting_machine_startup_test.v(671): truncated value with size 32 to match size of target (28)" {  } { { "selecting_machine_startup_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecing_machine_startup/selecting_machine_startup_test.v" 671 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544190759805 "|selecting_machine_startup_test|selecting_machine_startup:u_startup|frequency_divider:u_clk_500"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divider selecting_machine_startup:u_startup\|frequency_divider:u_clk_2 " "Elaborating entity \"frequency_divider\" for hierarchy \"selecting_machine_startup:u_startup\|frequency_divider:u_clk_2\"" {  } { { "selecting_machine_startup_test.v" "u_clk_2" { Text "E:/prime_for_FPGA/Lite/demo/selecing_machine_startup/selecting_machine_startup_test.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544190759812 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 selecting_machine_startup_test.v(671) " "Verilog HDL assignment warning at selecting_machine_startup_test.v(671): truncated value with size 32 to match size of target (28)" {  } { { "selecting_machine_startup_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecing_machine_startup/selecting_machine_startup_test.v" 671 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544190759813 "|selecting_machine_startup_test|selecting_machine_startup:u_startup|frequency_divider:u_clk_2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_lattice_startup selecting_machine_startup:u_startup\|decode_lattice_startup:u_decode_lattice_startup " "Elaborating entity \"decode_lattice_startup\" for hierarchy \"selecting_machine_startup:u_startup\|decode_lattice_startup:u_decode_lattice_startup\"" {  } { { "selecting_machine_startup_test.v" "u_decode_lattice_startup" { Text "E:/prime_for_FPGA/Lite/demo/selecing_machine_startup/selecting_machine_startup_test.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544190759820 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 selecting_machine_startup_test.v(107) " "Verilog HDL assignment warning at selecting_machine_startup_test.v(107): truncated value with size 32 to match size of target (3)" {  } { { "selecting_machine_startup_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecing_machine_startup/selecting_machine_startup_test.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544190759820 "|selecting_machine_startup_test|selecting_machine_startup:u_startup|decode_lattice_startup:u_decode_lattice_startup"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_seg_startup selecting_machine_startup:u_startup\|decode_seg_startup:u_decode_seg_startup " "Elaborating entity \"decode_seg_startup\" for hierarchy \"selecting_machine_startup:u_startup\|decode_seg_startup:u_decode_seg_startup\"" {  } { { "selecting_machine_startup_test.v" "u_decode_seg_startup" { Text "E:/prime_for_FPGA/Lite/demo/selecing_machine_startup/selecting_machine_startup_test.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544190759827 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 selecting_machine_startup_test.v(167) " "Verilog HDL assignment warning at selecting_machine_startup_test.v(167): truncated value with size 32 to match size of target (3)" {  } { { "selecting_machine_startup_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecing_machine_startup/selecting_machine_startup_test.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544190759827 "|selecting_machine_startup_test|selecting_machine_startup:u_startup|decode_seg_startup:u_decode_seg_startup"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "selecting_machine_test selecting_machine_test:u_basic " "Elaborating entity \"selecting_machine_test\" for hierarchy \"selecting_machine_test:u_basic\"" {  } { { "selecting_machine_startup_test.v" "u_basic" { Text "E:/prime_for_FPGA/Lite/demo/selecing_machine_startup/selecting_machine_startup_test.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544190759835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flag_control selecting_machine_test:u_basic\|flag_control:u_flag " "Elaborating entity \"flag_control\" for hierarchy \"selecting_machine_test:u_basic\|flag_control:u_flag\"" {  } { { "selecting_machine_startup_test.v" "u_flag" { Text "E:/prime_for_FPGA/Lite/demo/selecing_machine_startup/selecting_machine_startup_test.v" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544190759847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce selecting_machine_test:u_basic\|debounce:u_debounce " "Elaborating entity \"debounce\" for hierarchy \"selecting_machine_test:u_basic\|debounce:u_debounce\"" {  } { { "selecting_machine_startup_test.v" "u_debounce" { Text "E:/prime_for_FPGA/Lite/demo/selecing_machine_startup/selecting_machine_startup_test.v" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544190759854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divider selecting_machine_test:u_basic\|frequency_divider:u_clk_5 " "Elaborating entity \"frequency_divider\" for hierarchy \"selecting_machine_test:u_basic\|frequency_divider:u_clk_5\"" {  } { { "selecting_machine_startup_test.v" "u_clk_5" { Text "E:/prime_for_FPGA/Lite/demo/selecing_machine_startup/selecting_machine_startup_test.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544190759864 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 selecting_machine_startup_test.v(671) " "Verilog HDL assignment warning at selecting_machine_startup_test.v(671): truncated value with size 32 to match size of target (28)" {  } { { "selecting_machine_startup_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecing_machine_startup/selecting_machine_startup_test.v" 671 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544190759864 "|selecting_machine_startup_test|selecting_machine_test:u_basic|frequency_divider:u_clk_5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divider selecting_machine_test:u_basic\|frequency_divider:u_clk_4 " "Elaborating entity \"frequency_divider\" for hierarchy \"selecting_machine_test:u_basic\|frequency_divider:u_clk_4\"" {  } { { "selecting_machine_startup_test.v" "u_clk_4" { Text "E:/prime_for_FPGA/Lite/demo/selecing_machine_startup/selecting_machine_startup_test.v" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544190759871 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 selecting_machine_startup_test.v(671) " "Verilog HDL assignment warning at selecting_machine_startup_test.v(671): truncated value with size 32 to match size of target (28)" {  } { { "selecting_machine_startup_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecing_machine_startup/selecting_machine_startup_test.v" 671 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544190759872 "|selecting_machine_startup_test|selecting_machine_test:u_basic|frequency_divider:u_clk_4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divider selecting_machine_test:u_basic\|frequency_divider:u_clk_3 " "Elaborating entity \"frequency_divider\" for hierarchy \"selecting_machine_test:u_basic\|frequency_divider:u_clk_3\"" {  } { { "selecting_machine_startup_test.v" "u_clk_3" { Text "E:/prime_for_FPGA/Lite/demo/selecing_machine_startup/selecting_machine_startup_test.v" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544190759878 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 selecting_machine_startup_test.v(671) " "Verilog HDL assignment warning at selecting_machine_startup_test.v(671): truncated value with size 32 to match size of target (28)" {  } { { "selecting_machine_startup_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecing_machine_startup/selecting_machine_startup_test.v" 671 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544190759879 "|selecting_machine_startup_test|selecting_machine_test:u_basic|frequency_divider:u_clk_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divider selecting_machine_test:u_basic\|frequency_divider:u_clk_2 " "Elaborating entity \"frequency_divider\" for hierarchy \"selecting_machine_test:u_basic\|frequency_divider:u_clk_2\"" {  } { { "selecting_machine_startup_test.v" "u_clk_2" { Text "E:/prime_for_FPGA/Lite/demo/selecing_machine_startup/selecting_machine_startup_test.v" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544190759886 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 selecting_machine_startup_test.v(671) " "Verilog HDL assignment warning at selecting_machine_startup_test.v(671): truncated value with size 32 to match size of target (28)" {  } { { "selecting_machine_startup_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecing_machine_startup/selecting_machine_startup_test.v" 671 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544190759886 "|selecting_machine_startup_test|selecting_machine_test:u_basic|frequency_divider:u_clk_2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divider selecting_machine_test:u_basic\|frequency_divider:u_clk_1 " "Elaborating entity \"frequency_divider\" for hierarchy \"selecting_machine_test:u_basic\|frequency_divider:u_clk_1\"" {  } { { "selecting_machine_startup_test.v" "u_clk_1" { Text "E:/prime_for_FPGA/Lite/demo/selecing_machine_startup/selecting_machine_startup_test.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544190759893 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 selecting_machine_startup_test.v(671) " "Verilog HDL assignment warning at selecting_machine_startup_test.v(671): truncated value with size 32 to match size of target (28)" {  } { { "selecting_machine_startup_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecing_machine_startup/selecting_machine_startup_test.v" 671 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544190759894 "|selecting_machine_startup_test|selecting_machine_test:u_basic|frequency_divider:u_clk_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divider selecting_machine_test:u_basic\|frequency_divider:u_clk_0 " "Elaborating entity \"frequency_divider\" for hierarchy \"selecting_machine_test:u_basic\|frequency_divider:u_clk_0\"" {  } { { "selecting_machine_startup_test.v" "u_clk_0" { Text "E:/prime_for_FPGA/Lite/demo/selecing_machine_startup/selecting_machine_startup_test.v" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544190759901 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 selecting_machine_startup_test.v(671) " "Verilog HDL assignment warning at selecting_machine_startup_test.v(671): truncated value with size 32 to match size of target (28)" {  } { { "selecting_machine_startup_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecing_machine_startup/selecting_machine_startup_test.v" 671 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544190759901 "|selecting_machine_startup_test|selecting_machine_test:u_basic|frequency_divider:u_clk_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_chi selecting_machine_test:u_basic\|sequencer_chi:u_sequencer_chi " "Elaborating entity \"sequencer_chi\" for hierarchy \"selecting_machine_test:u_basic\|sequencer_chi:u_sequencer_chi\"" {  } { { "selecting_machine_startup_test.v" "u_sequencer_chi" { Text "E:/prime_for_FPGA/Lite/demo/selecing_machine_startup/selecting_machine_startup_test.v" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544190759909 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 selecting_machine_startup_test.v(386) " "Verilog HDL assignment warning at selecting_machine_startup_test.v(386): truncated value with size 32 to match size of target (4)" {  } { { "selecting_machine_startup_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecing_machine_startup/selecting_machine_startup_test.v" 386 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544190759910 "|selecting_machine_startup_test|selecting_machine_test:u_basic|sequencer_chi:u_sequencer_chi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_eng selecting_machine_test:u_basic\|sequencer_eng:u_sequencer_eng " "Elaborating entity \"sequencer_eng\" for hierarchy \"selecting_machine_test:u_basic\|sequencer_eng:u_sequencer_eng\"" {  } { { "selecting_machine_startup_test.v" "u_sequencer_eng" { Text "E:/prime_for_FPGA/Lite/demo/selecing_machine_startup/selecting_machine_startup_test.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544190759916 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 selecting_machine_startup_test.v(336) " "Verilog HDL assignment warning at selecting_machine_startup_test.v(336): truncated value with size 32 to match size of target (4)" {  } { { "selecting_machine_startup_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecing_machine_startup/selecting_machine_startup_test.v" 336 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544190759916 "|selecting_machine_startup_test|selecting_machine_test:u_basic|sequencer_eng:u_sequencer_eng"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_num selecting_machine_test:u_basic\|sequencer_num:u_sequencer_num_4 " "Elaborating entity \"sequencer_num\" for hierarchy \"selecting_machine_test:u_basic\|sequencer_num:u_sequencer_num_4\"" {  } { { "selecting_machine_startup_test.v" "u_sequencer_num_4" { Text "E:/prime_for_FPGA/Lite/demo/selecing_machine_startup/selecting_machine_startup_test.v" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544190759924 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 selecting_machine_startup_test.v(361) " "Verilog HDL assignment warning at selecting_machine_startup_test.v(361): truncated value with size 32 to match size of target (4)" {  } { { "selecting_machine_startup_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecing_machine_startup/selecting_machine_startup_test.v" 361 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544190759924 "|selecting_machine_startup_test|selecting_machine_test:u_basic|sequencer_num:u_sequencer_num_4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_seg selecting_machine_test:u_basic\|decode_seg:u_decode_seg " "Elaborating entity \"decode_seg\" for hierarchy \"selecting_machine_test:u_basic\|decode_seg:u_decode_seg\"" {  } { { "selecting_machine_startup_test.v" "u_decode_seg" { Text "E:/prime_for_FPGA/Lite/demo/selecing_machine_startup/selecting_machine_startup_test.v" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544190759930 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 selecting_machine_startup_test.v(417) " "Verilog HDL assignment warning at selecting_machine_startup_test.v(417): truncated value with size 32 to match size of target (3)" {  } { { "selecting_machine_startup_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecing_machine_startup/selecting_machine_startup_test.v" 417 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544190759931 "|selecting_machine_startup_test|selecting_machine_test:u_basic|decode_seg:u_decode_seg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_lattice selecting_machine_test:u_basic\|decode_lattice:u2 " "Elaborating entity \"decode_lattice\" for hierarchy \"selecting_machine_test:u_basic\|decode_lattice:u2\"" {  } { { "selecting_machine_startup_test.v" "u2" { Text "E:/prime_for_FPGA/Lite/demo/selecing_machine_startup/selecting_machine_startup_test.v" 318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544190759941 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 selecting_machine_startup_test.v(492) " "Verilog HDL assignment warning at selecting_machine_startup_test.v(492): truncated value with size 32 to match size of target (3)" {  } { { "selecting_machine_startup_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecing_machine_startup/selecting_machine_startup_test.v" 492 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544190759941 "|selecting_machine_startup_test|selecting_machine_test:u_basic|decode_lattice:u2"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "digit_cath\[6\] VCC " "Pin \"digit_cath\[6\]\" is stuck at VCC" {  } { { "selecting_machine_startup_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecing_machine_startup/selecting_machine_startup_test.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544190760529 "|selecting_machine_startup_test|digit_cath[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit_cath\[7\] VCC " "Pin \"digit_cath\[7\]\" is stuck at VCC" {  } { { "selecting_machine_startup_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecing_machine_startup/selecting_machine_startup_test.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544190760529 "|selecting_machine_startup_test|digit_cath[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1544190760529 ""}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "selecting_machine_startup_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecing_machine_startup/selecting_machine_startup_test.v" 331 -1 0 } } { "selecting_machine_startup_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecing_machine_startup/selecting_machine_startup_test.v" 562 -1 0 } } { "selecting_machine_startup_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecing_machine_startup/selecting_machine_startup_test.v" 642 -1 0 } } { "selecting_machine_startup_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecing_machine_startup/selecting_machine_startup_test.v" 650 -1 0 } } { "selecting_machine_startup_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecing_machine_startup/selecting_machine_startup_test.v" 613 -1 0 } }  } 0 18000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1544190760537 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "828 " "Implemented 828 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1544190760906 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1544190760906 ""} { "Info" "ICUT_CUT_TM_LCELLS" "786 " "Implemented 786 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1544190760906 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1544190760906 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4812 " "Peak virtual memory: 4812 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1544190760999 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 07 21:52:40 2018 " "Processing ended: Fri Dec 07 21:52:40 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1544190760999 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1544190760999 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1544190760999 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1544190760999 ""}
