============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.14-s082_1
  Generated on:           Feb 27 2026  12:51:14 pm
  Module:                 RISC_V
  Operating conditions:   slow (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                            
   Gate    Instances  Area     Library   
-----------------------------------------
AOI22X4            1  0.000    gpdk045bc 
AOI2BB2X1          1  0.000    gpdk045bc 
DFFRHQX4           1  0.000    gpdk045bc 
DFFRX4            29  0.000    gpdk045bc 
INVX2              2  0.000    gpdk045bc 
INVX4              2  0.000    gpdk045bc 
INVXL              1  0.000    gpdk045bc 
MXI2X1            26  0.000    gpdk045bc 
NOR2BX4            9  0.000    gpdk045bc 
NOR2X1            28  0.000    gpdk045bc 
NOR2X2             2  0.000    gpdk045bc 
NOR2X4             2  0.000    gpdk045bc 
NOR2X6             1  0.000    gpdk045bc 
NOR4BBX4           2  0.000    gpdk045bc 
NOR4BX4           12  0.000    gpdk045bc 
NOR4X8             2  0.000    gpdk045bc 
XNOR2X4            1  0.000    gpdk045bc 
-----------------------------------------
total            122  0.000              


                                      
     Type      Instances  Area Area % 
--------------------------------------
sequential            30 0.000    0.0 
inverter               5 0.000    0.0 
logic                 87 0.000    0.0 
physical_cells         0 0.000    0.0 
--------------------------------------
total                122 0.000    0.0 

