
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.841218                       # Number of seconds simulated
sim_ticks                                841218335937                       # Number of ticks simulated
final_tick                               1174440094956                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 142706                       # Simulator instruction rate (inst/s)
host_op_rate                                   142706                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               40015531                       # Simulator tick rate (ticks/s)
host_mem_usage                                2346896                       # Number of bytes of host memory used
host_seconds                                 21022.30                       # Real time elapsed on the host
sim_insts                                  3000000002                       # Number of instructions simulated
sim_ops                                    3000000002                       # Number of ops (including micro ops) simulated
system.mem_ctrls.bytes_read::switch_cpus.inst          768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data        90048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              90816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total           768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        89472                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           89472                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data         1407                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1419                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          1398                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1398                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst          913                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data       107045                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                107958                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst          913                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total              913                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks          106360                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               106360                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks          106360                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst          913                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data       107045                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total               214318                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        1419                       # Total number of read requests accepted by DRAM controller
system.mem_ctrls.writeReqs                       1398                       # Total number of write requests accepted by DRAM controller
system.mem_ctrls.readBursts                      1419                       # Total number of DRAM read bursts. Each DRAM read request translates to either one or multiple DRAM read bursts
system.mem_ctrls.writeBursts                     1398                       # Total number of DRAM write bursts. Each DRAM write request translates to either one or multiple DRAM write bursts
system.mem_ctrls.bytesRead                      90816                       # Total number of bytes read from memory
system.mem_ctrls.bytesWritten                   89472                       # Total number of bytes written to memory
system.mem_ctrls.bytesConsumedRd                90816                       # bytesRead derated as per pkt->getSize()
system.mem_ctrls.bytesConsumedWr                89472                       # bytesWritten derated as per pkt->getSize()
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by write Q
system.mem_ctrls.neitherReadNorWrite                0                       # Reqs where no action is needed
system.mem_ctrls.perBankRdReqs::0                 101                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::1                 117                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::2                  56                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::3                  91                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::4                  59                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::5                 195                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::6                 105                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::7                 106                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::8                 121                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::9                  84                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::10                 43                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::11                 65                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::12                 80                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::13                 78                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::14                 62                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::15                 56                       # Track reads on a per bank basis
system.mem_ctrls.perBankWrReqs::0                 101                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::1                 115                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::2                  56                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::3                  89                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::4                  59                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::5                 190                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::6                 104                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::7                 104                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::8                 119                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::9                  84                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::10                 42                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::11                 65                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::12                 80                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::13                 78                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::14                 60                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::15                 52                       # Track writes on a per bank basis
system.mem_ctrls.numRdRetry                         0                       # Number of times rd buffer was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times wr buffer was full causing retry
system.mem_ctrls.totGap                  837441646740                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::1                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::2                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::3                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::4                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::5                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::6                  1419                       # Categorize read packet sizes
system.mem_ctrls.writePktSize::0                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::1                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::2                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::3                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::4                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::5                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::6                 1398                       # Categorize write packet sizes
system.mem_ctrls.rdQLenPdf::0                    1398                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                      61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                      61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                      61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                      61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                      61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                      61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                      61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                      61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                      61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                      61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1320                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    135.078788                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    91.595818                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   189.958121                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64             981     74.32%     74.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128            125      9.47%     83.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192             46      3.48%     87.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256             33      2.50%     89.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320             23      1.74%     91.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384             26      1.97%     93.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448             16      1.21%     94.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512              9      0.68%     95.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::576             10      0.76%     96.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640              9      0.68%     96.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::704              5      0.38%     97.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768              4      0.30%     97.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::832              6      0.45%     97.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896              3      0.23%     98.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::960              4      0.30%     98.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024             4      0.30%     98.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1088             4      0.30%     99.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1152             5      0.38%     99.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1216             1      0.08%     99.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1280             2      0.15%     99.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1344             3      0.23%     99.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1472             1      0.08%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1320                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     27943071                       # Total cycles spent in queuing delays
system.mem_ctrls.totMemAccLat                60695571                       # Sum of mem lat for all requests
system.mem_ctrls.totBusLat                    7095000                       # Total cycles spent in databus access
system.mem_ctrls.totBankLat                  25657500                       # Total cycles spent in bank access
system.mem_ctrls.avgQLat                     19692.09                       # Average queueing delay per request
system.mem_ctrls.avgBankLat                  18081.40                       # Average bank access latency per request
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per request
system.mem_ctrls.avgMemAccLat                42773.48                       # Average memory access latency
system.mem_ctrls.avgRdBW                         0.11                       # Average achieved read bandwidth in MB/s
system.mem_ctrls.avgWrBW                         0.11                       # Average achieved write bandwidth in MB/s
system.mem_ctrls.avgConsumedRdBW                 0.11                       # Average consumed read bandwidth in MB/s
system.mem_ctrls.avgConsumedWrBW                 0.11                       # Average consumed write bandwidth in MB/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MB/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length over time
system.mem_ctrls.avgWrQLen                      10.53                       # Average write queue length over time
system.mem_ctrls.readRowHits                     1164                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     315                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.03                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                22.53                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                  297281379.74                       # Average gap between requests
system.membus.throughput                       214318                       # Throughput (bytes/s)
system.membus.trans_dist::ReadReq                 119                       # Transaction distribution
system.membus.trans_dist::ReadResp                119                       # Transaction distribution
system.membus.trans_dist::Writeback              1398                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1300                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1300                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         4236                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   4236                       # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.l2.mem_side::system.mem_ctrls.port       180288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total              180288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus                 180288                       # Total data (bytes)
system.membus.snoop_data_through_bus                0                       # Total snoop data (bytes)
system.membus.reqLayer0.occupancy             4662333                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            4515411                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       752118531                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    742844849                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect     88057416                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    462773760                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       462647773                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     99.972776                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS         8711888                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect          210                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits            879172432                       # DTB read hits
system.switch_cpus.dtb.read_misses            5027357                       # DTB read misses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_accesses        884199789                       # DTB read accesses
system.switch_cpus.dtb.write_hits           118786934                       # DTB write hits
system.switch_cpus.dtb.write_misses            311090                       # DTB write misses
system.switch_cpus.dtb.write_acv                    1                       # DTB write access violations
system.switch_cpus.dtb.write_accesses       119098024                       # DTB write accesses
system.switch_cpus.dtb.data_hits            997959366                       # DTB hits
system.switch_cpus.dtb.data_misses            5338447                       # DTB misses
system.switch_cpus.dtb.data_acv                     1                       # DTB access violations
system.switch_cpus.dtb.data_accesses       1003297813                       # DTB accesses
system.switch_cpus.itb.fetch_hits           723221614                       # ITB hits
system.switch_cpus.itb.fetch_misses               948                       # ITB misses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_accesses       723222562                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.switch_cpus.numCycles               2526181189                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles   1451174215                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             4426912371                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           752118531                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    471359661                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             818653826                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles       345578920                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles         256963                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.MiscStallCycles           33                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         7922                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.CacheLines         723221614                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes      52322489                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples   2526178875                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.752414                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.880882                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       1707525049     67.59%     67.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         85652653      3.39%     70.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         68633704      2.72%     73.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         11325207      0.45%     74.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         76576228      3.03%     77.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5        206631941      8.18%     85.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         61524987      2.44%     87.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          5070698      0.20%     88.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        303238408     12.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   2526178875                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.297729                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.752413                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles       1486222721                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles        295549                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         783512942                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles         62102                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles      256085560                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved       507202                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred           361                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     4236710392                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts           390                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles      256085560                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles       1518266665                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles          198098                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles        60603                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         751500637                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles         67311                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     4073009230                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents           147                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents            202                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents         83463                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.RenamedOperands   3232332572                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    5880079539                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   5880001365                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups        78174                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1583643228                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps       1648689302                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts         2578                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts         2320                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            201699                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads   1010487931                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    139281266                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads     21633755                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      4571335                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         3743869924                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded         3518                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        3199982531                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued      2303064                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined   1671410507                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined   1004940266                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved         1510                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples   2526178875                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.266728                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.405335                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   1092589853     43.25%     43.25% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    411262212     16.28%     59.53% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    559981966     22.17%     81.70% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    277896872     11.00%     92.70% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    111418766      4.41%     97.11% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     56397897      2.23%     99.34% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      9026701      0.36%     99.70% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      7595848      0.30%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8         8760      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   2526178875                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           88886     16.72%     16.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     16.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     16.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     16.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     16.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     16.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     16.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     16.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     16.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     16.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     16.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     16.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     16.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     16.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     16.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     16.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     16.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     16.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     16.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     16.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     16.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     16.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     16.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     16.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     16.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     16.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     16.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     16.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         437863     82.35%     99.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite          4946      0.93%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    2143902674     67.00%     67.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         6733      0.00%     67.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     67.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd        18902      0.00%     67.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     67.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt        13702      0.00%     67.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult         7354      0.00%     67.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     67.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     67.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     67.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     67.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     67.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     67.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     67.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     67.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     67.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     67.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     67.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     67.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     67.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     67.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     67.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     67.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     67.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     67.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     67.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     67.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    931175647     29.10%     96.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    124857519      3.90%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     3199982531                       # Type of FU issued
system.switch_cpus.iq.rate                   1.266727                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt              531695                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.000166                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   8928883090                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   5415217435                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   2943184428                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads        95604                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes        73825                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses        45179                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     3200466424                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses           47802                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads        53287                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads    462048763                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses          485                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation         7878                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores     64538459                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked        10727                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles      256085560                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles             507                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles           470                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   3744654111                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts      6328322                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts    1010487931                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    139281266                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts         2120                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents            484                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents         7878                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect     67946887                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect     40740306                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts    108687193                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    3083615823                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     884199847                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts    116366706                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                780669                       # number of nop insts executed
system.switch_cpus.iew.exec_refs           1003297880                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        431770938                       # Number of branches executed
system.switch_cpus.iew.exec_stores          119098033                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.220663                       # Inst execution rate
system.switch_cpus.iew.wb_sent             2983767325                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            2943229607                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers        2222649255                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        2504904986                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.165090                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.887319                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts   1705706476                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         2008                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts     88057060                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   2270093315                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.881292                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.681731                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   1442839863     63.56%     63.56% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    411232042     18.12%     81.67% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    161102265      7.10%     88.77% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     44071383      1.94%     90.71% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4    113890494      5.02%     95.73% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     20562080      0.91%     96.63% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     12051259      0.53%     97.17% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     10466208      0.46%     97.63% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     53877721      2.37%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   2270093315                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   2000615875                       # Number of instructions committed
system.switch_cpus.commit.committedOps     2000615875                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              623181966                       # Number of memory references committed
system.switch_cpus.commit.loads             548439159                       # Number of loads committed
system.switch_cpus.commit.membars                1004                       # Number of memory barriers committed
system.switch_cpus.commit.branches          341822021                       # Number of branches committed
system.switch_cpus.commit.fp_insts              42528                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts        1999856065                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls       208059                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events      53877721                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads           5904020797                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          7672618141                       # The number of ROB writes
system.switch_cpus.timesIdled                      23                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                    2314                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          2000000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2000000001                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total    2000000001                       # Number of Instructions Simulated
system.switch_cpus.cpi                       1.263091                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.263091                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.791709                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.791709                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       4448194717                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      2428076331                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads             42019                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes            41706                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads            2259                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes           2008                       # number of misc regfile writes
system.l2.tags.numFaultyBlocks_VDD1                 0                       # number of faulty blocks in the cache at VDD1 (lowest)
system.l2.tags.numFaultyBlocks_VDD2                 0                       # number of faulty blocks in the cache at VDD2 (mid)
system.l2.tags.numFaultyBlocks_VDD3                 0                       # number of faulty blocks in the cache at VDD3 (highest)
system.l2.tags.blockFaultRate_VDD1                  0                       # Proportion of faulty blocks in the cache at VDD1
system.l2.tags.blockFaultRate_VDD2                  0                       # Proportion of faulty blocks in the cache at VDD2
system.l2.tags.blockFaultRate_VDD3                  0                       # Proportion of faulty blocks in the cache at VDD3
system.l2.tags.cycles_VDD1                          0                       # Total number of cycles spent on VDD1
system.l2.tags.cycles_VDD2                          0                       # Total number of cycles spent on VDD2
system.l2.tags.cycles_VDD3                 3526847126                       # Total number of cycles spent on VDD3
system.l2.tags.accessEnergy_VDD1                    0                       # Total dynamic energy dissipated at VDD1 in nJ
system.l2.tags.accessEnergy_VDD2                    0                       # Total dynamic energy dissipated at VDD2 in nJ
system.l2.tags.accessEnergy_VDD3         3151990.048736                       # Total dynamic energy dissipated at VDD3 in nJ
system.l2.tags.accessEnergy_tot          3151990.048736                       # Total dynamic energy dissipated in nJ
system.l2.tags.transitionsTo_VDD1                   0                       # Total number of transitions to VDD1
system.l2.tags.transitionsTo_VDD2                   0                       # Total number of transitions to VDD2
system.l2.tags.transitionsTo_VDD3                   0                       # Total number of transitions to VDD3
system.l2.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.l2.tags.avgConsecutiveCycles_VDD2          nan                       # Average number of consecutive cycles spent at VDD2
system.l2.tags.avgConsecutiveCycles_VDD3          inf                       # Average number of consecutive cycles spent at VDD3
system.l2.tags.proportionExecTime_VDD1              0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.l2.tags.proportionExecTime_VDD2              0                       # Proportion of total execution time that was spent at VDD2 for this cache
system.l2.tags.proportionExecTime_VDD3              1                       # Proportion of total execution time that was spent at VDD3 for this cache
system.l2.tags.staticPower_avg           19638.771150                       # Average static power of this cache over the entire execution
system.l2.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.l2.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.l2.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.l2.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.l2.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.l2.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.l2.tags.numInvalidateOnlyTo_VDD1             0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.l2.tags.numInvalidateOnlyTo_VDD2             0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.l2.tags.numInvalidateOnlyTo_VDD3             0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.l2.tags.numMadeAvailableTo_VDD1              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.l2.tags.numMadeAvailableTo_VDD2              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.l2.tags.numMadeAvailableTo_VDD3              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.l2.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.l2.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.l2.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.l2.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.l2.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.l2.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.l2.tags.replacements                      1421                       # number of replacements
system.l2.tags.tagsinuse                 131036.733624                       # Cycle average of tags in use
system.l2.tags.total_refs                    13563370                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    132444                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    102.408339                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    81925.047689                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst    11.317590                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data    55.194704                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst                73                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      48972.173640                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.625039                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.000086                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.000421                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000557                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.373628                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999731                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.data      5154522                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 5154522                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          3538258                       # number of Writeback hits
system.l2.Writeback_hits::total               3538258                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus.data        16806                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 16806                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.data       5171328                       # number of demand (read+write) hits
system.l2.demand_hits::total                  5171328                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.data      5171328                       # number of overall hits
system.l2.overall_hits::total                 5171328                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst           12                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data          107                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   119                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data         1300                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1300                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst           12                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data         1407                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1419                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst           12                       # number of overall misses
system.l2.overall_misses::switch_cpus.data         1407                       # number of overall misses
system.l2.overall_misses::total                  1419                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst       776060                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data      8384938                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total         9160998                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data     94616718                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      94616718                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst       776060                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data    103001656                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        103777716                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst       776060                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data    103001656                       # number of overall miss cycles
system.l2.overall_miss_latency::total       103777716                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst           12                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data      5154629                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             5154641                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      3538258                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           3538258                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data        18106                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             18106                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst           12                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      5172735                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5172747                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst           12                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      5172735                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5172747                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.000021                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.000023                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.071799                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.071799                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.000272                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.000274                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.000272                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.000274                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 64671.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 78363.906542                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 76983.176471                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 72782.090769                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 72782.090769                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 64671.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 73206.578536                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 73134.401691                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 64671.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 73206.578536                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 73134.401691                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1398                       # number of writebacks
system.l2.writebacks::total                      1398                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst           12                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data          107                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              119                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data         1300                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1300                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst           12                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data         1407                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1419                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst           12                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data         1407                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1419                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst       685810                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data      7587074                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total      8272884                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data     84583902                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     84583902                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst       685810                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data     92170976                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     92856786                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst       685810                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data     92170976                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     92856786                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.000021                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.000023                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.071799                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.071799                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.000272                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.000274                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.000272                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.000274                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 57150.833333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 70907.233645                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 69520.033613                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 65064.540000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65064.540000                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 57150.833333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 65508.867093                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 65438.186047                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 57150.833333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 65508.867093                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 65438.186047                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.tol2bus.throughput                   662734389                       # Throughput (bytes/s)
system.tol2bus.trans_dist::ReadReq            5154641                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           5154641                       # Transaction distribution
system.tol2bus.trans_dist::Writeback          3538258                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            18106                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           18106                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           24                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     13883728                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              13883752                       # Packet count per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side          768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    557503552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size::total          557504320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.data_through_bus             557504320                       # Total data (bytes)
system.tol2bus.snoop_data_through_bus               0                       # Total snoop data (bytes)
system.tol2bus.reqLayer0.occupancy         5257244493                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             14815                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        5167765174                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.6                       # Layer utilization (%)
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.tags.numFaultyBlocks_VDD1            0                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.icache.tags.numFaultyBlocks_VDD2            0                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.icache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.icache.tags.blockFaultRate_VDD1            0                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.icache.tags.blockFaultRate_VDD2            0                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.icache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.icache.tags.cycles_VDD1                  0                       # Total number of cycles spent on VDD1
system.cpu.icache.tags.cycles_VDD2                  0                       # Total number of cycles spent on VDD2
system.cpu.icache.tags.cycles_VDD3         3526847130                       # Total number of cycles spent on VDD3
system.cpu.icache.tags.accessEnergy_VDD1            0                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.icache.tags.accessEnergy_VDD2            0                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.icache.tags.accessEnergy_VDD3 44073124.960411                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.icache.tags.accessEnergy_tot  44073124.960411                       # Total dynamic energy dissipated in nJ
system.cpu.icache.tags.transitionsTo_VDD1            0                       # Total number of transitions to VDD1
system.cpu.icache.tags.transitionsTo_VDD2            0                       # Total number of transitions to VDD2
system.cpu.icache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.icache.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.cpu.icache.tags.avgConsecutiveCycles_VDD2          nan                       # Average number of consecutive cycles spent at VDD2
system.cpu.icache.tags.avgConsecutiveCycles_VDD3          inf                       # Average number of consecutive cycles spent at VDD3
system.cpu.icache.tags.proportionExecTime_VDD1            0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.icache.tags.proportionExecTime_VDD2            0                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.icache.tags.proportionExecTime_VDD3            1                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.icache.tags.staticPower_avg     673.950770                       # Average static power of this cache over the entire execution
system.cpu.icache.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.icache.tags.numInvalidateOnlyTo_VDD1            0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.icache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.icache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.icache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numMadeAvailableTo_VDD2            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.icache.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.icache.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.icache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.icache.tags.replacements                 0                       # number of replacements
system.cpu.icache.tags.tagsinuse           991.317590                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1723886522                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               992                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          1737788.832661                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst    11.317590                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::cpu.inst          980                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.002763                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::cpu.inst     0.239258                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.242021                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst    723221595                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       723221595                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    723221595                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        723221595                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    723221595                       # number of overall hits
system.cpu.icache.overall_hits::total       723221595                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst           19                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            19                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst           19                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             19                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst           19                       # number of overall misses
system.cpu.icache.overall_misses::total            19                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst      1188660                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      1188660                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst      1188660                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      1188660                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst      1188660                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      1188660                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    723221614                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    723221614                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    723221614                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    723221614                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    723221614                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    723221614                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 62561.052632                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 62561.052632                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 62561.052632                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 62561.052632                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 62561.052632                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 62561.052632                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst            7                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst            7                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst            7                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst           12                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           12                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst           12                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           12                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst           12                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           12                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst       788381                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       788381                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst       788381                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       788381                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst       788381                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       788381                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 65698.416667                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 65698.416667                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 65698.416667                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 65698.416667                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 65698.416667                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 65698.416667                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.numFaultyBlocks_VDD1            0                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.dcache.tags.numFaultyBlocks_VDD2            0                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.dcache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.dcache.tags.blockFaultRate_VDD1            0                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.dcache.tags.blockFaultRate_VDD2            0                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.dcache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.dcache.tags.cycles_VDD1                  0                       # Total number of cycles spent on VDD1
system.cpu.dcache.tags.cycles_VDD2                  0                       # Total number of cycles spent on VDD2
system.cpu.dcache.tags.cycles_VDD3         3526847130                       # Total number of cycles spent on VDD3
system.cpu.dcache.tags.accessEnergy_VDD1            0                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.dcache.tags.accessEnergy_VDD2            0                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.dcache.tags.accessEnergy_VDD3 58127693.167797                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.dcache.tags.accessEnergy_tot  58127693.167797                       # Total dynamic energy dissipated in nJ
system.cpu.dcache.tags.transitionsTo_VDD1            0                       # Total number of transitions to VDD1
system.cpu.dcache.tags.transitionsTo_VDD2            0                       # Total number of transitions to VDD2
system.cpu.dcache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.dcache.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.cpu.dcache.tags.avgConsecutiveCycles_VDD2          nan                       # Average number of consecutive cycles spent at VDD2
system.cpu.dcache.tags.avgConsecutiveCycles_VDD3          inf                       # Average number of consecutive cycles spent at VDD3
system.cpu.dcache.tags.proportionExecTime_VDD1            0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD2            0                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD3            1                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.dcache.tags.staticPower_avg     673.950770                       # Average static power of this cache over the entire execution
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD1            0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.dcache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numMadeAvailableTo_VDD2            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.dcache.tags.replacements           5172735                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 4096                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1008596287                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           5176831                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            194.828900                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data  4090.735181                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::cpu.data     5.264819                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.998715                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::cpu.data     0.001285                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data    871247175                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       871247175                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data     74709620                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       74709620                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data          820                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          820                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         1004                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         1004                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    945956795                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        945956795                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    945956795                       # number of overall hits
system.cpu.dcache.overall_hits::total       945956795                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data      7860229                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       7860229                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data        32180                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        32180                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data          202                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          202                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data      7892409                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        7892409                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data      7892409                       # number of overall misses
system.cpu.dcache.overall_misses::total       7892409                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data  36837515940                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  36837515940                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data    769484890                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    769484890                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data      1008990                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      1008990                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data  37607000830                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  37607000830                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data  37607000830                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  37607000830                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    879107404                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    879107404                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data     74741800                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     74741800                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         1022                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         1022                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         1004                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         1004                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    953849204                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    953849204                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    953849204                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    953849204                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.008941                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008941                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.000431                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000431                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.197652                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.197652                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.008274                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.008274                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.008274                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.008274                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data  4686.570320                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  4686.570320                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 23911.898384                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 23911.898384                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data         4995                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total         4995                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data  4764.958434                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  4764.958434                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data  4764.958434                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  4764.958434                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        11205                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        41110                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              4405                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              32                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     2.543700                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets  1284.687500                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      3538258                       # number of writebacks
system.cpu.dcache.writebacks::total           3538258                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data      2705791                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2705791                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data        14085                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        14085                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data      2719876                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2719876                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data      2719876                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2719876                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      5154438                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      5154438                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data        18095                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        18095                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data          202                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          202                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      5172533                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      5172533                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      5172533                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      5172533                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data  18985535896                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  18985535896                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data    158025601                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    158025601                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data       739926                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       739926                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data  19143561497                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  19143561497                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data  19143561497                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  19143561497                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.005863                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005863                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.000242                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000242                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.197652                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.197652                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.005423                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005423                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.005423                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005423                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data  3683.337717                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  3683.337717                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data  8733.108649                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total  8733.108649                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data         3663                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total         3663                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data  3701.003260                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total  3701.003260                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data  3701.003260                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total  3701.003260                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
