INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zi_os/vivado/Lab-12/Lab-12.srcs/sources_1/new/DFlipFlop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFlipFlop
WARNING: [VRFC 10-3676] redeclaration of ansi port 'q' is not allowed [C:/Users/zi_os/vivado/Lab-12/Lab-12.srcs/sources_1/new/DFlipFlop.v:27]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zi_os/vivado/Lab-12/Lab-12.srcs/sim_1/new/testDFlipFlop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testDFlipFlop
INFO: [VRFC 10-2458] undeclared symbol q, assumed default net type wire [C:/Users/zi_os/vivado/Lab-12/Lab-12.srcs/sim_1/new/testDFlipFlop.v:27]
