module mux2X1(
  input [1:0]in,
  input sel,
  output reg out
);
  
  always@(*)
    begin
      if(sel)
        out=in[0];
      else
        out=in[1];
    end
  
endmodule