// Seed: 2609613917
module module_0 (
    input tri0 id_0,
    input wire id_1,
    input tri id_2,
    input wire id_3,
    input tri1 id_4,
    input wand id_5,
    input tri id_6,
    input tri id_7,
    input tri0 id_8,
    input tri id_9,
    input uwire id_10,
    input tri1 id_11,
    input supply1 id_12,
    output tri0 id_13,
    input wor id_14,
    output wire id_15,
    input wand id_16,
    input tri0 id_17,
    output wire id_18,
    output uwire id_19,
    input wor id_20,
    input wor id_21
);
  tri id_23 = 1;
  assign id_19 = id_2;
endmodule
module module_1 (
    input supply1 id_0,
    input supply0 id_1,
    input tri id_2,
    output tri0 id_3,
    inout wire id_4
);
  assign id_4 = 1;
  module_0(
      id_0,
      id_2,
      id_4,
      id_4,
      id_0,
      id_1,
      id_0,
      id_4,
      id_1,
      id_4,
      id_2,
      id_1,
      id_4,
      id_3,
      id_0,
      id_4,
      id_1,
      id_2,
      id_3,
      id_4,
      id_4,
      id_0
  );
endmodule
