	component lab3_qsys is
		port (
			clk_clk                                  : in    std_logic                    := 'X'; -- clk
			digit0_external_connection_export        : out   std_logic_vector(3 downto 0);        -- export
			digit1_external_connection_export        : out   std_logic_vector(3 downto 0);        -- export
			digit2_external_connection_export        : out   std_logic_vector(3 downto 0);        -- export
			digit3_external_connection_export        : out   std_logic_vector(3 downto 0);        -- export
			digit4_external_connection_export        : out   std_logic_vector(3 downto 0);        -- export
			digit5_external_connection_export        : out   std_logic_vector(3 downto 0);        -- export
			opencores_i2c_0_export_0_scl_pad_io      : inout std_logic                    := 'X'; -- scl_pad_io
			opencores_i2c_0_export_0_sda_pad_io      : inout std_logic                    := 'X'; -- sda_pad_io
			piopushbutton_external_connection_export : in    std_logic                    := 'X'; -- export
			reset_reset_n                            : in    std_logic                    := 'X'  -- reset_n
		);
	end component lab3_qsys;

