# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Processor.srcs/sources_1/new/clock_div.vhd" \
"../../../../Processor.srcs/sources_1/new/clock_div_25.vhd" \
"../../../../Processor.srcs/sources_1/new/debounce.vhd" \
"../../../../Processor.srcs/sources_1/new/uart_rx.vhd" \
"../../../../Processor.srcs/sources_1/new/uart_tx.vhd" \
"../../../../Processor.srcs/sources_1/new/uart.vhd" \
"../../../../Processor.srcs/sources_1/new/vga_ctrl.vhd" \
"../../../../Processor.srcs/sources_1/new/regs.vhd" \
"../../../../Processor.srcs/sources_1/new/framebuffer.vhd" \
"../../../../Processor.srcs/sources_1/new/my_alu.vhd" \
"../../../../Processor.srcs/sources_1/new/pixel_pusher.vhd" \
"../../../../Processor.srcs/sources_1/new/controls.vhd" \
"../../../../Processor.ip_user_files/bd/uproc_top_level/ip/uproc_top_level_blk_mem_gen_0_1/uproc_top_level_blk_mem_gen_0_1_sim_netlist.vhdl" \
"../../../../Processor.ip_user_files/bd/uproc_top_level/ip/uproc_top_level_blk_mem_gen_0_2/uproc_top_level_blk_mem_gen_0_2_sim_netlist.vhdl" \
"../../../../Processor.ip_user_files/bd/uproc_top_level/ip/uproc_top_level_clock_div_0_0/sim/uproc_top_level_clock_div_0_0.vhd" \
"../../../../Processor.ip_user_files/bd/uproc_top_level/ip/uproc_top_level_clock_div_25_0_0/sim/uproc_top_level_clock_div_25_0_0.vhd" \
"../../../../Processor.ip_user_files/bd/uproc_top_level/ip/uproc_top_level_debounce_0_0/sim/uproc_top_level_debounce_0_0.vhd" \
"../../../../Processor.ip_user_files/bd/uproc_top_level/ip/uproc_top_level_uart_0_0/sim/uproc_top_level_uart_0_0.vhd" \
"../../../../Processor.ip_user_files/bd/uproc_top_level/ip/uproc_top_level_vga_ctrl_0_0/sim/uproc_top_level_vga_ctrl_0_0.vhd" \
"../../../../Processor.gen/sources_1/bd/uproc_top_level/ipshared/d57c/src/ClockGen.vhd" \
"../../../../Processor.gen/sources_1/bd/uproc_top_level/ipshared/d57c/src/SyncAsync.vhd" \
"../../../../Processor.gen/sources_1/bd/uproc_top_level/ipshared/d57c/src/SyncAsyncReset.vhd" \
"../../../../Processor.gen/sources_1/bd/uproc_top_level/ipshared/d57c/src/DVI_Constants.vhd" \
"../../../../Processor.gen/sources_1/bd/uproc_top_level/ipshared/d57c/src/OutputSERDES.vhd" \
"../../../../Processor.gen/sources_1/bd/uproc_top_level/ipshared/d57c/src/TMDS_Encoder.vhd" \
"../../../../Processor.gen/sources_1/bd/uproc_top_level/ipshared/d57c/src/rgb2dvi.vhd" \
"../../../../Processor.ip_user_files/bd/uproc_top_level/ip/uproc_top_level_rgb2dvi_0_0/sim/uproc_top_level_rgb2dvi_0_0.vhd" \
"../../../../Processor.ip_user_files/bd/uproc_top_level/ip/uproc_top_level_regs_0_0/sim/uproc_top_level_regs_0_0.vhd" \
"../../../../Processor.ip_user_files/bd/uproc_top_level/ip/uproc_top_level_framebuffer_0_0/sim/uproc_top_level_framebuffer_0_0.vhd" \
"../../../../Processor.ip_user_files/bd/uproc_top_level/ip/uproc_top_level_my_alu_0_0/sim/uproc_top_level_my_alu_0_0.vhd" \
"../../../../Processor.ip_user_files/bd/uproc_top_level/ip/uproc_top_level_pixel_pusher_0_0/sim/uproc_top_level_pixel_pusher_0_0.vhd" \
"../../../../Processor.ip_user_files/bd/uproc_top_level/ip/uproc_top_level_controls_0_0/sim/uproc_top_level_controls_0_0.vhd" \
"../../../../Processor.ip_user_files/bd/uproc_top_level/sim/uproc_top_level.vhd" \
"../../../../Processor.gen/sources_1/bd/uproc_top_level/hdl/uproc_top_level_wrapper.vhd" \
"../../../../Processor.srcs/sim_1/new/uproc_top_level_wrapper_tb.vhd" \

# Do not sort compile order
nosort
