

================================================================
== Vivado HLS Report for 'getFRtoBR'
================================================================
* Date:           Thu Jul  4 02:07:01 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        kociembaHls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.510|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+------+-----+------+---------+
    |   Latency  |  Interval  | Pipeline|
    | min |  max | min |  max |   Type  |
    +-----+------+-----+------+---------+
    |   53|  5681|   53|  5681|   none  |
    +-----+------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+------+----------+-----------+-----------+--------+----------+
        |                 |   Latency  | Iteration|  Initiation Interval  |  Trip  |          |
        |    Loop Name    | min |  max |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------------+-----+------+----------+-----------+-----------+--------+----------+
        |- Loop 1         |    2|     2|         1|          -|          -|       3|    no    |
        |- Loop 2         |   36|  5376|  3 ~ 448 |          -|          -|      12|    no    |
        | + Cnk_label1    |    0|   444|        37|          -|          -| 0 ~ 12 |    no    |
        |- Loop 3         |   12|   300|  4 ~ 100 |          -|          -|       3|    no    |
        | + Loop 3.1      |    0|    96|   2 ~ 8  |          -|          -| 0 ~ 12 |    no    |
        |  ++ Loop 3.1.1  |    0|     6|         2|          -|          -|  0 ~ 3 |    no    |
        +-----------------+-----+------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 48
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / (!tmp_s)
	3  / (tmp_s)
3 --> 
	4  / (!tmp)
	43  / (tmp)
4 --> 
	42  / (tmp_173) | (tmp_i)
	5  / (!tmp_173 & !tmp_i)
5 --> 
	6  / (!exitcond_i)
	42  / (exitcond_i)
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	5  / true
42 --> 
	3  / true
43 --> 
	44  / (!tmp_198)
44 --> 
	47  / (tmp_202)
	45  / (!tmp_202)
45 --> 
	46  / (!exitcond)
	44  / (exitcond)
46 --> 
	45  / true
47 --> 
	48  / true
48 --> 
	43  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%edge4_1 = alloca i4"   --->   Operation 49 'alloca' 'edge4_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%edge4_2 = alloca i4"   --->   Operation 50 'alloca' 'edge4_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%edge4_3 = alloca i4"   --->   Operation 51 'alloca' 'edge4_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (1.76ns)   --->   "br label %._crit_edge" [cubiecube.cpp:436]   --->   Operation 52 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 5.29>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%p_rec = phi i2 [ 0, %0 ], [ %p_sum, %._crit_edge ]"   --->   Operation 53 'phi' 'p_rec' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%edge4_1_load = load i4* %edge4_1"   --->   Operation 54 'load' 'edge4_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%edge4_2_load = load i4* %edge4_2"   --->   Operation 55 'load' 'edge4_2_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%edge4_3_load = load i4* %edge4_3"   --->   Operation 56 'load' 'edge4_3_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (1.56ns)   --->   "%p_sum = add i2 %p_rec, 1"   --->   Operation 57 'add' 'p_sum' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (1.95ns)   --->   "%edge4_1_1 = call i4 @_ssdm_op_Mux.ap_auto.4i4.i2(i4 %edge4_1_load, i4 0, i4 %edge4_1_load, i4 %edge4_1_load, i2 %p_sum)"   --->   Operation 58 'mux' 'edge4_1_1' <Predicate = true> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (1.95ns)   --->   "%edge4_2_1 = call i4 @_ssdm_op_Mux.ap_auto.4i4.i2(i4 %edge4_2_load, i4 %edge4_2_load, i4 0, i4 %edge4_2_load, i2 %p_sum)"   --->   Operation 59 'mux' 'edge4_2_1' <Predicate = true> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (1.95ns)   --->   "%edge4_3_1 = call i4 @_ssdm_op_Mux.ap_auto.4i4.i2(i4 0, i4 %edge4_3_load, i4 %edge4_3_load, i4 0, i2 %p_sum)"   --->   Operation 60 'mux' 'edge4_3_1' <Predicate = true> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.95ns)   --->   "%tmp_s = icmp eq i2 %p_rec, -2" [cubiecube.cpp:436]   --->   Operation 61 'icmp' 'tmp_s' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 62 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "store i4 %edge4_3_1, i4* %edge4_3"   --->   Operation 63 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "store i4 %edge4_2_1, i4* %edge4_2"   --->   Operation 64 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "store i4 %edge4_1_1, i4* %edge4_1"   --->   Operation 65 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %.preheader4.preheader, label %._crit_edge" [cubiecube.cpp:436]   --->   Operation 66 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%edge4_3_1_40 = alloca i4"   --->   Operation 67 'alloca' 'edge4_3_1_40' <Predicate = (tmp_s)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%edge4_3_2 = alloca i4"   --->   Operation 68 'alloca' 'edge4_3_2' <Predicate = (tmp_s)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%edge4_3_3 = alloca i4"   --->   Operation 69 'alloca' 'edge4_3_3' <Predicate = (tmp_s)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%edge4_3_4 = alloca i4"   --->   Operation 70 'alloca' 'edge4_3_4' <Predicate = (tmp_s)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%a_1 = alloca i32"   --->   Operation 71 'alloca' 'a_1' <Predicate = (tmp_s)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%x = alloca i32"   --->   Operation 72 'alloca' 'x' <Predicate = (tmp_s)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (1.76ns)   --->   "store i32 0, i32* %x"   --->   Operation 73 'store' <Predicate = (tmp_s)> <Delay = 1.76>
ST_2 : Operation 74 [1/1] (1.76ns)   --->   "store i32 0, i32* %a_1"   --->   Operation 74 'store' <Predicate = (tmp_s)> <Delay = 1.76>
ST_2 : Operation 75 [1/1] (1.76ns)   --->   "store i4 %edge4_3_1, i4* %edge4_3_4"   --->   Operation 75 'store' <Predicate = (tmp_s)> <Delay = 1.76>
ST_2 : Operation 76 [1/1] (1.76ns)   --->   "store i4 %edge4_2_1, i4* %edge4_3_3"   --->   Operation 76 'store' <Predicate = (tmp_s)> <Delay = 1.76>
ST_2 : Operation 77 [1/1] (1.76ns)   --->   "store i4 %edge4_1_1, i4* %edge4_3_2"   --->   Operation 77 'store' <Predicate = (tmp_s)> <Delay = 1.76>
ST_2 : Operation 78 [1/1] (1.76ns)   --->   "store i4 0, i4* %edge4_3_1_40"   --->   Operation 78 'store' <Predicate = (tmp_s)> <Delay = 1.76>
ST_2 : Operation 79 [1/1] (1.76ns)   --->   "br label %.preheader4" [cubiecube.cpp:438]   --->   Operation 79 'br' <Predicate = (tmp_s)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%j = phi i5 [ %j_15, %._crit_edge5 ], [ 11, %.preheader4.preheader ]"   --->   Operation 80 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%edge4_3_1_load = load i4* %edge4_3_1_40"   --->   Operation 81 'load' 'edge4_3_1_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%edge4_3_2_load = load i4* %edge4_3_2"   --->   Operation 82 'load' 'edge4_3_2_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%edge4_3_3_load = load i4* %edge4_3_3"   --->   Operation 83 'load' 'edge4_3_3_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%edge4_3_4_load = load i4* %edge4_3_4"   --->   Operation 84 'load' 'edge4_3_4_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%j_cast = sext i5 %j to i32" [cubiecube.cpp:438]   --->   Operation 85 'sext' 'j_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %j, i32 4)" [cubiecube.cpp:438]   --->   Operation 86 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 87 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "br i1 %tmp, label %.preheader3.preheader, label %1" [cubiecube.cpp:438]   --->   Operation 88 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_197 = zext i32 %j_cast to i64" [cubiecube.cpp:440]   --->   Operation 89 'zext' 'tmp_197' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%cubiecube_0_ep_addr = getelementptr [12 x i4]* %cubiecube_0_ep, i64 0, i64 %tmp_197" [cubiecube.cpp:440]   --->   Operation 90 'getelementptr' 'cubiecube_0_ep_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 91 [2/2] (2.32ns)   --->   "%edge4_0_2 = load i4* %cubiecube_0_ep_addr, align 1" [cubiecube.cpp:440]   --->   Operation 91 'load' 'edge4_0_2' <Predicate = (!tmp)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 12> <RAM>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%temp = alloca i4"   --->   Operation 92 'alloca' 'temp' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%edge4_1_5 = alloca i4"   --->   Operation 93 'alloca' 'edge4_1_5' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%edge4_2_5 = alloca i4"   --->   Operation 94 'alloca' 'edge4_2_5' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%edge4_3_5 = alloca i4"   --->   Operation 95 'alloca' 'edge4_3_5' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (1.81ns)   --->   "store i4 %edge4_3_4_load, i4* %edge4_3_5"   --->   Operation 96 'store' <Predicate = (tmp)> <Delay = 1.81>
ST_3 : Operation 97 [1/1] (1.81ns)   --->   "store i4 %edge4_3_3_load, i4* %edge4_2_5"   --->   Operation 97 'store' <Predicate = (tmp)> <Delay = 1.81>
ST_3 : Operation 98 [1/1] (1.76ns)   --->   "store i4 %edge4_3_2_load, i4* %edge4_1_5"   --->   Operation 98 'store' <Predicate = (tmp)> <Delay = 1.76>
ST_3 : Operation 99 [1/1] (1.76ns)   --->   "store i4 %edge4_3_1_load, i4* %temp"   --->   Operation 99 'store' <Predicate = (tmp)> <Delay = 1.76>
ST_3 : Operation 100 [1/1] (1.76ns)   --->   "br label %.preheader3" [cubiecube.cpp:445]   --->   Operation 100 'br' <Predicate = (tmp)> <Delay = 1.76>

State 4 <SV = 3> <Delay = 7.65>
ST_4 : Operation 101 [1/2] (2.32ns)   --->   "%edge4_0_2 = load i4* %cubiecube_0_ep_addr, align 1" [cubiecube.cpp:440]   --->   Operation 101 'load' 'edge4_0_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 12> <RAM>
ST_4 : Operation 102 [1/1] (1.30ns)   --->   "%tmp_151 = icmp eq i4 %edge4_0_2, -1" [cubiecube.cpp:440]   --->   Operation 102 'icmp' 'tmp_151' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (1.30ns)   --->   "%tmp_152 = icmp eq i4 %edge4_0_2, -2" [cubiecube.cpp:440]   --->   Operation 103 'icmp' 'tmp_152' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node tmp_161)   --->   "%tmp_153 = or i1 %tmp_152, %tmp_151" [cubiecube.cpp:440]   --->   Operation 104 'or' 'tmp_153' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (1.30ns)   --->   "%tmp_154 = icmp eq i4 %edge4_0_2, -3" [cubiecube.cpp:440]   --->   Operation 105 'icmp' 'tmp_154' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node tmp_161)   --->   "%tmp_155 = or i1 %tmp_154, %tmp_153" [cubiecube.cpp:440]   --->   Operation 106 'or' 'tmp_155' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (1.30ns)   --->   "%tmp_156 = icmp eq i4 %edge4_0_2, -4" [cubiecube.cpp:440]   --->   Operation 107 'icmp' 'tmp_156' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node tmp_161)   --->   "%tmp_157 = or i1 %tmp_156, %tmp_155" [cubiecube.cpp:440]   --->   Operation 108 'or' 'tmp_157' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (1.30ns)   --->   "%tmp_158 = icmp eq i4 %edge4_0_2, 7" [cubiecube.cpp:440]   --->   Operation 109 'icmp' 'tmp_158' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node tmp_161)   --->   "%tmp_159 = or i1 %tmp_158, %tmp_157" [cubiecube.cpp:440]   --->   Operation 110 'or' 'tmp_159' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (1.30ns)   --->   "%tmp_160 = icmp eq i4 %edge4_0_2, 6" [cubiecube.cpp:440]   --->   Operation 111 'icmp' 'tmp_160' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_161 = or i1 %tmp_160, %tmp_159" [cubiecube.cpp:440]   --->   Operation 112 'or' 'tmp_161' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (1.30ns)   --->   "%tmp_162 = icmp eq i4 %edge4_0_2, 5" [cubiecube.cpp:440]   --->   Operation 113 'icmp' 'tmp_162' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node tmp_171)   --->   "%tmp_163 = or i1 %tmp_162, %tmp_161" [cubiecube.cpp:440]   --->   Operation 114 'or' 'tmp_163' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (1.30ns)   --->   "%tmp_164 = icmp eq i4 %edge4_0_2, 4" [cubiecube.cpp:440]   --->   Operation 115 'icmp' 'tmp_164' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node tmp_171)   --->   "%tmp_165 = or i1 %tmp_164, %tmp_163" [cubiecube.cpp:440]   --->   Operation 116 'or' 'tmp_165' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 117 [1/1] (1.30ns)   --->   "%tmp_166 = icmp eq i4 %edge4_0_2, 3" [cubiecube.cpp:440]   --->   Operation 117 'icmp' 'tmp_166' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node tmp_171)   --->   "%tmp_167 = or i1 %tmp_166, %tmp_165" [cubiecube.cpp:440]   --->   Operation 118 'or' 'tmp_167' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 119 [1/1] (1.30ns)   --->   "%tmp_168 = icmp eq i4 %edge4_0_2, 2" [cubiecube.cpp:440]   --->   Operation 119 'icmp' 'tmp_168' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node tmp_171)   --->   "%tmp_169 = or i1 %tmp_168, %tmp_167" [cubiecube.cpp:440]   --->   Operation 120 'or' 'tmp_169' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 121 [1/1] (1.30ns)   --->   "%tmp_170 = icmp eq i4 %edge4_0_2, 1" [cubiecube.cpp:440]   --->   Operation 121 'icmp' 'tmp_170' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 122 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_171 = or i1 %tmp_170, %tmp_169" [cubiecube.cpp:440]   --->   Operation 122 'or' 'tmp_171' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 123 [1/1] (1.30ns)   --->   "%tmp_172 = icmp eq i4 %edge4_0_2, 0" [cubiecube.cpp:440]   --->   Operation 123 'icmp' 'tmp_172' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 124 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_173 = or i1 %tmp_172, %tmp_171" [cubiecube.cpp:440]   --->   Operation 124 'or' 'tmp_173' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "br i1 %tmp_173, label %._crit_edge5, label %2" [cubiecube.cpp:440]   --->   Operation 125 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%x_load = load i32* %x" [cubiecube.cpp:441]   --->   Operation 126 'load' 'x_load' <Predicate = (!tmp_173)> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (1.78ns)   --->   "%i = sub i5 11, %j" [cubiecube.cpp:441]   --->   Operation 127 'sub' 'i' <Predicate = (!tmp_173)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "%n_assign_cast = zext i5 %i to i32" [cubiecube.cpp:441]   --->   Operation 128 'zext' 'n_assign_cast' <Predicate = (!tmp_173)> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (2.55ns)   --->   "%x_5 = add nsw i32 %x_load, 1" [cubiecube.cpp:441]   --->   Operation 129 'add' 'x_5' <Predicate = (!tmp_173)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 130 [1/1] (2.47ns)   --->   "%tmp_i = icmp slt i32 %n_assign_cast, %x_5" [cubiecube.cpp:196->cubiecube.cpp:441]   --->   Operation 130 'icmp' 'tmp_i' <Predicate = (!tmp_173)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 131 [1/1] (1.76ns)   --->   "br i1 %tmp_i, label %Cnk.exit, label %3" [cubiecube.cpp:196->cubiecube.cpp:441]   --->   Operation 131 'br' <Predicate = (!tmp_173)> <Delay = 1.76>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%p_lshr_f_i_cast = call i3 @_ssdm_op_PartSelect.i3.i5.i32.i32(i5 %i, i32 1, i32 3)" [cubiecube.cpp:198->cubiecube.cpp:441]   --->   Operation 132 'partselect' 'p_lshr_f_i_cast' <Predicate = (!tmp_173 & !tmp_i)> <Delay = 0.00>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_i_cast = zext i3 %p_lshr_f_i_cast to i32" [cubiecube.cpp:198->cubiecube.cpp:441]   --->   Operation 133 'zext' 'tmp_i_cast' <Predicate = (!tmp_173 & !tmp_i)> <Delay = 0.00>
ST_4 : Operation 134 [1/1] (2.47ns)   --->   "%tmp_379_i = icmp slt i32 %tmp_i_cast, %x_5" [cubiecube.cpp:198->cubiecube.cpp:441]   --->   Operation 134 'icmp' 'tmp_379_i' <Predicate = (!tmp_173 & !tmp_i)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 135 [1/1] (2.55ns)   --->   "%k_assign_4 = sub nsw i32 %n_assign_cast, %x_5" [cubiecube.cpp:199->cubiecube.cpp:441]   --->   Operation 135 'sub' 'k_assign_4' <Predicate = (!tmp_173 & !tmp_i)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node tmp_380_i)   --->   "%p_k_i = select i1 %tmp_379_i, i32 %k_assign_4, i32 %x_5" [cubiecube.cpp:198->cubiecube.cpp:441]   --->   Operation 136 'select' 'p_k_i' <Predicate = (!tmp_173 & !tmp_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 137 [1/1] (2.55ns) (out node of the LUT)   --->   "%tmp_380_i = add i32 %p_k_i, 1" [cubiecube.cpp:200->cubiecube.cpp:441]   --->   Operation 137 'add' 'tmp_380_i' <Predicate = (!tmp_173 & !tmp_i)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 138 [1/1] (1.76ns)   --->   "br label %4" [cubiecube.cpp:200->cubiecube.cpp:441]   --->   Operation 138 'br' <Predicate = (!tmp_173 & !tmp_i)> <Delay = 1.76>

State 5 <SV = 4> <Delay = 8.51>
ST_5 : Operation 139 [1/1] (0.00ns)   --->   "%j_i = phi i32 [ 1, %3 ], [ %j_14, %5 ]"   --->   Operation 139 'phi' 'j_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%i_i = phi i32 [ %n_assign_cast, %3 ], [ %i_30, %5 ]"   --->   Operation 140 'phi' 'i_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 141 [1/1] (0.00ns)   --->   "%s_i = phi i32 [ 1, %3 ], [ %s_5, %5 ]"   --->   Operation 141 'phi' 's_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 142 [1/1] (2.47ns)   --->   "%exitcond_i = icmp eq i32 %j_i, %tmp_380_i" [cubiecube.cpp:200->cubiecube.cpp:441]   --->   Operation 142 'icmp' 'exitcond_i' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 143 [1/1] (0.00ns)   --->   "br i1 %exitcond_i, label %Cnk.exit.loopexit, label %5" [cubiecube.cpp:200->cubiecube.cpp:441]   --->   Operation 143 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 144 [1/1] (8.51ns)   --->   "%s = mul nsw i32 %s_i, %i_i" [cubiecube.cpp:202->cubiecube.cpp:441]   --->   Operation 144 'mul' 's' <Predicate = (!exitcond_i)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 145 [1/1] (2.55ns)   --->   "%i_30 = add nsw i32 %i_i, -1" [cubiecube.cpp:200->cubiecube.cpp:441]   --->   Operation 145 'add' 'i_30' <Predicate = (!exitcond_i)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 146 [1/1] (1.76ns)   --->   "br label %Cnk.exit"   --->   Operation 146 'br' <Predicate = (exitcond_i)> <Delay = 1.76>

State 6 <SV = 5> <Delay = 4.13>
ST_6 : Operation 147 [36/36] (4.13ns)   --->   "%s_5 = sdiv i32 %s, %j_i" [cubiecube.cpp:203->cubiecube.cpp:441]   --->   Operation 147 'sdiv' 's_5' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 148 [1/1] (2.55ns)   --->   "%j_14 = add nsw i32 %j_i, 1" [cubiecube.cpp:200->cubiecube.cpp:441]   --->   Operation 148 'add' 'j_14' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.13>
ST_7 : Operation 149 [35/36] (4.13ns)   --->   "%s_5 = sdiv i32 %s, %j_i" [cubiecube.cpp:203->cubiecube.cpp:441]   --->   Operation 149 'sdiv' 's_5' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.13>
ST_8 : Operation 150 [34/36] (4.13ns)   --->   "%s_5 = sdiv i32 %s, %j_i" [cubiecube.cpp:203->cubiecube.cpp:441]   --->   Operation 150 'sdiv' 's_5' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.13>
ST_9 : Operation 151 [33/36] (4.13ns)   --->   "%s_5 = sdiv i32 %s, %j_i" [cubiecube.cpp:203->cubiecube.cpp:441]   --->   Operation 151 'sdiv' 's_5' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.13>
ST_10 : Operation 152 [32/36] (4.13ns)   --->   "%s_5 = sdiv i32 %s, %j_i" [cubiecube.cpp:203->cubiecube.cpp:441]   --->   Operation 152 'sdiv' 's_5' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.13>
ST_11 : Operation 153 [31/36] (4.13ns)   --->   "%s_5 = sdiv i32 %s, %j_i" [cubiecube.cpp:203->cubiecube.cpp:441]   --->   Operation 153 'sdiv' 's_5' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.13>
ST_12 : Operation 154 [30/36] (4.13ns)   --->   "%s_5 = sdiv i32 %s, %j_i" [cubiecube.cpp:203->cubiecube.cpp:441]   --->   Operation 154 'sdiv' 's_5' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.13>
ST_13 : Operation 155 [29/36] (4.13ns)   --->   "%s_5 = sdiv i32 %s, %j_i" [cubiecube.cpp:203->cubiecube.cpp:441]   --->   Operation 155 'sdiv' 's_5' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 4.13>
ST_14 : Operation 156 [28/36] (4.13ns)   --->   "%s_5 = sdiv i32 %s, %j_i" [cubiecube.cpp:203->cubiecube.cpp:441]   --->   Operation 156 'sdiv' 's_5' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 4.13>
ST_15 : Operation 157 [27/36] (4.13ns)   --->   "%s_5 = sdiv i32 %s, %j_i" [cubiecube.cpp:203->cubiecube.cpp:441]   --->   Operation 157 'sdiv' 's_5' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 4.13>
ST_16 : Operation 158 [26/36] (4.13ns)   --->   "%s_5 = sdiv i32 %s, %j_i" [cubiecube.cpp:203->cubiecube.cpp:441]   --->   Operation 158 'sdiv' 's_5' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 4.13>
ST_17 : Operation 159 [25/36] (4.13ns)   --->   "%s_5 = sdiv i32 %s, %j_i" [cubiecube.cpp:203->cubiecube.cpp:441]   --->   Operation 159 'sdiv' 's_5' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 4.13>
ST_18 : Operation 160 [24/36] (4.13ns)   --->   "%s_5 = sdiv i32 %s, %j_i" [cubiecube.cpp:203->cubiecube.cpp:441]   --->   Operation 160 'sdiv' 's_5' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 4.13>
ST_19 : Operation 161 [23/36] (4.13ns)   --->   "%s_5 = sdiv i32 %s, %j_i" [cubiecube.cpp:203->cubiecube.cpp:441]   --->   Operation 161 'sdiv' 's_5' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 4.13>
ST_20 : Operation 162 [22/36] (4.13ns)   --->   "%s_5 = sdiv i32 %s, %j_i" [cubiecube.cpp:203->cubiecube.cpp:441]   --->   Operation 162 'sdiv' 's_5' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 4.13>
ST_21 : Operation 163 [21/36] (4.13ns)   --->   "%s_5 = sdiv i32 %s, %j_i" [cubiecube.cpp:203->cubiecube.cpp:441]   --->   Operation 163 'sdiv' 's_5' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 4.13>
ST_22 : Operation 164 [20/36] (4.13ns)   --->   "%s_5 = sdiv i32 %s, %j_i" [cubiecube.cpp:203->cubiecube.cpp:441]   --->   Operation 164 'sdiv' 's_5' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 4.13>
ST_23 : Operation 165 [19/36] (4.13ns)   --->   "%s_5 = sdiv i32 %s, %j_i" [cubiecube.cpp:203->cubiecube.cpp:441]   --->   Operation 165 'sdiv' 's_5' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 4.13>
ST_24 : Operation 166 [18/36] (4.13ns)   --->   "%s_5 = sdiv i32 %s, %j_i" [cubiecube.cpp:203->cubiecube.cpp:441]   --->   Operation 166 'sdiv' 's_5' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 4.13>
ST_25 : Operation 167 [17/36] (4.13ns)   --->   "%s_5 = sdiv i32 %s, %j_i" [cubiecube.cpp:203->cubiecube.cpp:441]   --->   Operation 167 'sdiv' 's_5' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 4.13>
ST_26 : Operation 168 [16/36] (4.13ns)   --->   "%s_5 = sdiv i32 %s, %j_i" [cubiecube.cpp:203->cubiecube.cpp:441]   --->   Operation 168 'sdiv' 's_5' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 4.13>
ST_27 : Operation 169 [15/36] (4.13ns)   --->   "%s_5 = sdiv i32 %s, %j_i" [cubiecube.cpp:203->cubiecube.cpp:441]   --->   Operation 169 'sdiv' 's_5' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 4.13>
ST_28 : Operation 170 [14/36] (4.13ns)   --->   "%s_5 = sdiv i32 %s, %j_i" [cubiecube.cpp:203->cubiecube.cpp:441]   --->   Operation 170 'sdiv' 's_5' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 4.13>
ST_29 : Operation 171 [13/36] (4.13ns)   --->   "%s_5 = sdiv i32 %s, %j_i" [cubiecube.cpp:203->cubiecube.cpp:441]   --->   Operation 171 'sdiv' 's_5' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 4.13>
ST_30 : Operation 172 [12/36] (4.13ns)   --->   "%s_5 = sdiv i32 %s, %j_i" [cubiecube.cpp:203->cubiecube.cpp:441]   --->   Operation 172 'sdiv' 's_5' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 4.13>
ST_31 : Operation 173 [11/36] (4.13ns)   --->   "%s_5 = sdiv i32 %s, %j_i" [cubiecube.cpp:203->cubiecube.cpp:441]   --->   Operation 173 'sdiv' 's_5' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 4.13>
ST_32 : Operation 174 [10/36] (4.13ns)   --->   "%s_5 = sdiv i32 %s, %j_i" [cubiecube.cpp:203->cubiecube.cpp:441]   --->   Operation 174 'sdiv' 's_5' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 4.13>
ST_33 : Operation 175 [9/36] (4.13ns)   --->   "%s_5 = sdiv i32 %s, %j_i" [cubiecube.cpp:203->cubiecube.cpp:441]   --->   Operation 175 'sdiv' 's_5' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 4.13>
ST_34 : Operation 176 [8/36] (4.13ns)   --->   "%s_5 = sdiv i32 %s, %j_i" [cubiecube.cpp:203->cubiecube.cpp:441]   --->   Operation 176 'sdiv' 's_5' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 4.13>
ST_35 : Operation 177 [7/36] (4.13ns)   --->   "%s_5 = sdiv i32 %s, %j_i" [cubiecube.cpp:203->cubiecube.cpp:441]   --->   Operation 177 'sdiv' 's_5' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 4.13>
ST_36 : Operation 178 [6/36] (4.13ns)   --->   "%s_5 = sdiv i32 %s, %j_i" [cubiecube.cpp:203->cubiecube.cpp:441]   --->   Operation 178 'sdiv' 's_5' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 4.13>
ST_37 : Operation 179 [5/36] (4.13ns)   --->   "%s_5 = sdiv i32 %s, %j_i" [cubiecube.cpp:203->cubiecube.cpp:441]   --->   Operation 179 'sdiv' 's_5' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 4.13>
ST_38 : Operation 180 [4/36] (4.13ns)   --->   "%s_5 = sdiv i32 %s, %j_i" [cubiecube.cpp:203->cubiecube.cpp:441]   --->   Operation 180 'sdiv' 's_5' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 4.13>
ST_39 : Operation 181 [3/36] (4.13ns)   --->   "%s_5 = sdiv i32 %s, %j_i" [cubiecube.cpp:203->cubiecube.cpp:441]   --->   Operation 181 'sdiv' 's_5' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 4.13>
ST_40 : Operation 182 [2/36] (4.13ns)   --->   "%s_5 = sdiv i32 %s, %j_i" [cubiecube.cpp:203->cubiecube.cpp:441]   --->   Operation 182 'sdiv' 's_5' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 4.13>
ST_41 : Operation 183 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str30) nounwind" [cubiecube.cpp:200->cubiecube.cpp:441]   --->   Operation 183 'specloopname' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_77_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str30) nounwind" [cubiecube.cpp:200->cubiecube.cpp:441]   --->   Operation 184 'specregionbegin' 'tmp_77_i' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 185 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 12, i32 6, [1 x i8]* @p_str131) nounwind" [cubiecube.cpp:201->cubiecube.cpp:441]   --->   Operation 185 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 186 [1/36] (4.13ns)   --->   "%s_5 = sdiv i32 %s, %j_i" [cubiecube.cpp:203->cubiecube.cpp:441]   --->   Operation 186 'sdiv' 's_5' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 187 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str30, i32 %tmp_77_i) nounwind" [cubiecube.cpp:204->cubiecube.cpp:441]   --->   Operation 187 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 188 [1/1] (0.00ns)   --->   "br label %4" [cubiecube.cpp:200->cubiecube.cpp:441]   --->   Operation 188 'br' <Predicate = true> <Delay = 0.00>

State 42 <SV = 5> <Delay = 4.32>
ST_42 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node a_4)   --->   "%p_0_i = phi i32 [ 0, %2 ], [ %s_i, %Cnk.exit.loopexit ]" [cubiecube.cpp:203->cubiecube.cpp:441]   --->   Operation 189 'phi' 'p_0_i' <Predicate = (!tmp_173)> <Delay = 0.00>
ST_42 : Operation 190 [1/1] (0.00ns)   --->   "%a_load_4 = load i32* %a_1" [cubiecube.cpp:441]   --->   Operation 190 'load' 'a_load_4' <Predicate = (!tmp_173)> <Delay = 0.00>
ST_42 : Operation 191 [1/1] (0.00ns)   --->   "%x_load_4 = load i32* %x" [cubiecube.cpp:442]   --->   Operation 191 'load' 'x_load_4' <Predicate = (!tmp_173)> <Delay = 0.00>
ST_42 : Operation 192 [1/1] (2.55ns) (out node of the LUT)   --->   "%a_4 = add nsw i32 %p_0_i, %a_load_4" [cubiecube.cpp:441]   --->   Operation 192 'add' 'a_4' <Predicate = (!tmp_173)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 193 [1/1] (0.00ns)   --->   "%tmp_178 = trunc i32 %x_load_4 to i2" [cubiecube.cpp:442]   --->   Operation 193 'trunc' 'tmp_178' <Predicate = (!tmp_173)> <Delay = 0.00>
ST_42 : Operation 194 [1/1] (0.97ns)   --->   "%tmp_315_t = xor i2 %tmp_178, -1" [cubiecube.cpp:442]   --->   Operation 194 'xor' 'tmp_315_t' <Predicate = (!tmp_173)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 195 [1/1] (1.30ns)   --->   "switch i2 %tmp_315_t, label %branch7 [
    i2 0, label %Cnk.exit.._crit_edge5_crit_edge
    i2 1, label %branch5
    i2 -2, label %branch6
  ]" [cubiecube.cpp:442]   --->   Operation 195 'switch' <Predicate = (!tmp_173)> <Delay = 1.30>
ST_42 : Operation 196 [1/1] (1.76ns)   --->   "store i32 %x_5, i32* %x" [cubiecube.cpp:194->cubiecube.cpp:441]   --->   Operation 196 'store' <Predicate = (!tmp_173 & tmp_315_t == 2)> <Delay = 1.76>
ST_42 : Operation 197 [1/1] (1.76ns)   --->   "store i32 %a_4, i32* %a_1" [cubiecube.cpp:441]   --->   Operation 197 'store' <Predicate = (!tmp_173 & tmp_315_t == 2)> <Delay = 1.76>
ST_42 : Operation 198 [1/1] (1.76ns)   --->   "store i4 %edge4_0_2, i4* %edge4_3_3" [cubiecube.cpp:442]   --->   Operation 198 'store' <Predicate = (!tmp_173 & tmp_315_t == 2)> <Delay = 1.76>
ST_42 : Operation 199 [1/1] (0.00ns)   --->   "br label %._crit_edge5" [cubiecube.cpp:442]   --->   Operation 199 'br' <Predicate = (!tmp_173 & tmp_315_t == 2)> <Delay = 0.00>
ST_42 : Operation 200 [1/1] (1.76ns)   --->   "store i32 %x_5, i32* %x" [cubiecube.cpp:194->cubiecube.cpp:441]   --->   Operation 200 'store' <Predicate = (!tmp_173 & tmp_315_t == 1)> <Delay = 1.76>
ST_42 : Operation 201 [1/1] (1.76ns)   --->   "store i32 %a_4, i32* %a_1" [cubiecube.cpp:441]   --->   Operation 201 'store' <Predicate = (!tmp_173 & tmp_315_t == 1)> <Delay = 1.76>
ST_42 : Operation 202 [1/1] (1.76ns)   --->   "store i4 %edge4_0_2, i4* %edge4_3_2" [cubiecube.cpp:442]   --->   Operation 202 'store' <Predicate = (!tmp_173 & tmp_315_t == 1)> <Delay = 1.76>
ST_42 : Operation 203 [1/1] (0.00ns)   --->   "br label %._crit_edge5" [cubiecube.cpp:442]   --->   Operation 203 'br' <Predicate = (!tmp_173 & tmp_315_t == 1)> <Delay = 0.00>
ST_42 : Operation 204 [1/1] (1.76ns)   --->   "store i32 %x_5, i32* %x" [cubiecube.cpp:442]   --->   Operation 204 'store' <Predicate = (!tmp_173 & tmp_315_t == 0)> <Delay = 1.76>
ST_42 : Operation 205 [1/1] (1.76ns)   --->   "store i32 %a_4, i32* %a_1" [cubiecube.cpp:441]   --->   Operation 205 'store' <Predicate = (!tmp_173 & tmp_315_t == 0)> <Delay = 1.76>
ST_42 : Operation 206 [1/1] (1.76ns)   --->   "store i4 %edge4_0_2, i4* %edge4_3_1_40" [cubiecube.cpp:442]   --->   Operation 206 'store' <Predicate = (!tmp_173 & tmp_315_t == 0)> <Delay = 1.76>
ST_42 : Operation 207 [1/1] (0.00ns)   --->   "br label %._crit_edge5" [cubiecube.cpp:442]   --->   Operation 207 'br' <Predicate = (!tmp_173 & tmp_315_t == 0)> <Delay = 0.00>
ST_42 : Operation 208 [1/1] (1.76ns)   --->   "store i32 %x_5, i32* %x" [cubiecube.cpp:194->cubiecube.cpp:441]   --->   Operation 208 'store' <Predicate = (!tmp_173 & tmp_315_t == 3)> <Delay = 1.76>
ST_42 : Operation 209 [1/1] (1.76ns)   --->   "store i32 %a_4, i32* %a_1" [cubiecube.cpp:441]   --->   Operation 209 'store' <Predicate = (!tmp_173 & tmp_315_t == 3)> <Delay = 1.76>
ST_42 : Operation 210 [1/1] (1.76ns)   --->   "store i4 %edge4_0_2, i4* %edge4_3_4" [cubiecube.cpp:442]   --->   Operation 210 'store' <Predicate = (!tmp_173 & tmp_315_t == 3)> <Delay = 1.76>
ST_42 : Operation 211 [1/1] (0.00ns)   --->   "br label %._crit_edge5" [cubiecube.cpp:442]   --->   Operation 211 'br' <Predicate = (!tmp_173 & tmp_315_t == 3)> <Delay = 0.00>
ST_42 : Operation 212 [1/1] (1.78ns)   --->   "%j_15 = add i5 %j, -1" [cubiecube.cpp:438]   --->   Operation 212 'add' 'j_15' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 213 [1/1] (0.00ns)   --->   "br label %.preheader4" [cubiecube.cpp:438]   --->   Operation 213 'br' <Predicate = true> <Delay = 0.00>

State 43 <SV = 3> <Delay = 4.62>
ST_43 : Operation 214 [1/1] (0.00ns)   --->   "%indvars_iv = phi i2 [ %j_12, %9 ], [ -1, %.preheader3.preheader ]"   --->   Operation 214 'phi' 'indvars_iv' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 215 [1/1] (0.00ns)   --->   "%b = phi i32 [ %b_4, %9 ], [ 0, %.preheader3.preheader ]"   --->   Operation 215 'phi' 'b' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 216 [1/1] (0.95ns)   --->   "%tmp_198 = icmp eq i2 %indvars_iv, 0" [cubiecube.cpp:445]   --->   Operation 216 'icmp' 'tmp_198' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 217 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 217 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 218 [1/1] (0.00ns)   --->   "br i1 %tmp_198, label %10, label %.preheader.preheader" [cubiecube.cpp:445]   --->   Operation 218 'br' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 219 [1/1] (0.00ns)   --->   "%tmp_201 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 -2, i2 %indvars_iv)" [cubiecube.cpp:449]   --->   Operation 219 'bitconcatenate' 'tmp_201' <Predicate = (!tmp_198)> <Delay = 0.00>
ST_43 : Operation 220 [1/1] (0.95ns)   --->   "%sel_tmp_i = icmp eq i2 %indvars_iv, -2" [cubiecube.cpp:445]   --->   Operation 220 'icmp' 'sel_tmp_i' <Predicate = (!tmp_198)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 221 [1/1] (0.95ns)   --->   "%sel_tmp2_i = icmp eq i2 %indvars_iv, 1" [cubiecube.cpp:445]   --->   Operation 221 'icmp' 'sel_tmp2_i' <Predicate = (!tmp_198)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 222 [1/1] (1.76ns)   --->   "br label %.preheader" [cubiecube.cpp:449]   --->   Operation 222 'br' <Predicate = (!tmp_198)> <Delay = 1.76>
ST_43 : Operation 223 [1/1] (0.00ns)   --->   "%a_load = load i32* %a_1" [cubiecube.cpp:456]   --->   Operation 223 'load' 'a_load' <Predicate = (tmp_198)> <Delay = 0.00>
ST_43 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node tmp_199)   --->   "%tmp_174 = shl i32 %a_load, 5" [cubiecube.cpp:456]   --->   Operation 224 'shl' 'tmp_174' <Predicate = (tmp_198)> <Delay = 0.00>
ST_43 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node tmp_199)   --->   "%tmp_175 = shl i32 %a_load, 3" [cubiecube.cpp:456]   --->   Operation 225 'shl' 'tmp_175' <Predicate = (tmp_198)> <Delay = 0.00>
ST_43 : Operation 226 [1/1] (2.55ns) (out node of the LUT)   --->   "%tmp_199 = sub i32 %tmp_174, %tmp_175" [cubiecube.cpp:456]   --->   Operation 226 'sub' 'tmp_199' <Predicate = (tmp_198)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 227 [1/1] (0.00ns)   --->   "%tmp_176 = trunc i32 %b to i16" [cubiecube.cpp:454]   --->   Operation 227 'trunc' 'tmp_176' <Predicate = (tmp_198)> <Delay = 0.00>
ST_43 : Operation 228 [1/1] (0.00ns)   --->   "%tmp_177 = trunc i32 %tmp_199 to i16" [cubiecube.cpp:456]   --->   Operation 228 'trunc' 'tmp_177' <Predicate = (tmp_198)> <Delay = 0.00>
ST_43 : Operation 229 [1/1] (2.07ns)   --->   "%tmp_200 = add i16 %tmp_177, %tmp_176" [cubiecube.cpp:456]   --->   Operation 229 'add' 'tmp_200' <Predicate = (tmp_198)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 230 [1/1] (0.00ns)   --->   "ret i16 %tmp_200" [cubiecube.cpp:456]   --->   Operation 230 'ret' <Predicate = (tmp_198)> <Delay = 0.00>

State 44 <SV = 4> <Delay = 3.26>
ST_44 : Operation 231 [1/1] (0.00ns)   --->   "%k = phi i32 [ 0, %.preheader.preheader ], [ %k_4, %rotateLeft_edge.exit ]"   --->   Operation 231 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 232 [1/1] (0.00ns)   --->   "%edge4_1_5_load = load i4* %edge4_1_5"   --->   Operation 232 'load' 'edge4_1_5_load' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 233 [1/1] (0.00ns)   --->   "%edge4_2_5_load = load i4* %edge4_2_5"   --->   Operation 233 'load' 'edge4_2_5_load' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 234 [1/1] (0.00ns)   --->   "%edge4_3_5_load = load i4* %edge4_3_5"   --->   Operation 234 'load' 'edge4_3_5_load' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 235 [1/1] (1.95ns)   --->   "%edge4_load_phi = call i4 @_ssdm_op_Mux.ap_auto.4i4.i2(i4 %edge4_3_5_load, i4 %edge4_1_5_load, i4 %edge4_2_5_load, i4 %edge4_3_5_load, i2 %indvars_iv)" [cubiecube.cpp:449]   --->   Operation 235 'mux' 'edge4_load_phi' <Predicate = true> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 236 [1/1] (1.30ns)   --->   "%tmp_202 = icmp eq i4 %edge4_load_phi, %tmp_201" [cubiecube.cpp:449]   --->   Operation 236 'icmp' 'tmp_202' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 237 [1/1] (2.55ns)   --->   "%k_4 = add nsw i32 %k, 1" [cubiecube.cpp:452]   --->   Operation 237 'add' 'k_4' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 238 [1/1] (0.00ns)   --->   "br i1 %tmp_202, label %9, label %6" [cubiecube.cpp:449]   --->   Operation 238 'br' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 239 [1/1] (0.00ns)   --->   "%tmp_67 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str535)" [cubiecube.cpp:449]   --->   Operation 239 'specregionbegin' 'tmp_67' <Predicate = (!tmp_202)> <Delay = 0.00>
ST_44 : Operation 240 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 12, i32 6, [1 x i8]* @p_str131) nounwind" [cubiecube.cpp:450]   --->   Operation 240 'speclooptripcount' <Predicate = (!tmp_202)> <Delay = 0.00>
ST_44 : Operation 241 [1/1] (1.76ns)   --->   "br label %7" [cubiecube.cpp:238->cubiecube.cpp:451]   --->   Operation 241 'br' <Predicate = (!tmp_202)> <Delay = 1.76>
ST_44 : Operation 242 [1/1] (0.00ns)   --->   "%j_1_cast1 = zext i2 %indvars_iv to i3" [cubiecube.cpp:445]   --->   Operation 242 'zext' 'j_1_cast1' <Predicate = (tmp_202)> <Delay = 0.00>
ST_44 : Operation 243 [1/1] (1.56ns)   --->   "%tmp_203 = add i3 %j_1_cast1, 1" [cubiecube.cpp:454]   --->   Operation 243 'add' 'tmp_203' <Predicate = (tmp_202)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 5> <Delay = 2.83>
ST_45 : Operation 244 [1/1] (0.00ns)   --->   "%write_flag_i = phi i1 [ false, %6 ], [ %write_flag_1_i, %branch9.i ]" [cubiecube.cpp:241->cubiecube.cpp:451]   --->   Operation 244 'phi' 'write_flag_i' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 245 [1/1] (0.00ns)   --->   "%arr4_i = phi i4 [ %edge4_1_5_load, %6 ], [ %arr12_1_i, %branch9.i ]" [cubiecube.cpp:241->cubiecube.cpp:451]   --->   Operation 245 'phi' 'arr4_i' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 246 [1/1] (0.00ns)   --->   "%arr_i = phi i4 [ undef, %6 ], [ %arr_1_i, %branch9.i ]" [cubiecube.cpp:241->cubiecube.cpp:451]   --->   Operation 246 'phi' 'arr_i' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 247 [1/1] (0.00ns)   --->   "%i_i1 = phi i2 [ 0, %6 ], [ %i_31, %branch9.i ]"   --->   Operation 247 'phi' 'i_i1' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 248 [1/1] (0.00ns)   --->   "%edge4_2_5_load_1 = load i4* %edge4_2_5"   --->   Operation 248 'load' 'edge4_2_5_load_1' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 249 [1/1] (0.00ns)   --->   "%edge4_3_5_load_1 = load i4* %edge4_3_5"   --->   Operation 249 'load' 'edge4_3_5_load_1' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 250 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 3, i64 0)"   --->   Operation 250 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 251 [1/1] (0.95ns)   --->   "%exitcond = icmp eq i2 %i_i1, %indvars_iv" [cubiecube.cpp:238->cubiecube.cpp:451]   --->   Operation 251 'icmp' 'exitcond' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 252 [1/1] (1.56ns)   --->   "%i_31 = add i2 %i_i1, 1" [cubiecube.cpp:241->cubiecube.cpp:451]   --->   Operation 252 'add' 'i_31' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 253 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %rotateLeft_edge.exit, label %8" [cubiecube.cpp:238->cubiecube.cpp:451]   --->   Operation 253 'br' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 254 [1/1] (1.81ns)   --->   "switch i2 %i_i1, label %branch11.i [
    i2 0, label %branch9.i
    i2 1, label %branch10.i
  ]" [cubiecube.cpp:241->cubiecube.cpp:451]   --->   Operation 254 'switch' <Predicate = (!exitcond)> <Delay = 1.81>
ST_45 : Operation 255 [1/1] (1.81ns)   --->   "br label %branch9.i" [cubiecube.cpp:241->cubiecube.cpp:451]   --->   Operation 255 'br' <Predicate = (!exitcond & i_i1 == 1)> <Delay = 1.81>
ST_45 : Operation 256 [1/1] (1.81ns)   --->   "br label %branch9.i" [cubiecube.cpp:241->cubiecube.cpp:451]   --->   Operation 256 'br' <Predicate = (!exitcond & i_i1 != 0 & i_i1 != 1)> <Delay = 1.81>
ST_45 : Operation 257 [1/1] (1.95ns)   --->   "%write_flag_1_i = call i1 @_ssdm_op_Mux.ap_auto.4i1.i2(i1 true, i1 %write_flag_i, i1 %write_flag_i, i1 %write_flag_i, i2 %i_i1)" [cubiecube.cpp:241->cubiecube.cpp:451]   --->   Operation 257 'mux' 'write_flag_1_i' <Predicate = (!exitcond)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 258 [1/1] (0.00ns)   --->   "%temp_load = load i4* %temp" [cubiecube.cpp:243->cubiecube.cpp:451]   --->   Operation 258 'load' 'temp_load' <Predicate = (exitcond)> <Delay = 0.00>
ST_45 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node edge4_2_41)   --->   "%newSel3 = select i1 %sel_tmp_i, i4 %temp_load, i4 %edge4_2_5_load_1" [cubiecube.cpp:445]   --->   Operation 259 'select' 'newSel3' <Predicate = (exitcond & !sel_tmp2_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 260 [1/1] (1.02ns) (out node of the LUT)   --->   "%edge4_2_41 = select i1 %sel_tmp2_i, i4 %edge4_2_5_load_1, i4 %newSel3" [cubiecube.cpp:445]   --->   Operation 260 'select' 'edge4_2_41' <Predicate = (exitcond)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node edge4_3_42)   --->   "%newSel9 = select i1 %sel_tmp_i, i4 %edge4_3_5_load_1, i4 %temp_load" [cubiecube.cpp:445]   --->   Operation 261 'select' 'newSel9' <Predicate = (exitcond & !sel_tmp2_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 262 [1/1] (1.02ns) (out node of the LUT)   --->   "%edge4_3_42 = select i1 %sel_tmp2_i, i4 %edge4_3_5_load_1, i4 %newSel9" [cubiecube.cpp:445]   --->   Operation 262 'select' 'edge4_3_42' <Predicate = (exitcond)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 263 [1/1] (1.02ns)   --->   "%edge4_1_43 = select i1 %sel_tmp2_i, i4 %temp_load, i4 %arr4_i" [cubiecube.cpp:445]   --->   Operation 263 'select' 'edge4_1_43' <Predicate = (exitcond)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 264 [1/1] (1.02ns)   --->   "%edge4_0 = select i1 %write_flag_i, i4 %arr_i, i4 %temp_load" [cubiecube.cpp:243->cubiecube.cpp:451]   --->   Operation 264 'select' 'edge4_0' <Predicate = (exitcond)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 265 [1/1] (0.00ns)   --->   "%empty_44 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str535, i32 %tmp_67)" [cubiecube.cpp:453]   --->   Operation 265 'specregionend' 'empty_44' <Predicate = (exitcond)> <Delay = 0.00>
ST_45 : Operation 266 [1/1] (1.81ns)   --->   "store i4 %edge4_3_42, i4* %edge4_3_5" [cubiecube.cpp:451]   --->   Operation 266 'store' <Predicate = (exitcond)> <Delay = 1.81>
ST_45 : Operation 267 [1/1] (1.81ns)   --->   "store i4 %edge4_2_41, i4* %edge4_2_5" [cubiecube.cpp:451]   --->   Operation 267 'store' <Predicate = (exitcond)> <Delay = 1.81>
ST_45 : Operation 268 [1/1] (1.76ns)   --->   "store i4 %edge4_1_43, i4* %edge4_1_5" [cubiecube.cpp:451]   --->   Operation 268 'store' <Predicate = (exitcond)> <Delay = 1.76>
ST_45 : Operation 269 [1/1] (1.76ns)   --->   "store i4 %edge4_0, i4* %temp" [cubiecube.cpp:451]   --->   Operation 269 'store' <Predicate = (exitcond)> <Delay = 1.76>
ST_45 : Operation 270 [1/1] (0.00ns)   --->   "br label %.preheader" [cubiecube.cpp:453]   --->   Operation 270 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 46 <SV = 6> <Delay = 3.77>
ST_46 : Operation 271 [1/1] (0.00ns)   --->   "%arr_load_phi_i = phi i4 [ %edge4_2_5_load_1, %branch10.i ], [ %edge4_3_5_load_1, %branch11.i ], [ %arr4_i, %8 ]" [cubiecube.cpp:241->cubiecube.cpp:451]   --->   Operation 271 'phi' 'arr_load_phi_i' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 272 [1/1] (1.95ns)   --->   "%arr_1_i = call i4 @_ssdm_op_Mux.ap_auto.4i4.i2(i4 %arr_load_phi_i, i4 %arr_i, i4 %arr_i, i4 %arr_i, i2 %i_i1)" [cubiecube.cpp:241->cubiecube.cpp:451]   --->   Operation 272 'mux' 'arr_1_i' <Predicate = true> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 273 [1/1] (1.95ns)   --->   "%arr12_1_i = call i4 @_ssdm_op_Mux.ap_auto.4i4.i2(i4 %arr4_i, i4 %arr_load_phi_i, i4 %arr4_i, i4 %arr4_i, i2 %i_i1)" [cubiecube.cpp:241->cubiecube.cpp:451]   --->   Operation 273 'mux' 'arr12_1_i' <Predicate = true> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 274 [1/1] (1.95ns)   --->   "%arr3_1_i = call i4 @_ssdm_op_Mux.ap_auto.4i4.i2(i4 %edge4_3_5_load_1, i4 %edge4_3_5_load_1, i4 %edge4_3_5_load_1, i4 %arr_load_phi_i, i2 %i_i1)" [cubiecube.cpp:241->cubiecube.cpp:451]   --->   Operation 274 'mux' 'arr3_1_i' <Predicate = true> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 275 [1/1] (1.95ns)   --->   "%arr2_1_i = call i4 @_ssdm_op_Mux.ap_auto.4i4.i2(i4 %edge4_2_5_load_1, i4 %edge4_2_5_load_1, i4 %arr_load_phi_i, i4 %edge4_2_5_load_1, i2 %i_i1)" [cubiecube.cpp:241->cubiecube.cpp:451]   --->   Operation 275 'mux' 'arr2_1_i' <Predicate = true> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 276 [1/1] (1.81ns)   --->   "store i4 %arr3_1_i, i4* %edge4_3_5" [cubiecube.cpp:241->cubiecube.cpp:451]   --->   Operation 276 'store' <Predicate = true> <Delay = 1.81>
ST_46 : Operation 277 [1/1] (1.81ns)   --->   "store i4 %arr2_1_i, i4* %edge4_2_5" [cubiecube.cpp:241->cubiecube.cpp:451]   --->   Operation 277 'store' <Predicate = true> <Delay = 1.81>
ST_46 : Operation 278 [1/1] (0.00ns)   --->   "br label %7" [cubiecube.cpp:238->cubiecube.cpp:451]   --->   Operation 278 'br' <Predicate = true> <Delay = 0.00>

State 47 <SV = 5> <Delay = 8.51>
ST_47 : Operation 279 [1/1] (0.00ns)   --->   "%tmp_247_cast = zext i3 %tmp_203 to i32" [cubiecube.cpp:454]   --->   Operation 279 'zext' 'tmp_247_cast' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 280 [1/1] (8.51ns)   --->   "%tmp_204 = mul nsw i32 %tmp_247_cast, %b" [cubiecube.cpp:454]   --->   Operation 280 'mul' 'tmp_204' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 281 [1/1] (1.56ns)   --->   "%j_12 = add i2 %indvars_iv, -1" [cubiecube.cpp:445]   --->   Operation 281 'add' 'j_12' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 6> <Delay = 2.55>
ST_48 : Operation 282 [1/1] (2.55ns)   --->   "%b_4 = add nsw i32 %k, %tmp_204" [cubiecube.cpp:454]   --->   Operation 282 'add' 'b_4' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 283 [1/1] (0.00ns)   --->   "br label %.preheader3" [cubiecube.cpp:445]   --->   Operation 283 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ cubiecube_0_ep]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
edge4_1             (alloca           ) [ 0010000000000000000000000000000000000000000000000]
edge4_2             (alloca           ) [ 0010000000000000000000000000000000000000000000000]
edge4_3             (alloca           ) [ 0010000000000000000000000000000000000000000000000]
StgValue_52         (br               ) [ 0110000000000000000000000000000000000000000000000]
p_rec               (phi              ) [ 0010000000000000000000000000000000000000000000000]
edge4_1_load        (load             ) [ 0000000000000000000000000000000000000000000000000]
edge4_2_load        (load             ) [ 0000000000000000000000000000000000000000000000000]
edge4_3_load        (load             ) [ 0000000000000000000000000000000000000000000000000]
p_sum               (add              ) [ 0110000000000000000000000000000000000000000000000]
edge4_1_1           (mux              ) [ 0000000000000000000000000000000000000000000000000]
edge4_2_1           (mux              ) [ 0000000000000000000000000000000000000000000000000]
edge4_3_1           (mux              ) [ 0000000000000000000000000000000000000000000000000]
tmp_s               (icmp             ) [ 0010000000000000000000000000000000000000000000000]
StgValue_62         (speclooptripcount) [ 0000000000000000000000000000000000000000000000000]
StgValue_63         (store            ) [ 0000000000000000000000000000000000000000000000000]
StgValue_64         (store            ) [ 0000000000000000000000000000000000000000000000000]
StgValue_65         (store            ) [ 0000000000000000000000000000000000000000000000000]
StgValue_66         (br               ) [ 0110000000000000000000000000000000000000000000000]
edge4_3_1_40        (alloca           ) [ 0011111111111111111111111111111111111111111000000]
edge4_3_2           (alloca           ) [ 0011111111111111111111111111111111111111111000000]
edge4_3_3           (alloca           ) [ 0011111111111111111111111111111111111111111000000]
edge4_3_4           (alloca           ) [ 0011111111111111111111111111111111111111111000000]
a_1                 (alloca           ) [ 0011111111111111111111111111111111111111111111111]
x                   (alloca           ) [ 0011111111111111111111111111111111111111111000000]
StgValue_73         (store            ) [ 0000000000000000000000000000000000000000000000000]
StgValue_74         (store            ) [ 0000000000000000000000000000000000000000000000000]
StgValue_75         (store            ) [ 0000000000000000000000000000000000000000000000000]
StgValue_76         (store            ) [ 0000000000000000000000000000000000000000000000000]
StgValue_77         (store            ) [ 0000000000000000000000000000000000000000000000000]
StgValue_78         (store            ) [ 0000000000000000000000000000000000000000000000000]
StgValue_79         (br               ) [ 0011111111111111111111111111111111111111111000000]
j                   (phi              ) [ 0001111111111111111111111111111111111111111000000]
edge4_3_1_load      (load             ) [ 0000000000000000000000000000000000000000000000000]
edge4_3_2_load      (load             ) [ 0000000000000000000000000000000000000000000000000]
edge4_3_3_load      (load             ) [ 0000000000000000000000000000000000000000000000000]
edge4_3_4_load      (load             ) [ 0000000000000000000000000000000000000000000000000]
j_cast              (sext             ) [ 0000000000000000000000000000000000000000000000000]
tmp                 (bitselect        ) [ 0001111111111111111111111111111111111111111000000]
StgValue_87         (speclooptripcount) [ 0000000000000000000000000000000000000000000000000]
StgValue_88         (br               ) [ 0000000000000000000000000000000000000000000000000]
tmp_197             (zext             ) [ 0000000000000000000000000000000000000000000000000]
cubiecube_0_ep_addr (getelementptr    ) [ 0000100000000000000000000000000000000000000000000]
temp                (alloca           ) [ 0001111111111111111111111111111111111111111111111]
edge4_1_5           (alloca           ) [ 0001111111111111111111111111111111111111111111111]
edge4_2_5           (alloca           ) [ 0001111111111111111111111111111111111111111111111]
edge4_3_5           (alloca           ) [ 0001111111111111111111111111111111111111111111111]
StgValue_96         (store            ) [ 0000000000000000000000000000000000000000000000000]
StgValue_97         (store            ) [ 0000000000000000000000000000000000000000000000000]
StgValue_98         (store            ) [ 0000000000000000000000000000000000000000000000000]
StgValue_99         (store            ) [ 0000000000000000000000000000000000000000000000000]
StgValue_100        (br               ) [ 0001111111111111111111111111111111111111111111111]
edge4_0_2           (load             ) [ 0000011111111111111111111111111111111111111000000]
tmp_151             (icmp             ) [ 0000000000000000000000000000000000000000000000000]
tmp_152             (icmp             ) [ 0000000000000000000000000000000000000000000000000]
tmp_153             (or               ) [ 0000000000000000000000000000000000000000000000000]
tmp_154             (icmp             ) [ 0000000000000000000000000000000000000000000000000]
tmp_155             (or               ) [ 0000000000000000000000000000000000000000000000000]
tmp_156             (icmp             ) [ 0000000000000000000000000000000000000000000000000]
tmp_157             (or               ) [ 0000000000000000000000000000000000000000000000000]
tmp_158             (icmp             ) [ 0000000000000000000000000000000000000000000000000]
tmp_159             (or               ) [ 0000000000000000000000000000000000000000000000000]
tmp_160             (icmp             ) [ 0000000000000000000000000000000000000000000000000]
tmp_161             (or               ) [ 0000000000000000000000000000000000000000000000000]
tmp_162             (icmp             ) [ 0000000000000000000000000000000000000000000000000]
tmp_163             (or               ) [ 0000000000000000000000000000000000000000000000000]
tmp_164             (icmp             ) [ 0000000000000000000000000000000000000000000000000]
tmp_165             (or               ) [ 0000000000000000000000000000000000000000000000000]
tmp_166             (icmp             ) [ 0000000000000000000000000000000000000000000000000]
tmp_167             (or               ) [ 0000000000000000000000000000000000000000000000000]
tmp_168             (icmp             ) [ 0000000000000000000000000000000000000000000000000]
tmp_169             (or               ) [ 0000000000000000000000000000000000000000000000000]
tmp_170             (icmp             ) [ 0000000000000000000000000000000000000000000000000]
tmp_171             (or               ) [ 0000000000000000000000000000000000000000000000000]
tmp_172             (icmp             ) [ 0000000000000000000000000000000000000000000000000]
tmp_173             (or               ) [ 0001111111111111111111111111111111111111111000000]
StgValue_125        (br               ) [ 0000000000000000000000000000000000000000000000000]
x_load              (load             ) [ 0000000000000000000000000000000000000000000000000]
i                   (sub              ) [ 0000000000000000000000000000000000000000000000000]
n_assign_cast       (zext             ) [ 0001111111111111111111111111111111111111111000000]
x_5                 (add              ) [ 0000011111111111111111111111111111111111111000000]
tmp_i               (icmp             ) [ 0001111111111111111111111111111111111111111000000]
StgValue_131        (br               ) [ 0001111111111111111111111111111111111111111000000]
p_lshr_f_i_cast     (partselect       ) [ 0000000000000000000000000000000000000000000000000]
tmp_i_cast          (zext             ) [ 0000000000000000000000000000000000000000000000000]
tmp_379_i           (icmp             ) [ 0000000000000000000000000000000000000000000000000]
k_assign_4          (sub              ) [ 0000000000000000000000000000000000000000000000000]
p_k_i               (select           ) [ 0000000000000000000000000000000000000000000000000]
tmp_380_i           (add              ) [ 0000011111111111111111111111111111111111110000000]
StgValue_138        (br               ) [ 0001111111111111111111111111111111111111111000000]
j_i                 (phi              ) [ 0000011111111111111111111111111111111111110000000]
i_i                 (phi              ) [ 0000010000000000000000000000000000000000000000000]
s_i                 (phi              ) [ 0001110000000000000000000000000000000000001000000]
exitcond_i          (icmp             ) [ 0001111111111111111111111111111111111111111000000]
StgValue_143        (br               ) [ 0000000000000000000000000000000000000000000000000]
s                   (mul              ) [ 0000001111111111111111111111111111111111110000000]
i_30                (add              ) [ 0001111111111111111111111111111111111111111000000]
StgValue_146        (br               ) [ 0001111111111111111111111111111111111111111000000]
j_14                (add              ) [ 0001110111111111111111111111111111111111111000000]
StgValue_183        (specloopname     ) [ 0000000000000000000000000000000000000000000000000]
tmp_77_i            (specregionbegin  ) [ 0000000000000000000000000000000000000000000000000]
StgValue_185        (speclooptripcount) [ 0000000000000000000000000000000000000000000000000]
s_5                 (sdiv             ) [ 0001111111111111111111111111111111111111111000000]
empty               (specregionend    ) [ 0000000000000000000000000000000000000000000000000]
StgValue_188        (br               ) [ 0001111111111111111111111111111111111111111000000]
p_0_i               (phi              ) [ 0000000000000000000000000000000000000000001000000]
a_load_4            (load             ) [ 0000000000000000000000000000000000000000000000000]
x_load_4            (load             ) [ 0000000000000000000000000000000000000000000000000]
a_4                 (add              ) [ 0000000000000000000000000000000000000000000000000]
tmp_178             (trunc            ) [ 0000000000000000000000000000000000000000000000000]
tmp_315_t           (xor              ) [ 0001111111111111111111111111111111111111111000000]
StgValue_195        (switch           ) [ 0000000000000000000000000000000000000000000000000]
StgValue_196        (store            ) [ 0000000000000000000000000000000000000000000000000]
StgValue_197        (store            ) [ 0000000000000000000000000000000000000000000000000]
StgValue_198        (store            ) [ 0000000000000000000000000000000000000000000000000]
StgValue_199        (br               ) [ 0000000000000000000000000000000000000000000000000]
StgValue_200        (store            ) [ 0000000000000000000000000000000000000000000000000]
StgValue_201        (store            ) [ 0000000000000000000000000000000000000000000000000]
StgValue_202        (store            ) [ 0000000000000000000000000000000000000000000000000]
StgValue_203        (br               ) [ 0000000000000000000000000000000000000000000000000]
StgValue_204        (store            ) [ 0000000000000000000000000000000000000000000000000]
StgValue_205        (store            ) [ 0000000000000000000000000000000000000000000000000]
StgValue_206        (store            ) [ 0000000000000000000000000000000000000000000000000]
StgValue_207        (br               ) [ 0000000000000000000000000000000000000000000000000]
StgValue_208        (store            ) [ 0000000000000000000000000000000000000000000000000]
StgValue_209        (store            ) [ 0000000000000000000000000000000000000000000000000]
StgValue_210        (store            ) [ 0000000000000000000000000000000000000000000000000]
StgValue_211        (br               ) [ 0000000000000000000000000000000000000000000000000]
j_15                (add              ) [ 0011111111111111111111111111111111111111111000000]
StgValue_213        (br               ) [ 0011111111111111111111111111111111111111111000000]
indvars_iv          (phi              ) [ 0000000000000000000000000000000000000000000111110]
b                   (phi              ) [ 0000000000000000000000000000000000000000000111110]
tmp_198             (icmp             ) [ 0000000000000000000000000000000000000000000111111]
StgValue_217        (speclooptripcount) [ 0000000000000000000000000000000000000000000000000]
StgValue_218        (br               ) [ 0000000000000000000000000000000000000000000000000]
tmp_201             (bitconcatenate   ) [ 0000000000000000000000000000000000000000000011100]
sel_tmp_i           (icmp             ) [ 0000000000000000000000000000000000000000000011100]
sel_tmp2_i          (icmp             ) [ 0000000000000000000000000000000000000000000011100]
StgValue_222        (br               ) [ 0000000000000000000000000000000000000000000111111]
a_load              (load             ) [ 0000000000000000000000000000000000000000000000000]
tmp_174             (shl              ) [ 0000000000000000000000000000000000000000000000000]
tmp_175             (shl              ) [ 0000000000000000000000000000000000000000000000000]
tmp_199             (sub              ) [ 0000000000000000000000000000000000000000000000000]
tmp_176             (trunc            ) [ 0000000000000000000000000000000000000000000000000]
tmp_177             (trunc            ) [ 0000000000000000000000000000000000000000000000000]
tmp_200             (add              ) [ 0000000000000000000000000000000000000000000000000]
StgValue_230        (ret              ) [ 0000000000000000000000000000000000000000000000000]
k                   (phi              ) [ 0000000000000000000000000000000000000000000010011]
edge4_1_5_load      (load             ) [ 0000000000000000000000000000000000000000000111111]
edge4_2_5_load      (load             ) [ 0000000000000000000000000000000000000000000000000]
edge4_3_5_load      (load             ) [ 0000000000000000000000000000000000000000000000000]
edge4_load_phi      (mux              ) [ 0000000000000000000000000000000000000000000000000]
tmp_202             (icmp             ) [ 0000000000000000000000000000000000000000000111111]
k_4                 (add              ) [ 0000000000000000000000000000000000000000000111111]
StgValue_238        (br               ) [ 0000000000000000000000000000000000000000000000000]
tmp_67              (specregionbegin  ) [ 0000000000000000000000000000000000000000000001100]
StgValue_240        (speclooptripcount) [ 0000000000000000000000000000000000000000000000000]
StgValue_241        (br               ) [ 0000000000000000000000000000000000000000000111111]
j_1_cast1           (zext             ) [ 0000000000000000000000000000000000000000000000000]
tmp_203             (add              ) [ 0000000000000000000000000000000000000000000000010]
write_flag_i        (phi              ) [ 0000000000000000000000000000000000000000000001000]
arr4_i              (phi              ) [ 0000000000000000000000000000000000000000000001100]
arr_i               (phi              ) [ 0000000000000000000000000000000000000000000001100]
i_i1                (phi              ) [ 0000000000000000000000000000000000000000000001100]
edge4_2_5_load_1    (load             ) [ 0000000000000000000000000000000000000000000111111]
edge4_3_5_load_1    (load             ) [ 0000000000000000000000000000000000000000000111111]
StgValue_250        (speclooptripcount) [ 0000000000000000000000000000000000000000000000000]
exitcond            (icmp             ) [ 0000000000000000000000000000000000000000000111111]
i_31                (add              ) [ 0000000000000000000000000000000000000000000111111]
StgValue_253        (br               ) [ 0000000000000000000000000000000000000000000000000]
StgValue_254        (switch           ) [ 0000000000000000000000000000000000000000000111111]
StgValue_255        (br               ) [ 0000000000000000000000000000000000000000000111111]
StgValue_256        (br               ) [ 0000000000000000000000000000000000000000000111111]
write_flag_1_i      (mux              ) [ 0000000000000000000000000000000000000000000111111]
temp_load           (load             ) [ 0000000000000000000000000000000000000000000000000]
newSel3             (select           ) [ 0000000000000000000000000000000000000000000000000]
edge4_2_41          (select           ) [ 0000000000000000000000000000000000000000000000000]
newSel9             (select           ) [ 0000000000000000000000000000000000000000000000000]
edge4_3_42          (select           ) [ 0000000000000000000000000000000000000000000000000]
edge4_1_43          (select           ) [ 0000000000000000000000000000000000000000000000000]
edge4_0             (select           ) [ 0000000000000000000000000000000000000000000000000]
empty_44            (specregionend    ) [ 0000000000000000000000000000000000000000000000000]
StgValue_266        (store            ) [ 0000000000000000000000000000000000000000000000000]
StgValue_267        (store            ) [ 0000000000000000000000000000000000000000000000000]
StgValue_268        (store            ) [ 0000000000000000000000000000000000000000000000000]
StgValue_269        (store            ) [ 0000000000000000000000000000000000000000000000000]
StgValue_270        (br               ) [ 0000000000000000000000000000000000000000000111111]
arr_load_phi_i      (phi              ) [ 0000000000000000000000000000000000000000000000100]
arr_1_i             (mux              ) [ 0000000000000000000000000000000000000000000111111]
arr12_1_i           (mux              ) [ 0000000000000000000000000000000000000000000111111]
arr3_1_i            (mux              ) [ 0000000000000000000000000000000000000000000000000]
arr2_1_i            (mux              ) [ 0000000000000000000000000000000000000000000000000]
StgValue_276        (store            ) [ 0000000000000000000000000000000000000000000000000]
StgValue_277        (store            ) [ 0000000000000000000000000000000000000000000000000]
StgValue_278        (br               ) [ 0000000000000000000000000000000000000000000111111]
tmp_247_cast        (zext             ) [ 0000000000000000000000000000000000000000000000000]
tmp_204             (mul              ) [ 0000000000000000000000000000000000000000000000001]
j_12                (add              ) [ 0001000000000000000000000000000000000000000100001]
b_4                 (add              ) [ 0001000000000000000000000000000000000000000111111]
StgValue_283        (br               ) [ 0001000000000000000000000000000000000000000111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="cubiecube_0_ep">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cubiecube_0_ep"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i4.i2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i5.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i5.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str30"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str131"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str535"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i1.i2"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1004" name="edge4_1_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="edge4_1/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="edge4_2_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="edge4_2/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="edge4_3_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="edge4_3/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="edge4_3_1_40_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="edge4_3_1_40/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="edge4_3_2_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="edge4_3_2/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="edge4_3_3_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="edge4_3_3/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="edge4_3_4_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="edge4_3_4/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="a_1_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="a_1/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="x_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="temp_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp/3 "/>
</bind>
</comp>

<comp id="132" class="1004" name="edge4_1_5_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="edge4_1_5/3 "/>
</bind>
</comp>

<comp id="136" class="1004" name="edge4_2_5_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="edge4_2_5/3 "/>
</bind>
</comp>

<comp id="140" class="1004" name="edge4_3_5_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="edge4_3_5/3 "/>
</bind>
</comp>

<comp id="144" class="1004" name="cubiecube_0_ep_addr_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="4" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="32" slack="0"/>
<pin id="148" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cubiecube_0_ep_addr/3 "/>
</bind>
</comp>

<comp id="151" class="1004" name="grp_access_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="4" slack="0"/>
<pin id="153" dir="0" index="1" bw="4" slack="2147483647"/>
<pin id="154" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="edge4_0_2/3 "/>
</bind>
</comp>

<comp id="157" class="1005" name="p_rec_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="2" slack="1"/>
<pin id="159" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_rec (phireg) "/>
</bind>
</comp>

<comp id="161" class="1004" name="p_rec_phi_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="1"/>
<pin id="163" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="164" dir="0" index="2" bw="2" slack="0"/>
<pin id="165" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_rec/2 "/>
</bind>
</comp>

<comp id="168" class="1005" name="j_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="5" slack="1"/>
<pin id="170" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="172" class="1004" name="j_phi_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="5" slack="1"/>
<pin id="174" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="175" dir="0" index="2" bw="5" slack="1"/>
<pin id="176" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="177" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="180" class="1005" name="j_i_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="1"/>
<pin id="182" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="j_i (phireg) "/>
</bind>
</comp>

<comp id="184" class="1004" name="j_i_phi_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="1"/>
<pin id="186" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="187" dir="0" index="2" bw="32" slack="1"/>
<pin id="188" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="189" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_i/5 "/>
</bind>
</comp>

<comp id="192" class="1005" name="i_i_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="194" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="i_i (phireg) "/>
</bind>
</comp>

<comp id="195" class="1004" name="i_i_phi_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="5" slack="1"/>
<pin id="197" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="198" dir="0" index="2" bw="32" slack="0"/>
<pin id="199" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="200" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i/5 "/>
</bind>
</comp>

<comp id="201" class="1005" name="s_i_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="1"/>
<pin id="203" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="s_i (phireg) "/>
</bind>
</comp>

<comp id="205" class="1004" name="s_i_phi_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="1"/>
<pin id="207" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="208" dir="0" index="2" bw="32" slack="1"/>
<pin id="209" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="210" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="s_i/5 "/>
</bind>
</comp>

<comp id="213" class="1005" name="p_0_i_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="2"/>
<pin id="215" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_0_i (phireg) "/>
</bind>
</comp>

<comp id="217" class="1004" name="p_0_i_phi_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="2"/>
<pin id="219" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="220" dir="0" index="2" bw="32" slack="1"/>
<pin id="221" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="222" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0_i/42 "/>
</bind>
</comp>

<comp id="225" class="1005" name="indvars_iv_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="2" slack="1"/>
<pin id="227" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv (phireg) "/>
</bind>
</comp>

<comp id="229" class="1004" name="indvars_iv_phi_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="2" slack="1"/>
<pin id="231" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="232" dir="0" index="2" bw="1" slack="1"/>
<pin id="233" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="234" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvars_iv/43 "/>
</bind>
</comp>

<comp id="237" class="1005" name="b_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="1"/>
<pin id="239" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b (phireg) "/>
</bind>
</comp>

<comp id="241" class="1004" name="b_phi_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="1"/>
<pin id="243" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="244" dir="0" index="2" bw="1" slack="1"/>
<pin id="245" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="246" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="b/43 "/>
</bind>
</comp>

<comp id="249" class="1005" name="k_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="1"/>
<pin id="251" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="253" class="1004" name="k_phi_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="1"/>
<pin id="255" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="256" dir="0" index="2" bw="32" slack="0"/>
<pin id="257" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="258" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/44 "/>
</bind>
</comp>

<comp id="261" class="1005" name="write_flag_i_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="1" slack="1"/>
<pin id="263" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="write_flag_i (phireg) "/>
</bind>
</comp>

<comp id="265" class="1004" name="write_flag_i_phi_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="1"/>
<pin id="267" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="268" dir="0" index="2" bw="1" slack="0"/>
<pin id="269" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="270" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="write_flag_i/45 "/>
</bind>
</comp>

<comp id="272" class="1005" name="arr4_i_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="4" slack="1"/>
<pin id="274" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="arr4_i (phireg) "/>
</bind>
</comp>

<comp id="275" class="1004" name="arr4_i_phi_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="4" slack="1"/>
<pin id="277" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="278" dir="0" index="2" bw="4" slack="1"/>
<pin id="279" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="280" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="arr4_i/45 "/>
</bind>
</comp>

<comp id="282" class="1005" name="arr_i_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="4" slack="1"/>
<pin id="284" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="arr_i (phireg) "/>
</bind>
</comp>

<comp id="286" class="1004" name="arr_i_phi_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="1"/>
<pin id="288" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="289" dir="0" index="2" bw="4" slack="1"/>
<pin id="290" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="291" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="arr_i/45 "/>
</bind>
</comp>

<comp id="294" class="1005" name="i_i1_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="2" slack="1"/>
<pin id="296" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i_i1 (phireg) "/>
</bind>
</comp>

<comp id="298" class="1004" name="i_i1_phi_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="1"/>
<pin id="300" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="301" dir="0" index="2" bw="2" slack="0"/>
<pin id="302" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="303" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i1/45 "/>
</bind>
</comp>

<comp id="306" class="1005" name="arr_load_phi_i_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="4" slack="2147483647"/>
<pin id="308" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opset="arr_load_phi_i (phireg) "/>
</bind>
</comp>

<comp id="309" class="1004" name="arr_load_phi_i_phi_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="4" slack="1"/>
<pin id="311" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="312" dir="0" index="2" bw="4" slack="1"/>
<pin id="313" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="314" dir="0" index="4" bw="4" slack="1"/>
<pin id="315" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="316" dir="1" index="6" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="arr_load_phi_i/46 "/>
</bind>
</comp>

<comp id="318" class="1004" name="grp_load_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="2"/>
<pin id="320" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_load/4 x_load_4/42 "/>
</bind>
</comp>

<comp id="321" class="1004" name="grp_load_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="32" slack="2"/>
<pin id="323" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_load_4/42 a_load/43 "/>
</bind>
</comp>

<comp id="324" class="1004" name="grp_store_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="2"/>
<pin id="326" dir="0" index="1" bw="32" slack="4"/>
<pin id="327" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_196/42 StgValue_200/42 StgValue_204/42 StgValue_208/42 "/>
</bind>
</comp>

<comp id="328" class="1004" name="grp_store_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="0"/>
<pin id="330" dir="0" index="1" bw="32" slack="4"/>
<pin id="331" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_197/42 StgValue_201/42 StgValue_205/42 StgValue_209/42 "/>
</bind>
</comp>

<comp id="332" class="1004" name="grp_load_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="4" slack="2"/>
<pin id="334" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="edge4_2_5_load/44 edge4_2_5_load_1/45 "/>
</bind>
</comp>

<comp id="335" class="1004" name="grp_load_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="4" slack="2"/>
<pin id="337" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="edge4_3_5_load/44 edge4_3_5_load_1/45 "/>
</bind>
</comp>

<comp id="338" class="1004" name="edge4_1_load_load_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="4" slack="1"/>
<pin id="340" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="edge4_1_load/2 "/>
</bind>
</comp>

<comp id="341" class="1004" name="edge4_2_load_load_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="4" slack="1"/>
<pin id="343" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="edge4_2_load/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="edge4_3_load_load_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="4" slack="1"/>
<pin id="346" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="edge4_3_load/2 "/>
</bind>
</comp>

<comp id="347" class="1004" name="p_sum_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="2" slack="0"/>
<pin id="349" dir="0" index="1" bw="1" slack="0"/>
<pin id="350" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_sum/2 "/>
</bind>
</comp>

<comp id="353" class="1004" name="edge4_1_1_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="4" slack="0"/>
<pin id="355" dir="0" index="1" bw="4" slack="0"/>
<pin id="356" dir="0" index="2" bw="1" slack="0"/>
<pin id="357" dir="0" index="3" bw="4" slack="0"/>
<pin id="358" dir="0" index="4" bw="4" slack="0"/>
<pin id="359" dir="0" index="5" bw="2" slack="0"/>
<pin id="360" dir="1" index="6" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="edge4_1_1/2 "/>
</bind>
</comp>

<comp id="367" class="1004" name="edge4_2_1_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="4" slack="0"/>
<pin id="369" dir="0" index="1" bw="4" slack="0"/>
<pin id="370" dir="0" index="2" bw="4" slack="0"/>
<pin id="371" dir="0" index="3" bw="1" slack="0"/>
<pin id="372" dir="0" index="4" bw="4" slack="0"/>
<pin id="373" dir="0" index="5" bw="2" slack="0"/>
<pin id="374" dir="1" index="6" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="edge4_2_1/2 "/>
</bind>
</comp>

<comp id="381" class="1004" name="edge4_3_1_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="4" slack="0"/>
<pin id="383" dir="0" index="1" bw="1" slack="0"/>
<pin id="384" dir="0" index="2" bw="4" slack="0"/>
<pin id="385" dir="0" index="3" bw="4" slack="0"/>
<pin id="386" dir="0" index="4" bw="1" slack="0"/>
<pin id="387" dir="0" index="5" bw="2" slack="0"/>
<pin id="388" dir="1" index="6" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="edge4_3_1/2 "/>
</bind>
</comp>

<comp id="395" class="1004" name="tmp_s_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="2" slack="0"/>
<pin id="397" dir="0" index="1" bw="2" slack="0"/>
<pin id="398" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="401" class="1004" name="StgValue_63_store_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="4" slack="0"/>
<pin id="403" dir="0" index="1" bw="4" slack="1"/>
<pin id="404" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_63/2 "/>
</bind>
</comp>

<comp id="406" class="1004" name="StgValue_64_store_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="4" slack="0"/>
<pin id="408" dir="0" index="1" bw="4" slack="1"/>
<pin id="409" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_64/2 "/>
</bind>
</comp>

<comp id="411" class="1004" name="StgValue_65_store_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="4" slack="0"/>
<pin id="413" dir="0" index="1" bw="4" slack="1"/>
<pin id="414" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_65/2 "/>
</bind>
</comp>

<comp id="416" class="1004" name="StgValue_73_store_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="0"/>
<pin id="418" dir="0" index="1" bw="32" slack="0"/>
<pin id="419" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_73/2 "/>
</bind>
</comp>

<comp id="421" class="1004" name="StgValue_74_store_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="1" slack="0"/>
<pin id="423" dir="0" index="1" bw="32" slack="0"/>
<pin id="424" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_74/2 "/>
</bind>
</comp>

<comp id="426" class="1004" name="StgValue_75_store_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="4" slack="0"/>
<pin id="428" dir="0" index="1" bw="4" slack="0"/>
<pin id="429" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_75/2 "/>
</bind>
</comp>

<comp id="431" class="1004" name="StgValue_76_store_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="4" slack="0"/>
<pin id="433" dir="0" index="1" bw="4" slack="0"/>
<pin id="434" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_76/2 "/>
</bind>
</comp>

<comp id="436" class="1004" name="StgValue_77_store_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="4" slack="0"/>
<pin id="438" dir="0" index="1" bw="4" slack="0"/>
<pin id="439" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_77/2 "/>
</bind>
</comp>

<comp id="441" class="1004" name="StgValue_78_store_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="1" slack="0"/>
<pin id="443" dir="0" index="1" bw="4" slack="0"/>
<pin id="444" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_78/2 "/>
</bind>
</comp>

<comp id="446" class="1004" name="edge4_3_1_load_load_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="4" slack="1"/>
<pin id="448" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="edge4_3_1_load/3 "/>
</bind>
</comp>

<comp id="449" class="1004" name="edge4_3_2_load_load_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="4" slack="1"/>
<pin id="451" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="edge4_3_2_load/3 "/>
</bind>
</comp>

<comp id="452" class="1004" name="edge4_3_3_load_load_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="4" slack="1"/>
<pin id="454" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="edge4_3_3_load/3 "/>
</bind>
</comp>

<comp id="455" class="1004" name="edge4_3_4_load_load_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="4" slack="1"/>
<pin id="457" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="edge4_3_4_load/3 "/>
</bind>
</comp>

<comp id="458" class="1004" name="j_cast_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="5" slack="0"/>
<pin id="460" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="j_cast/3 "/>
</bind>
</comp>

<comp id="462" class="1004" name="tmp_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="1" slack="0"/>
<pin id="464" dir="0" index="1" bw="5" slack="0"/>
<pin id="465" dir="0" index="2" bw="4" slack="0"/>
<pin id="466" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="470" class="1004" name="tmp_197_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="5" slack="0"/>
<pin id="472" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_197/3 "/>
</bind>
</comp>

<comp id="475" class="1004" name="StgValue_96_store_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="4" slack="0"/>
<pin id="477" dir="0" index="1" bw="4" slack="0"/>
<pin id="478" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_96/3 "/>
</bind>
</comp>

<comp id="480" class="1004" name="StgValue_97_store_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="4" slack="0"/>
<pin id="482" dir="0" index="1" bw="4" slack="0"/>
<pin id="483" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_97/3 "/>
</bind>
</comp>

<comp id="485" class="1004" name="StgValue_98_store_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="4" slack="0"/>
<pin id="487" dir="0" index="1" bw="4" slack="0"/>
<pin id="488" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_98/3 "/>
</bind>
</comp>

<comp id="490" class="1004" name="StgValue_99_store_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="4" slack="0"/>
<pin id="492" dir="0" index="1" bw="4" slack="0"/>
<pin id="493" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_99/3 "/>
</bind>
</comp>

<comp id="495" class="1004" name="tmp_151_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="4" slack="0"/>
<pin id="497" dir="0" index="1" bw="1" slack="0"/>
<pin id="498" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_151/4 "/>
</bind>
</comp>

<comp id="501" class="1004" name="tmp_152_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="4" slack="0"/>
<pin id="503" dir="0" index="1" bw="2" slack="0"/>
<pin id="504" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_152/4 "/>
</bind>
</comp>

<comp id="507" class="1004" name="tmp_153_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="1" slack="0"/>
<pin id="509" dir="0" index="1" bw="1" slack="0"/>
<pin id="510" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_153/4 "/>
</bind>
</comp>

<comp id="513" class="1004" name="tmp_154_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="4" slack="0"/>
<pin id="515" dir="0" index="1" bw="3" slack="0"/>
<pin id="516" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_154/4 "/>
</bind>
</comp>

<comp id="519" class="1004" name="tmp_155_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="1" slack="0"/>
<pin id="521" dir="0" index="1" bw="1" slack="0"/>
<pin id="522" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_155/4 "/>
</bind>
</comp>

<comp id="525" class="1004" name="tmp_156_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="4" slack="0"/>
<pin id="527" dir="0" index="1" bw="3" slack="0"/>
<pin id="528" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_156/4 "/>
</bind>
</comp>

<comp id="531" class="1004" name="tmp_157_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="1" slack="0"/>
<pin id="533" dir="0" index="1" bw="1" slack="0"/>
<pin id="534" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_157/4 "/>
</bind>
</comp>

<comp id="537" class="1004" name="tmp_158_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="4" slack="0"/>
<pin id="539" dir="0" index="1" bw="4" slack="0"/>
<pin id="540" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_158/4 "/>
</bind>
</comp>

<comp id="543" class="1004" name="tmp_159_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="1" slack="0"/>
<pin id="545" dir="0" index="1" bw="1" slack="0"/>
<pin id="546" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_159/4 "/>
</bind>
</comp>

<comp id="549" class="1004" name="tmp_160_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="4" slack="0"/>
<pin id="551" dir="0" index="1" bw="4" slack="0"/>
<pin id="552" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_160/4 "/>
</bind>
</comp>

<comp id="555" class="1004" name="tmp_161_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="1" slack="0"/>
<pin id="557" dir="0" index="1" bw="1" slack="0"/>
<pin id="558" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_161/4 "/>
</bind>
</comp>

<comp id="561" class="1004" name="tmp_162_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="4" slack="0"/>
<pin id="563" dir="0" index="1" bw="4" slack="0"/>
<pin id="564" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_162/4 "/>
</bind>
</comp>

<comp id="567" class="1004" name="tmp_163_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="1" slack="0"/>
<pin id="569" dir="0" index="1" bw="1" slack="0"/>
<pin id="570" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_163/4 "/>
</bind>
</comp>

<comp id="573" class="1004" name="tmp_164_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="4" slack="0"/>
<pin id="575" dir="0" index="1" bw="4" slack="0"/>
<pin id="576" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_164/4 "/>
</bind>
</comp>

<comp id="579" class="1004" name="tmp_165_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="1" slack="0"/>
<pin id="581" dir="0" index="1" bw="1" slack="0"/>
<pin id="582" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_165/4 "/>
</bind>
</comp>

<comp id="585" class="1004" name="tmp_166_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="4" slack="0"/>
<pin id="587" dir="0" index="1" bw="3" slack="0"/>
<pin id="588" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_166/4 "/>
</bind>
</comp>

<comp id="591" class="1004" name="tmp_167_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="1" slack="0"/>
<pin id="593" dir="0" index="1" bw="1" slack="0"/>
<pin id="594" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_167/4 "/>
</bind>
</comp>

<comp id="597" class="1004" name="tmp_168_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="4" slack="0"/>
<pin id="599" dir="0" index="1" bw="3" slack="0"/>
<pin id="600" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_168/4 "/>
</bind>
</comp>

<comp id="603" class="1004" name="tmp_169_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="1" slack="0"/>
<pin id="605" dir="0" index="1" bw="1" slack="0"/>
<pin id="606" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_169/4 "/>
</bind>
</comp>

<comp id="609" class="1004" name="tmp_170_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="4" slack="0"/>
<pin id="611" dir="0" index="1" bw="1" slack="0"/>
<pin id="612" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_170/4 "/>
</bind>
</comp>

<comp id="615" class="1004" name="tmp_171_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="1" slack="0"/>
<pin id="617" dir="0" index="1" bw="1" slack="0"/>
<pin id="618" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_171/4 "/>
</bind>
</comp>

<comp id="621" class="1004" name="tmp_172_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="4" slack="0"/>
<pin id="623" dir="0" index="1" bw="1" slack="0"/>
<pin id="624" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_172/4 "/>
</bind>
</comp>

<comp id="627" class="1004" name="tmp_173_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="1" slack="0"/>
<pin id="629" dir="0" index="1" bw="1" slack="0"/>
<pin id="630" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_173/4 "/>
</bind>
</comp>

<comp id="633" class="1004" name="i_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="5" slack="0"/>
<pin id="635" dir="0" index="1" bw="5" slack="1"/>
<pin id="636" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="i/4 "/>
</bind>
</comp>

<comp id="639" class="1004" name="n_assign_cast_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="5" slack="0"/>
<pin id="641" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="n_assign_cast/4 "/>
</bind>
</comp>

<comp id="643" class="1004" name="x_5_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="32" slack="0"/>
<pin id="645" dir="0" index="1" bw="1" slack="0"/>
<pin id="646" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_5/4 "/>
</bind>
</comp>

<comp id="649" class="1004" name="tmp_i_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="5" slack="0"/>
<pin id="651" dir="0" index="1" bw="32" slack="0"/>
<pin id="652" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i/4 "/>
</bind>
</comp>

<comp id="655" class="1004" name="p_lshr_f_i_cast_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="3" slack="0"/>
<pin id="657" dir="0" index="1" bw="5" slack="0"/>
<pin id="658" dir="0" index="2" bw="1" slack="0"/>
<pin id="659" dir="0" index="3" bw="3" slack="0"/>
<pin id="660" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_lshr_f_i_cast/4 "/>
</bind>
</comp>

<comp id="665" class="1004" name="tmp_i_cast_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="3" slack="0"/>
<pin id="667" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_cast/4 "/>
</bind>
</comp>

<comp id="669" class="1004" name="tmp_379_i_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="3" slack="0"/>
<pin id="671" dir="0" index="1" bw="32" slack="0"/>
<pin id="672" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_379_i/4 "/>
</bind>
</comp>

<comp id="675" class="1004" name="k_assign_4_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="5" slack="0"/>
<pin id="677" dir="0" index="1" bw="32" slack="0"/>
<pin id="678" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="k_assign_4/4 "/>
</bind>
</comp>

<comp id="681" class="1004" name="p_k_i_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="1" slack="0"/>
<pin id="683" dir="0" index="1" bw="32" slack="0"/>
<pin id="684" dir="0" index="2" bw="32" slack="0"/>
<pin id="685" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_k_i/4 "/>
</bind>
</comp>

<comp id="689" class="1004" name="tmp_380_i_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="32" slack="0"/>
<pin id="691" dir="0" index="1" bw="1" slack="0"/>
<pin id="692" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_380_i/4 "/>
</bind>
</comp>

<comp id="695" class="1004" name="exitcond_i_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="32" slack="0"/>
<pin id="697" dir="0" index="1" bw="32" slack="1"/>
<pin id="698" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/5 "/>
</bind>
</comp>

<comp id="700" class="1004" name="s_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="32" slack="0"/>
<pin id="702" dir="0" index="1" bw="32" slack="0"/>
<pin id="703" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="s/5 "/>
</bind>
</comp>

<comp id="706" class="1004" name="i_30_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="32" slack="0"/>
<pin id="708" dir="0" index="1" bw="1" slack="0"/>
<pin id="709" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_30/5 "/>
</bind>
</comp>

<comp id="712" class="1004" name="grp_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="32" slack="1"/>
<pin id="714" dir="0" index="1" bw="32" slack="1"/>
<pin id="715" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sdiv(15) " fcode="sdiv"/>
<opset="s_5/6 "/>
</bind>
</comp>

<comp id="717" class="1004" name="j_14_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="32" slack="1"/>
<pin id="719" dir="0" index="1" bw="1" slack="0"/>
<pin id="720" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_14/6 "/>
</bind>
</comp>

<comp id="723" class="1004" name="a_4_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="32" slack="0"/>
<pin id="725" dir="0" index="1" bw="32" slack="0"/>
<pin id="726" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="a_4/42 "/>
</bind>
</comp>

<comp id="730" class="1004" name="tmp_178_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="32" slack="0"/>
<pin id="732" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_178/42 "/>
</bind>
</comp>

<comp id="734" class="1004" name="tmp_315_t_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="2" slack="0"/>
<pin id="736" dir="0" index="1" bw="1" slack="0"/>
<pin id="737" dir="1" index="2" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_315_t/42 "/>
</bind>
</comp>

<comp id="740" class="1004" name="StgValue_198_store_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="4" slack="2"/>
<pin id="742" dir="0" index="1" bw="4" slack="4"/>
<pin id="743" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_198/42 "/>
</bind>
</comp>

<comp id="744" class="1004" name="StgValue_202_store_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="4" slack="2"/>
<pin id="746" dir="0" index="1" bw="4" slack="4"/>
<pin id="747" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_202/42 "/>
</bind>
</comp>

<comp id="748" class="1004" name="StgValue_206_store_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="4" slack="2"/>
<pin id="750" dir="0" index="1" bw="4" slack="4"/>
<pin id="751" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_206/42 "/>
</bind>
</comp>

<comp id="752" class="1004" name="StgValue_210_store_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="4" slack="2"/>
<pin id="754" dir="0" index="1" bw="4" slack="4"/>
<pin id="755" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_210/42 "/>
</bind>
</comp>

<comp id="756" class="1004" name="j_15_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="5" slack="3"/>
<pin id="758" dir="0" index="1" bw="1" slack="0"/>
<pin id="759" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_15/42 "/>
</bind>
</comp>

<comp id="762" class="1004" name="tmp_198_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="2" slack="0"/>
<pin id="764" dir="0" index="1" bw="1" slack="0"/>
<pin id="765" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_198/43 "/>
</bind>
</comp>

<comp id="768" class="1004" name="tmp_201_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="4" slack="0"/>
<pin id="770" dir="0" index="1" bw="2" slack="0"/>
<pin id="771" dir="0" index="2" bw="2" slack="0"/>
<pin id="772" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_201/43 "/>
</bind>
</comp>

<comp id="776" class="1004" name="sel_tmp_i_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="2" slack="0"/>
<pin id="778" dir="0" index="1" bw="2" slack="0"/>
<pin id="779" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp_i/43 "/>
</bind>
</comp>

<comp id="782" class="1004" name="sel_tmp2_i_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="2" slack="0"/>
<pin id="784" dir="0" index="1" bw="1" slack="0"/>
<pin id="785" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp2_i/43 "/>
</bind>
</comp>

<comp id="788" class="1004" name="tmp_174_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="32" slack="0"/>
<pin id="790" dir="0" index="1" bw="4" slack="0"/>
<pin id="791" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_174/43 "/>
</bind>
</comp>

<comp id="794" class="1004" name="tmp_175_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="32" slack="0"/>
<pin id="796" dir="0" index="1" bw="3" slack="0"/>
<pin id="797" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_175/43 "/>
</bind>
</comp>

<comp id="800" class="1004" name="tmp_199_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="32" slack="0"/>
<pin id="802" dir="0" index="1" bw="32" slack="0"/>
<pin id="803" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_199/43 "/>
</bind>
</comp>

<comp id="806" class="1004" name="tmp_176_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="32" slack="0"/>
<pin id="808" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_176/43 "/>
</bind>
</comp>

<comp id="810" class="1004" name="tmp_177_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="32" slack="0"/>
<pin id="812" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_177/43 "/>
</bind>
</comp>

<comp id="814" class="1004" name="tmp_200_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="16" slack="0"/>
<pin id="816" dir="0" index="1" bw="16" slack="0"/>
<pin id="817" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_200/43 "/>
</bind>
</comp>

<comp id="820" class="1004" name="edge4_1_5_load_load_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="4" slack="2"/>
<pin id="822" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="edge4_1_5_load/44 "/>
</bind>
</comp>

<comp id="823" class="1004" name="edge4_load_phi_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="4" slack="0"/>
<pin id="825" dir="0" index="1" bw="4" slack="0"/>
<pin id="826" dir="0" index="2" bw="4" slack="0"/>
<pin id="827" dir="0" index="3" bw="4" slack="0"/>
<pin id="828" dir="0" index="4" bw="4" slack="0"/>
<pin id="829" dir="0" index="5" bw="2" slack="1"/>
<pin id="830" dir="1" index="6" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="edge4_load_phi/44 "/>
</bind>
</comp>

<comp id="837" class="1004" name="tmp_202_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="4" slack="0"/>
<pin id="839" dir="0" index="1" bw="4" slack="1"/>
<pin id="840" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_202/44 "/>
</bind>
</comp>

<comp id="842" class="1004" name="k_4_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="32" slack="0"/>
<pin id="844" dir="0" index="1" bw="1" slack="0"/>
<pin id="845" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_4/44 "/>
</bind>
</comp>

<comp id="848" class="1004" name="j_1_cast1_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="2" slack="1"/>
<pin id="850" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_1_cast1/44 "/>
</bind>
</comp>

<comp id="852" class="1004" name="tmp_203_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="2" slack="0"/>
<pin id="854" dir="0" index="1" bw="1" slack="0"/>
<pin id="855" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_203/44 "/>
</bind>
</comp>

<comp id="858" class="1004" name="exitcond_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="2" slack="0"/>
<pin id="860" dir="0" index="1" bw="2" slack="2"/>
<pin id="861" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/45 "/>
</bind>
</comp>

<comp id="864" class="1004" name="i_31_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="2" slack="0"/>
<pin id="866" dir="0" index="1" bw="1" slack="0"/>
<pin id="867" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_31/45 "/>
</bind>
</comp>

<comp id="870" class="1004" name="write_flag_1_i_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="1" slack="0"/>
<pin id="872" dir="0" index="1" bw="1" slack="0"/>
<pin id="873" dir="0" index="2" bw="1" slack="0"/>
<pin id="874" dir="0" index="3" bw="1" slack="0"/>
<pin id="875" dir="0" index="4" bw="1" slack="0"/>
<pin id="876" dir="0" index="5" bw="2" slack="0"/>
<pin id="877" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="write_flag_1_i/45 "/>
</bind>
</comp>

<comp id="884" class="1004" name="temp_load_load_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="4" slack="3"/>
<pin id="886" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_load/45 "/>
</bind>
</comp>

<comp id="887" class="1004" name="newSel3_fu_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="1" slack="2"/>
<pin id="889" dir="0" index="1" bw="4" slack="0"/>
<pin id="890" dir="0" index="2" bw="4" slack="0"/>
<pin id="891" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel3/45 "/>
</bind>
</comp>

<comp id="894" class="1004" name="edge4_2_41_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="1" slack="2"/>
<pin id="896" dir="0" index="1" bw="4" slack="0"/>
<pin id="897" dir="0" index="2" bw="4" slack="0"/>
<pin id="898" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="edge4_2_41/45 "/>
</bind>
</comp>

<comp id="901" class="1004" name="newSel9_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="1" slack="2"/>
<pin id="903" dir="0" index="1" bw="4" slack="0"/>
<pin id="904" dir="0" index="2" bw="4" slack="0"/>
<pin id="905" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel9/45 "/>
</bind>
</comp>

<comp id="908" class="1004" name="edge4_3_42_fu_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="1" slack="2"/>
<pin id="910" dir="0" index="1" bw="4" slack="0"/>
<pin id="911" dir="0" index="2" bw="4" slack="0"/>
<pin id="912" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="edge4_3_42/45 "/>
</bind>
</comp>

<comp id="915" class="1004" name="edge4_1_43_fu_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="1" slack="2"/>
<pin id="917" dir="0" index="1" bw="4" slack="0"/>
<pin id="918" dir="0" index="2" bw="4" slack="0"/>
<pin id="919" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="edge4_1_43/45 "/>
</bind>
</comp>

<comp id="922" class="1004" name="edge4_0_fu_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="1" slack="0"/>
<pin id="924" dir="0" index="1" bw="4" slack="0"/>
<pin id="925" dir="0" index="2" bw="4" slack="0"/>
<pin id="926" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="edge4_0/45 "/>
</bind>
</comp>

<comp id="930" class="1004" name="StgValue_266_store_fu_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="4" slack="0"/>
<pin id="932" dir="0" index="1" bw="4" slack="3"/>
<pin id="933" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_266/45 "/>
</bind>
</comp>

<comp id="935" class="1004" name="StgValue_267_store_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="4" slack="0"/>
<pin id="937" dir="0" index="1" bw="4" slack="3"/>
<pin id="938" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_267/45 "/>
</bind>
</comp>

<comp id="940" class="1004" name="StgValue_268_store_fu_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="4" slack="0"/>
<pin id="942" dir="0" index="1" bw="4" slack="3"/>
<pin id="943" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_268/45 "/>
</bind>
</comp>

<comp id="945" class="1004" name="StgValue_269_store_fu_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="4" slack="0"/>
<pin id="947" dir="0" index="1" bw="4" slack="3"/>
<pin id="948" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_269/45 "/>
</bind>
</comp>

<comp id="950" class="1004" name="arr_1_i_fu_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="4" slack="0"/>
<pin id="952" dir="0" index="1" bw="4" slack="0"/>
<pin id="953" dir="0" index="2" bw="4" slack="1"/>
<pin id="954" dir="0" index="3" bw="4" slack="1"/>
<pin id="955" dir="0" index="4" bw="4" slack="1"/>
<pin id="956" dir="0" index="5" bw="2" slack="1"/>
<pin id="957" dir="1" index="6" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="arr_1_i/46 "/>
</bind>
</comp>

<comp id="964" class="1004" name="arr12_1_i_fu_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="4" slack="0"/>
<pin id="966" dir="0" index="1" bw="4" slack="1"/>
<pin id="967" dir="0" index="2" bw="4" slack="0"/>
<pin id="968" dir="0" index="3" bw="4" slack="1"/>
<pin id="969" dir="0" index="4" bw="4" slack="1"/>
<pin id="970" dir="0" index="5" bw="2" slack="1"/>
<pin id="971" dir="1" index="6" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="arr12_1_i/46 "/>
</bind>
</comp>

<comp id="978" class="1004" name="arr3_1_i_fu_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="4" slack="0"/>
<pin id="980" dir="0" index="1" bw="4" slack="1"/>
<pin id="981" dir="0" index="2" bw="4" slack="1"/>
<pin id="982" dir="0" index="3" bw="4" slack="1"/>
<pin id="983" dir="0" index="4" bw="4" slack="0"/>
<pin id="984" dir="0" index="5" bw="2" slack="1"/>
<pin id="985" dir="1" index="6" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="arr3_1_i/46 "/>
</bind>
</comp>

<comp id="989" class="1004" name="arr2_1_i_fu_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="4" slack="0"/>
<pin id="991" dir="0" index="1" bw="4" slack="1"/>
<pin id="992" dir="0" index="2" bw="4" slack="1"/>
<pin id="993" dir="0" index="3" bw="4" slack="0"/>
<pin id="994" dir="0" index="4" bw="4" slack="1"/>
<pin id="995" dir="0" index="5" bw="2" slack="1"/>
<pin id="996" dir="1" index="6" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="arr2_1_i/46 "/>
</bind>
</comp>

<comp id="1000" class="1004" name="StgValue_276_store_fu_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="4" slack="0"/>
<pin id="1002" dir="0" index="1" bw="4" slack="4"/>
<pin id="1003" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_276/46 "/>
</bind>
</comp>

<comp id="1005" class="1004" name="StgValue_277_store_fu_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="4" slack="0"/>
<pin id="1007" dir="0" index="1" bw="4" slack="4"/>
<pin id="1008" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_277/46 "/>
</bind>
</comp>

<comp id="1010" class="1004" name="tmp_247_cast_fu_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="3" slack="1"/>
<pin id="1012" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_247_cast/47 "/>
</bind>
</comp>

<comp id="1013" class="1004" name="tmp_204_fu_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="3" slack="0"/>
<pin id="1015" dir="0" index="1" bw="32" slack="2"/>
<pin id="1016" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_204/47 "/>
</bind>
</comp>

<comp id="1019" class="1004" name="j_12_fu_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="2" slack="2"/>
<pin id="1021" dir="0" index="1" bw="1" slack="0"/>
<pin id="1022" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_12/47 "/>
</bind>
</comp>

<comp id="1025" class="1004" name="b_4_fu_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="32" slack="2"/>
<pin id="1027" dir="0" index="1" bw="32" slack="1"/>
<pin id="1028" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="b_4/48 "/>
</bind>
</comp>

<comp id="1030" class="1005" name="edge4_1_reg_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="4" slack="1"/>
<pin id="1032" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="edge4_1 "/>
</bind>
</comp>

<comp id="1036" class="1005" name="edge4_2_reg_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="4" slack="1"/>
<pin id="1038" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="edge4_2 "/>
</bind>
</comp>

<comp id="1042" class="1005" name="edge4_3_reg_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="4" slack="1"/>
<pin id="1044" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="edge4_3 "/>
</bind>
</comp>

<comp id="1048" class="1005" name="p_sum_reg_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="2" slack="0"/>
<pin id="1050" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="p_sum "/>
</bind>
</comp>

<comp id="1056" class="1005" name="edge4_3_1_40_reg_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="4" slack="0"/>
<pin id="1058" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="edge4_3_1_40 "/>
</bind>
</comp>

<comp id="1063" class="1005" name="edge4_3_2_reg_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="4" slack="0"/>
<pin id="1065" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="edge4_3_2 "/>
</bind>
</comp>

<comp id="1070" class="1005" name="edge4_3_3_reg_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="4" slack="0"/>
<pin id="1072" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="edge4_3_3 "/>
</bind>
</comp>

<comp id="1077" class="1005" name="edge4_3_4_reg_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="4" slack="0"/>
<pin id="1079" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="edge4_3_4 "/>
</bind>
</comp>

<comp id="1084" class="1005" name="a_1_reg_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="32" slack="0"/>
<pin id="1086" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="a_1 "/>
</bind>
</comp>

<comp id="1091" class="1005" name="x_reg_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="32" slack="0"/>
<pin id="1093" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="1101" class="1005" name="cubiecube_0_ep_addr_reg_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="4" slack="1"/>
<pin id="1103" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="cubiecube_0_ep_addr "/>
</bind>
</comp>

<comp id="1106" class="1005" name="temp_reg_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="4" slack="0"/>
<pin id="1108" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="temp "/>
</bind>
</comp>

<comp id="1113" class="1005" name="edge4_1_5_reg_1113">
<pin_list>
<pin id="1114" dir="0" index="0" bw="4" slack="0"/>
<pin id="1115" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="edge4_1_5 "/>
</bind>
</comp>

<comp id="1120" class="1005" name="edge4_2_5_reg_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="4" slack="0"/>
<pin id="1122" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="edge4_2_5 "/>
</bind>
</comp>

<comp id="1128" class="1005" name="edge4_3_5_reg_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="4" slack="0"/>
<pin id="1130" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="edge4_3_5 "/>
</bind>
</comp>

<comp id="1136" class="1005" name="edge4_0_2_reg_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="4" slack="2"/>
<pin id="1138" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="edge4_0_2 "/>
</bind>
</comp>

<comp id="1144" class="1005" name="tmp_173_reg_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="1" slack="2"/>
<pin id="1146" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_173 "/>
</bind>
</comp>

<comp id="1148" class="1005" name="n_assign_cast_reg_1148">
<pin_list>
<pin id="1149" dir="0" index="0" bw="32" slack="1"/>
<pin id="1150" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="n_assign_cast "/>
</bind>
</comp>

<comp id="1153" class="1005" name="x_5_reg_1153">
<pin_list>
<pin id="1154" dir="0" index="0" bw="32" slack="2"/>
<pin id="1155" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="x_5 "/>
</bind>
</comp>

<comp id="1161" class="1005" name="tmp_380_i_reg_1161">
<pin_list>
<pin id="1162" dir="0" index="0" bw="32" slack="1"/>
<pin id="1163" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_380_i "/>
</bind>
</comp>

<comp id="1169" class="1005" name="s_reg_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="32" slack="1"/>
<pin id="1171" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="s "/>
</bind>
</comp>

<comp id="1174" class="1005" name="i_30_reg_1174">
<pin_list>
<pin id="1175" dir="0" index="0" bw="32" slack="0"/>
<pin id="1176" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_30 "/>
</bind>
</comp>

<comp id="1179" class="1005" name="j_14_reg_1179">
<pin_list>
<pin id="1180" dir="0" index="0" bw="32" slack="1"/>
<pin id="1181" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="j_14 "/>
</bind>
</comp>

<comp id="1184" class="1005" name="s_5_reg_1184">
<pin_list>
<pin id="1185" dir="0" index="0" bw="32" slack="1"/>
<pin id="1186" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="s_5 "/>
</bind>
</comp>

<comp id="1192" class="1005" name="j_15_reg_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="5" slack="1"/>
<pin id="1194" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j_15 "/>
</bind>
</comp>

<comp id="1200" class="1005" name="tmp_201_reg_1200">
<pin_list>
<pin id="1201" dir="0" index="0" bw="4" slack="1"/>
<pin id="1202" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_201 "/>
</bind>
</comp>

<comp id="1205" class="1005" name="sel_tmp_i_reg_1205">
<pin_list>
<pin id="1206" dir="0" index="0" bw="1" slack="2"/>
<pin id="1207" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="sel_tmp_i "/>
</bind>
</comp>

<comp id="1211" class="1005" name="sel_tmp2_i_reg_1211">
<pin_list>
<pin id="1212" dir="0" index="0" bw="1" slack="2"/>
<pin id="1213" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="sel_tmp2_i "/>
</bind>
</comp>

<comp id="1218" class="1005" name="edge4_1_5_load_reg_1218">
<pin_list>
<pin id="1219" dir="0" index="0" bw="4" slack="1"/>
<pin id="1220" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="edge4_1_5_load "/>
</bind>
</comp>

<comp id="1226" class="1005" name="k_4_reg_1226">
<pin_list>
<pin id="1227" dir="0" index="0" bw="32" slack="0"/>
<pin id="1228" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="k_4 "/>
</bind>
</comp>

<comp id="1231" class="1005" name="tmp_203_reg_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="3" slack="1"/>
<pin id="1233" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="tmp_203 "/>
</bind>
</comp>

<comp id="1236" class="1005" name="edge4_2_5_load_1_reg_1236">
<pin_list>
<pin id="1237" dir="0" index="0" bw="4" slack="1"/>
<pin id="1238" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="edge4_2_5_load_1 "/>
</bind>
</comp>

<comp id="1244" class="1005" name="edge4_3_5_load_1_reg_1244">
<pin_list>
<pin id="1245" dir="0" index="0" bw="4" slack="1"/>
<pin id="1246" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="edge4_3_5_load_1 "/>
</bind>
</comp>

<comp id="1255" class="1005" name="i_31_reg_1255">
<pin_list>
<pin id="1256" dir="0" index="0" bw="2" slack="0"/>
<pin id="1257" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_31 "/>
</bind>
</comp>

<comp id="1260" class="1005" name="write_flag_1_i_reg_1260">
<pin_list>
<pin id="1261" dir="0" index="0" bw="1" slack="0"/>
<pin id="1262" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="write_flag_1_i "/>
</bind>
</comp>

<comp id="1265" class="1005" name="arr_1_i_reg_1265">
<pin_list>
<pin id="1266" dir="0" index="0" bw="4" slack="1"/>
<pin id="1267" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="arr_1_i "/>
</bind>
</comp>

<comp id="1270" class="1005" name="arr12_1_i_reg_1270">
<pin_list>
<pin id="1271" dir="0" index="0" bw="4" slack="1"/>
<pin id="1272" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="arr12_1_i "/>
</bind>
</comp>

<comp id="1275" class="1005" name="tmp_204_reg_1275">
<pin_list>
<pin id="1276" dir="0" index="0" bw="32" slack="1"/>
<pin id="1277" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_204 "/>
</bind>
</comp>

<comp id="1280" class="1005" name="j_12_reg_1280">
<pin_list>
<pin id="1281" dir="0" index="0" bw="2" slack="1"/>
<pin id="1282" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j_12 "/>
</bind>
</comp>

<comp id="1285" class="1005" name="b_4_reg_1285">
<pin_list>
<pin id="1286" dir="0" index="0" bw="32" slack="1"/>
<pin id="1287" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="95"><net_src comp="2" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="2" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="2" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="2" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="2" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="2" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="2" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="2" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="2" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="2" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="2" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="2" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="2" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="149"><net_src comp="0" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="28" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="156"><net_src comp="144" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="160"><net_src comp="4" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="167"><net_src comp="157" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="171"><net_src comp="20" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="178"><net_src comp="168" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="179"><net_src comp="172" pin="4"/><net_sink comp="168" pin=0"/></net>

<net id="183"><net_src comp="2" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="190"><net_src comp="180" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="184" pin="4"/><net_sink comp="180" pin=0"/></net>

<net id="204"><net_src comp="2" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="211"><net_src comp="201" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="212"><net_src comp="205" pin="4"/><net_sink comp="201" pin=0"/></net>

<net id="216"><net_src comp="18" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="223"><net_src comp="213" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="224"><net_src comp="201" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="228"><net_src comp="72" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="235"><net_src comp="225" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="236"><net_src comp="229" pin="4"/><net_sink comp="225" pin=0"/></net>

<net id="240"><net_src comp="18" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="247"><net_src comp="237" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="248"><net_src comp="241" pin="4"/><net_sink comp="237" pin=0"/></net>

<net id="252"><net_src comp="18" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="259"><net_src comp="249" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="260"><net_src comp="253" pin="4"/><net_sink comp="249" pin=0"/></net>

<net id="264"><net_src comp="84" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="271"><net_src comp="261" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="281"><net_src comp="275" pin="4"/><net_sink comp="272" pin=0"/></net>

<net id="285"><net_src comp="86" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="292"><net_src comp="282" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="293"><net_src comp="286" pin="4"/><net_sink comp="282" pin=0"/></net>

<net id="297"><net_src comp="4" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="304"><net_src comp="294" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="305"><net_src comp="298" pin="4"/><net_sink comp="294" pin=0"/></net>

<net id="317"><net_src comp="272" pin="1"/><net_sink comp="309" pin=4"/></net>

<net id="351"><net_src comp="161" pin="4"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="6" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="361"><net_src comp="8" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="362"><net_src comp="338" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="363"><net_src comp="10" pin="0"/><net_sink comp="353" pin=2"/></net>

<net id="364"><net_src comp="338" pin="1"/><net_sink comp="353" pin=3"/></net>

<net id="365"><net_src comp="338" pin="1"/><net_sink comp="353" pin=4"/></net>

<net id="366"><net_src comp="347" pin="2"/><net_sink comp="353" pin=5"/></net>

<net id="375"><net_src comp="8" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="376"><net_src comp="341" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="377"><net_src comp="341" pin="1"/><net_sink comp="367" pin=2"/></net>

<net id="378"><net_src comp="10" pin="0"/><net_sink comp="367" pin=3"/></net>

<net id="379"><net_src comp="341" pin="1"/><net_sink comp="367" pin=4"/></net>

<net id="380"><net_src comp="347" pin="2"/><net_sink comp="367" pin=5"/></net>

<net id="389"><net_src comp="8" pin="0"/><net_sink comp="381" pin=0"/></net>

<net id="390"><net_src comp="10" pin="0"/><net_sink comp="381" pin=1"/></net>

<net id="391"><net_src comp="344" pin="1"/><net_sink comp="381" pin=2"/></net>

<net id="392"><net_src comp="344" pin="1"/><net_sink comp="381" pin=3"/></net>

<net id="393"><net_src comp="10" pin="0"/><net_sink comp="381" pin=4"/></net>

<net id="394"><net_src comp="347" pin="2"/><net_sink comp="381" pin=5"/></net>

<net id="399"><net_src comp="161" pin="4"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="12" pin="0"/><net_sink comp="395" pin=1"/></net>

<net id="405"><net_src comp="381" pin="6"/><net_sink comp="401" pin=0"/></net>

<net id="410"><net_src comp="367" pin="6"/><net_sink comp="406" pin=0"/></net>

<net id="415"><net_src comp="353" pin="6"/><net_sink comp="411" pin=0"/></net>

<net id="420"><net_src comp="18" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="425"><net_src comp="18" pin="0"/><net_sink comp="421" pin=0"/></net>

<net id="430"><net_src comp="381" pin="6"/><net_sink comp="426" pin=0"/></net>

<net id="435"><net_src comp="367" pin="6"/><net_sink comp="431" pin=0"/></net>

<net id="440"><net_src comp="353" pin="6"/><net_sink comp="436" pin=0"/></net>

<net id="445"><net_src comp="10" pin="0"/><net_sink comp="441" pin=0"/></net>

<net id="461"><net_src comp="172" pin="4"/><net_sink comp="458" pin=0"/></net>

<net id="467"><net_src comp="22" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="468"><net_src comp="172" pin="4"/><net_sink comp="462" pin=1"/></net>

<net id="469"><net_src comp="24" pin="0"/><net_sink comp="462" pin=2"/></net>

<net id="473"><net_src comp="458" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="479"><net_src comp="455" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="484"><net_src comp="452" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="489"><net_src comp="449" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="494"><net_src comp="446" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="499"><net_src comp="151" pin="3"/><net_sink comp="495" pin=0"/></net>

<net id="500"><net_src comp="30" pin="0"/><net_sink comp="495" pin=1"/></net>

<net id="505"><net_src comp="151" pin="3"/><net_sink comp="501" pin=0"/></net>

<net id="506"><net_src comp="32" pin="0"/><net_sink comp="501" pin=1"/></net>

<net id="511"><net_src comp="501" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="512"><net_src comp="495" pin="2"/><net_sink comp="507" pin=1"/></net>

<net id="517"><net_src comp="151" pin="3"/><net_sink comp="513" pin=0"/></net>

<net id="518"><net_src comp="34" pin="0"/><net_sink comp="513" pin=1"/></net>

<net id="523"><net_src comp="513" pin="2"/><net_sink comp="519" pin=0"/></net>

<net id="524"><net_src comp="507" pin="2"/><net_sink comp="519" pin=1"/></net>

<net id="529"><net_src comp="151" pin="3"/><net_sink comp="525" pin=0"/></net>

<net id="530"><net_src comp="36" pin="0"/><net_sink comp="525" pin=1"/></net>

<net id="535"><net_src comp="525" pin="2"/><net_sink comp="531" pin=0"/></net>

<net id="536"><net_src comp="519" pin="2"/><net_sink comp="531" pin=1"/></net>

<net id="541"><net_src comp="151" pin="3"/><net_sink comp="537" pin=0"/></net>

<net id="542"><net_src comp="38" pin="0"/><net_sink comp="537" pin=1"/></net>

<net id="547"><net_src comp="537" pin="2"/><net_sink comp="543" pin=0"/></net>

<net id="548"><net_src comp="531" pin="2"/><net_sink comp="543" pin=1"/></net>

<net id="553"><net_src comp="151" pin="3"/><net_sink comp="549" pin=0"/></net>

<net id="554"><net_src comp="40" pin="0"/><net_sink comp="549" pin=1"/></net>

<net id="559"><net_src comp="549" pin="2"/><net_sink comp="555" pin=0"/></net>

<net id="560"><net_src comp="543" pin="2"/><net_sink comp="555" pin=1"/></net>

<net id="565"><net_src comp="151" pin="3"/><net_sink comp="561" pin=0"/></net>

<net id="566"><net_src comp="42" pin="0"/><net_sink comp="561" pin=1"/></net>

<net id="571"><net_src comp="561" pin="2"/><net_sink comp="567" pin=0"/></net>

<net id="572"><net_src comp="555" pin="2"/><net_sink comp="567" pin=1"/></net>

<net id="577"><net_src comp="151" pin="3"/><net_sink comp="573" pin=0"/></net>

<net id="578"><net_src comp="44" pin="0"/><net_sink comp="573" pin=1"/></net>

<net id="583"><net_src comp="573" pin="2"/><net_sink comp="579" pin=0"/></net>

<net id="584"><net_src comp="567" pin="2"/><net_sink comp="579" pin=1"/></net>

<net id="589"><net_src comp="151" pin="3"/><net_sink comp="585" pin=0"/></net>

<net id="590"><net_src comp="46" pin="0"/><net_sink comp="585" pin=1"/></net>

<net id="595"><net_src comp="585" pin="2"/><net_sink comp="591" pin=0"/></net>

<net id="596"><net_src comp="579" pin="2"/><net_sink comp="591" pin=1"/></net>

<net id="601"><net_src comp="151" pin="3"/><net_sink comp="597" pin=0"/></net>

<net id="602"><net_src comp="48" pin="0"/><net_sink comp="597" pin=1"/></net>

<net id="607"><net_src comp="597" pin="2"/><net_sink comp="603" pin=0"/></net>

<net id="608"><net_src comp="591" pin="2"/><net_sink comp="603" pin=1"/></net>

<net id="613"><net_src comp="151" pin="3"/><net_sink comp="609" pin=0"/></net>

<net id="614"><net_src comp="50" pin="0"/><net_sink comp="609" pin=1"/></net>

<net id="619"><net_src comp="609" pin="2"/><net_sink comp="615" pin=0"/></net>

<net id="620"><net_src comp="603" pin="2"/><net_sink comp="615" pin=1"/></net>

<net id="625"><net_src comp="151" pin="3"/><net_sink comp="621" pin=0"/></net>

<net id="626"><net_src comp="10" pin="0"/><net_sink comp="621" pin=1"/></net>

<net id="631"><net_src comp="621" pin="2"/><net_sink comp="627" pin=0"/></net>

<net id="632"><net_src comp="615" pin="2"/><net_sink comp="627" pin=1"/></net>

<net id="637"><net_src comp="20" pin="0"/><net_sink comp="633" pin=0"/></net>

<net id="638"><net_src comp="168" pin="1"/><net_sink comp="633" pin=1"/></net>

<net id="642"><net_src comp="633" pin="2"/><net_sink comp="639" pin=0"/></net>

<net id="647"><net_src comp="318" pin="1"/><net_sink comp="643" pin=0"/></net>

<net id="648"><net_src comp="2" pin="0"/><net_sink comp="643" pin=1"/></net>

<net id="653"><net_src comp="639" pin="1"/><net_sink comp="649" pin=0"/></net>

<net id="654"><net_src comp="643" pin="2"/><net_sink comp="649" pin=1"/></net>

<net id="661"><net_src comp="52" pin="0"/><net_sink comp="655" pin=0"/></net>

<net id="662"><net_src comp="633" pin="2"/><net_sink comp="655" pin=1"/></net>

<net id="663"><net_src comp="2" pin="0"/><net_sink comp="655" pin=2"/></net>

<net id="664"><net_src comp="54" pin="0"/><net_sink comp="655" pin=3"/></net>

<net id="668"><net_src comp="655" pin="4"/><net_sink comp="665" pin=0"/></net>

<net id="673"><net_src comp="665" pin="1"/><net_sink comp="669" pin=0"/></net>

<net id="674"><net_src comp="643" pin="2"/><net_sink comp="669" pin=1"/></net>

<net id="679"><net_src comp="639" pin="1"/><net_sink comp="675" pin=0"/></net>

<net id="680"><net_src comp="643" pin="2"/><net_sink comp="675" pin=1"/></net>

<net id="686"><net_src comp="669" pin="2"/><net_sink comp="681" pin=0"/></net>

<net id="687"><net_src comp="675" pin="2"/><net_sink comp="681" pin=1"/></net>

<net id="688"><net_src comp="643" pin="2"/><net_sink comp="681" pin=2"/></net>

<net id="693"><net_src comp="681" pin="3"/><net_sink comp="689" pin=0"/></net>

<net id="694"><net_src comp="2" pin="0"/><net_sink comp="689" pin=1"/></net>

<net id="699"><net_src comp="184" pin="4"/><net_sink comp="695" pin=0"/></net>

<net id="704"><net_src comp="205" pin="4"/><net_sink comp="700" pin=0"/></net>

<net id="705"><net_src comp="195" pin="4"/><net_sink comp="700" pin=1"/></net>

<net id="710"><net_src comp="195" pin="4"/><net_sink comp="706" pin=0"/></net>

<net id="711"><net_src comp="56" pin="0"/><net_sink comp="706" pin=1"/></net>

<net id="716"><net_src comp="180" pin="1"/><net_sink comp="712" pin=1"/></net>

<net id="721"><net_src comp="180" pin="1"/><net_sink comp="717" pin=0"/></net>

<net id="722"><net_src comp="2" pin="0"/><net_sink comp="717" pin=1"/></net>

<net id="727"><net_src comp="217" pin="4"/><net_sink comp="723" pin=0"/></net>

<net id="728"><net_src comp="321" pin="1"/><net_sink comp="723" pin=1"/></net>

<net id="729"><net_src comp="723" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="733"><net_src comp="318" pin="1"/><net_sink comp="730" pin=0"/></net>

<net id="738"><net_src comp="730" pin="1"/><net_sink comp="734" pin=0"/></net>

<net id="739"><net_src comp="72" pin="0"/><net_sink comp="734" pin=1"/></net>

<net id="760"><net_src comp="168" pin="1"/><net_sink comp="756" pin=0"/></net>

<net id="761"><net_src comp="74" pin="0"/><net_sink comp="756" pin=1"/></net>

<net id="766"><net_src comp="229" pin="4"/><net_sink comp="762" pin=0"/></net>

<net id="767"><net_src comp="4" pin="0"/><net_sink comp="762" pin=1"/></net>

<net id="773"><net_src comp="76" pin="0"/><net_sink comp="768" pin=0"/></net>

<net id="774"><net_src comp="12" pin="0"/><net_sink comp="768" pin=1"/></net>

<net id="775"><net_src comp="229" pin="4"/><net_sink comp="768" pin=2"/></net>

<net id="780"><net_src comp="229" pin="4"/><net_sink comp="776" pin=0"/></net>

<net id="781"><net_src comp="12" pin="0"/><net_sink comp="776" pin=1"/></net>

<net id="786"><net_src comp="229" pin="4"/><net_sink comp="782" pin=0"/></net>

<net id="787"><net_src comp="6" pin="0"/><net_sink comp="782" pin=1"/></net>

<net id="792"><net_src comp="321" pin="1"/><net_sink comp="788" pin=0"/></net>

<net id="793"><net_src comp="78" pin="0"/><net_sink comp="788" pin=1"/></net>

<net id="798"><net_src comp="321" pin="1"/><net_sink comp="794" pin=0"/></net>

<net id="799"><net_src comp="54" pin="0"/><net_sink comp="794" pin=1"/></net>

<net id="804"><net_src comp="788" pin="2"/><net_sink comp="800" pin=0"/></net>

<net id="805"><net_src comp="794" pin="2"/><net_sink comp="800" pin=1"/></net>

<net id="809"><net_src comp="241" pin="4"/><net_sink comp="806" pin=0"/></net>

<net id="813"><net_src comp="800" pin="2"/><net_sink comp="810" pin=0"/></net>

<net id="818"><net_src comp="810" pin="1"/><net_sink comp="814" pin=0"/></net>

<net id="819"><net_src comp="806" pin="1"/><net_sink comp="814" pin=1"/></net>

<net id="831"><net_src comp="8" pin="0"/><net_sink comp="823" pin=0"/></net>

<net id="832"><net_src comp="335" pin="1"/><net_sink comp="823" pin=1"/></net>

<net id="833"><net_src comp="820" pin="1"/><net_sink comp="823" pin=2"/></net>

<net id="834"><net_src comp="332" pin="1"/><net_sink comp="823" pin=3"/></net>

<net id="835"><net_src comp="335" pin="1"/><net_sink comp="823" pin=4"/></net>

<net id="836"><net_src comp="225" pin="1"/><net_sink comp="823" pin=5"/></net>

<net id="841"><net_src comp="823" pin="6"/><net_sink comp="837" pin=0"/></net>

<net id="846"><net_src comp="253" pin="4"/><net_sink comp="842" pin=0"/></net>

<net id="847"><net_src comp="2" pin="0"/><net_sink comp="842" pin=1"/></net>

<net id="851"><net_src comp="225" pin="1"/><net_sink comp="848" pin=0"/></net>

<net id="856"><net_src comp="848" pin="1"/><net_sink comp="852" pin=0"/></net>

<net id="857"><net_src comp="82" pin="0"/><net_sink comp="852" pin=1"/></net>

<net id="862"><net_src comp="298" pin="4"/><net_sink comp="858" pin=0"/></net>

<net id="863"><net_src comp="225" pin="1"/><net_sink comp="858" pin=1"/></net>

<net id="868"><net_src comp="298" pin="4"/><net_sink comp="864" pin=0"/></net>

<net id="869"><net_src comp="6" pin="0"/><net_sink comp="864" pin=1"/></net>

<net id="878"><net_src comp="88" pin="0"/><net_sink comp="870" pin=0"/></net>

<net id="879"><net_src comp="90" pin="0"/><net_sink comp="870" pin=1"/></net>

<net id="880"><net_src comp="265" pin="4"/><net_sink comp="870" pin=2"/></net>

<net id="881"><net_src comp="265" pin="4"/><net_sink comp="870" pin=3"/></net>

<net id="882"><net_src comp="265" pin="4"/><net_sink comp="870" pin=4"/></net>

<net id="883"><net_src comp="298" pin="4"/><net_sink comp="870" pin=5"/></net>

<net id="892"><net_src comp="884" pin="1"/><net_sink comp="887" pin=1"/></net>

<net id="893"><net_src comp="332" pin="1"/><net_sink comp="887" pin=2"/></net>

<net id="899"><net_src comp="332" pin="1"/><net_sink comp="894" pin=1"/></net>

<net id="900"><net_src comp="887" pin="3"/><net_sink comp="894" pin=2"/></net>

<net id="906"><net_src comp="335" pin="1"/><net_sink comp="901" pin=1"/></net>

<net id="907"><net_src comp="884" pin="1"/><net_sink comp="901" pin=2"/></net>

<net id="913"><net_src comp="335" pin="1"/><net_sink comp="908" pin=1"/></net>

<net id="914"><net_src comp="901" pin="3"/><net_sink comp="908" pin=2"/></net>

<net id="920"><net_src comp="884" pin="1"/><net_sink comp="915" pin=1"/></net>

<net id="921"><net_src comp="275" pin="4"/><net_sink comp="915" pin=2"/></net>

<net id="927"><net_src comp="265" pin="4"/><net_sink comp="922" pin=0"/></net>

<net id="928"><net_src comp="286" pin="4"/><net_sink comp="922" pin=1"/></net>

<net id="929"><net_src comp="884" pin="1"/><net_sink comp="922" pin=2"/></net>

<net id="934"><net_src comp="908" pin="3"/><net_sink comp="930" pin=0"/></net>

<net id="939"><net_src comp="894" pin="3"/><net_sink comp="935" pin=0"/></net>

<net id="944"><net_src comp="915" pin="3"/><net_sink comp="940" pin=0"/></net>

<net id="949"><net_src comp="922" pin="3"/><net_sink comp="945" pin=0"/></net>

<net id="958"><net_src comp="8" pin="0"/><net_sink comp="950" pin=0"/></net>

<net id="959"><net_src comp="309" pin="6"/><net_sink comp="950" pin=1"/></net>

<net id="960"><net_src comp="282" pin="1"/><net_sink comp="950" pin=2"/></net>

<net id="961"><net_src comp="282" pin="1"/><net_sink comp="950" pin=3"/></net>

<net id="962"><net_src comp="282" pin="1"/><net_sink comp="950" pin=4"/></net>

<net id="963"><net_src comp="294" pin="1"/><net_sink comp="950" pin=5"/></net>

<net id="972"><net_src comp="8" pin="0"/><net_sink comp="964" pin=0"/></net>

<net id="973"><net_src comp="272" pin="1"/><net_sink comp="964" pin=1"/></net>

<net id="974"><net_src comp="309" pin="6"/><net_sink comp="964" pin=2"/></net>

<net id="975"><net_src comp="272" pin="1"/><net_sink comp="964" pin=3"/></net>

<net id="976"><net_src comp="272" pin="1"/><net_sink comp="964" pin=4"/></net>

<net id="977"><net_src comp="294" pin="1"/><net_sink comp="964" pin=5"/></net>

<net id="986"><net_src comp="8" pin="0"/><net_sink comp="978" pin=0"/></net>

<net id="987"><net_src comp="309" pin="6"/><net_sink comp="978" pin=4"/></net>

<net id="988"><net_src comp="294" pin="1"/><net_sink comp="978" pin=5"/></net>

<net id="997"><net_src comp="8" pin="0"/><net_sink comp="989" pin=0"/></net>

<net id="998"><net_src comp="309" pin="6"/><net_sink comp="989" pin=3"/></net>

<net id="999"><net_src comp="294" pin="1"/><net_sink comp="989" pin=5"/></net>

<net id="1004"><net_src comp="978" pin="6"/><net_sink comp="1000" pin=0"/></net>

<net id="1009"><net_src comp="989" pin="6"/><net_sink comp="1005" pin=0"/></net>

<net id="1017"><net_src comp="1010" pin="1"/><net_sink comp="1013" pin=0"/></net>

<net id="1018"><net_src comp="237" pin="1"/><net_sink comp="1013" pin=1"/></net>

<net id="1023"><net_src comp="225" pin="1"/><net_sink comp="1019" pin=0"/></net>

<net id="1024"><net_src comp="72" pin="0"/><net_sink comp="1019" pin=1"/></net>

<net id="1029"><net_src comp="249" pin="1"/><net_sink comp="1025" pin=0"/></net>

<net id="1033"><net_src comp="92" pin="1"/><net_sink comp="1030" pin=0"/></net>

<net id="1034"><net_src comp="1030" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="1035"><net_src comp="1030" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="1039"><net_src comp="96" pin="1"/><net_sink comp="1036" pin=0"/></net>

<net id="1040"><net_src comp="1036" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="1041"><net_src comp="1036" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="1045"><net_src comp="100" pin="1"/><net_sink comp="1042" pin=0"/></net>

<net id="1046"><net_src comp="1042" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="1047"><net_src comp="1042" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="1051"><net_src comp="347" pin="2"/><net_sink comp="1048" pin=0"/></net>

<net id="1052"><net_src comp="1048" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="1059"><net_src comp="104" pin="1"/><net_sink comp="1056" pin=0"/></net>

<net id="1060"><net_src comp="1056" pin="1"/><net_sink comp="441" pin=1"/></net>

<net id="1061"><net_src comp="1056" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="1062"><net_src comp="1056" pin="1"/><net_sink comp="748" pin=1"/></net>

<net id="1066"><net_src comp="108" pin="1"/><net_sink comp="1063" pin=0"/></net>

<net id="1067"><net_src comp="1063" pin="1"/><net_sink comp="436" pin=1"/></net>

<net id="1068"><net_src comp="1063" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="1069"><net_src comp="1063" pin="1"/><net_sink comp="744" pin=1"/></net>

<net id="1073"><net_src comp="112" pin="1"/><net_sink comp="1070" pin=0"/></net>

<net id="1074"><net_src comp="1070" pin="1"/><net_sink comp="431" pin=1"/></net>

<net id="1075"><net_src comp="1070" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="1076"><net_src comp="1070" pin="1"/><net_sink comp="740" pin=1"/></net>

<net id="1080"><net_src comp="116" pin="1"/><net_sink comp="1077" pin=0"/></net>

<net id="1081"><net_src comp="1077" pin="1"/><net_sink comp="426" pin=1"/></net>

<net id="1082"><net_src comp="1077" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="1083"><net_src comp="1077" pin="1"/><net_sink comp="752" pin=1"/></net>

<net id="1087"><net_src comp="120" pin="1"/><net_sink comp="1084" pin=0"/></net>

<net id="1088"><net_src comp="1084" pin="1"/><net_sink comp="421" pin=1"/></net>

<net id="1089"><net_src comp="1084" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="1090"><net_src comp="1084" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="1094"><net_src comp="124" pin="1"/><net_sink comp="1091" pin=0"/></net>

<net id="1095"><net_src comp="1091" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="1096"><net_src comp="1091" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="1097"><net_src comp="1091" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="1104"><net_src comp="144" pin="3"/><net_sink comp="1101" pin=0"/></net>

<net id="1105"><net_src comp="1101" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="1109"><net_src comp="128" pin="1"/><net_sink comp="1106" pin=0"/></net>

<net id="1110"><net_src comp="1106" pin="1"/><net_sink comp="490" pin=1"/></net>

<net id="1111"><net_src comp="1106" pin="1"/><net_sink comp="884" pin=0"/></net>

<net id="1112"><net_src comp="1106" pin="1"/><net_sink comp="945" pin=1"/></net>

<net id="1116"><net_src comp="132" pin="1"/><net_sink comp="1113" pin=0"/></net>

<net id="1117"><net_src comp="1113" pin="1"/><net_sink comp="485" pin=1"/></net>

<net id="1118"><net_src comp="1113" pin="1"/><net_sink comp="820" pin=0"/></net>

<net id="1119"><net_src comp="1113" pin="1"/><net_sink comp="940" pin=1"/></net>

<net id="1123"><net_src comp="136" pin="1"/><net_sink comp="1120" pin=0"/></net>

<net id="1124"><net_src comp="1120" pin="1"/><net_sink comp="480" pin=1"/></net>

<net id="1125"><net_src comp="1120" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="1126"><net_src comp="1120" pin="1"/><net_sink comp="935" pin=1"/></net>

<net id="1127"><net_src comp="1120" pin="1"/><net_sink comp="1005" pin=1"/></net>

<net id="1131"><net_src comp="140" pin="1"/><net_sink comp="1128" pin=0"/></net>

<net id="1132"><net_src comp="1128" pin="1"/><net_sink comp="475" pin=1"/></net>

<net id="1133"><net_src comp="1128" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="1134"><net_src comp="1128" pin="1"/><net_sink comp="930" pin=1"/></net>

<net id="1135"><net_src comp="1128" pin="1"/><net_sink comp="1000" pin=1"/></net>

<net id="1139"><net_src comp="151" pin="3"/><net_sink comp="1136" pin=0"/></net>

<net id="1140"><net_src comp="1136" pin="1"/><net_sink comp="740" pin=0"/></net>

<net id="1141"><net_src comp="1136" pin="1"/><net_sink comp="744" pin=0"/></net>

<net id="1142"><net_src comp="1136" pin="1"/><net_sink comp="748" pin=0"/></net>

<net id="1143"><net_src comp="1136" pin="1"/><net_sink comp="752" pin=0"/></net>

<net id="1147"><net_src comp="627" pin="2"/><net_sink comp="1144" pin=0"/></net>

<net id="1151"><net_src comp="639" pin="1"/><net_sink comp="1148" pin=0"/></net>

<net id="1152"><net_src comp="1148" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="1156"><net_src comp="643" pin="2"/><net_sink comp="1153" pin=0"/></net>

<net id="1157"><net_src comp="1153" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="1164"><net_src comp="689" pin="2"/><net_sink comp="1161" pin=0"/></net>

<net id="1165"><net_src comp="1161" pin="1"/><net_sink comp="695" pin=1"/></net>

<net id="1172"><net_src comp="700" pin="2"/><net_sink comp="1169" pin=0"/></net>

<net id="1173"><net_src comp="1169" pin="1"/><net_sink comp="712" pin=0"/></net>

<net id="1177"><net_src comp="706" pin="2"/><net_sink comp="1174" pin=0"/></net>

<net id="1178"><net_src comp="1174" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="1182"><net_src comp="717" pin="2"/><net_sink comp="1179" pin=0"/></net>

<net id="1183"><net_src comp="1179" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="1187"><net_src comp="712" pin="2"/><net_sink comp="1184" pin=0"/></net>

<net id="1188"><net_src comp="1184" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="1195"><net_src comp="756" pin="2"/><net_sink comp="1192" pin=0"/></net>

<net id="1196"><net_src comp="1192" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="1203"><net_src comp="768" pin="3"/><net_sink comp="1200" pin=0"/></net>

<net id="1204"><net_src comp="1200" pin="1"/><net_sink comp="837" pin=1"/></net>

<net id="1208"><net_src comp="776" pin="2"/><net_sink comp="1205" pin=0"/></net>

<net id="1209"><net_src comp="1205" pin="1"/><net_sink comp="887" pin=0"/></net>

<net id="1210"><net_src comp="1205" pin="1"/><net_sink comp="901" pin=0"/></net>

<net id="1214"><net_src comp="782" pin="2"/><net_sink comp="1211" pin=0"/></net>

<net id="1215"><net_src comp="1211" pin="1"/><net_sink comp="894" pin=0"/></net>

<net id="1216"><net_src comp="1211" pin="1"/><net_sink comp="908" pin=0"/></net>

<net id="1217"><net_src comp="1211" pin="1"/><net_sink comp="915" pin=0"/></net>

<net id="1221"><net_src comp="820" pin="1"/><net_sink comp="1218" pin=0"/></net>

<net id="1222"><net_src comp="1218" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="1229"><net_src comp="842" pin="2"/><net_sink comp="1226" pin=0"/></net>

<net id="1230"><net_src comp="1226" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="1234"><net_src comp="852" pin="2"/><net_sink comp="1231" pin=0"/></net>

<net id="1235"><net_src comp="1231" pin="1"/><net_sink comp="1010" pin=0"/></net>

<net id="1239"><net_src comp="332" pin="1"/><net_sink comp="1236" pin=0"/></net>

<net id="1240"><net_src comp="1236" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="1241"><net_src comp="1236" pin="1"/><net_sink comp="989" pin=1"/></net>

<net id="1242"><net_src comp="1236" pin="1"/><net_sink comp="989" pin=2"/></net>

<net id="1243"><net_src comp="1236" pin="1"/><net_sink comp="989" pin=4"/></net>

<net id="1247"><net_src comp="335" pin="1"/><net_sink comp="1244" pin=0"/></net>

<net id="1248"><net_src comp="1244" pin="1"/><net_sink comp="309" pin=2"/></net>

<net id="1249"><net_src comp="1244" pin="1"/><net_sink comp="978" pin=1"/></net>

<net id="1250"><net_src comp="1244" pin="1"/><net_sink comp="978" pin=2"/></net>

<net id="1251"><net_src comp="1244" pin="1"/><net_sink comp="978" pin=3"/></net>

<net id="1258"><net_src comp="864" pin="2"/><net_sink comp="1255" pin=0"/></net>

<net id="1259"><net_src comp="1255" pin="1"/><net_sink comp="298" pin=2"/></net>

<net id="1263"><net_src comp="870" pin="6"/><net_sink comp="1260" pin=0"/></net>

<net id="1264"><net_src comp="1260" pin="1"/><net_sink comp="265" pin=2"/></net>

<net id="1268"><net_src comp="950" pin="6"/><net_sink comp="1265" pin=0"/></net>

<net id="1269"><net_src comp="1265" pin="1"/><net_sink comp="286" pin=2"/></net>

<net id="1273"><net_src comp="964" pin="6"/><net_sink comp="1270" pin=0"/></net>

<net id="1274"><net_src comp="1270" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="1278"><net_src comp="1013" pin="2"/><net_sink comp="1275" pin=0"/></net>

<net id="1279"><net_src comp="1275" pin="1"/><net_sink comp="1025" pin=1"/></net>

<net id="1283"><net_src comp="1019" pin="2"/><net_sink comp="1280" pin=0"/></net>

<net id="1284"><net_src comp="1280" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="1288"><net_src comp="1025" pin="2"/><net_sink comp="1285" pin=0"/></net>

<net id="1289"><net_src comp="1285" pin="1"/><net_sink comp="241" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: getFRtoBR : cubiecube_0_ep | {3 4 }
  - Chain level:
	State 1
	State 2
		p_sum : 1
		edge4_1_1 : 2
		edge4_2_1 : 2
		edge4_3_1 : 2
		tmp_s : 1
		StgValue_63 : 3
		StgValue_64 : 3
		StgValue_65 : 3
		StgValue_66 : 2
		StgValue_73 : 1
		StgValue_74 : 1
		StgValue_75 : 3
		StgValue_76 : 3
		StgValue_77 : 3
		StgValue_78 : 1
	State 3
		j_cast : 1
		tmp : 1
		StgValue_88 : 2
		tmp_197 : 2
		cubiecube_0_ep_addr : 3
		edge4_0_2 : 4
		StgValue_96 : 1
		StgValue_97 : 1
		StgValue_98 : 1
		StgValue_99 : 1
	State 4
		tmp_151 : 1
		tmp_152 : 1
		tmp_153 : 2
		tmp_154 : 1
		tmp_155 : 2
		tmp_156 : 1
		tmp_157 : 2
		tmp_158 : 1
		tmp_159 : 2
		tmp_160 : 1
		tmp_161 : 2
		tmp_162 : 1
		tmp_163 : 2
		tmp_164 : 1
		tmp_165 : 2
		tmp_166 : 1
		tmp_167 : 2
		tmp_168 : 1
		tmp_169 : 2
		tmp_170 : 1
		tmp_171 : 2
		tmp_172 : 1
		tmp_173 : 2
		StgValue_125 : 2
		n_assign_cast : 1
		x_5 : 1
		tmp_i : 2
		StgValue_131 : 3
		p_lshr_f_i_cast : 1
		tmp_i_cast : 2
		tmp_379_i : 3
		k_assign_4 : 2
		p_k_i : 4
		tmp_380_i : 5
	State 5
		exitcond_i : 1
		StgValue_143 : 2
		s : 1
		i_30 : 1
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
		empty : 1
	State 42
		a_4 : 1
		tmp_178 : 1
		tmp_315_t : 2
		StgValue_195 : 2
		StgValue_197 : 2
		StgValue_201 : 2
		StgValue_205 : 2
		StgValue_209 : 2
	State 43
		tmp_198 : 1
		StgValue_218 : 2
		tmp_201 : 1
		sel_tmp_i : 1
		sel_tmp2_i : 1
		tmp_174 : 1
		tmp_175 : 1
		tmp_199 : 1
		tmp_176 : 1
		tmp_177 : 2
		tmp_200 : 3
		StgValue_230 : 4
	State 44
		edge4_load_phi : 1
		tmp_202 : 2
		k_4 : 1
		StgValue_238 : 3
		tmp_203 : 1
	State 45
		exitcond : 1
		i_31 : 1
		StgValue_253 : 2
		StgValue_254 : 1
		write_flag_1_i : 1
		newSel3 : 1
		edge4_2_41 : 2
		newSel9 : 1
		edge4_3_42 : 2
		edge4_1_43 : 1
		edge4_0 : 1
		StgValue_266 : 3
		StgValue_267 : 3
		StgValue_268 : 2
		StgValue_269 : 2
	State 46
		arr_1_i : 1
		arr12_1_i : 1
		arr3_1_i : 1
		arr2_1_i : 1
		StgValue_276 : 2
		StgValue_277 : 2
	State 47
		tmp_204 : 1
	State 48


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|   sdiv   |       grp_fu_712       |    0    |   394   |   238   |
|----------|------------------------|---------|---------|---------|
|          |      p_sum_fu_347      |    0    |    0    |    10   |
|          |       x_5_fu_643       |    0    |    0    |    39   |
|          |    tmp_380_i_fu_689    |    0    |    0    |    39   |
|          |       i_30_fu_706      |    0    |    0    |    39   |
|          |       j_14_fu_717      |    0    |    0    |    39   |
|          |       a_4_fu_723       |    0    |    0    |    39   |
|    add   |       j_15_fu_756      |    0    |    0    |    15   |
|          |     tmp_200_fu_814     |    0    |    0    |    23   |
|          |       k_4_fu_842       |    0    |    0    |    39   |
|          |     tmp_203_fu_852     |    0    |    0    |    10   |
|          |       i_31_fu_864      |    0    |    0    |    10   |
|          |      j_12_fu_1019      |    0    |    0    |    10   |
|          |       b_4_fu_1025      |    0    |    0    |    39   |
|----------|------------------------|---------|---------|---------|
|          |      tmp_s_fu_395      |    0    |    0    |    8    |
|          |     tmp_151_fu_495     |    0    |    0    |    9    |
|          |     tmp_152_fu_501     |    0    |    0    |    9    |
|          |     tmp_154_fu_513     |    0    |    0    |    9    |
|          |     tmp_156_fu_525     |    0    |    0    |    9    |
|          |     tmp_158_fu_537     |    0    |    0    |    9    |
|          |     tmp_160_fu_549     |    0    |    0    |    9    |
|          |     tmp_162_fu_561     |    0    |    0    |    9    |
|          |     tmp_164_fu_573     |    0    |    0    |    9    |
|          |     tmp_166_fu_585     |    0    |    0    |    9    |
|   icmp   |     tmp_168_fu_597     |    0    |    0    |    9    |
|          |     tmp_170_fu_609     |    0    |    0    |    9    |
|          |     tmp_172_fu_621     |    0    |    0    |    9    |
|          |      tmp_i_fu_649      |    0    |    0    |    18   |
|          |    tmp_379_i_fu_669    |    0    |    0    |    18   |
|          |    exitcond_i_fu_695   |    0    |    0    |    18   |
|          |     tmp_198_fu_762     |    0    |    0    |    8    |
|          |    sel_tmp_i_fu_776    |    0    |    0    |    8    |
|          |    sel_tmp2_i_fu_782   |    0    |    0    |    8    |
|          |     tmp_202_fu_837     |    0    |    0    |    9    |
|          |     exitcond_fu_858    |    0    |    0    |    8    |
|----------|------------------------|---------|---------|---------|
|          |    edge4_1_1_fu_353    |    0    |    0    |    21   |
|          |    edge4_2_1_fu_367    |    0    |    0    |    21   |
|          |    edge4_3_1_fu_381    |    0    |    0    |    21   |
|          |  edge4_load_phi_fu_823 |    0    |    0    |    21   |
|    mux   |  write_flag_1_i_fu_870 |    0    |    0    |    21   |
|          |     arr_1_i_fu_950     |    0    |    0    |    21   |
|          |    arr12_1_i_fu_964    |    0    |    0    |    21   |
|          |     arr3_1_i_fu_978    |    0    |    0    |    21   |
|          |     arr2_1_i_fu_989    |    0    |    0    |    21   |
|----------|------------------------|---------|---------|---------|
|          |        i_fu_633        |    0    |    0    |    15   |
|    sub   |    k_assign_4_fu_675   |    0    |    0    |    39   |
|          |     tmp_199_fu_800     |    0    |    0    |    39   |
|----------|------------------------|---------|---------|---------|
|          |      p_k_i_fu_681      |    0    |    0    |    32   |
|          |     newSel3_fu_887     |    0    |    0    |    4    |
|          |    edge4_2_41_fu_894   |    0    |    0    |    4    |
|  select  |     newSel9_fu_901     |    0    |    0    |    4    |
|          |    edge4_3_42_fu_908   |    0    |    0    |    4    |
|          |    edge4_1_43_fu_915   |    0    |    0    |    4    |
|          |     edge4_0_fu_922     |    0    |    0    |    4    |
|----------|------------------------|---------|---------|---------|
|    mul   |        s_fu_700        |    3    |    0    |    20   |
|          |     tmp_204_fu_1013    |    3    |    0    |    20   |
|----------|------------------------|---------|---------|---------|
|          |     tmp_153_fu_507     |    0    |    0    |    2    |
|          |     tmp_155_fu_519     |    0    |    0    |    2    |
|          |     tmp_157_fu_531     |    0    |    0    |    2    |
|          |     tmp_159_fu_543     |    0    |    0    |    2    |
|          |     tmp_161_fu_555     |    0    |    0    |    2    |
|    or    |     tmp_163_fu_567     |    0    |    0    |    2    |
|          |     tmp_165_fu_579     |    0    |    0    |    2    |
|          |     tmp_167_fu_591     |    0    |    0    |    2    |
|          |     tmp_169_fu_603     |    0    |    0    |    2    |
|          |     tmp_171_fu_615     |    0    |    0    |    2    |
|          |     tmp_173_fu_627     |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|    xor   |    tmp_315_t_fu_734    |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|   sext   |      j_cast_fu_458     |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
| bitselect|       tmp_fu_462       |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |     tmp_197_fu_470     |    0    |    0    |    0    |
|          |  n_assign_cast_fu_639  |    0    |    0    |    0    |
|   zext   |    tmp_i_cast_fu_665   |    0    |    0    |    0    |
|          |    j_1_cast1_fu_848    |    0    |    0    |    0    |
|          |  tmp_247_cast_fu_1010  |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|partselect| p_lshr_f_i_cast_fu_655 |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |     tmp_178_fu_730     |    0    |    0    |    0    |
|   trunc  |     tmp_176_fu_806     |    0    |    0    |    0    |
|          |     tmp_177_fu_810     |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|bitconcatenate|     tmp_201_fu_768     |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|    shl   |     tmp_174_fu_788     |    0    |    0    |    0    |
|          |     tmp_175_fu_794     |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    6    |   394   |   1202  |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|        a_1_reg_1084        |   32   |
|     arr12_1_i_reg_1270     |    4   |
|       arr4_i_reg_272       |    4   |
|      arr_1_i_reg_1265      |    4   |
|        arr_i_reg_282       |    4   |
|   arr_load_phi_i_reg_306   |    4   |
|        b_4_reg_1285        |   32   |
|          b_reg_237         |   32   |
|cubiecube_0_ep_addr_reg_1101|    4   |
|     edge4_0_2_reg_1136     |    4   |
|   edge4_1_5_load_reg_1218  |    4   |
|     edge4_1_5_reg_1113     |    4   |
|      edge4_1_reg_1030      |    4   |
|  edge4_2_5_load_1_reg_1236 |    4   |
|     edge4_2_5_reg_1120     |    4   |
|      edge4_2_reg_1036      |    4   |
|    edge4_3_1_40_reg_1056   |    4   |
|     edge4_3_2_reg_1063     |    4   |
|     edge4_3_3_reg_1070     |    4   |
|     edge4_3_4_reg_1077     |    4   |
|  edge4_3_5_load_1_reg_1244 |    4   |
|     edge4_3_5_reg_1128     |    4   |
|      edge4_3_reg_1042      |    4   |
|        i_30_reg_1174       |   32   |
|        i_31_reg_1255       |    2   |
|        i_i1_reg_294        |    2   |
|         i_i_reg_192        |   32   |
|     indvars_iv_reg_225     |    2   |
|        j_12_reg_1280       |    2   |
|        j_14_reg_1179       |   32   |
|        j_15_reg_1192       |    5   |
|         j_i_reg_180        |   32   |
|          j_reg_168         |    5   |
|        k_4_reg_1226        |   32   |
|          k_reg_249         |   32   |
|   n_assign_cast_reg_1148   |   32   |
|        p_0_i_reg_213       |   32   |
|        p_rec_reg_157       |    2   |
|       p_sum_reg_1048       |    2   |
|        s_5_reg_1184        |   32   |
|         s_i_reg_201        |   32   |
|         s_reg_1169         |   32   |
|     sel_tmp2_i_reg_1211    |    1   |
|     sel_tmp_i_reg_1205     |    1   |
|        temp_reg_1106       |    4   |
|      tmp_173_reg_1144      |    1   |
|      tmp_201_reg_1200      |    4   |
|      tmp_203_reg_1231      |    3   |
|      tmp_204_reg_1275      |   32   |
|     tmp_380_i_reg_1161     |   32   |
|   write_flag_1_i_reg_1260  |    1   |
|    write_flag_i_reg_261    |    1   |
|        x_5_reg_1153        |   32   |
|         x_reg_1091         |   32   |
+----------------------------+--------+
|            Total           |   694  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_151 |  p0  |   2  |   4  |    8   ||    9    |
|      j_reg_168     |  p0  |   2  |   5  |   10   ||    9    |
|     j_i_reg_180    |  p0  |   2  |  32  |   64   ||    9    |
|     s_i_reg_201    |  p0  |   2  |  32  |   64   ||    9    |
| indvars_iv_reg_225 |  p0  |   2  |   2  |    4   ||    9    |
|      b_reg_237     |  p0  |   2  |  32  |   64   ||    9    |
|      k_reg_249     |  p0  |   2  |  32  |   64   ||    9    |
|    arr_i_reg_282   |  p0  |   2  |   4  |    8   ||    9    |
|    i_i1_reg_294    |  p0  |   2  |   2  |    4   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   290  ||  15.921 ||    81   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    6   |    -   |   394  |  1202  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   15   |    -   |   81   |
|  Register |    -   |    -   |   694  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |   15   |  1088  |  1283  |
+-----------+--------+--------+--------+--------+
