// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module pl_kernel_stage1 (
        m_axi_gmem0_AWVALID,
        m_axi_gmem0_AWREADY,
        m_axi_gmem0_AWADDR,
        m_axi_gmem0_AWID,
        m_axi_gmem0_AWLEN,
        m_axi_gmem0_AWSIZE,
        m_axi_gmem0_AWBURST,
        m_axi_gmem0_AWLOCK,
        m_axi_gmem0_AWCACHE,
        m_axi_gmem0_AWPROT,
        m_axi_gmem0_AWQOS,
        m_axi_gmem0_AWREGION,
        m_axi_gmem0_AWUSER,
        m_axi_gmem0_WVALID,
        m_axi_gmem0_WREADY,
        m_axi_gmem0_WDATA,
        m_axi_gmem0_WSTRB,
        m_axi_gmem0_WLAST,
        m_axi_gmem0_WID,
        m_axi_gmem0_WUSER,
        m_axi_gmem0_ARVALID,
        m_axi_gmem0_ARREADY,
        m_axi_gmem0_ARADDR,
        m_axi_gmem0_ARID,
        m_axi_gmem0_ARLEN,
        m_axi_gmem0_ARSIZE,
        m_axi_gmem0_ARBURST,
        m_axi_gmem0_ARLOCK,
        m_axi_gmem0_ARCACHE,
        m_axi_gmem0_ARPROT,
        m_axi_gmem0_ARQOS,
        m_axi_gmem0_ARREGION,
        m_axi_gmem0_ARUSER,
        m_axi_gmem0_RVALID,
        m_axi_gmem0_RREADY,
        m_axi_gmem0_RDATA,
        m_axi_gmem0_RLAST,
        m_axi_gmem0_RID,
        m_axi_gmem0_RFIFONUM,
        m_axi_gmem0_RUSER,
        m_axi_gmem0_RRESP,
        m_axi_gmem0_BVALID,
        m_axi_gmem0_BREADY,
        m_axi_gmem0_BRESP,
        m_axi_gmem0_BID,
        m_axi_gmem0_BUSER,
        x_in,
        m_axi_gmem3_AWVALID,
        m_axi_gmem3_AWREADY,
        m_axi_gmem3_AWADDR,
        m_axi_gmem3_AWID,
        m_axi_gmem3_AWLEN,
        m_axi_gmem3_AWSIZE,
        m_axi_gmem3_AWBURST,
        m_axi_gmem3_AWLOCK,
        m_axi_gmem3_AWCACHE,
        m_axi_gmem3_AWPROT,
        m_axi_gmem3_AWQOS,
        m_axi_gmem3_AWREGION,
        m_axi_gmem3_AWUSER,
        m_axi_gmem3_WVALID,
        m_axi_gmem3_WREADY,
        m_axi_gmem3_WDATA,
        m_axi_gmem3_WSTRB,
        m_axi_gmem3_WLAST,
        m_axi_gmem3_WID,
        m_axi_gmem3_WUSER,
        m_axi_gmem3_ARVALID,
        m_axi_gmem3_ARREADY,
        m_axi_gmem3_ARADDR,
        m_axi_gmem3_ARID,
        m_axi_gmem3_ARLEN,
        m_axi_gmem3_ARSIZE,
        m_axi_gmem3_ARBURST,
        m_axi_gmem3_ARLOCK,
        m_axi_gmem3_ARCACHE,
        m_axi_gmem3_ARPROT,
        m_axi_gmem3_ARQOS,
        m_axi_gmem3_ARREGION,
        m_axi_gmem3_ARUSER,
        m_axi_gmem3_RVALID,
        m_axi_gmem3_RREADY,
        m_axi_gmem3_RDATA,
        m_axi_gmem3_RLAST,
        m_axi_gmem3_RID,
        m_axi_gmem3_RFIFONUM,
        m_axi_gmem3_RUSER,
        m_axi_gmem3_RRESP,
        m_axi_gmem3_BVALID,
        m_axi_gmem3_BREADY,
        m_axi_gmem3_BRESP,
        m_axi_gmem3_BID,
        m_axi_gmem3_BUSER,
        aty,
        m_axi_gmem2_AWVALID,
        m_axi_gmem2_AWREADY,
        m_axi_gmem2_AWADDR,
        m_axi_gmem2_AWID,
        m_axi_gmem2_AWLEN,
        m_axi_gmem2_AWSIZE,
        m_axi_gmem2_AWBURST,
        m_axi_gmem2_AWLOCK,
        m_axi_gmem2_AWCACHE,
        m_axi_gmem2_AWPROT,
        m_axi_gmem2_AWQOS,
        m_axi_gmem2_AWREGION,
        m_axi_gmem2_AWUSER,
        m_axi_gmem2_WVALID,
        m_axi_gmem2_WREADY,
        m_axi_gmem2_WDATA,
        m_axi_gmem2_WSTRB,
        m_axi_gmem2_WLAST,
        m_axi_gmem2_WID,
        m_axi_gmem2_WUSER,
        m_axi_gmem2_ARVALID,
        m_axi_gmem2_ARREADY,
        m_axi_gmem2_ARADDR,
        m_axi_gmem2_ARID,
        m_axi_gmem2_ARLEN,
        m_axi_gmem2_ARSIZE,
        m_axi_gmem2_ARBURST,
        m_axi_gmem2_ARLOCK,
        m_axi_gmem2_ARCACHE,
        m_axi_gmem2_ARPROT,
        m_axi_gmem2_ARQOS,
        m_axi_gmem2_ARREGION,
        m_axi_gmem2_ARUSER,
        m_axi_gmem2_RVALID,
        m_axi_gmem2_RREADY,
        m_axi_gmem2_RDATA,
        m_axi_gmem2_RLAST,
        m_axi_gmem2_RID,
        m_axi_gmem2_RFIFONUM,
        m_axi_gmem2_RUSER,
        m_axi_gmem2_RRESP,
        m_axi_gmem2_BVALID,
        m_axi_gmem2_BREADY,
        m_axi_gmem2_BRESP,
        m_axi_gmem2_BID,
        m_axi_gmem2_BUSER,
        cost,
        temp_din,
        temp_full_n,
        temp_write,
        alpha,
        p_read,
        len_assign_loc_c1_din,
        len_assign_loc_c1_full_n,
        len_assign_loc_c1_write,
        ap_clk,
        ap_rst,
        alpha_ap_vld,
        p_read_ap_vld,
        ap_start,
        x_in_ap_vld,
        aty_ap_vld,
        cost_ap_vld,
        ap_done,
        ap_ready,
        ap_idle,
        ap_continue
);


output   m_axi_gmem0_AWVALID;
input   m_axi_gmem0_AWREADY;
output  [63:0] m_axi_gmem0_AWADDR;
output  [0:0] m_axi_gmem0_AWID;
output  [31:0] m_axi_gmem0_AWLEN;
output  [2:0] m_axi_gmem0_AWSIZE;
output  [1:0] m_axi_gmem0_AWBURST;
output  [1:0] m_axi_gmem0_AWLOCK;
output  [3:0] m_axi_gmem0_AWCACHE;
output  [2:0] m_axi_gmem0_AWPROT;
output  [3:0] m_axi_gmem0_AWQOS;
output  [3:0] m_axi_gmem0_AWREGION;
output  [0:0] m_axi_gmem0_AWUSER;
output   m_axi_gmem0_WVALID;
input   m_axi_gmem0_WREADY;
output  [255:0] m_axi_gmem0_WDATA;
output  [31:0] m_axi_gmem0_WSTRB;
output   m_axi_gmem0_WLAST;
output  [0:0] m_axi_gmem0_WID;
output  [0:0] m_axi_gmem0_WUSER;
output   m_axi_gmem0_ARVALID;
input   m_axi_gmem0_ARREADY;
output  [63:0] m_axi_gmem0_ARADDR;
output  [0:0] m_axi_gmem0_ARID;
output  [31:0] m_axi_gmem0_ARLEN;
output  [2:0] m_axi_gmem0_ARSIZE;
output  [1:0] m_axi_gmem0_ARBURST;
output  [1:0] m_axi_gmem0_ARLOCK;
output  [3:0] m_axi_gmem0_ARCACHE;
output  [2:0] m_axi_gmem0_ARPROT;
output  [3:0] m_axi_gmem0_ARQOS;
output  [3:0] m_axi_gmem0_ARREGION;
output  [0:0] m_axi_gmem0_ARUSER;
input   m_axi_gmem0_RVALID;
output   m_axi_gmem0_RREADY;
input  [255:0] m_axi_gmem0_RDATA;
input   m_axi_gmem0_RLAST;
input  [0:0] m_axi_gmem0_RID;
input  [10:0] m_axi_gmem0_RFIFONUM;
input  [0:0] m_axi_gmem0_RUSER;
input  [1:0] m_axi_gmem0_RRESP;
input   m_axi_gmem0_BVALID;
output   m_axi_gmem0_BREADY;
input  [1:0] m_axi_gmem0_BRESP;
input  [0:0] m_axi_gmem0_BID;
input  [0:0] m_axi_gmem0_BUSER;
input  [63:0] x_in;
output   m_axi_gmem3_AWVALID;
input   m_axi_gmem3_AWREADY;
output  [63:0] m_axi_gmem3_AWADDR;
output  [0:0] m_axi_gmem3_AWID;
output  [31:0] m_axi_gmem3_AWLEN;
output  [2:0] m_axi_gmem3_AWSIZE;
output  [1:0] m_axi_gmem3_AWBURST;
output  [1:0] m_axi_gmem3_AWLOCK;
output  [3:0] m_axi_gmem3_AWCACHE;
output  [2:0] m_axi_gmem3_AWPROT;
output  [3:0] m_axi_gmem3_AWQOS;
output  [3:0] m_axi_gmem3_AWREGION;
output  [0:0] m_axi_gmem3_AWUSER;
output   m_axi_gmem3_WVALID;
input   m_axi_gmem3_WREADY;
output  [255:0] m_axi_gmem3_WDATA;
output  [31:0] m_axi_gmem3_WSTRB;
output   m_axi_gmem3_WLAST;
output  [0:0] m_axi_gmem3_WID;
output  [0:0] m_axi_gmem3_WUSER;
output   m_axi_gmem3_ARVALID;
input   m_axi_gmem3_ARREADY;
output  [63:0] m_axi_gmem3_ARADDR;
output  [0:0] m_axi_gmem3_ARID;
output  [31:0] m_axi_gmem3_ARLEN;
output  [2:0] m_axi_gmem3_ARSIZE;
output  [1:0] m_axi_gmem3_ARBURST;
output  [1:0] m_axi_gmem3_ARLOCK;
output  [3:0] m_axi_gmem3_ARCACHE;
output  [2:0] m_axi_gmem3_ARPROT;
output  [3:0] m_axi_gmem3_ARQOS;
output  [3:0] m_axi_gmem3_ARREGION;
output  [0:0] m_axi_gmem3_ARUSER;
input   m_axi_gmem3_RVALID;
output   m_axi_gmem3_RREADY;
input  [255:0] m_axi_gmem3_RDATA;
input   m_axi_gmem3_RLAST;
input  [0:0] m_axi_gmem3_RID;
input  [8:0] m_axi_gmem3_RFIFONUM;
input  [0:0] m_axi_gmem3_RUSER;
input  [1:0] m_axi_gmem3_RRESP;
input   m_axi_gmem3_BVALID;
output   m_axi_gmem3_BREADY;
input  [1:0] m_axi_gmem3_BRESP;
input  [0:0] m_axi_gmem3_BID;
input  [0:0] m_axi_gmem3_BUSER;
input  [63:0] aty;
output   m_axi_gmem2_AWVALID;
input   m_axi_gmem2_AWREADY;
output  [63:0] m_axi_gmem2_AWADDR;
output  [0:0] m_axi_gmem2_AWID;
output  [31:0] m_axi_gmem2_AWLEN;
output  [2:0] m_axi_gmem2_AWSIZE;
output  [1:0] m_axi_gmem2_AWBURST;
output  [1:0] m_axi_gmem2_AWLOCK;
output  [3:0] m_axi_gmem2_AWCACHE;
output  [2:0] m_axi_gmem2_AWPROT;
output  [3:0] m_axi_gmem2_AWQOS;
output  [3:0] m_axi_gmem2_AWREGION;
output  [0:0] m_axi_gmem2_AWUSER;
output   m_axi_gmem2_WVALID;
input   m_axi_gmem2_WREADY;
output  [255:0] m_axi_gmem2_WDATA;
output  [31:0] m_axi_gmem2_WSTRB;
output   m_axi_gmem2_WLAST;
output  [0:0] m_axi_gmem2_WID;
output  [0:0] m_axi_gmem2_WUSER;
output   m_axi_gmem2_ARVALID;
input   m_axi_gmem2_ARREADY;
output  [63:0] m_axi_gmem2_ARADDR;
output  [0:0] m_axi_gmem2_ARID;
output  [31:0] m_axi_gmem2_ARLEN;
output  [2:0] m_axi_gmem2_ARSIZE;
output  [1:0] m_axi_gmem2_ARBURST;
output  [1:0] m_axi_gmem2_ARLOCK;
output  [3:0] m_axi_gmem2_ARCACHE;
output  [2:0] m_axi_gmem2_ARPROT;
output  [3:0] m_axi_gmem2_ARQOS;
output  [3:0] m_axi_gmem2_ARREGION;
output  [0:0] m_axi_gmem2_ARUSER;
input   m_axi_gmem2_RVALID;
output   m_axi_gmem2_RREADY;
input  [255:0] m_axi_gmem2_RDATA;
input   m_axi_gmem2_RLAST;
input  [0:0] m_axi_gmem2_RID;
input  [8:0] m_axi_gmem2_RFIFONUM;
input  [0:0] m_axi_gmem2_RUSER;
input  [1:0] m_axi_gmem2_RRESP;
input   m_axi_gmem2_BVALID;
output   m_axi_gmem2_BREADY;
input  [1:0] m_axi_gmem2_BRESP;
input  [0:0] m_axi_gmem2_BID;
input  [0:0] m_axi_gmem2_BUSER;
input  [63:0] cost;
output  [255:0] temp_din;
input   temp_full_n;
output   temp_write;
input  [63:0] alpha;
input  [30:0] p_read;
output  [30:0] len_assign_loc_c1_din;
input   len_assign_loc_c1_full_n;
output   len_assign_loc_c1_write;
input   ap_clk;
input   ap_rst;
input   alpha_ap_vld;
input   p_read_ap_vld;
input   ap_start;
input   x_in_ap_vld;
input   aty_ap_vld;
input   cost_ap_vld;
output   ap_done;
output   ap_ready;
output   ap_idle;
input   ap_continue;

wire    entry_proc11_U0_ap_start;
wire    entry_proc11_U0_ap_done;
wire    entry_proc11_U0_ap_continue;
wire    entry_proc11_U0_ap_idle;
wire    entry_proc11_U0_ap_ready;
wire    entry_proc11_U0_start_out;
wire    entry_proc11_U0_start_write;
wire   [63:0] entry_proc11_U0_alpha_c_din;
wire    entry_proc11_U0_alpha_c_write;
wire   [30:0] entry_proc11_U0_len_assign_loc_tmp;
wire   [30:0] entry_proc11_U0_len_assign_loc_tmp2;
wire   [30:0] entry_proc11_U0_len_assign_loc_tmp3;
wire   [30:0] entry_proc11_U0_len_assign_loc_c1_din;
wire    entry_proc11_U0_len_assign_loc_c1_write;
wire    ap_channel_done_len_assign_loc_tmp3;
wire    len_assign_loc_tmp3_full_n;
reg    ap_sync_reg_channel_write_len_assign_loc_tmp3;
wire    ap_sync_channel_write_len_assign_loc_tmp3;
wire    ap_channel_done_len_assign_loc_tmp2;
wire    len_assign_loc_tmp2_full_n;
reg    ap_sync_reg_channel_write_len_assign_loc_tmp2;
wire    ap_sync_channel_write_len_assign_loc_tmp2;
wire    ap_channel_done_len_assign_loc_tmp;
wire    len_assign_loc_tmp_full_n;
reg    ap_sync_reg_channel_write_len_assign_loc_tmp;
wire    ap_sync_channel_write_len_assign_loc_tmp;
wire    read_U0_ap_start;
wire    read_U0_ap_done;
wire    read_U0_ap_continue;
wire    read_U0_ap_idle;
wire    read_U0_ap_ready;
wire    read_U0_m_axi_gmem0_AWVALID;
wire   [63:0] read_U0_m_axi_gmem0_AWADDR;
wire   [0:0] read_U0_m_axi_gmem0_AWID;
wire   [31:0] read_U0_m_axi_gmem0_AWLEN;
wire   [2:0] read_U0_m_axi_gmem0_AWSIZE;
wire   [1:0] read_U0_m_axi_gmem0_AWBURST;
wire   [1:0] read_U0_m_axi_gmem0_AWLOCK;
wire   [3:0] read_U0_m_axi_gmem0_AWCACHE;
wire   [2:0] read_U0_m_axi_gmem0_AWPROT;
wire   [3:0] read_U0_m_axi_gmem0_AWQOS;
wire   [3:0] read_U0_m_axi_gmem0_AWREGION;
wire   [0:0] read_U0_m_axi_gmem0_AWUSER;
wire    read_U0_m_axi_gmem0_WVALID;
wire   [255:0] read_U0_m_axi_gmem0_WDATA;
wire   [31:0] read_U0_m_axi_gmem0_WSTRB;
wire    read_U0_m_axi_gmem0_WLAST;
wire   [0:0] read_U0_m_axi_gmem0_WID;
wire   [0:0] read_U0_m_axi_gmem0_WUSER;
wire    read_U0_m_axi_gmem0_ARVALID;
wire   [63:0] read_U0_m_axi_gmem0_ARADDR;
wire   [0:0] read_U0_m_axi_gmem0_ARID;
wire   [31:0] read_U0_m_axi_gmem0_ARLEN;
wire   [2:0] read_U0_m_axi_gmem0_ARSIZE;
wire   [1:0] read_U0_m_axi_gmem0_ARBURST;
wire   [1:0] read_U0_m_axi_gmem0_ARLOCK;
wire   [3:0] read_U0_m_axi_gmem0_ARCACHE;
wire   [2:0] read_U0_m_axi_gmem0_ARPROT;
wire   [3:0] read_U0_m_axi_gmem0_ARQOS;
wire   [3:0] read_U0_m_axi_gmem0_ARREGION;
wire   [0:0] read_U0_m_axi_gmem0_ARUSER;
wire    read_U0_m_axi_gmem0_RREADY;
wire    read_U0_m_axi_gmem0_BREADY;
wire   [255:0] read_U0_xin_i_din;
wire    read_U0_xin_i_write;
wire   [30:0] read_U0_len_assign_loc_c_din;
wire    read_U0_len_assign_loc_c_write;
wire    read_1_U0_ap_start;
wire    read_1_U0_ap_done;
wire    read_1_U0_ap_continue;
wire    read_1_U0_ap_idle;
wire    read_1_U0_ap_ready;
wire    read_1_U0_m_axi_gmem3_AWVALID;
wire   [63:0] read_1_U0_m_axi_gmem3_AWADDR;
wire   [0:0] read_1_U0_m_axi_gmem3_AWID;
wire   [31:0] read_1_U0_m_axi_gmem3_AWLEN;
wire   [2:0] read_1_U0_m_axi_gmem3_AWSIZE;
wire   [1:0] read_1_U0_m_axi_gmem3_AWBURST;
wire   [1:0] read_1_U0_m_axi_gmem3_AWLOCK;
wire   [3:0] read_1_U0_m_axi_gmem3_AWCACHE;
wire   [2:0] read_1_U0_m_axi_gmem3_AWPROT;
wire   [3:0] read_1_U0_m_axi_gmem3_AWQOS;
wire   [3:0] read_1_U0_m_axi_gmem3_AWREGION;
wire   [0:0] read_1_U0_m_axi_gmem3_AWUSER;
wire    read_1_U0_m_axi_gmem3_WVALID;
wire   [255:0] read_1_U0_m_axi_gmem3_WDATA;
wire   [31:0] read_1_U0_m_axi_gmem3_WSTRB;
wire    read_1_U0_m_axi_gmem3_WLAST;
wire   [0:0] read_1_U0_m_axi_gmem3_WID;
wire   [0:0] read_1_U0_m_axi_gmem3_WUSER;
wire    read_1_U0_m_axi_gmem3_ARVALID;
wire   [63:0] read_1_U0_m_axi_gmem3_ARADDR;
wire   [0:0] read_1_U0_m_axi_gmem3_ARID;
wire   [31:0] read_1_U0_m_axi_gmem3_ARLEN;
wire   [2:0] read_1_U0_m_axi_gmem3_ARSIZE;
wire   [1:0] read_1_U0_m_axi_gmem3_ARBURST;
wire   [1:0] read_1_U0_m_axi_gmem3_ARLOCK;
wire   [3:0] read_1_U0_m_axi_gmem3_ARCACHE;
wire   [2:0] read_1_U0_m_axi_gmem3_ARPROT;
wire   [3:0] read_1_U0_m_axi_gmem3_ARQOS;
wire   [3:0] read_1_U0_m_axi_gmem3_ARREGION;
wire   [0:0] read_1_U0_m_axi_gmem3_ARUSER;
wire    read_1_U0_m_axi_gmem3_RREADY;
wire    read_1_U0_m_axi_gmem3_BREADY;
wire   [255:0] read_1_U0_aty_s_i_din;
wire    read_1_U0_aty_s_i_write;
wire    read_2_U0_ap_start;
wire    read_2_U0_ap_done;
wire    read_2_U0_ap_continue;
wire    read_2_U0_ap_idle;
wire    read_2_U0_ap_ready;
wire    read_2_U0_m_axi_gmem2_AWVALID;
wire   [63:0] read_2_U0_m_axi_gmem2_AWADDR;
wire   [0:0] read_2_U0_m_axi_gmem2_AWID;
wire   [31:0] read_2_U0_m_axi_gmem2_AWLEN;
wire   [2:0] read_2_U0_m_axi_gmem2_AWSIZE;
wire   [1:0] read_2_U0_m_axi_gmem2_AWBURST;
wire   [1:0] read_2_U0_m_axi_gmem2_AWLOCK;
wire   [3:0] read_2_U0_m_axi_gmem2_AWCACHE;
wire   [2:0] read_2_U0_m_axi_gmem2_AWPROT;
wire   [3:0] read_2_U0_m_axi_gmem2_AWQOS;
wire   [3:0] read_2_U0_m_axi_gmem2_AWREGION;
wire   [0:0] read_2_U0_m_axi_gmem2_AWUSER;
wire    read_2_U0_m_axi_gmem2_WVALID;
wire   [255:0] read_2_U0_m_axi_gmem2_WDATA;
wire   [31:0] read_2_U0_m_axi_gmem2_WSTRB;
wire    read_2_U0_m_axi_gmem2_WLAST;
wire   [0:0] read_2_U0_m_axi_gmem2_WID;
wire   [0:0] read_2_U0_m_axi_gmem2_WUSER;
wire    read_2_U0_m_axi_gmem2_ARVALID;
wire   [63:0] read_2_U0_m_axi_gmem2_ARADDR;
wire   [0:0] read_2_U0_m_axi_gmem2_ARID;
wire   [31:0] read_2_U0_m_axi_gmem2_ARLEN;
wire   [2:0] read_2_U0_m_axi_gmem2_ARSIZE;
wire   [1:0] read_2_U0_m_axi_gmem2_ARBURST;
wire   [1:0] read_2_U0_m_axi_gmem2_ARLOCK;
wire   [3:0] read_2_U0_m_axi_gmem2_ARCACHE;
wire   [2:0] read_2_U0_m_axi_gmem2_ARPROT;
wire   [3:0] read_2_U0_m_axi_gmem2_ARQOS;
wire   [3:0] read_2_U0_m_axi_gmem2_ARREGION;
wire   [0:0] read_2_U0_m_axi_gmem2_ARUSER;
wire    read_2_U0_m_axi_gmem2_RREADY;
wire    read_2_U0_m_axi_gmem2_BREADY;
wire   [255:0] read_2_U0_cost_s_i_din;
wire    read_2_U0_cost_s_i_write;
wire    axpy_U0_ap_start;
wire    axpy_U0_ap_done;
wire    axpy_U0_ap_continue;
wire    axpy_U0_ap_idle;
wire    axpy_U0_ap_ready;
wire    axpy_U0_xin_i_read;
wire    axpy_U0_aty_s_i_read;
wire    axpy_U0_cost_s_i_read;
wire   [255:0] axpy_U0_temp_din;
wire    axpy_U0_temp_write;
wire    axpy_U0_alpha_read;
wire    axpy_U0_len_assign_loc_read;
wire    alpha_c_full_n;
wire   [63:0] alpha_c_dout;
wire   [2:0] alpha_c_num_data_valid;
wire   [2:0] alpha_c_fifo_cap;
wire    alpha_c_empty_n;
wire   [30:0] len_assign_loc_tmp_dout;
wire   [2:0] len_assign_loc_tmp_num_data_valid;
wire   [2:0] len_assign_loc_tmp_fifo_cap;
wire    len_assign_loc_tmp_empty_n;
wire   [30:0] len_assign_loc_tmp2_dout;
wire   [2:0] len_assign_loc_tmp2_num_data_valid;
wire   [2:0] len_assign_loc_tmp2_fifo_cap;
wire    len_assign_loc_tmp2_empty_n;
wire   [30:0] len_assign_loc_tmp3_dout;
wire   [2:0] len_assign_loc_tmp3_num_data_valid;
wire   [2:0] len_assign_loc_tmp3_fifo_cap;
wire    len_assign_loc_tmp3_empty_n;
wire    xin_i_full_n;
wire   [255:0] xin_i_dout;
wire   [6:0] xin_i_num_data_valid;
wire   [6:0] xin_i_fifo_cap;
wire    xin_i_empty_n;
wire    len_assign_loc_c_full_n;
wire   [30:0] len_assign_loc_c_dout;
wire   [2:0] len_assign_loc_c_num_data_valid;
wire   [2:0] len_assign_loc_c_fifo_cap;
wire    len_assign_loc_c_empty_n;
wire    aty_s_i_full_n;
wire   [255:0] aty_s_i_dout;
wire   [6:0] aty_s_i_num_data_valid;
wire   [6:0] aty_s_i_fifo_cap;
wire    aty_s_i_empty_n;
wire    cost_s_i_full_n;
wire   [255:0] cost_s_i_dout;
wire   [6:0] cost_s_i_num_data_valid;
wire   [6:0] cost_s_i_fifo_cap;
wire    cost_s_i_empty_n;
wire    ap_sync_ready;
reg    ap_sync_reg_entry_proc11_U0_ap_ready;
wire    ap_sync_entry_proc11_U0_ap_ready;
reg    ap_sync_reg_read_U0_ap_ready;
wire    ap_sync_read_U0_ap_ready;
reg    ap_sync_reg_read_1_U0_ap_ready;
wire    ap_sync_read_1_U0_ap_ready;
reg    ap_sync_reg_read_2_U0_ap_ready;
wire    ap_sync_read_2_U0_ap_ready;
wire   [0:0] start_for_axpy_U0_din;
wire    start_for_axpy_U0_full_n;
wire   [0:0] start_for_axpy_U0_dout;
wire    start_for_axpy_U0_empty_n;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_sync_reg_channel_write_len_assign_loc_tmp3 = 1'b0;
#0 ap_sync_reg_channel_write_len_assign_loc_tmp2 = 1'b0;
#0 ap_sync_reg_channel_write_len_assign_loc_tmp = 1'b0;
#0 ap_sync_reg_entry_proc11_U0_ap_ready = 1'b0;
#0 ap_sync_reg_read_U0_ap_ready = 1'b0;
#0 ap_sync_reg_read_1_U0_ap_ready = 1'b0;
#0 ap_sync_reg_read_2_U0_ap_ready = 1'b0;
end

pl_kernel_entry_proc11 entry_proc11_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(entry_proc11_U0_ap_start),
    .start_full_n(start_for_axpy_U0_full_n),
    .ap_done(entry_proc11_U0_ap_done),
    .ap_continue(entry_proc11_U0_ap_continue),
    .ap_idle(entry_proc11_U0_ap_idle),
    .ap_ready(entry_proc11_U0_ap_ready),
    .start_out(entry_proc11_U0_start_out),
    .start_write(entry_proc11_U0_start_write),
    .alpha(alpha),
    .alpha_c_din(entry_proc11_U0_alpha_c_din),
    .alpha_c_num_data_valid(alpha_c_num_data_valid),
    .alpha_c_fifo_cap(alpha_c_fifo_cap),
    .alpha_c_full_n(alpha_c_full_n),
    .alpha_c_write(entry_proc11_U0_alpha_c_write),
    .p_read(p_read),
    .len_assign_loc_tmp(entry_proc11_U0_len_assign_loc_tmp),
    .len_assign_loc_tmp2(entry_proc11_U0_len_assign_loc_tmp2),
    .len_assign_loc_tmp3(entry_proc11_U0_len_assign_loc_tmp3),
    .len_assign_loc_c1_din(entry_proc11_U0_len_assign_loc_c1_din),
    .len_assign_loc_c1_num_data_valid(3'd0),
    .len_assign_loc_c1_fifo_cap(3'd0),
    .len_assign_loc_c1_full_n(len_assign_loc_c1_full_n),
    .len_assign_loc_c1_write(entry_proc11_U0_len_assign_loc_c1_write)
);

pl_kernel_read_r read_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(read_U0_ap_start),
    .ap_done(read_U0_ap_done),
    .ap_continue(read_U0_ap_continue),
    .ap_idle(read_U0_ap_idle),
    .ap_ready(read_U0_ap_ready),
    .m_axi_gmem0_AWVALID(read_U0_m_axi_gmem0_AWVALID),
    .m_axi_gmem0_AWREADY(1'b0),
    .m_axi_gmem0_AWADDR(read_U0_m_axi_gmem0_AWADDR),
    .m_axi_gmem0_AWID(read_U0_m_axi_gmem0_AWID),
    .m_axi_gmem0_AWLEN(read_U0_m_axi_gmem0_AWLEN),
    .m_axi_gmem0_AWSIZE(read_U0_m_axi_gmem0_AWSIZE),
    .m_axi_gmem0_AWBURST(read_U0_m_axi_gmem0_AWBURST),
    .m_axi_gmem0_AWLOCK(read_U0_m_axi_gmem0_AWLOCK),
    .m_axi_gmem0_AWCACHE(read_U0_m_axi_gmem0_AWCACHE),
    .m_axi_gmem0_AWPROT(read_U0_m_axi_gmem0_AWPROT),
    .m_axi_gmem0_AWQOS(read_U0_m_axi_gmem0_AWQOS),
    .m_axi_gmem0_AWREGION(read_U0_m_axi_gmem0_AWREGION),
    .m_axi_gmem0_AWUSER(read_U0_m_axi_gmem0_AWUSER),
    .m_axi_gmem0_WVALID(read_U0_m_axi_gmem0_WVALID),
    .m_axi_gmem0_WREADY(1'b0),
    .m_axi_gmem0_WDATA(read_U0_m_axi_gmem0_WDATA),
    .m_axi_gmem0_WSTRB(read_U0_m_axi_gmem0_WSTRB),
    .m_axi_gmem0_WLAST(read_U0_m_axi_gmem0_WLAST),
    .m_axi_gmem0_WID(read_U0_m_axi_gmem0_WID),
    .m_axi_gmem0_WUSER(read_U0_m_axi_gmem0_WUSER),
    .m_axi_gmem0_ARVALID(read_U0_m_axi_gmem0_ARVALID),
    .m_axi_gmem0_ARREADY(m_axi_gmem0_ARREADY),
    .m_axi_gmem0_ARADDR(read_U0_m_axi_gmem0_ARADDR),
    .m_axi_gmem0_ARID(read_U0_m_axi_gmem0_ARID),
    .m_axi_gmem0_ARLEN(read_U0_m_axi_gmem0_ARLEN),
    .m_axi_gmem0_ARSIZE(read_U0_m_axi_gmem0_ARSIZE),
    .m_axi_gmem0_ARBURST(read_U0_m_axi_gmem0_ARBURST),
    .m_axi_gmem0_ARLOCK(read_U0_m_axi_gmem0_ARLOCK),
    .m_axi_gmem0_ARCACHE(read_U0_m_axi_gmem0_ARCACHE),
    .m_axi_gmem0_ARPROT(read_U0_m_axi_gmem0_ARPROT),
    .m_axi_gmem0_ARQOS(read_U0_m_axi_gmem0_ARQOS),
    .m_axi_gmem0_ARREGION(read_U0_m_axi_gmem0_ARREGION),
    .m_axi_gmem0_ARUSER(read_U0_m_axi_gmem0_ARUSER),
    .m_axi_gmem0_RVALID(m_axi_gmem0_RVALID),
    .m_axi_gmem0_RREADY(read_U0_m_axi_gmem0_RREADY),
    .m_axi_gmem0_RDATA(m_axi_gmem0_RDATA),
    .m_axi_gmem0_RLAST(m_axi_gmem0_RLAST),
    .m_axi_gmem0_RID(m_axi_gmem0_RID),
    .m_axi_gmem0_RFIFONUM(m_axi_gmem0_RFIFONUM),
    .m_axi_gmem0_RUSER(m_axi_gmem0_RUSER),
    .m_axi_gmem0_RRESP(m_axi_gmem0_RRESP),
    .m_axi_gmem0_BVALID(1'b0),
    .m_axi_gmem0_BREADY(read_U0_m_axi_gmem0_BREADY),
    .m_axi_gmem0_BRESP(2'd0),
    .m_axi_gmem0_BID(1'd0),
    .m_axi_gmem0_BUSER(1'd0),
    .x_in(x_in),
    .xin_i_din(read_U0_xin_i_din),
    .xin_i_num_data_valid(xin_i_num_data_valid),
    .xin_i_fifo_cap(xin_i_fifo_cap),
    .xin_i_full_n(xin_i_full_n),
    .xin_i_write(read_U0_xin_i_write),
    .len_assign_loc(len_assign_loc_tmp3_dout),
    .len_assign_loc_c_din(read_U0_len_assign_loc_c_din),
    .len_assign_loc_c_num_data_valid(len_assign_loc_c_num_data_valid),
    .len_assign_loc_c_fifo_cap(len_assign_loc_c_fifo_cap),
    .len_assign_loc_c_full_n(len_assign_loc_c_full_n),
    .len_assign_loc_c_write(read_U0_len_assign_loc_c_write)
);

pl_kernel_read_1 read_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(read_1_U0_ap_start),
    .ap_done(read_1_U0_ap_done),
    .ap_continue(read_1_U0_ap_continue),
    .ap_idle(read_1_U0_ap_idle),
    .ap_ready(read_1_U0_ap_ready),
    .m_axi_gmem3_AWVALID(read_1_U0_m_axi_gmem3_AWVALID),
    .m_axi_gmem3_AWREADY(1'b0),
    .m_axi_gmem3_AWADDR(read_1_U0_m_axi_gmem3_AWADDR),
    .m_axi_gmem3_AWID(read_1_U0_m_axi_gmem3_AWID),
    .m_axi_gmem3_AWLEN(read_1_U0_m_axi_gmem3_AWLEN),
    .m_axi_gmem3_AWSIZE(read_1_U0_m_axi_gmem3_AWSIZE),
    .m_axi_gmem3_AWBURST(read_1_U0_m_axi_gmem3_AWBURST),
    .m_axi_gmem3_AWLOCK(read_1_U0_m_axi_gmem3_AWLOCK),
    .m_axi_gmem3_AWCACHE(read_1_U0_m_axi_gmem3_AWCACHE),
    .m_axi_gmem3_AWPROT(read_1_U0_m_axi_gmem3_AWPROT),
    .m_axi_gmem3_AWQOS(read_1_U0_m_axi_gmem3_AWQOS),
    .m_axi_gmem3_AWREGION(read_1_U0_m_axi_gmem3_AWREGION),
    .m_axi_gmem3_AWUSER(read_1_U0_m_axi_gmem3_AWUSER),
    .m_axi_gmem3_WVALID(read_1_U0_m_axi_gmem3_WVALID),
    .m_axi_gmem3_WREADY(1'b0),
    .m_axi_gmem3_WDATA(read_1_U0_m_axi_gmem3_WDATA),
    .m_axi_gmem3_WSTRB(read_1_U0_m_axi_gmem3_WSTRB),
    .m_axi_gmem3_WLAST(read_1_U0_m_axi_gmem3_WLAST),
    .m_axi_gmem3_WID(read_1_U0_m_axi_gmem3_WID),
    .m_axi_gmem3_WUSER(read_1_U0_m_axi_gmem3_WUSER),
    .m_axi_gmem3_ARVALID(read_1_U0_m_axi_gmem3_ARVALID),
    .m_axi_gmem3_ARREADY(m_axi_gmem3_ARREADY),
    .m_axi_gmem3_ARADDR(read_1_U0_m_axi_gmem3_ARADDR),
    .m_axi_gmem3_ARID(read_1_U0_m_axi_gmem3_ARID),
    .m_axi_gmem3_ARLEN(read_1_U0_m_axi_gmem3_ARLEN),
    .m_axi_gmem3_ARSIZE(read_1_U0_m_axi_gmem3_ARSIZE),
    .m_axi_gmem3_ARBURST(read_1_U0_m_axi_gmem3_ARBURST),
    .m_axi_gmem3_ARLOCK(read_1_U0_m_axi_gmem3_ARLOCK),
    .m_axi_gmem3_ARCACHE(read_1_U0_m_axi_gmem3_ARCACHE),
    .m_axi_gmem3_ARPROT(read_1_U0_m_axi_gmem3_ARPROT),
    .m_axi_gmem3_ARQOS(read_1_U0_m_axi_gmem3_ARQOS),
    .m_axi_gmem3_ARREGION(read_1_U0_m_axi_gmem3_ARREGION),
    .m_axi_gmem3_ARUSER(read_1_U0_m_axi_gmem3_ARUSER),
    .m_axi_gmem3_RVALID(m_axi_gmem3_RVALID),
    .m_axi_gmem3_RREADY(read_1_U0_m_axi_gmem3_RREADY),
    .m_axi_gmem3_RDATA(m_axi_gmem3_RDATA),
    .m_axi_gmem3_RLAST(m_axi_gmem3_RLAST),
    .m_axi_gmem3_RID(m_axi_gmem3_RID),
    .m_axi_gmem3_RFIFONUM(m_axi_gmem3_RFIFONUM),
    .m_axi_gmem3_RUSER(m_axi_gmem3_RUSER),
    .m_axi_gmem3_RRESP(m_axi_gmem3_RRESP),
    .m_axi_gmem3_BVALID(1'b0),
    .m_axi_gmem3_BREADY(read_1_U0_m_axi_gmem3_BREADY),
    .m_axi_gmem3_BRESP(2'd0),
    .m_axi_gmem3_BID(1'd0),
    .m_axi_gmem3_BUSER(1'd0),
    .aty_s_i_din(read_1_U0_aty_s_i_din),
    .aty_s_i_num_data_valid(aty_s_i_num_data_valid),
    .aty_s_i_fifo_cap(aty_s_i_fifo_cap),
    .aty_s_i_full_n(aty_s_i_full_n),
    .aty_s_i_write(read_1_U0_aty_s_i_write),
    .aty(aty),
    .len_assign_loc(len_assign_loc_tmp_dout)
);

pl_kernel_read_2 read_2_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(read_2_U0_ap_start),
    .ap_done(read_2_U0_ap_done),
    .ap_continue(read_2_U0_ap_continue),
    .ap_idle(read_2_U0_ap_idle),
    .ap_ready(read_2_U0_ap_ready),
    .m_axi_gmem2_AWVALID(read_2_U0_m_axi_gmem2_AWVALID),
    .m_axi_gmem2_AWREADY(1'b0),
    .m_axi_gmem2_AWADDR(read_2_U0_m_axi_gmem2_AWADDR),
    .m_axi_gmem2_AWID(read_2_U0_m_axi_gmem2_AWID),
    .m_axi_gmem2_AWLEN(read_2_U0_m_axi_gmem2_AWLEN),
    .m_axi_gmem2_AWSIZE(read_2_U0_m_axi_gmem2_AWSIZE),
    .m_axi_gmem2_AWBURST(read_2_U0_m_axi_gmem2_AWBURST),
    .m_axi_gmem2_AWLOCK(read_2_U0_m_axi_gmem2_AWLOCK),
    .m_axi_gmem2_AWCACHE(read_2_U0_m_axi_gmem2_AWCACHE),
    .m_axi_gmem2_AWPROT(read_2_U0_m_axi_gmem2_AWPROT),
    .m_axi_gmem2_AWQOS(read_2_U0_m_axi_gmem2_AWQOS),
    .m_axi_gmem2_AWREGION(read_2_U0_m_axi_gmem2_AWREGION),
    .m_axi_gmem2_AWUSER(read_2_U0_m_axi_gmem2_AWUSER),
    .m_axi_gmem2_WVALID(read_2_U0_m_axi_gmem2_WVALID),
    .m_axi_gmem2_WREADY(1'b0),
    .m_axi_gmem2_WDATA(read_2_U0_m_axi_gmem2_WDATA),
    .m_axi_gmem2_WSTRB(read_2_U0_m_axi_gmem2_WSTRB),
    .m_axi_gmem2_WLAST(read_2_U0_m_axi_gmem2_WLAST),
    .m_axi_gmem2_WID(read_2_U0_m_axi_gmem2_WID),
    .m_axi_gmem2_WUSER(read_2_U0_m_axi_gmem2_WUSER),
    .m_axi_gmem2_ARVALID(read_2_U0_m_axi_gmem2_ARVALID),
    .m_axi_gmem2_ARREADY(m_axi_gmem2_ARREADY),
    .m_axi_gmem2_ARADDR(read_2_U0_m_axi_gmem2_ARADDR),
    .m_axi_gmem2_ARID(read_2_U0_m_axi_gmem2_ARID),
    .m_axi_gmem2_ARLEN(read_2_U0_m_axi_gmem2_ARLEN),
    .m_axi_gmem2_ARSIZE(read_2_U0_m_axi_gmem2_ARSIZE),
    .m_axi_gmem2_ARBURST(read_2_U0_m_axi_gmem2_ARBURST),
    .m_axi_gmem2_ARLOCK(read_2_U0_m_axi_gmem2_ARLOCK),
    .m_axi_gmem2_ARCACHE(read_2_U0_m_axi_gmem2_ARCACHE),
    .m_axi_gmem2_ARPROT(read_2_U0_m_axi_gmem2_ARPROT),
    .m_axi_gmem2_ARQOS(read_2_U0_m_axi_gmem2_ARQOS),
    .m_axi_gmem2_ARREGION(read_2_U0_m_axi_gmem2_ARREGION),
    .m_axi_gmem2_ARUSER(read_2_U0_m_axi_gmem2_ARUSER),
    .m_axi_gmem2_RVALID(m_axi_gmem2_RVALID),
    .m_axi_gmem2_RREADY(read_2_U0_m_axi_gmem2_RREADY),
    .m_axi_gmem2_RDATA(m_axi_gmem2_RDATA),
    .m_axi_gmem2_RLAST(m_axi_gmem2_RLAST),
    .m_axi_gmem2_RID(m_axi_gmem2_RID),
    .m_axi_gmem2_RFIFONUM(m_axi_gmem2_RFIFONUM),
    .m_axi_gmem2_RUSER(m_axi_gmem2_RUSER),
    .m_axi_gmem2_RRESP(m_axi_gmem2_RRESP),
    .m_axi_gmem2_BVALID(1'b0),
    .m_axi_gmem2_BREADY(read_2_U0_m_axi_gmem2_BREADY),
    .m_axi_gmem2_BRESP(2'd0),
    .m_axi_gmem2_BID(1'd0),
    .m_axi_gmem2_BUSER(1'd0),
    .cost_s_i_din(read_2_U0_cost_s_i_din),
    .cost_s_i_num_data_valid(cost_s_i_num_data_valid),
    .cost_s_i_fifo_cap(cost_s_i_fifo_cap),
    .cost_s_i_full_n(cost_s_i_full_n),
    .cost_s_i_write(read_2_U0_cost_s_i_write),
    .cost(cost),
    .len_assign_loc(len_assign_loc_tmp2_dout)
);

pl_kernel_axpy axpy_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(axpy_U0_ap_start),
    .ap_done(axpy_U0_ap_done),
    .ap_continue(axpy_U0_ap_continue),
    .ap_idle(axpy_U0_ap_idle),
    .ap_ready(axpy_U0_ap_ready),
    .xin_i_dout(xin_i_dout),
    .xin_i_num_data_valid(xin_i_num_data_valid),
    .xin_i_fifo_cap(xin_i_fifo_cap),
    .xin_i_empty_n(xin_i_empty_n),
    .xin_i_read(axpy_U0_xin_i_read),
    .aty_s_i_dout(aty_s_i_dout),
    .aty_s_i_num_data_valid(aty_s_i_num_data_valid),
    .aty_s_i_fifo_cap(aty_s_i_fifo_cap),
    .aty_s_i_empty_n(aty_s_i_empty_n),
    .aty_s_i_read(axpy_U0_aty_s_i_read),
    .cost_s_i_dout(cost_s_i_dout),
    .cost_s_i_num_data_valid(cost_s_i_num_data_valid),
    .cost_s_i_fifo_cap(cost_s_i_fifo_cap),
    .cost_s_i_empty_n(cost_s_i_empty_n),
    .cost_s_i_read(axpy_U0_cost_s_i_read),
    .temp_din(axpy_U0_temp_din),
    .temp_num_data_valid(7'd0),
    .temp_fifo_cap(7'd0),
    .temp_full_n(temp_full_n),
    .temp_write(axpy_U0_temp_write),
    .alpha_dout(alpha_c_dout),
    .alpha_num_data_valid(alpha_c_num_data_valid),
    .alpha_fifo_cap(alpha_c_fifo_cap),
    .alpha_empty_n(alpha_c_empty_n),
    .alpha_read(axpy_U0_alpha_read),
    .len_assign_loc_dout(len_assign_loc_c_dout),
    .len_assign_loc_num_data_valid(len_assign_loc_c_num_data_valid),
    .len_assign_loc_fifo_cap(len_assign_loc_c_fifo_cap),
    .len_assign_loc_empty_n(len_assign_loc_c_empty_n),
    .len_assign_loc_read(axpy_U0_len_assign_loc_read)
);

pl_kernel_fifo_w64_d3_S alpha_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(entry_proc11_U0_alpha_c_din),
    .if_full_n(alpha_c_full_n),
    .if_write(entry_proc11_U0_alpha_c_write),
    .if_dout(alpha_c_dout),
    .if_num_data_valid(alpha_c_num_data_valid),
    .if_fifo_cap(alpha_c_fifo_cap),
    .if_empty_n(alpha_c_empty_n),
    .if_read(axpy_U0_alpha_read)
);

pl_kernel_fifo_w31_d2_S len_assign_loc_tmp_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(entry_proc11_U0_len_assign_loc_tmp),
    .if_full_n(len_assign_loc_tmp_full_n),
    .if_write(ap_channel_done_len_assign_loc_tmp),
    .if_dout(len_assign_loc_tmp_dout),
    .if_num_data_valid(len_assign_loc_tmp_num_data_valid),
    .if_fifo_cap(len_assign_loc_tmp_fifo_cap),
    .if_empty_n(len_assign_loc_tmp_empty_n),
    .if_read(read_1_U0_ap_ready)
);

pl_kernel_fifo_w31_d2_S len_assign_loc_tmp2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(entry_proc11_U0_len_assign_loc_tmp2),
    .if_full_n(len_assign_loc_tmp2_full_n),
    .if_write(ap_channel_done_len_assign_loc_tmp2),
    .if_dout(len_assign_loc_tmp2_dout),
    .if_num_data_valid(len_assign_loc_tmp2_num_data_valid),
    .if_fifo_cap(len_assign_loc_tmp2_fifo_cap),
    .if_empty_n(len_assign_loc_tmp2_empty_n),
    .if_read(read_2_U0_ap_ready)
);

pl_kernel_fifo_w31_d2_S len_assign_loc_tmp3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(entry_proc11_U0_len_assign_loc_tmp3),
    .if_full_n(len_assign_loc_tmp3_full_n),
    .if_write(ap_channel_done_len_assign_loc_tmp3),
    .if_dout(len_assign_loc_tmp3_dout),
    .if_num_data_valid(len_assign_loc_tmp3_num_data_valid),
    .if_fifo_cap(len_assign_loc_tmp3_fifo_cap),
    .if_empty_n(len_assign_loc_tmp3_empty_n),
    .if_read(read_U0_ap_ready)
);

pl_kernel_fifo_w256_d64_A xin_i_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(read_U0_xin_i_din),
    .if_full_n(xin_i_full_n),
    .if_write(read_U0_xin_i_write),
    .if_dout(xin_i_dout),
    .if_num_data_valid(xin_i_num_data_valid),
    .if_fifo_cap(xin_i_fifo_cap),
    .if_empty_n(xin_i_empty_n),
    .if_read(axpy_U0_xin_i_read)
);

pl_kernel_fifo_w31_d2_S len_assign_loc_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(read_U0_len_assign_loc_c_din),
    .if_full_n(len_assign_loc_c_full_n),
    .if_write(read_U0_len_assign_loc_c_write),
    .if_dout(len_assign_loc_c_dout),
    .if_num_data_valid(len_assign_loc_c_num_data_valid),
    .if_fifo_cap(len_assign_loc_c_fifo_cap),
    .if_empty_n(len_assign_loc_c_empty_n),
    .if_read(axpy_U0_len_assign_loc_read)
);

pl_kernel_fifo_w256_d64_A aty_s_i_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(read_1_U0_aty_s_i_din),
    .if_full_n(aty_s_i_full_n),
    .if_write(read_1_U0_aty_s_i_write),
    .if_dout(aty_s_i_dout),
    .if_num_data_valid(aty_s_i_num_data_valid),
    .if_fifo_cap(aty_s_i_fifo_cap),
    .if_empty_n(aty_s_i_empty_n),
    .if_read(axpy_U0_aty_s_i_read)
);

pl_kernel_fifo_w256_d64_A cost_s_i_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(read_2_U0_cost_s_i_din),
    .if_full_n(cost_s_i_full_n),
    .if_write(read_2_U0_cost_s_i_write),
    .if_dout(cost_s_i_dout),
    .if_num_data_valid(cost_s_i_num_data_valid),
    .if_fifo_cap(cost_s_i_fifo_cap),
    .if_empty_n(cost_s_i_empty_n),
    .if_read(axpy_U0_cost_s_i_read)
);

pl_kernel_start_for_axpy_U0 start_for_axpy_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_axpy_U0_din),
    .if_full_n(start_for_axpy_U0_full_n),
    .if_write(entry_proc11_U0_start_write),
    .if_dout(start_for_axpy_U0_dout),
    .if_empty_n(start_for_axpy_U0_empty_n),
    .if_read(axpy_U0_ap_ready)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_len_assign_loc_tmp <= 1'b0;
    end else begin
        if (((entry_proc11_U0_ap_done & entry_proc11_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_len_assign_loc_tmp <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_len_assign_loc_tmp <= ap_sync_channel_write_len_assign_loc_tmp;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_len_assign_loc_tmp2 <= 1'b0;
    end else begin
        if (((entry_proc11_U0_ap_done & entry_proc11_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_len_assign_loc_tmp2 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_len_assign_loc_tmp2 <= ap_sync_channel_write_len_assign_loc_tmp2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_len_assign_loc_tmp3 <= 1'b0;
    end else begin
        if (((entry_proc11_U0_ap_done & entry_proc11_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_len_assign_loc_tmp3 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_len_assign_loc_tmp3 <= ap_sync_channel_write_len_assign_loc_tmp3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_entry_proc11_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_entry_proc11_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_entry_proc11_U0_ap_ready <= ap_sync_entry_proc11_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_read_1_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_read_1_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_read_1_U0_ap_ready <= ap_sync_read_1_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_read_2_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_read_2_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_read_2_U0_ap_ready <= ap_sync_read_2_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_read_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_read_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_read_U0_ap_ready <= ap_sync_read_U0_ap_ready;
        end
    end
end

assign ap_channel_done_len_assign_loc_tmp = ((ap_sync_reg_channel_write_len_assign_loc_tmp ^ 1'b1) & entry_proc11_U0_ap_done);

assign ap_channel_done_len_assign_loc_tmp2 = ((ap_sync_reg_channel_write_len_assign_loc_tmp2 ^ 1'b1) & entry_proc11_U0_ap_done);

assign ap_channel_done_len_assign_loc_tmp3 = ((ap_sync_reg_channel_write_len_assign_loc_tmp3 ^ 1'b1) & entry_proc11_U0_ap_done);

assign ap_done = axpy_U0_ap_done;

assign ap_idle = (read_U0_ap_idle & read_2_U0_ap_idle & read_1_U0_ap_idle & (len_assign_loc_tmp3_empty_n ^ 1'b1) & (len_assign_loc_tmp2_empty_n ^ 1'b1) & (len_assign_loc_tmp_empty_n ^ 1'b1) & entry_proc11_U0_ap_idle & axpy_U0_ap_idle);

assign ap_ready = ap_sync_ready;

assign ap_sync_channel_write_len_assign_loc_tmp = ((len_assign_loc_tmp_full_n & ap_channel_done_len_assign_loc_tmp) | ap_sync_reg_channel_write_len_assign_loc_tmp);

assign ap_sync_channel_write_len_assign_loc_tmp2 = ((len_assign_loc_tmp2_full_n & ap_channel_done_len_assign_loc_tmp2) | ap_sync_reg_channel_write_len_assign_loc_tmp2);

assign ap_sync_channel_write_len_assign_loc_tmp3 = ((len_assign_loc_tmp3_full_n & ap_channel_done_len_assign_loc_tmp3) | ap_sync_reg_channel_write_len_assign_loc_tmp3);

assign ap_sync_entry_proc11_U0_ap_ready = (entry_proc11_U0_ap_ready | ap_sync_reg_entry_proc11_U0_ap_ready);

assign ap_sync_read_1_U0_ap_ready = (read_1_U0_ap_ready | ap_sync_reg_read_1_U0_ap_ready);

assign ap_sync_read_2_U0_ap_ready = (read_2_U0_ap_ready | ap_sync_reg_read_2_U0_ap_ready);

assign ap_sync_read_U0_ap_ready = (read_U0_ap_ready | ap_sync_reg_read_U0_ap_ready);

assign ap_sync_ready = (ap_sync_read_U0_ap_ready & ap_sync_read_2_U0_ap_ready & ap_sync_read_1_U0_ap_ready & ap_sync_entry_proc11_U0_ap_ready);

assign axpy_U0_ap_continue = ap_continue;

assign axpy_U0_ap_start = start_for_axpy_U0_empty_n;

assign entry_proc11_U0_ap_continue = (ap_sync_channel_write_len_assign_loc_tmp3 & ap_sync_channel_write_len_assign_loc_tmp2 & ap_sync_channel_write_len_assign_loc_tmp);

assign entry_proc11_U0_ap_start = ((ap_sync_reg_entry_proc11_U0_ap_ready ^ 1'b1) & ap_start);

assign len_assign_loc_c1_din = entry_proc11_U0_len_assign_loc_c1_din;

assign len_assign_loc_c1_write = entry_proc11_U0_len_assign_loc_c1_write;

assign m_axi_gmem0_ARADDR = read_U0_m_axi_gmem0_ARADDR;

assign m_axi_gmem0_ARBURST = read_U0_m_axi_gmem0_ARBURST;

assign m_axi_gmem0_ARCACHE = read_U0_m_axi_gmem0_ARCACHE;

assign m_axi_gmem0_ARID = read_U0_m_axi_gmem0_ARID;

assign m_axi_gmem0_ARLEN = read_U0_m_axi_gmem0_ARLEN;

assign m_axi_gmem0_ARLOCK = read_U0_m_axi_gmem0_ARLOCK;

assign m_axi_gmem0_ARPROT = read_U0_m_axi_gmem0_ARPROT;

assign m_axi_gmem0_ARQOS = read_U0_m_axi_gmem0_ARQOS;

assign m_axi_gmem0_ARREGION = read_U0_m_axi_gmem0_ARREGION;

assign m_axi_gmem0_ARSIZE = read_U0_m_axi_gmem0_ARSIZE;

assign m_axi_gmem0_ARUSER = read_U0_m_axi_gmem0_ARUSER;

assign m_axi_gmem0_ARVALID = read_U0_m_axi_gmem0_ARVALID;

assign m_axi_gmem0_AWADDR = 64'd0;

assign m_axi_gmem0_AWBURST = 2'd0;

assign m_axi_gmem0_AWCACHE = 4'd0;

assign m_axi_gmem0_AWID = 1'd0;

assign m_axi_gmem0_AWLEN = 32'd0;

assign m_axi_gmem0_AWLOCK = 2'd0;

assign m_axi_gmem0_AWPROT = 3'd0;

assign m_axi_gmem0_AWQOS = 4'd0;

assign m_axi_gmem0_AWREGION = 4'd0;

assign m_axi_gmem0_AWSIZE = 3'd0;

assign m_axi_gmem0_AWUSER = 1'd0;

assign m_axi_gmem0_AWVALID = 1'b0;

assign m_axi_gmem0_BREADY = 1'b0;

assign m_axi_gmem0_RREADY = read_U0_m_axi_gmem0_RREADY;

assign m_axi_gmem0_WDATA = 256'd0;

assign m_axi_gmem0_WID = 1'd0;

assign m_axi_gmem0_WLAST = 1'b0;

assign m_axi_gmem0_WSTRB = 32'd0;

assign m_axi_gmem0_WUSER = 1'd0;

assign m_axi_gmem0_WVALID = 1'b0;

assign m_axi_gmem2_ARADDR = read_2_U0_m_axi_gmem2_ARADDR;

assign m_axi_gmem2_ARBURST = read_2_U0_m_axi_gmem2_ARBURST;

assign m_axi_gmem2_ARCACHE = read_2_U0_m_axi_gmem2_ARCACHE;

assign m_axi_gmem2_ARID = read_2_U0_m_axi_gmem2_ARID;

assign m_axi_gmem2_ARLEN = read_2_U0_m_axi_gmem2_ARLEN;

assign m_axi_gmem2_ARLOCK = read_2_U0_m_axi_gmem2_ARLOCK;

assign m_axi_gmem2_ARPROT = read_2_U0_m_axi_gmem2_ARPROT;

assign m_axi_gmem2_ARQOS = read_2_U0_m_axi_gmem2_ARQOS;

assign m_axi_gmem2_ARREGION = read_2_U0_m_axi_gmem2_ARREGION;

assign m_axi_gmem2_ARSIZE = read_2_U0_m_axi_gmem2_ARSIZE;

assign m_axi_gmem2_ARUSER = read_2_U0_m_axi_gmem2_ARUSER;

assign m_axi_gmem2_ARVALID = read_2_U0_m_axi_gmem2_ARVALID;

assign m_axi_gmem2_AWADDR = 64'd0;

assign m_axi_gmem2_AWBURST = 2'd0;

assign m_axi_gmem2_AWCACHE = 4'd0;

assign m_axi_gmem2_AWID = 1'd0;

assign m_axi_gmem2_AWLEN = 32'd0;

assign m_axi_gmem2_AWLOCK = 2'd0;

assign m_axi_gmem2_AWPROT = 3'd0;

assign m_axi_gmem2_AWQOS = 4'd0;

assign m_axi_gmem2_AWREGION = 4'd0;

assign m_axi_gmem2_AWSIZE = 3'd0;

assign m_axi_gmem2_AWUSER = 1'd0;

assign m_axi_gmem2_AWVALID = 1'b0;

assign m_axi_gmem2_BREADY = 1'b0;

assign m_axi_gmem2_RREADY = read_2_U0_m_axi_gmem2_RREADY;

assign m_axi_gmem2_WDATA = 256'd0;

assign m_axi_gmem2_WID = 1'd0;

assign m_axi_gmem2_WLAST = 1'b0;

assign m_axi_gmem2_WSTRB = 32'd0;

assign m_axi_gmem2_WUSER = 1'd0;

assign m_axi_gmem2_WVALID = 1'b0;

assign m_axi_gmem3_ARADDR = read_1_U0_m_axi_gmem3_ARADDR;

assign m_axi_gmem3_ARBURST = read_1_U0_m_axi_gmem3_ARBURST;

assign m_axi_gmem3_ARCACHE = read_1_U0_m_axi_gmem3_ARCACHE;

assign m_axi_gmem3_ARID = read_1_U0_m_axi_gmem3_ARID;

assign m_axi_gmem3_ARLEN = read_1_U0_m_axi_gmem3_ARLEN;

assign m_axi_gmem3_ARLOCK = read_1_U0_m_axi_gmem3_ARLOCK;

assign m_axi_gmem3_ARPROT = read_1_U0_m_axi_gmem3_ARPROT;

assign m_axi_gmem3_ARQOS = read_1_U0_m_axi_gmem3_ARQOS;

assign m_axi_gmem3_ARREGION = read_1_U0_m_axi_gmem3_ARREGION;

assign m_axi_gmem3_ARSIZE = read_1_U0_m_axi_gmem3_ARSIZE;

assign m_axi_gmem3_ARUSER = read_1_U0_m_axi_gmem3_ARUSER;

assign m_axi_gmem3_ARVALID = read_1_U0_m_axi_gmem3_ARVALID;

assign m_axi_gmem3_AWADDR = 64'd0;

assign m_axi_gmem3_AWBURST = 2'd0;

assign m_axi_gmem3_AWCACHE = 4'd0;

assign m_axi_gmem3_AWID = 1'd0;

assign m_axi_gmem3_AWLEN = 32'd0;

assign m_axi_gmem3_AWLOCK = 2'd0;

assign m_axi_gmem3_AWPROT = 3'd0;

assign m_axi_gmem3_AWQOS = 4'd0;

assign m_axi_gmem3_AWREGION = 4'd0;

assign m_axi_gmem3_AWSIZE = 3'd0;

assign m_axi_gmem3_AWUSER = 1'd0;

assign m_axi_gmem3_AWVALID = 1'b0;

assign m_axi_gmem3_BREADY = 1'b0;

assign m_axi_gmem3_RREADY = read_1_U0_m_axi_gmem3_RREADY;

assign m_axi_gmem3_WDATA = 256'd0;

assign m_axi_gmem3_WID = 1'd0;

assign m_axi_gmem3_WLAST = 1'b0;

assign m_axi_gmem3_WSTRB = 32'd0;

assign m_axi_gmem3_WUSER = 1'd0;

assign m_axi_gmem3_WVALID = 1'b0;

assign read_1_U0_ap_continue = 1'b1;

assign read_1_U0_ap_start = (len_assign_loc_tmp_empty_n & (ap_sync_reg_read_1_U0_ap_ready ^ 1'b1) & ap_start);

assign read_2_U0_ap_continue = 1'b1;

assign read_2_U0_ap_start = (len_assign_loc_tmp2_empty_n & (ap_sync_reg_read_2_U0_ap_ready ^ 1'b1) & ap_start);

assign read_U0_ap_continue = 1'b1;

assign read_U0_ap_start = (len_assign_loc_tmp3_empty_n & (ap_sync_reg_read_U0_ap_ready ^ 1'b1) & ap_start);

assign start_for_axpy_U0_din = 1'b1;

assign temp_din = axpy_U0_temp_din;

assign temp_write = axpy_U0_temp_write;

endmodule //pl_kernel_stage1
