

================================================================
== Vitis HLS Report for 'RNI'
================================================================
* Date:           Mon Mar 11 14:17:29 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        B_RNI_HLS
* Solution:       RNI (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------+---------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                      |                           |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |               Instance               |           Module          |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------------+---------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_RNI_Pipeline_WEIGHTS_LOOP_fu_231  |RNI_Pipeline_WEIGHTS_LOOP  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +--------------------------------------+---------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LAYERS_LOOP     |        ?|        ?|         ?|          -|          -|     2|        no|
        | + NEURONES_LOOP  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 24
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 24 
3 --> 4 
4 --> 5 20 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 4 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 25 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 26 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%spectopmodule_ln9 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_6" [B_RNI_HLS/apc/src/RNI.c:9]   --->   Operation 27 'spectopmodule' 'spectopmodule_ln9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_9, i32 0, i32 0, void @empty_8, i32 0, i32 512, void @empty_7, void @empty_11, void @empty_8, i32 16, i32 16, i32 16, i32 16, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 29 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_r, void @empty_12, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_2, void @empty_3, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_1, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_r, void @empty_5, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_1, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_r, void @empty_12, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_2, void @empty_4, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_1, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_r, void @empty_5, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_1, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_12, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_2, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.00ns)   --->   "%output_r_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %output_r" [B_RNI_HLS/apc/src/RNI.c:9]   --->   Operation 35 'read' 'output_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 36 [1/1] (1.00ns)   --->   "%input_r_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %input_r" [B_RNI_HLS/apc/src/RNI.c:9]   --->   Operation 36 'read' 'input_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%n_i_load = load i32 %n_i" [B_RNI_HLS/apc/src/RNI.c:72]   --->   Operation 37 'load' 'n_i_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %input_r_read, i32 2, i32 63" [B_RNI_HLS/apc/src/RNI.c:30]   --->   Operation 38 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln30 = sext i62 %trunc_ln" [B_RNI_HLS/apc/src/RNI.c:30]   --->   Operation 39 'sext' 'sext_ln30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln30" [B_RNI_HLS/apc/src/RNI.c:30]   --->   Operation 40 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (1.58ns)   --->   "%store_ln24 = store i2 0, i2 %i" [B_RNI_HLS/apc/src/RNI.c:24]   --->   Operation 41 'store' 'store_ln24' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln24 = store i32 %n_i_load, i32 %j" [B_RNI_HLS/apc/src/RNI.c:24]   --->   Operation 42 'store' 'store_ln24' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln24 = br void %NEURONES_LOOP" [B_RNI_HLS/apc/src/RNI.c:24]   --->   Operation 43 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.15>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%i_1 = load i2 %i"   --->   Operation 44 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (1.56ns)   --->   "%icmp_ln24 = icmp_eq  i2 %i_1, i2 2" [B_RNI_HLS/apc/src/RNI.c:24]   --->   Operation 45 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (1.56ns)   --->   "%add_ln24 = add i2 %i_1, i2 1" [B_RNI_HLS/apc/src/RNI.c:24]   --->   Operation 46 'add' 'add_ln24' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln24 = br i1 %icmp_ln24, void %NEURONES_LOOP.split, void %for.end90" [B_RNI_HLS/apc/src/RNI.c:24]   --->   Operation 47 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%j_load_1 = load i32 %j"   --->   Operation 48 'load' 'j_load_1' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%speclooptripcount_ln24 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2" [B_RNI_HLS/apc/src/RNI.c:24]   --->   Operation 49 'speclooptripcount' 'speclooptripcount_ln24' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%specloopname_ln24 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [B_RNI_HLS/apc/src/RNI.c:24]   --->   Operation 50 'specloopname' 'specloopname_ln24' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%empty = trunc i2 %i_1"   --->   Operation 51 'trunc' 'empty' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (1.02ns)   --->   "%LAYERS_load_phi = select i1 %empty, i4 10, i4 4"   --->   Operation 52 'select' 'LAYERS_load_phi' <Predicate = (!icmp_ln24)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node add)   --->   "%LAYERS_load_phi_cast_cast = select i1 %empty, i32 10, i32 4"   --->   Operation 53 'select' 'LAYERS_load_phi_cast_cast' <Predicate = (!icmp_ln24)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (2.55ns) (out node of the LUT)   --->   "%add = add i32 %LAYERS_load_phi_cast_cast, i32 %j_load_1"   --->   Operation 54 'add' 'add' <Predicate = (!icmp_ln24)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (1.56ns)   --->   "%cmp14 = icmp_eq  i2 %i_1, i2 0"   --->   Operation 55 'icmp' 'cmp14' <Predicate = (!icmp_ln24)> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (1.56ns)   --->   "%cmp57 = icmp_eq  i2 %i_1, i2 1"   --->   Operation 56 'icmp' 'cmp57' <Predicate = (!icmp_ln24)> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (2.55ns)   --->   "%icmp_ln26 = icmp_slt  i32 %j_load_1, i32 %add" [B_RNI_HLS/apc/src/RNI.c:26]   --->   Operation 57 'icmp' 'icmp_ln26' <Predicate = (!icmp_ln24)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %icmp_ln26, void %for.inc88, void %for.body4.lr.ph2" [B_RNI_HLS/apc/src/RNI.c:26]   --->   Operation 58 'br' 'br_ln26' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %j_load_1, i2 0" [B_RNI_HLS/apc/src/RNI.c:26]   --->   Operation 59 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln24 & icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln26_3 = sext i34 %shl_ln" [B_RNI_HLS/apc/src/RNI.c:26]   --->   Operation 60 'sext' 'sext_ln26_3' <Predicate = (!icmp_ln24 & icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (2.63ns)   --->   "%add_ln26 = add i35 %sext_ln26_3, i35 34359738352" [B_RNI_HLS/apc/src/RNI.c:26]   --->   Operation 61 'add' 'add_ln26' <Predicate = (!icmp_ln24 & icmp_ln26)> <Delay = 2.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln26_4 = sext i35 %add_ln26" [B_RNI_HLS/apc/src/RNI.c:26]   --->   Operation 62 'sext' 'sext_ln26_4' <Predicate = (!icmp_ln24 & icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (3.52ns)   --->   "%add_ln26_1 = add i64 %sext_ln26_4, i64 %output_r_read" [B_RNI_HLS/apc/src/RNI.c:26]   --->   Operation 63 'add' 'add_ln26_1' <Predicate = (!icmp_ln24 & icmp_ln26)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln26_1, i32 2, i32 63" [B_RNI_HLS/apc/src/RNI.c:26]   --->   Operation 64 'partselect' 'trunc_ln1' <Predicate = (!icmp_ln24 & icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln26_2 = sext i62 %trunc_ln1" [B_RNI_HLS/apc/src/RNI.c:26]   --->   Operation 65 'sext' 'sext_ln26_2' <Predicate = (!icmp_ln24 & icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln26_2" [B_RNI_HLS/apc/src/RNI.c:26]   --->   Operation 66 'getelementptr' 'gmem_addr_1' <Predicate = (!icmp_ln24 & icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (1.02ns)   --->   "%select_ln26 = select i1 %cmp57, i4 %LAYERS_load_phi, i4 0" [B_RNI_HLS/apc/src/RNI.c:26]   --->   Operation 67 'select' 'select_ln26' <Predicate = (!icmp_ln24 & icmp_ln26)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%j_load = load i32 %j" [B_RNI_HLS/apc/src/RNI.c:72]   --->   Operation 68 'load' 'j_load' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%store_ln72 = store i32 %j_load, i32 %n_i" [B_RNI_HLS/apc/src/RNI.c:72]   --->   Operation 69 'store' 'store_ln72' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%ret_ln75 = ret" [B_RNI_HLS/apc/src/RNI.c:75]   --->   Operation 70 'ret' 'ret_ln75' <Predicate = (icmp_ln24)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%w_i_load = load i32 %w_i" [B_RNI_HLS/apc/src/RNI.c:70]   --->   Operation 71 'load' 'w_i_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln26 = sext i32 %j_load_1" [B_RNI_HLS/apc/src/RNI.c:26]   --->   Operation 72 'sext' 'sext_ln26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln26 = trunc i32 %j_load_1" [B_RNI_HLS/apc/src/RNI.c:26]   --->   Operation 73 'trunc' 'trunc_ln26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln26_1 = sext i32 %add" [B_RNI_HLS/apc/src/RNI.c:26]   --->   Operation 74 'sext' 'sext_ln26_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i4 %select_ln26" [B_RNI_HLS/apc/src/RNI.c:26]   --->   Operation 75 'zext' 'zext_ln26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (7.30ns)   --->   "%empty_25 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %zext_ln26" [B_RNI_HLS/apc/src/RNI.c:26]   --->   Operation 76 'writereq' 'empty_25' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node add_ln50)   --->   "%select_ln50 = select i1 %empty, i32 9, i32 3" [B_RNI_HLS/apc/src/RNI.c:50]   --->   Operation 77 'select' 'select_ln50' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln50 = add i32 %select_ln50, i32 %j_load_1" [B_RNI_HLS/apc/src/RNI.c:50]   --->   Operation 78 'add' 'add_ln50' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (1.58ns)   --->   "%br_ln26 = br void %WEIGHTS_LOOP" [B_RNI_HLS/apc/src/RNI.c:26]   --->   Operation 79 'br' 'br_ln26' <Predicate = true> <Delay = 1.58>

State 4 <SV = 3> <Delay = 3.52>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%j_1 = phi i64 %add_ln26_2, void %for.inc82, i64 %sext_ln26, void %for.body4.lr.ph2" [B_RNI_HLS/apc/src/RNI.c:26]   --->   Operation 80 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%k = phi i32 %add10, void %for.inc82, i32 %w_i_load, void %for.body4.lr.ph2" [B_RNI_HLS/apc/src/RNI.c:26]   --->   Operation 81 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln26_1 = trunc i64 %j_1" [B_RNI_HLS/apc/src/RNI.c:26]   --->   Operation 82 'trunc' 'trunc_ln26_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (3.52ns)   --->   "%icmp_ln26_1 = icmp_eq  i64 %j_1, i64 %sext_ln26_1" [B_RNI_HLS/apc/src/RNI.c:26]   --->   Operation 83 'icmp' 'icmp_ln26_1' <Predicate = true> <Delay = 3.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %icmp_ln26_1, void %WEIGHTS_LOOP.split, void %for.inc88.loopexit" [B_RNI_HLS/apc/src/RNI.c:26]   --->   Operation 84 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%NEURONS_addr = getelementptr i3 %NEURONS, i64 0, i64 %j_1" [B_RNI_HLS/apc/src/RNI.c:26]   --->   Operation 85 'getelementptr' 'NEURONS_addr' <Predicate = (!icmp_ln26_1)> <Delay = 0.00>
ST_4 : Operation 86 [2/2] (2.32ns)   --->   "%NEURONS_load = load i4 %NEURONS_addr" [B_RNI_HLS/apc/src/RNI.c:26]   --->   Operation 86 'load' 'NEURONS_load' <Predicate = (!icmp_ln26_1)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 14> <ROM>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%empty_28 = trunc i64 %j_1" [B_RNI_HLS/apc/src/RNI.c:26]   --->   Operation 87 'trunc' 'empty_28' <Predicate = (!icmp_ln26_1)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (2.55ns)   --->   "%icmp_ln50 = icmp_eq  i32 %empty_28, i32 %add_ln50" [B_RNI_HLS/apc/src/RNI.c:50]   --->   Operation 88 'icmp' 'icmp_ln50' <Predicate = (!icmp_ln26_1)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.32>
ST_5 : Operation 89 [1/2] (2.32ns)   --->   "%NEURONS_load = load i4 %NEURONS_addr" [B_RNI_HLS/apc/src/RNI.c:26]   --->   Operation 89 'load' 'NEURONS_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 14> <ROM>

State 6 <SV = 5> <Delay = 6.08>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%NEURONS_load_cast = zext i3 %NEURONS_load" [B_RNI_HLS/apc/src/RNI.c:26]   --->   Operation 90 'zext' 'NEURONS_load_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (2.55ns)   --->   "%add10 = add i32 %NEURONS_load_cast, i32 %k" [B_RNI_HLS/apc/src/RNI.c:26]   --->   Operation 91 'add' 'add10' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 92 [1/1] (2.55ns)   --->   "%icmp_ln30 = icmp_slt  i32 %k, i32 %add10" [B_RNI_HLS/apc/src/RNI.c:30]   --->   Operation 92 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node empty_26)   --->   "%select_ln30 = select i1 %cmp14, i3 %NEURONS_load, i3 0" [B_RNI_HLS/apc/src/RNI.c:30]   --->   Operation 93 'select' 'select_ln30' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 94 [1/1] (0.98ns) (out node of the LUT)   --->   "%empty_26 = select i1 %icmp_ln30, i3 %select_ln30, i3 0" [B_RNI_HLS/apc/src/RNI.c:30]   --->   Operation 94 'select' 'empty_26' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i3 %empty_26" [B_RNI_HLS/apc/src/RNI.c:30]   --->   Operation 95 'zext' 'zext_ln30' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 96 [8/8] (7.30ns)   --->   "%empty_27 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %zext_ln30" [B_RNI_HLS/apc/src/RNI.c:30]   --->   Operation 96 'readreq' 'empty_27' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 97 [7/8] (7.30ns)   --->   "%empty_27 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %zext_ln30" [B_RNI_HLS/apc/src/RNI.c:30]   --->   Operation 97 'readreq' 'empty_27' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 98 [6/8] (7.30ns)   --->   "%empty_27 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %zext_ln30" [B_RNI_HLS/apc/src/RNI.c:30]   --->   Operation 98 'readreq' 'empty_27' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 99 [5/8] (7.30ns)   --->   "%empty_27 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %zext_ln30" [B_RNI_HLS/apc/src/RNI.c:30]   --->   Operation 99 'readreq' 'empty_27' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 100 [4/8] (7.30ns)   --->   "%empty_27 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %zext_ln30" [B_RNI_HLS/apc/src/RNI.c:30]   --->   Operation 100 'readreq' 'empty_27' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 101 [3/8] (7.30ns)   --->   "%empty_27 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %zext_ln30" [B_RNI_HLS/apc/src/RNI.c:30]   --->   Operation 101 'readreq' 'empty_27' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 102 [1/1] (0.00ns)   --->   "%NEURONS_MEM_addr = getelementptr i32 %NEURONS_MEM, i64 0, i64 %j_1" [B_RNI_HLS/apc/src/RNI.c:28]   --->   Operation 102 'getelementptr' 'NEURONS_MEM_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 103 [2/2] (2.32ns)   --->   "%NEURONS_MEM_load = load i4 %NEURONS_MEM_addr" [B_RNI_HLS/apc/src/RNI.c:28]   --->   Operation 103 'load' 'NEURONS_MEM_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 14> <RAM>
ST_13 : Operation 104 [2/8] (7.30ns)   --->   "%empty_27 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %zext_ln30" [B_RNI_HLS/apc/src/RNI.c:30]   --->   Operation 104 'readreq' 'empty_27' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 105 [1/2] (2.32ns)   --->   "%NEURONS_MEM_load = load i4 %NEURONS_MEM_addr" [B_RNI_HLS/apc/src/RNI.c:28]   --->   Operation 105 'load' 'NEURONS_MEM_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 14> <RAM>
ST_14 : Operation 106 [1/8] (7.30ns)   --->   "%empty_27 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %zext_ln30" [B_RNI_HLS/apc/src/RNI.c:30]   --->   Operation 106 'readreq' 'empty_27' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 1.58>
ST_15 : Operation 107 [1/1] (0.00ns)   --->   "%trunc_ln30 = trunc i32 %k" [B_RNI_HLS/apc/src/RNI.c:30]   --->   Operation 107 'trunc' 'trunc_ln30' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 108 [2/2] (1.58ns)   --->   "%call_ln26 = call void @RNI_Pipeline_WEIGHTS_LOOP, i32 %k, i32 %gmem, i4 %trunc_ln26_1, i62 %trunc_ln, i32 %add10, i32 %NEURONS_MEM_load, i1 %cmp14, i4 %trunc_ln30, i4 %trunc_ln26, i1 %icmp_ln50, i32 %add10, i8 %WEIGHTS, i32 %NEURONS_MEM, i1 %NEURONS_STATE" [B_RNI_HLS/apc/src/RNI.c:26]   --->   Operation 108 'call' 'call_ln26' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 109 [1/2] (0.00ns)   --->   "%call_ln26 = call void @RNI_Pipeline_WEIGHTS_LOOP, i32 %k, i32 %gmem, i4 %trunc_ln26_1, i62 %trunc_ln, i32 %add10, i32 %NEURONS_MEM_load, i1 %cmp14, i4 %trunc_ln30, i4 %trunc_ln26, i1 %icmp_ln50, i32 %add10, i8 %WEIGHTS, i32 %NEURONS_MEM, i1 %NEURONS_STATE" [B_RNI_HLS/apc/src/RNI.c:26]   --->   Operation 109 'call' 'call_ln26' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 2.32>
ST_17 : Operation 110 [2/2] (2.32ns)   --->   "%NEURONS_MEM_load_1 = load i4 %NEURONS_MEM_addr" [B_RNI_HLS/apc/src/RNI.c:64]   --->   Operation 110 'load' 'NEURONS_MEM_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 14> <RAM>

State 18 <SV = 17> <Delay = 2.32>
ST_18 : Operation 111 [1/1] (0.00ns)   --->   "%specloopname_ln26 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [B_RNI_HLS/apc/src/RNI.c:26]   --->   Operation 111 'specloopname' 'specloopname_ln26' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 112 [1/2] (2.32ns)   --->   "%NEURONS_MEM_load_1 = load i4 %NEURONS_MEM_addr" [B_RNI_HLS/apc/src/RNI.c:64]   --->   Operation 112 'load' 'NEURONS_MEM_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 14> <RAM>
ST_18 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %cmp57, void %if.end65, void %if.then58" [B_RNI_HLS/apc/src/RNI.c:58]   --->   Operation 113 'br' 'br_ln58' <Predicate = true> <Delay = 0.00>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 114 [1/1] (7.30ns)   --->   "%write_ln59 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %NEURONS_MEM_load_1, i4 15" [B_RNI_HLS/apc/src/RNI.c:59]   --->   Operation 114 'write' 'write_ln59' <Predicate = (cmp57)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln60 = br void %if.end65" [B_RNI_HLS/apc/src/RNI.c:60]   --->   Operation 115 'br' 'br_ln60' <Predicate = (cmp57)> <Delay = 0.00>
ST_19 : Operation 116 [1/1] (0.00ns)   --->   "%tmp = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %NEURONS_MEM_load_1, i32 7, i32 31" [B_RNI_HLS/apc/src/RNI.c:64]   --->   Operation 116 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 117 [1/1] (2.34ns)   --->   "%icmp_ln64 = icmp_sgt  i25 %tmp, i25 0" [B_RNI_HLS/apc/src/RNI.c:64]   --->   Operation 117 'icmp' 'icmp_ln64' <Predicate = true> <Delay = 2.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln64 = br i1 %icmp_ln64, void %for.inc82, void %if.then71" [B_RNI_HLS/apc/src/RNI.c:64]   --->   Operation 118 'br' 'br_ln64' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 119 [1/1] (0.00ns)   --->   "%NEURONS_STATE_addr = getelementptr i1 %NEURONS_STATE, i64 0, i64 %j_1" [B_RNI_HLS/apc/src/RNI.c:66]   --->   Operation 119 'getelementptr' 'NEURONS_STATE_addr' <Predicate = (icmp_ln64)> <Delay = 0.00>
ST_19 : Operation 120 [1/1] (2.32ns)   --->   "%store_ln66 = store i1 1, i4 %NEURONS_STATE_addr" [B_RNI_HLS/apc/src/RNI.c:66]   --->   Operation 120 'store' 'store_ln66' <Predicate = (icmp_ln64)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 14> <RAM>
ST_19 : Operation 121 [1/1] (2.32ns)   --->   "%store_ln67 = store i32 0, i4 %NEURONS_MEM_addr" [B_RNI_HLS/apc/src/RNI.c:67]   --->   Operation 121 'store' 'store_ln67' <Predicate = (icmp_ln64)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 14> <RAM>
ST_19 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln68 = br void %for.inc82" [B_RNI_HLS/apc/src/RNI.c:68]   --->   Operation 122 'br' 'br_ln68' <Predicate = (icmp_ln64)> <Delay = 0.00>
ST_19 : Operation 123 [1/1] (3.52ns)   --->   "%add_ln26_2 = add i64 %j_1, i64 1" [B_RNI_HLS/apc/src/RNI.c:26]   --->   Operation 123 'add' 'add_ln26_2' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln26 = br void %WEIGHTS_LOOP" [B_RNI_HLS/apc/src/RNI.c:26]   --->   Operation 124 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>

State 20 <SV = 4> <Delay = 7.30>
ST_20 : Operation 125 [5/5] (7.30ns)   --->   "%empty_29 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [B_RNI_HLS/apc/src/RNI.c:70]   --->   Operation 125 'writeresp' 'empty_29' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 126 [1/1] (0.00ns)   --->   "%store_ln70 = store i32 %k, i32 %w_i" [B_RNI_HLS/apc/src/RNI.c:70]   --->   Operation 126 'store' 'store_ln70' <Predicate = true> <Delay = 0.00>

State 21 <SV = 5> <Delay = 7.30>
ST_21 : Operation 127 [4/5] (7.30ns)   --->   "%empty_29 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [B_RNI_HLS/apc/src/RNI.c:70]   --->   Operation 127 'writeresp' 'empty_29' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 6> <Delay = 7.30>
ST_22 : Operation 128 [3/5] (7.30ns)   --->   "%empty_29 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [B_RNI_HLS/apc/src/RNI.c:70]   --->   Operation 128 'writeresp' 'empty_29' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 7> <Delay = 7.30>
ST_23 : Operation 129 [2/5] (7.30ns)   --->   "%empty_29 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [B_RNI_HLS/apc/src/RNI.c:70]   --->   Operation 129 'writeresp' 'empty_29' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 8> <Delay = 7.30>
ST_24 : Operation 130 [1/5] (7.30ns)   --->   "%empty_29 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [B_RNI_HLS/apc/src/RNI.c:70]   --->   Operation 130 'writeresp' 'empty_29' <Predicate = (icmp_ln26)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln72 = br void %for.inc88" [B_RNI_HLS/apc/src/RNI.c:72]   --->   Operation 131 'br' 'br_ln72' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_24 : Operation 132 [1/1] (1.58ns)   --->   "%store_ln24 = store i2 %add_ln24, i2 %i" [B_RNI_HLS/apc/src/RNI.c:24]   --->   Operation 132 'store' 'store_ln24' <Predicate = true> <Delay = 1.58>
ST_24 : Operation 133 [1/1] (1.58ns)   --->   "%store_ln24 = store i32 %add, i32 %j" [B_RNI_HLS/apc/src/RNI.c:24]   --->   Operation 133 'store' 'store_ln24' <Predicate = true> <Delay = 1.58>
ST_24 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln24 = br void %NEURONES_LOOP" [B_RNI_HLS/apc/src/RNI.c:24]   --->   Operation 134 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ n_i]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ w_i]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ NEURONS_MEM]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ NEURONS]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ WEIGHTS]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ NEURONS_STATE]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                         (alloca           ) [ 0111111111111111111111111]
i                         (alloca           ) [ 0111111111111111111111111]
spectopmodule_ln9         (spectopmodule    ) [ 0000000000000000000000000]
specinterface_ln0         (specinterface    ) [ 0000000000000000000000000]
specbitsmap_ln0           (specbitsmap      ) [ 0000000000000000000000000]
specinterface_ln0         (specinterface    ) [ 0000000000000000000000000]
specinterface_ln0         (specinterface    ) [ 0000000000000000000000000]
specinterface_ln0         (specinterface    ) [ 0000000000000000000000000]
specinterface_ln0         (specinterface    ) [ 0000000000000000000000000]
specinterface_ln0         (specinterface    ) [ 0000000000000000000000000]
output_r_read             (read             ) [ 0011111111111111111111111]
input_r_read              (read             ) [ 0000000000000000000000000]
n_i_load                  (load             ) [ 0000000000000000000000000]
trunc_ln                  (partselect       ) [ 0011111111111111111111111]
sext_ln30                 (sext             ) [ 0000000000000000000000000]
gmem_addr                 (getelementptr    ) [ 0011111111111111111111111]
store_ln24                (store            ) [ 0000000000000000000000000]
store_ln24                (store            ) [ 0000000000000000000000000]
br_ln24                   (br               ) [ 0000000000000000000000000]
i_1                       (load             ) [ 0000000000000000000000000]
icmp_ln24                 (icmp             ) [ 0011111111111111111111111]
add_ln24                  (add              ) [ 0001111111111111111111111]
br_ln24                   (br               ) [ 0000000000000000000000000]
j_load_1                  (load             ) [ 0001000000000000000000000]
speclooptripcount_ln24    (speclooptripcount) [ 0000000000000000000000000]
specloopname_ln24         (specloopname     ) [ 0000000000000000000000000]
empty                     (trunc            ) [ 0001000000000000000000000]
LAYERS_load_phi           (select           ) [ 0000000000000000000000000]
LAYERS_load_phi_cast_cast (select           ) [ 0000000000000000000000000]
add                       (add              ) [ 0001111111111111111111111]
cmp14                     (icmp             ) [ 0001111111111111111100000]
cmp57                     (icmp             ) [ 0001111111111111111100000]
icmp_ln26                 (icmp             ) [ 0011111111111111111111111]
br_ln26                   (br               ) [ 0000000000000000000000000]
shl_ln                    (bitconcatenate   ) [ 0000000000000000000000000]
sext_ln26_3               (sext             ) [ 0000000000000000000000000]
add_ln26                  (add              ) [ 0000000000000000000000000]
sext_ln26_4               (sext             ) [ 0000000000000000000000000]
add_ln26_1                (add              ) [ 0000000000000000000000000]
trunc_ln1                 (partselect       ) [ 0000000000000000000000000]
sext_ln26_2               (sext             ) [ 0000000000000000000000000]
gmem_addr_1               (getelementptr    ) [ 0001111111111111111111111]
select_ln26               (select           ) [ 0001000000000000000000000]
j_load                    (load             ) [ 0000000000000000000000000]
store_ln72                (store            ) [ 0000000000000000000000000]
ret_ln75                  (ret              ) [ 0000000000000000000000000]
w_i_load                  (load             ) [ 0011111111111111111111111]
sext_ln26                 (sext             ) [ 0011111111111111111111111]
trunc_ln26                (trunc            ) [ 0000111111111111111100000]
sext_ln26_1               (sext             ) [ 0000111111111111111100000]
zext_ln26                 (zext             ) [ 0000000000000000000000000]
empty_25                  (writereq         ) [ 0000000000000000000000000]
select_ln50               (select           ) [ 0000000000000000000000000]
add_ln50                  (add              ) [ 0000111111111111111100000]
br_ln26                   (br               ) [ 0011111111111111111111111]
j_1                       (phi              ) [ 0000111111111111111100000]
k                         (phi              ) [ 0000111111111111100010000]
trunc_ln26_1              (trunc            ) [ 0000011111111111100000000]
icmp_ln26_1               (icmp             ) [ 0011111111111111111111111]
br_ln26                   (br               ) [ 0000000000000000000000000]
NEURONS_addr              (getelementptr    ) [ 0000010000000000000000000]
empty_28                  (trunc            ) [ 0000000000000000000000000]
icmp_ln50                 (icmp             ) [ 0000011111111111100000000]
NEURONS_load              (load             ) [ 0000001000000000000000000]
NEURONS_load_cast         (zext             ) [ 0000000000000000000000000]
add10                     (add              ) [ 0011100111111111111111111]
icmp_ln30                 (icmp             ) [ 0000000000000000000000000]
select_ln30               (select           ) [ 0000000000000000000000000]
empty_26                  (select           ) [ 0000000100000000000000000]
zext_ln30                 (zext             ) [ 0000000011111110000000000]
NEURONS_MEM_addr          (getelementptr    ) [ 0000000000000011111100000]
NEURONS_MEM_load          (load             ) [ 0000000000000001100000000]
empty_27                  (readreq          ) [ 0000000000000000000000000]
trunc_ln30                (trunc            ) [ 0000000000000000100000000]
call_ln26                 (call             ) [ 0000000000000000000000000]
specloopname_ln26         (specloopname     ) [ 0000000000000000000000000]
NEURONS_MEM_load_1        (load             ) [ 0000000000000000000100000]
br_ln58                   (br               ) [ 0000000000000000000000000]
write_ln59                (write            ) [ 0000000000000000000000000]
br_ln60                   (br               ) [ 0000000000000000000000000]
tmp                       (partselect       ) [ 0000000000000000000000000]
icmp_ln64                 (icmp             ) [ 0011111111111111111111111]
br_ln64                   (br               ) [ 0000000000000000000000000]
NEURONS_STATE_addr        (getelementptr    ) [ 0000000000000000000000000]
store_ln66                (store            ) [ 0000000000000000000000000]
store_ln67                (store            ) [ 0000000000000000000000000]
br_ln68                   (br               ) [ 0000000000000000000000000]
add_ln26_2                (add              ) [ 0011111111111111111111111]
br_ln26                   (br               ) [ 0011111111111111111111111]
store_ln70                (store            ) [ 0000000000000000000000000]
empty_29                  (writeresp        ) [ 0000000000000000000000000]
br_ln72                   (br               ) [ 0000000000000000000000000]
store_ln24                (store            ) [ 0000000000000000000000000]
store_ln24                (store            ) [ 0000000000000000000000000]
br_ln24                   (br               ) [ 0000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="n_i">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n_i"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="w_i">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_i"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="NEURONS_MEM">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="NEURONS_MEM"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="NEURONS">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="NEURONS"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="WEIGHTS">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="WEIGHTS"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="NEURONS_STATE">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="NEURONS_STATE"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i34.i32.i2"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="RNI_Pipeline_WEIGHTS_LOOP"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i25.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="126" class="1004" name="j_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="i_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="output_r_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="64" slack="0"/>
<pin id="136" dir="0" index="1" bw="64" slack="0"/>
<pin id="137" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_r_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="input_r_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="64" slack="0"/>
<pin id="142" dir="0" index="1" bw="64" slack="0"/>
<pin id="143" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_r_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="grp_writeresp_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="1"/>
<pin id="149" dir="0" index="2" bw="4" slack="0"/>
<pin id="150" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_25/3 empty_29/20 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_readreq_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="6"/>
<pin id="155" dir="0" index="2" bw="3" slack="0"/>
<pin id="156" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_27/7 "/>
</bind>
</comp>

<comp id="158" class="1004" name="write_ln59_write_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="0" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="17"/>
<pin id="161" dir="0" index="2" bw="32" slack="1"/>
<pin id="162" dir="0" index="3" bw="1" slack="0"/>
<pin id="163" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln59/19 "/>
</bind>
</comp>

<comp id="167" class="1004" name="NEURONS_addr_gep_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="3" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="0" index="2" bw="64" slack="0"/>
<pin id="171" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="NEURONS_addr/4 "/>
</bind>
</comp>

<comp id="174" class="1004" name="grp_access_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="4" slack="0"/>
<pin id="176" dir="0" index="1" bw="3" slack="2147483647"/>
<pin id="177" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="178" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="NEURONS_load/4 "/>
</bind>
</comp>

<comp id="180" class="1004" name="NEURONS_MEM_addr_gep_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="64" slack="9"/>
<pin id="184" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="NEURONS_MEM_addr/13 "/>
</bind>
</comp>

<comp id="187" class="1004" name="grp_access_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="4" slack="0"/>
<pin id="189" dir="0" index="1" bw="32" slack="0"/>
<pin id="190" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="191" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="NEURONS_MEM_load/13 NEURONS_MEM_load_1/17 store_ln67/19 "/>
</bind>
</comp>

<comp id="193" class="1004" name="NEURONS_STATE_addr_gep_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="1" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="0" index="2" bw="64" slack="15"/>
<pin id="197" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="NEURONS_STATE_addr/19 "/>
</bind>
</comp>

<comp id="200" class="1004" name="store_ln66_access_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="4" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="204" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln66/19 "/>
</bind>
</comp>

<comp id="208" class="1005" name="j_1_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="64" slack="9"/>
<pin id="210" dir="1" index="1" bw="64" slack="9"/>
</pin_list>
<bind>
<opset="j_1 (phireg) "/>
</bind>
</comp>

<comp id="213" class="1004" name="j_1_phi_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="64" slack="1"/>
<pin id="215" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="216" dir="0" index="2" bw="32" slack="1"/>
<pin id="217" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="218" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_1/4 "/>
</bind>
</comp>

<comp id="221" class="1005" name="k_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="1"/>
<pin id="223" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="224" class="1004" name="k_phi_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="1"/>
<pin id="226" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="227" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="228" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="229" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/4 "/>
</bind>
</comp>

<comp id="231" class="1004" name="grp_RNI_Pipeline_WEIGHTS_LOOP_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="0" slack="0"/>
<pin id="233" dir="0" index="1" bw="32" slack="11"/>
<pin id="234" dir="0" index="2" bw="32" slack="0"/>
<pin id="235" dir="0" index="3" bw="4" slack="11"/>
<pin id="236" dir="0" index="4" bw="62" slack="14"/>
<pin id="237" dir="0" index="5" bw="32" slack="9"/>
<pin id="238" dir="0" index="6" bw="32" slack="1"/>
<pin id="239" dir="0" index="7" bw="1" slack="13"/>
<pin id="240" dir="0" index="8" bw="4" slack="0"/>
<pin id="241" dir="0" index="9" bw="4" slack="12"/>
<pin id="242" dir="0" index="10" bw="1" slack="11"/>
<pin id="243" dir="0" index="11" bw="32" slack="9"/>
<pin id="244" dir="0" index="12" bw="8" slack="0"/>
<pin id="245" dir="0" index="13" bw="32" slack="0"/>
<pin id="246" dir="0" index="14" bw="1" slack="0"/>
<pin id="247" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln26/15 "/>
</bind>
</comp>

<comp id="254" class="1004" name="grp_load_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="1"/>
<pin id="256" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load_1/2 j_load/2 "/>
</bind>
</comp>

<comp id="257" class="1005" name="reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="1"/>
<pin id="259" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="NEURONS_MEM_load NEURONS_MEM_load_1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="n_i_load_load_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="0"/>
<pin id="265" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="n_i_load/1 "/>
</bind>
</comp>

<comp id="267" class="1004" name="trunc_ln_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="62" slack="0"/>
<pin id="269" dir="0" index="1" bw="64" slack="0"/>
<pin id="270" dir="0" index="2" bw="3" slack="0"/>
<pin id="271" dir="0" index="3" bw="7" slack="0"/>
<pin id="272" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="277" class="1004" name="sext_ln30_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="62" slack="0"/>
<pin id="279" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln30/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="gmem_addr_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="32" slack="0"/>
<pin id="283" dir="0" index="1" bw="62" slack="0"/>
<pin id="284" dir="1" index="2" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/1 "/>
</bind>
</comp>

<comp id="287" class="1004" name="store_ln24_store_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="0"/>
<pin id="289" dir="0" index="1" bw="2" slack="0"/>
<pin id="290" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="store_ln24_store_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="0"/>
<pin id="294" dir="0" index="1" bw="32" slack="0"/>
<pin id="295" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/1 "/>
</bind>
</comp>

<comp id="297" class="1004" name="i_1_load_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="2" slack="1"/>
<pin id="299" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="icmp_ln24_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="2" slack="0"/>
<pin id="302" dir="0" index="1" bw="2" slack="0"/>
<pin id="303" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="add_ln24_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="2" slack="0"/>
<pin id="308" dir="0" index="1" bw="1" slack="0"/>
<pin id="309" dir="1" index="2" bw="2" slack="7"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="empty_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="2" slack="0"/>
<pin id="314" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="LAYERS_load_phi_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="0"/>
<pin id="318" dir="0" index="1" bw="4" slack="0"/>
<pin id="319" dir="0" index="2" bw="4" slack="0"/>
<pin id="320" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="LAYERS_load_phi/2 "/>
</bind>
</comp>

<comp id="324" class="1004" name="LAYERS_load_phi_cast_cast_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="0"/>
<pin id="326" dir="0" index="1" bw="5" slack="0"/>
<pin id="327" dir="0" index="2" bw="4" slack="0"/>
<pin id="328" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="LAYERS_load_phi_cast_cast/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="add_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="5" slack="0"/>
<pin id="334" dir="0" index="1" bw="32" slack="0"/>
<pin id="335" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add/2 "/>
</bind>
</comp>

<comp id="338" class="1004" name="cmp14_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="2" slack="0"/>
<pin id="340" dir="0" index="1" bw="1" slack="0"/>
<pin id="341" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp14/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="cmp57_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="2" slack="0"/>
<pin id="346" dir="0" index="1" bw="1" slack="0"/>
<pin id="347" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp57/2 "/>
</bind>
</comp>

<comp id="350" class="1004" name="icmp_ln26_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="0"/>
<pin id="352" dir="0" index="1" bw="32" slack="0"/>
<pin id="353" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln26/2 "/>
</bind>
</comp>

<comp id="356" class="1004" name="shl_ln_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="34" slack="0"/>
<pin id="358" dir="0" index="1" bw="32" slack="0"/>
<pin id="359" dir="0" index="2" bw="1" slack="0"/>
<pin id="360" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="364" class="1004" name="sext_ln26_3_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="34" slack="0"/>
<pin id="366" dir="1" index="1" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26_3/2 "/>
</bind>
</comp>

<comp id="368" class="1004" name="add_ln26_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="34" slack="0"/>
<pin id="370" dir="0" index="1" bw="5" slack="0"/>
<pin id="371" dir="1" index="2" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26/2 "/>
</bind>
</comp>

<comp id="374" class="1004" name="sext_ln26_4_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="35" slack="0"/>
<pin id="376" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26_4/2 "/>
</bind>
</comp>

<comp id="378" class="1004" name="add_ln26_1_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="35" slack="0"/>
<pin id="380" dir="0" index="1" bw="64" slack="1"/>
<pin id="381" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_1/2 "/>
</bind>
</comp>

<comp id="383" class="1004" name="trunc_ln1_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="62" slack="0"/>
<pin id="385" dir="0" index="1" bw="64" slack="0"/>
<pin id="386" dir="0" index="2" bw="3" slack="0"/>
<pin id="387" dir="0" index="3" bw="7" slack="0"/>
<pin id="388" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/2 "/>
</bind>
</comp>

<comp id="393" class="1004" name="sext_ln26_2_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="62" slack="0"/>
<pin id="395" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26_2/2 "/>
</bind>
</comp>

<comp id="397" class="1004" name="gmem_addr_1_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="32" slack="0"/>
<pin id="399" dir="0" index="1" bw="62" slack="0"/>
<pin id="400" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_1/2 "/>
</bind>
</comp>

<comp id="403" class="1004" name="select_ln26_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="1" slack="0"/>
<pin id="405" dir="0" index="1" bw="4" slack="0"/>
<pin id="406" dir="0" index="2" bw="1" slack="0"/>
<pin id="407" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln26/2 "/>
</bind>
</comp>

<comp id="411" class="1004" name="store_ln72_store_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="32" slack="0"/>
<pin id="413" dir="0" index="1" bw="32" slack="0"/>
<pin id="414" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln72/2 "/>
</bind>
</comp>

<comp id="417" class="1004" name="w_i_load_load_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="32" slack="0"/>
<pin id="419" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w_i_load/3 "/>
</bind>
</comp>

<comp id="421" class="1004" name="sext_ln26_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="32" slack="1"/>
<pin id="423" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26/3 "/>
</bind>
</comp>

<comp id="424" class="1004" name="trunc_ln26_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="32" slack="1"/>
<pin id="426" dir="1" index="1" bw="4" slack="12"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln26/3 "/>
</bind>
</comp>

<comp id="427" class="1004" name="sext_ln26_1_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="32" slack="1"/>
<pin id="429" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26_1/3 "/>
</bind>
</comp>

<comp id="430" class="1004" name="zext_ln26_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="4" slack="1"/>
<pin id="432" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26/3 "/>
</bind>
</comp>

<comp id="434" class="1004" name="select_ln50_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="1" slack="1"/>
<pin id="436" dir="0" index="1" bw="5" slack="0"/>
<pin id="437" dir="0" index="2" bw="3" slack="0"/>
<pin id="438" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln50/3 "/>
</bind>
</comp>

<comp id="441" class="1004" name="add_ln50_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="5" slack="0"/>
<pin id="443" dir="0" index="1" bw="32" slack="1"/>
<pin id="444" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln50/3 "/>
</bind>
</comp>

<comp id="446" class="1004" name="trunc_ln26_1_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="64" slack="0"/>
<pin id="448" dir="1" index="1" bw="4" slack="11"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln26_1/4 "/>
</bind>
</comp>

<comp id="450" class="1004" name="icmp_ln26_1_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="64" slack="0"/>
<pin id="452" dir="0" index="1" bw="32" slack="1"/>
<pin id="453" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln26_1/4 "/>
</bind>
</comp>

<comp id="455" class="1004" name="empty_28_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="64" slack="0"/>
<pin id="457" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_28/4 "/>
</bind>
</comp>

<comp id="459" class="1004" name="icmp_ln50_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="32" slack="0"/>
<pin id="461" dir="0" index="1" bw="32" slack="1"/>
<pin id="462" dir="1" index="2" bw="1" slack="11"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln50/4 "/>
</bind>
</comp>

<comp id="464" class="1004" name="NEURONS_load_cast_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="3" slack="1"/>
<pin id="466" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="NEURONS_load_cast/6 "/>
</bind>
</comp>

<comp id="467" class="1004" name="add10_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="3" slack="0"/>
<pin id="469" dir="0" index="1" bw="32" slack="2"/>
<pin id="470" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add10/6 "/>
</bind>
</comp>

<comp id="473" class="1004" name="icmp_ln30_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="32" slack="2"/>
<pin id="475" dir="0" index="1" bw="32" slack="0"/>
<pin id="476" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln30/6 "/>
</bind>
</comp>

<comp id="479" class="1004" name="select_ln30_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="1" slack="4"/>
<pin id="481" dir="0" index="1" bw="3" slack="1"/>
<pin id="482" dir="0" index="2" bw="1" slack="0"/>
<pin id="483" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln30/6 "/>
</bind>
</comp>

<comp id="485" class="1004" name="empty_26_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="1" slack="0"/>
<pin id="487" dir="0" index="1" bw="3" slack="0"/>
<pin id="488" dir="0" index="2" bw="1" slack="0"/>
<pin id="489" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="empty_26/6 "/>
</bind>
</comp>

<comp id="493" class="1004" name="zext_ln30_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="3" slack="1"/>
<pin id="495" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30/7 "/>
</bind>
</comp>

<comp id="497" class="1004" name="trunc_ln30_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="32" slack="11"/>
<pin id="499" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln30/15 "/>
</bind>
</comp>

<comp id="502" class="1004" name="tmp_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="25" slack="0"/>
<pin id="504" dir="0" index="1" bw="32" slack="1"/>
<pin id="505" dir="0" index="2" bw="4" slack="0"/>
<pin id="506" dir="0" index="3" bw="6" slack="0"/>
<pin id="507" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/19 "/>
</bind>
</comp>

<comp id="512" class="1004" name="icmp_ln64_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="25" slack="0"/>
<pin id="514" dir="0" index="1" bw="1" slack="0"/>
<pin id="515" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln64/19 "/>
</bind>
</comp>

<comp id="518" class="1004" name="add_ln26_2_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="64" slack="15"/>
<pin id="520" dir="0" index="1" bw="1" slack="0"/>
<pin id="521" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_2/19 "/>
</bind>
</comp>

<comp id="524" class="1004" name="store_ln70_store_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="32" slack="1"/>
<pin id="526" dir="0" index="1" bw="32" slack="0"/>
<pin id="527" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln70/20 "/>
</bind>
</comp>

<comp id="530" class="1004" name="store_ln24_store_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="2" slack="7"/>
<pin id="532" dir="0" index="1" bw="2" slack="8"/>
<pin id="533" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/24 "/>
</bind>
</comp>

<comp id="534" class="1004" name="store_ln24_store_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="32" slack="7"/>
<pin id="536" dir="0" index="1" bw="32" slack="8"/>
<pin id="537" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/24 "/>
</bind>
</comp>

<comp id="538" class="1005" name="j_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="32" slack="0"/>
<pin id="540" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="545" class="1005" name="i_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="2" slack="0"/>
<pin id="547" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="552" class="1005" name="output_r_read_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="64" slack="1"/>
<pin id="554" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="output_r_read "/>
</bind>
</comp>

<comp id="557" class="1005" name="trunc_ln_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="62" slack="14"/>
<pin id="559" dir="1" index="1" bw="62" slack="14"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="562" class="1005" name="gmem_addr_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="32" slack="6"/>
<pin id="564" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="570" class="1005" name="add_ln24_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="2" slack="7"/>
<pin id="572" dir="1" index="1" bw="2" slack="7"/>
</pin_list>
<bind>
<opset="add_ln24 "/>
</bind>
</comp>

<comp id="575" class="1005" name="j_load_1_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="32" slack="1"/>
<pin id="577" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="j_load_1 "/>
</bind>
</comp>

<comp id="582" class="1005" name="empty_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="1" slack="1"/>
<pin id="584" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="587" class="1005" name="add_reg_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="32" slack="1"/>
<pin id="589" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add "/>
</bind>
</comp>

<comp id="593" class="1005" name="cmp14_reg_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="1" slack="4"/>
<pin id="595" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="cmp14 "/>
</bind>
</comp>

<comp id="599" class="1005" name="cmp57_reg_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="1" slack="16"/>
<pin id="601" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="cmp57 "/>
</bind>
</comp>

<comp id="603" class="1005" name="icmp_ln26_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="1" slack="7"/>
<pin id="605" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln26 "/>
</bind>
</comp>

<comp id="607" class="1005" name="gmem_addr_1_reg_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="32" slack="1"/>
<pin id="609" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_1 "/>
</bind>
</comp>

<comp id="613" class="1005" name="select_ln26_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="4" slack="1"/>
<pin id="615" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln26 "/>
</bind>
</comp>

<comp id="621" class="1005" name="sext_ln26_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="64" slack="1"/>
<pin id="623" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln26 "/>
</bind>
</comp>

<comp id="626" class="1005" name="trunc_ln26_reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="4" slack="12"/>
<pin id="628" dir="1" index="1" bw="4" slack="12"/>
</pin_list>
<bind>
<opset="trunc_ln26 "/>
</bind>
</comp>

<comp id="631" class="1005" name="sext_ln26_1_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="64" slack="1"/>
<pin id="633" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln26_1 "/>
</bind>
</comp>

<comp id="636" class="1005" name="add_ln50_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="32" slack="1"/>
<pin id="638" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln50 "/>
</bind>
</comp>

<comp id="641" class="1005" name="trunc_ln26_1_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="4" slack="11"/>
<pin id="643" dir="1" index="1" bw="4" slack="11"/>
</pin_list>
<bind>
<opset="trunc_ln26_1 "/>
</bind>
</comp>

<comp id="649" class="1005" name="NEURONS_addr_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="4" slack="1"/>
<pin id="651" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="NEURONS_addr "/>
</bind>
</comp>

<comp id="654" class="1005" name="icmp_ln50_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="1" slack="11"/>
<pin id="656" dir="1" index="1" bw="1" slack="11"/>
</pin_list>
<bind>
<opset="icmp_ln50 "/>
</bind>
</comp>

<comp id="659" class="1005" name="NEURONS_load_reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="3" slack="1"/>
<pin id="661" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="NEURONS_load "/>
</bind>
</comp>

<comp id="665" class="1005" name="add10_reg_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="32" slack="1"/>
<pin id="667" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add10 "/>
</bind>
</comp>

<comp id="672" class="1005" name="empty_26_reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="3" slack="1"/>
<pin id="674" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="empty_26 "/>
</bind>
</comp>

<comp id="677" class="1005" name="zext_ln30_reg_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="32" slack="1"/>
<pin id="679" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln30 "/>
</bind>
</comp>

<comp id="682" class="1005" name="NEURONS_MEM_addr_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="4" slack="1"/>
<pin id="684" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="NEURONS_MEM_addr "/>
</bind>
</comp>

<comp id="687" class="1005" name="trunc_ln30_reg_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="4" slack="1"/>
<pin id="689" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln30 "/>
</bind>
</comp>

<comp id="695" class="1005" name="add_ln26_2_reg_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="64" slack="1"/>
<pin id="697" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln26_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="129"><net_src comp="18" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="18" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="138"><net_src comp="56" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="4" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="56" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="2" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="151"><net_src comp="92" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="157"><net_src comp="102" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="164"><net_src comp="108" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="110" pin="0"/><net_sink comp="158" pin=3"/></net>

<net id="166"><net_src comp="124" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="172"><net_src comp="12" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="98" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="179"><net_src comp="167" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="185"><net_src comp="10" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="98" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="192"><net_src comp="180" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="198"><net_src comp="16" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="98" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="205"><net_src comp="120" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="206"><net_src comp="193" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="28" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="211"><net_src comp="208" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="219"><net_src comp="213" pin="4"/><net_sink comp="167" pin=2"/></net>

<net id="220"><net_src comp="213" pin="4"/><net_sink comp="208" pin=0"/></net>

<net id="230"><net_src comp="224" pin="4"/><net_sink comp="221" pin=0"/></net>

<net id="248"><net_src comp="104" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="249"><net_src comp="221" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="250"><net_src comp="0" pin="0"/><net_sink comp="231" pin=2"/></net>

<net id="251"><net_src comp="14" pin="0"/><net_sink comp="231" pin=12"/></net>

<net id="252"><net_src comp="10" pin="0"/><net_sink comp="231" pin=13"/></net>

<net id="253"><net_src comp="16" pin="0"/><net_sink comp="231" pin=14"/></net>

<net id="260"><net_src comp="187" pin="3"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="231" pin=6"/></net>

<net id="262"><net_src comp="257" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="266"><net_src comp="6" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="273"><net_src comp="58" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="274"><net_src comp="140" pin="2"/><net_sink comp="267" pin=1"/></net>

<net id="275"><net_src comp="60" pin="0"/><net_sink comp="267" pin=2"/></net>

<net id="276"><net_src comp="62" pin="0"/><net_sink comp="267" pin=3"/></net>

<net id="280"><net_src comp="267" pin="4"/><net_sink comp="277" pin=0"/></net>

<net id="285"><net_src comp="0" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="277" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="291"><net_src comp="64" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="296"><net_src comp="263" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="304"><net_src comp="297" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="66" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="310"><net_src comp="297" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="68" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="315"><net_src comp="297" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="321"><net_src comp="312" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="322"><net_src comp="78" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="323"><net_src comp="80" pin="0"/><net_sink comp="316" pin=2"/></net>

<net id="329"><net_src comp="312" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="330"><net_src comp="82" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="331"><net_src comp="84" pin="0"/><net_sink comp="324" pin=2"/></net>

<net id="336"><net_src comp="324" pin="3"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="254" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="342"><net_src comp="297" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="64" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="348"><net_src comp="297" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="68" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="354"><net_src comp="254" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="332" pin="2"/><net_sink comp="350" pin=1"/></net>

<net id="361"><net_src comp="86" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="362"><net_src comp="254" pin="1"/><net_sink comp="356" pin=1"/></net>

<net id="363"><net_src comp="64" pin="0"/><net_sink comp="356" pin=2"/></net>

<net id="367"><net_src comp="356" pin="3"/><net_sink comp="364" pin=0"/></net>

<net id="372"><net_src comp="364" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="88" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="377"><net_src comp="368" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="382"><net_src comp="374" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="389"><net_src comp="58" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="390"><net_src comp="378" pin="2"/><net_sink comp="383" pin=1"/></net>

<net id="391"><net_src comp="60" pin="0"/><net_sink comp="383" pin=2"/></net>

<net id="392"><net_src comp="62" pin="0"/><net_sink comp="383" pin=3"/></net>

<net id="396"><net_src comp="383" pin="4"/><net_sink comp="393" pin=0"/></net>

<net id="401"><net_src comp="0" pin="0"/><net_sink comp="397" pin=0"/></net>

<net id="402"><net_src comp="393" pin="1"/><net_sink comp="397" pin=1"/></net>

<net id="408"><net_src comp="344" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="409"><net_src comp="316" pin="3"/><net_sink comp="403" pin=1"/></net>

<net id="410"><net_src comp="90" pin="0"/><net_sink comp="403" pin=2"/></net>

<net id="415"><net_src comp="254" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="416"><net_src comp="6" pin="0"/><net_sink comp="411" pin=1"/></net>

<net id="420"><net_src comp="8" pin="0"/><net_sink comp="417" pin=0"/></net>

<net id="433"><net_src comp="430" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="439"><net_src comp="94" pin="0"/><net_sink comp="434" pin=1"/></net>

<net id="440"><net_src comp="96" pin="0"/><net_sink comp="434" pin=2"/></net>

<net id="445"><net_src comp="434" pin="3"/><net_sink comp="441" pin=0"/></net>

<net id="449"><net_src comp="213" pin="4"/><net_sink comp="446" pin=0"/></net>

<net id="454"><net_src comp="213" pin="4"/><net_sink comp="450" pin=0"/></net>

<net id="458"><net_src comp="213" pin="4"/><net_sink comp="455" pin=0"/></net>

<net id="463"><net_src comp="455" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="471"><net_src comp="464" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="472"><net_src comp="221" pin="1"/><net_sink comp="467" pin=1"/></net>

<net id="477"><net_src comp="221" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="478"><net_src comp="467" pin="2"/><net_sink comp="473" pin=1"/></net>

<net id="484"><net_src comp="100" pin="0"/><net_sink comp="479" pin=2"/></net>

<net id="490"><net_src comp="473" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="491"><net_src comp="479" pin="3"/><net_sink comp="485" pin=1"/></net>

<net id="492"><net_src comp="100" pin="0"/><net_sink comp="485" pin=2"/></net>

<net id="496"><net_src comp="493" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="500"><net_src comp="221" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="231" pin=8"/></net>

<net id="508"><net_src comp="112" pin="0"/><net_sink comp="502" pin=0"/></net>

<net id="509"><net_src comp="257" pin="1"/><net_sink comp="502" pin=1"/></net>

<net id="510"><net_src comp="114" pin="0"/><net_sink comp="502" pin=2"/></net>

<net id="511"><net_src comp="116" pin="0"/><net_sink comp="502" pin=3"/></net>

<net id="516"><net_src comp="502" pin="4"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="118" pin="0"/><net_sink comp="512" pin=1"/></net>

<net id="522"><net_src comp="208" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="523"><net_src comp="122" pin="0"/><net_sink comp="518" pin=1"/></net>

<net id="528"><net_src comp="221" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="529"><net_src comp="8" pin="0"/><net_sink comp="524" pin=1"/></net>

<net id="541"><net_src comp="126" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="543"><net_src comp="538" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="544"><net_src comp="538" pin="1"/><net_sink comp="534" pin=1"/></net>

<net id="548"><net_src comp="130" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="550"><net_src comp="545" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="551"><net_src comp="545" pin="1"/><net_sink comp="530" pin=1"/></net>

<net id="555"><net_src comp="134" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="560"><net_src comp="267" pin="4"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="231" pin=4"/></net>

<net id="565"><net_src comp="281" pin="2"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="573"><net_src comp="306" pin="2"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="578"><net_src comp="254" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="580"><net_src comp="575" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="581"><net_src comp="575" pin="1"/><net_sink comp="441" pin=1"/></net>

<net id="585"><net_src comp="312" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="590"><net_src comp="332" pin="2"/><net_sink comp="587" pin=0"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="592"><net_src comp="587" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="596"><net_src comp="338" pin="2"/><net_sink comp="593" pin=0"/></net>

<net id="597"><net_src comp="593" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="598"><net_src comp="593" pin="1"/><net_sink comp="231" pin=7"/></net>

<net id="602"><net_src comp="344" pin="2"/><net_sink comp="599" pin=0"/></net>

<net id="606"><net_src comp="350" pin="2"/><net_sink comp="603" pin=0"/></net>

<net id="610"><net_src comp="397" pin="2"/><net_sink comp="607" pin=0"/></net>

<net id="611"><net_src comp="607" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="612"><net_src comp="607" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="616"><net_src comp="403" pin="3"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="624"><net_src comp="421" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="629"><net_src comp="424" pin="1"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="231" pin=9"/></net>

<net id="634"><net_src comp="427" pin="1"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="450" pin=1"/></net>

<net id="639"><net_src comp="441" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="459" pin=1"/></net>

<net id="644"><net_src comp="446" pin="1"/><net_sink comp="641" pin=0"/></net>

<net id="645"><net_src comp="641" pin="1"/><net_sink comp="231" pin=3"/></net>

<net id="652"><net_src comp="167" pin="3"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="657"><net_src comp="459" pin="2"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="231" pin=10"/></net>

<net id="662"><net_src comp="174" pin="3"/><net_sink comp="659" pin=0"/></net>

<net id="663"><net_src comp="659" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="664"><net_src comp="659" pin="1"/><net_sink comp="479" pin=1"/></net>

<net id="668"><net_src comp="467" pin="2"/><net_sink comp="665" pin=0"/></net>

<net id="669"><net_src comp="665" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="670"><net_src comp="665" pin="1"/><net_sink comp="231" pin=5"/></net>

<net id="671"><net_src comp="665" pin="1"/><net_sink comp="231" pin=11"/></net>

<net id="675"><net_src comp="485" pin="3"/><net_sink comp="672" pin=0"/></net>

<net id="676"><net_src comp="672" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="680"><net_src comp="493" pin="1"/><net_sink comp="677" pin=0"/></net>

<net id="681"><net_src comp="677" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="685"><net_src comp="180" pin="3"/><net_sink comp="682" pin=0"/></net>

<net id="686"><net_src comp="682" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="690"><net_src comp="497" pin="1"/><net_sink comp="687" pin=0"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="231" pin=8"/></net>

<net id="698"><net_src comp="518" pin="2"/><net_sink comp="695" pin=0"/></net>

<net id="699"><net_src comp="695" pin="1"/><net_sink comp="213" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {3 19 20 21 22 23 24 }
	Port: n_i | {2 }
	Port: w_i | {20 }
	Port: NEURONS_MEM | {15 16 19 }
	Port: NEURONS_STATE | {15 16 19 }
 - Input state : 
	Port: RNI : gmem | {7 8 9 10 11 12 13 14 15 16 }
	Port: RNI : input_r | {1 }
	Port: RNI : output_r | {1 }
	Port: RNI : n_i | {1 }
	Port: RNI : w_i | {3 }
	Port: RNI : NEURONS_MEM | {13 14 17 18 }
	Port: RNI : NEURONS | {4 5 }
	Port: RNI : WEIGHTS | {15 16 }
	Port: RNI : NEURONS_STATE | {15 16 }
  - Chain level:
	State 1
		sext_ln30 : 1
		gmem_addr : 2
		store_ln24 : 1
		store_ln24 : 1
	State 2
		icmp_ln24 : 1
		add_ln24 : 1
		br_ln24 : 2
		empty : 1
		LAYERS_load_phi : 2
		LAYERS_load_phi_cast_cast : 2
		add : 3
		cmp14 : 1
		cmp57 : 1
		icmp_ln26 : 4
		br_ln26 : 5
		shl_ln : 1
		sext_ln26_3 : 2
		add_ln26 : 3
		sext_ln26_4 : 4
		add_ln26_1 : 5
		trunc_ln1 : 6
		sext_ln26_2 : 7
		gmem_addr_1 : 8
		select_ln26 : 3
		store_ln72 : 1
	State 3
		empty_25 : 1
		add_ln50 : 1
	State 4
		trunc_ln26_1 : 1
		icmp_ln26_1 : 1
		br_ln26 : 2
		NEURONS_addr : 1
		NEURONS_load : 2
		empty_28 : 1
		icmp_ln50 : 2
	State 5
	State 6
		add10 : 1
		icmp_ln30 : 2
		empty_26 : 3
	State 7
		empty_27 : 1
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
		NEURONS_MEM_load : 1
	State 14
	State 15
		call_ln26 : 1
	State 16
	State 17
	State 18
	State 19
		icmp_ln64 : 1
		br_ln64 : 2
		store_ln66 : 1
	State 20
	State 21
	State 22
	State 23
	State 24


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------|---------|---------|---------|---------|
| Operation|            Functional Unit           |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------|---------|---------|---------|---------|
|   call   | grp_RNI_Pipeline_WEIGHTS_LOOP_fu_231 |    2    |  6.5906 |   689   |   383   |
|----------|--------------------------------------|---------|---------|---------|---------|
|          |            add_ln24_fu_306           |    0    |    0    |    0    |    10   |
|          |              add_fu_332              |    0    |    0    |    0    |    39   |
|          |            add_ln26_fu_368           |    0    |    0    |    0    |    41   |
|    add   |           add_ln26_1_fu_378          |    0    |    0    |    0    |    71   |
|          |            add_ln50_fu_441           |    0    |    0    |    0    |    39   |
|          |             add10_fu_467             |    0    |    0    |    0    |    39   |
|          |           add_ln26_2_fu_518          |    0    |    0    |    0    |    71   |
|----------|--------------------------------------|---------|---------|---------|---------|
|          |           icmp_ln24_fu_300           |    0    |    0    |    0    |    10   |
|          |             cmp14_fu_338             |    0    |    0    |    0    |    10   |
|          |             cmp57_fu_344             |    0    |    0    |    0    |    10   |
|   icmp   |           icmp_ln26_fu_350           |    0    |    0    |    0    |    39   |
|          |          icmp_ln26_1_fu_450          |    0    |    0    |    0    |    71   |
|          |           icmp_ln50_fu_459           |    0    |    0    |    0    |    39   |
|          |           icmp_ln30_fu_473           |    0    |    0    |    0    |    39   |
|          |           icmp_ln64_fu_512           |    0    |    0    |    0    |    32   |
|----------|--------------------------------------|---------|---------|---------|---------|
|          |        LAYERS_load_phi_fu_316        |    0    |    0    |    0    |    4    |
|          |   LAYERS_load_phi_cast_cast_fu_324   |    0    |    0    |    0    |    5    |
|  select  |          select_ln26_fu_403          |    0    |    0    |    0    |    4    |
|          |          select_ln50_fu_434          |    0    |    0    |    0    |    5    |
|          |          select_ln30_fu_479          |    0    |    0    |    0    |    3    |
|          |            empty_26_fu_485           |    0    |    0    |    0    |    3    |
|----------|--------------------------------------|---------|---------|---------|---------|
|   read   |       output_r_read_read_fu_134      |    0    |    0    |    0    |    0    |
|          |       input_r_read_read_fu_140       |    0    |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|---------|
| writeresp|         grp_writeresp_fu_146         |    0    |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|---------|
|  readreq |          grp_readreq_fu_152          |    0    |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|---------|
|   write  |        write_ln59_write_fu_158       |    0    |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|---------|
|          |            trunc_ln_fu_267           |    0    |    0    |    0    |    0    |
|partselect|           trunc_ln1_fu_383           |    0    |    0    |    0    |    0    |
|          |              tmp_fu_502              |    0    |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|---------|
|          |           sext_ln30_fu_277           |    0    |    0    |    0    |    0    |
|          |          sext_ln26_3_fu_364          |    0    |    0    |    0    |    0    |
|   sext   |          sext_ln26_4_fu_374          |    0    |    0    |    0    |    0    |
|          |          sext_ln26_2_fu_393          |    0    |    0    |    0    |    0    |
|          |           sext_ln26_fu_421           |    0    |    0    |    0    |    0    |
|          |          sext_ln26_1_fu_427          |    0    |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|---------|
|          |             empty_fu_312             |    0    |    0    |    0    |    0    |
|          |           trunc_ln26_fu_424          |    0    |    0    |    0    |    0    |
|   trunc  |          trunc_ln26_1_fu_446         |    0    |    0    |    0    |    0    |
|          |            empty_28_fu_455           |    0    |    0    |    0    |    0    |
|          |           trunc_ln30_fu_497          |    0    |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|---------|
|bitconcatenate|             shl_ln_fu_356            |    0    |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|---------|
|          |           zext_ln26_fu_430           |    0    |    0    |    0    |    0    |
|   zext   |       NEURONS_load_cast_fu_464       |    0    |    0    |    0    |    0    |
|          |           zext_ln30_fu_493           |    0    |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|---------|
|   Total  |                                      |    2    |  6.5906 |   689   |   967   |
|----------|--------------------------------------|---------|---------|---------|---------|

Memories:
+-------------+--------+--------+--------+--------+
|             |  BRAM  |   FF   |   LUT  |  URAM  |
+-------------+--------+--------+--------+--------+
|   NEURONS   |    0   |    3   |    1   |    -   |
| NEURONS_MEM |    0   |   32   |    7   |    0   |
|NEURONS_STATE|    0   |    1   |    1   |    0   |
|   WEIGHTS   |    0   |    8   |    7   |    -   |
+-------------+--------+--------+--------+--------+
|    Total    |    0   |   44   |   16   |    0   |
+-------------+--------+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|NEURONS_MEM_addr_reg_682|    4   |
|  NEURONS_addr_reg_649  |    4   |
|  NEURONS_load_reg_659  |    3   |
|      add10_reg_665     |   32   |
|    add_ln24_reg_570    |    2   |
|   add_ln26_2_reg_695   |   64   |
|    add_ln50_reg_636    |   32   |
|       add_reg_587      |   32   |
|      cmp14_reg_593     |    1   |
|      cmp57_reg_599     |    1   |
|    empty_26_reg_672    |    3   |
|      empty_reg_582     |    1   |
|   gmem_addr_1_reg_607  |   32   |
|    gmem_addr_reg_562   |   32   |
|        i_reg_545       |    2   |
|    icmp_ln26_reg_603   |    1   |
|    icmp_ln50_reg_654   |    1   |
|       j_1_reg_208      |   64   |
|    j_load_1_reg_575    |   32   |
|        j_reg_538       |   32   |
|        k_reg_221       |   32   |
|  output_r_read_reg_552 |   64   |
|         reg_257        |   32   |
|   select_ln26_reg_613  |    4   |
|   sext_ln26_1_reg_631  |   64   |
|    sext_ln26_reg_621   |   64   |
|  trunc_ln26_1_reg_641  |    4   |
|   trunc_ln26_reg_626   |    4   |
|   trunc_ln30_reg_687   |    4   |
|    trunc_ln_reg_557    |   62   |
|    zext_ln30_reg_677   |   32   |
+------------------------+--------+
|          Total         |   741  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------------|------|------|------|--------||---------||---------|
|                 Comp                 |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------------|------|------|------|--------||---------||---------|
|         grp_writeresp_fu_146         |  p0  |   2  |   1  |    2   |
|          grp_readreq_fu_152          |  p2  |   2  |   3  |    6   ||    9    |
|           grp_access_fu_174          |  p0  |   2  |   4  |    8   ||    9    |
|           grp_access_fu_187          |  p0  |   2  |   4  |    8   ||    9    |
| grp_RNI_Pipeline_WEIGHTS_LOOP_fu_231 |  p8  |   2  |   4  |    8   ||    9    |
|--------------------------------------|------|------|------|--------||---------||---------|
|                 Total                |      |      |      |   32   ||   7.94  ||    36   |
|--------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    2   |    6   |   689  |   967  |    -   |
|   Memory  |    0   |    -   |    -   |   44   |   16   |    0   |
|Multiplexer|    -   |    -   |    7   |    -   |   36   |    -   |
|  Register |    -   |    -   |    -   |   741  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    0   |    2   |   14   |  1474  |  1019  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
