<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p364" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_364{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_364{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_364{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_364{left:189px;bottom:979px;}
#t5_364{left:534px;bottom:979px;letter-spacing:-0.15px;}
#t6_364{left:534px;bottom:958px;letter-spacing:-0.11px;}
#t7_364{left:534px;bottom:941px;letter-spacing:-0.12px;}
#t8_364{left:189px;bottom:917px;letter-spacing:-0.14px;}
#t9_364{left:534px;bottom:917px;letter-spacing:-0.12px;}
#ta_364{left:80px;bottom:892px;letter-spacing:-0.15px;}
#tb_364{left:142px;bottom:892px;letter-spacing:-0.18px;}
#tc_364{left:189px;bottom:892px;letter-spacing:-0.15px;}
#td_364{left:447px;bottom:892px;letter-spacing:-0.13px;}
#te_364{left:534px;bottom:892px;letter-spacing:-0.12px;}
#tf_364{left:534px;bottom:871px;letter-spacing:-0.11px;}
#tg_364{left:81px;bottom:846px;letter-spacing:-0.14px;}
#th_364{left:142px;bottom:846px;letter-spacing:-0.18px;}
#ti_364{left:189px;bottom:846px;letter-spacing:-0.15px;}
#tj_364{left:447px;bottom:846px;letter-spacing:-0.13px;}
#tk_364{left:534px;bottom:846px;letter-spacing:-0.11px;}
#tl_364{left:81px;bottom:822px;letter-spacing:-0.16px;}
#tm_364{left:142px;bottom:822px;letter-spacing:-0.18px;}
#tn_364{left:189px;bottom:822px;letter-spacing:-0.14px;}
#to_364{left:534px;bottom:822px;letter-spacing:-0.12px;}
#tp_364{left:534px;bottom:800px;letter-spacing:-0.11px;}
#tq_364{left:81px;bottom:776px;letter-spacing:-0.16px;}
#tr_364{left:142px;bottom:776px;letter-spacing:-0.18px;}
#ts_364{left:189px;bottom:776px;letter-spacing:-0.14px;}
#tt_364{left:534px;bottom:776px;letter-spacing:-0.12px;}
#tu_364{left:534px;bottom:755px;letter-spacing:-0.11px;}
#tv_364{left:81px;bottom:730px;letter-spacing:-0.16px;}
#tw_364{left:142px;bottom:730px;letter-spacing:-0.18px;}
#tx_364{left:189px;bottom:730px;letter-spacing:-0.16px;}
#ty_364{left:447px;bottom:730px;letter-spacing:-0.15px;}
#tz_364{left:534px;bottom:730px;letter-spacing:-0.14px;}
#t10_364{left:189px;bottom:706px;letter-spacing:-0.15px;}
#t11_364{left:534px;bottom:706px;letter-spacing:-0.16px;}
#t12_364{left:534px;bottom:684px;letter-spacing:-0.12px;}
#t13_364{left:534px;bottom:668px;letter-spacing:-0.12px;}
#t14_364{left:81px;bottom:643px;letter-spacing:-0.17px;}
#t15_364{left:142px;bottom:643px;letter-spacing:-0.17px;}
#t16_364{left:188px;bottom:643px;letter-spacing:-0.15px;}
#t17_364{left:534px;bottom:643px;letter-spacing:-0.14px;}
#t18_364{left:189px;bottom:619px;letter-spacing:-0.15px;}
#t19_364{left:447px;bottom:619px;letter-spacing:-0.15px;}
#t1a_364{left:534px;bottom:619px;letter-spacing:-0.15px;}
#t1b_364{left:534px;bottom:597px;letter-spacing:-0.11px;}
#t1c_364{left:189px;bottom:573px;letter-spacing:-0.14px;}
#t1d_364{left:447px;bottom:573px;letter-spacing:-0.15px;}
#t1e_364{left:534px;bottom:573px;letter-spacing:-0.15px;}
#t1f_364{left:534px;bottom:551px;letter-spacing:-0.12px;}
#t1g_364{left:189px;bottom:527px;letter-spacing:-0.15px;}
#t1h_364{left:534px;bottom:527px;letter-spacing:-0.11px;}
#t1i_364{left:189px;bottom:503px;letter-spacing:-0.15px;}
#t1j_364{left:447px;bottom:503px;letter-spacing:-0.13px;}
#t1k_364{left:534px;bottom:503px;letter-spacing:-0.16px;}
#t1l_364{left:534px;bottom:481px;letter-spacing:-0.11px;}
#t1m_364{left:534px;bottom:464px;letter-spacing:-0.14px;}
#t1n_364{left:534px;bottom:443px;letter-spacing:-0.12px;}
#t1o_364{left:534px;bottom:422px;letter-spacing:-0.11px;word-spacing:-0.51px;}
#t1p_364{left:534px;bottom:405px;letter-spacing:-0.1px;}
#t1q_364{left:534px;bottom:383px;letter-spacing:-0.12px;}
#t1r_364{left:534px;bottom:362px;letter-spacing:-0.12px;}
#t1s_364{left:534px;bottom:345px;letter-spacing:-0.12px;}
#t1t_364{left:534px;bottom:328px;letter-spacing:-0.12px;}
#t1u_364{left:534px;bottom:312px;letter-spacing:-0.12px;}
#t1v_364{left:534px;bottom:295px;letter-spacing:-0.12px;}
#t1w_364{left:534px;bottom:273px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1x_364{left:534px;bottom:252px;letter-spacing:-0.11px;}
#t1y_364{left:534px;bottom:231px;letter-spacing:-0.12px;}
#t1z_364{left:534px;bottom:214px;letter-spacing:-0.11px;}
#t20_364{left:189px;bottom:189px;letter-spacing:-0.15px;}
#t21_364{left:534px;bottom:189px;letter-spacing:-0.1px;}
#t22_364{left:113px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t23_364{left:199px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t24_364{left:221px;bottom:1068px;letter-spacing:0.13px;word-spacing:0.01px;}
#t25_364{left:100px;bottom:1045px;letter-spacing:-0.12px;}
#t26_364{left:101px;bottom:1028px;letter-spacing:-0.12px;}
#t27_364{left:231px;bottom:1028px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t28_364{left:466px;bottom:1028px;letter-spacing:-0.13px;}
#t29_364{left:644px;bottom:1028px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t2a_364{left:87px;bottom:1004px;letter-spacing:-0.18px;}
#t2b_364{left:143px;bottom:1004px;letter-spacing:-0.14px;}

.s1_364{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_364{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_364{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s4_364{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s5_364{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts364" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg364Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg364" style="-webkit-user-select: none;"><object width="935" height="1210" data="364/364.svg" type="image/svg+xml" id="pdf364" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_364" class="t s1_364">2-348 </span><span id="t2_364" class="t s1_364">Vol. 4 </span>
<span id="t3_364" class="t s2_364">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_364" class="t s3_364">5 </span><span id="t5_364" class="t s3_364">AMP_PREFETCH_DISABLE </span>
<span id="t6_364" class="t s3_364">If 1, disables the L2 Adaptive Multipath Probability </span>
<span id="t7_364" class="t s3_364">(AMP) prefetcher. </span>
<span id="t8_364" class="t s3_364">63:6 </span><span id="t9_364" class="t s3_364">Reserved. </span>
<span id="ta_364" class="t s3_364">1ADH </span><span id="tb_364" class="t s3_364">429 </span><span id="tc_364" class="t s3_364">MSR_PRIMARY_TURBO_RATIO_LIMIT </span><span id="td_364" class="t s3_364">Package </span><span id="te_364" class="t s3_364">Primary Maximum Turbo Ratio Limit (R/W) </span>
<span id="tf_364" class="t s3_364">See Table 2-46. </span>
<span id="tg_364" class="t s3_364">1AEH </span><span id="th_364" class="t s3_364">430 </span><span id="ti_364" class="t s3_364">MSR_TURBO_RATIO_LIMIT_CORES </span><span id="tj_364" class="t s3_364">Package </span><span id="tk_364" class="t s3_364">See Table 2-50. </span>
<span id="tl_364" class="t s3_364">1C4H </span><span id="tm_364" class="t s3_364">452 </span><span id="tn_364" class="t s3_364">IA32_XFD </span><span id="to_364" class="t s3_364">Extended Feature Detect (R/W) </span>
<span id="tp_364" class="t s3_364">See Table 2-2. </span>
<span id="tq_364" class="t s3_364">1C5H </span><span id="tr_364" class="t s3_364">453 </span><span id="ts_364" class="t s3_364">IA32_XFD_ERR </span><span id="tt_364" class="t s3_364">XFD Error Code (R/W) </span>
<span id="tu_364" class="t s3_364">See Table 2-2. </span>
<span id="tv_364" class="t s3_364">2C2H </span><span id="tw_364" class="t s3_364">706 </span><span id="tx_364" class="t s3_364">MSR_COPY_SCAN_HASHES </span><span id="ty_364" class="t s3_364">Die </span><span id="tz_364" class="t s3_364">COPY_SCAN_HASHES (W) </span>
<span id="t10_364" class="t s3_364">63:0 </span><span id="t11_364" class="t s3_364">SCAN_HASH_ADDR </span>
<span id="t12_364" class="t s3_364">Contains the linear address of the SCAN Test HASH </span>
<span id="t13_364" class="t s3_364">Binary loaded into memory. </span>
<span id="t14_364" class="t s3_364">2C3H </span><span id="t15_364" class="t s3_364">707 </span><span id="t16_364" class="t s3_364">MSR_SCAN_HASHES_STATUS </span><span id="t17_364" class="t s3_364">SCAN_HASHES_STATUS (R/O) </span>
<span id="t18_364" class="t s3_364">15:0 </span><span id="t19_364" class="t s3_364">Die </span><span id="t1a_364" class="t s3_364">CHUNK_SIZE </span>
<span id="t1b_364" class="t s3_364">Chunk size of the test in KB. </span>
<span id="t1c_364" class="t s3_364">23:16 </span><span id="t1d_364" class="t s3_364">Die </span><span id="t1e_364" class="t s3_364">NUM_CHUNKS </span>
<span id="t1f_364" class="t s3_364">Total number of chunks. </span>
<span id="t1g_364" class="t s3_364">31:24 </span><span id="t1h_364" class="t s3_364">Reserved: all zeros. </span>
<span id="t1i_364" class="t s3_364">39:32 </span><span id="t1j_364" class="t s3_364">Thread </span><span id="t1k_364" class="t s3_364">ERROR_CODE </span>
<span id="t1l_364" class="t s3_364">The error-code refers to the LP that runs </span>
<span id="t1m_364" class="t s3_364">WRMSR(2C2H). </span>
<span id="t1n_364" class="t s3_364">0x0: No error reported. </span>
<span id="t1o_364" class="t s3_364">0x1: Attempt to copy scan-hashes when copy already </span>
<span id="t1p_364" class="t s3_364">in progress. </span>
<span id="t1q_364" class="t s3_364">0x2: Secure Memory not set up correctly. </span>
<span id="t1r_364" class="t s3_364">0x3: Scan-image header Image_info.ProgramID </span>
<span id="t1s_364" class="t s3_364">doesn't match RDMSR(2D9H)[31:24], or scan-image </span>
<span id="t1t_364" class="t s3_364">header Processor-Signature doesn't match F/M/S, or </span>
<span id="t1u_364" class="t s3_364">scan-image header Processor-Flags doesn't match </span>
<span id="t1v_364" class="t s3_364">PlatformID. </span>
<span id="t1w_364" class="t s3_364">0x4: Reserved </span>
<span id="t1x_364" class="t s3_364">0x5: Integrity check failed. </span>
<span id="t1y_364" class="t s3_364">0x6: Re-install of scan test image attempted when </span>
<span id="t1z_364" class="t s3_364">current scan test image is in use by other LPs. </span>
<span id="t20_364" class="t s3_364">50:40 </span><span id="t21_364" class="t s3_364">Reserved: set to all zeros. </span>
<span id="t22_364" class="t s4_364">Table 2-52. </span><span id="t23_364" class="t s4_364">Additional MSRs Supported by the 4th Generation Intel® Xeon® Scalable Processor Family </span>
<span id="t24_364" class="t s4_364">with a CPUID Signature DisplayFamily_DisplayModel Value of 06_8FH </span>
<span id="t25_364" class="t s5_364">Register </span>
<span id="t26_364" class="t s5_364">Address </span><span id="t27_364" class="t s5_364">Register Name / Bit Fields </span><span id="t28_364" class="t s5_364">Scope </span><span id="t29_364" class="t s5_364">Bit Description </span>
<span id="t2a_364" class="t s5_364">Hex </span><span id="t2b_364" class="t s5_364">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
