{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1427889587908 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1427889587908 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 01 19:59:47 2015 " "Processing started: Wed Apr 01 19:59:47 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1427889587908 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1427889587908 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA_EP2C -c FPGA_EP2C " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA_EP2C -c FPGA_EP2C" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1427889587908 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1427889588258 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FPGA2MCU.v(45) " "Verilog HDL warning at FPGA2MCU.v(45): extended using \"x\" or \"z\"" {  } { { "FPGA2MCU.v" "" { Text "D:/study/fpga/quartusIIproject/FPGA2MCU/FPGA2MCU.v" 45 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1427889588308 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FPGA2MCU.v(69) " "Verilog HDL warning at FPGA2MCU.v(69): extended using \"x\" or \"z\"" {  } { { "FPGA2MCU.v" "" { Text "D:/study/fpga/quartusIIproject/FPGA2MCU/FPGA2MCU.v" 69 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1427889588308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga2mcu.v 4 4 " "Found 4 design units, including 4 entities, in source file fpga2mcu.v" { { "Info" "ISGN_ENTITY_NAME" "1 SAVE_ADDR " "Found entity 1: SAVE_ADDR" {  } { { "FPGA2MCU.v" "" { Text "D:/study/fpga/quartusIIproject/FPGA2MCU/FPGA2MCU.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427889588308 ""} { "Info" "ISGN_ENTITY_NAME" "2 SELECT_ADDR " "Found entity 2: SELECT_ADDR" {  } { { "FPGA2MCU.v" "" { Text "D:/study/fpga/quartusIIproject/FPGA2MCU/FPGA2MCU.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427889588308 ""} { "Info" "ISGN_ENTITY_NAME" "3 BUFF_SEND_DATA " "Found entity 3: BUFF_SEND_DATA" {  } { { "FPGA2MCU.v" "" { Text "D:/study/fpga/quartusIIproject/FPGA2MCU/FPGA2MCU.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427889588308 ""} { "Info" "ISGN_ENTITY_NAME" "4 BUFF " "Found entity 4: BUFF" {  } { { "FPGA2MCU.v" "" { Text "D:/study/fpga/quartusIIproject/FPGA2MCU/FPGA2MCU.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427889588308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427889588308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_ep2c.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fpga_ep2c.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FPGA_EP2C " "Found entity 1: FPGA_EP2C" {  } { { "FPGA_EP2C.bdf" "" { Schematic "D:/study/fpga/quartusIIproject/FPGA2MCU/FPGA_EP2C.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427889588308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427889588308 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "FPGA2AR9331.v " "Can't analyze file -- file FPGA2AR9331.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1427889588308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_2port.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_2port.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_2PORT " "Found entity 1: RAM_2PORT" {  } { { "RAM_2PORT.v" "" { Text "D:/study/fpga/quartusIIproject/FPGA2MCU/RAM_2PORT.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427889588318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427889588318 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGA_EP2C " "Elaborating entity \"FPGA_EP2C\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1427889588348 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "INT0 " "Pin \"INT0\" is missing source" {  } { { "FPGA_EP2C.bdf" "" { Schematic "D:/study/fpga/quartusIIproject/FPGA2MCU/FPGA_EP2C.bdf" { { 440 744 920 456 "INT0" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1427889588358 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "INT4 " "Pin \"INT4\" is missing source" {  } { { "FPGA_EP2C.bdf" "" { Schematic "D:/study/fpga/quartusIIproject/FPGA2MCU/FPGA_EP2C.bdf" { { 464 744 920 480 "INT4" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1427889588358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SAVE_ADDR SAVE_ADDR:inst " "Elaborating entity \"SAVE_ADDR\" for hierarchy \"SAVE_ADDR:inst\"" {  } { { "FPGA_EP2C.bdf" "inst" { Schematic "D:/study/fpga/quartusIIproject/FPGA2MCU/FPGA_EP2C.bdf" { { 128 320 528 272 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427889588368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_2PORT RAM_2PORT:inst4 " "Elaborating entity \"RAM_2PORT\" for hierarchy \"RAM_2PORT:inst4\"" {  } { { "FPGA_EP2C.bdf" "inst4" { Schematic "D:/study/fpga/quartusIIproject/FPGA2MCU/FPGA_EP2C.bdf" { { 488 168 424 656 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427889588368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM_2PORT:inst4\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM_2PORT:inst4\|altsyncram:altsyncram_component\"" {  } { { "RAM_2PORT.v" "altsyncram_component" { Text "D:/study/fpga/quartusIIproject/FPGA2MCU/RAM_2PORT.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427889588438 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM_2PORT:inst4\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM_2PORT:inst4\|altsyncram:altsyncram_component\"" {  } { { "RAM_2PORT.v" "" { Text "D:/study/fpga/quartusIIproject/FPGA2MCU/RAM_2PORT.v" 93 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427889588448 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM_2PORT:inst4\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM_2PORT:inst4\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427889588448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427889588448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427889588448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427889588448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427889588448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427889588448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427889588448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427889588448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427889588448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427889588448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427889588448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427889588448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427889588448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427889588448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427889588448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427889588448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427889588448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427889588448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427889588448 ""}  } { { "RAM_2PORT.v" "" { Text "D:/study/fpga/quartusIIproject/FPGA2MCU/RAM_2PORT.v" 93 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1427889588448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l6n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l6n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l6n1 " "Found entity 1: altsyncram_l6n1" {  } { { "db/altsyncram_l6n1.tdf" "" { Text "D:/study/fpga/quartusIIproject/FPGA2MCU/db/altsyncram_l6n1.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427889588538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427889588538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_l6n1 RAM_2PORT:inst4\|altsyncram:altsyncram_component\|altsyncram_l6n1:auto_generated " "Elaborating entity \"altsyncram_l6n1\" for hierarchy \"RAM_2PORT:inst4\|altsyncram:altsyncram_component\|altsyncram_l6n1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "s:/tools/dianzi sheji/quartus14/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427889588538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9us1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9us1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9us1 " "Found entity 1: altsyncram_9us1" {  } { { "db/altsyncram_9us1.tdf" "" { Text "D:/study/fpga/quartusIIproject/FPGA2MCU/db/altsyncram_9us1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427889588628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427889588628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9us1 RAM_2PORT:inst4\|altsyncram:altsyncram_component\|altsyncram_l6n1:auto_generated\|altsyncram_9us1:altsyncram1 " "Elaborating entity \"altsyncram_9us1\" for hierarchy \"RAM_2PORT:inst4\|altsyncram:altsyncram_component\|altsyncram_l6n1:auto_generated\|altsyncram_9us1:altsyncram1\"" {  } { { "db/altsyncram_l6n1.tdf" "altsyncram1" { Text "D:/study/fpga/quartusIIproject/FPGA2MCU/db/altsyncram_l6n1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427889588628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SELECT_ADDR SELECT_ADDR:inst5 " "Elaborating entity \"SELECT_ADDR\" for hierarchy \"SELECT_ADDR:inst5\"" {  } { { "FPGA_EP2C.bdf" "inst5" { Schematic "D:/study/fpga/quartusIIproject/FPGA2MCU/FPGA_EP2C.bdf" { { 80 600 792 160 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427889588648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUFF_SEND_DATA BUFF_SEND_DATA:inst6 " "Elaborating entity \"BUFF_SEND_DATA\" for hierarchy \"BUFF_SEND_DATA:inst6\"" {  } { { "FPGA_EP2C.bdf" "inst6" { Schematic "D:/study/fpga/quartusIIproject/FPGA2MCU/FPGA_EP2C.bdf" { { 328 528 776 440 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427889588648 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "DATA_OUT FPGA2MCU.v(39) " "Verilog HDL Always Construct warning at FPGA2MCU.v(39): inferring latch(es) for variable \"DATA_OUT\", which holds its previous value in one or more paths through the always construct" {  } { { "FPGA2MCU.v" "" { Text "D:/study/fpga/quartusIIproject/FPGA2MCU/FPGA2MCU.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1427889588648 "|FPGA_EP2C|BUFF_SEND_DATA:inst6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FINISH FPGA2MCU.v(39) " "Verilog HDL Always Construct warning at FPGA2MCU.v(39): inferring latch(es) for variable \"FINISH\", which holds its previous value in one or more paths through the always construct" {  } { { "FPGA2MCU.v" "" { Text "D:/study/fpga/quartusIIproject/FPGA2MCU/FPGA2MCU.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1427889588648 "|FPGA_EP2C|BUFF_SEND_DATA:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FINISH FPGA2MCU.v(39) " "Inferred latch for \"FINISH\" at FPGA2MCU.v(39)" {  } { { "FPGA2MCU.v" "" { Text "D:/study/fpga/quartusIIproject/FPGA2MCU/FPGA2MCU.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427889588648 "|FPGA_EP2C|BUFF_SEND_DATA:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[0\] FPGA2MCU.v(39) " "Inferred latch for \"DATA_OUT\[0\]\" at FPGA2MCU.v(39)" {  } { { "FPGA2MCU.v" "" { Text "D:/study/fpga/quartusIIproject/FPGA2MCU/FPGA2MCU.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427889588648 "|FPGA_EP2C|BUFF_SEND_DATA:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[1\] FPGA2MCU.v(39) " "Inferred latch for \"DATA_OUT\[1\]\" at FPGA2MCU.v(39)" {  } { { "FPGA2MCU.v" "" { Text "D:/study/fpga/quartusIIproject/FPGA2MCU/FPGA2MCU.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427889588648 "|FPGA_EP2C|BUFF_SEND_DATA:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[2\] FPGA2MCU.v(39) " "Inferred latch for \"DATA_OUT\[2\]\" at FPGA2MCU.v(39)" {  } { { "FPGA2MCU.v" "" { Text "D:/study/fpga/quartusIIproject/FPGA2MCU/FPGA2MCU.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427889588648 "|FPGA_EP2C|BUFF_SEND_DATA:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[3\] FPGA2MCU.v(39) " "Inferred latch for \"DATA_OUT\[3\]\" at FPGA2MCU.v(39)" {  } { { "FPGA2MCU.v" "" { Text "D:/study/fpga/quartusIIproject/FPGA2MCU/FPGA2MCU.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427889588648 "|FPGA_EP2C|BUFF_SEND_DATA:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[4\] FPGA2MCU.v(39) " "Inferred latch for \"DATA_OUT\[4\]\" at FPGA2MCU.v(39)" {  } { { "FPGA2MCU.v" "" { Text "D:/study/fpga/quartusIIproject/FPGA2MCU/FPGA2MCU.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427889588648 "|FPGA_EP2C|BUFF_SEND_DATA:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[5\] FPGA2MCU.v(39) " "Inferred latch for \"DATA_OUT\[5\]\" at FPGA2MCU.v(39)" {  } { { "FPGA2MCU.v" "" { Text "D:/study/fpga/quartusIIproject/FPGA2MCU/FPGA2MCU.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427889588648 "|FPGA_EP2C|BUFF_SEND_DATA:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[6\] FPGA2MCU.v(39) " "Inferred latch for \"DATA_OUT\[6\]\" at FPGA2MCU.v(39)" {  } { { "FPGA2MCU.v" "" { Text "D:/study/fpga/quartusIIproject/FPGA2MCU/FPGA2MCU.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427889588648 "|FPGA_EP2C|BUFF_SEND_DATA:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[7\] FPGA2MCU.v(39) " "Inferred latch for \"DATA_OUT\[7\]\" at FPGA2MCU.v(39)" {  } { { "FPGA2MCU.v" "" { Text "D:/study/fpga/quartusIIproject/FPGA2MCU/FPGA2MCU.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427889588648 "|FPGA_EP2C|BUFF_SEND_DATA:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[8\] FPGA2MCU.v(39) " "Inferred latch for \"DATA_OUT\[8\]\" at FPGA2MCU.v(39)" {  } { { "FPGA2MCU.v" "" { Text "D:/study/fpga/quartusIIproject/FPGA2MCU/FPGA2MCU.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427889588648 "|FPGA_EP2C|BUFF_SEND_DATA:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[9\] FPGA2MCU.v(39) " "Inferred latch for \"DATA_OUT\[9\]\" at FPGA2MCU.v(39)" {  } { { "FPGA2MCU.v" "" { Text "D:/study/fpga/quartusIIproject/FPGA2MCU/FPGA2MCU.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427889588648 "|FPGA_EP2C|BUFF_SEND_DATA:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[10\] FPGA2MCU.v(39) " "Inferred latch for \"DATA_OUT\[10\]\" at FPGA2MCU.v(39)" {  } { { "FPGA2MCU.v" "" { Text "D:/study/fpga/quartusIIproject/FPGA2MCU/FPGA2MCU.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427889588648 "|FPGA_EP2C|BUFF_SEND_DATA:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[11\] FPGA2MCU.v(39) " "Inferred latch for \"DATA_OUT\[11\]\" at FPGA2MCU.v(39)" {  } { { "FPGA2MCU.v" "" { Text "D:/study/fpga/quartusIIproject/FPGA2MCU/FPGA2MCU.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427889588648 "|FPGA_EP2C|BUFF_SEND_DATA:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[12\] FPGA2MCU.v(39) " "Inferred latch for \"DATA_OUT\[12\]\" at FPGA2MCU.v(39)" {  } { { "FPGA2MCU.v" "" { Text "D:/study/fpga/quartusIIproject/FPGA2MCU/FPGA2MCU.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427889588648 "|FPGA_EP2C|BUFF_SEND_DATA:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[13\] FPGA2MCU.v(39) " "Inferred latch for \"DATA_OUT\[13\]\" at FPGA2MCU.v(39)" {  } { { "FPGA2MCU.v" "" { Text "D:/study/fpga/quartusIIproject/FPGA2MCU/FPGA2MCU.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427889588648 "|FPGA_EP2C|BUFF_SEND_DATA:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[14\] FPGA2MCU.v(39) " "Inferred latch for \"DATA_OUT\[14\]\" at FPGA2MCU.v(39)" {  } { { "FPGA2MCU.v" "" { Text "D:/study/fpga/quartusIIproject/FPGA2MCU/FPGA2MCU.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427889588648 "|FPGA_EP2C|BUFF_SEND_DATA:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[15\] FPGA2MCU.v(39) " "Inferred latch for \"DATA_OUT\[15\]\" at FPGA2MCU.v(39)" {  } { { "FPGA2MCU.v" "" { Text "D:/study/fpga/quartusIIproject/FPGA2MCU/FPGA2MCU.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427889588648 "|FPGA_EP2C|BUFF_SEND_DATA:inst6"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "INT0 GND " "Pin \"INT0\" is stuck at GND" {  } { { "FPGA_EP2C.bdf" "" { Schematic "D:/study/fpga/quartusIIproject/FPGA2MCU/FPGA_EP2C.bdf" { { 440 744 920 456 "INT0" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1427889589078 "|FPGA_EP2C|INT0"} { "Warning" "WMLS_MLS_STUCK_PIN" "INT4 GND " "Pin \"INT4\" is stuck at GND" {  } { { "FPGA_EP2C.bdf" "" { Schematic "D:/study/fpga/quartusIIproject/FPGA2MCU/FPGA_EP2C.bdf" { { 464 744 920 480 "INT4" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1427889589078 "|FPGA_EP2C|INT4"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1427889589078 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/study/fpga/quartusIIproject/FPGA2MCU/output_files/FPGA_EP2C.map.smsg " "Generated suppressed messages file D:/study/fpga/quartusIIproject/FPGA2MCU/output_files/FPGA_EP2C.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1427889589168 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1427889589268 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427889589268 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "57 " "Implemented 57 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1427889589298 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1427889589298 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1427889589298 ""} { "Info" "ICUT_CUT_TM_LCELLS" "22 " "Implemented 22 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1427889589298 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1427889589298 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1427889589298 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "478 " "Peak virtual memory: 478 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1427889589318 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 01 19:59:49 2015 " "Processing ended: Wed Apr 01 19:59:49 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1427889589318 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1427889589318 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1427889589318 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1427889589318 ""}
