##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for HOST_CLK(0)_PAD
		4.2::Critical Path Report for SPIM_EE_IntClock
		4.3::Critical Path Report for SPIS_HOST_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (SPIS_HOST_IntClock:R vs. SPIS_HOST_IntClock:R)
		5.2::Critical Path Report for (SPIM_EE_IntClock:R vs. SPIM_EE_IntClock:R)
		5.3::Critical Path Report for (HOST_CLK(0)_PAD:R vs. HOST_CLK(0)_PAD:F)
		5.4::Critical Path Report for (HOST_CLK(0)_PAD:F vs. HOST_CLK(0)_PAD:F)
		5.5::Critical Path Report for (HOST_CLK(0)_PAD:F vs. HOST_CLK(0)_PAD:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 9
Clock: CyHFClk             | N/A                   | Target: 48.00 MHz   | 
Clock: CyILO               | N/A                   | Target: 0.03 MHz    | 
Clock: CyIMO               | N/A                   | Target: 48.00 MHz   | 
Clock: CyLFClk             | N/A                   | Target: 0.03 MHz    | 
Clock: CyRouted1           | N/A                   | Target: 48.00 MHz   | 
Clock: CySysClk            | N/A                   | Target: 48.00 MHz   | 
Clock: HOST_CLK(0)_PAD     | Frequency: 30.58 MHz  | Target: 100.00 MHz  | 
Clock: SPIM_EE_IntClock    | Frequency: 60.62 MHz  | Target: 2.00 MHz    | 
Clock: SPIS_HOST_IntClock  | Frequency: 60.72 MHz  | Target: 2.00 MHz    | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock        Capture Clock       Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------------  ------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
HOST_CLK(0)_PAD     HOST_CLK(0)_PAD     N/A              N/A         5000             -11349      10000            -6416       5000             -8246       
SPIM_EE_IntClock    SPIM_EE_IntClock    500000           483504      N/A              N/A         N/A              N/A         N/A              N/A         
SPIS_HOST_IntClock  SPIS_HOST_IntClock  500000           483531      N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name         Setup to Clk  Clock Name:Phase    
----------------  ------------  ------------------  
EE_MISO(0)_PAD    22788         SPIM_EE_IntClock:R  
HOST_MOSI(0)_PAD  9688          HOST_CLK(0)_PAD:F   
HOST_MOSI(0)_PAD  3923          HOST_CLK(0)_PAD:R   
HOST_SS(0)_PAD    12129         HOST_CLK(0)_PAD:F   


                       3.2::Clock to Out
                       -----------------

Port Name         Clock to Out  Clock Name:Phase    
----------------  ------------  ------------------  
EE_CLK(0)_PAD     39805         HOST_CLK(0)_PAD:R   
EE_CLK(0)_PAD     39805         HOST_CLK(0)_PAD:F   
EE_CLK(0)_PAD     28634         SPIM_EE_IntClock:R  
EE_CLK(0)_PAD     28122         CyHFClk:R           
EE_HOLD(0)_PAD    32099         CyHFClk:R           
EE_MOSI(0)_PAD    28395         SPIM_EE_IntClock:R  
EE_MOSI(0)_PAD    28275         CyHFClk:R           
EE_SS(0)_PAD      27992         CyHFClk:R           
EE_SS(0)_PAD      27729         SPIM_EE_IntClock:R  
EE_WP(0)_PAD      27882         CyHFClk:R           
HOST_MISO(0)_PAD  57684         HOST_CLK(0)_PAD:F   
HOST_MISO(0)_PAD  30642         CyHFClk:R           


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  
HOST_HOLD(0)_PAD    EE_HOLD(0)_PAD           38789  
HOST_MOSI(0)_PAD    EE_MOSI(0)_PAD           41399  
HOST_SS(0)_PAD      EE_SS(0)_PAD             41768  
HOST_WP(0)_PAD      EE_WP(0)_PAD             38876  
HOST_SS(0)_PAD      HOST_MISO(0)_PAD         39873  
EE_MISO(0)_PAD      HOST_MISO(0)_PAD         38524  

 =====================================================================
                    End of Datasheet Report
 #####################################################################
 #####################################################################
                    4::Path Details for Clock Frequency Summary
 =====================================================================
4.1::Critical Path Report for HOST_CLK(0)_PAD
*********************************************
Clock: HOST_CLK(0)_PAD
Frequency: 30.58 MHz | Target: 100.00 MHz

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin     : \SPIS_HOST:BSPIS:mosi_tmp\/q
Path End       : \SPIS_HOST:BSPIS:sR8:Dp:u0\/route_si
Capture Clock  : \SPIS_HOST:BSPIS:sR8:Dp:u0\/clock
Path slack     : -11349p

Capture Clock Arrival Time                                      5000
+ Clock path delay                                             16895
+ Cycle adjust (HOST_CLK(0)_PAD:R#1 vs. HOST_CLK(0)_PAD:F#1)       0
- Setup time                                                   -3650
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 18245

Launch Clock Arrival Time                       0
+ Clock path delay                      19166
+ Data path delay                       10428
-------------------------------------   ----- 
End-of-path arrival time (ps)           29594
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
HOST_CLK(0)_PAD                                      PSoC4200L        0      0  RISE       1
HOST_CLK(0)/pad_in                                   iocell8          0      0  RISE       1
HOST_CLK(0)/fb                                       iocell8      10347  10347  RISE       1
\SPIS_HOST:BSPIS:mosi_tmp\/clock_0                   macrocell30   8819  19166  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIS_HOST:BSPIS:mosi_tmp\/q          macrocell30     1250  20416  -11349  RISE       1
\SPIS_HOST:BSPIS:mosi_to_dp\/main_4   macrocell12     2918  23334  -11349  RISE       1
\SPIS_HOST:BSPIS:mosi_to_dp\/q        macrocell12     3350  26684  -11349  RISE       1
\SPIS_HOST:BSPIS:sR8:Dp:u0\/route_si  datapathcell2   2910  29594  -11349  RISE       1

Capture Clock Path
pin name                                             model name     delay     AT  edge  Fanout
---------------------------------------------------  -------------  -----  -----  ----  ------
HOST_CLK(0)_PAD                                      PSoC4200L          0   5000  FALL       1
HOST_CLK(0)/pad_in                                   iocell8            0   5000  FALL       1
HOST_CLK(0)/fb                                       iocell8         8076  13076  FALL       1
\SPIS_HOST:BSPIS:sR8:Dp:u0\/clock                    datapathcell2   8819  21895  FALL       1


===================================================================== 
4.2::Critical Path Report for SPIM_EE_IntClock
**********************************************
Clock: SPIM_EE_IntClock
Frequency: 60.62 MHz | Target: 2.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EE:BSPIM:state_2\/q
Path End       : \SPIM_EE:BSPIM:TxStsReg\/status_0
Capture Clock  : \SPIM_EE:BSPIM:TxStsReg\/clock
Path slack     : 483504p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPIM_EE_IntClock:R#1 vs. SPIM_EE_IntClock:R#2)   500000
- Setup time                                                      -1570
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   498430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14926
-------------------------------------   ----- 
End-of-path arrival time (ps)           14926
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM_EE:BSPIM:state_2\/clock_0                           macrocell20                0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_EE:BSPIM:state_2\/q           macrocell20    1250   1250  483504  RISE       1
\SPIM_EE:BSPIM:tx_status_0\/main_0  macrocell2     4901   6151  483504  RISE       1
\SPIM_EE:BSPIM:tx_status_0\/q       macrocell2     3350   9501  483504  RISE       1
\SPIM_EE:BSPIM:TxStsReg\/status_0   statusicell1   5425  14926  483504  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM_EE:BSPIM:TxStsReg\/clock                            statusicell1               0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for SPIS_HOST_IntClock
************************************************
Clock: SPIS_HOST_IntClock
Frequency: 60.72 MHz | Target: 2.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS_HOST:BSPIS:sync_3\/out
Path End       : \SPIS_HOST:BSPIS:RxStsReg\/status_5
Capture Clock  : \SPIS_HOST:BSPIS:RxStsReg\/clock
Path slack     : 483531p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SPIS_HOST_IntClock:R#1 vs. SPIS_HOST_IntClock:R#2)   500000
- Setup time                                                          -1570
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       498430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14899
-------------------------------------   ----- 
End-of-path arrival time (ps)           14899
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIS_HOST:BSPIS:sync_3\/clock                            synccell                   0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\SPIS_HOST:BSPIS:sync_3\/out             synccell       1480   1480  483531  RISE       1
\SPIS_HOST:BSPIS:rx_buf_overrun\/main_0  macrocell8     4501   5981  483531  RISE       1
\SPIS_HOST:BSPIS:rx_buf_overrun\/q       macrocell8     3350   9331  483531  RISE       1
\SPIS_HOST:BSPIS:RxStsReg\/status_5      statusicell4   5569  14899  483531  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIS_HOST:BSPIS:RxStsReg\/clock                          statusicell4               0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (SPIS_HOST_IntClock:R vs. SPIS_HOST_IntClock:R)
*****************************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS_HOST:BSPIS:sync_3\/out
Path End       : \SPIS_HOST:BSPIS:RxStsReg\/status_5
Capture Clock  : \SPIS_HOST:BSPIS:RxStsReg\/clock
Path slack     : 483531p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SPIS_HOST_IntClock:R#1 vs. SPIS_HOST_IntClock:R#2)   500000
- Setup time                                                          -1570
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       498430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14899
-------------------------------------   ----- 
End-of-path arrival time (ps)           14899
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIS_HOST:BSPIS:sync_3\/clock                            synccell                   0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\SPIS_HOST:BSPIS:sync_3\/out             synccell       1480   1480  483531  RISE       1
\SPIS_HOST:BSPIS:rx_buf_overrun\/main_0  macrocell8     4501   5981  483531  RISE       1
\SPIS_HOST:BSPIS:rx_buf_overrun\/q       macrocell8     3350   9331  483531  RISE       1
\SPIS_HOST:BSPIS:RxStsReg\/status_5      statusicell4   5569  14899  483531  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIS_HOST:BSPIS:RxStsReg\/clock                          statusicell4               0      0  RISE       1


5.2::Critical Path Report for (SPIM_EE_IntClock:R vs. SPIM_EE_IntClock:R)
*************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EE:BSPIM:state_2\/q
Path End       : \SPIM_EE:BSPIM:TxStsReg\/status_0
Capture Clock  : \SPIM_EE:BSPIM:TxStsReg\/clock
Path slack     : 483504p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPIM_EE_IntClock:R#1 vs. SPIM_EE_IntClock:R#2)   500000
- Setup time                                                      -1570
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   498430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14926
-------------------------------------   ----- 
End-of-path arrival time (ps)           14926
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM_EE:BSPIM:state_2\/clock_0                           macrocell20                0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_EE:BSPIM:state_2\/q           macrocell20    1250   1250  483504  RISE       1
\SPIM_EE:BSPIM:tx_status_0\/main_0  macrocell2     4901   6151  483504  RISE       1
\SPIM_EE:BSPIM:tx_status_0\/q       macrocell2     3350   9501  483504  RISE       1
\SPIM_EE:BSPIM:TxStsReg\/status_0   statusicell1   5425  14926  483504  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM_EE:BSPIM:TxStsReg\/clock                            statusicell1               0      0  RISE       1


5.3::Critical Path Report for (HOST_CLK(0)_PAD:R vs. HOST_CLK(0)_PAD:F)
***********************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS_HOST:BSPIS:mosi_tmp\/q
Path End       : \SPIS_HOST:BSPIS:sR8:Dp:u0\/route_si
Capture Clock  : \SPIS_HOST:BSPIS:sR8:Dp:u0\/clock
Path slack     : -11349p

Capture Clock Arrival Time                                      5000
+ Clock path delay                                             16895
+ Cycle adjust (HOST_CLK(0)_PAD:R#1 vs. HOST_CLK(0)_PAD:F#1)       0
- Setup time                                                   -3650
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 18245

Launch Clock Arrival Time                       0
+ Clock path delay                      19166
+ Data path delay                       10428
-------------------------------------   ----- 
End-of-path arrival time (ps)           29594
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
HOST_CLK(0)_PAD                                      PSoC4200L        0      0  RISE       1
HOST_CLK(0)/pad_in                                   iocell8          0      0  RISE       1
HOST_CLK(0)/fb                                       iocell8      10347  10347  RISE       1
\SPIS_HOST:BSPIS:mosi_tmp\/clock_0                   macrocell30   8819  19166  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIS_HOST:BSPIS:mosi_tmp\/q          macrocell30     1250  20416  -11349  RISE       1
\SPIS_HOST:BSPIS:mosi_to_dp\/main_4   macrocell12     2918  23334  -11349  RISE       1
\SPIS_HOST:BSPIS:mosi_to_dp\/q        macrocell12     3350  26684  -11349  RISE       1
\SPIS_HOST:BSPIS:sR8:Dp:u0\/route_si  datapathcell2   2910  29594  -11349  RISE       1

Capture Clock Path
pin name                                             model name     delay     AT  edge  Fanout
---------------------------------------------------  -------------  -----  -----  ----  ------
HOST_CLK(0)_PAD                                      PSoC4200L          0   5000  FALL       1
HOST_CLK(0)/pad_in                                   iocell8            0   5000  FALL       1
HOST_CLK(0)/fb                                       iocell8         8076  13076  FALL       1
\SPIS_HOST:BSPIS:sR8:Dp:u0\/clock                    datapathcell2   8819  21895  FALL       1


5.4::Critical Path Report for (HOST_CLK(0)_PAD:F vs. HOST_CLK(0)_PAD:F)
***********************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS_HOST:BSPIS:BitCounter\/count_0
Path End       : \SPIS_HOST:BSPIS:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \SPIS_HOST:BSPIS:sR8:Dp:u0\/clock
Path slack     : -6416p

Capture Clock Arrival Time                                      5000
+ Clock path delay                                             16895
+ Cycle adjust (HOST_CLK(0)_PAD:F#1 vs. HOST_CLK(0)_PAD:F#2)   10000
- Setup time                                                   -3170
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 28725

Launch Clock Arrival Time                    5000
+ Clock path delay                      17083
+ Data path delay                       13058
-------------------------------------   ----- 
End-of-path arrival time (ps)           35141
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
HOST_CLK(0)_PAD                                      PSoC4200L        0   5000  FALL       1
HOST_CLK(0)/pad_in                                   iocell8          0   5000  FALL       1
HOST_CLK(0)/fb                                       iocell8      10347  15347  FALL       1
\SPIS_HOST:BSPIS:BitCounter\/clock_n                 count7cell    6736  22083  FALL       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\SPIS_HOST:BSPIS:BitCounter\/count_0   count7cell      2110  24193  -6416  RISE       1
\SPIS_HOST:BSPIS:tx_load\/main_3       macrocell6      3379  27572  -6416  RISE       1
\SPIS_HOST:BSPIS:tx_load\/q            macrocell6      3350  30922  -6416  RISE       1
\SPIS_HOST:BSPIS:sR8:Dp:u0\/cs_addr_0  datapathcell2   4219  35141  -6416  RISE       1

Capture Clock Path
pin name                                             model name     delay     AT  edge  Fanout
---------------------------------------------------  -------------  -----  -----  ----  ------
HOST_CLK(0)_PAD                                      PSoC4200L          0   5000  FALL       1
HOST_CLK(0)/pad_in                                   iocell8            0   5000  FALL       1
HOST_CLK(0)/fb                                       iocell8         8076  13076  FALL       1
\SPIS_HOST:BSPIS:sR8:Dp:u0\/clock                    datapathcell2   8819  21895  FALL       1


5.5::Critical Path Report for (HOST_CLK(0)_PAD:F vs. HOST_CLK(0)_PAD:R)
***********************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS_HOST:BSPIS:BitCounter\/count_0
Path End       : \SPIS_HOST:BSPIS:sR8:Dp:u0\/f1_load
Capture Clock  : \SPIS_HOST:BSPIS:sR8:Dp:u0\/clock
Path slack     : -8246p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             16895
+ Cycle adjust (HOST_CLK(0)_PAD:F#1 vs. HOST_CLK(0)_PAD:R#2)   10000
- Setup time                                                       0
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 26895

Launch Clock Arrival Time                    5000
+ Clock path delay                      17083
+ Data path delay                       13058
-------------------------------------   ----- 
End-of-path arrival time (ps)           35141
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
HOST_CLK(0)_PAD                                      PSoC4200L        0   5000  FALL       1
HOST_CLK(0)/pad_in                                   iocell8          0   5000  FALL       1
HOST_CLK(0)/fb                                       iocell8      10347  15347  FALL       1
\SPIS_HOST:BSPIS:BitCounter\/clock_n                 count7cell    6736  22083  FALL       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\SPIS_HOST:BSPIS:BitCounter\/count_0  count7cell      2110  24193  -8246  RISE       1
\SPIS_HOST:BSPIS:tx_load\/main_3      macrocell6      3379  27572  -8246  RISE       1
\SPIS_HOST:BSPIS:tx_load\/q           macrocell6      3350  30922  -8246  RISE       1
\SPIS_HOST:BSPIS:sR8:Dp:u0\/f1_load   datapathcell2   4219  35141  -8246  RISE       1

Capture Clock Path
pin name                                             model name     delay     AT  edge  Fanout
---------------------------------------------------  -------------  -----  -----  ----  ------
HOST_CLK(0)_PAD                                      PSoC4200L          0      0  RISE       1
HOST_CLK(0)/pad_in                                   iocell8            0      0  RISE       1
HOST_CLK(0)/fb                                       iocell8         8076   8076  RISE       1
\SPIS_HOST:BSPIS:sR8:Dp:u0\/clock                    datapathcell2   8819  16895  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS_HOST:BSPIS:mosi_tmp\/q
Path End       : \SPIS_HOST:BSPIS:sR8:Dp:u0\/route_si
Capture Clock  : \SPIS_HOST:BSPIS:sR8:Dp:u0\/clock
Path slack     : -11349p

Capture Clock Arrival Time                                      5000
+ Clock path delay                                             16895
+ Cycle adjust (HOST_CLK(0)_PAD:R#1 vs. HOST_CLK(0)_PAD:F#1)       0
- Setup time                                                   -3650
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 18245

Launch Clock Arrival Time                       0
+ Clock path delay                      19166
+ Data path delay                       10428
-------------------------------------   ----- 
End-of-path arrival time (ps)           29594
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
HOST_CLK(0)_PAD                                      PSoC4200L        0      0  RISE       1
HOST_CLK(0)/pad_in                                   iocell8          0      0  RISE       1
HOST_CLK(0)/fb                                       iocell8      10347  10347  RISE       1
\SPIS_HOST:BSPIS:mosi_tmp\/clock_0                   macrocell30   8819  19166  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIS_HOST:BSPIS:mosi_tmp\/q          macrocell30     1250  20416  -11349  RISE       1
\SPIS_HOST:BSPIS:mosi_to_dp\/main_4   macrocell12     2918  23334  -11349  RISE       1
\SPIS_HOST:BSPIS:mosi_to_dp\/q        macrocell12     3350  26684  -11349  RISE       1
\SPIS_HOST:BSPIS:sR8:Dp:u0\/route_si  datapathcell2   2910  29594  -11349  RISE       1

Capture Clock Path
pin name                                             model name     delay     AT  edge  Fanout
---------------------------------------------------  -------------  -----  -----  ----  ------
HOST_CLK(0)_PAD                                      PSoC4200L          0   5000  FALL       1
HOST_CLK(0)/pad_in                                   iocell8            0   5000  FALL       1
HOST_CLK(0)/fb                                       iocell8         8076  13076  FALL       1
\SPIS_HOST:BSPIS:sR8:Dp:u0\/clock                    datapathcell2   8819  21895  FALL       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS_HOST:BSPIS:BitCounter\/count_0
Path End       : \SPIS_HOST:BSPIS:sR8:Dp:u0\/f1_load
Capture Clock  : \SPIS_HOST:BSPIS:sR8:Dp:u0\/clock
Path slack     : -8246p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             16895
+ Cycle adjust (HOST_CLK(0)_PAD:F#1 vs. HOST_CLK(0)_PAD:R#2)   10000
- Setup time                                                       0
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 26895

Launch Clock Arrival Time                    5000
+ Clock path delay                      17083
+ Data path delay                       13058
-------------------------------------   ----- 
End-of-path arrival time (ps)           35141
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
HOST_CLK(0)_PAD                                      PSoC4200L        0   5000  FALL       1
HOST_CLK(0)/pad_in                                   iocell8          0   5000  FALL       1
HOST_CLK(0)/fb                                       iocell8      10347  15347  FALL       1
\SPIS_HOST:BSPIS:BitCounter\/clock_n                 count7cell    6736  22083  FALL       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\SPIS_HOST:BSPIS:BitCounter\/count_0  count7cell      2110  24193  -8246  RISE       1
\SPIS_HOST:BSPIS:tx_load\/main_3      macrocell6      3379  27572  -8246  RISE       1
\SPIS_HOST:BSPIS:tx_load\/q           macrocell6      3350  30922  -8246  RISE       1
\SPIS_HOST:BSPIS:sR8:Dp:u0\/f1_load   datapathcell2   4219  35141  -8246  RISE       1

Capture Clock Path
pin name                                             model name     delay     AT  edge  Fanout
---------------------------------------------------  -------------  -----  -----  ----  ------
HOST_CLK(0)_PAD                                      PSoC4200L          0      0  RISE       1
HOST_CLK(0)/pad_in                                   iocell8            0      0  RISE       1
HOST_CLK(0)/fb                                       iocell8         8076   8076  RISE       1
\SPIS_HOST:BSPIS:sR8:Dp:u0\/clock                    datapathcell2   8819  16895  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS_HOST:BSPIS:BitCounter\/count_0
Path End       : \SPIS_HOST:BSPIS:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \SPIS_HOST:BSPIS:sR8:Dp:u0\/clock
Path slack     : -6416p

Capture Clock Arrival Time                                      5000
+ Clock path delay                                             16895
+ Cycle adjust (HOST_CLK(0)_PAD:F#1 vs. HOST_CLK(0)_PAD:F#2)   10000
- Setup time                                                   -3170
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 28725

Launch Clock Arrival Time                    5000
+ Clock path delay                      17083
+ Data path delay                       13058
-------------------------------------   ----- 
End-of-path arrival time (ps)           35141
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
HOST_CLK(0)_PAD                                      PSoC4200L        0   5000  FALL       1
HOST_CLK(0)/pad_in                                   iocell8          0   5000  FALL       1
HOST_CLK(0)/fb                                       iocell8      10347  15347  FALL       1
\SPIS_HOST:BSPIS:BitCounter\/clock_n                 count7cell    6736  22083  FALL       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\SPIS_HOST:BSPIS:BitCounter\/count_0   count7cell      2110  24193  -6416  RISE       1
\SPIS_HOST:BSPIS:tx_load\/main_3       macrocell6      3379  27572  -6416  RISE       1
\SPIS_HOST:BSPIS:tx_load\/q            macrocell6      3350  30922  -6416  RISE       1
\SPIS_HOST:BSPIS:sR8:Dp:u0\/cs_addr_0  datapathcell2   4219  35141  -6416  RISE       1

Capture Clock Path
pin name                                             model name     delay     AT  edge  Fanout
---------------------------------------------------  -------------  -----  -----  ----  ------
HOST_CLK(0)_PAD                                      PSoC4200L          0   5000  FALL       1
HOST_CLK(0)/pad_in                                   iocell8            0   5000  FALL       1
HOST_CLK(0)/fb                                       iocell8         8076  13076  FALL       1
\SPIS_HOST:BSPIS:sR8:Dp:u0\/clock                    datapathcell2   8819  21895  FALL       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EE:BSPIM:state_2\/q
Path End       : \SPIM_EE:BSPIM:TxStsReg\/status_0
Capture Clock  : \SPIM_EE:BSPIM:TxStsReg\/clock
Path slack     : 483504p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPIM_EE_IntClock:R#1 vs. SPIM_EE_IntClock:R#2)   500000
- Setup time                                                      -1570
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   498430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14926
-------------------------------------   ----- 
End-of-path arrival time (ps)           14926
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM_EE:BSPIM:state_2\/clock_0                           macrocell20                0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_EE:BSPIM:state_2\/q           macrocell20    1250   1250  483504  RISE       1
\SPIM_EE:BSPIM:tx_status_0\/main_0  macrocell2     4901   6151  483504  RISE       1
\SPIM_EE:BSPIM:tx_status_0\/q       macrocell2     3350   9501  483504  RISE       1
\SPIM_EE:BSPIM:TxStsReg\/status_0   statusicell1   5425  14926  483504  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM_EE:BSPIM:TxStsReg\/clock                            statusicell1               0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS_HOST:BSPIS:sync_3\/out
Path End       : \SPIS_HOST:BSPIS:RxStsReg\/status_5
Capture Clock  : \SPIS_HOST:BSPIS:RxStsReg\/clock
Path slack     : 483531p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SPIS_HOST_IntClock:R#1 vs. SPIS_HOST_IntClock:R#2)   500000
- Setup time                                                          -1570
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       498430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14899
-------------------------------------   ----- 
End-of-path arrival time (ps)           14899
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIS_HOST:BSPIS:sync_3\/clock                            synccell                   0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\SPIS_HOST:BSPIS:sync_3\/out             synccell       1480   1480  483531  RISE       1
\SPIS_HOST:BSPIS:rx_buf_overrun\/main_0  macrocell8     4501   5981  483531  RISE       1
\SPIS_HOST:BSPIS:rx_buf_overrun\/q       macrocell8     3350   9331  483531  RISE       1
\SPIS_HOST:BSPIS:RxStsReg\/status_5      statusicell4   5569  14899  483531  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIS_HOST:BSPIS:RxStsReg\/clock                          statusicell4               0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EE:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb
Path End       : \SPIM_EE:BSPIM:RxStsReg\/status_6
Capture Clock  : \SPIM_EE:BSPIM:RxStsReg\/clock
Path slack     : 483753p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPIM_EE_IntClock:R#1 vs. SPIM_EE_IntClock:R#2)   500000
- Setup time                                                      -1570
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   498430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14677
-------------------------------------   ----- 
End-of-path arrival time (ps)           14677
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM_EE:BSPIM:sR8:Dp:u0\/clock                           datapathcell1              0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_EE:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb  datapathcell1   5280   5280  483753  RISE       1
\SPIM_EE:BSPIM:rx_status_6\/main_5          macrocell4      3801   9081  483753  RISE       1
\SPIM_EE:BSPIM:rx_status_6\/q               macrocell4      3350  12431  483753  RISE       1
\SPIM_EE:BSPIM:RxStsReg\/status_6           statusicell2    2246  14677  483753  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM_EE:BSPIM:RxStsReg\/clock                            statusicell2               0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EE:BSPIM:BitCounter\/count_0
Path End       : \SPIM_EE:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \SPIM_EE:BSPIM:sR8:Dp:u0\/clock
Path slack     : 484034p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPIM_EE_IntClock:R#1 vs. SPIM_EE_IntClock:R#2)   500000
- Setup time                                                      -1850
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   498150

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14116
-------------------------------------   ----- 
End-of-path arrival time (ps)           14116
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM_EE:BSPIM:BitCounter\/clock                          count7cell                 0      0  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_EE:BSPIM:BitCounter\/count_0   count7cell      2110   2110  484034  RISE       1
\SPIM_EE:BSPIM:load_rx_data\/main_4  macrocell1      3810   5920  484034  RISE       1
\SPIM_EE:BSPIM:load_rx_data\/q       macrocell1      3350   9270  484034  RISE       1
\SPIM_EE:BSPIM:sR8:Dp:u0\/f1_load    datapathcell1   4845  14116  484034  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM_EE:BSPIM:sR8:Dp:u0\/clock                           datapathcell1              0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EE:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPIM_EE:BSPIM:state_0\/main_3
Capture Clock  : \SPIM_EE:BSPIM:state_0\/clock_0
Path slack     : 485212p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPIM_EE_IntClock:R#1 vs. SPIM_EE_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11278
-------------------------------------   ----- 
End-of-path arrival time (ps)           11278
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM_EE:BSPIM:sR8:Dp:u0\/clock                           datapathcell1              0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_EE:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell1   5280   5280  485212  RISE       1
\SPIM_EE:BSPIM:state_0\/main_3              macrocell22     5998  11278  485212  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM_EE:BSPIM:state_0\/clock_0                           macrocell22                0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EE:BSPIM:BitCounter\/count_0
Path End       : \SPIM_EE:BSPIM:TxStsReg\/status_3
Capture Clock  : \SPIM_EE:BSPIM:TxStsReg\/clock
Path slack     : 485644p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPIM_EE_IntClock:R#1 vs. SPIM_EE_IntClock:R#2)   500000
- Setup time                                                      -1570
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   498430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12786
-------------------------------------   ----- 
End-of-path arrival time (ps)           12786
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM_EE:BSPIM:BitCounter\/clock                          count7cell                 0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_EE:BSPIM:BitCounter\/count_0   count7cell     2110   2110  484034  RISE       1
\SPIM_EE:BSPIM:load_rx_data\/main_4  macrocell1     3810   5920  484034  RISE       1
\SPIM_EE:BSPIM:load_rx_data\/q       macrocell1     3350   9270  484034  RISE       1
\SPIM_EE:BSPIM:TxStsReg\/status_3    statusicell1   3515  12786  485644  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM_EE:BSPIM:TxStsReg\/clock                            statusicell1               0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EE:BSPIM:sR8:Dp:u0\/so_comb
Path End       : Net_24/main_4
Capture Clock  : Net_24/clock_0
Path slack     : 485889p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPIM_EE_IntClock:R#1 vs. SPIM_EE_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10601
-------------------------------------   ----- 
End-of-path arrival time (ps)           10601
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM_EE:BSPIM:sR8:Dp:u0\/clock                           datapathcell1              0      0  RISE       1

Data path
pin name                           model name     delay     AT   slack  edge  Fanout
---------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_EE:BSPIM:sR8:Dp:u0\/so_comb  datapathcell1   8300   8300  485889  RISE       1
Net_24/main_4                      macrocell19     2301  10601  485889  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Net_24/clock_0                                            macrocell19                0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EE:BSPIM:state_2\/q
Path End       : \SPIM_EE:BSPIM:sR8:Dp:u0\/cs_addr_2
Capture Clock  : \SPIM_EE:BSPIM:sR8:Dp:u0\/clock
Path slack     : 486823p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPIM_EE_IntClock:R#1 vs. SPIM_EE_IntClock:R#2)   500000
- Setup time                                                      -6300
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   493700

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6877
-------------------------------------   ---- 
End-of-path arrival time (ps)           6877
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM_EE:BSPIM:state_2\/clock_0                           macrocell20                0      0  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_EE:BSPIM:state_2\/q            macrocell20     1250   1250  483504  RISE       1
\SPIM_EE:BSPIM:sR8:Dp:u0\/cs_addr_2  datapathcell1   5627   6877  486823  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM_EE:BSPIM:sR8:Dp:u0\/clock                           datapathcell1              0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS_HOST:BSPIS:sync_1\/out
Path End       : \SPIS_HOST:BSPIS:TxStsReg\/status_0
Capture Clock  : \SPIS_HOST:BSPIS:TxStsReg\/clock
Path slack     : 486867p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SPIS_HOST_IntClock:R#1 vs. SPIS_HOST_IntClock:R#2)   500000
- Setup time                                                          -1570
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       498430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11563
-------------------------------------   ----- 
End-of-path arrival time (ps)           11563
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIS_HOST:BSPIS:sync_1\/clock                            synccell                   0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\SPIS_HOST:BSPIS:sync_1\/out          synccell       1480   1480  486867  RISE       1
\SPIS_HOST:BSPIS:tx_status_0\/main_0  macrocell10    3792   5272  486867  RISE       1
\SPIS_HOST:BSPIS:tx_status_0\/q       macrocell10    3350   8622  486867  RISE       1
\SPIS_HOST:BSPIS:TxStsReg\/status_0   statusicell3   2941  11563  486867  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIS_HOST:BSPIS:TxStsReg\/clock                          statusicell3               0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS_HOST:BSPIS:sync_1\/out
Path End       : \SPIS_HOST:BSPIS:TxStsReg\/status_6
Capture Clock  : \SPIS_HOST:BSPIS:TxStsReg\/clock
Path slack     : 487003p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SPIS_HOST_IntClock:R#1 vs. SPIS_HOST_IntClock:R#2)   500000
- Setup time                                                          -1570
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       498430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11427
-------------------------------------   ----- 
End-of-path arrival time (ps)           11427
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIS_HOST:BSPIS:sync_1\/clock                            synccell                   0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\SPIS_HOST:BSPIS:sync_1\/out            synccell       1480   1480  486867  RISE       1
\SPIS_HOST:BSPIS:byte_complete\/main_0  macrocell7     4291   5771  487003  RISE       1
\SPIS_HOST:BSPIS:byte_complete\/q       macrocell7     3350   9121  487003  RISE       1
\SPIS_HOST:BSPIS:TxStsReg\/status_6     statusicell3   2306  11427  487003  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIS_HOST:BSPIS:TxStsReg\/clock                          statusicell3               0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EE:BSPIM:state_1\/q
Path End       : \SPIM_EE:BSPIM:sR8:Dp:u0\/cs_addr_1
Capture Clock  : \SPIM_EE:BSPIM:sR8:Dp:u0\/clock
Path slack     : 487705p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPIM_EE_IntClock:R#1 vs. SPIM_EE_IntClock:R#2)   500000
- Setup time                                                      -6300
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   493700

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5995
-------------------------------------   ---- 
End-of-path arrival time (ps)           5995
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM_EE:BSPIM:state_1\/clock_0                           macrocell21                0      0  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_EE:BSPIM:state_1\/q            macrocell21     1250   1250  484383  RISE       1
\SPIM_EE:BSPIM:sR8:Dp:u0\/cs_addr_1  datapathcell1   4745   5995  487705  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM_EE:BSPIM:sR8:Dp:u0\/clock                           datapathcell1              0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EE:BSPIM:state_2\/q
Path End       : Net_54/main_0
Capture Clock  : Net_54/clock_0
Path slack     : 487798p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPIM_EE_IntClock:R#1 vs. SPIM_EE_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8692
-------------------------------------   ---- 
End-of-path arrival time (ps)           8692
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM_EE:BSPIM:state_2\/clock_0                           macrocell20                0      0  RISE       1

Data path
pin name                   model name   delay     AT   slack  edge  Fanout
-------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EE:BSPIM:state_2\/q  macrocell20   1250   1250  483504  RISE       1
Net_54/main_0              macrocell27   7442   8692  487798  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Net_54/clock_0                                            macrocell27                0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EE:BSPIM:state_0\/q
Path End       : \SPIM_EE:BSPIM:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \SPIM_EE:BSPIM:sR8:Dp:u0\/clock
Path slack     : 487956p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPIM_EE_IntClock:R#1 vs. SPIM_EE_IntClock:R#2)   500000
- Setup time                                                      -6300
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   493700

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5744
-------------------------------------   ---- 
End-of-path arrival time (ps)           5744
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM_EE:BSPIM:state_0\/clock_0                           macrocell22                0      0  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_EE:BSPIM:state_0\/q            macrocell22     1250   1250  484319  RISE       1
\SPIM_EE:BSPIM:sR8:Dp:u0\/cs_addr_0  datapathcell1   4494   5744  487956  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM_EE:BSPIM:sR8:Dp:u0\/clock                           datapathcell1              0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EE:BSPIM:state_1\/q
Path End       : Net_54/main_1
Capture Clock  : Net_54/clock_0
Path slack     : 488682p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPIM_EE_IntClock:R#1 vs. SPIM_EE_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7808
-------------------------------------   ---- 
End-of-path arrival time (ps)           7808
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM_EE:BSPIM:state_1\/clock_0                           macrocell21                0      0  RISE       1

Data path
pin name                   model name   delay     AT   slack  edge  Fanout
-------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EE:BSPIM:state_1\/q  macrocell21   1250   1250  484383  RISE       1
Net_54/main_1              macrocell27   6558   7808  488682  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Net_54/clock_0                                            macrocell27                0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EE:BSPIM:state_2\/q
Path End       : \SPIM_EE:BSPIM:state_0\/main_0
Capture Clock  : \SPIM_EE:BSPIM:state_0\/clock_0
Path slack     : 488707p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPIM_EE_IntClock:R#1 vs. SPIM_EE_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7783
-------------------------------------   ---- 
End-of-path arrival time (ps)           7783
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM_EE:BSPIM:state_2\/clock_0                           macrocell20                0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EE:BSPIM:state_2\/q       macrocell20   1250   1250  483504  RISE       1
\SPIM_EE:BSPIM:state_0\/main_0  macrocell22   6533   7783  488707  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM_EE:BSPIM:state_0\/clock_0                           macrocell22                0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EE:BSPIM:state_2\/q
Path End       : Net_3/main_0
Capture Clock  : Net_3/clock_0
Path slack     : 488707p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPIM_EE_IntClock:R#1 vs. SPIM_EE_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7783
-------------------------------------   ---- 
End-of-path arrival time (ps)           7783
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM_EE:BSPIM:state_2\/clock_0                           macrocell20                0      0  RISE       1

Data path
pin name                   model name   delay     AT   slack  edge  Fanout
-------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EE:BSPIM:state_2\/q  macrocell20   1250   1250  483504  RISE       1
Net_3/main_0               macrocell23   6533   7783  488707  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Net_3/clock_0                                             macrocell23                0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EE:BSPIM:BitCounter\/count_3
Path End       : Net_24/main_6
Capture Clock  : Net_24/clock_0
Path slack     : 488745p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPIM_EE_IntClock:R#1 vs. SPIM_EE_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7745
-------------------------------------   ---- 
End-of-path arrival time (ps)           7745
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM_EE:BSPIM:BitCounter\/clock                          count7cell                 0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EE:BSPIM:BitCounter\/count_3  count7cell    2110   2110  484940  RISE       1
Net_24/main_6                       macrocell19   5635   7745  488745  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Net_24/clock_0                                            macrocell19                0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EE:BSPIM:state_2\/q
Path End       : \SPIM_EE:BSPIM:load_cond\/main_0
Capture Clock  : \SPIM_EE:BSPIM:load_cond\/clock_0
Path slack     : 488852p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPIM_EE_IntClock:R#1 vs. SPIM_EE_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7638
-------------------------------------   ---- 
End-of-path arrival time (ps)           7638
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM_EE:BSPIM:state_2\/clock_0                           macrocell20                0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EE:BSPIM:state_2\/q         macrocell20   1250   1250  483504  RISE       1
\SPIM_EE:BSPIM:load_cond\/main_0  macrocell24   6388   7638  488852  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM_EE:BSPIM:load_cond\/clock_0                         macrocell24                0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EE:BSPIM:state_2\/q
Path End       : \SPIM_EE:BSPIM:cnt_enable\/main_0
Capture Clock  : \SPIM_EE:BSPIM:cnt_enable\/clock_0
Path slack     : 488863p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPIM_EE_IntClock:R#1 vs. SPIM_EE_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7627
-------------------------------------   ---- 
End-of-path arrival time (ps)           7627
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM_EE:BSPIM:state_2\/clock_0                           macrocell20                0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EE:BSPIM:state_2\/q          macrocell20   1250   1250  483504  RISE       1
\SPIM_EE:BSPIM:cnt_enable\/main_0  macrocell26   6377   7627  488863  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM_EE:BSPIM:cnt_enable\/clock_0                        macrocell26                0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EE:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPIM_EE:BSPIM:state_2\/main_8
Capture Clock  : \SPIM_EE:BSPIM:state_2\/clock_0
Path slack     : 488890p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPIM_EE_IntClock:R#1 vs. SPIM_EE_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7600
-------------------------------------   ---- 
End-of-path arrival time (ps)           7600
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM_EE:BSPIM:sR8:Dp:u0\/clock                           datapathcell1              0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_EE:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell1   5280   5280  485212  RISE       1
\SPIM_EE:BSPIM:state_2\/main_8              macrocell20     2320   7600  488890  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM_EE:BSPIM:state_2\/clock_0                           macrocell20                0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EE:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPIM_EE:BSPIM:state_1\/main_8
Capture Clock  : \SPIM_EE:BSPIM:state_1\/clock_0
Path slack     : 488890p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPIM_EE_IntClock:R#1 vs. SPIM_EE_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7600
-------------------------------------   ---- 
End-of-path arrival time (ps)           7600
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM_EE:BSPIM:sR8:Dp:u0\/clock                           datapathcell1              0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_EE:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell1   5280   5280  485212  RISE       1
\SPIM_EE:BSPIM:state_1\/main_8              macrocell21     2320   7600  488890  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM_EE:BSPIM:state_1\/clock_0                           macrocell21                0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EE:BSPIM:BitCounter\/count_0
Path End       : \SPIM_EE:BSPIM:load_cond\/main_7
Capture Clock  : \SPIM_EE:BSPIM:load_cond\/clock_0
Path slack     : 488944p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPIM_EE_IntClock:R#1 vs. SPIM_EE_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7546
-------------------------------------   ---- 
End-of-path arrival time (ps)           7546
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM_EE:BSPIM:BitCounter\/clock                          count7cell                 0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EE:BSPIM:BitCounter\/count_0  count7cell    2110   2110  484034  RISE       1
\SPIM_EE:BSPIM:load_cond\/main_7    macrocell24   5436   7546  488944  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM_EE:BSPIM:load_cond\/clock_0                         macrocell24                0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EE:BSPIM:BitCounter\/count_1
Path End       : Net_24/main_8
Capture Clock  : Net_24/clock_0
Path slack     : 488953p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPIM_EE_IntClock:R#1 vs. SPIM_EE_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7537
-------------------------------------   ---- 
End-of-path arrival time (ps)           7537
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM_EE:BSPIM:BitCounter\/clock                          count7cell                 0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EE:BSPIM:BitCounter\/count_1  count7cell    2110   2110  484931  RISE       1
Net_24/main_8                       macrocell19   5427   7537  488953  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Net_24/clock_0                                            macrocell19                0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EE:BSPIM:BitCounter\/count_3
Path End       : \SPIM_EE:BSPIM:load_cond\/main_4
Capture Clock  : \SPIM_EE:BSPIM:load_cond\/clock_0
Path slack     : 489257p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPIM_EE_IntClock:R#1 vs. SPIM_EE_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7233
-------------------------------------   ---- 
End-of-path arrival time (ps)           7233
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM_EE:BSPIM:BitCounter\/clock                          count7cell                 0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EE:BSPIM:BitCounter\/count_3  count7cell    2110   2110  484940  RISE       1
\SPIM_EE:BSPIM:load_cond\/main_4    macrocell24   5123   7233  489257  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM_EE:BSPIM:load_cond\/clock_0                         macrocell24                0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EE:BSPIM:state_0\/q
Path End       : \SPIM_EE:BSPIM:load_cond\/main_2
Capture Clock  : \SPIM_EE:BSPIM:load_cond\/clock_0
Path slack     : 489293p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPIM_EE_IntClock:R#1 vs. SPIM_EE_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7197
-------------------------------------   ---- 
End-of-path arrival time (ps)           7197
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM_EE:BSPIM:state_0\/clock_0                           macrocell22                0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EE:BSPIM:state_0\/q         macrocell22   1250   1250  484319  RISE       1
\SPIM_EE:BSPIM:load_cond\/main_2  macrocell24   5947   7197  489293  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM_EE:BSPIM:load_cond\/clock_0                         macrocell24                0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EE:BSPIM:BitCounter\/count_1
Path End       : \SPIM_EE:BSPIM:load_cond\/main_6
Capture Clock  : \SPIM_EE:BSPIM:load_cond\/clock_0
Path slack     : 489418p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPIM_EE_IntClock:R#1 vs. SPIM_EE_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7072
-------------------------------------   ---- 
End-of-path arrival time (ps)           7072
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM_EE:BSPIM:BitCounter\/clock                          count7cell                 0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EE:BSPIM:BitCounter\/count_1  count7cell    2110   2110  484931  RISE       1
\SPIM_EE:BSPIM:load_cond\/main_6    macrocell24   4962   7072  489418  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM_EE:BSPIM:load_cond\/clock_0                         macrocell24                0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EE:BSPIM:state_1\/q
Path End       : \SPIM_EE:BSPIM:load_cond\/main_1
Capture Clock  : \SPIM_EE:BSPIM:load_cond\/clock_0
Path slack     : 489432p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPIM_EE_IntClock:R#1 vs. SPIM_EE_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7058
-------------------------------------   ---- 
End-of-path arrival time (ps)           7058
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM_EE:BSPIM:state_1\/clock_0                           macrocell21                0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EE:BSPIM:state_1\/q         macrocell21   1250   1250  484383  RISE       1
\SPIM_EE:BSPIM:load_cond\/main_1  macrocell24   5808   7058  489432  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM_EE:BSPIM:load_cond\/clock_0                         macrocell24                0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EE:BSPIM:state_1\/q
Path End       : \SPIM_EE:BSPIM:cnt_enable\/main_1
Capture Clock  : \SPIM_EE:BSPIM:cnt_enable\/clock_0
Path slack     : 489444p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPIM_EE_IntClock:R#1 vs. SPIM_EE_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7046
-------------------------------------   ---- 
End-of-path arrival time (ps)           7046
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM_EE:BSPIM:state_1\/clock_0                           macrocell21                0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EE:BSPIM:state_1\/q          macrocell21   1250   1250  484383  RISE       1
\SPIM_EE:BSPIM:cnt_enable\/main_1  macrocell26   5796   7046  489444  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM_EE:BSPIM:cnt_enable\/clock_0                        macrocell26                0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EE:BSPIM:state_1\/q
Path End       : \SPIM_EE:BSPIM:state_0\/main_1
Capture Clock  : \SPIM_EE:BSPIM:state_0\/clock_0
Path slack     : 489589p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPIM_EE_IntClock:R#1 vs. SPIM_EE_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6901
-------------------------------------   ---- 
End-of-path arrival time (ps)           6901
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM_EE:BSPIM:state_1\/clock_0                           macrocell21                0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EE:BSPIM:state_1\/q       macrocell21   1250   1250  484383  RISE       1
\SPIM_EE:BSPIM:state_0\/main_1  macrocell22   5651   6901  489589  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM_EE:BSPIM:state_0\/clock_0                           macrocell22                0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EE:BSPIM:state_1\/q
Path End       : Net_3/main_1
Capture Clock  : Net_3/clock_0
Path slack     : 489589p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPIM_EE_IntClock:R#1 vs. SPIM_EE_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6901
-------------------------------------   ---- 
End-of-path arrival time (ps)           6901
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM_EE:BSPIM:state_1\/clock_0                           macrocell21                0      0  RISE       1

Data path
pin name                   model name   delay     AT   slack  edge  Fanout
-------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EE:BSPIM:state_1\/q  macrocell21   1250   1250  484383  RISE       1
Net_3/main_1               macrocell23   5651   6901  489589  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Net_3/clock_0                                             macrocell23                0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EE:BSPIM:state_2\/q
Path End       : \SPIM_EE:BSPIM:state_2\/main_0
Capture Clock  : \SPIM_EE:BSPIM:state_2\/clock_0
Path slack     : 489615p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPIM_EE_IntClock:R#1 vs. SPIM_EE_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6875
-------------------------------------   ---- 
End-of-path arrival time (ps)           6875
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM_EE:BSPIM:state_2\/clock_0                           macrocell20                0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EE:BSPIM:state_2\/q       macrocell20   1250   1250  483504  RISE       1
\SPIM_EE:BSPIM:state_2\/main_0  macrocell20   5625   6875  489615  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM_EE:BSPIM:state_2\/clock_0                           macrocell20                0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EE:BSPIM:state_2\/q
Path End       : \SPIM_EE:BSPIM:state_1\/main_0
Capture Clock  : \SPIM_EE:BSPIM:state_1\/clock_0
Path slack     : 489615p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPIM_EE_IntClock:R#1 vs. SPIM_EE_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6875
-------------------------------------   ---- 
End-of-path arrival time (ps)           6875
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM_EE:BSPIM:state_2\/clock_0                           macrocell20                0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EE:BSPIM:state_2\/q       macrocell20   1250   1250  483504  RISE       1
\SPIM_EE:BSPIM:state_1\/main_0  macrocell21   5625   6875  489615  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM_EE:BSPIM:state_1\/clock_0                           macrocell21                0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EE:BSPIM:state_2\/q
Path End       : \SPIM_EE:BSPIM:ld_ident\/main_0
Capture Clock  : \SPIM_EE:BSPIM:ld_ident\/clock_0
Path slack     : 489615p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPIM_EE_IntClock:R#1 vs. SPIM_EE_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6875
-------------------------------------   ---- 
End-of-path arrival time (ps)           6875
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM_EE:BSPIM:state_2\/clock_0                           macrocell20                0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EE:BSPIM:state_2\/q        macrocell20   1250   1250  483504  RISE       1
\SPIM_EE:BSPIM:ld_ident\/main_0  macrocell25   5625   6875  489615  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM_EE:BSPIM:ld_ident\/clock_0                          macrocell25                0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EE:BSPIM:BitCounter\/count_0
Path End       : \SPIM_EE:BSPIM:state_2\/main_7
Capture Clock  : \SPIM_EE:BSPIM:state_2\/clock_0
Path slack     : 489835p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPIM_EE_IntClock:R#1 vs. SPIM_EE_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6655
-------------------------------------   ---- 
End-of-path arrival time (ps)           6655
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM_EE:BSPIM:BitCounter\/clock                          count7cell                 0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EE:BSPIM:BitCounter\/count_0  count7cell    2110   2110  484034  RISE       1
\SPIM_EE:BSPIM:state_2\/main_7      macrocell20   4545   6655  489835  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM_EE:BSPIM:state_2\/clock_0                           macrocell20                0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EE:BSPIM:BitCounter\/count_0
Path End       : \SPIM_EE:BSPIM:state_1\/main_7
Capture Clock  : \SPIM_EE:BSPIM:state_1\/clock_0
Path slack     : 489835p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPIM_EE_IntClock:R#1 vs. SPIM_EE_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6655
-------------------------------------   ---- 
End-of-path arrival time (ps)           6655
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM_EE:BSPIM:BitCounter\/clock                          count7cell                 0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EE:BSPIM:BitCounter\/count_0  count7cell    2110   2110  484034  RISE       1
\SPIM_EE:BSPIM:state_1\/main_7      macrocell21   4545   6655  489835  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM_EE:BSPIM:state_1\/clock_0                           macrocell21                0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EE:BSPIM:BitCounter\/count_0
Path End       : \SPIM_EE:BSPIM:ld_ident\/main_7
Capture Clock  : \SPIM_EE:BSPIM:ld_ident\/clock_0
Path slack     : 489835p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPIM_EE_IntClock:R#1 vs. SPIM_EE_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6655
-------------------------------------   ---- 
End-of-path arrival time (ps)           6655
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM_EE:BSPIM:BitCounter\/clock                          count7cell                 0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EE:BSPIM:BitCounter\/count_0  count7cell    2110   2110  484034  RISE       1
\SPIM_EE:BSPIM:ld_ident\/main_7     macrocell25   4545   6655  489835  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM_EE:BSPIM:ld_ident\/clock_0                          macrocell25                0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EE:BSPIM:BitCounter\/count_3
Path End       : \SPIM_EE:BSPIM:state_2\/main_4
Capture Clock  : \SPIM_EE:BSPIM:state_2\/clock_0
Path slack     : 490180p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPIM_EE_IntClock:R#1 vs. SPIM_EE_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6310
-------------------------------------   ---- 
End-of-path arrival time (ps)           6310
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM_EE:BSPIM:BitCounter\/clock                          count7cell                 0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EE:BSPIM:BitCounter\/count_3  count7cell    2110   2110  484940  RISE       1
\SPIM_EE:BSPIM:state_2\/main_4      macrocell20   4200   6310  490180  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM_EE:BSPIM:state_2\/clock_0                           macrocell20                0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EE:BSPIM:BitCounter\/count_3
Path End       : \SPIM_EE:BSPIM:state_1\/main_4
Capture Clock  : \SPIM_EE:BSPIM:state_1\/clock_0
Path slack     : 490180p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPIM_EE_IntClock:R#1 vs. SPIM_EE_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6310
-------------------------------------   ---- 
End-of-path arrival time (ps)           6310
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM_EE:BSPIM:BitCounter\/clock                          count7cell                 0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EE:BSPIM:BitCounter\/count_3  count7cell    2110   2110  484940  RISE       1
\SPIM_EE:BSPIM:state_1\/main_4      macrocell21   4200   6310  490180  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM_EE:BSPIM:state_1\/clock_0                           macrocell21                0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EE:BSPIM:BitCounter\/count_3
Path End       : \SPIM_EE:BSPIM:ld_ident\/main_4
Capture Clock  : \SPIM_EE:BSPIM:ld_ident\/clock_0
Path slack     : 490180p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPIM_EE_IntClock:R#1 vs. SPIM_EE_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6310
-------------------------------------   ---- 
End-of-path arrival time (ps)           6310
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM_EE:BSPIM:BitCounter\/clock                          count7cell                 0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EE:BSPIM:BitCounter\/count_3  count7cell    2110   2110  484940  RISE       1
\SPIM_EE:BSPIM:ld_ident\/main_4     macrocell25   4200   6310  490180  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM_EE:BSPIM:ld_ident\/clock_0                          macrocell25                0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EE:BSPIM:state_0\/q
Path End       : \SPIM_EE:BSPIM:state_2\/main_2
Capture Clock  : \SPIM_EE:BSPIM:state_2\/clock_0
Path slack     : 490183p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPIM_EE_IntClock:R#1 vs. SPIM_EE_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6307
-------------------------------------   ---- 
End-of-path arrival time (ps)           6307
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM_EE:BSPIM:state_0\/clock_0                           macrocell22                0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EE:BSPIM:state_0\/q       macrocell22   1250   1250  484319  RISE       1
\SPIM_EE:BSPIM:state_2\/main_2  macrocell20   5057   6307  490183  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM_EE:BSPIM:state_2\/clock_0                           macrocell20                0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EE:BSPIM:state_0\/q
Path End       : \SPIM_EE:BSPIM:state_1\/main_2
Capture Clock  : \SPIM_EE:BSPIM:state_1\/clock_0
Path slack     : 490183p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPIM_EE_IntClock:R#1 vs. SPIM_EE_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6307
-------------------------------------   ---- 
End-of-path arrival time (ps)           6307
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM_EE:BSPIM:state_0\/clock_0                           macrocell22                0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EE:BSPIM:state_0\/q       macrocell22   1250   1250  484319  RISE       1
\SPIM_EE:BSPIM:state_1\/main_2  macrocell21   5057   6307  490183  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM_EE:BSPIM:state_1\/clock_0                           macrocell21                0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EE:BSPIM:state_0\/q
Path End       : \SPIM_EE:BSPIM:ld_ident\/main_2
Capture Clock  : \SPIM_EE:BSPIM:ld_ident\/clock_0
Path slack     : 490183p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPIM_EE_IntClock:R#1 vs. SPIM_EE_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6307
-------------------------------------   ---- 
End-of-path arrival time (ps)           6307
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM_EE:BSPIM:state_0\/clock_0                           macrocell22                0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EE:BSPIM:state_0\/q        macrocell22   1250   1250  484319  RISE       1
\SPIM_EE:BSPIM:ld_ident\/main_2  macrocell25   5057   6307  490183  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM_EE:BSPIM:ld_ident\/clock_0                          macrocell25                0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EE:BSPIM:state_0\/q
Path End       : \SPIM_EE:BSPIM:cnt_enable\/main_2
Capture Clock  : \SPIM_EE:BSPIM:cnt_enable\/clock_0
Path slack     : 490268p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPIM_EE_IntClock:R#1 vs. SPIM_EE_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6222
-------------------------------------   ---- 
End-of-path arrival time (ps)           6222
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM_EE:BSPIM:state_0\/clock_0                           macrocell22                0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EE:BSPIM:state_0\/q          macrocell22   1250   1250  484319  RISE       1
\SPIM_EE:BSPIM:cnt_enable\/main_2  macrocell26   4972   6222  490268  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM_EE:BSPIM:cnt_enable\/clock_0                        macrocell26                0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EE:BSPIM:BitCounter\/count_1
Path End       : \SPIM_EE:BSPIM:state_2\/main_6
Capture Clock  : \SPIM_EE:BSPIM:state_2\/clock_0
Path slack     : 490307p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPIM_EE_IntClock:R#1 vs. SPIM_EE_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6183
-------------------------------------   ---- 
End-of-path arrival time (ps)           6183
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM_EE:BSPIM:BitCounter\/clock                          count7cell                 0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EE:BSPIM:BitCounter\/count_1  count7cell    2110   2110  484931  RISE       1
\SPIM_EE:BSPIM:state_2\/main_6      macrocell20   4073   6183  490307  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM_EE:BSPIM:state_2\/clock_0                           macrocell20                0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EE:BSPIM:BitCounter\/count_1
Path End       : \SPIM_EE:BSPIM:state_1\/main_6
Capture Clock  : \SPIM_EE:BSPIM:state_1\/clock_0
Path slack     : 490307p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPIM_EE_IntClock:R#1 vs. SPIM_EE_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6183
-------------------------------------   ---- 
End-of-path arrival time (ps)           6183
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM_EE:BSPIM:BitCounter\/clock                          count7cell                 0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EE:BSPIM:BitCounter\/count_1  count7cell    2110   2110  484931  RISE       1
\SPIM_EE:BSPIM:state_1\/main_6      macrocell21   4073   6183  490307  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM_EE:BSPIM:state_1\/clock_0                           macrocell21                0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EE:BSPIM:BitCounter\/count_1
Path End       : \SPIM_EE:BSPIM:ld_ident\/main_6
Capture Clock  : \SPIM_EE:BSPIM:ld_ident\/clock_0
Path slack     : 490307p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPIM_EE_IntClock:R#1 vs. SPIM_EE_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6183
-------------------------------------   ---- 
End-of-path arrival time (ps)           6183
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM_EE:BSPIM:BitCounter\/clock                          count7cell                 0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EE:BSPIM:BitCounter\/count_1  count7cell    2110   2110  484931  RISE       1
\SPIM_EE:BSPIM:ld_ident\/main_6     macrocell25   4073   6183  490307  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM_EE:BSPIM:ld_ident\/clock_0                          macrocell25                0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EE:BSPIM:state_2\/q
Path End       : Net_24/main_1
Capture Clock  : Net_24/clock_0
Path slack     : 490339p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPIM_EE_IntClock:R#1 vs. SPIM_EE_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6151
-------------------------------------   ---- 
End-of-path arrival time (ps)           6151
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM_EE:BSPIM:state_2\/clock_0                           macrocell20                0      0  RISE       1

Data path
pin name                   model name   delay     AT   slack  edge  Fanout
-------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EE:BSPIM:state_2\/q  macrocell20   1250   1250  483504  RISE       1
Net_24/main_1              macrocell19   4901   6151  490339  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Net_24/clock_0                                            macrocell19                0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EE:BSPIM:BitCounter\/count_2
Path End       : \SPIM_EE:BSPIM:load_cond\/main_5
Capture Clock  : \SPIM_EE:BSPIM:load_cond\/clock_0
Path slack     : 490369p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPIM_EE_IntClock:R#1 vs. SPIM_EE_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6121
-------------------------------------   ---- 
End-of-path arrival time (ps)           6121
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM_EE:BSPIM:BitCounter\/clock                          count7cell                 0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EE:BSPIM:BitCounter\/count_2  count7cell    2110   2110  484931  RISE       1
\SPIM_EE:BSPIM:load_cond\/main_5    macrocell24   4011   6121  490369  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM_EE:BSPIM:load_cond\/clock_0                         macrocell24                0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EE:BSPIM:BitCounter\/count_4
Path End       : \SPIM_EE:BSPIM:load_cond\/main_3
Capture Clock  : \SPIM_EE:BSPIM:load_cond\/clock_0
Path slack     : 490377p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPIM_EE_IntClock:R#1 vs. SPIM_EE_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6113
-------------------------------------   ---- 
End-of-path arrival time (ps)           6113
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM_EE:BSPIM:BitCounter\/clock                          count7cell                 0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EE:BSPIM:BitCounter\/count_4  count7cell    2110   2110  484934  RISE       1
\SPIM_EE:BSPIM:load_cond\/main_3    macrocell24   4003   6113  490377  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM_EE:BSPIM:load_cond\/clock_0                         macrocell24                0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EE:BSPIM:state_1\/q
Path End       : \SPIM_EE:BSPIM:state_2\/main_1
Capture Clock  : \SPIM_EE:BSPIM:state_2\/clock_0
Path slack     : 490495p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPIM_EE_IntClock:R#1 vs. SPIM_EE_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5995
-------------------------------------   ---- 
End-of-path arrival time (ps)           5995
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM_EE:BSPIM:state_1\/clock_0                           macrocell21                0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EE:BSPIM:state_1\/q       macrocell21   1250   1250  484383  RISE       1
\SPIM_EE:BSPIM:state_2\/main_1  macrocell20   4745   5995  490495  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM_EE:BSPIM:state_2\/clock_0                           macrocell20                0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EE:BSPIM:state_1\/q
Path End       : \SPIM_EE:BSPIM:state_1\/main_1
Capture Clock  : \SPIM_EE:BSPIM:state_1\/clock_0
Path slack     : 490495p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPIM_EE_IntClock:R#1 vs. SPIM_EE_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5995
-------------------------------------   ---- 
End-of-path arrival time (ps)           5995
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM_EE:BSPIM:state_1\/clock_0                           macrocell21                0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EE:BSPIM:state_1\/q       macrocell21   1250   1250  484383  RISE       1
\SPIM_EE:BSPIM:state_1\/main_1  macrocell21   4745   5995  490495  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM_EE:BSPIM:state_1\/clock_0                           macrocell21                0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EE:BSPIM:state_1\/q
Path End       : \SPIM_EE:BSPIM:ld_ident\/main_1
Capture Clock  : \SPIM_EE:BSPIM:ld_ident\/clock_0
Path slack     : 490495p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPIM_EE_IntClock:R#1 vs. SPIM_EE_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5995
-------------------------------------   ---- 
End-of-path arrival time (ps)           5995
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM_EE:BSPIM:state_1\/clock_0                           macrocell21                0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EE:BSPIM:state_1\/q        macrocell21   1250   1250  484383  RISE       1
\SPIM_EE:BSPIM:ld_ident\/main_1  macrocell25   4745   5995  490495  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM_EE:BSPIM:ld_ident\/clock_0                          macrocell25                0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EE:BSPIM:BitCounter\/count_0
Path End       : Net_24/main_9
Capture Clock  : Net_24/clock_0
Path slack     : 490532p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPIM_EE_IntClock:R#1 vs. SPIM_EE_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5958
-------------------------------------   ---- 
End-of-path arrival time (ps)           5958
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM_EE:BSPIM:BitCounter\/clock                          count7cell                 0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EE:BSPIM:BitCounter\/count_0  count7cell    2110   2110  484034  RISE       1
Net_24/main_9                       macrocell19   3848   5958  490532  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Net_24/clock_0                                            macrocell19                0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS_HOST:BSPIS:sync_1\/out
Path End       : \SPIS_HOST:BSPIS:dpcounter_one_reg\/main_0
Capture Clock  : \SPIS_HOST:BSPIS:dpcounter_one_reg\/clock_0
Path slack     : 490659p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SPIS_HOST_IntClock:R#1 vs. SPIS_HOST_IntClock:R#2)   500000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5831
-------------------------------------   ---- 
End-of-path arrival time (ps)           5831
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIS_HOST:BSPIS:sync_1\/clock                            synccell                   0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIS_HOST:BSPIS:sync_1\/out                synccell      1480   1480  486867  RISE       1
\SPIS_HOST:BSPIS:dpcounter_one_reg\/main_0  macrocell28   4351   5831  490659  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIS_HOST:BSPIS:dpcounter_one_reg\/clock_0               macrocell28                0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EE:BSPIM:state_0\/q
Path End       : Net_24/main_3
Capture Clock  : Net_24/clock_0
Path slack     : 491154p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPIM_EE_IntClock:R#1 vs. SPIM_EE_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5336
-------------------------------------   ---- 
End-of-path arrival time (ps)           5336
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM_EE:BSPIM:state_0\/clock_0                           macrocell22                0      0  RISE       1

Data path
pin name                   model name   delay     AT   slack  edge  Fanout
-------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EE:BSPIM:state_0\/q  macrocell22   1250   1250  484319  RISE       1
Net_24/main_3              macrocell19   4086   5336  491154  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Net_24/clock_0                                            macrocell19                0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EE:BSPIM:state_1\/q
Path End       : Net_24/main_2
Capture Clock  : Net_24/clock_0
Path slack     : 491218p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPIM_EE_IntClock:R#1 vs. SPIM_EE_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5272
-------------------------------------   ---- 
End-of-path arrival time (ps)           5272
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM_EE:BSPIM:state_1\/clock_0                           macrocell21                0      0  RISE       1

Data path
pin name                   model name   delay     AT   slack  edge  Fanout
-------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EE:BSPIM:state_1\/q  macrocell21   1250   1250  484383  RISE       1
Net_24/main_2              macrocell19   4022   5272  491218  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Net_24/clock_0                                            macrocell19                0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EE:BSPIM:BitCounter\/count_2
Path End       : \SPIM_EE:BSPIM:state_2\/main_5
Capture Clock  : \SPIM_EE:BSPIM:state_2\/clock_0
Path slack     : 491257p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPIM_EE_IntClock:R#1 vs. SPIM_EE_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5233
-------------------------------------   ---- 
End-of-path arrival time (ps)           5233
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM_EE:BSPIM:BitCounter\/clock                          count7cell                 0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EE:BSPIM:BitCounter\/count_2  count7cell    2110   2110  484931  RISE       1
\SPIM_EE:BSPIM:state_2\/main_5      macrocell20   3123   5233  491257  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM_EE:BSPIM:state_2\/clock_0                           macrocell20                0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EE:BSPIM:BitCounter\/count_2
Path End       : \SPIM_EE:BSPIM:state_1\/main_5
Capture Clock  : \SPIM_EE:BSPIM:state_1\/clock_0
Path slack     : 491257p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPIM_EE_IntClock:R#1 vs. SPIM_EE_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5233
-------------------------------------   ---- 
End-of-path arrival time (ps)           5233
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM_EE:BSPIM:BitCounter\/clock                          count7cell                 0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EE:BSPIM:BitCounter\/count_2  count7cell    2110   2110  484931  RISE       1
\SPIM_EE:BSPIM:state_1\/main_5      macrocell21   3123   5233  491257  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM_EE:BSPIM:state_1\/clock_0                           macrocell21                0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EE:BSPIM:BitCounter\/count_2
Path End       : \SPIM_EE:BSPIM:ld_ident\/main_5
Capture Clock  : \SPIM_EE:BSPIM:ld_ident\/clock_0
Path slack     : 491257p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPIM_EE_IntClock:R#1 vs. SPIM_EE_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5233
-------------------------------------   ---- 
End-of-path arrival time (ps)           5233
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM_EE:BSPIM:BitCounter\/clock                          count7cell                 0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EE:BSPIM:BitCounter\/count_2  count7cell    2110   2110  484931  RISE       1
\SPIM_EE:BSPIM:ld_ident\/main_5     macrocell25   3123   5233  491257  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM_EE:BSPIM:ld_ident\/clock_0                          macrocell25                0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EE:BSPIM:BitCounter\/count_4
Path End       : \SPIM_EE:BSPIM:state_2\/main_3
Capture Clock  : \SPIM_EE:BSPIM:state_2\/clock_0
Path slack     : 491269p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPIM_EE_IntClock:R#1 vs. SPIM_EE_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5221
-------------------------------------   ---- 
End-of-path arrival time (ps)           5221
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM_EE:BSPIM:BitCounter\/clock                          count7cell                 0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EE:BSPIM:BitCounter\/count_4  count7cell    2110   2110  484934  RISE       1
\SPIM_EE:BSPIM:state_2\/main_3      macrocell20   3111   5221  491269  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM_EE:BSPIM:state_2\/clock_0                           macrocell20                0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EE:BSPIM:BitCounter\/count_4
Path End       : \SPIM_EE:BSPIM:state_1\/main_3
Capture Clock  : \SPIM_EE:BSPIM:state_1\/clock_0
Path slack     : 491269p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPIM_EE_IntClock:R#1 vs. SPIM_EE_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5221
-------------------------------------   ---- 
End-of-path arrival time (ps)           5221
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM_EE:BSPIM:BitCounter\/clock                          count7cell                 0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EE:BSPIM:BitCounter\/count_4  count7cell    2110   2110  484934  RISE       1
\SPIM_EE:BSPIM:state_1\/main_3      macrocell21   3111   5221  491269  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM_EE:BSPIM:state_1\/clock_0                           macrocell21                0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EE:BSPIM:BitCounter\/count_4
Path End       : \SPIM_EE:BSPIM:ld_ident\/main_3
Capture Clock  : \SPIM_EE:BSPIM:ld_ident\/clock_0
Path slack     : 491269p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPIM_EE_IntClock:R#1 vs. SPIM_EE_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5221
-------------------------------------   ---- 
End-of-path arrival time (ps)           5221
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM_EE:BSPIM:BitCounter\/clock                          count7cell                 0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EE:BSPIM:BitCounter\/count_4  count7cell    2110   2110  484934  RISE       1
\SPIM_EE:BSPIM:ld_ident\/main_3     macrocell25   3111   5221  491269  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM_EE:BSPIM:ld_ident\/clock_0                          macrocell25                0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EE:BSPIM:BitCounter\/count_2
Path End       : Net_24/main_7
Capture Clock  : Net_24/clock_0
Path slack     : 491269p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPIM_EE_IntClock:R#1 vs. SPIM_EE_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5221
-------------------------------------   ---- 
End-of-path arrival time (ps)           5221
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM_EE:BSPIM:BitCounter\/clock                          count7cell                 0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EE:BSPIM:BitCounter\/count_2  count7cell    2110   2110  484931  RISE       1
Net_24/main_7                       macrocell19   3111   5221  491269  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Net_24/clock_0                                            macrocell19                0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EE:BSPIM:BitCounter\/count_4
Path End       : Net_24/main_5
Capture Clock  : Net_24/clock_0
Path slack     : 491281p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPIM_EE_IntClock:R#1 vs. SPIM_EE_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5209
-------------------------------------   ---- 
End-of-path arrival time (ps)           5209
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM_EE:BSPIM:BitCounter\/clock                          count7cell                 0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EE:BSPIM:BitCounter\/count_4  count7cell    2110   2110  484934  RISE       1
Net_24/main_5                       macrocell19   3099   5209  491281  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Net_24/clock_0                                            macrocell19                0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS_HOST:BSPIS:sync_3\/out
Path End       : \SPIS_HOST:BSPIS:mosi_buf_overrun_fin\/main_0
Capture Clock  : \SPIS_HOST:BSPIS:mosi_buf_overrun_fin\/clock_0
Path slack     : 491408p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SPIS_HOST_IntClock:R#1 vs. SPIS_HOST_IntClock:R#2)   500000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5082
-------------------------------------   ---- 
End-of-path arrival time (ps)           5082
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIS_HOST:BSPIS:sync_3\/clock                            synccell                   0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIS_HOST:BSPIS:sync_3\/out                   synccell      1480   1480  483531  RISE       1
\SPIS_HOST:BSPIS:mosi_buf_overrun_fin\/main_0  macrocell29   3602   5082  491408  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIS_HOST:BSPIS:mosi_buf_overrun_fin\/clock_0            macrocell29                0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EE:BSPIM:cnt_enable\/q
Path End       : \SPIM_EE:BSPIM:BitCounter\/enable
Capture Clock  : \SPIM_EE:BSPIM:BitCounter\/clock
Path slack     : 491483p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPIM_EE_IntClock:R#1 vs. SPIM_EE_IntClock:R#2)   500000
- Setup time                                                      -3340
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496660

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5177
-------------------------------------   ---- 
End-of-path arrival time (ps)           5177
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM_EE:BSPIM:cnt_enable\/clock_0                        macrocell26                0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EE:BSPIM:cnt_enable\/q       macrocell26   1250   1250  491483  RISE       1
\SPIM_EE:BSPIM:BitCounter\/enable  count7cell    3927   5177  491483  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM_EE:BSPIM:BitCounter\/clock                          count7cell                 0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EE:BSPIM:state_0\/q
Path End       : Net_54/main_2
Capture Clock  : Net_54/clock_0
Path slack     : 491717p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPIM_EE_IntClock:R#1 vs. SPIM_EE_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4773
-------------------------------------   ---- 
End-of-path arrival time (ps)           4773
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM_EE:BSPIM:state_0\/clock_0                           macrocell22                0      0  RISE       1

Data path
pin name                   model name   delay     AT   slack  edge  Fanout
-------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EE:BSPIM:state_0\/q  macrocell22   1250   1250  484319  RISE       1
Net_54/main_2              macrocell27   3523   4773  491717  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Net_54/clock_0                                            macrocell27                0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_24/q
Path End       : Net_24/main_0
Capture Clock  : Net_24/clock_0
Path slack     : 492087p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPIM_EE_IntClock:R#1 vs. SPIM_EE_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4403
-------------------------------------   ---- 
End-of-path arrival time (ps)           4403
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Net_24/clock_0                                            macrocell19                0      0  RISE       1

Data path
pin name       model name   delay     AT   slack  edge  Fanout
-------------  -----------  -----  -----  ------  ----  ------
Net_24/q       macrocell19   1250   1250  492087  RISE       1
Net_24/main_0  macrocell19   3153   4403  492087  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Net_24/clock_0                                            macrocell19                0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EE:BSPIM:ld_ident\/q
Path End       : Net_24/main_10
Capture Clock  : Net_24/clock_0
Path slack     : 492425p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPIM_EE_IntClock:R#1 vs. SPIM_EE_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4065
-------------------------------------   ---- 
End-of-path arrival time (ps)           4065
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM_EE:BSPIM:ld_ident\/clock_0                          macrocell25                0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EE:BSPIM:ld_ident\/q  macrocell25   1250   1250  492425  RISE       1
Net_24/main_10              macrocell19   2815   4065  492425  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Net_24/clock_0                                            macrocell19                0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EE:BSPIM:ld_ident\/q
Path End       : \SPIM_EE:BSPIM:state_2\/main_9
Capture Clock  : \SPIM_EE:BSPIM:state_2\/clock_0
Path slack     : 492437p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPIM_EE_IntClock:R#1 vs. SPIM_EE_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4053
-------------------------------------   ---- 
End-of-path arrival time (ps)           4053
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM_EE:BSPIM:ld_ident\/clock_0                          macrocell25                0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EE:BSPIM:ld_ident\/q      macrocell25   1250   1250  492425  RISE       1
\SPIM_EE:BSPIM:state_2\/main_9  macrocell20   2803   4053  492437  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM_EE:BSPIM:state_2\/clock_0                           macrocell20                0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EE:BSPIM:ld_ident\/q
Path End       : \SPIM_EE:BSPIM:state_1\/main_9
Capture Clock  : \SPIM_EE:BSPIM:state_1\/clock_0
Path slack     : 492437p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPIM_EE_IntClock:R#1 vs. SPIM_EE_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4053
-------------------------------------   ---- 
End-of-path arrival time (ps)           4053
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM_EE:BSPIM:ld_ident\/clock_0                          macrocell25                0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EE:BSPIM:ld_ident\/q      macrocell25   1250   1250  492425  RISE       1
\SPIM_EE:BSPIM:state_1\/main_9  macrocell21   2803   4053  492437  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM_EE:BSPIM:state_1\/clock_0                           macrocell21                0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EE:BSPIM:ld_ident\/q
Path End       : \SPIM_EE:BSPIM:ld_ident\/main_8
Capture Clock  : \SPIM_EE:BSPIM:ld_ident\/clock_0
Path slack     : 492437p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPIM_EE_IntClock:R#1 vs. SPIM_EE_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4053
-------------------------------------   ---- 
End-of-path arrival time (ps)           4053
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM_EE:BSPIM:ld_ident\/clock_0                          macrocell25                0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EE:BSPIM:ld_ident\/q       macrocell25   1250   1250  492425  RISE       1
\SPIM_EE:BSPIM:ld_ident\/main_8  macrocell25   2803   4053  492437  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM_EE:BSPIM:ld_ident\/clock_0                          macrocell25                0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_54/q
Path End       : Net_54/main_3
Capture Clock  : Net_54/clock_0
Path slack     : 492610p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPIM_EE_IntClock:R#1 vs. SPIM_EE_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3880
-------------------------------------   ---- 
End-of-path arrival time (ps)           3880
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Net_54/clock_0                                            macrocell27                0      0  RISE       1

Data path
pin name       model name   delay     AT   slack  edge  Fanout
-------------  -----------  -----  -----  ------  ----  ------
Net_54/q       macrocell27   1250   1250  492610  RISE       1
Net_54/main_3  macrocell27   2630   3880  492610  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Net_54/clock_0                                            macrocell27                0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EE:BSPIM:state_0\/q
Path End       : \SPIM_EE:BSPIM:state_0\/main_2
Capture Clock  : \SPIM_EE:BSPIM:state_0\/clock_0
Path slack     : 492617p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPIM_EE_IntClock:R#1 vs. SPIM_EE_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3873
-------------------------------------   ---- 
End-of-path arrival time (ps)           3873
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM_EE:BSPIM:state_0\/clock_0                           macrocell22                0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EE:BSPIM:state_0\/q       macrocell22   1250   1250  484319  RISE       1
\SPIM_EE:BSPIM:state_0\/main_2  macrocell22   2623   3873  492617  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM_EE:BSPIM:state_0\/clock_0                           macrocell22                0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EE:BSPIM:state_0\/q
Path End       : Net_3/main_2
Capture Clock  : Net_3/clock_0
Path slack     : 492617p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPIM_EE_IntClock:R#1 vs. SPIM_EE_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3873
-------------------------------------   ---- 
End-of-path arrival time (ps)           3873
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM_EE:BSPIM:state_0\/clock_0                           macrocell22                0      0  RISE       1

Data path
pin name                   model name   delay     AT   slack  edge  Fanout
-------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EE:BSPIM:state_0\/q  macrocell22   1250   1250  484319  RISE       1
Net_3/main_2               macrocell23   2623   3873  492617  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Net_3/clock_0                                             macrocell23                0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3/q
Path End       : Net_3/main_3
Capture Clock  : Net_3/clock_0
Path slack     : 492936p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPIM_EE_IntClock:R#1 vs. SPIM_EE_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Net_3/clock_0                                             macrocell23                0      0  RISE       1

Data path
pin name      model name   delay     AT   slack  edge  Fanout
------------  -----------  -----  -----  ------  ----  ------
Net_3/q       macrocell23   1250   1250  492936  RISE       1
Net_3/main_3  macrocell23   2304   3554  492936  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Net_3/clock_0                                             macrocell23                0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EE:BSPIM:load_cond\/q
Path End       : \SPIM_EE:BSPIM:load_cond\/main_8
Capture Clock  : \SPIM_EE:BSPIM:load_cond\/clock_0
Path slack     : 492987p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPIM_EE_IntClock:R#1 vs. SPIM_EE_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3503
-------------------------------------   ---- 
End-of-path arrival time (ps)           3503
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM_EE:BSPIM:load_cond\/clock_0                         macrocell24                0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EE:BSPIM:load_cond\/q       macrocell24   1250   1250  492987  RISE       1
\SPIM_EE:BSPIM:load_cond\/main_8  macrocell24   2253   3503  492987  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM_EE:BSPIM:load_cond\/clock_0                         macrocell24                0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EE:BSPIM:cnt_enable\/q
Path End       : \SPIM_EE:BSPIM:cnt_enable\/main_3
Capture Clock  : \SPIM_EE:BSPIM:cnt_enable\/clock_0
Path slack     : 492990p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPIM_EE_IntClock:R#1 vs. SPIM_EE_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3500
-------------------------------------   ---- 
End-of-path arrival time (ps)           3500
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM_EE:BSPIM:cnt_enable\/clock_0                        macrocell26                0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EE:BSPIM:cnt_enable\/q       macrocell26   1250   1250  491483  RISE       1
\SPIM_EE:BSPIM:cnt_enable\/main_3  macrocell26   2250   3500  492990  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM_EE:BSPIM:cnt_enable\/clock_0                        macrocell26                0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

