#source:examples/prob_examples/public_examples/EventBPrologPackages/Advance/CAN_Bus/ADVANCESIM12.zip_unpacked/COMPONENT/CBM.bcm
1.5867865166666666E8,4.221084256666667E8,1.05425115E8,8.3555784E7:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20)
5.5997623666666664E7,9.096568766666667E7,5.6309837666666664E7,1.0195339766666667E8:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & (T1_state=T1_WAIT)
6.2842209333333336E7,5.6521759333333336E7,-1.0,8.466905433333333E7:not((T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20)) => (T1_state=T1_WAIT)
5.4859793E7,9.5606292E7,5.7565397666666664E7,9.436195266666667E7:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & not((T1_state=T1_WAIT))
5.2777381666666664E7,5.5798273333333336E7,4.4599200333333336E7,8.936939533333333E7:not((T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20)) => not((T1_state=T1_WAIT))
5.6403192333333336E7,5.6010101333333336E7,-1.0,2.6602835933333334E8:not((T1_state=T1_WAIT)) => (T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20)
5.1459058E7,5.5878940666666664E7,-1.0,6.961462533333333E7:not(not((T1_state=T1_WAIT))) => (T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20)
5.0189599333333336E7,5.6520711666666664E7,8.116185733333333E7,4.8897466E7:not((T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20)) & (T1_state=T1_WAIT)
5.2595981E7,5.6010660666666664E7,-1.0,2.6459391233333334E8:not(not((T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20))) => (T1_state=T1_WAIT)
5.1138579333333336E7,6.2417690666666664E7,5.5068199333333336E7,7.3589223E7:not((T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20)) & not((T1_state=T1_WAIT))
5.2952427333333336E7,5.6048631333333336E7,5.6877903333333336E7,2.37025253E8:not(not((T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20))) => not((T1_state=T1_WAIT))
5.0596564666666664E7,5.5983562333333336E7,-1.0,6.962445E7:not(not((T1_state=T1_WAIT))) => not((T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20))
5.2931312333333336E7,5.6098102E7,-1.0,1.2764342E8:not((T1_state=T1_WAIT)) => not((T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20))
5.2015599666666664E7,6.089117E7,6.910124566666667E7,8.7270665E7:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & (p:INT) & (T1_state=T1_CALC)
5.2414393333333336E7,5.6045278666666664E7,-1.0,8.2870664E7:not((T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20)) => (p:INT) & (T1_state=T1_CALC)
5.2378983666666664E7,6.1089751666666664E7,6.972304233333333E7,8.263294766666667E7:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & not((p:INT) & (T1_state=T1_CALC))
5.3116065333333336E7,5.6493613333333336E7,8.134949733333333E7,4.9537515E7:not((T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20)) => not((p:INT) & (T1_state=T1_CALC))
5.1458196333333336E7,5.5756904333333336E7,-1.0,2.54455007E8:not((p:INT) & (T1_state=T1_CALC)) => (T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20)
5.0632882E7,5.6974749333333336E7,-1.0,6.842539133333333E7:not(not((p:INT) & (T1_state=T1_CALC))) => (T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20)
5.0551261E7,5.6297708333333336E7,8.150815366666667E7,4.7682786E7:not((T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20)) & (p:INT) & (T1_state=T1_CALC)
5.2347136333333336E7,5.6037899333333336E7,-1.0,2.6415179366666666E8:not(not((T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20))) => (p:INT) & (T1_state=T1_CALC)
5.1890537333333336E7,6.957351233333333E7,4.4175705666666664E7,8.783782266666667E7:not((T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20)) & not((p:INT) & (T1_state=T1_CALC))
5.2849271666666664E7,5.5924034E7,4.4329310333333336E7,2.895599826666667E8:not(not((T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20))) => not((p:INT) & (T1_state=T1_CALC))
5.1567055333333336E7,5.6200326333333336E7,-1.0,7.054300233333333E7:not(not((p:INT) & (T1_state=T1_CALC))) => not((T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20))
7.2695045E7,5.6306648333333336E7,-1.0,9.583295033333333E7:not((p:INT) & (T1_state=T1_CALC)) => not((T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20))
5.4067024E7,5.8583892666666664E7,6.9259785E7,9.276170266666667E7:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & (pv=T1_write) & (ppriority=3) & (T1_state=T1_SEND)
5.3602487E7,5.7475558333333336E7,8.313661933333333E7,6.1793239666666664E7:not((T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20)) => (pv=T1_write) & (ppriority=3) & (T1_state=T1_SEND)
5.7173052333333336E7,7.312878233333333E7,5.8355186E7,9.848114533333333E7:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & not((pv=T1_write) & (ppriority=3) & (T1_state=T1_SEND))
5.5388491333333336E7,5.9951688E7,4.5363147666666664E7,8.904935933333333E7:not((T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20)) => not((pv=T1_write) & (ppriority=3) & (T1_state=T1_SEND))
5.4429338E7,5.9879821333333336E7,-1.0,2.764929113333333E8:not((pv=T1_write) & (ppriority=3) & (T1_state=T1_SEND)) => (T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20)
5.2412437666666664E7,5.6761571E7,-1.0,7.010200133333333E7:not(not((pv=T1_write) & (ppriority=3) & (T1_state=T1_SEND))) => (T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20)
5.2032059E7,5.7740489666666664E7,8.090127933333333E7,5.6436599333333336E7:not((T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20)) & (pv=T1_write) & (ppriority=3) & (T1_state=T1_SEND)
5.4526300333333336E7,5.9200731333333336E7,5.7105259666666664E7,2.830334316666667E8:not(not((T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20))) => (pv=T1_write) & (ppriority=3) & (T1_state=T1_SEND)
5.2908194E7,5.9981533666666664E7,4.4647181333333336E7,9.065396266666667E7:not((T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20)) & not((pv=T1_write) & (ppriority=3) & (T1_state=T1_SEND))
5.3756137666666664E7,6.0237036333333336E7,4.5911704666666664E7,2.5251656133333334E8:not(not((T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20))) => not((pv=T1_write) & (ppriority=3) & (T1_state=T1_SEND))
5.2170041666666664E7,5.6206379333333336E7,-1.0,7.111330333333333E7:not(not((pv=T1_write) & (ppriority=3) & (T1_state=T1_SEND))) => not((T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20))
5.5475234E7,5.9980067333333336E7,-1.0,9.739581166666667E7:not((pv=T1_write) & (ppriority=3) & (T1_state=T1_SEND)) => not((T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20))
5.4021022333333336E7,4.4381086E7,8.3013396E7,8.4359028E7:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & (pr=BUSread) & (T2_timer<10) & (T2_evaluated=FALSE) & (T2_state=T2_RCV)
5.5271088E7,5.8544432333333336E7,4.4799156333333336E7,1.0378929266666667E8:not((T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20)) => (pr=BUSread) & (T2_timer<10) & (T2_evaluated=FALSE) & (T2_state=T2_RCV)
5.4119801333333336E7,6.6614290333333336E7,5.7434678333333336E7,9.818778833333333E7:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & not((pr=BUSread) & (T2_timer<10) & (T2_evaluated=FALSE) & (T2_state=T2_RCV))
5.5289293333333336E7,5.9937160666666664E7,4.5829338333333336E7,9.054577866666667E7:not((T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20)) => not((pr=BUSread) & (T2_timer<10) & (T2_evaluated=FALSE) & (T2_state=T2_RCV))
7.8197304E7,5.9433931E7,-1.0,2.4066545066666666E8:not((pr=BUSread) & (T2_timer<10) & (T2_evaluated=FALSE) & (T2_state=T2_RCV)) => (T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20)
5.3218429333333336E7,5.6741340666666664E7,-1.0,7.193463666666667E7:not(not((pr=BUSread) & (T2_timer<10) & (T2_evaluated=FALSE) & (T2_state=T2_RCV))) => (T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20)
5.3216753333333336E7,5.7330149E7,8.2377142E7,6.0670401666666664E7:not((T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20)) & (pr=BUSread) & (T2_timer<10) & (T2_evaluated=FALSE) & (T2_state=T2_RCV)
5.5160529333333336E7,6.0515679666666664E7,9.0312974E7,2.4603207833333334E8:not(not((T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20))) => (pr=BUSread) & (T2_timer<10) & (T2_evaluated=FALSE) & (T2_state=T2_RCV)
5.4134654333333336E7,5.9970032666666664E7,4.5292422E7,8.962445533333333E7:not((T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20)) & not((pr=BUSread) & (T2_timer<10) & (T2_evaluated=FALSE) & (T2_state=T2_RCV))
5.4068258E7,5.9837893333333336E7,4.4881242666666664E7,2.828584093333333E8:not(not((T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20))) => not((pr=BUSread) & (T2_timer<10) & (T2_evaluated=FALSE) & (T2_state=T2_RCV))
5.2931381333333336E7,5.6346737E7,-1.0,7.0120812E7:not(not((pr=BUSread) & (T2_timer<10) & (T2_evaluated=FALSE) & (T2_state=T2_RCV))) => not((T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20))
5.2352863333333336E7,5.9060397333333336E7,-1.0,1.2151542966666667E8:not((pr=BUSread) & (T2_timer<10) & (T2_evaluated=FALSE) & (T2_state=T2_RCV)) => not((T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20))
5.1790664E7,7.027178566666667E7,5.6085018666666664E7,1.00867878E8:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & (T2_state=T2_WAIT)
5.5781115666666664E7,5.9869089E7,-1.0,2.710628916666667E8:not((T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20)) => (T2_state=T2_WAIT)
5.2789813666666664E7,7.6046612E7,4.4076298666666664E7,1.0674693066666667E8:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & not((T2_state=T2_WAIT))
5.4349695333333336E7,5.7264731E7,4.3221953666666664E7,8.624723366666667E7:not((T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20)) => not((T2_state=T2_WAIT))
5.2707819666666664E7,5.7276650333333336E7,-1.0,2.40703188E8:not((T2_state=T2_WAIT)) => (T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20)
5.1885462333333336E7,7.668305233333333E7,-1.0,6.931994166666667E7:not(not((T2_state=T2_WAIT))) => (T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20)
5.2788160333333336E7,5.6555539E7,7.985815366666667E7,5.1005322333333336E7:not((T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20)) & (T2_state=T2_WAIT)
5.5595640333333336E7,5.9890274333333336E7,-1.0,1.12835834E8:not(not((T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20))) => (T2_state=T2_WAIT)
5.4030404666666664E7,6.4162628333333336E7,4.4491947333333336E7,8.9696299E7:not((T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20)) & not((T2_state=T2_WAIT))
5.3874891E7,5.7182481333333336E7,4.4586442333333336E7,2.826999633333333E8:not(not((T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20))) => not((T2_state=T2_WAIT))
5.1687788333333336E7,6.1940325333333336E7,-1.0,6.759069466666667E7:not(not((T2_state=T2_WAIT))) => not((T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20))
5.2541085333333336E7,5.6114049333333336E7,-1.0,6.1272642333333336E7:not((T2_state=T2_WAIT)) => not((T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20))
5.3650421333333336E7,7.578866466666667E7,5.7433164666666664E7,1.07420038E8:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & (T1_timer<5) & (T1_evaluated=FALSE) & (T1_state=T1_EN)
5.4041858333333336E7,5.8594089666666664E7,4.3593649E7,9.7545691E7:not((T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20)) => (T1_timer<5) & (T1_evaluated=FALSE) & (T1_state=T1_EN)
5.3619365E7,6.5016438E7,5.8011148E7,1.2871057133333333E8:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & not((T1_timer<5) & (T1_evaluated=FALSE) & (T1_state=T1_EN))
5.6026491666666664E7,5.9945519E7,4.4560857E7,1.0384106766666667E8:not((T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20)) => not((T1_timer<5) & (T1_evaluated=FALSE) & (T1_state=T1_EN))
5.4075894E7,5.8639021E7,-1.0,2.3617165266666666E8:not((T1_timer<5) & (T1_evaluated=FALSE) & (T1_state=T1_EN)) => (T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20)
5.2324903333333336E7,5.6413668666666664E7,-1.0,6.8262405E7:not(not((T1_timer<5) & (T1_evaluated=FALSE) & (T1_state=T1_EN))) => (T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20)
5.2784971E7,5.6926512666666664E7,8.048579366666667E7,9.350136866666667E7:not((T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20)) & (T1_timer<5) & (T1_evaluated=FALSE) & (T1_state=T1_EN)
5.4612904333333336E7,5.8674151E7,4.4660613666666664E7,2.66017045E8:not(not((T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20))) => (T1_timer<5) & (T1_evaluated=FALSE) & (T1_state=T1_EN)
5.400603E7,6.0029211666666664E7,4.5170316E7,1.0293508666666667E8:not((T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20)) & not((T1_timer<5) & (T1_evaluated=FALSE) & (T1_state=T1_EN))
5.5291388333333336E7,6.0063644E7,4.5377767666666664E7,2.890055823333333E8:not(not((T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20))) => not((T1_timer<5) & (T1_evaluated=FALSE) & (T1_state=T1_EN))
5.2530563E7,5.6526974E7,-1.0,1.07277445E8:not(not((T1_timer<5) & (T1_evaluated=FALSE) & (T1_state=T1_EN))) => not((T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20))
5.3499400666666664E7,6.0029165666666664E7,-1.0,9.5945278E7:not((T1_timer<5) & (T1_evaluated=FALSE) & (T1_state=T1_EN)) => not((T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20))
5.238215E7,7.472907933333333E7,4.5251960333333336E7,1.1457760566666667E8:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & (T2_state=T2_CALC)
5.3893468333333336E7,5.9912460333333336E7,-1.0,2.849790233333333E8:not((T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20)) => (T2_state=T2_CALC)
5.209913E7,6.4892656E7,8.1195591E7,7.106588033333333E7:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & not((T2_state=T2_CALC))
5.3018614E7,5.6603939333333336E7,8.139528966666667E7,5.1043781666666664E7:not((T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20)) => not((T2_state=T2_CALC))
5.2190459E7,5.6706419666666664E7,-1.0,2.59044184E8:not((T2_state=T2_CALC)) => (T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20)
5.1564634E7,5.6444491333333336E7,-1.0,6.896647533333333E7:not(not((T2_state=T2_CALC))) => (T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20)
5.2114285333333336E7,5.6465653666666664E7,8.012795E7,5.0915110333333336E7:not((T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20)) & (T2_state=T2_CALC)
5.5236074E7,5.9593821E7,-1.0,7.628451433333333E7:not(not((T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20))) => (T2_state=T2_CALC)
5.1362956333333336E7,6.4583329333333336E7,8.198512333333333E7,4.9545197E7:not((T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20)) & not((T2_state=T2_CALC))
5.2602057333333336E7,5.6044044666666664E7,5.5913232E7,2.741745533333333E8:not(not((T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20))) => not((T2_state=T2_CALC))
5.1397317666666664E7,5.6804197666666664E7,-1.0,7.007720766666667E7:not(not((T2_state=T2_CALC))) => not((T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20))
5.2682048333333336E7,5.5835941333333336E7,-1.0,5.9376824E7:not((T2_state=T2_CALC)) => not((T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20))
5.8614576333333336E7,6.5754870333333336E7,3.1926638333333332E7,8.525765266666667E7:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & (T1_timer>0 or T1_evaluated=TRUE) & (T2_timer>0 or T2_evaluated=TRUE) & ((BUSwrite=({} oftype POW(INT**INT))&preadprime=BUSread)or(BUSwrite/=({} oftype POW(INT**INT))&preadprime=BUSwrite(max(dom(BUSwrite)))))
5.5846976333333336E7,6.1317248E7,5.0403756E7,1.65735927E8:not((T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20)) => (T1_timer>0 or T1_evaluated=TRUE) & (T2_timer>0 or T2_evaluated=TRUE) & ((BUSwrite=({} oftype POW(INT**INT))&preadprime=BUSread)or(BUSwrite/=({} oftype POW(INT**INT))&preadprime=BUSwrite(max(dom(BUSwrite)))))
5.4816631E7,7.341569066666667E7,4.8758202E7,1.2865649133333333E8:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & not((T1_timer>0 or T1_evaluated=TRUE) & (T2_timer>0 or T2_evaluated=TRUE) & ((BUSwrite=({} oftype POW(INT**INT))&preadprime=BUSread)or(BUSwrite/=({} oftype POW(INT**INT))&preadprime=BUSwrite(max(dom(BUSwrite))))))
5.3858734666666664E7,6.0044507E7,4.9678035E7,1.2861195566666667E8:not((T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20)) => not((T1_timer>0 or T1_evaluated=TRUE) & (T2_timer>0 or T2_evaluated=TRUE) & ((BUSwrite=({} oftype POW(INT**INT))&preadprime=BUSread)or(BUSwrite/=({} oftype POW(INT**INT))&preadprime=BUSwrite(max(dom(BUSwrite))))))
5.2619471E7,5.7990986666666664E7,7.5318028E7,5.3423413666666664E7:not((T1_timer>0 or T1_evaluated=TRUE) & (T2_timer>0 or T2_evaluated=TRUE) & ((BUSwrite=({} oftype POW(INT**INT))&preadprime=BUSread)or(BUSwrite/=({} oftype POW(INT**INT))&preadprime=BUSwrite(max(dom(BUSwrite)))))) => (T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20)
9.303564366666667E7,8.735042333333333E7,9.3106789E7,3.713723416666667E8:not(not((T1_timer>0 or T1_evaluated=TRUE) & (T2_timer>0 or T2_evaluated=TRUE) & ((BUSwrite=({} oftype POW(INT**INT))&preadprime=BUSread)or(BUSwrite/=({} oftype POW(INT**INT))&preadprime=BUSwrite(max(dom(BUSwrite))))))) => (T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20)
5.2532006333333336E7,6.0076307666666664E7,5.073811E7,1.00565791E8:not((T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20)) & (T1_timer>0 or T1_evaluated=TRUE) & (T2_timer>0 or T2_evaluated=TRUE) & ((BUSwrite=({} oftype POW(INT**INT))&preadprime=BUSread)or(BUSwrite/=({} oftype POW(INT**INT))&preadprime=BUSwrite(max(dom(BUSwrite)))))
5.5283706666666664E7,6.2561819666666664E7,5.0609764333333336E7,3.176983373333333E8:not(not((T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20))) => (T1_timer>0 or T1_evaluated=TRUE) & (T2_timer>0 or T2_evaluated=TRUE) & ((BUSwrite=({} oftype POW(INT**INT))&preadprime=BUSread)or(BUSwrite/=({} oftype POW(INT**INT))&preadprime=BUSwrite(max(dom(BUSwrite)))))
5.3505197333333336E7,5.9918676666666664E7,4.7086807E7,1.0624484266666667E8:not((T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20)) & not((T1_timer>0 or T1_evaluated=TRUE) & (T2_timer>0 or T2_evaluated=TRUE) & ((BUSwrite=({} oftype POW(INT**INT))&preadprime=BUSread)or(BUSwrite/=({} oftype POW(INT**INT))&preadprime=BUSwrite(max(dom(BUSwrite))))))
5.4597189666666664E7,6.2679036666666664E7,4.8368208666666664E7,2.71127448E8:not(not((T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20))) => not((T1_timer>0 or T1_evaluated=TRUE) & (T2_timer>0 or T2_evaluated=TRUE) & ((BUSwrite=({} oftype POW(INT**INT))&preadprime=BUSread)or(BUSwrite/=({} oftype POW(INT**INT))&preadprime=BUSwrite(max(dom(BUSwrite))))))
5.1616433333333336E7,5.9995851333333336E7,6.0070557666666664E7,1.6069077866666666E8:not(not((T1_timer>0 or T1_evaluated=TRUE) & (T2_timer>0 or T2_evaluated=TRUE) & ((BUSwrite=({} oftype POW(INT**INT))&preadprime=BUSread)or(BUSwrite/=({} oftype POW(INT**INT))&preadprime=BUSwrite(max(dom(BUSwrite))))))) => not((T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20))
5.2367553E7,5.9979508E7,6.1253017333333336E7,7.807687466666667E7:not((T1_timer>0 or T1_evaluated=TRUE) & (T2_timer>0 or T2_evaluated=TRUE) & ((BUSwrite=({} oftype POW(INT**INT))&preadprime=BUSread)or(BUSwrite/=({} oftype POW(INT**INT))&preadprime=BUSwrite(max(dom(BUSwrite)))))) => not((T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20))
5.2726188E7,5.7394961333333336E7,7.605285133333333E7,5.4639001333333336E7:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & (T1_state=T1_WAIT) & (p:INT) & (T1_state=T1_CALC)
5.2762017E7,7.606777333333333E7,4.5233894666666664E7,1.0591230466666667E8:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & (not((T1_state=T1_WAIT)) => (p:INT) & (T1_state=T1_CALC))
5.1660270666666664E7,7.337048E7,4.5252961666666664E7,1.2252307566666667E8:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & (T1_state=T1_WAIT) & not((p:INT) & (T1_state=T1_CALC))
5.3582651666666664E7,9.7338472E7,7.100733E7,7.960735333333333E7:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & ((T1_state=T1_WAIT) => not((p:INT) & (T1_state=T1_CALC)))
5.0441284333333336E7,6.3971403E7,7.600161066666667E7,5.3178852666666664E7:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & (T1_state=T1_WAIT) & (pv=T1_write) & (ppriority=3) & (T1_state=T1_SEND)
5.4534635E7,7.330743666666667E7,4.4956811E7,1.05328408E8:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & (not((T1_state=T1_WAIT)) => (pv=T1_write) & (ppriority=3) & (T1_state=T1_SEND))
5.302171E7,7.3444023E7,4.5456432333333336E7,1.2222767033333333E8:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & (T1_state=T1_WAIT) & not((pv=T1_write) & (ppriority=3) & (T1_state=T1_SEND))
5.379746E7,7.334161266666667E7,4.6285378666666664E7,1.0539904066666667E8:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & ((T1_state=T1_WAIT) => not((pv=T1_write) & (ppriority=3) & (T1_state=T1_SEND)))
5.3699682333333336E7,7.6065772E7,4.5972675333333336E7,1.3327700466666667E8:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & (T1_state=T1_WAIT) & (pr=BUSread) & (T2_timer<10) & (T2_evaluated=FALSE) & (T2_state=T2_RCV)
5.3001386E7,6.8466621E7,-1.0,1.2742470033333333E8:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & (not((T1_state=T1_WAIT)) => (pr=BUSread) & (T2_timer<10) & (T2_evaluated=FALSE) & (T2_state=T2_RCV))
5.1776044333333336E7,7.403034033333333E7,6.0434291333333336E7,1.1390233366666667E8:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & (T1_state=T1_WAIT) & not((pr=BUSread) & (T2_timer<10) & (T2_evaluated=FALSE) & (T2_state=T2_RCV))
5.3693047666666664E7,7.203178533333333E7,-1.0,1.0663353233333333E8:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & ((T1_state=T1_WAIT) => not((pr=BUSread) & (T2_timer<10) & (T2_evaluated=FALSE) & (T2_state=T2_RCV)))
5.2029079E7,7.197812433333333E7,4.6042726333333336E7,1.24554247E8:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & (T1_state=T1_WAIT) & (T2_state=T2_WAIT)
5.2946653666666664E7,7.470542666666667E7,-1.0,1.0271103566666667E8:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & (not((T1_state=T1_WAIT)) => (T2_state=T2_WAIT))
5.2109559666666664E7,7.334319533333333E7,4.6258210333333336E7,1.56266892E8:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & (T1_state=T1_WAIT) & not((T2_state=T2_WAIT))
5.2608319E7,7.3367384E7,-1.0,1.0530312566666667E8:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & ((T1_state=T1_WAIT) => not((T2_state=T2_WAIT)))
4.8855234666666664E7,6.0171641666666664E7,7.589000433333333E7,5.7234978666666664E7:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & (T1_state=T1_WAIT) & (T1_timer<5) & (T1_evaluated=FALSE) & (T1_state=T1_EN)
5.3344190666666664E7,6.6925316666666664E7,5.7568261E7,9.351466133333333E7:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & (not((T1_state=T1_WAIT)) => (T1_timer<5) & (T1_evaluated=FALSE) & (T1_state=T1_EN))
5.3417151666666664E7,7.335974766666667E7,5.7943495E7,1.08221164E8:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & (T1_state=T1_WAIT) & not((T1_timer<5) & (T1_evaluated=FALSE) & (T1_state=T1_EN))
5.3601671666666664E7,7.606765733333333E7,4.7126919E7,1.41795243E8:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & ((T1_state=T1_WAIT) => not((T1_timer<5) & (T1_evaluated=FALSE) & (T1_state=T1_EN)))
5.2869153333333336E7,7.2025104E7,4.6004872666666664E7,1.23960875E8:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & (T1_state=T1_WAIT) & (T2_state=T2_CALC)
5.2935852E7,7.598075133333333E7,-1.0,1.0598473E8:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & (not((T1_state=T1_WAIT)) => (T2_state=T2_CALC))
5.3514556666666664E7,7.435531166666667E7,5.8751651666666664E7,1.1140674166666667E8:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & (T1_state=T1_WAIT) & not((T2_state=T2_CALC))
5.1344937333333336E7,7.211007766666667E7,-1.0,1.0518574533333333E8:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & ((T1_state=T1_WAIT) => not((T2_state=T2_CALC)))
5.5248506E7,9.676924233333333E7,1.8870648666666668E7,1.0928996866666667E8:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & (T1_state=T1_WAIT) & (T1_timer>0 or T1_evaluated=TRUE) & (T2_timer>0 or T2_evaluated=TRUE) & ((BUSwrite=({} oftype POW(INT**INT))&preadprime=BUSread)or(BUSwrite/=({} oftype POW(INT**INT))&preadprime=BUSwrite(max(dom(BUSwrite)))))
5.2848643E7,6.1395726666666664E7,-1.0,1.2779930566666667E8:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & (not((T1_state=T1_WAIT)) => (T1_timer>0 or T1_evaluated=TRUE) & (T2_timer>0 or T2_evaluated=TRUE) & ((BUSwrite=({} oftype POW(INT**INT))&preadprime=BUSread)or(BUSwrite/=({} oftype POW(INT**INT))&preadprime=BUSwrite(max(dom(BUSwrite))))))
5.3275140666666664E7,6.3324347333333336E7,6.3534778666666664E7,1.320024E8:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & (T1_state=T1_WAIT) & not((T1_timer>0 or T1_evaluated=TRUE) & (T2_timer>0 or T2_evaluated=TRUE) & ((BUSwrite=({} oftype POW(INT**INT))&preadprime=BUSread)or(BUSwrite/=({} oftype POW(INT**INT))&preadprime=BUSwrite(max(dom(BUSwrite))))))
5.4343945E7,5.3224133333333336E7,-1.0,9.249919266666667E7:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & ((T1_state=T1_WAIT) => not((T1_timer>0 or T1_evaluated=TRUE) & (T2_timer>0 or T2_evaluated=TRUE) & ((BUSwrite=({} oftype POW(INT**INT))&preadprime=BUSread)or(BUSwrite/=({} oftype POW(INT**INT))&preadprime=BUSwrite(max(dom(BUSwrite)))))))
7.460776466666667E7,5.7983770666666664E7,7.590562566666667E7,5.5935092666666664E7:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & (p:INT) & (T1_state=T1_CALC) & (pv=T1_write) & (ppriority=3) & (T1_state=T1_SEND)
5.3659314666666664E7,6.4787079333333336E7,7.099077833333333E7,8.088021E7:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & (not((p:INT) & (T1_state=T1_CALC)) => (pv=T1_write) & (ppriority=3) & (T1_state=T1_SEND))
5.3814176E7,8.2356073E7,5.8263228333333336E7,1.09521702E8:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & (p:INT) & (T1_state=T1_CALC) & not((pv=T1_write) & (ppriority=3) & (T1_state=T1_SEND))
5.3739701666666664E7,7.212225333333333E7,4.5822400666666664E7,1.05298027E8:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & ((p:INT) & (T1_state=T1_CALC) => not((pv=T1_write) & (ppriority=3) & (T1_state=T1_SEND)))
5.4268004333333336E7,7.213861966666667E7,4.5930212333333336E7,1.3457949733333334E8:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & (p:INT) & (T1_state=T1_CALC) & (pr=BUSread) & (T2_timer<10) & (T2_evaluated=FALSE) & (T2_state=T2_RCV)
5.3315345666666664E7,9.2918497E7,-1.0,1.07552783E8:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & (not((p:INT) & (T1_state=T1_CALC)) => (pr=BUSread) & (T2_timer<10) & (T2_evaluated=FALSE) & (T2_state=T2_RCV))
5.4152882333333336E7,7.2087845E7,4.8077296E7,1.26201151E8:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & (p:INT) & (T1_state=T1_CALC) & not((pr=BUSread) & (T2_timer<10) & (T2_evaluated=FALSE) & (T2_state=T2_RCV))
5.5051065E7,7.218229333333333E7,-1.0,1.0571057933333333E8:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & ((p:INT) & (T1_state=T1_CALC) => not((pr=BUSread) & (T2_timer<10) & (T2_evaluated=FALSE) & (T2_state=T2_RCV)))
5.1012120333333336E7,6.9560149E7,4.5337143333333336E7,1.23897413E8:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & (p:INT) & (T1_state=T1_CALC) & (T2_state=T2_WAIT)
5.4427568E7,7.209755333333333E7,-1.0,1.05611754E8:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & (not((p:INT) & (T1_state=T1_CALC)) => (T2_state=T2_WAIT))
5.4144524666666664E7,9.304747033333333E7,4.6451949666666664E7,1.19769141E8:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & (p:INT) & (T1_state=T1_CALC) & not((T2_state=T2_WAIT))
5.4384406E7,7.213191466666667E7,-1.0,1.0390364633333333E8:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & ((p:INT) & (T1_state=T1_CALC) => not((T2_state=T2_WAIT)))
5.0025286333333336E7,5.8622422E7,7.609142633333333E7,5.4537312333333336E7:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & (p:INT) & (T1_state=T1_CALC) & (T1_timer<5) & (T1_evaluated=FALSE) & (T1_state=T1_EN)
5.4711077666666664E7,7.330899633333333E7,4.5264205666666664E7,1.0442398666666667E8:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & (not((p:INT) & (T1_state=T1_CALC)) => (T1_timer<5) & (T1_evaluated=FALSE) & (T1_state=T1_EN))
5.3964823333333336E7,7.2140133E7,4.4995432666666664E7,1.2068734433333333E8:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & (p:INT) & (T1_state=T1_CALC) & not((T1_timer<5) & (T1_evaluated=FALSE) & (T1_state=T1_EN))
5.3894889E7,7.194872133333333E7,4.6533664E7,1.0607661766666667E8:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & ((p:INT) & (T1_state=T1_CALC) => not((T1_timer<5) & (T1_evaluated=FALSE) & (T1_state=T1_EN)))
5.2360918333333336E7,6.8102585E7,5.8103664666666664E7,1.4888823033333334E8:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & (p:INT) & (T1_state=T1_CALC) & (T2_state=T2_CALC)
5.2864683666666664E7,7.4801295E7,-1.0,1.0513764833333333E8:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & (not((p:INT) & (T1_state=T1_CALC)) => (T2_state=T2_CALC))
5.2645102666666664E7,7.209066166666667E7,4.5899924666666664E7,1.1871181366666667E8:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & (p:INT) & (T1_state=T1_CALC) & not((T2_state=T2_CALC))
5.3645206333333336E7,7.2019773E7,-1.0,1.04056947E8:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & ((p:INT) & (T1_state=T1_CALC) => not((T2_state=T2_CALC)))
5.507949E7,7.599492933333333E7,3.7228499666666664E7,1.2443311866666667E8:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & (p:INT) & (T1_state=T1_CALC) & (T1_timer>0 or T1_evaluated=TRUE) & (T2_timer>0 or T2_evaluated=TRUE) & ((BUSwrite=({} oftype POW(INT**INT))&preadprime=BUSread)or(BUSwrite/=({} oftype POW(INT**INT))&preadprime=BUSwrite(max(dom(BUSwrite)))))
7.438427266666667E7,7.199998433333333E7,-1.0,1.2700446533333333E8:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & (not((p:INT) & (T1_state=T1_CALC)) => (T1_timer>0 or T1_evaluated=TRUE) & (T2_timer>0 or T2_evaluated=TRUE) & ((BUSwrite=({} oftype POW(INT**INT))&preadprime=BUSread)or(BUSwrite/=({} oftype POW(INT**INT))&preadprime=BUSwrite(max(dom(BUSwrite))))))
5.3972273666666664E7,7.205471666666667E7,5.0861961E7,1.43845876E8:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & (p:INT) & (T1_state=T1_CALC) & not((T1_timer>0 or T1_evaluated=TRUE) & (T2_timer>0 or T2_evaluated=TRUE) & ((BUSwrite=({} oftype POW(INT**INT))&preadprime=BUSread)or(BUSwrite/=({} oftype POW(INT**INT))&preadprime=BUSwrite(max(dom(BUSwrite))))))
5.2926982E7,7.2015047E7,-1.0,1.15317318E8:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & ((p:INT) & (T1_state=T1_CALC) => not((T1_timer>0 or T1_evaluated=TRUE) & (T2_timer>0 or T2_evaluated=TRUE) & ((BUSwrite=({} oftype POW(INT**INT))&preadprime=BUSread)or(BUSwrite/=({} oftype POW(INT**INT))&preadprime=BUSwrite(max(dom(BUSwrite)))))))
5.518963E7,7.335325233333333E7,4.6466150666666664E7,1.72871681E8:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & (pv=T1_write) & (ppriority=3) & (T1_state=T1_SEND) & (pr=BUSread) & (T2_timer<10) & (T2_evaluated=FALSE) & (T2_state=T2_RCV)
5.5235865E7,7.201393E7,-1.0,1.0881153233333333E8:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & (not((pv=T1_write) & (ppriority=3) & (T1_state=T1_SEND)) => (pr=BUSread) & (T2_timer<10) & (T2_evaluated=FALSE) & (T2_state=T2_RCV))
5.4143849333333336E7,1.08068468E8,4.8030386E7,1.3179767266666667E8:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & (pv=T1_write) & (ppriority=3) & (T1_state=T1_SEND) & not((pr=BUSread) & (T2_timer<10) & (T2_evaluated=FALSE) & (T2_state=T2_RCV))
5.6406753666666664E7,6.2510952E7,-1.0,7.328760166666667E7:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & ((pv=T1_write) & (ppriority=3) & (T1_state=T1_SEND) => not((pr=BUSread) & (T2_timer<10) & (T2_evaluated=FALSE) & (T2_state=T2_RCV)))
5.3161881E7,7.185289866666667E7,5.9457794E7,1.1994244033333333E8:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & (pv=T1_write) & (ppriority=3) & (T1_state=T1_SEND) & (T2_state=T2_WAIT)
5.4041905E7,7.204656833333333E7,-1.0,1.3941866E8:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & (not((pv=T1_write) & (ppriority=3) & (T1_state=T1_SEND)) => (T2_state=T2_WAIT))
5.3096695666666664E7,7.332908733333333E7,4.6292386E7,1.2614679066666667E8:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & (pv=T1_write) & (ppriority=3) & (T1_state=T1_SEND) & not((T2_state=T2_WAIT))
5.3089502333333336E7,7.202089066666667E7,-1.0,1.0744026866666667E8:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & ((pv=T1_write) & (ppriority=3) & (T1_state=T1_SEND) => not((T2_state=T2_WAIT)))
5.0998501E7,6.064903E7,6.4456636666666664E7,5.4818260666666664E7:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & (pv=T1_write) & (ppriority=3) & (T1_state=T1_SEND) & (T1_timer<5) & (T1_evaluated=FALSE) & (T1_state=T1_EN)
5.4768766333333336E7,7.208167566666667E7,8.350857066666667E7,7.160347233333333E7:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & (not((pv=T1_write) & (ppriority=3) & (T1_state=T1_SEND)) => (T1_timer<5) & (T1_evaluated=FALSE) & (T1_state=T1_EN))
5.3768429333333336E7,1.21352606E8,5.778868E7,1.5038511533333334E8:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & (pv=T1_write) & (ppriority=3) & (T1_state=T1_SEND) & not((T1_timer<5) & (T1_evaluated=FALSE) & (T1_state=T1_EN))
5.4532027666666664E7,7.200138133333333E7,4.7669516E7,1.0881444266666667E8:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & ((pv=T1_write) & (ppriority=3) & (T1_state=T1_SEND) => not((T1_timer<5) & (T1_evaluated=FALSE) & (T1_state=T1_EN)))
5.3409818333333336E7,7.197237366666667E7,4.7790295333333336E7,1.3476199233333334E8:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & (pv=T1_write) & (ppriority=3) & (T1_state=T1_SEND) & (T2_state=T2_CALC)
5.5108264666666664E7,7.197968433333333E7,-1.0,1.08738176E8:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & (not((pv=T1_write) & (ppriority=3) & (T1_state=T1_SEND)) => (T2_state=T2_CALC))
5.2780943666666664E7,7.204440366666667E7,4.7457641333333336E7,1.4860788733333334E8:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & (pv=T1_write) & (ppriority=3) & (T1_state=T1_SEND) & not((T2_state=T2_CALC))
5.3672747E7,7.173391233333333E7,-1.0,8.164802233333333E7:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & ((pv=T1_write) & (ppriority=3) & (T1_state=T1_SEND) => not((T2_state=T2_CALC)))
5.6482904666666664E7,7.6070777E7,3.778581E7,1.3291492333333333E8:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & (pv=T1_write) & (ppriority=3) & (T1_state=T1_SEND) & (T1_timer>0 or T1_evaluated=TRUE) & (T2_timer>0 or T2_evaluated=TRUE) & ((BUSwrite=({} oftype POW(INT**INT))&preadprime=BUSread)or(BUSwrite/=({} oftype POW(INT**INT))&preadprime=BUSwrite(max(dom(BUSwrite)))))
5.5974692333333336E7,7.195673E7,5.8638904333333336E7,1.6726740666666666E8:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & (not((pv=T1_write) & (ppriority=3) & (T1_state=T1_SEND)) => (T1_timer>0 or T1_evaluated=TRUE) & (T2_timer>0 or T2_evaluated=TRUE) & ((BUSwrite=({} oftype POW(INT**INT))&preadprime=BUSread)or(BUSwrite/=({} oftype POW(INT**INT))&preadprime=BUSwrite(max(dom(BUSwrite))))))
5.5832798E7,7.2105701E7,5.2658023333333336E7,1.86340386E8:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & (pv=T1_write) & (ppriority=3) & (T1_state=T1_SEND) & not((T1_timer>0 or T1_evaluated=TRUE) & (T2_timer>0 or T2_evaluated=TRUE) & ((BUSwrite=({} oftype POW(INT**INT))&preadprime=BUSread)or(BUSwrite/=({} oftype POW(INT**INT))&preadprime=BUSwrite(max(dom(BUSwrite))))))
5.6450893333333336E7,7.2014791E7,-1.0,1.1859787966666667E8:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & ((pv=T1_write) & (ppriority=3) & (T1_state=T1_SEND) => not((T1_timer>0 or T1_evaluated=TRUE) & (T2_timer>0 or T2_evaluated=TRUE) & ((BUSwrite=({} oftype POW(INT**INT))&preadprime=BUSread)or(BUSwrite/=({} oftype POW(INT**INT))&preadprime=BUSwrite(max(dom(BUSwrite)))))))
5.1745407333333336E7,6.02294E7,7.5977562E7,5.5823905E7:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & (pr=BUSread) & (T2_timer<10) & (T2_evaluated=FALSE) & (T2_state=T2_RCV) & (T2_state=T2_WAIT)
5.5656448666666664E7,7.0683709E7,4.6174726333333336E7,1.0670991533333333E8:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & (not((pr=BUSread) & (T2_timer<10) & (T2_evaluated=FALSE) & (T2_state=T2_RCV)) => (T2_state=T2_WAIT))
5.4781826333333336E7,7.2126095E7,4.6000473E7,1.2837530966666667E8:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & (pr=BUSread) & (T2_timer<10) & (T2_evaluated=FALSE) & (T2_state=T2_RCV) & not((T2_state=T2_WAIT))
5.6063321333333336E7,7.334948133333333E7,4.6578735E7,1.05774973E8:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & ((pr=BUSread) & (T2_timer<10) & (T2_evaluated=FALSE) & (T2_state=T2_RCV) => not((T2_state=T2_WAIT)))
7.9580022E7,7.248249466666667E7,4.7410986666666664E7,1.4004273933333334E8:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & (pr=BUSread) & (T2_timer<10) & (T2_evaluated=FALSE) & (T2_state=T2_RCV) & (T1_timer<5) & (T1_evaluated=FALSE) & (T1_state=T1_EN)
5.5734787666666664E7,6.941413433333333E7,-1.0,1.0754691633333333E8:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & (not((pr=BUSread) & (T2_timer<10) & (T2_evaluated=FALSE) & (T2_state=T2_RCV)) => (T1_timer<5) & (T1_evaluated=FALSE) & (T1_state=T1_EN))
5.4461022666666664E7,7.4628461E7,4.8658212666666664E7,1.3198910766666667E8:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & (pr=BUSread) & (T2_timer<10) & (T2_evaluated=FALSE) & (T2_state=T2_RCV) & not((T1_timer<5) & (T1_evaluated=FALSE) & (T1_state=T1_EN))
5.6263416666666664E7,7.330597E7,-1.0,1.0783869033333333E8:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & ((pr=BUSread) & (T2_timer<10) & (T2_evaluated=FALSE) & (T2_state=T2_RCV) => not((T1_timer<5) & (T1_evaluated=FALSE) & (T1_state=T1_EN)))
5.1705574666666664E7,6.0019597E7,7.602388966666667E7,5.5916142E7:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & (pr=BUSread) & (T2_timer<10) & (T2_evaluated=FALSE) & (T2_state=T2_RCV) & (T2_state=T2_CALC)
4.2075392666666664E7,7.099578333333333E7,7.178326733333333E7,1.1623959533333333E8:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & (not((pr=BUSread) & (T2_timer<10) & (T2_evaluated=FALSE) & (T2_state=T2_RCV)) => (T2_state=T2_CALC))
5.3316044333333336E7,7.207427233333333E7,7.1074797E7,1.0358721866666667E8:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & (pr=BUSread) & (T2_timer<10) & (T2_evaluated=FALSE) & (T2_state=T2_RCV) & not((T2_state=T2_CALC))
5.4100571666666664E7,7.2067032E7,4.6763977666666664E7,1.05124518E8:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & ((pr=BUSread) & (T2_timer<10) & (T2_evaluated=FALSE) & (T2_state=T2_RCV) => not((T2_state=T2_CALC)))
5.5990267333333336E7,7.5882578E7,3.8486318333333336E7,1.2798620066666667E8:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & (pr=BUSread) & (T2_timer<10) & (T2_evaluated=FALSE) & (T2_state=T2_RCV) & (T1_timer>0 or T1_evaluated=TRUE) & (T2_timer>0 or T2_evaluated=TRUE) & ((BUSwrite=({} oftype POW(INT**INT))&preadprime=BUSread)or(BUSwrite/=({} oftype POW(INT**INT))&preadprime=BUSwrite(max(dom(BUSwrite)))))
5.6227634333333336E7,7.195803333333333E7,5.6296777E7,1.9914455133333334E8:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & (not((pr=BUSread) & (T2_timer<10) & (T2_evaluated=FALSE) & (T2_state=T2_RCV)) => (T1_timer>0 or T1_evaluated=TRUE) & (T2_timer>0 or T2_evaluated=TRUE) & ((BUSwrite=({} oftype POW(INT**INT))&preadprime=BUSread)or(BUSwrite/=({} oftype POW(INT**INT))&preadprime=BUSwrite(max(dom(BUSwrite))))))
5.5894025666666664E7,6.1814727333333336E7,6.3968935333333336E7,1.3236708866666667E8:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & (pr=BUSread) & (T2_timer<10) & (T2_evaluated=FALSE) & (T2_state=T2_RCV) & not((T1_timer>0 or T1_evaluated=TRUE) & (T2_timer>0 or T2_evaluated=TRUE) & ((BUSwrite=({} oftype POW(INT**INT))&preadprime=BUSread)or(BUSwrite/=({} oftype POW(INT**INT))&preadprime=BUSwrite(max(dom(BUSwrite))))))
5.4735056333333336E7,7.2068173E7,-1.0,1.1653555966666667E8:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & ((pr=BUSread) & (T2_timer<10) & (T2_evaluated=FALSE) & (T2_state=T2_RCV) => not((T1_timer>0 or T1_evaluated=TRUE) & (T2_timer>0 or T2_evaluated=TRUE) & ((BUSwrite=({} oftype POW(INT**INT))&preadprime=BUSread)or(BUSwrite/=({} oftype POW(INT**INT))&preadprime=BUSwrite(max(dom(BUSwrite)))))))
5.3002527E7,7.195449466666667E7,4.652519E7,1.2876670066666667E8:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & (T2_state=T2_WAIT) & (T1_timer<5) & (T1_evaluated=FALSE) & (T1_state=T1_EN)
5.2881422E7,7.329675066666667E7,-1.0,1.4028653133333334E8:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & (not((T2_state=T2_WAIT)) => (T1_timer<5) & (T1_evaluated=FALSE) & (T1_state=T1_EN))
5.3881619E7,7.203849066666667E7,4.7196597333333336E7,1.21628782E8:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & (T2_state=T2_WAIT) & not((T1_timer<5) & (T1_evaluated=FALSE) & (T1_state=T1_EN))
5.3529991666666664E7,7.1955705E7,-1.0,1.0406721433333333E8:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & ((T2_state=T2_WAIT) => not((T1_timer<5) & (T1_evaluated=FALSE) & (T1_state=T1_EN)))
4.8508845666666664E7,5.8757494666666664E7,7.599930566666667E7,5.451792E7:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & (T2_state=T2_WAIT) & (T2_state=T2_CALC)
5.3374478333333336E7,7.081484766666667E7,4.5430498E7,1.06134702E8:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & (not((T2_state=T2_WAIT)) => (T2_state=T2_CALC))
5.3764541666666664E7,8.978015533333333E7,4.546181E7,1.2033196866666667E8:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & (T2_state=T2_WAIT) & not((T2_state=T2_CALC))
5.3129428333333336E7,7.073595066666667E7,4.626538E7,1.4165027566666666E8:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & ((T2_state=T2_WAIT) => not((T2_state=T2_CALC)))
5.4103202E7,7.336661533333333E7,5.7476443333333336E7,1.41163016E8:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & (T2_state=T2_WAIT) & (T1_timer>0 or T1_evaluated=TRUE) & (T2_timer>0 or T2_evaluated=TRUE) & ((BUSwrite=({} oftype POW(INT**INT))&preadprime=BUSread)or(BUSwrite/=({} oftype POW(INT**INT))&preadprime=BUSwrite(max(dom(BUSwrite)))))
5.532894E7,6.801530633333333E7,-1.0,1.4788174733333334E8:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & (not((T2_state=T2_WAIT)) => (T1_timer>0 or T1_evaluated=TRUE) & (T2_timer>0 or T2_evaluated=TRUE) & ((BUSwrite=({} oftype POW(INT**INT))&preadprime=BUSread)or(BUSwrite/=({} oftype POW(INT**INT))&preadprime=BUSwrite(max(dom(BUSwrite))))))
5.5017843333333336E7,7.072126033333333E7,5.0921419666666664E7,1.7851467033333334E8:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & (T2_state=T2_WAIT) & not((T1_timer>0 or T1_evaluated=TRUE) & (T2_timer>0 or T2_evaluated=TRUE) & ((BUSwrite=({} oftype POW(INT**INT))&preadprime=BUSread)or(BUSwrite/=({} oftype POW(INT**INT))&preadprime=BUSwrite(max(dom(BUSwrite))))))
5.5136480666666664E7,7.079166066666667E7,-1.0,1.1635932633333333E8:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & ((T2_state=T2_WAIT) => not((T1_timer>0 or T1_evaluated=TRUE) & (T2_timer>0 or T2_evaluated=TRUE) & ((BUSwrite=({} oftype POW(INT**INT))&preadprime=BUSread)or(BUSwrite/=({} oftype POW(INT**INT))&preadprime=BUSwrite(max(dom(BUSwrite)))))))
5.3350010333333336E7,7.166037E7,5.8884234E7,1.1617722733333333E8:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & (T1_timer<5) & (T1_evaluated=FALSE) & (T1_state=T1_EN) & (T2_state=T2_CALC)
5.4191132333333336E7,7.191673333333333E7,-1.0,1.0555590433333333E8:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & (not((T1_timer<5) & (T1_evaluated=FALSE) & (T1_state=T1_EN)) => (T2_state=T2_CALC))
5.4461767333333336E7,7.1984131E7,4.7426445333333336E7,1.25902928E8:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & (T1_timer<5) & (T1_evaluated=FALSE) & (T1_state=T1_EN) & not((T2_state=T2_CALC))
8.010744E7,7.175244366666667E7,-1.0,1.05892074E8:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & ((T1_timer<5) & (T1_evaluated=FALSE) & (T1_state=T1_EN) => not((T2_state=T2_CALC)))
5.6110906E7,6.8702289E7,-1.0,1.0067113533333333E8:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & (T1_timer<5) & (T1_evaluated=FALSE) & (T1_state=T1_EN) & (T1_timer>0 or T1_evaluated=TRUE) & (T2_timer>0 or T2_evaluated=TRUE) & ((BUSwrite=({} oftype POW(INT**INT))&preadprime=BUSread)or(BUSwrite/=({} oftype POW(INT**INT))&preadprime=BUSwrite(max(dom(BUSwrite)))))
5.6471962666666664E7,7.192164566666667E7,-1.0,1.6353567E8:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & (not((T1_timer<5) & (T1_evaluated=FALSE) & (T1_state=T1_EN)) => (T1_timer>0 or T1_evaluated=TRUE) & (T2_timer>0 or T2_evaluated=TRUE) & ((BUSwrite=({} oftype POW(INT**INT))&preadprime=BUSread)or(BUSwrite/=({} oftype POW(INT**INT))&preadprime=BUSwrite(max(dom(BUSwrite))))))
5.6613042E7,7.3264764E7,5.1187934E7,1.8418478133333334E8:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & (T1_timer<5) & (T1_evaluated=FALSE) & (T1_state=T1_EN) & not((T1_timer>0 or T1_evaluated=TRUE) & (T2_timer>0 or T2_evaluated=TRUE) & ((BUSwrite=({} oftype POW(INT**INT))&preadprime=BUSread)or(BUSwrite/=({} oftype POW(INT**INT))&preadprime=BUSwrite(max(dom(BUSwrite))))))
5.5298815E7,7.2047942E7,-1.0,1.16409775E8:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & ((T1_timer<5) & (T1_evaluated=FALSE) & (T1_state=T1_EN) => not((T1_timer>0 or T1_evaluated=TRUE) & (T2_timer>0 or T2_evaluated=TRUE) & ((BUSwrite=({} oftype POW(INT**INT))&preadprime=BUSread)or(BUSwrite/=({} oftype POW(INT**INT))&preadprime=BUSwrite(max(dom(BUSwrite)))))))
5.7342371E7,7.470056066666667E7,3.79677E7,1.28417983E8:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & (T2_state=T2_CALC) & (T1_timer>0 or T1_evaluated=TRUE) & (T2_timer>0 or T2_evaluated=TRUE) & ((BUSwrite=({} oftype POW(INT**INT))&preadprime=BUSread)or(BUSwrite/=({} oftype POW(INT**INT))&preadprime=BUSwrite(max(dom(BUSwrite)))))
5.5111128333333336E7,7.078148666666667E7,-1.0,1.6571753533333334E8:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & (not((T2_state=T2_CALC)) => (T1_timer>0 or T1_evaluated=TRUE) & (T2_timer>0 or T2_evaluated=TRUE) & ((BUSwrite=({} oftype POW(INT**INT))&preadprime=BUSread)or(BUSwrite/=({} oftype POW(INT**INT))&preadprime=BUSwrite(max(dom(BUSwrite))))))
5.425676E7,7.056211533333333E7,5.1904016666666664E7,1.4740671033333334E8:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & (T2_state=T2_CALC) & not((T1_timer>0 or T1_evaluated=TRUE) & (T2_timer>0 or T2_evaluated=TRUE) & ((BUSwrite=({} oftype POW(INT**INT))&preadprime=BUSread)or(BUSwrite/=({} oftype POW(INT**INT))&preadprime=BUSwrite(max(dom(BUSwrite))))))
5.4486305E7,7.0647089E7,-1.0,1.1910001466666667E8:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & ((T2_state=T2_CALC) => not((T1_timer>0 or T1_evaluated=TRUE) & (T2_timer>0 or T2_evaluated=TRUE) & ((BUSwrite=({} oftype POW(INT**INT))&preadprime=BUSread)or(BUSwrite/=({} oftype POW(INT**INT))&preadprime=BUSwrite(max(dom(BUSwrite)))))))
