$date
	Fri Feb 17 10:30:02 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_alu $end
$scope module test_uut $end
$var wire 8 ! A [7:0] $end
$var wire 8 " ALU_Out [7:0] $end
$var wire 4 # ALU_Sel [3:0] $end
$var wire 8 $ B [7:0] $end
$var wire 9 % tmp [8:0] $end
$var wire 1 & CarryOut $end
$var reg 8 ' ALU_Result [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1000 '
0&
b1100 %
b10 $
b1 #
b1000 "
b1010 !
$end
#10000
b10100 "
b10100 '
b10 #
#20000
b101 "
b101 '
b11 #
#30000
b10100 "
b10100 '
b100 #
#40000
b101 "
b101 '
b101 #
#50000
b10100 "
b10100 '
b110 #
#60000
b101 "
b101 '
b111 #
#70000
b10 "
b10 '
b1000 #
#80000
b1010 "
b1010 '
b1001 #
#90000
b1000 "
b1000 '
b1010 #
#100000
b11110101 "
b11110101 '
b1011 #
#110000
b11111101 "
b11111101 '
b1100 #
#120000
b11110111 "
b11110111 '
b1101 #
#130000
b1 "
b1 '
b1110 #
#140000
b0 "
b0 '
b1111 #
#150000
b1100 "
b1100 '
b0 #
#160000
1&
b0 "
b0 '
b1010 $
b100000000 %
b11110110 !
