#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri Mar 14 13:38:03 2025
# Process ID: 9624
# Current directory: C:/harman/FPGA_Harman-1/MY_first_UART_0313/MY_first_UART_0313.runs/synth_1
# Command line: vivado.exe -log uart.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source uart.tcl
# Log file: C:/harman/FPGA_Harman-1/MY_first_UART_0313/MY_first_UART_0313.runs/synth_1/uart.vds
# Journal file: C:/harman/FPGA_Harman-1/MY_first_UART_0313/MY_first_UART_0313.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source uart.tcl -notrace
Command: synth_design -top uart -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7432
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1085.156 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'uart' [C:/harman/FPGA_Harman-1/MY_first_UART_0313/MY_first_UART_0313.srcs/sources_1/new/uart.v:3]
	Parameter BAUD_RATE bound to: 9600 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'btn_debounce' [C:/harman/FPGA_Harman-1/MY_first_UART_0313/MY_first_UART_0313.srcs/sources_1/imports/FPGA_Harman-1/my_btn_debounce.v:3]
INFO: [Synth 8-6157] synthesizing module 'm_1khz' [C:/harman/FPGA_Harman-1/MY_first_UART_0313/MY_first_UART_0313.srcs/sources_1/imports/FPGA_Harman-1/my_btn_debounce.v:57]
	Parameter COUNT_MAX bound to: 100000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'm_1khz' (1#1) [C:/harman/FPGA_Harman-1/MY_first_UART_0313/MY_first_UART_0313.srcs/sources_1/imports/FPGA_Harman-1/my_btn_debounce.v:57]
WARNING: [Synth 8-567] referenced signal 'q_reg' should be on the sensitivity list [C:/harman/FPGA_Harman-1/MY_first_UART_0313/MY_first_UART_0313.srcs/sources_1/imports/FPGA_Harman-1/my_btn_debounce.v:30]
INFO: [Synth 8-6155] done synthesizing module 'btn_debounce' (2#1) [C:/harman/FPGA_Harman-1/MY_first_UART_0313/MY_first_UART_0313.srcs/sources_1/imports/FPGA_Harman-1/my_btn_debounce.v:3]
INFO: [Synth 8-6157] synthesizing module 'boud_tick_gen' [C:/harman/FPGA_Harman-1/MY_first_UART_0313/MY_first_UART_0313.srcs/sources_1/new/uart.v:150]
	Parameter BAUD_RATE bound to: 9600 - type: integer 
	Parameter BUAD_COUNT bound to: 10416 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'boud_tick_gen' (3#1) [C:/harman/FPGA_Harman-1/MY_first_UART_0313/MY_first_UART_0313.srcs/sources_1/new/uart.v:150]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/harman/FPGA_Harman-1/MY_first_UART_0313/MY_first_UART_0313.srcs/sources_1/new/uart.v:36]
	Parameter IDLE bound to: 4'b0000 
	Parameter START bound to: 4'b0001 
	Parameter D0 bound to: 4'b0010 
	Parameter D1 bound to: 4'b0011 
	Parameter D2 bound to: 4'b0100 
	Parameter D3 bound to: 4'b0101 
	Parameter D4 bound to: 5'b00110 
	Parameter D5 bound to: 4'b0111 
	Parameter D6 bound to: 4'b1000 
	Parameter D7 bound to: 4'b1001 
	Parameter STOP bound to: 4'b1010 
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (4#1) [C:/harman/FPGA_Harman-1/MY_first_UART_0313/MY_first_UART_0313.srcs/sources_1/new/uart.v:36]
WARNING: [Synth 8-7071] port 'tx_done' of module 'uart_tx' is unconnected for instance 'U_Tx' [C:/harman/FPGA_Harman-1/MY_first_UART_0313/MY_first_UART_0313.srcs/sources_1/new/uart.v:26]
WARNING: [Synth 8-7023] instance 'U_Tx' of module 'uart_tx' has 7 connections declared, but only 6 given [C:/harman/FPGA_Harman-1/MY_first_UART_0313/MY_first_UART_0313.srcs/sources_1/new/uart.v:26]
INFO: [Synth 8-6155] done synthesizing module 'uart' (5#1) [C:/harman/FPGA_Harman-1/MY_first_UART_0313/MY_first_UART_0313.srcs/sources_1/new/uart.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1085.156 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1085.156 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1085.156 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1085.156 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/harman/FPGA_Harman-1/MY_first_UART_0313/MY_first_UART_0313.srcs/constrs_1/imports/FPGA_Harman-1/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/harman/FPGA_Harman-1/MY_first_UART_0313/MY_first_UART_0313.srcs/constrs_1/imports/FPGA_Harman-1/Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/harman/FPGA_Harman-1/MY_first_UART_0313/MY_first_UART_0313.srcs/constrs_1/imports/FPGA_Harman-1/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/uart_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/uart_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1182.898 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1182.898 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1182.898 ; gain = 97.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1182.898 ; gain = 97.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1182.898 ; gain = 97.742
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'done_next_reg' [C:/harman/FPGA_Harman-1/MY_first_UART_0313/MY_first_UART_0313.srcs/sources_1/new/uart.v:77]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1182.898 ; gain = 97.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   17 Bit       Adders := 1     
	   2 Input   14 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input   17 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 1     
	  12 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1182.898 ; gain = 97.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1182.898 ; gain = 97.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1182.898 ; gain = 97.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1182.898 ; gain = 97.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1185.762 ; gain = 100.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1185.762 ; gain = 100.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1185.762 ; gain = 100.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1185.762 ; gain = 100.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1185.762 ; gain = 100.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1185.762 ; gain = 100.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |     2|
|4     |LUT2   |    13|
|5     |LUT3   |     3|
|6     |LUT4   |     9|
|7     |LUT5   |     6|
|8     |LUT6   |    20|
|9     |FDCE   |    46|
|10    |FDPE   |     1|
|11    |IBUF   |     3|
|12    |OBUF   |     1|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1185.762 ; gain = 100.605
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1185.762 ; gain = 2.863
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1185.762 ; gain = 100.605
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1191.070 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1202.121 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 1202.121 ; gain = 116.965
INFO: [Common 17-1381] The checkpoint 'C:/harman/FPGA_Harman-1/MY_first_UART_0313/MY_first_UART_0313.runs/synth_1/uart.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file uart_utilization_synth.rpt -pb uart_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Mar 14 13:38:37 2025...
