
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.168707                       # Number of seconds simulated
sim_ticks                                168707288000                       # Number of ticks simulated
final_tick                               168707288000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 197924                       # Simulator instruction rate (inst/s)
host_op_rate                                   225197                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              101615080                       # Simulator tick rate (ticks/s)
host_mem_usage                                 683636                       # Number of bytes of host memory used
host_seconds                                  1660.26                       # Real time elapsed on the host
sim_insts                                   328605771                       # Number of instructions simulated
sim_ops                                     373885101                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 168707288000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           26560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          332928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::l2.prefetcher     15908864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16268352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        26560                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         26560                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     14082368                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        14082368                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              415                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             5202                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::l2.prefetcher       248576                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              254193                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        220037                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             220037                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             157432                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data            1973406                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::l2.prefetcher      94298617                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              96429456                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        157432                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           157432                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        83472197                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             83472197                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        83472197                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            157432                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data           1973406                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher     94298617                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            179901653                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      254194                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     220037                       # Number of write requests accepted
system.mem_ctrls.readBursts                    254194                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   220037                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               16256512                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   11904                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                14080576                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16268416                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             14082368                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    186                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             16101                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             15620                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             15542                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             15666                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             15642                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             15642                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             16515                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             16764                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             16298                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             15806                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            15637                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            15628                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            15888                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            15644                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            15695                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            15920                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             13693                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             13568                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             13481                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             13542                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             13569                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             13568                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             14452                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             14550                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             14147                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             13568                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            13569                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            13568                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            13739                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            13586                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            13621                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            13788                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  168707271000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                254194                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               220037                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  221777                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    4573                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    4088                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    3957                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    3940                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    3919                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    3918                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    3917                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    3916                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  10526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  10870                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  11963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  12031                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  12057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  12076                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  12087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  12087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  12093                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  12096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  12107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  12113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  12123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  12124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  12377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  13123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  12852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  13690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       136010                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    223.033012                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   150.360902                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.938021                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        52369     38.50%     38.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        42357     31.14%     69.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        16243     11.94%     81.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         6935      5.10%     86.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         5310      3.90%     90.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         4482      3.30%     93.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         4802      3.53%     97.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2167      1.59%     99.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1345      0.99%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       136010                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        12071                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      21.040676                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    286.586354                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        12070     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30720-31743            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         12071                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        12071                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.226245                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.168938                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.525023                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1141      9.45%      9.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              296      2.45%     11.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             8973     74.34%     86.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              501      4.15%     90.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              237      1.96%     92.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              254      2.10%     94.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              224      1.86%     96.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              172      1.42%     97.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              129      1.07%     98.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25              110      0.91%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               34      0.28%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         12071                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   6016276650                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             10778926650                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 1270040000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     23685.38                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                42435.38                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        96.36                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        83.46                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     96.43                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     83.47                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.40                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.75                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.65                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.15                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.85                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   220566                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  117430                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.83                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                53.37                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     355749.14                       # Average gap between requests
system.mem_ctrls.pageHitRate                    71.30                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                484377600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                257433825                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               910292880                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              576408060                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         10600696080.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           6980610450                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            951934080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     29538893970                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     11603372640                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      15062087580                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            76972635135                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            456.249596                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         150905820951                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE   1706278274                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    4502934000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  55910025500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  30216135010                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   11592220025                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  64779695191                       # Time in different power states
system.mem_ctrls_1.actEnergy                486812340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                258724125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               903324240                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              572038920                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         9901850400.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           6514813290                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            894075360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     28723801950                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     10073075520                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      16583362920                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            74917541235                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            444.068195                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         152080285333                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE   1554099014                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    4205448000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  62856789500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  26231007152                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   10867455653                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  62992488681                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 168707288000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                99644471                       # Number of BP lookups
system.cpu.branchPred.condPredicted          60160110                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           4862015                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             58352368                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                57996621                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.390347                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                12715608                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect             989348                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             824                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                509                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              315                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted           52                       # Number of mispredicted indirect branches.
system.cpu.branchPred.atLeastOneCorrectExpert      3461537                       # Number of mispredicts where there was at least one correct not-selected scheme.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 168707288000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 168707288000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 168707288000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 168707288000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                   129                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    168707288000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        337414577                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            4430164                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      528525718                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    99644471                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           70712738                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     328073098                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 9738220                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  304                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           112                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles          423                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                 179003905                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   259                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          337373211                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.784796                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.106116                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 35905073     10.64%     10.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                142785993     42.32%     52.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 16690105      4.95%     57.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                141992040     42.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            337373211                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.295318                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.566399                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 32089340                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              84388575                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 190616472                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              25410118                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                4868706                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved             51295341                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   405                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              531038456                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts              14062954                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                4868706                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 57427198                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                21250043                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles       31290219                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 189821799                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              32715246                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              508043643                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts               6116579                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents               9985229                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                      1                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents               16348007                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  43132                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents              814                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands           503738057                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             684890796                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        548455561                       # Number of integer rename lookups
system.cpu.rename.vec_rename_lookups             6795                       # Number of vector rename lookups
system.cpu.rename.CommittedMaps             370893916                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                132844141                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts            1841024                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts        1303291                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  52460521                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads            160049354                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            72224729                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads          47042232                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           521760                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  491686158                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded             1303189                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 447697556                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued            403848                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined       119104245                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     82851415                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved         302843                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     337373211                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.327010                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.109531                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           101742789     30.16%     30.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            87230269     25.86%     56.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            89863009     26.64%     82.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            53407307     15.83%     98.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             5129837      1.52%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       337373211                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                30461812     25.24%     25.24% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     25.24% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     25.24% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     25.24% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     25.24% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     25.24% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     25.24% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     25.24% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     25.24% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     25.24% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     25.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     25.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     25.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      5      0.00%     25.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                    198      0.00%     25.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     25.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     25.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     25.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     25.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     25.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     25.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     25.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     25.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     25.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     25.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     25.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     25.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     25.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     25.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     25.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     25.24% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead               66401378     55.01%     80.24% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite              23846275     19.76%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass               202      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             239671355     53.53%     53.53% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              1501735      0.34%     53.87% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     2      0.00%     53.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     53.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     53.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     53.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     53.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     53.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     53.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     53.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     53.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  411      0.00%     53.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     53.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  808      0.00%     53.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                  808      0.00%     53.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     53.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 799      0.00%     53.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     53.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     53.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     53.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     53.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     53.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     53.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     53.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     53.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     53.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     53.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     53.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     53.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     53.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     53.87% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead            139219729     31.10%     84.97% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            67301707     15.03%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              447697556                       # Type of FU issued
system.cpu.iq.rate                           1.326847                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                   120709668                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.269623                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads         1353868938                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         612094084                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    437995341                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              568400064                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads         49977947                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads     50098225                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses       498196                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         7167                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores     17440096                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads       178827                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          2217                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                4868706                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                10947319                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles               2216695                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           501529268                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts             160049354                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             72224729                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts            1303188                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents               2289940                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           7167                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        3532267                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect      3139362                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              6671629                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             440877621                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts             136208790                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           6819935                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                       8539921                       # number of nop insts executed
system.cpu.iew.exec_refs                    201273364                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 72777034                       # Number of branches executed
system.cpu.iew.exec_stores                   65064574                       # Number of stores executed
system.cpu.iew.exec_rate                     1.306635                       # Inst execution rate
system.cpu.iew.wb_sent                      439127832                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     438000291                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 283574923                       # num instructions producing a value
system.cpu.iew.wb_consumers                 428547073                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.298107                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.661712                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts       114433802                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls         1000346                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           4861611                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    321557300                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.186263                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.933135                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    174560911     54.29%     54.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     66299791     20.62%     74.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     31343122      9.75%     84.65% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     10116443      3.15%     87.80% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     15879794      4.94%     92.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      6819225      2.12%     94.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      2752012      0.86%     95.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      2299252      0.72%     96.43% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8     11486750      3.57%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    321557300                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            336172171                       # Number of instructions committed
system.cpu.commit.committedOps              381451501                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                      164735762                       # Number of memory references committed
system.cpu.commit.loads                     109951129                       # Number of loads committed
system.cpu.commit.membars                     1000216                       # Number of memory barriers committed
system.cpu.commit.branches                   63101514                       # Number of branches committed
system.cpu.commit.vec_insts                      4848                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 337424266                       # Number of committed integer instructions.
system.cpu.commit.function_calls              9567964                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass          202      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        215212439     56.42%     56.42% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult         1500462      0.39%     56.81% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                2      0.00%     56.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     56.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     56.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     56.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     56.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     56.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     56.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     56.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     56.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             411      0.00%     56.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     56.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             808      0.00%     56.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp             808      0.00%     56.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     56.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            607      0.00%     56.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     56.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     56.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     56.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     56.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     56.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     56.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     56.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     56.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     56.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     56.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     56.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     56.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.81% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead       109951129     28.82%     85.64% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       54784633     14.36%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         381451501                       # Class of committed instruction
system.cpu.commit.bw_lim_events              11486750                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    805954176                       # The number of ROB reads
system.cpu.rob.rob_writes                  1007598453                       # The number of ROB writes
system.cpu.timesIdled                             330                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           41366                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   328605771                       # Number of Instructions Simulated
system.cpu.committedOps                     373885101                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.026807                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.026807                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.973893                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.973893                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                483838158                       # number of integer regfile reads
system.cpu.int_regfile_writes               327620012                       # number of integer regfile writes
system.cpu.vec_regfile_reads                     6069                       # number of vector regfile reads
system.cpu.vec_regfile_writes                    3339                       # number of vector regfile writes
system.cpu.cc_regfile_reads                 107573667                       # number of cc regfile reads
system.cpu.cc_regfile_writes                106173975                       # number of cc regfile writes
system.cpu.misc_regfile_reads               485565489                       # number of misc regfile reads
system.cpu.misc_regfile_writes                2000431                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 168707288000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           1190734                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1022.863204                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           137065462                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1191758                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            115.011153                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle         595958000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1022.863204                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.998890                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998890                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          195                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          816                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         282455688                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        282455688                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 168707288000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     81284246                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        81284246                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     53478709                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       53478709                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data      1302292                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total      1302292                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data      1000215                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total      1000215                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data     134762955                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        134762955                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    134762955                       # number of overall hits
system.cpu.dcache.overall_hits::total       134762955                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      3260190                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3260190                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       305714                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       305714                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data          599                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          599                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data      3565904                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3565904                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      3565904                       # number of overall misses
system.cpu.dcache.overall_misses::total       3565904                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  24286760500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  24286760500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   3376621940                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3376621940                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data     61251000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     61251000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  27663382440                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  27663382440                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  27663382440                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  27663382440                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     84544436                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     84544436                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     53784423                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     53784423                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data      1302891                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total      1302891                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data      1000215                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total      1000215                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    138328859                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    138328859                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    138328859                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    138328859                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.038562                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.038562                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.005684                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005684                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.000460                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000460                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.025778                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.025778                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.025778                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.025778                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data  7449.492361                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  7449.492361                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 11045.035360                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 11045.035360                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 102255.425710                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 102255.425710                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data  7757.747387                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  7757.747387                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data  7757.747387                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  7757.747387                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         9504                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            1117                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets     8.508505                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      1190734                       # number of writebacks
system.cpu.dcache.writebacks::total           1190734                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data      2355620                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2355620                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data        18755                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        18755                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data          370                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          370                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data      2374375                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2374375                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data      2374375                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2374375                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       904570                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       904570                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       286959                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       286959                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data          229                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          229                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      1191529                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1191529                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      1191529                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1191529                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   7420615000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7420615000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   2869490442                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2869490442                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data     49527500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     49527500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  10290105442                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  10290105442                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  10290105442                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  10290105442                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.010699                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010699                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.005335                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005335                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.000176                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000176                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.008614                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.008614                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.008614                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.008614                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data  8203.472368                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  8203.472368                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data  9999.653058                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total  9999.653058                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 216277.292576                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 216277.292576                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data  8636.051193                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total  8636.051193                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data  8636.051193                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total  8636.051193                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 168707288000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 168707288000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 168707288000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements                90                       # number of replacements
system.cpu.icache.tags.tagsinuse           311.645825                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           179003356                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               435                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          411501.967816                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   311.645825                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.608683                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.608683                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          345                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           60                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          285                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.673828                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         358008239                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        358008239                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 168707288000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    179003356                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       179003356                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     179003356                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        179003356                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    179003356                       # number of overall hits
system.cpu.icache.overall_hits::total       179003356                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          546                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           546                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          546                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            546                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          546                       # number of overall misses
system.cpu.icache.overall_misses::total           546                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     45904989                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     45904989                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     45904989                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     45904989                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     45904989                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     45904989                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    179003902                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    179003902                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    179003902                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    179003902                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    179003902                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    179003902                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000003                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000003                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 84075.071429                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 84075.071429                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 84075.071429                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 84075.071429                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 84075.071429                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 84075.071429                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        15431                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               123                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   125.455285                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           90                       # number of writebacks
system.cpu.icache.writebacks::total                90                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          109                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          109                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          109                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          109                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          109                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          109                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          437                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          437                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          437                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          437                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          437                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          437                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     38964991                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     38964991                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     38964991                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     38964991                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     38964991                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     38964991                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 89164.739130                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 89164.739130                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 89164.739130                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 89164.739130                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 89164.739130                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 89164.739130                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 168707288000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 168707288000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 168707288000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued          2250155                       # number of hwpf issued
system.l2.prefetcher.pfIdentified             2250156                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                174268                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 168707288000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                    220507                       # number of replacements
system.l2.tags.tagsinuse                 29716.529644                       # Cycle average of tags in use
system.l2.tags.total_refs                     1182000                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    252298                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.684936                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    29694.770174                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher    21.759470                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.906212                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.000664                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.906877                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            18                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         31773                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2           10                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          222                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1344                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          223                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        10584                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        19400                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.000549                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.969635                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  20498818                       # Number of tag accesses
system.l2.tags.data_accesses                 20498818                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 168707288000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      1186573                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1186573                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         3725                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             3725                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             282788                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                282788                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst              21                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 21                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data         903751                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            903751                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                    21                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               1186539                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1186560                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                   21                       # number of overall hits
system.l2.overall_hits::cpu.data              1186539                       # number of overall hits
system.l2.overall_hits::total                 1186560                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data             4171                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                4171                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           416                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              416                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data         1048                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1048                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 416                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                5219                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5635                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                416                       # number of overall misses
system.l2.overall_misses::cpu.data               5219                       # number of overall misses
system.l2.overall_misses::total                  5635                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data    600148500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     600148500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     38451500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     38451500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data    236808500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    236808500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      38451500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data     836957000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        875408500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     38451500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data    836957000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       875408500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      1186573                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1186573                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         3725                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         3725                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         286959                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            286959                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          437                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            437                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data       904799                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        904799                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               437                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           1191758                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1192195                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              437                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          1191758                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1192195                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.014535                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.014535                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.951945                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.951945                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.001158                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.001158                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.951945                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.004379                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.004727                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.951945                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.004379                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.004727                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 143885.998561                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 143885.998561                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 92431.490385                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 92431.490385                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 225962.309160                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 225962.309160                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 92431.490385                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 160367.311746                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 155351.996451                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 92431.490385                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 160367.311746                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 155351.996451                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                       117                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::writebacks               220037                       # number of writebacks
system.l2.writebacks::total                    220037                       # number of writebacks
system.l2.ReadExReq_mshr_hits::cpu.data            16                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total               16                       # number of ReadExReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu.data               17                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  17                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.data              17                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 17                       # number of overall MSHR hits
system.l2.HardPFReq_mshr_misses::l2.prefetcher       248806                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total         248806                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         4155                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           4155                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          416                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          416                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data         1047                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1047                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            416                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data           5202                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5618                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           416                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data          5202                       # number of overall MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher       248806                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           254424                       # number of overall MSHR misses
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher  17883404298                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total  17883404298                       # number of HardPFReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data    572052500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    572052500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     35961500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     35961500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data    230462000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    230462000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     35961500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data    802514500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    838476000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     35961500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data    802514500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher  17883404298                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  18721880298                       # number of overall MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.014479                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.014479                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.951945                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.951945                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.001157                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.001157                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.951945                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.004365                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.004712                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.951945                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.004365                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.213408                       # mshr miss rate for overall accesses
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher 71876.901272                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 71876.901272                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 137678.098676                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 137678.098676                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 86445.913462                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 86445.913462                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 220116.523400                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 220116.523400                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 86445.913462                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 154270.376778                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 149248.131007                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 86445.913462                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 154270.376778                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher 71876.901272                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73585.354754                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests        474701                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       221036                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 168707288000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             250038                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       220037                       # Transaction distribution
system.membus.trans_dist::CleanEvict              470                       # Transaction distribution
system.membus.trans_dist::ReadExReq              4155                       # Transaction distribution
system.membus.trans_dist::ReadExResp             4155                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        250039                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       728894                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 728894                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     30350720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                30350720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            254194                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  254194    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              254194                       # Request fanout histogram
system.membus.reqLayer0.occupancy          1520290522                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1334525725                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.8                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      2383019                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      1190828                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests          526                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            230                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          230                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 168707288000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            905234                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1406610                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         4251                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             470                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq           276434                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           286959                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          286959                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           437                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       904799                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          962                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      3574250                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3575212                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        33600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    152479488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              152513088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          496941                       # Total snoops (count)
system.tol2bus.snoopTraffic                  14082368                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1689136                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000450                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.021207                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1688376     99.96%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    760      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1689136                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2382333500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            652500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1787637499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
