# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do lab1_run_msim_gate_verilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {lab1.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:57:33 on Mar 18,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+." lab1.vo 
# -- Compiling module lab1
# -- Compiling module hard_block
# 
# Top level modules:
# 	lab1
# End time: 00:57:33 on Mar 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/Digital_Logic_Design/Pratice/Homework\ 1 {D:/Digital_Logic_Design/Pratice/Homework 1/lab1_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:57:33 on Mar 18,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Digital_Logic_Design/Pratice/Homework 1" D:/Digital_Logic_Design/Pratice/Homework 1/lab1_tb.v 
# -- Compiling module lab1_tb
# 
# Top level modules:
# 	lab1_tb
# End time: 00:57:33 on Mar 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs="+acc"  lab1_tb
# vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=""+acc"" lab1_tb 
# Start time: 00:57:34 on Mar 18,2022
# Loading work.lab1_tb
# Loading work.lab1
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# SDF 10.5b Compiler 2016.10 Oct  5 2016
# 
# Loading instances from lab1_v.sdo
# ** Error: (vsim-3389) D:/Digital_Logic_Design/Pratice/Homework 1/lab1_tb.v(22): Port 'oneHz' not found in the connected module (12th connection).
#    Time: 0 ps  Iteration: 0  Instance: /lab1_tb/u1 File: lab1.vo
# ** Fatal: (vsim-3365) D:/Digital_Logic_Design/Pratice/Homework 1/lab1_tb.v(22): Too many port connections. Expected 11, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /lab1_tb/u1 File: lab1.vo
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./lab1_run_msim_gate_verilog.do PAUSED at line 12
# End time: 00:59:29 on Mar 18,2022, Elapsed time: 0:01:55
# Errors: 2, Warnings: 0
