{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1699979937027 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699979937032 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 14 11:38:56 2023 " "Processing started: Tue Nov 14 11:38:56 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699979937032 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699979937032 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FrequencyDetector -c FrequencyDetector " "Command: quartus_map --read_settings_files=on --write_settings_files=off FrequencyDetector -c FrequencyDetector" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699979937032 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1699979937454 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1699979937454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequencydetector.v 3 3 " "Found 3 design units, including 3 entities, in source file frequencydetector.v" { { "Info" "ISGN_ENTITY_NAME" "1 ClockCounter " "Found entity 1: ClockCounter" {  } { { "FrequencyDetector.v" "" { Text "C:/Users/ryank/OneDrive/Documents/School/ECE215/ECE215_Final_Project/FrequencyDetector.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699979946332 ""} { "Info" "ISGN_ENTITY_NAME" "2 InputPulseCounter " "Found entity 2: InputPulseCounter" {  } { { "FrequencyDetector.v" "" { Text "C:/Users/ryank/OneDrive/Documents/School/ECE215/ECE215_Final_Project/FrequencyDetector.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699979946332 ""} { "Info" "ISGN_ENTITY_NAME" "3 FrequencyDetector " "Found entity 3: FrequencyDetector" {  } { { "FrequencyDetector.v" "" { Text "C:/Users/ryank/OneDrive/Documents/School/ECE215/ECE215_Final_Project/FrequencyDetector.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699979946332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699979946332 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "FrequencyDetector.v(29) " "Verilog HDL Instantiation warning at FrequencyDetector.v(29): instance has no name" {  } { { "FrequencyDetector.v" "" { Text "C:/Users/ryank/OneDrive/Documents/School/ECE215/ECE215_Final_Project/FrequencyDetector.v" 29 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1699979946332 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "FrequencyDetector.v(45) " "Verilog HDL Instantiation warning at FrequencyDetector.v(45): instance has no name" {  } { { "FrequencyDetector.v" "" { Text "C:/Users/ryank/OneDrive/Documents/School/ECE215/ECE215_Final_Project/FrequencyDetector.v" 45 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1699979946332 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FrequencyDetector " "Elaborating entity \"FrequencyDetector\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1699979946629 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 FrequencyDetector.v(48) " "Verilog HDL assignment warning at FrequencyDetector.v(48): truncated value with size 32 to match size of target (4)" {  } { { "FrequencyDetector.v" "" { Text "C:/Users/ryank/OneDrive/Documents/School/ECE215/ECE215_Final_Project/FrequencyDetector.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699979946629 "|FrequencyDetector"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InputPulseCounter InputPulseCounter:comb_3 " "Elaborating entity \"InputPulseCounter\" for hierarchy \"InputPulseCounter:comb_3\"" {  } { { "FrequencyDetector.v" "comb_3" { Text "C:/Users/ryank/OneDrive/Documents/School/ECE215/ECE215_Final_Project/FrequencyDetector.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699979946668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockCounter InputPulseCounter:comb_3\|ClockCounter:comb_8 " "Elaborating entity \"ClockCounter\" for hierarchy \"InputPulseCounter:comb_3\|ClockCounter:comb_8\"" {  } { { "FrequencyDetector.v" "comb_8" { Text "C:/Users/ryank/OneDrive/Documents/School/ECE215/ECE215_Final_Project/FrequencyDetector.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699979946682 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "count_reg FrequencyDetector.v(9) " "Verilog HDL Always Construct warning at FrequencyDetector.v(9): inferring latch(es) for variable \"count_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "FrequencyDetector.v" "" { Text "C:/Users/ryank/OneDrive/Documents/School/ECE215/ECE215_Final_Project/FrequencyDetector.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1699979946682 "|FrequencyDetector|InputPulseCounter:comb_3|ClockCounter:comb_8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 FrequencyDetector.v(15) " "Verilog HDL assignment warning at FrequencyDetector.v(15): truncated value with size 32 to match size of target (4)" {  } { { "FrequencyDetector.v" "" { Text "C:/Users/ryank/OneDrive/Documents/School/ECE215/ECE215_Final_Project/FrequencyDetector.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699979946682 "|FrequencyDetector|InputPulseCounter:comb_3|ClockCounter:comb_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_reg\[0\] FrequencyDetector.v(9) " "Inferred latch for \"count_reg\[0\]\" at FrequencyDetector.v(9)" {  } { { "FrequencyDetector.v" "" { Text "C:/Users/ryank/OneDrive/Documents/School/ECE215/ECE215_Final_Project/FrequencyDetector.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699979946682 "|FrequencyDetector|InputPulseCounter:comb_3|ClockCounter:comb_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_reg\[1\] FrequencyDetector.v(9) " "Inferred latch for \"count_reg\[1\]\" at FrequencyDetector.v(9)" {  } { { "FrequencyDetector.v" "" { Text "C:/Users/ryank/OneDrive/Documents/School/ECE215/ECE215_Final_Project/FrequencyDetector.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699979946682 "|FrequencyDetector|InputPulseCounter:comb_3|ClockCounter:comb_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_reg\[2\] FrequencyDetector.v(9) " "Inferred latch for \"count_reg\[2\]\" at FrequencyDetector.v(9)" {  } { { "FrequencyDetector.v" "" { Text "C:/Users/ryank/OneDrive/Documents/School/ECE215/ECE215_Final_Project/FrequencyDetector.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699979946682 "|FrequencyDetector|InputPulseCounter:comb_3|ClockCounter:comb_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_reg\[3\] FrequencyDetector.v(9) " "Inferred latch for \"count_reg\[3\]\" at FrequencyDetector.v(9)" {  } { { "FrequencyDetector.v" "" { Text "C:/Users/ryank/OneDrive/Documents/School/ECE215/ECE215_Final_Project/FrequencyDetector.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699979946682 "|FrequencyDetector|InputPulseCounter:comb_3|ClockCounter:comb_8"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "count_reg\[3\] FrequencyDetector.v(11) " "Can't resolve multiple constant drivers for net \"count_reg\[3\]\" at FrequencyDetector.v(11)" {  } { { "FrequencyDetector.v" "" { Text "C:/Users/ryank/OneDrive/Documents/School/ECE215/ECE215_Final_Project/FrequencyDetector.v" 11 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699979946682 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "FrequencyDetector.v(9) " "Constant driver at FrequencyDetector.v(9)" {  } { { "FrequencyDetector.v" "" { Text "C:/Users/ryank/OneDrive/Documents/School/ECE215/ECE215_Final_Project/FrequencyDetector.v" 9 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699979946682 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "count_reg\[2\] FrequencyDetector.v(11) " "Can't resolve multiple constant drivers for net \"count_reg\[2\]\" at FrequencyDetector.v(11)" {  } { { "FrequencyDetector.v" "" { Text "C:/Users/ryank/OneDrive/Documents/School/ECE215/ECE215_Final_Project/FrequencyDetector.v" 11 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699979946682 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "count_reg\[1\] FrequencyDetector.v(11) " "Can't resolve multiple constant drivers for net \"count_reg\[1\]\" at FrequencyDetector.v(11)" {  } { { "FrequencyDetector.v" "" { Text "C:/Users/ryank/OneDrive/Documents/School/ECE215/ECE215_Final_Project/FrequencyDetector.v" 11 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699979946682 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "count_reg\[0\] FrequencyDetector.v(11) " "Can't resolve multiple constant drivers for net \"count_reg\[0\]\" at FrequencyDetector.v(11)" {  } { { "FrequencyDetector.v" "" { Text "C:/Users/ryank/OneDrive/Documents/School/ECE215/ECE215_Final_Project/FrequencyDetector.v" 11 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699979946682 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "InputPulseCounter:comb_3\|ClockCounter:comb_8 " "Can't elaborate user hierarchy \"InputPulseCounter:comb_3\|ClockCounter:comb_8\"" {  } { { "FrequencyDetector.v" "comb_8" { Text "C:/Users/ryank/OneDrive/Documents/School/ECE215/ECE215_Final_Project/FrequencyDetector.v" 29 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699979946682 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 6 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4706 " "Peak virtual memory: 4706 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699979946785 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov 14 11:39:06 2023 " "Processing ended: Tue Nov 14 11:39:06 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699979946785 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699979946785 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699979946785 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1699979946785 ""}
