
---------- Begin Simulation Statistics ----------
final_tick                               136221374342500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  48659                       # Simulator instruction rate (inst/s)
host_mem_usage                                 829084                       # Number of bytes of host memory used
host_op_rate                                    99312                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   205.51                       # Real time elapsed on the host
host_tick_rate                               34002765                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000010                       # Number of instructions simulated
sim_ops                                      20409943                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.006988                       # Number of seconds simulated
sim_ticks                                  6988021250                       # Number of ticks simulated
system.cpu.Branches                                 2                       # Number of branches fetched
system.cpu.committedInsts                           8                       # Number of instructions committed
system.cpu.committedOps                            16                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           3                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          11                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               19                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         19                       # Number of busy cycles
system.cpu.num_cc_register_reads                   10                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                   4                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            2                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    16                       # Number of integer alu accesses
system.cpu.num_int_insts                           16                       # number of integer instructions
system.cpu.num_int_register_reads                  33                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 14                       # number of times the integer registers were written
system.cpu.num_load_insts                           3                       # Number of load instructions
system.cpu.num_mem_refs                             3                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        13     81.25%     81.25% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::MemRead                        3     18.75%    100.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         16                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        86715                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        176271                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      2385848                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect          213                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      2603658                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       410964                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      2385848                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      1974884                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         2603827                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS              97                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted          145                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          13013895                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          6028171                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts          217                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            2602496                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       2354081                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts         7671                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000002                       # Number of instructions committed
system.switch_cpus.commit.committedOps       20409927                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     13971089                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.460869                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     3.021094                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     11049878     79.09%     79.09% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       249957      1.79%     80.88% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2         9261      0.07%     80.95% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       180782      1.29%     82.24% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4        13351      0.10%     82.34% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5        25353      0.18%     82.52% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        32697      0.23%     82.75% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        55729      0.40%     83.15% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      2354081     16.85%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     13971089                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls           10                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          20409909                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               4520346                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass           18      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     15752357     77.18%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      4520346     22.15%     99.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       137206      0.67%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     20409927                       # Class of committed instruction
system.switch_cpus.commit.refs                4657552                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000002                       # Number of Instructions Simulated
system.switch_cpus.committedOps              20409927                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.397602                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.397602                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      10388583                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       20420259                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles           626798                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2751437                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles            251                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        205255                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             4521779                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  1702                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              137430                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     8                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             2603827                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines            822816                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              13147561                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes            59                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               10008106                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles            4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          340                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles             502                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.186307                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles       824188                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches       411061                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.716091                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     13972344                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.461684                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.955905                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         10797644     77.28%     77.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           404938      2.90%     80.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2             1912      0.01%     80.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           132485      0.95%     81.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           282316      2.02%     83.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5            42132      0.30%     83.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6             7350      0.05%     83.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           195631      1.40%     84.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          2107936     15.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     13972344                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_writes               56                       # number of floating regfile writes
system.switch_cpus.idleCycles                    3678                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts          303                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          2602794                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.460726                       # Inst execution rate
system.switch_cpus.iew.exec_refs              4659281                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             137430                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles            2562                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       4522191                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       137690                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     20417671                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       4521851                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts          399                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      20415141                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents             28                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        377345                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles            251                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        377368                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked           13                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads          179                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation           37                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads         1820                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores          483                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents           37                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect          275                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect           28                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          24626968                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              20414616                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.699614                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          17229369                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.460689                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               20414740                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         36033742                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        17674418                       # number of integer regfile writes
system.switch_cpus.ipc                       0.715511                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.715511                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass          150      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      15755967     77.18%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      4521963     22.15%     99.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       137464      0.67%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       20415544                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              344968                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.016897                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          344904     99.98%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead             35      0.01%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite            29      0.01%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       20760362                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     55148449                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     20414616                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     20425334                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           20417671                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          20415544                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined         7626                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued           53                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined        10832                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     13972344                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.461140                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.450710                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      9395433     67.24%     67.24% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       738952      5.29%     72.53% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       365004      2.61%     75.14% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       454917      3.26%     78.40% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       543366      3.89%     82.29% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       749348      5.36%     87.65% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       860256      6.16%     93.81% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       420451      3.01%     96.82% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       444617      3.18%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     13972344                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.460755                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses              822850                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    38                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads          115                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores           43                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      4522191                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       137690                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         9865248                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 13976022                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles          384700                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      23697269                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents          43844                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles           742392                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        9918137                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents           767                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      58926620                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       20419162                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     23707625                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2839295                       # Number of cycles rename is running
system.switch_cpus.rename.SquashCycles            251                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      10005686                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps            10209                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups     36042012                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           1242135                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             32034606                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            40836588                       # The number of ROB writes
system.switch_cpus.timesIdled                      43                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       101847                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        85761                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       204764                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          85761                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 136221374342500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              89547                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           41                       # Transaction distribution
system.membus.trans_dist::CleanEvict            86674                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 9                       # Transaction distribution
system.membus.trans_dist::ReadExResp                9                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         89547                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       265827                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       265827                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 265827                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      5734208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      5734208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 5734208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             89556                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   89556    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               89556                       # Request fanout histogram
system.membus.reqLayer2.occupancy           201427000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy          475451250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.8                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   6988021250                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 136221374342500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 136221374342500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 136221374342500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            102908                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty           98                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          189296                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq                9                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp               9                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            46                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       102862                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           92                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       307589                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                307681                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         2944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      6587392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                6590336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           87547                       # Total snoops (count)
system.tol2bus.snoopTraffic                      2624                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           190464                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.450274                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.497522                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 104703     54.97%     54.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  85761     45.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             190464                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          102436000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         154302000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             64500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 136221374342500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data        13361                       # number of demand (read+write) hits
system.l2.demand_hits::total                    13361                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data        13361                       # number of overall hits
system.l2.overall_hits::total                   13361                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           43                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        89507                       # number of demand (read+write) misses
system.l2.demand_misses::total                  89556                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 3                       # number of overall misses
system.l2.overall_misses::.cpu.data                 3                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           43                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        89507                       # number of overall misses
system.l2.overall_misses::total                 89556                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      3376500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   6818071500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       6821448000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      3376500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   6818071500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      6821448000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           43                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       102868                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               102917                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           43                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       102868                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              102917                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.870115                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.870177                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.870115                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.870177                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 78523.255814                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 76173.612120                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76169.636875                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 78523.255814                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 76173.612120                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76169.636875                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                  41                       # number of writebacks
system.l2.writebacks::total                        41                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           43                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        89507                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             89550                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           43                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        89507                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            89550                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      2946500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   5923001500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   5925948000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      2946500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   5923001500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   5925948000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.870115                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.870119                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.870115                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.870119                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 68523.255814                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 66173.612120                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66174.740369                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 68523.255814                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 66173.612120                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66174.740369                       # average overall mshr miss latency
system.l2.replacements                          87547                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks           57                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total               57                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks           57                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total           57                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        84930                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         84930                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_misses::.switch_cpus.data            9                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   9                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data       486000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        486000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data            9                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 9                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data        54000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        54000                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data            9                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              9                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data       396000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       396000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data        44000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        44000                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            3                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           43                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               46                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      3376500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      3376500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            3                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           43                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             46                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 78523.255814                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 73402.173913                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           43                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           43                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      2946500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      2946500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.934783                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 68523.255814                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68523.255814                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        13361                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             13361                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            3                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data        89498                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           89501                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   6817585500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   6817585500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data       102859                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        102862                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.870104                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.870108                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 76175.841918                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 76173.288567                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        89498                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        89498                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   5922605500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   5922605500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.870104                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.870078                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 66175.841918                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 66175.841918                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 136221374342500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2026.026365                       # Cycle average of tags in use
system.l2.tags.total_refs                       90824                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     87547                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.037431                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              136214386322000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.068953                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.081950                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.865367                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.292714                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  2024.717382                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000034                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000040                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000423                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000143                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.988632                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.989271                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           82                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          186                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           81                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1699                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1727707                       # Number of tag accesses
system.l2.tags.data_accesses                  1727707                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 136221374342500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst         2752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      5728448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5731584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         2752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          2944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks         2624                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            2624                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           43                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        89507                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               89556                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks           41                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 41                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             27476                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             27476                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst       393817                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    819752516                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             820201284                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        27476                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       393817                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           421292                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         375500                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               375500                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         375500                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            27476                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            27476                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       393817                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    819752516                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            820576783                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples        10.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        43.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     89464.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000651500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              180842                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       89550                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         41                       # Number of write requests accepted
system.mem_ctrls.readBursts                     89550                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       41                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     43                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    31                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5613                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4838                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              5034                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4789                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              4733                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5294                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              6582                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              6105                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              5341                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              6045                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             6842                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             6047                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             6008                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             5485                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5795                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4956                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.24                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       8.03                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    570133500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  447535000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2248389750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      6369.71                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                25119.71                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    75010                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.80                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 89550                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   41                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   72472                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   17024                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        14494                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    395.092038                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   213.065997                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   408.557259                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4470     30.84%     30.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4485     30.94%     61.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          532      3.67%     65.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          263      1.81%     67.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          296      2.04%     69.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          190      1.31%     70.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          218      1.50%     72.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          345      2.38%     74.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         3695     25.49%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        14494                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                5728448                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2752                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5731200                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 2624                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       819.75                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    820.15                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.38                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.40                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.40                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    6987881000                       # Total gap between requests
system.mem_ctrls.avgGap                      77997.58                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         2752                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      5725696                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 393816.776100959862                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 819358699.002238988876                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst           43                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        89507                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks           41                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      1180250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   2247209500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     27447.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     25106.52                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks         0.00                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    83.79                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             45246180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             24048915                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           332145660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     551332080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       2826069690                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        303430080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         4082272605                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        584.181481                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    761406750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    233220000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   5993384500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             58262400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             30955815                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           306934320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     551332080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       2751616290                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        366220320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         4065321225                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        581.755704                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    897375750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    233220000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   5857415500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 136214386321250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     6988011250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 136221374342500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst            8                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst       822765                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           822773                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            8                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst       822765                       # number of overall hits
system.cpu.icache.overall_hits::total          822773                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            3                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           51                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             54                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            3                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           51                       # number of overall misses
system.cpu.icache.overall_misses::total            54                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      4024500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      4024500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      4024500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      4024500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           11                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst       822816                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       822827                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           11                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst       822816                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       822827                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.272727                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000062                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000066                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.272727                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000062                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000066                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 78911.764706                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 74527.777778                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 78911.764706                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 74527.777778                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst            8                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst            8                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           43                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           43                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      3442000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      3442000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      3442000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      3442000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000052                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000052                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000052                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000052                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 80046.511628                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 80046.511628                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 80046.511628                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 80046.511628                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            8                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst       822765                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          822773                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            3                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           51                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            54                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      4024500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      4024500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           11                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst       822816                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       822827                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.272727                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000062                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000066                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 78911.764706                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 74527.777778                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst            8                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           43                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      3442000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      3442000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000052                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000052                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 80046.511628                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 80046.511628                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 136221374342500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.002045                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      136214386322000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000154                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.001892                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000004                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000004                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           46                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           46                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.089844                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1645700                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1645700                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 136221374342500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 136221374342500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 136221374342500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 136221374342500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 136221374342500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 136221374342500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 136221374342500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.switch_cpus.data      3904376                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3904376                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      3904376                       # number of overall hits
system.cpu.dcache.overall_hits::total         3904376                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       754412                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         754415                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       754412                       # number of overall misses
system.cpu.dcache.overall_misses::total        754415                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  45061237000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  45061237000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  45061237000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  45061237000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            3                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      4658788                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4658791                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            3                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      4658788                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4658791                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.161933                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.161934                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.161933                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.161934                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 59730.276030                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 59730.038507                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 59730.276030                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 59730.038507                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          621                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                15                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    41.400000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks           57                       # number of writebacks
system.cpu.dcache.writebacks::total                57                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       651544                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       651544                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       651544                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       651544                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       102868                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       102868                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       102868                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       102868                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   7112670500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   7112670500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   7112670500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   7112670500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.022080                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.022080                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.022080                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.022080                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 69143.664697                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 69143.664697                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 69143.664697                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 69143.664697                       # average overall mshr miss latency
system.cpu.dcache.replacements                 101847                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      3767182                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3767182                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            3                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       754400                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        754403                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  45060640000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  45060640000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            3                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      4521582                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4521585                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.166844                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.166845                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 59730.434783                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 59730.197255                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       651541                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       651541                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       102859                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       102859                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   7112171000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7112171000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.022748                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.022748                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 69144.858496                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 69144.858496                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       137194                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         137194                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data           12                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           12                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data       597000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total       597000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       137206                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       137206                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000087                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000087                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data        49750                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total        49750                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data            9                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data       499500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       499500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000066                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000066                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data        55500                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        55500                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 136221374342500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.052185                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3699184                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            101847                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             36.320991                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      136214386326500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.052183                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000051                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000051                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          137                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          794                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           92                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           9420453                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          9420453                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               136242548252500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  65087                       # Simulator instruction rate (inst/s)
host_mem_usage                                 829352                       # Number of bytes of host memory used
host_op_rate                                   132843                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   614.56                       # Real time elapsed on the host
host_tick_rate                               34453610                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000010                       # Number of instructions simulated
sim_ops                                      81640244                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.021174                       # Number of seconds simulated
sim_ticks                                 21173910000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       266279                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        532492                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      6181704                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect          330                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      7809984                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1233050                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      6181704                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      4948654                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         7810270                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS             121                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted          199                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          39040374                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         18083156                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts          330                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            7807604                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       7057285                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts        15483                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       61230301                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     42345399                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.445973                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     3.006580                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     33555033     79.24%     79.24% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       756495      1.79%     81.03% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2        25628      0.06%     81.09% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       557031      1.32%     82.40% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4        52270      0.12%     82.53% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       100512      0.24%     82.76% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       106478      0.25%     83.02% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       134667      0.32%     83.33% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      7057285     16.67%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     42345399                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls           28                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          61230252                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              13561152                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass           49      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     47257609     77.18%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     13561152     22.15%     99.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       411491      0.67%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     61230301                       # Class of committed instruction
system.switch_cpus.commit.refs               13972643                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              61230301                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.411594                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.411594                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      31627772                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       61250806                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          1866823                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           8210075                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles            407                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        642743                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            13563869                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  5002                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              411955                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                    24                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             7810270                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           2467614                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              39879510                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes            99                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               30016451                       # Number of instructions fetch has processed
system.switch_cpus.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles             814                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.184431                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      2467896                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1233171                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.708807                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     42347820                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.446524                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.936935                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         32732443     77.29%     77.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          1264778      2.99%     80.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2             1288      0.00%     80.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           408447      0.96%     81.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           954196      2.25%     83.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           115102      0.27%     83.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6             9619      0.02%     83.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           581123      1.37%     85.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          6280824     14.83%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     42347820                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.iew.branchMispredicts          416                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          7808087                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.446132                       # Inst execution rate
system.switch_cpus.iew.exec_refs             13976020                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             411955                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles           10676                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      13564836                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       412430                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     61245722                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      13564065                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts          671                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      61240531                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents             93                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       2197916                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles            407                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       2198044                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked           37                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads          400                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation           88                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            9                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads         3685                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores          940                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents           88                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect          363                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect           53                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          74102541                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              61239539                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.698670                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          51773243                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.446108                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               61239743                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads        108094218                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        53019507                       # number of integer regfile writes
system.switch_cpus.ipc                       0.708419                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.708419                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass          206      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      47264695     77.18%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     13564288     22.15%     99.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       412013      0.67%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       61241202                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1191231                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.019451                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         1191088     99.99%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead             82      0.01%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite            61      0.01%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       62432227                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    166021558                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     61239539                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     61261258                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           61245722                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          61241202                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined        15448                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued          103                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined        22856                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     42347820                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.446148                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.435416                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     28448561     67.18%     67.18% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      2323875      5.49%     72.67% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1210014      2.86%     75.52% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1391481      3.29%     78.81% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      1614076      3.81%     82.62% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      2248959      5.31%     87.93% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2442166      5.77%     93.70% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1380743      3.26%     96.96% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1287945      3.04%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     42347820                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.446148                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             2467617                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     4                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads          465                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores           90                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     13564836                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       412430                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        29593097                       # number of misc regfile reads
system.switch_cpus.numCycles                 42347820                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         2214133                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      71092485                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         138758                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          2218958                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents       29159151                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents           993                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     176755577                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       61248484                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     71112702                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           8487621                       # Number of cycles rename is running
system.switch_cpus.rename.SquashCycles            407                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      29426701                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps            20234                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups    108111066                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           3605729                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             96533898                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           122493995                       # The number of ROB writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       308201                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       262175                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       616405                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         262175                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  21173910000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             266187                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          157                       # Transaction distribution
system.membus.trans_dist::CleanEvict           266122                       # Transaction distribution
system.membus.trans_dist::ReadExReq                25                       # Transaction distribution
system.membus.trans_dist::ReadExResp               25                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        266188                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       798704                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       798704                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 798704                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     17047616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     17047616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17047616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            266213                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  266213    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              266213                       # Request fanout histogram
system.membus.reqLayer2.occupancy           611102000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1414272500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.7                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  21173910000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  21173910000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  21173910000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  21173910000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            308178                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          315                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          574254                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq               25                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp              25                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq             2                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       308177                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side            4                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       924604                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                924608                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side          128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     19734976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               19735104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          266368                       # Total snoops (count)
system.tol2bus.snoopTraffic                     10048                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           574572                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.456296                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.498087                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 312397     54.37%     54.37% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 262175     45.63%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             574572                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          308360500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         462301500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy              3000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  21173910000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data        41991                       # number of demand (read+write) hits
system.l2.demand_hits::total                    41991                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data        41991                       # number of overall hits
system.l2.overall_hits::total                   41991                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst            2                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       266211                       # number of demand (read+write) misses
system.l2.demand_misses::total                 266213                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst            2                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       266211                       # number of overall misses
system.l2.overall_misses::total                266213                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst       185500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  20325948500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      20326134000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst       185500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  20325948500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     20326134000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst            2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       308202                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               308204                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst            2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       308202                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              308204                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.863755                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.863756                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.863755                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.863756                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst        92750                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 76352.774679                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76352.897867                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst        92750                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 76352.774679                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76352.897867                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                 157                       # number of writebacks
system.l2.writebacks::total                       157                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       266211                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            266213                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       266211                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           266213                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst       165500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  17663848500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  17664014000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst       165500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  17663848500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  17664014000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.863755                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.863756                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.863755                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.863756                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst        82750                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 66352.812243                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66352.935431                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst        82750                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 66352.812243                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66352.935431                       # average overall mshr miss latency
system.l2.replacements                         266368                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks          158                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              158                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks          158                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          158                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       262086                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        262086                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_misses::.switch_cpus.data           25                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  25                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data      1022000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       1022000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data           25                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                25                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data        40880                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        40880                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data           25                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             25                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data       772000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       772000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data        30880                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        30880                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total                2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst       185500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total       185500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total              2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst        92750                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total        92750                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst            2                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total            2                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst       165500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total       165500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst        82750                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total        82750                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        41991                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             41991                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       266186                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          266186                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  20324926500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  20324926500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       308177                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        308177                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.863744                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.863744                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 76356.106257                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 76356.106257                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       266186                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       266186                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  17663076500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  17663076500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.863744                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.863744                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 66356.143824                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 66356.143824                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  21173910000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         2048                       # Cycle average of tags in use
system.l2.tags.total_refs                      383328                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    268416                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.428112                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.245243                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.001960                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  2047.752797                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000120                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.999879                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           83                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          175                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           72                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          442                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1276                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   5197608                       # Number of tag accesses
system.l2.tags.data_accesses                  5197608                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  21173910000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     17037504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           17037632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total           128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        10048                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           10048                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       266211                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              266213                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          157                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                157                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst         6045                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    804646095                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             804652140                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst         6045                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total             6045                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         474546                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               474546                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         474546                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst         6045                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    804646095                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            805126687                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples         4.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    266034.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000626000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              537660                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      266213                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        157                       # Number of write requests accepted
system.mem_ctrls.readBursts                    266213                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      157                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    177                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   153                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             16628                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             15592                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             15866                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             15545                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             15324                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             16665                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             18593                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             16639                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             15381                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             17252                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            19570                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            17425                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            17512                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            16086                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            17065                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            14893                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.22                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      12.23                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1740676750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1330180000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              6728851750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      6543.01                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                25293.01                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   221810                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.38                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                266213                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  157                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  219962                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   46063                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        44225                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    385.001425                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   203.933363                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   406.706063                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        15036     34.00%     34.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        12646     28.59%     62.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1637      3.70%     66.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          768      1.74%     68.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          794      1.80%     69.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          634      1.43%     71.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          722      1.63%     72.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1387      3.14%     76.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        10601     23.97%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        44225                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM               17026304                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   11328                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                17037632                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                10048                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       804.12                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    804.65                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.47                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.28                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.28                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   21173920000                       # Total gap between requests
system.mem_ctrls.avgGap                      79490.63                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst          128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     17026176                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 6045.175406904063                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 804111097.100157618523                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst            2                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       266211                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          157                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst        78750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   6728773000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     39375.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     25276.09                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks         0.00                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    83.37                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            130233600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             69205620                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           965213760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1671206160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       8376897270                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1076552160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        12289308570                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        580.398640                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2718166250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    706940000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  17748803750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            185540040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             98628255                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           934283280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1671206160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       8384987280                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1069739520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        12344384535                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        582.999764                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2626489250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    706940000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  17840480750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 136214386321250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    28161921250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 136242548252500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst            8                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      3290377                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3290385                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            8                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      3290377                       # number of overall hits
system.cpu.icache.overall_hits::total         3290385                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            3                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           53                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             56                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            3                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           53                       # number of overall misses
system.cpu.icache.overall_misses::total            56                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      4215000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      4215000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      4215000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      4215000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           11                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      3290430                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3290441                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           11                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      3290430                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3290441                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.272727                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000016                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000017                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.272727                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000016                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000017                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 79528.301887                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 75267.857143                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 79528.301887                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 75267.857143                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst            8                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst            8                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           45                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           45                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      3630500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      3630500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      3630500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      3630500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000014                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000014                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000014                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000014                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 80677.777778                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 80677.777778                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 80677.777778                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 80677.777778                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            8                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      3290377                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3290385                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            3                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           53                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            56                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      4215000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      4215000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           11                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      3290430                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3290441                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.272727                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000016                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000017                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 79528.301887                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 75267.857143                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst            8                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           45                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      3630500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      3630500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000014                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000014                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 80677.777778                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 80677.777778                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 136242548252500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.009450                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3290433                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                48                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          68550.687500                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      136214386322000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000620                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.008830                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000001                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000017                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000018                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           48                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           48                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.093750                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6580930                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6580930                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 136242548252500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 136242548252500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 136242548252500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 136242548252500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 136242548252500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 136242548252500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 136242548252500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.switch_cpus.data     15596370                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         15596370                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data     15596370                       # number of overall hits
system.cpu.dcache.overall_hits::total        15596370                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      3037339                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3037342                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      3037339                       # number of overall misses
system.cpu.dcache.overall_misses::total       3037342                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 181578615500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 181578615500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 181578615500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 181578615500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            3                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     18633709                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     18633712                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            3                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     18633709                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     18633712                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.163002                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.163003                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.163002                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.163003                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 59782.136765                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 59782.077718                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 59782.136765                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 59782.077718                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         2978                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                58                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    51.344828                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          215                       # number of writebacks
system.cpu.dcache.writebacks::total               215                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      2626269                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2626269                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      2626269                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2626269                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       411070                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       411070                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       411070                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       411070                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  28341834000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  28341834000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  28341834000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  28341834000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.022061                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.022061                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.022061                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.022061                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 68946.490865                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 68946.490865                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 68946.490865                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 68946.490865                       # average overall mshr miss latency
system.cpu.dcache.replacements                 410048                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     15047724                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        15047724                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            3                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      3037289                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3037292                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 181576416000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 181576416000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            3                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     18085013                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     18085016                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.167945                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.167945                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 59782.396736                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 59782.337688                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      2626253                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2626253                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       411036                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       411036                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  28340275000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  28340275000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.022728                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.022728                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 68948.401113                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68948.401113                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       548646                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         548646                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data           50                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           50                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data      2199500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      2199500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       548696                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       548696                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000091                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000091                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data        43990                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total        43990                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           16                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           16                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data           34                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           34                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data      1559000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      1559000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 45852.941176                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 45852.941176                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 136242548252500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.211320                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            16007442                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            411072                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             38.940726                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      136214386326500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.211318                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000206                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000206                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          142                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          809                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           72                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          37678496                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         37678496                       # Number of data accesses

---------- End Simulation Statistics   ----------
