<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\thanh\Desktop\FPGA projects\Demo4\fpga_npu\impl\gwsynthesis\fpga_npu.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\thanh\Desktop\FPGA projects\Demo4\fpga_npu\src\fpga_npu.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\Users\thanh\Desktop\FPGA projects\Demo4\fpga_npu\src\fpga_npu.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.02 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sat May 24 18:51:08 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>8016</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>8049</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>sclk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>sclk </td>
</tr>
<tr>
<td>2</td>
<td>rpll_clk</td>
<td>Base</td>
<td>21.164</td>
<td>47.250
<td>0.000</td>
<td>10.582</td>
<td></td>
<td></td>
<td>rpll_clk </td>
</tr>
<tr>
<td>3</td>
<td>clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>4</td>
<td>pll_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>21.164</td>
<td>47.250
<td>0.000</td>
<td>10.582</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>pll_inst/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>5</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>42.328</td>
<td>23.625
<td>0.000</td>
<td>21.164</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>pll_inst/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>6</td>
<td>pll_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>63.492</td>
<td>15.750
<td>0.000</td>
<td>31.746</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>pll_inst/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>sclk</td>
<td>50.000(MHz)</td>
<td>147.143(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>rpll_clk</td>
<td>47.250(MHz)</td>
<td>47.309(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk!</h4>
<h4>No timing paths to get frequency of pll_inst/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of pll_inst/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of pll_inst/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>sclk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sclk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rpll_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rpll_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.027</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1/Q</td>
<td>npu_inst/tp_inst/gen_dsp[4].dsp_inst/multaddalu18x18_inst/A0[2]</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>21.083</td>
</tr>
<tr>
<td>2</td>
<td>0.036</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1/Q</td>
<td>npu_inst/tp_inst/gen_dsp[0].dsp_inst/multaddalu18x18_inst/A0[1]</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>21.074</td>
</tr>
<tr>
<td>3</td>
<td>0.060</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1/Q</td>
<td>npu_inst/tp_inst/gen_dsp[4].dsp_inst/multaddalu18x18_inst/A0[4]</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>21.050</td>
</tr>
<tr>
<td>4</td>
<td>0.069</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1/Q</td>
<td>npu_inst/tp_inst/gen_dsp[4].dsp_inst/multaddalu18x18_inst/A0[0]</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>21.041</td>
</tr>
<tr>
<td>5</td>
<td>0.084</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1/Q</td>
<td>npu_inst/tp_inst/gen_dsp[3].dsp_inst/multaddalu18x18_inst/A0[3]</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>21.025</td>
</tr>
<tr>
<td>6</td>
<td>0.116</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1/Q</td>
<td>npu_inst/tp_inst/gen_dsp[4].dsp_inst/multaddalu18x18_inst/A0[5]</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>20.994</td>
</tr>
<tr>
<td>7</td>
<td>0.150</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1/Q</td>
<td>npu_inst/tp_inst/gen_dsp[0].dsp_inst/multaddalu18x18_inst/A0[6]</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>20.959</td>
</tr>
<tr>
<td>8</td>
<td>0.173</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1/Q</td>
<td>npu_inst/tp_inst/gen_dsp[0].dsp_inst/multaddalu18x18_inst/A0[0]</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>20.936</td>
</tr>
<tr>
<td>9</td>
<td>0.194</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1/Q</td>
<td>npu_inst/tp_inst/gen_dsp[4].dsp_inst/multaddalu18x18_inst/A0[3]</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>20.916</td>
</tr>
<tr>
<td>10</td>
<td>0.237</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1/Q</td>
<td>npu_inst/tp_inst/gen_dsp[3].dsp_inst/multaddalu18x18_inst/A0[7]</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>20.872</td>
</tr>
<tr>
<td>11</td>
<td>0.261</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1/Q</td>
<td>npu_inst/tp_inst/gen_dsp[0].dsp_inst/multaddalu18x18_inst/A0[7]</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>20.849</td>
</tr>
<tr>
<td>12</td>
<td>0.320</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1/Q</td>
<td>npu_inst/tp_inst/gen_dsp[3].dsp_inst/multaddalu18x18_inst/A0[5]</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>20.790</td>
</tr>
<tr>
<td>13</td>
<td>0.340</td>
<td>npu_inst/spi_inst/op_code_0_s0/Q</td>
<td>npu_inst/tp_inst/j_0_s1/CE</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>20.781</td>
</tr>
<tr>
<td>14</td>
<td>0.340</td>
<td>npu_inst/spi_inst/op_code_0_s0/Q</td>
<td>npu_inst/tp_inst/j_1_s1/CE</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>20.781</td>
</tr>
<tr>
<td>15</td>
<td>0.340</td>
<td>npu_inst/spi_inst/op_code_0_s0/Q</td>
<td>npu_inst/tp_inst/j_2_s1/CE</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>20.781</td>
</tr>
<tr>
<td>16</td>
<td>0.380</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1/Q</td>
<td>npu_inst/tp_inst/gen_dsp[2].dsp_inst/multaddalu18x18_inst/A0[5]</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>20.729</td>
</tr>
<tr>
<td>17</td>
<td>0.387</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1/Q</td>
<td>npu_inst/tp_inst/gen_dsp[3].dsp_inst/multaddalu18x18_inst/A0[2]</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>20.723</td>
</tr>
<tr>
<td>18</td>
<td>0.389</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1/Q</td>
<td>npu_inst/tp_inst/gen_dsp[4].dsp_inst/multaddalu18x18_inst/A0[1]</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>20.721</td>
</tr>
<tr>
<td>19</td>
<td>0.392</td>
<td>npu_inst/spi_inst/op_code_0_s0/Q</td>
<td>npu_inst/tp_inst/j_4_s1/CE</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>20.728</td>
</tr>
<tr>
<td>20</td>
<td>0.406</td>
<td>npu_inst/spi_inst/op_code_0_s0/Q</td>
<td>npu_inst/tp_inst/state_1_s1/CE</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>20.715</td>
</tr>
<tr>
<td>21</td>
<td>0.406</td>
<td>npu_inst/spi_inst/op_code_0_s0/Q</td>
<td>npu_inst/tp_inst/state_0_s1/CE</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>20.715</td>
</tr>
<tr>
<td>22</td>
<td>0.474</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1/Q</td>
<td>npu_inst/tp_inst/gen_dsp[0].dsp_inst/multaddalu18x18_inst/A0[4]</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>20.636</td>
</tr>
<tr>
<td>23</td>
<td>0.530</td>
<td>npu_inst/spi_inst/op_code_0_s0/Q</td>
<td>npu_inst/tp_inst/i_0_s1/CE</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>20.590</td>
</tr>
<tr>
<td>24</td>
<td>0.530</td>
<td>npu_inst/spi_inst/op_code_0_s0/Q</td>
<td>npu_inst/tp_inst/i_1_s1/CE</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>20.590</td>
</tr>
<tr>
<td>25</td>
<td>0.567</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1/Q</td>
<td>npu_inst/tp_inst/gen_dsp[3].dsp_inst/multaddalu18x18_inst/A0[0]</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>20.543</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.286</td>
<td>npu_inst/tp_inst/tp_sram_C_we_s0/Q</td>
<td>npu_inst/sram_C_inst/mem_mem_0_0_s/WRE</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.333</td>
</tr>
<tr>
<td>2</td>
<td>0.286</td>
<td>npu_inst/sram_B_we_s0/Q</td>
<td>npu_inst/sram_B_inst/mem_mem_0_0_s/WRE</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.333</td>
</tr>
<tr>
<td>3</td>
<td>0.286</td>
<td>npu_inst/sram_A_we_s0/Q</td>
<td>npu_inst/sram_A_inst/mem_mem_0_0_s/WRE</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.333</td>
</tr>
<tr>
<td>4</td>
<td>0.680</td>
<td>npu_inst/tp_inst/gen_dsp[0].dsp_inst/multaddalu18x18_inst/DOUT[4]</td>
<td>npu_inst/tp_inst/conv_inst/c[1][1]_4_s0/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.680</td>
</tr>
<tr>
<td>5</td>
<td>0.687</td>
<td>npu_inst/tp_inst/gen_dsp[3].dsp_inst/multaddalu18x18_inst/DOUT[7]</td>
<td>npu_inst/tp_inst/mul_inst/c[3][1]_7_s0/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.687</td>
</tr>
<tr>
<td>6</td>
<td>0.690</td>
<td>npu_inst/tp_inst/gen_dsp[3].dsp_inst/multaddalu18x18_inst/DOUT[6]</td>
<td>npu_inst/tp_inst/mul_inst/c[3][1]_6_s0/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.690</td>
</tr>
<tr>
<td>7</td>
<td>0.693</td>
<td>npu_inst/tp_inst/gen_dsp[0].dsp_inst/multaddalu18x18_inst/DOUT[7]</td>
<td>npu_inst/tp_inst/conv_inst/c[1][1]_7_s0/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.693</td>
</tr>
<tr>
<td>8</td>
<td>0.708</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_0_s1/Q</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_0_s1/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>9</td>
<td>0.708</td>
<td>npu_inst/tp_inst/i_1_s1/Q</td>
<td>npu_inst/tp_inst/i_1_s1/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>10</td>
<td>0.708</td>
<td>npu_inst/tp_inst/gen_dsp[0].dsp_inst/multaddalu18x18_inst/DOUT[1]</td>
<td>npu_inst/tp_inst/conv_inst/c[0][0]_1_s0/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>11</td>
<td>0.708</td>
<td>npu_inst/tp_inst/gen_dsp[0].dsp_inst/multaddalu18x18_inst/DOUT[0]</td>
<td>npu_inst/tp_inst/conv_inst/c[1][1]_0_s0/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>12</td>
<td>0.709</td>
<td>npu_inst/tp_inst/dot_inst/c_2_s3/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_2_s3/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>13</td>
<td>0.709</td>
<td>npu_inst/tp_inst/dot_inst/c_3_s3/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_3_s3/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>14</td>
<td>0.709</td>
<td>npu_inst/tp_inst/dot_inst/c_6_s3/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_6_s3/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>15</td>
<td>0.709</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_2_s1/Q</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_2_s1/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>16</td>
<td>0.709</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_4_s1/Q</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_4_s1/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>17</td>
<td>0.709</td>
<td>npu_inst/tp_inst/mul_inst/iter_1_s1/Q</td>
<td>npu_inst/tp_inst/mul_inst/iter_1_s1/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>18</td>
<td>0.709</td>
<td>npu_inst/tp_inst/k_2_s0/Q</td>
<td>npu_inst/tp_inst/k_2_s0/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>19</td>
<td>0.710</td>
<td>npu_inst/tp_inst/gen_dsp[3].dsp_inst/multaddalu18x18_inst/DOUT[1]</td>
<td>npu_inst/tp_inst/mul_inst/c[0][3]_1_s0/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>20</td>
<td>0.710</td>
<td>npu_inst/tp_inst/gen_dsp[0].dsp_inst/multaddalu18x18_inst/DOUT[6]</td>
<td>npu_inst/tp_inst/conv_inst/c[1][1]_6_s0/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>21</td>
<td>0.710</td>
<td>npu_inst/tp_inst/dot_inst/index_2_s3/Q</td>
<td>npu_inst/tp_inst/dot_inst/index_2_s3/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>22</td>
<td>0.710</td>
<td>npu_inst/tp_inst/add_inst/i_0_s1/Q</td>
<td>npu_inst/tp_inst/add_inst/i_0_s1/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>23</td>
<td>0.710</td>
<td>npu_inst/spi_inst/bit_cnt_0_s0/Q</td>
<td>npu_inst/spi_inst/bit_cnt_0_s0/D</td>
<td>sclk:[R]</td>
<td>sclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>24</td>
<td>0.711</td>
<td>npu_inst/tp_inst/gen_dsp[0].dsp_inst/multaddalu18x18_inst/DOUT[7]</td>
<td>npu_inst/tp_inst/conv_inst/c[0][0]_7_s0/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>25</td>
<td>0.711</td>
<td>npu_inst/tp_inst/mul_inst/iter_2_s1/Q</td>
<td>npu_inst/tp_inst/mul_inst/iter_2_s1/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>13.323</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/index_0_s3/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>7.797</td>
</tr>
<tr>
<td>2</td>
<td>13.323</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/index_1_s3/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>7.797</td>
</tr>
<tr>
<td>3</td>
<td>13.323</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/index_2_s3/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>7.797</td>
</tr>
<tr>
<td>4</td>
<td>13.323</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/index_3_s4/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>7.797</td>
</tr>
<tr>
<td>5</td>
<td>13.323</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_0_s3/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>7.797</td>
</tr>
<tr>
<td>6</td>
<td>13.323</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_1_s3/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>7.797</td>
</tr>
<tr>
<td>7</td>
<td>13.323</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_2_s3/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>7.797</td>
</tr>
<tr>
<td>8</td>
<td>13.323</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_3_s3/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>7.797</td>
</tr>
<tr>
<td>9</td>
<td>13.323</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_4_s3/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>7.797</td>
</tr>
<tr>
<td>10</td>
<td>13.323</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_5_s3/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>7.797</td>
</tr>
<tr>
<td>11</td>
<td>13.323</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_6_s3/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>7.797</td>
</tr>
<tr>
<td>12</td>
<td>13.323</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_7_s3/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>7.797</td>
</tr>
<tr>
<td>13</td>
<td>13.323</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/i_0_s3/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>7.797</td>
</tr>
<tr>
<td>14</td>
<td>13.323</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_0_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>7.797</td>
</tr>
<tr>
<td>15</td>
<td>13.323</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_1_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>7.797</td>
</tr>
<tr>
<td>16</td>
<td>13.323</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_2_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>7.797</td>
</tr>
<tr>
<td>17</td>
<td>13.323</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_3_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>7.797</td>
</tr>
<tr>
<td>18</td>
<td>13.323</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_4_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>7.797</td>
</tr>
<tr>
<td>19</td>
<td>13.323</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_5_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>7.797</td>
</tr>
<tr>
<td>20</td>
<td>13.323</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_6_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>7.797</td>
</tr>
<tr>
<td>21</td>
<td>13.323</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_7_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>7.797</td>
</tr>
<tr>
<td>22</td>
<td>13.323</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_0_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>7.797</td>
</tr>
<tr>
<td>23</td>
<td>13.323</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_1_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>7.797</td>
</tr>
<tr>
<td>24</td>
<td>13.323</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_2_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>7.797</td>
</tr>
<tr>
<td>25</td>
<td>13.323</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_3_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>7.797</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>4.555</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/index_0_s3/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>4.568</td>
</tr>
<tr>
<td>2</td>
<td>4.555</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/index_1_s3/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>4.568</td>
</tr>
<tr>
<td>3</td>
<td>4.555</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/index_2_s3/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>4.568</td>
</tr>
<tr>
<td>4</td>
<td>4.555</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/index_3_s4/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>4.568</td>
</tr>
<tr>
<td>5</td>
<td>4.555</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_0_s3/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>4.568</td>
</tr>
<tr>
<td>6</td>
<td>4.555</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_1_s3/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>4.568</td>
</tr>
<tr>
<td>7</td>
<td>4.555</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_2_s3/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>4.568</td>
</tr>
<tr>
<td>8</td>
<td>4.555</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_3_s3/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>4.568</td>
</tr>
<tr>
<td>9</td>
<td>4.555</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_4_s3/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>4.568</td>
</tr>
<tr>
<td>10</td>
<td>4.555</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_5_s3/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>4.568</td>
</tr>
<tr>
<td>11</td>
<td>4.555</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_6_s3/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>4.568</td>
</tr>
<tr>
<td>12</td>
<td>4.555</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_7_s3/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>4.568</td>
</tr>
<tr>
<td>13</td>
<td>4.555</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/i_0_s3/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>4.568</td>
</tr>
<tr>
<td>14</td>
<td>4.555</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_0_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>4.568</td>
</tr>
<tr>
<td>15</td>
<td>4.555</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_1_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>4.568</td>
</tr>
<tr>
<td>16</td>
<td>4.555</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_2_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>4.568</td>
</tr>
<tr>
<td>17</td>
<td>4.555</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_3_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>4.568</td>
</tr>
<tr>
<td>18</td>
<td>4.555</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_4_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>4.568</td>
</tr>
<tr>
<td>19</td>
<td>4.555</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_5_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>4.568</td>
</tr>
<tr>
<td>20</td>
<td>4.555</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_6_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>4.568</td>
</tr>
<tr>
<td>21</td>
<td>4.555</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_7_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>4.568</td>
</tr>
<tr>
<td>22</td>
<td>4.555</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_0_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>4.568</td>
</tr>
<tr>
<td>23</td>
<td>4.555</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_1_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>4.568</td>
</tr>
<tr>
<td>24</td>
<td>4.555</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_2_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>4.568</td>
</tr>
<tr>
<td>25</td>
<td>4.555</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_3_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>4.568</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>6.226</td>
<td>7.476</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>sclk</td>
<td>npu_inst/spi_inst/bit_cnt_3_s0</td>
</tr>
<tr>
<td>2</td>
<td>6.226</td>
<td>7.476</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>sclk</td>
<td>npu_inst/spi_inst/bit_cnt_2_s0</td>
</tr>
<tr>
<td>3</td>
<td>6.226</td>
<td>7.476</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>sclk</td>
<td>npu_inst/spi_inst/bit_cnt_0_s0</td>
</tr>
<tr>
<td>4</td>
<td>6.226</td>
<td>7.476</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>sclk</td>
<td>npu_inst/spi_inst/shift_reg_20_s0</td>
</tr>
<tr>
<td>5</td>
<td>6.226</td>
<td>7.476</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>sclk</td>
<td>npu_inst/spi_inst/shift_reg_12_s0</td>
</tr>
<tr>
<td>6</td>
<td>6.226</td>
<td>7.476</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>sclk</td>
<td>npu_inst/spi_inst/data_to_sync_20_s0</td>
</tr>
<tr>
<td>7</td>
<td>6.226</td>
<td>7.476</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>sclk</td>
<td>npu_inst/spi_inst/data_to_sync_21_s0</td>
</tr>
<tr>
<td>8</td>
<td>6.226</td>
<td>7.476</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>sclk</td>
<td>npu_inst/spi_inst/shift_reg_13_s0</td>
</tr>
<tr>
<td>9</td>
<td>6.226</td>
<td>7.476</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>sclk</td>
<td>npu_inst/spi_inst/data_to_sync_22_s0</td>
</tr>
<tr>
<td>10</td>
<td>6.226</td>
<td>7.476</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>sclk</td>
<td>npu_inst/spi_inst/data_to_sync_23_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.027</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.327</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/gen_dsp[4].dsp_inst/multaddalu18x18_inst</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C9[2][B]</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>466</td>
<td>R4C9[2][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/conv_inst/m_0_s1/Q</td>
</tr>
<tr>
<td>3.414</td>
<td>2.712</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C6[3][A]</td>
<td>npu_inst/tp_inst/conv_inst/n291_s11/I2</td>
</tr>
<tr>
<td>4.446</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C6[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n291_s11/F</td>
</tr>
<tr>
<td>6.070</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C6[3][B]</td>
<td>npu_inst/tp_inst/conv_inst/n929_s11/I1</td>
</tr>
<tr>
<td>6.892</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[3][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n929_s11/F</td>
</tr>
<tr>
<td>6.897</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C6[1][B]</td>
<td>npu_inst/tp_inst/conv_inst/n929_s10/I2</td>
</tr>
<tr>
<td>7.929</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C6[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n929_s10/F</td>
</tr>
<tr>
<td>9.872</td>
<td>1.943</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C9[1][A]</td>
<td>npu_inst/tp_inst/conv_inst/n961_s10/I0</td>
</tr>
<tr>
<td>10.694</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C9[1][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n961_s10/F</td>
</tr>
<tr>
<td>12.488</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C13[0][A]</td>
<td>npu_inst/tp_inst/conv_inst/n1128_s8/I0</td>
</tr>
<tr>
<td>13.587</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C13[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n1128_s8/F</td>
</tr>
<tr>
<td>14.392</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C13[0][B]</td>
<td>npu_inst/tp_inst/dsp_a0[4]_2_s13/I0</td>
</tr>
<tr>
<td>15.214</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C13[0][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dsp_a0[4]_2_s13/F</td>
</tr>
<tr>
<td>16.035</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C13[3][A]</td>
<td>npu_inst/tp_inst/dsp_a0[4]_2_s7/I2</td>
</tr>
<tr>
<td>16.661</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C13[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dsp_a0[4]_2_s7/F</td>
</tr>
<tr>
<td>17.950</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C16[3][A]</td>
<td>npu_inst/tp_inst/dsp_a0[4]_2_s5/I1</td>
</tr>
<tr>
<td>18.576</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C16[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dsp_a0[4]_2_s5/F</td>
</tr>
<tr>
<td>21.327</td>
<td>2.752</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[4][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/gen_dsp[4].dsp_inst/multaddalu18x18_inst/A0[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[4][A]</td>
<td>npu_inst/tp_inst/gen_dsp[4].dsp_inst/multaddalu18x18_inst/CLK</td>
</tr>
<tr>
<td>21.354</td>
<td>-0.054</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[4][A]</td>
<td>npu_inst/tp_inst/gen_dsp[4].dsp_inst/multaddalu18x18_inst</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.881, 32.637%; route: 13.744, 65.189%; tC2Q: 0.458, 2.174%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.036</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.318</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/gen_dsp[0].dsp_inst/multaddalu18x18_inst</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C9[2][B]</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>466</td>
<td>R4C9[2][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/conv_inst/m_0_s1/Q</td>
</tr>
<tr>
<td>3.578</td>
<td>2.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C4[3][A]</td>
<td>npu_inst/tp_inst/conv_inst/n280_s11/I2</td>
</tr>
<tr>
<td>4.204</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C4[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n280_s11/F</td>
</tr>
<tr>
<td>6.312</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C5[1][B]</td>
<td>npu_inst/tp_inst/conv_inst/n918_s11/I1</td>
</tr>
<tr>
<td>6.938</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n918_s11/F</td>
</tr>
<tr>
<td>6.944</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C5[3][B]</td>
<td>npu_inst/tp_inst/conv_inst/n918_s10/I2</td>
</tr>
<tr>
<td>8.043</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C5[3][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n918_s10/F</td>
</tr>
<tr>
<td>9.023</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[2][B]</td>
<td>npu_inst/tp_inst/conv_inst/n1046_s10/I0</td>
</tr>
<tr>
<td>9.649</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C8[2][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n1046_s10/F</td>
</tr>
<tr>
<td>9.660</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[3][B]</td>
<td>npu_inst/tp_inst/conv_inst/n1213_s10/I0</td>
</tr>
<tr>
<td>10.692</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C8[3][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n1213_s10/F</td>
</tr>
<tr>
<td>11.831</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C14[2][B]</td>
<td>npu_inst/tp_inst/dsp_a0[0]_1_s25/I3</td>
</tr>
<tr>
<td>12.653</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C14[2][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dsp_a0[0]_1_s25/F</td>
</tr>
<tr>
<td>14.107</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[0][A]</td>
<td>npu_inst/tp_inst/dsp_a0[0]_1_s20/I1</td>
</tr>
<tr>
<td>14.733</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C14[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dsp_a0[0]_1_s20/F</td>
</tr>
<tr>
<td>15.701</td>
<td>0.969</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C14[3][A]</td>
<td>npu_inst/tp_inst/dsp_a0[0]_1_s12/I2</td>
</tr>
<tr>
<td>16.800</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C14[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dsp_a0[0]_1_s12/F</td>
</tr>
<tr>
<td>17.137</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C14[2][B]</td>
<td>npu_inst/tp_inst/dsp_a0[0]_1_s7/I2</td>
</tr>
<tr>
<td>17.763</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C14[2][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dsp_a0[0]_1_s7/F</td>
</tr>
<tr>
<td>18.584</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C14[3][B]</td>
<td>npu_inst/tp_inst/dsp_a0[0]_1_s5/I1</td>
</tr>
<tr>
<td>19.210</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C14[3][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dsp_a0[0]_1_s5/F</td>
</tr>
<tr>
<td>21.318</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/gen_dsp[0].dsp_inst/multaddalu18x18_inst/A0[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[0][A]</td>
<td>npu_inst/tp_inst/gen_dsp[0].dsp_inst/multaddalu18x18_inst/CLK</td>
</tr>
<tr>
<td>21.354</td>
<td>-0.054</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[0][A]</td>
<td>npu_inst/tp_inst/gen_dsp[0].dsp_inst/multaddalu18x18_inst</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.808, 37.050%; route: 12.808, 60.775%; tC2Q: 0.458, 2.175%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.294</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/gen_dsp[4].dsp_inst/multaddalu18x18_inst</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C9[2][B]</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>466</td>
<td>R4C9[2][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/conv_inst/m_0_s1/Q</td>
</tr>
<tr>
<td>3.980</td>
<td>3.278</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C4[1][B]</td>
<td>npu_inst/tp_inst/conv_inst/n313_s13/I2</td>
</tr>
<tr>
<td>4.802</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C4[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n313_s13/F</td>
</tr>
<tr>
<td>6.745</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C5[0][B]</td>
<td>npu_inst/tp_inst/conv_inst/n951_s10/I1</td>
</tr>
<tr>
<td>7.567</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C5[0][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n951_s10/F</td>
</tr>
<tr>
<td>8.707</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C9[1][A]</td>
<td>npu_inst/tp_inst/conv_inst/n959_s11/I0</td>
</tr>
<tr>
<td>9.739</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C9[1][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n959_s11/F</td>
</tr>
<tr>
<td>11.039</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C11[1][A]</td>
<td>npu_inst/tp_inst/conv_inst/n1126_s8/I1</td>
</tr>
<tr>
<td>11.665</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C11[1][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n1126_s8/F</td>
</tr>
<tr>
<td>12.804</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C11[3][B]</td>
<td>npu_inst/tp_inst/dsp_a0[4]_4_s17/I0</td>
</tr>
<tr>
<td>13.836</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C11[3][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dsp_a0[4]_4_s17/F</td>
</tr>
<tr>
<td>13.841</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C11[1][B]</td>
<td>npu_inst/tp_inst/dsp_a0[4]_4_s13/I2</td>
</tr>
<tr>
<td>14.873</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C11[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dsp_a0[4]_4_s13/F</td>
</tr>
<tr>
<td>15.363</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C11[1][A]</td>
<td>npu_inst/tp_inst/dsp_a0[4]_4_s7/I3</td>
</tr>
<tr>
<td>16.462</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C11[1][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dsp_a0[4]_4_s7/F</td>
</tr>
<tr>
<td>17.916</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C15[3][B]</td>
<td>npu_inst/tp_inst/dsp_a0[4]_4_s5/I1</td>
</tr>
<tr>
<td>18.542</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C15[3][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dsp_a0[4]_4_s5/F</td>
</tr>
<tr>
<td>21.294</td>
<td>2.752</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[4][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/gen_dsp[4].dsp_inst/multaddalu18x18_inst/A0[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[4][A]</td>
<td>npu_inst/tp_inst/gen_dsp[4].dsp_inst/multaddalu18x18_inst/CLK</td>
</tr>
<tr>
<td>21.354</td>
<td>-0.054</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[4][A]</td>
<td>npu_inst/tp_inst/gen_dsp[4].dsp_inst/multaddalu18x18_inst</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.091, 33.687%; route: 13.500, 64.136%; tC2Q: 0.458, 2.177%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.069</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/gen_dsp[4].dsp_inst/multaddalu18x18_inst</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C9[2][B]</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>466</td>
<td>R4C9[2][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/conv_inst/m_0_s1/Q</td>
</tr>
<tr>
<td>4.046</td>
<td>3.343</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C3[3][B]</td>
<td>npu_inst/tp_inst/conv_inst/n42_s11/I2</td>
</tr>
<tr>
<td>5.145</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C3[3][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n42_s11/F</td>
</tr>
<tr>
<td>6.603</td>
<td>1.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[2][B]</td>
<td>npu_inst/tp_inst/conv_inst/n620_s8/I1</td>
</tr>
<tr>
<td>7.664</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C6[2][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n620_s8/F</td>
</tr>
<tr>
<td>8.082</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C6[0][A]</td>
<td>npu_inst/tp_inst/conv_inst/n620_s10/I0</td>
</tr>
<tr>
<td>8.708</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R14C6[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n620_s10/F</td>
</tr>
<tr>
<td>9.517</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C8[3][A]</td>
<td>npu_inst/tp_inst/conv_inst/n728_s10/I1</td>
</tr>
<tr>
<td>10.549</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C8[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n728_s10/F</td>
</tr>
<tr>
<td>11.359</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[3][A]</td>
<td>npu_inst/tp_inst/conv_inst/n728_s12/I0</td>
</tr>
<tr>
<td>12.458</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n728_s12/F</td>
</tr>
<tr>
<td>14.248</td>
<td>1.790</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C12[3][B]</td>
<td>npu_inst/tp_inst/dsp_a0[4]_0_s14/I2</td>
</tr>
<tr>
<td>15.280</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C12[3][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dsp_a0[4]_0_s14/F</td>
</tr>
<tr>
<td>16.084</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[3][B]</td>
<td>npu_inst/tp_inst/dsp_a0[4]_0_s7/I3</td>
</tr>
<tr>
<td>16.906</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C13[3][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dsp_a0[4]_0_s7/F</td>
</tr>
<tr>
<td>17.711</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[1][A]</td>
<td>npu_inst/tp_inst/dsp_a0[4]_0_s5/I1</td>
</tr>
<tr>
<td>18.533</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C14[1][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dsp_a0[4]_0_s5/F</td>
</tr>
<tr>
<td>21.285</td>
<td>2.752</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[4][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/gen_dsp[4].dsp_inst/multaddalu18x18_inst/A0[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[4][A]</td>
<td>npu_inst/tp_inst/gen_dsp[4].dsp_inst/multaddalu18x18_inst/CLK</td>
</tr>
<tr>
<td>21.354</td>
<td>-0.054</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[4][A]</td>
<td>npu_inst/tp_inst/gen_dsp[4].dsp_inst/multaddalu18x18_inst</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.593, 36.087%; route: 12.989, 61.734%; tC2Q: 0.458, 2.178%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.084</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.269</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/gen_dsp[3].dsp_inst/multaddalu18x18_inst</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C9[2][B]</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>466</td>
<td>R4C9[2][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/conv_inst/m_0_s1/Q</td>
</tr>
<tr>
<td>3.171</td>
<td>2.469</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[1][A]</td>
<td>npu_inst/tp_inst/conv_inst/n39_s11/I2</td>
</tr>
<tr>
<td>4.270</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C6[1][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n39_s11/F</td>
</tr>
<tr>
<td>5.563</td>
<td>1.293</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C9[1][B]</td>
<td>npu_inst/tp_inst/conv_inst/n617_s8/I1</td>
</tr>
<tr>
<td>6.662</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C9[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n617_s8/F</td>
</tr>
<tr>
<td>7.467</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C8[1][A]</td>
<td>npu_inst/tp_inst/conv_inst/n617_s10/I0</td>
</tr>
<tr>
<td>8.493</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C8[1][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n617_s10/F</td>
</tr>
<tr>
<td>8.916</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C9[0][B]</td>
<td>npu_inst/tp_inst/conv_inst/n647_s10/I0</td>
</tr>
<tr>
<td>9.977</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C9[0][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n647_s10/F</td>
</tr>
<tr>
<td>10.397</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C9[3][A]</td>
<td>npu_inst/tp_inst/conv_inst/n647_s9/I0</td>
</tr>
<tr>
<td>11.219</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C9[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n647_s9/F</td>
</tr>
<tr>
<td>13.636</td>
<td>2.417</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][A]</td>
<td>npu_inst/tp_inst/dsp_a0[3]_3_s15/I3</td>
</tr>
<tr>
<td>14.662</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C13[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dsp_a0[3]_3_s15/F</td>
</tr>
<tr>
<td>15.081</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[1][B]</td>
<td>npu_inst/tp_inst/dsp_a0[3]_3_s9/I1</td>
</tr>
<tr>
<td>16.180</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C13[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dsp_a0[3]_3_s9/F</td>
</tr>
<tr>
<td>17.800</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[2][B]</td>
<td>npu_inst/tp_inst/dsp_a0[3]_3_s5/I3</td>
</tr>
<tr>
<td>18.832</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C13[2][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dsp_a0[3]_3_s5/F</td>
</tr>
<tr>
<td>21.269</td>
<td>2.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[3][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/gen_dsp[3].dsp_inst/multaddalu18x18_inst/A0[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[3][A]</td>
<td>npu_inst/tp_inst/gen_dsp[3].dsp_inst/multaddalu18x18_inst/CLK</td>
</tr>
<tr>
<td>21.354</td>
<td>-0.054</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[3][A]</td>
<td>npu_inst/tp_inst/gen_dsp[3].dsp_inst/multaddalu18x18_inst</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.264, 39.305%; route: 12.303, 58.515%; tC2Q: 0.458, 2.180%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.116</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.238</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/gen_dsp[4].dsp_inst/multaddalu18x18_inst</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C9[2][B]</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>466</td>
<td>R4C9[2][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/conv_inst/m_0_s1/Q</td>
</tr>
<tr>
<td>3.082</td>
<td>2.380</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C3[1][B]</td>
<td>npu_inst/tp_inst/conv_inst/n312_s11/I2</td>
</tr>
<tr>
<td>4.114</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C3[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n312_s11/F</td>
</tr>
<tr>
<td>5.093</td>
<td>0.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C5[3][A]</td>
<td>npu_inst/tp_inst/conv_inst/n312_s14/I1</td>
</tr>
<tr>
<td>6.154</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C5[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n312_s14/F</td>
</tr>
<tr>
<td>6.573</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C6[3][B]</td>
<td>npu_inst/tp_inst/conv_inst/n312_s12/I2</td>
</tr>
<tr>
<td>7.605</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R12C6[3][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n312_s12/F</td>
</tr>
<tr>
<td>8.436</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[0][A]</td>
<td>npu_inst/tp_inst/conv_inst/n320_s11/I0</td>
</tr>
<tr>
<td>9.535</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C8[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n320_s11/F</td>
</tr>
<tr>
<td>10.828</td>
<td>1.293</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C9[2][B]</td>
<td>npu_inst/tp_inst/conv_inst/n320_s9/I1</td>
</tr>
<tr>
<td>11.927</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[2][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n320_s9/F</td>
</tr>
<tr>
<td>13.062</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C9[0][A]</td>
<td>npu_inst/tp_inst/dsp_a0[4]_5_s13/I2</td>
</tr>
<tr>
<td>13.884</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C9[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dsp_a0[4]_5_s13/F</td>
</tr>
<tr>
<td>15.658</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[2][B]</td>
<td>npu_inst/tp_inst/dsp_a0[4]_5_s7/I2</td>
</tr>
<tr>
<td>16.480</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C12[2][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dsp_a0[4]_5_s7/F</td>
</tr>
<tr>
<td>17.284</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[2][A]</td>
<td>npu_inst/tp_inst/dsp_a0[4]_5_s5/I1</td>
</tr>
<tr>
<td>18.316</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C14[2][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dsp_a0[4]_5_s5/F</td>
</tr>
<tr>
<td>21.238</td>
<td>2.922</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[4][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/gen_dsp[4].dsp_inst/multaddalu18x18_inst/A0[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[4][A]</td>
<td>npu_inst/tp_inst/gen_dsp[4].dsp_inst/multaddalu18x18_inst/CLK</td>
</tr>
<tr>
<td>21.354</td>
<td>-0.054</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[4][A]</td>
<td>npu_inst/tp_inst/gen_dsp[4].dsp_inst/multaddalu18x18_inst</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.999, 38.101%; route: 12.537, 59.716%; tC2Q: 0.458, 2.183%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.150</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.203</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/gen_dsp[0].dsp_inst/multaddalu18x18_inst</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C9[2][B]</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>466</td>
<td>R4C9[2][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/conv_inst/m_0_s1/Q</td>
</tr>
<tr>
<td>2.303</td>
<td>1.601</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C3[2][A]</td>
<td>npu_inst/tp_inst/conv_inst/n275_s11/I2</td>
</tr>
<tr>
<td>3.335</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C3[2][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n275_s11/F</td>
</tr>
<tr>
<td>4.166</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C5[0][B]</td>
<td>npu_inst/tp_inst/conv_inst/n275_s14/I1</td>
</tr>
<tr>
<td>5.265</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C5[0][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n275_s14/F</td>
</tr>
<tr>
<td>6.069</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C8[0][B]</td>
<td>npu_inst/tp_inst/conv_inst/n275_s12/I2</td>
</tr>
<tr>
<td>6.891</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C8[0][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n275_s12/F</td>
</tr>
<tr>
<td>8.685</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C9[3][B]</td>
<td>npu_inst/tp_inst/conv_inst/n403_s10/I0</td>
</tr>
<tr>
<td>9.784</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C9[3][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n403_s10/F</td>
</tr>
<tr>
<td>11.892</td>
<td>2.107</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C11[0][A]</td>
<td>npu_inst/tp_inst/conv_inst/n403_s12/I0</td>
</tr>
<tr>
<td>12.991</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C11[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n403_s12/F</td>
</tr>
<tr>
<td>13.481</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C13[3][A]</td>
<td>npu_inst/tp_inst/dsp_a0[0]_6_s29/I0</td>
</tr>
<tr>
<td>14.107</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C13[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dsp_a0[0]_6_s29/F</td>
</tr>
<tr>
<td>16.045</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C13[3][A]</td>
<td>npu_inst/tp_inst/dsp_a0[0]_6_s8/I0</td>
</tr>
<tr>
<td>16.867</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C13[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dsp_a0[0]_6_s8/F</td>
</tr>
<tr>
<td>18.651</td>
<td>1.784</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C13[2][B]</td>
<td>npu_inst/tp_inst/dsp_a0[0]_6_s5/I3</td>
</tr>
<tr>
<td>19.750</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C13[2][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dsp_a0[0]_6_s5/F</td>
</tr>
<tr>
<td>21.203</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/gen_dsp[0].dsp_inst/multaddalu18x18_inst/A0[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[0][A]</td>
<td>npu_inst/tp_inst/gen_dsp[0].dsp_inst/multaddalu18x18_inst/CLK</td>
</tr>
<tr>
<td>21.354</td>
<td>-0.054</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[0][A]</td>
<td>npu_inst/tp_inst/gen_dsp[0].dsp_inst/multaddalu18x18_inst</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.698, 36.728%; route: 12.803, 61.085%; tC2Q: 0.458, 2.187%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.173</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.180</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/gen_dsp[0].dsp_inst/multaddalu18x18_inst</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C9[2][B]</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>466</td>
<td>R4C9[2][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/conv_inst/m_0_s1/Q</td>
</tr>
<tr>
<td>4.042</td>
<td>3.340</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C3[3][A]</td>
<td>npu_inst/tp_inst/conv_inst/n293_s11/I2</td>
</tr>
<tr>
<td>4.864</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C3[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n293_s11/F</td>
</tr>
<tr>
<td>6.657</td>
<td>1.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C4[1][A]</td>
<td>npu_inst/tp_inst/conv_inst/n931_s11/I1</td>
</tr>
<tr>
<td>7.479</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C4[1][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n931_s11/F</td>
</tr>
<tr>
<td>7.485</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C4[0][A]</td>
<td>npu_inst/tp_inst/conv_inst/n931_s10/I2</td>
</tr>
<tr>
<td>8.111</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C4[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n931_s10/F</td>
</tr>
<tr>
<td>9.405</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C3[1][A]</td>
<td>npu_inst/tp_inst/conv_inst/n1047_s10/I1</td>
</tr>
<tr>
<td>10.031</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C3[1][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n1047_s10/F</td>
</tr>
<tr>
<td>11.176</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[3][B]</td>
<td>npu_inst/tp_inst/conv_inst/n1214_s10/I0</td>
</tr>
<tr>
<td>12.275</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C8[3][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n1214_s10/F</td>
</tr>
<tr>
<td>13.249</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[1][B]</td>
<td>npu_inst/tp_inst/dsp_a0[0]_0_s13/I1</td>
</tr>
<tr>
<td>13.875</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C8[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dsp_a0[0]_0_s13/F</td>
</tr>
<tr>
<td>15.978</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C13[3][B]</td>
<td>npu_inst/tp_inst/dsp_a0[0]_0_s7/I3</td>
</tr>
<tr>
<td>17.077</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C13[3][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dsp_a0[0]_0_s7/F</td>
</tr>
<tr>
<td>17.082</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C13[0][A]</td>
<td>npu_inst/tp_inst/dsp_a0[0]_0_s5/I1</td>
</tr>
<tr>
<td>18.114</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C13[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dsp_a0[0]_0_s5/F</td>
</tr>
<tr>
<td>21.180</td>
<td>3.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/gen_dsp[0].dsp_inst/multaddalu18x18_inst/A0[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[0][A]</td>
<td>npu_inst/tp_inst/gen_dsp[0].dsp_inst/multaddalu18x18_inst/CLK</td>
</tr>
<tr>
<td>21.354</td>
<td>-0.054</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[0][A]</td>
<td>npu_inst/tp_inst/gen_dsp[0].dsp_inst/multaddalu18x18_inst</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.752, 32.250%; route: 13.726, 65.561%; tC2Q: 0.458, 2.189%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.194</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.160</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/gen_dsp[4].dsp_inst/multaddalu18x18_inst</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C9[2][B]</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>466</td>
<td>R4C9[2][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/conv_inst/m_0_s1/Q</td>
</tr>
<tr>
<td>3.530</td>
<td>2.828</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C6[2][B]</td>
<td>npu_inst/tp_inst/conv_inst/n278_s11/I2</td>
</tr>
<tr>
<td>4.156</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C6[2][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n278_s11/F</td>
</tr>
<tr>
<td>6.264</td>
<td>2.107</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C5[3][B]</td>
<td>npu_inst/tp_inst/conv_inst/n916_s11/I1</td>
</tr>
<tr>
<td>7.363</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C5[3][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n916_s11/F</td>
</tr>
<tr>
<td>7.368</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C5[2][A]</td>
<td>npu_inst/tp_inst/conv_inst/n916_s10/I2</td>
</tr>
<tr>
<td>8.400</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C5[2][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n916_s10/F</td>
</tr>
<tr>
<td>9.700</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C2[3][B]</td>
<td>npu_inst/tp_inst/conv_inst/n960_s10/I1</td>
</tr>
<tr>
<td>10.326</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C2[3][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n960_s10/F</td>
</tr>
<tr>
<td>11.955</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C12[0][A]</td>
<td>npu_inst/tp_inst/conv_inst/n1127_s8/I0</td>
</tr>
<tr>
<td>12.777</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C12[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n1127_s8/F</td>
</tr>
<tr>
<td>13.581</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[3][B]</td>
<td>npu_inst/tp_inst/dsp_a0[4]_3_s16/I0</td>
</tr>
<tr>
<td>14.206</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C13[3][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dsp_a0[4]_3_s16/F</td>
</tr>
<tr>
<td>14.625</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[2][B]</td>
<td>npu_inst/tp_inst/dsp_a0[4]_3_s10/I2</td>
</tr>
<tr>
<td>15.657</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C14[2][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dsp_a0[4]_3_s10/F</td>
</tr>
<tr>
<td>15.662</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[1][B]</td>
<td>npu_inst/tp_inst/dsp_a0[4]_3_s7/I2</td>
</tr>
<tr>
<td>16.688</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C14[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dsp_a0[4]_3_s7/F</td>
</tr>
<tr>
<td>17.107</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[3][A]</td>
<td>npu_inst/tp_inst/dsp_a0[4]_3_s5/I1</td>
</tr>
<tr>
<td>17.929</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C14[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dsp_a0[4]_3_s5/F</td>
</tr>
<tr>
<td>21.160</td>
<td>3.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[4][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/gen_dsp[4].dsp_inst/multaddalu18x18_inst/A0[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[4][A]</td>
<td>npu_inst/tp_inst/gen_dsp[4].dsp_inst/multaddalu18x18_inst/CLK</td>
</tr>
<tr>
<td>21.354</td>
<td>-0.054</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[4][A]</td>
<td>npu_inst/tp_inst/gen_dsp[4].dsp_inst/multaddalu18x18_inst</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.710, 36.862%; route: 12.747, 60.946%; tC2Q: 0.458, 2.191%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.237</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.116</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/gen_dsp[3].dsp_inst/multaddalu18x18_inst</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C9[2][B]</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>466</td>
<td>R4C9[2][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/conv_inst/m_0_s1/Q</td>
</tr>
<tr>
<td>3.131</td>
<td>2.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C7[0][B]</td>
<td>npu_inst/tp_inst/conv_inst/n27_s11/I2</td>
</tr>
<tr>
<td>4.163</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C7[0][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n27_s11/F</td>
</tr>
<tr>
<td>6.270</td>
<td>2.107</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C8[1][B]</td>
<td>npu_inst/tp_inst/conv_inst/n27_s9/I1</td>
</tr>
<tr>
<td>6.895</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R4C8[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n27_s9/F</td>
</tr>
<tr>
<td>7.316</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C9[3][B]</td>
<td>npu_inst/tp_inst/conv_inst/n119_s10/I0</td>
</tr>
<tr>
<td>8.415</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R4C9[3][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n119_s10/F</td>
</tr>
<tr>
<td>10.043</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[2][A]</td>
<td>npu_inst/tp_inst/conv_inst/n238_s10/I0</td>
</tr>
<tr>
<td>11.142</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C10[2][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n238_s10/F</td>
</tr>
<tr>
<td>11.632</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[3][B]</td>
<td>npu_inst/tp_inst/dsp_a0[3]_7_s16/I3</td>
</tr>
<tr>
<td>12.454</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C12[3][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dsp_a0[3]_7_s16/F</td>
</tr>
<tr>
<td>14.563</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C12[0][A]</td>
<td>npu_inst/tp_inst/dsp_a0[3]_7_s12/I3</td>
</tr>
<tr>
<td>15.365</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C12[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dsp_a0[3]_7_s12/F</td>
</tr>
<tr>
<td>15.783</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C13[1][B]</td>
<td>npu_inst/tp_inst/dsp_a0[3]_7_s9/I0</td>
</tr>
<tr>
<td>16.809</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C13[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dsp_a0[3]_7_s9/F</td>
</tr>
<tr>
<td>17.228</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[1][B]</td>
<td>npu_inst/tp_inst/dsp_a0[3]_7_s5/I3</td>
</tr>
<tr>
<td>18.050</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C13[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dsp_a0[3]_7_s5/F</td>
</tr>
<tr>
<td>21.116</td>
<td>3.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[3][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/gen_dsp[3].dsp_inst/multaddalu18x18_inst/A0[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[3][A]</td>
<td>npu_inst/tp_inst/gen_dsp[3].dsp_inst/multaddalu18x18_inst/CLK</td>
</tr>
<tr>
<td>21.354</td>
<td>-0.054</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[3][A]</td>
<td>npu_inst/tp_inst/gen_dsp[3].dsp_inst/multaddalu18x18_inst</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.327, 35.104%; route: 13.087, 62.700%; tC2Q: 0.458, 2.196%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.261</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.093</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/gen_dsp[0].dsp_inst/multaddalu18x18_inst</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C9[2][B]</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>466</td>
<td>R4C9[2][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/conv_inst/m_0_s1/Q</td>
</tr>
<tr>
<td>3.125</td>
<td>2.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C7[1][A]</td>
<td>npu_inst/tp_inst/conv_inst/n274_s11/I2</td>
</tr>
<tr>
<td>4.224</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C7[1][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n274_s11/F</td>
</tr>
<tr>
<td>6.652</td>
<td>2.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[2][B]</td>
<td>npu_inst/tp_inst/conv_inst/n274_s15/I1</td>
</tr>
<tr>
<td>7.684</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C6[2][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n274_s15/F</td>
</tr>
<tr>
<td>7.689</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[3][B]</td>
<td>npu_inst/tp_inst/conv_inst/n274_s12/I2</td>
</tr>
<tr>
<td>8.721</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C6[3][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n274_s12/F</td>
</tr>
<tr>
<td>10.179</td>
<td>1.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C7[1][A]</td>
<td>npu_inst/tp_inst/conv_inst/n402_s10/I0</td>
</tr>
<tr>
<td>10.804</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R13C7[1][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n402_s10/F</td>
</tr>
<tr>
<td>11.225</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C8[1][A]</td>
<td>npu_inst/tp_inst/conv_inst/n402_s12/I0</td>
</tr>
<tr>
<td>11.851</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C8[1][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n402_s12/F</td>
</tr>
<tr>
<td>13.641</td>
<td>1.790</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C11[3][A]</td>
<td>npu_inst/tp_inst/dsp_a0[0]_7_s16/I2</td>
</tr>
<tr>
<td>14.667</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C11[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dsp_a0[0]_7_s16/F</td>
</tr>
<tr>
<td>15.086</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C12[3][A]</td>
<td>npu_inst/tp_inst/dsp_a0[0]_7_s7/I2</td>
</tr>
<tr>
<td>16.185</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C12[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dsp_a0[0]_7_s7/F</td>
</tr>
<tr>
<td>17.959</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C12[2][B]</td>
<td>npu_inst/tp_inst/dsp_a0[0]_7_s5/I1</td>
</tr>
<tr>
<td>18.991</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C12[2][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dsp_a0[0]_7_s5/F</td>
</tr>
<tr>
<td>21.093</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/gen_dsp[0].dsp_inst/multaddalu18x18_inst/A0[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[0][A]</td>
<td>npu_inst/tp_inst/gen_dsp[0].dsp_inst/multaddalu18x18_inst/CLK</td>
</tr>
<tr>
<td>21.354</td>
<td>-0.054</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[0][A]</td>
<td>npu_inst/tp_inst/gen_dsp[0].dsp_inst/multaddalu18x18_inst</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.571, 36.313%; route: 12.820, 61.489%; tC2Q: 0.458, 2.198%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.320</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.034</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/gen_dsp[3].dsp_inst/multaddalu18x18_inst</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C9[2][B]</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>466</td>
<td>R4C9[2][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/conv_inst/m_0_s1/Q</td>
</tr>
<tr>
<td>3.604</td>
<td>2.901</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C4[1][A]</td>
<td>npu_inst/tp_inst/conv_inst/n276_s11/I2</td>
</tr>
<tr>
<td>4.703</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C4[1][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n276_s11/F</td>
</tr>
<tr>
<td>6.816</td>
<td>2.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C4[0][B]</td>
<td>npu_inst/tp_inst/conv_inst/n914_s11/I1</td>
</tr>
<tr>
<td>7.915</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C4[0][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n914_s11/F</td>
</tr>
<tr>
<td>7.921</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C4[1][B]</td>
<td>npu_inst/tp_inst/conv_inst/n914_s10/I2</td>
</tr>
<tr>
<td>8.982</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R9C4[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n914_s10/F</td>
</tr>
<tr>
<td>9.405</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[1][B]</td>
<td>npu_inst/tp_inst/conv_inst/n1042_s10/I0</td>
</tr>
<tr>
<td>10.031</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C5[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n1042_s10/F</td>
</tr>
<tr>
<td>11.342</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C7[1][B]</td>
<td>npu_inst/tp_inst/conv_inst/n1042_s12/I0</td>
</tr>
<tr>
<td>12.164</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C7[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n1042_s12/F</td>
</tr>
<tr>
<td>14.102</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[2][A]</td>
<td>npu_inst/tp_inst/dsp_a0[3]_5_s9/I0</td>
</tr>
<tr>
<td>14.924</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C12[2][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dsp_a0[3]_5_s9/F</td>
</tr>
<tr>
<td>15.728</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C14[3][B]</td>
<td>npu_inst/tp_inst/dsp_a0[3]_5_s7/I2</td>
</tr>
<tr>
<td>16.760</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C14[3][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dsp_a0[3]_5_s7/F</td>
</tr>
<tr>
<td>16.766</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C14[0][B]</td>
<td>npu_inst/tp_inst/dsp_a0[3]_5_s5/I2</td>
</tr>
<tr>
<td>17.798</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C14[0][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dsp_a0[3]_5_s5/F</td>
</tr>
<tr>
<td>21.034</td>
<td>3.236</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[3][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/gen_dsp[3].dsp_inst/multaddalu18x18_inst/A0[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[3][A]</td>
<td>npu_inst/tp_inst/gen_dsp[3].dsp_inst/multaddalu18x18_inst/CLK</td>
</tr>
<tr>
<td>21.354</td>
<td>-0.054</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[3][A]</td>
<td>npu_inst/tp_inst/gen_dsp[3].dsp_inst/multaddalu18x18_inst</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.593, 36.523%; route: 12.739, 61.273%; tC2Q: 0.458, 2.205%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.340</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.025</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/spi_inst/op_code_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/j_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C25[2][A]</td>
<td>npu_inst/spi_inst/op_code_0_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>296</td>
<td>R27C25[2][A]</td>
<td style=" font-weight:bold;">npu_inst/spi_inst/op_code_0_s0/Q</td>
</tr>
<tr>
<td>7.911</td>
<td>7.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C39[2][A]</td>
<td>npu_inst/tp_inst/n8226_s13/I0</td>
</tr>
<tr>
<td>8.537</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R4C39[2][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/n8226_s13/F</td>
</tr>
<tr>
<td>10.343</td>
<td>1.805</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C42[0][B]</td>
<td>npu_inst/tp_inst/j_4_s9/I3</td>
</tr>
<tr>
<td>11.165</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C42[0][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/j_4_s9/F</td>
</tr>
<tr>
<td>13.438</td>
<td>2.273</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C22[0][B]</td>
<td>npu_inst/tp_inst/j_4_s8/I0</td>
</tr>
<tr>
<td>14.537</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C22[0][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/j_4_s8/F</td>
</tr>
<tr>
<td>17.299</td>
<td>2.762</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C42[3][A]</td>
<td>npu_inst/tp_inst/j_4_s7/I2</td>
</tr>
<tr>
<td>18.398</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C42[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/j_4_s7/F</td>
</tr>
<tr>
<td>19.207</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C42[3][B]</td>
<td>npu_inst/tp_inst/j_4_s4/I2</td>
</tr>
<tr>
<td>20.233</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R4C42[3][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/j_4_s4/F</td>
</tr>
<tr>
<td>21.025</td>
<td>0.791</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C36[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/j_0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C36[0][A]</td>
<td>npu_inst/tp_inst/j_0_s1/CLK</td>
</tr>
<tr>
<td>21.365</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C36[0][A]</td>
<td>npu_inst/tp_inst/j_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.672, 22.482%; route: 15.651, 75.312%; tC2Q: 0.458, 2.206%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.340</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.025</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/spi_inst/op_code_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/j_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C25[2][A]</td>
<td>npu_inst/spi_inst/op_code_0_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>296</td>
<td>R27C25[2][A]</td>
<td style=" font-weight:bold;">npu_inst/spi_inst/op_code_0_s0/Q</td>
</tr>
<tr>
<td>7.911</td>
<td>7.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C39[2][A]</td>
<td>npu_inst/tp_inst/n8226_s13/I0</td>
</tr>
<tr>
<td>8.537</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R4C39[2][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/n8226_s13/F</td>
</tr>
<tr>
<td>10.343</td>
<td>1.805</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C42[0][B]</td>
<td>npu_inst/tp_inst/j_4_s9/I3</td>
</tr>
<tr>
<td>11.165</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C42[0][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/j_4_s9/F</td>
</tr>
<tr>
<td>13.438</td>
<td>2.273</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C22[0][B]</td>
<td>npu_inst/tp_inst/j_4_s8/I0</td>
</tr>
<tr>
<td>14.537</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C22[0][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/j_4_s8/F</td>
</tr>
<tr>
<td>17.299</td>
<td>2.762</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C42[3][A]</td>
<td>npu_inst/tp_inst/j_4_s7/I2</td>
</tr>
<tr>
<td>18.398</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C42[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/j_4_s7/F</td>
</tr>
<tr>
<td>19.207</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C42[3][B]</td>
<td>npu_inst/tp_inst/j_4_s4/I2</td>
</tr>
<tr>
<td>20.233</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R4C42[3][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/j_4_s4/F</td>
</tr>
<tr>
<td>21.025</td>
<td>0.791</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C36[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/j_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C36[1][A]</td>
<td>npu_inst/tp_inst/j_1_s1/CLK</td>
</tr>
<tr>
<td>21.365</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C36[1][A]</td>
<td>npu_inst/tp_inst/j_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.672, 22.482%; route: 15.651, 75.312%; tC2Q: 0.458, 2.206%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.340</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.025</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/spi_inst/op_code_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/j_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C25[2][A]</td>
<td>npu_inst/spi_inst/op_code_0_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>296</td>
<td>R27C25[2][A]</td>
<td style=" font-weight:bold;">npu_inst/spi_inst/op_code_0_s0/Q</td>
</tr>
<tr>
<td>7.911</td>
<td>7.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C39[2][A]</td>
<td>npu_inst/tp_inst/n8226_s13/I0</td>
</tr>
<tr>
<td>8.537</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R4C39[2][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/n8226_s13/F</td>
</tr>
<tr>
<td>10.343</td>
<td>1.805</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C42[0][B]</td>
<td>npu_inst/tp_inst/j_4_s9/I3</td>
</tr>
<tr>
<td>11.165</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C42[0][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/j_4_s9/F</td>
</tr>
<tr>
<td>13.438</td>
<td>2.273</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C22[0][B]</td>
<td>npu_inst/tp_inst/j_4_s8/I0</td>
</tr>
<tr>
<td>14.537</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C22[0][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/j_4_s8/F</td>
</tr>
<tr>
<td>17.299</td>
<td>2.762</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C42[3][A]</td>
<td>npu_inst/tp_inst/j_4_s7/I2</td>
</tr>
<tr>
<td>18.398</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C42[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/j_4_s7/F</td>
</tr>
<tr>
<td>19.207</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C42[3][B]</td>
<td>npu_inst/tp_inst/j_4_s4/I2</td>
</tr>
<tr>
<td>20.233</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R4C42[3][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/j_4_s4/F</td>
</tr>
<tr>
<td>21.025</td>
<td>0.791</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C36[0][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/j_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C36[0][B]</td>
<td>npu_inst/tp_inst/j_2_s1/CLK</td>
</tr>
<tr>
<td>21.365</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C36[0][B]</td>
<td>npu_inst/tp_inst/j_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.672, 22.482%; route: 15.651, 75.312%; tC2Q: 0.458, 2.206%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.380</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.973</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/gen_dsp[2].dsp_inst/multaddalu18x18_inst</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C9[2][B]</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>466</td>
<td>R4C9[2][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/conv_inst/m_0_s1/Q</td>
</tr>
<tr>
<td>3.604</td>
<td>2.901</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C4[1][A]</td>
<td>npu_inst/tp_inst/conv_inst/n276_s11/I2</td>
</tr>
<tr>
<td>4.703</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C4[1][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n276_s11/F</td>
</tr>
<tr>
<td>6.816</td>
<td>2.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C4[0][B]</td>
<td>npu_inst/tp_inst/conv_inst/n914_s11/I1</td>
</tr>
<tr>
<td>7.915</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C4[0][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n914_s11/F</td>
</tr>
<tr>
<td>7.921</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C4[1][B]</td>
<td>npu_inst/tp_inst/conv_inst/n914_s10/I2</td>
</tr>
<tr>
<td>8.982</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R9C4[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n914_s10/F</td>
</tr>
<tr>
<td>9.405</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[1][A]</td>
<td>npu_inst/tp_inst/conv_inst/n958_s10/I1</td>
</tr>
<tr>
<td>10.031</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C5[1][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n958_s10/F</td>
</tr>
<tr>
<td>11.324</td>
<td>1.293</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[3][A]</td>
<td>npu_inst/tp_inst/dsp_a0[2]_5_s13/I0</td>
</tr>
<tr>
<td>12.146</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C8[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dsp_a0[2]_5_s13/F</td>
</tr>
<tr>
<td>13.435</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C9[1][B]</td>
<td>npu_inst/tp_inst/dsp_a0[2]_5_s9/I2</td>
</tr>
<tr>
<td>14.534</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dsp_a0[2]_5_s9/F</td>
</tr>
<tr>
<td>16.004</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[1][A]</td>
<td>npu_inst/tp_inst/dsp_a0[2]_5_s6/I2</td>
</tr>
<tr>
<td>16.630</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C13[1][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dsp_a0[2]_5_s6/F</td>
</tr>
<tr>
<td>18.404</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C19[0][B]</td>
<td>npu_inst/tp_inst/dsp_a0[2]_5_s5/I0</td>
</tr>
<tr>
<td>19.030</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C19[0][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dsp_a0[2]_5_s5/F</td>
</tr>
<tr>
<td>20.973</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/gen_dsp[2].dsp_inst/multaddalu18x18_inst/A0[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td>npu_inst/tp_inst/gen_dsp[2].dsp_inst/multaddalu18x18_inst/CLK</td>
</tr>
<tr>
<td>21.354</td>
<td>-0.054</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td>npu_inst/tp_inst/gen_dsp[2].dsp_inst/multaddalu18x18_inst</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.058, 34.048%; route: 13.213, 63.741%; tC2Q: 0.458, 2.211%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.387</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.967</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/gen_dsp[3].dsp_inst/multaddalu18x18_inst</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C9[2][B]</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>466</td>
<td>R4C9[2][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/conv_inst/m_0_s1/Q</td>
</tr>
<tr>
<td>4.046</td>
<td>3.343</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C3[0][B]</td>
<td>npu_inst/tp_inst/conv_inst/n315_s11/I2</td>
</tr>
<tr>
<td>4.868</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C3[0][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n315_s11/F</td>
</tr>
<tr>
<td>5.677</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C5[2][A]</td>
<td>npu_inst/tp_inst/conv_inst/n953_s11/I1</td>
</tr>
<tr>
<td>6.709</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C5[2][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n953_s11/F</td>
</tr>
<tr>
<td>8.179</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C6[3][B]</td>
<td>npu_inst/tp_inst/conv_inst/n953_s10/I2</td>
</tr>
<tr>
<td>8.805</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C6[3][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n953_s10/F</td>
</tr>
<tr>
<td>10.106</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C9[1][B]</td>
<td>npu_inst/tp_inst/conv_inst/n1045_s11/I1</td>
</tr>
<tr>
<td>10.928</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C9[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n1045_s11/F</td>
</tr>
<tr>
<td>11.736</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C11[0][A]</td>
<td>npu_inst/tp_inst/conv_inst/n1045_s12/I1</td>
</tr>
<tr>
<td>12.558</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C11[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n1045_s12/F</td>
</tr>
<tr>
<td>14.018</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[3][A]</td>
<td>npu_inst/tp_inst/dsp_a0[3]_2_s10/I0</td>
</tr>
<tr>
<td>14.840</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C13[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dsp_a0[3]_2_s10/F</td>
</tr>
<tr>
<td>14.845</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[2][A]</td>
<td>npu_inst/tp_inst/dsp_a0[3]_2_s6/I2</td>
</tr>
<tr>
<td>15.667</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C13[2][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dsp_a0[3]_2_s6/F</td>
</tr>
<tr>
<td>16.802</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C14[2][A]</td>
<td>npu_inst/tp_inst/dsp_a0[3]_2_s5/I0</td>
</tr>
<tr>
<td>17.901</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C14[2][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dsp_a0[3]_2_s5/F</td>
</tr>
<tr>
<td>20.967</td>
<td>3.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[3][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/gen_dsp[3].dsp_inst/multaddalu18x18_inst/A0[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[3][A]</td>
<td>npu_inst/tp_inst/gen_dsp[3].dsp_inst/multaddalu18x18_inst/CLK</td>
</tr>
<tr>
<td>21.354</td>
<td>-0.054</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[3][A]</td>
<td>npu_inst/tp_inst/gen_dsp[3].dsp_inst/multaddalu18x18_inst</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.867, 33.137%; route: 13.398, 64.652%; tC2Q: 0.458, 2.212%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.389</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.965</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/gen_dsp[4].dsp_inst/multaddalu18x18_inst</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C9[2][B]</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>466</td>
<td>R4C9[2][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/conv_inst/m_0_s1/Q</td>
</tr>
<tr>
<td>3.578</td>
<td>2.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C4[3][A]</td>
<td>npu_inst/tp_inst/conv_inst/n280_s11/I2</td>
</tr>
<tr>
<td>4.204</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C4[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n280_s11/F</td>
</tr>
<tr>
<td>6.312</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C5[1][B]</td>
<td>npu_inst/tp_inst/conv_inst/n918_s11/I1</td>
</tr>
<tr>
<td>6.938</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n918_s11/F</td>
</tr>
<tr>
<td>6.944</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C5[3][B]</td>
<td>npu_inst/tp_inst/conv_inst/n918_s10/I2</td>
</tr>
<tr>
<td>8.043</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C5[3][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n918_s10/F</td>
</tr>
<tr>
<td>9.337</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[2][B]</td>
<td>npu_inst/tp_inst/conv_inst/n962_s10/I1</td>
</tr>
<tr>
<td>10.369</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C8[2][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n962_s10/F</td>
</tr>
<tr>
<td>12.148</td>
<td>1.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C11[0][B]</td>
<td>npu_inst/tp_inst/conv_inst/n1129_s8/I0</td>
</tr>
<tr>
<td>12.774</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C11[0][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n1129_s8/F</td>
</tr>
<tr>
<td>13.579</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C11[3][A]</td>
<td>npu_inst/tp_inst/dsp_a0[4]_1_s13/I0</td>
</tr>
<tr>
<td>14.205</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C11[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dsp_a0[4]_1_s13/F</td>
</tr>
<tr>
<td>16.143</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C14[0][B]</td>
<td>npu_inst/tp_inst/dsp_a0[4]_1_s7/I2</td>
</tr>
<tr>
<td>17.169</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C14[0][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dsp_a0[4]_1_s7/F</td>
</tr>
<tr>
<td>17.588</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C15[2][B]</td>
<td>npu_inst/tp_inst/dsp_a0[4]_1_s5/I1</td>
</tr>
<tr>
<td>18.214</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C15[2][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dsp_a0[4]_1_s5/F</td>
</tr>
<tr>
<td>20.965</td>
<td>2.752</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[4][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/gen_dsp[4].dsp_inst/multaddalu18x18_inst/A0[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[4][A]</td>
<td>npu_inst/tp_inst/gen_dsp[4].dsp_inst/multaddalu18x18_inst/CLK</td>
</tr>
<tr>
<td>21.354</td>
<td>-0.054</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[4][A]</td>
<td>npu_inst/tp_inst/gen_dsp[4].dsp_inst/multaddalu18x18_inst</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.287, 30.341%; route: 13.976, 67.447%; tC2Q: 0.458, 2.212%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.392</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.972</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/spi_inst/op_code_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/j_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C25[2][A]</td>
<td>npu_inst/spi_inst/op_code_0_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>296</td>
<td>R27C25[2][A]</td>
<td style=" font-weight:bold;">npu_inst/spi_inst/op_code_0_s0/Q</td>
</tr>
<tr>
<td>7.911</td>
<td>7.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C39[2][A]</td>
<td>npu_inst/tp_inst/n8226_s13/I0</td>
</tr>
<tr>
<td>8.537</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R4C39[2][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/n8226_s13/F</td>
</tr>
<tr>
<td>10.343</td>
<td>1.805</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C42[0][B]</td>
<td>npu_inst/tp_inst/j_4_s9/I3</td>
</tr>
<tr>
<td>11.165</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C42[0][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/j_4_s9/F</td>
</tr>
<tr>
<td>13.438</td>
<td>2.273</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C22[0][B]</td>
<td>npu_inst/tp_inst/j_4_s8/I0</td>
</tr>
<tr>
<td>14.537</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C22[0][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/j_4_s8/F</td>
</tr>
<tr>
<td>17.299</td>
<td>2.762</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C42[3][A]</td>
<td>npu_inst/tp_inst/j_4_s7/I2</td>
</tr>
<tr>
<td>18.398</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C42[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/j_4_s7/F</td>
</tr>
<tr>
<td>19.207</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C42[3][B]</td>
<td>npu_inst/tp_inst/j_4_s4/I2</td>
</tr>
<tr>
<td>20.233</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R4C42[3][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/j_4_s4/F</td>
</tr>
<tr>
<td>20.972</td>
<td>0.739</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C46[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/j_4_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C46[0][A]</td>
<td>npu_inst/tp_inst/j_4_s1/CLK</td>
</tr>
<tr>
<td>21.365</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C46[0][A]</td>
<td>npu_inst/tp_inst/j_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.672, 22.539%; route: 15.598, 75.250%; tC2Q: 0.458, 2.211%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.406</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.958</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/spi_inst/op_code_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/state_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C25[2][A]</td>
<td>npu_inst/spi_inst/op_code_0_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>296</td>
<td>R27C25[2][A]</td>
<td style=" font-weight:bold;">npu_inst/spi_inst/op_code_0_s0/Q</td>
</tr>
<tr>
<td>7.911</td>
<td>7.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C39[2][A]</td>
<td>npu_inst/tp_inst/n8226_s13/I0</td>
</tr>
<tr>
<td>8.537</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R4C39[2][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/n8226_s13/F</td>
</tr>
<tr>
<td>10.343</td>
<td>1.805</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C42[0][B]</td>
<td>npu_inst/tp_inst/j_4_s9/I3</td>
</tr>
<tr>
<td>11.165</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C42[0][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/j_4_s9/F</td>
</tr>
<tr>
<td>13.438</td>
<td>2.273</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C22[0][B]</td>
<td>npu_inst/tp_inst/j_4_s8/I0</td>
</tr>
<tr>
<td>14.537</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C22[0][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/j_4_s8/F</td>
</tr>
<tr>
<td>17.299</td>
<td>2.762</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C42[0][B]</td>
<td>npu_inst/tp_inst/state_0_s9/I3</td>
</tr>
<tr>
<td>18.325</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C42[0][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/state_0_s9/F</td>
</tr>
<tr>
<td>18.743</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C43[3][A]</td>
<td>npu_inst/tp_inst/state_0_s7/I1</td>
</tr>
<tr>
<td>19.804</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R6C43[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/state_0_s7/F</td>
</tr>
<tr>
<td>20.958</td>
<td>1.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C46[2][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/state_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C46[2][A]</td>
<td>npu_inst/tp_inst/state_1_s1/CLK</td>
</tr>
<tr>
<td>21.365</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C46[2][A]</td>
<td>npu_inst/tp_inst/state_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.634, 22.371%; route: 15.622, 75.417%; tC2Q: 0.458, 2.213%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.406</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.958</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/spi_inst/op_code_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/state_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C25[2][A]</td>
<td>npu_inst/spi_inst/op_code_0_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>296</td>
<td>R27C25[2][A]</td>
<td style=" font-weight:bold;">npu_inst/spi_inst/op_code_0_s0/Q</td>
</tr>
<tr>
<td>7.911</td>
<td>7.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C39[2][A]</td>
<td>npu_inst/tp_inst/n8226_s13/I0</td>
</tr>
<tr>
<td>8.537</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R4C39[2][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/n8226_s13/F</td>
</tr>
<tr>
<td>10.343</td>
<td>1.805</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C42[0][B]</td>
<td>npu_inst/tp_inst/j_4_s9/I3</td>
</tr>
<tr>
<td>11.165</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C42[0][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/j_4_s9/F</td>
</tr>
<tr>
<td>13.438</td>
<td>2.273</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C22[0][B]</td>
<td>npu_inst/tp_inst/j_4_s8/I0</td>
</tr>
<tr>
<td>14.537</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C22[0][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/j_4_s8/F</td>
</tr>
<tr>
<td>17.299</td>
<td>2.762</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C42[0][B]</td>
<td>npu_inst/tp_inst/state_0_s9/I3</td>
</tr>
<tr>
<td>18.325</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C42[0][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/state_0_s9/F</td>
</tr>
<tr>
<td>18.743</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C43[3][A]</td>
<td>npu_inst/tp_inst/state_0_s7/I1</td>
</tr>
<tr>
<td>19.804</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R6C43[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/state_0_s7/F</td>
</tr>
<tr>
<td>20.958</td>
<td>1.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C46[2][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/state_0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C46[2][B]</td>
<td>npu_inst/tp_inst/state_0_s1/CLK</td>
</tr>
<tr>
<td>21.365</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C46[2][B]</td>
<td>npu_inst/tp_inst/state_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.634, 22.371%; route: 15.622, 75.417%; tC2Q: 0.458, 2.213%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.474</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.880</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/gen_dsp[0].dsp_inst/multaddalu18x18_inst</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C9[2][B]</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>466</td>
<td>R4C9[2][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/conv_inst/m_0_s1/Q</td>
</tr>
<tr>
<td>3.815</td>
<td>3.113</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C5[0][B]</td>
<td>npu_inst/tp_inst/conv_inst/n277_s13/I2</td>
</tr>
<tr>
<td>4.847</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C5[0][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n277_s13/F</td>
</tr>
<tr>
<td>7.269</td>
<td>2.421</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[1][A]</td>
<td>npu_inst/tp_inst/conv_inst/n915_s10/I1</td>
</tr>
<tr>
<td>7.895</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C8[1][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n915_s10/F</td>
</tr>
<tr>
<td>8.704</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C8[0][B]</td>
<td>npu_inst/tp_inst/conv_inst/n1043_s10/I0</td>
</tr>
<tr>
<td>9.803</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C8[0][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n1043_s10/F</td>
</tr>
<tr>
<td>10.612</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C9[1][B]</td>
<td>npu_inst/tp_inst/conv_inst/n1210_s10/I0</td>
</tr>
<tr>
<td>11.434</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C9[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n1210_s10/F</td>
</tr>
<tr>
<td>14.676</td>
<td>3.242</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C10[3][A]</td>
<td>npu_inst/tp_inst/dsp_a0[0]_4_s23/I2</td>
</tr>
<tr>
<td>15.708</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C10[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dsp_a0[0]_4_s23/F</td>
</tr>
<tr>
<td>15.714</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C10[2][B]</td>
<td>npu_inst/tp_inst/dsp_a0[0]_4_s14/I3</td>
</tr>
<tr>
<td>16.536</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C10[2][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dsp_a0[0]_4_s14/F</td>
</tr>
<tr>
<td>16.541</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C10[2][A]</td>
<td>npu_inst/tp_inst/dsp_a0[0]_4_s7/I3</td>
</tr>
<tr>
<td>17.573</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C10[2][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dsp_a0[0]_4_s7/F</td>
</tr>
<tr>
<td>18.394</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C10[3][B]</td>
<td>npu_inst/tp_inst/dsp_a0[0]_4_s5/I1</td>
</tr>
<tr>
<td>19.426</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C10[3][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dsp_a0[0]_4_s5/F</td>
</tr>
<tr>
<td>20.880</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/gen_dsp[0].dsp_inst/multaddalu18x18_inst/A0[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[0][A]</td>
<td>npu_inst/tp_inst/gen_dsp[0].dsp_inst/multaddalu18x18_inst/CLK</td>
</tr>
<tr>
<td>21.354</td>
<td>-0.054</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[0][A]</td>
<td>npu_inst/tp_inst/gen_dsp[0].dsp_inst/multaddalu18x18_inst</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.497, 36.330%; route: 12.680, 61.449%; tC2Q: 0.458, 2.221%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.530</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.834</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/spi_inst/op_code_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/i_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C25[2][A]</td>
<td>npu_inst/spi_inst/op_code_0_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>296</td>
<td>R27C25[2][A]</td>
<td style=" font-weight:bold;">npu_inst/spi_inst/op_code_0_s0/Q</td>
</tr>
<tr>
<td>7.911</td>
<td>7.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C39[2][A]</td>
<td>npu_inst/tp_inst/n8226_s13/I0</td>
</tr>
<tr>
<td>8.537</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R4C39[2][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/n8226_s13/F</td>
</tr>
<tr>
<td>10.343</td>
<td>1.805</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C42[0][B]</td>
<td>npu_inst/tp_inst/j_4_s9/I3</td>
</tr>
<tr>
<td>11.165</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C42[0][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/j_4_s9/F</td>
</tr>
<tr>
<td>13.438</td>
<td>2.273</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C22[0][B]</td>
<td>npu_inst/tp_inst/j_4_s8/I0</td>
</tr>
<tr>
<td>14.537</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C22[0][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/j_4_s8/F</td>
</tr>
<tr>
<td>17.299</td>
<td>2.762</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C42[3][A]</td>
<td>npu_inst/tp_inst/j_4_s7/I2</td>
</tr>
<tr>
<td>18.398</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C42[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/j_4_s7/F</td>
</tr>
<tr>
<td>18.408</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C42[1][B]</td>
<td>npu_inst/tp_inst/i_4_s5/I3</td>
</tr>
<tr>
<td>19.210</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R6C42[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/i_4_s5/F</td>
</tr>
<tr>
<td>20.834</td>
<td>1.624</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C46[2][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/i_0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C46[2][A]</td>
<td>npu_inst/tp_inst/i_0_s1/CLK</td>
</tr>
<tr>
<td>21.365</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C46[2][A]</td>
<td>npu_inst/tp_inst/i_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.448, 21.602%; route: 15.684, 76.172%; tC2Q: 0.458, 2.226%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.530</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.834</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/spi_inst/op_code_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/i_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C25[2][A]</td>
<td>npu_inst/spi_inst/op_code_0_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>296</td>
<td>R27C25[2][A]</td>
<td style=" font-weight:bold;">npu_inst/spi_inst/op_code_0_s0/Q</td>
</tr>
<tr>
<td>7.911</td>
<td>7.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C39[2][A]</td>
<td>npu_inst/tp_inst/n8226_s13/I0</td>
</tr>
<tr>
<td>8.537</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R4C39[2][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/n8226_s13/F</td>
</tr>
<tr>
<td>10.343</td>
<td>1.805</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C42[0][B]</td>
<td>npu_inst/tp_inst/j_4_s9/I3</td>
</tr>
<tr>
<td>11.165</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C42[0][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/j_4_s9/F</td>
</tr>
<tr>
<td>13.438</td>
<td>2.273</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C22[0][B]</td>
<td>npu_inst/tp_inst/j_4_s8/I0</td>
</tr>
<tr>
<td>14.537</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C22[0][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/j_4_s8/F</td>
</tr>
<tr>
<td>17.299</td>
<td>2.762</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C42[3][A]</td>
<td>npu_inst/tp_inst/j_4_s7/I2</td>
</tr>
<tr>
<td>18.398</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C42[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/j_4_s7/F</td>
</tr>
<tr>
<td>18.408</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C42[1][B]</td>
<td>npu_inst/tp_inst/i_4_s5/I3</td>
</tr>
<tr>
<td>19.210</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R6C42[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/i_4_s5/F</td>
</tr>
<tr>
<td>20.834</td>
<td>1.624</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C46[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/i_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C46[0][A]</td>
<td>npu_inst/tp_inst/i_1_s1/CLK</td>
</tr>
<tr>
<td>21.365</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C46[0][A]</td>
<td>npu_inst/tp_inst/i_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.448, 21.602%; route: 15.684, 76.172%; tC2Q: 0.458, 2.226%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.567</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.787</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/gen_dsp[3].dsp_inst/multaddalu18x18_inst</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C9[2][B]</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>466</td>
<td>R4C9[2][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/conv_inst/m_0_s1/Q</td>
</tr>
<tr>
<td>4.042</td>
<td>3.340</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C3[3][A]</td>
<td>npu_inst/tp_inst/conv_inst/n293_s11/I2</td>
</tr>
<tr>
<td>4.864</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C3[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n293_s11/F</td>
</tr>
<tr>
<td>6.657</td>
<td>1.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C4[1][A]</td>
<td>npu_inst/tp_inst/conv_inst/n931_s11/I1</td>
</tr>
<tr>
<td>7.479</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C4[1][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n931_s11/F</td>
</tr>
<tr>
<td>7.485</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C4[0][A]</td>
<td>npu_inst/tp_inst/conv_inst/n931_s10/I2</td>
</tr>
<tr>
<td>8.111</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C4[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n931_s10/F</td>
</tr>
<tr>
<td>9.405</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C3[1][A]</td>
<td>npu_inst/tp_inst/conv_inst/n1047_s10/I1</td>
</tr>
<tr>
<td>10.031</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C3[1][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n1047_s10/F</td>
</tr>
<tr>
<td>11.496</td>
<td>1.465</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[3][A]</td>
<td>npu_inst/tp_inst/conv_inst/n1047_s12/I0</td>
</tr>
<tr>
<td>12.318</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C8[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n1047_s12/F</td>
</tr>
<tr>
<td>13.771</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C11[0][B]</td>
<td>npu_inst/tp_inst/dsp_a0[3]_0_s13/I0</td>
</tr>
<tr>
<td>14.593</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C11[0][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dsp_a0[3]_0_s13/F</td>
</tr>
<tr>
<td>15.728</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[3][B]</td>
<td>npu_inst/tp_inst/dsp_a0[3]_0_s9/I2</td>
</tr>
<tr>
<td>16.827</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C13[3][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dsp_a0[3]_0_s9/F</td>
</tr>
<tr>
<td>16.833</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[0][B]</td>
<td>npu_inst/tp_inst/dsp_a0[3]_0_s5/I3</td>
</tr>
<tr>
<td>17.865</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C13[0][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dsp_a0[3]_0_s5/F</td>
</tr>
<tr>
<td>20.787</td>
<td>2.922</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[3][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/gen_dsp[3].dsp_inst/multaddalu18x18_inst/A0[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[3][A]</td>
<td>npu_inst/tp_inst/gen_dsp[3].dsp_inst/multaddalu18x18_inst/CLK</td>
</tr>
<tr>
<td>21.354</td>
<td>-0.054</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[3][A]</td>
<td>npu_inst/tp_inst/gen_dsp[3].dsp_inst/multaddalu18x18_inst</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.671, 32.474%; route: 13.413, 65.295%; tC2Q: 0.458, 2.231%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.286</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.518</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.232</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/tp_sram_C_we_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/sram_C_inst/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17[0][A]</td>
<td>npu_inst/tp_inst/tp_sram_C_we_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R14C17[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/tp_sram_C_we_s0/Q</td>
</tr>
<tr>
<td>0.518</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td style=" font-weight:bold;">npu_inst/sram_C_inst/mem_mem_0_0_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>npu_inst/sram_C_inst/mem_mem_0_0_s/CLK</td>
</tr>
<tr>
<td>0.232</td>
<td>0.047</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>npu_inst/sram_C_inst/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.333, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.286</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.518</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.232</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/sram_B_we_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/sram_B_inst/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C36[0][B]</td>
<td>npu_inst/sram_B_we_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R27C36[0][B]</td>
<td style=" font-weight:bold;">npu_inst/sram_B_we_s0/Q</td>
</tr>
<tr>
<td>0.518</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td style=" font-weight:bold;">npu_inst/sram_B_inst/mem_mem_0_0_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>npu_inst/sram_B_inst/mem_mem_0_0_s/CLK</td>
</tr>
<tr>
<td>0.232</td>
<td>0.047</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>npu_inst/sram_B_inst/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.333, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.286</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.518</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.232</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/sram_A_we_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/sram_A_inst/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C36[0][A]</td>
<td>npu_inst/sram_A_we_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R27C36[0][A]</td>
<td style=" font-weight:bold;">npu_inst/sram_A_we_s0/Q</td>
</tr>
<tr>
<td>0.518</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td style=" font-weight:bold;">npu_inst/sram_A_inst/mem_mem_0_0_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>npu_inst/sram_A_inst/mem_mem_0_0_s/CLK</td>
</tr>
<tr>
<td>0.232</td>
<td>0.047</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>npu_inst/sram_A_inst/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.333, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.680</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.865</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/gen_dsp[0].dsp_inst/multaddalu18x18_inst</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/conv_inst/c[1][1]_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>54</td>
<td>DSP_R19[0][A]</td>
<td>npu_inst/tp_inst/gen_dsp[0].dsp_inst/multaddalu18x18_inst/CLK</td>
</tr>
<tr>
<td>0.230</td>
<td>0.045</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>DSP_R19[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/gen_dsp[0].dsp_inst/multaddalu18x18_inst/DOUT[4]</td>
</tr>
<tr>
<td>0.471</td>
<td>0.241</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C2[2][B]</td>
<td>npu_inst/tp_inst/conv_inst/n1807_s/I1</td>
</tr>
<tr>
<td>0.865</td>
<td>0.394</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C2[2][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n1807_s/SUM</td>
</tr>
<tr>
<td>0.865</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C2[2][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/conv_inst/c[1][1]_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C2[2][B]</td>
<td>npu_inst/tp_inst/conv_inst/c[1][1]_4_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C2[2][B]</td>
<td>npu_inst/tp_inst/conv_inst/c[1][1]_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 57.927%; route: 0.241, 35.457%; tC2Q: 0.045, 6.616%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.687</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.872</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/gen_dsp[3].dsp_inst/multaddalu18x18_inst</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/mul_inst/c[3][1]_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>54</td>
<td>DSP_R19[3][A]</td>
<td>npu_inst/tp_inst/gen_dsp[3].dsp_inst/multaddalu18x18_inst/CLK</td>
</tr>
<tr>
<td>0.230</td>
<td>0.045</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>DSP_R19[3][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/gen_dsp[3].dsp_inst/multaddalu18x18_inst/DOUT[7]</td>
</tr>
<tr>
<td>0.478</td>
<td>0.248</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C30[2][A]</td>
<td>npu_inst/tp_inst/mul_inst/n479_s/I1</td>
</tr>
<tr>
<td>0.872</td>
<td>0.394</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C30[2][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/mul_inst/n479_s/SUM</td>
</tr>
<tr>
<td>0.872</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C30[2][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/mul_inst/c[3][1]_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C30[2][A]</td>
<td>npu_inst/tp_inst/mul_inst/c[3][1]_7_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C30[2][A]</td>
<td>npu_inst/tp_inst/mul_inst/c[3][1]_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 57.354%; route: 0.248, 36.096%; tC2Q: 0.045, 6.551%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.690</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.874</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/gen_dsp[3].dsp_inst/multaddalu18x18_inst</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/mul_inst/c[3][1]_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>54</td>
<td>DSP_R19[3][A]</td>
<td>npu_inst/tp_inst/gen_dsp[3].dsp_inst/multaddalu18x18_inst/CLK</td>
</tr>
<tr>
<td>0.230</td>
<td>0.045</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>DSP_R19[3][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/gen_dsp[3].dsp_inst/multaddalu18x18_inst/DOUT[6]</td>
</tr>
<tr>
<td>0.480</td>
<td>0.251</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C30[1][B]</td>
<td>npu_inst/tp_inst/mul_inst/n480_s/I1</td>
</tr>
<tr>
<td>0.874</td>
<td>0.394</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C30[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/mul_inst/n480_s/SUM</td>
</tr>
<tr>
<td>0.874</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C30[1][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/mul_inst/c[3][1]_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C30[1][B]</td>
<td>npu_inst/tp_inst/mul_inst/c[3][1]_6_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C30[1][B]</td>
<td>npu_inst/tp_inst/mul_inst/c[3][1]_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 57.115%; route: 0.251, 36.362%; tC2Q: 0.045, 6.523%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.693</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.878</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/gen_dsp[0].dsp_inst/multaddalu18x18_inst</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/conv_inst/c[1][1]_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>54</td>
<td>DSP_R19[0][A]</td>
<td>npu_inst/tp_inst/gen_dsp[0].dsp_inst/multaddalu18x18_inst/CLK</td>
</tr>
<tr>
<td>0.230</td>
<td>0.045</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>DSP_R19[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/gen_dsp[0].dsp_inst/multaddalu18x18_inst/DOUT[7]</td>
</tr>
<tr>
<td>0.484</td>
<td>0.254</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C3[1][A]</td>
<td>npu_inst/tp_inst/conv_inst/n1804_s/I1</td>
</tr>
<tr>
<td>0.878</td>
<td>0.394</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C3[1][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n1804_s/SUM</td>
</tr>
<tr>
<td>0.878</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C3[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/conv_inst/c[1][1]_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C3[1][A]</td>
<td>npu_inst/tp_inst/conv_inst/c[1][1]_7_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C3[1][A]</td>
<td>npu_inst/tp_inst/conv_inst/c[1][1]_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 56.820%; route: 0.254, 36.691%; tC2Q: 0.045, 6.490%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C38[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_0_s1/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R24C38[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/mul_counter_0_s1/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C38[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/n488_s4/I0</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C38[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dot_inst/n488_s4/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C38[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/mul_counter_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C38[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_0_s1/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C38[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/i_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/i_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C46[0][A]</td>
<td>npu_inst/tp_inst/i_1_s1/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>227</td>
<td>R17C46[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/i_1_s1/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C46[0][A]</td>
<td>npu_inst/tp_inst/n10317_s11/I1</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C46[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/n10317_s11/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C46[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/i_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C46[0][A]</td>
<td>npu_inst/tp_inst/i_1_s1/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C46[0][A]</td>
<td>npu_inst/tp_inst/i_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.893</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/gen_dsp[0].dsp_inst/multaddalu18x18_inst</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/conv_inst/c[0][0]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>54</td>
<td>DSP_R19[0][A]</td>
<td>npu_inst/tp_inst/gen_dsp[0].dsp_inst/multaddalu18x18_inst/CLK</td>
</tr>
<tr>
<td>0.230</td>
<td>0.046</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>DSP_R19[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/gen_dsp[0].dsp_inst/multaddalu18x18_inst/DOUT[1]</td>
</tr>
<tr>
<td>0.499</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C2[1][A]</td>
<td>npu_inst/tp_inst/conv_inst/n1725_s/I1</td>
</tr>
<tr>
<td>0.893</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C2[1][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n1725_s/SUM</td>
</tr>
<tr>
<td>0.893</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C2[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/conv_inst/c[0][0]_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C2[1][A]</td>
<td>npu_inst/tp_inst/conv_inst/c[0][0]_1_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C2[1][A]</td>
<td>npu_inst/tp_inst/conv_inst/c[0][0]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 55.626%; route: 0.268, 37.903%; tC2Q: 0.046, 6.471%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.893</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/gen_dsp[0].dsp_inst/multaddalu18x18_inst</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/conv_inst/c[1][1]_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>54</td>
<td>DSP_R19[0][A]</td>
<td>npu_inst/tp_inst/gen_dsp[0].dsp_inst/multaddalu18x18_inst/CLK</td>
</tr>
<tr>
<td>0.230</td>
<td>0.046</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>DSP_R19[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/gen_dsp[0].dsp_inst/multaddalu18x18_inst/DOUT[0]</td>
</tr>
<tr>
<td>0.499</td>
<td>0.269</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C2[0][B]</td>
<td>npu_inst/tp_inst/conv_inst/n1811_s/I1</td>
</tr>
<tr>
<td>0.893</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C2[0][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n1811_s/SUM</td>
</tr>
<tr>
<td>0.893</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C2[0][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/conv_inst/c[1][1]_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C2[0][B]</td>
<td>npu_inst/tp_inst/conv_inst/c[1][1]_0_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C2[0][B]</td>
<td>npu_inst/tp_inst/conv_inst/c[1][1]_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 55.623%; route: 0.269, 37.907%; tC2Q: 0.046, 6.471%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.893</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/dot_inst/c_2_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_2_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C27[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_2_s3/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R25C27[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_2_s3/Q</td>
</tr>
<tr>
<td>0.521</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C27[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/n449_s4/I0</td>
</tr>
<tr>
<td>0.893</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C27[1][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dot_inst/n449_s4/F</td>
</tr>
<tr>
<td>0.893</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_2_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C27[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_2_s3/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C27[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_2_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.893</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/dot_inst/c_3_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_3_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_3_s3/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R24C27[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_3_s3/Q</td>
</tr>
<tr>
<td>0.521</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/n448_s4/I0</td>
</tr>
<tr>
<td>0.893</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C27[1][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dot_inst/n448_s4/F</td>
</tr>
<tr>
<td>0.893</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C27[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_3_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_3_s3/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C27[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_3_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.893</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/dot_inst/c_6_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_6_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C26[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_6_s3/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R23C26[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_6_s3/Q</td>
</tr>
<tr>
<td>0.521</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C26[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/n445_s4/I0</td>
</tr>
<tr>
<td>0.893</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C26[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dot_inst/n445_s4/F</td>
</tr>
<tr>
<td>0.893</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C26[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_6_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C26[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_6_s3/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C26[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_6_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.893</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C37[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_2_s1/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R26C37[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/mul_counter_2_s1/Q</td>
</tr>
<tr>
<td>0.521</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C37[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/n486_s4/I1</td>
</tr>
<tr>
<td>0.893</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C37[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dot_inst/n486_s4/F</td>
</tr>
<tr>
<td>0.893</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C37[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/mul_counter_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C37[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_2_s1/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C37[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.893</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C34[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_4_s1/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R26C34[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/mul_counter_4_s1/Q</td>
</tr>
<tr>
<td>0.521</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C34[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/n484_s4/I1</td>
</tr>
<tr>
<td>0.893</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C34[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dot_inst/n484_s4/F</td>
</tr>
<tr>
<td>0.893</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C34[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/mul_counter_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C34[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_4_s1/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C34[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.893</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/mul_inst/iter_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/mul_inst/iter_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C32[1][A]</td>
<td>npu_inst/tp_inst/mul_inst/iter_1_s1/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R3C32[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/mul_inst/iter_1_s1/Q</td>
</tr>
<tr>
<td>0.521</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C32[1][A]</td>
<td>npu_inst/tp_inst/mul_inst/n1534_s2/I2</td>
</tr>
<tr>
<td>0.893</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C32[1][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/mul_inst/n1534_s2/F</td>
</tr>
<tr>
<td>0.893</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C32[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/mul_inst/iter_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C32[1][A]</td>
<td>npu_inst/tp_inst/mul_inst/iter_1_s1/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C32[1][A]</td>
<td>npu_inst/tp_inst/mul_inst/iter_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.893</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/k_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/k_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C39[0][A]</td>
<td>npu_inst/tp_inst/k_2_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>25</td>
<td>R2C39[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/k_2_s0/Q</td>
</tr>
<tr>
<td>0.521</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C39[0][A]</td>
<td>npu_inst/tp_inst/n10597_s5/I2</td>
</tr>
<tr>
<td>0.893</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C39[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/n10597_s5/F</td>
</tr>
<tr>
<td>0.893</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C39[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/k_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C39[0][A]</td>
<td>npu_inst/tp_inst/k_2_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C39[0][A]</td>
<td>npu_inst/tp_inst/k_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.894</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/gen_dsp[3].dsp_inst/multaddalu18x18_inst</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/mul_inst/c[0][3]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>54</td>
<td>DSP_R19[3][A]</td>
<td>npu_inst/tp_inst/gen_dsp[3].dsp_inst/multaddalu18x18_inst/CLK</td>
</tr>
<tr>
<td>0.230</td>
<td>0.046</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>DSP_R19[3][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/gen_dsp[3].dsp_inst/multaddalu18x18_inst/DOUT[1]</td>
</tr>
<tr>
<td>0.500</td>
<td>0.270</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C29[0][B]</td>
<td>npu_inst/tp_inst/mul_inst/n155_s/I1</td>
</tr>
<tr>
<td>0.894</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C29[0][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/mul_inst/n155_s/SUM</td>
</tr>
<tr>
<td>0.894</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C29[0][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/mul_inst/c[0][3]_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C29[0][B]</td>
<td>npu_inst/tp_inst/mul_inst/c[0][3]_1_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C29[0][B]</td>
<td>npu_inst/tp_inst/mul_inst/c[0][3]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 55.517%; route: 0.270, 38.025%; tC2Q: 0.046, 6.458%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.895</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/gen_dsp[0].dsp_inst/multaddalu18x18_inst</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/conv_inst/c[1][1]_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>54</td>
<td>DSP_R19[0][A]</td>
<td>npu_inst/tp_inst/gen_dsp[0].dsp_inst/multaddalu18x18_inst/CLK</td>
</tr>
<tr>
<td>0.230</td>
<td>0.046</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>DSP_R19[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/gen_dsp[0].dsp_inst/multaddalu18x18_inst/DOUT[6]</td>
</tr>
<tr>
<td>0.501</td>
<td>0.270</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C3[0][B]</td>
<td>npu_inst/tp_inst/conv_inst/n1805_s/I1</td>
</tr>
<tr>
<td>0.895</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C3[0][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n1805_s/SUM</td>
</tr>
<tr>
<td>0.895</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C3[0][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/conv_inst/c[1][1]_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C3[0][B]</td>
<td>npu_inst/tp_inst/conv_inst/c[1][1]_6_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C3[0][B]</td>
<td>npu_inst/tp_inst/conv_inst/c[1][1]_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 55.499%; route: 0.270, 38.045%; tC2Q: 0.046, 6.456%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.895</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/dot_inst/index_2_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/index_2_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C34[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/index_2_s3/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R25C34[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/index_2_s3/Q</td>
</tr>
<tr>
<td>0.523</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C34[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/n393_s4/I0</td>
</tr>
<tr>
<td>0.895</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C34[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dot_inst/n393_s4/F</td>
</tr>
<tr>
<td>0.895</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C34[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/index_2_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C34[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/index_2_s3/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C34[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/index_2_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.895</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/add_inst/i_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/add_inst/i_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[0][A]</td>
<td>npu_inst/tp_inst/add_inst/i_0_s1/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>71</td>
<td>R13C20[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/add_inst/i_0_s1/Q</td>
</tr>
<tr>
<td>0.523</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[0][A]</td>
<td>npu_inst/tp_inst/add_inst/n1499_s3/I0</td>
</tr>
<tr>
<td>0.895</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C20[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/add_inst/n1499_s3/F</td>
</tr>
<tr>
<td>0.895</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/add_inst/i_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[0][A]</td>
<td>npu_inst/tp_inst/add_inst/i_0_s1/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C20[0][A]</td>
<td>npu_inst/tp_inst/add_inst/i_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.179</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/spi_inst/bit_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/spi_inst/bit_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB8[A]</td>
<td>sclk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>60</td>
<td>IOB8[A]</td>
<td>sclk_ibuf/O</td>
</tr>
<tr>
<td>4.468</td>
<td>1.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C9[0][A]</td>
<td>npu_inst/spi_inst/bit_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>4.802</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R27C9[0][A]</td>
<td style=" font-weight:bold;">npu_inst/spi_inst/bit_cnt_0_s0/Q</td>
</tr>
<tr>
<td>4.807</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C9[0][A]</td>
<td>npu_inst/spi_inst/n10_s2/I0</td>
</tr>
<tr>
<td>5.179</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C9[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/spi_inst/n10_s2/F</td>
</tr>
<tr>
<td>5.179</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C9[0][A]</td>
<td style=" font-weight:bold;">npu_inst/spi_inst/bit_cnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB8[A]</td>
<td>sclk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>60</td>
<td>IOB8[A]</td>
<td>sclk_ibuf/O</td>
</tr>
<tr>
<td>4.468</td>
<td>1.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C9[0][A]</td>
<td>npu_inst/spi_inst/bit_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>4.468</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C9[0][A]</td>
<td>npu_inst/spi_inst/bit_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 69.966%; route: 1.342, 30.034%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 69.966%; route: 1.342, 30.034%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.895</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/gen_dsp[0].dsp_inst/multaddalu18x18_inst</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/conv_inst/c[0][0]_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>54</td>
<td>DSP_R19[0][A]</td>
<td>npu_inst/tp_inst/gen_dsp[0].dsp_inst/multaddalu18x18_inst/CLK</td>
</tr>
<tr>
<td>0.230</td>
<td>0.046</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>DSP_R19[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/gen_dsp[0].dsp_inst/multaddalu18x18_inst/DOUT[7]</td>
</tr>
<tr>
<td>0.501</td>
<td>0.271</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C3[1][A]</td>
<td>npu_inst/tp_inst/conv_inst/n1719_s/I1</td>
</tr>
<tr>
<td>0.895</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C3[1][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n1719_s/SUM</td>
</tr>
<tr>
<td>0.895</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C3[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/conv_inst/c[0][0]_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C3[1][A]</td>
<td>npu_inst/tp_inst/conv_inst/c[0][0]_7_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C3[1][A]</td>
<td>npu_inst/tp_inst/conv_inst/c[0][0]_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 55.441%; route: 0.271, 38.110%; tC2Q: 0.046, 6.449%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/mul_inst/iter_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/mul_inst/iter_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C33[0][A]</td>
<td>npu_inst/tp_inst/mul_inst/iter_2_s1/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R3C33[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/mul_inst/iter_2_s1/Q</td>
</tr>
<tr>
<td>0.524</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C33[0][A]</td>
<td>npu_inst/tp_inst/mul_inst/n1533_s2/I3</td>
</tr>
<tr>
<td>0.896</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C33[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/mul_inst/n1533_s2/F</td>
</tr>
<tr>
<td>0.896</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C33[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/mul_inst/iter_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C33[0][A]</td>
<td>npu_inst/tp_inst/mul_inst/iter_2_s1/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C33[0][A]</td>
<td>npu_inst/tp_inst/mul_inst/iter_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.323</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.041</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/index_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[2][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R21C30[2][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>4.463</td>
<td>3.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C11[3][A]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>5.562</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2065</td>
<td>R4C11[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>8.041</td>
<td>2.479</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C35[2][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/index_0_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C35[2][A]</td>
<td>npu_inst/tp_inst/dot_inst/index_0_s3/CLK</td>
</tr>
<tr>
<td>21.365</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C35[2][A]</td>
<td>npu_inst/tp_inst/dot_inst/index_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 14.095%; route: 6.240, 80.027%; tC2Q: 0.458, 5.878%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.323</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.041</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/index_1_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[2][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R21C30[2][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>4.463</td>
<td>3.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C11[3][A]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>5.562</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2065</td>
<td>R4C11[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>8.041</td>
<td>2.479</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C34[0][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/index_1_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C34[0][B]</td>
<td>npu_inst/tp_inst/dot_inst/index_1_s3/CLK</td>
</tr>
<tr>
<td>21.365</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C34[0][B]</td>
<td>npu_inst/tp_inst/dot_inst/index_1_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 14.095%; route: 6.240, 80.027%; tC2Q: 0.458, 5.878%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.323</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.041</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/index_2_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[2][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R21C30[2][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>4.463</td>
<td>3.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C11[3][A]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>5.562</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2065</td>
<td>R4C11[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>8.041</td>
<td>2.479</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C34[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/index_2_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C34[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/index_2_s3/CLK</td>
</tr>
<tr>
<td>21.365</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C34[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/index_2_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 14.095%; route: 6.240, 80.027%; tC2Q: 0.458, 5.878%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.323</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.041</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/index_3_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[2][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R21C30[2][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>4.463</td>
<td>3.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C11[3][A]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>5.562</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2065</td>
<td>R4C11[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>8.041</td>
<td>2.479</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C34[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/index_3_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C34[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/index_3_s4/CLK</td>
</tr>
<tr>
<td>21.365</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C34[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/index_3_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 14.095%; route: 6.240, 80.027%; tC2Q: 0.458, 5.878%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.323</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.041</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[2][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R21C30[2][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>4.463</td>
<td>3.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C11[3][A]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>5.562</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2065</td>
<td>R4C11[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>8.041</td>
<td>2.479</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C27[2][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_0_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[2][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_0_s3/CLK</td>
</tr>
<tr>
<td>21.365</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C27[2][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 14.095%; route: 6.240, 80.027%; tC2Q: 0.458, 5.878%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.323</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.041</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_1_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[2][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R21C30[2][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>4.463</td>
<td>3.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C11[3][A]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>5.562</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2065</td>
<td>R4C11[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>8.041</td>
<td>2.479</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[0][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_1_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C27[0][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_1_s3/CLK</td>
</tr>
<tr>
<td>21.365</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C27[0][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_1_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 14.095%; route: 6.240, 80.027%; tC2Q: 0.458, 5.878%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.323</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.041</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_2_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[2][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R21C30[2][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>4.463</td>
<td>3.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C11[3][A]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>5.562</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2065</td>
<td>R4C11[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>8.041</td>
<td>2.479</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_2_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C27[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_2_s3/CLK</td>
</tr>
<tr>
<td>21.365</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C27[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_2_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 14.095%; route: 6.240, 80.027%; tC2Q: 0.458, 5.878%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.323</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.041</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_3_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[2][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R21C30[2][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>4.463</td>
<td>3.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C11[3][A]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>5.562</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2065</td>
<td>R4C11[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>8.041</td>
<td>2.479</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C27[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_3_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_3_s3/CLK</td>
</tr>
<tr>
<td>21.365</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C27[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_3_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 14.095%; route: 6.240, 80.027%; tC2Q: 0.458, 5.878%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.323</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.041</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_4_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[2][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R21C30[2][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>4.463</td>
<td>3.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C11[3][A]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>5.562</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2065</td>
<td>R4C11[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>8.041</td>
<td>2.479</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C27[1][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_4_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[1][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_4_s3/CLK</td>
</tr>
<tr>
<td>21.365</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C27[1][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_4_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 14.095%; route: 6.240, 80.027%; tC2Q: 0.458, 5.878%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.323</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.041</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_5_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[2][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R21C30[2][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>4.463</td>
<td>3.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C11[3][A]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>5.562</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2065</td>
<td>R4C11[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>8.041</td>
<td>2.479</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C27[2][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_5_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[2][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_5_s3/CLK</td>
</tr>
<tr>
<td>21.365</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C27[2][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_5_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 14.095%; route: 6.240, 80.027%; tC2Q: 0.458, 5.878%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.323</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.041</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_6_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[2][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R21C30[2][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>4.463</td>
<td>3.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C11[3][A]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>5.562</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2065</td>
<td>R4C11[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>8.041</td>
<td>2.479</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C26[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_6_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C26[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_6_s3/CLK</td>
</tr>
<tr>
<td>21.365</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C26[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_6_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 14.095%; route: 6.240, 80.027%; tC2Q: 0.458, 5.878%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.323</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.041</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_7_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[2][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R21C30[2][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>4.463</td>
<td>3.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C11[3][A]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>5.562</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2065</td>
<td>R4C11[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>8.041</td>
<td>2.479</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C26[0][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_7_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C26[0][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_7_s3/CLK</td>
</tr>
<tr>
<td>21.365</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C26[0][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_7_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 14.095%; route: 6.240, 80.027%; tC2Q: 0.458, 5.878%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.323</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.041</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/i_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[2][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R21C30[2][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>4.463</td>
<td>3.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C11[3][A]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>5.562</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2065</td>
<td>R4C11[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>8.041</td>
<td>2.479</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/i_0_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C33[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/i_0_s3/CLK</td>
</tr>
<tr>
<td>21.365</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C33[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/i_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 14.095%; route: 6.240, 80.027%; tC2Q: 0.458, 5.878%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.323</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.041</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[2][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R21C30[2][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>4.463</td>
<td>3.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C11[3][A]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>5.562</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2065</td>
<td>R4C11[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>8.041</td>
<td>2.479</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C28[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/mul_result_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_0_s1/CLK</td>
</tr>
<tr>
<td>21.365</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C28[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 14.095%; route: 6.240, 80.027%; tC2Q: 0.458, 5.878%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.323</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.041</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[2][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R21C30[2][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>4.463</td>
<td>3.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C11[3][A]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>5.562</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2065</td>
<td>R4C11[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>8.041</td>
<td>2.479</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C28[0][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/mul_result_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[0][B]</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_1_s1/CLK</td>
</tr>
<tr>
<td>21.365</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C28[0][B]</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 14.095%; route: 6.240, 80.027%; tC2Q: 0.458, 5.878%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.323</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.041</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[2][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R21C30[2][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>4.463</td>
<td>3.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C11[3][A]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>5.562</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2065</td>
<td>R4C11[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>8.041</td>
<td>2.479</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/mul_result_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C31[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_2_s1/CLK</td>
</tr>
<tr>
<td>21.365</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C31[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 14.095%; route: 6.240, 80.027%; tC2Q: 0.458, 5.878%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.323</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.041</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[2][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R21C30[2][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>4.463</td>
<td>3.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C11[3][A]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>5.562</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2065</td>
<td>R4C11[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>8.041</td>
<td>2.479</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[0][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/mul_result_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C31[0][B]</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_3_s1/CLK</td>
</tr>
<tr>
<td>21.365</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C31[0][B]</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 14.095%; route: 6.240, 80.027%; tC2Q: 0.458, 5.878%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.323</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.041</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[2][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R21C30[2][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>4.463</td>
<td>3.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C11[3][A]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>5.562</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2065</td>
<td>R4C11[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>8.041</td>
<td>2.479</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/mul_result_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C31[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_4_s1/CLK</td>
</tr>
<tr>
<td>21.365</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C31[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 14.095%; route: 6.240, 80.027%; tC2Q: 0.458, 5.878%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.323</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.041</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[2][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R21C30[2][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>4.463</td>
<td>3.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C11[3][A]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>5.562</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2065</td>
<td>R4C11[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>8.041</td>
<td>2.479</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[2][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/mul_result_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C31[2][A]</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_5_s1/CLK</td>
</tr>
<tr>
<td>21.365</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C31[2][A]</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 14.095%; route: 6.240, 80.027%; tC2Q: 0.458, 5.878%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.323</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.041</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[2][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R21C30[2][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>4.463</td>
<td>3.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C11[3][A]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>5.562</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2065</td>
<td>R4C11[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>8.041</td>
<td>2.479</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[1][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/mul_result_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C31[1][B]</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_6_s1/CLK</td>
</tr>
<tr>
<td>21.365</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C31[1][B]</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 14.095%; route: 6.240, 80.027%; tC2Q: 0.458, 5.878%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.323</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.041</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[2][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R21C30[2][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>4.463</td>
<td>3.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C11[3][A]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>5.562</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2065</td>
<td>R4C11[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>8.041</td>
<td>2.479</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[2][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/mul_result_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C31[2][B]</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_7_s1/CLK</td>
</tr>
<tr>
<td>21.365</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C31[2][B]</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 14.095%; route: 6.240, 80.027%; tC2Q: 0.458, 5.878%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.323</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.041</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[2][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R21C30[2][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>4.463</td>
<td>3.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C11[3][A]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>5.562</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2065</td>
<td>R4C11[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>8.041</td>
<td>2.479</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C38[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/mul_counter_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C38[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_0_s1/CLK</td>
</tr>
<tr>
<td>21.365</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C38[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 14.095%; route: 6.240, 80.027%; tC2Q: 0.458, 5.878%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.323</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.041</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[2][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R21C30[2][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>4.463</td>
<td>3.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C11[3][A]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>5.562</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2065</td>
<td>R4C11[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>8.041</td>
<td>2.479</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C38[0][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/mul_counter_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C38[0][B]</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_1_s1/CLK</td>
</tr>
<tr>
<td>21.365</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C38[0][B]</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 14.095%; route: 6.240, 80.027%; tC2Q: 0.458, 5.878%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.323</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.041</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[2][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R21C30[2][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>4.463</td>
<td>3.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C11[3][A]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>5.562</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2065</td>
<td>R4C11[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>8.041</td>
<td>2.479</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C37[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/mul_counter_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C37[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_2_s1/CLK</td>
</tr>
<tr>
<td>21.365</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C37[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 14.095%; route: 6.240, 80.027%; tC2Q: 0.458, 5.878%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.323</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.041</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[2][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R21C30[2][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>4.463</td>
<td>3.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C11[3][A]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>5.562</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2065</td>
<td>R4C11[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>8.041</td>
<td>2.479</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C37[0][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/mul_counter_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C37[0][B]</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_3_s1/CLK</td>
</tr>
<tr>
<td>21.365</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C37[0][B]</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 14.095%; route: 6.240, 80.027%; tC2Q: 0.458, 5.878%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.555</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.752</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/index_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[2][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>31</td>
<td>R21C30[2][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>2.535</td>
<td>2.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[3][A]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>3.259</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>2065</td>
<td>R4C11[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>4.752</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C35[2][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/index_0_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C35[2][A]</td>
<td>npu_inst/tp_inst/dot_inst/index_0_s3/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C35[2][A]</td>
<td>npu_inst/tp_inst/dot_inst/index_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 15.850%; route: 3.510, 76.853%; tC2Q: 0.333, 7.297%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.555</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.752</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/index_1_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[2][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>31</td>
<td>R21C30[2][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>2.535</td>
<td>2.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[3][A]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>3.259</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>2065</td>
<td>R4C11[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>4.752</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C34[0][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/index_1_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C34[0][B]</td>
<td>npu_inst/tp_inst/dot_inst/index_1_s3/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C34[0][B]</td>
<td>npu_inst/tp_inst/dot_inst/index_1_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 15.850%; route: 3.510, 76.853%; tC2Q: 0.333, 7.297%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.555</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.752</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/index_2_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[2][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>31</td>
<td>R21C30[2][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>2.535</td>
<td>2.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[3][A]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>3.259</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>2065</td>
<td>R4C11[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>4.752</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C34[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/index_2_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C34[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/index_2_s3/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C34[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/index_2_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 15.850%; route: 3.510, 76.853%; tC2Q: 0.333, 7.297%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.555</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.752</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/index_3_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[2][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>31</td>
<td>R21C30[2][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>2.535</td>
<td>2.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[3][A]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>3.259</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>2065</td>
<td>R4C11[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>4.752</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C34[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/index_3_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C34[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/index_3_s4/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C34[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/index_3_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 15.850%; route: 3.510, 76.853%; tC2Q: 0.333, 7.297%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.555</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.752</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[2][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>31</td>
<td>R21C30[2][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>2.535</td>
<td>2.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[3][A]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>3.259</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>2065</td>
<td>R4C11[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>4.752</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[2][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_0_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[2][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_0_s3/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C27[2][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 15.850%; route: 3.510, 76.853%; tC2Q: 0.333, 7.297%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.555</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.752</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_1_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[2][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>31</td>
<td>R21C30[2][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>2.535</td>
<td>2.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[3][A]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>3.259</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>2065</td>
<td>R4C11[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>4.752</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C27[0][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_1_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C27[0][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_1_s3/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C27[0][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_1_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 15.850%; route: 3.510, 76.853%; tC2Q: 0.333, 7.297%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.555</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.752</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_2_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[2][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>31</td>
<td>R21C30[2][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>2.535</td>
<td>2.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[3][A]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>3.259</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>2065</td>
<td>R4C11[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>4.752</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C27[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_2_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C27[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_2_s3/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C27[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_2_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 15.850%; route: 3.510, 76.853%; tC2Q: 0.333, 7.297%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.555</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.752</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_3_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[2][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>31</td>
<td>R21C30[2][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>2.535</td>
<td>2.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[3][A]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>3.259</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>2065</td>
<td>R4C11[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>4.752</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_3_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_3_s3/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C27[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_3_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 15.850%; route: 3.510, 76.853%; tC2Q: 0.333, 7.297%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.555</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.752</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_4_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[2][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>31</td>
<td>R21C30[2][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>2.535</td>
<td>2.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[3][A]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>3.259</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>2065</td>
<td>R4C11[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>4.752</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[1][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_4_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[1][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_4_s3/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C27[1][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_4_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 15.850%; route: 3.510, 76.853%; tC2Q: 0.333, 7.297%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.555</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.752</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_5_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[2][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>31</td>
<td>R21C30[2][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>2.535</td>
<td>2.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[3][A]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>3.259</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>2065</td>
<td>R4C11[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>4.752</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[2][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_5_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[2][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_5_s3/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C27[2][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_5_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 15.850%; route: 3.510, 76.853%; tC2Q: 0.333, 7.297%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.555</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.752</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_6_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[2][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>31</td>
<td>R21C30[2][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>2.535</td>
<td>2.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[3][A]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>3.259</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>2065</td>
<td>R4C11[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>4.752</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C26[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_6_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C26[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_6_s3/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C26[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_6_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 15.850%; route: 3.510, 76.853%; tC2Q: 0.333, 7.297%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.555</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.752</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_7_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[2][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>31</td>
<td>R21C30[2][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>2.535</td>
<td>2.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[3][A]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>3.259</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>2065</td>
<td>R4C11[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>4.752</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C26[0][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_7_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C26[0][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_7_s3/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C26[0][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_7_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 15.850%; route: 3.510, 76.853%; tC2Q: 0.333, 7.297%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.555</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.752</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/i_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[2][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>31</td>
<td>R21C30[2][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>2.535</td>
<td>2.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[3][A]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>3.259</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>2065</td>
<td>R4C11[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>4.752</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C33[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/i_0_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C33[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/i_0_s3/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C33[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/i_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 15.850%; route: 3.510, 76.853%; tC2Q: 0.333, 7.297%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.555</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.752</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[2][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>31</td>
<td>R21C30[2][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>2.535</td>
<td>2.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[3][A]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>3.259</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>2065</td>
<td>R4C11[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>4.752</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/mul_result_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_0_s1/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C28[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 15.850%; route: 3.510, 76.853%; tC2Q: 0.333, 7.297%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.555</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.752</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[2][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>31</td>
<td>R21C30[2][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>2.535</td>
<td>2.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[3][A]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>3.259</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>2065</td>
<td>R4C11[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>4.752</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[0][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/mul_result_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[0][B]</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_1_s1/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C28[0][B]</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 15.850%; route: 3.510, 76.853%; tC2Q: 0.333, 7.297%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.555</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.752</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[2][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>31</td>
<td>R21C30[2][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>2.535</td>
<td>2.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[3][A]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>3.259</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>2065</td>
<td>R4C11[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>4.752</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C31[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/mul_result_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C31[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_2_s1/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C31[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 15.850%; route: 3.510, 76.853%; tC2Q: 0.333, 7.297%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.555</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.752</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[2][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>31</td>
<td>R21C30[2][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>2.535</td>
<td>2.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[3][A]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>3.259</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>2065</td>
<td>R4C11[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>4.752</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C31[0][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/mul_result_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C31[0][B]</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_3_s1/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C31[0][B]</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 15.850%; route: 3.510, 76.853%; tC2Q: 0.333, 7.297%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.555</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.752</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[2][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>31</td>
<td>R21C30[2][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>2.535</td>
<td>2.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[3][A]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>3.259</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>2065</td>
<td>R4C11[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>4.752</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C31[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/mul_result_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C31[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_4_s1/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C31[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 15.850%; route: 3.510, 76.853%; tC2Q: 0.333, 7.297%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.555</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.752</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[2][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>31</td>
<td>R21C30[2][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>2.535</td>
<td>2.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[3][A]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>3.259</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>2065</td>
<td>R4C11[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>4.752</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C31[2][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/mul_result_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C31[2][A]</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_5_s1/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C31[2][A]</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 15.850%; route: 3.510, 76.853%; tC2Q: 0.333, 7.297%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.555</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.752</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[2][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>31</td>
<td>R21C30[2][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>2.535</td>
<td>2.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[3][A]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>3.259</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>2065</td>
<td>R4C11[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>4.752</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C31[1][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/mul_result_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C31[1][B]</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_6_s1/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C31[1][B]</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 15.850%; route: 3.510, 76.853%; tC2Q: 0.333, 7.297%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.555</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.752</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[2][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>31</td>
<td>R21C30[2][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>2.535</td>
<td>2.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[3][A]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>3.259</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>2065</td>
<td>R4C11[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>4.752</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C31[2][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/mul_result_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C31[2][B]</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_7_s1/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C31[2][B]</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 15.850%; route: 3.510, 76.853%; tC2Q: 0.333, 7.297%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.555</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.752</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[2][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>31</td>
<td>R21C30[2][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>2.535</td>
<td>2.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[3][A]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>3.259</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>2065</td>
<td>R4C11[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>4.752</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C38[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/mul_counter_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C38[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_0_s1/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C38[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 15.850%; route: 3.510, 76.853%; tC2Q: 0.333, 7.297%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.555</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.752</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[2][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>31</td>
<td>R21C30[2][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>2.535</td>
<td>2.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[3][A]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>3.259</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>2065</td>
<td>R4C11[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>4.752</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C38[0][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/mul_counter_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C38[0][B]</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_1_s1/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C38[0][B]</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 15.850%; route: 3.510, 76.853%; tC2Q: 0.333, 7.297%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.555</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.752</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[2][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>31</td>
<td>R21C30[2][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>2.535</td>
<td>2.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[3][A]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>3.259</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>2065</td>
<td>R4C11[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>4.752</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C37[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/mul_counter_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C37[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_2_s1/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C37[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 15.850%; route: 3.510, 76.853%; tC2Q: 0.333, 7.297%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.555</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.752</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[2][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>31</td>
<td>R21C30[2][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>2.535</td>
<td>2.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[3][A]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>3.259</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>2065</td>
<td>R4C11[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>4.752</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C37[0][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/mul_counter_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2720</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C37[0][B]</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_3_s1/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C37[0][B]</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 15.850%; route: 3.510, 76.853%; tC2Q: 0.333, 7.297%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.226</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.476</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sclk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>npu_inst/spi_inst/bit_cnt_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sclk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>sclk_ibuf/O</td>
</tr>
<tr>
<td>6.091</td>
<td>1.861</td>
<td>tNET</td>
<td>RR</td>
<td>npu_inst/spi_inst/bit_cnt_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sclk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>sclk_ibuf/O</td>
</tr>
<tr>
<td>13.566</td>
<td>1.426</td>
<td>tNET</td>
<td>FF</td>
<td>npu_inst/spi_inst/bit_cnt_3_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.226</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.476</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sclk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>npu_inst/spi_inst/bit_cnt_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sclk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>sclk_ibuf/O</td>
</tr>
<tr>
<td>6.091</td>
<td>1.861</td>
<td>tNET</td>
<td>RR</td>
<td>npu_inst/spi_inst/bit_cnt_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sclk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>sclk_ibuf/O</td>
</tr>
<tr>
<td>13.566</td>
<td>1.426</td>
<td>tNET</td>
<td>FF</td>
<td>npu_inst/spi_inst/bit_cnt_2_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.226</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.476</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sclk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>npu_inst/spi_inst/bit_cnt_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sclk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>sclk_ibuf/O</td>
</tr>
<tr>
<td>6.091</td>
<td>1.861</td>
<td>tNET</td>
<td>RR</td>
<td>npu_inst/spi_inst/bit_cnt_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sclk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>sclk_ibuf/O</td>
</tr>
<tr>
<td>13.566</td>
<td>1.426</td>
<td>tNET</td>
<td>FF</td>
<td>npu_inst/spi_inst/bit_cnt_0_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.226</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.476</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sclk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>npu_inst/spi_inst/shift_reg_20_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sclk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>sclk_ibuf/O</td>
</tr>
<tr>
<td>6.091</td>
<td>1.861</td>
<td>tNET</td>
<td>RR</td>
<td>npu_inst/spi_inst/shift_reg_20_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sclk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>sclk_ibuf/O</td>
</tr>
<tr>
<td>13.566</td>
<td>1.426</td>
<td>tNET</td>
<td>FF</td>
<td>npu_inst/spi_inst/shift_reg_20_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.226</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.476</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sclk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>npu_inst/spi_inst/shift_reg_12_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sclk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>sclk_ibuf/O</td>
</tr>
<tr>
<td>6.091</td>
<td>1.861</td>
<td>tNET</td>
<td>RR</td>
<td>npu_inst/spi_inst/shift_reg_12_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sclk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>sclk_ibuf/O</td>
</tr>
<tr>
<td>13.566</td>
<td>1.426</td>
<td>tNET</td>
<td>FF</td>
<td>npu_inst/spi_inst/shift_reg_12_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.226</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.476</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sclk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>npu_inst/spi_inst/data_to_sync_20_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sclk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>sclk_ibuf/O</td>
</tr>
<tr>
<td>6.091</td>
<td>1.861</td>
<td>tNET</td>
<td>RR</td>
<td>npu_inst/spi_inst/data_to_sync_20_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sclk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>sclk_ibuf/O</td>
</tr>
<tr>
<td>13.566</td>
<td>1.426</td>
<td>tNET</td>
<td>FF</td>
<td>npu_inst/spi_inst/data_to_sync_20_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.226</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.476</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sclk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>npu_inst/spi_inst/data_to_sync_21_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sclk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>sclk_ibuf/O</td>
</tr>
<tr>
<td>6.091</td>
<td>1.861</td>
<td>tNET</td>
<td>RR</td>
<td>npu_inst/spi_inst/data_to_sync_21_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sclk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>sclk_ibuf/O</td>
</tr>
<tr>
<td>13.566</td>
<td>1.426</td>
<td>tNET</td>
<td>FF</td>
<td>npu_inst/spi_inst/data_to_sync_21_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.226</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.476</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sclk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>npu_inst/spi_inst/shift_reg_13_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sclk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>sclk_ibuf/O</td>
</tr>
<tr>
<td>6.091</td>
<td>1.861</td>
<td>tNET</td>
<td>RR</td>
<td>npu_inst/spi_inst/shift_reg_13_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sclk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>sclk_ibuf/O</td>
</tr>
<tr>
<td>13.566</td>
<td>1.426</td>
<td>tNET</td>
<td>FF</td>
<td>npu_inst/spi_inst/shift_reg_13_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.226</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.476</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sclk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>npu_inst/spi_inst/data_to_sync_22_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sclk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>sclk_ibuf/O</td>
</tr>
<tr>
<td>6.091</td>
<td>1.861</td>
<td>tNET</td>
<td>RR</td>
<td>npu_inst/spi_inst/data_to_sync_22_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sclk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>sclk_ibuf/O</td>
</tr>
<tr>
<td>13.566</td>
<td>1.426</td>
<td>tNET</td>
<td>FF</td>
<td>npu_inst/spi_inst/data_to_sync_22_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.226</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.476</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sclk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>npu_inst/spi_inst/data_to_sync_23_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sclk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>sclk_ibuf/O</td>
</tr>
<tr>
<td>6.091</td>
<td>1.861</td>
<td>tNET</td>
<td>RR</td>
<td>npu_inst/spi_inst/data_to_sync_23_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sclk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>sclk_ibuf/O</td>
</tr>
<tr>
<td>13.566</td>
<td>1.426</td>
<td>tNET</td>
<td>FF</td>
<td>npu_inst/spi_inst/data_to_sync_23_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>2720</td>
<td>rpll_clk</td>
<td>0.027</td>
<td>0.262</td>
</tr>
<tr>
<td>2065</td>
<td>npu_inst/n117_6</td>
<td>13.323</td>
<td>2.479</td>
</tr>
<tr>
<td>517</td>
<td>npu_inst/tp_inst/mul_inst/k[0]</td>
<td>5.892</td>
<td>5.279</td>
</tr>
<tr>
<td>466</td>
<td>npu_inst/tp_inst/m[0]</td>
<td>0.027</td>
<td>3.397</td>
</tr>
<tr>
<td>355</td>
<td>npu_inst/tp_inst/m[1]</td>
<td>0.154</td>
<td>3.357</td>
</tr>
<tr>
<td>321</td>
<td>npu_inst/tp_inst/n[0]</td>
<td>4.393</td>
<td>3.505</td>
</tr>
<tr>
<td>296</td>
<td>npu_inst/op_code_Z[0]</td>
<td>0.340</td>
<td>8.178</td>
</tr>
<tr>
<td>260</td>
<td>npu_inst/tp_inst/mul_inst/k[1]</td>
<td>5.078</td>
<td>6.858</td>
</tr>
<tr>
<td>227</td>
<td>npu_inst/tp_inst/i[1]</td>
<td>1.994</td>
<td>6.220</td>
</tr>
<tr>
<td>198</td>
<td>npu_inst/tp_inst/n[1]</td>
<td>5.950</td>
<td>3.682</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C8</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C16</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C23</td>
<td>100.00%</td>
</tr>
<tr>
<td>R11C40</td>
<td>100.00%</td>
</tr>
<tr>
<td>R22C43</td>
<td>100.00%</td>
</tr>
<tr>
<td>R23C6</td>
<td>100.00%</td>
</tr>
<tr>
<td>R23C7</td>
<td>100.00%</td>
</tr>
<tr>
<td>R23C9</td>
<td>100.00%</td>
</tr>
<tr>
<td>R22C44</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name sclk -period 20 -waveform {0 10} [get_ports {sclk}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name rpll_clk -period 21.164 -waveform {0 10.582} [get_nets {rpll_clk}]</td>
</tr>
<tr>
<td>TC_FALSE_PATH</td>
<td>Actived</td>
<td>set_false_path -from [get_clocks {sclk}] -to [get_clocks {rpll_clk}] </td>
</tr>
<tr>
<td>TC_FALSE_PATH</td>
<td>Actived</td>
<td>set_false_path -from [get_clocks {rpll_clk}] -to [get_clocks {sclk}] </td>
</tr>
<tr>
<td>TC_CLOCK_GROUP</td>
<td>Actived</td>
<td>set_clock_groups -asynchronous -group [get_clocks {sclk}] -group [get_clocks {rpll_clk}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
