<!DOCTYPE html>
<html>
<head>
   <meta charset="utf-8">
   <meta http-equiv="X-UA-Compatible" content="IE=edge">
   <meta name="viewport" content="width=device-width, initial-scale=1, maximum-scale=1">
   <meta http-equiv="description" content="index.html">
   <meta http-equiv="keywords" content="tl-verilog">

   <title>top.m4 -> top.sv & top_gen.sv</title>

   <link rel="stylesheet" href="tlx.css" />
<!--Load styles for stats page-->
<link rel="stylesheet" href="http://www.rweda.com/lib/sp_1.9-2018_02_11-beta/stats.css" />
<!--Load the AJAX API-->
<script src="https://ajax.googleapis.com/ajax/libs/jquery/1.11.2/jquery.min.js"></script>
<script type="text/javascript" src="https://www.google.com/jsapi"></script>
<script type="text/javascript" src="http://www.rweda.com/lib/sp_1.9-2018_02_11-beta/stats.js"></script>
<script type="text/javascript">

  function getTitle() {
    return "top.m4 -> top.sv & top_gen.sv";
  }

  function chartData() {
    return [
      ['File(s)', 'Unknown', 'Untouched', 'Logic', 'Declarations', 'Staging', 'Structure', 'Validity', 'Gating', '(Instrumentation)', { role: 'style' }, '(Comments)', { role: 'style' }, '(Whitespace)', { role: 'style' }],
      ['top.m4', 0, 286, 178, 0, 6, 53, 0, 0, 0, 'opacity: 0.1', 1345, 'opacity: 0.1', 542, 'opacity: 0.1'],
      ['top.sv', 0, 286, 229, 0, 0, 70, 0, 0, 0, 'opacity: 0.1', 1487, 'opacity: 0.1', 554, 'opacity: 0.1'],
      ['top_gen.sv', 0, 0, 0, 153, 375, 53, 0, 0, 176, 'opacity: 0.1', 536, 'opacity: 0.1', 302, 'opacity: 0.1'],
      ['SV Total', 0, 286, 229, 153, 375, 123, 0, 0, 176, 'opacity: 0.1', 2023, 'opacity: 0.1', 856, 'opacity: 0.1']
    ];
  }

  function chartColors() {
    return ['DarkGray', '#305050', 'purple', 'blue', '#509050', '#1090c0', '#E04010', 'orange', '#C0C0F0', '#C04040', 'gray'];
  };
</script>
</head>

<body>

    <div id="four_square">
        <div id="chart_div" class="cell left top"></div>
        <div id="gen_div" class="cell code right top">
<h2>top_gen.sv</h2>

<pre>
<span class="tlx_comments">// Generated by SandPiper(TM) 1.9-2018/02/11-beta from Redwood EDA.
// (Installed here: /home/devel/SandPiper_1.9-2018_02_11-beta_distro.)
// Redwood EDA does not claim intellectual property rights to this file and provides no warranty regarding its correctness or quality.


</span><span class="tlx_structure">`include &quot;sandpiper_gen.vh&quot;





</span><span class="tlx_comments">//
// Signals declared top-level.
//

// For $reset.
</span><span class="tlx_declarations">logic L0_reset_a0;

</span><span class="tlx_comments">// For |sdram$refresh_clk.
</span><span class="tlx_declarations">logic [9:0] SDRAM_refresh_clk_a0,
            SDRAM_refresh_clk_a1,
            SDRAM_refresh_clk_a2,
            SDRAM_refresh_clk_a3,
            SDRAM_refresh_clk_a4,
            SDRAM_refresh_clk_a5;


</span><span class="tlx_structure">
generate
</span><span class="tlx_comments">

   //
   // Scope: |sdram
   //

      // For $refresh_clk.
      </span><span class="tlx_staging">always_ff @(posedge clk) SDRAM_refresh_clk_a1[9:0] &lt;= SDRAM_refresh_clk_a0[9:0];
      always_ff @(posedge clk) SDRAM_refresh_clk_a2[9:0] &lt;= SDRAM_refresh_clk_a1[9:0];
      always_ff @(posedge clk) SDRAM_refresh_clk_a3[9:0] &lt;= SDRAM_refresh_clk_a2[9:0];
      always_ff @(posedge clk) SDRAM_refresh_clk_a4[9:0] &lt;= SDRAM_refresh_clk_a3[9:0];
      always_ff @(posedge clk) SDRAM_refresh_clk_a5[9:0] &lt;= SDRAM_refresh_clk_a4[9:0];




</span><span class="tlx_structure">endgenerate




</span><span class="tlx_comments">//
// Debug Signals
//

</span><span class="tlx_instrumentation">generate

   if (1) begin : DEBUG_SIGS

      logic  \@0$reset ;
      assign \@0$reset = L0_reset_a0;

      </span><span class="tlx_comments">//
      // Scope: |sdram
      //
      </span><span class="tlx_instrumentation">if (1) begin : \|sdram 
         logic [9:0] \@0$refresh_clk ;
         assign \@0$refresh_clk = SDRAM_refresh_clk_a0;
      end


   end

endgenerate




</span><span class="tlx_structure">generate   </span><span class="tlx_comments">// This is awkward, but we need to go into 'generate' context in the line that `includes the declarations file.
</span>
</pre>
        </div>
        <div id="tlx_div" class="cell code left bottom">
<h2>top.m4</h2>

<pre>
<span class="tlx_structure">\TLV_version 1d: tl-x.org
\SV

   </span><span class="tlx_comments">// =========================================
   // Welcome!  Try the tutorials via the menu.
   // =========================================

   // Default Makerchip TL-Verilog Code Template
   
   // Macro providing required top-level module definition, random
   // stimulus support, and Verilator config.
   </span><span class="tlx_untouched">module top(input logic clk, input logic reset, input logic [31:0] cyc_cnt, output logic passed, output logic failed);    </span><span class="tlx_comments">/* verilator lint_save */ /* verilator lint_off UNOPTFLAT */  </span><span class="tlx_untouched">bit [256:0] RW_rand_raw; bit [256+63:0] RW_rand_vect; pseudo_rand #(.WIDTH(257)) pseudo_rand (clk, reset, RW_rand_raw[256:0]); assign RW_rand_vect[256+63:0] = {RW_rand_raw[62:0], RW_rand_raw};  </span><span class="tlx_comments">/* verilator lint_restore */  /* verilator lint_off WIDTH */ /* verilator lint_off UNOPTFLAT */   // (Expanded in Nav-TLV pane.)
</span><span class="tlx_structure">\TLV
   </span><span class="tlx_logic">$reset = *reset;
   
   </span><span class="tlx_structure">|sdram
      </span><span class="tlx_staging">@0
         </span><span class="tlx_logic">localparam	NCA=9, NRA=13, AW=(NCA+NRA+2)-1, DW=32;
          
         </span><span class="tlx_comments">//$need_refresh = *need_refresh;
         //$refresh_cmd = *refresh_cmd;
         
   
         
         /*$in_data[DW-1:0] = *in_data;
         //$out_data[DW-1:0] = *out_data;
         //$in_add[AW-1:0] = *in_add;
         //$bs[1:0] = *bs;
         //$dqm[1:0] = *dqm;
         //$cs = *cs;
         //$ras = *ras;
         //$cas = *cas;
         //$we = *we; */
 
         
         </span><span class="tlx_logic">$refresh_clk[9:0] = reset ? 10'd25 : &gt;&gt;1$refresh_clk[9:0] - 1;
         
         </span><span class="tlx_structure">/wr
            
         /rd
         /refresh
            </span><span class="tlx_comments">//!cs &amp;&amp; we
            
            
      </span><span class="tlx_staging">@1
         </span><span class="tlx_comments">//?refresh_clk == 10'd25 : $refresh[9:0] = 10'd25;
         //$refresh_clk[9:0] == 10'b0 ? : $refresh_clk[9:0] = 10'd25;
         //?refresh_clk == 10'h3ff: $refresh_clk[9:0] = 10'd25;
      </span><span class="tlx_staging">@5
         </span><span class="tlx_comments">//*in_data = $in_data[DW-1:0];
         //*out_data = $out_data[DW-1:0];
         //*in_add = $in_add[AW-1];
         //*we = $we;
         //*bs[1:0] = $bs[1:0];
         //*cas = $cas;
         //*ras = $ras;
         //*dqm[1:0] = $dqm[1:0];
         //*cs = $cs;
         //*need_refresh = $need_refresh;
         //*refresh_cmd = $refresh_cmd;
         /* verilator lint_off IMPLICIT */
         </span><span class="tlx_logic">*refresh_clk = $refresh_clk[9:0];
         </span><span class="tlx_comments">/* verilator lint_off IMPLICIT */
         
         
   //...

   // Assert these to end simulation (before Makerchip cycle limit).
   </span><span class="tlx_logic">*passed = *cyc_cnt &gt; 40;
   *failed = 1'b0;
</span><span class="tlx_structure">\SV
   </span><span class="tlx_untouched">endmodule
</span>
</pre>
        </div>
        <div id="trans_div" class="cell code right bottom">
<h2>top.sv</h2>

<pre>
<span class="tlx_structure">`line 2 &quot;top.tlv&quot; 0 </span><span class="tlx_comments">//_\TLV_version 1d: tl-x.org, generated by SandPiper(TM) 1.9-2018/02/11-beta
</span><span class="tlx_structure">`include &quot;sp_default.vh&quot; </span><span class="tlx_comments">//_\SV

   // =========================================
   // Welcome!  Try the tutorials via the menu.
   // =========================================

   // Default Makerchip TL-Verilog Code Template
   
   // Macro providing required top-level module definition, random
   // stimulus support, and Verilator config.
   </span><span class="tlx_untouched">module top(input logic clk, input logic reset, input logic [31:0] cyc_cnt, output logic passed, output logic failed);    </span><span class="tlx_comments">/* verilator lint_save */ /* verilator lint_off UNOPTFLAT */  </span><span class="tlx_untouched">bit [256:0] RW_rand_raw; bit [256+63:0] RW_rand_vect; pseudo_rand #(.WIDTH(257)) pseudo_rand (clk, reset, RW_rand_raw[256:0]); assign RW_rand_vect[256+63:0] = {RW_rand_raw[62:0], RW_rand_raw};  </span><span class="tlx_comments">/* verilator lint_restore */  /* verilator lint_off WIDTH */ /* verilator lint_off UNOPTFLAT */   // (Expanded in Nav-TLV pane.)
</span><span class="tlx_structure">`include &quot;top_gen.sv&quot; </span><span class="tlx_comments">//_\TLV
   </span><span class="tlx_logic">assign L0_reset_a0 = reset;
   
   </span><span class="tlx_comments">//_|sdram
      //_@0
         </span><span class="tlx_logic">localparam	NCA=9, NRA=13, AW=(NCA+NRA+2)-1, DW=32;
          
         </span><span class="tlx_comments">//$need_refresh = *need_refresh;
         //$refresh_cmd = *refresh_cmd;
         
   
         
         /*$in_data[DW-1:0] = *in_data;
         //$out_data[DW-1:0] = *out_data;
         //$in_add[AW-1:0] = *in_add;
         //$bs[1:0] = *bs;
         //$dqm[1:0] = *dqm;
         //$cs = *cs;
         //$ras = *ras;
         //$cas = *cas;
         //$we = *we; */
 
         
         </span><span class="tlx_logic">assign SDRAM_refresh_clk_a0[9:0] = reset ? 10'd25 : SDRAM_refresh_clk_a1[9:0] - 1;
         
         </span><span class="tlx_comments">//_/wr
            
         //_/rd
         //_/refresh
            //!cs &amp;&amp; we
            
            
      //_@1
         //?refresh_clk == 10'd25 : $refresh[9:0] = 10'd25;
         //$refresh_clk[9:0] == 10'b0 ? : $refresh_clk[9:0] = 10'd25;
         //?refresh_clk == 10'h3ff: $refresh_clk[9:0] = 10'd25;
      //_@5
         //*in_data = $in_data[DW-1:0];
         //*out_data = $out_data[DW-1:0];
         //*in_add = $in_add[AW-1];
         //*we = $we;
         //*bs[1:0] = $bs[1:0];
         //*cas = $cas;
         //*ras = $ras;
         //*dqm[1:0] = $dqm[1:0];
         //*cs = $cs;
         //*need_refresh = $need_refresh;
         //*refresh_cmd = $refresh_cmd;
         /* verilator lint_off IMPLICIT */
         </span><span class="tlx_logic">assign refresh_clk = SDRAM_refresh_clk_a5[9:0];
         </span><span class="tlx_comments">/* verilator lint_off IMPLICIT */
         
         
   //...

   // Assert these to end simulation (before Makerchip cycle limit).
   </span><span class="tlx_logic">assign passed = cyc_cnt &gt; 40;
   assign failed = 1'b0; </span><span class="tlx_structure">endgenerate
</span><span class="tlx_comments">//_\SV
   </span><span class="tlx_untouched">endmodule
</span>
</pre>
        </div>
    </div>
    <canvas id="overlay" width="280" height="200">
    </canvas>
    <svg id="sp_svg" x="429" y="430" width="112" height="40">
      <rect id="sp_rect" x="2" y="2" width="108" height="36" rx="10" ry="10" />
      <text id="sp_text" x="7" y="25" textLength="98">SandPiper</text>
    </svg>

</body>
</html>
