--------------- Initial state ---------------

----------------- Test code -----------------

sw $0, 0($0)
addu $1, $0, $0

beq $0, $0, lab1
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
lab1:
  beq $0, $0, lab2
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
lab3:
  beq $0, $0, lab4
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
lab2:
  beq $0, $0, lab3
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
lab6:
  beq $0, $0, lab7
lab5:
  beq $0, $0, lab6
lab4:
  beq $0, $0, lab5
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
lab8:
  addu $1, $0, $0
test_complete:
  beq $0, $0, test_complete
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)


.section .final_16_instructions
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
lab7:
  beq $0, $0, lab8

---------- Expected state updates -----------
dmem_word[0] = 0
r1 = 0
r1 = 0

------------ Timeout cycle count ------------
420