

================================================================
== Vivado HLS Report for 'top'
================================================================
* Date:           Fri Jun 25 15:47:28 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        pbp_2
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.641 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        2|        2| 20.000 ns | 20.000 ns |    3|    3| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    352|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      -|      82|    108|    -|
|Memory           |        0|      -|      40|     20|    0|
|Multiplexer      |        -|      -|       -|    171|    -|
|Register         |        -|      -|      71|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     193|    651|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------+---------------+---------+-------+----+-----+-----+
    |     Instance    |     Module    | BRAM_18K| DSP48E| FF | LUT | URAM|
    +-----------------+---------------+---------+-------+----+-----+-----+
    |top_bp0_s_axi_U  |top_bp0_s_axi  |        0|      0|  82|  108|    0|
    +-----------------+---------------+---------+-------+----+-----+-----+
    |Total            |               |        0|      0|  82|  108|    0|
    +-----------------+---------------+---------+-------+----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +------------------+--------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory      |       Module       | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------+--------------------+---------+---+----+-----+------+-----+------+-------------+
    |perceptron_V_4_U  |top_perceptron_V_4  |        0|  8|   4|    0|    64|    4|     1|          256|
    |perceptron_V_0_U  |top_perceptron_V_4  |        0|  8|   4|    0|    64|    4|     1|          256|
    |perceptron_V_1_U  |top_perceptron_V_4  |        0|  8|   4|    0|    64|    4|     1|          256|
    |perceptron_V_2_U  |top_perceptron_V_4  |        0|  8|   4|    0|    64|    4|     1|          256|
    |perceptron_V_3_U  |top_perceptron_V_4  |        0|  8|   4|    0|    64|    4|     1|          256|
    +------------------+--------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total             |                    |        0| 40|  20|    0|   320|   20|     5|         1280|
    +------------------+--------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |add_ln700_1_fu_384_p2      |     +    |      0|  0|  13|           4|           2|
    |add_ln700_2_fu_362_p2      |     +    |      0|  0|  13|           4|           2|
    |add_ln700_3_fu_432_p2      |     +    |      0|  0|  13|           4|           2|
    |add_ln700_4_fu_410_p2      |     +    |      0|  0|  13|           4|           2|
    |add_ln700_fu_336_p2        |     +    |      0|  0|  13|           4|           1|
    |add_ln701_1_fu_373_p2      |     +    |      0|  0|  13|           4|           3|
    |add_ln701_2_fu_351_p2      |     +    |      0|  0|  13|           4|           3|
    |add_ln701_3_fu_421_p2      |     +    |      0|  0|  13|           4|           3|
    |add_ln701_4_fu_399_p2      |     +    |      0|  0|  13|           4|           3|
    |add_ln701_fu_325_p2        |     +    |      0|  0|  13|           4|           2|
    |add_ln70_1_fu_273_p2       |     +    |      0|  0|  15|           6|           6|
    |add_ln70_fu_263_p2         |     +    |      0|  0|  15|           5|           5|
    |sub_ln1352_1_fu_249_p2     |     -    |      0|  0|  15|           1|           5|
    |sub_ln1352_fu_227_p2       |     -    |      0|  0|  15|           1|           5|
    |sub_ln74_fu_293_p2         |     -    |      0|  0|  15|           1|           6|
    |and_ln15_fu_314_p2         |    and   |      0|  0|   2|           1|           1|
    |ap_condition_444           |    and   |      0|  0|   2|           1|           1|
    |ap_condition_450           |    and   |      0|  0|   2|           1|           1|
    |ap_condition_455           |    and   |      0|  0|   2|           1|           1|
    |ap_condition_460           |    and   |      0|  0|   2|           1|           1|
    |icmp_ln15_fu_308_p2        |   icmp   |      0|  0|  11|           6|           4|
    |icmp_ln887_1_fu_379_p2     |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln887_2_fu_357_p2     |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln887_3_fu_427_p2     |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln887_4_fu_405_p2     |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln887_fu_331_p2       |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln895_1_fu_368_p2     |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln895_2_fu_346_p2     |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln895_3_fu_416_p2     |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln895_4_fu_394_p2     |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln895_fu_320_p2       |   icmp   |      0|  0|   9|           4|           4|
    |select_ln1352_1_fu_255_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln1352_fu_233_p3    |  select  |      0|  0|   5|           1|           5|
    |select_ln60_1_fu_215_p3    |  select  |      0|  0|   4|           1|           4|
    |select_ln60_fu_193_p3      |  select  |      0|  0|   4|           1|           4|
    |select_ln74_fu_298_p3      |  select  |      0|  0|   6|           1|           6|
    |isBranch_V                 |    xor   |      0|  0|   2|           1|           2|
    |xor_ln15_fu_304_p2         |    xor   |      0|  0|   2|           1|           1|
    |xor_ln60_1_fu_209_p2       |    xor   |      0|  0|   2|           1|           1|
    |xor_ln60_fu_187_p2         |    xor   |      0|  0|   2|           1|           1|
    |xor_ln879_1_fu_390_p2      |    xor   |      0|  0|   2|           1|           1|
    |xor_ln879_fu_342_p2        |    xor   |      0|  0|   2|           1|           1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 352|         116|         125|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |perceptron_V_0_address0  |  15|          3|    6|         18|
    |perceptron_V_0_d0        |  15|          3|    4|         12|
    |perceptron_V_1_address0  |  15|          3|    6|         18|
    |perceptron_V_1_d0        |  15|          3|    4|         12|
    |perceptron_V_2_address0  |  15|          3|    6|         18|
    |perceptron_V_2_d0        |  15|          3|    4|         12|
    |perceptron_V_3_address0  |  15|          3|    6|         18|
    |perceptron_V_3_d0        |  15|          3|    4|         12|
    |perceptron_V_4_address0  |  15|          3|    6|         18|
    |perceptron_V_4_d0        |  15|          3|    4|         12|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 171|         34|   51|        154|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+---+----+-----+-----------+
    |             Name            | FF| LUT| Bits| Const Bits|
    +-----------------------------+---+----+-----+-----------+
    |add_ln70_1_reg_560           |  6|   0|    6|          0|
    |ap_CS_fsm                    |  3|   0|    3|          0|
    |bht_0                        |  1|   0|    1|          0|
    |bht_0_load_reg_499           |  1|   0|    1|          0|
    |bht_1                        |  1|   0|    1|          0|
    |bht_1_load_reg_504           |  1|   0|    1|          0|
    |bht_2                        |  1|   0|    1|          0|
    |bht_2_load_reg_529           |  1|   0|    1|          0|
    |bht_3                        |  1|   0|    1|          0|
    |bht_3_load_reg_535           |  1|   0|    1|          0|
    |perceptron_V_0_addr_reg_463  |  6|   0|    6|          0|
    |perceptron_V_0_load_reg_513  |  4|   0|    4|          0|
    |perceptron_V_1_addr_reg_468  |  6|   0|    6|          0|
    |perceptron_V_1_load_reg_521  |  4|   0|    4|          0|
    |perceptron_V_2_addr_reg_473  |  6|   0|    6|          0|
    |perceptron_V_2_load_reg_544  |  4|   0|    4|          0|
    |perceptron_V_3_addr_reg_478  |  6|   0|    6|          0|
    |perceptron_V_3_load_reg_552  |  4|   0|    4|          0|
    |perceptron_V_4_addr_reg_458  |  6|   0|    6|          0|
    |result_V_read_reg_483        |  1|   0|    1|          0|
    |t_V_reg_491                  |  4|   0|    4|          0|
    |tmp_reg_566                  |  1|   0|    1|          0|
    |xor_ln60_1_reg_540           |  1|   0|    1|          0|
    |xor_ln60_reg_509             |  1|   0|    1|          0|
    +-----------------------------+---+----+-----+-----------+
    |Total                        | 71|   0|   71|          0|
    +-----------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|s_axi_bp0_AWVALID  |  in |    1|    s_axi   |      bp0     |    pointer   |
|s_axi_bp0_AWREADY  | out |    1|    s_axi   |      bp0     |    pointer   |
|s_axi_bp0_AWADDR   |  in |    6|    s_axi   |      bp0     |    pointer   |
|s_axi_bp0_WVALID   |  in |    1|    s_axi   |      bp0     |    pointer   |
|s_axi_bp0_WREADY   | out |    1|    s_axi   |      bp0     |    pointer   |
|s_axi_bp0_WDATA    |  in |   32|    s_axi   |      bp0     |    pointer   |
|s_axi_bp0_WSTRB    |  in |    4|    s_axi   |      bp0     |    pointer   |
|s_axi_bp0_ARVALID  |  in |    1|    s_axi   |      bp0     |    pointer   |
|s_axi_bp0_ARREADY  | out |    1|    s_axi   |      bp0     |    pointer   |
|s_axi_bp0_ARADDR   |  in |    6|    s_axi   |      bp0     |    pointer   |
|s_axi_bp0_RVALID   | out |    1|    s_axi   |      bp0     |    pointer   |
|s_axi_bp0_RREADY   |  in |    1|    s_axi   |      bp0     |    pointer   |
|s_axi_bp0_RDATA    | out |   32|    s_axi   |      bp0     |    pointer   |
|s_axi_bp0_RRESP    | out |    2|    s_axi   |      bp0     |    pointer   |
|s_axi_bp0_BVALID   | out |    1|    s_axi   |      bp0     |    pointer   |
|s_axi_bp0_BREADY   |  in |    1|    s_axi   |      bp0     |    pointer   |
|s_axi_bp0_BRESP    | out |    2|    s_axi   |      bp0     |    pointer   |
|ap_clk             |  in |    1| ap_ctrl_hs |      top     | return value |
|ap_rst_n           |  in |    1| ap_ctrl_hs |      top     | return value |
|ap_start           |  in |    1| ap_ctrl_hs |      top     | return value |
|ap_done            | out |    1| ap_ctrl_hs |      top     | return value |
|ap_idle            | out |    1| ap_ctrl_hs |      top     | return value |
|ap_ready           | out |    1| ap_ctrl_hs |      top     | return value |
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 3, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.32>
ST_1 : Operation 4 [1/1] (1.00ns)   --->   "%pc_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %pc_V)" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:79]   --->   Operation 4 'read' 'pc_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%index_V = trunc i32 %pc_V_read to i6" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:46->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:86]   --->   Operation 5 'trunc' 'index_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%zext_ln544 = zext i6 %index_V to i64" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:49->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:86]   --->   Operation 6 'zext' 'zext_ln544' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%perceptron_V_4_addr = getelementptr [64 x i4]* @perceptron_V_4, i64 0, i64 %zext_ln544" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:49->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:86]   --->   Operation 7 'getelementptr' 'perceptron_V_4_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [2/2] (2.32ns)   --->   "%t_V = load i4* %perceptron_V_4_addr, align 1" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:49->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:86]   --->   Operation 8 'load' 't_V' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 64> <RAM>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%perceptron_V_0_addr = getelementptr [64 x i4]* @perceptron_V_0, i64 0, i64 %zext_ln544" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:60->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:86]   --->   Operation 9 'getelementptr' 'perceptron_V_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%perceptron_V_1_addr = getelementptr [64 x i4]* @perceptron_V_1, i64 0, i64 %zext_ln544" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:60->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:86]   --->   Operation 10 'getelementptr' 'perceptron_V_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [2/2] (2.32ns)   --->   "%perceptron_V_0_load = load i4* %perceptron_V_0_addr, align 1" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:60->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:86]   --->   Operation 11 'load' 'perceptron_V_0_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 64> <RAM>
ST_1 : Operation 12 [2/2] (2.32ns)   --->   "%perceptron_V_1_load = load i4* %perceptron_V_1_addr, align 1" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:60->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:86]   --->   Operation 12 'load' 'perceptron_V_1_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 64> <RAM>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%perceptron_V_2_addr = getelementptr [64 x i4]* @perceptron_V_2, i64 0, i64 %zext_ln544" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:60->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:86]   --->   Operation 13 'getelementptr' 'perceptron_V_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%perceptron_V_3_addr = getelementptr [64 x i4]* @perceptron_V_3, i64 0, i64 %zext_ln544" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:60->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:86]   --->   Operation 14 'getelementptr' 'perceptron_V_3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [2/2] (2.32ns)   --->   "%perceptron_V_2_load = load i4* %perceptron_V_2_addr, align 1" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:60->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:86]   --->   Operation 15 'load' 'perceptron_V_2_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 64> <RAM>
ST_1 : Operation 16 [2/2] (2.32ns)   --->   "%perceptron_V_3_load = load i4* %perceptron_V_3_addr, align 1" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:60->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:86]   --->   Operation 16 'load' 'perceptron_V_3_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 64> <RAM>
ST_1 : Operation 17 [1/1] (1.00ns)   --->   "%result_V_read = call i1 @_ssdm_op_Read.s_axilite.i1P(i1* %result_V)" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:15->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 17 'read' 'result_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>

State 2 <SV = 1> <Delay = 8.64>
ST_2 : Operation 18 [1/2] (2.32ns)   --->   "%t_V = load i4* %perceptron_V_4_addr, align 1" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:49->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:86]   --->   Operation 18 'load' 't_V' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 64> <RAM>
ST_2 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node add_ln70)   --->   "%sext_ln60 = sext i4 %t_V to i5" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:60->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:86]   --->   Operation 19 'sext' 'sext_ln60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%bht_0_load = load i1* @bht_0, align 1" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:60->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:86]   --->   Operation 20 'load' 'bht_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%bht_1_load = load i1* @bht_1, align 1" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:60->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:86]   --->   Operation 21 'load' 'bht_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.97ns)   --->   "%xor_ln60 = xor i1 %bht_0_load, %bht_1_load" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:60->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:86]   --->   Operation 22 'xor' 'xor_ln60' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/2] (2.32ns)   --->   "%perceptron_V_0_load = load i4* %perceptron_V_0_addr, align 1" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:60->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:86]   --->   Operation 23 'load' 'perceptron_V_0_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 64> <RAM>
ST_2 : Operation 24 [1/2] (2.32ns)   --->   "%perceptron_V_1_load = load i4* %perceptron_V_1_addr, align 1" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:60->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:86]   --->   Operation 24 'load' 'perceptron_V_1_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 64> <RAM>
ST_2 : Operation 25 [1/1] (1.02ns)   --->   "%select_ln60 = select i1 %xor_ln60, i4 %perceptron_V_0_load, i4 %perceptron_V_1_load" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:60->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:86]   --->   Operation 25 'select' 'select_ln60' <Predicate = true> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%bht_2_load = load i1* @bht_2, align 1" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:60->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:86]   --->   Operation 26 'load' 'bht_2_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%bht_3_load = load i1* @bht_3, align 1" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:60->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:86]   --->   Operation 27 'load' 'bht_3_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.97ns)   --->   "%xor_ln60_1 = xor i1 %bht_2_load, %bht_3_load" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:60->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:86]   --->   Operation 28 'xor' 'xor_ln60_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/2] (2.32ns)   --->   "%perceptron_V_2_load = load i4* %perceptron_V_2_addr, align 1" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:60->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:86]   --->   Operation 29 'load' 'perceptron_V_2_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 64> <RAM>
ST_2 : Operation 30 [1/2] (2.32ns)   --->   "%perceptron_V_3_load = load i4* %perceptron_V_3_addr, align 1" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:60->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:86]   --->   Operation 30 'load' 'perceptron_V_3_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 64> <RAM>
ST_2 : Operation 31 [1/1] (1.02ns)   --->   "%select_ln60_1 = select i1 %xor_ln60_1, i4 %perceptron_V_2_load, i4 %perceptron_V_3_load" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:60->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:86]   --->   Operation 31 'select' 'select_ln60_1' <Predicate = true> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln1352 = sext i4 %select_ln60 to i5" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:70->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:86]   --->   Operation 32 'sext' 'sext_ln1352' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.73ns)   --->   "%sub_ln1352 = sub i5 0, %sext_ln1352" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:70->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:86]   --->   Operation 33 'sub' 'sub_ln1352' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node add_ln70_1)   --->   "%select_ln1352 = select i1 %bht_0_load, i5 %sub_ln1352, i5 %sext_ln1352" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:70->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:86]   --->   Operation 34 'select' 'select_ln1352' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node add_ln70_1)   --->   "%sext_ln1352_1 = sext i5 %select_ln1352 to i6" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:70->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:86]   --->   Operation 35 'sext' 'sext_ln1352_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln1352_2 = sext i4 %select_ln60_1 to i5" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:70->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:86]   --->   Operation 36 'sext' 'sext_ln1352_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (1.73ns)   --->   "%sub_ln1352_1 = sub i5 0, %sext_ln1352_2" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:70->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:86]   --->   Operation 37 'sub' 'sub_ln1352_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node add_ln70)   --->   "%select_ln1352_1 = select i1 %bht_2_load, i5 %sub_ln1352_1, i5 %sext_ln1352_2" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:70->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:86]   --->   Operation 38 'select' 'select_ln1352_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln70 = add i5 %select_ln1352_1, %sext_ln60" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:70->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:86]   --->   Operation 39 'add' 'add_ln70' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node add_ln70_1)   --->   "%sext_ln70 = sext i5 %add_ln70 to i6" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:70->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:86]   --->   Operation 40 'sext' 'sext_ln70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln70_1 = add i6 %sext_ln70, %sext_ln1352_1" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:70->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:86]   --->   Operation 41 'add' 'add_ln70_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %add_ln70_1, i32 5)" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:73->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:86]   --->   Operation 42 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.22>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %pc_V), !map !167"   --->   Operation 43 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %isBranch_V), !map !173"   --->   Operation 44 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %result_V), !map !177"   --->   Operation 45 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @top_str) nounwind"   --->   Operation 46 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %pc_V, [10 x i8]* @p_str12, i32 0, i32 0, [1 x i8]* @p_str8, i32 0, i32 0, [4 x i8]* @p_str13, [1 x i8]* @p_str8, [1 x i8]* @p_str8, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str8, [1 x i8]* @p_str8) nounwind" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:80]   --->   Operation 47 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %isBranch_V, [10 x i8]* @p_str12, i32 0, i32 0, [1 x i8]* @p_str8, i32 0, i32 0, [4 x i8]* @p_str13, [1 x i8]* @p_str8, [1 x i8]* @p_str8, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str8, [1 x i8]* @p_str8) nounwind" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:81]   --->   Operation 48 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %result_V, [10 x i8]* @p_str12, i32 0, i32 0, [1 x i8]* @p_str8, i32 0, i32 0, [4 x i8]* @p_str13, [1 x i8]* @p_str8, [1 x i8]* @p_str8, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str8, [1 x i8]* @p_str8) nounwind" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:82]   --->   Operation 49 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str8) nounwind" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:85]   --->   Operation 50 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.97ns)   --->   "%xor_ln73 = xor i1 %tmp, true" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:73->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:86]   --->   Operation 51 'xor' 'xor_ln73' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (1.82ns)   --->   "%sub_ln74 = sub i6 0, %add_ln70_1" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:74->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:86]   --->   Operation 52 'sub' 'sub_ln74' <Predicate = (tmp)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln15)   --->   "%select_ln74 = select i1 %tmp, i6 %sub_ln74, i6 %add_ln70_1" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:74->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:86]   --->   Operation 53 'select' 'select_ln74' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i1P(i1* %isBranch_V, i1 %xor_ln73)" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:76->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:86]   --->   Operation 54 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node and_ln15)   --->   "%xor_ln15 = xor i1 %result_V_read, %tmp" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:15->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 55 'xor' 'xor_ln15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (1.42ns) (out node of the LUT)   --->   "%icmp_ln15 = icmp sgt i6 %select_ln74, 8" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:15->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 56 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln15 = and i1 %icmp_ln15, %xor_ln15" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:15->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 57 'and' 'and_ln15' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "br i1 %and_ln15, label %update.exit, label %0" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:15->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 58 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "br i1 %result_V_read, label %1, label %3" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:17->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 59 'br' <Predicate = (!and_ln15)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (1.30ns)   --->   "%icmp_ln895 = icmp sgt i4 %t_V, -7" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:20->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 60 'icmp' 'icmp_ln895' <Predicate = (!and_ln15 & !result_V_read)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895, label %4, label %._crit_edge171.i" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:20->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 61 'br' <Predicate = (!and_ln15 & !result_V_read)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (1.73ns)   --->   "%add_ln701 = add i4 %t_V, -1" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:20->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 62 'add' 'add_ln701' <Predicate = (!and_ln15 & !result_V_read & icmp_ln895)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (2.32ns)   --->   "store i4 %add_ln701, i4* %perceptron_V_4_addr, align 1" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:20->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 63 'store' <Predicate = (!and_ln15 & !result_V_read & icmp_ln895)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 64> <RAM>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "br label %._crit_edge171.i" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:20->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 64 'br' <Predicate = (!and_ln15 & !result_V_read & icmp_ln895)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "br label %9"   --->   Operation 65 'br' <Predicate = (!and_ln15 & !result_V_read)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (1.30ns)   --->   "%icmp_ln887 = icmp slt i4 %t_V, 6" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:18->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 66 'icmp' 'icmp_ln887' <Predicate = (!and_ln15 & result_V_read)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887, label %2, label %._crit_edge170.i" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:18->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 67 'br' <Predicate = (!and_ln15 & result_V_read)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (1.73ns)   --->   "%add_ln700 = add i4 %t_V, 1" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:18->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 68 'add' 'add_ln700' <Predicate = (!and_ln15 & result_V_read & icmp_ln887)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (2.32ns)   --->   "store i4 %add_ln700, i4* %perceptron_V_4_addr, align 1" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:18->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 69 'store' <Predicate = (!and_ln15 & result_V_read & icmp_ln887)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 64> <RAM>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "br label %._crit_edge170.i" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:18->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 70 'br' <Predicate = (!and_ln15 & result_V_read & icmp_ln887)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "br label %9" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:19->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 71 'br' <Predicate = (!and_ln15 & result_V_read)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.97ns)   --->   "%xor_ln879 = xor i1 %bht_0_load, %result_V_read" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:31->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 72 'xor' 'xor_ln879' <Predicate = (!and_ln15)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "br i1 %xor_ln60, label %15, label %8" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:24->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 73 'br' <Predicate = (!and_ln15)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "br i1 %xor_ln879, label %11, label %7" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:25->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 74 'br' <Predicate = (!and_ln15 & !xor_ln60)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (1.30ns)   --->   "%icmp_ln895_2 = icmp sgt i4 %perceptron_V_1_load, -7" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:26->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 75 'icmp' 'icmp_ln895_2' <Predicate = (!and_ln15 & !xor_ln60 & !xor_ln879)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_2, label %10, label %._crit_edge172.i.0" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:26->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 76 'br' <Predicate = (!and_ln15 & !xor_ln60 & !xor_ln879)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (1.73ns)   --->   "%add_ln701_2 = add i4 %perceptron_V_1_load, -2" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:26->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 77 'add' 'add_ln701_2' <Predicate = (!and_ln15 & !xor_ln60 & !xor_ln879 & icmp_ln895_2)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (2.32ns)   --->   "store i4 %add_ln701_2, i4* %perceptron_V_1_addr, align 1" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:26->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 78 'store' <Predicate = (!and_ln15 & !xor_ln60 & !xor_ln879 & icmp_ln895_2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 64> <RAM>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "br label %._crit_edge172.i.0" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:26->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 79 'br' <Predicate = (!and_ln15 & !xor_ln60 & !xor_ln879 & icmp_ln895_2)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "br label %6" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:27->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 80 'br' <Predicate = (!and_ln15 & !xor_ln60 & !xor_ln879)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (1.30ns)   --->   "%icmp_ln887_2 = icmp slt i4 %perceptron_V_1_load, 6" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:28->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 81 'icmp' 'icmp_ln887_2' <Predicate = (!and_ln15 & !xor_ln60 & xor_ln879)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887_2, label %12, label %._crit_edge173.i.0" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:28->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 82 'br' <Predicate = (!and_ln15 & !xor_ln60 & xor_ln879)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (1.73ns)   --->   "%add_ln700_2 = add i4 %perceptron_V_1_load, 2" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:28->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 83 'add' 'add_ln700_2' <Predicate = (!and_ln15 & !xor_ln60 & xor_ln879 & icmp_ln887_2)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (2.32ns)   --->   "store i4 %add_ln700_2, i4* %perceptron_V_1_addr, align 1" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:28->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 84 'store' <Predicate = (!and_ln15 & !xor_ln60 & xor_ln879 & icmp_ln887_2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 64> <RAM>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "br label %._crit_edge173.i.0" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:28->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 85 'br' <Predicate = (!and_ln15 & !xor_ln60 & xor_ln879 & icmp_ln887_2)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "br label %6"   --->   Operation 86 'br' <Predicate = (!and_ln15 & !xor_ln60 & xor_ln879)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "br label %5" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:30->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 87 'br' <Predicate = (!and_ln15 & !xor_ln60)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "br i1 %xor_ln879, label %17, label %14" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:31->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 88 'br' <Predicate = (!and_ln15 & xor_ln60)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (1.30ns)   --->   "%icmp_ln895_1 = icmp sgt i4 %perceptron_V_0_load, -7" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:32->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 89 'icmp' 'icmp_ln895_1' <Predicate = (!and_ln15 & xor_ln60 & !xor_ln879)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_1, label %16, label %._crit_edge174.i.0" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:32->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 90 'br' <Predicate = (!and_ln15 & xor_ln60 & !xor_ln879)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (1.73ns)   --->   "%add_ln701_1 = add i4 %perceptron_V_0_load, -2" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:32->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 91 'add' 'add_ln701_1' <Predicate = (!and_ln15 & xor_ln60 & !xor_ln879 & icmp_ln895_1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (2.32ns)   --->   "store i4 %add_ln701_1, i4* %perceptron_V_0_addr, align 1" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:32->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 92 'store' <Predicate = (!and_ln15 & xor_ln60 & !xor_ln879 & icmp_ln895_1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 64> <RAM>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "br label %._crit_edge174.i.0" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:32->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 93 'br' <Predicate = (!and_ln15 & xor_ln60 & !xor_ln879 & icmp_ln895_1)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "br label %13" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:33->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 94 'br' <Predicate = (!and_ln15 & xor_ln60 & !xor_ln879)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (1.30ns)   --->   "%icmp_ln887_1 = icmp slt i4 %perceptron_V_0_load, 6" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:34->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 95 'icmp' 'icmp_ln887_1' <Predicate = (!and_ln15 & xor_ln60 & xor_ln879)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887_1, label %18, label %._crit_edge175.i.0" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:34->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 96 'br' <Predicate = (!and_ln15 & xor_ln60 & xor_ln879)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (1.73ns)   --->   "%add_ln700_1 = add i4 %perceptron_V_0_load, 2" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:34->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 97 'add' 'add_ln700_1' <Predicate = (!and_ln15 & xor_ln60 & xor_ln879 & icmp_ln887_1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (2.32ns)   --->   "store i4 %add_ln700_1, i4* %perceptron_V_0_addr, align 1" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:34->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 98 'store' <Predicate = (!and_ln15 & xor_ln60 & xor_ln879 & icmp_ln887_1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 64> <RAM>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "br label %._crit_edge175.i.0" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:34->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 99 'br' <Predicate = (!and_ln15 & xor_ln60 & xor_ln879 & icmp_ln887_1)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "br label %13"   --->   Operation 100 'br' <Predicate = (!and_ln15 & xor_ln60 & xor_ln879)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "br label %5"   --->   Operation 101 'br' <Predicate = (!and_ln15 & xor_ln60)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.97ns)   --->   "%xor_ln879_1 = xor i1 %bht_2_load, %result_V_read" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:31->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 102 'xor' 'xor_ln879_1' <Predicate = (!and_ln15)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "br i1 %xor_ln60_1, label %27, label %21" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:24->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 103 'br' <Predicate = (!and_ln15)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "br i1 %xor_ln879_1, label %23, label %20" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:25->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 104 'br' <Predicate = (!and_ln15 & !xor_ln60_1)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (1.30ns)   --->   "%icmp_ln895_4 = icmp sgt i4 %perceptron_V_3_load, -7" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:26->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 105 'icmp' 'icmp_ln895_4' <Predicate = (!and_ln15 & !xor_ln60_1 & !xor_ln879_1)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_4, label %22, label %._crit_edge172.i.1" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:26->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 106 'br' <Predicate = (!and_ln15 & !xor_ln60_1 & !xor_ln879_1)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (1.73ns)   --->   "%add_ln701_4 = add i4 %perceptron_V_3_load, -2" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:26->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 107 'add' 'add_ln701_4' <Predicate = (!and_ln15 & !xor_ln60_1 & !xor_ln879_1 & icmp_ln895_4)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 108 [1/1] (2.32ns)   --->   "store i4 %add_ln701_4, i4* %perceptron_V_3_addr, align 1" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:26->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 108 'store' <Predicate = (!and_ln15 & !xor_ln60_1 & !xor_ln879_1 & icmp_ln895_4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 64> <RAM>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "br label %._crit_edge172.i.1" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:26->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 109 'br' <Predicate = (!and_ln15 & !xor_ln60_1 & !xor_ln879_1 & icmp_ln895_4)> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "br label %19" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:27->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 110 'br' <Predicate = (!and_ln15 & !xor_ln60_1 & !xor_ln879_1)> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (1.30ns)   --->   "%icmp_ln887_4 = icmp slt i4 %perceptron_V_3_load, 6" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:28->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 111 'icmp' 'icmp_ln887_4' <Predicate = (!and_ln15 & !xor_ln60_1 & xor_ln879_1)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887_4, label %24, label %._crit_edge173.i.1" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:28->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 112 'br' <Predicate = (!and_ln15 & !xor_ln60_1 & xor_ln879_1)> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (1.73ns)   --->   "%add_ln700_4 = add i4 %perceptron_V_3_load, 2" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:28->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 113 'add' 'add_ln700_4' <Predicate = (!and_ln15 & !xor_ln60_1 & xor_ln879_1 & icmp_ln887_4)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 114 [1/1] (2.32ns)   --->   "store i4 %add_ln700_4, i4* %perceptron_V_3_addr, align 1" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:28->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 114 'store' <Predicate = (!and_ln15 & !xor_ln60_1 & xor_ln879_1 & icmp_ln887_4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 64> <RAM>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "br label %._crit_edge173.i.1" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:28->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 115 'br' <Predicate = (!and_ln15 & !xor_ln60_1 & xor_ln879_1 & icmp_ln887_4)> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "br label %19"   --->   Operation 116 'br' <Predicate = (!and_ln15 & !xor_ln60_1 & xor_ln879_1)> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "br label %.preheader.i5.preheader" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:30->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 117 'br' <Predicate = (!and_ln15 & !xor_ln60_1)> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "br i1 %xor_ln879_1, label %29, label %26" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:31->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 118 'br' <Predicate = (!and_ln15 & xor_ln60_1)> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (1.30ns)   --->   "%icmp_ln895_3 = icmp sgt i4 %perceptron_V_2_load, -7" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:32->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 119 'icmp' 'icmp_ln895_3' <Predicate = (!and_ln15 & xor_ln60_1 & !xor_ln879_1)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_3, label %28, label %._crit_edge174.i.1" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:32->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 120 'br' <Predicate = (!and_ln15 & xor_ln60_1 & !xor_ln879_1)> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (1.73ns)   --->   "%add_ln701_3 = add i4 %perceptron_V_2_load, -2" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:32->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 121 'add' 'add_ln701_3' <Predicate = (!and_ln15 & xor_ln60_1 & !xor_ln879_1 & icmp_ln895_3)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 122 [1/1] (2.32ns)   --->   "store i4 %add_ln701_3, i4* %perceptron_V_2_addr, align 1" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:32->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 122 'store' <Predicate = (!and_ln15 & xor_ln60_1 & !xor_ln879_1 & icmp_ln895_3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 64> <RAM>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "br label %._crit_edge174.i.1" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:32->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 123 'br' <Predicate = (!and_ln15 & xor_ln60_1 & !xor_ln879_1 & icmp_ln895_3)> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "br label %25" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:33->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 124 'br' <Predicate = (!and_ln15 & xor_ln60_1 & !xor_ln879_1)> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (1.30ns)   --->   "%icmp_ln887_3 = icmp slt i4 %perceptron_V_2_load, 6" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:34->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 125 'icmp' 'icmp_ln887_3' <Predicate = (!and_ln15 & xor_ln60_1 & xor_ln879_1)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887_3, label %30, label %._crit_edge175.i.1" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:34->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 126 'br' <Predicate = (!and_ln15 & xor_ln60_1 & xor_ln879_1)> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (1.73ns)   --->   "%add_ln700_3 = add i4 %perceptron_V_2_load, 2" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:34->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 127 'add' 'add_ln700_3' <Predicate = (!and_ln15 & xor_ln60_1 & xor_ln879_1 & icmp_ln887_3)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 128 [1/1] (2.32ns)   --->   "store i4 %add_ln700_3, i4* %perceptron_V_2_addr, align 1" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:34->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 128 'store' <Predicate = (!and_ln15 & xor_ln60_1 & xor_ln879_1 & icmp_ln887_3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 64> <RAM>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "br label %._crit_edge175.i.1" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:34->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 129 'br' <Predicate = (!and_ln15 & xor_ln60_1 & xor_ln879_1 & icmp_ln887_3)> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "br label %25"   --->   Operation 130 'br' <Predicate = (!and_ln15 & xor_ln60_1 & xor_ln879_1)> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "br label %.preheader.i5.preheader"   --->   Operation 131 'br' <Predicate = (!and_ln15 & xor_ln60_1)> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "store i1 %bht_1_load, i1* @bht_0, align 1" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:40->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 132 'store' <Predicate = (!and_ln15)> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "store i1 %bht_2_load, i1* @bht_1, align 1" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:40->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 133 'store' <Predicate = (!and_ln15)> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "store i1 %bht_3_load, i1* @bht_2, align 1" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:40->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 134 'store' <Predicate = (!and_ln15)> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "store i1 %result_V_read, i1* @bht_3, align 1" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:42->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 135 'store' <Predicate = (!and_ln15)> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "br label %update.exit" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:43->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 136 'br' <Predicate = (!and_ln15)> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "ret void" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:88]   --->   Operation 137 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ pc_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ isBranch_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ result_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ perceptron_V_4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ bht_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ bht_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ perceptron_V_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ perceptron_V_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ bht_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ bht_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ perceptron_V_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ perceptron_V_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
pc_V_read           (read         ) [ 0000]
index_V             (trunc        ) [ 0000]
zext_ln544          (zext         ) [ 0000]
perceptron_V_4_addr (getelementptr) [ 0011]
perceptron_V_0_addr (getelementptr) [ 0011]
perceptron_V_1_addr (getelementptr) [ 0011]
perceptron_V_2_addr (getelementptr) [ 0011]
perceptron_V_3_addr (getelementptr) [ 0011]
result_V_read       (read         ) [ 0011]
t_V                 (load         ) [ 0001]
sext_ln60           (sext         ) [ 0000]
bht_0_load          (load         ) [ 0001]
bht_1_load          (load         ) [ 0001]
xor_ln60            (xor          ) [ 0001]
perceptron_V_0_load (load         ) [ 0001]
perceptron_V_1_load (load         ) [ 0001]
select_ln60         (select       ) [ 0000]
bht_2_load          (load         ) [ 0001]
bht_3_load          (load         ) [ 0001]
xor_ln60_1          (xor          ) [ 0001]
perceptron_V_2_load (load         ) [ 0001]
perceptron_V_3_load (load         ) [ 0001]
select_ln60_1       (select       ) [ 0000]
sext_ln1352         (sext         ) [ 0000]
sub_ln1352          (sub          ) [ 0000]
select_ln1352       (select       ) [ 0000]
sext_ln1352_1       (sext         ) [ 0000]
sext_ln1352_2       (sext         ) [ 0000]
sub_ln1352_1        (sub          ) [ 0000]
select_ln1352_1     (select       ) [ 0000]
add_ln70            (add          ) [ 0000]
sext_ln70           (sext         ) [ 0000]
add_ln70_1          (add          ) [ 0001]
tmp                 (bitselect    ) [ 0001]
specbitsmap_ln0     (specbitsmap  ) [ 0000]
specbitsmap_ln0     (specbitsmap  ) [ 0000]
specbitsmap_ln0     (specbitsmap  ) [ 0000]
spectopmodule_ln0   (spectopmodule) [ 0000]
specinterface_ln80  (specinterface) [ 0000]
specinterface_ln81  (specinterface) [ 0000]
specinterface_ln82  (specinterface) [ 0000]
specpipeline_ln85   (specpipeline ) [ 0000]
xor_ln73            (xor          ) [ 0000]
sub_ln74            (sub          ) [ 0000]
select_ln74         (select       ) [ 0000]
write_ln76          (write        ) [ 0000]
xor_ln15            (xor          ) [ 0000]
icmp_ln15           (icmp         ) [ 0000]
and_ln15            (and          ) [ 0001]
br_ln15             (br           ) [ 0000]
br_ln17             (br           ) [ 0000]
icmp_ln895          (icmp         ) [ 0001]
br_ln20             (br           ) [ 0000]
add_ln701           (add          ) [ 0000]
store_ln20          (store        ) [ 0000]
br_ln20             (br           ) [ 0000]
br_ln0              (br           ) [ 0000]
icmp_ln887          (icmp         ) [ 0001]
br_ln18             (br           ) [ 0000]
add_ln700           (add          ) [ 0000]
store_ln18          (store        ) [ 0000]
br_ln18             (br           ) [ 0000]
br_ln19             (br           ) [ 0000]
xor_ln879           (xor          ) [ 0001]
br_ln24             (br           ) [ 0000]
br_ln25             (br           ) [ 0000]
icmp_ln895_2        (icmp         ) [ 0001]
br_ln26             (br           ) [ 0000]
add_ln701_2         (add          ) [ 0000]
store_ln26          (store        ) [ 0000]
br_ln26             (br           ) [ 0000]
br_ln27             (br           ) [ 0000]
icmp_ln887_2        (icmp         ) [ 0001]
br_ln28             (br           ) [ 0000]
add_ln700_2         (add          ) [ 0000]
store_ln28          (store        ) [ 0000]
br_ln28             (br           ) [ 0000]
br_ln0              (br           ) [ 0000]
br_ln30             (br           ) [ 0000]
br_ln31             (br           ) [ 0000]
icmp_ln895_1        (icmp         ) [ 0001]
br_ln32             (br           ) [ 0000]
add_ln701_1         (add          ) [ 0000]
store_ln32          (store        ) [ 0000]
br_ln32             (br           ) [ 0000]
br_ln33             (br           ) [ 0000]
icmp_ln887_1        (icmp         ) [ 0001]
br_ln34             (br           ) [ 0000]
add_ln700_1         (add          ) [ 0000]
store_ln34          (store        ) [ 0000]
br_ln34             (br           ) [ 0000]
br_ln0              (br           ) [ 0000]
br_ln0              (br           ) [ 0000]
xor_ln879_1         (xor          ) [ 0001]
br_ln24             (br           ) [ 0000]
br_ln25             (br           ) [ 0000]
icmp_ln895_4        (icmp         ) [ 0001]
br_ln26             (br           ) [ 0000]
add_ln701_4         (add          ) [ 0000]
store_ln26          (store        ) [ 0000]
br_ln26             (br           ) [ 0000]
br_ln27             (br           ) [ 0000]
icmp_ln887_4        (icmp         ) [ 0001]
br_ln28             (br           ) [ 0000]
add_ln700_4         (add          ) [ 0000]
store_ln28          (store        ) [ 0000]
br_ln28             (br           ) [ 0000]
br_ln0              (br           ) [ 0000]
br_ln30             (br           ) [ 0000]
br_ln31             (br           ) [ 0000]
icmp_ln895_3        (icmp         ) [ 0001]
br_ln32             (br           ) [ 0000]
add_ln701_3         (add          ) [ 0000]
store_ln32          (store        ) [ 0000]
br_ln32             (br           ) [ 0000]
br_ln33             (br           ) [ 0000]
icmp_ln887_3        (icmp         ) [ 0001]
br_ln34             (br           ) [ 0000]
add_ln700_3         (add          ) [ 0000]
store_ln34          (store        ) [ 0000]
br_ln34             (br           ) [ 0000]
br_ln0              (br           ) [ 0000]
br_ln0              (br           ) [ 0000]
store_ln40          (store        ) [ 0000]
store_ln40          (store        ) [ 0000]
store_ln40          (store        ) [ 0000]
store_ln42          (store        ) [ 0000]
br_ln43             (br           ) [ 0000]
ret_ln88            (ret          ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="pc_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pc_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="isBranch_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="isBranch_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="result_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="perceptron_V_4">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="perceptron_V_4"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="bht_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bht_0"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="bht_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bht_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="perceptron_V_0">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="perceptron_V_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="perceptron_V_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="perceptron_V_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="bht_2">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bht_2"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="bht_3">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bht_3"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="perceptron_V_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="perceptron_V_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="perceptron_V_3">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="perceptron_V_3"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i1P"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i6.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str12"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.s_axilite.i1P"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="pc_V_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pc_V_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="result_V_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="result_V_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="write_ln76_write_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="0" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="1" slack="0"/>
<pin id="94" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln76/3 "/>
</bind>
</comp>

<comp id="97" class="1004" name="perceptron_V_4_addr_gep_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="4" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="6" slack="0"/>
<pin id="101" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="perceptron_V_4_addr/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_access_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="6" slack="0"/>
<pin id="106" dir="0" index="1" bw="4" slack="0"/>
<pin id="107" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="108" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="t_V/1 store_ln20/3 store_ln18/3 "/>
</bind>
</comp>

<comp id="110" class="1004" name="perceptron_V_0_addr_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="4" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="6" slack="0"/>
<pin id="114" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="perceptron_V_0_addr/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="perceptron_V_1_addr_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="4" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="6" slack="0"/>
<pin id="121" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="perceptron_V_1_addr/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_access_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="6" slack="0"/>
<pin id="126" dir="0" index="1" bw="4" slack="0"/>
<pin id="127" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="128" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="perceptron_V_0_load/1 store_ln32/3 store_ln34/3 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_access_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="6" slack="0"/>
<pin id="132" dir="0" index="1" bw="4" slack="0"/>
<pin id="133" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="perceptron_V_1_load/1 store_ln26/3 store_ln28/3 "/>
</bind>
</comp>

<comp id="136" class="1004" name="perceptron_V_2_addr_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="4" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="6" slack="0"/>
<pin id="140" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="perceptron_V_2_addr/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="perceptron_V_3_addr_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="4" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="6" slack="0"/>
<pin id="147" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="perceptron_V_3_addr/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="grp_access_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="6" slack="0"/>
<pin id="152" dir="0" index="1" bw="4" slack="0"/>
<pin id="153" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="154" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="perceptron_V_2_load/1 store_ln32/3 store_ln34/3 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_access_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="6" slack="0"/>
<pin id="158" dir="0" index="1" bw="4" slack="0"/>
<pin id="159" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="160" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="perceptron_V_3_load/1 store_ln26/3 store_ln28/3 "/>
</bind>
</comp>

<comp id="162" class="1004" name="index_V_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="index_V/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="zext_ln544_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="6" slack="0"/>
<pin id="168" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="sext_ln60_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="4" slack="0"/>
<pin id="177" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln60/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="bht_0_load_load_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="0"/>
<pin id="181" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bht_0_load/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="bht_1_load_load_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="0"/>
<pin id="185" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bht_1_load/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="xor_ln60_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln60/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="select_ln60_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="1" slack="0"/>
<pin id="195" dir="0" index="1" bw="4" slack="0"/>
<pin id="196" dir="0" index="2" bw="4" slack="0"/>
<pin id="197" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln60/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="bht_2_load_load_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="1" slack="0"/>
<pin id="203" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bht_2_load/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="bht_3_load_load_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="0"/>
<pin id="207" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bht_3_load/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="xor_ln60_1_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln60_1/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="select_ln60_1_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="0"/>
<pin id="217" dir="0" index="1" bw="4" slack="0"/>
<pin id="218" dir="0" index="2" bw="4" slack="0"/>
<pin id="219" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln60_1/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="sext_ln1352_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="4" slack="0"/>
<pin id="225" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1352/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="sub_ln1352_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="0"/>
<pin id="229" dir="0" index="1" bw="4" slack="0"/>
<pin id="230" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1352/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="select_ln1352_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="0"/>
<pin id="235" dir="0" index="1" bw="5" slack="0"/>
<pin id="236" dir="0" index="2" bw="5" slack="0"/>
<pin id="237" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1352/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="sext_ln1352_1_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="5" slack="0"/>
<pin id="243" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1352_1/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="sext_ln1352_2_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="4" slack="0"/>
<pin id="247" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1352_2/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="sub_ln1352_1_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="1" slack="0"/>
<pin id="251" dir="0" index="1" bw="4" slack="0"/>
<pin id="252" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1352_1/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="select_ln1352_1_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="1" slack="0"/>
<pin id="257" dir="0" index="1" bw="5" slack="0"/>
<pin id="258" dir="0" index="2" bw="5" slack="0"/>
<pin id="259" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1352_1/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="add_ln70_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="5" slack="0"/>
<pin id="265" dir="0" index="1" bw="4" slack="0"/>
<pin id="266" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln70/2 "/>
</bind>
</comp>

<comp id="269" class="1004" name="sext_ln70_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="5" slack="0"/>
<pin id="271" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln70/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="add_ln70_1_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="5" slack="0"/>
<pin id="275" dir="0" index="1" bw="5" slack="0"/>
<pin id="276" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln70_1/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="tmp_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="0"/>
<pin id="281" dir="0" index="1" bw="6" slack="0"/>
<pin id="282" dir="0" index="2" bw="4" slack="0"/>
<pin id="283" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="xor_ln73_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="1"/>
<pin id="289" dir="0" index="1" bw="1" slack="0"/>
<pin id="290" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln73/3 "/>
</bind>
</comp>

<comp id="293" class="1004" name="sub_ln74_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="0"/>
<pin id="295" dir="0" index="1" bw="6" slack="1"/>
<pin id="296" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln74/3 "/>
</bind>
</comp>

<comp id="298" class="1004" name="select_ln74_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="1"/>
<pin id="300" dir="0" index="1" bw="6" slack="0"/>
<pin id="301" dir="0" index="2" bw="6" slack="1"/>
<pin id="302" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln74/3 "/>
</bind>
</comp>

<comp id="304" class="1004" name="xor_ln15_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="2"/>
<pin id="306" dir="0" index="1" bw="1" slack="1"/>
<pin id="307" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln15/3 "/>
</bind>
</comp>

<comp id="308" class="1004" name="icmp_ln15_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="6" slack="0"/>
<pin id="310" dir="0" index="1" bw="6" slack="0"/>
<pin id="311" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln15/3 "/>
</bind>
</comp>

<comp id="314" class="1004" name="and_ln15_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="0"/>
<pin id="316" dir="0" index="1" bw="1" slack="0"/>
<pin id="317" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln15/3 "/>
</bind>
</comp>

<comp id="320" class="1004" name="icmp_ln895_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="4" slack="1"/>
<pin id="322" dir="0" index="1" bw="4" slack="0"/>
<pin id="323" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln895/3 "/>
</bind>
</comp>

<comp id="325" class="1004" name="add_ln701_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="4" slack="1"/>
<pin id="327" dir="0" index="1" bw="1" slack="0"/>
<pin id="328" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln701/3 "/>
</bind>
</comp>

<comp id="331" class="1004" name="icmp_ln887_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="4" slack="1"/>
<pin id="333" dir="0" index="1" bw="4" slack="0"/>
<pin id="334" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln887/3 "/>
</bind>
</comp>

<comp id="336" class="1004" name="add_ln700_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="4" slack="1"/>
<pin id="338" dir="0" index="1" bw="1" slack="0"/>
<pin id="339" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700/3 "/>
</bind>
</comp>

<comp id="342" class="1004" name="xor_ln879_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="1"/>
<pin id="344" dir="0" index="1" bw="1" slack="2"/>
<pin id="345" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln879/3 "/>
</bind>
</comp>

<comp id="346" class="1004" name="icmp_ln895_2_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="4" slack="1"/>
<pin id="348" dir="0" index="1" bw="4" slack="0"/>
<pin id="349" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln895_2/3 "/>
</bind>
</comp>

<comp id="351" class="1004" name="add_ln701_2_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="4" slack="1"/>
<pin id="353" dir="0" index="1" bw="2" slack="0"/>
<pin id="354" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln701_2/3 "/>
</bind>
</comp>

<comp id="357" class="1004" name="icmp_ln887_2_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="4" slack="1"/>
<pin id="359" dir="0" index="1" bw="4" slack="0"/>
<pin id="360" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln887_2/3 "/>
</bind>
</comp>

<comp id="362" class="1004" name="add_ln700_2_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="4" slack="1"/>
<pin id="364" dir="0" index="1" bw="3" slack="0"/>
<pin id="365" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_2/3 "/>
</bind>
</comp>

<comp id="368" class="1004" name="icmp_ln895_1_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="4" slack="1"/>
<pin id="370" dir="0" index="1" bw="4" slack="0"/>
<pin id="371" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln895_1/3 "/>
</bind>
</comp>

<comp id="373" class="1004" name="add_ln701_1_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="4" slack="1"/>
<pin id="375" dir="0" index="1" bw="2" slack="0"/>
<pin id="376" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln701_1/3 "/>
</bind>
</comp>

<comp id="379" class="1004" name="icmp_ln887_1_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="4" slack="1"/>
<pin id="381" dir="0" index="1" bw="4" slack="0"/>
<pin id="382" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln887_1/3 "/>
</bind>
</comp>

<comp id="384" class="1004" name="add_ln700_1_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="4" slack="1"/>
<pin id="386" dir="0" index="1" bw="3" slack="0"/>
<pin id="387" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_1/3 "/>
</bind>
</comp>

<comp id="390" class="1004" name="xor_ln879_1_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="1" slack="1"/>
<pin id="392" dir="0" index="1" bw="1" slack="2"/>
<pin id="393" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln879_1/3 "/>
</bind>
</comp>

<comp id="394" class="1004" name="icmp_ln895_4_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="4" slack="1"/>
<pin id="396" dir="0" index="1" bw="4" slack="0"/>
<pin id="397" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln895_4/3 "/>
</bind>
</comp>

<comp id="399" class="1004" name="add_ln701_4_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="4" slack="1"/>
<pin id="401" dir="0" index="1" bw="2" slack="0"/>
<pin id="402" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln701_4/3 "/>
</bind>
</comp>

<comp id="405" class="1004" name="icmp_ln887_4_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="4" slack="1"/>
<pin id="407" dir="0" index="1" bw="4" slack="0"/>
<pin id="408" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln887_4/3 "/>
</bind>
</comp>

<comp id="410" class="1004" name="add_ln700_4_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="4" slack="1"/>
<pin id="412" dir="0" index="1" bw="3" slack="0"/>
<pin id="413" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_4/3 "/>
</bind>
</comp>

<comp id="416" class="1004" name="icmp_ln895_3_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="4" slack="1"/>
<pin id="418" dir="0" index="1" bw="4" slack="0"/>
<pin id="419" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln895_3/3 "/>
</bind>
</comp>

<comp id="421" class="1004" name="add_ln701_3_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="4" slack="1"/>
<pin id="423" dir="0" index="1" bw="2" slack="0"/>
<pin id="424" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln701_3/3 "/>
</bind>
</comp>

<comp id="427" class="1004" name="icmp_ln887_3_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="4" slack="1"/>
<pin id="429" dir="0" index="1" bw="4" slack="0"/>
<pin id="430" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln887_3/3 "/>
</bind>
</comp>

<comp id="432" class="1004" name="add_ln700_3_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="4" slack="1"/>
<pin id="434" dir="0" index="1" bw="3" slack="0"/>
<pin id="435" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_3/3 "/>
</bind>
</comp>

<comp id="438" class="1004" name="store_ln40_store_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="1" slack="1"/>
<pin id="440" dir="0" index="1" bw="1" slack="0"/>
<pin id="441" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/3 "/>
</bind>
</comp>

<comp id="443" class="1004" name="store_ln40_store_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="1" slack="1"/>
<pin id="445" dir="0" index="1" bw="1" slack="0"/>
<pin id="446" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/3 "/>
</bind>
</comp>

<comp id="448" class="1004" name="store_ln40_store_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="1" slack="1"/>
<pin id="450" dir="0" index="1" bw="1" slack="0"/>
<pin id="451" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/3 "/>
</bind>
</comp>

<comp id="453" class="1004" name="store_ln42_store_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="1" slack="2"/>
<pin id="455" dir="0" index="1" bw="1" slack="0"/>
<pin id="456" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln42/3 "/>
</bind>
</comp>

<comp id="458" class="1005" name="perceptron_V_4_addr_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="6" slack="1"/>
<pin id="460" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="perceptron_V_4_addr "/>
</bind>
</comp>

<comp id="463" class="1005" name="perceptron_V_0_addr_reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="6" slack="1"/>
<pin id="465" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="perceptron_V_0_addr "/>
</bind>
</comp>

<comp id="468" class="1005" name="perceptron_V_1_addr_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="6" slack="1"/>
<pin id="470" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="perceptron_V_1_addr "/>
</bind>
</comp>

<comp id="473" class="1005" name="perceptron_V_2_addr_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="6" slack="1"/>
<pin id="475" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="perceptron_V_2_addr "/>
</bind>
</comp>

<comp id="478" class="1005" name="perceptron_V_3_addr_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="6" slack="1"/>
<pin id="480" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="perceptron_V_3_addr "/>
</bind>
</comp>

<comp id="483" class="1005" name="result_V_read_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="1" slack="2"/>
<pin id="485" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="result_V_read "/>
</bind>
</comp>

<comp id="491" class="1005" name="t_V_reg_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="4" slack="1"/>
<pin id="493" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="t_V "/>
</bind>
</comp>

<comp id="499" class="1005" name="bht_0_load_reg_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="1" slack="1"/>
<pin id="501" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="bht_0_load "/>
</bind>
</comp>

<comp id="504" class="1005" name="bht_1_load_reg_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="1" slack="1"/>
<pin id="506" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="bht_1_load "/>
</bind>
</comp>

<comp id="509" class="1005" name="xor_ln60_reg_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="1" slack="1"/>
<pin id="511" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="xor_ln60 "/>
</bind>
</comp>

<comp id="513" class="1005" name="perceptron_V_0_load_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="4" slack="1"/>
<pin id="515" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="perceptron_V_0_load "/>
</bind>
</comp>

<comp id="521" class="1005" name="perceptron_V_1_load_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="4" slack="1"/>
<pin id="523" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="perceptron_V_1_load "/>
</bind>
</comp>

<comp id="529" class="1005" name="bht_2_load_reg_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="1" slack="1"/>
<pin id="531" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="bht_2_load "/>
</bind>
</comp>

<comp id="535" class="1005" name="bht_3_load_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="1" slack="1"/>
<pin id="537" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="bht_3_load "/>
</bind>
</comp>

<comp id="540" class="1005" name="xor_ln60_1_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="1" slack="1"/>
<pin id="542" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="xor_ln60_1 "/>
</bind>
</comp>

<comp id="544" class="1005" name="perceptron_V_2_load_reg_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="4" slack="1"/>
<pin id="546" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="perceptron_V_2_load "/>
</bind>
</comp>

<comp id="552" class="1005" name="perceptron_V_3_load_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="4" slack="1"/>
<pin id="554" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="perceptron_V_3_load "/>
</bind>
</comp>

<comp id="560" class="1005" name="add_ln70_1_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="6" slack="1"/>
<pin id="562" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln70_1 "/>
</bind>
</comp>

<comp id="566" class="1005" name="tmp_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="1" slack="1"/>
<pin id="568" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="82"><net_src comp="24" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="0" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="28" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="4" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="95"><net_src comp="62" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="2" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="6" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="26" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="109"><net_src comp="97" pin="3"/><net_sink comp="104" pin=0"/></net>

<net id="115"><net_src comp="12" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="26" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="122"><net_src comp="14" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="26" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="129"><net_src comp="110" pin="3"/><net_sink comp="124" pin=0"/></net>

<net id="135"><net_src comp="117" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="141"><net_src comp="20" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="26" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="148"><net_src comp="22" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="26" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="155"><net_src comp="136" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="161"><net_src comp="143" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="165"><net_src comp="78" pin="2"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="162" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="170"><net_src comp="166" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="171"><net_src comp="166" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="172"><net_src comp="166" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="173"><net_src comp="166" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="174"><net_src comp="166" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="178"><net_src comp="104" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="182"><net_src comp="8" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="186"><net_src comp="10" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="191"><net_src comp="179" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="183" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="198"><net_src comp="187" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="124" pin="3"/><net_sink comp="193" pin=1"/></net>

<net id="200"><net_src comp="130" pin="3"/><net_sink comp="193" pin=2"/></net>

<net id="204"><net_src comp="16" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="208"><net_src comp="18" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="213"><net_src comp="201" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="205" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="220"><net_src comp="209" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="221"><net_src comp="150" pin="3"/><net_sink comp="215" pin=1"/></net>

<net id="222"><net_src comp="156" pin="3"/><net_sink comp="215" pin=2"/></net>

<net id="226"><net_src comp="193" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="231"><net_src comp="30" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="223" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="238"><net_src comp="179" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="227" pin="2"/><net_sink comp="233" pin=1"/></net>

<net id="240"><net_src comp="223" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="244"><net_src comp="233" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="248"><net_src comp="215" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="253"><net_src comp="30" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="245" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="260"><net_src comp="201" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="261"><net_src comp="249" pin="2"/><net_sink comp="255" pin=1"/></net>

<net id="262"><net_src comp="245" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="267"><net_src comp="255" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="175" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="272"><net_src comp="263" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="277"><net_src comp="269" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="241" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="284"><net_src comp="32" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="285"><net_src comp="273" pin="2"/><net_sink comp="279" pin=1"/></net>

<net id="286"><net_src comp="34" pin="0"/><net_sink comp="279" pin=2"/></net>

<net id="291"><net_src comp="58" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="292"><net_src comp="287" pin="2"/><net_sink comp="90" pin=2"/></net>

<net id="297"><net_src comp="60" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="303"><net_src comp="293" pin="2"/><net_sink comp="298" pin=1"/></net>

<net id="312"><net_src comp="298" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="64" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="318"><net_src comp="308" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="304" pin="2"/><net_sink comp="314" pin=1"/></net>

<net id="324"><net_src comp="66" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="329"><net_src comp="68" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="330"><net_src comp="325" pin="2"/><net_sink comp="104" pin=1"/></net>

<net id="335"><net_src comp="70" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="340"><net_src comp="72" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="341"><net_src comp="336" pin="2"/><net_sink comp="104" pin=1"/></net>

<net id="350"><net_src comp="66" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="355"><net_src comp="74" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="356"><net_src comp="351" pin="2"/><net_sink comp="130" pin=1"/></net>

<net id="361"><net_src comp="70" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="366"><net_src comp="76" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="367"><net_src comp="362" pin="2"/><net_sink comp="130" pin=1"/></net>

<net id="372"><net_src comp="66" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="377"><net_src comp="74" pin="0"/><net_sink comp="373" pin=1"/></net>

<net id="378"><net_src comp="373" pin="2"/><net_sink comp="124" pin=1"/></net>

<net id="383"><net_src comp="70" pin="0"/><net_sink comp="379" pin=1"/></net>

<net id="388"><net_src comp="76" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="389"><net_src comp="384" pin="2"/><net_sink comp="124" pin=1"/></net>

<net id="398"><net_src comp="66" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="403"><net_src comp="74" pin="0"/><net_sink comp="399" pin=1"/></net>

<net id="404"><net_src comp="399" pin="2"/><net_sink comp="156" pin=1"/></net>

<net id="409"><net_src comp="70" pin="0"/><net_sink comp="405" pin=1"/></net>

<net id="414"><net_src comp="76" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="415"><net_src comp="410" pin="2"/><net_sink comp="156" pin=1"/></net>

<net id="420"><net_src comp="66" pin="0"/><net_sink comp="416" pin=1"/></net>

<net id="425"><net_src comp="74" pin="0"/><net_sink comp="421" pin=1"/></net>

<net id="426"><net_src comp="421" pin="2"/><net_sink comp="150" pin=1"/></net>

<net id="431"><net_src comp="70" pin="0"/><net_sink comp="427" pin=1"/></net>

<net id="436"><net_src comp="76" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="437"><net_src comp="432" pin="2"/><net_sink comp="150" pin=1"/></net>

<net id="442"><net_src comp="8" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="447"><net_src comp="10" pin="0"/><net_sink comp="443" pin=1"/></net>

<net id="452"><net_src comp="16" pin="0"/><net_sink comp="448" pin=1"/></net>

<net id="457"><net_src comp="18" pin="0"/><net_sink comp="453" pin=1"/></net>

<net id="461"><net_src comp="97" pin="3"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="466"><net_src comp="110" pin="3"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="471"><net_src comp="117" pin="3"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="476"><net_src comp="136" pin="3"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="481"><net_src comp="143" pin="3"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="486"><net_src comp="84" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="488"><net_src comp="483" pin="1"/><net_sink comp="342" pin=1"/></net>

<net id="489"><net_src comp="483" pin="1"/><net_sink comp="390" pin=1"/></net>

<net id="490"><net_src comp="483" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="494"><net_src comp="104" pin="3"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="496"><net_src comp="491" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="497"><net_src comp="491" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="498"><net_src comp="491" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="502"><net_src comp="179" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="503"><net_src comp="499" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="507"><net_src comp="183" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="508"><net_src comp="504" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="512"><net_src comp="187" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="516"><net_src comp="124" pin="3"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="518"><net_src comp="513" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="519"><net_src comp="513" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="520"><net_src comp="513" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="524"><net_src comp="130" pin="3"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="526"><net_src comp="521" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="527"><net_src comp="521" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="528"><net_src comp="521" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="532"><net_src comp="201" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="533"><net_src comp="529" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="534"><net_src comp="529" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="538"><net_src comp="205" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="543"><net_src comp="209" pin="2"/><net_sink comp="540" pin=0"/></net>

<net id="547"><net_src comp="150" pin="3"/><net_sink comp="544" pin=0"/></net>

<net id="548"><net_src comp="544" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="549"><net_src comp="544" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="550"><net_src comp="544" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="551"><net_src comp="544" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="555"><net_src comp="156" pin="3"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="557"><net_src comp="552" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="558"><net_src comp="552" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="559"><net_src comp="552" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="563"><net_src comp="273" pin="2"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="565"><net_src comp="560" pin="1"/><net_sink comp="298" pin=2"/></net>

<net id="569"><net_src comp="279" pin="3"/><net_sink comp="566" pin=0"/></net>

<net id="570"><net_src comp="566" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="571"><net_src comp="566" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="572"><net_src comp="566" pin="1"/><net_sink comp="304" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: isBranch_V | {3 }
	Port: perceptron_V_4 | {3 }
	Port: bht_0 | {3 }
	Port: bht_1 | {3 }
	Port: perceptron_V_0 | {3 }
	Port: perceptron_V_1 | {3 }
	Port: bht_2 | {3 }
	Port: bht_3 | {3 }
	Port: perceptron_V_2 | {3 }
	Port: perceptron_V_3 | {3 }
 - Input state : 
	Port: top : pc_V | {1 }
	Port: top : result_V | {1 }
	Port: top : perceptron_V_4 | {1 2 }
	Port: top : bht_0 | {2 }
	Port: top : bht_1 | {2 }
	Port: top : perceptron_V_0 | {1 2 }
	Port: top : perceptron_V_1 | {1 2 }
	Port: top : bht_2 | {2 }
	Port: top : bht_3 | {2 }
	Port: top : perceptron_V_2 | {1 2 }
	Port: top : perceptron_V_3 | {1 2 }
  - Chain level:
	State 1
		zext_ln544 : 1
		perceptron_V_4_addr : 2
		t_V : 3
		perceptron_V_0_addr : 2
		perceptron_V_1_addr : 2
		perceptron_V_0_load : 3
		perceptron_V_1_load : 3
		perceptron_V_2_addr : 2
		perceptron_V_3_addr : 2
		perceptron_V_2_load : 3
		perceptron_V_3_load : 3
	State 2
		sext_ln60 : 1
		xor_ln60 : 1
		select_ln60 : 1
		xor_ln60_1 : 1
		select_ln60_1 : 1
		sext_ln1352 : 2
		sub_ln1352 : 3
		select_ln1352 : 4
		sext_ln1352_1 : 5
		sext_ln1352_2 : 2
		sub_ln1352_1 : 3
		select_ln1352_1 : 4
		add_ln70 : 5
		sext_ln70 : 6
		add_ln70_1 : 7
		tmp : 8
	State 3
		select_ln74 : 1
		icmp_ln15 : 2
		and_ln15 : 3
		br_ln15 : 3
		br_ln20 : 1
		store_ln20 : 1
		br_ln18 : 1
		store_ln18 : 1
		br_ln26 : 1
		store_ln26 : 1
		br_ln28 : 1
		store_ln28 : 1
		br_ln32 : 1
		store_ln32 : 1
		br_ln34 : 1
		store_ln34 : 1
		br_ln26 : 1
		store_ln26 : 1
		br_ln28 : 1
		store_ln28 : 1
		br_ln32 : 1
		store_ln32 : 1
		br_ln34 : 1
		store_ln34 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|          |      add_ln70_fu_263     |    0    |    15   |
|          |     add_ln70_1_fu_273    |    0    |    15   |
|          |     add_ln701_fu_325     |    0    |    13   |
|          |     add_ln700_fu_336     |    0    |    13   |
|          |    add_ln701_2_fu_351    |    0    |    13   |
|    add   |    add_ln700_2_fu_362    |    0    |    13   |
|          |    add_ln701_1_fu_373    |    0    |    13   |
|          |    add_ln700_1_fu_384    |    0    |    13   |
|          |    add_ln701_4_fu_399    |    0    |    13   |
|          |    add_ln700_4_fu_410    |    0    |    13   |
|          |    add_ln701_3_fu_421    |    0    |    13   |
|          |    add_ln700_3_fu_432    |    0    |    13   |
|----------|--------------------------|---------|---------|
|          |     icmp_ln15_fu_308     |    0    |    11   |
|          |     icmp_ln895_fu_320    |    0    |    9    |
|          |     icmp_ln887_fu_331    |    0    |    9    |
|          |    icmp_ln895_2_fu_346   |    0    |    9    |
|          |    icmp_ln887_2_fu_357   |    0    |    9    |
|   icmp   |    icmp_ln895_1_fu_368   |    0    |    9    |
|          |    icmp_ln887_1_fu_379   |    0    |    9    |
|          |    icmp_ln895_4_fu_394   |    0    |    9    |
|          |    icmp_ln887_4_fu_405   |    0    |    9    |
|          |    icmp_ln895_3_fu_416   |    0    |    9    |
|          |    icmp_ln887_3_fu_427   |    0    |    9    |
|----------|--------------------------|---------|---------|
|          |     sub_ln1352_fu_227    |    0    |    13   |
|    sub   |    sub_ln1352_1_fu_249   |    0    |    13   |
|          |      sub_ln74_fu_293     |    0    |    15   |
|----------|--------------------------|---------|---------|
|          |    select_ln60_fu_193    |    0    |    4    |
|          |   select_ln60_1_fu_215   |    0    |    4    |
|  select  |   select_ln1352_fu_233   |    0    |    5    |
|          |  select_ln1352_1_fu_255  |    0    |    5    |
|          |    select_ln74_fu_298    |    0    |    6    |
|----------|--------------------------|---------|---------|
|          |      xor_ln60_fu_187     |    0    |    2    |
|          |     xor_ln60_1_fu_209    |    0    |    2    |
|    xor   |      xor_ln73_fu_287     |    0    |    2    |
|          |      xor_ln15_fu_304     |    0    |    2    |
|          |     xor_ln879_fu_342     |    0    |    2    |
|          |    xor_ln879_1_fu_390    |    0    |    2    |
|----------|--------------------------|---------|---------|
|    and   |      and_ln15_fu_314     |    0    |    2    |
|----------|--------------------------|---------|---------|
|   read   |   pc_V_read_read_fu_78   |    0    |    0    |
|          | result_V_read_read_fu_84 |    0    |    0    |
|----------|--------------------------|---------|---------|
|   write  |  write_ln76_write_fu_90  |    0    |    0    |
|----------|--------------------------|---------|---------|
|   trunc  |      index_V_fu_162      |    0    |    0    |
|----------|--------------------------|---------|---------|
|   zext   |     zext_ln544_fu_166    |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |     sext_ln60_fu_175     |    0    |    0    |
|          |    sext_ln1352_fu_223    |    0    |    0    |
|   sext   |   sext_ln1352_1_fu_241   |    0    |    0    |
|          |   sext_ln1352_2_fu_245   |    0    |    0    |
|          |     sext_ln70_fu_269     |    0    |    0    |
|----------|--------------------------|---------|---------|
| bitselect|        tmp_fu_279        |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |   340   |
|----------|--------------------------|---------|---------|

Memories:
+--------------+--------+--------+--------+--------+
|              |  BRAM  |   FF   |   LUT  |  URAM  |
+--------------+--------+--------+--------+--------+
|perceptron_V_0|    0   |    8   |    4   |    0   |
|perceptron_V_1|    0   |    8   |    4   |    0   |
|perceptron_V_2|    0   |    8   |    4   |    0   |
|perceptron_V_3|    0   |    8   |    4   |    0   |
|perceptron_V_4|    0   |    8   |    4   |    0   |
+--------------+--------+--------+--------+--------+
|     Total    |    0   |   40   |   20   |    0   |
+--------------+--------+--------+--------+--------+

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|     add_ln70_1_reg_560    |    6   |
|     bht_0_load_reg_499    |    1   |
|     bht_1_load_reg_504    |    1   |
|     bht_2_load_reg_529    |    1   |
|     bht_3_load_reg_535    |    1   |
|perceptron_V_0_addr_reg_463|    6   |
|perceptron_V_0_load_reg_513|    4   |
|perceptron_V_1_addr_reg_468|    6   |
|perceptron_V_1_load_reg_521|    4   |
|perceptron_V_2_addr_reg_473|    6   |
|perceptron_V_2_load_reg_544|    4   |
|perceptron_V_3_addr_reg_478|    6   |
|perceptron_V_3_load_reg_552|    4   |
|perceptron_V_4_addr_reg_458|    6   |
|   result_V_read_reg_483   |    1   |
|        t_V_reg_491        |    4   |
|        tmp_reg_566        |    1   |
|     xor_ln60_1_reg_540    |    1   |
|      xor_ln60_reg_509     |    1   |
+---------------------------+--------+
|           Total           |   64   |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_104 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_104 |  p1  |   2  |   4  |    8   ||    9    |
| grp_access_fu_124 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_124 |  p1  |   2  |   4  |    8   ||    9    |
| grp_access_fu_130 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_130 |  p1  |   2  |   4  |    8   ||    9    |
| grp_access_fu_150 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_150 |  p1  |   2  |   4  |    8   ||    9    |
| grp_access_fu_156 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_156 |  p1  |   2  |   4  |    8   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   100  ||  17.69  ||    90   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   340  |    -   |
|   Memory  |    0   |    -   |   40   |   20   |    0   |
|Multiplexer|    -   |   17   |    -   |   90   |    -   |
|  Register |    -   |    -   |   64   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |   17   |   104  |   450  |    0   |
+-----------+--------+--------+--------+--------+--------+
