###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =          369   # Number of WRITE/WRITEP commands
num_reads_done                 =      1174345   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       943953   # Number of read row buffer hits
num_read_cmds                  =      1174338   # Number of READ/READP commands
num_writes_done                =          371   # Number of read requests issued
num_write_row_hits             =          282   # Number of write row buffer hits
num_act_cmds                   =       231398   # Number of ACT commands
num_pre_cmds                   =       231385   # Number of PRE commands
num_ondemand_pres              =       219020   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9458813   # Cyles of rank active rank.0
rank_active_cycles.1           =      9172758   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       541187   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       827242   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1089675   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        27258   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        14409   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         6453   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         6020   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         6129   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         3530   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          908   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          749   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          707   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        18894   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            1   # Write cmd latency (cycles)
write_latency[80-99]           =            3   # Write cmd latency (cycles)
write_latency[100-119]         =            1   # Write cmd latency (cycles)
write_latency[120-139]         =            6   # Write cmd latency (cycles)
write_latency[140-159]         =           10   # Write cmd latency (cycles)
write_latency[160-179]         =           10   # Write cmd latency (cycles)
write_latency[180-199]         =           10   # Write cmd latency (cycles)
write_latency[200-]            =          328   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           11   # Read request latency (cycles)
read_latency[20-39]            =       339726   # Read request latency (cycles)
read_latency[40-59]            =       129145   # Read request latency (cycles)
read_latency[60-79]            =       129745   # Read request latency (cycles)
read_latency[80-99]            =        76686   # Read request latency (cycles)
read_latency[100-119]          =        64620   # Read request latency (cycles)
read_latency[120-139]          =        58912   # Read request latency (cycles)
read_latency[140-159]          =        45901   # Read request latency (cycles)
read_latency[160-179]          =        37813   # Read request latency (cycles)
read_latency[180-199]          =        31615   # Read request latency (cycles)
read_latency[200-]             =       260171   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.84205e+06   # Write energy
read_energy                    =  4.73493e+09   # Read energy
act_energy                     =  6.33105e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =   2.5977e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.97076e+08   # Precharge standby energy rank.1
act_stb_energy.0               =   5.9023e+09   # Active standby energy rank.0
act_stb_energy.1               =   5.7238e+09   # Active standby energy rank.1
average_read_latency           =      159.564   # Average read request latency (cycles)
average_interarrival           =      8.51258   # Average request interarrival latency (cycles)
total_energy                   =  1.83575e+10   # Total energy (pJ)
average_power                  =      1835.75   # Average power (mW)
average_bandwidth              =      10.0242   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =          490   # Number of WRITE/WRITEP commands
num_reads_done                 =      1191911   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1057676   # Number of read row buffer hits
num_read_cmds                  =      1191912   # Number of READ/READP commands
num_writes_done                =          498   # Number of read requests issued
num_write_row_hits             =          399   # Number of write row buffer hits
num_act_cmds                   =       134848   # Number of ACT commands
num_pre_cmds                   =       134830   # Number of PRE commands
num_ondemand_pres              =       119546   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9336599   # Cyles of rank active rank.0
rank_active_cycles.1           =      9274693   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       663401   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       725307   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1105120   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        28402   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        14936   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         6683   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         5753   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         6524   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         3544   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1101   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          776   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          804   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        18786   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            1   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            5   # Write cmd latency (cycles)
write_latency[140-159]         =            2   # Write cmd latency (cycles)
write_latency[160-179]         =            3   # Write cmd latency (cycles)
write_latency[180-199]         =           10   # Write cmd latency (cycles)
write_latency[200-]            =          469   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            5   # Read request latency (cycles)
read_latency[20-39]            =       420598   # Read request latency (cycles)
read_latency[40-59]            =       155817   # Read request latency (cycles)
read_latency[60-79]            =       112505   # Read request latency (cycles)
read_latency[80-99]            =        71448   # Read request latency (cycles)
read_latency[100-119]          =        56607   # Read request latency (cycles)
read_latency[120-139]          =        50358   # Read request latency (cycles)
read_latency[140-159]          =        39494   # Read request latency (cycles)
read_latency[160-179]          =        31913   # Read request latency (cycles)
read_latency[180-199]          =        26919   # Read request latency (cycles)
read_latency[200-]             =       226247   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.44608e+06   # Write energy
read_energy                    =  4.80579e+09   # Read energy
act_energy                     =  3.68944e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.18432e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.48147e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.82604e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.78741e+09   # Active standby energy rank.1
average_read_latency           =      149.185   # Average read request latency (cycles)
average_interarrival           =      8.38624   # Average request interarrival latency (cycles)
total_energy                   =  1.81619e+10   # Total energy (pJ)
average_power                  =      1816.19   # Average power (mW)
average_bandwidth              =      10.1752   # Average bandwidth
