Info: Generated by version: 20.2 build 50
Info: Starting: Create simulation model
Info: qsys-generate /home/jdtarang/RISC-V/git/freedom-jdtarang/fpga-shells/intel/sgx-dev/projects/FPGAChip/rom.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/jdtarang/RISC-V/git/freedom-jdtarang/fpga-shells/intel/sgx-dev/projects/FPGAChip/rom --family="Stratix 10" --part=1SG280LU2F50E2VG
: rom.rom_1port_0: Targeting device family: Stratix 10.
: rom.rom_1port_0: In 'Mem Init' tab, the initial content of the memory must be specified for a ROM.
: rom.rom_1port_0: In 'Performance Optimization' tab, Stratix 10 does not support 'Timing/Power Optimization' feature.
Info: rom: "Transforming system: rom"
Info: rom: "Naming system components in system: rom"
Info: rom: "Processing generation queue"
Info: rom: "Generating: rom"
Info: rom: "Generating: rom_rom_1port_2010_eadblwq"
Info: rom: Done "rom" with 2 modules, 2 files
Info: Generating the following file(s) for MODELSIM simulator in /home/jdtarang/RISC-V/git/freedom-jdtarang/fpga-shells/intel/sgx-dev/projects/FPGAChip/rom/sim/ directory:
Info: 	common/modelsim_files.tcl
Info: Generating the following file(s) for VCSMX simulator in /home/jdtarang/RISC-V/git/freedom-jdtarang/fpga-shells/intel/sgx-dev/projects/FPGAChip/rom/sim/ directory:
Info: 	common/vcsmx_files.tcl
Info: Generating the following file(s) for VCS simulator in /home/jdtarang/RISC-V/git/freedom-jdtarang/fpga-shells/intel/sgx-dev/projects/FPGAChip/rom/sim/ directory:
Info: 	common/vcs_files.tcl
Info: Generating the following file(s) for RIVIERA simulator in /home/jdtarang/RISC-V/git/freedom-jdtarang/fpga-shells/intel/sgx-dev/projects/FPGAChip/rom/sim/ directory:
Info: 	common/riviera_files.tcl
Info: Generating the following file(s) for NCSIM simulator in /home/jdtarang/RISC-V/git/freedom-jdtarang/fpga-shells/intel/sgx-dev/projects/FPGAChip/rom/sim/ directory:
Info: 	common/ncsim_files.tcl
Info: Generating the following file(s) for XCELIUM simulator in /home/jdtarang/RISC-V/git/freedom-jdtarang/fpga-shells/intel/sgx-dev/projects/FPGAChip/rom/sim/ directory:
Info: 	common/xcelium_files.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/jdtarang/RISC-V/git/freedom-jdtarang/fpga-shells/intel/sgx-dev/projects/FPGAChip/rom/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --system-file=/home/jdtarang/RISC-V/git/freedom-jdtarang/fpga-shells/intel/sgx-dev/projects/FPGAChip/rom.ip --output-directory=/home/jdtarang/RISC-V/git/freedom-jdtarang/fpga-shells/intel/sgx-dev/projects/FPGAChip/rom/sim/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in /home/jdtarang/RISC-V/git/freedom-jdtarang/fpga-shells/intel/sgx-dev/projects/FPGAChip/rom/sim/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCSMX simulator in /home/jdtarang/RISC-V/git/freedom-jdtarang/fpga-shells/intel/sgx-dev/projects/FPGAChip/rom/sim/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for VCS simulator in /home/jdtarang/RISC-V/git/freedom-jdtarang/fpga-shells/intel/sgx-dev/projects/FPGAChip/rom/sim/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for RIVIERA simulator in /home/jdtarang/RISC-V/git/freedom-jdtarang/fpga-shells/intel/sgx-dev/projects/FPGAChip/rom/sim/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: Generating the following file(s) for NCSIM simulator in /home/jdtarang/RISC-V/git/freedom-jdtarang/fpga-shells/intel/sgx-dev/projects/FPGAChip/rom/sim/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	2 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for XCELIUM simulator in /home/jdtarang/RISC-V/git/freedom-jdtarang/fpga-shells/intel/sgx-dev/projects/FPGAChip/rom/sim/ directory:
Info: 	xcelium/cds.lib
Info: 	xcelium/hdl.var
Info: 	xcelium/xcelium_setup.sh
Info: 	2 .cds.lib files in xcelium/cds_libs/ directory
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/jdtarang/RISC-V/git/freedom-jdtarang/fpga-shells/intel/sgx-dev/projects/FPGAChip/rom/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/jdtarang/RISC-V/git/freedom-jdtarang/fpga-shells/intel/sgx-dev/projects/FPGAChip/rom.ip --block-symbol-file --output-directory=/home/jdtarang/RISC-V/git/freedom-jdtarang/fpga-shells/intel/sgx-dev/projects/FPGAChip/rom --family="Stratix 10" --part=1SG280LU2F50E2VG
: rom.rom_1port_0: Targeting device family: Stratix 10.
: rom.rom_1port_0: In 'Mem Init' tab, the initial content of the memory must be specified for a ROM.
: rom.rom_1port_0: In 'Performance Optimization' tab, Stratix 10 does not support 'Timing/Power Optimization' feature.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/jdtarang/RISC-V/git/freedom-jdtarang/fpga-shells/intel/sgx-dev/projects/FPGAChip/rom.ip --synthesis=VERILOG --output-directory=/home/jdtarang/RISC-V/git/freedom-jdtarang/fpga-shells/intel/sgx-dev/projects/FPGAChip/rom --family="Stratix 10" --part=1SG280LU2F50E2VG
: rom.rom_1port_0: Targeting device family: Stratix 10.
: rom.rom_1port_0: In 'Mem Init' tab, the initial content of the memory must be specified for a ROM.
: rom.rom_1port_0: In 'Performance Optimization' tab, Stratix 10 does not support 'Timing/Power Optimization' feature.
Info: rom: "Transforming system: rom"
Info: rom: "Naming system components in system: rom"
Info: rom: "Processing generation queue"
Info: rom: "Generating: rom"
Info: rom: "Generating: rom_rom_1port_2010_eadblwq"
Info: rom: Done "rom" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
