#use-added-syntax(esir)
; Include space before colon in definitions
defpackage ocdb/ck-switches/PTS-540 : 
  import core
  import collections
  import math
  import esir
  import esir/utils
  import esir/gen
  import ocdb/tests/default-harness

  import ocdb/land-patterns 
  import ocdb/symbols
  import ocdb/box-symbol
  import ocdb/pinspec
  import ocdb/bundles
  import ocdb/generator-utils
  import ocdb/generic-components

  import jitpcb/visualizer

pcb-package sw-package :
; The grid-locs function makes generating m x n grids of pads easy 
  for (l in grid-locs(2, 2, 3.1, 2.75), i in [3 4 1 2]) do :
    pad p[i] : {smd-pad(0.6, 0.65)} at l

  layer(Courtyard(Top)) = Rectangle(3.7, 3.7)
  layer(Silkscreen("f-silk", Top)) = LineRectangle(3.7, 3.7)
  ref-label()

public unique pcb-component component :
  manufacturer = "C&K Switches"
  description = "Tactile Switch"
  mpn = "PTS540-JM035-SMTR-LFS"

; Use unified generator to create pins
  port p : pin[{1 through 4}]

  symbol = {spst(2,2)}(p[1] => t[1], p[2] => t[2], p[3] => p[1], p[4] => p[2])
  package = sw-package(p[1] => p[1], p[2] => p[2], p[3] => p[3], p[4] => p[4])

public unique pcb-module module :
; Define pins or ports to externally interface with other modules
  port pwr : power
  pin button

  inst sw : {ocdb/ck-switches/PTS-540/component}
  inst r : {gen-res-cmp(1.0e6)}
  net (button, sw.p[1], sw.p[2])
  net (pwr.gnd, sw.p[3], sw.p[4])
  net (r.p[1], sw.p[1])
  net (pwr.vdd, r.p[2])
