// Seed: 2908938330
module module_0 (
    input id_0
    , id_2,
    input logic id_1
    , id_3
);
  assign id_2[1] = 1;
  logic id_4;
endmodule
`timescale 1 ps / 1 ps
