abc command read data/library/mcnc.genlib
Entered genlib library with 23 gates from file "data/library/mcnc.genlib".
abc command read_blif data/su/cla32.blif
Line 11: Skipping line ".default_input_arrival 0.00 0.00 ".
Line 12: Skipping line ".default_output_required 0.00 0.00 ".
Line 13: Skipping line ".default_input_drive 0.10 0.10 ".
Line 14: Skipping line ".default_output_load 2.00 ".
Line 15: Skipping line ".default_max_input_load 999.00 ".
abc command print_stats
[1;37mcla32                         :[0m i/o =   64/   33  lat =    0  nd =   419  edge =    952  area =958.00  delay =38.50  lev = 27
--------------- round 1 ---------------
seed = 3622368877
[1809] is replaced by [3103] with estimated error 0
error = 0
area = 928
delay = 38.5
#gates = 409
output circuit result/cla32_1_0_928_38.5.blif
time = 2579929 us
--------------- round 2 ---------------
seed = 2609829369
[2874] is replaced by [1746] with estimated error 0
error = 0
area = 918
delay = 38.5
#gates = 405
output circuit result/cla32_2_0_918_38.5.blif
time = 4781137 us
--------------- round 3 ---------------
seed = 1086958088
[141861] is replaced by n107 with estimated error 0
error = 0
area = 913
delay = 36.1
#gates = 403
output circuit result/cla32_3_0_913_36.1.blif
time = 6941036 us
--------------- round 4 ---------------
seed = 4266849465
[2636] is replaced by [2670] with estimated error 1e-05
error = 1e-05
area = 906
delay = 36.1
#gates = 400
output circuit result/cla32_4_1e-05_906_36.1.blif
time = 9066470 us
--------------- round 5 ---------------
seed = 2187443573
[1796] is replaced by [3098] with estimated error 1e-05
error = 1e-05
area = 900
delay = 31.6
#gates = 398
output circuit result/cla32_5_1e-05_900_31.6.blif
time = 11164553 us
--------------- round 6 ---------------
seed = 2832436078
[2750] is replaced by [1683] with estimated error 3e-05
error = 3e-05
area = 896
delay = 31.6
#gates = 397
output circuit result/cla32_6_3e-05_896_31.6.blif
time = 13190269 us
--------------- round 7 ---------------
seed = 611586390
n107 is replaced by [141876] with estimated error 0
error = 0
area = 891
delay = 30.1
#gates = 395
output circuit result/cla32_7_0_891_30.1.blif
time = 15202163 us
--------------- round 8 ---------------
seed = 205066300
[2641] is replaced by [2576] with estimated error 5e-05
error = 5e-05
area = 886
delay = 30.1
#gates = 393
output circuit result/cla32_8_5e-05_886_30.1.blif
time = 17154441 us
--------------- round 9 ---------------
seed = 1109069615
[1117] is replaced by [1536] with estimated error 7e-05
error = 7e-05
area = 884
delay = 30.1
#gates = 392
output circuit result/cla32_9_7e-05_884_30.1.blif
time = 19093654 us
--------------- round 10 ---------------
seed = 1588906503
[2609] is replaced by [1605] with estimated error 0.0001
error = 0.0001
area = 879
delay = 30.1
#gates = 390
output circuit result/cla32_10_0.0001_879_30.1.blif
time = 21026876 us
--------------- round 11 ---------------
seed = 1359719718
[2616] is replaced by [2521] with estimated error 7e-05
error = 7e-05
area = 873
delay = 30.1
#gates = 388
output circuit result/cla32_11_7e-05_873_30.1.blif
time = 22950266 us
--------------- round 12 ---------------
seed = 3974345372
[2863] is replaced by n267 with estimated error 0.00011
error = 0.00011
area = 870
delay = 30.1
#gates = 387
output circuit result/cla32_12_0.00011_870_30.1.blif
time = 24848388 us
--------------- round 13 ---------------
seed = 1519227420
[2759] is replaced by [1676] with estimated error 0.00021
error = 0.00021
area = 866
delay = 30.1
#gates = 385
output circuit result/cla32_13_0.00021_866_30.1.blif
time = 26716505 us
--------------- round 14 ---------------
seed = 654233536
[1105] is replaced by n273 with estimated error 0.0001
error = 0.0001
area = 863
delay = 30.1
#gates = 384
output circuit result/cla32_14_0.0001_863_30.1.blif
time = 28569708 us
--------------- round 15 ---------------
seed = 1451307688
[1552] is replaced by [2327] with estimated error 0.00012
error = 0.00012
area = 861
delay = 30.1
#gates = 383
output circuit result/cla32_15_0.00012_861_30.1.blif
time = 30416566 us
--------------- round 16 ---------------
seed = 2091084585
[2818] is replaced by one with estimated error 0.0001
error = 0.0001
area = 860
delay = 30.1
#gates = 382
output circuit result/cla32_16_0.0001_860_30.1.blif
time = 32265234 us
--------------- round 17 ---------------
seed = 1353092132
[1771] is replaced by [1781] with estimated error 0.00016
error = 0.00016
area = 859
delay = 30.1
#gates = 381
output circuit result/cla32_17_0.00016_859_30.1.blif
time = 34105034 us
--------------- round 18 ---------------
seed = 4287544769
[2660] is replaced by [2654] with estimated error 0.00014
error = 0.00014
area = 858
delay = 30.1
#gates = 380
output circuit result/cla32_18_0.00014_858_30.1.blif
time = 35947625 us
--------------- round 19 ---------------
seed = 620363904
[1651] is replaced by [1661] with estimated error 0.00016
error = 0.00016
area = 856
delay = 30.1
#gates = 379
output circuit result/cla32_19_0.00016_856_30.1.blif
time = 37759329 us
--------------- round 20 ---------------
seed = 2085255245
n279 is replaced by [141889] with estimated error 0.00049
error = 0.00049
area = 853
delay = 30.1
#gates = 378
output circuit result/cla32_20_0.00049_853_30.1.blif
time = 39546431 us
--------------- round 21 ---------------
seed = 3152862538
[1649] is replaced by [1642] with estimated error 0.00084
error = 0.00084
area = 849
delay = 30.1
#gates = 376
output circuit result/cla32_21_0.00084_849_30.1.blif
time = 41301896 us
--------------- round 22 ---------------
seed = 1473455348
[1607] is replaced by [1605] with estimated error 0.00273
error = 0.00273
area = 843
delay = 30.1
#gates = 373
output circuit result/cla32_22_0.00273_843_30.1.blif
time = 43032002 us
--------------- round 23 ---------------
seed = 3220902208
[1750] is replaced by [3087] with estimated error 0.00439
error = 0.00439
area = 836
delay = 30.1
#gates = 370
output circuit result/cla32_23_0.00439_836_30.1.blif
time = 44731242 us
--------------- round 24 ---------------
seed = 2216169791
[2482] is replaced by one with estimated error 0.00632
error = 0.00632
area = 832
delay = 30.1
#gates = 368
output circuit result/cla32_24_0.00632_832_30.1.blif
time = 46382552 us
--------------- round 25 ---------------
seed = 498799841
[2509] is replaced by one with estimated error 0.00639
error = 0.00639
area = 829
delay = 30.1
#gates = 367
output circuit result/cla32_25_0.00639_829_30.1.blif
time = 48012079 us
--------------- round 26 ---------------
seed = 60251236
[2486] is replaced by [2461] with estimated error 0.01721
error = 0.01721
area = 820
delay = 30.1
#gates = 363
output circuit result/cla32_26_0.01721_820_30.1.blif
time = 49628286 us
--------------- round 27 ---------------
seed = 1725885327
[2491] is replaced by [2463] with estimated error 0.01788
error = 0.01788
area = 816
delay = 30.1
#gates = 361
output circuit result/cla32_27_0.01788_816_30.1.blif
time = 51207812 us
--------------- round 28 ---------------
seed = 59134310
[1731] is replaced by [237] with inverter with estimated error 0.02387
error = 0.02387
area = 812
delay = 30.1
#gates = 359
output circuit result/cla32_28_0.02387_812_30.1.blif
time = 52780366 us
--------------- round 29 ---------------
seed = 2064015687
[2885] is replaced by [237] with estimated error 0.0235
error = 0.0235
area = 811
delay = 30.1
#gates = 358
output circuit result/cla32_29_0.0235_811_30.1.blif
time = 54285235 us
--------------- round 30 ---------------
seed = 3476371647
[1619] is replaced by [2511] with estimated error 0.02734
error = 0.02734
area = 809
delay = 30.1
#gates = 357
output circuit result/cla32_30_0.02734_809_30.1.blif
time = 55798005 us
--------------- round 31 ---------------
seed = 2535713345
exceed error bound
