-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2019.1.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity ptcalc_top is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    pl2ptcalc_V : IN STD_LOGIC_VECTOR (62 downto 0);
    sf2ptcalc_inn_V : IN STD_LOGIC_VECTOR (62 downto 0);
    sf2ptcalc_mid_V : IN STD_LOGIC_VECTOR (62 downto 0);
    sf2ptcalc_out_V : IN STD_LOGIC_VECTOR (62 downto 0);
    ptcalc2mtc_V : OUT STD_LOGIC_VECTOR (53 downto 0);
    ptcalc2mtc_V_ap_vld : OUT STD_LOGIC );
end;


architecture behav of ptcalc_top is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "ptcalc_top,hls_ip_2019_1_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xczu11eg-ffvf1517-3-e,HLS_INPUT_CLOCK=3.100000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=2.711598,HLS_SYN_LAT=24,HLS_SYN_TPT=4,HLS_SYN_MEM=28,HLS_SYN_DSP=42,HLS_SYN_FF=4069,HLS_SYN_LUT=4304,HLS_VERSION=2019_1_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_ST_fsm_pp0_stage3 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_3E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111110";
    constant ap_const_lv32_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100100";
    constant ap_const_lv32_38 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111000";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_29 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101001";
    constant ap_const_lv32_3D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111101";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv49_E6679 : STD_LOGIC_VECTOR (48 downto 0) := "0000000000000000000000000000011100110011001111001";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv28_0 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000000000000000000";
    constant ap_const_lv59_7FFFFFFFFFE0001 : STD_LOGIC_VECTOR (58 downto 0) := "11111111111111111111111111111111111111111100000000000000001";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv12_1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_const_lv56_111C09C : STD_LOGIC_VECTOR (55 downto 0) := "00000000000000000000000000000001000100011100000010011100";
    constant ap_const_lv46_D3E09 : STD_LOGIC_VECTOR (45 downto 0) := "0000000000000000000000000011010011111000001001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_2D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101101";
    constant ap_const_lv46_92E14 : STD_LOGIC_VECTOR (45 downto 0) := "0000000000000000000000000010010010111000010100";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_32 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110010";
    constant ap_const_lv26_5 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000000000101";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv12_A : STD_LOGIC_VECTOR (11 downto 0) := "000000001010";
    constant ap_const_lv12_11 : STD_LOGIC_VECTOR (11 downto 0) := "000000010001";
    constant ap_const_lv12_12 : STD_LOGIC_VECTOR (11 downto 0) := "000000010010";
    constant ap_const_lv12_13 : STD_LOGIC_VECTOR (11 downto 0) := "000000010011";
    constant ap_const_lv12_1A : STD_LOGIC_VECTOR (11 downto 0) := "000000011010";
    constant ap_const_lv12_1B : STD_LOGIC_VECTOR (11 downto 0) := "000000011011";
    constant ap_const_lv12_23 : STD_LOGIC_VECTOR (11 downto 0) := "000000100011";
    constant ap_const_lv12_24 : STD_LOGIC_VECTOR (11 downto 0) := "000000100100";
    constant ap_const_lv12_25 : STD_LOGIC_VECTOR (11 downto 0) := "000000100101";
    constant ap_const_lv12_2C : STD_LOGIC_VECTOR (11 downto 0) := "000000101100";
    constant ap_const_lv12_2D : STD_LOGIC_VECTOR (11 downto 0) := "000000101101";
    constant ap_const_lv12_2E : STD_LOGIC_VECTOR (11 downto 0) := "000000101110";
    constant ap_const_lv12_35 : STD_LOGIC_VECTOR (11 downto 0) := "000000110101";
    constant ap_const_lv12_36 : STD_LOGIC_VECTOR (11 downto 0) := "000000110110";
    constant ap_const_lv12_4A : STD_LOGIC_VECTOR (11 downto 0) := "000001001010";
    constant ap_const_lv12_52 : STD_LOGIC_VECTOR (11 downto 0) := "000001010010";
    constant ap_const_lv12_89 : STD_LOGIC_VECTOR (11 downto 0) := "000010001001";
    constant ap_const_lv12_8A : STD_LOGIC_VECTOR (11 downto 0) := "000010001010";
    constant ap_const_lv12_91 : STD_LOGIC_VECTOR (11 downto 0) := "000010010001";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv12_92 : STD_LOGIC_VECTOR (11 downto 0) := "000010010010";
    constant ap_const_lv12_93 : STD_LOGIC_VECTOR (11 downto 0) := "000010010011";
    constant ap_const_lv12_D2 : STD_LOGIC_VECTOR (11 downto 0) := "000011010010";
    constant ap_const_lv12_D3 : STD_LOGIC_VECTOR (11 downto 0) := "000011010011";
    constant ap_const_lv4_9 : STD_LOGIC_VECTOR (3 downto 0) := "1001";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv12_DA : STD_LOGIC_VECTOR (11 downto 0) := "000011011010";
    constant ap_const_lv12_DB : STD_LOGIC_VECTOR (11 downto 0) := "000011011011";
    constant ap_const_lv26_0 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000000000000";
    constant ap_const_lv15_465 : STD_LOGIC_VECTOR (14 downto 0) := "000010001100101";
    constant ap_const_lv4_7 : STD_LOGIC_VECTOR (3 downto 0) := "0111";
    constant ap_const_lv4_A : STD_LOGIC_VECTOR (3 downto 0) := "1010";
    constant ap_const_lv4_C : STD_LOGIC_VECTOR (3 downto 0) := "1100";
    constant ap_const_lv4_B : STD_LOGIC_VECTOR (3 downto 0) := "1011";
    constant ap_const_lv4_E : STD_LOGIC_VECTOR (3 downto 0) := "1110";
    constant ap_const_lv4_D : STD_LOGIC_VECTOR (3 downto 0) := "1101";
    constant ap_const_lv15_25 : STD_LOGIC_VECTOR (14 downto 0) := "000000000100101";
    constant ap_const_lv12_DC : STD_LOGIC_VECTOR (11 downto 0) := "000011011100";
    constant ap_const_lv12_11B : STD_LOGIC_VECTOR (11 downto 0) := "000100011011";
    constant ap_const_lv12_11C : STD_LOGIC_VECTOR (11 downto 0) := "000100011100";
    constant ap_const_lv12_124 : STD_LOGIC_VECTOR (11 downto 0) := "000100100100";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv12_125 : STD_LOGIC_VECTOR (11 downto 0) := "000100100101";
    constant ap_const_lv12_12D : STD_LOGIC_VECTOR (11 downto 0) := "000100101101";
    constant ap_const_lv5_11 : STD_LOGIC_VECTOR (4 downto 0) := "10001";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv12_164 : STD_LOGIC_VECTOR (11 downto 0) := "000101100100";
    constant ap_const_lv12_165 : STD_LOGIC_VECTOR (11 downto 0) := "000101100101";
    constant ap_const_lv5_13 : STD_LOGIC_VECTOR (4 downto 0) := "10011";
    constant ap_const_lv5_12 : STD_LOGIC_VECTOR (4 downto 0) := "10010";
    constant ap_const_lv12_16C : STD_LOGIC_VECTOR (11 downto 0) := "000101101100";
    constant ap_const_lv12_16D : STD_LOGIC_VECTOR (11 downto 0) := "000101101101";
    constant ap_const_lv5_15 : STD_LOGIC_VECTOR (4 downto 0) := "10101";
    constant ap_const_lv5_14 : STD_LOGIC_VECTOR (4 downto 0) := "10100";
    constant ap_const_lv12_16E : STD_LOGIC_VECTOR (11 downto 0) := "000101101110";
    constant ap_const_lv12_175 : STD_LOGIC_VECTOR (11 downto 0) := "000101110101";
    constant ap_const_lv5_17 : STD_LOGIC_VECTOR (4 downto 0) := "10111";
    constant ap_const_lv5_16 : STD_LOGIC_VECTOR (4 downto 0) := "10110";
    constant ap_const_lv12_176 : STD_LOGIC_VECTOR (11 downto 0) := "000101110110";
    constant ap_const_lv12_1A5 : STD_LOGIC_VECTOR (11 downto 0) := "000110100101";
    constant ap_const_lv5_19 : STD_LOGIC_VECTOR (4 downto 0) := "11001";
    constant ap_const_lv5_18 : STD_LOGIC_VECTOR (4 downto 0) := "11000";
    constant ap_const_lv12_1AD : STD_LOGIC_VECTOR (11 downto 0) := "000110101101";
    constant ap_const_lv12_1AE : STD_LOGIC_VECTOR (11 downto 0) := "000110101110";
    constant ap_const_lv12_1B5 : STD_LOGIC_VECTOR (11 downto 0) := "000110110101";
    constant ap_const_lv12_1B6 : STD_LOGIC_VECTOR (11 downto 0) := "000110110110";
    constant ap_const_lv12_9 : STD_LOGIC_VECTOR (11 downto 0) := "000000001001";
    constant ap_const_lv12_1C : STD_LOGIC_VECTOR (11 downto 0) := "000000011100";
    constant ap_const_lv5_1B : STD_LOGIC_VECTOR (4 downto 0) := "11011";
    constant ap_const_lv5_1A : STD_LOGIC_VECTOR (4 downto 0) := "11010";
    constant ap_const_lv5_1D : STD_LOGIC_VECTOR (4 downto 0) := "11101";
    constant ap_const_lv5_1C : STD_LOGIC_VECTOR (4 downto 0) := "11100";
    constant ap_const_lv5_1E : STD_LOGIC_VECTOR (4 downto 0) := "11110";
    constant ap_const_lv6_20 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_lv6_1F : STD_LOGIC_VECTOR (5 downto 0) := "011111";
    constant ap_const_lv6_22 : STD_LOGIC_VECTOR (5 downto 0) := "100010";
    constant ap_const_lv6_21 : STD_LOGIC_VECTOR (5 downto 0) := "100001";
    constant ap_const_lv6_24 : STD_LOGIC_VECTOR (5 downto 0) := "100100";
    constant ap_const_lv6_23 : STD_LOGIC_VECTOR (5 downto 0) := "100011";
    constant ap_const_lv6_26 : STD_LOGIC_VECTOR (5 downto 0) := "100110";
    constant ap_const_lv6_25 : STD_LOGIC_VECTOR (5 downto 0) := "100101";
    constant ap_const_lv6_28 : STD_LOGIC_VECTOR (5 downto 0) := "101000";
    constant ap_const_lv6_27 : STD_LOGIC_VECTOR (5 downto 0) := "100111";
    constant ap_const_lv6_2A : STD_LOGIC_VECTOR (5 downto 0) := "101010";
    constant ap_const_lv6_29 : STD_LOGIC_VECTOR (5 downto 0) := "101001";
    constant ap_const_lv15_65 : STD_LOGIC_VECTOR (14 downto 0) := "000000001100101";
    constant ap_const_lv14_0 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000000";
    constant ap_const_lv38_3FFFFFFFF9 : STD_LOGIC_VECTOR (37 downto 0) := "11111111111111111111111111111111111001";
    constant ap_const_lv38_3FFFFFFC01 : STD_LOGIC_VECTOR (37 downto 0) := "11111111111111111111111111110000000001";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv13_3 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000011";
    constant ap_const_lv13_5 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000101";
    constant ap_const_lv13_2 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000010";
    constant ap_const_lv25_0 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000000000000000";
    constant ap_const_lv141_lc_1 : STD_LOGIC_VECTOR (140 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000010110110110111001010011100110001000111101001110101011001000011011011111";
    constant ap_const_lv22_0 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000000000";
    constant ap_const_lv32_2A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101010";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv13_4 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000100";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_2B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101011";
    constant ap_const_lv32_6E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101110";
    constant ap_const_lv32_79 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111001";
    constant ap_const_lv8_3 : STD_LOGIC_VECTOR (7 downto 0) := "00000011";
    constant ap_const_lv8_2 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_const_lv29_0 : STD_LOGIC_VECTOR (28 downto 0) := "00000000000000000000000000000";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv22_20C4 : STD_LOGIC_VECTOR (21 downto 0) := "0000000010000011000100";

    signal pl2ptcalc_V_0_data_reg : STD_LOGIC_VECTOR (62 downto 0) := "000000000000000000000000000000000000000000000000000000000000000";
    signal pl2ptcalc_V_0_vld_reg : STD_LOGIC := '0';
    signal pl2ptcalc_V_0_ack_out : STD_LOGIC;
    signal sf2ptcalc_inn_V_0_data_reg : STD_LOGIC_VECTOR (62 downto 0) := "000000000000000000000000000000000000000000000000000000000000000";
    signal sf2ptcalc_inn_V_0_vld_reg : STD_LOGIC := '0';
    signal sf2ptcalc_inn_V_0_ack_out : STD_LOGIC;
    signal sf2ptcalc_mid_V_0_data_reg : STD_LOGIC_VECTOR (62 downto 0) := "000000000000000000000000000000000000000000000000000000000000000";
    signal sf2ptcalc_mid_V_0_vld_reg : STD_LOGIC := '0';
    signal sf2ptcalc_mid_V_0_ack_out : STD_LOGIC;
    signal sf2ptcalc_out_V_0_data_reg : STD_LOGIC_VECTOR (62 downto 0) := "000000000000000000000000000000000000000000000000000000000000000";
    signal sf2ptcalc_out_V_0_vld_reg : STD_LOGIC := '0';
    signal sf2ptcalc_out_V_0_ack_out : STD_LOGIC;
    signal ptcalc2mtc_V_1_data_reg : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000000000000000000000000000000000000000000";
    signal ptcalc2mtc_V_1_data_in : STD_LOGIC_VECTOR (53 downto 0);
    signal ptcalc2mtc_V_1_vld_reg : STD_LOGIC := '0';
    signal ptcalc2mtc_V_1_vld_in : STD_LOGIC;
    signal rsp_table_V_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal rsp_table_V_ce0 : STD_LOGIC;
    signal rsp_table_V_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal eta_table_V_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal eta_table_V_ce0 : STD_LOGIC;
    signal eta_table_V_q0 : STD_LOGIC_VECTOR (16 downto 0);
    signal params_a_2s_table_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal params_a_2s_table_V_ce0 : STD_LOGIC;
    signal params_a_2s_table_V_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal params_p_2s_table_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal params_p_2s_table_V_ce0 : STD_LOGIC;
    signal params_p_2s_table_V_q0 : STD_LOGIC_VECTOR (20 downto 0);
    signal params_p_2s_table_V_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal params_p_2s_table_V_ce1 : STD_LOGIC;
    signal params_p_2s_table_V_q1 : STD_LOGIC_VECTOR (20 downto 0);
    signal params_e_2s_table_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal params_e_2s_table_V_ce0 : STD_LOGIC;
    signal params_e_2s_table_V_q0 : STD_LOGIC_VECTOR (22 downto 0);
    signal params_a_3s_table_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal params_a_3s_table_V_ce0 : STD_LOGIC;
    signal params_a_3s_table_V_q0 : STD_LOGIC_VECTOR (25 downto 0);
    signal params_p_3s_table_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal params_p_3s_table_V_ce0 : STD_LOGIC;
    signal params_p_3s_table_V_q0 : STD_LOGIC_VECTOR (20 downto 0);
    signal params_p_3s_table_V_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal params_p_3s_table_V_ce1 : STD_LOGIC;
    signal params_p_3s_table_V_q1 : STD_LOGIC_VECTOR (20 downto 0);
    signal params_e_3s_table_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal params_e_3s_table_V_ce0 : STD_LOGIC;
    signal params_e_3s_table_V_q0 : STD_LOGIC_VECTOR (20 downto 0);
    signal inv_table_2_V_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal inv_table_2_V_ce0 : STD_LOGIC;
    signal inv_table_2_V_q0 : STD_LOGIC_VECTOR (29 downto 0);
    signal inv_table_V_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal inv_table_V_ce0 : STD_LOGIC;
    signal inv_table_V_q0 : STD_LOGIC_VECTOR (22 downto 0);
    signal empty_36_reg_815 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_25_reg_833 : STD_LOGIC_VECTOR (25 downto 0);
    signal p_Val2_26_reg_851 : STD_LOGIC_VECTOR (27 downto 0);
    signal do_2s_assign_reg_886 : STD_LOGIC_VECTOR (0 downto 0);
    signal do_2s_assign_reg_886_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_state2_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_state6_pp0_stage1_iter1 : BOOLEAN;
    signal ap_block_state10_pp0_stage1_iter2 : BOOLEAN;
    signal ap_block_state14_pp0_stage1_iter3 : BOOLEAN;
    signal ap_block_state18_pp0_stage1_iter4 : BOOLEAN;
    signal ap_block_state22_pp0_stage1_iter5 : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal do_2s_assign_reg_886_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal do_2s_assign_reg_886_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal reg_978 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_V_fu_990_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_3_fu_1222_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_98_fu_1246_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal reg_978_pp0_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal reg_982 : STD_LOGIC_VECTOR (4 downto 0);
    signal reg_982_pp0_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal reg_986 : STD_LOGIC_VECTOR (4 downto 0);
    signal reg_986_pp0_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_V_reg_3684 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_V_reg_3684_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_V_reg_3684_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_V_reg_3684_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_V_reg_3684_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_V_reg_3684_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_V_1_fu_998_p4 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp_V_1_reg_3689 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp_V_1_reg_3689_pp0_iter1_reg : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp_V_1_reg_3689_pp0_iter2_reg : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp_V_1_reg_3689_pp0_iter3_reg : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp_V_1_reg_3689_pp0_iter4_reg : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp_V_1_reg_3689_pp0_iter5_reg : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp_V_2_reg_3697 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_V_2_reg_3697_pp0_iter1_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_V_2_reg_3697_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_V_3_reg_3702 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_V_3_reg_3702_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_V_3_reg_3702_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_V_3_reg_3702_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_s_fu_1114_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal p_Val2_s_reg_3707 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp_8_reg_3715 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_7_reg_3720 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_7_reg_3720_pp0_iter1_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_12_reg_3725 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_12_reg_3725_pp0_iter1_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_14_reg_3730 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_14_reg_3730_pp0_iter1_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal ret_V_3_reg_3735 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_3_reg_3735_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_3_reg_3735_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_3_reg_3735_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_3_reg_3735_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_3_reg_3735_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Repl2_s_fu_1228_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Repl2_s_reg_3740 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Repl2_s_reg_3740_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Repl2_s_reg_3740_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Repl2_s_reg_3740_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Repl2_s_reg_3740_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Repl2_s_reg_3740_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal data_valid_mid_V_fu_1234_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal data_valid_mid_V_reg_3746 : STD_LOGIC_VECTOR (0 downto 0);
    signal data_valid_mid_V_reg_3746_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal data_valid_mid_V_reg_3746_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal data_valid_mid_V_reg_3746_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal data_valid_mid_V_reg_3746_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal data_valid_mid_V_reg_3746_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Repl2_16_fu_1240_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Repl2_16_reg_3752 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Repl2_16_reg_3752_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Repl2_16_reg_3752_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Repl2_16_reg_3752_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Repl2_16_reg_3752_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Repl2_16_reg_3752_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_98_reg_3758 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_Result_98_reg_3758_pp0_iter1_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal p_Result_98_reg_3758_pp0_iter2_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal p_Result_98_reg_3758_pp0_iter3_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal p_Result_98_reg_3758_pp0_iter4_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal p_Result_98_reg_3758_pp0_iter5_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln647_6_fu_1256_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln647_6_reg_3762 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln647_6_reg_3762_pp0_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln647_7_fu_1260_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln647_7_reg_3767 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln647_7_reg_3767_pp0_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln647_8_fu_1264_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln647_8_reg_3772 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln647_8_reg_3772_pp0_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal sub_ln731_fu_1268_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal sub_ln731_reg_3777 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln647_4_fu_1274_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln647_4_reg_3782 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln647_4_reg_3782_pp0_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln647_5_fu_1278_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln647_5_reg_3787 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln647_5_reg_3787_pp0_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln647_2_fu_1282_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln647_2_reg_3792 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln647_2_reg_3792_pp0_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln647_3_fu_1286_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln647_3_reg_3797 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln647_3_reg_3797_pp0_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln647_fu_1290_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln647_reg_3802 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln647_reg_3802_pp0_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln647_1_fu_1294_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln647_1_reg_3807 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln647_1_reg_3807_pp0_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_block_state3_pp0_stage2_iter0 : BOOLEAN;
    signal ap_block_state7_pp0_stage2_iter1 : BOOLEAN;
    signal ap_block_state11_pp0_stage2_iter2 : BOOLEAN;
    signal ap_block_state15_pp0_stage2_iter3 : BOOLEAN;
    signal ap_block_state19_pp0_stage2_iter4 : BOOLEAN;
    signal ap_block_state23_pp0_stage2_iter5 : BOOLEAN;
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal p_Result_108_reg_3817 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage3 : signal is "none";
    signal ap_block_state4_pp0_stage3_iter0 : BOOLEAN;
    signal ap_block_state8_pp0_stage3_iter1 : BOOLEAN;
    signal ap_block_state12_pp0_stage3_iter2 : BOOLEAN;
    signal ap_block_state16_pp0_stage3_iter3 : BOOLEAN;
    signal ap_block_state20_pp0_stage3_iter4 : BOOLEAN;
    signal ap_block_state24_pp0_stage3_iter5 : BOOLEAN;
    signal ap_block_pp0_stage3_11001 : BOOLEAN;
    signal p_Result_50_reg_3824 : STD_LOGIC_VECTOR (0 downto 0);
    signal ibin_V_fu_1410_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal ibin_V_reg_3829 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state21_pp0_stage0_iter5 : BOOLEAN;
    signal ptcalc2mtc_V_1_state : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_block_state25_pp0_stage0_iter6 : BOOLEAN;
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal sub_ln703_3_fu_1434_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal sub_ln703_3_reg_3839 : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_fu_1421_p2 : STD_LOGIC_VECTOR (55 downto 0);
    signal ret_V_45_reg_3849 : STD_LOGIC_VECTOR (55 downto 0);
    signal tmp_18_reg_3854 : STD_LOGIC_VECTOR (27 downto 0);
    signal tmp_17_reg_3859 : STD_LOGIC_VECTOR (27 downto 0);
    signal tmp_16_reg_3864 : STD_LOGIC_VECTOR (27 downto 0);
    signal tmp_15_reg_3869 : STD_LOGIC_VECTOR (27 downto 0);
    signal p_Val2_70_reg_3874 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_24_fu_1534_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal p_Val2_24_reg_3879 : STD_LOGIC_VECTOR (25 downto 0);
    signal ret_V_46_fu_3666_p2 : STD_LOGIC_VECTOR (40 downto 0);
    signal ret_V_46_reg_3884 : STD_LOGIC_VECTOR (40 downto 0);
    signal p_Result_104_fu_1573_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Result_105_fu_1585_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal deflection_V_2_fu_1613_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal p_Result_102_fu_1623_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Result_103_fu_1635_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal deflection_V_1_fu_1663_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal p_Result_100_fu_1673_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Result_101_fu_1685_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal deflection_V_fu_1713_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal p_Result_107_fu_1725_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln879_4_fu_1745_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_4_reg_3939 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_5_fu_1751_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_5_reg_3945 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_6_fu_1757_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_6_reg_3953 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_7_fu_1763_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_7_reg_3958 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_9_fu_1769_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_9_reg_3966 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_11_fu_1775_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_11_reg_3971 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_13_fu_1781_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_13_reg_3979 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_15_fu_1787_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_15_reg_3984 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_17_fu_1793_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_17_reg_3993 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_19_fu_1799_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_19_reg_4000 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_21_fu_1805_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_21_reg_4007 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_23_fu_1811_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_23_reg_4012 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_25_fu_1817_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_25_reg_4020 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_27_fu_1823_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_27_reg_4025 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln123_1_fu_1975_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln123_1_reg_4033 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln879_26_fu_1983_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_26_reg_4038 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_28_fu_1989_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_28_reg_4043 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_78_reg_4049 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_78_reg_4049_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_78_reg_4049_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_78_reg_4049_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln703_fu_2003_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal sub_ln703_reg_4055 : STD_LOGIC_VECTOR (25 downto 0);
    signal icmp_ln879_3_fu_2009_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_3_reg_4060 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln139_1_fu_2409_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln139_1_reg_4065 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln879_45_fu_2417_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_45_reg_4070 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_46_fu_2423_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_46_reg_4075 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_47_fu_2429_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_47_reg_4081 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_48_fu_2435_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_48_reg_4086 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln879_1_fu_2715_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln879_1_reg_4092 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln879_2_fu_2933_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln879_2_reg_4107 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln879_2_reg_4107_pp0_iter3_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal index_a_V_fu_2940_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal index_a_V_reg_4112 : STD_LOGIC_VECTOR (6 downto 0);
    signal sext_ln214_fu_2970_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln214_reg_4117 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln214_reg_4117_pp0_iter3_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_72_fu_2996_p3 : STD_LOGIC_VECTOR (29 downto 0);
    signal p_Val2_72_reg_4143 : STD_LOGIC_VECTOR (29 downto 0);
    signal zext_ln215_1_fu_3019_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln215_1_reg_4153 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln215_1_reg_4153_pp0_iter3_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal p_Val2_73_fu_3046_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal p_Val2_73_reg_4184 : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_fu_962_p3 : STD_LOGIC_VECTOR (20 downto 0);
    signal empty_39_reg_4189 : STD_LOGIC_VECTOR (20 downto 0);
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal params_a_2s_table_V_3_reg_4194 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal params_a_3s_table_V_3_reg_4204 : STD_LOGIC_VECTOR (25 downto 0);
    signal empty_40_reg_4224 : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_fu_970_p3 : STD_LOGIC_VECTOR (20 downto 0);
    signal empty_41_reg_4229 : STD_LOGIC_VECTOR (20 downto 0);
    signal mul_ln703_fu_3672_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal mul_ln703_reg_4234 : STD_LOGIC_VECTOR (21 downto 0);
    signal params_p_2s_table_V_5_reg_4245 : STD_LOGIC_VECTOR (20 downto 0);
    signal params_p_3s_table_V_5_reg_4250 : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_fu_3071_p2 : STD_LOGIC_VECTOR (54 downto 0);
    signal ret_V_47_reg_4255 : STD_LOGIC_VECTOR (54 downto 0);
    signal phimod_V_2_fu_3103_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal phimod_V_2_reg_4260 : STD_LOGIC_VECTOR (21 downto 0);
    signal p_Val2_50_reg_4266 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_Val2_50_reg_4266_pp0_iter4_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal index_e_V_fu_3156_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal index_e_V_reg_4272 : STD_LOGIC_VECTOR (7 downto 0);
    signal index_e_V_reg_4272_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal ret_V_50_fu_3190_p2 : STD_LOGIC_VECTOR (45 downto 0);
    signal ret_V_50_reg_4289 : STD_LOGIC_VECTOR (45 downto 0);
    signal ret_V_51_fu_3199_p2 : STD_LOGIC_VECTOR (45 downto 0);
    signal ret_V_51_reg_4294 : STD_LOGIC_VECTOR (45 downto 0);
    signal tmp_11_reg_4299 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln1352_3_fu_3215_p1 : STD_LOGIC_VECTOR (43 downto 0);
    signal p_Val2_74_fu_3258_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal p_Val2_74_reg_4320 : STD_LOGIC_VECTOR (27 downto 0);
    signal tmp_33_reg_4325 : STD_LOGIC_VECTOR (22 downto 0);
    signal empty_42_fu_3274_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal empty_42_reg_4330 : STD_LOGIC_VECTOR (22 downto 0);
    signal ibin_V_1_reg_4335 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_75_fu_3313_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal p_Val2_75_reg_4340 : STD_LOGIC_VECTOR (27 downto 0);
    signal p_Result_114_reg_4380 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_Val2_62_reg_4395 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Val2_60_fu_3406_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_Val2_60_reg_4400 : STD_LOGIC_VECTOR (24 downto 0);
    signal empty_43_fu_3412_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal empty_43_reg_4406 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_20_reg_4411 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Result_96_fu_3430_p4 : STD_LOGIC_VECTOR (53 downto 0);
    signal ret_V_55_fu_3456_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal ret_V_55_reg_4431 : STD_LOGIC_VECTOR (47 downto 0);
    signal ret_V_56_fu_3465_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal ret_V_56_reg_4436 : STD_LOGIC_VECTOR (47 downto 0);
    signal p_Result_97_fu_3471_p4 : STD_LOGIC_VECTOR (53 downto 0);
    signal p_Val2_76_fu_3510_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal p_Val2_76_reg_4456 : STD_LOGIC_VECTOR (27 downto 0);
    signal p_Result_99_fu_3516_p7 : STD_LOGIC_VECTOR (53 downto 0);
    signal ret_V_57_fu_3678_p2 : STD_LOGIC_VECTOR (44 downto 0);
    signal ret_V_57_reg_4466 : STD_LOGIC_VECTOR (44 downto 0);
    signal add_ln703_fu_3560_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln703_reg_4471 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_Result_23_fu_3646_p11 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage3_subdone : BOOLEAN;
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_phi_mux_empty_36_phi_fu_819_p10 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Result_106_fu_1717_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_empty_36_reg_815 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_phi_reg_pp0_iter1_empty_36_reg_815 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_p_Val2_25_phi_fu_837_p10 : STD_LOGIC_VECTOR (25 downto 0);
    signal ap_phi_reg_pp0_iter2_p_Val2_25_reg_833 : STD_LOGIC_VECTOR (25 downto 0);
    signal ap_phi_reg_pp0_iter0_p_Val2_25_reg_833 : STD_LOGIC_VECTOR (25 downto 0);
    signal ap_phi_reg_pp0_iter1_p_Val2_25_reg_833 : STD_LOGIC_VECTOR (25 downto 0);
    signal ap_phi_reg_pp0_iter0_p_Val2_26_reg_851 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter1_p_Val2_26_reg_851 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter2_p_Val2_26_reg_851 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter1_empty_reg_869 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_phi_reg_pp0_iter2_empty_reg_869 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_phi_reg_pp0_iter1_do_2s_assign_reg_886 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter2_do_2s_assign_reg_886 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_p_Val2_71_reg_909 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter2_p_Val2_71_reg_909 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter3_p_Val2_71_reg_909 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter4_p_Val2_71_reg_909 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter5_p_Val2_71_reg_909 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln544_fu_1439_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal zext_ln544_14_fu_2815_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln544_15_fu_2876_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln544_2_fu_2974_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage2 : BOOLEAN;
    signal zext_ln544_5_fu_2986_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln544_3_fu_3013_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage3 : BOOLEAN;
    signal zext_ln544_7_fu_3028_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln544_9_fu_3040_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln544_6_fu_3059_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln544_11_fu_3169_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln544_8_fu_3229_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln544_1_fu_3331_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln544_4_fu_3335_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln544_13_fu_3345_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln544_12_fu_3444_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln544_10_fu_3480_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal ap_block_pp0_stage1_01001 : BOOLEAN;
    signal ap_block_pp0_stage2_01001 : BOOLEAN;
    signal ap_block_pp0_stage3_01001 : BOOLEAN;
    signal grp_fu_970_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_fu_1104_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_9_fu_1132_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_V_7_fu_1050_p4 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp_V_4_fu_1026_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_fu_1180_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_V_8_fu_1060_p4 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp_V_5_fu_1034_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_1_fu_1192_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_V_9_fu_1070_p4 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp_V_6_fu_1042_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_2_fu_1204_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal data_valid_out_V_1_fu_1210_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal data_valid_inn_V_1_fu_1186_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln144_fu_1216_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal data_valid_mid_V_2_fu_1198_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_V_10_fu_1080_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_V_11_fu_1088_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_V_12_fu_1096_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal z_out_V_fu_1142_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal p_Val2_69_fu_1298_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_1309_p0 : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_fu_1309_p2 : STD_LOGIC_VECTOR (48 downto 0);
    signal xs_V_1_fu_1333_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal p_Result_109_fu_1338_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal p_Val2_20_fu_1348_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal t_V_fu_1354_p3 : STD_LOGIC_VECTOR (58 downto 0);
    signal trunc_ln851_fu_1368_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_12_fu_1372_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal trunc_ln_fu_1386_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln851_fu_1380_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln851_fu_1396_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Result_51_fu_1362_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln851_fu_1402_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_1421_p0 : STD_LOGIC_VECTOR (25 downto 0);
    signal p_Val2_15_fu_1427_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal mul_ln1352_6_fu_1446_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal mul_ln1352_6_fu_1446_p2 : STD_LOGIC_VECTOR (45 downto 0);
    signal mul_ln1352_2_fu_1466_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal mul_ln1352_2_fu_1466_p2 : STD_LOGIC_VECTOR (45 downto 0);
    signal mul_ln1352_1_fu_1485_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal mul_ln1352_1_fu_1485_p2 : STD_LOGIC_VECTOR (45 downto 0);
    signal mul_ln1352_fu_1504_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal mul_ln1352_fu_1504_p2 : STD_LOGIC_VECTOR (45 downto 0);
    signal p_Result_110_fu_1520_p4 : STD_LOGIC_VECTOR (25 downto 0);
    signal shl_ln703_fu_1529_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp_4_fu_1567_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_5_fu_1577_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal theta_out_V_fu_1554_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal theta_mid_V_fu_1547_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal zext_ln700_2_fu_1589_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal zext_ln1193_2_fu_1593_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal ret_V_43_fu_1597_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal trunc_ln708_3_fu_1603_p4 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_2_fu_1617_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_3_fu_1627_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal theta_inn_V_fu_1540_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal zext_ln700_1_fu_1639_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal zext_ln1193_1_fu_1643_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal ret_V_42_fu_1647_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal trunc_ln708_2_fu_1653_p4 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_fu_1667_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1_fu_1677_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln700_fu_1689_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal zext_ln1193_fu_1693_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal ret_V_41_fu_1697_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal trunc_ln708_1_fu_1703_p4 : STD_LOGIC_VECTOR (18 downto 0);
    signal icmp_ln879_8_fu_1829_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_12_fu_1845_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_10_fu_1839_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln117_fu_1859_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln117_fu_1851_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln879_1_fu_1835_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln117_1_fu_1865_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln879_16_fu_1883_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_14_fu_1877_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln119_fu_1897_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln119_fu_1889_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln117_fu_1873_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln879_20_fu_1917_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_18_fu_1911_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln121_fu_1931_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln121_fu_1923_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln119_1_fu_1903_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln121_1_fu_1937_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln879_24_fu_1955_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_22_fu_1949_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln123_fu_1969_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln123_fu_1961_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln121_fu_1945_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln879_fu_2015_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln57_fu_2018_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal or_ln59_fu_2036_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln59_fu_2029_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln57_fu_2025_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal or_ln61_fu_2055_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln61_fu_2048_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln59_1_fu_2040_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln61_1_fu_2059_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal or_ln63_fu_2078_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln63_fu_2071_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln61_fu_2067_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal or_ln65_fu_2097_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_fu_2090_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln63_1_fu_2082_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal or_ln67_fu_2116_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln67_fu_2109_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln65_1_fu_2101_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal or_ln69_fu_2135_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln69_fu_2128_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln67_1_fu_2120_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln69_1_fu_2139_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal or_ln125_fu_2164_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln125_fu_2157_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln879_31_fu_2181_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_30_fu_2175_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln127_fu_2195_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln127_fu_2187_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln125_1_fu_2168_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln879_33_fu_2215_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_32_fu_2209_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln129_fu_2229_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln129_fu_2221_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln127_1_fu_2201_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln129_1_fu_2235_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln879_35_fu_2253_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_34_fu_2247_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln131_fu_2267_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln131_fu_2259_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln129_fu_2243_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln879_37_fu_2287_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_36_fu_2281_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln133_fu_2301_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln133_fu_2293_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln131_1_fu_2273_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln879_40_fu_2321_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_39_fu_2315_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln135_fu_2335_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln135_fu_2327_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln133_1_fu_2307_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln879_42_fu_2355_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_41_fu_2349_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln137_fu_2369_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln137_fu_2361_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln135_1_fu_2341_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln879_44_fu_2389_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_43_fu_2383_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln139_fu_2403_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln139_fu_2395_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln137_1_fu_2375_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln879_38_fu_2441_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln72_fu_2447_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal or_ln74_fu_2466_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln74_fu_2459_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln72_fu_2455_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln76_fu_2478_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln74_1_fu_2470_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln78_fu_2493_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln76_1_fu_2485_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln879_49_fu_2508_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln80_fu_2521_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln80_fu_2514_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln78_1_fu_2500_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln82_fu_2534_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln80_1_fu_2526_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln84_fu_2549_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln82_1_fu_2541_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln86_fu_2564_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln84_1_fu_2556_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln879_29_fu_2151_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln86_1_fu_2571_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln69_fu_2147_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln879_fu_2579_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln89_fu_2591_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln91_fu_2603_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln89_fu_2599_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln93_fu_2618_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln91_1_fu_2610_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal or_ln95_fu_2641_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln95_fu_2633_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln93_1_fu_2625_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal or_ln97_fu_2661_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln97_fu_2654_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln95_1_fu_2646_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln99_fu_2673_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln97_1_fu_2665_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln101_fu_2688_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln99_1_fu_2680_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln879_50_fu_2703_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln879_fu_2709_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln879_2_fu_2587_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln101_1_fu_2695_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_Val2_29_fu_2723_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln1_fu_2729_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_19_fu_2739_p3 : STD_LOGIC_VECTOR (37 downto 0);
    signal tmp_s_fu_2759_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_Result_15_fu_2769_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln851_2_fu_2783_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln851_1_fu_2777_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln851_1_fu_2793_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Result_s_37_fu_2747_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln851_1_fu_2799_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal ibin_V_2_fu_2807_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_10_fu_2820_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Result_16_fu_2830_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln851_3_fu_2844_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln851_2_fu_2838_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln851_2_fu_2854_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Result_60_fu_2753_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln851_2_fu_2860_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal ibin_V_3_fu_2868_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln141_fu_2888_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln141_fu_2881_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal or_ln143_fu_2906_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln143_fu_2899_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln141_1_fu_2892_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln143_1_fu_2910_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal sel_tmp5_fu_2922_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln879_1_fu_2928_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln143_fu_2918_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal shl_ln1_fu_2952_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln214_1_fu_2960_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln214_fu_2948_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal index_p_V_fu_2964_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal ret_V_29_fu_2980_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln27_fu_2992_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal ret_V_28_fu_3008_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ret_V_31_fu_3022_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal ret_V_33_fu_3034_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln203_fu_3004_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal ret_V_30_fu_3054_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_3071_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal tmp_31_fu_3080_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal grp_fu_3092_p0 : STD_LOGIC_VECTOR (71 downto 0);
    signal grp_fu_3092_p1 : STD_LOGIC_VECTOR (52 downto 0);
    signal phimod_V_fu_3098_p2 : STD_LOGIC_VECTOR (21 downto 0);
    attribute use_dsp48 : string;
    attribute use_dsp48 of phimod_V_fu_3098_p2 : signal is "no";
    signal sext_ln728_fu_3118_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal trunc_ln728_fu_3121_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal empty_38_fu_3124_p3 : STD_LOGIC_VECTOR (24 downto 0);
    signal zext_ln703_6_cast_fu_3109_p4 : STD_LOGIC_VECTOR (27 downto 0);
    signal rhs_V_fu_3132_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal ret_V_48_fu_3140_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal ret_V_34_fu_3163_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ret_V_49_fu_3181_p0 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln1352_fu_3178_p1 : STD_LOGIC_VECTOR (45 downto 0);
    signal ret_V_49_fu_3181_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal ret_V_50_fu_3190_p0 : STD_LOGIC_VECTOR (24 downto 0);
    signal ret_V_50_fu_3190_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal ret_V_51_fu_3199_p0 : STD_LOGIC_VECTOR (24 downto 0);
    signal ret_V_51_fu_3199_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal ret_V_49_fu_3181_p2 : STD_LOGIC_VECTOR (45 downto 0);
    signal grp_fu_3218_p0 : STD_LOGIC_VECTOR (21 downto 0);
    signal grp_fu_3218_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal ret_V_32_fu_3224_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_Val2_39_fu_3239_p3 : STD_LOGIC_VECTOR (20 downto 0);
    signal p_Val2_51_cast_fu_3245_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal p_Result_112_fu_3249_p4 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_3218_p2 : STD_LOGIC_VECTOR (43 downto 0);
    signal sext_ln203_2_fu_3235_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal grp_fu_3092_p2 : STD_LOGIC_VECTOR (140 downto 0);
    signal p_Val2_41_fu_3292_p3 : STD_LOGIC_VECTOR (20 downto 0);
    signal p_Val2_53_cast_fu_3300_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal p_Result_113_fu_3304_p4 : STD_LOGIC_VECTOR (27 downto 0);
    signal ret_V_36_fu_3340_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3325_p2 : STD_LOGIC_VECTOR (48 downto 0);
    signal grp_fu_3367_p2 : STD_LOGIC_VECTOR (56 downto 0);
    signal sext_ln703_1_fu_3377_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln703_4_fu_3391_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal sub_ln703_2_fu_3396_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal corr_V_fu_3401_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_Result_115_fu_3381_p4 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln203_4_fu_3373_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal ret_V_35_fu_3439_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ret_V_55_fu_3456_p0 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln1352_4_fu_3453_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal ret_V_55_fu_3456_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal ret_V_56_fu_3465_p0 : STD_LOGIC_VECTOR (24 downto 0);
    signal ret_V_56_fu_3465_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal sext_ln203_3_fu_3485_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal p_Val2_55_fu_3489_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal p_Val2_70_cast_fu_3497_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal p_Result_116_fu_3501_p4 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln203_1_fu_3529_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal p_Val2_54_fu_3533_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_13_fu_3545_p4 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln703_2_fu_3541_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal corr_V_1_fu_3575_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_Result_117_fu_3566_p4 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_Val2_63_fu_3579_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal trunc_ln718_fu_3606_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal r_fu_3610_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_34_fu_3598_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_35_fu_3622_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln412_fu_3616_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln415_fu_3630_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ptcalc_pt_V_fu_3588_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln415_fu_3636_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ptcalc_eta_V_fu_3585_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_77_fu_3640_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ret_V_46_fu_3666_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln703_fu_3672_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_57_fu_3678_p0 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_1309_ce : STD_LOGIC;
    signal grp_fu_1421_ce : STD_LOGIC;
    signal grp_fu_3071_ce : STD_LOGIC;
    signal grp_fu_3092_ce : STD_LOGIC;
    signal grp_fu_3218_ce : STD_LOGIC;
    signal grp_fu_3325_ce : STD_LOGIC;
    signal grp_fu_3367_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal grp_fu_3071_p10 : STD_LOGIC_VECTOR (54 downto 0);
    signal grp_fu_3092_p10 : STD_LOGIC_VECTOR (140 downto 0);
    signal mul_ln1352_1_fu_1485_p10 : STD_LOGIC_VECTOR (45 downto 0);
    signal mul_ln1352_2_fu_1466_p10 : STD_LOGIC_VECTOR (45 downto 0);
    signal mul_ln1352_6_fu_1446_p10 : STD_LOGIC_VECTOR (45 downto 0);
    signal mul_ln1352_fu_1504_p10 : STD_LOGIC_VECTOR (45 downto 0);
    signal ret_V_46_fu_3666_p00 : STD_LOGIC_VECTOR (40 downto 0);
    signal ret_V_57_fu_3678_p00 : STD_LOGIC_VECTOR (44 downto 0);
    signal ap_condition_521 : BOOLEAN;
    signal ap_condition_530 : BOOLEAN;
    signal ap_condition_539 : BOOLEAN;
    signal ap_condition_850 : BOOLEAN;
    signal ap_condition_511 : BOOLEAN;
    signal ap_condition_837 : BOOLEAN;
    signal ap_condition_2958 : BOOLEAN;
    signal ap_condition_2963 : BOOLEAN;
    signal ap_condition_2969 : BOOLEAN;

    component ptcalc_top_mul_21ns_28s_49_2_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (20 downto 0);
        din1 : IN STD_LOGIC_VECTOR (27 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (48 downto 0) );
    end component;


    component ptcalc_top_mul_26ns_31s_56_2_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (25 downto 0);
        din1 : IN STD_LOGIC_VECTOR (30 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (55 downto 0) );
    end component;


    component ptcalc_top_mul_26s_30ns_55_2_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (25 downto 0);
        din1 : IN STD_LOGIC_VECTOR (29 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (54 downto 0) );
    end component;


    component ptcalc_top_mul_72ns_53ns_141_5_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (71 downto 0);
        din1 : IN STD_LOGIC_VECTOR (52 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (140 downto 0) );
    end component;


    component ptcalc_top_mul_22s_22s_44_2_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (21 downto 0);
        din1 : IN STD_LOGIC_VECTOR (21 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (43 downto 0) );
    end component;


    component ptcalc_top_mul_28s_22s_49_2_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (27 downto 0);
        din1 : IN STD_LOGIC_VECTOR (21 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (48 downto 0) );
    end component;


    component ptcalc_top_mul_28s_23s_57_2_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (27 downto 0);
        din1 : IN STD_LOGIC_VECTOR (22 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (56 downto 0) );
    end component;


    component ptcalc_top_mul_mul_16ns_26s_41_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (25 downto 0);
        dout : OUT STD_LOGIC_VECTOR (40 downto 0) );
    end component;


    component ptcalc_top_mul_mul_8s_15ns_22_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (14 downto 0);
        dout : OUT STD_LOGIC_VECTOR (21 downto 0) );
    end component;


    component ptcalc_top_mul_mul_17ns_28s_45_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (16 downto 0);
        din1 : IN STD_LOGIC_VECTOR (27 downto 0);
        dout : OUT STD_LOGIC_VECTOR (44 downto 0) );
    end component;


    component ptcalc_top_rsp_table_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component ptcalc_top_eta_table_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (16 downto 0) );
    end component;


    component ptcalc_top_params_a_2s_table_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (17 downto 0) );
    end component;


    component ptcalc_top_params_p_2s_table_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (20 downto 0);
        address1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (20 downto 0) );
    end component;


    component ptcalc_top_params_e_2s_table_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (22 downto 0) );
    end component;


    component ptcalc_top_params_a_3s_table_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (25 downto 0) );
    end component;


    component ptcalc_top_params_p_3s_table_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (20 downto 0);
        address1 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (20 downto 0) );
    end component;


    component ptcalc_top_params_e_3s_table_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (20 downto 0) );
    end component;


    component ptcalc_top_inv_table_2_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (29 downto 0) );
    end component;


    component ptcalc_top_inv_table_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (22 downto 0) );
    end component;



begin
    rsp_table_V_U : component ptcalc_top_rsp_table_V
    generic map (
        DataWidth => 16,
        AddressRange => 4096,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => rsp_table_V_address0,
        ce0 => rsp_table_V_ce0,
        q0 => rsp_table_V_q0);

    eta_table_V_U : component ptcalc_top_eta_table_V
    generic map (
        DataWidth => 17,
        AddressRange => 4096,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => eta_table_V_address0,
        ce0 => eta_table_V_ce0,
        q0 => eta_table_V_q0);

    params_a_2s_table_V_U : component ptcalc_top_params_a_2s_table_V
    generic map (
        DataWidth => 18,
        AddressRange => 86,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => params_a_2s_table_V_address0,
        ce0 => params_a_2s_table_V_ce0,
        q0 => params_a_2s_table_V_q0);

    params_p_2s_table_V_U : component ptcalc_top_params_p_2s_table_V
    generic map (
        DataWidth => 21,
        AddressRange => 258,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => params_p_2s_table_V_address0,
        ce0 => params_p_2s_table_V_ce0,
        q0 => params_p_2s_table_V_q0,
        address1 => params_p_2s_table_V_address1,
        ce1 => params_p_2s_table_V_ce1,
        q1 => params_p_2s_table_V_q1);

    params_e_2s_table_V_U : component ptcalc_top_params_e_2s_table_V
    generic map (
        DataWidth => 23,
        AddressRange => 172,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => params_e_2s_table_V_address0,
        ce0 => params_e_2s_table_V_ce0,
        q0 => params_e_2s_table_V_q0);

    params_a_3s_table_V_U : component ptcalc_top_params_a_3s_table_V
    generic map (
        DataWidth => 26,
        AddressRange => 60,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => params_a_3s_table_V_address0,
        ce0 => params_a_3s_table_V_ce0,
        q0 => params_a_3s_table_V_q0);

    params_p_3s_table_V_U : component ptcalc_top_params_p_3s_table_V
    generic map (
        DataWidth => 21,
        AddressRange => 180,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => params_p_3s_table_V_address0,
        ce0 => params_p_3s_table_V_ce0,
        q0 => params_p_3s_table_V_q0,
        address1 => params_p_3s_table_V_address1,
        ce1 => params_p_3s_table_V_ce1,
        q1 => params_p_3s_table_V_q1);

    params_e_3s_table_V_U : component ptcalc_top_params_e_3s_table_V
    generic map (
        DataWidth => 21,
        AddressRange => 120,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => params_e_3s_table_V_address0,
        ce0 => params_e_3s_table_V_ce0,
        q0 => params_e_3s_table_V_q0);

    inv_table_2_V_U : component ptcalc_top_inv_table_2_V
    generic map (
        DataWidth => 30,
        AddressRange => 4096,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inv_table_2_V_address0,
        ce0 => inv_table_2_V_ce0,
        q0 => inv_table_2_V_q0);

    inv_table_V_U : component ptcalc_top_inv_table_V
    generic map (
        DataWidth => 23,
        AddressRange => 4096,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inv_table_V_address0,
        ce0 => inv_table_V_ce0,
        q0 => inv_table_V_q0);

    ptcalc_top_mul_21ns_28s_49_2_1_U1 : component ptcalc_top_mul_21ns_28s_49_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 21,
        din1_WIDTH => 28,
        dout_WIDTH => 49)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1309_p0,
        din1 => p_Val2_69_fu_1298_p3,
        ce => grp_fu_1309_ce,
        dout => grp_fu_1309_p2);

    ptcalc_top_mul_26ns_31s_56_2_1_U2 : component ptcalc_top_mul_26ns_31s_56_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 26,
        din1_WIDTH => 31,
        dout_WIDTH => 56)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1421_p0,
        din1 => p_Result_108_reg_3817,
        ce => grp_fu_1421_ce,
        dout => grp_fu_1421_p2);

    ptcalc_top_mul_26s_30ns_55_2_1_U3 : component ptcalc_top_mul_26s_30ns_55_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 26,
        din1_WIDTH => 30,
        dout_WIDTH => 55)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_Val2_73_reg_4184,
        din1 => grp_fu_3071_p1,
        ce => grp_fu_3071_ce,
        dout => grp_fu_3071_p2);

    ptcalc_top_mul_72ns_53ns_141_5_1_U4 : component ptcalc_top_mul_72ns_53ns_141_5_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 72,
        din1_WIDTH => 53,
        dout_WIDTH => 141)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_3092_p0,
        din1 => grp_fu_3092_p1,
        ce => grp_fu_3092_ce,
        dout => grp_fu_3092_p2);

    ptcalc_top_mul_22s_22s_44_2_1_U5 : component ptcalc_top_mul_22s_22s_44_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 22,
        din1_WIDTH => 22,
        dout_WIDTH => 44)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_3218_p0,
        din1 => grp_fu_3218_p1,
        ce => grp_fu_3218_ce,
        dout => grp_fu_3218_p2);

    ptcalc_top_mul_28s_22s_49_2_1_U6 : component ptcalc_top_mul_28s_22s_49_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 28,
        din1_WIDTH => 22,
        dout_WIDTH => 49)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_Val2_74_reg_4320,
        din1 => phimod_V_2_reg_4260,
        ce => grp_fu_3325_ce,
        dout => grp_fu_3325_p2);

    ptcalc_top_mul_28s_23s_57_2_1_U7 : component ptcalc_top_mul_28s_23s_57_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 28,
        din1_WIDTH => 23,
        dout_WIDTH => 57)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_Val2_75_reg_4340,
        din1 => tmp_33_reg_4325,
        ce => grp_fu_3367_ce,
        dout => grp_fu_3367_p2);

    ptcalc_top_mul_mul_16ns_26s_41_1_1_U8 : component ptcalc_top_mul_mul_16ns_26s_41_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 26,
        dout_WIDTH => 41)
    port map (
        din0 => ret_V_46_fu_3666_p0,
        din1 => p_Val2_24_reg_3879,
        dout => ret_V_46_fu_3666_p2);

    ptcalc_top_mul_mul_8s_15ns_22_1_1_U9 : component ptcalc_top_mul_mul_8s_15ns_22_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 15,
        dout_WIDTH => 22)
    port map (
        din0 => tmp_V_2_reg_3697_pp0_iter2_reg,
        din1 => mul_ln703_fu_3672_p1,
        dout => mul_ln703_fu_3672_p2);

    ptcalc_top_mul_mul_17ns_28s_45_1_1_U10 : component ptcalc_top_mul_mul_17ns_28s_45_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 17,
        din1_WIDTH => 28,
        dout_WIDTH => 45)
    port map (
        din0 => ret_V_57_fu_3678_p0,
        din1 => p_Val2_76_reg_4456,
        dout => ret_V_57_fu_3678_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage3_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage3_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage3_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage3_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage3_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage3_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter2_do_2s_assign_reg_886_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (p_Result_98_reg_3758_pp0_iter1_reg = ap_const_lv3_3) and (ret_V_3_reg_3735_pp0_iter1_reg = ap_const_lv1_1) and (tmp_V_reg_3684_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (p_Result_98_reg_3758_pp0_iter1_reg = ap_const_lv3_5) and (ret_V_3_reg_3735_pp0_iter1_reg = ap_const_lv1_1) and (tmp_V_reg_3684_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (p_Result_98_reg_3758_pp0_iter1_reg = ap_const_lv3_6) and (ret_V_3_reg_3735_pp0_iter1_reg = ap_const_lv1_1) and (tmp_V_reg_3684_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
                ap_phi_reg_pp0_iter2_do_2s_assign_reg_886 <= ap_const_lv1_1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (p_Result_98_reg_3758_pp0_iter1_reg = ap_const_lv3_7) and (ret_V_3_reg_3735_pp0_iter1_reg = ap_const_lv1_1) and (tmp_V_reg_3684_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter2_do_2s_assign_reg_886 <= ap_const_lv1_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                ap_phi_reg_pp0_iter2_do_2s_assign_reg_886 <= ap_phi_reg_pp0_iter1_do_2s_assign_reg_886;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_empty_36_reg_815_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_850)) then
                if ((ap_const_boolean_1 = ap_condition_539)) then 
                                        ap_phi_reg_pp0_iter2_empty_36_reg_815(7 downto 0) <= p_Result_100_fu_1673_p1(7 downto 0);
                elsif ((ap_const_boolean_1 = ap_condition_530)) then 
                                        ap_phi_reg_pp0_iter2_empty_36_reg_815(7 downto 0) <= p_Result_102_fu_1623_p1(7 downto 0);
                elsif ((ap_const_boolean_1 = ap_condition_521)) then 
                                        ap_phi_reg_pp0_iter2_empty_36_reg_815(7 downto 0) <= p_Result_104_fu_1573_p1(7 downto 0);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                                        ap_phi_reg_pp0_iter2_empty_36_reg_815(7 downto 0) <= ap_phi_reg_pp0_iter1_empty_36_reg_815(7 downto 0);
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_empty_reg_869_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (p_Result_98_reg_3758_pp0_iter1_reg = ap_const_lv3_3) and (ret_V_3_reg_3735_pp0_iter1_reg = ap_const_lv1_1) and (tmp_V_reg_3684_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                ap_phi_reg_pp0_iter2_empty_reg_869 <= p_Result_101_fu_1685_p1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (p_Result_98_reg_3758_pp0_iter1_reg = ap_const_lv3_5) and (ret_V_3_reg_3735_pp0_iter1_reg = ap_const_lv1_1) and (tmp_V_reg_3684_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                ap_phi_reg_pp0_iter2_empty_reg_869 <= p_Result_103_fu_1635_p1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (p_Result_98_reg_3758_pp0_iter1_reg = ap_const_lv3_6) and (ret_V_3_reg_3735_pp0_iter1_reg = ap_const_lv1_1) and (tmp_V_reg_3684_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                ap_phi_reg_pp0_iter2_empty_reg_869 <= p_Result_105_fu_1585_p1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (p_Result_98_reg_3758_pp0_iter1_reg = ap_const_lv3_7) and (ret_V_3_reg_3735_pp0_iter1_reg = ap_const_lv1_1) and (tmp_V_reg_3684_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter2_empty_reg_869 <= p_Result_107_fu_1725_p4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                ap_phi_reg_pp0_iter2_empty_reg_869 <= ap_phi_reg_pp0_iter1_empty_reg_869;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_p_Val2_25_reg_833_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_850)) then
                if ((ap_const_boolean_1 = ap_condition_539)) then 
                    ap_phi_reg_pp0_iter2_p_Val2_25_reg_833 <= deflection_V_fu_1713_p1;
                elsif ((ap_const_boolean_1 = ap_condition_530)) then 
                    ap_phi_reg_pp0_iter2_p_Val2_25_reg_833 <= deflection_V_1_fu_1663_p1;
                elsif ((ap_const_boolean_1 = ap_condition_521)) then 
                    ap_phi_reg_pp0_iter2_p_Val2_25_reg_833 <= deflection_V_2_fu_1613_p1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_p_Val2_25_reg_833 <= ap_phi_reg_pp0_iter1_p_Val2_25_reg_833;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_p_Val2_26_reg_851_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (p_Result_98_reg_3758_pp0_iter1_reg = ap_const_lv3_3) and (ret_V_3_reg_3735_pp0_iter1_reg = ap_const_lv1_1) and (tmp_V_reg_3684_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                ap_phi_reg_pp0_iter2_p_Val2_26_reg_851 <= tmp_15_reg_3869;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (p_Result_98_reg_3758_pp0_iter1_reg = ap_const_lv3_5) and (ret_V_3_reg_3735_pp0_iter1_reg = ap_const_lv1_1) and (tmp_V_reg_3684_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                ap_phi_reg_pp0_iter2_p_Val2_26_reg_851 <= tmp_16_reg_3864;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (p_Result_98_reg_3758_pp0_iter1_reg = ap_const_lv3_6) and (ret_V_3_reg_3735_pp0_iter1_reg = ap_const_lv1_1) and (tmp_V_reg_3684_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                ap_phi_reg_pp0_iter2_p_Val2_26_reg_851 <= tmp_17_reg_3859;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (p_Result_98_reg_3758_pp0_iter1_reg = ap_const_lv3_7) and (ret_V_3_reg_3735_pp0_iter1_reg = ap_const_lv1_1) and (tmp_V_reg_3684_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter2_p_Val2_26_reg_851 <= tmp_18_reg_3854;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                ap_phi_reg_pp0_iter2_p_Val2_26_reg_851 <= ap_phi_reg_pp0_iter1_p_Val2_26_reg_851;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_p_Val2_71_reg_909_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (p_Result_98_reg_3758_pp0_iter1_reg = ap_const_lv3_3) and (ret_V_3_reg_3735_pp0_iter1_reg = ap_const_lv1_1) and (tmp_V_reg_3684_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (p_Result_98_reg_3758_pp0_iter1_reg = ap_const_lv3_5) and (ret_V_3_reg_3735_pp0_iter1_reg = ap_const_lv1_1) and (tmp_V_reg_3684_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (p_Result_98_reg_3758_pp0_iter1_reg = ap_const_lv3_6) and (ret_V_3_reg_3735_pp0_iter1_reg = ap_const_lv1_1) and (tmp_V_reg_3684_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
                ap_phi_reg_pp0_iter2_p_Val2_71_reg_909 <= ap_const_lv2_2;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (p_Result_98_reg_3758_pp0_iter1_reg = ap_const_lv3_7) and (ret_V_3_reg_3735_pp0_iter1_reg = ap_const_lv1_1) and (tmp_V_reg_3684_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter2_p_Val2_71_reg_909 <= ap_const_lv2_3;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                ap_phi_reg_pp0_iter2_p_Val2_71_reg_909 <= ap_phi_reg_pp0_iter1_p_Val2_71_reg_909;
            end if; 
        end if;
    end process;

    empty_36_reg_815_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_837)) then
                if ((ap_const_boolean_1 = ap_condition_511)) then 
                    empty_36_reg_815 <= p_Result_106_fu_1717_p4;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    empty_36_reg_815 <= ap_phi_reg_pp0_iter2_empty_36_reg_815;
                end if;
            end if; 
        end if;
    end process;

    p_Val2_25_reg_833_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_837)) then
                if ((ap_const_boolean_1 = ap_condition_511)) then 
                    p_Val2_25_reg_833 <= ret_V_46_reg_3884(40 downto 15);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    p_Val2_25_reg_833 <= ap_phi_reg_pp0_iter2_p_Val2_25_reg_833;
                end if;
            end if; 
        end if;
    end process;

    pl2ptcalc_V_0_vld_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    ptcalc2mtc_V_1_state_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    ptcalc2mtc_V_1_vld_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ptcalc2mtc_V_1_vld_reg = ap_const_logic_0) and (ptcalc2mtc_V_1_vld_in = ap_const_logic_1))) then 
                ptcalc2mtc_V_1_vld_reg <= ap_const_logic_1;
            elsif (((ptcalc2mtc_V_1_vld_in = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1) and (ptcalc2mtc_V_1_vld_reg = ap_const_logic_1))) then 
                ptcalc2mtc_V_1_vld_reg <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    sf2ptcalc_inn_V_0_vld_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    sf2ptcalc_mid_V_0_vld_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    sf2ptcalc_out_V_0_vld_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((p_Result_98_reg_3758_pp0_iter5_reg = ap_const_lv3_0)) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ret_V_3_reg_3735_pp0_iter5_reg = ap_const_lv1_1) and (tmp_V_reg_3684_pp0_iter5_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                add_ln703_reg_4471 <= add_ln703_fu_3560_p2;
                ret_V_57_reg_4466 <= ret_V_57_fu_3678_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_logic_1 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter1_p_Val2_25_reg_833 <= ap_phi_reg_pp0_iter0_p_Val2_25_reg_833;
                ap_phi_reg_pp0_iter1_p_Val2_26_reg_851 <= ap_phi_reg_pp0_iter0_p_Val2_26_reg_851;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                ap_phi_reg_pp0_iter3_p_Val2_71_reg_909 <= ap_phi_reg_pp0_iter2_p_Val2_71_reg_909;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                ap_phi_reg_pp0_iter4_p_Val2_71_reg_909 <= ap_phi_reg_pp0_iter3_p_Val2_71_reg_909;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                ap_phi_reg_pp0_iter5_p_Val2_71_reg_909 <= ap_phi_reg_pp0_iter4_p_Val2_71_reg_909;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ret_V_3_fu_1222_p2 = ap_const_lv1_1) and (tmp_V_fu_990_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                data_valid_mid_V_reg_3746 <= data_valid_mid_V_fu_1234_p2;
                p_Repl2_16_reg_3752 <= p_Repl2_16_fu_1240_p2;
                p_Repl2_s_reg_3740 <= p_Repl2_s_fu_1228_p2;
                p_Result_98_reg_3758 <= p_Result_98_fu_1246_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                data_valid_mid_V_reg_3746_pp0_iter1_reg <= data_valid_mid_V_reg_3746;
                data_valid_mid_V_reg_3746_pp0_iter2_reg <= data_valid_mid_V_reg_3746_pp0_iter1_reg;
                data_valid_mid_V_reg_3746_pp0_iter3_reg <= data_valid_mid_V_reg_3746_pp0_iter2_reg;
                data_valid_mid_V_reg_3746_pp0_iter4_reg <= data_valid_mid_V_reg_3746_pp0_iter3_reg;
                data_valid_mid_V_reg_3746_pp0_iter5_reg <= data_valid_mid_V_reg_3746_pp0_iter4_reg;
                do_2s_assign_reg_886_pp0_iter3_reg <= do_2s_assign_reg_886;
                do_2s_assign_reg_886_pp0_iter4_reg <= do_2s_assign_reg_886_pp0_iter3_reg;
                do_2s_assign_reg_886_pp0_iter5_reg <= do_2s_assign_reg_886_pp0_iter4_reg;
                p_Repl2_16_reg_3752_pp0_iter1_reg <= p_Repl2_16_reg_3752;
                p_Repl2_16_reg_3752_pp0_iter2_reg <= p_Repl2_16_reg_3752_pp0_iter1_reg;
                p_Repl2_16_reg_3752_pp0_iter3_reg <= p_Repl2_16_reg_3752_pp0_iter2_reg;
                p_Repl2_16_reg_3752_pp0_iter4_reg <= p_Repl2_16_reg_3752_pp0_iter3_reg;
                p_Repl2_16_reg_3752_pp0_iter5_reg <= p_Repl2_16_reg_3752_pp0_iter4_reg;
                p_Repl2_s_reg_3740_pp0_iter1_reg <= p_Repl2_s_reg_3740;
                p_Repl2_s_reg_3740_pp0_iter2_reg <= p_Repl2_s_reg_3740_pp0_iter1_reg;
                p_Repl2_s_reg_3740_pp0_iter3_reg <= p_Repl2_s_reg_3740_pp0_iter2_reg;
                p_Repl2_s_reg_3740_pp0_iter4_reg <= p_Repl2_s_reg_3740_pp0_iter3_reg;
                p_Repl2_s_reg_3740_pp0_iter5_reg <= p_Repl2_s_reg_3740_pp0_iter4_reg;
                p_Result_98_reg_3758_pp0_iter1_reg <= p_Result_98_reg_3758;
                p_Result_98_reg_3758_pp0_iter2_reg <= p_Result_98_reg_3758_pp0_iter1_reg;
                p_Result_98_reg_3758_pp0_iter3_reg <= p_Result_98_reg_3758_pp0_iter2_reg;
                p_Result_98_reg_3758_pp0_iter4_reg <= p_Result_98_reg_3758_pp0_iter3_reg;
                p_Result_98_reg_3758_pp0_iter5_reg <= p_Result_98_reg_3758_pp0_iter4_reg;
                reg_978_pp0_iter1_reg <= reg_978;
                reg_982_pp0_iter1_reg <= reg_982;
                reg_986_pp0_iter1_reg <= reg_986;
                ret_V_3_reg_3735_pp0_iter1_reg <= ret_V_3_reg_3735;
                ret_V_3_reg_3735_pp0_iter2_reg <= ret_V_3_reg_3735_pp0_iter1_reg;
                ret_V_3_reg_3735_pp0_iter3_reg <= ret_V_3_reg_3735_pp0_iter2_reg;
                ret_V_3_reg_3735_pp0_iter4_reg <= ret_V_3_reg_3735_pp0_iter3_reg;
                ret_V_3_reg_3735_pp0_iter5_reg <= ret_V_3_reg_3735_pp0_iter4_reg;
                tmp_12_reg_3725_pp0_iter1_reg <= tmp_12_reg_3725;
                tmp_14_reg_3730_pp0_iter1_reg <= tmp_14_reg_3730;
                tmp_7_reg_3720_pp0_iter1_reg <= tmp_7_reg_3720;
                tmp_V_1_reg_3689 <= pl2ptcalc_V_0_data_reg(56 downto 36);
                tmp_V_1_reg_3689_pp0_iter1_reg <= tmp_V_1_reg_3689;
                tmp_V_1_reg_3689_pp0_iter2_reg <= tmp_V_1_reg_3689_pp0_iter1_reg;
                tmp_V_1_reg_3689_pp0_iter3_reg <= tmp_V_1_reg_3689_pp0_iter2_reg;
                tmp_V_1_reg_3689_pp0_iter4_reg <= tmp_V_1_reg_3689_pp0_iter3_reg;
                tmp_V_1_reg_3689_pp0_iter5_reg <= tmp_V_1_reg_3689_pp0_iter4_reg;
                tmp_V_2_reg_3697 <= pl2ptcalc_V_0_data_reg(35 downto 28);
                tmp_V_2_reg_3697_pp0_iter1_reg <= tmp_V_2_reg_3697;
                tmp_V_2_reg_3697_pp0_iter2_reg <= tmp_V_2_reg_3697_pp0_iter1_reg;
                tmp_V_3_reg_3702 <= pl2ptcalc_V_0_data_reg(27 downto 27);
                tmp_V_3_reg_3702_pp0_iter1_reg <= tmp_V_3_reg_3702;
                tmp_V_3_reg_3702_pp0_iter2_reg <= tmp_V_3_reg_3702_pp0_iter1_reg;
                tmp_V_3_reg_3702_pp0_iter3_reg <= tmp_V_3_reg_3702_pp0_iter2_reg;
                tmp_V_reg_3684 <= pl2ptcalc_V_0_data_reg(62 downto 62);
                tmp_V_reg_3684_pp0_iter1_reg <= tmp_V_reg_3684;
                tmp_V_reg_3684_pp0_iter2_reg <= tmp_V_reg_3684_pp0_iter1_reg;
                tmp_V_reg_3684_pp0_iter3_reg <= tmp_V_reg_3684_pp0_iter2_reg;
                tmp_V_reg_3684_pp0_iter4_reg <= tmp_V_reg_3684_pp0_iter3_reg;
                tmp_V_reg_3684_pp0_iter5_reg <= tmp_V_reg_3684_pp0_iter4_reg;
                trunc_ln647_1_reg_3807_pp0_iter1_reg <= trunc_ln647_1_reg_3807;
                trunc_ln647_2_reg_3792_pp0_iter1_reg <= trunc_ln647_2_reg_3792;
                trunc_ln647_3_reg_3797_pp0_iter1_reg <= trunc_ln647_3_reg_3797;
                trunc_ln647_4_reg_3782_pp0_iter1_reg <= trunc_ln647_4_reg_3782;
                trunc_ln647_5_reg_3787_pp0_iter1_reg <= trunc_ln647_5_reg_3787;
                trunc_ln647_6_reg_3762_pp0_iter1_reg <= trunc_ln647_6_reg_3762;
                trunc_ln647_7_reg_3767_pp0_iter1_reg <= trunc_ln647_7_reg_3767;
                trunc_ln647_8_reg_3772_pp0_iter1_reg <= trunc_ln647_8_reg_3772;
                trunc_ln647_reg_3802_pp0_iter1_reg <= trunc_ln647_reg_3802;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                do_2s_assign_reg_886 <= ap_phi_reg_pp0_iter2_do_2s_assign_reg_886;
                p_Val2_26_reg_851 <= ap_phi_reg_pp0_iter2_p_Val2_26_reg_851;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((p_Result_98_reg_3758_pp0_iter2_reg = ap_const_lv3_0)) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ret_V_3_reg_3735_pp0_iter2_reg = ap_const_lv1_1) and (tmp_V_reg_3684_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                empty_39_reg_4189 <= grp_fu_962_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((p_Result_98_reg_3758_pp0_iter2_reg = ap_const_lv3_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ret_V_3_reg_3735_pp0_iter2_reg = ap_const_lv1_1) and (tmp_V_reg_3684_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                empty_40_reg_4224 <= grp_fu_962_p3;
                empty_41_reg_4229 <= grp_fu_970_p3;
                params_a_2s_table_V_3_reg_4194 <= params_a_2s_table_V_q0;
                params_a_3s_table_V_3_reg_4204 <= params_a_3s_table_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((p_Result_98_reg_3758_pp0_iter3_reg = ap_const_lv3_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ret_V_3_reg_3735_pp0_iter3_reg = ap_const_lv1_1) and (tmp_V_reg_3684_pp0_iter3_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                empty_42_reg_4330 <= empty_42_fu_3274_p3;
                p_Val2_74_reg_4320 <= p_Val2_74_fu_3258_p2;
                tmp_33_reg_4325 <= grp_fu_3218_p2(43 downto 21);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((p_Result_98_reg_3758_pp0_iter4_reg = ap_const_lv3_0)) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ret_V_3_reg_3735_pp0_iter4_reg = ap_const_lv1_1) and (tmp_V_reg_3684_pp0_iter4_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                empty_43_reg_4406 <= empty_43_fu_3412_p3;
                p_Val2_60_reg_4400 <= p_Val2_60_fu_3406_p2;
                p_Val2_62_reg_4395 <= eta_table_V_q0;
                tmp_20_reg_4411 <= eta_table_V_q0(16 downto 5);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((p_Result_98_reg_3758_pp0_iter3_reg = ap_const_lv3_0)) and (ret_V_3_reg_3735_pp0_iter3_reg = ap_const_lv1_1) and (tmp_V_reg_3684_pp0_iter3_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                ibin_V_1_reg_4335 <= grp_fu_3092_p2(121 downto 110);
                p_Val2_75_reg_4340 <= p_Val2_75_fu_3313_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (p_Result_98_reg_3758 = ap_const_lv3_7) and (ret_V_3_reg_3735 = ap_const_lv1_1) and (tmp_V_reg_3684 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ibin_V_reg_3829 <= ibin_V_fu_1410_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((p_Result_98_reg_3758_pp0_iter1_reg = ap_const_lv3_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ret_V_3_reg_3735_pp0_iter1_reg = ap_const_lv1_1) and (tmp_V_reg_3684_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln879_11_reg_3971 <= icmp_ln879_11_fu_1775_p2;
                icmp_ln879_13_reg_3979 <= icmp_ln879_13_fu_1781_p2;
                icmp_ln879_15_reg_3984 <= icmp_ln879_15_fu_1787_p2;
                icmp_ln879_17_reg_3993 <= icmp_ln879_17_fu_1793_p2;
                icmp_ln879_19_reg_4000 <= icmp_ln879_19_fu_1799_p2;
                icmp_ln879_21_reg_4007 <= icmp_ln879_21_fu_1805_p2;
                icmp_ln879_23_reg_4012 <= icmp_ln879_23_fu_1811_p2;
                icmp_ln879_25_reg_4020 <= icmp_ln879_25_fu_1817_p2;
                icmp_ln879_26_reg_4038 <= icmp_ln879_26_fu_1983_p2;
                icmp_ln879_27_reg_4025 <= icmp_ln879_27_fu_1823_p2;
                icmp_ln879_28_reg_4043 <= icmp_ln879_28_fu_1989_p2;
                icmp_ln879_4_reg_3939 <= icmp_ln879_4_fu_1745_p2;
                icmp_ln879_5_reg_3945 <= icmp_ln879_5_fu_1751_p2;
                icmp_ln879_6_reg_3953 <= icmp_ln879_6_fu_1757_p2;
                icmp_ln879_7_reg_3958 <= icmp_ln879_7_fu_1763_p2;
                icmp_ln879_9_reg_3966 <= icmp_ln879_9_fu_1769_p2;
                p_Val2_78_reg_4049 <= ap_phi_mux_p_Val2_25_phi_fu_837_p10(25 downto 25);
                select_ln123_1_reg_4033 <= select_ln123_1_fu_1975_p3;
                sub_ln703_reg_4055 <= sub_ln703_fu_2003_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((p_Result_98_reg_3758_pp0_iter1_reg = ap_const_lv3_0)) and (ret_V_3_reg_3735_pp0_iter1_reg = ap_const_lv1_1) and (tmp_V_reg_3684_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                icmp_ln879_3_reg_4060 <= icmp_ln879_3_fu_2009_p2;
                icmp_ln879_45_reg_4070 <= icmp_ln879_45_fu_2417_p2;
                icmp_ln879_46_reg_4075 <= icmp_ln879_46_fu_2423_p2;
                icmp_ln879_47_reg_4081 <= icmp_ln879_47_fu_2429_p2;
                icmp_ln879_48_reg_4086 <= icmp_ln879_48_fu_2435_p2;
                select_ln139_1_reg_4065 <= select_ln139_1_fu_2409_p3;
                select_ln879_1_reg_4092 <= select_ln879_1_fu_2715_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((p_Result_98_reg_3758_pp0_iter2_reg = ap_const_lv3_0)) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ret_V_3_reg_3735_pp0_iter2_reg = ap_const_lv1_1) and (tmp_V_reg_3684_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                    index_a_V_reg_4112(6 downto 1) <= index_a_V_fu_2940_p3(6 downto 1);
                p_Val2_72_reg_4143 <= p_Val2_72_fu_2996_p3;
                select_ln879_2_reg_4107 <= select_ln879_2_fu_2933_p3;
                    sext_ln214_reg_4117(11 downto 1) <= sext_ln214_fu_2970_p1(11 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((p_Result_98_reg_3758_pp0_iter3_reg = ap_const_lv3_0)) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ret_V_3_reg_3735_pp0_iter3_reg = ap_const_lv1_1) and (tmp_V_reg_3684_pp0_iter3_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                    index_e_V_reg_4272(7 downto 2) <= index_e_V_fu_3156_p3(7 downto 2);
                ret_V_50_reg_4289 <= ret_V_50_fu_3190_p2;
                ret_V_51_reg_4294 <= ret_V_51_fu_3199_p2;
                tmp_11_reg_4299 <= ret_V_49_fu_3181_p2(39 downto 15);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                    index_e_V_reg_4272_pp0_iter4_reg(7 downto 2) <= index_e_V_reg_4272(7 downto 2);
                    zext_ln215_1_reg_4153_pp0_iter3_reg(11 downto 1) <= zext_ln215_1_reg_4153(11 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_V_reg_3684_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                mul_ln703_reg_4234 <= mul_ln703_fu_3672_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (p_Result_98_reg_3758 = ap_const_lv3_7) and (ret_V_3_reg_3735 = ap_const_lv1_1) and (tmp_V_reg_3684 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                p_Result_108_reg_3817 <= grp_fu_1309_p2(47 downto 17);
                p_Result_50_reg_3824 <= grp_fu_1309_p2(47 downto 47);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((p_Result_98_reg_3758_pp0_iter4_reg = ap_const_lv3_0)) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ret_V_3_reg_3735_pp0_iter4_reg = ap_const_lv1_1) and (tmp_V_reg_3684_pp0_iter4_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                p_Result_114_reg_4380 <= grp_fu_3325_p2(45 downto 21);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (p_Result_98_reg_3758_pp0_iter1_reg = ap_const_lv3_7) and (ret_V_3_reg_3735_pp0_iter1_reg = ap_const_lv1_1) and (tmp_V_reg_3684_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                p_Val2_24_reg_3879 <= p_Val2_24_fu_1534_p2;
                p_Val2_70_reg_3874 <= rsp_table_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((p_Result_98_reg_3758_pp0_iter3_reg = ap_const_lv3_0)) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ret_V_3_reg_3735_pp0_iter3_reg = ap_const_lv1_1) and (tmp_V_reg_3684_pp0_iter3_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                p_Val2_50_reg_4266 <= ret_V_48_fu_3140_p2(27 downto 3);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                p_Val2_50_reg_4266_pp0_iter4_reg <= p_Val2_50_reg_4266;
                select_ln879_2_reg_4107_pp0_iter3_reg <= select_ln879_2_reg_4107;
                    sext_ln214_reg_4117_pp0_iter3_reg(11 downto 1) <= sext_ln214_reg_4117(11 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((p_Result_98_reg_3758_pp0_iter2_reg = ap_const_lv3_0)) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ret_V_3_reg_3735_pp0_iter2_reg = ap_const_lv1_1) and (tmp_V_reg_3684_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                p_Val2_73_reg_4184 <= p_Val2_73_fu_3046_p3;
                    zext_ln215_1_reg_4153(11 downto 1) <= zext_ln215_1_fu_3019_p1(11 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((p_Result_98_reg_3758_pp0_iter4_reg = ap_const_lv3_0)) and (ret_V_3_reg_3735_pp0_iter4_reg = ap_const_lv1_1) and (tmp_V_reg_3684_pp0_iter4_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                p_Val2_76_reg_4456 <= p_Val2_76_fu_3510_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                p_Val2_78_reg_4049_pp0_iter3_reg <= p_Val2_78_reg_4049;
                p_Val2_78_reg_4049_pp0_iter4_reg <= p_Val2_78_reg_4049_pp0_iter3_reg;
                p_Val2_78_reg_4049_pp0_iter5_reg <= p_Val2_78_reg_4049_pp0_iter4_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_V_fu_990_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                    p_Val2_s_reg_3707(25 downto 8) <= p_Val2_s_fu_1114_p3(25 downto 8);
                ret_V_3_reg_3735 <= ret_V_3_fu_1222_p2;
                tmp_12_reg_3725 <= sf2ptcalc_mid_V_0_data_reg(22 downto 10);
                tmp_14_reg_3730 <= sf2ptcalc_out_V_0_data_reg(22 downto 10);
                tmp_7_reg_3720 <= sf2ptcalc_inn_V_0_data_reg(22 downto 10);
                tmp_8_reg_3715 <= sf2ptcalc_mid_V_0_data_reg(40 downto 23);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((p_Result_98_reg_3758_pp0_iter2_reg = ap_const_lv3_0)) and (ret_V_3_reg_3735_pp0_iter2_reg = ap_const_lv1_1) and (tmp_V_reg_3684_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                params_p_2s_table_V_5_reg_4245 <= params_p_2s_table_V_q0;
                params_p_3s_table_V_5_reg_4250 <= params_p_3s_table_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (tmp_V_reg_3684_pp0_iter3_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                phimod_V_2_reg_4260 <= phimod_V_2_fu_3103_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((pl2ptcalc_V_0_vld_reg = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1)) or ((pl2ptcalc_V_0_ack_out = ap_const_logic_1) and (ap_const_logic_1 = ap_const_logic_1) and (pl2ptcalc_V_0_vld_reg = ap_const_logic_1)))) then
                pl2ptcalc_V_0_data_reg <= pl2ptcalc_V;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ptcalc2mtc_V_1_vld_reg = ap_const_logic_0) and (ptcalc2mtc_V_1_vld_in = ap_const_logic_1)) or ((ap_const_logic_1 = ap_const_logic_1) and (ptcalc2mtc_V_1_vld_in = ap_const_logic_1) and (ptcalc2mtc_V_1_vld_reg = ap_const_logic_1)))) then
                ptcalc2mtc_V_1_data_reg <= ptcalc2mtc_V_1_data_in;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((p_Result_98_fu_1246_p4 = ap_const_lv3_5) and (ret_V_3_fu_1222_p2 = ap_const_lv1_1) and (tmp_V_fu_990_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((p_Result_98_fu_1246_p4 = ap_const_lv3_6) and (ret_V_3_fu_1222_p2 = ap_const_lv1_1) and (tmp_V_fu_990_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((p_Result_98_fu_1246_p4 = ap_const_lv3_7) and (ret_V_3_fu_1222_p2 = ap_const_lv1_1) and (tmp_V_fu_990_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then
                reg_978 <= sf2ptcalc_out_V_0_data_reg(8 downto 4);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((p_Result_98_fu_1246_p4 = ap_const_lv3_3) and (ret_V_3_fu_1222_p2 = ap_const_lv1_1) and (tmp_V_fu_990_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((p_Result_98_fu_1246_p4 = ap_const_lv3_6) and (ret_V_3_fu_1222_p2 = ap_const_lv1_1) and (tmp_V_fu_990_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((p_Result_98_fu_1246_p4 = ap_const_lv3_7) and (ret_V_3_fu_1222_p2 = ap_const_lv1_1) and (tmp_V_fu_990_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then
                reg_982 <= sf2ptcalc_mid_V_0_data_reg(8 downto 4);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((p_Result_98_fu_1246_p4 = ap_const_lv3_3) and (ret_V_3_fu_1222_p2 = ap_const_lv1_1) and (tmp_V_fu_990_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((p_Result_98_fu_1246_p4 = ap_const_lv3_5) and (ret_V_3_fu_1222_p2 = ap_const_lv1_1) and (tmp_V_fu_990_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((p_Result_98_fu_1246_p4 = ap_const_lv3_7) and (ret_V_3_fu_1222_p2 = ap_const_lv1_1) and (tmp_V_fu_990_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then
                reg_986 <= sf2ptcalc_inn_V_0_data_reg(8 downto 4);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((p_Result_98_reg_3758 = ap_const_lv3_7) and (ret_V_3_reg_3735 = ap_const_lv1_1) and (tmp_V_reg_3684 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                ret_V_45_reg_3849 <= grp_fu_1421_p2;
                    sub_ln703_3_reg_3839(25 downto 8) <= sub_ln703_3_fu_1434_p2(25 downto 8);
                tmp_18_reg_3854 <= mul_ln1352_6_fu_1446_p2(45 downto 18);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (p_Result_98_reg_3758_pp0_iter1_reg = ap_const_lv3_7) and (ret_V_3_reg_3735_pp0_iter1_reg = ap_const_lv1_1) and (tmp_V_reg_3684_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                ret_V_46_reg_3884 <= ret_V_46_fu_3666_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((p_Result_98_reg_3758_pp0_iter2_reg = ap_const_lv3_0)) and (ret_V_3_reg_3735_pp0_iter2_reg = ap_const_lv1_1) and (tmp_V_reg_3684_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                ret_V_47_reg_4255 <= grp_fu_3071_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((p_Result_98_reg_3758_pp0_iter4_reg = ap_const_lv3_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ret_V_3_reg_3735_pp0_iter4_reg = ap_const_lv1_1) and (tmp_V_reg_3684_pp0_iter4_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ret_V_55_reg_4431 <= ret_V_55_fu_3456_p2;
                ret_V_56_reg_4436 <= ret_V_56_fu_3465_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((sf2ptcalc_inn_V_0_vld_reg = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1)) or ((sf2ptcalc_inn_V_0_ack_out = ap_const_logic_1) and (ap_const_logic_1 = ap_const_logic_1) and (sf2ptcalc_inn_V_0_vld_reg = ap_const_logic_1)))) then
                sf2ptcalc_inn_V_0_data_reg <= sf2ptcalc_inn_V;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((sf2ptcalc_mid_V_0_vld_reg = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1)) or ((sf2ptcalc_mid_V_0_ack_out = ap_const_logic_1) and (ap_const_logic_1 = ap_const_logic_1) and (sf2ptcalc_mid_V_0_vld_reg = ap_const_logic_1)))) then
                sf2ptcalc_mid_V_0_data_reg <= sf2ptcalc_mid_V;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((sf2ptcalc_out_V_0_vld_reg = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1)) or ((sf2ptcalc_out_V_0_ack_out = ap_const_logic_1) and (ap_const_logic_1 = ap_const_logic_1) and (sf2ptcalc_out_V_0_vld_reg = ap_const_logic_1)))) then
                sf2ptcalc_out_V_0_data_reg <= sf2ptcalc_out_V;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((p_Result_98_fu_1246_p4 = ap_const_lv3_7) and (ret_V_3_fu_1222_p2 = ap_const_lv1_1) and (tmp_V_fu_990_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                    sub_ln731_reg_3777(25 downto 8) <= sub_ln731_fu_1268_p2(25 downto 8);
                trunc_ln647_6_reg_3762 <= trunc_ln647_6_fu_1256_p1;
                trunc_ln647_7_reg_3767 <= trunc_ln647_7_fu_1260_p1;
                trunc_ln647_8_reg_3772 <= trunc_ln647_8_fu_1264_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((p_Result_98_reg_3758 = ap_const_lv3_3) and (ret_V_3_reg_3735 = ap_const_lv1_1) and (tmp_V_reg_3684 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                tmp_15_reg_3869 <= mul_ln1352_fu_1504_p2(45 downto 18);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((p_Result_98_reg_3758 = ap_const_lv3_5) and (ret_V_3_reg_3735 = ap_const_lv1_1) and (tmp_V_reg_3684 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                tmp_16_reg_3864 <= mul_ln1352_1_fu_1485_p2(45 downto 18);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((p_Result_98_reg_3758 = ap_const_lv3_6) and (ret_V_3_reg_3735 = ap_const_lv1_1) and (tmp_V_reg_3684 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                tmp_17_reg_3859 <= mul_ln1352_2_fu_1466_p2(45 downto 18);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((p_Result_98_fu_1246_p4 = ap_const_lv3_3) and (ret_V_3_fu_1222_p2 = ap_const_lv1_1) and (tmp_V_fu_990_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                trunc_ln647_1_reg_3807 <= trunc_ln647_1_fu_1294_p1;
                trunc_ln647_reg_3802 <= trunc_ln647_fu_1290_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((p_Result_98_fu_1246_p4 = ap_const_lv3_5) and (ret_V_3_fu_1222_p2 = ap_const_lv1_1) and (tmp_V_fu_990_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                trunc_ln647_2_reg_3792 <= trunc_ln647_2_fu_1282_p1;
                trunc_ln647_3_reg_3797 <= trunc_ln647_3_fu_1286_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((p_Result_98_fu_1246_p4 = ap_const_lv3_6) and (ret_V_3_fu_1222_p2 = ap_const_lv1_1) and (tmp_V_fu_990_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                trunc_ln647_4_reg_3782 <= trunc_ln647_4_fu_1274_p1;
                trunc_ln647_5_reg_3787 <= trunc_ln647_5_fu_1278_p1;
            end if;
        end if;
    end process;
    p_Val2_s_reg_3707(7 downto 0) <= "00000000";
    sub_ln731_reg_3777(7 downto 0) <= "00000000";
    ptcalc2mtc_V_1_state(1 downto 0) <= "00";
    sub_ln703_3_reg_3839(7 downto 0) <= "00000000";
    index_a_V_reg_4112(0) <= '0';
    sext_ln214_reg_4117(0) <= '0';
    sext_ln214_reg_4117_pp0_iter3_reg(0) <= '0';
    zext_ln215_1_reg_4153(0) <= '0';
    zext_ln215_1_reg_4153(12) <= '0';
    zext_ln215_1_reg_4153_pp0_iter3_reg(0) <= '0';
    zext_ln215_1_reg_4153_pp0_iter3_reg(12) <= '0';
    index_e_V_reg_4272(1 downto 0) <= "00";
    index_e_V_reg_4272_pp0_iter4_reg(1 downto 0) <= "00";
    ap_phi_reg_pp0_iter2_empty_36_reg_815(11 downto 8) <= "0000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage3_subdone, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0, ap_block_pp0_stage1_subdone, ap_block_pp0_stage2_subdone)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_reset_idle_pp0 = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_reset_idle_pp0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when ap_ST_fsm_pp0_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXX";
        end case;
    end process;
    add_ln703_4_fu_3391_p2 <= std_logic_vector(unsigned(tmp_11_reg_4299) + unsigned(sext_ln703_1_fu_3377_p1));
    add_ln703_fu_3560_p2 <= std_logic_vector(unsigned(tmp_13_fu_3545_p4) + unsigned(sext_ln703_2_fu_3541_p1));
    add_ln851_1_fu_2793_p2 <= std_logic_vector(unsigned(ap_const_lv12_1) + unsigned(trunc_ln851_2_fu_2783_p4));
    add_ln851_2_fu_2854_p2 <= std_logic_vector(unsigned(ap_const_lv12_1) + unsigned(trunc_ln851_3_fu_2844_p4));
    add_ln851_fu_1396_p2 <= std_logic_vector(unsigned(ap_const_lv12_1) + unsigned(trunc_ln_fu_1386_p4));
    and_ln415_fu_3630_p2 <= (tmp_35_fu_3622_p3 and or_ln412_fu_3616_p2);
    and_ln879_1_fu_2928_p2 <= (sel_tmp5_fu_2922_p2 and icmp_ln879_3_reg_4060);
    and_ln879_fu_2709_p2 <= (icmp_ln879_50_fu_2703_p2 and ap_phi_reg_pp0_iter2_do_2s_assign_reg_886);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(2);
    ap_CS_fsm_pp0_stage3 <= ap_CS_fsm(3);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ptcalc2mtc_V_1_state, ap_enable_reg_pp0_iter6)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_enable_reg_pp0_iter6 = ap_const_logic_1) and ((ptcalc2mtc_V_1_state = ap_const_lv2_1) or ((ptcalc2mtc_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ptcalc2mtc_V_1_state, ap_enable_reg_pp0_iter6)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_enable_reg_pp0_iter6 = ap_const_logic_1) and ((ptcalc2mtc_V_1_state = ap_const_lv2_1) or ((ptcalc2mtc_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ptcalc2mtc_V_1_state, ap_enable_reg_pp0_iter6)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_enable_reg_pp0_iter6 = ap_const_logic_1) and ((ptcalc2mtc_V_1_state = ap_const_lv2_1) or ((ptcalc2mtc_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0))));
    end process;

        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage1_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage2_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage3_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage1_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage2_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage3_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage1_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage2_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp0_stage3_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage1_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage2_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp0_stage3_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state25_pp0_stage0_iter6_assign_proc : process(ptcalc2mtc_V_1_state)
    begin
                ap_block_state25_pp0_stage0_iter6 <= ((ptcalc2mtc_V_1_state = ap_const_lv2_1) or ((ptcalc2mtc_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)));
    end process;

        ap_block_state2_pp0_stage1_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage2_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage3_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage1_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage2_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage3_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_2958_assign_proc : process(ap_CS_fsm_pp0_stage1, tmp_V_reg_3684_pp0_iter4_reg, ap_block_pp0_stage1_01001)
    begin
                ap_condition_2958 <= ((ap_const_boolean_0 = ap_block_pp0_stage1_01001) and (tmp_V_reg_3684_pp0_iter4_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1));
    end process;


    ap_condition_2963_assign_proc : process(tmp_V_reg_3684_pp0_iter5_reg, ret_V_3_reg_3735_pp0_iter5_reg, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_01001)
    begin
                ap_condition_2963 <= ((ap_const_boolean_0 = ap_block_pp0_stage2_01001) and (ret_V_3_reg_3735_pp0_iter5_reg = ap_const_lv1_1) and (tmp_V_reg_3684_pp0_iter5_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2));
    end process;


    ap_condition_2969_assign_proc : process(tmp_V_reg_3684_pp0_iter5_reg, ret_V_3_reg_3735_pp0_iter5_reg, p_Result_98_reg_3758_pp0_iter5_reg, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_01001)
    begin
                ap_condition_2969 <= (not((p_Result_98_reg_3758_pp0_iter5_reg = ap_const_lv3_0)) and (ap_const_boolean_0 = ap_block_pp0_stage3_01001) and (ret_V_3_reg_3735_pp0_iter5_reg = ap_const_lv1_1) and (tmp_V_reg_3684_pp0_iter5_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3));
    end process;


    ap_condition_511_assign_proc : process(tmp_V_reg_3684_pp0_iter1_reg, ret_V_3_reg_3735_pp0_iter1_reg, p_Result_98_reg_3758_pp0_iter1_reg)
    begin
                ap_condition_511 <= ((p_Result_98_reg_3758_pp0_iter1_reg = ap_const_lv3_7) and (ret_V_3_reg_3735_pp0_iter1_reg = ap_const_lv1_1) and (tmp_V_reg_3684_pp0_iter1_reg = ap_const_lv1_1));
    end process;


    ap_condition_521_assign_proc : process(tmp_V_reg_3684_pp0_iter1_reg, ret_V_3_reg_3735_pp0_iter1_reg, p_Result_98_reg_3758_pp0_iter1_reg)
    begin
                ap_condition_521 <= ((p_Result_98_reg_3758_pp0_iter1_reg = ap_const_lv3_6) and (ret_V_3_reg_3735_pp0_iter1_reg = ap_const_lv1_1) and (tmp_V_reg_3684_pp0_iter1_reg = ap_const_lv1_1));
    end process;


    ap_condition_530_assign_proc : process(tmp_V_reg_3684_pp0_iter1_reg, ret_V_3_reg_3735_pp0_iter1_reg, p_Result_98_reg_3758_pp0_iter1_reg)
    begin
                ap_condition_530 <= ((p_Result_98_reg_3758_pp0_iter1_reg = ap_const_lv3_5) and (ret_V_3_reg_3735_pp0_iter1_reg = ap_const_lv1_1) and (tmp_V_reg_3684_pp0_iter1_reg = ap_const_lv1_1));
    end process;


    ap_condition_539_assign_proc : process(tmp_V_reg_3684_pp0_iter1_reg, ret_V_3_reg_3735_pp0_iter1_reg, p_Result_98_reg_3758_pp0_iter1_reg)
    begin
                ap_condition_539 <= ((p_Result_98_reg_3758_pp0_iter1_reg = ap_const_lv3_3) and (ret_V_3_reg_3735_pp0_iter1_reg = ap_const_lv1_1) and (tmp_V_reg_3684_pp0_iter1_reg = ap_const_lv1_1));
    end process;


    ap_condition_837_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter2)
    begin
                ap_condition_837 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_850_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_enable_reg_pp0_iter1)
    begin
                ap_condition_850 <= ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3));
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5)
    begin
        if (((ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_empty_36_phi_fu_819_p10_assign_proc : process(tmp_V_reg_3684_pp0_iter1_reg, ret_V_3_reg_3735_pp0_iter1_reg, p_Result_98_reg_3758_pp0_iter1_reg, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, p_Result_106_fu_1717_p4, ap_phi_reg_pp0_iter2_empty_36_reg_815, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (p_Result_98_reg_3758_pp0_iter1_reg = ap_const_lv3_7) and (ret_V_3_reg_3735_pp0_iter1_reg = ap_const_lv1_1) and (tmp_V_reg_3684_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_empty_36_phi_fu_819_p10 <= p_Result_106_fu_1717_p4;
        else 
            ap_phi_mux_empty_36_phi_fu_819_p10 <= ap_phi_reg_pp0_iter2_empty_36_reg_815;
        end if; 
    end process;


    ap_phi_mux_p_Val2_25_phi_fu_837_p10_assign_proc : process(tmp_V_reg_3684_pp0_iter1_reg, ret_V_3_reg_3735_pp0_iter1_reg, p_Result_98_reg_3758_pp0_iter1_reg, ap_CS_fsm_pp0_stage0, ret_V_46_reg_3884, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, ap_phi_reg_pp0_iter2_p_Val2_25_reg_833)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (p_Result_98_reg_3758_pp0_iter1_reg = ap_const_lv3_7) and (ret_V_3_reg_3735_pp0_iter1_reg = ap_const_lv1_1) and (tmp_V_reg_3684_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_p_Val2_25_phi_fu_837_p10 <= ret_V_46_reg_3884(40 downto 15);
        else 
            ap_phi_mux_p_Val2_25_phi_fu_837_p10 <= ap_phi_reg_pp0_iter2_p_Val2_25_reg_833;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_p_Val2_25_reg_833 <= "XXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_Val2_26_reg_851 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_do_2s_assign_reg_886 <= ap_const_lv1_0;
    ap_phi_reg_pp0_iter1_empty_36_reg_815 <= ap_const_lv12_0;
    ap_phi_reg_pp0_iter1_empty_reg_869 <= ap_const_lv15_0;
    ap_phi_reg_pp0_iter1_p_Val2_71_reg_909 <= ap_const_lv2_1;
    ap_reset_idle_pp0 <= ap_const_logic_0;
    corr_V_1_fu_3575_p2 <= std_logic_vector(signed(p_Val2_60_reg_4400) - signed(add_ln703_reg_4471));
    corr_V_fu_3401_p2 <= std_logic_vector(unsigned(sub_ln703_2_fu_3396_p2) - unsigned(p_Result_114_reg_4380));
    data_valid_inn_V_1_fu_1186_p2 <= (tmp_V_4_fu_1026_p3 and icmp_ln879_fu_1180_p2);
    data_valid_mid_V_2_fu_1198_p2 <= (tmp_V_5_fu_1034_p3 and icmp_ln879_1_fu_1192_p2);
    data_valid_mid_V_fu_1234_p2 <= (tmp_V_11_fu_1088_p3 and data_valid_mid_V_2_fu_1198_p2);
    data_valid_out_V_1_fu_1210_p2 <= (tmp_V_6_fu_1042_p3 and icmp_ln879_2_fu_1204_p2);
        deflection_V_1_fu_1663_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln708_2_fu_1653_p4),26));

        deflection_V_2_fu_1613_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln708_3_fu_1603_p4),26));

        deflection_V_fu_1713_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln708_1_fu_1703_p4),26));

    empty_38_fu_3124_p3 <= 
        sext_ln728_fu_3118_p1 when (do_2s_assign_reg_886_pp0_iter3_reg(0) = '1') else 
        trunc_ln728_fu_3121_p1;
    empty_42_fu_3274_p3 <= 
        params_e_2s_table_V_q0 when (do_2s_assign_reg_886_pp0_iter3_reg(0) = '1') else 
        sext_ln203_2_fu_3235_p1;
    empty_43_fu_3412_p3 <= 
        params_e_2s_table_V_q0 when (do_2s_assign_reg_886_pp0_iter4_reg(0) = '1') else 
        sext_ln203_4_fu_3373_p1;
    eta_table_V_address0 <= zext_ln544_1_fu_3331_p1(12 - 1 downto 0);

    eta_table_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            eta_table_V_ce0 <= ap_const_logic_1;
        else 
            eta_table_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_1309_ce_assign_proc : process(ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            grp_fu_1309_ce <= ap_const_logic_1;
        else 
            grp_fu_1309_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1309_p0 <= ap_const_lv49_E6679(21 - 1 downto 0);

    grp_fu_1421_ce_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_fu_1421_ce <= ap_const_logic_1;
        else 
            grp_fu_1421_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1421_p0 <= ap_const_lv56_111C09C(26 - 1 downto 0);

    grp_fu_3071_ce_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_fu_3071_ce <= ap_const_logic_1;
        else 
            grp_fu_3071_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3071_p1 <= grp_fu_3071_p10(30 - 1 downto 0);
    grp_fu_3071_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_72_reg_4143),55));

    grp_fu_3092_ce_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_fu_3092_ce <= ap_const_logic_1;
        else 
            grp_fu_3092_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3092_p0 <= ap_const_lv141_lc_1(72 - 1 downto 0);
    grp_fu_3092_p1 <= grp_fu_3092_p10(53 - 1 downto 0);
    grp_fu_3092_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_31_fu_3080_p3),141));

    grp_fu_3218_ce_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            grp_fu_3218_ce <= ap_const_logic_1;
        else 
            grp_fu_3218_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3218_p0 <= sext_ln1352_3_fu_3215_p1(22 - 1 downto 0);
    grp_fu_3218_p1 <= sext_ln1352_3_fu_3215_p1(22 - 1 downto 0);

    grp_fu_3325_ce_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_fu_3325_ce <= ap_const_logic_1;
        else 
            grp_fu_3325_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_3367_ce_assign_proc : process(ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            grp_fu_3367_ce <= ap_const_logic_1;
        else 
            grp_fu_3367_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_962_p3 <= 
        params_p_2s_table_V_q0 when (do_2s_assign_reg_886(0) = '1') else 
        params_p_3s_table_V_q0;

    grp_fu_970_p0_assign_proc : process(do_2s_assign_reg_886, do_2s_assign_reg_886_pp0_iter4_reg, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_block_pp0_stage0, ap_block_pp0_stage3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_fu_970_p0 <= do_2s_assign_reg_886_pp0_iter4_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_970_p0 <= do_2s_assign_reg_886;
        else 
            grp_fu_970_p0 <= "X";
        end if; 
    end process;

    grp_fu_970_p3 <= 
        params_p_2s_table_V_q1 when (grp_fu_970_p0(0) = '1') else 
        params_p_3s_table_V_q1;
    ibin_V_2_fu_2807_p3 <= 
        select_ln851_1_fu_2799_p3 when (p_Result_s_37_fu_2747_p2(0) = '1') else 
        trunc_ln851_2_fu_2783_p4;
    ibin_V_3_fu_2868_p3 <= 
        select_ln851_2_fu_2860_p3 when (p_Result_60_fu_2753_p2(0) = '1') else 
        trunc_ln851_3_fu_2844_p4;
    ibin_V_fu_1410_p3 <= 
        select_ln851_fu_1402_p3 when (p_Result_51_fu_1362_p2(0) = '1') else 
        trunc_ln_fu_1386_p4;
    icmp_ln851_1_fu_2777_p2 <= "1" when (p_Result_15_fu_2769_p3 = ap_const_lv14_0) else "0";
    icmp_ln851_2_fu_2838_p2 <= "1" when (p_Result_16_fu_2830_p3 = ap_const_lv14_0) else "0";
    icmp_ln851_fu_1380_p2 <= "1" when (p_Result_12_fu_1372_p3 = ap_const_lv28_0) else "0";
    icmp_ln879_10_fu_1839_p2 <= "1" when (ap_phi_mux_empty_36_phi_fu_819_p10 = ap_const_lv12_52) else "0";
    icmp_ln879_11_fu_1775_p2 <= "1" when (ap_phi_mux_empty_36_phi_fu_819_p10 = ap_const_lv12_1B) else "0";
    icmp_ln879_12_fu_1845_p2 <= "1" when (ap_phi_mux_empty_36_phi_fu_819_p10 = ap_const_lv12_89) else "0";
    icmp_ln879_13_fu_1781_p2 <= "1" when (ap_phi_mux_empty_36_phi_fu_819_p10 = ap_const_lv12_23) else "0";
    icmp_ln879_14_fu_1877_p2 <= "1" when (ap_phi_mux_empty_36_phi_fu_819_p10 = ap_const_lv12_8A) else "0";
    icmp_ln879_15_fu_1787_p2 <= "1" when (ap_phi_mux_empty_36_phi_fu_819_p10 = ap_const_lv12_24) else "0";
    icmp_ln879_16_fu_1883_p2 <= "1" when (ap_phi_mux_empty_36_phi_fu_819_p10 = ap_const_lv12_91) else "0";
    icmp_ln879_17_fu_1793_p2 <= "1" when (ap_phi_mux_empty_36_phi_fu_819_p10 = ap_const_lv12_25) else "0";
    icmp_ln879_18_fu_1911_p2 <= "1" when (ap_phi_mux_empty_36_phi_fu_819_p10 = ap_const_lv12_92) else "0";
    icmp_ln879_19_fu_1799_p2 <= "1" when (ap_phi_mux_empty_36_phi_fu_819_p10 = ap_const_lv12_2C) else "0";
    icmp_ln879_1_fu_1192_p2 <= "1" when (tmp_V_1_fu_998_p4 = tmp_V_8_fu_1060_p4) else "0";
    icmp_ln879_20_fu_1917_p2 <= "1" when (ap_phi_mux_empty_36_phi_fu_819_p10 = ap_const_lv12_93) else "0";
    icmp_ln879_21_fu_1805_p2 <= "1" when (ap_phi_mux_empty_36_phi_fu_819_p10 = ap_const_lv12_2D) else "0";
    icmp_ln879_22_fu_1949_p2 <= "1" when (ap_phi_mux_empty_36_phi_fu_819_p10 = ap_const_lv12_D2) else "0";
    icmp_ln879_23_fu_1811_p2 <= "1" when (ap_phi_mux_empty_36_phi_fu_819_p10 = ap_const_lv12_2E) else "0";
    icmp_ln879_24_fu_1955_p2 <= "1" when (ap_phi_mux_empty_36_phi_fu_819_p10 = ap_const_lv12_D3) else "0";
    icmp_ln879_25_fu_1817_p2 <= "1" when (ap_phi_mux_empty_36_phi_fu_819_p10 = ap_const_lv12_35) else "0";
    icmp_ln879_26_fu_1983_p2 <= "1" when (ap_phi_mux_empty_36_phi_fu_819_p10 = ap_const_lv12_DA) else "0";
    icmp_ln879_27_fu_1823_p2 <= "1" when (ap_phi_mux_empty_36_phi_fu_819_p10 = ap_const_lv12_36) else "0";
    icmp_ln879_28_fu_1989_p2 <= "1" when (ap_phi_mux_empty_36_phi_fu_819_p10 = ap_const_lv12_DB) else "0";
    icmp_ln879_29_fu_2151_p2 <= "1" when (ap_phi_reg_pp0_iter2_empty_reg_869 = ap_const_lv15_25) else "0";
    icmp_ln879_2_fu_1204_p2 <= "1" when (tmp_V_1_fu_998_p4 = tmp_V_9_fu_1070_p4) else "0";
    icmp_ln879_30_fu_2175_p2 <= "1" when (empty_36_reg_815 = ap_const_lv12_DC) else "0";
    icmp_ln879_31_fu_2181_p2 <= "1" when (empty_36_reg_815 = ap_const_lv12_11B) else "0";
    icmp_ln879_32_fu_2209_p2 <= "1" when (empty_36_reg_815 = ap_const_lv12_11C) else "0";
    icmp_ln879_33_fu_2215_p2 <= "1" when (empty_36_reg_815 = ap_const_lv12_124) else "0";
    icmp_ln879_34_fu_2247_p2 <= "1" when (empty_36_reg_815 = ap_const_lv12_125) else "0";
    icmp_ln879_35_fu_2253_p2 <= "1" when (empty_36_reg_815 = ap_const_lv12_12D) else "0";
    icmp_ln879_36_fu_2281_p2 <= "1" when (empty_36_reg_815 = ap_const_lv12_164) else "0";
    icmp_ln879_37_fu_2287_p2 <= "1" when (empty_36_reg_815 = ap_const_lv12_165) else "0";
    icmp_ln879_38_fu_2441_p2 <= "1" when (empty_36_reg_815 = ap_const_lv12_9) else "0";
    icmp_ln879_39_fu_2315_p2 <= "1" when (empty_36_reg_815 = ap_const_lv12_16C) else "0";
    icmp_ln879_3_fu_2009_p2 <= "1" when (ap_phi_reg_pp0_iter2_empty_reg_869 = ap_const_lv15_465) else "0";
    icmp_ln879_40_fu_2321_p2 <= "1" when (empty_36_reg_815 = ap_const_lv12_16D) else "0";
    icmp_ln879_41_fu_2349_p2 <= "1" when (empty_36_reg_815 = ap_const_lv12_16E) else "0";
    icmp_ln879_42_fu_2355_p2 <= "1" when (empty_36_reg_815 = ap_const_lv12_175) else "0";
    icmp_ln879_43_fu_2383_p2 <= "1" when (empty_36_reg_815 = ap_const_lv12_176) else "0";
    icmp_ln879_44_fu_2389_p2 <= "1" when (empty_36_reg_815 = ap_const_lv12_1A5) else "0";
    icmp_ln879_45_fu_2417_p2 <= "1" when (empty_36_reg_815 = ap_const_lv12_1AD) else "0";
    icmp_ln879_46_fu_2423_p2 <= "1" when (empty_36_reg_815 = ap_const_lv12_1AE) else "0";
    icmp_ln879_47_fu_2429_p2 <= "1" when (empty_36_reg_815 = ap_const_lv12_1B5) else "0";
    icmp_ln879_48_fu_2435_p2 <= "1" when (empty_36_reg_815 = ap_const_lv12_1B6) else "0";
    icmp_ln879_49_fu_2508_p2 <= "1" when (empty_36_reg_815 = ap_const_lv12_1C) else "0";
    icmp_ln879_4_fu_1745_p2 <= "1" when (ap_phi_mux_empty_36_phi_fu_819_p10 = ap_const_lv12_A) else "0";
    icmp_ln879_50_fu_2703_p2 <= "0" when (ap_phi_reg_pp0_iter2_empty_reg_869 = ap_const_lv15_65) else "1";
    icmp_ln879_5_fu_1751_p2 <= "1" when (ap_phi_mux_empty_36_phi_fu_819_p10 = ap_const_lv12_11) else "0";
    icmp_ln879_6_fu_1757_p2 <= "1" when (ap_phi_mux_empty_36_phi_fu_819_p10 = ap_const_lv12_12) else "0";
    icmp_ln879_7_fu_1763_p2 <= "1" when (ap_phi_mux_empty_36_phi_fu_819_p10 = ap_const_lv12_13) else "0";
    icmp_ln879_8_fu_1829_p2 <= "1" when (ap_phi_mux_empty_36_phi_fu_819_p10 = ap_const_lv12_4A) else "0";
    icmp_ln879_9_fu_1769_p2 <= "1" when (ap_phi_mux_empty_36_phi_fu_819_p10 = ap_const_lv12_1A) else "0";
    icmp_ln879_fu_1180_p2 <= "1" when (tmp_V_1_fu_998_p4 = tmp_V_7_fu_1050_p4) else "0";
    index_a_V_fu_2940_p3 <= (select_ln879_2_fu_2933_p3 & ap_const_lv1_0);
    index_e_V_fu_3156_p3 <= (select_ln879_2_reg_4107_pp0_iter3_reg & ap_const_lv2_0);
    index_p_V_fu_2964_p2 <= std_logic_vector(unsigned(zext_ln214_1_fu_2960_p1) - unsigned(zext_ln214_fu_2948_p1));
    inv_table_2_V_address0 <= zext_ln544_14_fu_2815_p1(12 - 1 downto 0);

    inv_table_2_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            inv_table_2_V_ce0 <= ap_const_logic_1;
        else 
            inv_table_2_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    inv_table_V_address0 <= zext_ln544_15_fu_2876_p1(12 - 1 downto 0);

    inv_table_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            inv_table_V_ce0 <= ap_const_logic_1;
        else 
            inv_table_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    mul_ln1352_1_fu_1485_p1 <= mul_ln1352_1_fu_1485_p10(26 - 1 downto 0);
    mul_ln1352_1_fu_1485_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_s_reg_3707),46));
    mul_ln1352_1_fu_1485_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_const_lv46_D3E09) * unsigned(mul_ln1352_1_fu_1485_p1), 46));
    mul_ln1352_2_fu_1466_p1 <= mul_ln1352_2_fu_1466_p10(26 - 1 downto 0);
    mul_ln1352_2_fu_1466_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_15_fu_1427_p3),46));
    mul_ln1352_2_fu_1466_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_const_lv46_92E14) * unsigned(mul_ln1352_2_fu_1466_p1), 46));
    mul_ln1352_6_fu_1446_p1 <= mul_ln1352_6_fu_1446_p10(26 - 1 downto 0);
    mul_ln1352_6_fu_1446_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_s_reg_3707),46));
    mul_ln1352_6_fu_1446_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_const_lv46_D3E09) * unsigned(mul_ln1352_6_fu_1446_p1), 46));
    mul_ln1352_fu_1504_p1 <= mul_ln1352_fu_1504_p10(26 - 1 downto 0);
    mul_ln1352_fu_1504_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_s_reg_3707),46));
    mul_ln1352_fu_1504_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_const_lv46_D3E09) * unsigned(mul_ln1352_fu_1504_p1), 46));
    mul_ln703_fu_3672_p1 <= ap_const_lv22_20C4(15 - 1 downto 0);
    or_ln117_fu_1859_p2 <= (icmp_ln879_12_fu_1845_p2 or icmp_ln879_10_fu_1839_p2);
    or_ln119_fu_1897_p2 <= (icmp_ln879_16_fu_1883_p2 or icmp_ln879_14_fu_1877_p2);
    or_ln121_fu_1931_p2 <= (icmp_ln879_20_fu_1917_p2 or icmp_ln879_18_fu_1911_p2);
    or_ln123_fu_1969_p2 <= (icmp_ln879_24_fu_1955_p2 or icmp_ln879_22_fu_1949_p2);
    or_ln125_fu_2164_p2 <= (icmp_ln879_28_reg_4043 or icmp_ln879_26_reg_4038);
    or_ln127_fu_2195_p2 <= (icmp_ln879_31_fu_2181_p2 or icmp_ln879_30_fu_2175_p2);
    or_ln129_fu_2229_p2 <= (icmp_ln879_33_fu_2215_p2 or icmp_ln879_32_fu_2209_p2);
    or_ln131_fu_2267_p2 <= (icmp_ln879_35_fu_2253_p2 or icmp_ln879_34_fu_2247_p2);
    or_ln133_fu_2301_p2 <= (icmp_ln879_37_fu_2287_p2 or icmp_ln879_36_fu_2281_p2);
    or_ln135_fu_2335_p2 <= (icmp_ln879_40_fu_2321_p2 or icmp_ln879_39_fu_2315_p2);
    or_ln137_fu_2369_p2 <= (icmp_ln879_42_fu_2355_p2 or icmp_ln879_41_fu_2349_p2);
    or_ln139_fu_2403_p2 <= (icmp_ln879_44_fu_2389_p2 or icmp_ln879_43_fu_2383_p2);
    or_ln141_fu_2888_p2 <= (icmp_ln879_46_reg_4075 or icmp_ln879_45_reg_4070);
    or_ln143_fu_2906_p2 <= (icmp_ln879_48_reg_4086 or icmp_ln879_47_reg_4081);
    or_ln144_fu_1216_p2 <= (data_valid_out_V_1_fu_1210_p2 or data_valid_inn_V_1_fu_1186_p2);
    or_ln412_fu_3616_p2 <= (tmp_34_fu_3598_p3 or r_fu_3610_p2);
    or_ln59_fu_2036_p2 <= (icmp_ln879_7_reg_3958 or icmp_ln879_6_reg_3953);
    or_ln61_fu_2055_p2 <= (icmp_ln879_9_reg_3966 or icmp_ln879_11_reg_3971);
    or_ln63_fu_2078_p2 <= (icmp_ln879_15_reg_3984 or icmp_ln879_13_reg_3979);
    or_ln65_fu_2097_p2 <= (icmp_ln879_19_reg_4000 or icmp_ln879_17_reg_3993);
    or_ln67_fu_2116_p2 <= (icmp_ln879_23_reg_4012 or icmp_ln879_21_reg_4007);
    or_ln69_fu_2135_p2 <= (icmp_ln879_27_reg_4025 or icmp_ln879_25_reg_4020);
    or_ln74_fu_2466_p2 <= (icmp_ln879_5_reg_3945 or icmp_ln879_4_reg_3939);
    or_ln80_fu_2521_p2 <= (icmp_ln879_49_fu_2508_p2 or icmp_ln879_15_reg_3984);
    or_ln95_fu_2641_p2 <= (icmp_ln879_49_fu_2508_p2 or icmp_ln879_11_reg_3971);
    or_ln97_fu_2661_p2 <= (icmp_ln879_17_reg_3993 or icmp_ln879_15_reg_3984);
    p_Repl2_16_fu_1240_p2 <= (tmp_V_12_fu_1096_p3 and data_valid_out_V_1_fu_1210_p2);
    p_Repl2_s_fu_1228_p2 <= (tmp_V_10_fu_1080_p3 and data_valid_inn_V_1_fu_1186_p2);
    p_Result_100_fu_1673_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_fu_1667_p3),12));
    p_Result_101_fu_1685_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1_fu_1677_p3),15));
    p_Result_102_fu_1623_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_2_fu_1617_p3),12));
    p_Result_103_fu_1635_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_3_fu_1627_p3),15));
    p_Result_104_fu_1573_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_4_fu_1567_p3),12));
    p_Result_105_fu_1585_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_5_fu_1577_p3),15));
    p_Result_106_fu_1717_p4 <= ((trunc_ln647_8_reg_3772_pp0_iter1_reg & trunc_ln647_7_reg_3767_pp0_iter1_reg) & trunc_ln647_6_reg_3762_pp0_iter1_reg);
    p_Result_107_fu_1725_p4 <= ((reg_986_pp0_iter1_reg & reg_982_pp0_iter1_reg) & reg_978_pp0_iter1_reg);
    
    p_Result_109_fu_1338_p4_proc : process(xs_V_1_fu_1333_p2)
    begin
        p_Result_109_fu_1338_p4 <= xs_V_1_fu_1333_p2;
        p_Result_109_fu_1338_p4(30) <= ap_const_lv1_0(0);
    end process;

    p_Result_110_fu_1520_p4 <= ret_V_45_reg_3849(50 downto 25);
    p_Result_112_fu_3249_p4 <= ret_V_50_reg_4289(42 downto 15);
    p_Result_113_fu_3304_p4 <= ret_V_51_reg_4294(42 downto 15);
    p_Result_115_fu_3381_p4 <= grp_fu_3367_p2(45 downto 21);
    p_Result_116_fu_3501_p4 <= ret_V_56_reg_4436(42 downto 15);
    p_Result_117_fu_3566_p4 <= ret_V_57_reg_4466(40 downto 16);
    p_Result_12_fu_1372_p3 <= (trunc_ln851_fu_1368_p1 & ap_const_lv11_0);
    p_Result_15_fu_2769_p3 <= (tmp_s_fu_2759_p4 & ap_const_lv11_0);
    p_Result_16_fu_2830_p3 <= (tmp_10_fu_2820_p4 & ap_const_lv4_0);
    p_Result_23_fu_3646_p11 <= (((((((((ap_const_lv1_1 & tmp_V_1_reg_3689_pp0_iter5_reg) & ptcalc_eta_V_fu_3585_p1) & p_Val2_77_fu_3640_p2) & ap_const_lv4_0) & p_Val2_78_reg_4049_pp0_iter5_reg) & ap_phi_reg_pp0_iter5_p_Val2_71_reg_909) & p_Repl2_16_reg_3752_pp0_iter5_reg) & data_valid_mid_V_reg_3746_pp0_iter5_reg) & p_Repl2_s_reg_3740_pp0_iter5_reg);
    p_Result_51_fu_1362_p2 <= "1" when (signed(t_V_fu_1354_p3) < signed(ap_const_lv59_7FFFFFFFFFE0001)) else "0";
    p_Result_60_fu_2753_p2 <= "1" when (signed(tmp_19_fu_2739_p3) < signed(ap_const_lv38_3FFFFFFC01)) else "0";
    p_Result_96_fu_3430_p4 <= ((tmp_V_reg_3684_pp0_iter4_reg & tmp_V_1_reg_3689_pp0_iter4_reg) & ap_const_lv32_0);
    p_Result_97_fu_3471_p4 <= ((ret_V_3_reg_3735_pp0_iter4_reg & tmp_V_1_reg_3689_pp0_iter4_reg) & ap_const_lv32_0);
    p_Result_98_fu_1246_p4 <= ((p_Repl2_16_fu_1240_p2 & data_valid_mid_V_fu_1234_p2) & p_Repl2_s_fu_1228_p2);
    p_Result_99_fu_3516_p7 <= (((((ap_const_lv1_1 & tmp_V_1_reg_3689_pp0_iter5_reg) & ap_const_lv29_0) & p_Repl2_16_reg_3752_pp0_iter5_reg) & data_valid_mid_V_reg_3746_pp0_iter5_reg) & p_Repl2_s_reg_3740_pp0_iter5_reg);
    p_Result_s_37_fu_2747_p2 <= "1" when (signed(tmp_19_fu_2739_p3) < signed(ap_const_lv38_3FFFFFFFF9)) else "0";
    p_Val2_15_fu_1427_p3 <= (tmp_8_reg_3715 & ap_const_lv8_0);
    p_Val2_20_fu_1348_p3 <= 
        p_Result_109_fu_1338_p4 when (p_Result_50_reg_3824(0) = '1') else 
        p_Result_108_reg_3817;
    p_Val2_24_fu_1534_p2 <= std_logic_vector(unsigned(p_Result_110_fu_1520_p4) + unsigned(shl_ln703_fu_1529_p2));
    p_Val2_29_fu_2723_p3 <= 
        sub_ln703_reg_4055 when (p_Val2_78_reg_4049(0) = '1') else 
        p_Val2_25_reg_833;
    p_Val2_39_fu_3239_p3 <= 
        params_p_2s_table_V_5_reg_4245 when (do_2s_assign_reg_886_pp0_iter3_reg(0) = '1') else 
        params_p_3s_table_V_5_reg_4250;
    p_Val2_41_fu_3292_p3 <= 
        params_p_2s_table_V_q1 when (do_2s_assign_reg_886_pp0_iter3_reg(0) = '1') else 
        params_p_3s_table_V_q1;
        p_Val2_51_cast_fu_3245_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_39_fu_3239_p3),28));

        p_Val2_53_cast_fu_3300_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_41_fu_3292_p3),28));

    p_Val2_54_fu_3533_p3 <= 
        params_e_2s_table_V_q0 when (do_2s_assign_reg_886_pp0_iter5_reg(0) = '1') else 
        sext_ln203_1_fu_3529_p1;
    p_Val2_55_fu_3489_p3 <= 
        params_e_2s_table_V_q0 when (do_2s_assign_reg_886_pp0_iter4_reg(0) = '1') else 
        sext_ln203_3_fu_3485_p1;
    p_Val2_60_fu_3406_p2 <= std_logic_vector(unsigned(corr_V_fu_3401_p2) - unsigned(p_Result_115_fu_3381_p4));
    p_Val2_63_fu_3579_p2 <= std_logic_vector(unsigned(corr_V_1_fu_3575_p2) - unsigned(p_Result_117_fu_3566_p4));
    p_Val2_69_fu_1298_p3 <= (sub_ln731_reg_3777 & ap_const_lv2_0);
        p_Val2_70_cast_fu_3497_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_55_fu_3489_p3),28));

    p_Val2_72_fu_2996_p3 <= 
        inv_table_2_V_q0 when (do_2s_assign_reg_886(0) = '1') else 
        zext_ln27_fu_2992_p1;
    p_Val2_73_fu_3046_p3 <= 
        sext_ln203_fu_3004_p1 when (do_2s_assign_reg_886(0) = '1') else 
        params_a_3s_table_V_q0;
    p_Val2_74_fu_3258_p2 <= std_logic_vector(signed(p_Val2_51_cast_fu_3245_p1) + signed(p_Result_112_fu_3249_p4));
    p_Val2_75_fu_3313_p2 <= std_logic_vector(signed(p_Val2_53_cast_fu_3300_p1) + signed(p_Result_113_fu_3304_p4));
    p_Val2_76_fu_3510_p2 <= std_logic_vector(signed(p_Val2_70_cast_fu_3497_p1) + signed(p_Result_116_fu_3501_p4));
    p_Val2_77_fu_3640_p2 <= std_logic_vector(unsigned(ptcalc_pt_V_fu_3588_p4) + unsigned(zext_ln415_fu_3636_p1));
    p_Val2_s_fu_1114_p3 <= (tmp_6_fu_1104_p4 & ap_const_lv8_0);

    params_a_2s_table_V_address0_assign_proc : process(ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_enable_reg_pp0_iter2, zext_ln544_2_fu_2974_p1, ap_block_pp0_stage2, zext_ln544_3_fu_3013_p1, ap_block_pp0_stage3)
    begin
        if ((ap_enable_reg_pp0_iter2 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                params_a_2s_table_V_address0 <= zext_ln544_3_fu_3013_p1(7 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                params_a_2s_table_V_address0 <= zext_ln544_2_fu_2974_p1(7 - 1 downto 0);
            else 
                params_a_2s_table_V_address0 <= "XXXXXXX";
            end if;
        else 
            params_a_2s_table_V_address0 <= "XXXXXXX";
        end if; 
    end process;


    params_a_2s_table_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_enable_reg_pp0_iter2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            params_a_2s_table_V_ce0 <= ap_const_logic_1;
        else 
            params_a_2s_table_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    params_a_3s_table_V_address0_assign_proc : process(ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_enable_reg_pp0_iter2, zext_ln544_2_fu_2974_p1, ap_block_pp0_stage2, zext_ln544_3_fu_3013_p1, ap_block_pp0_stage3)
    begin
        if ((ap_enable_reg_pp0_iter2 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                params_a_3s_table_V_address0 <= zext_ln544_3_fu_3013_p1(6 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                params_a_3s_table_V_address0 <= zext_ln544_2_fu_2974_p1(6 - 1 downto 0);
            else 
                params_a_3s_table_V_address0 <= "XXXXXX";
            end if;
        else 
            params_a_3s_table_V_address0 <= "XXXXXX";
        end if; 
    end process;


    params_a_3s_table_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_enable_reg_pp0_iter2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            params_a_3s_table_V_ce0 <= ap_const_logic_1;
        else 
            params_a_3s_table_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    params_e_2s_table_V_address0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_block_pp0_stage0, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, zext_ln544_11_fu_3169_p1, zext_ln544_13_fu_3345_p1, zext_ln544_12_fu_3444_p1, zext_ln544_10_fu_3480_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            params_e_2s_table_V_address0 <= zext_ln544_10_fu_3480_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            params_e_2s_table_V_address0 <= zext_ln544_12_fu_3444_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            params_e_2s_table_V_address0 <= zext_ln544_13_fu_3345_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            params_e_2s_table_V_address0 <= zext_ln544_11_fu_3169_p1(8 - 1 downto 0);
        else 
            params_e_2s_table_V_address0 <= "XXXXXXXX";
        end if; 
    end process;


    params_e_2s_table_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            params_e_2s_table_V_ce0 <= ap_const_logic_1;
        else 
            params_e_2s_table_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    params_e_3s_table_V_address0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_block_pp0_stage0, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, zext_ln544_11_fu_3169_p1, zext_ln544_13_fu_3345_p1, zext_ln544_12_fu_3444_p1, zext_ln544_10_fu_3480_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            params_e_3s_table_V_address0 <= zext_ln544_10_fu_3480_p1(7 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            params_e_3s_table_V_address0 <= zext_ln544_12_fu_3444_p1(7 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            params_e_3s_table_V_address0 <= zext_ln544_13_fu_3345_p1(7 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            params_e_3s_table_V_address0 <= zext_ln544_11_fu_3169_p1(7 - 1 downto 0);
        else 
            params_e_3s_table_V_address0 <= "XXXXXXX";
        end if; 
    end process;


    params_e_3s_table_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            params_e_3s_table_V_ce0 <= ap_const_logic_1;
        else 
            params_e_3s_table_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    params_p_2s_table_V_address0_assign_proc : process(ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0, ap_block_pp0_stage2, zext_ln544_5_fu_2986_p1, ap_block_pp0_stage3, zext_ln544_7_fu_3028_p1, zext_ln544_6_fu_3059_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            params_p_2s_table_V_address0 <= zext_ln544_6_fu_3059_p1(9 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            params_p_2s_table_V_address0 <= zext_ln544_7_fu_3028_p1(9 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            params_p_2s_table_V_address0 <= zext_ln544_5_fu_2986_p1(9 - 1 downto 0);
        else 
            params_p_2s_table_V_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    params_p_2s_table_V_address1_assign_proc : process(ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter4, ap_block_pp0_stage0, ap_block_pp0_stage2, ap_block_pp0_stage3, zext_ln544_9_fu_3040_p1, zext_ln544_8_fu_3229_p1, zext_ln544_4_fu_3335_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            params_p_2s_table_V_address1 <= zext_ln544_4_fu_3335_p1(9 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            params_p_2s_table_V_address1 <= zext_ln544_8_fu_3229_p1(9 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            params_p_2s_table_V_address1 <= zext_ln544_9_fu_3040_p1(9 - 1 downto 0);
        else 
            params_p_2s_table_V_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    params_p_2s_table_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            params_p_2s_table_V_ce0 <= ap_const_logic_1;
        else 
            params_p_2s_table_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    params_p_2s_table_V_ce1_assign_proc : process(ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter4)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            params_p_2s_table_V_ce1 <= ap_const_logic_1;
        else 
            params_p_2s_table_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    params_p_3s_table_V_address0_assign_proc : process(ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0, ap_block_pp0_stage2, zext_ln544_5_fu_2986_p1, ap_block_pp0_stage3, zext_ln544_7_fu_3028_p1, zext_ln544_6_fu_3059_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            params_p_3s_table_V_address0 <= zext_ln544_6_fu_3059_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            params_p_3s_table_V_address0 <= zext_ln544_7_fu_3028_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            params_p_3s_table_V_address0 <= zext_ln544_5_fu_2986_p1(8 - 1 downto 0);
        else 
            params_p_3s_table_V_address0 <= "XXXXXXXX";
        end if; 
    end process;


    params_p_3s_table_V_address1_assign_proc : process(ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter4, ap_block_pp0_stage0, ap_block_pp0_stage2, ap_block_pp0_stage3, zext_ln544_9_fu_3040_p1, zext_ln544_8_fu_3229_p1, zext_ln544_4_fu_3335_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            params_p_3s_table_V_address1 <= zext_ln544_4_fu_3335_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            params_p_3s_table_V_address1 <= zext_ln544_8_fu_3229_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            params_p_3s_table_V_address1 <= zext_ln544_9_fu_3040_p1(8 - 1 downto 0);
        else 
            params_p_3s_table_V_address1 <= "XXXXXXXX";
        end if; 
    end process;


    params_p_3s_table_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            params_p_3s_table_V_ce0 <= ap_const_logic_1;
        else 
            params_p_3s_table_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    params_p_3s_table_V_ce1_assign_proc : process(ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter4)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            params_p_3s_table_V_ce1 <= ap_const_logic_1;
        else 
            params_p_3s_table_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    phimod_V_2_fu_3103_p3 <= 
        phimod_V_fu_3098_p2 when (tmp_V_3_reg_3702_pp0_iter3_reg(0) = '1') else 
        mul_ln703_reg_4234;
    phimod_V_fu_3098_p2 <= std_logic_vector(unsigned(ap_const_lv22_0) - unsigned(mul_ln703_reg_4234));

    pl2ptcalc_V_0_ack_out_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_logic_1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            pl2ptcalc_V_0_ack_out <= ap_const_logic_1;
        else 
            pl2ptcalc_V_0_ack_out <= ap_const_logic_0;
        end if; 
    end process;

    ptcalc2mtc_V <= ptcalc2mtc_V_1_data_reg;

    ptcalc2mtc_V_1_data_in_assign_proc : process(ap_CS_fsm_pp0_stage0, p_Result_96_fu_3430_p4, p_Result_97_fu_3471_p4, p_Result_99_fu_3516_p7, p_Result_23_fu_3646_p11, ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_01001, ap_condition_2958, ap_condition_2963, ap_condition_2969)
    begin
        if ((ap_enable_reg_pp0_iter5 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_2969)) then 
                ptcalc2mtc_V_1_data_in <= p_Result_23_fu_3646_p11;
            elsif ((ap_const_boolean_1 = ap_condition_2963)) then 
                ptcalc2mtc_V_1_data_in <= p_Result_99_fu_3516_p7;
            elsif ((ap_const_boolean_1 = ap_condition_2958)) then 
                ptcalc2mtc_V_1_data_in <= p_Result_97_fu_3471_p4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ptcalc2mtc_V_1_data_in <= p_Result_96_fu_3430_p4;
            else 
                ptcalc2mtc_V_1_data_in <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            ptcalc2mtc_V_1_data_in <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    ptcalc2mtc_V_1_vld_in_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, tmp_V_reg_3684_pp0_iter4_reg, tmp_V_reg_3684_pp0_iter5_reg, ret_V_3_reg_3735_pp0_iter5_reg, p_Result_98_reg_3758_pp0_iter5_reg, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter5)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or (not((p_Result_98_reg_3758_pp0_iter5_reg = ap_const_lv3_0)) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ret_V_3_reg_3735_pp0_iter5_reg = ap_const_lv1_1) and (tmp_V_reg_3684_pp0_iter5_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ret_V_3_reg_3735_pp0_iter5_reg = ap_const_lv1_1) and (tmp_V_reg_3684_pp0_iter5_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((tmp_V_reg_3684_pp0_iter4_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            ptcalc2mtc_V_1_vld_in <= ap_const_logic_1;
        else 
            ptcalc2mtc_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    ptcalc2mtc_V_ap_vld <= ptcalc2mtc_V_1_vld_reg;
    ptcalc_eta_V_fu_3585_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_20_reg_4411),14));
    ptcalc_pt_V_fu_3588_p4 <= p_Val2_63_fu_3579_p2(21 downto 14);
    r_fu_3610_p2 <= "0" when (trunc_ln718_fu_3606_p1 = ap_const_lv13_0) else "1";
    ret_V_28_fu_3008_p2 <= (index_a_V_reg_4112 or ap_const_lv7_1);
    ret_V_29_fu_2980_p2 <= (sext_ln214_fu_2970_p1 or ap_const_lv12_1);
    ret_V_30_fu_3054_p2 <= std_logic_vector(unsigned(ap_const_lv13_2) + unsigned(zext_ln215_1_reg_4153));
    ret_V_31_fu_3022_p2 <= std_logic_vector(unsigned(ap_const_lv13_3) + unsigned(zext_ln215_1_fu_3019_p1));
    ret_V_32_fu_3224_p2 <= std_logic_vector(unsigned(ap_const_lv13_4) + unsigned(zext_ln215_1_reg_4153_pp0_iter3_reg));
    ret_V_33_fu_3034_p2 <= std_logic_vector(unsigned(ap_const_lv13_5) + unsigned(zext_ln215_1_fu_3019_p1));
    ret_V_34_fu_3163_p2 <= (index_e_V_fu_3156_p3 or ap_const_lv8_1);
    ret_V_35_fu_3439_p2 <= (index_e_V_reg_4272_pp0_iter4_reg or ap_const_lv8_2);
    ret_V_36_fu_3340_p2 <= (index_e_V_reg_4272 or ap_const_lv8_3);
    ret_V_3_fu_1222_p2 <= (or_ln144_fu_1216_p2 or data_valid_mid_V_2_fu_1198_p2);
    ret_V_41_fu_1697_p2 <= std_logic_vector(unsigned(zext_ln700_fu_1689_p1) - unsigned(zext_ln1193_fu_1693_p1));
    ret_V_42_fu_1647_p2 <= std_logic_vector(unsigned(zext_ln700_1_fu_1639_p1) - unsigned(zext_ln1193_1_fu_1643_p1));
    ret_V_43_fu_1597_p2 <= std_logic_vector(unsigned(zext_ln700_2_fu_1589_p1) - unsigned(zext_ln1193_2_fu_1593_p1));
    ret_V_46_fu_3666_p0 <= ret_V_46_fu_3666_p00(16 - 1 downto 0);
    ret_V_46_fu_3666_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_70_reg_3874),41));
    ret_V_48_fu_3140_p2 <= std_logic_vector(unsigned(zext_ln703_6_cast_fu_3109_p4) - unsigned(rhs_V_fu_3132_p3));
    ret_V_49_fu_3181_p0 <= sext_ln1352_fu_3178_p1(25 - 1 downto 0);
    ret_V_49_fu_3181_p1 <= empty_39_reg_4189;
    ret_V_49_fu_3181_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(ret_V_49_fu_3181_p0) * signed(ret_V_49_fu_3181_p1))), 46));
    ret_V_50_fu_3190_p0 <= sext_ln1352_fu_3178_p1(25 - 1 downto 0);
    ret_V_50_fu_3190_p1 <= empty_40_reg_4224;
    ret_V_50_fu_3190_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(ret_V_50_fu_3190_p0) * signed(ret_V_50_fu_3190_p1))), 46));
    ret_V_51_fu_3199_p0 <= sext_ln1352_fu_3178_p1(25 - 1 downto 0);
    ret_V_51_fu_3199_p1 <= empty_41_reg_4229;
    ret_V_51_fu_3199_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(ret_V_51_fu_3199_p0) * signed(ret_V_51_fu_3199_p1))), 46));
    ret_V_55_fu_3456_p0 <= sext_ln1352_4_fu_3453_p1(25 - 1 downto 0);
    ret_V_55_fu_3456_p1 <= empty_42_reg_4330;
    ret_V_55_fu_3456_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(ret_V_55_fu_3456_p0) * signed(ret_V_55_fu_3456_p1))), 48));
    ret_V_56_fu_3465_p0 <= sext_ln1352_4_fu_3453_p1(25 - 1 downto 0);
    ret_V_56_fu_3465_p1 <= empty_43_reg_4406;
    ret_V_56_fu_3465_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(ret_V_56_fu_3465_p0) * signed(ret_V_56_fu_3465_p1))), 48));
    ret_V_57_fu_3678_p0 <= ret_V_57_fu_3678_p00(17 - 1 downto 0);
    ret_V_57_fu_3678_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_62_reg_4395),45));
    rhs_V_fu_3132_p3 <= (empty_38_fu_3124_p3 & ap_const_lv3_0);
    rsp_table_V_address0 <= zext_ln544_fu_1439_p1(12 - 1 downto 0);

    rsp_table_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            rsp_table_V_ce0 <= ap_const_logic_1;
        else 
            rsp_table_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    sel_tmp5_fu_2922_p2 <= (do_2s_assign_reg_886 xor ap_const_lv1_1);
    select_ln101_1_fu_2695_p3 <= 
        select_ln101_fu_2688_p3 when (or_ln69_fu_2135_p2(0) = '1') else 
        select_ln99_1_fu_2680_p3;
    select_ln101_fu_2688_p3 <= 
        ap_const_lv6_2A when (icmp_ln879_27_reg_4025(0) = '1') else 
        ap_const_lv6_29;
    select_ln117_1_fu_1865_p3 <= 
        select_ln117_fu_1851_p3 when (or_ln117_fu_1859_p2(0) = '1') else 
        zext_ln879_1_fu_1835_p1;
    select_ln117_fu_1851_p3 <= 
        ap_const_lv2_3 when (icmp_ln879_12_fu_1845_p2(0) = '1') else 
        ap_const_lv2_2;
    select_ln119_1_fu_1903_p3 <= 
        select_ln119_fu_1889_p3 when (or_ln119_fu_1897_p2(0) = '1') else 
        zext_ln117_fu_1873_p1;
    select_ln119_fu_1889_p3 <= 
        ap_const_lv3_5 when (icmp_ln879_16_fu_1883_p2(0) = '1') else 
        ap_const_lv3_4;
    select_ln121_1_fu_1937_p3 <= 
        select_ln121_fu_1923_p3 when (or_ln121_fu_1931_p2(0) = '1') else 
        select_ln119_1_fu_1903_p3;
    select_ln121_fu_1923_p3 <= 
        ap_const_lv3_7 when (icmp_ln879_20_fu_1917_p2(0) = '1') else 
        ap_const_lv3_6;
    select_ln123_1_fu_1975_p3 <= 
        select_ln123_fu_1961_p3 when (or_ln123_fu_1969_p2(0) = '1') else 
        zext_ln121_fu_1945_p1;
    select_ln123_fu_1961_p3 <= 
        ap_const_lv4_9 when (icmp_ln879_24_fu_1955_p2(0) = '1') else 
        ap_const_lv4_8;
    select_ln125_1_fu_2168_p3 <= 
        select_ln125_fu_2157_p3 when (or_ln125_fu_2164_p2(0) = '1') else 
        select_ln123_1_reg_4033;
    select_ln125_fu_2157_p3 <= 
        ap_const_lv4_B when (icmp_ln879_28_reg_4043(0) = '1') else 
        ap_const_lv4_A;
    select_ln127_1_fu_2201_p3 <= 
        select_ln127_fu_2187_p3 when (or_ln127_fu_2195_p2(0) = '1') else 
        select_ln125_1_fu_2168_p3;
    select_ln127_fu_2187_p3 <= 
        ap_const_lv4_D when (icmp_ln879_31_fu_2181_p2(0) = '1') else 
        ap_const_lv4_C;
    select_ln129_1_fu_2235_p3 <= 
        select_ln129_fu_2221_p3 when (or_ln129_fu_2229_p2(0) = '1') else 
        select_ln127_1_fu_2201_p3;
    select_ln129_fu_2221_p3 <= 
        ap_const_lv4_F when (icmp_ln879_33_fu_2215_p2(0) = '1') else 
        ap_const_lv4_E;
    select_ln131_1_fu_2273_p3 <= 
        select_ln131_fu_2259_p3 when (or_ln131_fu_2267_p2(0) = '1') else 
        zext_ln129_fu_2243_p1;
    select_ln131_fu_2259_p3 <= 
        ap_const_lv5_11 when (icmp_ln879_35_fu_2253_p2(0) = '1') else 
        ap_const_lv5_10;
    select_ln133_1_fu_2307_p3 <= 
        select_ln133_fu_2293_p3 when (or_ln133_fu_2301_p2(0) = '1') else 
        select_ln131_1_fu_2273_p3;
    select_ln133_fu_2293_p3 <= 
        ap_const_lv5_13 when (icmp_ln879_37_fu_2287_p2(0) = '1') else 
        ap_const_lv5_12;
    select_ln135_1_fu_2341_p3 <= 
        select_ln135_fu_2327_p3 when (or_ln135_fu_2335_p2(0) = '1') else 
        select_ln133_1_fu_2307_p3;
    select_ln135_fu_2327_p3 <= 
        ap_const_lv5_15 when (icmp_ln879_40_fu_2321_p2(0) = '1') else 
        ap_const_lv5_14;
    select_ln137_1_fu_2375_p3 <= 
        select_ln137_fu_2361_p3 when (or_ln137_fu_2369_p2(0) = '1') else 
        select_ln135_1_fu_2341_p3;
    select_ln137_fu_2361_p3 <= 
        ap_const_lv5_17 when (icmp_ln879_42_fu_2355_p2(0) = '1') else 
        ap_const_lv5_16;
    select_ln139_1_fu_2409_p3 <= 
        select_ln139_fu_2395_p3 when (or_ln139_fu_2403_p2(0) = '1') else 
        select_ln137_1_fu_2375_p3;
    select_ln139_fu_2395_p3 <= 
        ap_const_lv5_19 when (icmp_ln879_44_fu_2389_p2(0) = '1') else 
        ap_const_lv5_18;
    select_ln141_1_fu_2892_p3 <= 
        select_ln141_fu_2881_p3 when (or_ln141_fu_2888_p2(0) = '1') else 
        select_ln139_1_reg_4065;
    select_ln141_fu_2881_p3 <= 
        ap_const_lv5_1B when (icmp_ln879_46_reg_4075(0) = '1') else 
        ap_const_lv5_1A;
    select_ln143_1_fu_2910_p3 <= 
        select_ln143_fu_2899_p3 when (or_ln143_fu_2906_p2(0) = '1') else 
        select_ln141_1_fu_2892_p3;
    select_ln143_fu_2899_p3 <= 
        ap_const_lv5_1D when (icmp_ln879_48_reg_4086(0) = '1') else 
        ap_const_lv5_1C;
    select_ln57_fu_2018_p3 <= 
        ap_const_lv2_2 when (icmp_ln879_5_reg_3945(0) = '1') else 
        zext_ln879_fu_2015_p1;
    select_ln59_1_fu_2040_p3 <= 
        select_ln59_fu_2029_p3 when (or_ln59_fu_2036_p2(0) = '1') else 
        zext_ln57_fu_2025_p1;
    select_ln59_fu_2029_p3 <= 
        ap_const_lv3_4 when (icmp_ln879_7_reg_3958(0) = '1') else 
        ap_const_lv3_3;
    select_ln61_1_fu_2059_p3 <= 
        select_ln61_fu_2048_p3 when (or_ln61_fu_2055_p2(0) = '1') else 
        select_ln59_1_fu_2040_p3;
    select_ln61_fu_2048_p3 <= 
        ap_const_lv3_6 when (icmp_ln879_11_reg_3971(0) = '1') else 
        ap_const_lv3_5;
    select_ln63_1_fu_2082_p3 <= 
        select_ln63_fu_2071_p3 when (or_ln63_fu_2078_p2(0) = '1') else 
        zext_ln61_fu_2067_p1;
    select_ln63_fu_2071_p3 <= 
        ap_const_lv4_8 when (icmp_ln879_15_reg_3984(0) = '1') else 
        ap_const_lv4_7;
    select_ln65_1_fu_2101_p3 <= 
        select_ln65_fu_2090_p3 when (or_ln65_fu_2097_p2(0) = '1') else 
        select_ln63_1_fu_2082_p3;
    select_ln65_fu_2090_p3 <= 
        ap_const_lv4_A when (icmp_ln879_19_reg_4000(0) = '1') else 
        ap_const_lv4_9;
    select_ln67_1_fu_2120_p3 <= 
        select_ln67_fu_2109_p3 when (or_ln67_fu_2116_p2(0) = '1') else 
        select_ln65_1_fu_2101_p3;
    select_ln67_fu_2109_p3 <= 
        ap_const_lv4_C when (icmp_ln879_23_reg_4012(0) = '1') else 
        ap_const_lv4_B;
    select_ln69_1_fu_2139_p3 <= 
        select_ln69_fu_2128_p3 when (or_ln69_fu_2135_p2(0) = '1') else 
        select_ln67_1_fu_2120_p3;
    select_ln69_fu_2128_p3 <= 
        ap_const_lv4_E when (icmp_ln879_27_reg_4025(0) = '1') else 
        ap_const_lv4_D;
    select_ln72_fu_2447_p3 <= 
        ap_const_lv4_F when (icmp_ln879_38_fu_2441_p2(0) = '1') else 
        select_ln69_1_fu_2139_p3;
    select_ln74_1_fu_2470_p3 <= 
        select_ln74_fu_2459_p3 when (or_ln74_fu_2466_p2(0) = '1') else 
        zext_ln72_fu_2455_p1;
    select_ln74_fu_2459_p3 <= 
        ap_const_lv5_11 when (icmp_ln879_5_reg_3945(0) = '1') else 
        ap_const_lv5_10;
    select_ln76_1_fu_2485_p3 <= 
        select_ln76_fu_2478_p3 when (or_ln59_fu_2036_p2(0) = '1') else 
        select_ln74_1_fu_2470_p3;
    select_ln76_fu_2478_p3 <= 
        ap_const_lv5_13 when (icmp_ln879_7_reg_3958(0) = '1') else 
        ap_const_lv5_12;
    select_ln78_1_fu_2500_p3 <= 
        select_ln78_fu_2493_p3 when (or_ln61_fu_2055_p2(0) = '1') else 
        select_ln76_1_fu_2485_p3;
    select_ln78_fu_2493_p3 <= 
        ap_const_lv5_15 when (icmp_ln879_11_reg_3971(0) = '1') else 
        ap_const_lv5_14;
    select_ln80_1_fu_2526_p3 <= 
        select_ln80_fu_2514_p3 when (or_ln80_fu_2521_p2(0) = '1') else 
        select_ln78_1_fu_2500_p3;
    select_ln80_fu_2514_p3 <= 
        ap_const_lv5_17 when (icmp_ln879_15_reg_3984(0) = '1') else 
        ap_const_lv5_16;
    select_ln82_1_fu_2541_p3 <= 
        select_ln82_fu_2534_p3 when (or_ln65_fu_2097_p2(0) = '1') else 
        select_ln80_1_fu_2526_p3;
    select_ln82_fu_2534_p3 <= 
        ap_const_lv5_19 when (icmp_ln879_19_reg_4000(0) = '1') else 
        ap_const_lv5_18;
    select_ln84_1_fu_2556_p3 <= 
        select_ln84_fu_2549_p3 when (or_ln67_fu_2116_p2(0) = '1') else 
        select_ln82_1_fu_2541_p3;
    select_ln84_fu_2549_p3 <= 
        ap_const_lv5_1B when (icmp_ln879_23_reg_4012(0) = '1') else 
        ap_const_lv5_1A;
    select_ln851_1_fu_2799_p3 <= 
        trunc_ln851_2_fu_2783_p4 when (icmp_ln851_1_fu_2777_p2(0) = '1') else 
        add_ln851_1_fu_2793_p2;
    select_ln851_2_fu_2860_p3 <= 
        trunc_ln851_3_fu_2844_p4 when (icmp_ln851_2_fu_2838_p2(0) = '1') else 
        add_ln851_2_fu_2854_p2;
    select_ln851_fu_1402_p3 <= 
        trunc_ln_fu_1386_p4 when (icmp_ln851_fu_1380_p2(0) = '1') else 
        add_ln851_fu_1396_p2;
    select_ln86_1_fu_2571_p3 <= 
        select_ln86_fu_2564_p3 when (or_ln69_fu_2135_p2(0) = '1') else 
        select_ln84_1_fu_2556_p3;
    select_ln86_fu_2564_p3 <= 
        ap_const_lv5_1D when (icmp_ln879_27_reg_4025(0) = '1') else 
        ap_const_lv5_1C;
    select_ln879_1_fu_2715_p3 <= 
        zext_ln879_2_fu_2587_p1 when (and_ln879_fu_2709_p2(0) = '1') else 
        select_ln101_1_fu_2695_p3;
    select_ln879_2_fu_2933_p3 <= 
        zext_ln143_fu_2918_p1 when (and_ln879_1_fu_2928_p2(0) = '1') else 
        select_ln879_1_reg_4092;
    select_ln879_fu_2579_p3 <= 
        select_ln86_1_fu_2571_p3 when (icmp_ln879_29_fu_2151_p2(0) = '1') else 
        zext_ln69_fu_2147_p1;
    select_ln89_fu_2591_p3 <= 
        ap_const_lv5_1E when (icmp_ln879_38_fu_2441_p2(0) = '1') else 
        select_ln879_fu_2579_p3;
    select_ln91_1_fu_2610_p3 <= 
        select_ln91_fu_2603_p3 when (or_ln74_fu_2466_p2(0) = '1') else 
        zext_ln89_fu_2599_p1;
    select_ln91_fu_2603_p3 <= 
        ap_const_lv6_20 when (icmp_ln879_5_reg_3945(0) = '1') else 
        ap_const_lv6_1F;
    select_ln93_1_fu_2625_p3 <= 
        select_ln93_fu_2618_p3 when (or_ln59_fu_2036_p2(0) = '1') else 
        select_ln91_1_fu_2610_p3;
    select_ln93_fu_2618_p3 <= 
        ap_const_lv6_22 when (icmp_ln879_7_reg_3958(0) = '1') else 
        ap_const_lv6_21;
    select_ln95_1_fu_2646_p3 <= 
        select_ln95_fu_2633_p3 when (or_ln95_fu_2641_p2(0) = '1') else 
        select_ln93_1_fu_2625_p3;
    select_ln95_fu_2633_p3 <= 
        ap_const_lv6_24 when (icmp_ln879_49_fu_2508_p2(0) = '1') else 
        ap_const_lv6_23;
    select_ln97_1_fu_2665_p3 <= 
        select_ln97_fu_2654_p3 when (or_ln97_fu_2661_p2(0) = '1') else 
        select_ln95_1_fu_2646_p3;
    select_ln97_fu_2654_p3 <= 
        ap_const_lv6_26 when (icmp_ln879_17_reg_3993(0) = '1') else 
        ap_const_lv6_25;
    select_ln99_1_fu_2680_p3 <= 
        select_ln99_fu_2673_p3 when (or_ln67_fu_2116_p2(0) = '1') else 
        select_ln97_1_fu_2665_p3;
    select_ln99_fu_2673_p3 <= 
        ap_const_lv6_28 when (icmp_ln879_23_reg_4012(0) = '1') else 
        ap_const_lv6_27;
        sext_ln1352_3_fu_3215_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(phimod_V_2_reg_4260),44));

        sext_ln1352_4_fu_3453_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_60_reg_4400),48));

        sext_ln1352_fu_3178_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_50_reg_4266),46));

        sext_ln203_1_fu_3529_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(params_e_3s_table_V_q0),23));

        sext_ln203_2_fu_3235_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(params_e_3s_table_V_q0),23));

        sext_ln203_3_fu_3485_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(params_e_3s_table_V_q0),23));

        sext_ln203_4_fu_3373_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(params_e_3s_table_V_q0),23));

        sext_ln203_fu_3004_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(params_a_2s_table_V_q0),26));

        sext_ln214_fu_2970_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(index_p_V_fu_2964_p2),12));

        sext_ln703_1_fu_3377_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_970_p3),25));

        sext_ln703_2_fu_3541_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_54_fu_3533_p3),25));

        sext_ln728_fu_3118_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(params_a_2s_table_V_3_reg_4194),25));


    sf2ptcalc_inn_V_0_ack_out_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_logic_1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            sf2ptcalc_inn_V_0_ack_out <= ap_const_logic_1;
        else 
            sf2ptcalc_inn_V_0_ack_out <= ap_const_logic_0;
        end if; 
    end process;


    sf2ptcalc_mid_V_0_ack_out_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_logic_1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            sf2ptcalc_mid_V_0_ack_out <= ap_const_logic_1;
        else 
            sf2ptcalc_mid_V_0_ack_out <= ap_const_logic_0;
        end if; 
    end process;


    sf2ptcalc_out_V_0_ack_out_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_logic_1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            sf2ptcalc_out_V_0_ack_out <= ap_const_logic_1;
        else 
            sf2ptcalc_out_V_0_ack_out <= ap_const_logic_0;
        end if; 
    end process;

    shl_ln1_fu_2952_p3 <= (select_ln879_2_fu_2933_p3 & ap_const_lv3_0);
    shl_ln703_fu_1529_p2 <= std_logic_vector(shift_left(unsigned(sub_ln703_3_reg_3839),to_integer(unsigned('0' & ap_const_lv26_5(26-1 downto 0)))));
    sub_ln703_2_fu_3396_p2 <= std_logic_vector(signed(p_Val2_50_reg_4266_pp0_iter4_reg) - signed(add_ln703_4_fu_3391_p2));
    sub_ln703_3_fu_1434_p2 <= std_logic_vector(unsigned(p_Val2_s_reg_3707) - unsigned(p_Val2_15_fu_1427_p3));
    sub_ln703_fu_2003_p2 <= std_logic_vector(unsigned(ap_const_lv26_0) - unsigned(ap_phi_mux_p_Val2_25_phi_fu_837_p10));
    sub_ln731_fu_1268_p2 <= std_logic_vector(unsigned(z_out_V_fu_1142_p3) - unsigned(p_Val2_s_fu_1114_p3));
    t_V_fu_1354_p3 <= (p_Val2_20_fu_1348_p3 & ap_const_lv28_0);
    theta_inn_V_fu_1540_p3 <= (tmp_7_reg_3720_pp0_iter1_reg & ap_const_lv6_0);
    theta_mid_V_fu_1547_p3 <= (tmp_12_reg_3725_pp0_iter1_reg & ap_const_lv6_0);
    theta_out_V_fu_1554_p3 <= (tmp_14_reg_3730_pp0_iter1_reg & ap_const_lv6_0);
    tmp_10_fu_2820_p4 <= p_Val2_29_fu_2723_p3(11 downto 2);
    tmp_13_fu_3545_p4 <= ret_V_55_reg_4431(39 downto 15);
    tmp_19_fu_2739_p3 <= (trunc_ln1_fu_2729_p4 & ap_const_lv14_0);
    tmp_1_fu_1677_p3 <= (reg_986_pp0_iter1_reg & reg_982_pp0_iter1_reg);
    tmp_2_fu_1617_p3 <= (trunc_ln647_3_reg_3797_pp0_iter1_reg & trunc_ln647_2_reg_3792_pp0_iter1_reg);
    tmp_31_fu_3080_p3 <= (p_Val2_26_reg_851 & ap_const_lv25_0);
    tmp_34_fu_3598_p3 <= p_Val2_63_fu_3579_p2(14 downto 14);
    tmp_35_fu_3622_p3 <= p_Val2_63_fu_3579_p2(13 downto 13);
    tmp_3_fu_1627_p3 <= (reg_986_pp0_iter1_reg & reg_978_pp0_iter1_reg);
    tmp_4_fu_1567_p3 <= (trunc_ln647_5_reg_3787_pp0_iter1_reg & trunc_ln647_4_reg_3782_pp0_iter1_reg);
    tmp_5_fu_1577_p3 <= (reg_982_pp0_iter1_reg & reg_978_pp0_iter1_reg);
    tmp_6_fu_1104_p4 <= sf2ptcalc_inn_V_0_data_reg(40 downto 23);
    tmp_9_fu_1132_p4 <= sf2ptcalc_out_V_0_data_reg(40 downto 23);
    tmp_V_10_fu_1080_p3 <= sf2ptcalc_inn_V_0_data_reg(9 downto 9);
    tmp_V_11_fu_1088_p3 <= sf2ptcalc_mid_V_0_data_reg(9 downto 9);
    tmp_V_12_fu_1096_p3 <= sf2ptcalc_out_V_0_data_reg(9 downto 9);
    tmp_V_1_fu_998_p4 <= pl2ptcalc_V_0_data_reg(56 downto 36);
    tmp_V_4_fu_1026_p3 <= sf2ptcalc_inn_V_0_data_reg(62 downto 62);
    tmp_V_5_fu_1034_p3 <= sf2ptcalc_mid_V_0_data_reg(62 downto 62);
    tmp_V_6_fu_1042_p3 <= sf2ptcalc_out_V_0_data_reg(62 downto 62);
    tmp_V_7_fu_1050_p4 <= sf2ptcalc_inn_V_0_data_reg(61 downto 41);
    tmp_V_8_fu_1060_p4 <= sf2ptcalc_mid_V_0_data_reg(61 downto 41);
    tmp_V_9_fu_1070_p4 <= sf2ptcalc_out_V_0_data_reg(61 downto 41);
    tmp_V_fu_990_p3 <= pl2ptcalc_V_0_data_reg(62 downto 62);
    tmp_fu_1667_p3 <= (trunc_ln647_1_reg_3807_pp0_iter1_reg & trunc_ln647_reg_3802_pp0_iter1_reg);
    tmp_s_fu_2759_p4 <= p_Val2_29_fu_2723_p3(4 downto 2);
    trunc_ln1_fu_2729_p4 <= p_Val2_29_fu_2723_p3(25 downto 2);
    trunc_ln647_1_fu_1294_p1 <= sf2ptcalc_inn_V_0_data_reg(4 - 1 downto 0);
    trunc_ln647_2_fu_1282_p1 <= sf2ptcalc_out_V_0_data_reg(4 - 1 downto 0);
    trunc_ln647_3_fu_1286_p1 <= sf2ptcalc_inn_V_0_data_reg(4 - 1 downto 0);
    trunc_ln647_4_fu_1274_p1 <= sf2ptcalc_out_V_0_data_reg(4 - 1 downto 0);
    trunc_ln647_5_fu_1278_p1 <= sf2ptcalc_mid_V_0_data_reg(4 - 1 downto 0);
    trunc_ln647_6_fu_1256_p1 <= sf2ptcalc_out_V_0_data_reg(4 - 1 downto 0);
    trunc_ln647_7_fu_1260_p1 <= sf2ptcalc_mid_V_0_data_reg(4 - 1 downto 0);
    trunc_ln647_8_fu_1264_p1 <= sf2ptcalc_inn_V_0_data_reg(4 - 1 downto 0);
    trunc_ln647_fu_1290_p1 <= sf2ptcalc_mid_V_0_data_reg(4 - 1 downto 0);
    trunc_ln708_1_fu_1703_p4 <= ret_V_41_fu_1697_p2(19 downto 1);
    trunc_ln708_2_fu_1653_p4 <= ret_V_42_fu_1647_p2(19 downto 1);
    trunc_ln708_3_fu_1603_p4 <= ret_V_43_fu_1597_p2(19 downto 1);
    trunc_ln718_fu_3606_p1 <= p_Val2_63_fu_3579_p2(13 - 1 downto 0);
    trunc_ln728_fu_3121_p1 <= params_a_3s_table_V_3_reg_4204(25 - 1 downto 0);
    trunc_ln851_2_fu_2783_p4 <= p_Val2_29_fu_2723_p3(16 downto 5);
    trunc_ln851_3_fu_2844_p4 <= p_Val2_29_fu_2723_p3(23 downto 12);
    trunc_ln851_fu_1368_p1 <= p_Val2_20_fu_1348_p3(17 - 1 downto 0);
    trunc_ln_fu_1386_p4 <= p_Val2_20_fu_1348_p3(28 downto 17);
    xs_V_1_fu_1333_p2 <= std_logic_vector(unsigned(ap_const_lv31_0) - unsigned(p_Result_108_reg_3817));
    z_out_V_fu_1142_p3 <= (tmp_9_fu_1132_p4 & ap_const_lv8_0);
    zext_ln117_fu_1873_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln117_1_fu_1865_p3),3));
    zext_ln1193_1_fu_1643_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(theta_inn_V_fu_1540_p3),20));
    zext_ln1193_2_fu_1593_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(theta_mid_V_fu_1547_p3),20));
    zext_ln1193_fu_1693_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(theta_inn_V_fu_1540_p3),20));
    zext_ln121_fu_1945_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln121_1_fu_1937_p3),4));
    zext_ln129_fu_2243_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln129_1_fu_2235_p3),5));
    zext_ln143_fu_2918_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln143_1_fu_2910_p3),6));
    zext_ln214_1_fu_2960_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln1_fu_2952_p3),10));
    zext_ln214_fu_2948_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(index_a_V_fu_2940_p3),10));
    zext_ln215_1_fu_3019_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln214_reg_4117),13));
    zext_ln27_fu_2992_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(inv_table_V_q0),30));
    zext_ln415_fu_3636_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln415_fu_3630_p2),8));
    zext_ln544_10_fu_3480_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(index_e_V_reg_4272_pp0_iter4_reg),64));
    zext_ln544_11_fu_3169_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_34_fu_3163_p2),64));
    zext_ln544_12_fu_3444_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_35_fu_3439_p2),64));
    zext_ln544_13_fu_3345_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_36_fu_3340_p2),64));
    zext_ln544_14_fu_2815_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ibin_V_2_fu_2807_p3),64));
    zext_ln544_15_fu_2876_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ibin_V_3_fu_2868_p3),64));
    zext_ln544_1_fu_3331_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ibin_V_1_reg_4335),64));
    zext_ln544_2_fu_2974_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(index_a_V_fu_2940_p3),64));
    zext_ln544_3_fu_3013_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_28_fu_3008_p2),64));
    zext_ln544_4_fu_3335_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln214_reg_4117_pp0_iter3_reg),64));
    zext_ln544_5_fu_2986_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_29_fu_2980_p2),64));
    zext_ln544_6_fu_3059_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_30_fu_3054_p2),64));
    zext_ln544_7_fu_3028_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_31_fu_3022_p2),64));
    zext_ln544_8_fu_3229_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_32_fu_3224_p2),64));
    zext_ln544_9_fu_3040_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_33_fu_3034_p2),64));
    zext_ln544_fu_1439_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ibin_V_reg_3829),64));
    zext_ln57_fu_2025_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln57_fu_2018_p3),3));
    zext_ln61_fu_2067_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln61_1_fu_2059_p3),4));
    zext_ln69_fu_2147_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln69_1_fu_2139_p3),5));
    zext_ln700_1_fu_1639_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(theta_out_V_fu_1554_p3),20));
    zext_ln700_2_fu_1589_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(theta_out_V_fu_1554_p3),20));
    zext_ln700_fu_1689_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(theta_mid_V_fu_1547_p3),20));
    zext_ln703_6_cast_fu_3109_p4 <= ret_V_47_reg_4255(42 downto 15);
    zext_ln72_fu_2455_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln72_fu_2447_p3),5));
    zext_ln879_1_fu_1835_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln879_8_fu_1829_p2),2));
    zext_ln879_2_fu_2587_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln879_fu_2579_p3),6));
    zext_ln879_fu_2015_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln879_4_reg_3939),2));
    zext_ln89_fu_2599_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln89_fu_2591_p3),6));
end behav;
