# 7nm-FinFET-workshop


---

## ğŸ“˜ Workshop Modules

### ğŸ”¹ **Module 1**
- Road to Zetta-Scale computing
- 7nm FinFET transistor structure and benefits
- FEOL (Transistor-level innovations)
- BEOL (Interconnect and routing evolution)

ğŸ“ **Explore:** [`Module 1/`](./module-1)

---

### ğŸ”¹ **Module 2**
- NFET output & transfer curves using 7nm PDK
- CMOS inverter Voltage Transfer (VTC), transient, and AC response
- SPICE deck creation using 7nm FinFET models
- Extraction of:
  - W/L impact
  - Threshold voltage (Vt)
  - Power consumption
  - Propagation delay
  - Gain & Noise margins
  - Transconductance (gm)
  - Frequency limits
- Characterization table generation
- Lab measurement tips

ğŸ“ **Explore:** [`module-2/`](./module-2)

---

### ğŸ”¹ **Module 3**
- Introduction to Bandgap Reference (BGR)
- PTAT vs CTAT behavior and temperature drift cancellation
- Component placement & wiring in Xschem
- SPICE netlist export and simulations:
  - DC bias stability
  - Startup and settling behavior
  - Temperature sweep for Vref flatness
- Assignment submission files:
  - Schematic
  - SPICE deck
  - Plots
  - Voltage reference table
  - Observations report

ğŸ“ **Explore:** [`module-3/`](./module-3)

