Analysis & Synthesis report for uart
Fri Apr 26 17:01:52 2024
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Protected by Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for ADC_FIFO:comb_79|dcfifo:dcfifo_component
 15. Source assignments for ADC_FIFO:comb_79|dcfifo:dcfifo_component|dcfifo_ovo1:auto_generated
 16. Source assignments for ADC_FIFO:comb_79|dcfifo:dcfifo_component|dcfifo_ovo1:auto_generated|a_graycounter_b77:rdptr_g1p
 17. Source assignments for ADC_FIFO:comb_79|dcfifo:dcfifo_component|dcfifo_ovo1:auto_generated|a_graycounter_7lc:wrptr_g1p
 18. Source assignments for ADC_FIFO:comb_79|dcfifo:dcfifo_component|dcfifo_ovo1:auto_generated|altsyncram_hr81:fifo_ram
 19. Source assignments for ADC_FIFO:comb_79|dcfifo:dcfifo_component|dcfifo_ovo1:auto_generated|alt_synch_pipe_epl:rs_dgwp
 20. Source assignments for ADC_FIFO:comb_79|dcfifo:dcfifo_component|dcfifo_ovo1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe8
 21. Source assignments for ADC_FIFO:comb_79|dcfifo:dcfifo_component|dcfifo_ovo1:auto_generated|alt_synch_pipe_fpl:ws_dgrp
 22. Source assignments for ADC_FIFO:comb_79|dcfifo:dcfifo_component|dcfifo_ovo1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_0f9:dffpipe11
 23. Source assignments for sld_signaltap:auto_signaltap_0
 24. Parameter Settings for User Entity Instance: AD9226_CLK:comb_3|altpll:altpll_component
 25. Parameter Settings for User Entity Instance: clk:comb_4
 26. Parameter Settings for User Entity Instance: ADC_FIFO:comb_79|dcfifo:dcfifo_component
 27. Parameter Settings for User Entity Instance: uart_tx:comb_87
 28. Parameter Settings for User Entity Instance: uart_tx:comb_87|clk:comb_3
 29. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 30. altpll Parameter Settings by Entity Instance
 31. dcfifo Parameter Settings by Entity Instance
 32. Port Connectivity Checks: "ADC_FIFO:comb_79"
 33. Port Connectivity Checks: "clk:comb_4"
 34. Signal Tap Logic Analyzer Settings
 35. Post-Synthesis Netlist Statistics for Top Partition
 36. Elapsed Time Per Partition
 37. Connections to In-System Debugging Instance "auto_signaltap_0"
 38. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Apr 26 17:01:52 2024           ;
; Quartus Prime Version              ; 18.0.0 Build 614 04/24/2018 SJ Standard Edition ;
; Revision Name                      ; uart                                            ;
; Top-level Entity Name              ; uart                                            ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 1,539                                           ;
;     Total combinational functions  ; 859                                             ;
;     Dedicated logic registers      ; 1,200                                           ;
; Total registers                    ; 1200                                            ;
; Total pins                         ; 40                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 348,160                                         ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 1                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE10F17C8       ;                    ;
; Top-level entity name                                            ; uart               ; uart               ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-16        ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                      ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                            ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------+-------------+
; uart.v                                                             ; yes             ; User Verilog HDL File                        ; E:/FPGA_FILE/MY_UART/uart.v                                                             ;             ;
; clk.v                                                              ; yes             ; User Verilog HDL File                        ; E:/FPGA_FILE/MY_UART/clk.v                                                              ;             ;
; output_files/uart_tx.v                                             ; yes             ; User Verilog HDL File                        ; E:/FPGA_FILE/MY_UART/output_files/uart_tx.v                                             ;             ;
; AD9226_CLK.v                                                       ; yes             ; User Wizard-Generated File                   ; E:/FPGA_FILE/MY_UART/AD9226_CLK.v                                                       ;             ;
; ADC_FIFO.v                                                         ; yes             ; User Wizard-Generated File                   ; E:/FPGA_FILE/MY_UART/ADC_FIFO.v                                                         ;             ;
; altpll.tdf                                                         ; yes             ; Megafunction                                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/altpll.tdf                            ;             ;
; aglobal180.inc                                                     ; yes             ; Megafunction                                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/aglobal180.inc                        ;             ;
; stratix_pll.inc                                                    ; yes             ; Megafunction                                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/stratix_pll.inc                       ;             ;
; stratixii_pll.inc                                                  ; yes             ; Megafunction                                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/stratixii_pll.inc                     ;             ;
; cycloneii_pll.inc                                                  ; yes             ; Megafunction                                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/cycloneii_pll.inc                     ;             ;
; db/ad9226_clk_altpll.v                                             ; yes             ; Auto-Generated Megafunction                  ; E:/FPGA_FILE/MY_UART/db/ad9226_clk_altpll.v                                             ;             ;
; dcfifo.tdf                                                         ; yes             ; Megafunction                                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/dcfifo.tdf                            ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_counter.inc                       ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_add_sub.inc                       ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/altdpram.inc                          ;             ;
; a_graycounter.inc                                                  ; yes             ; Megafunction                                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/a_graycounter.inc                     ;             ;
; a_fefifo.inc                                                       ; yes             ; Megafunction                                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/a_fefifo.inc                          ;             ;
; a_gray2bin.inc                                                     ; yes             ; Megafunction                                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/a_gray2bin.inc                        ;             ;
; dffpipe.inc                                                        ; yes             ; Megafunction                                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/dffpipe.inc                           ;             ;
; alt_sync_fifo.inc                                                  ; yes             ; Megafunction                                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/alt_sync_fifo.inc                     ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_compare.inc                       ;             ;
; altsyncram_fifo.inc                                                ; yes             ; Megafunction                                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram_fifo.inc                   ;             ;
; db/dcfifo_ovo1.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; E:/FPGA_FILE/MY_UART/db/dcfifo_ovo1.tdf                                                 ;             ;
; db/a_graycounter_b77.tdf                                           ; yes             ; Auto-Generated Megafunction                  ; E:/FPGA_FILE/MY_UART/db/a_graycounter_b77.tdf                                           ;             ;
; db/a_graycounter_7lc.tdf                                           ; yes             ; Auto-Generated Megafunction                  ; E:/FPGA_FILE/MY_UART/db/a_graycounter_7lc.tdf                                           ;             ;
; db/altsyncram_hr81.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; E:/FPGA_FILE/MY_UART/db/altsyncram_hr81.tdf                                             ;             ;
; db/decode_d87.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; E:/FPGA_FILE/MY_UART/db/decode_d87.tdf                                                  ;             ;
; db/mux_t28.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; E:/FPGA_FILE/MY_UART/db/mux_t28.tdf                                                     ;             ;
; db/alt_synch_pipe_epl.tdf                                          ; yes             ; Auto-Generated Megafunction                  ; E:/FPGA_FILE/MY_UART/db/alt_synch_pipe_epl.tdf                                          ;             ;
; db/dffpipe_ve9.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; E:/FPGA_FILE/MY_UART/db/dffpipe_ve9.tdf                                                 ;             ;
; db/alt_synch_pipe_fpl.tdf                                          ; yes             ; Auto-Generated Megafunction                  ; E:/FPGA_FILE/MY_UART/db/alt_synch_pipe_fpl.tdf                                          ;             ;
; db/dffpipe_0f9.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; E:/FPGA_FILE/MY_UART/db/dffpipe_0f9.tdf                                                 ;             ;
; db/cmpr_t76.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/FPGA_FILE/MY_UART/db/cmpr_t76.tdf                                                    ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/sld_signaltap.vhd                     ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; e:/intelfpga/18.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; e:/intelfpga/18.0/quartus/libraries/megafunctions/sld_ela_control.vhd                   ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_shiftreg.tdf                      ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_constant.inc                      ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/dffeea.inc                            ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; e:/intelfpga/18.0/quartus/libraries/megafunctions/sld_mbpmg.vhd                         ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; e:/intelfpga/18.0/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd          ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; e:/intelfpga/18.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd                ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf                        ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/stratix_ram_block.inc                 ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_mux.inc                           ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_decode.inc                        ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/a_rdenreg.inc                         ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/altrom.inc                            ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/altram.inc                            ;             ;
; db/altsyncram_m524.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; E:/FPGA_FILE/MY_UART/db/altsyncram_m524.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/altdpram.tdf                          ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; e:/intelfpga/18.0/quartus/libraries/others/maxplus2/memmodes.inc                        ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/a_hdffe.inc                           ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/alt_le_rden_reg.inc                   ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.inc                        ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_mux.tdf                           ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/muxlut.inc                            ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/bypassff.inc                          ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/altshift.inc                          ;             ;
; db/mux_rsc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; E:/FPGA_FILE/MY_UART/db/mux_rsc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_decode.tdf                        ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/declut.inc                            ;             ;
; db/decode_dvf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; E:/FPGA_FILE/MY_UART/db/decode_dvf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_counter.tdf                       ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/cmpconst.inc                          ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/alt_counter_stratix.inc               ;             ;
; db/cntr_jgi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/FPGA_FILE/MY_UART/db/cntr_jgi.tdf                                                    ;             ;
; db/cmpr_sgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/FPGA_FILE/MY_UART/db/cmpr_sgc.tdf                                                    ;             ;
; db/cntr_g9j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/FPGA_FILE/MY_UART/db/cntr_g9j.tdf                                                    ;             ;
; db/cntr_fgi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/FPGA_FILE/MY_UART/db/cntr_fgi.tdf                                                    ;             ;
; db/cmpr_rgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/FPGA_FILE/MY_UART/db/cmpr_rgc.tdf                                                    ;             ;
; db/cntr_23j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/FPGA_FILE/MY_UART/db/cntr_23j.tdf                                                    ;             ;
; db/cmpr_ngc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/FPGA_FILE/MY_UART/db/cmpr_ngc.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; e:/intelfpga/18.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                        ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; e:/intelfpga/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd         ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; e:/intelfpga/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv     ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; e:/intelfpga/18.0/quartus/libraries/megafunctions/sld_hub.vhd                           ; altera_sld  ;
; db/ip/sld23d5e3ab/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; E:/FPGA_FILE/MY_UART/db/ip/sld23d5e3ab/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld23d5e3ab/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; E:/FPGA_FILE/MY_UART/db/ip/sld23d5e3ab/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld23d5e3ab/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; E:/FPGA_FILE/MY_UART/db/ip/sld23d5e3ab/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld23d5e3ab/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; E:/FPGA_FILE/MY_UART/db/ip/sld23d5e3ab/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld23d5e3ab/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; E:/FPGA_FILE/MY_UART/db/ip/sld23d5e3ab/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld23d5e3ab/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; E:/FPGA_FILE/MY_UART/db/ip/sld23d5e3ab/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; e:/intelfpga/18.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                      ;             ;
; scfifo.tdf                                                         ; yes             ; Megafunction                                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/scfifo.tdf                            ;             ;
; a_regfifo.inc                                                      ; yes             ; Megafunction                                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/a_regfifo.inc                         ;             ;
; a_dpfifo.inc                                                       ; yes             ; Megafunction                                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/a_dpfifo.inc                          ;             ;
; a_i2fifo.inc                                                       ; yes             ; Megafunction                                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/a_i2fifo.inc                          ;             ;
; a_fffifo.inc                                                       ; yes             ; Megafunction                                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/a_fffifo.inc                          ;             ;
; a_f2fifo.inc                                                       ; yes             ; Megafunction                                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/a_f2fifo.inc                          ;             ;
; db/scfifo_0931.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; E:/FPGA_FILE/MY_UART/db/scfifo_0931.tdf                                                 ;             ;
; db/a_dpfifo_7f31.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; E:/FPGA_FILE/MY_UART/db/a_dpfifo_7f31.tdf                                               ;             ;
; db/a_fefifo_sce.tdf                                                ; yes             ; Auto-Generated Megafunction                  ; E:/FPGA_FILE/MY_UART/db/a_fefifo_sce.tdf                                                ;             ;
; db/cntr_tp7.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/FPGA_FILE/MY_UART/db/cntr_tp7.tdf                                                    ;             ;
; db/altsyncram_ium1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; E:/FPGA_FILE/MY_UART/db/altsyncram_ium1.tdf                                             ;             ;
; db/cntr_hpb.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/FPGA_FILE/MY_UART/db/cntr_hpb.tdf                                                    ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                               ;
+---------------------------------------------+---------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                       ;
+---------------------------------------------+---------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 1,539                                                                                       ;
;                                             ;                                                                                             ;
; Total combinational functions               ; 859                                                                                         ;
; Logic element usage by number of LUT inputs ;                                                                                             ;
;     -- 4 input functions                    ; 369                                                                                         ;
;     -- 3 input functions                    ; 220                                                                                         ;
;     -- <=2 input functions                  ; 270                                                                                         ;
;                                             ;                                                                                             ;
; Logic elements by mode                      ;                                                                                             ;
;     -- normal mode                          ; 698                                                                                         ;
;     -- arithmetic mode                      ; 161                                                                                         ;
;                                             ;                                                                                             ;
; Total registers                             ; 1200                                                                                        ;
;     -- Dedicated logic registers            ; 1200                                                                                        ;
;     -- I/O registers                        ; 0                                                                                           ;
;                                             ;                                                                                             ;
; I/O pins                                    ; 40                                                                                          ;
; Total memory bits                           ; 348160                                                                                      ;
;                                             ;                                                                                             ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                           ;
;                                             ;                                                                                             ;
; Total PLLs                                  ; 1                                                                                           ;
;     -- PLLs                                 ; 1                                                                                           ;
;                                             ;                                                                                             ;
; Maximum fan-out node                        ; AD9226_CLK:comb_3|altpll:altpll_component|AD9226_CLK_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 651                                                                                         ;
; Total fan-out                               ; 8285                                                                                        ;
; Average fan-out                             ; 3.73                                                                                        ;
+---------------------------------------------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                              ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |uart                                                                                                                                   ; 859 (11)            ; 1200 (9)                  ; 348160      ; 0            ; 0       ; 0         ; 40   ; 0            ; |uart                                                                                                                                                                                                                                                                                                                                            ; uart                              ; work         ;
;    |AD9226_CLK:comb_3|                                                                                                                  ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|AD9226_CLK:comb_3                                                                                                                                                                                                                                                                                                                          ; AD9226_CLK                        ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|AD9226_CLK:comb_3|altpll:altpll_component                                                                                                                                                                                                                                                                                                  ; altpll                            ; work         ;
;          |AD9226_CLK_altpll:auto_generated|                                                                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|AD9226_CLK:comb_3|altpll:altpll_component|AD9226_CLK_altpll:auto_generated                                                                                                                                                                                                                                                                 ; AD9226_CLK_altpll                 ; work         ;
;    |ADC_FIFO:comb_79|                                                                                                                   ; 113 (0)             ; 160 (0)                   ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|ADC_FIFO:comb_79                                                                                                                                                                                                                                                                                                                           ; ADC_FIFO                          ; work         ;
;       |dcfifo:dcfifo_component|                                                                                                         ; 113 (0)             ; 160 (0)                   ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|ADC_FIFO:comb_79|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                                   ; dcfifo                            ; work         ;
;          |dcfifo_ovo1:auto_generated|                                                                                                   ; 113 (3)             ; 160 (48)                  ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|ADC_FIFO:comb_79|dcfifo:dcfifo_component|dcfifo_ovo1:auto_generated                                                                                                                                                                                                                                                                        ; dcfifo_ovo1                       ; work         ;
;             |a_graycounter_7lc:wrptr_g1p|                                                                                               ; 31 (31)             ; 21 (21)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|ADC_FIFO:comb_79|dcfifo:dcfifo_component|dcfifo_ovo1:auto_generated|a_graycounter_7lc:wrptr_g1p                                                                                                                                                                                                                                            ; a_graycounter_7lc                 ; work         ;
;             |a_graycounter_b77:rdptr_g1p|                                                                                               ; 33 (33)             ; 21 (21)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|ADC_FIFO:comb_79|dcfifo:dcfifo_component|dcfifo_ovo1:auto_generated|a_graycounter_b77:rdptr_g1p                                                                                                                                                                                                                                            ; a_graycounter_b77                 ; work         ;
;             |alt_synch_pipe_epl:rs_dgwp|                                                                                                ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|ADC_FIFO:comb_79|dcfifo:dcfifo_component|dcfifo_ovo1:auto_generated|alt_synch_pipe_epl:rs_dgwp                                                                                                                                                                                                                                             ; alt_synch_pipe_epl                ; work         ;
;                |dffpipe_ve9:dffpipe8|                                                                                                   ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|ADC_FIFO:comb_79|dcfifo:dcfifo_component|dcfifo_ovo1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe8                                                                                                                                                                                                                        ; dffpipe_ve9                       ; work         ;
;             |alt_synch_pipe_fpl:ws_dgrp|                                                                                                ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|ADC_FIFO:comb_79|dcfifo:dcfifo_component|dcfifo_ovo1:auto_generated|alt_synch_pipe_fpl:ws_dgrp                                                                                                                                                                                                                                             ; alt_synch_pipe_fpl                ; work         ;
;                |dffpipe_0f9:dffpipe11|                                                                                                  ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|ADC_FIFO:comb_79|dcfifo:dcfifo_component|dcfifo_ovo1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_0f9:dffpipe11                                                                                                                                                                                                                       ; dffpipe_0f9                       ; work         ;
;             |altsyncram_hr81:fifo_ram|                                                                                                  ; 22 (2)              ; 6 (6)                     ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|ADC_FIFO:comb_79|dcfifo:dcfifo_component|dcfifo_ovo1:auto_generated|altsyncram_hr81:fifo_ram                                                                                                                                                                                                                                               ; altsyncram_hr81                   ; work         ;
;                |decode_d87:decode6|                                                                                                     ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|ADC_FIFO:comb_79|dcfifo:dcfifo_component|dcfifo_ovo1:auto_generated|altsyncram_hr81:fifo_ram|decode_d87:decode6                                                                                                                                                                                                                            ; decode_d87                        ; work         ;
;                |mux_t28:mux7|                                                                                                           ; 16 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|ADC_FIFO:comb_79|dcfifo:dcfifo_component|dcfifo_ovo1:auto_generated|altsyncram_hr81:fifo_ram|mux_t28:mux7                                                                                                                                                                                                                                  ; mux_t28                           ; work         ;
;             |cmpr_t76:rdempty_eq_comp|                                                                                                  ; 12 (12)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|ADC_FIFO:comb_79|dcfifo:dcfifo_component|dcfifo_ovo1:auto_generated|cmpr_t76:rdempty_eq_comp                                                                                                                                                                                                                                               ; cmpr_t76                          ; work         ;
;             |cmpr_t76:wrfull_eq_comp|                                                                                                   ; 12 (12)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|ADC_FIFO:comb_79|dcfifo:dcfifo_component|dcfifo_ovo1:auto_generated|cmpr_t76:wrfull_eq_comp                                                                                                                                                                                                                                                ; cmpr_t76                          ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 128 (1)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 127 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 127 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 127 (1)             ; 91 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 126 (0)             ; 86 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 126 (87)            ; 86 (58)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 488 (2)             ; 854 (84)                  ; 86016       ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 486 (0)             ; 770 (0)                   ; 86016       ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 486 (88)            ; 770 (250)                 ; 86016       ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 25 (0)              ; 70 (70)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                   ; decode_dvf                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 23 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_rsc:auto_generated|                                                                                              ; 23 (23)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_rsc:auto_generated                                                                                                                              ; mux_rsc                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 86016       ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_m524:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 86016       ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m524:auto_generated                                                                                                                                                 ; altsyncram_m524                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 85 (85)             ; 64 (64)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 100 (1)             ; 226 (1)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 84 (0)              ; 210 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 126 (126)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 84 (0)              ; 84 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 15 (15)             ; 11 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 127 (10)            ; 111 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 8 (0)               ; 6 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_jgi:auto_generated|                                                                                             ; 8 (8)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_jgi:auto_generated                                                             ; cntr_jgi                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 11 (0)              ; 11 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_g9j:auto_generated|                                                                                             ; 11 (11)             ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated                                                                                      ; cntr_g9j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_fgi:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_fgi:auto_generated                                                                            ; cntr_fgi                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                               ; cntr_23j                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 23 (23)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 42 (42)             ; 42 (42)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 23 (23)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
;    |uart_tx:comb_87|                                                                                                                    ; 119 (24)            ; 86 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|uart_tx:comb_87                                                                                                                                                                                                                                                                                                                            ; uart_tx                           ; work         ;
;       |clk:comb_3|                                                                                                                      ; 95 (95)             ; 66 (66)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|uart_tx:comb_87|clk:comb_3                                                                                                                                                                                                                                                                                                                 ; clk                               ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; ADC_FIFO:comb_79|dcfifo:dcfifo_component|dcfifo_ovo1:auto_generated|altsyncram_hr81:fifo_ram|ALTSYNCRAM                                                                                               ; M9K  ; Simple Dual Port ; 32768        ; 8            ; 32768        ; 8            ; 262144 ; None ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m524:auto_generated|ALTSYNCRAM ; M9K  ; Simple Dual Port ; 2048         ; 42           ; 2048         ; 42           ; 86016  ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                       ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                           ; IP Include File ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |uart|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |uart|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |uart|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |uart|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |uart|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; Altera ; ALTPLL       ; 18.0    ; N/A          ; N/A          ; |uart|AD9226_CLK:comb_3                                                                                                                                                                                                                                                   ; AD9226_CLK.v    ;
; Altera ; FIFO         ; 18.0    ; N/A          ; N/A          ; |uart|ADC_FIFO:comb_79                                                                                                                                                                                                                                                    ; ADC_FIFO.v      ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                    ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; ADC_FIFO:comb_79|dcfifo:dcfifo_component|dcfifo_ovo1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe8|dffe10a[14]  ; yes                                                              ; yes                                        ;
; ADC_FIFO:comb_79|dcfifo:dcfifo_component|dcfifo_ovo1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe8|dffe10a[15]  ; yes                                                              ; yes                                        ;
; ADC_FIFO:comb_79|dcfifo:dcfifo_component|dcfifo_ovo1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe8|dffe10a[12]  ; yes                                                              ; yes                                        ;
; ADC_FIFO:comb_79|dcfifo:dcfifo_component|dcfifo_ovo1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe8|dffe10a[13]  ; yes                                                              ; yes                                        ;
; ADC_FIFO:comb_79|dcfifo:dcfifo_component|dcfifo_ovo1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe8|dffe10a[10]  ; yes                                                              ; yes                                        ;
; ADC_FIFO:comb_79|dcfifo:dcfifo_component|dcfifo_ovo1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe8|dffe10a[11]  ; yes                                                              ; yes                                        ;
; ADC_FIFO:comb_79|dcfifo:dcfifo_component|dcfifo_ovo1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe8|dffe10a[8]   ; yes                                                              ; yes                                        ;
; ADC_FIFO:comb_79|dcfifo:dcfifo_component|dcfifo_ovo1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe8|dffe10a[9]   ; yes                                                              ; yes                                        ;
; ADC_FIFO:comb_79|dcfifo:dcfifo_component|dcfifo_ovo1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe8|dffe10a[6]   ; yes                                                              ; yes                                        ;
; ADC_FIFO:comb_79|dcfifo:dcfifo_component|dcfifo_ovo1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe8|dffe10a[7]   ; yes                                                              ; yes                                        ;
; ADC_FIFO:comb_79|dcfifo:dcfifo_component|dcfifo_ovo1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe8|dffe10a[4]   ; yes                                                              ; yes                                        ;
; ADC_FIFO:comb_79|dcfifo:dcfifo_component|dcfifo_ovo1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe8|dffe10a[5]   ; yes                                                              ; yes                                        ;
; ADC_FIFO:comb_79|dcfifo:dcfifo_component|dcfifo_ovo1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe8|dffe10a[2]   ; yes                                                              ; yes                                        ;
; ADC_FIFO:comb_79|dcfifo:dcfifo_component|dcfifo_ovo1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe8|dffe10a[3]   ; yes                                                              ; yes                                        ;
; ADC_FIFO:comb_79|dcfifo:dcfifo_component|dcfifo_ovo1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe8|dffe10a[0]   ; yes                                                              ; yes                                        ;
; ADC_FIFO:comb_79|dcfifo:dcfifo_component|dcfifo_ovo1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe8|dffe10a[1]   ; yes                                                              ; yes                                        ;
; ADC_FIFO:comb_79|dcfifo:dcfifo_component|dcfifo_ovo1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_0f9:dffpipe11|dffe13a[14] ; yes                                                              ; yes                                        ;
; ADC_FIFO:comb_79|dcfifo:dcfifo_component|dcfifo_ovo1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_0f9:dffpipe11|dffe13a[15] ; yes                                                              ; yes                                        ;
; ADC_FIFO:comb_79|dcfifo:dcfifo_component|dcfifo_ovo1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_0f9:dffpipe11|dffe13a[12] ; yes                                                              ; yes                                        ;
; ADC_FIFO:comb_79|dcfifo:dcfifo_component|dcfifo_ovo1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_0f9:dffpipe11|dffe13a[13] ; yes                                                              ; yes                                        ;
; ADC_FIFO:comb_79|dcfifo:dcfifo_component|dcfifo_ovo1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_0f9:dffpipe11|dffe13a[10] ; yes                                                              ; yes                                        ;
; ADC_FIFO:comb_79|dcfifo:dcfifo_component|dcfifo_ovo1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_0f9:dffpipe11|dffe13a[11] ; yes                                                              ; yes                                        ;
; ADC_FIFO:comb_79|dcfifo:dcfifo_component|dcfifo_ovo1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_0f9:dffpipe11|dffe13a[8]  ; yes                                                              ; yes                                        ;
; ADC_FIFO:comb_79|dcfifo:dcfifo_component|dcfifo_ovo1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_0f9:dffpipe11|dffe13a[9]  ; yes                                                              ; yes                                        ;
; ADC_FIFO:comb_79|dcfifo:dcfifo_component|dcfifo_ovo1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_0f9:dffpipe11|dffe13a[6]  ; yes                                                              ; yes                                        ;
; ADC_FIFO:comb_79|dcfifo:dcfifo_component|dcfifo_ovo1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_0f9:dffpipe11|dffe13a[7]  ; yes                                                              ; yes                                        ;
; ADC_FIFO:comb_79|dcfifo:dcfifo_component|dcfifo_ovo1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_0f9:dffpipe11|dffe13a[4]  ; yes                                                              ; yes                                        ;
; ADC_FIFO:comb_79|dcfifo:dcfifo_component|dcfifo_ovo1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_0f9:dffpipe11|dffe13a[5]  ; yes                                                              ; yes                                        ;
; ADC_FIFO:comb_79|dcfifo:dcfifo_component|dcfifo_ovo1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_0f9:dffpipe11|dffe13a[2]  ; yes                                                              ; yes                                        ;
; ADC_FIFO:comb_79|dcfifo:dcfifo_component|dcfifo_ovo1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_0f9:dffpipe11|dffe13a[3]  ; yes                                                              ; yes                                        ;
; ADC_FIFO:comb_79|dcfifo:dcfifo_component|dcfifo_ovo1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_0f9:dffpipe11|dffe13a[0]  ; yes                                                              ; yes                                        ;
; ADC_FIFO:comb_79|dcfifo:dcfifo_component|dcfifo_ovo1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_0f9:dffpipe11|dffe13a[1]  ; yes                                                              ; yes                                        ;
; ADC_FIFO:comb_79|dcfifo:dcfifo_component|dcfifo_ovo1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe8|dffe9a[14]   ; yes                                                              ; yes                                        ;
; ADC_FIFO:comb_79|dcfifo:dcfifo_component|dcfifo_ovo1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe8|dffe9a[15]   ; yes                                                              ; yes                                        ;
; ADC_FIFO:comb_79|dcfifo:dcfifo_component|dcfifo_ovo1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe8|dffe9a[12]   ; yes                                                              ; yes                                        ;
; ADC_FIFO:comb_79|dcfifo:dcfifo_component|dcfifo_ovo1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe8|dffe9a[13]   ; yes                                                              ; yes                                        ;
; ADC_FIFO:comb_79|dcfifo:dcfifo_component|dcfifo_ovo1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe8|dffe9a[10]   ; yes                                                              ; yes                                        ;
; ADC_FIFO:comb_79|dcfifo:dcfifo_component|dcfifo_ovo1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe8|dffe9a[11]   ; yes                                                              ; yes                                        ;
; ADC_FIFO:comb_79|dcfifo:dcfifo_component|dcfifo_ovo1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe8|dffe9a[8]    ; yes                                                              ; yes                                        ;
; ADC_FIFO:comb_79|dcfifo:dcfifo_component|dcfifo_ovo1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe8|dffe9a[9]    ; yes                                                              ; yes                                        ;
; ADC_FIFO:comb_79|dcfifo:dcfifo_component|dcfifo_ovo1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe8|dffe9a[6]    ; yes                                                              ; yes                                        ;
; ADC_FIFO:comb_79|dcfifo:dcfifo_component|dcfifo_ovo1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe8|dffe9a[7]    ; yes                                                              ; yes                                        ;
; ADC_FIFO:comb_79|dcfifo:dcfifo_component|dcfifo_ovo1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe8|dffe9a[4]    ; yes                                                              ; yes                                        ;
; ADC_FIFO:comb_79|dcfifo:dcfifo_component|dcfifo_ovo1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe8|dffe9a[5]    ; yes                                                              ; yes                                        ;
; ADC_FIFO:comb_79|dcfifo:dcfifo_component|dcfifo_ovo1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe8|dffe9a[2]    ; yes                                                              ; yes                                        ;
; ADC_FIFO:comb_79|dcfifo:dcfifo_component|dcfifo_ovo1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe8|dffe9a[3]    ; yes                                                              ; yes                                        ;
; ADC_FIFO:comb_79|dcfifo:dcfifo_component|dcfifo_ovo1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe8|dffe9a[0]    ; yes                                                              ; yes                                        ;
; ADC_FIFO:comb_79|dcfifo:dcfifo_component|dcfifo_ovo1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe8|dffe9a[1]    ; yes                                                              ; yes                                        ;
; ADC_FIFO:comb_79|dcfifo:dcfifo_component|dcfifo_ovo1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_0f9:dffpipe11|dffe12a[14] ; yes                                                              ; yes                                        ;
; ADC_FIFO:comb_79|dcfifo:dcfifo_component|dcfifo_ovo1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_0f9:dffpipe11|dffe12a[15] ; yes                                                              ; yes                                        ;
; ADC_FIFO:comb_79|dcfifo:dcfifo_component|dcfifo_ovo1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_0f9:dffpipe11|dffe12a[12] ; yes                                                              ; yes                                        ;
; ADC_FIFO:comb_79|dcfifo:dcfifo_component|dcfifo_ovo1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_0f9:dffpipe11|dffe12a[13] ; yes                                                              ; yes                                        ;
; ADC_FIFO:comb_79|dcfifo:dcfifo_component|dcfifo_ovo1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_0f9:dffpipe11|dffe12a[10] ; yes                                                              ; yes                                        ;
; ADC_FIFO:comb_79|dcfifo:dcfifo_component|dcfifo_ovo1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_0f9:dffpipe11|dffe12a[11] ; yes                                                              ; yes                                        ;
; ADC_FIFO:comb_79|dcfifo:dcfifo_component|dcfifo_ovo1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_0f9:dffpipe11|dffe12a[8]  ; yes                                                              ; yes                                        ;
; ADC_FIFO:comb_79|dcfifo:dcfifo_component|dcfifo_ovo1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_0f9:dffpipe11|dffe12a[9]  ; yes                                                              ; yes                                        ;
; ADC_FIFO:comb_79|dcfifo:dcfifo_component|dcfifo_ovo1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_0f9:dffpipe11|dffe12a[6]  ; yes                                                              ; yes                                        ;
; ADC_FIFO:comb_79|dcfifo:dcfifo_component|dcfifo_ovo1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_0f9:dffpipe11|dffe12a[7]  ; yes                                                              ; yes                                        ;
; ADC_FIFO:comb_79|dcfifo:dcfifo_component|dcfifo_ovo1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_0f9:dffpipe11|dffe12a[4]  ; yes                                                              ; yes                                        ;
; ADC_FIFO:comb_79|dcfifo:dcfifo_component|dcfifo_ovo1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_0f9:dffpipe11|dffe12a[5]  ; yes                                                              ; yes                                        ;
; ADC_FIFO:comb_79|dcfifo:dcfifo_component|dcfifo_ovo1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_0f9:dffpipe11|dffe12a[2]  ; yes                                                              ; yes                                        ;
; ADC_FIFO:comb_79|dcfifo:dcfifo_component|dcfifo_ovo1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_0f9:dffpipe11|dffe12a[3]  ; yes                                                              ; yes                                        ;
; ADC_FIFO:comb_79|dcfifo:dcfifo_component|dcfifo_ovo1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_0f9:dffpipe11|dffe12a[0]  ; yes                                                              ; yes                                        ;
; ADC_FIFO:comb_79|dcfifo:dcfifo_component|dcfifo_ovo1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_0f9:dffpipe11|dffe12a[1]  ; yes                                                              ; yes                                        ;
; Total number of protected registers is 64                                                                                        ;                                                                  ;                                            ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1200  ;
; Number of registers using Synchronous Clear  ; 121   ;
; Number of registers using Synchronous Load   ; 69    ;
; Number of registers using Asynchronous Clear ; 333   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 503   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; uart_tx:comb_87|uart_tx_data                                                                                                                                                                                                                                                                                                    ; 2       ;
; ADC_FIFO:comb_79|dcfifo:dcfifo_component|dcfifo_ovo1:auto_generated|a_graycounter_b77:rdptr_g1p|counter1a0                                                                                                                                                                                                                      ; 8       ;
; ADC_FIFO:comb_79|dcfifo:dcfifo_component|dcfifo_ovo1:auto_generated|a_graycounter_7lc:wrptr_g1p|counter4a0                                                                                                                                                                                                                      ; 7       ;
; ADC_FIFO:comb_79|dcfifo:dcfifo_component|dcfifo_ovo1:auto_generated|a_graycounter_b77:rdptr_g1p|parity2                                                                                                                                                                                                                         ; 5       ;
; ADC_FIFO:comb_79|dcfifo:dcfifo_component|dcfifo_ovo1:auto_generated|a_graycounter_7lc:wrptr_g1p|parity5                                                                                                                                                                                                                         ; 5       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 19                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |uart|uart_tx:comb_87|clk:comb_3|div_2[18] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |uart|uart_tx:comb_87|clk:comb_3|div_1[15] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------+


+-----------------------------------------------------------------+
; Source assignments for ADC_FIFO:comb_79|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+----------------+
; Assignment                      ; Value ; From ; To             ;
+---------------------------------+-------+------+----------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -              ;
+---------------------------------+-------+------+----------------+


+--------------------------------------------------------------------------------------------+
; Source assignments for ADC_FIFO:comb_79|dcfifo:dcfifo_component|dcfifo_ovo1:auto_generated ;
+---------------------------------------+-------+------+-------------------------------------+
; Assignment                            ; Value ; From ; To                                  ;
+---------------------------------------+-------+------+-------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                   ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                   ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                   ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                   ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                             ;
+---------------------------------------+-------+------+-------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADC_FIFO:comb_79|dcfifo:dcfifo_component|dcfifo_ovo1:auto_generated|a_graycounter_b77:rdptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                     ;
+----------------+-------+------+----------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter1a0                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity2                                                                                ;
+----------------+-------+------+----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADC_FIFO:comb_79|dcfifo:dcfifo_component|dcfifo_ovo1:auto_generated|a_graycounter_7lc:wrptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                     ;
+----------------+-------+------+----------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter4a0                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity5                                                                                ;
+----------------+-------+------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADC_FIFO:comb_79|dcfifo:dcfifo_component|dcfifo_ovo1:auto_generated|altsyncram_hr81:fifo_ram ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADC_FIFO:comb_79|dcfifo:dcfifo_component|dcfifo_ovo1:auto_generated|alt_synch_pipe_epl:rs_dgwp ;
+-----------------------------+------------------------+------+---------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                      ;
+-----------------------------+------------------------+------+---------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                       ;
+-----------------------------+------------------------+------+---------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADC_FIFO:comb_79|dcfifo:dcfifo_component|dcfifo_ovo1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe8 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADC_FIFO:comb_79|dcfifo:dcfifo_component|dcfifo_ovo1:auto_generated|alt_synch_pipe_fpl:ws_dgrp ;
+-----------------------------+------------------------+------+---------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                      ;
+-----------------------------+------------------------+------+---------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                       ;
+-----------------------------+------------------------+------+---------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADC_FIFO:comb_79|dcfifo:dcfifo_component|dcfifo_ovo1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_0f9:dffpipe11 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                         ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                          ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AD9226_CLK:comb_3|altpll:altpll_component ;
+-------------------------------+------------------------------+-------------------------+
; Parameter Name                ; Value                        ; Type                    ;
+-------------------------------+------------------------------+-------------------------+
; OPERATION_MODE                ; NORMAL                       ; Untyped                 ;
; PLL_TYPE                      ; AUTO                         ; Untyped                 ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=AD9226_CLK ; Untyped                 ;
; QUALIFY_CONF_DONE             ; OFF                          ; Untyped                 ;
; COMPENSATE_CLOCK              ; CLK0                         ; Untyped                 ;
; SCAN_CHAIN                    ; LONG                         ; Untyped                 ;
; PRIMARY_CLOCK                 ; INCLK0                       ; Untyped                 ;
; INCLK0_INPUT_FREQUENCY        ; 20000                        ; Signed Integer          ;
; INCLK1_INPUT_FREQUENCY        ; 0                            ; Untyped                 ;
; GATE_LOCK_SIGNAL              ; NO                           ; Untyped                 ;
; GATE_LOCK_COUNTER             ; 0                            ; Untyped                 ;
; LOCK_HIGH                     ; 1                            ; Untyped                 ;
; LOCK_LOW                      ; 1                            ; Untyped                 ;
; VALID_LOCK_MULTIPLIER         ; 1                            ; Untyped                 ;
; INVALID_LOCK_MULTIPLIER       ; 5                            ; Untyped                 ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                          ; Untyped                 ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                          ; Untyped                 ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                          ; Untyped                 ;
; SKIP_VCO                      ; OFF                          ; Untyped                 ;
; SWITCH_OVER_COUNTER           ; 0                            ; Untyped                 ;
; SWITCH_OVER_TYPE              ; AUTO                         ; Untyped                 ;
; FEEDBACK_SOURCE               ; EXTCLK0                      ; Untyped                 ;
; BANDWIDTH                     ; 0                            ; Untyped                 ;
; BANDWIDTH_TYPE                ; AUTO                         ; Untyped                 ;
; SPREAD_FREQUENCY              ; 0                            ; Untyped                 ;
; DOWN_SPREAD                   ; 0                            ; Untyped                 ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                          ; Untyped                 ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                          ; Untyped                 ;
; CLK9_MULTIPLY_BY              ; 0                            ; Untyped                 ;
; CLK8_MULTIPLY_BY              ; 0                            ; Untyped                 ;
; CLK7_MULTIPLY_BY              ; 0                            ; Untyped                 ;
; CLK6_MULTIPLY_BY              ; 0                            ; Untyped                 ;
; CLK5_MULTIPLY_BY              ; 1                            ; Untyped                 ;
; CLK4_MULTIPLY_BY              ; 1                            ; Untyped                 ;
; CLK3_MULTIPLY_BY              ; 1                            ; Untyped                 ;
; CLK2_MULTIPLY_BY              ; 1                            ; Untyped                 ;
; CLK1_MULTIPLY_BY              ; 13                           ; Signed Integer          ;
; CLK0_MULTIPLY_BY              ; 13                           ; Signed Integer          ;
; CLK9_DIVIDE_BY                ; 0                            ; Untyped                 ;
; CLK8_DIVIDE_BY                ; 0                            ; Untyped                 ;
; CLK7_DIVIDE_BY                ; 0                            ; Untyped                 ;
; CLK6_DIVIDE_BY                ; 0                            ; Untyped                 ;
; CLK5_DIVIDE_BY                ; 1                            ; Untyped                 ;
; CLK4_DIVIDE_BY                ; 1                            ; Untyped                 ;
; CLK3_DIVIDE_BY                ; 1                            ; Untyped                 ;
; CLK2_DIVIDE_BY                ; 1                            ; Untyped                 ;
; CLK1_DIVIDE_BY                ; 5                            ; Signed Integer          ;
; CLK0_DIVIDE_BY                ; 10                           ; Signed Integer          ;
; CLK9_PHASE_SHIFT              ; 0                            ; Untyped                 ;
; CLK8_PHASE_SHIFT              ; 0                            ; Untyped                 ;
; CLK7_PHASE_SHIFT              ; 0                            ; Untyped                 ;
; CLK6_PHASE_SHIFT              ; 0                            ; Untyped                 ;
; CLK5_PHASE_SHIFT              ; 0                            ; Untyped                 ;
; CLK4_PHASE_SHIFT              ; 0                            ; Untyped                 ;
; CLK3_PHASE_SHIFT              ; 0                            ; Untyped                 ;
; CLK2_PHASE_SHIFT              ; 0                            ; Untyped                 ;
; CLK1_PHASE_SHIFT              ; 0                            ; Untyped                 ;
; CLK0_PHASE_SHIFT              ; 0                            ; Untyped                 ;
; CLK5_TIME_DELAY               ; 0                            ; Untyped                 ;
; CLK4_TIME_DELAY               ; 0                            ; Untyped                 ;
; CLK3_TIME_DELAY               ; 0                            ; Untyped                 ;
; CLK2_TIME_DELAY               ; 0                            ; Untyped                 ;
; CLK1_TIME_DELAY               ; 0                            ; Untyped                 ;
; CLK0_TIME_DELAY               ; 0                            ; Untyped                 ;
; CLK9_DUTY_CYCLE               ; 50                           ; Untyped                 ;
; CLK8_DUTY_CYCLE               ; 50                           ; Untyped                 ;
; CLK7_DUTY_CYCLE               ; 50                           ; Untyped                 ;
; CLK6_DUTY_CYCLE               ; 50                           ; Untyped                 ;
; CLK5_DUTY_CYCLE               ; 50                           ; Untyped                 ;
; CLK4_DUTY_CYCLE               ; 50                           ; Untyped                 ;
; CLK3_DUTY_CYCLE               ; 50                           ; Untyped                 ;
; CLK2_DUTY_CYCLE               ; 50                           ; Untyped                 ;
; CLK1_DUTY_CYCLE               ; 50                           ; Signed Integer          ;
; CLK0_DUTY_CYCLE               ; 50                           ; Signed Integer          ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                 ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                 ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                 ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                 ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                 ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                 ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                 ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                 ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                 ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                 ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                 ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                 ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                 ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                 ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                 ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                 ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                 ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                 ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                 ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                 ;
; LOCK_WINDOW_UI                ;  0.05                        ; Untyped                 ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                       ; Untyped                 ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                       ; Untyped                 ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                       ; Untyped                 ;
; DPA_MULTIPLY_BY               ; 0                            ; Untyped                 ;
; DPA_DIVIDE_BY                 ; 1                            ; Untyped                 ;
; DPA_DIVIDER                   ; 0                            ; Untyped                 ;
; EXTCLK3_MULTIPLY_BY           ; 1                            ; Untyped                 ;
; EXTCLK2_MULTIPLY_BY           ; 1                            ; Untyped                 ;
; EXTCLK1_MULTIPLY_BY           ; 1                            ; Untyped                 ;
; EXTCLK0_MULTIPLY_BY           ; 1                            ; Untyped                 ;
; EXTCLK3_DIVIDE_BY             ; 1                            ; Untyped                 ;
; EXTCLK2_DIVIDE_BY             ; 1                            ; Untyped                 ;
; EXTCLK1_DIVIDE_BY             ; 1                            ; Untyped                 ;
; EXTCLK0_DIVIDE_BY             ; 1                            ; Untyped                 ;
; EXTCLK3_PHASE_SHIFT           ; 0                            ; Untyped                 ;
; EXTCLK2_PHASE_SHIFT           ; 0                            ; Untyped                 ;
; EXTCLK1_PHASE_SHIFT           ; 0                            ; Untyped                 ;
; EXTCLK0_PHASE_SHIFT           ; 0                            ; Untyped                 ;
; EXTCLK3_TIME_DELAY            ; 0                            ; Untyped                 ;
; EXTCLK2_TIME_DELAY            ; 0                            ; Untyped                 ;
; EXTCLK1_TIME_DELAY            ; 0                            ; Untyped                 ;
; EXTCLK0_TIME_DELAY            ; 0                            ; Untyped                 ;
; EXTCLK3_DUTY_CYCLE            ; 50                           ; Untyped                 ;
; EXTCLK2_DUTY_CYCLE            ; 50                           ; Untyped                 ;
; EXTCLK1_DUTY_CYCLE            ; 50                           ; Untyped                 ;
; EXTCLK0_DUTY_CYCLE            ; 50                           ; Untyped                 ;
; VCO_MULTIPLY_BY               ; 0                            ; Untyped                 ;
; VCO_DIVIDE_BY                 ; 0                            ; Untyped                 ;
; SCLKOUT0_PHASE_SHIFT          ; 0                            ; Untyped                 ;
; SCLKOUT1_PHASE_SHIFT          ; 0                            ; Untyped                 ;
; VCO_MIN                       ; 0                            ; Untyped                 ;
; VCO_MAX                       ; 0                            ; Untyped                 ;
; VCO_CENTER                    ; 0                            ; Untyped                 ;
; PFD_MIN                       ; 0                            ; Untyped                 ;
; PFD_MAX                       ; 0                            ; Untyped                 ;
; M_INITIAL                     ; 0                            ; Untyped                 ;
; M                             ; 0                            ; Untyped                 ;
; N                             ; 1                            ; Untyped                 ;
; M2                            ; 1                            ; Untyped                 ;
; N2                            ; 1                            ; Untyped                 ;
; SS                            ; 1                            ; Untyped                 ;
; C0_HIGH                       ; 0                            ; Untyped                 ;
; C1_HIGH                       ; 0                            ; Untyped                 ;
; C2_HIGH                       ; 0                            ; Untyped                 ;
; C3_HIGH                       ; 0                            ; Untyped                 ;
; C4_HIGH                       ; 0                            ; Untyped                 ;
; C5_HIGH                       ; 0                            ; Untyped                 ;
; C6_HIGH                       ; 0                            ; Untyped                 ;
; C7_HIGH                       ; 0                            ; Untyped                 ;
; C8_HIGH                       ; 0                            ; Untyped                 ;
; C9_HIGH                       ; 0                            ; Untyped                 ;
; C0_LOW                        ; 0                            ; Untyped                 ;
; C1_LOW                        ; 0                            ; Untyped                 ;
; C2_LOW                        ; 0                            ; Untyped                 ;
; C3_LOW                        ; 0                            ; Untyped                 ;
; C4_LOW                        ; 0                            ; Untyped                 ;
; C5_LOW                        ; 0                            ; Untyped                 ;
; C6_LOW                        ; 0                            ; Untyped                 ;
; C7_LOW                        ; 0                            ; Untyped                 ;
; C8_LOW                        ; 0                            ; Untyped                 ;
; C9_LOW                        ; 0                            ; Untyped                 ;
; C0_INITIAL                    ; 0                            ; Untyped                 ;
; C1_INITIAL                    ; 0                            ; Untyped                 ;
; C2_INITIAL                    ; 0                            ; Untyped                 ;
; C3_INITIAL                    ; 0                            ; Untyped                 ;
; C4_INITIAL                    ; 0                            ; Untyped                 ;
; C5_INITIAL                    ; 0                            ; Untyped                 ;
; C6_INITIAL                    ; 0                            ; Untyped                 ;
; C7_INITIAL                    ; 0                            ; Untyped                 ;
; C8_INITIAL                    ; 0                            ; Untyped                 ;
; C9_INITIAL                    ; 0                            ; Untyped                 ;
; C0_MODE                       ; BYPASS                       ; Untyped                 ;
; C1_MODE                       ; BYPASS                       ; Untyped                 ;
; C2_MODE                       ; BYPASS                       ; Untyped                 ;
; C3_MODE                       ; BYPASS                       ; Untyped                 ;
; C4_MODE                       ; BYPASS                       ; Untyped                 ;
; C5_MODE                       ; BYPASS                       ; Untyped                 ;
; C6_MODE                       ; BYPASS                       ; Untyped                 ;
; C7_MODE                       ; BYPASS                       ; Untyped                 ;
; C8_MODE                       ; BYPASS                       ; Untyped                 ;
; C9_MODE                       ; BYPASS                       ; Untyped                 ;
; C0_PH                         ; 0                            ; Untyped                 ;
; C1_PH                         ; 0                            ; Untyped                 ;
; C2_PH                         ; 0                            ; Untyped                 ;
; C3_PH                         ; 0                            ; Untyped                 ;
; C4_PH                         ; 0                            ; Untyped                 ;
; C5_PH                         ; 0                            ; Untyped                 ;
; C6_PH                         ; 0                            ; Untyped                 ;
; C7_PH                         ; 0                            ; Untyped                 ;
; C8_PH                         ; 0                            ; Untyped                 ;
; C9_PH                         ; 0                            ; Untyped                 ;
; L0_HIGH                       ; 1                            ; Untyped                 ;
; L1_HIGH                       ; 1                            ; Untyped                 ;
; G0_HIGH                       ; 1                            ; Untyped                 ;
; G1_HIGH                       ; 1                            ; Untyped                 ;
; G2_HIGH                       ; 1                            ; Untyped                 ;
; G3_HIGH                       ; 1                            ; Untyped                 ;
; E0_HIGH                       ; 1                            ; Untyped                 ;
; E1_HIGH                       ; 1                            ; Untyped                 ;
; E2_HIGH                       ; 1                            ; Untyped                 ;
; E3_HIGH                       ; 1                            ; Untyped                 ;
; L0_LOW                        ; 1                            ; Untyped                 ;
; L1_LOW                        ; 1                            ; Untyped                 ;
; G0_LOW                        ; 1                            ; Untyped                 ;
; G1_LOW                        ; 1                            ; Untyped                 ;
; G2_LOW                        ; 1                            ; Untyped                 ;
; G3_LOW                        ; 1                            ; Untyped                 ;
; E0_LOW                        ; 1                            ; Untyped                 ;
; E1_LOW                        ; 1                            ; Untyped                 ;
; E2_LOW                        ; 1                            ; Untyped                 ;
; E3_LOW                        ; 1                            ; Untyped                 ;
; L0_INITIAL                    ; 1                            ; Untyped                 ;
; L1_INITIAL                    ; 1                            ; Untyped                 ;
; G0_INITIAL                    ; 1                            ; Untyped                 ;
; G1_INITIAL                    ; 1                            ; Untyped                 ;
; G2_INITIAL                    ; 1                            ; Untyped                 ;
; G3_INITIAL                    ; 1                            ; Untyped                 ;
; E0_INITIAL                    ; 1                            ; Untyped                 ;
; E1_INITIAL                    ; 1                            ; Untyped                 ;
; E2_INITIAL                    ; 1                            ; Untyped                 ;
; E3_INITIAL                    ; 1                            ; Untyped                 ;
; L0_MODE                       ; BYPASS                       ; Untyped                 ;
; L1_MODE                       ; BYPASS                       ; Untyped                 ;
; G0_MODE                       ; BYPASS                       ; Untyped                 ;
; G1_MODE                       ; BYPASS                       ; Untyped                 ;
; G2_MODE                       ; BYPASS                       ; Untyped                 ;
; G3_MODE                       ; BYPASS                       ; Untyped                 ;
; E0_MODE                       ; BYPASS                       ; Untyped                 ;
; E1_MODE                       ; BYPASS                       ; Untyped                 ;
; E2_MODE                       ; BYPASS                       ; Untyped                 ;
; E3_MODE                       ; BYPASS                       ; Untyped                 ;
; L0_PH                         ; 0                            ; Untyped                 ;
; L1_PH                         ; 0                            ; Untyped                 ;
; G0_PH                         ; 0                            ; Untyped                 ;
; G1_PH                         ; 0                            ; Untyped                 ;
; G2_PH                         ; 0                            ; Untyped                 ;
; G3_PH                         ; 0                            ; Untyped                 ;
; E0_PH                         ; 0                            ; Untyped                 ;
; E1_PH                         ; 0                            ; Untyped                 ;
; E2_PH                         ; 0                            ; Untyped                 ;
; E3_PH                         ; 0                            ; Untyped                 ;
; M_PH                          ; 0                            ; Untyped                 ;
; C1_USE_CASC_IN                ; OFF                          ; Untyped                 ;
; C2_USE_CASC_IN                ; OFF                          ; Untyped                 ;
; C3_USE_CASC_IN                ; OFF                          ; Untyped                 ;
; C4_USE_CASC_IN                ; OFF                          ; Untyped                 ;
; C5_USE_CASC_IN                ; OFF                          ; Untyped                 ;
; C6_USE_CASC_IN                ; OFF                          ; Untyped                 ;
; C7_USE_CASC_IN                ; OFF                          ; Untyped                 ;
; C8_USE_CASC_IN                ; OFF                          ; Untyped                 ;
; C9_USE_CASC_IN                ; OFF                          ; Untyped                 ;
; CLK0_COUNTER                  ; G0                           ; Untyped                 ;
; CLK1_COUNTER                  ; G0                           ; Untyped                 ;
; CLK2_COUNTER                  ; G0                           ; Untyped                 ;
; CLK3_COUNTER                  ; G0                           ; Untyped                 ;
; CLK4_COUNTER                  ; G0                           ; Untyped                 ;
; CLK5_COUNTER                  ; G0                           ; Untyped                 ;
; CLK6_COUNTER                  ; E0                           ; Untyped                 ;
; CLK7_COUNTER                  ; E1                           ; Untyped                 ;
; CLK8_COUNTER                  ; E2                           ; Untyped                 ;
; CLK9_COUNTER                  ; E3                           ; Untyped                 ;
; L0_TIME_DELAY                 ; 0                            ; Untyped                 ;
; L1_TIME_DELAY                 ; 0                            ; Untyped                 ;
; G0_TIME_DELAY                 ; 0                            ; Untyped                 ;
; G1_TIME_DELAY                 ; 0                            ; Untyped                 ;
; G2_TIME_DELAY                 ; 0                            ; Untyped                 ;
; G3_TIME_DELAY                 ; 0                            ; Untyped                 ;
; E0_TIME_DELAY                 ; 0                            ; Untyped                 ;
; E1_TIME_DELAY                 ; 0                            ; Untyped                 ;
; E2_TIME_DELAY                 ; 0                            ; Untyped                 ;
; E3_TIME_DELAY                 ; 0                            ; Untyped                 ;
; M_TIME_DELAY                  ; 0                            ; Untyped                 ;
; N_TIME_DELAY                  ; 0                            ; Untyped                 ;
; EXTCLK3_COUNTER               ; E3                           ; Untyped                 ;
; EXTCLK2_COUNTER               ; E2                           ; Untyped                 ;
; EXTCLK1_COUNTER               ; E1                           ; Untyped                 ;
; EXTCLK0_COUNTER               ; E0                           ; Untyped                 ;
; ENABLE0_COUNTER               ; L0                           ; Untyped                 ;
; ENABLE1_COUNTER               ; L0                           ; Untyped                 ;
; CHARGE_PUMP_CURRENT           ; 2                            ; Untyped                 ;
; LOOP_FILTER_R                 ;  1.000000                    ; Untyped                 ;
; LOOP_FILTER_C                 ; 5                            ; Untyped                 ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                         ; Untyped                 ;
; LOOP_FILTER_R_BITS            ; 9999                         ; Untyped                 ;
; LOOP_FILTER_C_BITS            ; 9999                         ; Untyped                 ;
; VCO_POST_SCALE                ; 0                            ; Untyped                 ;
; CLK2_OUTPUT_FREQUENCY         ; 0                            ; Untyped                 ;
; CLK1_OUTPUT_FREQUENCY         ; 0                            ; Untyped                 ;
; CLK0_OUTPUT_FREQUENCY         ; 0                            ; Untyped                 ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E                 ; Untyped                 ;
; PORT_CLKENA0                  ; PORT_UNUSED                  ; Untyped                 ;
; PORT_CLKENA1                  ; PORT_UNUSED                  ; Untyped                 ;
; PORT_CLKENA2                  ; PORT_UNUSED                  ; Untyped                 ;
; PORT_CLKENA3                  ; PORT_UNUSED                  ; Untyped                 ;
; PORT_CLKENA4                  ; PORT_UNUSED                  ; Untyped                 ;
; PORT_CLKENA5                  ; PORT_UNUSED                  ; Untyped                 ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY            ; Untyped                 ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY            ; Untyped                 ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY            ; Untyped                 ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY            ; Untyped                 ;
; PORT_EXTCLK0                  ; PORT_UNUSED                  ; Untyped                 ;
; PORT_EXTCLK1                  ; PORT_UNUSED                  ; Untyped                 ;
; PORT_EXTCLK2                  ; PORT_UNUSED                  ; Untyped                 ;
; PORT_EXTCLK3                  ; PORT_UNUSED                  ; Untyped                 ;
; PORT_CLKBAD0                  ; PORT_UNUSED                  ; Untyped                 ;
; PORT_CLKBAD1                  ; PORT_UNUSED                  ; Untyped                 ;
; PORT_CLK0                     ; PORT_USED                    ; Untyped                 ;
; PORT_CLK1                     ; PORT_USED                    ; Untyped                 ;
; PORT_CLK2                     ; PORT_UNUSED                  ; Untyped                 ;
; PORT_CLK3                     ; PORT_UNUSED                  ; Untyped                 ;
; PORT_CLK4                     ; PORT_UNUSED                  ; Untyped                 ;
; PORT_CLK5                     ; PORT_UNUSED                  ; Untyped                 ;
; PORT_CLK6                     ; PORT_UNUSED                  ; Untyped                 ;
; PORT_CLK7                     ; PORT_UNUSED                  ; Untyped                 ;
; PORT_CLK8                     ; PORT_UNUSED                  ; Untyped                 ;
; PORT_CLK9                     ; PORT_UNUSED                  ; Untyped                 ;
; PORT_SCANDATA                 ; PORT_UNUSED                  ; Untyped                 ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                  ; Untyped                 ;
; PORT_SCANDONE                 ; PORT_UNUSED                  ; Untyped                 ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY            ; Untyped                 ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY            ; Untyped                 ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                  ; Untyped                 ;
; PORT_CLKLOSS                  ; PORT_UNUSED                  ; Untyped                 ;
; PORT_INCLK1                   ; PORT_UNUSED                  ; Untyped                 ;
; PORT_INCLK0                   ; PORT_USED                    ; Untyped                 ;
; PORT_FBIN                     ; PORT_UNUSED                  ; Untyped                 ;
; PORT_PLLENA                   ; PORT_UNUSED                  ; Untyped                 ;
; PORT_CLKSWITCH                ; PORT_UNUSED                  ; Untyped                 ;
; PORT_ARESET                   ; PORT_UNUSED                  ; Untyped                 ;
; PORT_PFDENA                   ; PORT_UNUSED                  ; Untyped                 ;
; PORT_SCANCLK                  ; PORT_UNUSED                  ; Untyped                 ;
; PORT_SCANACLR                 ; PORT_UNUSED                  ; Untyped                 ;
; PORT_SCANREAD                 ; PORT_UNUSED                  ; Untyped                 ;
; PORT_SCANWRITE                ; PORT_UNUSED                  ; Untyped                 ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY            ; Untyped                 ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY            ; Untyped                 ;
; PORT_LOCKED                   ; PORT_UNUSED                  ; Untyped                 ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                  ; Untyped                 ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY            ; Untyped                 ;
; PORT_PHASEDONE                ; PORT_UNUSED                  ; Untyped                 ;
; PORT_PHASESTEP                ; PORT_UNUSED                  ; Untyped                 ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                  ; Untyped                 ;
; PORT_SCANCLKENA               ; PORT_UNUSED                  ; Untyped                 ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                  ; Untyped                 ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY            ; Untyped                 ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY            ; Untyped                 ;
; M_TEST_SOURCE                 ; 5                            ; Untyped                 ;
; C0_TEST_SOURCE                ; 5                            ; Untyped                 ;
; C1_TEST_SOURCE                ; 5                            ; Untyped                 ;
; C2_TEST_SOURCE                ; 5                            ; Untyped                 ;
; C3_TEST_SOURCE                ; 5                            ; Untyped                 ;
; C4_TEST_SOURCE                ; 5                            ; Untyped                 ;
; C5_TEST_SOURCE                ; 5                            ; Untyped                 ;
; C6_TEST_SOURCE                ; 5                            ; Untyped                 ;
; C7_TEST_SOURCE                ; 5                            ; Untyped                 ;
; C8_TEST_SOURCE                ; 5                            ; Untyped                 ;
; C9_TEST_SOURCE                ; 5                            ; Untyped                 ;
; CBXI_PARAMETER                ; AD9226_CLK_altpll            ; Untyped                 ;
; VCO_FREQUENCY_CONTROL         ; AUTO                         ; Untyped                 ;
; VCO_PHASE_SHIFT_STEP          ; 0                            ; Untyped                 ;
; WIDTH_CLOCK                   ; 5                            ; Signed Integer          ;
; WIDTH_PHASECOUNTERSELECT      ; 4                            ; Untyped                 ;
; USING_FBMIMICBIDIR_PORT       ; OFF                          ; Untyped                 ;
; DEVICE_FAMILY                 ; Cyclone IV E                 ; Untyped                 ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                       ; Untyped                 ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                          ; Untyped                 ;
; AUTO_CARRY_CHAINS             ; ON                           ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS          ; OFF                          ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS           ; ON                           ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS        ; OFF                          ; IGNORE_CASCADE          ;
+-------------------------------+------------------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: clk:comb_4 ;
+----------------+--------+-------------------------------+
; Parameter Name ; Value  ; Type                          ;
+----------------+--------+-------------------------------+
; Baud_rate      ; 115200 ; Signed Integer                ;
; Fdc            ; 434    ; Signed Integer                ;
+----------------+--------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC_FIFO:comb_79|dcfifo:dcfifo_component ;
+-------------------------+--------------+----------------------------------------------+
; Parameter Name          ; Value        ; Type                                         ;
+-------------------------+--------------+----------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                      ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                               ;
; LPM_WIDTH               ; 8            ; Signed Integer                               ;
; LPM_NUMWORDS            ; 32768        ; Signed Integer                               ;
; LPM_WIDTHU              ; 15           ; Signed Integer                               ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                      ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                      ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                      ;
; USE_EAB                 ; ON           ; Untyped                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                      ;
; ENABLE_ECC              ; FALSE        ; Untyped                                      ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                      ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                      ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                               ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                               ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                      ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                      ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                      ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                      ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                      ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                      ;
; CBXI_PARAMETER          ; dcfifo_ovo1  ; Untyped                                      ;
+-------------------------+--------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_tx:comb_87 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; all_bit_num    ; 10    ; Signed Integer                      ;
; txd_bit_num    ; 8     ; Signed Integer                      ;
; stop_bit       ; 1     ; Signed Integer                      ;
; start_bit      ; 0     ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_tx:comb_87|clk:comb_3 ;
+----------------+--------+-----------------------------------------------+
; Parameter Name ; Value  ; Type                                          ;
+----------------+--------+-----------------------------------------------+
; Baud_rate      ; 115200 ; Signed Integer                                ;
; Fdc            ; 434    ; Signed Integer                                ;
+----------------+--------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                            ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                   ; Type           ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                           ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                               ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                         ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                       ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                       ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                       ; Signed Integer ;
; sld_data_bits                                   ; 42                                                                                                                                                      ; Untyped        ;
; sld_trigger_bits                                ; 42                                                                                                                                                      ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                      ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                   ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                   ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                       ; Untyped        ;
; sld_sample_depth                                ; 2048                                                                                                                                                    ; Untyped        ;
; sld_segment_size                                ; 2048                                                                                                                                                    ; Untyped        ;
; sld_ram_block_type                              ; M9K                                                                                                                                                     ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                      ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                       ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                       ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                       ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                       ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                       ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                       ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                       ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                       ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                       ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                       ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                       ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                       ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                       ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                       ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                    ; String         ;
; sld_inversion_mask_length                       ; 151                                                                                                                                                     ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                       ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                               ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                       ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                       ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                     ; Untyped        ;
; sld_storage_qualifier_bits                      ; 42                                                                                                                                                      ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                       ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                     ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                       ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                       ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                   ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                       ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                       ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                       ; Signed Integer ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                              ;
+-------------------------------+-------------------------------------------+
; Name                          ; Value                                     ;
+-------------------------------+-------------------------------------------+
; Number of entity instances    ; 1                                         ;
; Entity Instance               ; AD9226_CLK:comb_3|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                    ;
;     -- PLL_TYPE               ; AUTO                                      ;
;     -- PRIMARY_CLOCK          ; INCLK0                                    ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                     ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                         ;
;     -- VCO_MULTIPLY_BY        ; 0                                         ;
;     -- VCO_DIVIDE_BY          ; 0                                         ;
+-------------------------------+-------------------------------------------+


+-----------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                          ;
+----------------------------+------------------------------------------+
; Name                       ; Value                                    ;
+----------------------------+------------------------------------------+
; Number of entity instances ; 1                                        ;
; Entity Instance            ; ADC_FIFO:comb_79|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                               ;
;     -- LPM_WIDTH           ; 8                                        ;
;     -- LPM_NUMWORDS        ; 32768                                    ;
;     -- LPM_SHOWAHEAD       ; OFF                                      ;
;     -- USE_EAB             ; ON                                       ;
+----------------------------+------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADC_FIFO:comb_79"                                                                                                                            ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                      ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; rdreq ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
; aclr  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clk:comb_4"                                                                            ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; clk_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 42                  ; 42               ; 2048         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 41                          ;
; cycloneiii_ff         ; 255                         ;
;     ENA               ; 49                          ;
;     ENA SCLR          ; 8                           ;
;     SCLR              ; 65                          ;
;     plain             ; 133                         ;
; cycloneiii_lcell_comb ; 242                         ;
;     arith             ; 69                          ;
;         2 data inputs ; 69                          ;
;     normal            ; 173                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 10                          ;
;         2 data inputs ; 24                          ;
;         3 data inputs ; 33                          ;
;         4 data inputs ; 105                         ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 32                          ;
;                       ;                             ;
; Max LUT depth         ; 8.00                        ;
; Average LUT depth     ; 3.60                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                                                                                      ;
+----------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                 ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                                                          ; Details                                                                                                                                                        ;
+----------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; FIFO_empty           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_FIFO:comb_79|dcfifo:dcfifo_component|dcfifo_ovo1:auto_generated|cmpr_t76:rdempty_eq_comp|aneb_result_wire[0]~_wirecell ; N/A                                                                                                                                                            ;
; FIFO_empty           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_FIFO:comb_79|dcfifo:dcfifo_component|dcfifo_ovo1:auto_generated|cmpr_t76:rdempty_eq_comp|aneb_result_wire[0]~_wirecell ; N/A                                                                                                                                                            ;
; FIFO_full            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_FIFO:comb_79|dcfifo:dcfifo_component|dcfifo_ovo1:auto_generated|cmpr_t76:wrfull_eq_comp|aneb_result_wire[0]~_wirecell  ; N/A                                                                                                                                                            ;
; FIFO_full            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_FIFO:comb_79|dcfifo:dcfifo_component|dcfifo_ovo1:auto_generated|cmpr_t76:wrfull_eq_comp|aneb_result_wire[0]~_wirecell  ; N/A                                                                                                                                                            ;
; RST_clk              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RST_clk                                                                                                                    ; N/A                                                                                                                                                            ;
; RST_clk              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RST_clk                                                                                                                    ; N/A                                                                                                                                                            ;
; RST_n                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RST_n                                                                                                                      ; N/A                                                                                                                                                            ;
; RST_n                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RST_n                                                                                                                      ; N/A                                                                                                                                                            ;
; ad[0]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ad[0]                                                                                                                      ; N/A                                                                                                                                                            ;
; ad[0]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ad[0]                                                                                                                      ; N/A                                                                                                                                                            ;
; ad[10]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ad[10]                                                                                                                     ; N/A                                                                                                                                                            ;
; ad[10]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ad[10]                                                                                                                     ; N/A                                                                                                                                                            ;
; ad[11]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ad[11]                                                                                                                     ; N/A                                                                                                                                                            ;
; ad[11]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ad[11]                                                                                                                     ; N/A                                                                                                                                                            ;
; ad[1]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ad[1]                                                                                                                      ; N/A                                                                                                                                                            ;
; ad[1]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ad[1]                                                                                                                      ; N/A                                                                                                                                                            ;
; ad[2]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ad[2]                                                                                                                      ; N/A                                                                                                                                                            ;
; ad[2]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ad[2]                                                                                                                      ; N/A                                                                                                                                                            ;
; ad[3]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ad[3]                                                                                                                      ; N/A                                                                                                                                                            ;
; ad[3]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ad[3]                                                                                                                      ; N/A                                                                                                                                                            ;
; ad[4]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ad[4]                                                                                                                      ; N/A                                                                                                                                                            ;
; ad[4]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ad[4]                                                                                                                      ; N/A                                                                                                                                                            ;
; ad[5]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ad[5]                                                                                                                      ; N/A                                                                                                                                                            ;
; ad[5]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ad[5]                                                                                                                      ; N/A                                                                                                                                                            ;
; ad[6]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ad[6]                                                                                                                      ; N/A                                                                                                                                                            ;
; ad[6]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ad[6]                                                                                                                      ; N/A                                                                                                                                                            ;
; ad[7]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ad[7]                                                                                                                      ; N/A                                                                                                                                                            ;
; ad[7]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ad[7]                                                                                                                      ; N/A                                                                                                                                                            ;
; ad[8]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ad[8]                                                                                                                      ; N/A                                                                                                                                                            ;
; ad[8]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ad[8]                                                                                                                      ; N/A                                                                                                                                                            ;
; ad[9]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ad[9]                                                                                                                      ; N/A                                                                                                                                                            ;
; ad[9]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ad[9]                                                                                                                      ; N/A                                                                                                                                                            ;
; ad_clk               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD9226_CLK:comb_3|altpll:altpll_component|AD9226_CLK_altpll:auto_generated|wire_pll1_clk[0]                                ; N/A                                                                                                                                                            ;
; ad_clk               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD9226_CLK:comb_3|altpll:altpll_component|AD9226_CLK_altpll:auto_generated|wire_pll1_clk[0]                                ; N/A                                                                                                                                                            ;
; ad_test[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                                       ; N/A                                                                                                                                                            ;
; ad_test[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                                       ; N/A                                                                                                                                                            ;
; ad_test[10]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                                       ; N/A                                                                                                                                                            ;
; ad_test[10]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                                       ; N/A                                                                                                                                                            ;
; ad_test[11]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                                       ; N/A                                                                                                                                                            ;
; ad_test[11]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                                       ; N/A                                                                                                                                                            ;
; ad_test[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                                       ; N/A                                                                                                                                                            ;
; ad_test[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                                       ; N/A                                                                                                                                                            ;
; ad_test[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                                       ; N/A                                                                                                                                                            ;
; ad_test[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                                       ; N/A                                                                                                                                                            ;
; ad_test[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                                       ; N/A                                                                                                                                                            ;
; ad_test[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                                       ; N/A                                                                                                                                                            ;
; ad_test[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                                       ; N/A                                                                                                                                                            ;
; ad_test[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                                       ; N/A                                                                                                                                                            ;
; ad_test[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                                       ; N/A                                                                                                                                                            ;
; ad_test[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                                       ; N/A                                                                                                                                                            ;
; ad_test[6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                                       ; N/A                                                                                                                                                            ;
; ad_test[6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                                       ; N/A                                                                                                                                                            ;
; ad_test[7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                                       ; N/A                                                                                                                                                            ;
; ad_test[7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                                       ; N/A                                                                                                                                                            ;
; ad_test[8]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                                       ; N/A                                                                                                                                                            ;
; ad_test[8]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                                       ; N/A                                                                                                                                                            ;
; ad_test[9]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                                       ; N/A                                                                                                                                                            ;
; ad_test[9]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                                       ; N/A                                                                                                                                                            ;
; clk                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD9226_CLK:comb_3|altpll:altpll_component|AD9226_CLK_altpll:auto_generated|wire_pll1_clk[1]                                ; N/A                                                                                                                                                            ;
; clk_out              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                        ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; clk_out              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                        ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; out[0]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                                       ; N/A                                                                                                                                                            ;
; out[0]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                                       ; N/A                                                                                                                                                            ;
; out[1]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                                       ; N/A                                                                                                                                                            ;
; out[1]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                                       ; N/A                                                                                                                                                            ;
; out[2]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                                       ; N/A                                                                                                                                                            ;
; out[2]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                                       ; N/A                                                                                                                                                            ;
; out[3]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                                       ; N/A                                                                                                                                                            ;
; out[3]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                                       ; N/A                                                                                                                                                            ;
; out[4]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                                       ; N/A                                                                                                                                                            ;
; out[4]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                                       ; N/A                                                                                                                                                            ;
; out[5]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                                       ; N/A                                                                                                                                                            ;
; out[5]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                                       ; N/A                                                                                                                                                            ;
; out[6]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                                       ; N/A                                                                                                                                                            ;
; out[6]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                                       ; N/A                                                                                                                                                            ;
; out[7]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                                       ; N/A                                                                                                                                                            ;
; out[7]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                                       ; N/A                                                                                                                                                            ;
; rx_data              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                        ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; rx_data              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                        ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; uart_busy            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_tx:comb_87|uart_busy                                                                                                  ; N/A                                                                                                                                                            ;
; uart_busy            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_tx:comb_87|uart_busy                                                                                                  ; N/A                                                                                                                                                            ;
; uart_tx_data         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_tx:comb_87|uart_tx_data~_wirecell                                                                                     ; N/A                                                                                                                                                            ;
; uart_tx_data         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_tx:comb_87|uart_tx_data~_wirecell                                                                                     ; N/A                                                                                                                                                            ;
; write_en             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; write_en                                                                                                                   ; N/A                                                                                                                                                            ;
; write_en             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; write_en                                                                                                                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                        ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                        ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                        ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                        ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                        ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                        ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                        ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                        ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                        ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                        ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                        ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                        ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                        ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                        ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                        ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                        ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                        ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                        ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                        ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                        ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                        ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                        ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                        ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                        ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                        ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                        ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                        ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                        ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                        ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                        ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                        ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                        ; N/A                                                                                                                                                            ;
+----------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition
    Info: Processing started: Fri Apr 26 16:59:55 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off uart -c uart
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12248): Elaborating Platform Designer system entity "SPI.qsys"
Info (12250): 2024.04.26.17:00:21 Progress: Loading MY_UART/SPI.qsys
Info (12250): 2024.04.26.17:00:25 Progress: Reading input file
Info (12250): 2024.04.26.17:00:25 Progress: Adding clk_0 [clock_source 18.0]
Info (12250): 2024.04.26.17:00:26 Progress: Parameterizing module clk_0
Info (12250): 2024.04.26.17:00:26 Progress: Adding spislave_0 [spislave 18.0]
Info (12250): 2024.04.26.17:00:28 Progress: Parameterizing module spislave_0
Info (12250): 2024.04.26.17:00:28 Progress: Building connections
Info (12250): 2024.04.26.17:00:28 Progress: Parameterizing connections
Info (12250): 2024.04.26.17:00:28 Progress: Validating
Info (12250): 2024.04.26.17:00:28 Progress: Done reading input file
Info (12250): SPI: Generating SPI "SPI" for QUARTUS_SYNTH
Info (12250): Spislave_0: "SPI" instantiated spislave "spislave_0"
Info (12250): Rst_controller: "SPI" instantiated altera_reset_controller "rst_controller"
Info (12250): SPI: Done "SPI" with 3 modules, 5 files
Info (12249): Finished elaborating Platform Designer system entity "SPI.qsys"
Info (12248): Elaborating Platform Designer system entity "unnamed.qsys"
Info (12250): 2024.04.26.17:00:48 Progress: Loading MY_UART/unnamed.qsys
Info (12250): 2024.04.26.17:00:51 Progress: Reading input file
Info (12250): 2024.04.26.17:00:51 Progress: Adding clk_0 [clock_source 18.0]
Info (12250): 2024.04.26.17:00:52 Progress: Parameterizing module clk_0
Info (12250): 2024.04.26.17:00:52 Progress: Adding rs232_0 [altera_up_avalon_rs232 17.1]
Info (12250): 2024.04.26.17:00:53 Progress: Parameterizing module rs232_0
Info (12250): 2024.04.26.17:00:53 Progress: Building connections
Info (12250): 2024.04.26.17:00:53 Progress: Parameterizing connections
Info (12250): 2024.04.26.17:00:53 Progress: Validating
Info (12250): 2024.04.26.17:00:53 Progress: Done reading input file
Info (12250): Unnamed: Generating unnamed "unnamed" for QUARTUS_SYNTH
Info (12250): Rs232_0: Starting Generation of RS232 UART
Info (12250): Rs232_0: "unnamed" instantiated altera_up_avalon_rs232 "rs232_0"
Info (12250): Rst_controller: "unnamed" instantiated altera_reset_controller "rst_controller"
Info (12250): Unnamed: Done "unnamed" with 3 modules, 9 files
Info (12249): Finished elaborating Platform Designer system entity "unnamed.qsys"
Info (12021): Found 0 design units, including 0 entities, in source file output_files/ip_uart.v
Info (12021): Found 1 design units, including 1 entities, in source file uart.v
    Info (12023): Found entity 1: uart File: E:/FPGA_FILE/MY_UART/uart.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file clk.v
    Info (12023): Found entity 1: clk File: E:/FPGA_FILE/MY_UART/clk.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file output_files/uart_tx.v
    Info (12023): Found entity 1: uart_tx File: E:/FPGA_FILE/MY_UART/output_files/uart_tx.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file output_files/uart_rx.v
    Info (12023): Found entity 1: uart_rx File: E:/FPGA_FILE/MY_UART/output_files/uart_rx.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file spi_tx.v
    Info (12023): Found entity 1: spi_tx File: E:/FPGA_FILE/MY_UART/spi_tx.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file spi_rx.v
    Info (12023): Found entity 1: spi_rx File: E:/FPGA_FILE/MY_UART/spi_rx.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ad9226_clk.v
    Info (12023): Found entity 1: AD9226_CLK File: E:/FPGA_FILE/MY_UART/AD9226_CLK.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file adc_ram.v
    Info (12023): Found entity 1: ADC_RAM File: E:/FPGA_FILE/MY_UART/ADC_RAM.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file adc_fifo.v
    Info (12023): Found entity 1: ADC_FIFO File: E:/FPGA_FILE/MY_UART/ADC_FIFO.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/spi/spi.v
    Info (12023): Found entity 1: SPI File: E:/FPGA_FILE/MY_UART/db/ip/spi/spi.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/spi/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: E:/FPGA_FILE/MY_UART/db/ip/spi/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/spi/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: E:/FPGA_FILE/MY_UART/db/ip/spi/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 6 design units, including 6 entities, in source file db/ip/spi/submodules/spiphyslave.v
    Info (12023): Found entity 1: SPIPhy File: E:/FPGA_FILE/MY_UART/db/ip/spi/submodules/spiphyslave.v Line: 59
    Info (12023): Found entity 2: MOSIctl File: E:/FPGA_FILE/MY_UART/db/ip/spi/submodules/spiphyslave.v Line: 267
    Info (12023): Found entity 3: MISOctl File: E:/FPGA_FILE/MY_UART/db/ip/spi/submodules/spiphyslave.v Line: 482
    Info (12023): Found entity 4: spi_phy_internal_altera_avalon_st_idle_remover File: E:/FPGA_FILE/MY_UART/db/ip/spi/submodules/spiphyslave.v Line: 625
    Info (12023): Found entity 5: spi_phy_internal_altera_avalon_st_idle_inserter File: E:/FPGA_FILE/MY_UART/db/ip/spi/submodules/spiphyslave.v Line: 688
    Info (12023): Found entity 6: single_output_pipeline_stage File: E:/FPGA_FILE/MY_UART/db/ip/spi/submodules/spiphyslave.v Line: 751
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/unnamed/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: E:/FPGA_FILE/MY_UART/db/ip/unnamed/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/unnamed/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: E:/FPGA_FILE/MY_UART/db/ip/unnamed/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/unnamed/submodules/altera_up_rs232_counters.v
    Info (12023): Found entity 1: altera_up_rs232_counters File: E:/FPGA_FILE/MY_UART/db/ip/unnamed/submodules/altera_up_rs232_counters.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/unnamed/submodules/altera_up_rs232_in_deserializer.v
    Info (12023): Found entity 1: altera_up_rs232_in_deserializer File: E:/FPGA_FILE/MY_UART/db/ip/unnamed/submodules/altera_up_rs232_in_deserializer.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/unnamed/submodules/altera_up_rs232_out_serializer.v
    Info (12023): Found entity 1: altera_up_rs232_out_serializer File: E:/FPGA_FILE/MY_UART/db/ip/unnamed/submodules/altera_up_rs232_out_serializer.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/unnamed/submodules/altera_up_sync_fifo.v
    Info (12023): Found entity 1: altera_up_sync_fifo File: E:/FPGA_FILE/MY_UART/db/ip/unnamed/submodules/altera_up_sync_fifo.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/unnamed/submodules/unnamed_rs232_0.v
    Info (12023): Found entity 1: unnamed_rs232_0 File: E:/FPGA_FILE/MY_UART/db/ip/unnamed/submodules/unnamed_rs232_0.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/unnamed/unnamed.v
    Info (12023): Found entity 1: unnamed File: E:/FPGA_FILE/MY_UART/db/ip/unnamed/unnamed.v Line: 6
Critical Warning (10846): Verilog HDL Instantiation warning at uart.v(19): instance has no name File: E:/FPGA_FILE/MY_UART/uart.v Line: 19
Critical Warning (10846): Verilog HDL Instantiation warning at uart.v(25): instance has no name File: E:/FPGA_FILE/MY_UART/uart.v Line: 25
Critical Warning (10846): Verilog HDL Instantiation warning at uart.v(70): instance has no name File: E:/FPGA_FILE/MY_UART/uart.v Line: 70
Critical Warning (10846): Verilog HDL Instantiation warning at uart_tx.v(24): instance has no name File: E:/FPGA_FILE/MY_UART/output_files/uart_tx.v Line: 24
Critical Warning (10846): Verilog HDL Instantiation warning at uart.v(110): instance has no name File: E:/FPGA_FILE/MY_UART/uart.v Line: 110
Critical Warning (10846): Verilog HDL Instantiation warning at uart_rx.v(24): instance has no name File: E:/FPGA_FILE/MY_UART/output_files/uart_rx.v Line: 24
Critical Warning (10846): Verilog HDL Instantiation warning at spi_tx.v(23): instance has no name File: E:/FPGA_FILE/MY_UART/spi_tx.v Line: 23
Critical Warning (10846): Verilog HDL Instantiation warning at spi_rx.v(24): instance has no name File: E:/FPGA_FILE/MY_UART/spi_rx.v Line: 24
Info (12127): Elaborating entity "uart" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at uart.v(27): object "i" assigned a value but never read File: E:/FPGA_FILE/MY_UART/uart.v Line: 27
Warning (10034): Output port "out" at uart.v(9) has no driver File: E:/FPGA_FILE/MY_UART/uart.v Line: 9
Warning (10034): Output port "ad_test" at uart.v(10) has no driver File: E:/FPGA_FILE/MY_UART/uart.v Line: 10
Info (12128): Elaborating entity "AD9226_CLK" for hierarchy "AD9226_CLK:comb_3" File: E:/FPGA_FILE/MY_UART/uart.v Line: 19
Info (12128): Elaborating entity "altpll" for hierarchy "AD9226_CLK:comb_3|altpll:altpll_component" File: E:/FPGA_FILE/MY_UART/AD9226_CLK.v Line: 94
Info (12130): Elaborated megafunction instantiation "AD9226_CLK:comb_3|altpll:altpll_component" File: E:/FPGA_FILE/MY_UART/AD9226_CLK.v Line: 94
Info (12133): Instantiated megafunction "AD9226_CLK:comb_3|altpll:altpll_component" with the following parameter: File: E:/FPGA_FILE/MY_UART/AD9226_CLK.v Line: 94
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "10"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "13"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "5"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "13"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=AD9226_CLK"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/ad9226_clk_altpll.v
    Info (12023): Found entity 1: AD9226_CLK_altpll File: E:/FPGA_FILE/MY_UART/db/ad9226_clk_altpll.v Line: 29
Info (12128): Elaborating entity "AD9226_CLK_altpll" for hierarchy "AD9226_CLK:comb_3|altpll:altpll_component|AD9226_CLK_altpll:auto_generated" File: e:/intelfpga/18.0/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "clk" for hierarchy "clk:comb_4" File: E:/FPGA_FILE/MY_UART/uart.v Line: 25
Info (12128): Elaborating entity "ADC_FIFO" for hierarchy "ADC_FIFO:comb_79" File: E:/FPGA_FILE/MY_UART/uart.v Line: 70
Info (12128): Elaborating entity "dcfifo" for hierarchy "ADC_FIFO:comb_79|dcfifo:dcfifo_component" File: E:/FPGA_FILE/MY_UART/ADC_FIFO.v Line: 88
Info (12130): Elaborated megafunction instantiation "ADC_FIFO:comb_79|dcfifo:dcfifo_component" File: E:/FPGA_FILE/MY_UART/ADC_FIFO.v Line: 88
Info (12133): Instantiated megafunction "ADC_FIFO:comb_79|dcfifo:dcfifo_component" with the following parameter: File: E:/FPGA_FILE/MY_UART/ADC_FIFO.v Line: 88
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M9K"
    Info (12134): Parameter "lpm_numwords" = "32768"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "15"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_ovo1.tdf
    Info (12023): Found entity 1: dcfifo_ovo1 File: E:/FPGA_FILE/MY_UART/db/dcfifo_ovo1.tdf Line: 36
Info (12128): Elaborating entity "dcfifo_ovo1" for hierarchy "ADC_FIFO:comb_79|dcfifo:dcfifo_component|dcfifo_ovo1:auto_generated" File: e:/intelfpga/18.0/quartus/libraries/megafunctions/dcfifo.tdf Line: 190
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_b77.tdf
    Info (12023): Found entity 1: a_graycounter_b77 File: E:/FPGA_FILE/MY_UART/db/a_graycounter_b77.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_b77" for hierarchy "ADC_FIFO:comb_79|dcfifo:dcfifo_component|dcfifo_ovo1:auto_generated|a_graycounter_b77:rdptr_g1p" File: E:/FPGA_FILE/MY_UART/db/dcfifo_ovo1.tdf Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_7lc.tdf
    Info (12023): Found entity 1: a_graycounter_7lc File: E:/FPGA_FILE/MY_UART/db/a_graycounter_7lc.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_7lc" for hierarchy "ADC_FIFO:comb_79|dcfifo:dcfifo_component|dcfifo_ovo1:auto_generated|a_graycounter_7lc:wrptr_g1p" File: E:/FPGA_FILE/MY_UART/db/dcfifo_ovo1.tdf Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hr81.tdf
    Info (12023): Found entity 1: altsyncram_hr81 File: E:/FPGA_FILE/MY_UART/db/altsyncram_hr81.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_hr81" for hierarchy "ADC_FIFO:comb_79|dcfifo:dcfifo_component|dcfifo_ovo1:auto_generated|altsyncram_hr81:fifo_ram" File: E:/FPGA_FILE/MY_UART/db/dcfifo_ovo1.tdf Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_d87.tdf
    Info (12023): Found entity 1: decode_d87 File: E:/FPGA_FILE/MY_UART/db/decode_d87.tdf Line: 22
Info (12128): Elaborating entity "decode_d87" for hierarchy "ADC_FIFO:comb_79|dcfifo:dcfifo_component|dcfifo_ovo1:auto_generated|altsyncram_hr81:fifo_ram|decode_d87:decode6" File: E:/FPGA_FILE/MY_UART/db/altsyncram_hr81.tdf Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_t28.tdf
    Info (12023): Found entity 1: mux_t28 File: E:/FPGA_FILE/MY_UART/db/mux_t28.tdf Line: 22
Info (12128): Elaborating entity "mux_t28" for hierarchy "ADC_FIFO:comb_79|dcfifo:dcfifo_component|dcfifo_ovo1:auto_generated|altsyncram_hr81:fifo_ram|mux_t28:mux7" File: E:/FPGA_FILE/MY_UART/db/altsyncram_hr81.tdf Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_epl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_epl File: E:/FPGA_FILE/MY_UART/db/alt_synch_pipe_epl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_epl" for hierarchy "ADC_FIFO:comb_79|dcfifo:dcfifo_component|dcfifo_ovo1:auto_generated|alt_synch_pipe_epl:rs_dgwp" File: E:/FPGA_FILE/MY_UART/db/dcfifo_ovo1.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_ve9.tdf
    Info (12023): Found entity 1: dffpipe_ve9 File: E:/FPGA_FILE/MY_UART/db/dffpipe_ve9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_ve9" for hierarchy "ADC_FIFO:comb_79|dcfifo:dcfifo_component|dcfifo_ovo1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe8" File: E:/FPGA_FILE/MY_UART/db/alt_synch_pipe_epl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_fpl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_fpl File: E:/FPGA_FILE/MY_UART/db/alt_synch_pipe_fpl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_fpl" for hierarchy "ADC_FIFO:comb_79|dcfifo:dcfifo_component|dcfifo_ovo1:auto_generated|alt_synch_pipe_fpl:ws_dgrp" File: E:/FPGA_FILE/MY_UART/db/dcfifo_ovo1.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_0f9.tdf
    Info (12023): Found entity 1: dffpipe_0f9 File: E:/FPGA_FILE/MY_UART/db/dffpipe_0f9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_0f9" for hierarchy "ADC_FIFO:comb_79|dcfifo:dcfifo_component|dcfifo_ovo1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_0f9:dffpipe11" File: E:/FPGA_FILE/MY_UART/db/alt_synch_pipe_fpl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_t76.tdf
    Info (12023): Found entity 1: cmpr_t76 File: E:/FPGA_FILE/MY_UART/db/cmpr_t76.tdf Line: 22
Info (12128): Elaborating entity "cmpr_t76" for hierarchy "ADC_FIFO:comb_79|dcfifo:dcfifo_component|dcfifo_ovo1:auto_generated|cmpr_t76:rdempty_eq_comp" File: E:/FPGA_FILE/MY_UART/db/dcfifo_ovo1.tdf Line: 60
Info (12128): Elaborating entity "uart_tx" for hierarchy "uart_tx:comb_87" File: E:/FPGA_FILE/MY_UART/uart.v Line: 110
Warning (10036): Verilog HDL or VHDL warning at uart_tx.v(18): object "delay_cnt" assigned a value but never read File: E:/FPGA_FILE/MY_UART/output_files/uart_tx.v Line: 18
Warning (10230): Verilog HDL assignment warning at uart_tx.v(38): truncated value with size 32 to match size of target (1) File: E:/FPGA_FILE/MY_UART/output_files/uart_tx.v Line: 38
Warning (10230): Verilog HDL assignment warning at uart_tx.v(40): truncated value with size 32 to match size of target (1) File: E:/FPGA_FILE/MY_UART/output_files/uart_tx.v Line: 40
Warning (10230): Verilog HDL assignment warning at uart_tx.v(45): truncated value with size 32 to match size of target (1) File: E:/FPGA_FILE/MY_UART/output_files/uart_tx.v Line: 45
Warning (10230): Verilog HDL assignment warning at uart_tx.v(47): truncated value with size 32 to match size of target (1) File: E:/FPGA_FILE/MY_UART/output_files/uart_tx.v Line: 47
Warning (10230): Verilog HDL assignment warning at uart_tx.v(59): truncated value with size 32 to match size of target (8) File: E:/FPGA_FILE/MY_UART/output_files/uart_tx.v Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_m524.tdf
    Info (12023): Found entity 1: altsyncram_m524 File: E:/FPGA_FILE/MY_UART/db/altsyncram_m524.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_rsc.tdf
    Info (12023): Found entity 1: mux_rsc File: E:/FPGA_FILE/MY_UART/db/mux_rsc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: E:/FPGA_FILE/MY_UART/db/decode_dvf.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_jgi.tdf
    Info (12023): Found entity 1: cntr_jgi File: E:/FPGA_FILE/MY_UART/db/cntr_jgi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf
    Info (12023): Found entity 1: cmpr_sgc File: E:/FPGA_FILE/MY_UART/db/cmpr_sgc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_g9j.tdf
    Info (12023): Found entity 1: cntr_g9j File: E:/FPGA_FILE/MY_UART/db/cntr_g9j.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_fgi.tdf
    Info (12023): Found entity 1: cntr_fgi File: E:/FPGA_FILE/MY_UART/db/cntr_fgi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc File: E:/FPGA_FILE/MY_UART/db/cmpr_rgc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: E:/FPGA_FILE/MY_UART/db/cntr_23j.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: E:/FPGA_FILE/MY_UART/db/cmpr_ngc.tdf Line: 22
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2024.04.26.17:01:20 Progress: Loading sld23d5e3ab/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld23d5e3ab/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: E:/FPGA_FILE/MY_UART/db/ip/sld23d5e3ab/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld23d5e3ab/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: E:/FPGA_FILE/MY_UART/db/ip/sld23d5e3ab/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld23d5e3ab/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: E:/FPGA_FILE/MY_UART/db/ip/sld23d5e3ab/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld23d5e3ab/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: E:/FPGA_FILE/MY_UART/db/ip/sld23d5e3ab/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld23d5e3ab/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: E:/FPGA_FILE/MY_UART/db/ip/sld23d5e3ab/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: E:/FPGA_FILE/MY_UART/db/ip/sld23d5e3ab/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld23d5e3ab/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: E:/FPGA_FILE/MY_UART/db/ip/sld23d5e3ab/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "out[0]" is stuck at GND File: E:/FPGA_FILE/MY_UART/uart.v Line: 9
    Warning (13410): Pin "out[1]" is stuck at GND File: E:/FPGA_FILE/MY_UART/uart.v Line: 9
    Warning (13410): Pin "out[2]" is stuck at GND File: E:/FPGA_FILE/MY_UART/uart.v Line: 9
    Warning (13410): Pin "out[3]" is stuck at GND File: E:/FPGA_FILE/MY_UART/uart.v Line: 9
    Warning (13410): Pin "out[4]" is stuck at GND File: E:/FPGA_FILE/MY_UART/uart.v Line: 9
    Warning (13410): Pin "out[5]" is stuck at GND File: E:/FPGA_FILE/MY_UART/uart.v Line: 9
    Warning (13410): Pin "out[6]" is stuck at GND File: E:/FPGA_FILE/MY_UART/uart.v Line: 9
    Warning (13410): Pin "out[7]" is stuck at GND File: E:/FPGA_FILE/MY_UART/uart.v Line: 9
    Warning (13410): Pin "ad_test[0]" is stuck at GND File: E:/FPGA_FILE/MY_UART/uart.v Line: 10
    Warning (13410): Pin "ad_test[1]" is stuck at GND File: E:/FPGA_FILE/MY_UART/uart.v Line: 10
    Warning (13410): Pin "ad_test[2]" is stuck at GND File: E:/FPGA_FILE/MY_UART/uart.v Line: 10
    Warning (13410): Pin "ad_test[3]" is stuck at GND File: E:/FPGA_FILE/MY_UART/uart.v Line: 10
    Warning (13410): Pin "ad_test[4]" is stuck at GND File: E:/FPGA_FILE/MY_UART/uart.v Line: 10
    Warning (13410): Pin "ad_test[5]" is stuck at GND File: E:/FPGA_FILE/MY_UART/uart.v Line: 10
    Warning (13410): Pin "ad_test[6]" is stuck at GND File: E:/FPGA_FILE/MY_UART/uart.v Line: 10
    Warning (13410): Pin "ad_test[7]" is stuck at GND File: E:/FPGA_FILE/MY_UART/uart.v Line: 10
    Warning (13410): Pin "ad_test[8]" is stuck at GND File: E:/FPGA_FILE/MY_UART/uart.v Line: 10
    Warning (13410): Pin "ad_test[9]" is stuck at GND File: E:/FPGA_FILE/MY_UART/uart.v Line: 10
    Warning (13410): Pin "ad_test[10]" is stuck at GND File: E:/FPGA_FILE/MY_UART/uart.v Line: 10
    Warning (13410): Pin "ad_test[11]" is stuck at GND File: E:/FPGA_FILE/MY_UART/uart.v Line: 10
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Warning (20013): Ignored 19 assignments for entity "SPI" -- entity does not exist in design
Warning (20013): Ignored 13 assignments for entity "SPIPhy" -- entity does not exist in design
Warning (20013): Ignored 70 assignments for entity "altera_reset_controller" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "unnamed" -- entity does not exist in design
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 113 of its 117 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 4 missing sources or connections.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1682 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 17 input pins
    Info (21059): Implemented 27 output pins
    Info (21061): Implemented 1562 logic cells
    Info (21064): Implemented 74 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 45 warnings
    Info: Peak virtual memory: 4921 megabytes
    Info: Processing ended: Fri Apr 26 17:01:52 2024
    Info: Elapsed time: 00:01:57
    Info: Total CPU time (on all processors): 00:00:18


