<dec f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='344' type='bool'/>
<offset>4696</offset>
<doc f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='342'>/// Generate register pressure set for this register class and any class
    /// synthesized from it.</doc>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='743' u='w' c='_ZN4llvm20CodeGenRegisterClassC1ERNS_14CodeGenRegBankEPNS_6RecordE'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='821' u='w' c='_ZN4llvm20CodeGenRegisterClassC1ERNS_14CodeGenRegBankENS_9StringRefENS0_3KeyE'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='844' u='w' c='_ZN4llvm20CodeGenRegisterClass17inheritPropertiesERNS_14CodeGenRegBankE'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='844' u='r' c='_ZN4llvm20CodeGenRegisterClass17inheritPropertiesERNS_14CodeGenRegBankE'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1899' u='r' c='_ZN4llvm14CodeGenRegBank18computeRegUnitSetsEv'/>
