

================================================================
== Vitis HLS Report for 'node0'
================================================================
* Date:           Wed Sep 25 12:56:34 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_Autoencoder
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.527 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    25092|    25092|  83.556 us|  83.556 us|  25092|  25092|       no|
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+-------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- loop0_loop1  |    25090|    25090|         4|          1|          1|  25088|       yes|
        +---------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     1|        -|        -|    -|
|Expression           |        -|     -|        0|      113|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       81|    -|
|Register             |        -|     -|       90|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     1|       90|      194|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +-------------------------------------+---------------------------------+--------------+
    |               Instance              |              Module             |  Expression  |
    +-------------------------------------+---------------------------------+--------------+
    |mac_muladd_6ns_10ns_10ns_15_4_1_U96  |mac_muladd_6ns_10ns_10ns_15_4_1  |  i0 * i1 + i2|
    +-------------------------------------+---------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln21_1_fu_105_p2       |         +|   0|  0|  22|          15|           1|
    |add_ln21_fu_117_p2         |         +|   0|  0|  13|           6|           1|
    |add_ln22_fu_149_p2         |         +|   0|  0|  17|          10|           1|
    |ap_condition_110           |       and|   0|  0|   2|           1|           1|
    |icmp_ln21_fu_99_p2         |      icmp|   0|  0|  22|          15|          14|
    |icmp_ln22_fu_123_p2        |      icmp|   0|  0|  17|          10|           9|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|   2|           1|           1|
    |select_ln21_1_fu_137_p3    |    select|   0|  0|   6|           1|           6|
    |select_ln21_fu_129_p3      |    select|   0|  0|  10|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 113|          61|          37|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   15|         30|
    |ap_sig_allocacmp_v2_load              |   9|          2|    6|         12|
    |ap_sig_allocacmp_v3_load              |   9|          2|   10|         20|
    |indvar_flatten_fu_58                  |   9|          2|   15|         30|
    |v220_blk_n                            |   9|          2|    1|          2|
    |v2_fu_54                              |   9|          2|    6|         12|
    |v3_fu_50                              |   9|          2|   10|         20|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  81|         18|   65|        130|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |indvar_flatten_fu_58               |  15|   0|   15|          0|
    |select_ln21_reg_211                |  10|   0|   10|          0|
    |select_ln21_reg_211_pp0_iter1_reg  |  10|   0|   10|          0|
    |v2_fu_54                           |   6|   0|    6|          0|
    |v3_fu_50                           |  10|   0|   10|          0|
    |v4_reg_226                         |  32|   0|   32|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |  90|   0|   90|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|         node0|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|         node0|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|         node0|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|         node0|  return value|
|ap_continue          |   in|    1|  ap_ctrl_hs|         node0|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|         node0|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|         node0|  return value|
|v220_dout            |   in|   32|     ap_fifo|          v220|       pointer|
|v220_num_data_valid  |   in|   16|     ap_fifo|          v220|       pointer|
|v220_fifo_cap        |   in|   16|     ap_fifo|          v220|       pointer|
|v220_empty_n         |   in|    1|     ap_fifo|          v220|       pointer|
|v220_read            |  out|    1|     ap_fifo|          v220|       pointer|
|v219_address0        |  out|   15|   ap_memory|          v219|         array|
|v219_ce0             |  out|    1|   ap_memory|          v219|         array|
|v219_we0             |  out|    1|   ap_memory|          v219|         array|
|v219_d0              |  out|   32|   ap_memory|          v219|         array|
+---------------------+-----+-----+------------+--------------+--------------+

