// Seed: 530060290
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  always @(posedge {1, 1} < id_4) begin
    begin
      id_3 = ({1, id_1});
    end
  end
  module_2();
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  wire id_3;
  wire id_4;
  wire id_5;
  module_0(
      id_4, id_4, id_5, id_4
  );
endmodule
module module_2 ();
  id_1(
      .id_0(1), .id_1(1)
  );
endmodule
