vhdl xil_defaultlib  \
"../../../bd/design_1/ip/design_1_depacketizer_0_0/sim/design_1_depacketizer_0_0.vhd" \
"../../../bd/design_1/ipshared/a968/hdl/AXI4Stream_UART_v1_0_M00_AXIS_RX.vhd" \
"../../../bd/design_1/ipshared/a968/hdl/AXI4Stream_UART_v1_0_S00_AXIS_TX.vhd" \
"../../../bd/design_1/ipshared/a968/hdl/UART_Engine.vhd" \
"../../../bd/design_1/ipshared/a968/hdl/UART_Manager.vhd" \
"../../../bd/design_1/ipshared/a968/hdl/AXI4Stream_UART_v1_0.vhd" \
"../../../bd/design_1/ip/design_1_AXI4Stream_UART_0_0/sim/design_1_AXI4Stream_UART_0_0.vhd" \
"../../../bd/design_1/ip/design_1_packetizer_0_0/sim/design_1_packetizer_0_0.vhd" \
"../../../bd/design_1/ip/design_1_moving_average_filter_0_0/sim/design_1_moving_average_filter_0_0.vhd" \
"../../../bd/design_1/ip/design_1_volume_controller_1_0/sim/design_1_volume_controller_1_0.vhd" \
"../../../bd/design_1/ip/design_1_mute_controller_0_0/sim/design_1_mute_controller_0_0.vhd" \
"../../../bd/design_1/ip/design_1_debouncer_0_0/sim/design_1_debouncer_0_0.vhd" \
"../../../bd/design_1/ip/design_1_debouncer_1_0/sim/design_1_debouncer_1_0.vhd" \
"../../../bd/design_1/ip/design_1_edge_detector_0_0/sim/design_1_edge_detector_0_0.vhd" \
"../../../bd/design_1/ip/design_1_edge_detector_1_0/sim/design_1_edge_detector_1_0.vhd" \
"../../../bd/design_1/sim/design_1.vhd" \

nosort
