# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 76 \
    name stubsInLayer_0_data \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename stubsInLayer_0_data \
    op interface \
    ports { stubsInLayer_0_data_address0 { O 6 vector } stubsInLayer_0_data_ce0 { O 1 bit } stubsInLayer_0_data_q0 { I 36 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'stubsInLayer_0_data'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 77 \
    name stubsInLayer_1_data \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename stubsInLayer_1_data \
    op interface \
    ports { stubsInLayer_1_data_address0 { O 6 vector } stubsInLayer_1_data_ce0 { O 1 bit } stubsInLayer_1_data_q0 { I 36 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'stubsInLayer_1_data'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 78 \
    name stubsInLayer_2_data \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename stubsInLayer_2_data \
    op interface \
    ports { stubsInLayer_2_data_address0 { O 6 vector } stubsInLayer_2_data_ce0 { O 1 bit } stubsInLayer_2_data_q0 { I 36 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'stubsInLayer_2_data'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 79 \
    name stubsInLayer_3_data \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename stubsInLayer_3_data \
    op interface \
    ports { stubsInLayer_3_data_address0 { O 6 vector } stubsInLayer_3_data_ce0 { O 1 bit } stubsInLayer_3_data_q0 { I 36 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'stubsInLayer_3_data'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 80 \
    name stubsInLayer_4_data \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename stubsInLayer_4_data \
    op interface \
    ports { stubsInLayer_4_data_address0 { O 6 vector } stubsInLayer_4_data_ce0 { O 1 bit } stubsInLayer_4_data_q0 { I 36 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'stubsInLayer_4_data'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 81 \
    name stubsInLayer_5_data \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename stubsInLayer_5_data \
    op interface \
    ports { stubsInLayer_5_data_address0 { O 6 vector } stubsInLayer_5_data_ce0 { O 1 bit } stubsInLayer_5_data_q0 { I 36 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'stubsInLayer_5_data'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 82 \
    name stubsInLayer_6_data \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename stubsInLayer_6_data \
    op interface \
    ports { stubsInLayer_6_data_address0 { O 6 vector } stubsInLayer_6_data_ce0 { O 1 bit } stubsInLayer_6_data_q0 { I 36 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'stubsInLayer_6_data'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 83 \
    name stubsInLayer_7_data \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename stubsInLayer_7_data \
    op interface \
    ports { stubsInLayer_7_data_address0 { O 6 vector } stubsInLayer_7_data_ce0 { O 1 bit } stubsInLayer_7_data_q0 { I 36 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'stubsInLayer_7_data'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 84 \
    name stubsInLayer_8_data \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename stubsInLayer_8_data \
    op interface \
    ports { stubsInLayer_8_data_address0 { O 6 vector } stubsInLayer_8_data_ce0 { O 1 bit } stubsInLayer_8_data_q0 { I 36 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'stubsInLayer_8_data'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 86 \
    name allStubs_0_data_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename allStubs_0_data_V \
    op interface \
    ports { allStubs_0_data_V_address0 { O 6 vector } allStubs_0_data_V_ce0 { O 1 bit } allStubs_0_data_V_we0 { O 1 bit } allStubs_0_data_V_d0 { O 36 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'allStubs_0_data_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 87 \
    name allStubs_1_data_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename allStubs_1_data_V \
    op interface \
    ports { allStubs_1_data_V_address0 { O 6 vector } allStubs_1_data_V_ce0 { O 1 bit } allStubs_1_data_V_we0 { O 1 bit } allStubs_1_data_V_d0 { O 36 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'allStubs_1_data_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 88 \
    name allStubs_2_data_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename allStubs_2_data_V \
    op interface \
    ports { allStubs_2_data_V_address0 { O 6 vector } allStubs_2_data_V_ce0 { O 1 bit } allStubs_2_data_V_we0 { O 1 bit } allStubs_2_data_V_d0 { O 36 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'allStubs_2_data_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 89 \
    name allStubs_3_data_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename allStubs_3_data_V \
    op interface \
    ports { allStubs_3_data_V_address0 { O 6 vector } allStubs_3_data_V_ce0 { O 1 bit } allStubs_3_data_V_we0 { O 1 bit } allStubs_3_data_V_d0 { O 36 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'allStubs_3_data_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 90 \
    name allStubs_4_data_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename allStubs_4_data_V \
    op interface \
    ports { allStubs_4_data_V_address0 { O 6 vector } allStubs_4_data_V_ce0 { O 1 bit } allStubs_4_data_V_we0 { O 1 bit } allStubs_4_data_V_d0 { O 36 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'allStubs_4_data_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 91 \
    name allStubs_5_data_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename allStubs_5_data_V \
    op interface \
    ports { allStubs_5_data_V_address0 { O 6 vector } allStubs_5_data_V_ce0 { O 1 bit } allStubs_5_data_V_we0 { O 1 bit } allStubs_5_data_V_d0 { O 36 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'allStubs_5_data_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 92 \
    name allStubs_6_data_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename allStubs_6_data_V \
    op interface \
    ports { allStubs_6_data_V_address0 { O 6 vector } allStubs_6_data_V_ce0 { O 1 bit } allStubs_6_data_V_we0 { O 1 bit } allStubs_6_data_V_d0 { O 36 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'allStubs_6_data_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 93 \
    name allStubs_7_data_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename allStubs_7_data_V \
    op interface \
    ports { allStubs_7_data_V_address0 { O 6 vector } allStubs_7_data_V_ce0 { O 1 bit } allStubs_7_data_V_we0 { O 1 bit } allStubs_7_data_V_d0 { O 36 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'allStubs_7_data_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 94 \
    name allStubs_8_data_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename allStubs_8_data_V \
    op interface \
    ports { allStubs_8_data_V_address0 { O 6 vector } allStubs_8_data_V_ce0 { O 1 bit } allStubs_8_data_V_we0 { O 1 bit } allStubs_8_data_V_d0 { O 36 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'allStubs_8_data_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 96 \
    name vmStubsPH1Z1_0_data \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename vmStubsPH1Z1_0_data \
    op interface \
    ports { vmStubsPH1Z1_0_data_address0 { O 6 vector } vmStubsPH1Z1_0_data_ce0 { O 1 bit } vmStubsPH1Z1_0_data_we0 { O 1 bit } vmStubsPH1Z1_0_data_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'vmStubsPH1Z1_0_data'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 97 \
    name vmStubsPH1Z1_1_data \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename vmStubsPH1Z1_1_data \
    op interface \
    ports { vmStubsPH1Z1_1_data_address0 { O 6 vector } vmStubsPH1Z1_1_data_ce0 { O 1 bit } vmStubsPH1Z1_1_data_we0 { O 1 bit } vmStubsPH1Z1_1_data_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'vmStubsPH1Z1_1_data'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 98 \
    name vmStubsPH1Z1_2_data \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename vmStubsPH1Z1_2_data \
    op interface \
    ports { vmStubsPH1Z1_2_data_address0 { O 6 vector } vmStubsPH1Z1_2_data_ce0 { O 1 bit } vmStubsPH1Z1_2_data_we0 { O 1 bit } vmStubsPH1Z1_2_data_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'vmStubsPH1Z1_2_data'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 99 \
    name vmStubsPH1Z1_3_data \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename vmStubsPH1Z1_3_data \
    op interface \
    ports { vmStubsPH1Z1_3_data_address0 { O 6 vector } vmStubsPH1Z1_3_data_ce0 { O 1 bit } vmStubsPH1Z1_3_data_we0 { O 1 bit } vmStubsPH1Z1_3_data_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'vmStubsPH1Z1_3_data'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 100 \
    name vmStubsPH1Z1_4_data \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename vmStubsPH1Z1_4_data \
    op interface \
    ports { vmStubsPH1Z1_4_data_address0 { O 6 vector } vmStubsPH1Z1_4_data_ce0 { O 1 bit } vmStubsPH1Z1_4_data_we0 { O 1 bit } vmStubsPH1Z1_4_data_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'vmStubsPH1Z1_4_data'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 101 \
    name vmStubsPH1Z1_5_data \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename vmStubsPH1Z1_5_data \
    op interface \
    ports { vmStubsPH1Z1_5_data_address0 { O 6 vector } vmStubsPH1Z1_5_data_ce0 { O 1 bit } vmStubsPH1Z1_5_data_we0 { O 1 bit } vmStubsPH1Z1_5_data_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'vmStubsPH1Z1_5_data'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 102 \
    name vmStubsPH1Z1_6_data \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename vmStubsPH1Z1_6_data \
    op interface \
    ports { vmStubsPH1Z1_6_data_address0 { O 6 vector } vmStubsPH1Z1_6_data_ce0 { O 1 bit } vmStubsPH1Z1_6_data_we0 { O 1 bit } vmStubsPH1Z1_6_data_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'vmStubsPH1Z1_6_data'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 103 \
    name vmStubsPH1Z1_7_data \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename vmStubsPH1Z1_7_data \
    op interface \
    ports { vmStubsPH1Z1_7_data_address0 { O 6 vector } vmStubsPH1Z1_7_data_ce0 { O 1 bit } vmStubsPH1Z1_7_data_we0 { O 1 bit } vmStubsPH1Z1_7_data_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'vmStubsPH1Z1_7_data'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 104 \
    name vmStubsPH1Z1_8_data \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename vmStubsPH1Z1_8_data \
    op interface \
    ports { vmStubsPH1Z1_8_data_address0 { O 6 vector } vmStubsPH1Z1_8_data_ce0 { O 1 bit } vmStubsPH1Z1_8_data_we0 { O 1 bit } vmStubsPH1Z1_8_data_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'vmStubsPH1Z1_8_data'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 106 \
    name vmStubsPH2Z1_0_data \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename vmStubsPH2Z1_0_data \
    op interface \
    ports { vmStubsPH2Z1_0_data_address0 { O 6 vector } vmStubsPH2Z1_0_data_ce0 { O 1 bit } vmStubsPH2Z1_0_data_we0 { O 1 bit } vmStubsPH2Z1_0_data_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'vmStubsPH2Z1_0_data'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 107 \
    name vmStubsPH2Z1_1_data \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename vmStubsPH2Z1_1_data \
    op interface \
    ports { vmStubsPH2Z1_1_data_address0 { O 6 vector } vmStubsPH2Z1_1_data_ce0 { O 1 bit } vmStubsPH2Z1_1_data_we0 { O 1 bit } vmStubsPH2Z1_1_data_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'vmStubsPH2Z1_1_data'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 108 \
    name vmStubsPH2Z1_2_data \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename vmStubsPH2Z1_2_data \
    op interface \
    ports { vmStubsPH2Z1_2_data_address0 { O 6 vector } vmStubsPH2Z1_2_data_ce0 { O 1 bit } vmStubsPH2Z1_2_data_we0 { O 1 bit } vmStubsPH2Z1_2_data_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'vmStubsPH2Z1_2_data'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 109 \
    name vmStubsPH2Z1_3_data \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename vmStubsPH2Z1_3_data \
    op interface \
    ports { vmStubsPH2Z1_3_data_address0 { O 6 vector } vmStubsPH2Z1_3_data_ce0 { O 1 bit } vmStubsPH2Z1_3_data_we0 { O 1 bit } vmStubsPH2Z1_3_data_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'vmStubsPH2Z1_3_data'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 110 \
    name vmStubsPH2Z1_4_data \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename vmStubsPH2Z1_4_data \
    op interface \
    ports { vmStubsPH2Z1_4_data_address0 { O 6 vector } vmStubsPH2Z1_4_data_ce0 { O 1 bit } vmStubsPH2Z1_4_data_we0 { O 1 bit } vmStubsPH2Z1_4_data_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'vmStubsPH2Z1_4_data'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 111 \
    name vmStubsPH2Z1_5_data \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename vmStubsPH2Z1_5_data \
    op interface \
    ports { vmStubsPH2Z1_5_data_address0 { O 6 vector } vmStubsPH2Z1_5_data_ce0 { O 1 bit } vmStubsPH2Z1_5_data_we0 { O 1 bit } vmStubsPH2Z1_5_data_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'vmStubsPH2Z1_5_data'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 112 \
    name vmStubsPH2Z1_6_data \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename vmStubsPH2Z1_6_data \
    op interface \
    ports { vmStubsPH2Z1_6_data_address0 { O 6 vector } vmStubsPH2Z1_6_data_ce0 { O 1 bit } vmStubsPH2Z1_6_data_we0 { O 1 bit } vmStubsPH2Z1_6_data_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'vmStubsPH2Z1_6_data'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 113 \
    name vmStubsPH2Z1_7_data \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename vmStubsPH2Z1_7_data \
    op interface \
    ports { vmStubsPH2Z1_7_data_address0 { O 6 vector } vmStubsPH2Z1_7_data_ce0 { O 1 bit } vmStubsPH2Z1_7_data_we0 { O 1 bit } vmStubsPH2Z1_7_data_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'vmStubsPH2Z1_7_data'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 114 \
    name vmStubsPH2Z1_8_data \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename vmStubsPH2Z1_8_data \
    op interface \
    ports { vmStubsPH2Z1_8_data_address0 { O 6 vector } vmStubsPH2Z1_8_data_ce0 { O 1 bit } vmStubsPH2Z1_8_data_we0 { O 1 bit } vmStubsPH2Z1_8_data_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'vmStubsPH2Z1_8_data'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 116 \
    name vmStubsPH3Z1_0_data \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename vmStubsPH3Z1_0_data \
    op interface \
    ports { vmStubsPH3Z1_0_data_address0 { O 6 vector } vmStubsPH3Z1_0_data_ce0 { O 1 bit } vmStubsPH3Z1_0_data_we0 { O 1 bit } vmStubsPH3Z1_0_data_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'vmStubsPH3Z1_0_data'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 117 \
    name vmStubsPH3Z1_1_data \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename vmStubsPH3Z1_1_data \
    op interface \
    ports { vmStubsPH3Z1_1_data_address0 { O 6 vector } vmStubsPH3Z1_1_data_ce0 { O 1 bit } vmStubsPH3Z1_1_data_we0 { O 1 bit } vmStubsPH3Z1_1_data_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'vmStubsPH3Z1_1_data'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 118 \
    name vmStubsPH3Z1_2_data \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename vmStubsPH3Z1_2_data \
    op interface \
    ports { vmStubsPH3Z1_2_data_address0 { O 6 vector } vmStubsPH3Z1_2_data_ce0 { O 1 bit } vmStubsPH3Z1_2_data_we0 { O 1 bit } vmStubsPH3Z1_2_data_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'vmStubsPH3Z1_2_data'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 119 \
    name vmStubsPH3Z1_3_data \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename vmStubsPH3Z1_3_data \
    op interface \
    ports { vmStubsPH3Z1_3_data_address0 { O 6 vector } vmStubsPH3Z1_3_data_ce0 { O 1 bit } vmStubsPH3Z1_3_data_we0 { O 1 bit } vmStubsPH3Z1_3_data_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'vmStubsPH3Z1_3_data'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 120 \
    name vmStubsPH3Z1_4_data \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename vmStubsPH3Z1_4_data \
    op interface \
    ports { vmStubsPH3Z1_4_data_address0 { O 6 vector } vmStubsPH3Z1_4_data_ce0 { O 1 bit } vmStubsPH3Z1_4_data_we0 { O 1 bit } vmStubsPH3Z1_4_data_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'vmStubsPH3Z1_4_data'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 121 \
    name vmStubsPH3Z1_5_data \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename vmStubsPH3Z1_5_data \
    op interface \
    ports { vmStubsPH3Z1_5_data_address0 { O 6 vector } vmStubsPH3Z1_5_data_ce0 { O 1 bit } vmStubsPH3Z1_5_data_we0 { O 1 bit } vmStubsPH3Z1_5_data_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'vmStubsPH3Z1_5_data'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 122 \
    name vmStubsPH3Z1_6_data \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename vmStubsPH3Z1_6_data \
    op interface \
    ports { vmStubsPH3Z1_6_data_address0 { O 6 vector } vmStubsPH3Z1_6_data_ce0 { O 1 bit } vmStubsPH3Z1_6_data_we0 { O 1 bit } vmStubsPH3Z1_6_data_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'vmStubsPH3Z1_6_data'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 123 \
    name vmStubsPH3Z1_7_data \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename vmStubsPH3Z1_7_data \
    op interface \
    ports { vmStubsPH3Z1_7_data_address0 { O 6 vector } vmStubsPH3Z1_7_data_ce0 { O 1 bit } vmStubsPH3Z1_7_data_we0 { O 1 bit } vmStubsPH3Z1_7_data_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'vmStubsPH3Z1_7_data'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 124 \
    name vmStubsPH3Z1_8_data \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename vmStubsPH3Z1_8_data \
    op interface \
    ports { vmStubsPH3Z1_8_data_address0 { O 6 vector } vmStubsPH3Z1_8_data_ce0 { O 1 bit } vmStubsPH3Z1_8_data_we0 { O 1 bit } vmStubsPH3Z1_8_data_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'vmStubsPH3Z1_8_data'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 126 \
    name vmStubsPH4Z1_0_data \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename vmStubsPH4Z1_0_data \
    op interface \
    ports { vmStubsPH4Z1_0_data_address0 { O 6 vector } vmStubsPH4Z1_0_data_ce0 { O 1 bit } vmStubsPH4Z1_0_data_we0 { O 1 bit } vmStubsPH4Z1_0_data_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'vmStubsPH4Z1_0_data'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 127 \
    name vmStubsPH4Z1_1_data \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename vmStubsPH4Z1_1_data \
    op interface \
    ports { vmStubsPH4Z1_1_data_address0 { O 6 vector } vmStubsPH4Z1_1_data_ce0 { O 1 bit } vmStubsPH4Z1_1_data_we0 { O 1 bit } vmStubsPH4Z1_1_data_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'vmStubsPH4Z1_1_data'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 128 \
    name vmStubsPH4Z1_2_data \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename vmStubsPH4Z1_2_data \
    op interface \
    ports { vmStubsPH4Z1_2_data_address0 { O 6 vector } vmStubsPH4Z1_2_data_ce0 { O 1 bit } vmStubsPH4Z1_2_data_we0 { O 1 bit } vmStubsPH4Z1_2_data_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'vmStubsPH4Z1_2_data'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 129 \
    name vmStubsPH4Z1_3_data \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename vmStubsPH4Z1_3_data \
    op interface \
    ports { vmStubsPH4Z1_3_data_address0 { O 6 vector } vmStubsPH4Z1_3_data_ce0 { O 1 bit } vmStubsPH4Z1_3_data_we0 { O 1 bit } vmStubsPH4Z1_3_data_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'vmStubsPH4Z1_3_data'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 130 \
    name vmStubsPH4Z1_4_data \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename vmStubsPH4Z1_4_data \
    op interface \
    ports { vmStubsPH4Z1_4_data_address0 { O 6 vector } vmStubsPH4Z1_4_data_ce0 { O 1 bit } vmStubsPH4Z1_4_data_we0 { O 1 bit } vmStubsPH4Z1_4_data_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'vmStubsPH4Z1_4_data'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 131 \
    name vmStubsPH4Z1_5_data \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename vmStubsPH4Z1_5_data \
    op interface \
    ports { vmStubsPH4Z1_5_data_address0 { O 6 vector } vmStubsPH4Z1_5_data_ce0 { O 1 bit } vmStubsPH4Z1_5_data_we0 { O 1 bit } vmStubsPH4Z1_5_data_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'vmStubsPH4Z1_5_data'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 132 \
    name vmStubsPH4Z1_6_data \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename vmStubsPH4Z1_6_data \
    op interface \
    ports { vmStubsPH4Z1_6_data_address0 { O 6 vector } vmStubsPH4Z1_6_data_ce0 { O 1 bit } vmStubsPH4Z1_6_data_we0 { O 1 bit } vmStubsPH4Z1_6_data_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'vmStubsPH4Z1_6_data'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 133 \
    name vmStubsPH4Z1_7_data \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename vmStubsPH4Z1_7_data \
    op interface \
    ports { vmStubsPH4Z1_7_data_address0 { O 6 vector } vmStubsPH4Z1_7_data_ce0 { O 1 bit } vmStubsPH4Z1_7_data_we0 { O 1 bit } vmStubsPH4Z1_7_data_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'vmStubsPH4Z1_7_data'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 134 \
    name vmStubsPH4Z1_8_data \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename vmStubsPH4Z1_8_data \
    op interface \
    ports { vmStubsPH4Z1_8_data_address0 { O 6 vector } vmStubsPH4Z1_8_data_ce0 { O 1 bit } vmStubsPH4Z1_8_data_we0 { O 1 bit } vmStubsPH4Z1_8_data_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'vmStubsPH4Z1_8_data'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 136 \
    name vmStubsPH1Z2_0_data \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename vmStubsPH1Z2_0_data \
    op interface \
    ports { vmStubsPH1Z2_0_data_address0 { O 6 vector } vmStubsPH1Z2_0_data_ce0 { O 1 bit } vmStubsPH1Z2_0_data_we0 { O 1 bit } vmStubsPH1Z2_0_data_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'vmStubsPH1Z2_0_data'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 137 \
    name vmStubsPH1Z2_1_data \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename vmStubsPH1Z2_1_data \
    op interface \
    ports { vmStubsPH1Z2_1_data_address0 { O 6 vector } vmStubsPH1Z2_1_data_ce0 { O 1 bit } vmStubsPH1Z2_1_data_we0 { O 1 bit } vmStubsPH1Z2_1_data_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'vmStubsPH1Z2_1_data'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 138 \
    name vmStubsPH1Z2_2_data \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename vmStubsPH1Z2_2_data \
    op interface \
    ports { vmStubsPH1Z2_2_data_address0 { O 6 vector } vmStubsPH1Z2_2_data_ce0 { O 1 bit } vmStubsPH1Z2_2_data_we0 { O 1 bit } vmStubsPH1Z2_2_data_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'vmStubsPH1Z2_2_data'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 139 \
    name vmStubsPH1Z2_3_data \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename vmStubsPH1Z2_3_data \
    op interface \
    ports { vmStubsPH1Z2_3_data_address0 { O 6 vector } vmStubsPH1Z2_3_data_ce0 { O 1 bit } vmStubsPH1Z2_3_data_we0 { O 1 bit } vmStubsPH1Z2_3_data_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'vmStubsPH1Z2_3_data'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 140 \
    name vmStubsPH1Z2_4_data \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename vmStubsPH1Z2_4_data \
    op interface \
    ports { vmStubsPH1Z2_4_data_address0 { O 6 vector } vmStubsPH1Z2_4_data_ce0 { O 1 bit } vmStubsPH1Z2_4_data_we0 { O 1 bit } vmStubsPH1Z2_4_data_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'vmStubsPH1Z2_4_data'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 141 \
    name vmStubsPH1Z2_5_data \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename vmStubsPH1Z2_5_data \
    op interface \
    ports { vmStubsPH1Z2_5_data_address0 { O 6 vector } vmStubsPH1Z2_5_data_ce0 { O 1 bit } vmStubsPH1Z2_5_data_we0 { O 1 bit } vmStubsPH1Z2_5_data_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'vmStubsPH1Z2_5_data'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 142 \
    name vmStubsPH1Z2_6_data \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename vmStubsPH1Z2_6_data \
    op interface \
    ports { vmStubsPH1Z2_6_data_address0 { O 6 vector } vmStubsPH1Z2_6_data_ce0 { O 1 bit } vmStubsPH1Z2_6_data_we0 { O 1 bit } vmStubsPH1Z2_6_data_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'vmStubsPH1Z2_6_data'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 143 \
    name vmStubsPH1Z2_7_data \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename vmStubsPH1Z2_7_data \
    op interface \
    ports { vmStubsPH1Z2_7_data_address0 { O 6 vector } vmStubsPH1Z2_7_data_ce0 { O 1 bit } vmStubsPH1Z2_7_data_we0 { O 1 bit } vmStubsPH1Z2_7_data_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'vmStubsPH1Z2_7_data'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 144 \
    name vmStubsPH1Z2_8_data \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename vmStubsPH1Z2_8_data \
    op interface \
    ports { vmStubsPH1Z2_8_data_address0 { O 6 vector } vmStubsPH1Z2_8_data_ce0 { O 1 bit } vmStubsPH1Z2_8_data_we0 { O 1 bit } vmStubsPH1Z2_8_data_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'vmStubsPH1Z2_8_data'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 146 \
    name vmStubsPH2Z2_0_data \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename vmStubsPH2Z2_0_data \
    op interface \
    ports { vmStubsPH2Z2_0_data_address0 { O 6 vector } vmStubsPH2Z2_0_data_ce0 { O 1 bit } vmStubsPH2Z2_0_data_we0 { O 1 bit } vmStubsPH2Z2_0_data_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'vmStubsPH2Z2_0_data'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 147 \
    name vmStubsPH2Z2_1_data \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename vmStubsPH2Z2_1_data \
    op interface \
    ports { vmStubsPH2Z2_1_data_address0 { O 6 vector } vmStubsPH2Z2_1_data_ce0 { O 1 bit } vmStubsPH2Z2_1_data_we0 { O 1 bit } vmStubsPH2Z2_1_data_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'vmStubsPH2Z2_1_data'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 148 \
    name vmStubsPH2Z2_2_data \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename vmStubsPH2Z2_2_data \
    op interface \
    ports { vmStubsPH2Z2_2_data_address0 { O 6 vector } vmStubsPH2Z2_2_data_ce0 { O 1 bit } vmStubsPH2Z2_2_data_we0 { O 1 bit } vmStubsPH2Z2_2_data_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'vmStubsPH2Z2_2_data'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 149 \
    name vmStubsPH2Z2_3_data \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename vmStubsPH2Z2_3_data \
    op interface \
    ports { vmStubsPH2Z2_3_data_address0 { O 6 vector } vmStubsPH2Z2_3_data_ce0 { O 1 bit } vmStubsPH2Z2_3_data_we0 { O 1 bit } vmStubsPH2Z2_3_data_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'vmStubsPH2Z2_3_data'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 150 \
    name vmStubsPH2Z2_4_data \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename vmStubsPH2Z2_4_data \
    op interface \
    ports { vmStubsPH2Z2_4_data_address0 { O 6 vector } vmStubsPH2Z2_4_data_ce0 { O 1 bit } vmStubsPH2Z2_4_data_we0 { O 1 bit } vmStubsPH2Z2_4_data_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'vmStubsPH2Z2_4_data'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 151 \
    name vmStubsPH2Z2_5_data \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename vmStubsPH2Z2_5_data \
    op interface \
    ports { vmStubsPH2Z2_5_data_address0 { O 6 vector } vmStubsPH2Z2_5_data_ce0 { O 1 bit } vmStubsPH2Z2_5_data_we0 { O 1 bit } vmStubsPH2Z2_5_data_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'vmStubsPH2Z2_5_data'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 152 \
    name vmStubsPH2Z2_6_data \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename vmStubsPH2Z2_6_data \
    op interface \
    ports { vmStubsPH2Z2_6_data_address0 { O 6 vector } vmStubsPH2Z2_6_data_ce0 { O 1 bit } vmStubsPH2Z2_6_data_we0 { O 1 bit } vmStubsPH2Z2_6_data_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'vmStubsPH2Z2_6_data'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 153 \
    name vmStubsPH2Z2_7_data \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename vmStubsPH2Z2_7_data \
    op interface \
    ports { vmStubsPH2Z2_7_data_address0 { O 6 vector } vmStubsPH2Z2_7_data_ce0 { O 1 bit } vmStubsPH2Z2_7_data_we0 { O 1 bit } vmStubsPH2Z2_7_data_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'vmStubsPH2Z2_7_data'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 154 \
    name vmStubsPH2Z2_8_data \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename vmStubsPH2Z2_8_data \
    op interface \
    ports { vmStubsPH2Z2_8_data_address0 { O 6 vector } vmStubsPH2Z2_8_data_ce0 { O 1 bit } vmStubsPH2Z2_8_data_we0 { O 1 bit } vmStubsPH2Z2_8_data_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'vmStubsPH2Z2_8_data'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 156 \
    name vmStubsPH3Z2_0_data \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename vmStubsPH3Z2_0_data \
    op interface \
    ports { vmStubsPH3Z2_0_data_address0 { O 6 vector } vmStubsPH3Z2_0_data_ce0 { O 1 bit } vmStubsPH3Z2_0_data_we0 { O 1 bit } vmStubsPH3Z2_0_data_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'vmStubsPH3Z2_0_data'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 157 \
    name vmStubsPH3Z2_1_data \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename vmStubsPH3Z2_1_data \
    op interface \
    ports { vmStubsPH3Z2_1_data_address0 { O 6 vector } vmStubsPH3Z2_1_data_ce0 { O 1 bit } vmStubsPH3Z2_1_data_we0 { O 1 bit } vmStubsPH3Z2_1_data_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'vmStubsPH3Z2_1_data'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 158 \
    name vmStubsPH3Z2_2_data \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename vmStubsPH3Z2_2_data \
    op interface \
    ports { vmStubsPH3Z2_2_data_address0 { O 6 vector } vmStubsPH3Z2_2_data_ce0 { O 1 bit } vmStubsPH3Z2_2_data_we0 { O 1 bit } vmStubsPH3Z2_2_data_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'vmStubsPH3Z2_2_data'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 159 \
    name vmStubsPH3Z2_3_data \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename vmStubsPH3Z2_3_data \
    op interface \
    ports { vmStubsPH3Z2_3_data_address0 { O 6 vector } vmStubsPH3Z2_3_data_ce0 { O 1 bit } vmStubsPH3Z2_3_data_we0 { O 1 bit } vmStubsPH3Z2_3_data_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'vmStubsPH3Z2_3_data'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 160 \
    name vmStubsPH3Z2_4_data \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename vmStubsPH3Z2_4_data \
    op interface \
    ports { vmStubsPH3Z2_4_data_address0 { O 6 vector } vmStubsPH3Z2_4_data_ce0 { O 1 bit } vmStubsPH3Z2_4_data_we0 { O 1 bit } vmStubsPH3Z2_4_data_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'vmStubsPH3Z2_4_data'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 161 \
    name vmStubsPH3Z2_5_data \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename vmStubsPH3Z2_5_data \
    op interface \
    ports { vmStubsPH3Z2_5_data_address0 { O 6 vector } vmStubsPH3Z2_5_data_ce0 { O 1 bit } vmStubsPH3Z2_5_data_we0 { O 1 bit } vmStubsPH3Z2_5_data_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'vmStubsPH3Z2_5_data'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 162 \
    name vmStubsPH3Z2_6_data \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename vmStubsPH3Z2_6_data \
    op interface \
    ports { vmStubsPH3Z2_6_data_address0 { O 6 vector } vmStubsPH3Z2_6_data_ce0 { O 1 bit } vmStubsPH3Z2_6_data_we0 { O 1 bit } vmStubsPH3Z2_6_data_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'vmStubsPH3Z2_6_data'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 163 \
    name vmStubsPH3Z2_7_data \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename vmStubsPH3Z2_7_data \
    op interface \
    ports { vmStubsPH3Z2_7_data_address0 { O 6 vector } vmStubsPH3Z2_7_data_ce0 { O 1 bit } vmStubsPH3Z2_7_data_we0 { O 1 bit } vmStubsPH3Z2_7_data_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'vmStubsPH3Z2_7_data'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 164 \
    name vmStubsPH3Z2_8_data \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename vmStubsPH3Z2_8_data \
    op interface \
    ports { vmStubsPH3Z2_8_data_address0 { O 6 vector } vmStubsPH3Z2_8_data_ce0 { O 1 bit } vmStubsPH3Z2_8_data_we0 { O 1 bit } vmStubsPH3Z2_8_data_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'vmStubsPH3Z2_8_data'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 166 \
    name vmStubsPH4Z2_0_data \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename vmStubsPH4Z2_0_data \
    op interface \
    ports { vmStubsPH4Z2_0_data_address0 { O 6 vector } vmStubsPH4Z2_0_data_ce0 { O 1 bit } vmStubsPH4Z2_0_data_we0 { O 1 bit } vmStubsPH4Z2_0_data_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'vmStubsPH4Z2_0_data'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 167 \
    name vmStubsPH4Z2_1_data \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename vmStubsPH4Z2_1_data \
    op interface \
    ports { vmStubsPH4Z2_1_data_address0 { O 6 vector } vmStubsPH4Z2_1_data_ce0 { O 1 bit } vmStubsPH4Z2_1_data_we0 { O 1 bit } vmStubsPH4Z2_1_data_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'vmStubsPH4Z2_1_data'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 168 \
    name vmStubsPH4Z2_2_data \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename vmStubsPH4Z2_2_data \
    op interface \
    ports { vmStubsPH4Z2_2_data_address0 { O 6 vector } vmStubsPH4Z2_2_data_ce0 { O 1 bit } vmStubsPH4Z2_2_data_we0 { O 1 bit } vmStubsPH4Z2_2_data_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'vmStubsPH4Z2_2_data'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 169 \
    name vmStubsPH4Z2_3_data \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename vmStubsPH4Z2_3_data \
    op interface \
    ports { vmStubsPH4Z2_3_data_address0 { O 6 vector } vmStubsPH4Z2_3_data_ce0 { O 1 bit } vmStubsPH4Z2_3_data_we0 { O 1 bit } vmStubsPH4Z2_3_data_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'vmStubsPH4Z2_3_data'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 170 \
    name vmStubsPH4Z2_4_data \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename vmStubsPH4Z2_4_data \
    op interface \
    ports { vmStubsPH4Z2_4_data_address0 { O 6 vector } vmStubsPH4Z2_4_data_ce0 { O 1 bit } vmStubsPH4Z2_4_data_we0 { O 1 bit } vmStubsPH4Z2_4_data_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'vmStubsPH4Z2_4_data'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 171 \
    name vmStubsPH4Z2_5_data \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename vmStubsPH4Z2_5_data \
    op interface \
    ports { vmStubsPH4Z2_5_data_address0 { O 6 vector } vmStubsPH4Z2_5_data_ce0 { O 1 bit } vmStubsPH4Z2_5_data_we0 { O 1 bit } vmStubsPH4Z2_5_data_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'vmStubsPH4Z2_5_data'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 172 \
    name vmStubsPH4Z2_6_data \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename vmStubsPH4Z2_6_data \
    op interface \
    ports { vmStubsPH4Z2_6_data_address0 { O 6 vector } vmStubsPH4Z2_6_data_ce0 { O 1 bit } vmStubsPH4Z2_6_data_we0 { O 1 bit } vmStubsPH4Z2_6_data_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'vmStubsPH4Z2_6_data'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 173 \
    name vmStubsPH4Z2_7_data \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename vmStubsPH4Z2_7_data \
    op interface \
    ports { vmStubsPH4Z2_7_data_address0 { O 6 vector } vmStubsPH4Z2_7_data_ce0 { O 1 bit } vmStubsPH4Z2_7_data_we0 { O 1 bit } vmStubsPH4Z2_7_data_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'vmStubsPH4Z2_7_data'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 174 \
    name vmStubsPH4Z2_8_data \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename vmStubsPH4Z2_8_data \
    op interface \
    ports { vmStubsPH4Z2_8_data_address0 { O 6 vector } vmStubsPH4Z2_8_data_ce0 { O 1 bit } vmStubsPH4Z2_8_data_we0 { O 1 bit } vmStubsPH4Z2_8_data_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'vmStubsPH4Z2_8_data'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 85 \
    name tmp_4 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_tmp_4 \
    op interface \
    ports { tmp_4 { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 95 \
    name tmp_41 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_tmp_41 \
    op interface \
    ports { tmp_41 { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 105 \
    name tmp_42 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_tmp_42 \
    op interface \
    ports { tmp_42 { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 115 \
    name tmp_43 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_tmp_43 \
    op interface \
    ports { tmp_43 { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 125 \
    name tmp_44 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_tmp_44 \
    op interface \
    ports { tmp_44 { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 135 \
    name tmp_45 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_tmp_45 \
    op interface \
    ports { tmp_45 { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 145 \
    name tmp_46 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_tmp_46 \
    op interface \
    ports { tmp_46 { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 155 \
    name tmp_47 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_tmp_47 \
    op interface \
    ports { tmp_47 { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 165 \
    name tmp_48 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_tmp_48 \
    op interface \
    ports { tmp_48 { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 175 \
    name tmp_49 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_tmp_49 \
    op interface \
    ports { tmp_49 { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 176 \
    name nStubs \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_nStubs \
    op interface \
    ports { nStubs { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 177 \
    name nPH1Z1_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_nPH1Z1_V_read \
    op interface \
    ports { nPH1Z1_V_read { I 6 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 178 \
    name nPH2Z1_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_nPH2Z1_V_read \
    op interface \
    ports { nPH2Z1_V_read { I 6 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 179 \
    name nPH3Z1_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_nPH3Z1_V_read \
    op interface \
    ports { nPH3Z1_V_read { I 6 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 180 \
    name nPH4Z1_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_nPH4Z1_V_read \
    op interface \
    ports { nPH4Z1_V_read { I 6 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 181 \
    name nPH1Z2_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_nPH1Z2_V_read \
    op interface \
    ports { nPH1Z2_V_read { I 6 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 182 \
    name nPH2Z2_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_nPH2Z2_V_read \
    op interface \
    ports { nPH2Z2_V_read { I 6 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 183 \
    name nPH3Z2_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_nPH3Z2_V_read \
    op interface \
    ports { nPH3Z2_V_read { I 6 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 184 \
    name nPH4Z2_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_nPH4Z2_V_read \
    op interface \
    ports { nPH4Z2_V_read { I 6 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -2 \
    name ap_return \
    type ap_return \
    reset_level 1 \
    sync_rst true \
    corename ap_return \
    op interface \
    ports { ap_return { O 1 vector } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -4 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


