{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1562633720169 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1562633720177 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 08 17:55:20 2019 " "Processing started: Mon Jul 08 17:55:20 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1562633720177 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1562633720177 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processor -c processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1562633720177 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1562633720727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "reg_file.v" "" { Text "D:/Documents/School/CSE 141L/Lab 2/reg_file.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562633731542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562633731542 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 processor.v(33) " "Verilog HDL Expression warning at processor.v(33): truncated literal to match 8 bits" {  } { { "processor.v" "" { Text "D:/Documents/School/CSE 141L/Lab 2/processor.v" 33 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1562633731544 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"RegisterFile\";  expecting \";\" processor.v(64) " "Verilog HDL syntax error at processor.v(64) near text \"RegisterFile\";  expecting \";\"" {  } { { "processor.v" "" { Text "D:/Documents/School/CSE 141L/Lab 2/processor.v" 64 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1562633731545 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"#\";  expecting \";\" processor.v(87) " "Verilog HDL syntax error at processor.v(87) near text \"#\";  expecting \";\"" {  } { { "processor.v" "" { Text "D:/Documents/School/CSE 141L/Lab 2/processor.v" 87 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1562633731545 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"output\";  expecting \")\" processor.v(114) " "Verilog HDL syntax error at processor.v(114) near text \"output\";  expecting \")\"" {  } { { "processor.v" "" { Text "D:/Documents/School/CSE 141L/Lab 2/processor.v" 114 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1562633731545 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"mux\";  expecting \";\" processor.v(127) " "Verilog HDL syntax error at processor.v(127) near text \"mux\";  expecting \";\"" {  } { { "processor.v" "" { Text "D:/Documents/School/CSE 141L/Lab 2/processor.v" 127 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1562633731545 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\";  expecting \";\" processor.v(149) " "Verilog HDL syntax error at processor.v(149) near text \"end\";  expecting \";\"" {  } { { "processor.v" "" { Text "D:/Documents/School/CSE 141L/Lab 2/processor.v" 149 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1562633731545 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\";  expecting \";\" processor.v(153) " "Verilog HDL syntax error at processor.v(153) near text \"end\";  expecting \";\"" {  } { { "processor.v" "" { Text "D:/Documents/School/CSE 141L/Lab 2/processor.v" 153 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1562633731545 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "processor processor.v(6) " "Ignored design unit \"processor\" at processor.v(6) due to previous errors" {  } { { "processor.v" "" { Text "D:/Documents/School/CSE 141L/Lab 2/processor.v" 6 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1562633731545 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "mux processor.v(161) " "Ignored design unit \"mux\" at processor.v(161) due to previous errors" {  } { { "processor.v" "" { Text "D:/Documents/School/CSE 141L/Lab 2/processor.v" 161 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1562633731545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 0 0 " "Found 0 design units, including 0 entities, in source file processor.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562633731546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.v" "" { Text "D:/Documents/School/CSE 141L/Lab 2/testbench.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562633731549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562633731549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_buf.v 1 1 " "Found 1 design units, including 1 entities, in source file serial_buf.v" { { "Info" "ISGN_ENTITY_NAME" "1 serial_buffer " "Found entity 1: serial_buffer" {  } { { "serial_buf.v" "" { Text "D:/Documents/School/CSE 141L/Lab 2/serial_buf.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562633731552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562633731552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inst_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file inst_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 inst_rom " "Found entity 1: inst_rom" {  } { { "inst_rom.v" "" { Text "D:/Documents/School/CSE 141L/Lab 2/inst_rom.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562633731555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562633731555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "data_memory.v" "" { Text "D:/Documents/School/CSE 141L/Lab 2/data_memory.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562633731557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562633731557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "async_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file async_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 async_memory " "Found entity 1: async_memory" {  } { { "async_memory.v" "" { Text "D:/Documents/School/CSE 141L/Lab 2/async_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562633731560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562633731560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "D:/Documents/School/CSE 141L/Lab 2/alu.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562633731563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562633731563 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 8 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 8 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4796 " "Peak virtual memory: 4796 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1562633731623 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jul 08 17:55:31 2019 " "Processing ended: Mon Jul 08 17:55:31 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1562633731623 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1562633731623 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1562633731623 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1562633731623 ""}
