Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon May  6 14:10:03 2024
| Host         : LAPTOP-J0FVCJLM running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file memristor_wrapper_control_sets_placed.rpt
| Design       : memristor_wrapper
| Device       : xc7z020
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   227 |
|    Minimum number of control sets                        |   227 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   663 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   227 |
| >= 0 to < 4        |    14 |
| >= 4 to < 6        |    54 |
| >= 6 to < 8        |     9 |
| >= 8 to < 10       |    18 |
| >= 10 to < 12      |     9 |
| >= 12 to < 14      |    32 |
| >= 14 to < 16      |     0 |
| >= 16              |    91 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1152 |          315 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             579 |          220 |
| Yes          | No                    | No                     |            1763 |          525 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             603 |          168 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                      Clock Signal                     |                                                                                    Enable Signal                                                                                   |                                                                                                   Set/Reset Signal                                                                                                  | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                |                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                |                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                |                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                |                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                |                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                |                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                |                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                   |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                   |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                   |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                   |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                   |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                   |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                   |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ADC_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                     | memristor_i/ADC_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                         |                2 |              4 |         2.00 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ADC_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                   | memristor_i/ADC_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                       |                2 |              4 |         2.00 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                    |                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                    | memristor_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                       |                2 |              4 |         2.00 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                    |                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                    | memristor_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                    |                2 |              4 |         2.00 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                    | memristor_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                |                2 |              4 |         2.00 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                    | memristor_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                    |                4 |              4 |         1.00 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                    | memristor_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                |                4 |              4 |         1.00 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                    | memristor_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                    |                3 |              4 |         1.33 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                    | memristor_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                |                3 |              4 |         1.33 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                    | memristor_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                    |                2 |              4 |         2.00 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                    | memristor_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                |                3 |              4 |         1.33 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                    | memristor_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                    |                3 |              4 |         1.33 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                    | memristor_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                |                4 |              4 |         1.00 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                    | memristor_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                |                3 |              4 |         1.33 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                    | memristor_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                    |                4 |              4 |         1.00 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                    |                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                    | memristor_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                |                3 |              4 |         1.33 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                    | memristor_i/ADC_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                       |                1 |              4 |         4.00 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                    |                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                    | memristor_i/CTRL_WEST/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                   |                1 |              4 |         4.00 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                    |                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                    | memristor_i/CTRL_WEST/U0/gpio_core_1/Read_Reg_Rst__0                                                                                                                                                                |                1 |              4 |         4.00 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                    | memristor_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                    |                3 |              4 |         1.33 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                    | memristor_i/ADC_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                       |                1 |              4 |         4.00 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                    | memristor_i/ADC_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                       |                2 |              4 |         2.00 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                    |                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                    | memristor_i/ADC_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                       |                2 |              4 |         2.00 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                    |                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/CTRL_WEST/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                 | memristor_i/CTRL_WEST/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                     |                1 |              4 |         4.00 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ADC_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                     | memristor_i/ADC_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                         |                1 |              4 |         4.00 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ADC_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                   | memristor_i/ADC_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                       |                2 |              4 |         2.00 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ADC_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                     | memristor_i/ADC_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                         |                2 |              4 |         2.00 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/CTRL_WEST/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                               | memristor_i/CTRL_WEST/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                   |                2 |              4 |         2.00 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ADC_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                   | memristor_i/ADC_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                       |                1 |              4 |         4.00 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/CTRL_WEST/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                         | memristor_i/CTRL_WEST/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                   |                1 |              4 |         4.00 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ADC_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                     | memristor_i/ADC_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                         |                1 |              4 |         4.00 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ADC_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                   | memristor_i/ADC_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                       |                2 |              4 |         2.00 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                 | memristor_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                               |                1 |              5 |         5.00 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                               | memristor_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                               |                2 |              5 |         2.50 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/CTRL_WEST/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                          | memristor_i/CTRL_WEST/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                   |                1 |              5 |         5.00 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                 | memristor_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                               |                2 |              5 |         2.50 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                 | memristor_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                               |                2 |              5 |         2.50 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                 | memristor_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                               |                2 |              5 |         2.50 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                 | memristor_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                               |                2 |              5 |         2.50 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                               | memristor_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                               |                2 |              5 |         2.50 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                               | memristor_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                               |                1 |              5 |         5.00 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                               | memristor_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                               |                1 |              5 |         5.00 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                 | memristor_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                               |                1 |              5 |         5.00 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                               | memristor_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                               |                2 |              5 |         2.50 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                 | memristor_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                               |                1 |              5 |         5.00 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                               | memristor_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                               |                1 |              5 |         5.00 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                               | memristor_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                               |                1 |              5 |         5.00 |
|  memristor_i/clk_wiz_2/inst/clk_out1                  | memristor_i/PGA_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/Count                                                | memristor_i/PGA_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/Count0                                                                                |                1 |              6 |         6.00 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/PGA_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[6]_i_1_n_0                                                | memristor_i/PGA_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                    |                2 |              6 |         3.00 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                       | memristor_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                 |                1 |              6 |         6.00 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                    | memristor_i/DA4_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                    |                2 |              6 |         3.00 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/DA4_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[6]_i_1_n_0                                                | memristor_i/DA4_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                    |                2 |              6 |         3.00 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                    | memristor_i/PGA_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                    |                3 |              6 |         2.00 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/PGA_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                          | memristor_i/PGA_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                       |                2 |              7 |         3.50 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/DA4_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                          | memristor_i/DA4_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                       |                1 |              7 |         7.00 |
|  memristor_i/clk_wiz_0/inst/clk_out1                  | memristor_i/DA4_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/Count                                                | memristor_i/DA4_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/Count0                                                                                |                2 |              7 |         3.50 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                            | memristor_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                         |                3 |              8 |         2.67 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                      |                                                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                            | memristor_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                         |                3 |              8 |         2.67 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                            | memristor_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                         |                2 |              8 |         4.00 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                    |                                                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                            | memristor_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                         |                3 |              8 |         2.67 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]                          |                                                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                      |                                                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                            | memristor_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                         |                3 |              8 |         2.67 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/DA4_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/SPICR_data_int_reg0                                           | memristor_i/DA4_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                       |                2 |              8 |         4.00 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                            | memristor_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                         |                2 |              8 |         4.00 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/PGA_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/SPICR_data_int_reg0                                           | memristor_i/PGA_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                       |                2 |              8 |         4.00 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                            | memristor_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                         |                2 |              8 |         4.00 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                    |                                                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                           | memristor_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/reset                                                                                                                             |                3 |              8 |         2.67 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                      |                                                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]                          |                                                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                      |                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                    | memristor_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                               |                3 |             10 |         3.33 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                    | memristor_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                               |                4 |             10 |         2.50 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                    | memristor_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                               |                5 |             10 |         2.00 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                    | memristor_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                               |                4 |             10 |         2.50 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                    | memristor_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                               |                7 |             10 |         1.43 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                    | memristor_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                               |                4 |             10 |         2.50 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                    | memristor_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                               |                4 |             10 |         2.50 |
|  memristor_i/clk_wiz_2/inst/clk_out1                  |                                                                                                                                                                                    | memristor_i/PGA_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                |                5 |             11 |         2.20 |
|  memristor_i/clk_wiz_0/inst/clk_out1                  |                                                                                                                                                                                    | memristor_i/DA4_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                |                4 |             11 |         2.75 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                    |                                                                                                                                                                                                                     |                4 |             12 |         3.00 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                    |                                                                                                                                                                                                                     |                3 |             12 |         4.00 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                      |                                                                                                                                                                                                                     |                7 |             12 |         1.71 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                      |                                                                                                                                                                                                                     |                3 |             12 |         4.00 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]                          |                                                                                                                                                                                                                     |                4 |             12 |         3.00 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ADC_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                             | memristor_i/ADC_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                       |                4 |             12 |         3.00 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]                          |                                                                                                                                                                                                                     |                4 |             12 |         3.00 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                    | memristor_i/ADC_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg                                                                                                                                  |                3 |             12 |         4.00 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                      |                                                                                                                                                                                                                     |                2 |             12 |         6.00 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                    |                                                                                                                                                                                                                     |                5 |             12 |         2.40 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]                          |                                                                                                                                                                                                                     |                4 |             12 |         3.00 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                    | memristor_i/ADC_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg                                                                                                                                  |                3 |             12 |         4.00 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                    |                                                                                                                                                                                                                     |                4 |             12 |         3.00 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                    | memristor_i/ADC_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg                                                                                                                                  |                3 |             12 |         4.00 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ADC_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                             | memristor_i/ADC_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                       |                3 |             12 |         4.00 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                      |                                                                                                                                                                                                                     |                6 |             12 |         2.00 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                    | memristor_i/ADC_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg                                                                                                                                  |                4 |             12 |         3.00 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ADC_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                             | memristor_i/ADC_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                       |                2 |             12 |         6.00 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                      |                                                                                                                                                                                                                     |                5 |             12 |         2.40 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                    |                                                                                                                                                                                                                     |                5 |             12 |         2.40 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ADC_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                             | memristor_i/ADC_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                       |                3 |             12 |         4.00 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                      |                                                                                                                                                                                                                     |                2 |             12 |         6.00 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                      |                                                                                                                                                                                                                     |                2 |             12 |         6.00 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                      |                                                                                                                                                                                                                     |                3 |             12 |         4.00 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]                          |                                                                                                                                                                                                                     |                4 |             12 |         3.00 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                      |                                                                                                                                                                                                                     |                3 |             12 |         4.00 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                      |                                                                                                                                                                                                                     |                3 |             12 |         4.00 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]                          |                                                                                                                                                                                                                     |                5 |             12 |         2.40 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ADC_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                              | memristor_i/ADC_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                       |                2 |             13 |         6.50 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ADC_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                              | memristor_i/ADC_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                       |                3 |             13 |         4.33 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ADC_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                              | memristor_i/ADC_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                       |                2 |             13 |         6.50 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ADC_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                              | memristor_i/ADC_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                       |                2 |             13 |         6.50 |
|  memristor_i/clk_wiz_2/inst/clk_out1                  | memristor_i/PGA_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg[0]_i_1_n_0             |                                                                                                                                                                                                                     |                5 |             16 |         3.20 |
|  memristor_i/clk_wiz_2/inst/clk_out1                  | memristor_i/PGA_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int[0]_i_1_n_0 |                                                                                                                                                                                                                     |                5 |             16 |         3.20 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/PGA_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/TRANSMIT_REG_GENERATE[0].Transmit_Reg_Data_Out_reg0           | memristor_i/PGA_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SYNC_SPIXFER_DONE_SYNC_SPI_2_AXI_1_CDC/tx_Reg_Soft_Reset_op |                5 |             16 |         3.20 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                          |                                                                                                                                                                                                                     |                5 |             16 |         3.20 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                      |                                                                                                                                                                                                                     |                3 |             16 |         5.33 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                      |                                                                                                                                                                                                                     |                4 |             16 |         4.00 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]                          |                                                                                                                                                                                                                     |                5 |             16 |         3.20 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/PGA_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.QSPI_RX_TX_REG/SPIXfer_done_delay                                     | memristor_i/PGA_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                       |                3 |             16 |         5.33 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                          |                                                                                                                                                                                                                     |                4 |             16 |         4.00 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                      |                                                                                                                                                                                                                     |                5 |             16 |         3.20 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]                          |                                                                                                                                                                                                                     |                4 |             16 |         4.00 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                      |                                                                                                                                                                                                                     |                5 |             16 |         3.20 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                              |                                                                                                                                                                                                                     |                3 |             16 |         5.33 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                   |                                                                                                                                                                                                                     |                5 |             18 |         3.60 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/PGA_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                           | memristor_i/PGA_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                    |                4 |             18 |         4.50 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                        |                                                                                                                                                                                                                     |                4 |             19 |         4.75 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                 |                                                                                                                                                                                                                     |                6 |             19 |         3.17 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]                          |                                                                                                                                                                                                                     |                5 |             20 |         4.00 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                          |                                                                                                                                                                                                                     |                3 |             20 |         6.67 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                      |                                                                                                                                                                                                                     |                5 |             20 |         4.00 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]                          |                                                                                                                                                                                                                     |                6 |             20 |         3.33 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                      |                                                                                                                                                                                                                     |                4 |             20 |         5.00 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                      |                                                                                                                                                                                                                     |                6 |             20 |         3.33 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                      |                                                                                                                                                                                                                     |                5 |             20 |         4.00 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]                          |                                                                                                                                                                                                                     |                6 |             20 |         3.33 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                    | memristor_i/CTRL_WEST/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                   |                9 |             20 |         2.22 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                          |                                                                                                                                                                                                                     |                4 |             20 |         5.00 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                          |                                                                                                                                                                                                                     |                4 |             20 |         5.00 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                      |                                                                                                                                                                                                                     |                5 |             20 |         4.00 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]                          |                                                                                                                                                                                                                     |                4 |             20 |         5.00 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                      |                                                                                                                                                                                                                     |                4 |             20 |         5.00 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                      |                                                                                                                                                                                                                     |                3 |             20 |         6.67 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                          |                                                                                                                                                                                                                     |                5 |             20 |         4.00 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                      |                                                                                                                                                                                                                     |                6 |             20 |         3.33 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                      |                                                                                                                                                                                                                     |                3 |             20 |         6.67 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                          |                                                                                                                                                                                                                     |                5 |             20 |         4.00 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                      |                                                                                                                                                                                                                     |                5 |             20 |         4.00 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]                          |                                                                                                                                                                                                                     |                6 |             20 |         3.33 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                                        |                                                                                                                                                                                                                     |                8 |             22 |         2.75 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                                        |                                                                                                                                                                                                                     |                9 |             22 |         2.44 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                                        |                                                                                                                                                                                                                     |                9 |             22 |         2.44 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                                        |                                                                                                                                                                                                                     |                8 |             22 |         2.75 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                    | memristor_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/reset                                                                                                                             |               10 |             24 |         2.40 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                                        |                                                                                                                                                                                                                     |               11 |             26 |         2.36 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                                        |                                                                                                                                                                                                                     |               13 |             26 |         2.00 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                                        |                                                                                                                                                                                                                     |               10 |             26 |         2.60 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                                        |                                                                                                                                                                                                                     |                8 |             26 |         3.25 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                                        |                                                                                                                                                                                                                     |                9 |             26 |         2.89 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                                        |                                                                                                                                                                                                                     |               11 |             26 |         2.36 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                                        |                                                                                                                                                                                                                     |               10 |             26 |         2.60 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                                        |                                                                                                                                                                                                                     |               11 |             26 |         2.36 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                                        |                                                                                                                                                                                                                     |               10 |             26 |         2.60 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                                        |                                                                                                                                                                                                                     |               11 |             26 |         2.36 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                    | memristor_i/ADC_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                       |                9 |             28 |         3.11 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                    | memristor_i/ADC_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                       |               10 |             28 |         2.80 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                    | memristor_i/ADC_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                       |               10 |             28 |         2.80 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                    | memristor_i/ADC_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                       |                9 |             28 |         3.11 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                    | memristor_i/DA4_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                    |                9 |             31 |         3.44 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                    | memristor_i/PGA_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                    |               10 |             31 |         3.10 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                   |                                                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                   |                                                                                                                                                                                                                     |                9 |             32 |         3.56 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                   |                                                                                                                                                                                                                     |                9 |             32 |         3.56 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/DA4_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.QSPI_RX_TX_REG/SPIXfer_done_delay                                     | memristor_i/DA4_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                       |                8 |             32 |         4.00 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/DA4_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/TRANSMIT_REG_GENERATE[0].Transmit_Reg_Data_Out_reg0           | memristor_i/DA4_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SYNC_SPIXFER_DONE_SYNC_SPI_2_AXI_1_CDC/tx_Reg_Soft_Reset_op |               11 |             32 |         2.91 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                   |                                                                                                                                                                                                                     |               10 |             32 |         3.20 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/DA4_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                  | memristor_i/DA4_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                      |                9 |             32 |         3.56 |
|  memristor_i/clk_wiz_0/inst/clk_out1                  | memristor_i/DA4_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int[0]_i_1_n_0 |                                                                                                                                                                                                                     |               10 |             32 |         3.20 |
|  memristor_i/clk_wiz_0/inst/clk_out1                  | memristor_i/DA4_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg[0]_i_1_n_0             |                                                                                                                                                                                                                     |               11 |             32 |         2.91 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                   |                                                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/PGA_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                  | memristor_i/PGA_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                      |                9 |             32 |         3.56 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                        |                                                                                                                                                                                                                     |                8 |             33 |         4.12 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                 |                                                                                                                                                                                                                     |                8 |             33 |         4.12 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                 |                                                                                                                                                                                                                     |               10 |             33 |         3.30 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/DA4_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                           | memristor_i/DA4_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                    |                8 |             33 |         4.12 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                 |                                                                                                                                                                                                                     |               12 |             33 |         2.75 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                 |                                                                                                                                                                                                                     |                7 |             33 |         4.71 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                   |                                                                                                                                                                                                                     |                9 |             33 |         3.67 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                        |                                                                                                                                                                                                                     |                7 |             33 |         4.71 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                        |                                                                                                                                                                                                                     |               11 |             33 |         3.00 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                        |                                                                                                                                                                                                                     |                5 |             33 |         6.60 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                 |                                                                                                                                                                                                                     |               10 |             33 |         3.30 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                        |                                                                                                                                                                                                                     |                8 |             33 |         4.12 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                 |                                                                                                                                                                                                                     |                8 |             34 |         4.25 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                        |                                                                                                                                                                                                                     |                8 |             34 |         4.25 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                             |                                                                                                                                                                                                                     |                8 |             35 |         4.38 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG | memristor_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                       | memristor_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/reset                                                                                                                             |               15 |             48 |         3.20 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                    | memristor_i/PGA_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                       |               15 |             55 |         3.67 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                    | memristor_i/DA4_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                       |               18 |             70 |         3.89 |
|  memristor_i/clk_wiz_2/inst/clk_out1                  |                                                                                                                                                                                    |                                                                                                                                                                                                                     |               21 |             89 |         4.24 |
|  memristor_i/clk_wiz_0/inst/clk_out1                  |                                                                                                                                                                                    |                                                                                                                                                                                                                     |               32 |            137 |         4.28 |
|  memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                    |                                                                                                                                                                                                                     |              263 |            927 |         3.52 |
+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


