// Seed: 2516890410
module module_0 (
    input uwire id_0,
    input supply1 id_1,
    output tri id_2,
    input tri0 id_3,
    input wor id_4,
    input supply0 id_5,
    output tri1 id_6,
    output supply0 id_7,
    input tri0 id_8,
    input wand id_9 id_19,
    input wor id_10,
    output tri1 id_11,
    output wire id_12,
    input wire id_13,
    input tri0 id_14,
    input tri0 id_15,
    output uwire id_16,
    output supply1 id_17
);
  wire id_20;
  wire id_21;
endmodule
module module_1 (
    input tri0 id_0,
    input tri1 id_1,
    input tri0 id_2,
    output supply0 id_3,
    input supply1 id_4,
    input tri0 id_5,
    input wire id_6,
    input wire id_7,
    input supply1 id_8,
    output tri id_9,
    input tri id_10,
    input uwire id_11,
    input uwire id_12,
    input wire id_13,
    input supply1 id_14,
    output supply1 id_15,
    input supply0 id_16,
    input supply0 id_17,
    output tri0 id_18,
    output wor id_19
);
  wire id_21;
  and (id_19, id_10, id_21, id_0, id_2, id_11, id_12, id_17, id_6, id_16, id_14, id_13, id_8);
  module_0(
      id_0,
      id_13,
      id_19,
      id_8,
      id_0,
      id_8,
      id_15,
      id_18,
      id_14,
      id_16,
      id_12,
      id_15,
      id_9,
      id_4,
      id_0,
      id_2,
      id_9,
      id_19
  );
endmodule
