
*** Running vivado
    with args -log finalproject.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source finalproject.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source finalproject.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 455.344 ; gain = 160.148
Command: read_checkpoint -auto_incremental -incremental C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/utils_1/imports/synth_1/finalproject.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/utils_1/imports/synth_1/finalproject.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top finalproject -part xc7a35ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 50064
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1272.301 ; gain = 412.297
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'finalproject' [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/finalproject.v:3]
INFO: [Synth 8-6157] synthesizing module 'debounce' [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/debounce.v:21]
INFO: [Synth 8-6155] done synthesizing module 'debounce' (0#1) [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/debounce.v:21]
INFO: [Synth 8-6157] synthesizing module 'debounce2' [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/debounce2.v:21]
INFO: [Synth 8-6155] done synthesizing module 'debounce2' (0#1) [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/debounce2.v:21]
INFO: [Synth 8-6157] synthesizing module 'vga_sync' [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/vga_sync.v:19]
INFO: [Synth 8-6155] done synthesizing module 'vga_sync' (0#1) [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/vga_sync.v:19]
INFO: [Synth 8-6157] synthesizing module 'clk_divider' [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/clk_divider.v:21]
	Parameter divider bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_divider' (0#1) [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/clk_divider.v:21]
INFO: [Synth 8-6157] synthesizing module 'sram_seabed' [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/sram_seabed.v:8]
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 18 - type: integer 
	Parameter RAM_SIZE bound to: 76800 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'cover.mem' is read successfully [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/sram_seabed.v:25]
INFO: [Synth 8-6155] done synthesizing module 'sram_seabed' (0#1) [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/sram_seabed.v:8]
INFO: [Synth 8-6157] synthesizing module 'sram_heart' [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/sram_heart.v:8]
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 18 - type: integer 
	Parameter RAM_SIZE bound to: 6144 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'heart.mem' is read successfully [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/sram_heart.v:25]
INFO: [Synth 8-6155] done synthesizing module 'sram_heart' (0#1) [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/sram_heart.v:8]
INFO: [Synth 8-6157] synthesizing module 'sram_score' [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/sram_score.v:8]
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 18 - type: integer 
	Parameter RAM_SIZE bound to: 10240 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'score_4.mem' is read successfully [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/sram_score.v:25]
INFO: [Synth 8-6155] done synthesizing module 'sram_score' (0#1) [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/sram_score.v:8]
INFO: [Synth 8-6157] synthesizing module 'sram_lose' [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/sram_lose.v:8]
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 18 - type: integer 
	Parameter RAM_SIZE bound to: 5120 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'lose.mem' is read successfully [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/sram_lose.v:25]
INFO: [Synth 8-6155] done synthesizing module 'sram_lose' (0#1) [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/sram_lose.v:8]
INFO: [Synth 8-6157] synthesizing module 'sram_win' [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/sram_win.v:8]
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 18 - type: integer 
	Parameter RAM_SIZE bound to: 5120 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'win.mem' is read successfully [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/sram_win.v:25]
INFO: [Synth 8-6155] done synthesizing module 'sram_win' (0#1) [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/sram_win.v:8]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/finalproject.v:141]
WARNING: [Synth 8-324] index 21 out of range [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/finalproject.v:193]
WARNING: [Synth 8-324] index 22 out of range [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/finalproject.v:193]
WARNING: [Synth 8-324] index 23 out of range [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/finalproject.v:193]
WARNING: [Synth 8-324] index 24 out of range [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/finalproject.v:193]
WARNING: [Synth 8-324] index 25 out of range [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/finalproject.v:193]
WARNING: [Synth 8-324] index 26 out of range [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/finalproject.v:193]
WARNING: [Synth 8-324] index 27 out of range [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/finalproject.v:193]
WARNING: [Synth 8-324] index 28 out of range [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/finalproject.v:193]
WARNING: [Synth 8-324] index 29 out of range [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/finalproject.v:193]
WARNING: [Synth 8-324] index 30 out of range [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/finalproject.v:193]
WARNING: [Synth 8-324] index 31 out of range [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/finalproject.v:193]
WARNING: [Synth 8-324] index 32 out of range [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/finalproject.v:193]
WARNING: [Synth 8-324] index 33 out of range [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/finalproject.v:193]
WARNING: [Synth 8-324] index 34 out of range [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/finalproject.v:193]
WARNING: [Synth 8-324] index 35 out of range [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/finalproject.v:193]
WARNING: [Synth 8-324] index 36 out of range [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/finalproject.v:193]
WARNING: [Synth 8-324] index 37 out of range [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/finalproject.v:193]
WARNING: [Synth 8-324] index 38 out of range [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/finalproject.v:193]
WARNING: [Synth 8-324] index 39 out of range [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/finalproject.v:193]
WARNING: [Synth 8-324] index 40 out of range [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/finalproject.v:193]
WARNING: [Synth 8-324] index 41 out of range [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/finalproject.v:193]
WARNING: [Synth 8-324] index 42 out of range [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/finalproject.v:193]
WARNING: [Synth 8-324] index 43 out of range [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/finalproject.v:193]
WARNING: [Synth 8-324] index 44 out of range [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/finalproject.v:193]
WARNING: [Synth 8-324] index 45 out of range [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/finalproject.v:193]
WARNING: [Synth 8-324] index 46 out of range [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/finalproject.v:193]
WARNING: [Synth 8-324] index 47 out of range [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/finalproject.v:193]
WARNING: [Synth 8-324] index 48 out of range [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/finalproject.v:193]
WARNING: [Synth 8-324] index 49 out of range [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/finalproject.v:193]
WARNING: [Synth 8-324] index 50 out of range [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/finalproject.v:193]
WARNING: [Synth 8-324] index 51 out of range [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/finalproject.v:193]
WARNING: [Synth 8-324] index 52 out of range [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/finalproject.v:193]
WARNING: [Synth 8-324] index 53 out of range [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/finalproject.v:193]
WARNING: [Synth 8-324] index 54 out of range [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/finalproject.v:193]
WARNING: [Synth 8-324] index 55 out of range [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/finalproject.v:193]
WARNING: [Synth 8-324] index 56 out of range [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/finalproject.v:193]
WARNING: [Synth 8-324] index 57 out of range [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/finalproject.v:193]
WARNING: [Synth 8-324] index 58 out of range [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/finalproject.v:193]
WARNING: [Synth 8-324] index 59 out of range [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/finalproject.v:193]
WARNING: [Synth 8-324] index 60 out of range [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/finalproject.v:193]
WARNING: [Synth 8-324] index 61 out of range [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/finalproject.v:193]
WARNING: [Synth 8-324] index 62 out of range [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/finalproject.v:193]
WARNING: [Synth 8-324] index 21 out of range [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/finalproject.v:321]
WARNING: [Synth 8-324] index 22 out of range [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/finalproject.v:321]
WARNING: [Synth 8-324] index 23 out of range [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/finalproject.v:321]
WARNING: [Synth 8-324] index 24 out of range [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/finalproject.v:321]
WARNING: [Synth 8-324] index 25 out of range [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/finalproject.v:321]
WARNING: [Synth 8-324] index 26 out of range [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/finalproject.v:321]
WARNING: [Synth 8-324] index 27 out of range [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/finalproject.v:321]
WARNING: [Synth 8-324] index 28 out of range [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/finalproject.v:321]
WARNING: [Synth 8-324] index 29 out of range [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/finalproject.v:321]
WARNING: [Synth 8-324] index 30 out of range [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/finalproject.v:321]
WARNING: [Synth 8-324] index 31 out of range [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/finalproject.v:321]
WARNING: [Synth 8-324] index 32 out of range [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/finalproject.v:321]
WARNING: [Synth 8-324] index 33 out of range [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/finalproject.v:321]
WARNING: [Synth 8-324] index 34 out of range [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/finalproject.v:321]
WARNING: [Synth 8-324] index 35 out of range [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/finalproject.v:321]
WARNING: [Synth 8-324] index 36 out of range [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/finalproject.v:321]
WARNING: [Synth 8-324] index 37 out of range [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/finalproject.v:321]
WARNING: [Synth 8-324] index 38 out of range [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/finalproject.v:321]
WARNING: [Synth 8-324] index 39 out of range [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/finalproject.v:321]
WARNING: [Synth 8-324] index 40 out of range [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/finalproject.v:321]
WARNING: [Synth 8-324] index 41 out of range [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/finalproject.v:321]
WARNING: [Synth 8-324] index 42 out of range [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/finalproject.v:321]
WARNING: [Synth 8-324] index 43 out of range [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/finalproject.v:321]
WARNING: [Synth 8-324] index 44 out of range [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/finalproject.v:321]
WARNING: [Synth 8-324] index 45 out of range [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/finalproject.v:321]
WARNING: [Synth 8-324] index 46 out of range [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/finalproject.v:321]
WARNING: [Synth 8-324] index 47 out of range [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/finalproject.v:321]
WARNING: [Synth 8-324] index 48 out of range [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/finalproject.v:321]
WARNING: [Synth 8-324] index 49 out of range [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/finalproject.v:321]
WARNING: [Synth 8-324] index 50 out of range [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/finalproject.v:321]
WARNING: [Synth 8-324] index 51 out of range [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/finalproject.v:321]
WARNING: [Synth 8-324] index 52 out of range [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/finalproject.v:321]
WARNING: [Synth 8-324] index 53 out of range [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/finalproject.v:321]
WARNING: [Synth 8-324] index 54 out of range [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/finalproject.v:321]
WARNING: [Synth 8-324] index 55 out of range [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/finalproject.v:321]
WARNING: [Synth 8-324] index 56 out of range [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/finalproject.v:321]
WARNING: [Synth 8-324] index 57 out of range [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/finalproject.v:321]
WARNING: [Synth 8-324] index 58 out of range [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/finalproject.v:321]
WARNING: [Synth 8-324] index 59 out of range [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/finalproject.v:321]
WARNING: [Synth 8-324] index 60 out of range [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/finalproject.v:321]
WARNING: [Synth 8-324] index 61 out of range [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/finalproject.v:321]
WARNING: [Synth 8-324] index 62 out of range [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/finalproject.v:321]
WARNING: [Synth 8-324] index 21 out of range [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/finalproject.v:325]
WARNING: [Synth 8-324] index 22 out of range [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/finalproject.v:325]
WARNING: [Synth 8-324] index 23 out of range [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/finalproject.v:325]
WARNING: [Synth 8-324] index 24 out of range [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/finalproject.v:325]
WARNING: [Synth 8-324] index 25 out of range [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/finalproject.v:325]
WARNING: [Synth 8-324] index 26 out of range [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/finalproject.v:325]
WARNING: [Synth 8-324] index 27 out of range [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/finalproject.v:325]
WARNING: [Synth 8-324] index 28 out of range [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/finalproject.v:325]
WARNING: [Synth 8-324] index 29 out of range [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/finalproject.v:325]
WARNING: [Synth 8-324] index 30 out of range [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/finalproject.v:325]
WARNING: [Synth 8-324] index 31 out of range [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/finalproject.v:325]
WARNING: [Synth 8-324] index 32 out of range [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/finalproject.v:325]
WARNING: [Synth 8-324] index 33 out of range [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/finalproject.v:325]
WARNING: [Synth 8-324] index 34 out of range [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/finalproject.v:325]
WARNING: [Synth 8-324] index 35 out of range [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/finalproject.v:325]
WARNING: [Synth 8-324] index 36 out of range [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/finalproject.v:325]
INFO: [Common 17-14] Message 'Synth 8-324' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6090] variable 'rgb_next' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/finalproject.v:395]
WARNING: [Synth 8-6090] variable 'rgb_next' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/finalproject.v:395]
WARNING: [Synth 8-6090] variable 'rgb_next' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/finalproject.v:395]
WARNING: [Synth 8-6090] variable 'rgb_next' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/finalproject.v:395]
WARNING: [Synth 8-6090] variable 'rgb_next' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/finalproject.v:395]
WARNING: [Synth 8-6090] variable 'rgb_next' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/finalproject.v:395]
WARNING: [Synth 8-6090] variable 'rgb_next' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/finalproject.v:395]
WARNING: [Synth 8-6090] variable 'rgb_next' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/finalproject.v:395]
WARNING: [Synth 8-6090] variable 'rgb_next' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/finalproject.v:395]
WARNING: [Synth 8-6090] variable 'rgb_next' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/finalproject.v:395]
WARNING: [Synth 8-6090] variable 'rgb_next' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/finalproject.v:395]
WARNING: [Synth 8-6090] variable 'rgb_next' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/finalproject.v:395]
WARNING: [Synth 8-6090] variable 'rgb_next' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/finalproject.v:395]
WARNING: [Synth 8-6090] variable 'rgb_next' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/finalproject.v:395]
WARNING: [Synth 8-6090] variable 'rgb_next' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/finalproject.v:395]
WARNING: [Synth 8-6090] variable 'rgb_next' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/finalproject.v:395]
WARNING: [Synth 8-6090] variable 'rgb_next' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/finalproject.v:395]
WARNING: [Synth 8-6090] variable 'rgb_next' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/finalproject.v:395]
WARNING: [Synth 8-6090] variable 'rgb_next' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/finalproject.v:395]
WARNING: [Synth 8-6090] variable 'rgb_next' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/finalproject.v:395]
WARNING: [Synth 8-6090] variable 'rgb_next' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/finalproject.v:395]
WARNING: [Synth 8-6090] variable 'rgb_next' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/finalproject.v:400]
WARNING: [Synth 8-6090] variable 'rgb_next' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/finalproject.v:401]
WARNING: [Synth 8-6090] variable 'rgb_next' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/finalproject.v:402]
INFO: [Synth 8-6155] done synthesizing module 'finalproject' (0#1) [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/finalproject.v:3]
WARNING: [Synth 8-3936] Found unconnected internal register 'pixel_addr_cover_reg' and it is trimmed from '18' to '17' bits. [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/finalproject.v:101]
WARNING: [Synth 8-3848] Net usr_led in module/entity finalproject does not have driver. [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/finalproject.v:8]
WARNING: [Synth 8-7129] Port addr[17] in module sram_win is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[16] in module sram_win is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[15] in module sram_win is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[14] in module sram_win is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[13] in module sram_win is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[17] in module sram_lose is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[16] in module sram_lose is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[15] in module sram_lose is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[14] in module sram_lose is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[13] in module sram_lose is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[17] in module sram_score is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[16] in module sram_score is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[15] in module sram_score is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[14] in module sram_score is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[17] in module sram_heart is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[16] in module sram_heart is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[15] in module sram_heart is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[14] in module sram_heart is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[13] in module sram_heart is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[17] in module sram_seabed is either unconnected or has no load
WARNING: [Synth 8-7129] Port usr_led[3] in module finalproject is either unconnected or has no load
WARNING: [Synth 8-7129] Port usr_led[2] in module finalproject is either unconnected or has no load
WARNING: [Synth 8-7129] Port usr_led[1] in module finalproject is either unconnected or has no load
WARNING: [Synth 8-7129] Port usr_led[0] in module finalproject is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1438.934 ; gain = 578.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1438.934 ; gain = 578.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1438.934 ; gain = 578.930
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 1438.934 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/constrs_1/new/finalproject.xdc]
Finished Parsing XDC File [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/constrs_1/new/finalproject.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/constrs_1/new/finalproject.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/finalproject_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/finalproject_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1541.781 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1541.781 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1541.781 ; gain = 681.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1541.781 ; gain = 681.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1541.781 ; gain = 681.777
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'pixel_addr_end_reg' and it is trimmed from '18' to '17' bits. [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/finalproject.v:104]
WARNING: [Synth 8-327] inferring latch for variable 'rgb_next_reg' [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/finalproject.v:376]
WARNING: [Synth 8-327] inferring latch for variable 'P_next_reg' [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/finalproject.v:143]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1541.781 ; gain = 681.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input  200 Bit       Adders := 4     
	   3 Input  133 Bit       Adders := 2     
	   2 Input  133 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 5     
	   2 Input   21 Bit       Adders := 1     
	   3 Input   18 Bit       Adders := 2     
	   3 Input   12 Bit       Adders := 21    
	   2 Input   11 Bit       Adders := 24    
	   2 Input   10 Bit       Adders := 3     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 3     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 2     
+---Registers : 
	              133 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	               21 Bit    Registers := 1     
	               17 Bit    Registers := 3     
	               12 Bit    Registers := 6     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Multipliers : 
	            133x133  Multipliers := 2     
	               4x32  Multipliers := 2     
+---RAMs : 
	             900K Bit	(76800 X 12 bit)          RAMs := 1     
	             120K Bit	(10240 X 12 bit)          RAMs := 1     
	              72K Bit	(6144 X 12 bit)          RAMs := 1     
	              60K Bit	(5120 X 12 bit)          RAMs := 2     
+---Muxes : 
	   2 Input  200 Bit        Muxes := 38    
	   4 Input  200 Bit        Muxes := 1     
	   2 Input  133 Bit        Muxes := 3     
	   2 Input   21 Bit        Muxes := 43    
	   4 Input   18 Bit        Muxes := 1     
	   5 Input   18 Bit        Muxes := 1     
	   2 Input   18 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 15    
	   2 Input   10 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 3     
	   5 Input    6 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 1     
	   5 Input    4 Bit        Muxes := 4     
	   2 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 4     
	   5 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 3     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 143   
	   3 Input    1 Bit        Muxes := 1     
	   5 Input    1 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 2     
	  11 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'pixel_addr_end_reg' and it is trimmed from '17' to '13' bits. [C:/Users/chaoy/Downloads/finalproject/finalproject.srcs/sources_1/new/finalproject.v:104]
DSP Report: Generating DSP ball_region1, operation Mode is: A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is: PCIN+A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is: A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is: PCIN+A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is: PCIN+A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is: A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is: PCIN+A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is: PCIN+A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is: A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is: PCIN+A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is: PCIN+A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is: A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is: PCIN+A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is: PCIN+A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is: PCIN+A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is: A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is: PCIN+A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is: PCIN+A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is: A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is: PCIN+A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is: PCIN+A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is: PCIN+A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is: A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is: PCIN+A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is: PCIN+A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is: PCIN+A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is: A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is: PCIN+A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is: PCIN+A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is: PCIN+A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is: A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is: PCIN+A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is: PCIN+A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is: PCIN+A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is: A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is: PCIN+A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is: PCIN+A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is: A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is: PCIN+A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is: PCIN+A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is: PCIN+A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is: A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is: PCIN+A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is: PCIN+A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is: A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is: PCIN+A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is: PCIN+A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is: A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is: PCIN+A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is: PCIN+A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is: A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is: PCIN+A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is: A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is: PCIN+A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is: A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is: PCIN+A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is: PCIN+A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is: A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is: PCIN+A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is: PCIN+A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is: A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is: PCIN+A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is: PCIN+A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is: A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is: PCIN+A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is: PCIN+A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is: PCIN+A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is: A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is: PCIN+A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is: PCIN+A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is: A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is: PCIN+A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is: PCIN+A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is: PCIN+A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is: A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is: PCIN+A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is: PCIN+A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is: PCIN+A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is: A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is: PCIN+A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is: PCIN+A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is: PCIN+A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is: A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is: PCIN+A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is: PCIN+A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is: PCIN+A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is: A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is: PCIN+A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is: PCIN+A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is: A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is: PCIN+A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is: PCIN+A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is: PCIN+A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is: A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is: PCIN+A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is: PCIN+A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is: A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is: PCIN+A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is: PCIN+A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is: A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is: PCIN+A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is: PCIN+A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is: A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is: PCIN+A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
WARNING: [Synth 8-7129] Port usr_led[3] in module finalproject is either unconnected or has no load
WARNING: [Synth 8-7129] Port usr_led[2] in module finalproject is either unconnected or has no load
WARNING: [Synth 8-7129] Port usr_led[1] in module finalproject is either unconnected or has no load
WARNING: [Synth 8-7129] Port usr_led[0] in module finalproject is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:43 . Memory (MB): peak = 1541.781 ; gain = 681.777
---------------------------------------------------------------------------------
WARNING: [Synth 8-3323] Resources of type DSP have been overutilized. Used = 128, Available = 90. Use report_utilization command for details.
DSP Report: Generating DSP ball_region1, operation Mode is (post resource management): A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is (post resource management): PCIN+A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is (post resource management): PCIN+A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is (post resource management): C+A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is (post resource management): A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is (post resource management): PCIN+A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is (post resource management): PCIN+A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is (post resource management): PCIN+A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is (post resource management): C+A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is (post resource management): A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is (post resource management): PCIN+A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is (post resource management): PCIN+A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is (post resource management): PCIN+A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is (post resource management): C+A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is (post resource management): C+A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is (post resource management): PCIN+A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is (post resource management): A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is (post resource management): PCIN+A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is (post resource management): A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is (post resource management): PCIN+A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is (post resource management): PCIN+A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is (post resource management): C+A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is (post resource management): A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is (post resource management): PCIN+A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is (post resource management): PCIN+A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is (post resource management): PCIN+A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is (post resource management): C+A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is (post resource management): A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is (post resource management): PCIN+A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is (post resource management): PCIN+A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is (post resource management): PCIN+A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is (post resource management): C+A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is (post resource management): C+A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is (post resource management): PCIN+A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is (post resource management): A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is (post resource management): PCIN+A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: Generating DSP ball_region1, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
DSP Report: operator ball_region1 is absorbed into DSP ball_region1.
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+-------------+--------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name  | RTL Object   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------+--------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|finalproject | ram1/RAM_reg | 6 K x 12(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 3      | 
|finalproject | ram0/RAM_reg | 75 K x 12(WRITE_FIRST) | W | R |                        |   |   | Port A           | 0      | 36     | 
|finalproject | ram4/RAM_reg | 5 K x 12(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 3      | 
|finalproject | ram3/RAM_reg | 5 K x 12(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 3      | 
|finalproject | ram2/RAM_reg | 10 K x 12(WRITE_FIRST) | W | R |                        |   |   | Port A           | 0      | 6      | 
+-------------+--------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+-------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name  | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|finalproject | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | PCIN+A*B       | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | PCIN+A*B       | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | PCIN+A*B       | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | PCIN+A*B       | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | PCIN+A*B       | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | (PCIN>>17)+A*B | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | (PCIN>>17)+A*B | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | (PCIN>>17)+A*B | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | (PCIN>>17)+A*B | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | (PCIN>>17)+A*B | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | (PCIN>>17)+A*B | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | PCIN+A*B       | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | PCIN+A*B       | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | PCIN+A*B       | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | PCIN+A*B       | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | PCIN+A*B       | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | (PCIN>>17)+A*B | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | (PCIN>>17)+A*B | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | (PCIN>>17)+A*B | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | (PCIN>>17)+A*B | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | (PCIN>>17)+A*B | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | (PCIN>>17)+A*B | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:00:50 . Memory (MB): peak = 1541.781 ; gain = 681.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:59 ; elapsed = 00:02:22 . Memory (MB): peak = 2609.816 ; gain = 1749.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+-------------+--------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name  | RTL Object   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------+--------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|finalproject | ram1/RAM_reg | 6 K x 12(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 3      | 
|finalproject | ram0/RAM_reg | 75 K x 12(WRITE_FIRST) | W | R |                        |   |   | Port A           | 0      | 36     | 
|finalproject | ram4/RAM_reg | 5 K x 12(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 3      | 
|finalproject | ram3/RAM_reg | 5 K x 12(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 3      | 
|finalproject | ram2/RAM_reg | 10 K x 12(WRITE_FIRST) | W | R |                        |   |   | Port A           | 0      | 6      | 
+-------------+--------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance ram1/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ram1/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ram1/RAM_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ram0/RAM_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ram0/RAM_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ram0/RAM_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ram0/RAM_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ram0/RAM_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ram0/RAM_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ram0/RAM_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ram0/RAM_reg_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ram0/RAM_reg_1_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ram0/RAM_reg_1_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ram0/RAM_reg_1_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ram0/RAM_reg_1_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ram0/RAM_reg_1_0__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ram0/RAM_reg_1_4__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ram0/RAM_reg_1_6__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ram0/RAM_reg_1_7__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ram0/RAM_reg_1_8__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ram0/RAM_reg_1_11__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ram4/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ram4/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ram4/RAM_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ram3/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ram3/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ram3/RAM_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ram2/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ram2/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ram2/RAM_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ram2/RAM_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ram2/RAM_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ram2/RAM_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:07 ; elapsed = 00:02:31 . Memory (MB): peak = 2609.816 ; gain = 1749.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:11 ; elapsed = 00:02:35 . Memory (MB): peak = 2609.816 ; gain = 1749.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:11 ; elapsed = 00:02:35 . Memory (MB): peak = 2609.816 ; gain = 1749.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:12 ; elapsed = 00:02:37 . Memory (MB): peak = 2609.816 ; gain = 1749.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:12 ; elapsed = 00:02:37 . Memory (MB): peak = 2609.816 ; gain = 1749.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:13 ; elapsed = 00:02:38 . Memory (MB): peak = 2609.816 ; gain = 1749.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:13 ; elapsed = 00:02:38 . Memory (MB): peak = 2609.816 ; gain = 1749.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name  | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|finalproject | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | PCIN+A*B     | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | PCIN+A*B     | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | C+A*B        | 14     | 18     | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|finalproject | A*B          | 14     | 18     | -      | -      | 14     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | PCIN+A*B     | 17     | 17     | -      | -      | 14     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | PCIN+A*B     | 17     | 17     | -      | -      | 14     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | PCIN+A*B     | 17     | 17     | -      | -      | 14     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | C+A*B        | 17     | 17     | 48     | -      | 31     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|finalproject | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | PCIN>>17+A*B | 17     | 17     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | PCIN+A*B     | 17     | 17     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | PCIN+A*B     | 17     | 17     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | PCIN+A*B     | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | C+A*B        | 17     | 17     | 48     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|finalproject | PCIN>>17+A*B | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | C+A*B        | 17     | 17     | 48     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|finalproject | PCIN>>17+A*B | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | PCIN+A*B     | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | PCIN>>17+A*B | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | PCIN+A*B     | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | PCIN>>17+A*B | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | PCIN+A*B     | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | PCIN+A*B     | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | C+A*B        | 14     | 18     | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|finalproject | A*B          | 14     | 18     | -      | -      | 14     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | PCIN+A*B     | 17     | 17     | -      | -      | 14     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | PCIN+A*B     | 17     | 17     | -      | -      | 14     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | PCIN+A*B     | 17     | 17     | -      | -      | 14     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | C+A*B        | 17     | 17     | 48     | -      | 31     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|finalproject | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | PCIN>>17+A*B | 17     | 17     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | PCIN+A*B     | 17     | 17     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | PCIN+A*B     | 17     | 17     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | PCIN+A*B     | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | C+A*B        | 17     | 17     | 48     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|finalproject | PCIN>>17+A*B | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | C+A*B        | 17     | 17     | 48     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|finalproject | PCIN>>17+A*B | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | PCIN+A*B     | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | PCIN>>17+A*B | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | PCIN+A*B     | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|finalproject | PCIN>>17+A*B | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |   528|
|3     |DSP48E1  |    46|
|5     |LUT1     |    50|
|6     |LUT2     |  1373|
|7     |LUT3     |   840|
|8     |LUT4     |  1610|
|9     |LUT5     |  2476|
|10    |LUT6     |  5431|
|11    |MUXF7    |    88|
|12    |MUXF8    |    26|
|13    |RAMB36E1 |    45|
|50    |FDRE     |   769|
|51    |FDSE     |    65|
|52    |LD       |     4|
|53    |IBUF     |    10|
|54    |OBUF     |    14|
|55    |OBUFT    |     4|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:13 ; elapsed = 00:02:38 . Memory (MB): peak = 2609.816 ; gain = 1749.812
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:07 ; elapsed = 00:02:36 . Memory (MB): peak = 2609.816 ; gain = 1646.965
Synthesis Optimization Complete : Time (s): cpu = 00:02:13 ; elapsed = 00:02:38 . Memory (MB): peak = 2609.816 ; gain = 1749.812
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.102 . Memory (MB): peak = 2609.816 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 737 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2609.816 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  LD => LDCE: 4 instances

Synth Design complete | Checksum: e2f28543
INFO: [Common 17-83] Releasing license: Synthesis
81 Infos, 160 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:16 ; elapsed = 00:02:51 . Memory (MB): peak = 2609.816 ; gain = 2129.609
INFO: [Common 17-1381] The checkpoint 'C:/Users/chaoy/Downloads/finalproject/finalproject.runs/synth_1/finalproject.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file finalproject_utilization_synth.rpt -pb finalproject_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Dec 29 09:45:59 2023...
