@I [SIM-47] Using XSIM for RTL simulation.
@I [SIM-14] Instrumenting C test bench ...
   Build using "C:/Xilinx/Vivado_HLS/2016.2/msys/bin/g++.exe"
   Compiling apatb_assign_intensity.cpp
   Compiling assign_intensity.cpp_pre.cpp.tb.cpp
   Compiling assign_intensity_tb.cpp_pre.cpp.tb.cpp
   Generating cosim.tv.exe
@I [SIM-302] Starting C TB testing ... 
@I [SIM-333] Generating C post check test bench ...
@I [SIM-12] Generating RTL test bench ...
@I [SIM-322] Starting VHDL simulation. 
@I [SIM-15] Starting XSIM ...
@I [SIM-316] Starting C post checking ...
HW result = 0
HW result = 1875708548
SW result = 79
Assignment operation passed.

C:\Users\sakin\Desktop\pj_r_0001\assign_intensity\rev2\sim\vhdl>call xelab xil_defaultlib.apatb_assign_intensity_top -prj assign_intensity.prj --initfile "C:/Xilinx/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini" --lib "ieee_proposed=./ieee_proposed" -s assign_intensity -debug wave 
INFO: [XSIM 43-3496] Using init file passed via -initfile option "C:/Xilinx/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_assign_intensity_top -prj assign_intensity.prj --initfile C:/Xilinx/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s assign_intensity -debug wave 
Multi-threading is on. Using 6 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/sakin/Desktop/pj_r_0001/assign_intensity/rev2/sim/vhdl/AESL_sim_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/sakin/Desktop/pj_r_0001/assign_intensity/rev2/sim/vhdl/ip/xil_defaultlib/assign_intensity_ap_fadd_5_full_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity assign_intensity_ap_fadd_5_full_dsp_32
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/sakin/Desktop/pj_r_0001/assign_intensity/rev2/sim/vhdl/ip/xil_defaultlib/assign_intensity_ap_fmul_2_max_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity assign_intensity_ap_fmul_2_max_dsp_32
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/sakin/Desktop/pj_r_0001/assign_intensity/rev2/sim/vhdl/ip/xil_defaultlib/assign_intensity_ap_frecip_9_full_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity assign_intensity_ap_frecip_9_full_dsp_32
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/sakin/Desktop/pj_r_0001/assign_intensity/rev2/sim/vhdl/ip/xil_defaultlib/assign_intensity_ap_uitofp_4_no_dsp_64.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity assign_intensity_ap_uitofp_4_no_dsp_64
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/sakin/Desktop/pj_r_0001/assign_intensity/rev2/sim/vhdl/AESL_automem_alphabuf.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_automem_alphabuf
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/sakin/Desktop/pj_r_0001/assign_intensity/rev2/sim/vhdl/AESL_automem_node_count.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_automem_node_count
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/sakin/Desktop/pj_r_0001/assign_intensity/rev2/sim/vhdl/AESL_automem_node_output.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_automem_node_output
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/sakin/Desktop/pj_r_0001/assign_intensity/rev2/sim/vhdl/assign_intensity.autotb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity apatb_assign_intensity_top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/sakin/Desktop/pj_r_0001/assign_intensity/rev2/sim/vhdl/assign_intensity.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity assign_intensity
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/sakin/Desktop/pj_r_0001/assign_intensity/rev2/sim/vhdl/assign_intensity_fadd_32ns_32ns_32_7_full_dsp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity assign_intensity_fadd_32ns_32ns_32_7_full_dsp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/sakin/Desktop/pj_r_0001/assign_intensity/rev2/sim/vhdl/assign_intensity_fmul_32ns_32ns_32_4_max_dsp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity assign_intensity_fmul_32ns_32ns_32_4_max_dsp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/sakin/Desktop/pj_r_0001/assign_intensity/rev2/sim/vhdl/assign_intensity_frecip_32ns_32ns_32_11_full_dsp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity assign_intensity_frecip_32ns_32ns_32_11_full_dsp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/sakin/Desktop/pj_r_0001/assign_intensity/rev2/sim/vhdl/assign_intensity_mul_32ns_48s_48_6.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity assign_intensity_mul_32ns_48s_48_6_Mul6S_2
INFO: [VRFC 10-307] analyzing entity assign_intensity_mul_32ns_48s_48_6
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/sakin/Desktop/pj_r_0001/assign_intensity/rev2/sim/vhdl/assign_intensity_mul_36ns_48ns_52_6.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity assign_intensity_mul_36ns_48ns_52_6_Mul6S_1
INFO: [VRFC 10-307] analyzing entity assign_intensity_mul_36ns_48ns_52_6
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/sakin/Desktop/pj_r_0001/assign_intensity/rev2/sim/vhdl/assign_intensity_mul_48ns_36ns_52_6.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity assign_intensity_mul_48ns_36ns_52_6_Mul6S_3
INFO: [VRFC 10-307] analyzing entity assign_intensity_mul_48ns_36ns_52_6
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/sakin/Desktop/pj_r_0001/assign_intensity/rev2/sim/vhdl/assign_intensity_mul_48s_32ns_48_6.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity assign_intensity_mul_48s_32ns_48_6_Mul6S_0
INFO: [VRFC 10-307] analyzing entity assign_intensity_mul_48s_32ns_48_6
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/sakin/Desktop/pj_r_0001/assign_intensity/rev2/sim/vhdl/assign_intensity_uitofp_64ns_32_6.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity assign_intensity_uitofp_64ns_32_6
Starting static elaboration
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2255]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2240]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]
WARNING: [VRFC 10-982] library name floating_point_v7_1_2 of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/assign_intensity_ap_fadd_5_full_dsp_32.vhd:189]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]
WARNING: [VRFC 10-982] library name floating_point_v7_1_2 of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/assign_intensity_ap_fmul_2_max_dsp_32.vhd:189]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:30530]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]
WARNING: [VRFC 10-982] library name floating_point_v7_1_2 of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/assign_intensity_ap_uitofp_4_no_dsp_64.vhd:185]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2240]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2255]
WARNING: [#UNDEF] Note: "pkg: nr_delay 12" [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:8486]
WARNING: [#UNDEF] Note: "pkg: m_calc_delay 0" [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:8495]
WARNING: [#UNDEF] Note: "pkg: reduction_delay 3" [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:8504]
WARNING: [#UNDEF] Note: "pkg: evaluation_delay (raw) 10" [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:8515]
WARNING: [#UNDEF] Note: "pkg: evaluation_delay 10" [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:8524]
WARNING: [#UNDEF] Note: "pkg: postprocessing_delay 3" [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:8533]
WARNING: [#UNDEF] Note: "pkg: recombination_delay 1" [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:8537]
WARNING: [#UNDEF] Note: "DEBUG: Reciprocal/Reciprocal Sqrt max delay is 29" [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:8541]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2240]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2255]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:66408]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2240]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2255]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2240]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2255]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2255]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2255]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2255]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2255]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2255]
WARNING: [VRFC 10-1303] range is empty (null range) [/proj/xhdhdstaff2/tapodyu/XsimWork/data/vhdl/src/ieee/distributable/numeric_std.vhd:3462]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]
WARNING: [VRFC 10-982] library name floating_point_v7_1_2 of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/assign_intensity_ap_frecip_9_full_dsp_32.vhd:185]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling package floating_point_v7_1_2.floating_point_v7_1_2_viv_comp
Compiling package xbip_utils_v3_0_6.xbip_utils_v3_0_6_pkg
Compiling package axi_utils_v2_0_2.axi_utils_v2_0_2_pkg
Compiling package floating_point_v7_1_2.floating_point_v7_1_2_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_2.floating_point_v7_1_2_exp_table_...
Compiling package mult_gen_v12_0_11.mult_gen_v12_0_11_pkg
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_2.floating_point_v7_1_2_pkg
Compiling package floating_point_v7_1_2.flt_utils
Compiling package xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv_comp
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package floating_point_v7_1_2.vt2mutils
Compiling package floating_point_v7_1_2.vt2mcomps
Compiling package floating_point_v7_1_2.flt_recipsqrt_sp_sqrt_r_rom
Compiling package mult_gen_v12_0_11.dsp_pkg
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_2.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_2.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture struct of entity floating_point_v7_1_2.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=24,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=16,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=24,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture rtl of entity floating_point_v7_1_2.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=13)\]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=27)\]
Compiling architecture synth of entity floating_point_v7_1_2.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=5,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_2.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=3,length=0)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=25,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture rtl of entity floating_point_v7_1_2.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_2.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_2.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=9,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=10)\]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture struct of entity floating_point_v7_1_2.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_2.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_2.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_2.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_2.compare_gt [\compare_gt(c_xdevicefamily="zyn...]
Compiling architecture synth of entity floating_point_v7_1_2.compare [\compare(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=2,length=3,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(length=3,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(length=0,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=12,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_2.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=23)\]
Compiling architecture synth of entity floating_point_v7_1_2.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture rtl of entity floating_point_v7_1_2.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_2.flt_add [\flt_add(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_2.floating_point_v7_1_2_viv [\floating_point_v7_1_2_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_2.floating_point_v7_1_2 [\floating_point_v7_1_2(c_xdevice...]
Compiling architecture assign_intensity_ap_fadd_5_full_dsp_32_arch of entity xil_defaultlib.assign_intensity_ap_fadd_5_full_dsp_32 [assign_intensity_ap_fadd_5_full_...]
Compiling architecture arch of entity xil_defaultlib.assign_intensity_fadd_32ns_32ns_32_7_full_dsp [\assign_intensity_fadd_32ns_32ns...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=17,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_2.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_2.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_2.fix_mult_dsp48e1_sgl [\fix_mult_dsp48e1_sgl(registers=...]
Compiling architecture rtl of entity floating_point_v7_1_2.fix_mult [\fix_mult(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_2.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture struct of entity floating_point_v7_1_2.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_2.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_2.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=2,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=4,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=14,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_2.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=30,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=18,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_2.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_2.flt_round_dsp_opt_full [\flt_round_dsp_opt_full(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_2.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_2.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_2.flt_mult [\flt_mult(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_2.floating_point_v7_1_2_viv [\floating_point_v7_1_2_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_2.floating_point_v7_1_2 [\floating_point_v7_1_2(c_xdevice...]
Compiling architecture assign_intensity_ap_fmul_2_max_dsp_32_arch of entity xil_defaultlib.assign_intensity_ap_fmul_2_max_dsp_32 [assign_intensity_ap_fmul_2_max_d...]
Compiling architecture arch of entity xil_defaultlib.assign_intensity_fmul_32ns_32ns_32_4_max_dsp [assign_intensity_fmul_32ns_32ns_...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=16,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_2.norm_zero_det [\norm_zero_det(data_width=39,nor...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=64,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=8,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_2.mux4 [\mux4(c_xdevicefamily="zynq",wid...]
Compiling architecture rtl of entity floating_point_v7_1_2.mux4 [\mux4(c_xdevicefamily="zynq",wid...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=2,length=3)\]
Compiling architecture rtl of entity floating_point_v7_1_2.mux4 [\mux4(c_xdevicefamily="zynq",wid...]
Compiling architecture rtl of entity floating_point_v7_1_2.mux4 [\mux4(c_xdevicefamily="zynq",wid...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=2,length=2)\]
Compiling architecture struct of entity floating_point_v7_1_2.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_2.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=64)\]
Compiling architecture rtl of entity floating_point_v7_1_2.shift_msb_first [\shift_msb_first(a_width=64,resu...]
Compiling architecture struct of entity floating_point_v7_1_2.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture struct of entity floating_point_v7_1_2.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=2,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_2.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_2.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_2.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_2.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture struct of entity floating_point_v7_1_2.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_2.floating_point_v7_1_2_viv [\floating_point_v7_1_2_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_2.floating_point_v7_1_2 [\floating_point_v7_1_2(c_xdevice...]
Compiling architecture assign_intensity_ap_uitofp_4_no_dsp_64_arch of entity xil_defaultlib.assign_intensity_ap_uitofp_4_no_dsp_64 [assign_intensity_ap_uitofp_4_no_...]
Compiling architecture arch of entity xil_defaultlib.assign_intensity_uitofp_64ns_32_6 [\assign_intensity_uitofp_64ns_32...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=8,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=10,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_2.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=10,b_wi...]
Compiling architecture xilinx of entity mult_gen_v12_0_11.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_11.op_resize [\op_resize(ai_width=10,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_11.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_11.mult_gen_v12_0_11_viv [\mult_gen_v12_0_11_viv(c_verbosi...]
Compiling architecture synth of entity floating_point_v7_1_2.flt_recip_approx [\flt_recip_approx(c_xdevicefamil...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=7)\]
Compiling architecture xilinx of entity mult_gen_v12_0_11.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_11.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_11.mult_gen_v12_0_11_viv [\mult_gen_v12_0_11_viv(c_verbosi...]
Compiling architecture synth of entity floating_point_v7_1_2.flt_recip_nr [\flt_recip_nr(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=23,length=3)\]
Compiling architecture xilinx of entity mult_gen_v12_0_11.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_11.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_11.op_resize [\op_resize(ai_width=25,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_11.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=34)\]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=34,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_2.multadd [\multadd(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity floating_point_v7_1_2.flt_recip_reduction_calc [\flt_recip_reduction_calc(c_xdev...]
Compiling architecture xilinx of entity mult_gen_v12_0_11.op_resize [\op_resize(ai_width=9,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_11.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=17)\]
Compiling architecture synth of entity floating_point_v7_1_2.multadd [\multadd(c_xdevicefamily="zynq",...]
Compiling architecture rtl of entity floating_point_v7_1_2.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=25,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=22)\]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_2.multadd [\multadd(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=8,length=2)\]
Compiling architecture rtl of entity floating_point_v7_1_2.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=25,b_wi...]
Compiling architecture synth of entity floating_point_v7_1_2.multadd [\multadd(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=22,length=3)\]
Compiling architecture synth of entity floating_point_v7_1_2.flt_recip_eval [\flt_recip_eval(c_xdevicefamily=...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_2.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=25,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=37,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=38,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_2.multadd [\multadd(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity floating_point_v7_1_2.flt_recip_postprocess [\flt_recip_postprocess(c_xdevice...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=9,length=8)\]
Compiling architecture rtl of entity floating_point_v7_1_2.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=2,length=7,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(length=7,fast_input=true)...]
Compiling architecture synth of entity floating_point_v7_1_2.flt_recip_specialcase [\flt_recip_specialcase(c_xdevice...]
Compiling architecture synth of entity floating_point_v7_1_2.compare_gt [\compare_gt(c_xdevicefamily="zyn...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=32)\]
Compiling architecture synth of entity floating_point_v7_1_2.flt_recip_recomb [\flt_recip_recomb(c_xdevicefamil...]
Compiling architecture synth of entity floating_point_v7_1_2.flt_recip [\flt_recip(c_xdevicefamily="zynq...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_2.floating_point_v7_1_2_viv [\floating_point_v7_1_2_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_2.floating_point_v7_1_2 [\floating_point_v7_1_2(c_xdevice...]
Compiling architecture assign_intensity_ap_frecip_9_full_dsp_32_arch of entity xil_defaultlib.assign_intensity_ap_frecip_9_full_dsp_32 [assign_intensity_ap_frecip_9_ful...]
Compiling architecture arch of entity xil_defaultlib.assign_intensity_frecip_32ns_32ns_32_11_full_dsp [\assign_intensity_frecip_32ns_32...]
Compiling architecture behav of entity xil_defaultlib.assign_intensity_mul_48s_32ns_48_6_Mul6S_0 [assign_intensity_mul_48s_32ns_48...]
Compiling architecture arch of entity xil_defaultlib.assign_intensity_mul_48s_32ns_48_6 [\assign_intensity_mul_48s_32ns_4...]
Compiling architecture behav of entity xil_defaultlib.assign_intensity_mul_36ns_48ns_52_6_Mul6S_1 [assign_intensity_mul_36ns_48ns_5...]
Compiling architecture arch of entity xil_defaultlib.assign_intensity_mul_36ns_48ns_52_6 [\assign_intensity_mul_36ns_48ns_...]
Compiling architecture behav of entity xil_defaultlib.assign_intensity_mul_32ns_48s_48_6_Mul6S_2 [assign_intensity_mul_32ns_48s_48...]
Compiling architecture arch of entity xil_defaultlib.assign_intensity_mul_32ns_48s_48_6 [\assign_intensity_mul_32ns_48s_4...]
Compiling architecture behav of entity xil_defaultlib.assign_intensity_mul_48ns_36ns_52_6_Mul6S_3 [assign_intensity_mul_48ns_36ns_5...]
Compiling architecture arch of entity xil_defaultlib.assign_intensity_mul_48ns_36ns_52_6 [\assign_intensity_mul_48ns_36ns_...]
Compiling architecture behav of entity xil_defaultlib.assign_intensity [assign_intensity_default]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_alphabuf [aesl_automem_alphabuf_default]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_node_output [aesl_automem_node_output_default]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_node_count [aesl_automem_node_count_default]
Compiling architecture behav of entity xil_defaultlib.apatb_assign_intensity_top
Built simulation snapshot assign_intensity

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/sakin/Desktop/pj_r_0001/assign_intensity/rev2/sim/vhdl/xsim.dir/assign_intensity/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Aug 14 20:10:09 2016...

****** xsim v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source xsim.dir/assign_intensity/xsim_script.tcl
# xsim {assign_intensity} -autoloadwcfg -tclbatch {assign_intensity.tcl}
Vivado Simulator 2016.2
Time resolution is 1 ps
source assign_intensity.tcl
## log_wave -r /
WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/AESL_mLatCnterIn was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/AESL_mLatCnterOut was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/AESL_mLatCnterIn_addr was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/AESL_mLatCnterOut_addr was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/AESL_clk_counter was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/reported_stuck_cnt was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/AESL_REG_intensity was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/AESL_inst_alphabuf/mem was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/AESL_inst_alphabuf/read_file_proc/fp was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/AESL_inst_alphabuf/read_file_proc/fstatus was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/AESL_inst_alphabuf/read_file_proc/token_line was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/AESL_inst_alphabuf/read_file_proc/token was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/AESL_inst_alphabuf/read_file_proc/token_len was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/AESL_inst_alphabuf/read_file_proc/token_int was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/AESL_inst_alphabuf/read_file_proc/transaction_idx was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/AESL_inst_alphabuf/read_file_proc/idx was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/AESL_inst_alphabuf/write_file_proc/fp was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/AESL_inst_alphabuf/write_file_proc/fstatus was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/AESL_inst_alphabuf/write_file_proc/token_line was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/AESL_inst_alphabuf/write_file_proc/token was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/AESL_inst_alphabuf/write_file_proc/transaction_idx was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/AESL_inst_node_output/mem was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/AESL_inst_node_output/read_file_proc/fp was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/AESL_inst_node_output/read_file_proc/fstatus was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/AESL_inst_node_output/read_file_proc/token_line was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/AESL_inst_node_output/read_file_proc/token was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/AESL_inst_node_output/read_file_proc/token_len was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/AESL_inst_node_output/read_file_proc/token_int was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/AESL_inst_node_output/read_file_proc/transaction_idx was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/AESL_inst_node_output/read_file_proc/idx was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/AESL_inst_node_output/write_file_proc/fp was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/AESL_inst_node_output/write_file_proc/fstatus was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/AESL_inst_node_output/write_file_proc/token_line was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/AESL_inst_node_output/write_file_proc/token was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/AESL_inst_node_output/write_file_proc/transaction_idx was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/AESL_inst_node_count/mem was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/AESL_inst_node_count/read_file_proc/fp was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/AESL_inst_node_count/read_file_proc/fstatus was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/AESL_inst_node_count/read_file_proc/token_line was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/AESL_inst_node_count/read_file_proc/token was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/AESL_inst_node_count/read_file_proc/token_len was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/AESL_inst_node_count/read_file_proc/token_int was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/AESL_inst_node_count/read_file_proc/transaction_idx was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/AESL_inst_node_count/read_file_proc/idx was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/AESL_inst_node_count/write_file_proc/fp was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/AESL_inst_node_count/write_file_proc/fstatus was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/AESL_inst_node_count/write_file_proc/token_line was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/AESL_inst_node_count/write_file_proc/token was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/AESL_inst_node_count/write_file_proc/transaction_idx was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/read_file_process_intensity/fp was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/read_file_process_intensity/fstatus was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/read_file_process_intensity/token_line was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/read_file_process_intensity/token was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/read_file_process_intensity/i was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/read_file_process_intensity/transaction_finish was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/read_file_process_intensity/transaction_idx was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/read_file_process_intensity/rand was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/read_file_process_intensity/rint was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/write_file_process_ap_return/fp was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/write_file_process_ap_return/fp_size was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/write_file_process_ap_return/fstatus was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/write_file_process_ap_return/token_line was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/write_file_process_ap_return/token was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/write_file_process_ap_return/str was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/write_file_process_ap_return/transaction_idx was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/write_file_process_ap_return/ap_return_count was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/write_file_process_ap_return/hls_stream_size was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/write_file_process_ap_return/i was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/write_file_process_ap_return/rand was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/write_file_process_ap_return/rint was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/gen_reset_proc/rand was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/gen_reset_proc/rint was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/gen_start_proc/rand was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/gen_start_proc/rint was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/write_output_transactor_node_output_runtime_proc/fp was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/write_output_transactor_node_output_runtime_proc/fstatus was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/write_output_transactor_node_output_runtime_proc/token_line was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/write_output_transactor_node_output_runtime_proc/token was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/write_output_transactor_node_count_runtime_proc/fp was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/write_output_transactor_node_count_runtime_proc/fstatus was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/write_output_transactor_node_count_runtime_proc/token_line was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/write_output_transactor_node_count_runtime_proc/token was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/gen_performance_check_proc/transaction_counter was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/gen_performance_check_proc/i was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/gen_performance_check_proc/fp was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/gen_performance_check_proc/fstatus was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/gen_performance_check_proc/token_line was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/gen_performance_check_proc/token was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/gen_performance_check_proc/latthistime was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/gen_performance_check_proc/lattotal was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/gen_performance_check_proc/latmax was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/gen_performance_check_proc/latmin was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/gen_performance_check_proc/thrthistime was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/gen_performance_check_proc/thrtotal was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/gen_performance_check_proc/thrmax was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/gen_performance_check_proc/thrmin was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/gen_performance_check_proc/lataver was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/gen_performance_check_proc/thraver was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/gen_performance_check_proc/lat_array was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/gen_performance_check_proc/thr_array was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

INFO: [Common 17-14] Message 'Simtcl 6-142' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
## set designtopgroup [add_wave_group "Design Top Signals"]
## set cinoutgroup [add_wave_group "C InOuts" -into $designtopgroup]
## set node_count_group [add_wave_group node_count(memory) -into $cinoutgroup]
## add_wave /apatb_assign_intensity_top/AESL_inst_assign_intensity/node_count_d1 -into $node_count_group -radix hex
## add_wave /apatb_assign_intensity_top/AESL_inst_assign_intensity/node_count_we1 -into $node_count_group -color #ffff00 -radix hex
## add_wave /apatb_assign_intensity_top/AESL_inst_assign_intensity/node_count_ce1 -into $node_count_group -color #ffff00 -radix hex
## add_wave /apatb_assign_intensity_top/AESL_inst_assign_intensity/node_count_address1 -into $node_count_group -radix hex
## add_wave /apatb_assign_intensity_top/AESL_inst_assign_intensity/node_count_q0 -into $node_count_group -radix hex
## add_wave /apatb_assign_intensity_top/AESL_inst_assign_intensity/node_count_ce0 -into $node_count_group -color #ffff00 -radix hex
## add_wave /apatb_assign_intensity_top/AESL_inst_assign_intensity/node_count_address0 -into $node_count_group -radix hex
## set node_output_group [add_wave_group node_output(memory) -into $cinoutgroup]
## add_wave /apatb_assign_intensity_top/AESL_inst_assign_intensity/node_output_d1 -into $node_output_group -radix hex
## add_wave /apatb_assign_intensity_top/AESL_inst_assign_intensity/node_output_we1 -into $node_output_group -color #ffff00 -radix hex
## add_wave /apatb_assign_intensity_top/AESL_inst_assign_intensity/node_output_ce1 -into $node_output_group -color #ffff00 -radix hex
## add_wave /apatb_assign_intensity_top/AESL_inst_assign_intensity/node_output_address1 -into $node_output_group -radix hex
## add_wave /apatb_assign_intensity_top/AESL_inst_assign_intensity/node_output_q0 -into $node_output_group -radix hex
## add_wave /apatb_assign_intensity_top/AESL_inst_assign_intensity/node_output_ce0 -into $node_output_group -color #ffff00 -radix hex
## add_wave /apatb_assign_intensity_top/AESL_inst_assign_intensity/node_output_address0 -into $node_output_group -radix hex
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set return_group [add_wave_group return(wire) -into $coutputgroup]
## add_wave /apatb_assign_intensity_top/AESL_inst_assign_intensity/ap_return -into $return_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set intensity_group [add_wave_group intensity(wire) -into $cinputgroup]
## add_wave /apatb_assign_intensity_top/AESL_inst_assign_intensity/intensity -into $intensity_group -radix hex
## set alphabuf_group [add_wave_group alphabuf(memory) -into $cinputgroup]
## add_wave /apatb_assign_intensity_top/AESL_inst_assign_intensity/alphabuf_q1 -into $alphabuf_group -radix hex
## add_wave /apatb_assign_intensity_top/AESL_inst_assign_intensity/alphabuf_ce1 -into $alphabuf_group -color #ffff00 -radix hex
## add_wave /apatb_assign_intensity_top/AESL_inst_assign_intensity/alphabuf_address1 -into $alphabuf_group -radix hex
## add_wave /apatb_assign_intensity_top/AESL_inst_assign_intensity/alphabuf_q0 -into $alphabuf_group -radix hex
## add_wave /apatb_assign_intensity_top/AESL_inst_assign_intensity/alphabuf_ce0 -into $alphabuf_group -color #ffff00 -radix hex
## add_wave /apatb_assign_intensity_top/AESL_inst_assign_intensity/alphabuf_address0 -into $alphabuf_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_assign_intensity_top/AESL_inst_assign_intensity/ap_start -into $blocksiggroup
## add_wave /apatb_assign_intensity_top/AESL_inst_assign_intensity/ap_done -into $blocksiggroup
## add_wave /apatb_assign_intensity_top/AESL_inst_assign_intensity/ap_idle -into $blocksiggroup
## add_wave /apatb_assign_intensity_top/AESL_inst_assign_intensity/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_assign_intensity_top/AESL_inst_assign_intensity/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_assign_intensity_top/AESL_inst_assign_intensity/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_assign_intensity_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_assign_intensity_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_assign_intensity_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_assign_intensity_top/LENGTH_alphabuf -into $tb_portdepth_group -radix hex
## add_wave /apatb_assign_intensity_top/LENGTH_intensity -into $tb_portdepth_group -radix hex
## add_wave /apatb_assign_intensity_top/LENGTH_node_output -into $tb_portdepth_group -radix hex
## add_wave /apatb_assign_intensity_top/LENGTH_node_count -into $tb_portdepth_group -radix hex
## add_wave /apatb_assign_intensity_top/LENGTH_ap_return -into $tb_portdepth_group -radix hex
## set tbcinoutgroup [add_wave_group "C InOuts" -into $testbenchgroup]
## set tb_node_count_group [add_wave_group node_count(memory) -into $tbcinoutgroup]
## add_wave /apatb_assign_intensity_top/node_count_d1 -into $tb_node_count_group -radix hex
## add_wave /apatb_assign_intensity_top/node_count_we1 -into $tb_node_count_group -color #ffff00 -radix hex
## add_wave /apatb_assign_intensity_top/node_count_ce1 -into $tb_node_count_group -color #ffff00 -radix hex
## add_wave /apatb_assign_intensity_top/node_count_address1 -into $tb_node_count_group -radix hex
## add_wave /apatb_assign_intensity_top/node_count_q0 -into $tb_node_count_group -radix hex
## add_wave /apatb_assign_intensity_top/node_count_ce0 -into $tb_node_count_group -color #ffff00 -radix hex
## add_wave /apatb_assign_intensity_top/node_count_address0 -into $tb_node_count_group -radix hex
## set tb_node_output_group [add_wave_group node_output(memory) -into $tbcinoutgroup]
## add_wave /apatb_assign_intensity_top/node_output_d1 -into $tb_node_output_group -radix hex
## add_wave /apatb_assign_intensity_top/node_output_we1 -into $tb_node_output_group -color #ffff00 -radix hex
## add_wave /apatb_assign_intensity_top/node_output_ce1 -into $tb_node_output_group -color #ffff00 -radix hex
## add_wave /apatb_assign_intensity_top/node_output_address1 -into $tb_node_output_group -radix hex
## add_wave /apatb_assign_intensity_top/node_output_q0 -into $tb_node_output_group -radix hex
## add_wave /apatb_assign_intensity_top/node_output_ce0 -into $tb_node_output_group -color #ffff00 -radix hex
## add_wave /apatb_assign_intensity_top/node_output_address0 -into $tb_node_output_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(wire) -into $tbcoutputgroup]
## add_wave /apatb_assign_intensity_top/ap_return -into $tb_return_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_intensity_group [add_wave_group intensity(wire) -into $tbcinputgroup]
## add_wave /apatb_assign_intensity_top/intensity -into $tb_intensity_group -radix hex
## set tb_alphabuf_group [add_wave_group alphabuf(memory) -into $tbcinputgroup]
## add_wave /apatb_assign_intensity_top/alphabuf_q1 -into $tb_alphabuf_group -radix hex
## add_wave /apatb_assign_intensity_top/alphabuf_ce1 -into $tb_alphabuf_group -color #ffff00 -radix hex
## add_wave /apatb_assign_intensity_top/alphabuf_address1 -into $tb_alphabuf_group -radix hex
## add_wave /apatb_assign_intensity_top/alphabuf_q0 -into $tb_alphabuf_group -radix hex
## add_wave /apatb_assign_intensity_top/alphabuf_ce0 -into $tb_alphabuf_group -color #ffff00 -radix hex
## add_wave /apatb_assign_intensity_top/alphabuf_address0 -into $tb_alphabuf_group -radix hex
## save_wave_config assign_intensity.wcfg
## run all
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_assign_intensity_top/AESL_inst_assign_intensity/assign_intensity_fadd_32ns_32ns_32_7_full_dsp_U0/assign_intensity_ap_fadd_5_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Note: simulation done!
Time: 922410 ps  Iteration: 1  Process: /apatb_assign_intensity_top/generate_sim_done_proc  File: C:/Users/sakin/Desktop/pj_r_0001/assign_intensity/rev2/sim/vhdl/assign_intensity.autotb.vhd
Failure: NORMAL EXIT (note: failure is to force the simulator to stop)
Time: 922410 ps  Iteration: 1  Process: /apatb_assign_intensity_top/generate_sim_done_proc  File: C:/Users/sakin/Desktop/pj_r_0001/assign_intensity/rev2/sim/vhdl/assign_intensity.autotb.vhd
$finish called at time : 922410 ps
## quit
INFO: [Common 17-206] Exiting xsim at Sun Aug 14 20:10:13 2016...
HW result = 0
HW result = 1875708548
SW result = 82
Assignment operation passed.
@I [SIM-1000] *** C/RTL co-simulation finished: PASS ***
