analyze -define $DEFINES -f verilog [list \
~/20172718_riscv/core/riscv_core.v \
~/20172718_riscv/REG_FILE.v \
]

?????
