{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1700017109512 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1700017109513 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 14 23:58:29 2023 " "Processing started: Tue Nov 14 23:58:29 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1700017109513 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1700017109513 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --functional=off --timescale=1ps --simulation=on --tool=modelsim_oem --format=verilog ULA4bits -c ULA4bits " "Command: quartus_eda --functional=off --timescale=1ps --simulation=on --tool=modelsim_oem --format=verilog ULA4bits -c ULA4bits" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1700017109513 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ULA4bits_6_1200mv_85c_slow.vo G:/UFRGS/CD/lab01_RCA/lab03/projeto/simulation/modelsim/ simulation " "Generated file ULA4bits_6_1200mv_85c_slow.vo in folder \"G:/UFRGS/CD/lab01_RCA/lab03/projeto/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1700017110457 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ULA4bits_6_1200mv_0c_slow.vo G:/UFRGS/CD/lab01_RCA/lab03/projeto/simulation/modelsim/ simulation " "Generated file ULA4bits_6_1200mv_0c_slow.vo in folder \"G:/UFRGS/CD/lab01_RCA/lab03/projeto/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1700017110513 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ULA4bits_min_1200mv_0c_fast.vo G:/UFRGS/CD/lab01_RCA/lab03/projeto/simulation/modelsim/ simulation " "Generated file ULA4bits_min_1200mv_0c_fast.vo in folder \"G:/UFRGS/CD/lab01_RCA/lab03/projeto/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1700017110580 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ULA4bits.vo G:/UFRGS/CD/lab01_RCA/lab03/projeto/simulation/modelsim/ simulation " "Generated file ULA4bits.vo in folder \"G:/UFRGS/CD/lab01_RCA/lab03/projeto/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1700017110634 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ULA4bits_6_1200mv_85c_v_slow.sdo G:/UFRGS/CD/lab01_RCA/lab03/projeto/simulation/modelsim/ simulation " "Generated file ULA4bits_6_1200mv_85c_v_slow.sdo in folder \"G:/UFRGS/CD/lab01_RCA/lab03/projeto/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1700017110688 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ULA4bits_6_1200mv_0c_v_slow.sdo G:/UFRGS/CD/lab01_RCA/lab03/projeto/simulation/modelsim/ simulation " "Generated file ULA4bits_6_1200mv_0c_v_slow.sdo in folder \"G:/UFRGS/CD/lab01_RCA/lab03/projeto/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1700017110741 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ULA4bits_min_1200mv_0c_v_fast.sdo G:/UFRGS/CD/lab01_RCA/lab03/projeto/simulation/modelsim/ simulation " "Generated file ULA4bits_min_1200mv_0c_v_fast.sdo in folder \"G:/UFRGS/CD/lab01_RCA/lab03/projeto/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1700017110789 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ULA4bits_v.sdo G:/UFRGS/CD/lab01_RCA/lab03/projeto/simulation/modelsim/ simulation " "Generated file ULA4bits_v.sdo in folder \"G:/UFRGS/CD/lab01_RCA/lab03/projeto/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1700017110841 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4505 " "Peak virtual memory: 4505 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1700017111017 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 14 23:58:31 2023 " "Processing ended: Tue Nov 14 23:58:31 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1700017111017 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1700017111017 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1700017111017 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1700017111017 ""}
