#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu Oct  8 13:45:48 2020
# Process ID: 19116
# Current directory: C:/Users/aaron_mendoza1/Documents/GitHub/Lab06/Lab06_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1264 C:\Users\aaron_mendoza1\Documents\GitHub\Lab06\Lab06_project\Lab06_project.xpr
# Log file: C:/Users/aaron_mendoza1/Documents/GitHub/Lab06/Lab06_project/vivado.log
# Journal file: C:/Users/aaron_mendoza1/Documents/GitHub/Lab06/Lab06_project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/aaron_mendoza1/Documents/GitHub/Lab06/Lab06_project/Lab06_project.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/ammic/OneDrive/Documents/GitHub/Lab06/Lab06_project' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab06/Lab06_project/Lab06_project.srcs/sources_1', nor could it be found using path 'C:/Users/ammic/OneDrive/Documents/GitHub/Lab06/Lab06_project/Lab06_project.srcs/sources_1'.
CRITICAL WARNING: [Board 49-67] The board_part definition was not found for digilentinc.com:basys3:part0:1.1. This can happen sometimes when you use custom board part. You can resolve this issue by setting 'board.repoPaths' parameter, pointing to the location of custom board files. Valid board_part values can be retrieved with the 'get_board_parts' Tcl command.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/XilinxVitis/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1089.871 ; gain = 0.000
update_compile_order -fileset sources_1
current_fileset -simset [ get_filesets sim_1 ]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab06/Lab06_project/Lab06_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mux2_4b_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab06/Lab06_project/Lab06_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mux2_4b_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab06/Lab06_project/codedirectory/mux2_4b.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_4b
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab06/Lab06_project/codedirectory/mux2_4b_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_4b_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab06/Lab06_project/Lab06_project.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab06/Lab06_project/Lab06_project.sim/sim_1/behav/xsim'
"xelab -wto ce935ea9ca134252afb0c3e03183d5b6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mux2_4b_test_behav xil_defaultlib.mux2_4b_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVitis/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ce935ea9ca134252afb0c3e03183d5b6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mux2_4b_test_behav xil_defaultlib.mux2_4b_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux2_4b
Compiling module xil_defaultlib.mux2_4b_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot mux2_4b_test_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/aaron_mendoza1/Documents/GitHub/Lab06/Lab06_project/Lab06_project.sim/sim_1/behav/xsim/xsim.dir/mux2_4b_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Oct  8 13:46:56 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1089.871 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab06/Lab06_project/Lab06_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mux2_4b_test_behav -key {Behavioral:sim_1:Functional:mux2_4b_test} -tclbatch {mux2_4b_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source mux2_4b_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 40 ns : File "C:/Users/aaron_mendoza1/Documents/GitHub/Lab06/Lab06_project/codedirectory/mux2_4b_test.sv" Line 41
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mux2_4b_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 1089.871 ; gain = 0.000
current_fileset -simset [ get_filesets sim_2 ]
launch_simulation -simset [get_filesets sim_2 ]
Command: launch_simulation -simset sim_2
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab06/Lab06_project/Lab06_project.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'sseg_decoder_test' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab06/Lab06_project/Lab06_project.sim/sim_2/behav/xsim'
"xvlog --incr --relax -prj sseg_decoder_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab06/Lab06_project/codedirectory/sseg_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sseg_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab06/Lab06_project/codedirectory/sseg_decoder_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sseg_decoder_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab06/Lab06_project/Lab06_project.sim/sim_2/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab06/Lab06_project/Lab06_project.sim/sim_2/behav/xsim'
"xelab -wto ce935ea9ca134252afb0c3e03183d5b6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sseg_decoder_test_behav xil_defaultlib.sseg_decoder_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVitis/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ce935ea9ca134252afb0c3e03183d5b6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sseg_decoder_test_behav xil_defaultlib.sseg_decoder_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sseg_decoder
Compiling module xil_defaultlib.sseg_decoder_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot sseg_decoder_test_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/aaron_mendoza1/Documents/GitHub/Lab06/Lab06_project/Lab06_project.sim/sim_2/behav/xsim/xsim.dir/sseg_decoder_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Oct  8 13:53:37 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab06/Lab06_project/Lab06_project.sim/sim_2/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sseg_decoder_test_behav -key {Behavioral:sim_2:Functional:sseg_decoder_test} -tclbatch {sseg_decoder_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source sseg_decoder_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 160 ns : File "C:/Users/aaron_mendoza1/Documents/GitHub/Lab06/Lab06_project/codedirectory/sseg_decoder_test.sv" Line 39
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sseg_decoder_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1089.871 ; gain = 0.000
current_fileset -simset [ get_filesets sim_3 ]
launch_simulation -simset [get_filesets sim_3 ]
Command: launch_simulation -simset sim_3
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab06/Lab06_project/Lab06_project.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'sseg1_test' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab06/Lab06_project/Lab06_project.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj sseg1_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab06/Lab06_project/codedirectory/mux2_4b.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_4b
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab06/Lab06_project/codedirectory/sseg1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sseg1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab06/Lab06_project/codedirectory/sseg_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sseg_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab06/Lab06_project/codedirectory/sseg1_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sseg1_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab06/Lab06_project/Lab06_project.sim/sim_3/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab06/Lab06_project/Lab06_project.sim/sim_3/behav/xsim'
"xelab -wto ce935ea9ca134252afb0c3e03183d5b6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sseg1_test_behav xil_defaultlib.sseg1_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVitis/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ce935ea9ca134252afb0c3e03183d5b6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sseg1_test_behav xil_defaultlib.sseg1_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux2_4b
Compiling module xil_defaultlib.sseg_decoder
Compiling module xil_defaultlib.sseg1
Compiling module xil_defaultlib.sseg1_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot sseg1_test_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/aaron_mendoza1/Documents/GitHub/Lab06/Lab06_project/Lab06_project.sim/sim_3/behav/xsim/xsim.dir/sseg1_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Oct  8 13:54:56 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/aaron_mendoza1/Documents/GitHub/Lab06/Lab06_project/Lab06_project.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sseg1_test_behav -key {Behavioral:sim_3:Functional:sseg1_test} -tclbatch {sseg1_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source sseg1_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 80 ns : File "C:/Users/aaron_mendoza1/Documents/GitHub/Lab06/Lab06_project/codedirectory/sseg1_test.sv" Line 54
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sseg1_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1089.871 ; gain = 0.000
