INFO-FLOW: Workspace /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1 opened at Tue Oct 08 21:19:09 UTC 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 1.04 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.15 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 1.23 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.16 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./DecompressorProject/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./DecompressorProject/solution1/directives.tcl
Execute     set_directive_top -name decompressor_kernel decompressor_kernel 
INFO: [HLS 200-1510] Running: set_directive_top -name decompressor_kernel decompressor_kernel 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
WARNING: [HLS 200-40] Skipped source file 'decompress.tcl'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 283.691 MB.
Execute       set_directive_top decompressor_kernel -name=decompressor_kernel 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file '../work/cc/src/decompressor_kernel.cc' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../work/cc/src/decompressor_kernel.cc as C++
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang ../work/cc/src/decompressor_kernel.cc -foptimization-record-file=/home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/decompressor_kernel.cc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/decompressor_kernel.pp.0.cc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_slow -device-resource-info=BRAM_4032.000000_DSP_9216.000000_FF_2592000.000000_LUT_1296000.000000_SLICE_162000.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu11p-flga2577-1-e > /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/decompressor_kernel.cc.clang.out.log 2> /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/decompressor_kernel.cc.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/decompressor_kernel.pp.0.cc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_slow -device-resource-info=BRAM_4032.000000_DSP_9216.000000_FF_2592000.000000_LUT_1296000.000000_SLICE_162000.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu11p-flga2577-1-e > /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/clang.out.log 2> /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/decompressor_kernel.pp.0.cc std=gnu++14 -target fpga  -directive=/home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/.systemc_flag -fix-errors /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/decompressor_kernel.pp.0.cc -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.86 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/decompressor_kernel.pp.0.cc std=gnu++14 -target fpga  -directive=/home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/all.directive.json -fix-errors /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/decompressor_kernel.pp.0.cc -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.16 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/decompressor_kernel.pp.0.cc std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/decompressor_kernel.pp.0.cc.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/decompressor_kernel.pp.0.cc -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/decompressor_kernel.pp.0.cc.clang-tidy.loop-label.out.log 2> /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/decompressor_kernel.pp.0.cc.clang-tidy.loop-label.err.log
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 1.86 sec.
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/decompressor_kernel.pp.0.cc.xilinx-dataflow-lawyer.diag.yml /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/decompressor_kernel.pp.0.cc -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/decompressor_kernel.pp.0.cc.xilinx-dataflow-lawyer.out.log 2> /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/decompressor_kernel.pp.0.cc.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/decompressor_kernel.pp.0.cc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/decompressor_kernel.pp.0.cc -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/decompressor_kernel.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_slow -device-resource-info=BRAM_4032.000000_DSP_9216.000000_FF_2592000.000000_LUT_1296000.000000_SLICE_162000.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu11p-flga2577-1-e > /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/decompressor_kernel.pp.0.cc.clang.out.log 2> /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/decompressor_kernel.pp.0.cc.clang.err.log
WARNING: [HLS 207-5292] unused parameter 'curr_table' (/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:746:43)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 6.5 seconds. CPU system time: 0.5 seconds. Elapsed time: 7.02 seconds; current allocated memory: 286.578 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/decompressor_kernel.g.bc"  
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/decompressor_kernel.g.bc -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/a.g.ld.0.bc > /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libhlsmc++_39.bc -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 1.67 sec.
Execute       run_link_or_opt -opt -out /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=decompressor_kernel -reflow-float-conversion 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=decompressor_kernel -reflow-float-conversion -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.69 sec.
Execute       run_link_or_opt -out /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libfloatconversion_39.bc -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=decompressor_kernel 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=decompressor_kernel -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=decompressor_kernel -mllvm -hls-db-dir -mllvm /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -x ir /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_slow -device-resource-info=BRAM_4032.000000_DSP_9216.000000_FF_2592000.000000_LUT_1296000.000000_SLICE_162000.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu11p-flga2577-1-e 2> /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute       send_msg_by_id INFO @200-1995@%s%s%s 26,623 Compile/Link /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 26,623 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 3,784 Unroll/Inline (step 1) /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,784 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 3,063 Unroll/Inline (step 2) /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,063 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 3,001 Unroll/Inline (step 3) /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,001 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,980 Unroll/Inline (step 4) /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,980 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 3,942 Array/Struct (step 1) /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,942 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 3,252 Array/Struct (step 2) /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,252 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 3,282 Array/Struct (step 3) /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,282 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 3,295 Array/Struct (step 4) /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,295 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 3,399 Array/Struct (step 5) /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,399 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 3,261 Performance (step 1) /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,261 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 3,243 Performance (step 2) /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,243 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 3,243 Performance (step 3) /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,243 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 3,243 Performance (step 4) /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,243 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 3,240 HW Transforms (step 1) /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,240 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 3,296 HW Transforms (step 2) /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,296 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'comparator' is marked as complete unroll implied by the pipeline pragma (/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:334:9)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_337_1' is marked as complete unroll implied by the pipeline pragma (/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:337:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_345_2' is marked as complete unroll implied by the pipeline pragma (/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:345:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_471_1' is marked as complete unroll implied by the pipeline pragma (/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:471:20)
INFO: [HLS 214-186] Unrolling loop 'comparator' (/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:334:9) in function 'xf::compression::details::huffmanBytegenLL' completely with a factor of 2 (/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:302:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_337_1' (/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:337:20) in function 'xf::compression::details::huffmanBytegenLL' completely with a factor of 15 (/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:302:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_345_2' (/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:345:27) in function 'xf::compression::details::huffmanBytegenLL' completely with a factor of 2 (/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:302:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_471_1' (/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:471:20) in function 'xf::compression::details::byteGen' completely with a factor of 7 (/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:454:0)
INFO: [HLS 214-178] Inlining function 'xf::compression::details::loadBitStreamLL(ap_uint<32>&, ap_uint<6>&, hls::stream<ap_uint<16>, 0>&, hls::stream<bool, 0>&, bool&)' into 'xf::compression::details::byteGen(ap_uint<32>&, ap_uint<6>&, ap_uint<16>*, ap_uint<9>*, ap_uint<9>*, ap_uint<9>*, ap_uint<9>*, ap_uint<9>*, ap_uint<9>*, ap_uint<9>*, ap_uint<5>*, hls::stream<bool, 0>&, hls::stream<ap_uint<16>, 0>&, ap_uint<9>, ap_uint<9>, bool&)' (/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:454:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<8, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, 4ul>::_S_ref(ap_fixed<8, 4, (ap_q_mode)0, (ap_o_mode)0, 0> const (&) [4], unsigned long)' into 'std::array<ap_fixed<8, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<8, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, 4ul>::operator[](unsigned long)' into 'decompressor_kernel(ap_uint<1024>*, hls::stream<hls::vector<ap_fixed<8, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, 4ul>, 0>&, hls::stream<bool, 0>&)' (../work/cc/src/decompressor_kernel.cc:25:0)
INFO: [HLS 214-248] Applying array_partition to 'count': Complete partitioning on dimension 1. (/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:770:16)
INFO: [HLS 214-248] Applying array_partition to 'firstCode': Complete partitioning on dimension 1. (/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:781:17)
INFO: [HLS 214-248] Applying array_partition to 'symbol': Complete partitioning on dimension 1. (/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:460:16)
INFO: [HLS 214-248] Applying array_partition to 'current_bits': Complete partitioning on dimension 1. (/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:304:16)
INFO: [HLS 214-248] Applying array_partition to 'symbol': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:306:13)
INFO: [HLS 214-248] Applying array_partition to 'codeOffsets': Complete partitioning on dimension 1. (/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:902:21)
INFO: [HLS 214-248] Applying array_partition to 'bl1Code': Complete partitioning on dimension 1. (/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:904:13)
INFO: [HLS 214-248] Applying array_partition to 'bl2Code': Complete partitioning on dimension 1. (/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:905:20)
INFO: [HLS 214-248] Applying array_partition to 'bl3Code': Complete partitioning on dimension 1. (/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:906:20)
INFO: [HLS 214-248] Applying array_partition to 'bl4Code': Complete partitioning on dimension 1. (/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:907:20)
INFO: [HLS 214-248] Applying array_partition to 'bl5Code': Complete partitioning on dimension 1. (/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:908:20)
INFO: [HLS 214-248] Applying array_partition to 'bl6Code': Complete partitioning on dimension 1. (/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:909:20)
INFO: [HLS 214-248] Applying array_partition to 'bl7Code': Complete partitioning on dimension 1. (/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:910:20)
INFO: [HLS 214-248] Applying array_partition to 'bl8Code': Complete partitioning on dimension 1. (/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:911:20)
INFO: [HLS 214-248] Applying array_partition to 'bl9Code': Complete partitioning on dimension 1. (/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:912:20)
INFO: [HLS 214-248] Applying array_partition to 'bl10Code': Complete partitioning on dimension 1. (/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:913:20)
INFO: [HLS 214-248] Applying array_partition to 'bl11Code': Complete partitioning on dimension 1. (/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:914:20)
INFO: [HLS 214-248] Applying array_partition to 'bl12Code': Complete partitioning on dimension 1. (/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:915:20)
INFO: [HLS 214-248] Applying array_partition to 'bl13Code': Complete partitioning on dimension 1. (/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:916:20)
INFO: [HLS 214-248] Applying array_partition to 'bl14Code': Complete partitioning on dimension 1. (/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:917:20)
INFO: [HLS 214-248] Applying array_partition to 'bl15Code': Complete partitioning on dimension 1. (/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:918:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'out_stream' with compact=bit mode in 32-bits (../work/cc/src/decompressor_kernel.cc:25:0)
INFO: [HLS 214-241] Aggregating scalar variable 'fixed_point_data' with compact=bit mode in 32-bits (../work/cc/src/decompressor_kernel.cc:71:24)
INFO: [HLS 214-376] automatically set the pipeline for Loop< consumeLeftOverData> at /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1204:13 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_1081_2> at /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1081:40 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_39_3> at ../work/cc/src/decompressor_kernel.cc:39:27 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_64_4> at ../work/cc/src/decompressor_kernel.cc:64:26 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_87_6> at ../work/cc/src/decompressor_kernel.cc:87:26 
INFO: [HLS 214-291] Loop 'VITIS_LOOP_72_5' is marked as complete unroll implied by the pipeline pragma (../work/cc/src/decompressor_kernel.cc:72:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_72_5' (../work/cc/src/decompressor_kernel.cc:72:26) in function 'decompressor_kernel' completely with a factor of 4 (../work/cc/src/decompressor_kernel.cc:25:0)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.2 seconds. CPU system time: 0.48 seconds. Elapsed time: 8.1 seconds; current allocated memory: 289.551 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 289.551 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top decompressor_kernel -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/a.g.0.bc -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 292.418 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/a.g.1.bc -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.11 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] ../work/cc/src/decompressor_kernel.cc:42: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 295.121 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/a.g.1.bc to /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/a.o.1.bc -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/a.o.1.tmp.bc -f 
WARNING: [HLS 200-805] An internal stream 'huffman_input_stream' (../work/cc/src/decompressor_kernel.cc:27) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'huffman_eos_stream' (../work/cc/src/decompressor_kernel.cc:28) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lz77_output_stream' (../work/cc/src/decompressor_kernel.cc:29) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
Command         transform done; 0.38 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:332:9) to (/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:427:13) in function 'xf::compression::details::huffmanBytegenLL'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:470:9) to (/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:525:13) in function 'xf::compression::details::byteGen'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::compression::details::huffmanBytegenLL' (/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:327:5)...14 expression(s) balanced.
Command         transform done; 0.17 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 322.375 MB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dce -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric -cdfg-build /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/a.o.2.bc -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_37_2' (../work/cc/src/decompressor_kernel.cc:37:26) in function 'decompressor_kernel' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_35_1' (../work/cc/src/decompressor_kernel.cc:35:22) in function 'decompressor_kernel'.
Execute           auto_get_db
Command         transform done; 0.48 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.45 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.49 seconds; current allocated memory: 516.387 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 1.28 sec.
Command     elaborate done; 16.41 sec.
Execute     ap_eval exec zip -j /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'decompressor_kernel' ...
Execute       ap_set_top_model decompressor_kernel 
WARNING: [SYN 201-103] Legalizing function name 'huffmanDecoderLL<2, 0>_Pipeline_read_fname' to 'huffmanDecoderLL_2_0_Pipeline_read_fname'.
WARNING: [SYN 201-103] Legalizing function name 'huffmanDecoderLL<2, 0>_Pipeline_VITIS_LOOP_1130_3' to 'huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3'.
WARNING: [SYN 201-103] Legalizing function name 'huffmanDecoderLL<2, 0>_Pipeline_dyn_len_bits' to 'huffmanDecoderLL_2_0_Pipeline_dyn_len_bits'.
WARNING: [SYN 201-103] Legalizing function name 'huffmanDecoderLL<2, 0>_Pipeline_VITIS_LOOP_1081_2' to 'huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1081_2'.
WARNING: [SYN 201-103] Legalizing function name 'huffmanDecoderLL<2, 0>_Pipeline_strd_blk_cpy' to 'huffmanDecoderLL_2_0_Pipeline_strd_blk_cpy'.
WARNING: [SYN 201-103] Legalizing function name 'huffmanDecoderLL<2, 0>_Pipeline_consumeLeftOverData' to 'huffmanDecoderLL_2_0_Pipeline_consumeLeftOverData'.
WARNING: [SYN 201-103] Legalizing function name 'huffmanDecoderLL<2, 0>' to 'huffmanDecoderLL_2_0_s'.
Execute       get_model_list decompressor_kernel -filter all-wo-channel -topdown 
Execute       preproc_iomode -model decompressor_kernel 
Execute       preproc_iomode -model decompressor_kernel_Pipeline_VITIS_LOOP_87_6 
Execute       preproc_iomode -model decompressor_kernel_Pipeline_VITIS_LOOP_64_4 
Execute       preproc_iomode -model huffmanDecoderLL<2, 0> 
Execute       preproc_iomode -model huffmanDecoderLL<2, 0>_Pipeline_consumeLeftOverData 
Execute       preproc_iomode -model huffmanDecoderLL<2, 0>_Pipeline_strd_blk_cpy 
Execute       preproc_iomode -model byteGen 
Execute       preproc_iomode -model byteGen_Pipeline_bytegen 
Execute       preproc_iomode -model code_generator_array_dyn_new 
Execute       preproc_iomode -model code_generator_array_dyn_new_Pipeline_CodeGen 
Execute       preproc_iomode -model code_generator_array_dyn_new_Pipeline_firstCode 
Execute       preproc_iomode -model code_generator_array_dyn_new_Pipeline_cnt_lens 
Execute       preproc_iomode -model huffmanDecoderLL<2, 0>_Pipeline_VITIS_LOOP_1081_2 
Execute       preproc_iomode -model huffmanDecoderLL<2, 0>_Pipeline_dyn_len_bits 
Execute       preproc_iomode -model huffmanBytegenLL 
Execute       preproc_iomode -model huffmanBytegenLL_Pipeline_ByteGen 
Execute       preproc_iomode -model huffmanDecoderLL<2, 0>_Pipeline_VITIS_LOOP_1130_3 
Execute       preproc_iomode -model huffmanDecoderLL<2, 0>_Pipeline_read_fname 
Execute       preproc_iomode -model discardBitStreamLL 
Execute       preproc_iomode -model loadBitStreamLL 
Execute       preproc_iomode -model decompressor_kernel_Pipeline_VITIS_LOOP_39_3 
Execute       get_model_list decompressor_kernel -filter all-wo-channel 
INFO-FLOW: Model list for configure: decompressor_kernel_Pipeline_VITIS_LOOP_39_3 loadBitStreamLL discardBitStreamLL {huffmanDecoderLL<2, 0>_Pipeline_read_fname} {huffmanDecoderLL<2, 0>_Pipeline_VITIS_LOOP_1130_3} huffmanBytegenLL_Pipeline_ByteGen huffmanBytegenLL {huffmanDecoderLL<2, 0>_Pipeline_dyn_len_bits} {huffmanDecoderLL<2, 0>_Pipeline_VITIS_LOOP_1081_2} code_generator_array_dyn_new_Pipeline_cnt_lens code_generator_array_dyn_new_Pipeline_firstCode code_generator_array_dyn_new_Pipeline_CodeGen code_generator_array_dyn_new byteGen_Pipeline_bytegen byteGen {huffmanDecoderLL<2, 0>_Pipeline_strd_blk_cpy} {huffmanDecoderLL<2, 0>_Pipeline_consumeLeftOverData} {huffmanDecoderLL<2, 0>} decompressor_kernel_Pipeline_VITIS_LOOP_64_4 decompressor_kernel_Pipeline_VITIS_LOOP_87_6 decompressor_kernel
INFO-FLOW: Configuring Module : decompressor_kernel_Pipeline_VITIS_LOOP_39_3 ...
Execute       set_default_model decompressor_kernel_Pipeline_VITIS_LOOP_39_3 
Execute       apply_spec_resource_limit decompressor_kernel_Pipeline_VITIS_LOOP_39_3 
INFO-FLOW: Configuring Module : loadBitStreamLL ...
Execute       set_default_model loadBitStreamLL 
Execute       apply_spec_resource_limit loadBitStreamLL 
INFO-FLOW: Configuring Module : discardBitStreamLL ...
Execute       set_default_model discardBitStreamLL 
Execute       apply_spec_resource_limit discardBitStreamLL 
INFO-FLOW: Configuring Module : huffmanDecoderLL<2, 0>_Pipeline_read_fname ...
Execute       set_default_model huffmanDecoderLL<2, 0>_Pipeline_read_fname 
Execute       apply_spec_resource_limit huffmanDecoderLL<2, 0>_Pipeline_read_fname 
INFO-FLOW: Configuring Module : huffmanDecoderLL<2, 0>_Pipeline_VITIS_LOOP_1130_3 ...
Execute       set_default_model huffmanDecoderLL<2, 0>_Pipeline_VITIS_LOOP_1130_3 
Execute       apply_spec_resource_limit huffmanDecoderLL<2, 0>_Pipeline_VITIS_LOOP_1130_3 
INFO-FLOW: Configuring Module : huffmanBytegenLL_Pipeline_ByteGen ...
Execute       set_default_model huffmanBytegenLL_Pipeline_ByteGen 
Execute       apply_spec_resource_limit huffmanBytegenLL_Pipeline_ByteGen 
INFO-FLOW: Configuring Module : huffmanBytegenLL ...
Execute       set_default_model huffmanBytegenLL 
Execute       apply_spec_resource_limit huffmanBytegenLL 
INFO-FLOW: Configuring Module : huffmanDecoderLL<2, 0>_Pipeline_dyn_len_bits ...
Execute       set_default_model huffmanDecoderLL<2, 0>_Pipeline_dyn_len_bits 
Execute       apply_spec_resource_limit huffmanDecoderLL<2, 0>_Pipeline_dyn_len_bits 
INFO-FLOW: Configuring Module : huffmanDecoderLL<2, 0>_Pipeline_VITIS_LOOP_1081_2 ...
Execute       set_default_model huffmanDecoderLL<2, 0>_Pipeline_VITIS_LOOP_1081_2 
Execute       apply_spec_resource_limit huffmanDecoderLL<2, 0>_Pipeline_VITIS_LOOP_1081_2 
INFO-FLOW: Configuring Module : code_generator_array_dyn_new_Pipeline_cnt_lens ...
Execute       set_default_model code_generator_array_dyn_new_Pipeline_cnt_lens 
Execute       apply_spec_resource_limit code_generator_array_dyn_new_Pipeline_cnt_lens 
INFO-FLOW: Configuring Module : code_generator_array_dyn_new_Pipeline_firstCode ...
Execute       set_default_model code_generator_array_dyn_new_Pipeline_firstCode 
Execute       apply_spec_resource_limit code_generator_array_dyn_new_Pipeline_firstCode 
INFO-FLOW: Configuring Module : code_generator_array_dyn_new_Pipeline_CodeGen ...
Execute       set_default_model code_generator_array_dyn_new_Pipeline_CodeGen 
Execute       apply_spec_resource_limit code_generator_array_dyn_new_Pipeline_CodeGen 
INFO-FLOW: Configuring Module : code_generator_array_dyn_new ...
Execute       set_default_model code_generator_array_dyn_new 
Execute       apply_spec_resource_limit code_generator_array_dyn_new 
INFO-FLOW: Configuring Module : byteGen_Pipeline_bytegen ...
Execute       set_default_model byteGen_Pipeline_bytegen 
Execute       apply_spec_resource_limit byteGen_Pipeline_bytegen 
INFO-FLOW: Configuring Module : byteGen ...
Execute       set_default_model byteGen 
Execute       apply_spec_resource_limit byteGen 
INFO-FLOW: Configuring Module : huffmanDecoderLL<2, 0>_Pipeline_strd_blk_cpy ...
Execute       set_default_model huffmanDecoderLL<2, 0>_Pipeline_strd_blk_cpy 
Execute       apply_spec_resource_limit huffmanDecoderLL<2, 0>_Pipeline_strd_blk_cpy 
INFO-FLOW: Configuring Module : huffmanDecoderLL<2, 0>_Pipeline_consumeLeftOverData ...
Execute       set_default_model huffmanDecoderLL<2, 0>_Pipeline_consumeLeftOverData 
Execute       apply_spec_resource_limit huffmanDecoderLL<2, 0>_Pipeline_consumeLeftOverData 
INFO-FLOW: Configuring Module : huffmanDecoderLL<2, 0> ...
Execute       set_default_model huffmanDecoderLL<2, 0> 
Execute       apply_spec_resource_limit huffmanDecoderLL<2, 0> 
INFO-FLOW: Configuring Module : decompressor_kernel_Pipeline_VITIS_LOOP_64_4 ...
Execute       set_default_model decompressor_kernel_Pipeline_VITIS_LOOP_64_4 
Execute       apply_spec_resource_limit decompressor_kernel_Pipeline_VITIS_LOOP_64_4 
INFO-FLOW: Configuring Module : decompressor_kernel_Pipeline_VITIS_LOOP_87_6 ...
Execute       set_default_model decompressor_kernel_Pipeline_VITIS_LOOP_87_6 
Execute       apply_spec_resource_limit decompressor_kernel_Pipeline_VITIS_LOOP_87_6 
INFO-FLOW: Configuring Module : decompressor_kernel ...
Execute       set_default_model decompressor_kernel 
Execute       apply_spec_resource_limit decompressor_kernel 
INFO-FLOW: Model list for preprocess: decompressor_kernel_Pipeline_VITIS_LOOP_39_3 loadBitStreamLL discardBitStreamLL {huffmanDecoderLL<2, 0>_Pipeline_read_fname} {huffmanDecoderLL<2, 0>_Pipeline_VITIS_LOOP_1130_3} huffmanBytegenLL_Pipeline_ByteGen huffmanBytegenLL {huffmanDecoderLL<2, 0>_Pipeline_dyn_len_bits} {huffmanDecoderLL<2, 0>_Pipeline_VITIS_LOOP_1081_2} code_generator_array_dyn_new_Pipeline_cnt_lens code_generator_array_dyn_new_Pipeline_firstCode code_generator_array_dyn_new_Pipeline_CodeGen code_generator_array_dyn_new byteGen_Pipeline_bytegen byteGen {huffmanDecoderLL<2, 0>_Pipeline_strd_blk_cpy} {huffmanDecoderLL<2, 0>_Pipeline_consumeLeftOverData} {huffmanDecoderLL<2, 0>} decompressor_kernel_Pipeline_VITIS_LOOP_64_4 decompressor_kernel_Pipeline_VITIS_LOOP_87_6 decompressor_kernel
INFO-FLOW: Preprocessing Module: decompressor_kernel_Pipeline_VITIS_LOOP_39_3 ...
Execute       set_default_model decompressor_kernel_Pipeline_VITIS_LOOP_39_3 
Execute       cdfg_preprocess -model decompressor_kernel_Pipeline_VITIS_LOOP_39_3 
Execute       rtl_gen_preprocess decompressor_kernel_Pipeline_VITIS_LOOP_39_3 
INFO-FLOW: Preprocessing Module: loadBitStreamLL ...
Execute       set_default_model loadBitStreamLL 
Execute       cdfg_preprocess -model loadBitStreamLL 
Execute       rtl_gen_preprocess loadBitStreamLL 
INFO-FLOW: Preprocessing Module: discardBitStreamLL ...
Execute       set_default_model discardBitStreamLL 
Execute       cdfg_preprocess -model discardBitStreamLL 
Execute       rtl_gen_preprocess discardBitStreamLL 
INFO-FLOW: Preprocessing Module: huffmanDecoderLL<2, 0>_Pipeline_read_fname ...
Execute       set_default_model huffmanDecoderLL<2, 0>_Pipeline_read_fname 
Execute       cdfg_preprocess -model huffmanDecoderLL<2, 0>_Pipeline_read_fname 
Execute       rtl_gen_preprocess huffmanDecoderLL<2, 0>_Pipeline_read_fname 
INFO-FLOW: Preprocessing Module: huffmanDecoderLL<2, 0>_Pipeline_VITIS_LOOP_1130_3 ...
Execute       set_default_model huffmanDecoderLL<2, 0>_Pipeline_VITIS_LOOP_1130_3 
Execute       cdfg_preprocess -model huffmanDecoderLL<2, 0>_Pipeline_VITIS_LOOP_1130_3 
Execute       rtl_gen_preprocess huffmanDecoderLL<2, 0>_Pipeline_VITIS_LOOP_1130_3 
INFO-FLOW: Preprocessing Module: huffmanBytegenLL_Pipeline_ByteGen ...
Execute       set_default_model huffmanBytegenLL_Pipeline_ByteGen 
Execute       cdfg_preprocess -model huffmanBytegenLL_Pipeline_ByteGen 
Execute       rtl_gen_preprocess huffmanBytegenLL_Pipeline_ByteGen 
INFO-FLOW: Preprocessing Module: huffmanBytegenLL ...
Execute       set_default_model huffmanBytegenLL 
Execute       cdfg_preprocess -model huffmanBytegenLL 
Execute       rtl_gen_preprocess huffmanBytegenLL 
INFO-FLOW: Preprocessing Module: huffmanDecoderLL<2, 0>_Pipeline_dyn_len_bits ...
Execute       set_default_model huffmanDecoderLL<2, 0>_Pipeline_dyn_len_bits 
Execute       cdfg_preprocess -model huffmanDecoderLL<2, 0>_Pipeline_dyn_len_bits 
Execute       rtl_gen_preprocess huffmanDecoderLL<2, 0>_Pipeline_dyn_len_bits 
INFO-FLOW: Preprocessing Module: huffmanDecoderLL<2, 0>_Pipeline_VITIS_LOOP_1081_2 ...
Execute       set_default_model huffmanDecoderLL<2, 0>_Pipeline_VITIS_LOOP_1081_2 
Execute       cdfg_preprocess -model huffmanDecoderLL<2, 0>_Pipeline_VITIS_LOOP_1081_2 
Execute       rtl_gen_preprocess huffmanDecoderLL<2, 0>_Pipeline_VITIS_LOOP_1081_2 
INFO-FLOW: Preprocessing Module: code_generator_array_dyn_new_Pipeline_cnt_lens ...
Execute       set_default_model code_generator_array_dyn_new_Pipeline_cnt_lens 
Execute       cdfg_preprocess -model code_generator_array_dyn_new_Pipeline_cnt_lens 
Execute       rtl_gen_preprocess code_generator_array_dyn_new_Pipeline_cnt_lens 
INFO-FLOW: Preprocessing Module: code_generator_array_dyn_new_Pipeline_firstCode ...
Execute       set_default_model code_generator_array_dyn_new_Pipeline_firstCode 
Execute       cdfg_preprocess -model code_generator_array_dyn_new_Pipeline_firstCode 
Execute       rtl_gen_preprocess code_generator_array_dyn_new_Pipeline_firstCode 
INFO-FLOW: Preprocessing Module: code_generator_array_dyn_new_Pipeline_CodeGen ...
Execute       set_default_model code_generator_array_dyn_new_Pipeline_CodeGen 
Execute       cdfg_preprocess -model code_generator_array_dyn_new_Pipeline_CodeGen 
Execute       rtl_gen_preprocess code_generator_array_dyn_new_Pipeline_CodeGen 
INFO-FLOW: Preprocessing Module: code_generator_array_dyn_new ...
Execute       set_default_model code_generator_array_dyn_new 
Execute       cdfg_preprocess -model code_generator_array_dyn_new 
Execute       rtl_gen_preprocess code_generator_array_dyn_new 
INFO-FLOW: Preprocessing Module: byteGen_Pipeline_bytegen ...
Execute       set_default_model byteGen_Pipeline_bytegen 
Execute       cdfg_preprocess -model byteGen_Pipeline_bytegen 
Execute       rtl_gen_preprocess byteGen_Pipeline_bytegen 
INFO-FLOW: Preprocessing Module: byteGen ...
Execute       set_default_model byteGen 
Execute       cdfg_preprocess -model byteGen 
Execute       rtl_gen_preprocess byteGen 
INFO-FLOW: Preprocessing Module: huffmanDecoderLL<2, 0>_Pipeline_strd_blk_cpy ...
Execute       set_default_model huffmanDecoderLL<2, 0>_Pipeline_strd_blk_cpy 
Execute       cdfg_preprocess -model huffmanDecoderLL<2, 0>_Pipeline_strd_blk_cpy 
Execute       rtl_gen_preprocess huffmanDecoderLL<2, 0>_Pipeline_strd_blk_cpy 
INFO-FLOW: Preprocessing Module: huffmanDecoderLL<2, 0>_Pipeline_consumeLeftOverData ...
Execute       set_default_model huffmanDecoderLL<2, 0>_Pipeline_consumeLeftOverData 
Execute       cdfg_preprocess -model huffmanDecoderLL<2, 0>_Pipeline_consumeLeftOverData 
Execute       rtl_gen_preprocess huffmanDecoderLL<2, 0>_Pipeline_consumeLeftOverData 
INFO-FLOW: Preprocessing Module: huffmanDecoderLL<2, 0> ...
Execute       set_default_model huffmanDecoderLL<2, 0> 
Execute       cdfg_preprocess -model huffmanDecoderLL<2, 0> 
Execute       rtl_gen_preprocess huffmanDecoderLL<2, 0> 
INFO-FLOW: Preprocessing Module: decompressor_kernel_Pipeline_VITIS_LOOP_64_4 ...
Execute       set_default_model decompressor_kernel_Pipeline_VITIS_LOOP_64_4 
Execute       cdfg_preprocess -model decompressor_kernel_Pipeline_VITIS_LOOP_64_4 
Execute       rtl_gen_preprocess decompressor_kernel_Pipeline_VITIS_LOOP_64_4 
INFO-FLOW: Preprocessing Module: decompressor_kernel_Pipeline_VITIS_LOOP_87_6 ...
Execute       set_default_model decompressor_kernel_Pipeline_VITIS_LOOP_87_6 
Execute       cdfg_preprocess -model decompressor_kernel_Pipeline_VITIS_LOOP_87_6 
Execute       rtl_gen_preprocess decompressor_kernel_Pipeline_VITIS_LOOP_87_6 
INFO-FLOW: Preprocessing Module: decompressor_kernel ...
Execute       set_default_model decompressor_kernel 
Execute       cdfg_preprocess -model decompressor_kernel 
Execute       rtl_gen_preprocess decompressor_kernel 
INFO-FLOW: Model list for synthesis: decompressor_kernel_Pipeline_VITIS_LOOP_39_3 loadBitStreamLL discardBitStreamLL {huffmanDecoderLL<2, 0>_Pipeline_read_fname} {huffmanDecoderLL<2, 0>_Pipeline_VITIS_LOOP_1130_3} huffmanBytegenLL_Pipeline_ByteGen huffmanBytegenLL {huffmanDecoderLL<2, 0>_Pipeline_dyn_len_bits} {huffmanDecoderLL<2, 0>_Pipeline_VITIS_LOOP_1081_2} code_generator_array_dyn_new_Pipeline_cnt_lens code_generator_array_dyn_new_Pipeline_firstCode code_generator_array_dyn_new_Pipeline_CodeGen code_generator_array_dyn_new byteGen_Pipeline_bytegen byteGen {huffmanDecoderLL<2, 0>_Pipeline_strd_blk_cpy} {huffmanDecoderLL<2, 0>_Pipeline_consumeLeftOverData} {huffmanDecoderLL<2, 0>} decompressor_kernel_Pipeline_VITIS_LOOP_64_4 decompressor_kernel_Pipeline_VITIS_LOOP_87_6 decompressor_kernel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decompressor_kernel_Pipeline_VITIS_LOOP_39_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model decompressor_kernel_Pipeline_VITIS_LOOP_39_3 
Execute       schedule -model decompressor_kernel_Pipeline_VITIS_LOOP_39_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_39_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.14 seconds; current allocated memory: 518.355 MB.
Execute       syn_report -verbosereport -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/decompressor_kernel_Pipeline_VITIS_LOOP_39_3.verbose.sched.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/decompressor_kernel_Pipeline_VITIS_LOOP_39_3.sched.adb -f 
INFO-FLOW: Finish scheduling decompressor_kernel_Pipeline_VITIS_LOOP_39_3.
Execute       set_default_model decompressor_kernel_Pipeline_VITIS_LOOP_39_3 
Execute       bind -model decompressor_kernel_Pipeline_VITIS_LOOP_39_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 518.355 MB.
Execute       syn_report -verbosereport -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/decompressor_kernel_Pipeline_VITIS_LOOP_39_3.verbose.bind.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/decompressor_kernel_Pipeline_VITIS_LOOP_39_3.bind.adb -f 
INFO-FLOW: Finish binding decompressor_kernel_Pipeline_VITIS_LOOP_39_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'loadBitStreamLL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model loadBitStreamLL 
Execute       schedule -model loadBitStreamLL 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 518.355 MB.
Execute       syn_report -verbosereport -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/loadBitStreamLL.verbose.sched.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/loadBitStreamLL.sched.adb -f 
INFO-FLOW: Finish scheduling loadBitStreamLL.
Execute       set_default_model loadBitStreamLL 
Execute       bind -model loadBitStreamLL 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 518.355 MB.
Execute       syn_report -verbosereport -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/loadBitStreamLL.verbose.bind.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/loadBitStreamLL.bind.adb -f 
INFO-FLOW: Finish binding loadBitStreamLL.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'discardBitStreamLL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model discardBitStreamLL 
Execute       schedule -model discardBitStreamLL 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'discardBitStreamLL'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 1, Depth = 1, function 'discardBitStreamLL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 518.355 MB.
Execute       syn_report -verbosereport -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/discardBitStreamLL.verbose.sched.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/discardBitStreamLL.sched.adb -f 
INFO-FLOW: Finish scheduling discardBitStreamLL.
Execute       set_default_model discardBitStreamLL 
Execute       bind -model discardBitStreamLL 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 518.355 MB.
Execute       syn_report -verbosereport -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/discardBitStreamLL.verbose.bind.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/discardBitStreamLL.bind.adb -f 
INFO-FLOW: Finish binding discardBitStreamLL.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'huffmanDecoderLL_2_0_Pipeline_read_fname' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model huffmanDecoderLL<2, 0>_Pipeline_read_fname 
Execute       schedule -model huffmanDecoderLL<2, 0>_Pipeline_read_fname 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_fname'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'read_fname'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 519.621 MB.
Execute       syn_report -verbosereport -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/huffmanDecoderLL_2_0_Pipeline_read_fname.verbose.sched.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/huffmanDecoderLL_2_0_Pipeline_read_fname.sched.adb -f 
INFO-FLOW: Finish scheduling huffmanDecoderLL<2, 0>_Pipeline_read_fname.
Execute       set_default_model huffmanDecoderLL<2, 0>_Pipeline_read_fname 
Execute       bind -model huffmanDecoderLL<2, 0>_Pipeline_read_fname 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 519.621 MB.
Execute       syn_report -verbosereport -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/huffmanDecoderLL_2_0_Pipeline_read_fname.verbose.bind.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/huffmanDecoderLL_2_0_Pipeline_read_fname.bind.adb -f 
INFO-FLOW: Finish binding huffmanDecoderLL<2, 0>_Pipeline_read_fname.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model huffmanDecoderLL<2, 0>_Pipeline_VITIS_LOOP_1130_3 
Execute       schedule -model huffmanDecoderLL<2, 0>_Pipeline_VITIS_LOOP_1130_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1130_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_1130_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 520.961 MB.
Execute       syn_report -verbosereport -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3.verbose.sched.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3.sched.adb -f 
INFO-FLOW: Finish scheduling huffmanDecoderLL<2, 0>_Pipeline_VITIS_LOOP_1130_3.
Execute       set_default_model huffmanDecoderLL<2, 0>_Pipeline_VITIS_LOOP_1130_3 
Execute       bind -model huffmanDecoderLL<2, 0>_Pipeline_VITIS_LOOP_1130_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 520.961 MB.
Execute       syn_report -verbosereport -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3.verbose.bind.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3.bind.adb -f 
INFO-FLOW: Finish binding huffmanDecoderLL<2, 0>_Pipeline_VITIS_LOOP_1130_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'huffmanBytegenLL_Pipeline_ByteGen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model huffmanBytegenLL_Pipeline_ByteGen 
Execute       schedule -model huffmanBytegenLL_Pipeline_ByteGen 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteGen'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'ByteGen'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.24 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 528.559 MB.
Execute       syn_report -verbosereport -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/huffmanBytegenLL_Pipeline_ByteGen.verbose.sched.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/huffmanBytegenLL_Pipeline_ByteGen.sched.adb -f 
INFO-FLOW: Finish scheduling huffmanBytegenLL_Pipeline_ByteGen.
Execute       set_default_model huffmanBytegenLL_Pipeline_ByteGen 
Execute       bind -model huffmanBytegenLL_Pipeline_ByteGen 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 528.559 MB.
Execute       syn_report -verbosereport -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/huffmanBytegenLL_Pipeline_ByteGen.verbose.bind.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/huffmanBytegenLL_Pipeline_ByteGen.bind.adb -f 
INFO-FLOW: Finish binding huffmanBytegenLL_Pipeline_ByteGen.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'huffmanBytegenLL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model huffmanBytegenLL 
Execute       schedule -model huffmanBytegenLL 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 528.559 MB.
Execute       syn_report -verbosereport -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/huffmanBytegenLL.verbose.sched.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/huffmanBytegenLL.sched.adb -f 
INFO-FLOW: Finish scheduling huffmanBytegenLL.
Execute       set_default_model huffmanBytegenLL 
Execute       bind -model huffmanBytegenLL 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 528.559 MB.
Execute       syn_report -verbosereport -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/huffmanBytegenLL.verbose.bind.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/huffmanBytegenLL.bind.adb -f 
INFO-FLOW: Finish binding huffmanBytegenLL.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'huffmanDecoderLL_2_0_Pipeline_dyn_len_bits' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model huffmanDecoderLL<2, 0>_Pipeline_dyn_len_bits 
Execute       schedule -model huffmanDecoderLL<2, 0>_Pipeline_dyn_len_bits 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dyn_len_bits'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'dyn_len_bits'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 528.559 MB.
Execute       syn_report -verbosereport -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/huffmanDecoderLL_2_0_Pipeline_dyn_len_bits.verbose.sched.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/huffmanDecoderLL_2_0_Pipeline_dyn_len_bits.sched.adb -f 
INFO-FLOW: Finish scheduling huffmanDecoderLL<2, 0>_Pipeline_dyn_len_bits.
Execute       set_default_model huffmanDecoderLL<2, 0>_Pipeline_dyn_len_bits 
Execute       bind -model huffmanDecoderLL<2, 0>_Pipeline_dyn_len_bits 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 528.559 MB.
Execute       syn_report -verbosereport -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/huffmanDecoderLL_2_0_Pipeline_dyn_len_bits.verbose.bind.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/huffmanDecoderLL_2_0_Pipeline_dyn_len_bits.bind.adb -f 
INFO-FLOW: Finish binding huffmanDecoderLL<2, 0>_Pipeline_dyn_len_bits.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1081_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model huffmanDecoderLL<2, 0>_Pipeline_VITIS_LOOP_1081_2 
Execute       schedule -model huffmanDecoderLL<2, 0>_Pipeline_VITIS_LOOP_1081_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1081_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_1081_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 528.559 MB.
Execute       syn_report -verbosereport -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1081_2.verbose.sched.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1081_2.sched.adb -f 
INFO-FLOW: Finish scheduling huffmanDecoderLL<2, 0>_Pipeline_VITIS_LOOP_1081_2.
Execute       set_default_model huffmanDecoderLL<2, 0>_Pipeline_VITIS_LOOP_1081_2 
Execute       bind -model huffmanDecoderLL<2, 0>_Pipeline_VITIS_LOOP_1081_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 528.559 MB.
Execute       syn_report -verbosereport -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1081_2.verbose.bind.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1081_2.bind.adb -f 
INFO-FLOW: Finish binding huffmanDecoderLL<2, 0>_Pipeline_VITIS_LOOP_1081_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'code_generator_array_dyn_new_Pipeline_cnt_lens' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model code_generator_array_dyn_new_Pipeline_cnt_lens 
Execute       schedule -model code_generator_array_dyn_new_Pipeline_cnt_lens 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'cnt_lens'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'cnt_lens'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 528.559 MB.
Execute       syn_report -verbosereport -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/code_generator_array_dyn_new_Pipeline_cnt_lens.verbose.sched.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/code_generator_array_dyn_new_Pipeline_cnt_lens.sched.adb -f 
INFO-FLOW: Finish scheduling code_generator_array_dyn_new_Pipeline_cnt_lens.
Execute       set_default_model code_generator_array_dyn_new_Pipeline_cnt_lens 
Execute       bind -model code_generator_array_dyn_new_Pipeline_cnt_lens 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 528.559 MB.
Execute       syn_report -verbosereport -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/code_generator_array_dyn_new_Pipeline_cnt_lens.verbose.bind.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/code_generator_array_dyn_new_Pipeline_cnt_lens.bind.adb -f 
INFO-FLOW: Finish binding code_generator_array_dyn_new_Pipeline_cnt_lens.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'code_generator_array_dyn_new_Pipeline_firstCode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model code_generator_array_dyn_new_Pipeline_firstCode 
Execute       schedule -model code_generator_array_dyn_new_Pipeline_firstCode 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'firstCode'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'firstCode'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 529.141 MB.
Execute       syn_report -verbosereport -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/code_generator_array_dyn_new_Pipeline_firstCode.verbose.sched.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/code_generator_array_dyn_new_Pipeline_firstCode.sched.adb -f 
INFO-FLOW: Finish scheduling code_generator_array_dyn_new_Pipeline_firstCode.
Execute       set_default_model code_generator_array_dyn_new_Pipeline_firstCode 
Execute       bind -model code_generator_array_dyn_new_Pipeline_firstCode 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 529.141 MB.
Execute       syn_report -verbosereport -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/code_generator_array_dyn_new_Pipeline_firstCode.verbose.bind.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/code_generator_array_dyn_new_Pipeline_firstCode.bind.adb -f 
INFO-FLOW: Finish binding code_generator_array_dyn_new_Pipeline_firstCode.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'code_generator_array_dyn_new_Pipeline_CodeGen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model code_generator_array_dyn_new_Pipeline_CodeGen 
Execute       schedule -model code_generator_array_dyn_new_Pipeline_CodeGen 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'CodeGen'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'CodeGen'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.22 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 531.184 MB.
Execute       syn_report -verbosereport -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/code_generator_array_dyn_new_Pipeline_CodeGen.verbose.sched.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/code_generator_array_dyn_new_Pipeline_CodeGen.sched.adb -f 
INFO-FLOW: Finish scheduling code_generator_array_dyn_new_Pipeline_CodeGen.
Execute       set_default_model code_generator_array_dyn_new_Pipeline_CodeGen 
Execute       bind -model code_generator_array_dyn_new_Pipeline_CodeGen 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 531.184 MB.
Execute       syn_report -verbosereport -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/code_generator_array_dyn_new_Pipeline_CodeGen.verbose.bind.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/code_generator_array_dyn_new_Pipeline_CodeGen.bind.adb -f 
INFO-FLOW: Finish binding code_generator_array_dyn_new_Pipeline_CodeGen.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'code_generator_array_dyn_new' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model code_generator_array_dyn_new 
Execute       schedule -model code_generator_array_dyn_new 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 531.223 MB.
Execute       syn_report -verbosereport -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/code_generator_array_dyn_new.verbose.sched.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/code_generator_array_dyn_new.sched.adb -f 
INFO-FLOW: Finish scheduling code_generator_array_dyn_new.
Execute       set_default_model code_generator_array_dyn_new 
Execute       bind -model code_generator_array_dyn_new 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.3 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 531.223 MB.
Execute       syn_report -verbosereport -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/code_generator_array_dyn_new.verbose.bind.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/code_generator_array_dyn_new.bind.adb -f 
INFO-FLOW: Finish binding code_generator_array_dyn_new.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'byteGen_Pipeline_bytegen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model byteGen_Pipeline_bytegen 
Execute       schedule -model byteGen_Pipeline_bytegen 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'bytegen'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'bytegen'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 537.801 MB.
Execute       syn_report -verbosereport -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/byteGen_Pipeline_bytegen.verbose.sched.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/byteGen_Pipeline_bytegen.sched.adb -f 
INFO-FLOW: Finish scheduling byteGen_Pipeline_bytegen.
Execute       set_default_model byteGen_Pipeline_bytegen 
Execute       bind -model byteGen_Pipeline_bytegen 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 537.801 MB.
Execute       syn_report -verbosereport -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/byteGen_Pipeline_bytegen.verbose.bind.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/byteGen_Pipeline_bytegen.bind.adb -f 
INFO-FLOW: Finish binding byteGen_Pipeline_bytegen.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'byteGen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model byteGen 
Execute       schedule -model byteGen 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 537.801 MB.
Execute       syn_report -verbosereport -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/byteGen.verbose.sched.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/byteGen.sched.adb -f 
INFO-FLOW: Finish scheduling byteGen.
Execute       set_default_model byteGen 
Execute       bind -model byteGen 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 537.801 MB.
Execute       syn_report -verbosereport -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/byteGen.verbose.bind.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/byteGen.bind.adb -f 
INFO-FLOW: Finish binding byteGen.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'huffmanDecoderLL_2_0_Pipeline_strd_blk_cpy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model huffmanDecoderLL<2, 0>_Pipeline_strd_blk_cpy 
Execute       schedule -model huffmanDecoderLL<2, 0>_Pipeline_strd_blk_cpy 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'strd_blk_cpy'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'strd_blk_cpy'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 537.801 MB.
Execute       syn_report -verbosereport -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/huffmanDecoderLL_2_0_Pipeline_strd_blk_cpy.verbose.sched.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/huffmanDecoderLL_2_0_Pipeline_strd_blk_cpy.sched.adb -f 
INFO-FLOW: Finish scheduling huffmanDecoderLL<2, 0>_Pipeline_strd_blk_cpy.
Execute       set_default_model huffmanDecoderLL<2, 0>_Pipeline_strd_blk_cpy 
Execute       bind -model huffmanDecoderLL<2, 0>_Pipeline_strd_blk_cpy 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 537.801 MB.
Execute       syn_report -verbosereport -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/huffmanDecoderLL_2_0_Pipeline_strd_blk_cpy.verbose.bind.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/huffmanDecoderLL_2_0_Pipeline_strd_blk_cpy.bind.adb -f 
INFO-FLOW: Finish binding huffmanDecoderLL<2, 0>_Pipeline_strd_blk_cpy.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'huffmanDecoderLL_2_0_Pipeline_consumeLeftOverData' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model huffmanDecoderLL<2, 0>_Pipeline_consumeLeftOverData 
Execute       schedule -model huffmanDecoderLL<2, 0>_Pipeline_consumeLeftOverData 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'consumeLeftOverData'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'consumeLeftOverData'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 537.801 MB.
Execute       syn_report -verbosereport -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/huffmanDecoderLL_2_0_Pipeline_consumeLeftOverData.verbose.sched.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/huffmanDecoderLL_2_0_Pipeline_consumeLeftOverData.sched.adb -f 
INFO-FLOW: Finish scheduling huffmanDecoderLL<2, 0>_Pipeline_consumeLeftOverData.
Execute       set_default_model huffmanDecoderLL<2, 0>_Pipeline_consumeLeftOverData 
Execute       bind -model huffmanDecoderLL<2, 0>_Pipeline_consumeLeftOverData 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 537.801 MB.
Execute       syn_report -verbosereport -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/huffmanDecoderLL_2_0_Pipeline_consumeLeftOverData.verbose.bind.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/huffmanDecoderLL_2_0_Pipeline_consumeLeftOverData.bind.adb -f 
INFO-FLOW: Finish binding huffmanDecoderLL<2, 0>_Pipeline_consumeLeftOverData.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'huffmanDecoderLL_2_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model huffmanDecoderLL<2, 0> 
Execute       schedule -model huffmanDecoderLL<2, 0> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 540.023 MB.
Execute       syn_report -verbosereport -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/huffmanDecoderLL_2_0_s.verbose.sched.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/huffmanDecoderLL_2_0_s.sched.adb -f 
INFO-FLOW: Finish scheduling huffmanDecoderLL<2, 0>.
Execute       set_default_model huffmanDecoderLL<2, 0> 
Execute       bind -model huffmanDecoderLL<2, 0> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 540.023 MB.
Execute       syn_report -verbosereport -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/huffmanDecoderLL_2_0_s.verbose.bind.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/huffmanDecoderLL_2_0_s.bind.adb -f 
INFO-FLOW: Finish binding huffmanDecoderLL<2, 0>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decompressor_kernel_Pipeline_VITIS_LOOP_64_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model decompressor_kernel_Pipeline_VITIS_LOOP_64_4 
Execute       schedule -model decompressor_kernel_Pipeline_VITIS_LOOP_64_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_64_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_64_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 540.023 MB.
Execute       syn_report -verbosereport -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/decompressor_kernel_Pipeline_VITIS_LOOP_64_4.verbose.sched.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/decompressor_kernel_Pipeline_VITIS_LOOP_64_4.sched.adb -f 
INFO-FLOW: Finish scheduling decompressor_kernel_Pipeline_VITIS_LOOP_64_4.
Execute       set_default_model decompressor_kernel_Pipeline_VITIS_LOOP_64_4 
Execute       bind -model decompressor_kernel_Pipeline_VITIS_LOOP_64_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 540.023 MB.
Execute       syn_report -verbosereport -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/decompressor_kernel_Pipeline_VITIS_LOOP_64_4.verbose.bind.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/decompressor_kernel_Pipeline_VITIS_LOOP_64_4.bind.adb -f 
INFO-FLOW: Finish binding decompressor_kernel_Pipeline_VITIS_LOOP_64_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decompressor_kernel_Pipeline_VITIS_LOOP_87_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model decompressor_kernel_Pipeline_VITIS_LOOP_87_6 
Execute       schedule -model decompressor_kernel_Pipeline_VITIS_LOOP_87_6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_87_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_87_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 540.023 MB.
Execute       syn_report -verbosereport -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/decompressor_kernel_Pipeline_VITIS_LOOP_87_6.verbose.sched.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/decompressor_kernel_Pipeline_VITIS_LOOP_87_6.sched.adb -f 
INFO-FLOW: Finish scheduling decompressor_kernel_Pipeline_VITIS_LOOP_87_6.
Execute       set_default_model decompressor_kernel_Pipeline_VITIS_LOOP_87_6 
Execute       bind -model decompressor_kernel_Pipeline_VITIS_LOOP_87_6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 540.023 MB.
Execute       syn_report -verbosereport -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/decompressor_kernel_Pipeline_VITIS_LOOP_87_6.verbose.bind.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/decompressor_kernel_Pipeline_VITIS_LOOP_87_6.bind.adb -f 
INFO-FLOW: Finish binding decompressor_kernel_Pipeline_VITIS_LOOP_87_6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decompressor_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model decompressor_kernel 
Execute       schedule -model decompressor_kernel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 540.023 MB.
Execute       syn_report -verbosereport -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/decompressor_kernel.verbose.sched.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/decompressor_kernel.sched.adb -f 
INFO-FLOW: Finish scheduling decompressor_kernel.
Execute       set_default_model decompressor_kernel 
Execute       bind -model decompressor_kernel 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 540.023 MB.
Execute       syn_report -verbosereport -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/decompressor_kernel.verbose.bind.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/decompressor_kernel.bind.adb -f 
INFO-FLOW: Finish binding decompressor_kernel.
Execute       get_model_list decompressor_kernel -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess decompressor_kernel_Pipeline_VITIS_LOOP_39_3 
Execute       rtl_gen_preprocess loadBitStreamLL 
Execute       rtl_gen_preprocess discardBitStreamLL 
Execute       rtl_gen_preprocess huffmanDecoderLL<2, 0>_Pipeline_read_fname 
Execute       rtl_gen_preprocess huffmanDecoderLL<2, 0>_Pipeline_VITIS_LOOP_1130_3 
Execute       rtl_gen_preprocess huffmanBytegenLL_Pipeline_ByteGen 
Execute       rtl_gen_preprocess huffmanBytegenLL 
Execute       rtl_gen_preprocess huffmanDecoderLL<2, 0>_Pipeline_dyn_len_bits 
Execute       rtl_gen_preprocess huffmanDecoderLL<2, 0>_Pipeline_VITIS_LOOP_1081_2 
Execute       rtl_gen_preprocess code_generator_array_dyn_new_Pipeline_cnt_lens 
Execute       rtl_gen_preprocess code_generator_array_dyn_new_Pipeline_firstCode 
Execute       rtl_gen_preprocess code_generator_array_dyn_new_Pipeline_CodeGen 
Execute       rtl_gen_preprocess code_generator_array_dyn_new 
Execute       rtl_gen_preprocess byteGen_Pipeline_bytegen 
Execute       rtl_gen_preprocess byteGen 
Execute       rtl_gen_preprocess huffmanDecoderLL<2, 0>_Pipeline_strd_blk_cpy 
Execute       rtl_gen_preprocess huffmanDecoderLL<2, 0>_Pipeline_consumeLeftOverData 
Execute       rtl_gen_preprocess huffmanDecoderLL<2, 0> 
Execute       rtl_gen_preprocess decompressor_kernel_Pipeline_VITIS_LOOP_64_4 
Execute       rtl_gen_preprocess decompressor_kernel_Pipeline_VITIS_LOOP_87_6 
Execute       rtl_gen_preprocess decompressor_kernel 
INFO-FLOW: Model list for RTL generation: decompressor_kernel_Pipeline_VITIS_LOOP_39_3 loadBitStreamLL discardBitStreamLL {huffmanDecoderLL<2, 0>_Pipeline_read_fname} {huffmanDecoderLL<2, 0>_Pipeline_VITIS_LOOP_1130_3} huffmanBytegenLL_Pipeline_ByteGen huffmanBytegenLL {huffmanDecoderLL<2, 0>_Pipeline_dyn_len_bits} {huffmanDecoderLL<2, 0>_Pipeline_VITIS_LOOP_1081_2} code_generator_array_dyn_new_Pipeline_cnt_lens code_generator_array_dyn_new_Pipeline_firstCode code_generator_array_dyn_new_Pipeline_CodeGen code_generator_array_dyn_new byteGen_Pipeline_bytegen byteGen {huffmanDecoderLL<2, 0>_Pipeline_strd_blk_cpy} {huffmanDecoderLL<2, 0>_Pipeline_consumeLeftOverData} {huffmanDecoderLL<2, 0>} decompressor_kernel_Pipeline_VITIS_LOOP_64_4 decompressor_kernel_Pipeline_VITIS_LOOP_87_6 decompressor_kernel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decompressor_kernel_Pipeline_VITIS_LOOP_39_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model decompressor_kernel_Pipeline_VITIS_LOOP_39_3 -top_prefix decompressor_kernel_ -sub_prefix decompressor_kernel_ -mg_file /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/decompressor_kernel_Pipeline_VITIS_LOOP_39_3.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'decompressor_kernel_Pipeline_VITIS_LOOP_39_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 540.023 MB.
Execute       source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/decompressor_kernel.rtl_wrap.cfg.tcl 
Execute       gen_rtl decompressor_kernel_Pipeline_VITIS_LOOP_39_3 -style xilinx -f -lang vhdl -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/syn/vhdl/decompressor_kernel_decompressor_kernel_Pipeline_VITIS_LOOP_39_3 
Execute       gen_rtl decompressor_kernel_Pipeline_VITIS_LOOP_39_3 -style xilinx -f -lang vlog -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/syn/verilog/decompressor_kernel_decompressor_kernel_Pipeline_VITIS_LOOP_39_3 
Execute       syn_report -csynth -model decompressor_kernel_Pipeline_VITIS_LOOP_39_3 -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/syn/report/decompressor_kernel_Pipeline_VITIS_LOOP_39_3_csynth.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -rtlxml -model decompressor_kernel_Pipeline_VITIS_LOOP_39_3 -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/syn/report/decompressor_kernel_Pipeline_VITIS_LOOP_39_3_csynth.xml 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -verbosereport -model decompressor_kernel_Pipeline_VITIS_LOOP_39_3 -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/decompressor_kernel_Pipeline_VITIS_LOOP_39_3.verbose.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -model decompressor_kernel_Pipeline_VITIS_LOOP_39_3 -f -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/decompressor_kernel_Pipeline_VITIS_LOOP_39_3.adb 
Execute       db_write -model decompressor_kernel_Pipeline_VITIS_LOOP_39_3 -bindview -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info decompressor_kernel_Pipeline_VITIS_LOOP_39_3 -p /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/decompressor_kernel_Pipeline_VITIS_LOOP_39_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'loadBitStreamLL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model loadBitStreamLL -top_prefix decompressor_kernel_ -sub_prefix decompressor_kernel_ -mg_file /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/loadBitStreamLL.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'loadBitStreamLL'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 540.023 MB.
Execute       source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/decompressor_kernel.rtl_wrap.cfg.tcl 
Execute       gen_rtl loadBitStreamLL -style xilinx -f -lang vhdl -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/syn/vhdl/decompressor_kernel_loadBitStreamLL 
Execute       gen_rtl loadBitStreamLL -style xilinx -f -lang vlog -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/syn/verilog/decompressor_kernel_loadBitStreamLL 
Execute       syn_report -csynth -model loadBitStreamLL -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/syn/report/loadBitStreamLL_csynth.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -rtlxml -model loadBitStreamLL -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/syn/report/loadBitStreamLL_csynth.xml 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -verbosereport -model loadBitStreamLL -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/loadBitStreamLL.verbose.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -model loadBitStreamLL -f -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/loadBitStreamLL.adb 
Execute       db_write -model loadBitStreamLL -bindview -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info loadBitStreamLL -p /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/loadBitStreamLL 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'discardBitStreamLL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model discardBitStreamLL -top_prefix decompressor_kernel_ -sub_prefix decompressor_kernel_ -mg_file /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/discardBitStreamLL.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'discardBitStreamLL'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 540.906 MB.
Execute       source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/decompressor_kernel.rtl_wrap.cfg.tcl 
Execute       gen_rtl discardBitStreamLL -style xilinx -f -lang vhdl -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/syn/vhdl/decompressor_kernel_discardBitStreamLL 
Execute       gen_rtl discardBitStreamLL -style xilinx -f -lang vlog -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/syn/verilog/decompressor_kernel_discardBitStreamLL 
Execute       syn_report -csynth -model discardBitStreamLL -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/syn/report/discardBitStreamLL_csynth.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -rtlxml -model discardBitStreamLL -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/syn/report/discardBitStreamLL_csynth.xml 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -verbosereport -model discardBitStreamLL -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/discardBitStreamLL.verbose.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -model discardBitStreamLL -f -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/discardBitStreamLL.adb 
Execute       db_write -model discardBitStreamLL -bindview -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info discardBitStreamLL -p /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/discardBitStreamLL 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'huffmanDecoderLL_2_0_Pipeline_read_fname' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model huffmanDecoderLL<2, 0>_Pipeline_read_fname -top_prefix decompressor_kernel_ -sub_prefix decompressor_kernel_ -mg_file /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/huffmanDecoderLL_2_0_Pipeline_read_fname.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'huffmanDecoderLL_2_0_Pipeline_read_fname' pipeline 'read_fname' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'huffmanDecoderLL_2_0_Pipeline_read_fname'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 541.867 MB.
Execute       source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/decompressor_kernel.rtl_wrap.cfg.tcl 
Execute       gen_rtl huffmanDecoderLL<2, 0>_Pipeline_read_fname -style xilinx -f -lang vhdl -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/syn/vhdl/decompressor_kernel_huffmanDecoderLL_2_0_Pipeline_read_fname 
Execute       gen_rtl huffmanDecoderLL<2, 0>_Pipeline_read_fname -style xilinx -f -lang vlog -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/syn/verilog/decompressor_kernel_huffmanDecoderLL_2_0_Pipeline_read_fname 
Execute       syn_report -csynth -model huffmanDecoderLL<2, 0>_Pipeline_read_fname -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/syn/report/huffmanDecoderLL_2_0_Pipeline_read_fname_csynth.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -rtlxml -model huffmanDecoderLL<2, 0>_Pipeline_read_fname -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/syn/report/huffmanDecoderLL_2_0_Pipeline_read_fname_csynth.xml 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -verbosereport -model huffmanDecoderLL<2, 0>_Pipeline_read_fname -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/huffmanDecoderLL_2_0_Pipeline_read_fname.verbose.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -model huffmanDecoderLL<2, 0>_Pipeline_read_fname -f -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/huffmanDecoderLL_2_0_Pipeline_read_fname.adb 
Execute       db_write -model huffmanDecoderLL<2, 0>_Pipeline_read_fname -bindview -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info huffmanDecoderLL<2, 0>_Pipeline_read_fname -p /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/huffmanDecoderLL_2_0_Pipeline_read_fname 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model huffmanDecoderLL<2, 0>_Pipeline_VITIS_LOOP_1130_3 -top_prefix decompressor_kernel_ -sub_prefix decompressor_kernel_ -mg_file /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3' pipeline 'VITIS_LOOP_1130_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 543.703 MB.
Execute       source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/decompressor_kernel.rtl_wrap.cfg.tcl 
Execute       gen_rtl huffmanDecoderLL<2, 0>_Pipeline_VITIS_LOOP_1130_3 -style xilinx -f -lang vhdl -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/syn/vhdl/decompressor_kernel_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3 
Execute       gen_rtl huffmanDecoderLL<2, 0>_Pipeline_VITIS_LOOP_1130_3 -style xilinx -f -lang vlog -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/syn/verilog/decompressor_kernel_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3 
Execute       syn_report -csynth -model huffmanDecoderLL<2, 0>_Pipeline_VITIS_LOOP_1130_3 -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/syn/report/huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3_csynth.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -rtlxml -model huffmanDecoderLL<2, 0>_Pipeline_VITIS_LOOP_1130_3 -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/syn/report/huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3_csynth.xml 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -verbosereport -model huffmanDecoderLL<2, 0>_Pipeline_VITIS_LOOP_1130_3 -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3.verbose.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -model huffmanDecoderLL<2, 0>_Pipeline_VITIS_LOOP_1130_3 -f -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3.adb 
Execute       db_write -model huffmanDecoderLL<2, 0>_Pipeline_VITIS_LOOP_1130_3 -bindview -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info huffmanDecoderLL<2, 0>_Pipeline_VITIS_LOOP_1130_3 -p /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'huffmanBytegenLL_Pipeline_ByteGen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model huffmanBytegenLL_Pipeline_ByteGen -top_prefix decompressor_kernel_ -sub_prefix decompressor_kernel_ -mg_file /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/huffmanBytegenLL_Pipeline_ByteGen.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'huffmanBytegenLL_Pipeline_ByteGen' pipeline 'ByteGen' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_31_4_5_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_31_4_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'huffmanBytegenLL_Pipeline_ByteGen'.
INFO: [RTMG 210-279] Implementing memory 'decompressor_kernel_huffmanBytegenLL_Pipeline_ByteGen_lext_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'decompressor_kernel_huffmanBytegenLL_Pipeline_ByteGen_dext_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 548.387 MB.
Execute       source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/decompressor_kernel.rtl_wrap.cfg.tcl 
Execute       gen_rtl huffmanBytegenLL_Pipeline_ByteGen -style xilinx -f -lang vhdl -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/syn/vhdl/decompressor_kernel_huffmanBytegenLL_Pipeline_ByteGen 
Execute       gen_rtl huffmanBytegenLL_Pipeline_ByteGen -style xilinx -f -lang vlog -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/syn/verilog/decompressor_kernel_huffmanBytegenLL_Pipeline_ByteGen 
Execute       syn_report -csynth -model huffmanBytegenLL_Pipeline_ByteGen -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/syn/report/huffmanBytegenLL_Pipeline_ByteGen_csynth.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -rtlxml -model huffmanBytegenLL_Pipeline_ByteGen -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/syn/report/huffmanBytegenLL_Pipeline_ByteGen_csynth.xml 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -verbosereport -model huffmanBytegenLL_Pipeline_ByteGen -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/huffmanBytegenLL_Pipeline_ByteGen.verbose.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -model huffmanBytegenLL_Pipeline_ByteGen -f -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/huffmanBytegenLL_Pipeline_ByteGen.adb 
Execute       db_write -model huffmanBytegenLL_Pipeline_ByteGen -bindview -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info huffmanBytegenLL_Pipeline_ByteGen -p /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/huffmanBytegenLL_Pipeline_ByteGen 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'huffmanBytegenLL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model huffmanBytegenLL -top_prefix decompressor_kernel_ -sub_prefix decompressor_kernel_ -mg_file /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/huffmanBytegenLL.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'huffmanBytegenLL'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 556.934 MB.
Execute       source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/decompressor_kernel.rtl_wrap.cfg.tcl 
Execute       gen_rtl huffmanBytegenLL -style xilinx -f -lang vhdl -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/syn/vhdl/decompressor_kernel_huffmanBytegenLL 
Execute       gen_rtl huffmanBytegenLL -style xilinx -f -lang vlog -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/syn/verilog/decompressor_kernel_huffmanBytegenLL 
Execute       syn_report -csynth -model huffmanBytegenLL -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/syn/report/huffmanBytegenLL_csynth.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -rtlxml -model huffmanBytegenLL -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/syn/report/huffmanBytegenLL_csynth.xml 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -verbosereport -model huffmanBytegenLL -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/huffmanBytegenLL.verbose.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -model huffmanBytegenLL -f -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/huffmanBytegenLL.adb 
Execute       db_write -model huffmanBytegenLL -bindview -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info huffmanBytegenLL -p /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/huffmanBytegenLL 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'huffmanDecoderLL_2_0_Pipeline_dyn_len_bits' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model huffmanDecoderLL<2, 0>_Pipeline_dyn_len_bits -top_prefix decompressor_kernel_ -sub_prefix decompressor_kernel_ -mg_file /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/huffmanDecoderLL_2_0_Pipeline_dyn_len_bits.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'huffmanDecoderLL_2_0_Pipeline_dyn_len_bits' pipeline 'dyn_len_bits' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'huffmanDecoderLL_2_0_Pipeline_dyn_len_bits'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 559.277 MB.
Execute       source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/decompressor_kernel.rtl_wrap.cfg.tcl 
Execute       gen_rtl huffmanDecoderLL<2, 0>_Pipeline_dyn_len_bits -style xilinx -f -lang vhdl -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/syn/vhdl/decompressor_kernel_huffmanDecoderLL_2_0_Pipeline_dyn_len_bits 
Execute       gen_rtl huffmanDecoderLL<2, 0>_Pipeline_dyn_len_bits -style xilinx -f -lang vlog -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/syn/verilog/decompressor_kernel_huffmanDecoderLL_2_0_Pipeline_dyn_len_bits 
Execute       syn_report -csynth -model huffmanDecoderLL<2, 0>_Pipeline_dyn_len_bits -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/syn/report/huffmanDecoderLL_2_0_Pipeline_dyn_len_bits_csynth.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -rtlxml -model huffmanDecoderLL<2, 0>_Pipeline_dyn_len_bits -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/syn/report/huffmanDecoderLL_2_0_Pipeline_dyn_len_bits_csynth.xml 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -verbosereport -model huffmanDecoderLL<2, 0>_Pipeline_dyn_len_bits -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/huffmanDecoderLL_2_0_Pipeline_dyn_len_bits.verbose.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -model huffmanDecoderLL<2, 0>_Pipeline_dyn_len_bits -f -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/huffmanDecoderLL_2_0_Pipeline_dyn_len_bits.adb 
Execute       db_write -model huffmanDecoderLL<2, 0>_Pipeline_dyn_len_bits -bindview -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info huffmanDecoderLL<2, 0>_Pipeline_dyn_len_bits -p /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/huffmanDecoderLL_2_0_Pipeline_dyn_len_bits 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1081_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model huffmanDecoderLL<2, 0>_Pipeline_VITIS_LOOP_1081_2 -top_prefix decompressor_kernel_ -sub_prefix decompressor_kernel_ -mg_file /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1081_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1081_2' pipeline 'VITIS_LOOP_1081_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1081_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 560.949 MB.
Execute       source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/decompressor_kernel.rtl_wrap.cfg.tcl 
Execute       gen_rtl huffmanDecoderLL<2, 0>_Pipeline_VITIS_LOOP_1081_2 -style xilinx -f -lang vhdl -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/syn/vhdl/decompressor_kernel_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1081_2 
Execute       gen_rtl huffmanDecoderLL<2, 0>_Pipeline_VITIS_LOOP_1081_2 -style xilinx -f -lang vlog -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/syn/verilog/decompressor_kernel_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1081_2 
Execute       syn_report -csynth -model huffmanDecoderLL<2, 0>_Pipeline_VITIS_LOOP_1081_2 -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/syn/report/huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1081_2_csynth.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -rtlxml -model huffmanDecoderLL<2, 0>_Pipeline_VITIS_LOOP_1081_2 -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/syn/report/huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1081_2_csynth.xml 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -verbosereport -model huffmanDecoderLL<2, 0>_Pipeline_VITIS_LOOP_1081_2 -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1081_2.verbose.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -model huffmanDecoderLL<2, 0>_Pipeline_VITIS_LOOP_1081_2 -f -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1081_2.adb 
Execute       db_write -model huffmanDecoderLL<2, 0>_Pipeline_VITIS_LOOP_1081_2 -bindview -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info huffmanDecoderLL<2, 0>_Pipeline_VITIS_LOOP_1081_2 -p /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1081_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'code_generator_array_dyn_new_Pipeline_cnt_lens' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model code_generator_array_dyn_new_Pipeline_cnt_lens -top_prefix decompressor_kernel_ -sub_prefix decompressor_kernel_ -mg_file /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/code_generator_array_dyn_new_Pipeline_cnt_lens.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'code_generator_array_dyn_new_Pipeline_cnt_lens' pipeline 'cnt_lens' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'code_generator_array_dyn_new_Pipeline_cnt_lens'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 562.418 MB.
Execute       source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/decompressor_kernel.rtl_wrap.cfg.tcl 
Execute       gen_rtl code_generator_array_dyn_new_Pipeline_cnt_lens -style xilinx -f -lang vhdl -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/syn/vhdl/decompressor_kernel_code_generator_array_dyn_new_Pipeline_cnt_lens 
Execute       gen_rtl code_generator_array_dyn_new_Pipeline_cnt_lens -style xilinx -f -lang vlog -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/syn/verilog/decompressor_kernel_code_generator_array_dyn_new_Pipeline_cnt_lens 
Execute       syn_report -csynth -model code_generator_array_dyn_new_Pipeline_cnt_lens -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/syn/report/code_generator_array_dyn_new_Pipeline_cnt_lens_csynth.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -rtlxml -model code_generator_array_dyn_new_Pipeline_cnt_lens -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/syn/report/code_generator_array_dyn_new_Pipeline_cnt_lens_csynth.xml 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -verbosereport -model code_generator_array_dyn_new_Pipeline_cnt_lens -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/code_generator_array_dyn_new_Pipeline_cnt_lens.verbose.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -model code_generator_array_dyn_new_Pipeline_cnt_lens -f -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/code_generator_array_dyn_new_Pipeline_cnt_lens.adb 
Execute       db_write -model code_generator_array_dyn_new_Pipeline_cnt_lens -bindview -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info code_generator_array_dyn_new_Pipeline_cnt_lens -p /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/code_generator_array_dyn_new_Pipeline_cnt_lens 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'code_generator_array_dyn_new_Pipeline_firstCode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model code_generator_array_dyn_new_Pipeline_firstCode -top_prefix decompressor_kernel_ -sub_prefix decompressor_kernel_ -mg_file /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/code_generator_array_dyn_new_Pipeline_firstCode.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'sparsemux_31_4_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'code_generator_array_dyn_new_Pipeline_firstCode'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 565.430 MB.
Execute       source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/decompressor_kernel.rtl_wrap.cfg.tcl 
Execute       gen_rtl code_generator_array_dyn_new_Pipeline_firstCode -style xilinx -f -lang vhdl -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/syn/vhdl/decompressor_kernel_code_generator_array_dyn_new_Pipeline_firstCode 
Execute       gen_rtl code_generator_array_dyn_new_Pipeline_firstCode -style xilinx -f -lang vlog -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/syn/verilog/decompressor_kernel_code_generator_array_dyn_new_Pipeline_firstCode 
Execute       syn_report -csynth -model code_generator_array_dyn_new_Pipeline_firstCode -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/syn/report/code_generator_array_dyn_new_Pipeline_firstCode_csynth.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -rtlxml -model code_generator_array_dyn_new_Pipeline_firstCode -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/syn/report/code_generator_array_dyn_new_Pipeline_firstCode_csynth.xml 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -verbosereport -model code_generator_array_dyn_new_Pipeline_firstCode -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/code_generator_array_dyn_new_Pipeline_firstCode.verbose.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -model code_generator_array_dyn_new_Pipeline_firstCode -f -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/code_generator_array_dyn_new_Pipeline_firstCode.adb 
Execute       db_write -model code_generator_array_dyn_new_Pipeline_firstCode -bindview -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info code_generator_array_dyn_new_Pipeline_firstCode -p /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/code_generator_array_dyn_new_Pipeline_firstCode 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'code_generator_array_dyn_new_Pipeline_CodeGen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model code_generator_array_dyn_new_Pipeline_CodeGen -top_prefix decompressor_kernel_ -sub_prefix decompressor_kernel_ -mg_file /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/code_generator_array_dyn_new_Pipeline_CodeGen.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'code_generator_array_dyn_new_Pipeline_CodeGen' pipeline 'CodeGen' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_31_4_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'code_generator_array_dyn_new_Pipeline_CodeGen'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 568.867 MB.
Execute       source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/decompressor_kernel.rtl_wrap.cfg.tcl 
Execute       gen_rtl code_generator_array_dyn_new_Pipeline_CodeGen -style xilinx -f -lang vhdl -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/syn/vhdl/decompressor_kernel_code_generator_array_dyn_new_Pipeline_CodeGen 
Execute       gen_rtl code_generator_array_dyn_new_Pipeline_CodeGen -style xilinx -f -lang vlog -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/syn/verilog/decompressor_kernel_code_generator_array_dyn_new_Pipeline_CodeGen 
Execute       syn_report -csynth -model code_generator_array_dyn_new_Pipeline_CodeGen -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/syn/report/code_generator_array_dyn_new_Pipeline_CodeGen_csynth.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -rtlxml -model code_generator_array_dyn_new_Pipeline_CodeGen -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/syn/report/code_generator_array_dyn_new_Pipeline_CodeGen_csynth.xml 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -verbosereport -model code_generator_array_dyn_new_Pipeline_CodeGen -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/code_generator_array_dyn_new_Pipeline_CodeGen.verbose.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -model code_generator_array_dyn_new_Pipeline_CodeGen -f -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/code_generator_array_dyn_new_Pipeline_CodeGen.adb 
Execute       db_write -model code_generator_array_dyn_new_Pipeline_CodeGen -bindview -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info code_generator_array_dyn_new_Pipeline_CodeGen -p /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/code_generator_array_dyn_new_Pipeline_CodeGen 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'code_generator_array_dyn_new' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model code_generator_array_dyn_new -top_prefix decompressor_kernel_ -sub_prefix decompressor_kernel_ -mg_file /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/code_generator_array_dyn_new.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'code_generator_array_dyn_new'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 573.711 MB.
Execute       source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/decompressor_kernel.rtl_wrap.cfg.tcl 
Execute       gen_rtl code_generator_array_dyn_new -style xilinx -f -lang vhdl -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/syn/vhdl/decompressor_kernel_code_generator_array_dyn_new 
Execute       gen_rtl code_generator_array_dyn_new -style xilinx -f -lang vlog -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/syn/verilog/decompressor_kernel_code_generator_array_dyn_new 
Execute       syn_report -csynth -model code_generator_array_dyn_new -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/syn/report/code_generator_array_dyn_new_csynth.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -rtlxml -model code_generator_array_dyn_new -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/syn/report/code_generator_array_dyn_new_csynth.xml 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -verbosereport -model code_generator_array_dyn_new -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/code_generator_array_dyn_new.verbose.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -model code_generator_array_dyn_new -f -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/code_generator_array_dyn_new.adb 
Execute       db_write -model code_generator_array_dyn_new -bindview -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info code_generator_array_dyn_new -p /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/code_generator_array_dyn_new 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'byteGen_Pipeline_bytegen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model byteGen_Pipeline_bytegen -top_prefix decompressor_kernel_ -sub_prefix decompressor_kernel_ -mg_file /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/byteGen_Pipeline_bytegen.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'byteGen_Pipeline_bytegen' pipeline 'bytegen' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_15_3_5_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'byteGen_Pipeline_bytegen'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 576.602 MB.
Execute       source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/decompressor_kernel.rtl_wrap.cfg.tcl 
Execute       gen_rtl byteGen_Pipeline_bytegen -style xilinx -f -lang vhdl -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/syn/vhdl/decompressor_kernel_byteGen_Pipeline_bytegen 
Execute       gen_rtl byteGen_Pipeline_bytegen -style xilinx -f -lang vlog -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/syn/verilog/decompressor_kernel_byteGen_Pipeline_bytegen 
Execute       syn_report -csynth -model byteGen_Pipeline_bytegen -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/syn/report/byteGen_Pipeline_bytegen_csynth.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -rtlxml -model byteGen_Pipeline_bytegen -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/syn/report/byteGen_Pipeline_bytegen_csynth.xml 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -verbosereport -model byteGen_Pipeline_bytegen -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/byteGen_Pipeline_bytegen.verbose.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -model byteGen_Pipeline_bytegen -f -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/byteGen_Pipeline_bytegen.adb 
Execute       db_write -model byteGen_Pipeline_bytegen -bindview -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info byteGen_Pipeline_bytegen -p /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/byteGen_Pipeline_bytegen 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'byteGen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model byteGen -top_prefix decompressor_kernel_ -sub_prefix decompressor_kernel_ -mg_file /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/byteGen.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'byteGen'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 581.508 MB.
Execute       source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/decompressor_kernel.rtl_wrap.cfg.tcl 
Execute       gen_rtl byteGen -style xilinx -f -lang vhdl -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/syn/vhdl/decompressor_kernel_byteGen 
Execute       gen_rtl byteGen -style xilinx -f -lang vlog -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/syn/verilog/decompressor_kernel_byteGen 
Execute       syn_report -csynth -model byteGen -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/syn/report/byteGen_csynth.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -rtlxml -model byteGen -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/syn/report/byteGen_csynth.xml 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -verbosereport -model byteGen -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/byteGen.verbose.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -model byteGen -f -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/byteGen.adb 
Execute       db_write -model byteGen -bindview -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info byteGen -p /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/byteGen 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'huffmanDecoderLL_2_0_Pipeline_strd_blk_cpy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model huffmanDecoderLL<2, 0>_Pipeline_strd_blk_cpy -top_prefix decompressor_kernel_ -sub_prefix decompressor_kernel_ -mg_file /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/huffmanDecoderLL_2_0_Pipeline_strd_blk_cpy.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'huffmanDecoderLL_2_0_Pipeline_strd_blk_cpy' pipeline 'strd_blk_cpy' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'huffmanDecoderLL_2_0_Pipeline_strd_blk_cpy'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 583.418 MB.
Execute       source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/decompressor_kernel.rtl_wrap.cfg.tcl 
Execute       gen_rtl huffmanDecoderLL<2, 0>_Pipeline_strd_blk_cpy -style xilinx -f -lang vhdl -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/syn/vhdl/decompressor_kernel_huffmanDecoderLL_2_0_Pipeline_strd_blk_cpy 
Execute       gen_rtl huffmanDecoderLL<2, 0>_Pipeline_strd_blk_cpy -style xilinx -f -lang vlog -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/syn/verilog/decompressor_kernel_huffmanDecoderLL_2_0_Pipeline_strd_blk_cpy 
Execute       syn_report -csynth -model huffmanDecoderLL<2, 0>_Pipeline_strd_blk_cpy -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/syn/report/huffmanDecoderLL_2_0_Pipeline_strd_blk_cpy_csynth.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -rtlxml -model huffmanDecoderLL<2, 0>_Pipeline_strd_blk_cpy -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/syn/report/huffmanDecoderLL_2_0_Pipeline_strd_blk_cpy_csynth.xml 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -verbosereport -model huffmanDecoderLL<2, 0>_Pipeline_strd_blk_cpy -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/huffmanDecoderLL_2_0_Pipeline_strd_blk_cpy.verbose.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -model huffmanDecoderLL<2, 0>_Pipeline_strd_blk_cpy -f -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/huffmanDecoderLL_2_0_Pipeline_strd_blk_cpy.adb 
Execute       db_write -model huffmanDecoderLL<2, 0>_Pipeline_strd_blk_cpy -bindview -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info huffmanDecoderLL<2, 0>_Pipeline_strd_blk_cpy -p /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/huffmanDecoderLL_2_0_Pipeline_strd_blk_cpy 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'huffmanDecoderLL_2_0_Pipeline_consumeLeftOverData' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model huffmanDecoderLL<2, 0>_Pipeline_consumeLeftOverData -top_prefix decompressor_kernel_ -sub_prefix decompressor_kernel_ -mg_file /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/huffmanDecoderLL_2_0_Pipeline_consumeLeftOverData.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'huffmanDecoderLL_2_0_Pipeline_consumeLeftOverData' pipeline 'consumeLeftOverData' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'huffmanDecoderLL_2_0_Pipeline_consumeLeftOverData'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 585.012 MB.
Execute       source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/decompressor_kernel.rtl_wrap.cfg.tcl 
Execute       gen_rtl huffmanDecoderLL<2, 0>_Pipeline_consumeLeftOverData -style xilinx -f -lang vhdl -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/syn/vhdl/decompressor_kernel_huffmanDecoderLL_2_0_Pipeline_consumeLeftOverData 
Execute       gen_rtl huffmanDecoderLL<2, 0>_Pipeline_consumeLeftOverData -style xilinx -f -lang vlog -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/syn/verilog/decompressor_kernel_huffmanDecoderLL_2_0_Pipeline_consumeLeftOverData 
Execute       syn_report -csynth -model huffmanDecoderLL<2, 0>_Pipeline_consumeLeftOverData -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/syn/report/huffmanDecoderLL_2_0_Pipeline_consumeLeftOverData_csynth.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -rtlxml -model huffmanDecoderLL<2, 0>_Pipeline_consumeLeftOverData -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/syn/report/huffmanDecoderLL_2_0_Pipeline_consumeLeftOverData_csynth.xml 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -verbosereport -model huffmanDecoderLL<2, 0>_Pipeline_consumeLeftOverData -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/huffmanDecoderLL_2_0_Pipeline_consumeLeftOverData.verbose.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -model huffmanDecoderLL<2, 0>_Pipeline_consumeLeftOverData -f -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/huffmanDecoderLL_2_0_Pipeline_consumeLeftOverData.adb 
Execute       db_write -model huffmanDecoderLL<2, 0>_Pipeline_consumeLeftOverData -bindview -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info huffmanDecoderLL<2, 0>_Pipeline_consumeLeftOverData -p /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/huffmanDecoderLL_2_0_Pipeline_consumeLeftOverData 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'huffmanDecoderLL_2_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model huffmanDecoderLL<2, 0> -top_prefix decompressor_kernel_ -sub_prefix decompressor_kernel_ -mg_file /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/huffmanDecoderLL_2_0_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'huffmanDecoderLL_2_0_s'.
INFO: [RTMG 210-279] Implementing memory 'decompressor_kernel_huffmanDecoderLL_2_0_s_order_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'decompressor_kernel_huffmanDecoderLL_2_0_s_dynamic_lens_RAM_1P_LUTRAM_1R1W' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'decompressor_kernel_huffmanDecoderLL_2_0_s_codeOffsets_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'decompressor_kernel_huffmanDecoderLL_2_0_s_bl1Code_RAM_1P_LUTRAM_1R1W' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'decompressor_kernel_huffmanDecoderLL_2_0_s_bl2Code_RAM_1P_LUTRAM_1R1W' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'decompressor_kernel_huffmanDecoderLL_2_0_s_bl3Code_RAM_1P_LUTRAM_1R1W' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'decompressor_kernel_huffmanDecoderLL_2_0_s_bl4Code_RAM_1P_LUTRAM_1R1W' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'decompressor_kernel_huffmanDecoderLL_2_0_s_bl5Code_RAM_1P_LUTRAM_1R1W' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'decompressor_kernel_huffmanDecoderLL_2_0_s_bl6Code_RAM_1P_LUTRAM_1R1W' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'decompressor_kernel_huffmanDecoderLL_2_0_s_bl7Code_RAM_1P_LUTRAM_1R1W' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'decompressor_kernel_huffmanDecoderLL_2_0_s_bl8Code_RAM_1P_LUTRAM_1R1W' using distributed RAMs.
Command       create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 589.719 MB.
Execute       source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/decompressor_kernel.rtl_wrap.cfg.tcl 
Execute       gen_rtl huffmanDecoderLL<2, 0> -style xilinx -f -lang vhdl -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/syn/vhdl/decompressor_kernel_huffmanDecoderLL_2_0_s 
Execute       gen_rtl huffmanDecoderLL<2, 0> -style xilinx -f -lang vlog -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/syn/verilog/decompressor_kernel_huffmanDecoderLL_2_0_s 
Execute       syn_report -csynth -model huffmanDecoderLL<2, 0> -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/syn/report/huffmanDecoderLL_2_0_s_csynth.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -rtlxml -model huffmanDecoderLL<2, 0> -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/syn/report/huffmanDecoderLL_2_0_s_csynth.xml 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -verbosereport -model huffmanDecoderLL<2, 0> -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/huffmanDecoderLL_2_0_s.verbose.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -model huffmanDecoderLL<2, 0> -f -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/huffmanDecoderLL_2_0_s.adb 
Execute       db_write -model huffmanDecoderLL<2, 0> -bindview -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info huffmanDecoderLL<2, 0> -p /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/huffmanDecoderLL_2_0_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decompressor_kernel_Pipeline_VITIS_LOOP_64_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model decompressor_kernel_Pipeline_VITIS_LOOP_64_4 -top_prefix decompressor_kernel_ -sub_prefix decompressor_kernel_ -mg_file /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/decompressor_kernel_Pipeline_VITIS_LOOP_64_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'decompressor_kernel_Pipeline_VITIS_LOOP_64_4' pipeline 'VITIS_LOOP_64_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'decompressor_kernel_Pipeline_VITIS_LOOP_64_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 596.098 MB.
Execute       source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/decompressor_kernel.rtl_wrap.cfg.tcl 
Execute       gen_rtl decompressor_kernel_Pipeline_VITIS_LOOP_64_4 -style xilinx -f -lang vhdl -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/syn/vhdl/decompressor_kernel_decompressor_kernel_Pipeline_VITIS_LOOP_64_4 
Execute       gen_rtl decompressor_kernel_Pipeline_VITIS_LOOP_64_4 -style xilinx -f -lang vlog -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/syn/verilog/decompressor_kernel_decompressor_kernel_Pipeline_VITIS_LOOP_64_4 
Execute       syn_report -csynth -model decompressor_kernel_Pipeline_VITIS_LOOP_64_4 -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/syn/report/decompressor_kernel_Pipeline_VITIS_LOOP_64_4_csynth.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -rtlxml -model decompressor_kernel_Pipeline_VITIS_LOOP_64_4 -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/syn/report/decompressor_kernel_Pipeline_VITIS_LOOP_64_4_csynth.xml 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -verbosereport -model decompressor_kernel_Pipeline_VITIS_LOOP_64_4 -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/decompressor_kernel_Pipeline_VITIS_LOOP_64_4.verbose.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -model decompressor_kernel_Pipeline_VITIS_LOOP_64_4 -f -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/decompressor_kernel_Pipeline_VITIS_LOOP_64_4.adb 
Execute       db_write -model decompressor_kernel_Pipeline_VITIS_LOOP_64_4 -bindview -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info decompressor_kernel_Pipeline_VITIS_LOOP_64_4 -p /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/decompressor_kernel_Pipeline_VITIS_LOOP_64_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decompressor_kernel_Pipeline_VITIS_LOOP_87_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model decompressor_kernel_Pipeline_VITIS_LOOP_87_6 -top_prefix decompressor_kernel_ -sub_prefix decompressor_kernel_ -mg_file /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/decompressor_kernel_Pipeline_VITIS_LOOP_87_6.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'decompressor_kernel_Pipeline_VITIS_LOOP_87_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 597.680 MB.
Execute       source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/decompressor_kernel.rtl_wrap.cfg.tcl 
Execute       gen_rtl decompressor_kernel_Pipeline_VITIS_LOOP_87_6 -style xilinx -f -lang vhdl -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/syn/vhdl/decompressor_kernel_decompressor_kernel_Pipeline_VITIS_LOOP_87_6 
Execute       gen_rtl decompressor_kernel_Pipeline_VITIS_LOOP_87_6 -style xilinx -f -lang vlog -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/syn/verilog/decompressor_kernel_decompressor_kernel_Pipeline_VITIS_LOOP_87_6 
Execute       syn_report -csynth -model decompressor_kernel_Pipeline_VITIS_LOOP_87_6 -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/syn/report/decompressor_kernel_Pipeline_VITIS_LOOP_87_6_csynth.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -rtlxml -model decompressor_kernel_Pipeline_VITIS_LOOP_87_6 -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/syn/report/decompressor_kernel_Pipeline_VITIS_LOOP_87_6_csynth.xml 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -verbosereport -model decompressor_kernel_Pipeline_VITIS_LOOP_87_6 -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/decompressor_kernel_Pipeline_VITIS_LOOP_87_6.verbose.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -model decompressor_kernel_Pipeline_VITIS_LOOP_87_6 -f -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/decompressor_kernel_Pipeline_VITIS_LOOP_87_6.adb 
Execute       db_write -model decompressor_kernel_Pipeline_VITIS_LOOP_87_6 -bindview -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info decompressor_kernel_Pipeline_VITIS_LOOP_87_6 -p /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/decompressor_kernel_Pipeline_VITIS_LOOP_87_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decompressor_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model decompressor_kernel -top_prefix  -sub_prefix decompressor_kernel_ -mg_file /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/decompressor_kernel.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'decompressor_kernel/m_axi_input' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'decompressor_kernel/out_stream' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'decompressor_kernel/out_eos' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'decompressor_kernel' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'decompressor_kernel'.
INFO: [RTMG 210-285] Implementing FIFO 'huffman_input_stream_U(decompressor_kernel_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'huffman_eos_stream_U(decompressor_kernel_fifo_w1_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'lz77_output_stream_U(decompressor_kernel_fifo_w16_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 598.777 MB.
Execute       source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/decompressor_kernel.rtl_wrap.cfg.tcl 
Execute       gen_rtl decompressor_kernel -istop -style xilinx -f -lang vhdl -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/syn/vhdl/decompressor_kernel 
Execute       gen_rtl decompressor_kernel -istop -style xilinx -f -lang vlog -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/syn/verilog/decompressor_kernel 
Execute       syn_report -csynth -model decompressor_kernel -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/syn/report/decompressor_kernel_csynth.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -rtlxml -model decompressor_kernel -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/syn/report/decompressor_kernel_csynth.xml 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -verbosereport -model decompressor_kernel -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/decompressor_kernel.verbose.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -model decompressor_kernel -f -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/decompressor_kernel.adb 
Execute       db_write -model decompressor_kernel -bindview -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info decompressor_kernel -p /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/decompressor_kernel 
Execute       export_constraint_db -f -tool general -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/decompressor_kernel.constraint.tcl 
Execute       syn_report -designview -model decompressor_kernel -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/decompressor_kernel.design.xml 
Execute       syn_report -csynthDesign -model decompressor_kernel -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/syn/report/csynth.rpt -MHOut /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -wcfg -model decompressor_kernel -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/decompressor_kernel_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model decompressor_kernel -o /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/decompressor_kernel.protoinst 
Execute       sc_get_clocks decompressor_kernel 
Execute       sc_get_portdomain decompressor_kernel 
INFO-FLOW: Model list for RTL component generation: decompressor_kernel_Pipeline_VITIS_LOOP_39_3 loadBitStreamLL discardBitStreamLL {huffmanDecoderLL<2, 0>_Pipeline_read_fname} {huffmanDecoderLL<2, 0>_Pipeline_VITIS_LOOP_1130_3} huffmanBytegenLL_Pipeline_ByteGen huffmanBytegenLL {huffmanDecoderLL<2, 0>_Pipeline_dyn_len_bits} {huffmanDecoderLL<2, 0>_Pipeline_VITIS_LOOP_1081_2} code_generator_array_dyn_new_Pipeline_cnt_lens code_generator_array_dyn_new_Pipeline_firstCode code_generator_array_dyn_new_Pipeline_CodeGen code_generator_array_dyn_new byteGen_Pipeline_bytegen byteGen {huffmanDecoderLL<2, 0>_Pipeline_strd_blk_cpy} {huffmanDecoderLL<2, 0>_Pipeline_consumeLeftOverData} {huffmanDecoderLL<2, 0>} decompressor_kernel_Pipeline_VITIS_LOOP_64_4 decompressor_kernel_Pipeline_VITIS_LOOP_87_6 decompressor_kernel
INFO-FLOW: Handling components in module [decompressor_kernel_Pipeline_VITIS_LOOP_39_3] ... 
Execute       source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/decompressor_kernel_Pipeline_VITIS_LOOP_39_3.compgen.tcl 
INFO-FLOW: Found component decompressor_kernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model decompressor_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [loadBitStreamLL] ... 
Execute       source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/loadBitStreamLL.compgen.tcl 
INFO-FLOW: Handling components in module [discardBitStreamLL] ... 
Execute       source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/discardBitStreamLL.compgen.tcl 
INFO-FLOW: Handling components in module [huffmanDecoderLL_2_0_Pipeline_read_fname] ... 
Execute       source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/huffmanDecoderLL_2_0_Pipeline_read_fname.compgen.tcl 
INFO-FLOW: Found component decompressor_kernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model decompressor_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3] ... 
Execute       source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3.compgen.tcl 
INFO-FLOW: Found component decompressor_kernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model decompressor_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [huffmanBytegenLL_Pipeline_ByteGen] ... 
Execute       source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/huffmanBytegenLL_Pipeline_ByteGen.compgen.tcl 
INFO-FLOW: Found component decompressor_kernel_sparsemux_31_4_9_1_1.
INFO-FLOW: Append model decompressor_kernel_sparsemux_31_4_9_1_1
INFO-FLOW: Found component decompressor_kernel_sparsemux_31_4_5_1_1.
INFO-FLOW: Append model decompressor_kernel_sparsemux_31_4_5_1_1
INFO-FLOW: Found component decompressor_kernel_huffmanBytegenLL_Pipeline_ByteGen_lext_ROM_AUTO_1R.
INFO-FLOW: Append model decompressor_kernel_huffmanBytegenLL_Pipeline_ByteGen_lext_ROM_AUTO_1R
INFO-FLOW: Found component decompressor_kernel_huffmanBytegenLL_Pipeline_ByteGen_dext_ROM_AUTO_1R.
INFO-FLOW: Append model decompressor_kernel_huffmanBytegenLL_Pipeline_ByteGen_dext_ROM_AUTO_1R
INFO-FLOW: Found component decompressor_kernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model decompressor_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [huffmanBytegenLL] ... 
Execute       source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/huffmanBytegenLL.compgen.tcl 
INFO-FLOW: Handling components in module [huffmanDecoderLL_2_0_Pipeline_dyn_len_bits] ... 
Execute       source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/huffmanDecoderLL_2_0_Pipeline_dyn_len_bits.compgen.tcl 
INFO-FLOW: Found component decompressor_kernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model decompressor_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1081_2] ... 
Execute       source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1081_2.compgen.tcl 
INFO-FLOW: Found component decompressor_kernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model decompressor_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [code_generator_array_dyn_new_Pipeline_cnt_lens] ... 
Execute       source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/code_generator_array_dyn_new_Pipeline_cnt_lens.compgen.tcl 
INFO-FLOW: Found component decompressor_kernel_sparsemux_33_4_9_1_1.
INFO-FLOW: Append model decompressor_kernel_sparsemux_33_4_9_1_1
INFO-FLOW: Found component decompressor_kernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model decompressor_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [code_generator_array_dyn_new_Pipeline_firstCode] ... 
Execute       source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/code_generator_array_dyn_new_Pipeline_firstCode.compgen.tcl 
INFO-FLOW: Found component decompressor_kernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model decompressor_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [code_generator_array_dyn_new_Pipeline_CodeGen] ... 
Execute       source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/code_generator_array_dyn_new_Pipeline_CodeGen.compgen.tcl 
INFO-FLOW: Found component decompressor_kernel_sparsemux_31_4_15_1_1.
INFO-FLOW: Append model decompressor_kernel_sparsemux_31_4_15_1_1
INFO-FLOW: Found component decompressor_kernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model decompressor_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [code_generator_array_dyn_new] ... 
Execute       source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/code_generator_array_dyn_new.compgen.tcl 
INFO-FLOW: Handling components in module [byteGen_Pipeline_bytegen] ... 
Execute       source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/byteGen_Pipeline_bytegen.compgen.tcl 
INFO-FLOW: Found component decompressor_kernel_sparsemux_15_3_5_1_1.
INFO-FLOW: Append model decompressor_kernel_sparsemux_15_3_5_1_1
INFO-FLOW: Found component decompressor_kernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model decompressor_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [byteGen] ... 
Execute       source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/byteGen.compgen.tcl 
INFO-FLOW: Handling components in module [huffmanDecoderLL_2_0_Pipeline_strd_blk_cpy] ... 
Execute       source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/huffmanDecoderLL_2_0_Pipeline_strd_blk_cpy.compgen.tcl 
INFO-FLOW: Found component decompressor_kernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model decompressor_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [huffmanDecoderLL_2_0_Pipeline_consumeLeftOverData] ... 
Execute       source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/huffmanDecoderLL_2_0_Pipeline_consumeLeftOverData.compgen.tcl 
INFO-FLOW: Found component decompressor_kernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model decompressor_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [huffmanDecoderLL_2_0_s] ... 
Execute       source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/huffmanDecoderLL_2_0_s.compgen.tcl 
INFO-FLOW: Found component decompressor_kernel_huffmanDecoderLL_2_0_s_order_ROM_AUTO_1R.
INFO-FLOW: Append model decompressor_kernel_huffmanDecoderLL_2_0_s_order_ROM_AUTO_1R
INFO-FLOW: Found component decompressor_kernel_huffmanDecoderLL_2_0_s_dynamic_lens_RAM_1P_LUTRAM_1R1W.
INFO-FLOW: Append model decompressor_kernel_huffmanDecoderLL_2_0_s_dynamic_lens_RAM_1P_LUTRAM_1R1W
INFO-FLOW: Found component decompressor_kernel_huffmanDecoderLL_2_0_s_codeOffsets_RAM_AUTO_1R1W.
INFO-FLOW: Append model decompressor_kernel_huffmanDecoderLL_2_0_s_codeOffsets_RAM_AUTO_1R1W
INFO-FLOW: Found component decompressor_kernel_huffmanDecoderLL_2_0_s_bl1Code_RAM_1P_LUTRAM_1R1W.
INFO-FLOW: Append model decompressor_kernel_huffmanDecoderLL_2_0_s_bl1Code_RAM_1P_LUTRAM_1R1W
INFO-FLOW: Found component decompressor_kernel_huffmanDecoderLL_2_0_s_bl2Code_RAM_1P_LUTRAM_1R1W.
INFO-FLOW: Append model decompressor_kernel_huffmanDecoderLL_2_0_s_bl2Code_RAM_1P_LUTRAM_1R1W
INFO-FLOW: Found component decompressor_kernel_huffmanDecoderLL_2_0_s_bl3Code_RAM_1P_LUTRAM_1R1W.
INFO-FLOW: Append model decompressor_kernel_huffmanDecoderLL_2_0_s_bl3Code_RAM_1P_LUTRAM_1R1W
INFO-FLOW: Found component decompressor_kernel_huffmanDecoderLL_2_0_s_bl4Code_RAM_1P_LUTRAM_1R1W.
INFO-FLOW: Append model decompressor_kernel_huffmanDecoderLL_2_0_s_bl4Code_RAM_1P_LUTRAM_1R1W
INFO-FLOW: Found component decompressor_kernel_huffmanDecoderLL_2_0_s_bl5Code_RAM_1P_LUTRAM_1R1W.
INFO-FLOW: Append model decompressor_kernel_huffmanDecoderLL_2_0_s_bl5Code_RAM_1P_LUTRAM_1R1W
INFO-FLOW: Found component decompressor_kernel_huffmanDecoderLL_2_0_s_bl6Code_RAM_1P_LUTRAM_1R1W.
INFO-FLOW: Append model decompressor_kernel_huffmanDecoderLL_2_0_s_bl6Code_RAM_1P_LUTRAM_1R1W
INFO-FLOW: Found component decompressor_kernel_huffmanDecoderLL_2_0_s_bl7Code_RAM_1P_LUTRAM_1R1W.
INFO-FLOW: Append model decompressor_kernel_huffmanDecoderLL_2_0_s_bl7Code_RAM_1P_LUTRAM_1R1W
INFO-FLOW: Found component decompressor_kernel_huffmanDecoderLL_2_0_s_bl8Code_RAM_1P_LUTRAM_1R1W.
INFO-FLOW: Append model decompressor_kernel_huffmanDecoderLL_2_0_s_bl8Code_RAM_1P_LUTRAM_1R1W
INFO-FLOW: Handling components in module [decompressor_kernel_Pipeline_VITIS_LOOP_64_4] ... 
Execute       source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/decompressor_kernel_Pipeline_VITIS_LOOP_64_4.compgen.tcl 
INFO-FLOW: Found component decompressor_kernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model decompressor_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [decompressor_kernel_Pipeline_VITIS_LOOP_87_6] ... 
Execute       source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/decompressor_kernel_Pipeline_VITIS_LOOP_87_6.compgen.tcl 
INFO-FLOW: Found component decompressor_kernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model decompressor_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [decompressor_kernel] ... 
Execute       source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/decompressor_kernel.compgen.tcl 
INFO-FLOW: Found component decompressor_kernel_fifo_w16_d2_S.
INFO-FLOW: Append model decompressor_kernel_fifo_w16_d2_S
INFO-FLOW: Found component decompressor_kernel_fifo_w1_d2_S.
INFO-FLOW: Append model decompressor_kernel_fifo_w1_d2_S
INFO-FLOW: Found component decompressor_kernel_fifo_w16_d2_S.
INFO-FLOW: Append model decompressor_kernel_fifo_w16_d2_S
INFO-FLOW: Append model decompressor_kernel_Pipeline_VITIS_LOOP_39_3
INFO-FLOW: Append model loadBitStreamLL
INFO-FLOW: Append model discardBitStreamLL
INFO-FLOW: Append model huffmanDecoderLL_2_0_Pipeline_read_fname
INFO-FLOW: Append model huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3
INFO-FLOW: Append model huffmanBytegenLL_Pipeline_ByteGen
INFO-FLOW: Append model huffmanBytegenLL
INFO-FLOW: Append model huffmanDecoderLL_2_0_Pipeline_dyn_len_bits
INFO-FLOW: Append model huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1081_2
INFO-FLOW: Append model code_generator_array_dyn_new_Pipeline_cnt_lens
INFO-FLOW: Append model code_generator_array_dyn_new_Pipeline_firstCode
INFO-FLOW: Append model code_generator_array_dyn_new_Pipeline_CodeGen
INFO-FLOW: Append model code_generator_array_dyn_new
INFO-FLOW: Append model byteGen_Pipeline_bytegen
INFO-FLOW: Append model byteGen
INFO-FLOW: Append model huffmanDecoderLL_2_0_Pipeline_strd_blk_cpy
INFO-FLOW: Append model huffmanDecoderLL_2_0_Pipeline_consumeLeftOverData
INFO-FLOW: Append model huffmanDecoderLL_2_0_s
INFO-FLOW: Append model decompressor_kernel_Pipeline_VITIS_LOOP_64_4
INFO-FLOW: Append model decompressor_kernel_Pipeline_VITIS_LOOP_87_6
INFO-FLOW: Append model decompressor_kernel
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: decompressor_kernel_flow_control_loop_pipe_sequential_init decompressor_kernel_flow_control_loop_pipe_sequential_init decompressor_kernel_flow_control_loop_pipe_sequential_init decompressor_kernel_sparsemux_31_4_9_1_1 decompressor_kernel_sparsemux_31_4_5_1_1 decompressor_kernel_huffmanBytegenLL_Pipeline_ByteGen_lext_ROM_AUTO_1R decompressor_kernel_huffmanBytegenLL_Pipeline_ByteGen_dext_ROM_AUTO_1R decompressor_kernel_flow_control_loop_pipe_sequential_init decompressor_kernel_flow_control_loop_pipe_sequential_init decompressor_kernel_flow_control_loop_pipe_sequential_init decompressor_kernel_sparsemux_33_4_9_1_1 decompressor_kernel_flow_control_loop_pipe_sequential_init decompressor_kernel_flow_control_loop_pipe_sequential_init decompressor_kernel_sparsemux_31_4_15_1_1 decompressor_kernel_flow_control_loop_pipe_sequential_init decompressor_kernel_sparsemux_15_3_5_1_1 decompressor_kernel_flow_control_loop_pipe_sequential_init decompressor_kernel_flow_control_loop_pipe_sequential_init decompressor_kernel_flow_control_loop_pipe_sequential_init decompressor_kernel_huffmanDecoderLL_2_0_s_order_ROM_AUTO_1R decompressor_kernel_huffmanDecoderLL_2_0_s_dynamic_lens_RAM_1P_LUTRAM_1R1W decompressor_kernel_huffmanDecoderLL_2_0_s_codeOffsets_RAM_AUTO_1R1W decompressor_kernel_huffmanDecoderLL_2_0_s_bl1Code_RAM_1P_LUTRAM_1R1W decompressor_kernel_huffmanDecoderLL_2_0_s_bl2Code_RAM_1P_LUTRAM_1R1W decompressor_kernel_huffmanDecoderLL_2_0_s_bl3Code_RAM_1P_LUTRAM_1R1W decompressor_kernel_huffmanDecoderLL_2_0_s_bl4Code_RAM_1P_LUTRAM_1R1W decompressor_kernel_huffmanDecoderLL_2_0_s_bl5Code_RAM_1P_LUTRAM_1R1W decompressor_kernel_huffmanDecoderLL_2_0_s_bl6Code_RAM_1P_LUTRAM_1R1W decompressor_kernel_huffmanDecoderLL_2_0_s_bl7Code_RAM_1P_LUTRAM_1R1W decompressor_kernel_huffmanDecoderLL_2_0_s_bl8Code_RAM_1P_LUTRAM_1R1W decompressor_kernel_flow_control_loop_pipe_sequential_init decompressor_kernel_flow_control_loop_pipe_sequential_init decompressor_kernel_fifo_w16_d2_S decompressor_kernel_fifo_w1_d2_S decompressor_kernel_fifo_w16_d2_S decompressor_kernel_Pipeline_VITIS_LOOP_39_3 loadBitStreamLL discardBitStreamLL huffmanDecoderLL_2_0_Pipeline_read_fname huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3 huffmanBytegenLL_Pipeline_ByteGen huffmanBytegenLL huffmanDecoderLL_2_0_Pipeline_dyn_len_bits huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1081_2 code_generator_array_dyn_new_Pipeline_cnt_lens code_generator_array_dyn_new_Pipeline_firstCode code_generator_array_dyn_new_Pipeline_CodeGen code_generator_array_dyn_new byteGen_Pipeline_bytegen byteGen huffmanDecoderLL_2_0_Pipeline_strd_blk_cpy huffmanDecoderLL_2_0_Pipeline_consumeLeftOverData huffmanDecoderLL_2_0_s decompressor_kernel_Pipeline_VITIS_LOOP_64_4 decompressor_kernel_Pipeline_VITIS_LOOP_87_6 decompressor_kernel
INFO-FLOW: Generating /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model decompressor_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model decompressor_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model decompressor_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model decompressor_kernel_sparsemux_31_4_9_1_1
INFO-FLOW: To file: write model decompressor_kernel_sparsemux_31_4_5_1_1
INFO-FLOW: To file: write model decompressor_kernel_huffmanBytegenLL_Pipeline_ByteGen_lext_ROM_AUTO_1R
INFO-FLOW: To file: write model decompressor_kernel_huffmanBytegenLL_Pipeline_ByteGen_dext_ROM_AUTO_1R
INFO-FLOW: To file: write model decompressor_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model decompressor_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model decompressor_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model decompressor_kernel_sparsemux_33_4_9_1_1
INFO-FLOW: To file: write model decompressor_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model decompressor_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model decompressor_kernel_sparsemux_31_4_15_1_1
INFO-FLOW: To file: write model decompressor_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model decompressor_kernel_sparsemux_15_3_5_1_1
INFO-FLOW: To file: write model decompressor_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model decompressor_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model decompressor_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model decompressor_kernel_huffmanDecoderLL_2_0_s_order_ROM_AUTO_1R
INFO-FLOW: To file: write model decompressor_kernel_huffmanDecoderLL_2_0_s_dynamic_lens_RAM_1P_LUTRAM_1R1W
INFO-FLOW: To file: write model decompressor_kernel_huffmanDecoderLL_2_0_s_codeOffsets_RAM_AUTO_1R1W
INFO-FLOW: To file: write model decompressor_kernel_huffmanDecoderLL_2_0_s_bl1Code_RAM_1P_LUTRAM_1R1W
INFO-FLOW: To file: write model decompressor_kernel_huffmanDecoderLL_2_0_s_bl2Code_RAM_1P_LUTRAM_1R1W
INFO-FLOW: To file: write model decompressor_kernel_huffmanDecoderLL_2_0_s_bl3Code_RAM_1P_LUTRAM_1R1W
INFO-FLOW: To file: write model decompressor_kernel_huffmanDecoderLL_2_0_s_bl4Code_RAM_1P_LUTRAM_1R1W
INFO-FLOW: To file: write model decompressor_kernel_huffmanDecoderLL_2_0_s_bl5Code_RAM_1P_LUTRAM_1R1W
INFO-FLOW: To file: write model decompressor_kernel_huffmanDecoderLL_2_0_s_bl6Code_RAM_1P_LUTRAM_1R1W
INFO-FLOW: To file: write model decompressor_kernel_huffmanDecoderLL_2_0_s_bl7Code_RAM_1P_LUTRAM_1R1W
INFO-FLOW: To file: write model decompressor_kernel_huffmanDecoderLL_2_0_s_bl8Code_RAM_1P_LUTRAM_1R1W
INFO-FLOW: To file: write model decompressor_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model decompressor_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model decompressor_kernel_fifo_w16_d2_S
INFO-FLOW: To file: write model decompressor_kernel_fifo_w1_d2_S
INFO-FLOW: To file: write model decompressor_kernel_fifo_w16_d2_S
INFO-FLOW: To file: write model decompressor_kernel_Pipeline_VITIS_LOOP_39_3
INFO-FLOW: To file: write model loadBitStreamLL
INFO-FLOW: To file: write model discardBitStreamLL
INFO-FLOW: To file: write model huffmanDecoderLL_2_0_Pipeline_read_fname
INFO-FLOW: To file: write model huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3
INFO-FLOW: To file: write model huffmanBytegenLL_Pipeline_ByteGen
INFO-FLOW: To file: write model huffmanBytegenLL
INFO-FLOW: To file: write model huffmanDecoderLL_2_0_Pipeline_dyn_len_bits
INFO-FLOW: To file: write model huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1081_2
INFO-FLOW: To file: write model code_generator_array_dyn_new_Pipeline_cnt_lens
INFO-FLOW: To file: write model code_generator_array_dyn_new_Pipeline_firstCode
INFO-FLOW: To file: write model code_generator_array_dyn_new_Pipeline_CodeGen
INFO-FLOW: To file: write model code_generator_array_dyn_new
INFO-FLOW: To file: write model byteGen_Pipeline_bytegen
INFO-FLOW: To file: write model byteGen
INFO-FLOW: To file: write model huffmanDecoderLL_2_0_Pipeline_strd_blk_cpy
INFO-FLOW: To file: write model huffmanDecoderLL_2_0_Pipeline_consumeLeftOverData
INFO-FLOW: To file: write model huffmanDecoderLL_2_0_s
INFO-FLOW: To file: write model decompressor_kernel_Pipeline_VITIS_LOOP_64_4
INFO-FLOW: To file: write model decompressor_kernel_Pipeline_VITIS_LOOP_87_6
INFO-FLOW: To file: write model decompressor_kernel
INFO-FLOW: Generating /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/vhdl' dstVlogDir='/home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/vlog' tclDir='/home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db' modelList='decompressor_kernel_flow_control_loop_pipe_sequential_init
decompressor_kernel_flow_control_loop_pipe_sequential_init
decompressor_kernel_flow_control_loop_pipe_sequential_init
decompressor_kernel_sparsemux_31_4_9_1_1
decompressor_kernel_sparsemux_31_4_5_1_1
decompressor_kernel_huffmanBytegenLL_Pipeline_ByteGen_lext_ROM_AUTO_1R
decompressor_kernel_huffmanBytegenLL_Pipeline_ByteGen_dext_ROM_AUTO_1R
decompressor_kernel_flow_control_loop_pipe_sequential_init
decompressor_kernel_flow_control_loop_pipe_sequential_init
decompressor_kernel_flow_control_loop_pipe_sequential_init
decompressor_kernel_sparsemux_33_4_9_1_1
decompressor_kernel_flow_control_loop_pipe_sequential_init
decompressor_kernel_flow_control_loop_pipe_sequential_init
decompressor_kernel_sparsemux_31_4_15_1_1
decompressor_kernel_flow_control_loop_pipe_sequential_init
decompressor_kernel_sparsemux_15_3_5_1_1
decompressor_kernel_flow_control_loop_pipe_sequential_init
decompressor_kernel_flow_control_loop_pipe_sequential_init
decompressor_kernel_flow_control_loop_pipe_sequential_init
decompressor_kernel_huffmanDecoderLL_2_0_s_order_ROM_AUTO_1R
decompressor_kernel_huffmanDecoderLL_2_0_s_dynamic_lens_RAM_1P_LUTRAM_1R1W
decompressor_kernel_huffmanDecoderLL_2_0_s_codeOffsets_RAM_AUTO_1R1W
decompressor_kernel_huffmanDecoderLL_2_0_s_bl1Code_RAM_1P_LUTRAM_1R1W
decompressor_kernel_huffmanDecoderLL_2_0_s_bl2Code_RAM_1P_LUTRAM_1R1W
decompressor_kernel_huffmanDecoderLL_2_0_s_bl3Code_RAM_1P_LUTRAM_1R1W
decompressor_kernel_huffmanDecoderLL_2_0_s_bl4Code_RAM_1P_LUTRAM_1R1W
decompressor_kernel_huffmanDecoderLL_2_0_s_bl5Code_RAM_1P_LUTRAM_1R1W
decompressor_kernel_huffmanDecoderLL_2_0_s_bl6Code_RAM_1P_LUTRAM_1R1W
decompressor_kernel_huffmanDecoderLL_2_0_s_bl7Code_RAM_1P_LUTRAM_1R1W
decompressor_kernel_huffmanDecoderLL_2_0_s_bl8Code_RAM_1P_LUTRAM_1R1W
decompressor_kernel_flow_control_loop_pipe_sequential_init
decompressor_kernel_flow_control_loop_pipe_sequential_init
decompressor_kernel_fifo_w16_d2_S
decompressor_kernel_fifo_w1_d2_S
decompressor_kernel_fifo_w16_d2_S
decompressor_kernel_Pipeline_VITIS_LOOP_39_3
loadBitStreamLL
discardBitStreamLL
huffmanDecoderLL_2_0_Pipeline_read_fname
huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3
huffmanBytegenLL_Pipeline_ByteGen
huffmanBytegenLL
huffmanDecoderLL_2_0_Pipeline_dyn_len_bits
huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1081_2
code_generator_array_dyn_new_Pipeline_cnt_lens
code_generator_array_dyn_new_Pipeline_firstCode
code_generator_array_dyn_new_Pipeline_CodeGen
code_generator_array_dyn_new
byteGen_Pipeline_bytegen
byteGen
huffmanDecoderLL_2_0_Pipeline_strd_blk_cpy
huffmanDecoderLL_2_0_Pipeline_consumeLeftOverData
huffmanDecoderLL_2_0_s
decompressor_kernel_Pipeline_VITIS_LOOP_64_4
decompressor_kernel_Pipeline_VITIS_LOOP_87_6
decompressor_kernel
' expOnly='0'
Execute       source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute       source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/decompressor_kernel_Pipeline_VITIS_LOOP_39_3.compgen.tcl 
Execute       source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/loadBitStreamLL.compgen.tcl 
Execute       source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/discardBitStreamLL.compgen.tcl 
Execute       source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/huffmanDecoderLL_2_0_Pipeline_read_fname.compgen.tcl 
Execute       source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3.compgen.tcl 
Execute       source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/huffmanBytegenLL_Pipeline_ByteGen.compgen.tcl 
Execute       source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/huffmanBytegenLL.compgen.tcl 
Execute       source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/huffmanDecoderLL_2_0_Pipeline_dyn_len_bits.compgen.tcl 
Execute       source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1081_2.compgen.tcl 
Execute       source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/code_generator_array_dyn_new_Pipeline_cnt_lens.compgen.tcl 
Execute       source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/code_generator_array_dyn_new_Pipeline_firstCode.compgen.tcl 
Execute       source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/code_generator_array_dyn_new_Pipeline_CodeGen.compgen.tcl 
Execute       source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/code_generator_array_dyn_new.compgen.tcl 
Execute       source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/byteGen_Pipeline_bytegen.compgen.tcl 
Execute       source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/byteGen.compgen.tcl 
Execute       source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/huffmanDecoderLL_2_0_Pipeline_strd_blk_cpy.compgen.tcl 
Execute       source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/huffmanDecoderLL_2_0_Pipeline_consumeLeftOverData.compgen.tcl 
Execute       source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/huffmanDecoderLL_2_0_s.compgen.tcl 
Execute       source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/decompressor_kernel_Pipeline_VITIS_LOOP_64_4.compgen.tcl 
Execute       source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/decompressor_kernel_Pipeline_VITIS_LOOP_87_6.compgen.tcl 
Execute       source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/decompressor_kernel.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.26 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.29 seconds; current allocated memory: 601.777 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='decompressor_kernel_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name decompressor_kernel_Pipeline_VITIS_LOOP_39_3
INFO-FLOW: No bind nodes found for module_name huffmanBytegenLL
INFO-FLOW: No bind nodes found for module_name code_generator_array_dyn_new
INFO-FLOW: No bind nodes found for module_name huffmanDecoderLL_2_0_Pipeline_consumeLeftOverData
INFO-FLOW: No bind nodes found for module_name decompressor_kernel_Pipeline_VITIS_LOOP_87_6
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='decompressor_kernel_flow_control_loop_pipe_sequential_init
decompressor_kernel_flow_control_loop_pipe_sequential_init
decompressor_kernel_flow_control_loop_pipe_sequential_init
decompressor_kernel_sparsemux_31_4_9_1_1
decompressor_kernel_sparsemux_31_4_5_1_1
decompressor_kernel_huffmanBytegenLL_Pipeline_ByteGen_lext_ROM_AUTO_1R
decompressor_kernel_huffmanBytegenLL_Pipeline_ByteGen_dext_ROM_AUTO_1R
decompressor_kernel_flow_control_loop_pipe_sequential_init
decompressor_kernel_flow_control_loop_pipe_sequential_init
decompressor_kernel_flow_control_loop_pipe_sequential_init
decompressor_kernel_sparsemux_33_4_9_1_1
decompressor_kernel_flow_control_loop_pipe_sequential_init
decompressor_kernel_flow_control_loop_pipe_sequential_init
decompressor_kernel_sparsemux_31_4_15_1_1
decompressor_kernel_flow_control_loop_pipe_sequential_init
decompressor_kernel_sparsemux_15_3_5_1_1
decompressor_kernel_flow_control_loop_pipe_sequential_init
decompressor_kernel_flow_control_loop_pipe_sequential_init
decompressor_kernel_flow_control_loop_pipe_sequential_init
decompressor_kernel_huffmanDecoderLL_2_0_s_order_ROM_AUTO_1R
decompressor_kernel_huffmanDecoderLL_2_0_s_dynamic_lens_RAM_1P_LUTRAM_1R1W
decompressor_kernel_huffmanDecoderLL_2_0_s_codeOffsets_RAM_AUTO_1R1W
decompressor_kernel_huffmanDecoderLL_2_0_s_bl1Code_RAM_1P_LUTRAM_1R1W
decompressor_kernel_huffmanDecoderLL_2_0_s_bl2Code_RAM_1P_LUTRAM_1R1W
decompressor_kernel_huffmanDecoderLL_2_0_s_bl3Code_RAM_1P_LUTRAM_1R1W
decompressor_kernel_huffmanDecoderLL_2_0_s_bl4Code_RAM_1P_LUTRAM_1R1W
decompressor_kernel_huffmanDecoderLL_2_0_s_bl5Code_RAM_1P_LUTRAM_1R1W
decompressor_kernel_huffmanDecoderLL_2_0_s_bl6Code_RAM_1P_LUTRAM_1R1W
decompressor_kernel_huffmanDecoderLL_2_0_s_bl7Code_RAM_1P_LUTRAM_1R1W
decompressor_kernel_huffmanDecoderLL_2_0_s_bl8Code_RAM_1P_LUTRAM_1R1W
decompressor_kernel_flow_control_loop_pipe_sequential_init
decompressor_kernel_flow_control_loop_pipe_sequential_init
decompressor_kernel_fifo_w16_d2_S
decompressor_kernel_fifo_w1_d2_S
decompressor_kernel_fifo_w16_d2_S
decompressor_kernel_Pipeline_VITIS_LOOP_39_3
loadBitStreamLL
discardBitStreamLL
huffmanDecoderLL_2_0_Pipeline_read_fname
huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3
huffmanBytegenLL_Pipeline_ByteGen
huffmanBytegenLL
huffmanDecoderLL_2_0_Pipeline_dyn_len_bits
huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1081_2
code_generator_array_dyn_new_Pipeline_cnt_lens
code_generator_array_dyn_new_Pipeline_firstCode
code_generator_array_dyn_new_Pipeline_CodeGen
code_generator_array_dyn_new
byteGen_Pipeline_bytegen
byteGen
huffmanDecoderLL_2_0_Pipeline_strd_blk_cpy
huffmanDecoderLL_2_0_Pipeline_consumeLeftOverData
huffmanDecoderLL_2_0_s
decompressor_kernel_Pipeline_VITIS_LOOP_64_4
decompressor_kernel_Pipeline_VITIS_LOOP_87_6
decompressor_kernel
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/decompressor_kernel.tbgen.tcl 
Execute       source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/decompressor_kernel.rtl_wrap.cfg.tcl 
Execute       source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/decompressor_kernel.compgen.dataonly.tcl 
Execute       source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/decompressor_kernel_Pipeline_VITIS_LOOP_39_3.tbgen.tcl 
Execute       source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/loadBitStreamLL.tbgen.tcl 
Execute       source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/discardBitStreamLL.tbgen.tcl 
Execute       source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/huffmanDecoderLL_2_0_Pipeline_read_fname.tbgen.tcl 
Execute       source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3.tbgen.tcl 
Execute       source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/huffmanBytegenLL_Pipeline_ByteGen.tbgen.tcl 
Execute       source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/huffmanBytegenLL.tbgen.tcl 
Execute       source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/huffmanDecoderLL_2_0_Pipeline_dyn_len_bits.tbgen.tcl 
Execute       source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1081_2.tbgen.tcl 
Execute       source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/code_generator_array_dyn_new_Pipeline_cnt_lens.tbgen.tcl 
Execute       source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/code_generator_array_dyn_new_Pipeline_firstCode.tbgen.tcl 
Execute       source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/code_generator_array_dyn_new_Pipeline_CodeGen.tbgen.tcl 
Execute       source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/code_generator_array_dyn_new.tbgen.tcl 
Execute       source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/byteGen_Pipeline_bytegen.tbgen.tcl 
Execute       source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/byteGen.tbgen.tcl 
Execute       source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/huffmanDecoderLL_2_0_Pipeline_strd_blk_cpy.tbgen.tcl 
Execute       source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/huffmanDecoderLL_2_0_Pipeline_consumeLeftOverData.tbgen.tcl 
Execute       source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/huffmanDecoderLL_2_0_s.tbgen.tcl 
Execute       source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/decompressor_kernel_Pipeline_VITIS_LOOP_64_4.tbgen.tcl 
Execute       source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/decompressor_kernel_Pipeline_VITIS_LOOP_87_6.tbgen.tcl 
Execute       source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/decompressor_kernel.tbgen.tcl 
Execute       source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute       source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/decompressor_kernel.constraint.tcl 
Execute       sc_get_clocks decompressor_kernel 
Execute       source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} report_dict {TOPINST decompressor_kernel MODULE2INSTS {decompressor_kernel decompressor_kernel decompressor_kernel_Pipeline_VITIS_LOOP_39_3 grp_decompressor_kernel_Pipeline_VITIS_LOOP_39_3_fu_142 huffmanDecoderLL_2_0_s grp_huffmanDecoderLL_2_0_s_fu_147 loadBitStreamLL grp_loadBitStreamLL_fu_580 discardBitStreamLL {grp_discardBitStreamLL_fu_600 call_ret29_discardBitStreamLL_fu_610 call_ret30_discardBitStreamLL_fu_618 call_ret_discardBitStreamLL_fu_213 grp_discardBitStreamLL_fu_626} huffmanDecoderLL_2_0_Pipeline_read_fname grp_huffmanDecoderLL_2_0_Pipeline_read_fname_fu_636 huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3 grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3_fu_651 huffmanBytegenLL grp_huffmanBytegenLL_fu_661 huffmanBytegenLL_Pipeline_ByteGen grp_huffmanBytegenLL_Pipeline_ByteGen_fu_468 huffmanDecoderLL_2_0_Pipeline_dyn_len_bits grp_huffmanDecoderLL_2_0_Pipeline_dyn_len_bits_fu_711 huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1081_2 grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1081_2_fu_729 code_generator_array_dyn_new grp_code_generator_array_dyn_new_fu_737 code_generator_array_dyn_new_Pipeline_cnt_lens grp_code_generator_array_dyn_new_Pipeline_cnt_lens_fu_184 code_generator_array_dyn_new_Pipeline_firstCode grp_code_generator_array_dyn_new_Pipeline_firstCode_fu_208 code_generator_array_dyn_new_Pipeline_CodeGen grp_code_generator_array_dyn_new_Pipeline_CodeGen_fu_243 byteGen grp_byteGen_fu_762 byteGen_Pipeline_bytegen grp_byteGen_Pipeline_bytegen_fu_274 huffmanDecoderLL_2_0_Pipeline_strd_blk_cpy grp_huffmanDecoderLL_2_0_Pipeline_strd_blk_cpy_fu_784 huffmanDecoderLL_2_0_Pipeline_consumeLeftOverData grp_huffmanDecoderLL_2_0_Pipeline_consumeLeftOverData_fu_801 decompressor_kernel_Pipeline_VITIS_LOOP_64_4 grp_decompressor_kernel_Pipeline_VITIS_LOOP_64_4_fu_160 decompressor_kernel_Pipeline_VITIS_LOOP_87_6 grp_decompressor_kernel_Pipeline_VITIS_LOOP_87_6_fu_168} INST2MODULE {decompressor_kernel decompressor_kernel grp_decompressor_kernel_Pipeline_VITIS_LOOP_39_3_fu_142 decompressor_kernel_Pipeline_VITIS_LOOP_39_3 grp_huffmanDecoderLL_2_0_s_fu_147 huffmanDecoderLL_2_0_s grp_loadBitStreamLL_fu_580 loadBitStreamLL grp_discardBitStreamLL_fu_600 discardBitStreamLL grp_huffmanDecoderLL_2_0_Pipeline_read_fname_fu_636 huffmanDecoderLL_2_0_Pipeline_read_fname grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3_fu_651 huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3 grp_huffmanBytegenLL_fu_661 huffmanBytegenLL grp_huffmanBytegenLL_Pipeline_ByteGen_fu_468 huffmanBytegenLL_Pipeline_ByteGen call_ret29_discardBitStreamLL_fu_610 discardBitStreamLL call_ret30_discardBitStreamLL_fu_618 discardBitStreamLL grp_huffmanDecoderLL_2_0_Pipeline_dyn_len_bits_fu_711 huffmanDecoderLL_2_0_Pipeline_dyn_len_bits call_ret_discardBitStreamLL_fu_213 discardBitStreamLL grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1081_2_fu_729 huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1081_2 grp_code_generator_array_dyn_new_fu_737 code_generator_array_dyn_new grp_code_generator_array_dyn_new_Pipeline_cnt_lens_fu_184 code_generator_array_dyn_new_Pipeline_cnt_lens grp_code_generator_array_dyn_new_Pipeline_firstCode_fu_208 code_generator_array_dyn_new_Pipeline_firstCode grp_code_generator_array_dyn_new_Pipeline_CodeGen_fu_243 code_generator_array_dyn_new_Pipeline_CodeGen grp_byteGen_fu_762 byteGen grp_byteGen_Pipeline_bytegen_fu_274 byteGen_Pipeline_bytegen grp_discardBitStreamLL_fu_626 discardBitStreamLL grp_huffmanDecoderLL_2_0_Pipeline_strd_blk_cpy_fu_784 huffmanDecoderLL_2_0_Pipeline_strd_blk_cpy grp_huffmanDecoderLL_2_0_Pipeline_consumeLeftOverData_fu_801 huffmanDecoderLL_2_0_Pipeline_consumeLeftOverData grp_decompressor_kernel_Pipeline_VITIS_LOOP_64_4_fu_160 decompressor_kernel_Pipeline_VITIS_LOOP_64_4 grp_decompressor_kernel_Pipeline_VITIS_LOOP_87_6_fu_168 decompressor_kernel_Pipeline_VITIS_LOOP_87_6} INSTDATA {decompressor_kernel {DEPTH 1 CHILDREN {grp_decompressor_kernel_Pipeline_VITIS_LOOP_39_3_fu_142 grp_huffmanDecoderLL_2_0_s_fu_147 grp_decompressor_kernel_Pipeline_VITIS_LOOP_64_4_fu_160 grp_decompressor_kernel_Pipeline_VITIS_LOOP_87_6_fu_168}} grp_decompressor_kernel_Pipeline_VITIS_LOOP_39_3_fu_142 {DEPTH 2 CHILDREN {}} grp_huffmanDecoderLL_2_0_s_fu_147 {DEPTH 2 CHILDREN {grp_loadBitStreamLL_fu_580 grp_discardBitStreamLL_fu_600 grp_huffmanDecoderLL_2_0_Pipeline_read_fname_fu_636 grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3_fu_651 grp_huffmanBytegenLL_fu_661 call_ret29_discardBitStreamLL_fu_610 call_ret30_discardBitStreamLL_fu_618 grp_huffmanDecoderLL_2_0_Pipeline_dyn_len_bits_fu_711 grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1081_2_fu_729 grp_code_generator_array_dyn_new_fu_737 grp_byteGen_fu_762 grp_discardBitStreamLL_fu_626 grp_huffmanDecoderLL_2_0_Pipeline_strd_blk_cpy_fu_784 grp_huffmanDecoderLL_2_0_Pipeline_consumeLeftOverData_fu_801}} grp_loadBitStreamLL_fu_580 {DEPTH 3 CHILDREN {}} grp_discardBitStreamLL_fu_600 {DEPTH 3 CHILDREN {}} grp_huffmanDecoderLL_2_0_Pipeline_read_fname_fu_636 {DEPTH 3 CHILDREN {}} grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3_fu_651 {DEPTH 3 CHILDREN {}} grp_huffmanBytegenLL_fu_661 {DEPTH 3 CHILDREN grp_huffmanBytegenLL_Pipeline_ByteGen_fu_468} grp_huffmanBytegenLL_Pipeline_ByteGen_fu_468 {DEPTH 4 CHILDREN {}} call_ret29_discardBitStreamLL_fu_610 {DEPTH 3 CHILDREN {}} call_ret30_discardBitStreamLL_fu_618 {DEPTH 3 CHILDREN {}} grp_huffmanDecoderLL_2_0_Pipeline_dyn_len_bits_fu_711 {DEPTH 3 CHILDREN call_ret_discardBitStreamLL_fu_213} call_ret_discardBitStreamLL_fu_213 {DEPTH 4 CHILDREN {}} grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1081_2_fu_729 {DEPTH 3 CHILDREN {}} grp_code_generator_array_dyn_new_fu_737 {DEPTH 3 CHILDREN {grp_code_generator_array_dyn_new_Pipeline_cnt_lens_fu_184 grp_code_generator_array_dyn_new_Pipeline_firstCode_fu_208 grp_code_generator_array_dyn_new_Pipeline_CodeGen_fu_243}} grp_code_generator_array_dyn_new_Pipeline_cnt_lens_fu_184 {DEPTH 4 CHILDREN {}} grp_code_generator_array_dyn_new_Pipeline_firstCode_fu_208 {DEPTH 4 CHILDREN {}} grp_code_generator_array_dyn_new_Pipeline_CodeGen_fu_243 {DEPTH 4 CHILDREN {}} grp_byteGen_fu_762 {DEPTH 3 CHILDREN grp_byteGen_Pipeline_bytegen_fu_274} grp_byteGen_Pipeline_bytegen_fu_274 {DEPTH 4 CHILDREN {}} grp_discardBitStreamLL_fu_626 {DEPTH 3 CHILDREN {}} grp_huffmanDecoderLL_2_0_Pipeline_strd_blk_cpy_fu_784 {DEPTH 3 CHILDREN {}} grp_huffmanDecoderLL_2_0_Pipeline_consumeLeftOverData_fu_801 {DEPTH 3 CHILDREN {}} grp_decompressor_kernel_Pipeline_VITIS_LOOP_64_4_fu_160 {DEPTH 2 CHILDREN {}} grp_decompressor_kernel_Pipeline_VITIS_LOOP_87_6_fu_168 {DEPTH 2 CHILDREN {}}} MODULEDATA {loadBitStreamLL {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln60_fu_159_p2 SOURCE /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:60 VARIABLE add_ln60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln62_fu_166_p2 SOURCE /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:62 VARIABLE add_ln62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} discardBitStreamLL {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln74_fu_46_p2 SOURCE /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:74 VARIABLE sub_ln74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}}} AREA {DSP 0 BRAM 0 URAM 0}} huffmanDecoderLL_2_0_Pipeline_read_fname {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME bits_cntr_fu_218_p2 SOURCE /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:991 VARIABLE bits_cntr LOOP read_fname BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME bits_cntr_2_fu_289_p2 SOURCE /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:997 VARIABLE bits_cntr_2 LOOP read_fname BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1130_fu_314_p2 SOURCE /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1130 VARIABLE add_ln1130 LOOP VITIS_LOOP_1130_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME bit9_1_fu_375_p2 SOURCE /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1159 VARIABLE bit9_1 LOOP VITIS_LOOP_1130_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_275_p2 SOURCE /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1165 VARIABLE bit8_2 LOOP VITIS_LOOP_1130_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME bit7_1_fu_410_p2 SOURCE /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1162 VARIABLE bit7_1 LOOP VITIS_LOOP_1130_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_275_p2 SOURCE /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1156 VARIABLE bit8_1 LOOP VITIS_LOOP_1130_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} huffmanBytegenLL_Pipeline_ByteGen {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln382_fu_2507_p2 SOURCE /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:382 VARIABLE add_ln382 LOOP ByteGen BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME counter_1_fu_2740_p2 SOURCE /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:401 VARIABLE counter_1 LOOP ByteGen BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME counter_2_fu_2868_p2 SOURCE /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:431 VARIABLE counter_2 LOOP ByteGen BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME lext_U SOURCE {} VARIABLE lext LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {4 32 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dext_U SOURCE {} VARIABLE dext LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {4 32 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p}}} AREA {DSP 0 BRAM 0 URAM 0}} huffmanDecoderLL_2_0_Pipeline_dyn_len_bits {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME dynamic_curInSize_2_fu_272_p2 SOURCE /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1077 VARIABLE dynamic_curInSize_2 LOOP dyn_len_bits BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME bitbuffer_fu_341_p2 SOURCE /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1073 VARIABLE bitbuffer LOOP dyn_len_bits BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME bits_cntr_fu_347_p2 SOURCE /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1075 VARIABLE bits_cntr LOOP dyn_len_bits BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1069_fu_308_p2 SOURCE /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1069 VARIABLE add_ln1069 LOOP dyn_len_bits BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1081_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1081_fu_104_p2 SOURCE /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1081 VARIABLE add_ln1081 LOOP VITIS_LOOP_1081_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} code_generator_array_dyn_new_Pipeline_cnt_lens {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln774_fu_391_p2 SOURCE /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:774 VARIABLE add_ln774 LOOP cnt_lens BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln776_fu_397_p2 SOURCE /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:776 VARIABLE add_ln776 LOOP cnt_lens BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME count_16_fu_537_p2 SOURCE /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:777 VARIABLE count_16 LOOP cnt_lens BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} code_generator_array_dyn_new_Pipeline_firstCode {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln787_fu_426_p2 SOURCE /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:787 VARIABLE add_ln787 LOOP firstCode BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln787_1_fu_509_p2 SOURCE /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:787 VARIABLE add_ln787_1 LOOP firstCode BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln785_fu_605_p2 SOURCE /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:785 VARIABLE add_ln785 LOOP firstCode BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} code_generator_array_dyn_new_Pipeline_CodeGen {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_5_fu_631_p2 SOURCE /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:794 VARIABLE i_5 LOOP CodeGen BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln796_fu_637_p2 SOURCE /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:796 VARIABLE add_ln796 LOOP CodeGen BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME firstCode_29_fu_924_p2 SOURCE /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:845 VARIABLE firstCode_29 LOOP CodeGen BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} byteGen_Pipeline_bytegen {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln489_fu_966_p2 SOURCE /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:489 VARIABLE add_ln489 LOOP bytegen BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME copy_5_fu_978_p2 SOURCE /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:493 VARIABLE copy_5 LOOP bytegen BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln495_fu_987_p2 SOURCE /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:495 VARIABLE sub_ln495 LOOP bytegen BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln499_fu_1010_p2 SOURCE /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:499 VARIABLE sub_ln499 LOOP bytegen BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME dynamic_curInSize_5_fu_1270_p2 SOURCE /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:526 VARIABLE dynamic_curInSize_5 LOOP bytegen BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME copy_7_fu_1279_p2 SOURCE /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:527 VARIABLE copy_7 LOOP bytegen BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln531_fu_1355_p2 SOURCE /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:531 VARIABLE add_ln531 LOOP bytegen BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln533_fu_1361_p2 SOURCE /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:533 VARIABLE add_ln533 LOOP bytegen BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} byteGen {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln60_fu_361_p2 SOURCE /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:60 VARIABLE add_ln60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln62_fu_367_p2 SOURCE /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:62 VARIABLE add_ln62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_i307_fu_377_p2 SOURCE {} VARIABLE add_i307 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} huffmanDecoderLL_2_0_Pipeline_strd_blk_cpy {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_2_fu_227_p2 SOURCE /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1035 VARIABLE i_2 LOOP strd_blk_cpy BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1041_fu_245_p2 SOURCE /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1041 VARIABLE add_ln1041 LOOP strd_blk_cpy BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1046_fu_273_p2 SOURCE /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1046 VARIABLE add_ln1046 LOOP strd_blk_cpy BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} huffmanDecoderLL_2_0_s {BINDINFO {{BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME dynamic_lens_U SOURCE /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:894 VARIABLE dynamic_lens LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {5 318 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME codeOffsets_U SOURCE /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:902 VARIABLE codeOffsets LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 15 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME codeOffsets_1_U SOURCE /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:902 VARIABLE codeOffsets_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 15 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME bl1Code_U SOURCE /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:904 VARIABLE bl1Code LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {9 2 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME bl1Code_1_U SOURCE /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:904 VARIABLE bl1Code_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {9 2 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME bl2Code_U SOURCE /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:905 VARIABLE bl2Code LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {9 4 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME bl2Code_1_U SOURCE /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:905 VARIABLE bl2Code_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {9 4 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME bl3Code_U SOURCE /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:906 VARIABLE bl3Code LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {9 8 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME bl3Code_1_U SOURCE /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:906 VARIABLE bl3Code_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {9 8 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME bl4Code_U SOURCE /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:907 VARIABLE bl4Code LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {9 16 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME bl4Code_1_U SOURCE /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:907 VARIABLE bl4Code_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {9 16 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME bl5Code_U SOURCE /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:908 VARIABLE bl5Code LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {9 32 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME bl5Code_1_U SOURCE /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:908 VARIABLE bl5Code_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {9 32 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME bl6Code_U SOURCE /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:909 VARIABLE bl6Code LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {9 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME bl6Code_1_U SOURCE /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:909 VARIABLE bl6Code_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {9 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME bl7Code_U SOURCE /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:910 VARIABLE bl7Code LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {9 128 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME bl7Code_1_U SOURCE /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:910 VARIABLE bl7Code_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {9 128 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME bl8Code_U SOURCE /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:911 VARIABLE bl8Code LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {9 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME bl8Code_1_U SOURCE /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:911 VARIABLE bl8Code_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {9 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME bl9Code_U SOURCE /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:912 VARIABLE bl9Code LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {9 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME bl9Code_1_U SOURCE /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:912 VARIABLE bl9Code_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {9 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME bl10Code_U SOURCE /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:913 VARIABLE bl10Code LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {9 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME bl10Code_1_U SOURCE /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:913 VARIABLE bl10Code_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {9 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME bl11Code_U SOURCE /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:914 VARIABLE bl11Code LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {9 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME bl11Code_1_U SOURCE /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:914 VARIABLE bl11Code_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {9 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME bl12Code_U SOURCE /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:915 VARIABLE bl12Code LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {9 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME bl12Code_1_U SOURCE /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:915 VARIABLE bl12Code_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {9 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME bl13Code_U SOURCE /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:916 VARIABLE bl13Code LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {9 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME bl13Code_1_U SOURCE /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:916 VARIABLE bl13Code_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {9 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME bl14Code_U SOURCE /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:917 VARIABLE bl14Code LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {9 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME bl14Code_1_U SOURCE /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:917 VARIABLE bl14Code_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {9 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME bl15Code_U SOURCE /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:918 VARIABLE bl15Code LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {9 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME bl15Code_1_U SOURCE /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:918 VARIABLE bl15Code_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {9 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME bits_cntr_20_fu_1010_p2 SOURCE /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1019 VARIABLE bits_cntr_20 LOOP VITIS_LOOP_1009_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME dynamic_nlen_fu_1073_p2 SOURCE /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1057 VARIABLE dynamic_nlen LOOP VITIS_LOOP_1009_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME dynamic_ndist_fu_1083_p2 SOURCE /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1060 VARIABLE dynamic_ndist LOOP VITIS_LOOP_1009_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1069_fu_1063_p2 SOURCE /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1069 VARIABLE add_ln1069 LOOP VITIS_LOOP_1009_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME bits_cntr_25_fu_1139_p2 SOURCE /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1023 VARIABLE bits_cntr_25 LOOP VITIS_LOOP_1009_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME order_U SOURCE {} VARIABLE order LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {5 19 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p}}} AREA {DSP 0 BRAM 0 URAM 0}} decompressor_kernel_Pipeline_VITIS_LOOP_64_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME decompressed_count_2_fu_103_p2 SOURCE ../work/cc/src/decompressor_kernel.cc:84 VARIABLE decompressed_count_2 LOOP VITIS_LOOP_64_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} decompressor_kernel {BINDINFO {{BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME huffman_input_stream_fifo_U SOURCE ../work/cc/src/decompressor_kernel.cc:27 VARIABLE huffman_input_stream LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME huffman_eos_stream_fifo_U SOURCE ../work/cc/src/decompressor_kernel.cc:28 VARIABLE huffman_eos_stream LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {1 2 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME lz77_output_stream_fifo_U SOURCE ../work/cc/src/decompressor_kernel.cc:29 VARIABLE lz77_output_stream LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln35_fu_192_p2 SOURCE ../work/cc/src/decompressor_kernel.cc:35 VARIABLE add_ln35 LOOP VITIS_LOOP_35_1_VITIS_LOOP_37_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_1_fu_241_p2 SOURCE ../work/cc/src/decompressor_kernel.cc:37 VARIABLE j_1 LOOP VITIS_LOOP_35_1_VITIS_LOOP_37_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} decompressor_kernel_Pipeline_VITIS_LOOP_39_3 {AREA {DSP 0 BRAM 0 URAM 0}} huffmanBytegenLL {AREA {DSP 0 BRAM 0 URAM 0}} code_generator_array_dyn_new {AREA {DSP 0 BRAM 0 URAM 0}} huffmanDecoderLL_2_0_Pipeline_consumeLeftOverData {AREA {DSP 0 BRAM 0 URAM 0}} decompressor_kernel_Pipeline_VITIS_LOOP_87_6 {AREA {DSP 0 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.76 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.78 seconds; current allocated memory: 616.324 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for decompressor_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for decompressor_kernel.
Execute       syn_report -model decompressor_kernel -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.74 MHz
Command     autosyn done; 6.67 sec.
Command   csynth_design done; 23.17 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 17.5 seconds. CPU system time: 1.47 seconds. Elapsed time: 23.17 seconds; current allocated memory: 333.867 MB.
Command ap_source done; 24.6 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1 opened at Tue Oct 08 21:19:47 UTC 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 0.97 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.07 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 1.14 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.15 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./DecompressorProject/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./DecompressorProject/solution1/directives.tcl
Execute     set_directive_top -name decompressor_kernel decompressor_kernel 
INFO: [HLS 200-1510] Running: set_directive_top -name decompressor_kernel decompressor_kernel 
Execute   cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/global.setting.tcl
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/global.setting.tcl 
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/decompressor_kernel.rtl_wrap.cfg.tcl 
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/decompressor_kernel.tbgen.tcl 
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/decompressor_kernel.tbgen.tcl 
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/decompressor_kernel.tbgen.tcl 
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/decompressor_kernel.tbgen.tcl 
WARNING: [COSIM 212-384] This design has internal non-blocking FIFO/Stream accesses, which may result in mismatches or simulation hanging.
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: TB processing: /home/giovannic/NN2FPGA-open/work/cc/include/decompress_tb.cpp /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/./sim/autowrap/testbench/decompress_tb.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/./sim/autowrap/testbench/decompress_tb.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/./sim/autowrap/testbench/decompress_tb.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 1.7 sec.
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: TB processing: /home/giovannic/NN2FPGA-open/work/cc/src/decompressor_kernel.cc /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/./sim/autowrap/testbench/decompressor_kernel.cc_pre.cc
Execute     clang_tidy xilinx-tb-process -desc tb-process /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/./sim/autowrap/testbench/decompressor_kernel.cc_pre.cc.tb.cc std=c++14 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/./sim/autowrap/testbench/decompressor_kernel.cc_pre.cc.tb.cc -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 2.35 sec.
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/./sim/autowrap/testbench/tb.status.tcl 
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/decompressor_kernel.rtl_wrap.cfg.tcl 
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/decompressor_kernel.rtl_wrap.cfg.tcl 
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/decompressor_kernel.rtl_wrap.cfg.tcl 
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/decompressor_kernel.tbgen.tcl 
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/decompressor_kernel.tbgen.tcl 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/decompressor_kernel.tbgen.tcl 
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/decompressor_kernel.tbgen.tcl 
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/decompressor_kernel.tbgen.tcl 
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/decompressor_kernel.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/decompressor_kernel.tbgen.tcl 
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/decompressor_kernel.tbgen.tcl 
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/decompressor_kernel.tbgen.tcl 
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/decompressor_kernel.tbgen.tcl 
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/decompressor_kernel.tbgen.tcl 
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/decompressor_kernel.tbgen.tcl 
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/decompressor_kernel.tbgen.tcl 
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/decompressor_kernel.tbgen.tcl 
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/decompressor_kernel.tbgen.tcl 
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/decompressor_kernel.tbgen.tcl 
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/decompressor_kernel.tbgen.tcl 
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/decompressor_kernel.DependenceCheck.tcl 
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/decompressor_kernel.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 12.5 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command   cosim_design done; 29 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 36.81 seconds. CPU system time: 2.09 seconds. Elapsed time: 29 seconds; current allocated memory: 19.309 MB.
Command ap_source done; 30.32 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1 opened at Tue Oct 08 21:24:10 UTC 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 1.11 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.23 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 1.66 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.21 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./DecompressorProject/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./DecompressorProject/solution1/directives.tcl
Execute     set_directive_top -name decompressor_kernel decompressor_kernel 
INFO: [HLS 200-1510] Running: set_directive_top -name decompressor_kernel decompressor_kernel 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 2.32 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2.04 seconds. CPU system time: 0.26 seconds. Elapsed time: 2.32 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 5.25 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1 opened at Tue Oct 08 21:30:25 UTC 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 1.1 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.23 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 1.33 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.22 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./DecompressorProject/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./DecompressorProject/solution1/directives.tcl
Execute     set_directive_top -name decompressor_kernel decompressor_kernel 
INFO: [HLS 200-1510] Running: set_directive_top -name decompressor_kernel decompressor_kernel 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 1.63 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.43 seconds. CPU system time: 0.16 seconds. Elapsed time: 1.63 seconds; current allocated memory: 0.000 MB.
Command ap_source done; error code: 1; 3.2 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1 opened at Tue Oct 08 21:33:52 UTC 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 1.02 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.14 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 1.23 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.18 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./DecompressorProject/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./DecompressorProject/solution1/directives.tcl
Execute     set_directive_top -name decompressor_kernel decompressor_kernel 
INFO: [HLS 200-1510] Running: set_directive_top -name decompressor_kernel decompressor_kernel 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 1.75 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.58 seconds. CPU system time: 0.17 seconds. Elapsed time: 1.75 seconds; current allocated memory: 0.000 MB.
Command ap_source done; error code: 1; 3.18 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1 opened at Tue Oct 08 21:35:14 UTC 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 1.14 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.24 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 1.38 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.19 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./DecompressorProject/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./DecompressorProject/solution1/directives.tcl
Execute     set_directive_top -name decompressor_kernel decompressor_kernel 
INFO: [HLS 200-1510] Running: set_directive_top -name decompressor_kernel decompressor_kernel 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 2.33 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2.09 seconds. CPU system time: 0.25 seconds. Elapsed time: 2.34 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 3.94 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1 opened at Tue Oct 08 21:38:50 UTC 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 1.28 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.11 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.13 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.52 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 1.61 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Command     create_platform done; 0.12 sec.
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.11 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.14 sec.
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.31 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./DecompressorProject/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./DecompressorProject/solution1/directives.tcl
Execute     set_directive_top -name decompressor_kernel decompressor_kernel 
INFO: [HLS 200-1510] Running: set_directive_top -name decompressor_kernel decompressor_kernel 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 2.47 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2.21 seconds. CPU system time: 0.25 seconds. Elapsed time: 2.47 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 4.42 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1 opened at Tue Oct 08 21:41:36 UTC 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 1.07 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.2 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 1.29 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.2 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./DecompressorProject/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./DecompressorProject/solution1/directives.tcl
Execute     set_directive_top -name decompressor_kernel decompressor_kernel 
INFO: [HLS 200-1510] Running: set_directive_top -name decompressor_kernel decompressor_kernel 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     source run_sim.tcl 
INFO-FLOW: Workspace /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1 opened at Tue Oct 08 21:51:32 UTC 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 1.23 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.36 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 1.47 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.2 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./DecompressorProject/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./DecompressorProject/solution1/directives.tcl
Execute     set_directive_top -name decompressor_kernel decompressor_kernel 
INFO: [HLS 200-1510] Running: set_directive_top -name decompressor_kernel decompressor_kernel 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     source run_sim.tcl 
INFO-FLOW: Workspace /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1 opened at Tue Oct 08 21:53:37 UTC 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 1.49 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.11 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.14 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.69 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 1.8 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Command     create_platform done; 0.12 sec.
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.11 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.14 sec.
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.31 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./DecompressorProject/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./DecompressorProject/solution1/directives.tcl
Execute     set_directive_top -name decompressor_kernel decompressor_kernel 
INFO: [HLS 200-1510] Running: set_directive_top -name decompressor_kernel decompressor_kernel 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 2.46 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2.27 seconds. CPU system time: 0.19 seconds. Elapsed time: 2.46 seconds; current allocated memory: 0.000 MB.
Command ap_source done; error code: 1; 4.6 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1 opened at Tue Oct 08 21:55:08 UTC 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 1.03 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.14 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 1.23 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.19 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./DecompressorProject/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./DecompressorProject/solution1/directives.tcl
Execute     set_directive_top -name decompressor_kernel decompressor_kernel 
INFO: [HLS 200-1510] Running: set_directive_top -name decompressor_kernel decompressor_kernel 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     source run_sim.tcl 
INFO-FLOW: Workspace /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1 opened at Tue Oct 08 21:56:45 UTC 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 1.07 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.18 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 1.26 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./DecompressorProject/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./DecompressorProject/solution1/directives.tcl
Execute     set_directive_top -name decompressor_kernel decompressor_kernel 
INFO: [HLS 200-1510] Running: set_directive_top -name decompressor_kernel decompressor_kernel 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 2.61 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2.37 seconds. CPU system time: 0.22 seconds. Elapsed time: 2.61 seconds; current allocated memory: 0.000 MB.
Command ap_source done; error code: 1; 4.07 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1 opened at Tue Oct 08 21:58:14 UTC 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 1.07 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.17 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 1.33 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.18 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./DecompressorProject/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./DecompressorProject/solution1/directives.tcl
Execute     set_directive_top -name decompressor_kernel decompressor_kernel 
INFO: [HLS 200-1510] Running: set_directive_top -name decompressor_kernel decompressor_kernel 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     source run_sim.tcl 
INFO-FLOW: Workspace /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1 opened at Tue Oct 08 22:11:34 UTC 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 3.37 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.12 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.15 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 3.57 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 3.65 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.19 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./DecompressorProject/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./DecompressorProject/solution1/directives.tcl
Execute     set_directive_top -name decompressor_kernel decompressor_kernel 
INFO: [HLS 200-1510] Running: set_directive_top -name decompressor_kernel decompressor_kernel 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     source run_sim.tcl 
INFO-FLOW: Workspace /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1 opened at Tue Oct 08 22:13:11 UTC 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 1.05 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.18 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 1.27 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.18 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./DecompressorProject/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./DecompressorProject/solution1/directives.tcl
Execute     set_directive_top -name decompressor_kernel decompressor_kernel 
INFO: [HLS 200-1510] Running: set_directive_top -name decompressor_kernel decompressor_kernel 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 2.22 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2.02 seconds. CPU system time: 0.2 seconds. Elapsed time: 2.22 seconds; current allocated memory: 0.000 MB.
Command ap_source done; error code: 1; 3.69 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1 opened at Tue Oct 08 22:14:39 UTC 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 1.08 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.13 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.28 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 1.39 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Command     create_platform done; 0.11 sec.
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.12 sec.
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.3 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./DecompressorProject/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./DecompressorProject/solution1/directives.tcl
Execute     set_directive_top -name decompressor_kernel decompressor_kernel 
INFO: [HLS 200-1510] Running: set_directive_top -name decompressor_kernel decompressor_kernel 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     source run_sim.tcl 
INFO-FLOW: Workspace /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1 opened at Tue Oct 08 22:16:14 UTC 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 1.07 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.19 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 1.3 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.18 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./DecompressorProject/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./DecompressorProject/solution1/directives.tcl
Execute     set_directive_top -name decompressor_kernel decompressor_kernel 
INFO: [HLS 200-1510] Running: set_directive_top -name decompressor_kernel decompressor_kernel 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     source run_sim.tcl 
INFO-FLOW: Workspace /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1 opened at Tue Oct 08 22:18:02 UTC 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 3.2 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 3.34 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 3.45 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.2 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./DecompressorProject/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./DecompressorProject/solution1/directives.tcl
Execute     set_directive_top -name decompressor_kernel decompressor_kernel 
INFO: [HLS 200-1510] Running: set_directive_top -name decompressor_kernel decompressor_kernel 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 2.37 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2.06 seconds. CPU system time: 0.22 seconds. Elapsed time: 2.37 seconds; current allocated memory: 0.000 MB.
Command ap_source done; error code: 1; 6.05 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1 opened at Tue Oct 08 22:18:45 UTC 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 2.99 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.12 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.14 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 3.2 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 3.29 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Command     create_platform done; 0.11 sec.
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.12 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.14 sec.
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.32 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./DecompressorProject/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./DecompressorProject/solution1/directives.tcl
Execute     set_directive_top -name decompressor_kernel decompressor_kernel 
INFO: [HLS 200-1510] Running: set_directive_top -name decompressor_kernel decompressor_kernel 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     source run_sim.tcl 
INFO-FLOW: Workspace /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1 opened at Wed Oct 09 11:03:20 UTC 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 1.22 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.62 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 1.76 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Command     create_platform done; 0.13 sec.
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.11 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.14 sec.
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.33 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./DecompressorProject/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./DecompressorProject/solution1/directives.tcl
Execute     set_directive_top -name decompressor_kernel decompressor_kernel 
INFO: [HLS 200-1510] Running: set_directive_top -name decompressor_kernel decompressor_kernel 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 2.88 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2.6 seconds. CPU system time: 0.25 seconds. Elapsed time: 2.89 seconds; current allocated memory: 0.000 MB.
Command ap_source done; error code: 1; 5.02 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1 opened at Wed Oct 09 11:07:39 UTC 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 1.23 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.37 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 1.46 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.22 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./DecompressorProject/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./DecompressorProject/solution1/directives.tcl
Execute     set_directive_top -name decompressor_kernel decompressor_kernel 
INFO: [HLS 200-1510] Running: set_directive_top -name decompressor_kernel decompressor_kernel 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 2.47 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2.2 seconds. CPU system time: 0.23 seconds. Elapsed time: 2.47 seconds; current allocated memory: 0.000 MB.
Command ap_source done; error code: 1; 4.18 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1 opened at Wed Oct 09 11:08:47 UTC 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 1.19 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.32 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 1.46 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.22 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./DecompressorProject/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./DecompressorProject/solution1/directives.tcl
Execute     set_directive_top -name decompressor_kernel decompressor_kernel 
INFO: [HLS 200-1510] Running: set_directive_top -name decompressor_kernel decompressor_kernel 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 2.38 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2.12 seconds. CPU system time: 0.2 seconds. Elapsed time: 2.38 seconds; current allocated memory: 0.000 MB.
Command ap_source done; error code: 1; 4.08 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1 opened at Wed Oct 09 11:10:29 UTC 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 1.24 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.37 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 1.51 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.21 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./DecompressorProject/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./DecompressorProject/solution1/directives.tcl
Execute     set_directive_top -name decompressor_kernel decompressor_kernel 
INFO: [HLS 200-1510] Running: set_directive_top -name decompressor_kernel decompressor_kernel 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     source run_sim.tcl 
INFO-FLOW: Workspace /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1 opened at Wed Oct 09 11:14:15 UTC 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 1.13 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.25 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 1.33 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.19 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./DecompressorProject/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./DecompressorProject/solution1/directives.tcl
Execute     set_directive_top -name decompressor_kernel decompressor_kernel 
INFO: [HLS 200-1510] Running: set_directive_top -name decompressor_kernel decompressor_kernel 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 2.25 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2.05 seconds. CPU system time: 0.2 seconds. Elapsed time: 2.25 seconds; current allocated memory: 0.000 MB.
Command ap_source done; error code: 1; 3.8 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1 opened at Wed Oct 09 11:16:16 UTC 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 1.23 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.34 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 2.43 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.2 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./DecompressorProject/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./DecompressorProject/solution1/directives.tcl
Execute     set_directive_top -name decompressor_kernel decompressor_kernel 
INFO: [HLS 200-1510] Running: set_directive_top -name decompressor_kernel decompressor_kernel 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     source run_sim.tcl 
INFO-FLOW: Workspace /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1 opened at Wed Oct 09 11:18:59 UTC 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 1.23 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.36 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 1.46 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.2 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./DecompressorProject/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./DecompressorProject/solution1/directives.tcl
Execute     set_directive_top -name decompressor_kernel decompressor_kernel 
INFO: [HLS 200-1510] Running: set_directive_top -name decompressor_kernel decompressor_kernel 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 2.36 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2.11 seconds. CPU system time: 0.22 seconds. Elapsed time: 2.36 seconds; current allocated memory: 0.000 MB.
Command ap_source done; error code: 1; 4.05 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1 opened at Wed Oct 09 11:19:55 UTC 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 1.26 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.39 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 1.48 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.21 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./DecompressorProject/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./DecompressorProject/solution1/directives.tcl
Execute     set_directive_top -name decompressor_kernel decompressor_kernel 
INFO: [HLS 200-1510] Running: set_directive_top -name decompressor_kernel decompressor_kernel 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     source run_sim.tcl 
INFO-FLOW: Workspace /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1 opened at Wed Oct 09 11:21:29 UTC 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 1.14 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.27 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 1.36 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.23 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./DecompressorProject/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./DecompressorProject/solution1/directives.tcl
Execute     set_directive_top -name decompressor_kernel decompressor_kernel 
INFO: [HLS 200-1510] Running: set_directive_top -name decompressor_kernel decompressor_kernel 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     source run_sim.tcl 
INFO-FLOW: Workspace /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1 opened at Wed Oct 09 11:23:44 UTC 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 1.25 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.38 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 1.47 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.2 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./DecompressorProject/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./DecompressorProject/solution1/directives.tcl
Execute     set_directive_top -name decompressor_kernel decompressor_kernel 
INFO: [HLS 200-1510] Running: set_directive_top -name decompressor_kernel decompressor_kernel 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     source run_sim.tcl 
INFO-FLOW: Workspace /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1 opened at Wed Oct 09 11:25:11 UTC 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 1.22 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.36 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 1.49 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.79 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./DecompressorProject/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./DecompressorProject/solution1/directives.tcl
Execute     set_directive_top -name decompressor_kernel decompressor_kernel 
INFO: [HLS 200-1510] Running: set_directive_top -name decompressor_kernel decompressor_kernel 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 2.84 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2.65 seconds. CPU system time: 0.19 seconds. Elapsed time: 2.84 seconds; current allocated memory: 0.000 MB.
Command ap_source done; error code: 1; 5.15 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1 opened at Wed Oct 09 11:34:38 UTC 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 1.28 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.41 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 1.51 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.23 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./DecompressorProject/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./DecompressorProject/solution1/directives.tcl
Execute     set_directive_top -name decompressor_kernel decompressor_kernel 
INFO: [HLS 200-1510] Running: set_directive_top -name decompressor_kernel decompressor_kernel 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 4.2 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 3.89 seconds. CPU system time: 0.31 seconds. Elapsed time: 4.2 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 5.95 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1 opened at Wed Oct 09 11:39:04 UTC 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 1.33 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.47 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 1.58 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.2 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./DecompressorProject/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./DecompressorProject/solution1/directives.tcl
Execute     set_directive_top -name decompressor_kernel decompressor_kernel 
INFO: [HLS 200-1510] Running: set_directive_top -name decompressor_kernel decompressor_kernel 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 4.13 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 3.79 seconds. CPU system time: 0.29 seconds. Elapsed time: 4.13 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 5.95 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1 opened at Wed Oct 09 11:43:14 UTC 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 1.23 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.36 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 1.45 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.21 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./DecompressorProject/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./DecompressorProject/solution1/directives.tcl
Execute     set_directive_top -name decompressor_kernel decompressor_kernel 
INFO: [HLS 200-1510] Running: set_directive_top -name decompressor_kernel decompressor_kernel 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 2.33 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2.12 seconds. CPU system time: 0.21 seconds. Elapsed time: 2.33 seconds; current allocated memory: 0.000 MB.
Command ap_source done; error code: 1; 4.07 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1 opened at Wed Oct 09 11:44:24 UTC 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 1.23 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.36 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 1.52 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.2 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./DecompressorProject/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./DecompressorProject/solution1/directives.tcl
Execute     set_directive_top -name decompressor_kernel decompressor_kernel 
INFO: [HLS 200-1510] Running: set_directive_top -name decompressor_kernel decompressor_kernel 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 4.12 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 3.75 seconds. CPU system time: 0.33 seconds. Elapsed time: 4.12 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 5.88 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1 opened at Wed Oct 09 11:51:32 UTC 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 5.07 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.28 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.35 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 5.5 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 5.67 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Command     create_platform done; 0.16 sec.
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.12 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.14 sec.
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.37 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./DecompressorProject/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./DecompressorProject/solution1/directives.tcl
Execute     set_directive_top -name decompressor_kernel decompressor_kernel 
INFO: [HLS 200-1510] Running: set_directive_top -name decompressor_kernel decompressor_kernel 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 15.44 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 5.86 seconds. CPU system time: 0.48 seconds. Elapsed time: 15.44 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 21.61 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1 opened at Wed Oct 09 12:44:31 UTC 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 4.33 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.13 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.15 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 4.55 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 5.18 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Command     create_platform done; 0.13 sec.
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.14 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.18 sec.
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.38 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./DecompressorProject/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./DecompressorProject/solution1/directives.tcl
Execute     set_directive_top -name decompressor_kernel decompressor_kernel 
INFO: [HLS 200-1510] Running: set_directive_top -name decompressor_kernel decompressor_kernel 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 1.17 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 10.95 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 6.2 seconds. CPU system time: 0.47 seconds. Elapsed time: 10.95 seconds; current allocated memory: 0.000 MB.
Command ap_source done; error code: 1; 16.63 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1 opened at Wed Oct 09 12:46:47 UTC 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 4.33 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.23 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.32 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Command       ap_part_info done; 0.39 sec.
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 5.05 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 5.22 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Command     create_platform done; 0.45 sec.
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.39 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.42 sec.
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Command     ap_part_info done; 0.18 sec.
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 1.06 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./DecompressorProject/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./DecompressorProject/solution1/directives.tcl
Execute     set_directive_top -name decompressor_kernel decompressor_kernel 
INFO: [HLS 200-1510] Running: set_directive_top -name decompressor_kernel decompressor_kernel 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Command     ap_part_info done; 0.18 sec.
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 11.85 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 5.95 seconds. CPU system time: 0.47 seconds. Elapsed time: 11.85 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 18.23 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1 opened at Wed Oct 09 12:50:28 UTC 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 5.29 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.32 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.42 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Command       ap_part_info done; 0.23 sec.
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 5.95 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 6.39 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Command     create_platform done; 0.23 sec.
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.21 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.28 sec.
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Command     ap_part_info done; 0.16 sec.
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.94 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./DecompressorProject/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./DecompressorProject/solution1/directives.tcl
Execute     set_directive_top -name decompressor_kernel decompressor_kernel 
INFO: [HLS 200-1510] Running: set_directive_top -name decompressor_kernel decompressor_kernel 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Command     ap_part_info done; 0.19 sec.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 8.39 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 3.75 seconds. CPU system time: 0.34 seconds. Elapsed time: 8.39 seconds; current allocated memory: 0.000 MB.
Command ap_source done; error code: 1; 15.83 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1 opened at Wed Oct 09 12:55:02 UTC 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 3.92 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.22 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.28 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 4.43 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 4.75 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Command     create_platform done; 0.15 sec.
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.12 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.15 sec.
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.37 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./DecompressorProject/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./DecompressorProject/solution1/directives.tcl
Execute     set_directive_top -name decompressor_kernel decompressor_kernel 
INFO: [HLS 200-1510] Running: set_directive_top -name decompressor_kernel decompressor_kernel 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Command     ap_part_info done; 0.16 sec.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 11.87 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 3.78 seconds. CPU system time: 0.32 seconds. Elapsed time: 11.87 seconds; current allocated memory: 0.000 MB.
Command ap_source done; error code: 1; 17.18 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1 opened at Wed Oct 09 12:56:19 UTC 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 8.32 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.38 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.46 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Command       ap_part_info done; 0.27 sec.
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 9.06 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 9.69 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Command     create_platform done; 0.76 sec.
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.46 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.51 sec.
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Command     ap_part_info done; 0.21 sec.
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 1.49 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./DecompressorProject/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./DecompressorProject/solution1/directives.tcl
Execute     set_directive_top -name decompressor_kernel decompressor_kernel 
INFO: [HLS 200-1510] Running: set_directive_top -name decompressor_kernel decompressor_kernel 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Command     ap_part_info done; 0.13 sec.
Execute     source run_sim.tcl 
Command     ap_source done; 0.19 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 22.71 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 6.24 seconds. CPU system time: 0.49 seconds. Elapsed time: 22.71 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 34.04 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1 opened at Wed Oct 09 13:01:58 UTC 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 2.79 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.16 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.19 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 3.05 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 3.45 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Command     create_platform done; 0.27 sec.
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.14 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.24 sec.
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.58 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./DecompressorProject/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./DecompressorProject/solution1/directives.tcl
Execute     set_directive_top -name decompressor_kernel decompressor_kernel 
INFO: [HLS 200-1510] Running: set_directive_top -name decompressor_kernel decompressor_kernel 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Command     ap_part_info done; 0.21 sec.
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 18.02 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 8.67 seconds. CPU system time: 0.65 seconds. Elapsed time: 18.02 seconds; current allocated memory: 0.000 MB.
Command ap_source done; error code: 1; 22.11 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1 opened at Wed Oct 09 13:03:07 UTC 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 2.93 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.22 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.27 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 3.29 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 3.51 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Command     create_platform done; 0.28 sec.
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.17 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.21 sec.
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Command     ap_part_info done; 0.16 sec.
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.65 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./DecompressorProject/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./DecompressorProject/solution1/directives.tcl
Execute     set_directive_top -name decompressor_kernel decompressor_kernel 
INFO: [HLS 200-1510] Running: set_directive_top -name decompressor_kernel decompressor_kernel 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Command     ap_part_info done; 0.13 sec.
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 5.13 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 3.02 seconds. CPU system time: 0.36 seconds. Elapsed time: 5.13 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 9.33 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1 opened at Wed Oct 09 13:08:13 UTC 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 5.87 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.11 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.13 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 6.08 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 6.49 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Command     create_platform done; 0.14 sec.
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.12 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.15 sec.
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.35 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./DecompressorProject/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./DecompressorProject/solution1/directives.tcl
Execute     set_directive_top -name decompressor_kernel decompressor_kernel 
INFO: [HLS 200-1510] Running: set_directive_top -name decompressor_kernel decompressor_kernel 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Command     ap_part_info done; 0.21 sec.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 7.49 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2.19 seconds. CPU system time: 0.28 seconds. Elapsed time: 7.49 seconds; current allocated memory: 0.000 MB.
Command ap_source done; error code: 1; 14.43 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1 opened at Wed Oct 09 13:18:25 UTC 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 2.44 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.16 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.18 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.69 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 3.18 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Command     create_platform done; 0.13 sec.
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.28 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./DecompressorProject/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./DecompressorProject/solution1/directives.tcl
Execute     set_directive_top -name decompressor_kernel decompressor_kernel 
INFO: [HLS 200-1510] Running: set_directive_top -name decompressor_kernel decompressor_kernel 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 17.77 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 9.41 seconds. CPU system time: 0.56 seconds. Elapsed time: 17.77 seconds; current allocated memory: 0.000 MB.
Command ap_source done; error code: 1; 21.45 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1 opened at Wed Oct 09 13:23:07 UTC 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 5.2 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 5.37 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 5.68 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Command     create_platform done; 0.14 sec.
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Command     ap_part_info done; 0.12 sec.
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.35 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./DecompressorProject/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./DecompressorProject/solution1/directives.tcl
Execute     set_directive_top -name decompressor_kernel decompressor_kernel 
INFO: [HLS 200-1510] Running: set_directive_top -name decompressor_kernel decompressor_kernel 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 7.35 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 3.81 seconds. CPU system time: 0.3 seconds. Elapsed time: 7.35 seconds; current allocated memory: 0.000 MB.
Command ap_source done; error code: 1; 13.48 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1 opened at Wed Oct 09 13:29:58 UTC 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 1.76 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.13 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.15 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.99 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 2.12 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Command     create_platform done; 0.14 sec.
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.15 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.3 sec.
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.5 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./DecompressorProject/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./DecompressorProject/solution1/directives.tcl
Execute     set_directive_top -name decompressor_kernel decompressor_kernel 
INFO: [HLS 200-1510] Running: set_directive_top -name decompressor_kernel decompressor_kernel 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Command     ap_part_info done; 0.12 sec.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 20.73 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 13.81 seconds. CPU system time: 0.65 seconds. Elapsed time: 20.73 seconds; current allocated memory: 0.000 MB.
Command ap_source done; error code: 1; 23.44 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1 opened at Wed Oct 09 13:35:16 UTC 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 6.34 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.41 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.53 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Command       ap_part_info done; 0.21 sec.
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 7.09 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 7.84 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Command     create_platform done; 0.32 sec.
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.29 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.35 sec.
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Command     ap_part_info done; 0.36 sec.
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 1.16 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./DecompressorProject/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./DecompressorProject/solution1/directives.tcl
Execute     set_directive_top -name decompressor_kernel decompressor_kernel 
INFO: [HLS 200-1510] Running: set_directive_top -name decompressor_kernel decompressor_kernel 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 5.37 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2.81 seconds. CPU system time: 0.31 seconds. Elapsed time: 5.37 seconds; current allocated memory: 0.000 MB.
Command ap_source done; error code: 1; 14.51 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1 opened at Wed Oct 09 13:36:42 UTC 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 4.06 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.18 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.22 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 4.35 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 4.76 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Command     create_platform done; 0.21 sec.
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.15 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.2 sec.
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.46 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./DecompressorProject/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./DecompressorProject/solution1/directives.tcl
Execute     set_directive_top -name decompressor_kernel decompressor_kernel 
INFO: [HLS 200-1510] Running: set_directive_top -name decompressor_kernel decompressor_kernel 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Command     ap_part_info done; 0.12 sec.
Execute     source run_sim.tcl 
INFO-FLOW: Workspace /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1 opened at Wed Oct 09 14:34:25 UTC 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 3.32 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.31 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.36 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Command       ap_part_info done; 0.13 sec.
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 3.93 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 4.2 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Command     create_platform done; 0.47 sec.
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.42 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.49 sec.
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Command     ap_part_info done; 0.19 sec.
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 1.17 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./DecompressorProject/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./DecompressorProject/solution1/directives.tcl
Execute     set_directive_top -name decompressor_kernel decompressor_kernel 
INFO: [HLS 200-1510] Running: set_directive_top -name decompressor_kernel decompressor_kernel 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Command     ap_part_info done; 0.11 sec.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 3.06 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0.22 seconds. Elapsed time: 3.06 seconds; current allocated memory: 0.000 MB.
Command ap_source done; error code: 1; 8.53 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1 opened at Wed Oct 09 14:36:04 UTC 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 2.9 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.4 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.47 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 3.48 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 3.83 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Command     create_platform done; 0.27 sec.
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.16 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.22 sec.
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.58 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./DecompressorProject/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./DecompressorProject/solution1/directives.tcl
Execute     set_directive_top -name decompressor_kernel decompressor_kernel 
INFO: [HLS 200-1510] Running: set_directive_top -name decompressor_kernel decompressor_kernel 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Command     ap_part_info done; 0.12 sec.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 9.03 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 5.77 seconds. CPU system time: 0.42 seconds. Elapsed time: 9.03 seconds; current allocated memory: 0.000 MB.
Command ap_source done; error code: 1; 13.51 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1 opened at Wed Oct 09 14:37:25 UTC 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 6.11 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.21 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.26 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 6.43 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 6.96 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Command     create_platform done; 0.13 sec.
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.16 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.2 sec.
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.39 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./DecompressorProject/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./DecompressorProject/solution1/directives.tcl
Execute     set_directive_top -name decompressor_kernel decompressor_kernel 
INFO: [HLS 200-1510] Running: set_directive_top -name decompressor_kernel decompressor_kernel 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 11.2 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 6.3 seconds. CPU system time: 0.39 seconds. Elapsed time: 11.2 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 18.66 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1 opened at Wed Oct 09 14:42:49 UTC 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 2.61 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.17 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.21 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.87 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 3.18 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Command     create_platform done; 0.13 sec.
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.11 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.14 sec.
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.35 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./DecompressorProject/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./DecompressorProject/solution1/directives.tcl
Execute     set_directive_top -name decompressor_kernel decompressor_kernel 
INFO: [HLS 200-1510] Running: set_directive_top -name decompressor_kernel decompressor_kernel 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 1.11 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 5.5 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2.27 seconds. CPU system time: 0.34 seconds. Elapsed time: 5.5 seconds; current allocated memory: 0.000 MB.
Command ap_source done; error code: 1; 9.09 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1 opened at Wed Oct 09 14:44:47 UTC 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 3.51 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.13 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.15 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 3.73 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 4.23 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Command     create_platform done; 0.15 sec.
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.16 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.18 sec.
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.43 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./DecompressorProject/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./DecompressorProject/solution1/directives.tcl
Execute     set_directive_top -name decompressor_kernel decompressor_kernel 
INFO: [HLS 200-1510] Running: set_directive_top -name decompressor_kernel decompressor_kernel 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Command     ap_part_info done; 0.14 sec.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 3.97 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2.06 seconds. CPU system time: 0.23 seconds. Elapsed time: 3.97 seconds; current allocated memory: 0.000 MB.
Command ap_source done; error code: 1; 8.84 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1 opened at Wed Oct 09 14:46:33 UTC 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 4.73 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.13 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.15 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 4.96 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 5.62 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Command     create_platform done; 0.12 sec.
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.14 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.18 sec.
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.39 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./DecompressorProject/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./DecompressorProject/solution1/directives.tcl
Execute     set_directive_top -name decompressor_kernel decompressor_kernel 
INFO: [HLS 200-1510] Running: set_directive_top -name decompressor_kernel decompressor_kernel 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Command     ap_part_info done; 0.18 sec.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 4.1 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.92 seconds. CPU system time: 0.23 seconds. Elapsed time: 4.1 seconds; current allocated memory: 0.000 MB.
Command ap_source done; error code: 1; 10.22 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1 opened at Wed Oct 09 14:47:57 UTC 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 2.48 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.29 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.36 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.94 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 3.56 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Command     create_platform done; 0.21 sec.
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.32 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.41 sec.
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Command     ap_part_info done; 0.13 sec.
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.76 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./DecompressorProject/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./DecompressorProject/solution1/directives.tcl
Execute     set_directive_top -name decompressor_kernel decompressor_kernel 
INFO: [HLS 200-1510] Running: set_directive_top -name decompressor_kernel decompressor_kernel 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Command     ap_part_info done; 0.13 sec.
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 1.11 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 5.62 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2.24 seconds. CPU system time: 0.29 seconds. Elapsed time: 5.62 seconds; current allocated memory: 0.000 MB.
Command ap_source done; error code: 1; 10 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1 opened at Wed Oct 09 20:50:46 UTC 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 1.33 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.12 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.14 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.54 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 1.66 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Command     create_platform done; 0.13 sec.
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.27 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./DecompressorProject/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./DecompressorProject/solution1/directives.tcl
Execute     set_directive_top -name decompressor_kernel decompressor_kernel 
INFO: [HLS 200-1510] Running: set_directive_top -name decompressor_kernel decompressor_kernel 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 1.06 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 7.93 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 6.36 seconds. CPU system time: 0.47 seconds. Elapsed time: 7.93 seconds; current allocated memory: 0.000 MB.
Command ap_source done; error code: 1; 9.89 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1 opened at Wed Oct 09 20:53:18 UTC 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 1.24 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.37 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 1.46 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.22 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./DecompressorProject/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./DecompressorProject/solution1/directives.tcl
Execute     set_directive_top -name decompressor_kernel decompressor_kernel 
INFO: [HLS 200-1510] Running: set_directive_top -name decompressor_kernel decompressor_kernel 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 1.05 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 5.64 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 4.27 seconds. CPU system time: 0.35 seconds. Elapsed time: 5.64 seconds; current allocated memory: 0.000 MB.
Command ap_source done; error code: 1; 7.35 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1 opened at Wed Oct 09 21:00:42 UTC 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 1.98 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.12 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.15 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.2 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 2.36 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Command     create_platform done; 0.13 sec.
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.12 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.14 sec.
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.34 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./DecompressorProject/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./DecompressorProject/solution1/directives.tcl
Execute     set_directive_top -name decompressor_kernel decompressor_kernel 
INFO: [HLS 200-1510] Running: set_directive_top -name decompressor_kernel decompressor_kernel 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 1.06 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 8.08 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 6.55 seconds. CPU system time: 0.47 seconds. Elapsed time: 8.08 seconds; current allocated memory: 0.000 MB.
Command ap_source done; error code: 1; 10.81 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1 opened at Wed Oct 09 21:05:40 UTC 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 1.3 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.43 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 1.58 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.23 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./DecompressorProject/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./DecompressorProject/solution1/directives.tcl
Execute     set_directive_top -name decompressor_kernel decompressor_kernel 
INFO: [HLS 200-1510] Running: set_directive_top -name decompressor_kernel decompressor_kernel 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 1.06 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 6.13 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 4.75 seconds. CPU system time: 0.37 seconds. Elapsed time: 6.13 seconds; current allocated memory: 0.000 MB.
Command ap_source done; error code: 1; 7.98 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1 opened at Wed Oct 09 21:08:54 UTC 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 1.76 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.11 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.15 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.98 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 2.07 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Command     create_platform done; 0.13 sec.
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.12 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.14 sec.
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.34 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./DecompressorProject/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./DecompressorProject/solution1/directives.tcl
Execute     set_directive_top -name decompressor_kernel decompressor_kernel 
INFO: [HLS 200-1510] Running: set_directive_top -name decompressor_kernel decompressor_kernel 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 1.06 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 6.25 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 4.79 seconds. CPU system time: 0.44 seconds. Elapsed time: 6.25 seconds; current allocated memory: 0.000 MB.
Command ap_source done; error code: 1; 8.69 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1 opened at Wed Oct 09 21:10:16 UTC 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 1.44 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.58 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 1.7 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.22 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./DecompressorProject/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./DecompressorProject/solution1/directives.tcl
Execute     set_directive_top -name decompressor_kernel decompressor_kernel 
INFO: [HLS 200-1510] Running: set_directive_top -name decompressor_kernel decompressor_kernel 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 1.07 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 5.56 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 4.12 seconds. CPU system time: 0.39 seconds. Elapsed time: 5.56 seconds; current allocated memory: 0.000 MB.
Command ap_source done; error code: 1; 7.5 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1 opened at Wed Oct 09 21:11:50 UTC 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 1.2 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.35 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 1.44 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.22 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./DecompressorProject/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./DecompressorProject/solution1/directives.tcl
Execute     set_directive_top -name decompressor_kernel decompressor_kernel 
INFO: [HLS 200-1510] Running: set_directive_top -name decompressor_kernel decompressor_kernel 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 4.56 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 4.24 seconds. CPU system time: 0.33 seconds. Elapsed time: 4.56 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 6.25 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1 opened at Wed Oct 09 21:14:56 UTC 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 2.39 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.16 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.19 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.66 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 2.93 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Command     create_platform done; 0.26 sec.
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.29 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.38 sec.
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Command     ap_part_info done; 0.12 sec.
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.76 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./DecompressorProject/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./DecompressorProject/solution1/directives.tcl
Execute     set_directive_top -name decompressor_kernel decompressor_kernel 
INFO: [HLS 200-1510] Running: set_directive_top -name decompressor_kernel decompressor_kernel 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Command     ap_part_info done; 0.15 sec.
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 1.09 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 9.2 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 6.04 seconds. CPU system time: 0.45 seconds. Elapsed time: 9.2 seconds; current allocated memory: 0.000 MB.
Command ap_source done; error code: 1; 12.96 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1 opened at Wed Oct 09 21:19:46 UTC 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 2.87 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.23 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.29 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Command       ap_part_info done; 0.17 sec.
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 3.34 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 3.55 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Command     create_platform done; 0.18 sec.
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.16 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.18 sec.
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.43 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./DecompressorProject/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./DecompressorProject/solution1/directives.tcl
Execute     set_directive_top -name decompressor_kernel decompressor_kernel 
INFO: [HLS 200-1510] Running: set_directive_top -name decompressor_kernel decompressor_kernel 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 6.9 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 4.27 seconds. CPU system time: 0.26 seconds. Elapsed time: 6.9 seconds; current allocated memory: 0.000 MB.
Command ap_source done; error code: 1; 10.92 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1 opened at Wed Oct 09 21:21:04 UTC 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 2.34 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.12 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.14 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.55 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 2.97 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Command     create_platform done; 0.13 sec.
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.12 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.14 sec.
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.34 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./DecompressorProject/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./DecompressorProject/solution1/directives.tcl
Execute     set_directive_top -name decompressor_kernel decompressor_kernel 
INFO: [HLS 200-1510] Running: set_directive_top -name decompressor_kernel decompressor_kernel 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 1.09 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 8.76 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 6.21 seconds. CPU system time: 0.42 seconds. Elapsed time: 8.76 seconds; current allocated memory: 0.000 MB.
Command ap_source done; error code: 1; 12.16 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1 opened at Wed Oct 09 21:23:39 UTC 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 2.13 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.15 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.17 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.37 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 2.56 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Command     create_platform done; 0.12 sec.
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.11 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.15 sec.
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.34 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./DecompressorProject/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./DecompressorProject/solution1/directives.tcl
Execute     set_directive_top -name decompressor_kernel decompressor_kernel 
INFO: [HLS 200-1510] Running: set_directive_top -name decompressor_kernel decompressor_kernel 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 4.84 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 4.05 seconds. CPU system time: 0.28 seconds. Elapsed time: 4.84 seconds; current allocated memory: 0.000 MB.
Command ap_source done; error code: 1; 7.79 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1 opened at Wed Oct 09 21:24:19 UTC 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 2.66 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.12 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.15 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.87 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 3.07 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Command     create_platform done; 0.14 sec.
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.11 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.14 sec.
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.35 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./DecompressorProject/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./DecompressorProject/solution1/directives.tcl
Execute     set_directive_top -name decompressor_kernel decompressor_kernel 
INFO: [HLS 200-1510] Running: set_directive_top -name decompressor_kernel decompressor_kernel 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 1.06 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 8.81 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 6.33 seconds. CPU system time: 0.4 seconds. Elapsed time: 8.81 seconds; current allocated memory: 0.000 MB.
Command ap_source done; error code: 1; 12.29 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1 opened at Wed Oct 09 21:27:31 UTC 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 2.88 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.29 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.35 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 3.32 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 3.66 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Command     create_platform done; 0.16 sec.
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.11 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.14 sec.
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.36 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./DecompressorProject/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./DecompressorProject/solution1/directives.tcl
Execute     set_directive_top -name decompressor_kernel decompressor_kernel 
INFO: [HLS 200-1510] Running: set_directive_top -name decompressor_kernel decompressor_kernel 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Command     ap_part_info done; 0.12 sec.
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 1.09 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 10.42 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 6.31 seconds. CPU system time: 0.44 seconds. Elapsed time: 10.42 seconds; current allocated memory: 0.000 MB.
Command ap_source done; error code: 1; 14.52 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1 opened at Wed Oct 09 21:29:24 UTC 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 1.63 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.91 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 2.18 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Command     create_platform done; 0.14 sec.
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.11 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.14 sec.
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.36 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./DecompressorProject/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./DecompressorProject/solution1/directives.tcl
Execute     set_directive_top -name decompressor_kernel decompressor_kernel 
INFO: [HLS 200-1510] Running: set_directive_top -name decompressor_kernel decompressor_kernel 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 1.06 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 6.78 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 5.07 seconds. CPU system time: 0.4 seconds. Elapsed time: 6.78 seconds; current allocated memory: 0.000 MB.
Command ap_source done; error code: 1; 9.35 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1 opened at Wed Oct 09 21:30:49 UTC 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 1.86 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.15 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.19 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.12 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 2.28 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Command     create_platform done; 0.12 sec.
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.11 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.14 sec.
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.31 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./DecompressorProject/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./DecompressorProject/solution1/directives.tcl
Execute     set_directive_top -name decompressor_kernel decompressor_kernel 
INFO: [HLS 200-1510] Running: set_directive_top -name decompressor_kernel decompressor_kernel 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 1.1 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 9.75 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 6.3 seconds. CPU system time: 0.41 seconds. Elapsed time: 9.75 seconds; current allocated memory: 0.000 MB.
Command ap_source done; error code: 1; 12.38 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1 opened at Wed Oct 09 21:37:46 UTC 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 3.01 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.16 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.21 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Command       ap_part_info done; 0.12 sec.
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 3.34 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 3.6 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Command     create_platform done; 0.15 sec.
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.14 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.17 sec.
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.39 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./DecompressorProject/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./DecompressorProject/solution1/directives.tcl
Execute     set_directive_top -name decompressor_kernel decompressor_kernel 
INFO: [HLS 200-1510] Running: set_directive_top -name decompressor_kernel decompressor_kernel 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Command     ap_part_info done; 0.17 sec.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 5.27 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 4.11 seconds. CPU system time: 0.27 seconds. Elapsed time: 5.27 seconds; current allocated memory: 0.000 MB.
Command ap_source done; error code: 1; 9.35 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1 opened at Wed Oct 09 21:38:38 UTC 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 3.15 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.12 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.15 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 3.37 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 3.74 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Command     create_platform done; 0.13 sec.
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.12 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.16 sec.
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.38 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./DecompressorProject/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./DecompressorProject/solution1/directives.tcl
Execute     set_directive_top -name decompressor_kernel decompressor_kernel 
INFO: [HLS 200-1510] Running: set_directive_top -name decompressor_kernel decompressor_kernel 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 7.23 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 4.16 seconds. CPU system time: 0.28 seconds. Elapsed time: 7.23 seconds; current allocated memory: 0.000 MB.
Command ap_source done; error code: 1; 11.43 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1 opened at Wed Oct 09 21:40:07 UTC 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 3.48 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.16 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.19 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 3.75 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 4.15 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Command     create_platform done; 0.2 sec.
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.14 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.17 sec.
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.45 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./DecompressorProject/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./DecompressorProject/solution1/directives.tcl
Execute     set_directive_top -name decompressor_kernel decompressor_kernel 
INFO: [HLS 200-1510] Running: set_directive_top -name decompressor_kernel decompressor_kernel 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 1.09 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 12.83 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 6.36 seconds. CPU system time: 0.45 seconds. Elapsed time: 12.83 seconds; current allocated memory: 0.000 MB.
Command ap_source done; error code: 1; 17.52 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1 opened at Wed Oct 09 21:44:47 UTC 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 2.02 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.12 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.15 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.24 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 2.39 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Command     create_platform done; 0.15 sec.
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.11 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.14 sec.
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.35 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./DecompressorProject/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./DecompressorProject/solution1/directives.tcl
Execute     set_directive_top -name decompressor_kernel decompressor_kernel 
INFO: [HLS 200-1510] Running: set_directive_top -name decompressor_kernel decompressor_kernel 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Command     ap_part_info done; 0.13 sec.
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 1.08 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 8.95 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 6.31 seconds. CPU system time: 0.47 seconds. Elapsed time: 8.95 seconds; current allocated memory: 0.000 MB.
Command ap_source done; error code: 1; 11.75 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1 opened at Wed Oct 09 21:52:37 UTC 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 2.27 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.12 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.15 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.49 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 2.72 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Command     create_platform done; 0.11 sec.
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.14 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.16 sec.
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.35 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./DecompressorProject/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./DecompressorProject/solution1/directives.tcl
Execute     set_directive_top -name decompressor_kernel decompressor_kernel 
INFO: [HLS 200-1510] Running: set_directive_top -name decompressor_kernel decompressor_kernel 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Command     ap_part_info done; 0.18 sec.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 4.92 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 3.77 seconds. CPU system time: 0.29 seconds. Elapsed time: 4.92 seconds; current allocated memory: 0.000 MB.
Command ap_source done; error code: 1; 8.07 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1 opened at Wed Oct 09 21:53:51 UTC 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 2.79 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.15 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 3.01 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 3.34 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Command     create_platform done; 0.13 sec.
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.12 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.15 sec.
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.4 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./DecompressorProject/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./DecompressorProject/solution1/directives.tcl
Execute     set_directive_top -name decompressor_kernel decompressor_kernel 
INFO: [HLS 200-1510] Running: set_directive_top -name decompressor_kernel decompressor_kernel 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Command     ap_part_info done; 0.11 sec.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 4.66 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 3.99 seconds. CPU system time: 0.29 seconds. Elapsed time: 4.66 seconds; current allocated memory: 0.000 MB.
Command ap_source done; error code: 1; 8.48 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1 opened at Wed Oct 09 21:57:02 UTC 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 2.7 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.11 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.14 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.91 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 3.29 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Command     create_platform done; 0.14 sec.
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.13 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.15 sec.
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.37 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./DecompressorProject/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./DecompressorProject/solution1/directives.tcl
Execute     set_directive_top -name decompressor_kernel decompressor_kernel 
INFO: [HLS 200-1510] Running: set_directive_top -name decompressor_kernel decompressor_kernel 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 5.68 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 4.07 seconds. CPU system time: 0.28 seconds. Elapsed time: 5.68 seconds; current allocated memory: 0.000 MB.
Command ap_source done; error code: 1; 9.42 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1 opened at Wed Oct 09 21:59:32 UTC 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 2.76 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.13 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.16 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.99 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 3.3 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Command     create_platform done; 0.16 sec.
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.14 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.17 sec.
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Command     ap_part_info done; 0.11 sec.
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.44 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./DecompressorProject/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./DecompressorProject/solution1/directives.tcl
Execute     set_directive_top -name decompressor_kernel decompressor_kernel 
INFO: [HLS 200-1510] Running: set_directive_top -name decompressor_kernel decompressor_kernel 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Command     ap_part_info done; 0.15 sec.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 5.97 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 4.22 seconds. CPU system time: 0.28 seconds. Elapsed time: 5.97 seconds; current allocated memory: 0.000 MB.
Command ap_source done; error code: 1; 9.79 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1 opened at Wed Oct 09 22:01:37 UTC 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 2.89 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.11 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.15 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 3.11 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 3.37 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Command     create_platform done; 0.17 sec.
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.25 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.3 sec.
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.88 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./DecompressorProject/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./DecompressorProject/solution1/directives.tcl
Execute     set_directive_top -name decompressor_kernel decompressor_kernel 
INFO: [HLS 200-1510] Running: set_directive_top -name decompressor_kernel decompressor_kernel 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Command     ap_part_info done; 0.11 sec.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 5.26 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 3.83 seconds. CPU system time: 0.3 seconds. Elapsed time: 5.26 seconds; current allocated memory: 0.000 MB.
Command ap_source done; error code: 1; 9.61 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1 opened at Wed Oct 09 22:04:17 UTC 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 2.19 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.32 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.37 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Command       ap_part_info done; 0.15 sec.
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.72 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 3.06 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Command     create_platform done; 0.5 sec.
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.36 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.47 sec.
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Command     ap_part_info done; 0.13 sec.
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 1.11 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./DecompressorProject/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./DecompressorProject/solution1/directives.tcl
Execute     set_directive_top -name decompressor_kernel decompressor_kernel 
INFO: [HLS 200-1510] Running: set_directive_top -name decompressor_kernel decompressor_kernel 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Command     ap_part_info done; 0.13 sec.
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 1.09 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 13.41 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 6.5 seconds. CPU system time: 0.41 seconds. Elapsed time: 13.41 seconds; current allocated memory: 0.000 MB.
Command ap_source done; error code: 1; 17.66 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1 opened at Wed Oct 09 22:05:28 UTC 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 2.43 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.12 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.14 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.64 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 2.92 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Command     create_platform done; 0.13 sec.
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.16 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.19 sec.
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.38 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./DecompressorProject/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./DecompressorProject/solution1/directives.tcl
Execute     set_directive_top -name decompressor_kernel decompressor_kernel 
INFO: [HLS 200-1510] Running: set_directive_top -name decompressor_kernel decompressor_kernel 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 1.07 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 8.58 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 6.38 seconds. CPU system time: 0.45 seconds. Elapsed time: 8.58 seconds; current allocated memory: 0.000 MB.
Command ap_source done; error code: 1; 11.96 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1 opened at Wed Oct 09 22:24:44 UTC 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 2.8 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.11 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.14 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.99 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 3.32 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Command     create_platform done; 0.12 sec.
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.11 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.13 sec.
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.35 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./DecompressorProject/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./DecompressorProject/solution1/directives.tcl
Execute     set_directive_top -name decompressor_kernel decompressor_kernel 
INFO: [HLS 200-1510] Running: set_directive_top -name decompressor_kernel decompressor_kernel 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Command     ap_part_info done; 0.12 sec.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 5.47 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 4.08 seconds. CPU system time: 0.3 seconds. Elapsed time: 5.47 seconds; current allocated memory: 0.000 MB.
Command ap_source done; error code: 1; 9.17 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1 opened at Wed Oct 09 22:26:18 UTC 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 2.2 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.12 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.14 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.41 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 2.59 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Command     create_platform done; 0.12 sec.
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.11 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.14 sec.
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.32 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./DecompressorProject/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./DecompressorProject/solution1/directives.tcl
Execute     set_directive_top -name decompressor_kernel decompressor_kernel 
INFO: [HLS 200-1510] Running: set_directive_top -name decompressor_kernel decompressor_kernel 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Command     ap_part_info done; 0.12 sec.
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 1.08 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 8.66 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 6.42 seconds. CPU system time: 0.48 seconds. Elapsed time: 8.66 seconds; current allocated memory: 0.000 MB.
Command ap_source done; error code: 1; 11.64 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1 opened at Wed Oct 09 22:27:38 UTC 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 2.12 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.11 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.15 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.37 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 2.54 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Command     create_platform done; 0.13 sec.
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.15 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.19 sec.
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.38 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./DecompressorProject/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./DecompressorProject/solution1/directives.tcl
Execute     set_directive_top -name decompressor_kernel decompressor_kernel 
INFO: [HLS 200-1510] Running: set_directive_top -name decompressor_kernel decompressor_kernel 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 4.9 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 4.21 seconds. CPU system time: 0.3 seconds. Elapsed time: 4.9 seconds; current allocated memory: 0.000 MB.
Command ap_source done; error code: 1; 7.87 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1 opened at Wed Oct 09 22:29:48 UTC 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 2.21 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.12 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.15 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.43 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 2.74 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Command     create_platform done; 0.15 sec.
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.11 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.14 sec.
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.37 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./DecompressorProject/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./DecompressorProject/solution1/directives.tcl
Execute     set_directive_top -name decompressor_kernel decompressor_kernel 
INFO: [HLS 200-1510] Running: set_directive_top -name decompressor_kernel decompressor_kernel 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Command     ap_part_info done; 0.17 sec.
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 1.11 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 10.8 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 6.47 seconds. CPU system time: 0.49 seconds. Elapsed time: 10.8 seconds; current allocated memory: 0.000 MB.
Command ap_source done; error code: 1; 13.99 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1 opened at Wed Oct 09 22:34:41 UTC 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 2.07 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.12 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.18 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.31 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 2.52 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Command     create_platform done; 0.13 sec.
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.12 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.16 sec.
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.34 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./DecompressorProject/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./DecompressorProject/solution1/directives.tcl
Execute     set_directive_top -name decompressor_kernel decompressor_kernel 
INFO: [HLS 200-1510] Running: set_directive_top -name decompressor_kernel decompressor_kernel 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 4.64 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 4.01 seconds. CPU system time: 0.3 seconds. Elapsed time: 4.64 seconds; current allocated memory: 0.000 MB.
Command ap_source done; error code: 1; 7.54 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1 opened at Wed Oct 09 22:35:59 UTC 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 2.54 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.12 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.15 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.75 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 2.94 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Command     create_platform done; 0.13 sec.
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.11 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.14 sec.
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.32 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./DecompressorProject/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./DecompressorProject/solution1/directives.tcl
Execute     set_directive_top -name decompressor_kernel decompressor_kernel 
INFO: [HLS 200-1510] Running: set_directive_top -name decompressor_kernel decompressor_kernel 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 1.09 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 10.15 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 6.16 seconds. CPU system time: 0.44 seconds. Elapsed time: 10.15 seconds; current allocated memory: 0.000 MB.
Command ap_source done; error code: 1; 13.48 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1 opened at Wed Oct 09 22:38:02 UTC 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 2.76 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.25 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.31 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Command       ap_part_info done; 0.12 sec.
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 3.2 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 3.6 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Command     create_platform done; 0.17 sec.
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.11 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.14 sec.
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.37 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./DecompressorProject/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./DecompressorProject/solution1/directives.tcl
Execute     set_directive_top -name decompressor_kernel decompressor_kernel 
INFO: [HLS 200-1510] Running: set_directive_top -name decompressor_kernel decompressor_kernel 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Command     ap_part_info done; 0.13 sec.
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 1.08 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 10.61 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 6.3 seconds. CPU system time: 0.47 seconds. Elapsed time: 10.61 seconds; current allocated memory: 0.000 MB.
Command ap_source done; error code: 1; 14.65 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1 opened at Wed Oct 09 22:43:32 UTC 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 1.99 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.11 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.16 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.21 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 2.36 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Command     create_platform done; 0.12 sec.
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.11 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.13 sec.
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.32 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./DecompressorProject/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./DecompressorProject/solution1/directives.tcl
Execute     set_directive_top -name decompressor_kernel decompressor_kernel 
INFO: [HLS 200-1510] Running: set_directive_top -name decompressor_kernel decompressor_kernel 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 1.08 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 9.94 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 6.98 seconds. CPU system time: 0.48 seconds. Elapsed time: 9.94 seconds; current allocated memory: 0.000 MB.
Command ap_source done; error code: 1; 12.66 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1 opened at Wed Oct 09 22:44:45 UTC 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 2.14 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.12 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.14 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.36 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 2.51 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Command     create_platform done; 0.13 sec.
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.23 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.28 sec.
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.5 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./DecompressorProject/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./DecompressorProject/solution1/directives.tcl
Execute     set_directive_top -name decompressor_kernel decompressor_kernel 
INFO: [HLS 200-1510] Running: set_directive_top -name decompressor_kernel decompressor_kernel 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Command     ap_part_info done; 0.13 sec.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 5.32 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 4.46 seconds. CPU system time: 0.34 seconds. Elapsed time: 5.32 seconds; current allocated memory: 0.000 MB.
Command ap_source done; error code: 1; 8.42 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1 opened at Wed Oct 09 22:45:30 UTC 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 3.5 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.13 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.18 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 3.73 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 4.09 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Command     create_platform done; 0.11 sec.
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.12 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.14 sec.
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.3 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./DecompressorProject/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./DecompressorProject/solution1/directives.tcl
Execute     set_directive_top -name decompressor_kernel decompressor_kernel 
INFO: [HLS 200-1510] Running: set_directive_top -name decompressor_kernel decompressor_kernel 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Command     ap_part_info done; 0.12 sec.
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 1.07 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 9.7 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 6.22 seconds. CPU system time: 0.46 seconds. Elapsed time: 9.7 seconds; current allocated memory: 0.000 MB.
Command ap_source done; error code: 1; 14.16 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1 opened at Wed Oct 09 22:53:24 UTC 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 2.43 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.14 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.18 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.69 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 2.93 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Command     create_platform done; 0.12 sec.
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.11 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.14 sec.
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.32 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./DecompressorProject/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./DecompressorProject/solution1/directives.tcl
Execute     set_directive_top -name decompressor_kernel decompressor_kernel 
INFO: [HLS 200-1510] Running: set_directive_top -name decompressor_kernel decompressor_kernel 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 7.32 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 6.11 seconds. CPU system time: 0.38 seconds. Elapsed time: 7.32 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 10.63 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1 opened at Wed Oct 09 22:57:11 UTC 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 2.02 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.11 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.15 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.24 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 2.58 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Command     create_platform done; 0.12 sec.
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.11 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.14 sec.
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.33 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./DecompressorProject/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./DecompressorProject/solution1/directives.tcl
Execute     set_directive_top -name decompressor_kernel decompressor_kernel 
INFO: [HLS 200-1510] Running: set_directive_top -name decompressor_kernel decompressor_kernel 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 1.08 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 9.62 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 6.53 seconds. CPU system time: 0.41 seconds. Elapsed time: 9.62 seconds; current allocated memory: 0.000 MB.
Command ap_source done; error code: 1; 12.61 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1 opened at Wed Oct 09 22:59:28 UTC 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 2.25 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.23 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.27 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Command       ap_part_info done; 0.13 sec.
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.68 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 3.45 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Command     create_platform done; 0.25 sec.
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.19 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.26 sec.
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.57 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./DecompressorProject/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./DecompressorProject/solution1/directives.tcl
Execute     set_directive_top -name decompressor_kernel decompressor_kernel 
INFO: [HLS 200-1510] Running: set_directive_top -name decompressor_kernel decompressor_kernel 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Command     ap_part_info done; 0.14 sec.
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 7.54 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 6.3 seconds. CPU system time: 0.39 seconds. Elapsed time: 7.54 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 11.83 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1 opened at Wed Oct 09 23:01:31 UTC 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 2.36 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.12 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.14 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.57 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 2.82 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Command     create_platform done; 0.11 sec.
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.11 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.13 sec.
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.31 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./DecompressorProject/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./DecompressorProject/solution1/directives.tcl
Execute     set_directive_top -name decompressor_kernel decompressor_kernel 
INFO: [HLS 200-1510] Running: set_directive_top -name decompressor_kernel decompressor_kernel 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 8.33 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 6.36 seconds. CPU system time: 0.38 seconds. Elapsed time: 8.33 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 11.52 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1 opened at Wed Oct 09 23:04:10 UTC 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 2.32 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.11 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.14 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.53 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 2.77 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Command     create_platform done; 0.15 sec.
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.11 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.14 sec.
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.35 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./DecompressorProject/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./DecompressorProject/solution1/directives.tcl
Execute     set_directive_top -name decompressor_kernel decompressor_kernel 
INFO: [HLS 200-1510] Running: set_directive_top -name decompressor_kernel decompressor_kernel 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 6.16 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 4.11 seconds. CPU system time: 0.29 seconds. Elapsed time: 6.16 seconds; current allocated memory: 0.000 MB.
Command ap_source done; error code: 1; 9.36 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1 opened at Wed Oct 09 23:05:15 UTC 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 2.97 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.19 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.25 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Command       ap_part_info done; 0.17 sec.
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 3.39 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 3.61 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Command     create_platform done; 0.23 sec.
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.18 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.23 sec.
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.52 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./DecompressorProject/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./DecompressorProject/solution1/directives.tcl
Execute     set_directive_top -name decompressor_kernel decompressor_kernel 
INFO: [HLS 200-1510] Running: set_directive_top -name decompressor_kernel decompressor_kernel 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 5.82 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 4.04 seconds. CPU system time: 0.28 seconds. Elapsed time: 5.82 seconds; current allocated memory: 0.000 MB.
Command ap_source done; error code: 1; 10.01 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1 opened at Wed Oct 09 23:06:17 UTC 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 2.75 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.11 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.15 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.96 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 3.48 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Command     create_platform done; 0.12 sec.
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.12 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.15 sec.
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.33 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./DecompressorProject/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./DecompressorProject/solution1/directives.tcl
Execute     set_directive_top -name decompressor_kernel decompressor_kernel 
INFO: [HLS 200-1510] Running: set_directive_top -name decompressor_kernel decompressor_kernel 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 4.57 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 4.08 seconds. CPU system time: 0.27 seconds. Elapsed time: 4.57 seconds; current allocated memory: 0.000 MB.
Command ap_source done; error code: 1; 8.48 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1 opened at Wed Oct 09 23:07:58 UTC 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 2.93 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.13 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.16 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 3.16 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 3.51 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Command     create_platform done; 0.14 sec.
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.13 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.16 sec.
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.37 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./DecompressorProject/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./DecompressorProject/solution1/directives.tcl
Execute     set_directive_top -name decompressor_kernel decompressor_kernel 
INFO: [HLS 200-1510] Running: set_directive_top -name decompressor_kernel decompressor_kernel 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Command     ap_part_info done; 0.15 sec.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 5.04 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 4.04 seconds. CPU system time: 0.29 seconds. Elapsed time: 5.04 seconds; current allocated memory: 0.000 MB.
Command ap_source done; error code: 1; 8.98 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1 opened at Wed Oct 09 23:08:52 UTC 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 1.54 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.71 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 1.87 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.26 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./DecompressorProject/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./DecompressorProject/solution1/directives.tcl
Execute     set_directive_top -name decompressor_kernel decompressor_kernel 
INFO: [HLS 200-1510] Running: set_directive_top -name decompressor_kernel decompressor_kernel 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 5.91 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 5 seconds. CPU system time: 0.35 seconds. Elapsed time: 5.91 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 8.16 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1 opened at Wed Oct 09 23:17:14 UTC 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 1.95 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.12 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.15 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.16 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 2.39 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Command     create_platform done; 0.12 sec.
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.11 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.14 sec.
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.32 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./DecompressorProject/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./DecompressorProject/solution1/directives.tcl
Execute     set_directive_top -name decompressor_kernel decompressor_kernel 
INFO: [HLS 200-1510] Running: set_directive_top -name decompressor_kernel decompressor_kernel 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Command     ap_part_info done; 0.13 sec.
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 9.14 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 6.34 seconds. CPU system time: 0.37 seconds. Elapsed time: 9.14 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 11.91 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1 opened at Wed Oct 09 23:25:07 UTC 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 2.45 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.12 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.14 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.64 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 2.88 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Command     create_platform done; 0.12 sec.
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.11 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.14 sec.
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.32 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./DecompressorProject/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./DecompressorProject/solution1/directives.tcl
Execute     set_directive_top -name decompressor_kernel decompressor_kernel 
INFO: [HLS 200-1510] Running: set_directive_top -name decompressor_kernel decompressor_kernel 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 7.96 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 6.31 seconds. CPU system time: 0.41 seconds. Elapsed time: 7.96 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 11.88 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1 opened at Thu Oct 10 10:54:44 UTC 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 2.3 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.23 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.27 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.88 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 3.33 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Command     create_platform done; 0.17 sec.
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.14 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.17 sec.
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.41 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./DecompressorProject/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./DecompressorProject/solution1/directives.tcl
Execute     set_directive_top -name decompressor_kernel decompressor_kernel 
INFO: [HLS 200-1510] Running: set_directive_top -name decompressor_kernel decompressor_kernel 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 0.94 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.34 seconds. CPU system time: 0.17 seconds. Elapsed time: 0.94 seconds; current allocated memory: 0.000 MB.
Command ap_source done; error code: 1; 4.74 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1 opened at Thu Oct 10 10:55:58 UTC 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 1.96 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.13 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.17 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.19 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 2.34 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Command     create_platform done; 0.13 sec.
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.11 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.14 sec.
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.34 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./DecompressorProject/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./DecompressorProject/solution1/directives.tcl
Execute     set_directive_top -name decompressor_kernel decompressor_kernel 
INFO: [HLS 200-1510] Running: set_directive_top -name decompressor_kernel decompressor_kernel 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 7.83 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 6.52 seconds. CPU system time: 0.42 seconds. Elapsed time: 7.83 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 10.59 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1 opened at Thu Oct 10 10:59:28 UTC 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 1.83 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.96 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 2.05 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.23 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./DecompressorProject/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./DecompressorProject/solution1/directives.tcl
Execute     set_directive_top -name decompressor_kernel decompressor_kernel 
INFO: [HLS 200-1510] Running: set_directive_top -name decompressor_kernel decompressor_kernel 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 7.5 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 6.11 seconds. CPU system time: 0.41 seconds. Elapsed time: 7.5 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 9.82 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1 opened at Thu Oct 10 11:05:41 UTC 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 2.06 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.12 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.15 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.28 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 2.45 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Command     create_platform done; 0.12 sec.
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.15 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.17 sec.
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.36 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./DecompressorProject/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./DecompressorProject/solution1/directives.tcl
Execute     set_directive_top -name decompressor_kernel decompressor_kernel 
INFO: [HLS 200-1510] Running: set_directive_top -name decompressor_kernel decompressor_kernel 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 7.56 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 6.24 seconds. CPU system time: 0.41 seconds. Elapsed time: 7.56 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 10.4 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1 opened at Thu Oct 10 11:26:18 UTC 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 2.76 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.11 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.14 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.98 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 3.17 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Command     create_platform done; 0.14 sec.
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.11 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.13 sec.
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.35 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./DecompressorProject/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./DecompressorProject/solution1/directives.tcl
Execute     set_directive_top -name decompressor_kernel decompressor_kernel 
INFO: [HLS 200-1510] Running: set_directive_top -name decompressor_kernel decompressor_kernel 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 0.52 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.24 seconds. CPU system time: 0.13 seconds. Elapsed time: 0.52 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 4.09 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1 opened at Thu Oct 10 11:27:54 UTC 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 2.11 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.14 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.17 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.36 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 2.53 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Command     create_platform done; 0.13 sec.
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.12 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.14 sec.
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.33 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./DecompressorProject/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./DecompressorProject/solution1/directives.tcl
Execute     set_directive_top -name decompressor_kernel decompressor_kernel 
INFO: [HLS 200-1510] Running: set_directive_top -name decompressor_kernel decompressor_kernel 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Command     ap_part_info done; 0.12 sec.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 3.26 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.99 seconds. CPU system time: 0.24 seconds. Elapsed time: 3.26 seconds; current allocated memory: 0.000 MB.
Command ap_source done; error code: 1; 6.21 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1 opened at Thu Oct 10 11:29:36 UTC 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 2.08 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.11 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.15 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.29 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 2.51 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Command     create_platform done; 0.12 sec.
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.12 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.14 sec.
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.33 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./DecompressorProject/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./DecompressorProject/solution1/directives.tcl
Execute     set_directive_top -name decompressor_kernel decompressor_kernel 
INFO: [HLS 200-1510] Running: set_directive_top -name decompressor_kernel decompressor_kernel 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 2.47 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.91 seconds. CPU system time: 0.19 seconds. Elapsed time: 2.47 seconds; current allocated memory: 0.000 MB.
Command ap_source done; error code: 1; 5.36 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1 opened at Thu Oct 10 11:30:01 UTC 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 2.67 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.12 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.16 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.91 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 3.15 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Command     create_platform done; 0.13 sec.
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.11 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.14 sec.
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.34 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./DecompressorProject/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./DecompressorProject/solution1/directives.tcl
Execute     set_directive_top -name decompressor_kernel decompressor_kernel 
INFO: [HLS 200-1510] Running: set_directive_top -name decompressor_kernel decompressor_kernel 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 2.42 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.99 seconds. CPU system time: 0.22 seconds. Elapsed time: 2.42 seconds; current allocated memory: 0.000 MB.
Command ap_source done; error code: 1; 6.05 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1 opened at Thu Oct 10 11:32:23 UTC 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 2.13 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.17 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.2 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.4 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 2.58 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Command     create_platform done; 0.14 sec.
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.12 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.14 sec.
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.37 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./DecompressorProject/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./DecompressorProject/solution1/directives.tcl
Execute     set_directive_top -name decompressor_kernel decompressor_kernel 
INFO: [HLS 200-1510] Running: set_directive_top -name decompressor_kernel decompressor_kernel 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Command     ap_part_info done; 0.12 sec.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 2.58 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.99 seconds. CPU system time: 0.23 seconds. Elapsed time: 2.58 seconds; current allocated memory: 0.000 MB.
Command ap_source done; error code: 1; 5.62 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1 opened at Thu Oct 10 11:34:07 UTC 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 2.03 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.16 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.19 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.28 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 2.47 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Command     create_platform done; 0.13 sec.
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.11 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.14 sec.
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.34 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./DecompressorProject/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./DecompressorProject/solution1/directives.tcl
Execute     set_directive_top -name decompressor_kernel decompressor_kernel 
INFO: [HLS 200-1510] Running: set_directive_top -name decompressor_kernel decompressor_kernel 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Command     ap_part_info done; 0.12 sec.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 2.49 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.98 seconds. CPU system time: 0.22 seconds. Elapsed time: 2.49 seconds; current allocated memory: 0.000 MB.
Command ap_source done; error code: 1; 5.36 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1 opened at Thu Oct 10 11:35:24 UTC 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 2.09 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.12 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.14 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.31 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 2.45 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Command     create_platform done; 0.13 sec.
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.12 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.14 sec.
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.35 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./DecompressorProject/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./DecompressorProject/solution1/directives.tcl
Execute     set_directive_top -name decompressor_kernel decompressor_kernel 
INFO: [HLS 200-1510] Running: set_directive_top -name decompressor_kernel decompressor_kernel 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 2.68 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2.19 seconds. CPU system time: 0.21 seconds. Elapsed time: 2.68 seconds; current allocated memory: 0.000 MB.
Command ap_source done; error code: 1; 5.52 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1 opened at Thu Oct 10 12:01:52 UTC 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 2.17 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.27 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.31 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Command       ap_part_info done; 0.12 sec.
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.6 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 2.91 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Command     create_platform done; 0.19 sec.
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.18 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.22 sec.
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.47 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./DecompressorProject/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./DecompressorProject/solution1/directives.tcl
Execute     set_directive_top -name decompressor_kernel decompressor_kernel 
INFO: [HLS 200-1510] Running: set_directive_top -name decompressor_kernel decompressor_kernel 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Command     ap_part_info done; 0.14 sec.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 2.82 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2.06 seconds. CPU system time: 0.25 seconds. Elapsed time: 2.82 seconds; current allocated memory: 0.000 MB.
Command ap_source done; error code: 1; 6.26 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1 opened at Thu Oct 10 12:02:44 UTC 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 2.22 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.12 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.15 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.44 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 2.62 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Command     create_platform done; 0.13 sec.
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.11 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.14 sec.
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.38 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./DecompressorProject/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./DecompressorProject/solution1/directives.tcl
Execute     set_directive_top -name decompressor_kernel decompressor_kernel 
INFO: [HLS 200-1510] Running: set_directive_top -name decompressor_kernel decompressor_kernel 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Command     ap_part_info done; 0.12 sec.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 3.27 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2.08 seconds. CPU system time: 0.24 seconds. Elapsed time: 3.27 seconds; current allocated memory: 0.000 MB.
Command ap_source done; error code: 1; 6.34 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1 opened at Thu Oct 10 12:04:23 UTC 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 2.12 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.11 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.15 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.33 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 2.61 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Command     create_platform done; 0.12 sec.
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.2 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.24 sec.
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.42 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./DecompressorProject/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./DecompressorProject/solution1/directives.tcl
Execute     set_directive_top -name decompressor_kernel decompressor_kernel 
INFO: [HLS 200-1510] Running: set_directive_top -name decompressor_kernel decompressor_kernel 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Command     ap_part_info done; 0.13 sec.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 2.87 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2.05 seconds. CPU system time: 0.21 seconds. Elapsed time: 2.87 seconds; current allocated memory: 0.000 MB.
Command ap_source done; error code: 1; 6 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1 opened at Thu Oct 10 12:05:12 UTC 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 1.54 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Command       ap_part_info done; 0.11 sec.
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.77 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 1.86 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Command     create_platform done; 0.13 sec.
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.27 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./DecompressorProject/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./DecompressorProject/solution1/directives.tcl
Execute     set_directive_top -name decompressor_kernel decompressor_kernel 
INFO: [HLS 200-1510] Running: set_directive_top -name decompressor_kernel decompressor_kernel 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 2.08 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.72 seconds. CPU system time: 0.27 seconds. Elapsed time: 2.08 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 4.25 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1 opened at Thu Oct 10 12:28:22 UTC 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 2.27 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.12 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.15 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.5 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 2.77 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Command     create_platform done; 0.14 sec.
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.12 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.16 sec.
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.38 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./DecompressorProject/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./DecompressorProject/solution1/directives.tcl
Execute     set_directive_top -name decompressor_kernel decompressor_kernel 
INFO: [HLS 200-1510] Running: set_directive_top -name decompressor_kernel decompressor_kernel 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 3.37 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2.49 seconds. CPU system time: 0.35 seconds. Elapsed time: 3.37 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 6.55 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1 opened at Thu Oct 10 12:30:58 UTC 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 1.93 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.15 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.2 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.21 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 2.39 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Command     create_platform done; 0.2 sec.
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.11 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.15 sec.
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.44 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./DecompressorProject/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./DecompressorProject/solution1/directives.tcl
Execute     set_directive_top -name decompressor_kernel decompressor_kernel 
INFO: [HLS 200-1510] Running: set_directive_top -name decompressor_kernel decompressor_kernel 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 2.77 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0.22 seconds. Elapsed time: 2.77 seconds; current allocated memory: 0.000 MB.
Command ap_source done; error code: 1; 5.86 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1 opened at Fri Oct 11 10:49:46 UTC 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 2.39 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.42 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.45 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Command       ap_part_info done; 0.25 sec.
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 3.22 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 3.48 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Command     create_platform done; 0.48 sec.
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.7 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./DecompressorProject/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./DecompressorProject/solution1/directives.tcl
Execute     set_directive_top -name decompressor_kernel decompressor_kernel 
INFO: [HLS 200-1510] Running: set_directive_top -name decompressor_kernel decompressor_kernel 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 0.59 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.34 seconds. CPU system time: 0.15 seconds. Elapsed time: 0.59 seconds; current allocated memory: 0.000 MB.
Command ap_source done; error code: 1; 4.86 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1 opened at Fri Oct 11 10:54:32 UTC 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 3.98 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.12 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.14 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 4.22 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 4.83 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Command     create_platform done; 0.24 sec.
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.11 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.14 sec.
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Command     ap_part_info done; 0.14 sec.
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.52 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./DecompressorProject/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./DecompressorProject/solution1/directives.tcl
Execute     set_directive_top -name decompressor_kernel decompressor_kernel 
INFO: [HLS 200-1510] Running: set_directive_top -name decompressor_kernel decompressor_kernel 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Command     ap_part_info done; 0.17 sec.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 0.89 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.32 seconds. CPU system time: 0.16 seconds. Elapsed time: 0.89 seconds; current allocated memory: 0.000 MB.
Command ap_source done; error code: 1; 6.89 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1 opened at Fri Oct 11 10:58:18 UTC 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 5.93 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.25 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.31 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Command       ap_part_info done; 0.15 sec.
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 6.39 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 8.28 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Command     create_platform done; 0.29 sec.
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.25 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.4 sec.
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Command     ap_part_info done; 0.17 sec.
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.86 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./DecompressorProject/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./DecompressorProject/solution1/directives.tcl
Execute     set_directive_top -name decompressor_kernel decompressor_kernel 
INFO: [HLS 200-1510] Running: set_directive_top -name decompressor_kernel decompressor_kernel 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Command     ap_part_info done; 0.37 sec.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 2.58 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.38 seconds. CPU system time: 0.17 seconds. Elapsed time: 2.58 seconds; current allocated memory: 0.000 MB.
Command ap_source done; error code: 1; 11.87 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1 opened at Fri Oct 11 11:01:22 UTC 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 8.83 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.16 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.18 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Command       ap_part_info done; 0.26 sec.
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 9.28 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 9.89 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Command     create_platform done; 0.29 sec.
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.13 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.17 sec.
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.53 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./DecompressorProject/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./DecompressorProject/solution1/directives.tcl
Execute     set_directive_top -name decompressor_kernel decompressor_kernel 
INFO: [HLS 200-1510] Running: set_directive_top -name decompressor_kernel decompressor_kernel 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Command     ap_part_info done; 0.31 sec.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 2.46 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.38 seconds. CPU system time: 0.16 seconds. Elapsed time: 2.46 seconds; current allocated memory: 0.000 MB.
Command ap_source done; error code: 1; 13.02 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1 opened at Fri Oct 11 11:05:40 UTC 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 7.98 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.24 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.31 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 8.39 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 9.42 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Command     create_platform done; 0.24 sec.
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.25 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.31 sec.
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Command     ap_part_info done; 0.13 sec.
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.7 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./DecompressorProject/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./DecompressorProject/solution1/directives.tcl
Execute     set_directive_top -name decompressor_kernel decompressor_kernel 
INFO: [HLS 200-1510] Running: set_directive_top -name decompressor_kernel decompressor_kernel 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Command     ap_part_info done; 0.15 sec.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 1.15 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.39 seconds. CPU system time: 0.15 seconds. Elapsed time: 1.15 seconds; current allocated memory: 0.000 MB.
Command ap_source done; error code: 1; 11.44 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1 opened at Fri Oct 11 11:09:54 UTC 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 7.47 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.35 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.42 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Command       ap_part_info done; 0.26 sec.
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 8.34 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 8.7 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Command     create_platform done; 0.35 sec.
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.18 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.23 sec.
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.69 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./DecompressorProject/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./DecompressorProject/solution1/directives.tcl
Execute     set_directive_top -name decompressor_kernel decompressor_kernel 
INFO: [HLS 200-1510] Running: set_directive_top -name decompressor_kernel decompressor_kernel 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Command     ap_part_info done; 0.43 sec.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 1.78 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.37 seconds. CPU system time: 0.15 seconds. Elapsed time: 1.78 seconds; current allocated memory: 0.000 MB.
Command ap_source done; error code: 1; 11.29 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1 opened at Fri Oct 11 11:11:48 UTC 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 2.51 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.12 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.14 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.71 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 3.14 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Command     create_platform done; 0.14 sec.
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.13 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.16 sec.
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.4 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./DecompressorProject/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./DecompressorProject/solution1/directives.tcl
Execute     set_directive_top -name decompressor_kernel decompressor_kernel 
INFO: [HLS 200-1510] Running: set_directive_top -name decompressor_kernel decompressor_kernel 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 1.01 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.39 seconds. CPU system time: 0.15 seconds. Elapsed time: 1.01 seconds; current allocated memory: 0.000 MB.
Command ap_source done; error code: 1; 4.62 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1 opened at Fri Oct 11 11:14:21 UTC 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 2.16 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.19 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.23 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Command       ap_part_info done; 0.11 sec.
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.5 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 2.68 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Command     create_platform done; 0.17 sec.
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.11 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.19 sec.
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Command     ap_part_info done; 0.2 sec.
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.57 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./DecompressorProject/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./DecompressorProject/solution1/directives.tcl
Execute     set_directive_top -name decompressor_kernel decompressor_kernel 
INFO: [HLS 200-1510] Running: set_directive_top -name decompressor_kernel decompressor_kernel 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Command     ap_part_info done; 0.28 sec.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 1.22 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.37 seconds. CPU system time: 0.16 seconds. Elapsed time: 1.22 seconds; current allocated memory: 0.000 MB.
Command ap_source done; error code: 1; 4.54 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1 opened at Fri Oct 11 14:32:19 UTC 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 16.12 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.59 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.68 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Command       ap_part_info done; 0.72 sec.
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 17.53 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 21.68 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Command     create_platform done; 0.91 sec.
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.62 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.74 sec.
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Command     ap_part_info done; 0.36 sec.
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 2.04 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./DecompressorProject/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./DecompressorProject/solution1/directives.tcl
Execute     set_directive_top -name decompressor_kernel decompressor_kernel 
INFO: [HLS 200-1510] Running: set_directive_top -name decompressor_kernel decompressor_kernel 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source /home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Command     ap_part_info done; 0.2 sec.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 2.15 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.36 seconds. CPU system time: 0.18 seconds. Elapsed time: 2.15 seconds; current allocated memory: 0.000 MB.
Command ap_source done; error code: 1; 26.13 sec.
Execute cleanup_all 
