

================================================================
== Vitis HLS Report for 'runWeight2Reg'
================================================================
* Date:           Sat Jan 22 01:13:14 2022

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        Systolic_Array_PCNN_based
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.947 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       33|       33| 0.330 us | 0.330 us |   33|   33|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_19_1   |       32|       32|         8|          -|          -|     4|    no    |
        | + VITIS_LOOP_20_2  |        4|        4|         1|          -|          -|     4|    no    |
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      136|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     6|        0|      591|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      285|    -|
|Register             |        -|     -|      311|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     6|      311|     1012|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|  ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|  ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+---+----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------+--------------------+---------+----+---+----+-----+
    |mul_20s_20s_20_1_1_U36  |mul_20s_20s_20_1_1  |        0|   2|  0|  10|    0|
    |mul_20s_20s_20_1_1_U37  |mul_20s_20s_20_1_1  |        0|   2|  0|  10|    0|
    |mul_20s_20s_20_1_1_U38  |mul_20s_20s_20_1_1  |        0|   2|  0|  10|    0|
    |mux_42_1_1_1_U41        |mux_42_1_1_1        |        0|   0|  0|  17|    0|
    |mux_42_1_1_1_U43        |mux_42_1_1_1        |        0|   0|  0|  17|    0|
    |mux_42_1_1_1_U45        |mux_42_1_1_1        |        0|   0|  0|  17|    0|
    |mux_42_1_1_1_U47        |mux_42_1_1_1        |        0|   0|  0|  17|    0|
    |mux_42_1_1_1_U49        |mux_42_1_1_1        |        0|   0|  0|  17|    0|
    |mux_42_1_1_1_U50        |mux_42_1_1_1        |        0|   0|  0|  17|    0|
    |mux_42_1_1_1_U53        |mux_42_1_1_1        |        0|   0|  0|  17|    0|
    |mux_42_1_1_1_U55        |mux_42_1_1_1        |        0|   0|  0|  17|    0|
    |mux_42_1_1_1_U56        |mux_42_1_1_1        |        0|   0|  0|  17|    0|
    |mux_42_1_1_1_U58        |mux_42_1_1_1        |        0|   0|  0|  17|    0|
    |mux_42_1_1_1_U60        |mux_42_1_1_1        |        0|   0|  0|  17|    0|
    |mux_42_1_1_1_U62        |mux_42_1_1_1        |        0|   0|  0|  17|    0|
    |mux_42_1_1_1_U65        |mux_42_1_1_1        |        0|   0|  0|  17|    0|
    |mux_42_1_1_1_U67        |mux_42_1_1_1        |        0|   0|  0|  17|    0|
    |mux_42_1_1_1_U69        |mux_42_1_1_1        |        0|   0|  0|  17|    0|
    |mux_42_1_1_1_U71        |mux_42_1_1_1        |        0|   0|  0|  17|    0|
    |mux_42_8_1_1_U39        |mux_42_8_1_1        |        0|   0|  0|  17|    0|
    |mux_42_8_1_1_U40        |mux_42_8_1_1        |        0|   0|  0|  17|    0|
    |mux_42_8_1_1_U42        |mux_42_8_1_1        |        0|   0|  0|  17|    0|
    |mux_42_8_1_1_U44        |mux_42_8_1_1        |        0|   0|  0|  17|    0|
    |mux_42_8_1_1_U46        |mux_42_8_1_1        |        0|   0|  0|  17|    0|
    |mux_42_8_1_1_U48        |mux_42_8_1_1        |        0|   0|  0|  17|    0|
    |mux_42_8_1_1_U51        |mux_42_8_1_1        |        0|   0|  0|  17|    0|
    |mux_42_8_1_1_U52        |mux_42_8_1_1        |        0|   0|  0|  17|    0|
    |mux_42_8_1_1_U54        |mux_42_8_1_1        |        0|   0|  0|  17|    0|
    |mux_42_8_1_1_U57        |mux_42_8_1_1        |        0|   0|  0|  17|    0|
    |mux_42_8_1_1_U59        |mux_42_8_1_1        |        0|   0|  0|  17|    0|
    |mux_42_8_1_1_U61        |mux_42_8_1_1        |        0|   0|  0|  17|    0|
    |mux_42_8_1_1_U63        |mux_42_8_1_1        |        0|   0|  0|  17|    0|
    |mux_42_8_1_1_U64        |mux_42_8_1_1        |        0|   0|  0|  17|    0|
    |mux_42_8_1_1_U66        |mux_42_8_1_1        |        0|   0|  0|  17|    0|
    |mux_42_8_1_1_U68        |mux_42_8_1_1        |        0|   0|  0|  17|    0|
    |mux_42_8_1_1_U70        |mux_42_8_1_1        |        0|   0|  0|  17|    0|
    +------------------------+--------------------+---------+----+---+----+-----+
    |Total                   |                    |        0|   6|  0| 591|    0|
    +------------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add11_i_i_cast_fu_540_p1  |     +    |   0|  0|  27|          20|          20|
    |add12_i_i_fu_545_p2       |     +    |   0|  0|  27|          20|          20|
    |add_ln19_fu_506_p2        |     +    |   0|  0|  11|           3|           1|
    |add_ln20_fu_659_p2        |     +    |   0|  0|  11|           3|           1|
    |mul61_i_i_cast_fu_530_p1  |     +    |   0|  0|  20|          20|          20|
    |tmp_fu_520_p2             |     +    |   0|  0|  20|          20|          20|
    |icmp_ln19_fu_500_p2       |   icmp   |   0|  0|   9|           3|           4|
    |icmp_ln20_fu_653_p2       |   icmp   |   0|  0|   9|           3|           4|
    |ap_block_state1           |    or    |   0|  0|   2|           1|           1|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 136|          93|          91|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  33|          6|    1|          6|
    |ap_done                |   9|          2|    1|          2|
    |ci_reg_328             |   9|          2|    3|          6|
    |co_1_blk_n             |   9|          2|    1|          2|
    |empty_19_blk_n         |   9|          2|    1|          2|
    |empty_blk_n            |   9|          2|    1|          2|
    |ki_reg_339             |   9|          2|    3|          6|
    |ko_2_blk_n             |   9|          2|    1|          2|
    |ko_2_out_blk_n         |   9|          2|    1|          2|
    |ro_blk_n               |   9|          2|    1|          2|
    |ro_out_blk_n           |   9|          2|    1|          2|
    |so_blk_n               |   9|          2|    1|          2|
    |so_out_blk_n           |   9|          2|    1|          2|
    |write_flag12_0_fu_188  |   9|          2|    1|          2|
    |write_flag15_0_fu_212  |   9|          2|    1|          2|
    |write_flag18_0_fu_204  |   9|          2|    1|          2|
    |write_flag21_0_fu_192  |   9|          2|    1|          2|
    |write_flag24_0_fu_180  |   9|          2|    1|          2|
    |write_flag27_0_fu_168  |   9|          2|    1|          2|
    |write_flag30_0_fu_156  |   9|          2|    1|          2|
    |write_flag33_0_fu_144  |   9|          2|    1|          2|
    |write_flag36_0_fu_132  |   9|          2|    1|          2|
    |write_flag39_0_fu_120  |   9|          2|    1|          2|
    |write_flag3_0_fu_116   |   9|          2|    1|          2|
    |write_flag42_0_fu_108  |   9|          2|    1|          2|
    |write_flag45_0_fu_96   |   9|          2|    1|          2|
    |write_flag6_0_fu_140   |   9|          2|    1|          2|
    |write_flag9_0_fu_164   |   9|          2|    1|          2|
    |write_flag_0_fu_92     |   9|          2|    1|          2|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  | 285|         62|   33|         70|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |RS_assign_reg_1521             |  20|   0|   20|          0|
    |add12_i_i_reg_1581             |  20|   0|   20|          0|
    |add_ln19_reg_1540              |   3|   0|    3|          0|
    |ap_CS_fsm                      |   5|   0|    5|          0|
    |ap_done_reg                    |   1|   0|    1|          0|
    |ci_reg_328                     |   3|   0|    3|          0|
    |empty_36_reg_1516              |  20|   0|   20|          0|
    |empty_37_reg_1545              |   2|   0|    2|          0|
    |ki_reg_339                     |   3|   0|    3|          0|
    |mul2_i_i_reg_1527              |  18|   0|   20|          2|
    |mul_ln19_reg_1532              |  20|   0|   20|          0|
    |trunc_ln18_reg_1511            |  20|   0|   20|          0|
    |weight_l2_0_load_reg_1606      |   8|   0|    8|          0|
    |weight_l2_1_load_reg_1611      |   8|   0|    8|          0|
    |weight_l2_2_load_reg_1616      |   8|   0|    8|          0|
    |weight_l2_3_load_reg_1621      |   8|   0|    8|          0|
    |weight_regfile_0_0_018_fu_104  |   8|   0|    8|          0|
    |weight_regfile_0_1_021_fu_128  |   8|   0|    8|          0|
    |weight_regfile_0_2_024_fu_152  |   8|   0|    8|          0|
    |weight_regfile_0_3_027_fu_176  |   8|   0|    8|          0|
    |weight_regfile_1_0_030_fu_200  |   8|   0|    8|          0|
    |weight_regfile_1_1_031_fu_208  |   8|   0|    8|          0|
    |weight_regfile_1_2_029_fu_196  |   8|   0|    8|          0|
    |weight_regfile_1_3_028_fu_184  |   8|   0|    8|          0|
    |weight_regfile_2_0_026_fu_172  |   8|   0|    8|          0|
    |weight_regfile_2_1_025_fu_160  |   8|   0|    8|          0|
    |weight_regfile_2_2_023_fu_148  |   8|   0|    8|          0|
    |weight_regfile_2_3_022_fu_136  |   8|   0|    8|          0|
    |weight_regfile_3_0_020_fu_124  |   8|   0|    8|          0|
    |weight_regfile_3_1_019_fu_112  |   8|   0|    8|          0|
    |weight_regfile_3_2_017_fu_100  |   8|   0|    8|          0|
    |weight_regfile_3_3_016_fu_88   |   8|   0|    8|          0|
    |write_flag12_0_fu_188          |   1|   0|    1|          0|
    |write_flag15_0_fu_212          |   1|   0|    1|          0|
    |write_flag18_0_fu_204          |   1|   0|    1|          0|
    |write_flag21_0_fu_192          |   1|   0|    1|          0|
    |write_flag24_0_fu_180          |   1|   0|    1|          0|
    |write_flag27_0_fu_168          |   1|   0|    1|          0|
    |write_flag30_0_fu_156          |   1|   0|    1|          0|
    |write_flag33_0_fu_144          |   1|   0|    1|          0|
    |write_flag36_0_fu_132          |   1|   0|    1|          0|
    |write_flag39_0_fu_120          |   1|   0|    1|          0|
    |write_flag3_0_fu_116           |   1|   0|    1|          0|
    |write_flag42_0_fu_108          |   1|   0|    1|          0|
    |write_flag45_0_fu_96           |   1|   0|    1|          0|
    |write_flag6_0_fu_140           |   1|   0|    1|          0|
    |write_flag9_0_fu_164           |   1|   0|    1|          0|
    |write_flag_0_fu_92             |   1|   0|    1|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 311|   0|  313|          2|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+---------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object |    C Type    |
+----------------------+-----+-----+------------+---------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs | runWeight2Reg | return value |
|ap_rst                |  in |    1| ap_ctrl_hs | runWeight2Reg | return value |
|ap_start              |  in |    1| ap_ctrl_hs | runWeight2Reg | return value |
|ap_done               | out |    1| ap_ctrl_hs | runWeight2Reg | return value |
|ap_continue           |  in |    1| ap_ctrl_hs | runWeight2Reg | return value |
|ap_idle               | out |    1| ap_ctrl_hs | runWeight2Reg | return value |
|ap_ready              | out |    1| ap_ctrl_hs | runWeight2Reg | return value |
|ap_return_0           | out |    8| ap_ctrl_hs | runWeight2Reg | return value |
|ap_return_1           | out |    8| ap_ctrl_hs | runWeight2Reg | return value |
|ap_return_2           | out |    8| ap_ctrl_hs | runWeight2Reg | return value |
|ap_return_3           | out |    8| ap_ctrl_hs | runWeight2Reg | return value |
|ap_return_4           | out |    8| ap_ctrl_hs | runWeight2Reg | return value |
|ap_return_5           | out |    8| ap_ctrl_hs | runWeight2Reg | return value |
|ap_return_6           | out |    8| ap_ctrl_hs | runWeight2Reg | return value |
|ap_return_7           | out |    8| ap_ctrl_hs | runWeight2Reg | return value |
|ap_return_8           | out |    8| ap_ctrl_hs | runWeight2Reg | return value |
|ap_return_9           | out |    8| ap_ctrl_hs | runWeight2Reg | return value |
|ap_return_10          | out |    8| ap_ctrl_hs | runWeight2Reg | return value |
|ap_return_11          | out |    8| ap_ctrl_hs | runWeight2Reg | return value |
|ap_return_12          | out |    8| ap_ctrl_hs | runWeight2Reg | return value |
|ap_return_13          | out |    8| ap_ctrl_hs | runWeight2Reg | return value |
|ap_return_14          | out |    8| ap_ctrl_hs | runWeight2Reg | return value |
|ap_return_15          | out |    8| ap_ctrl_hs | runWeight2Reg | return value |
|weight_l2_0_address0  | out |   20|  ap_memory |  weight_l2_0  |     array    |
|weight_l2_0_ce0       | out |    1|  ap_memory |  weight_l2_0  |     array    |
|weight_l2_0_q0        |  in |    8|  ap_memory |  weight_l2_0  |     array    |
|weight_l2_1_address0  | out |   20|  ap_memory |  weight_l2_1  |     array    |
|weight_l2_1_ce0       | out |    1|  ap_memory |  weight_l2_1  |     array    |
|weight_l2_1_q0        |  in |    8|  ap_memory |  weight_l2_1  |     array    |
|weight_l2_2_address0  | out |   20|  ap_memory |  weight_l2_2  |     array    |
|weight_l2_2_ce0       | out |    1|  ap_memory |  weight_l2_2  |     array    |
|weight_l2_2_q0        |  in |    8|  ap_memory |  weight_l2_2  |     array    |
|weight_l2_3_address0  | out |   20|  ap_memory |  weight_l2_3  |     array    |
|weight_l2_3_ce0       | out |    1|  ap_memory |  weight_l2_3  |     array    |
|weight_l2_3_q0        |  in |    8|  ap_memory |  weight_l2_3  |     array    |
|empty_19_dout         |  in |   20|   ap_fifo  |    empty_19   |    pointer   |
|empty_19_empty_n      |  in |    1|   ap_fifo  |    empty_19   |    pointer   |
|empty_19_read         | out |    1|   ap_fifo  |    empty_19   |    pointer   |
|empty_dout            |  in |   20|   ap_fifo  |     empty     |    pointer   |
|empty_empty_n         |  in |    1|   ap_fifo  |     empty     |    pointer   |
|empty_read            | out |    1|   ap_fifo  |     empty     |    pointer   |
|ko_2_dout             |  in |   20|   ap_fifo  |      ko_2     |    pointer   |
|ko_2_empty_n          |  in |    1|   ap_fifo  |      ko_2     |    pointer   |
|ko_2_read             | out |    1|   ap_fifo  |      ko_2     |    pointer   |
|co_1_dout             |  in |   18|   ap_fifo  |      co_1     |    pointer   |
|co_1_empty_n          |  in |    1|   ap_fifo  |      co_1     |    pointer   |
|co_1_read             | out |    1|   ap_fifo  |      co_1     |    pointer   |
|ro_dout               |  in |   32|   ap_fifo  |       ro      |    pointer   |
|ro_empty_n            |  in |    1|   ap_fifo  |       ro      |    pointer   |
|ro_read               | out |    1|   ap_fifo  |       ro      |    pointer   |
|so_dout               |  in |   32|   ap_fifo  |       so      |    pointer   |
|so_empty_n            |  in |    1|   ap_fifo  |       so      |    pointer   |
|so_read               | out |    1|   ap_fifo  |       so      |    pointer   |
|ko_2_out_din          | out |   20|   ap_fifo  |    ko_2_out   |    pointer   |
|ko_2_out_full_n       |  in |    1|   ap_fifo  |    ko_2_out   |    pointer   |
|ko_2_out_write        | out |    1|   ap_fifo  |    ko_2_out   |    pointer   |
|ro_out_din            | out |   32|   ap_fifo  |     ro_out    |    pointer   |
|ro_out_full_n         |  in |    1|   ap_fifo  |     ro_out    |    pointer   |
|ro_out_write          | out |    1|   ap_fifo  |     ro_out    |    pointer   |
|so_out_din            | out |   32|   ap_fifo  |     so_out    |    pointer   |
|so_out_full_n         |  in |    1|   ap_fifo  |     so_out    |    pointer   |
|so_out_write          | out |    1|   ap_fifo  |     so_out    |    pointer   |
+----------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 5 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.77>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%weight_regfile_3_3_016 = alloca i32"   --->   Operation 6 'alloca' 'weight_regfile_3_3_016' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%write_flag_0 = alloca i32"   --->   Operation 7 'alloca' 'write_flag_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%write_flag45_0 = alloca i32"   --->   Operation 8 'alloca' 'write_flag45_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%weight_regfile_3_2_017 = alloca i32"   --->   Operation 9 'alloca' 'weight_regfile_3_2_017' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%weight_regfile_0_0_018 = alloca i32"   --->   Operation 10 'alloca' 'weight_regfile_0_0_018' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%write_flag42_0 = alloca i32"   --->   Operation 11 'alloca' 'write_flag42_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%weight_regfile_3_1_019 = alloca i32"   --->   Operation 12 'alloca' 'weight_regfile_3_1_019' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%write_flag3_0 = alloca i32"   --->   Operation 13 'alloca' 'write_flag3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%write_flag39_0 = alloca i32"   --->   Operation 14 'alloca' 'write_flag39_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%weight_regfile_3_0_020 = alloca i32"   --->   Operation 15 'alloca' 'weight_regfile_3_0_020' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%weight_regfile_0_1_021 = alloca i32"   --->   Operation 16 'alloca' 'weight_regfile_0_1_021' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%write_flag36_0 = alloca i32"   --->   Operation 17 'alloca' 'write_flag36_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%weight_regfile_2_3_022 = alloca i32"   --->   Operation 18 'alloca' 'weight_regfile_2_3_022' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%write_flag6_0 = alloca i32"   --->   Operation 19 'alloca' 'write_flag6_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%write_flag33_0 = alloca i32"   --->   Operation 20 'alloca' 'write_flag33_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%weight_regfile_2_2_023 = alloca i32"   --->   Operation 21 'alloca' 'weight_regfile_2_2_023' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%weight_regfile_0_2_024 = alloca i32"   --->   Operation 22 'alloca' 'weight_regfile_0_2_024' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%write_flag30_0 = alloca i32"   --->   Operation 23 'alloca' 'write_flag30_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%weight_regfile_2_1_025 = alloca i32"   --->   Operation 24 'alloca' 'weight_regfile_2_1_025' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%write_flag9_0 = alloca i32"   --->   Operation 25 'alloca' 'write_flag9_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%write_flag27_0 = alloca i32"   --->   Operation 26 'alloca' 'write_flag27_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%weight_regfile_2_0_026 = alloca i32"   --->   Operation 27 'alloca' 'weight_regfile_2_0_026' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%weight_regfile_0_3_027 = alloca i32"   --->   Operation 28 'alloca' 'weight_regfile_0_3_027' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%write_flag24_0 = alloca i32"   --->   Operation 29 'alloca' 'write_flag24_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%weight_regfile_1_3_028 = alloca i32"   --->   Operation 30 'alloca' 'weight_regfile_1_3_028' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%write_flag12_0 = alloca i32"   --->   Operation 31 'alloca' 'write_flag12_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%write_flag21_0 = alloca i32"   --->   Operation 32 'alloca' 'write_flag21_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%weight_regfile_1_2_029 = alloca i32"   --->   Operation 33 'alloca' 'weight_regfile_1_2_029' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%weight_regfile_1_0_030 = alloca i32"   --->   Operation 34 'alloca' 'weight_regfile_1_0_030' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%write_flag18_0 = alloca i32"   --->   Operation 35 'alloca' 'write_flag18_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%weight_regfile_1_1_031 = alloca i32"   --->   Operation 36 'alloca' 'weight_regfile_1_1_031' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%write_flag15_0 = alloca i32"   --->   Operation 37 'alloca' 'write_flag15_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %so, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ro, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i18 %co_1, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i20 %ko_2, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i20 %empty_19, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i20 %empty, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (1.45ns)   --->   "%ko_2_read = read i20 @_ssdm_op_Read.ap_fifo.i20P, i20 %ko_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:18->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275]   --->   Operation 44 'read' 'ko_2_read' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 20> <Depth = 2> <FIFO>
ST_1 : Operation 45 [1/1] (1.45ns)   --->   "%co_1_read = read i18 @_ssdm_op_Read.ap_fifo.i18P, i18 %co_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:18->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275]   --->   Operation 45 'read' 'co_1_read' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 2> <FIFO>
ST_1 : Operation 46 [1/1] (1.45ns)   --->   "%ro_read = read i32 @_ssdm_op_Read.ap_fifo.i32P, i32 %ro" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:18->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275]   --->   Operation 46 'read' 'ro_read' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln18 = trunc i32 %ro_read" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:18->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275]   --->   Operation 47 'trunc' 'trunc_ln18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (1.45ns)   --->   "%so_read = read i32 @_ssdm_op_Read.ap_fifo.i32P, i32 %so" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:18->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275]   --->   Operation 48 'read' 'so_read' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%empty_36 = trunc i32 %so_read" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:18->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275]   --->   Operation 49 'trunc' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i20 %ko_2_out, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (1.45ns)   --->   "%write_ln262 = write void @_ssdm_op_Write.ap_fifo.i20P, i20 %ko_2_out, i20 %ko_2_read" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 51 'write' 'write_ln262' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 20> <Depth = 3> <FIFO>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ro_out, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (1.45ns)   --->   "%write_ln262 = write void @_ssdm_op_Write.ap_fifo.i32P, i32 %ro_out, i32 %ro_read" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 53 'write' 'write_ln262' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %so_out, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (1.45ns)   --->   "%write_ln262 = write void @_ssdm_op_Write.ap_fifo.i32P, i32 %so_out, i32 %so_read" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 55 'write' 'write_ln262' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 56 [1/1] (1.45ns)   --->   "%tmp_1 = read i20 @_ssdm_op_Read.ap_fifo.i20P, i20 %empty_19"   --->   Operation 56 'read' 'tmp_1' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 20> <Depth = 2> <FIFO>
ST_1 : Operation 57 [1/1] (1.45ns)   --->   "%RS_assign = read i20 @_ssdm_op_Read.ap_fifo.i20P, i20 %empty"   --->   Operation 57 'read' 'RS_assign' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 20> <Depth = 2> <FIFO>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%mul2_i_i = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i18.i2, i18 %co_1_read, i2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:18->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275]   --->   Operation 58 'bitconcatenate' 'mul2_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (2.32ns)   --->   "%mul_ln19 = mul i20 %tmp_1, i20 %ko_2_read" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 59 'mul' 'mul_ln19' <Predicate = true> <Delay = 2.32> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.60ns)   --->   "%store_ln19 = store i1, i1 %write_flag15_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 60 'store' 'store_ln19' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 61 [1/1] (0.60ns)   --->   "%store_ln19 = store i1, i1 %write_flag18_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 61 'store' 'store_ln19' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 62 [1/1] (0.60ns)   --->   "%store_ln19 = store i1, i1 %write_flag21_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 62 'store' 'store_ln19' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 63 [1/1] (0.60ns)   --->   "%store_ln19 = store i1, i1 %write_flag12_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 63 'store' 'store_ln19' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 64 [1/1] (0.60ns)   --->   "%store_ln19 = store i1, i1 %write_flag24_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 64 'store' 'store_ln19' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 65 [1/1] (0.60ns)   --->   "%store_ln19 = store i1, i1 %write_flag27_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 65 'store' 'store_ln19' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 66 [1/1] (0.60ns)   --->   "%store_ln19 = store i1, i1 %write_flag9_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 66 'store' 'store_ln19' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 67 [1/1] (0.60ns)   --->   "%store_ln19 = store i1, i1 %write_flag30_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 67 'store' 'store_ln19' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 68 [1/1] (0.60ns)   --->   "%store_ln19 = store i1, i1 %write_flag33_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 68 'store' 'store_ln19' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 69 [1/1] (0.60ns)   --->   "%store_ln19 = store i1, i1 %write_flag6_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 69 'store' 'store_ln19' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 70 [1/1] (0.60ns)   --->   "%store_ln19 = store i1, i1 %write_flag36_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 70 'store' 'store_ln19' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 71 [1/1] (0.60ns)   --->   "%store_ln19 = store i1, i1 %write_flag39_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 71 'store' 'store_ln19' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 72 [1/1] (0.60ns)   --->   "%store_ln19 = store i1, i1 %write_flag3_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 72 'store' 'store_ln19' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 73 [1/1] (0.60ns)   --->   "%store_ln19 = store i1, i1 %write_flag42_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 73 'store' 'store_ln19' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 74 [1/1] (0.60ns)   --->   "%store_ln19 = store i1, i1 %write_flag45_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 74 'store' 'store_ln19' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 75 [1/1] (0.60ns)   --->   "%store_ln19 = store i1, i1 %write_flag_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 75 'store' 'store_ln19' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 76 [1/1] (0.60ns)   --->   "%br_ln19 = br void" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 76 'br' 'br_ln19' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 6.94>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%ci = phi i3, void %entry, i3 %add_ln19, void" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 77 'phi' 'ci' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.49ns)   --->   "%icmp_ln19 = icmp_eq  i3 %ci, i3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 78 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 79 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.57ns)   --->   "%add_ln19 = add i3 %ci, i3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 80 'add' 'add_ln19' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln19 = br i1 %icmp_ln19, void %.split.i.i, void %.exit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 81 'br' 'br_ln19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%empty_37 = trunc i3 %ci" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 82 'trunc' 'empty_37' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%ci_cast_i_i_cast = zext i2 %empty_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 83 'zext' 'ci_cast_i_i_cast' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp = add i20 %mul_ln19, i20 %ci_cast_i_i_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 84 'add' 'tmp' <Predicate = (!icmp_ln19)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 85 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%mul52_i_i = add i20 %tmp, i20 %mul2_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 85 'add' 'mul52_i_i' <Predicate = (!icmp_ln19)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 86 [1/1] (2.32ns)   --->   "%mul61_i_i_cast = mul i20 %RS_assign, i20 %mul52_i_i"   --->   Operation 86 'mul' 'mul61_i_i_cast' <Predicate = (!icmp_ln19)> <Delay = 2.32> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.80ns)   --->   "%add93_i_i = add i20 %trunc_ln18, i20 %mul61_i_i_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:18->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275]   --->   Operation 87 'add' 'add93_i_i' <Predicate = (!icmp_ln19)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (2.32ns)   --->   "%add11_i_i_cast = mul i20 %RS_assign, i20 %add93_i_i"   --->   Operation 88 'mul' 'add11_i_i_cast' <Predicate = (!icmp_ln19)> <Delay = 2.32> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.80ns)   --->   "%add12_i_i = add i20 %empty_36, i20 %add11_i_i_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:18->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275]   --->   Operation 89 'add' 'add12_i_i' <Predicate = (!icmp_ln19)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%weight_regfile_3_3_016_load = load i8 %weight_regfile_3_3_016" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 90 'load' 'weight_regfile_3_3_016_load' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%weight_regfile_3_2_017_load = load i8 %weight_regfile_3_2_017" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 91 'load' 'weight_regfile_3_2_017_load' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%weight_regfile_0_0_018_load = load i8 %weight_regfile_0_0_018" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 92 'load' 'weight_regfile_0_0_018_load' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%weight_regfile_3_1_019_load = load i8 %weight_regfile_3_1_019" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 93 'load' 'weight_regfile_3_1_019_load' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%weight_regfile_3_0_020_load = load i8 %weight_regfile_3_0_020" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 94 'load' 'weight_regfile_3_0_020_load' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%weight_regfile_0_1_021_load = load i8 %weight_regfile_0_1_021" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 95 'load' 'weight_regfile_0_1_021_load' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%weight_regfile_2_3_022_load = load i8 %weight_regfile_2_3_022" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 96 'load' 'weight_regfile_2_3_022_load' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%weight_regfile_2_2_023_load = load i8 %weight_regfile_2_2_023" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 97 'load' 'weight_regfile_2_2_023_load' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%weight_regfile_0_2_024_load = load i8 %weight_regfile_0_2_024" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 98 'load' 'weight_regfile_0_2_024_load' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%weight_regfile_2_1_025_load = load i8 %weight_regfile_2_1_025" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 99 'load' 'weight_regfile_2_1_025_load' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%weight_regfile_2_0_026_load = load i8 %weight_regfile_2_0_026" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 100 'load' 'weight_regfile_2_0_026_load' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%weight_regfile_0_3_027_load = load i8 %weight_regfile_0_3_027" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 101 'load' 'weight_regfile_0_3_027_load' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%weight_regfile_1_3_028_load = load i8 %weight_regfile_1_3_028" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 102 'load' 'weight_regfile_1_3_028_load' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%weight_regfile_1_2_029_load = load i8 %weight_regfile_1_2_029" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 103 'load' 'weight_regfile_1_2_029_load' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%weight_regfile_1_0_030_load = load i8 %weight_regfile_1_0_030" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 104 'load' 'weight_regfile_1_0_030_load' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%weight_regfile_1_1_031_load = load i8 %weight_regfile_1_1_031" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 105 'load' 'weight_regfile_1_1_031_load' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%mrv = insertvalue i128, i8 %weight_regfile_0_0_018_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 106 'insertvalue' 'mrv' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i128 %mrv, i8 %weight_regfile_0_1_021_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 107 'insertvalue' 'mrv_1' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i128 %mrv_1, i8 %weight_regfile_0_2_024_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 108 'insertvalue' 'mrv_2' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i128 %mrv_2, i8 %weight_regfile_0_3_027_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 109 'insertvalue' 'mrv_3' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i128 %mrv_3, i8 %weight_regfile_1_0_030_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 110 'insertvalue' 'mrv_4' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i128 %mrv_4, i8 %weight_regfile_1_1_031_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 111 'insertvalue' 'mrv_5' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i128 %mrv_5, i8 %weight_regfile_1_2_029_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 112 'insertvalue' 'mrv_6' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i128 %mrv_6, i8 %weight_regfile_1_3_028_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 113 'insertvalue' 'mrv_7' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue i128 %mrv_7, i8 %weight_regfile_2_0_026_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 114 'insertvalue' 'mrv_8' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue i128 %mrv_8, i8 %weight_regfile_2_1_025_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 115 'insertvalue' 'mrv_9' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%mrv_s = insertvalue i128 %mrv_9, i8 %weight_regfile_2_2_023_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 116 'insertvalue' 'mrv_s' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue i128 %mrv_s, i8 %weight_regfile_2_3_022_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 117 'insertvalue' 'mrv_10' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%mrv_11 = insertvalue i128 %mrv_10, i8 %weight_regfile_3_0_020_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 118 'insertvalue' 'mrv_11' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%mrv_12 = insertvalue i128 %mrv_11, i8 %weight_regfile_3_1_019_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 119 'insertvalue' 'mrv_12' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%mrv_13 = insertvalue i128 %mrv_12, i8 %weight_regfile_3_2_017_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 120 'insertvalue' 'mrv_13' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%mrv_14 = insertvalue i128 %mrv_13, i8 %weight_regfile_3_3_016_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 121 'insertvalue' 'mrv_14' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%ret_ln262 = ret i128 %mrv_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 122 'ret' 'ret_ln262' <Predicate = (icmp_ln19)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.15>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%idxprom_i_i = zext i20 %add12_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:18->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275]   --->   Operation 123 'zext' 'idxprom_i_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%weight_l2_0_addr = getelementptr i8 %weight_l2_0, i64, i64 %idxprom_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 124 'getelementptr' 'weight_l2_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 125 [2/2] (1.15ns)   --->   "%weight_l2_0_load = load i20 %weight_l2_0_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 125 'load' 'weight_l2_0_load' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 589824> <RAM>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%weight_l2_1_addr = getelementptr i8 %weight_l2_1, i64, i64 %idxprom_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 126 'getelementptr' 'weight_l2_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 127 [2/2] (1.15ns)   --->   "%weight_l2_1_load = load i20 %weight_l2_1_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 127 'load' 'weight_l2_1_load' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 589824> <RAM>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%weight_l2_2_addr = getelementptr i8 %weight_l2_2, i64, i64 %idxprom_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 128 'getelementptr' 'weight_l2_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 129 [2/2] (1.15ns)   --->   "%weight_l2_2_load = load i20 %weight_l2_2_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 129 'load' 'weight_l2_2_load' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 589824> <RAM>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%weight_l2_3_addr = getelementptr i8 %weight_l2_3, i64, i64 %idxprom_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 130 'getelementptr' 'weight_l2_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 131 [2/2] (1.15ns)   --->   "%weight_l2_3_load = load i20 %weight_l2_3_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 131 'load' 'weight_l2_3_load' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 589824> <RAM>

State 4 <SV = 3> <Delay = 1.15>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 132 'specloopname' 'specloopname_ln19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 133 [1/2] (1.15ns)   --->   "%weight_l2_0_load = load i20 %weight_l2_0_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 133 'load' 'weight_l2_0_load' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 589824> <RAM>
ST_4 : Operation 134 [1/2] (1.15ns)   --->   "%weight_l2_1_load = load i20 %weight_l2_1_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 134 'load' 'weight_l2_1_load' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 589824> <RAM>
ST_4 : Operation 135 [1/2] (1.15ns)   --->   "%weight_l2_2_load = load i20 %weight_l2_2_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 135 'load' 'weight_l2_2_load' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 589824> <RAM>
ST_4 : Operation 136 [1/2] (1.15ns)   --->   "%weight_l2_3_load = load i20 %weight_l2_3_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 136 'load' 'weight_l2_3_load' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 589824> <RAM>
ST_4 : Operation 137 [1/1] (0.60ns)   --->   "%br_ln20 = br void %bb.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:20->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 137 'br' 'br_ln20' <Predicate = true> <Delay = 0.60>

State 5 <SV = 4> <Delay = 1.46>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%ki = phi i3, void %.split.i.i, i3 %add_ln20, void %bb.split10.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:20->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 138 'phi' 'ki' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 139 [1/1] (0.49ns)   --->   "%icmp_ln20 = icmp_eq  i3 %ki, i3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:20->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 139 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 140 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 141 [1/1] (0.57ns)   --->   "%add_ln20 = add i3 %ki, i3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:20->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 141 'add' 'add_ln20' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "%br_ln20 = br i1 %icmp_ln20, void %bb.split.i.i, void" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:20->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 142 'br' 'br_ln20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 143 [1/1] (0.00ns)   --->   "%specloopname_ln20 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:20->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 143 'specloopname' 'specloopname_ln20' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 144 [1/1] (0.00ns)   --->   "%trunc_ln24 = trunc i3 %ki" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 144 'trunc' 'trunc_ln24' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 145 [1/1] (0.39ns)   --->   "%weight_regfile_1_1 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %weight_l2_0_load, i8 %weight_l2_1_load, i8 %weight_l2_2_load, i8 %weight_l2_3_load, i2 %trunc_ln24" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 145 'mux' 'weight_regfile_1_1' <Predicate = (!icmp_ln20)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 146 [1/1] (0.65ns)   --->   "%switch_ln24 = switch i2 %trunc_ln24, void %branch3.i.i, i2, void %branch0.i.i, i2, void %branch1.i.i, i2, void %branch2.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 146 'switch' 'switch_ln24' <Predicate = (!icmp_ln20)> <Delay = 0.65>
ST_5 : Operation 147 [1/1] (0.00ns)   --->   "%weight_regfile_2_3_022_load_1 = load i8 %weight_regfile_2_3_022"   --->   Operation 147 'load' 'weight_regfile_2_3_022_load_1' <Predicate = (!icmp_ln20 & trunc_ln24 == 2)> <Delay = 0.00>
ST_5 : Operation 148 [1/1] (0.00ns)   --->   "%write_flag33_0_load = load i1 %write_flag33_0, void %store_ln19"   --->   Operation 148 'load' 'write_flag33_0_load' <Predicate = (!icmp_ln20 & trunc_ln24 == 2)> <Delay = 0.00>
ST_5 : Operation 149 [1/1] (0.00ns)   --->   "%weight_regfile_2_2_023_load_1 = load i8 %weight_regfile_2_2_023"   --->   Operation 149 'load' 'weight_regfile_2_2_023_load_1' <Predicate = (!icmp_ln20 & trunc_ln24 == 2)> <Delay = 0.00>
ST_5 : Operation 150 [1/1] (0.00ns)   --->   "%write_flag30_0_load = load i1 %write_flag30_0, void %store_ln19"   --->   Operation 150 'load' 'write_flag30_0_load' <Predicate = (!icmp_ln20 & trunc_ln24 == 2)> <Delay = 0.00>
ST_5 : Operation 151 [1/1] (0.00ns)   --->   "%weight_regfile_2_1_025_load_1 = load i8 %weight_regfile_2_1_025"   --->   Operation 151 'load' 'weight_regfile_2_1_025_load_1' <Predicate = (!icmp_ln20 & trunc_ln24 == 2)> <Delay = 0.00>
ST_5 : Operation 152 [1/1] (0.00ns)   --->   "%write_flag27_0_load = load i1 %write_flag27_0, void %store_ln19"   --->   Operation 152 'load' 'write_flag27_0_load' <Predicate = (!icmp_ln20 & trunc_ln24 == 2)> <Delay = 0.00>
ST_5 : Operation 153 [1/1] (0.00ns)   --->   "%weight_regfile_2_0_026_load_1 = load i8 %weight_regfile_2_0_026"   --->   Operation 153 'load' 'weight_regfile_2_0_026_load_1' <Predicate = (!icmp_ln20 & trunc_ln24 == 2)> <Delay = 0.00>
ST_5 : Operation 154 [1/1] (0.00ns)   --->   "%write_flag24_0_load = load i1 %write_flag24_0, void %store_ln19"   --->   Operation 154 'load' 'write_flag24_0_load' <Predicate = (!icmp_ln20 & trunc_ln24 == 2)> <Delay = 0.00>
ST_5 : Operation 155 [1/1] (0.39ns)   --->   "%weight_regfile_2_3_3 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %weight_regfile_2_3_022_load_1, i8 %weight_regfile_2_3_022_load_1, i8 %weight_regfile_2_3_022_load_1, i8 %weight_regfile_1_1, i2 %empty_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 155 'mux' 'weight_regfile_2_3_3' <Predicate = (!icmp_ln20 & trunc_ln24 == 2)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 156 [1/1] (0.39ns)   --->   "%write_flag33_3 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 %write_flag33_0_load, i1 %write_flag33_0_load, i1 %write_flag33_0_load, i1, i2 %empty_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 156 'mux' 'write_flag33_3' <Predicate = (!icmp_ln20 & trunc_ln24 == 2)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 157 [1/1] (0.39ns)   --->   "%weight_regfile_2_2_3 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %weight_regfile_2_2_023_load_1, i8 %weight_regfile_2_2_023_load_1, i8 %weight_regfile_1_1, i8 %weight_regfile_2_2_023_load_1, i2 %empty_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 157 'mux' 'weight_regfile_2_2_3' <Predicate = (!icmp_ln20 & trunc_ln24 == 2)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 158 [1/1] (0.39ns)   --->   "%write_flag30_3 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 %write_flag30_0_load, i1 %write_flag30_0_load, i1, i1 %write_flag30_0_load, i2 %empty_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 158 'mux' 'write_flag30_3' <Predicate = (!icmp_ln20 & trunc_ln24 == 2)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 159 [1/1] (0.39ns)   --->   "%weight_regfile_2_1_3 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %weight_regfile_2_1_025_load_1, i8 %weight_regfile_1_1, i8 %weight_regfile_2_1_025_load_1, i8 %weight_regfile_2_1_025_load_1, i2 %empty_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 159 'mux' 'weight_regfile_2_1_3' <Predicate = (!icmp_ln20 & trunc_ln24 == 2)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 160 [1/1] (0.39ns)   --->   "%write_flag27_3 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 %write_flag27_0_load, i1, i1 %write_flag27_0_load, i1 %write_flag27_0_load, i2 %empty_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 160 'mux' 'write_flag27_3' <Predicate = (!icmp_ln20 & trunc_ln24 == 2)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 161 [1/1] (0.39ns)   --->   "%weight_regfile_2_0_3 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %weight_regfile_1_1, i8 %weight_regfile_2_0_026_load_1, i8 %weight_regfile_2_0_026_load_1, i8 %weight_regfile_2_0_026_load_1, i2 %empty_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 161 'mux' 'weight_regfile_2_0_3' <Predicate = (!icmp_ln20 & trunc_ln24 == 2)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 162 [1/1] (0.39ns)   --->   "%write_flag24_3 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1, i1 %write_flag24_0_load, i1 %write_flag24_0_load, i1 %write_flag24_0_load, i2 %empty_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 162 'mux' 'write_flag24_3' <Predicate = (!icmp_ln20 & trunc_ln24 == 2)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 163 [1/1] (0.60ns)   --->   "%store_ln24 = store i1 %write_flag24_3, i1 %write_flag24_0, i1 %write_flag24_0_load, void %store_ln19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 163 'store' 'store_ln24' <Predicate = (!icmp_ln20 & trunc_ln24 == 2)> <Delay = 0.60>
ST_5 : Operation 164 [1/1] (0.00ns)   --->   "%store_ln24 = store i8 %weight_regfile_2_0_3, i8 %weight_regfile_2_0_026, i8 %weight_regfile_2_0_026_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 164 'store' 'store_ln24' <Predicate = (!icmp_ln20 & trunc_ln24 == 2)> <Delay = 0.00>
ST_5 : Operation 165 [1/1] (0.60ns)   --->   "%store_ln24 = store i1 %write_flag27_3, i1 %write_flag27_0, i1 %write_flag27_0_load, void %store_ln19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 165 'store' 'store_ln24' <Predicate = (!icmp_ln20 & trunc_ln24 == 2)> <Delay = 0.60>
ST_5 : Operation 166 [1/1] (0.00ns)   --->   "%store_ln24 = store i8 %weight_regfile_2_1_3, i8 %weight_regfile_2_1_025, i8 %weight_regfile_2_1_025_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 166 'store' 'store_ln24' <Predicate = (!icmp_ln20 & trunc_ln24 == 2)> <Delay = 0.00>
ST_5 : Operation 167 [1/1] (0.60ns)   --->   "%store_ln24 = store i1 %write_flag30_3, i1 %write_flag30_0, i1 %write_flag30_0_load, void %store_ln19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 167 'store' 'store_ln24' <Predicate = (!icmp_ln20 & trunc_ln24 == 2)> <Delay = 0.60>
ST_5 : Operation 168 [1/1] (0.00ns)   --->   "%store_ln24 = store i8 %weight_regfile_2_2_3, i8 %weight_regfile_2_2_023, i8 %weight_regfile_2_2_023_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 168 'store' 'store_ln24' <Predicate = (!icmp_ln20 & trunc_ln24 == 2)> <Delay = 0.00>
ST_5 : Operation 169 [1/1] (0.60ns)   --->   "%store_ln24 = store i1 %write_flag33_3, i1 %write_flag33_0, i1 %write_flag33_0_load, void %store_ln19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 169 'store' 'store_ln24' <Predicate = (!icmp_ln20 & trunc_ln24 == 2)> <Delay = 0.60>
ST_5 : Operation 170 [1/1] (0.00ns)   --->   "%store_ln24 = store i8 %weight_regfile_2_3_3, i8 %weight_regfile_2_3_022, i8 %weight_regfile_2_3_022_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 170 'store' 'store_ln24' <Predicate = (!icmp_ln20 & trunc_ln24 == 2)> <Delay = 0.00>
ST_5 : Operation 171 [1/1] (0.00ns)   --->   "%br_ln24 = br void %bb.split10.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 171 'br' 'br_ln24' <Predicate = (!icmp_ln20 & trunc_ln24 == 2)> <Delay = 0.00>
ST_5 : Operation 172 [1/1] (0.00ns)   --->   "%weight_regfile_1_3_028_load_1 = load i8 %weight_regfile_1_3_028"   --->   Operation 172 'load' 'weight_regfile_1_3_028_load_1' <Predicate = (!icmp_ln20 & trunc_ln24 == 1)> <Delay = 0.00>
ST_5 : Operation 173 [1/1] (0.00ns)   --->   "%write_flag12_0_load = load i1 %write_flag12_0, void %store_ln19"   --->   Operation 173 'load' 'write_flag12_0_load' <Predicate = (!icmp_ln20 & trunc_ln24 == 1)> <Delay = 0.00>
ST_5 : Operation 174 [1/1] (0.00ns)   --->   "%write_flag21_0_load = load i1 %write_flag21_0, void %store_ln19"   --->   Operation 174 'load' 'write_flag21_0_load' <Predicate = (!icmp_ln20 & trunc_ln24 == 1)> <Delay = 0.00>
ST_5 : Operation 175 [1/1] (0.00ns)   --->   "%weight_regfile_1_2_029_load_1 = load i8 %weight_regfile_1_2_029"   --->   Operation 175 'load' 'weight_regfile_1_2_029_load_1' <Predicate = (!icmp_ln20 & trunc_ln24 == 1)> <Delay = 0.00>
ST_5 : Operation 176 [1/1] (0.00ns)   --->   "%weight_regfile_1_0_030_load_1 = load i8 %weight_regfile_1_0_030"   --->   Operation 176 'load' 'weight_regfile_1_0_030_load_1' <Predicate = (!icmp_ln20 & trunc_ln24 == 1)> <Delay = 0.00>
ST_5 : Operation 177 [1/1] (0.00ns)   --->   "%write_flag18_0_load = load i1 %write_flag18_0, void %store_ln19"   --->   Operation 177 'load' 'write_flag18_0_load' <Predicate = (!icmp_ln20 & trunc_ln24 == 1)> <Delay = 0.00>
ST_5 : Operation 178 [1/1] (0.00ns)   --->   "%weight_regfile_1_1_031_load_1 = load i8 %weight_regfile_1_1_031"   --->   Operation 178 'load' 'weight_regfile_1_1_031_load_1' <Predicate = (!icmp_ln20 & trunc_ln24 == 1)> <Delay = 0.00>
ST_5 : Operation 179 [1/1] (0.00ns)   --->   "%write_flag15_0_load = load i1 %write_flag15_0, void %store_ln19"   --->   Operation 179 'load' 'write_flag15_0_load' <Predicate = (!icmp_ln20 & trunc_ln24 == 1)> <Delay = 0.00>
ST_5 : Operation 180 [1/1] (0.39ns)   --->   "%weight_regfile_1_3_3 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %weight_regfile_1_3_028_load_1, i8 %weight_regfile_1_3_028_load_1, i8 %weight_regfile_1_3_028_load_1, i8 %weight_regfile_1_1, i2 %empty_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 180 'mux' 'weight_regfile_1_3_3' <Predicate = (!icmp_ln20 & trunc_ln24 == 1)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 181 [1/1] (0.39ns)   --->   "%write_flag12_3 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1, i1 %write_flag12_0_load, i1 %write_flag12_0_load, i1 %write_flag12_0_load, i2 %empty_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 181 'mux' 'write_flag12_3' <Predicate = (!icmp_ln20 & trunc_ln24 == 1)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 182 [1/1] (0.39ns)   --->   "%write_flag21_3 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 %write_flag21_0_load, i1 %write_flag21_0_load, i1 %write_flag21_0_load, i1, i2 %empty_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 182 'mux' 'write_flag21_3' <Predicate = (!icmp_ln20 & trunc_ln24 == 1)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 183 [1/1] (0.39ns)   --->   "%weight_regfile_1_2_3 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %weight_regfile_1_2_029_load_1, i8 %weight_regfile_1_2_029_load_1, i8 %weight_regfile_1_1, i8 %weight_regfile_1_2_029_load_1, i2 %empty_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 183 'mux' 'weight_regfile_1_2_3' <Predicate = (!icmp_ln20 & trunc_ln24 == 1)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 184 [1/1] (0.39ns)   --->   "%weight_regfile_1_0_3 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %weight_regfile_1_1, i8 %weight_regfile_1_0_030_load_1, i8 %weight_regfile_1_0_030_load_1, i8 %weight_regfile_1_0_030_load_1, i2 %empty_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 184 'mux' 'weight_regfile_1_0_3' <Predicate = (!icmp_ln20 & trunc_ln24 == 1)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 185 [1/1] (0.39ns)   --->   "%write_flag18_3 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 %write_flag18_0_load, i1 %write_flag18_0_load, i1, i1 %write_flag18_0_load, i2 %empty_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 185 'mux' 'write_flag18_3' <Predicate = (!icmp_ln20 & trunc_ln24 == 1)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 186 [1/1] (0.39ns)   --->   "%weight_regfile_1_1_3 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %weight_regfile_1_1_031_load_1, i8 %weight_regfile_1_1, i8 %weight_regfile_1_1_031_load_1, i8 %weight_regfile_1_1_031_load_1, i2 %empty_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 186 'mux' 'weight_regfile_1_1_3' <Predicate = (!icmp_ln20 & trunc_ln24 == 1)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 187 [1/1] (0.39ns)   --->   "%write_flag15_3 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 %write_flag15_0_load, i1, i1 %write_flag15_0_load, i1 %write_flag15_0_load, i2 %empty_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 187 'mux' 'write_flag15_3' <Predicate = (!icmp_ln20 & trunc_ln24 == 1)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 188 [1/1] (0.60ns)   --->   "%store_ln24 = store i1 %write_flag15_3, i1 %write_flag15_0, i1 %write_flag15_0_load, void %store_ln19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 188 'store' 'store_ln24' <Predicate = (!icmp_ln20 & trunc_ln24 == 1)> <Delay = 0.60>
ST_5 : Operation 189 [1/1] (0.00ns)   --->   "%store_ln24 = store i8 %weight_regfile_1_1_3, i8 %weight_regfile_1_1_031, i8 %weight_regfile_1_1_031_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 189 'store' 'store_ln24' <Predicate = (!icmp_ln20 & trunc_ln24 == 1)> <Delay = 0.00>
ST_5 : Operation 190 [1/1] (0.60ns)   --->   "%store_ln24 = store i1 %write_flag18_3, i1 %write_flag18_0, i1 %write_flag18_0_load, void %store_ln19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 190 'store' 'store_ln24' <Predicate = (!icmp_ln20 & trunc_ln24 == 1)> <Delay = 0.60>
ST_5 : Operation 191 [1/1] (0.00ns)   --->   "%store_ln24 = store i8 %weight_regfile_1_0_3, i8 %weight_regfile_1_0_030, i8 %weight_regfile_1_0_030_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 191 'store' 'store_ln24' <Predicate = (!icmp_ln20 & trunc_ln24 == 1)> <Delay = 0.00>
ST_5 : Operation 192 [1/1] (0.00ns)   --->   "%store_ln24 = store i8 %weight_regfile_1_2_3, i8 %weight_regfile_1_2_029, i8 %weight_regfile_1_2_029_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 192 'store' 'store_ln24' <Predicate = (!icmp_ln20 & trunc_ln24 == 1)> <Delay = 0.00>
ST_5 : Operation 193 [1/1] (0.60ns)   --->   "%store_ln24 = store i1 %write_flag21_3, i1 %write_flag21_0, i1 %write_flag21_0_load, void %store_ln19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 193 'store' 'store_ln24' <Predicate = (!icmp_ln20 & trunc_ln24 == 1)> <Delay = 0.60>
ST_5 : Operation 194 [1/1] (0.60ns)   --->   "%store_ln24 = store i1 %write_flag12_3, i1 %write_flag12_0, i1 %write_flag12_0_load, void %store_ln19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 194 'store' 'store_ln24' <Predicate = (!icmp_ln20 & trunc_ln24 == 1)> <Delay = 0.60>
ST_5 : Operation 195 [1/1] (0.00ns)   --->   "%store_ln24 = store i8 %weight_regfile_1_3_3, i8 %weight_regfile_1_3_028, i8 %weight_regfile_1_3_028_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 195 'store' 'store_ln24' <Predicate = (!icmp_ln20 & trunc_ln24 == 1)> <Delay = 0.00>
ST_5 : Operation 196 [1/1] (0.00ns)   --->   "%br_ln24 = br void %bb.split10.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 196 'br' 'br_ln24' <Predicate = (!icmp_ln20 & trunc_ln24 == 1)> <Delay = 0.00>
ST_5 : Operation 197 [1/1] (0.00ns)   --->   "%write_flag_0_load = load i1 %write_flag_0, void %store_ln19"   --->   Operation 197 'load' 'write_flag_0_load' <Predicate = (!icmp_ln20 & trunc_ln24 == 0)> <Delay = 0.00>
ST_5 : Operation 198 [1/1] (0.00ns)   --->   "%weight_regfile_0_0_018_load_1 = load i8 %weight_regfile_0_0_018"   --->   Operation 198 'load' 'weight_regfile_0_0_018_load_1' <Predicate = (!icmp_ln20 & trunc_ln24 == 0)> <Delay = 0.00>
ST_5 : Operation 199 [1/1] (0.00ns)   --->   "%write_flag3_0_load = load i1 %write_flag3_0, void %store_ln19"   --->   Operation 199 'load' 'write_flag3_0_load' <Predicate = (!icmp_ln20 & trunc_ln24 == 0)> <Delay = 0.00>
ST_5 : Operation 200 [1/1] (0.00ns)   --->   "%weight_regfile_0_1_021_load_1 = load i8 %weight_regfile_0_1_021"   --->   Operation 200 'load' 'weight_regfile_0_1_021_load_1' <Predicate = (!icmp_ln20 & trunc_ln24 == 0)> <Delay = 0.00>
ST_5 : Operation 201 [1/1] (0.00ns)   --->   "%write_flag6_0_load = load i1 %write_flag6_0, void %store_ln19"   --->   Operation 201 'load' 'write_flag6_0_load' <Predicate = (!icmp_ln20 & trunc_ln24 == 0)> <Delay = 0.00>
ST_5 : Operation 202 [1/1] (0.00ns)   --->   "%weight_regfile_0_2_024_load_1 = load i8 %weight_regfile_0_2_024"   --->   Operation 202 'load' 'weight_regfile_0_2_024_load_1' <Predicate = (!icmp_ln20 & trunc_ln24 == 0)> <Delay = 0.00>
ST_5 : Operation 203 [1/1] (0.00ns)   --->   "%write_flag9_0_load = load i1 %write_flag9_0, void %store_ln19"   --->   Operation 203 'load' 'write_flag9_0_load' <Predicate = (!icmp_ln20 & trunc_ln24 == 0)> <Delay = 0.00>
ST_5 : Operation 204 [1/1] (0.00ns)   --->   "%weight_regfile_0_3_027_load_1 = load i8 %weight_regfile_0_3_027"   --->   Operation 204 'load' 'weight_regfile_0_3_027_load_1' <Predicate = (!icmp_ln20 & trunc_ln24 == 0)> <Delay = 0.00>
ST_5 : Operation 205 [1/1] (0.39ns)   --->   "%write_flag_3 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1, i1 %write_flag_0_load, i1 %write_flag_0_load, i1 %write_flag_0_load, i2 %empty_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 205 'mux' 'write_flag_3' <Predicate = (!icmp_ln20 & trunc_ln24 == 0)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 206 [1/1] (0.39ns)   --->   "%weight_regfile_0_0_3 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %weight_regfile_1_1, i8 %weight_regfile_0_0_018_load_1, i8 %weight_regfile_0_0_018_load_1, i8 %weight_regfile_0_0_018_load_1, i2 %empty_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 206 'mux' 'weight_regfile_0_0_3' <Predicate = (!icmp_ln20 & trunc_ln24 == 0)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 207 [1/1] (0.39ns)   --->   "%write_flag3_3 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 %write_flag3_0_load, i1, i1 %write_flag3_0_load, i1 %write_flag3_0_load, i2 %empty_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 207 'mux' 'write_flag3_3' <Predicate = (!icmp_ln20 & trunc_ln24 == 0)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 208 [1/1] (0.39ns)   --->   "%weight_regfile_0_1_3 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %weight_regfile_0_1_021_load_1, i8 %weight_regfile_1_1, i8 %weight_regfile_0_1_021_load_1, i8 %weight_regfile_0_1_021_load_1, i2 %empty_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 208 'mux' 'weight_regfile_0_1_3' <Predicate = (!icmp_ln20 & trunc_ln24 == 0)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 209 [1/1] (0.39ns)   --->   "%write_flag6_3 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 %write_flag6_0_load, i1 %write_flag6_0_load, i1, i1 %write_flag6_0_load, i2 %empty_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 209 'mux' 'write_flag6_3' <Predicate = (!icmp_ln20 & trunc_ln24 == 0)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 210 [1/1] (0.39ns)   --->   "%weight_regfile_0_2_3 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %weight_regfile_0_2_024_load_1, i8 %weight_regfile_0_2_024_load_1, i8 %weight_regfile_1_1, i8 %weight_regfile_0_2_024_load_1, i2 %empty_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 210 'mux' 'weight_regfile_0_2_3' <Predicate = (!icmp_ln20 & trunc_ln24 == 0)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 211 [1/1] (0.39ns)   --->   "%write_flag9_3 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 %write_flag9_0_load, i1 %write_flag9_0_load, i1 %write_flag9_0_load, i1, i2 %empty_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 211 'mux' 'write_flag9_3' <Predicate = (!icmp_ln20 & trunc_ln24 == 0)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 212 [1/1] (0.39ns)   --->   "%weight_regfile_0_3_3 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %weight_regfile_0_3_027_load_1, i8 %weight_regfile_0_3_027_load_1, i8 %weight_regfile_0_3_027_load_1, i8 %weight_regfile_1_1, i2 %empty_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 212 'mux' 'weight_regfile_0_3_3' <Predicate = (!icmp_ln20 & trunc_ln24 == 0)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 213 [1/1] (0.00ns)   --->   "%store_ln24 = store i8 %weight_regfile_0_3_3, i8 %weight_regfile_0_3_027, i8 %weight_regfile_0_3_027_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 213 'store' 'store_ln24' <Predicate = (!icmp_ln20 & trunc_ln24 == 0)> <Delay = 0.00>
ST_5 : Operation 214 [1/1] (0.60ns)   --->   "%store_ln24 = store i1 %write_flag9_3, i1 %write_flag9_0, i1 %write_flag9_0_load, void %store_ln19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 214 'store' 'store_ln24' <Predicate = (!icmp_ln20 & trunc_ln24 == 0)> <Delay = 0.60>
ST_5 : Operation 215 [1/1] (0.00ns)   --->   "%store_ln24 = store i8 %weight_regfile_0_2_3, i8 %weight_regfile_0_2_024, i8 %weight_regfile_0_2_024_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 215 'store' 'store_ln24' <Predicate = (!icmp_ln20 & trunc_ln24 == 0)> <Delay = 0.00>
ST_5 : Operation 216 [1/1] (0.60ns)   --->   "%store_ln24 = store i1 %write_flag6_3, i1 %write_flag6_0, i1 %write_flag6_0_load, void %store_ln19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 216 'store' 'store_ln24' <Predicate = (!icmp_ln20 & trunc_ln24 == 0)> <Delay = 0.60>
ST_5 : Operation 217 [1/1] (0.00ns)   --->   "%store_ln24 = store i8 %weight_regfile_0_1_3, i8 %weight_regfile_0_1_021, i8 %weight_regfile_0_1_021_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 217 'store' 'store_ln24' <Predicate = (!icmp_ln20 & trunc_ln24 == 0)> <Delay = 0.00>
ST_5 : Operation 218 [1/1] (0.60ns)   --->   "%store_ln24 = store i1 %write_flag3_3, i1 %write_flag3_0, i1 %write_flag3_0_load, void %store_ln19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 218 'store' 'store_ln24' <Predicate = (!icmp_ln20 & trunc_ln24 == 0)> <Delay = 0.60>
ST_5 : Operation 219 [1/1] (0.00ns)   --->   "%store_ln24 = store i8 %weight_regfile_0_0_3, i8 %weight_regfile_0_0_018, i8 %weight_regfile_0_0_018_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 219 'store' 'store_ln24' <Predicate = (!icmp_ln20 & trunc_ln24 == 0)> <Delay = 0.00>
ST_5 : Operation 220 [1/1] (0.60ns)   --->   "%store_ln24 = store i1 %write_flag_3, i1 %write_flag_0, i1 %write_flag_0_load, void %store_ln19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 220 'store' 'store_ln24' <Predicate = (!icmp_ln20 & trunc_ln24 == 0)> <Delay = 0.60>
ST_5 : Operation 221 [1/1] (0.00ns)   --->   "%br_ln24 = br void %bb.split10.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 221 'br' 'br_ln24' <Predicate = (!icmp_ln20 & trunc_ln24 == 0)> <Delay = 0.00>
ST_5 : Operation 222 [1/1] (0.00ns)   --->   "%weight_regfile_3_3_016_load_1 = load i8 %weight_regfile_3_3_016"   --->   Operation 222 'load' 'weight_regfile_3_3_016_load_1' <Predicate = (!icmp_ln20 & trunc_ln24 == 3)> <Delay = 0.00>
ST_5 : Operation 223 [1/1] (0.00ns)   --->   "%write_flag45_0_load = load i1 %write_flag45_0, void %store_ln19"   --->   Operation 223 'load' 'write_flag45_0_load' <Predicate = (!icmp_ln20 & trunc_ln24 == 3)> <Delay = 0.00>
ST_5 : Operation 224 [1/1] (0.00ns)   --->   "%weight_regfile_3_2_017_load_1 = load i8 %weight_regfile_3_2_017"   --->   Operation 224 'load' 'weight_regfile_3_2_017_load_1' <Predicate = (!icmp_ln20 & trunc_ln24 == 3)> <Delay = 0.00>
ST_5 : Operation 225 [1/1] (0.00ns)   --->   "%write_flag42_0_load = load i1 %write_flag42_0, void %store_ln19"   --->   Operation 225 'load' 'write_flag42_0_load' <Predicate = (!icmp_ln20 & trunc_ln24 == 3)> <Delay = 0.00>
ST_5 : Operation 226 [1/1] (0.00ns)   --->   "%weight_regfile_3_1_019_load_1 = load i8 %weight_regfile_3_1_019"   --->   Operation 226 'load' 'weight_regfile_3_1_019_load_1' <Predicate = (!icmp_ln20 & trunc_ln24 == 3)> <Delay = 0.00>
ST_5 : Operation 227 [1/1] (0.00ns)   --->   "%write_flag39_0_load = load i1 %write_flag39_0, void %store_ln19"   --->   Operation 227 'load' 'write_flag39_0_load' <Predicate = (!icmp_ln20 & trunc_ln24 == 3)> <Delay = 0.00>
ST_5 : Operation 228 [1/1] (0.00ns)   --->   "%weight_regfile_3_0_020_load_1 = load i8 %weight_regfile_3_0_020"   --->   Operation 228 'load' 'weight_regfile_3_0_020_load_1' <Predicate = (!icmp_ln20 & trunc_ln24 == 3)> <Delay = 0.00>
ST_5 : Operation 229 [1/1] (0.00ns)   --->   "%write_flag36_0_load = load i1 %write_flag36_0, void %store_ln19"   --->   Operation 229 'load' 'write_flag36_0_load' <Predicate = (!icmp_ln20 & trunc_ln24 == 3)> <Delay = 0.00>
ST_5 : Operation 230 [1/1] (0.39ns)   --->   "%weight_regfile_3_3_3 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %weight_regfile_3_3_016_load_1, i8 %weight_regfile_3_3_016_load_1, i8 %weight_regfile_3_3_016_load_1, i8 %weight_regfile_1_1, i2 %empty_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 230 'mux' 'weight_regfile_3_3_3' <Predicate = (!icmp_ln20 & trunc_ln24 == 3)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 231 [1/1] (0.39ns)   --->   "%write_flag45_3 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 %write_flag45_0_load, i1 %write_flag45_0_load, i1 %write_flag45_0_load, i1, i2 %empty_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 231 'mux' 'write_flag45_3' <Predicate = (!icmp_ln20 & trunc_ln24 == 3)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 232 [1/1] (0.39ns)   --->   "%weight_regfile_3_2_3 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %weight_regfile_3_2_017_load_1, i8 %weight_regfile_3_2_017_load_1, i8 %weight_regfile_1_1, i8 %weight_regfile_3_2_017_load_1, i2 %empty_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 232 'mux' 'weight_regfile_3_2_3' <Predicate = (!icmp_ln20 & trunc_ln24 == 3)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 233 [1/1] (0.39ns)   --->   "%write_flag42_3 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 %write_flag42_0_load, i1 %write_flag42_0_load, i1, i1 %write_flag42_0_load, i2 %empty_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 233 'mux' 'write_flag42_3' <Predicate = (!icmp_ln20 & trunc_ln24 == 3)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 234 [1/1] (0.39ns)   --->   "%weight_regfile_3_1_3 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %weight_regfile_3_1_019_load_1, i8 %weight_regfile_1_1, i8 %weight_regfile_3_1_019_load_1, i8 %weight_regfile_3_1_019_load_1, i2 %empty_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 234 'mux' 'weight_regfile_3_1_3' <Predicate = (!icmp_ln20 & trunc_ln24 == 3)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 235 [1/1] (0.39ns)   --->   "%write_flag39_3 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 %write_flag39_0_load, i1, i1 %write_flag39_0_load, i1 %write_flag39_0_load, i2 %empty_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 235 'mux' 'write_flag39_3' <Predicate = (!icmp_ln20 & trunc_ln24 == 3)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 236 [1/1] (0.39ns)   --->   "%weight_regfile_3_0_3 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %weight_regfile_1_1, i8 %weight_regfile_3_0_020_load_1, i8 %weight_regfile_3_0_020_load_1, i8 %weight_regfile_3_0_020_load_1, i2 %empty_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 236 'mux' 'weight_regfile_3_0_3' <Predicate = (!icmp_ln20 & trunc_ln24 == 3)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 237 [1/1] (0.39ns)   --->   "%write_flag36_3 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1, i1 %write_flag36_0_load, i1 %write_flag36_0_load, i1 %write_flag36_0_load, i2 %empty_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 237 'mux' 'write_flag36_3' <Predicate = (!icmp_ln20 & trunc_ln24 == 3)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 238 [1/1] (0.60ns)   --->   "%store_ln24 = store i1 %write_flag36_3, i1 %write_flag36_0, i1 %write_flag36_0_load, void %store_ln19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 238 'store' 'store_ln24' <Predicate = (!icmp_ln20 & trunc_ln24 == 3)> <Delay = 0.60>
ST_5 : Operation 239 [1/1] (0.00ns)   --->   "%store_ln24 = store i8 %weight_regfile_3_0_3, i8 %weight_regfile_3_0_020, i8 %weight_regfile_3_0_020_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 239 'store' 'store_ln24' <Predicate = (!icmp_ln20 & trunc_ln24 == 3)> <Delay = 0.00>
ST_5 : Operation 240 [1/1] (0.60ns)   --->   "%store_ln24 = store i1 %write_flag39_3, i1 %write_flag39_0, i1 %write_flag39_0_load, void %store_ln19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 240 'store' 'store_ln24' <Predicate = (!icmp_ln20 & trunc_ln24 == 3)> <Delay = 0.60>
ST_5 : Operation 241 [1/1] (0.00ns)   --->   "%store_ln24 = store i8 %weight_regfile_3_1_3, i8 %weight_regfile_3_1_019, i8 %weight_regfile_3_1_019_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 241 'store' 'store_ln24' <Predicate = (!icmp_ln20 & trunc_ln24 == 3)> <Delay = 0.00>
ST_5 : Operation 242 [1/1] (0.60ns)   --->   "%store_ln24 = store i1 %write_flag42_3, i1 %write_flag42_0, i1 %write_flag42_0_load, void %store_ln19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 242 'store' 'store_ln24' <Predicate = (!icmp_ln20 & trunc_ln24 == 3)> <Delay = 0.60>
ST_5 : Operation 243 [1/1] (0.00ns)   --->   "%store_ln24 = store i8 %weight_regfile_3_2_3, i8 %weight_regfile_3_2_017, i8 %weight_regfile_3_2_017_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 243 'store' 'store_ln24' <Predicate = (!icmp_ln20 & trunc_ln24 == 3)> <Delay = 0.00>
ST_5 : Operation 244 [1/1] (0.60ns)   --->   "%store_ln24 = store i1 %write_flag45_3, i1 %write_flag45_0, i1 %write_flag45_0_load, void %store_ln19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 244 'store' 'store_ln24' <Predicate = (!icmp_ln20 & trunc_ln24 == 3)> <Delay = 0.60>
ST_5 : Operation 245 [1/1] (0.00ns)   --->   "%store_ln24 = store i8 %weight_regfile_3_3_3, i8 %weight_regfile_3_3_016, i8 %weight_regfile_3_3_016_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 245 'store' 'store_ln24' <Predicate = (!icmp_ln20 & trunc_ln24 == 3)> <Delay = 0.00>
ST_5 : Operation 246 [1/1] (0.00ns)   --->   "%br_ln24 = br void %bb.split10.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 246 'br' 'br_ln24' <Predicate = (!icmp_ln20 & trunc_ln24 == 3)> <Delay = 0.00>
ST_5 : Operation 247 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb.i.i"   --->   Operation 247 'br' 'br_ln0' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 248 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 248 'br' 'br_ln0' <Predicate = (icmp_ln20)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ weight_l2_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weight_l2_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weight_l2_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weight_l2_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ empty_19]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ empty]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ko_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ co_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ro]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ so]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ko_2_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ro_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ so_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
weight_regfile_3_3_016        (alloca           ) [ 001111]
write_flag_0                  (alloca           ) [ 011111]
write_flag45_0                (alloca           ) [ 011111]
weight_regfile_3_2_017        (alloca           ) [ 001111]
weight_regfile_0_0_018        (alloca           ) [ 001111]
write_flag42_0                (alloca           ) [ 011111]
weight_regfile_3_1_019        (alloca           ) [ 001111]
write_flag3_0                 (alloca           ) [ 011111]
write_flag39_0                (alloca           ) [ 011111]
weight_regfile_3_0_020        (alloca           ) [ 001111]
weight_regfile_0_1_021        (alloca           ) [ 001111]
write_flag36_0                (alloca           ) [ 011111]
weight_regfile_2_3_022        (alloca           ) [ 001111]
write_flag6_0                 (alloca           ) [ 011111]
write_flag33_0                (alloca           ) [ 011111]
weight_regfile_2_2_023        (alloca           ) [ 001111]
weight_regfile_0_2_024        (alloca           ) [ 001111]
write_flag30_0                (alloca           ) [ 011111]
weight_regfile_2_1_025        (alloca           ) [ 001111]
write_flag9_0                 (alloca           ) [ 011111]
write_flag27_0                (alloca           ) [ 011111]
weight_regfile_2_0_026        (alloca           ) [ 001111]
weight_regfile_0_3_027        (alloca           ) [ 001111]
write_flag24_0                (alloca           ) [ 011111]
weight_regfile_1_3_028        (alloca           ) [ 001111]
write_flag12_0                (alloca           ) [ 011111]
write_flag21_0                (alloca           ) [ 011111]
weight_regfile_1_2_029        (alloca           ) [ 001111]
weight_regfile_1_0_030        (alloca           ) [ 001111]
write_flag18_0                (alloca           ) [ 011111]
weight_regfile_1_1_031        (alloca           ) [ 001111]
write_flag15_0                (alloca           ) [ 011111]
specinterface_ln0             (specinterface    ) [ 000000]
specinterface_ln0             (specinterface    ) [ 000000]
specinterface_ln0             (specinterface    ) [ 000000]
specinterface_ln0             (specinterface    ) [ 000000]
specinterface_ln0             (specinterface    ) [ 000000]
specinterface_ln0             (specinterface    ) [ 000000]
ko_2_read                     (read             ) [ 000000]
co_1_read                     (read             ) [ 000000]
ro_read                       (read             ) [ 000000]
trunc_ln18                    (trunc            ) [ 001111]
so_read                       (read             ) [ 000000]
empty_36                      (trunc            ) [ 001111]
specinterface_ln0             (specinterface    ) [ 000000]
write_ln262                   (write            ) [ 000000]
specinterface_ln0             (specinterface    ) [ 000000]
write_ln262                   (write            ) [ 000000]
specinterface_ln0             (specinterface    ) [ 000000]
write_ln262                   (write            ) [ 000000]
tmp_1                         (read             ) [ 000000]
RS_assign                     (read             ) [ 001111]
mul2_i_i                      (bitconcatenate   ) [ 001111]
mul_ln19                      (mul              ) [ 001111]
store_ln19                    (store            ) [ 000000]
store_ln19                    (store            ) [ 000000]
store_ln19                    (store            ) [ 000000]
store_ln19                    (store            ) [ 000000]
store_ln19                    (store            ) [ 000000]
store_ln19                    (store            ) [ 000000]
store_ln19                    (store            ) [ 000000]
store_ln19                    (store            ) [ 000000]
store_ln19                    (store            ) [ 000000]
store_ln19                    (store            ) [ 000000]
store_ln19                    (store            ) [ 000000]
store_ln19                    (store            ) [ 000000]
store_ln19                    (store            ) [ 000000]
store_ln19                    (store            ) [ 000000]
store_ln19                    (store            ) [ 000000]
store_ln19                    (store            ) [ 000000]
br_ln19                       (br               ) [ 011111]
ci                            (phi              ) [ 001000]
icmp_ln19                     (icmp             ) [ 001111]
speclooptripcount_ln0         (speclooptripcount) [ 000000]
add_ln19                      (add              ) [ 011111]
br_ln19                       (br               ) [ 000000]
empty_37                      (trunc            ) [ 000111]
ci_cast_i_i_cast              (zext             ) [ 000000]
tmp                           (add              ) [ 000000]
mul52_i_i                     (add              ) [ 000000]
mul61_i_i_cast                (mul              ) [ 000000]
add93_i_i                     (add              ) [ 000000]
add11_i_i_cast                (mul              ) [ 000000]
add12_i_i                     (add              ) [ 000100]
weight_regfile_3_3_016_load   (load             ) [ 000000]
weight_regfile_3_2_017_load   (load             ) [ 000000]
weight_regfile_0_0_018_load   (load             ) [ 000000]
weight_regfile_3_1_019_load   (load             ) [ 000000]
weight_regfile_3_0_020_load   (load             ) [ 000000]
weight_regfile_0_1_021_load   (load             ) [ 000000]
weight_regfile_2_3_022_load   (load             ) [ 000000]
weight_regfile_2_2_023_load   (load             ) [ 000000]
weight_regfile_0_2_024_load   (load             ) [ 000000]
weight_regfile_2_1_025_load   (load             ) [ 000000]
weight_regfile_2_0_026_load   (load             ) [ 000000]
weight_regfile_0_3_027_load   (load             ) [ 000000]
weight_regfile_1_3_028_load   (load             ) [ 000000]
weight_regfile_1_2_029_load   (load             ) [ 000000]
weight_regfile_1_0_030_load   (load             ) [ 000000]
weight_regfile_1_1_031_load   (load             ) [ 000000]
mrv                           (insertvalue      ) [ 000000]
mrv_1                         (insertvalue      ) [ 000000]
mrv_2                         (insertvalue      ) [ 000000]
mrv_3                         (insertvalue      ) [ 000000]
mrv_4                         (insertvalue      ) [ 000000]
mrv_5                         (insertvalue      ) [ 000000]
mrv_6                         (insertvalue      ) [ 000000]
mrv_7                         (insertvalue      ) [ 000000]
mrv_8                         (insertvalue      ) [ 000000]
mrv_9                         (insertvalue      ) [ 000000]
mrv_s                         (insertvalue      ) [ 000000]
mrv_10                        (insertvalue      ) [ 000000]
mrv_11                        (insertvalue      ) [ 000000]
mrv_12                        (insertvalue      ) [ 000000]
mrv_13                        (insertvalue      ) [ 000000]
mrv_14                        (insertvalue      ) [ 000000]
ret_ln262                     (ret              ) [ 000000]
idxprom_i_i                   (zext             ) [ 000000]
weight_l2_0_addr              (getelementptr    ) [ 000010]
weight_l2_1_addr              (getelementptr    ) [ 000010]
weight_l2_2_addr              (getelementptr    ) [ 000010]
weight_l2_3_addr              (getelementptr    ) [ 000010]
specloopname_ln19             (specloopname     ) [ 000000]
weight_l2_0_load              (load             ) [ 000001]
weight_l2_1_load              (load             ) [ 000001]
weight_l2_2_load              (load             ) [ 000001]
weight_l2_3_load              (load             ) [ 000001]
br_ln20                       (br               ) [ 001111]
ki                            (phi              ) [ 000001]
icmp_ln20                     (icmp             ) [ 001111]
speclooptripcount_ln0         (speclooptripcount) [ 000000]
add_ln20                      (add              ) [ 001111]
br_ln20                       (br               ) [ 000000]
specloopname_ln20             (specloopname     ) [ 000000]
trunc_ln24                    (trunc            ) [ 001111]
weight_regfile_1_1            (mux              ) [ 000000]
switch_ln24                   (switch           ) [ 000000]
weight_regfile_2_3_022_load_1 (load             ) [ 000000]
write_flag33_0_load           (load             ) [ 000000]
weight_regfile_2_2_023_load_1 (load             ) [ 000000]
write_flag30_0_load           (load             ) [ 000000]
weight_regfile_2_1_025_load_1 (load             ) [ 000000]
write_flag27_0_load           (load             ) [ 000000]
weight_regfile_2_0_026_load_1 (load             ) [ 000000]
write_flag24_0_load           (load             ) [ 000000]
weight_regfile_2_3_3          (mux              ) [ 000000]
write_flag33_3                (mux              ) [ 000000]
weight_regfile_2_2_3          (mux              ) [ 000000]
write_flag30_3                (mux              ) [ 000000]
weight_regfile_2_1_3          (mux              ) [ 000000]
write_flag27_3                (mux              ) [ 000000]
weight_regfile_2_0_3          (mux              ) [ 000000]
write_flag24_3                (mux              ) [ 000000]
store_ln24                    (store            ) [ 000000]
store_ln24                    (store            ) [ 000000]
store_ln24                    (store            ) [ 000000]
store_ln24                    (store            ) [ 000000]
store_ln24                    (store            ) [ 000000]
store_ln24                    (store            ) [ 000000]
store_ln24                    (store            ) [ 000000]
store_ln24                    (store            ) [ 000000]
br_ln24                       (br               ) [ 000000]
weight_regfile_1_3_028_load_1 (load             ) [ 000000]
write_flag12_0_load           (load             ) [ 000000]
write_flag21_0_load           (load             ) [ 000000]
weight_regfile_1_2_029_load_1 (load             ) [ 000000]
weight_regfile_1_0_030_load_1 (load             ) [ 000000]
write_flag18_0_load           (load             ) [ 000000]
weight_regfile_1_1_031_load_1 (load             ) [ 000000]
write_flag15_0_load           (load             ) [ 000000]
weight_regfile_1_3_3          (mux              ) [ 000000]
write_flag12_3                (mux              ) [ 000000]
write_flag21_3                (mux              ) [ 000000]
weight_regfile_1_2_3          (mux              ) [ 000000]
weight_regfile_1_0_3          (mux              ) [ 000000]
write_flag18_3                (mux              ) [ 000000]
weight_regfile_1_1_3          (mux              ) [ 000000]
write_flag15_3                (mux              ) [ 000000]
store_ln24                    (store            ) [ 000000]
store_ln24                    (store            ) [ 000000]
store_ln24                    (store            ) [ 000000]
store_ln24                    (store            ) [ 000000]
store_ln24                    (store            ) [ 000000]
store_ln24                    (store            ) [ 000000]
store_ln24                    (store            ) [ 000000]
store_ln24                    (store            ) [ 000000]
br_ln24                       (br               ) [ 000000]
write_flag_0_load             (load             ) [ 000000]
weight_regfile_0_0_018_load_1 (load             ) [ 000000]
write_flag3_0_load            (load             ) [ 000000]
weight_regfile_0_1_021_load_1 (load             ) [ 000000]
write_flag6_0_load            (load             ) [ 000000]
weight_regfile_0_2_024_load_1 (load             ) [ 000000]
write_flag9_0_load            (load             ) [ 000000]
weight_regfile_0_3_027_load_1 (load             ) [ 000000]
write_flag_3                  (mux              ) [ 000000]
weight_regfile_0_0_3          (mux              ) [ 000000]
write_flag3_3                 (mux              ) [ 000000]
weight_regfile_0_1_3          (mux              ) [ 000000]
write_flag6_3                 (mux              ) [ 000000]
weight_regfile_0_2_3          (mux              ) [ 000000]
write_flag9_3                 (mux              ) [ 000000]
weight_regfile_0_3_3          (mux              ) [ 000000]
store_ln24                    (store            ) [ 000000]
store_ln24                    (store            ) [ 000000]
store_ln24                    (store            ) [ 000000]
store_ln24                    (store            ) [ 000000]
store_ln24                    (store            ) [ 000000]
store_ln24                    (store            ) [ 000000]
store_ln24                    (store            ) [ 000000]
store_ln24                    (store            ) [ 000000]
br_ln24                       (br               ) [ 000000]
weight_regfile_3_3_016_load_1 (load             ) [ 000000]
write_flag45_0_load           (load             ) [ 000000]
weight_regfile_3_2_017_load_1 (load             ) [ 000000]
write_flag42_0_load           (load             ) [ 000000]
weight_regfile_3_1_019_load_1 (load             ) [ 000000]
write_flag39_0_load           (load             ) [ 000000]
weight_regfile_3_0_020_load_1 (load             ) [ 000000]
write_flag36_0_load           (load             ) [ 000000]
weight_regfile_3_3_3          (mux              ) [ 000000]
write_flag45_3                (mux              ) [ 000000]
weight_regfile_3_2_3          (mux              ) [ 000000]
write_flag42_3                (mux              ) [ 000000]
weight_regfile_3_1_3          (mux              ) [ 000000]
write_flag39_3                (mux              ) [ 000000]
weight_regfile_3_0_3          (mux              ) [ 000000]
write_flag36_3                (mux              ) [ 000000]
store_ln24                    (store            ) [ 000000]
store_ln24                    (store            ) [ 000000]
store_ln24                    (store            ) [ 000000]
store_ln24                    (store            ) [ 000000]
store_ln24                    (store            ) [ 000000]
store_ln24                    (store            ) [ 000000]
store_ln24                    (store            ) [ 000000]
store_ln24                    (store            ) [ 000000]
br_ln24                       (br               ) [ 000000]
br_ln0                        (br               ) [ 001111]
br_ln0                        (br               ) [ 011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="weight_l2_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_l2_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="weight_l2_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_l2_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="weight_l2_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_l2_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="weight_l2_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_l2_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="empty_19">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="empty">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="ko_2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ko_2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="co_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="co_1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="ro">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ro"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="so">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="so"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="ko_2_out">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ko_2_out"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="ro_out">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ro_out"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="so_out">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="so_out"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i20P"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i18P"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i20P"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i20.i18.i2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i8.i2"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i1.i2"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1004" name="weight_regfile_3_3_016_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_regfile_3_3_016/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="write_flag_0_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="write_flag_0/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="write_flag45_0_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="write_flag45_0/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="weight_regfile_3_2_017_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_regfile_3_2_017/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="weight_regfile_0_0_018_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_regfile_0_0_018/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="write_flag42_0_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="write_flag42_0/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="weight_regfile_3_1_019_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_regfile_3_1_019/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="write_flag3_0_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="write_flag3_0/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="write_flag39_0_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="write_flag39_0/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="weight_regfile_3_0_020_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_regfile_3_0_020/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="weight_regfile_0_1_021_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_regfile_0_1_021/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="write_flag36_0_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="write_flag36_0/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="weight_regfile_2_3_022_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_regfile_2_3_022/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="write_flag6_0_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="write_flag6_0/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="write_flag33_0_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="write_flag33_0/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="weight_regfile_2_2_023_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_regfile_2_2_023/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="weight_regfile_0_2_024_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_regfile_0_2_024/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="write_flag30_0_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="write_flag30_0/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="weight_regfile_2_1_025_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_regfile_2_1_025/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="write_flag9_0_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="write_flag9_0/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="write_flag27_0_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="write_flag27_0/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="weight_regfile_2_0_026_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_regfile_2_0_026/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="weight_regfile_0_3_027_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_regfile_0_3_027/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="write_flag24_0_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="write_flag24_0/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="weight_regfile_1_3_028_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_regfile_1_3_028/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="write_flag12_0_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="write_flag12_0/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="write_flag21_0_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="write_flag21_0/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="weight_regfile_1_2_029_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_regfile_1_2_029/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="weight_regfile_1_0_030_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_regfile_1_0_030/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="write_flag18_0_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="write_flag18_0/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="weight_regfile_1_1_031_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_regfile_1_1_031/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="write_flag15_0_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="write_flag15_0/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="ko_2_read_read_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="20" slack="0"/>
<pin id="218" dir="0" index="1" bw="20" slack="0"/>
<pin id="219" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ko_2_read/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="co_1_read_read_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="18" slack="0"/>
<pin id="224" dir="0" index="1" bw="18" slack="0"/>
<pin id="225" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="co_1_read/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="ro_read_read_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="0"/>
<pin id="230" dir="0" index="1" bw="32" slack="0"/>
<pin id="231" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ro_read/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="so_read_read_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="0"/>
<pin id="236" dir="0" index="1" bw="32" slack="0"/>
<pin id="237" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="so_read/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="write_ln262_write_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="0" slack="0"/>
<pin id="242" dir="0" index="1" bw="20" slack="0"/>
<pin id="243" dir="0" index="2" bw="20" slack="0"/>
<pin id="244" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln262/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="write_ln262_write_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="0" slack="0"/>
<pin id="250" dir="0" index="1" bw="32" slack="0"/>
<pin id="251" dir="0" index="2" bw="32" slack="0"/>
<pin id="252" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln262/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="write_ln262_write_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="0" slack="0"/>
<pin id="258" dir="0" index="1" bw="32" slack="0"/>
<pin id="259" dir="0" index="2" bw="32" slack="0"/>
<pin id="260" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln262/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="tmp_1_read_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="20" slack="0"/>
<pin id="266" dir="0" index="1" bw="20" slack="0"/>
<pin id="267" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="RS_assign_read_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="20" slack="0"/>
<pin id="272" dir="0" index="1" bw="20" slack="0"/>
<pin id="273" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="RS_assign/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="weight_l2_0_addr_gep_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="8" slack="0"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="0" index="2" bw="20" slack="0"/>
<pin id="280" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_l2_0_addr/3 "/>
</bind>
</comp>

<comp id="283" class="1004" name="grp_access_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="20" slack="0"/>
<pin id="285" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="286" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="287" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_l2_0_load/3 "/>
</bind>
</comp>

<comp id="289" class="1004" name="weight_l2_1_addr_gep_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="8" slack="0"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="0" index="2" bw="20" slack="0"/>
<pin id="293" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_l2_1_addr/3 "/>
</bind>
</comp>

<comp id="296" class="1004" name="grp_access_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="20" slack="0"/>
<pin id="298" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="299" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="300" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_l2_1_load/3 "/>
</bind>
</comp>

<comp id="302" class="1004" name="weight_l2_2_addr_gep_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="8" slack="0"/>
<pin id="304" dir="0" index="1" bw="1" slack="0"/>
<pin id="305" dir="0" index="2" bw="20" slack="0"/>
<pin id="306" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_l2_2_addr/3 "/>
</bind>
</comp>

<comp id="309" class="1004" name="grp_access_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="20" slack="0"/>
<pin id="311" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="312" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="313" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_l2_2_load/3 "/>
</bind>
</comp>

<comp id="315" class="1004" name="weight_l2_3_addr_gep_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="8" slack="0"/>
<pin id="317" dir="0" index="1" bw="1" slack="0"/>
<pin id="318" dir="0" index="2" bw="20" slack="0"/>
<pin id="319" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_l2_3_addr/3 "/>
</bind>
</comp>

<comp id="322" class="1004" name="grp_access_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="20" slack="0"/>
<pin id="324" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="325" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="326" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_l2_3_load/3 "/>
</bind>
</comp>

<comp id="328" class="1005" name="ci_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="3" slack="1"/>
<pin id="330" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="ci (phireg) "/>
</bind>
</comp>

<comp id="332" class="1004" name="ci_phi_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="1"/>
<pin id="334" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="335" dir="0" index="2" bw="3" slack="0"/>
<pin id="336" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="337" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ci/2 "/>
</bind>
</comp>

<comp id="339" class="1005" name="ki_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="3" slack="1"/>
<pin id="341" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="ki (phireg) "/>
</bind>
</comp>

<comp id="343" class="1004" name="ki_phi_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="1" slack="1"/>
<pin id="345" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="346" dir="0" index="2" bw="3" slack="0"/>
<pin id="347" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="348" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ki/5 "/>
</bind>
</comp>

<comp id="350" class="1004" name="grp_load_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="8" slack="1"/>
<pin id="352" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_regfile_3_3_016_load/2 weight_regfile_3_3_016_load_1/5 "/>
</bind>
</comp>

<comp id="353" class="1004" name="grp_load_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="8" slack="1"/>
<pin id="355" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_regfile_3_2_017_load/2 weight_regfile_3_2_017_load_1/5 "/>
</bind>
</comp>

<comp id="356" class="1004" name="grp_load_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="8" slack="1"/>
<pin id="358" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_regfile_0_0_018_load/2 weight_regfile_0_0_018_load_1/5 "/>
</bind>
</comp>

<comp id="359" class="1004" name="grp_load_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="8" slack="1"/>
<pin id="361" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_regfile_3_1_019_load/2 weight_regfile_3_1_019_load_1/5 "/>
</bind>
</comp>

<comp id="362" class="1004" name="grp_load_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="8" slack="1"/>
<pin id="364" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_regfile_3_0_020_load/2 weight_regfile_3_0_020_load_1/5 "/>
</bind>
</comp>

<comp id="365" class="1004" name="grp_load_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="8" slack="1"/>
<pin id="367" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_regfile_0_1_021_load/2 weight_regfile_0_1_021_load_1/5 "/>
</bind>
</comp>

<comp id="368" class="1004" name="grp_load_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="8" slack="1"/>
<pin id="370" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_regfile_2_3_022_load/2 weight_regfile_2_3_022_load_1/5 "/>
</bind>
</comp>

<comp id="371" class="1004" name="grp_load_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="8" slack="1"/>
<pin id="373" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_regfile_2_2_023_load/2 weight_regfile_2_2_023_load_1/5 "/>
</bind>
</comp>

<comp id="374" class="1004" name="grp_load_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="8" slack="1"/>
<pin id="376" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_regfile_0_2_024_load/2 weight_regfile_0_2_024_load_1/5 "/>
</bind>
</comp>

<comp id="377" class="1004" name="grp_load_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="8" slack="1"/>
<pin id="379" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_regfile_2_1_025_load/2 weight_regfile_2_1_025_load_1/5 "/>
</bind>
</comp>

<comp id="380" class="1004" name="grp_load_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="8" slack="1"/>
<pin id="382" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_regfile_2_0_026_load/2 weight_regfile_2_0_026_load_1/5 "/>
</bind>
</comp>

<comp id="383" class="1004" name="grp_load_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="8" slack="1"/>
<pin id="385" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_regfile_0_3_027_load/2 weight_regfile_0_3_027_load_1/5 "/>
</bind>
</comp>

<comp id="386" class="1004" name="grp_load_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="8" slack="1"/>
<pin id="388" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_regfile_1_3_028_load/2 weight_regfile_1_3_028_load_1/5 "/>
</bind>
</comp>

<comp id="389" class="1004" name="grp_load_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="8" slack="1"/>
<pin id="391" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_regfile_1_2_029_load/2 weight_regfile_1_2_029_load_1/5 "/>
</bind>
</comp>

<comp id="392" class="1004" name="grp_load_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="8" slack="1"/>
<pin id="394" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_regfile_1_0_030_load/2 weight_regfile_1_0_030_load_1/5 "/>
</bind>
</comp>

<comp id="395" class="1004" name="grp_load_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="8" slack="1"/>
<pin id="397" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_regfile_1_1_031_load/2 weight_regfile_1_1_031_load_1/5 "/>
</bind>
</comp>

<comp id="398" class="1004" name="trunc_ln18_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="32" slack="0"/>
<pin id="400" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln18/1 "/>
</bind>
</comp>

<comp id="402" class="1004" name="empty_36_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="32" slack="0"/>
<pin id="404" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_36/1 "/>
</bind>
</comp>

<comp id="406" class="1004" name="mul2_i_i_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="20" slack="0"/>
<pin id="408" dir="0" index="1" bw="18" slack="0"/>
<pin id="409" dir="0" index="2" bw="1" slack="0"/>
<pin id="410" dir="1" index="3" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mul2_i_i/1 "/>
</bind>
</comp>

<comp id="414" class="1004" name="mul_ln19_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="20" slack="0"/>
<pin id="416" dir="0" index="1" bw="20" slack="0"/>
<pin id="417" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln19/1 "/>
</bind>
</comp>

<comp id="420" class="1004" name="store_ln19_store_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="0"/>
<pin id="422" dir="0" index="1" bw="1" slack="0"/>
<pin id="423" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/1 "/>
</bind>
</comp>

<comp id="425" class="1004" name="store_ln19_store_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="1" slack="0"/>
<pin id="427" dir="0" index="1" bw="1" slack="0"/>
<pin id="428" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/1 "/>
</bind>
</comp>

<comp id="430" class="1004" name="store_ln19_store_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="1" slack="0"/>
<pin id="432" dir="0" index="1" bw="1" slack="0"/>
<pin id="433" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/1 "/>
</bind>
</comp>

<comp id="435" class="1004" name="store_ln19_store_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="1" slack="0"/>
<pin id="437" dir="0" index="1" bw="1" slack="0"/>
<pin id="438" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/1 "/>
</bind>
</comp>

<comp id="440" class="1004" name="store_ln19_store_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="1" slack="0"/>
<pin id="442" dir="0" index="1" bw="1" slack="0"/>
<pin id="443" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/1 "/>
</bind>
</comp>

<comp id="445" class="1004" name="store_ln19_store_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="1" slack="0"/>
<pin id="447" dir="0" index="1" bw="1" slack="0"/>
<pin id="448" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/1 "/>
</bind>
</comp>

<comp id="450" class="1004" name="store_ln19_store_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="1" slack="0"/>
<pin id="452" dir="0" index="1" bw="1" slack="0"/>
<pin id="453" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/1 "/>
</bind>
</comp>

<comp id="455" class="1004" name="store_ln19_store_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="1" slack="0"/>
<pin id="457" dir="0" index="1" bw="1" slack="0"/>
<pin id="458" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/1 "/>
</bind>
</comp>

<comp id="460" class="1004" name="store_ln19_store_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="1" slack="0"/>
<pin id="462" dir="0" index="1" bw="1" slack="0"/>
<pin id="463" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/1 "/>
</bind>
</comp>

<comp id="465" class="1004" name="store_ln19_store_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="1" slack="0"/>
<pin id="467" dir="0" index="1" bw="1" slack="0"/>
<pin id="468" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/1 "/>
</bind>
</comp>

<comp id="470" class="1004" name="store_ln19_store_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="1" slack="0"/>
<pin id="472" dir="0" index="1" bw="1" slack="0"/>
<pin id="473" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/1 "/>
</bind>
</comp>

<comp id="475" class="1004" name="store_ln19_store_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="1" slack="0"/>
<pin id="477" dir="0" index="1" bw="1" slack="0"/>
<pin id="478" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/1 "/>
</bind>
</comp>

<comp id="480" class="1004" name="store_ln19_store_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="1" slack="0"/>
<pin id="482" dir="0" index="1" bw="1" slack="0"/>
<pin id="483" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/1 "/>
</bind>
</comp>

<comp id="485" class="1004" name="store_ln19_store_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="1" slack="0"/>
<pin id="487" dir="0" index="1" bw="1" slack="0"/>
<pin id="488" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/1 "/>
</bind>
</comp>

<comp id="490" class="1004" name="store_ln19_store_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="1" slack="0"/>
<pin id="492" dir="0" index="1" bw="1" slack="0"/>
<pin id="493" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/1 "/>
</bind>
</comp>

<comp id="495" class="1004" name="store_ln19_store_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="1" slack="0"/>
<pin id="497" dir="0" index="1" bw="1" slack="0"/>
<pin id="498" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/1 "/>
</bind>
</comp>

<comp id="500" class="1004" name="icmp_ln19_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="3" slack="0"/>
<pin id="502" dir="0" index="1" bw="3" slack="0"/>
<pin id="503" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19/2 "/>
</bind>
</comp>

<comp id="506" class="1004" name="add_ln19_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="3" slack="0"/>
<pin id="508" dir="0" index="1" bw="1" slack="0"/>
<pin id="509" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19/2 "/>
</bind>
</comp>

<comp id="512" class="1004" name="empty_37_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="3" slack="0"/>
<pin id="514" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_37/2 "/>
</bind>
</comp>

<comp id="516" class="1004" name="ci_cast_i_i_cast_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="2" slack="0"/>
<pin id="518" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="ci_cast_i_i_cast/2 "/>
</bind>
</comp>

<comp id="520" class="1004" name="tmp_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="20" slack="1"/>
<pin id="522" dir="0" index="1" bw="2" slack="0"/>
<pin id="523" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="525" class="1004" name="mul52_i_i_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="20" slack="0"/>
<pin id="527" dir="0" index="1" bw="20" slack="1"/>
<pin id="528" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="mul52_i_i/2 "/>
</bind>
</comp>

<comp id="530" class="1004" name="mul61_i_i_cast_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="20" slack="1"/>
<pin id="532" dir="0" index="1" bw="20" slack="0"/>
<pin id="533" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul61_i_i_cast/2 "/>
</bind>
</comp>

<comp id="535" class="1004" name="add93_i_i_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="20" slack="1"/>
<pin id="537" dir="0" index="1" bw="20" slack="0"/>
<pin id="538" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add93_i_i/2 "/>
</bind>
</comp>

<comp id="540" class="1004" name="add11_i_i_cast_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="20" slack="1"/>
<pin id="542" dir="0" index="1" bw="20" slack="0"/>
<pin id="543" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="add11_i_i_cast/2 "/>
</bind>
</comp>

<comp id="545" class="1004" name="add12_i_i_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="20" slack="1"/>
<pin id="547" dir="0" index="1" bw="20" slack="0"/>
<pin id="548" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add12_i_i/2 "/>
</bind>
</comp>

<comp id="550" class="1004" name="mrv_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="128" slack="0"/>
<pin id="552" dir="0" index="1" bw="8" slack="0"/>
<pin id="553" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/2 "/>
</bind>
</comp>

<comp id="556" class="1004" name="mrv_1_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="128" slack="0"/>
<pin id="558" dir="0" index="1" bw="8" slack="0"/>
<pin id="559" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/2 "/>
</bind>
</comp>

<comp id="562" class="1004" name="mrv_2_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="128" slack="0"/>
<pin id="564" dir="0" index="1" bw="8" slack="0"/>
<pin id="565" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/2 "/>
</bind>
</comp>

<comp id="568" class="1004" name="mrv_3_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="128" slack="0"/>
<pin id="570" dir="0" index="1" bw="8" slack="0"/>
<pin id="571" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/2 "/>
</bind>
</comp>

<comp id="574" class="1004" name="mrv_4_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="128" slack="0"/>
<pin id="576" dir="0" index="1" bw="8" slack="0"/>
<pin id="577" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4/2 "/>
</bind>
</comp>

<comp id="580" class="1004" name="mrv_5_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="128" slack="0"/>
<pin id="582" dir="0" index="1" bw="8" slack="0"/>
<pin id="583" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_5/2 "/>
</bind>
</comp>

<comp id="586" class="1004" name="mrv_6_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="128" slack="0"/>
<pin id="588" dir="0" index="1" bw="8" slack="0"/>
<pin id="589" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_6/2 "/>
</bind>
</comp>

<comp id="592" class="1004" name="mrv_7_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="128" slack="0"/>
<pin id="594" dir="0" index="1" bw="8" slack="0"/>
<pin id="595" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_7/2 "/>
</bind>
</comp>

<comp id="598" class="1004" name="mrv_8_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="128" slack="0"/>
<pin id="600" dir="0" index="1" bw="8" slack="0"/>
<pin id="601" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_8/2 "/>
</bind>
</comp>

<comp id="604" class="1004" name="mrv_9_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="128" slack="0"/>
<pin id="606" dir="0" index="1" bw="8" slack="0"/>
<pin id="607" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_9/2 "/>
</bind>
</comp>

<comp id="610" class="1004" name="mrv_s_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="128" slack="0"/>
<pin id="612" dir="0" index="1" bw="8" slack="0"/>
<pin id="613" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_s/2 "/>
</bind>
</comp>

<comp id="616" class="1004" name="mrv_10_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="128" slack="0"/>
<pin id="618" dir="0" index="1" bw="8" slack="0"/>
<pin id="619" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_10/2 "/>
</bind>
</comp>

<comp id="622" class="1004" name="mrv_11_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="128" slack="0"/>
<pin id="624" dir="0" index="1" bw="8" slack="0"/>
<pin id="625" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_11/2 "/>
</bind>
</comp>

<comp id="628" class="1004" name="mrv_12_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="128" slack="0"/>
<pin id="630" dir="0" index="1" bw="8" slack="0"/>
<pin id="631" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_12/2 "/>
</bind>
</comp>

<comp id="634" class="1004" name="mrv_13_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="128" slack="0"/>
<pin id="636" dir="0" index="1" bw="8" slack="0"/>
<pin id="637" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_13/2 "/>
</bind>
</comp>

<comp id="640" class="1004" name="mrv_14_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="128" slack="0"/>
<pin id="642" dir="0" index="1" bw="8" slack="0"/>
<pin id="643" dir="1" index="2" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_14/2 "/>
</bind>
</comp>

<comp id="646" class="1004" name="idxprom_i_i_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="20" slack="1"/>
<pin id="648" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="idxprom_i_i/3 "/>
</bind>
</comp>

<comp id="653" class="1004" name="icmp_ln20_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="3" slack="0"/>
<pin id="655" dir="0" index="1" bw="3" slack="0"/>
<pin id="656" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20/5 "/>
</bind>
</comp>

<comp id="659" class="1004" name="add_ln20_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="3" slack="0"/>
<pin id="661" dir="0" index="1" bw="1" slack="0"/>
<pin id="662" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20/5 "/>
</bind>
</comp>

<comp id="665" class="1004" name="trunc_ln24_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="3" slack="0"/>
<pin id="667" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln24/5 "/>
</bind>
</comp>

<comp id="669" class="1004" name="weight_regfile_1_1_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="8" slack="0"/>
<pin id="671" dir="0" index="1" bw="8" slack="1"/>
<pin id="672" dir="0" index="2" bw="8" slack="1"/>
<pin id="673" dir="0" index="3" bw="8" slack="1"/>
<pin id="674" dir="0" index="4" bw="8" slack="1"/>
<pin id="675" dir="0" index="5" bw="2" slack="0"/>
<pin id="676" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="weight_regfile_1_1/5 "/>
</bind>
</comp>

<comp id="679" class="1004" name="write_flag33_0_load_load_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="1" slack="4"/>
<pin id="681" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_flag33_0_load/5 "/>
</bind>
</comp>

<comp id="682" class="1004" name="write_flag30_0_load_load_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="1" slack="4"/>
<pin id="684" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_flag30_0_load/5 "/>
</bind>
</comp>

<comp id="685" class="1004" name="write_flag27_0_load_load_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="1" slack="4"/>
<pin id="687" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_flag27_0_load/5 "/>
</bind>
</comp>

<comp id="688" class="1004" name="write_flag24_0_load_load_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="1" slack="4"/>
<pin id="690" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_flag24_0_load/5 "/>
</bind>
</comp>

<comp id="691" class="1004" name="weight_regfile_2_3_3_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="8" slack="0"/>
<pin id="693" dir="0" index="1" bw="8" slack="0"/>
<pin id="694" dir="0" index="2" bw="8" slack="0"/>
<pin id="695" dir="0" index="3" bw="8" slack="0"/>
<pin id="696" dir="0" index="4" bw="8" slack="0"/>
<pin id="697" dir="0" index="5" bw="2" slack="3"/>
<pin id="698" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="weight_regfile_2_3_3/5 "/>
</bind>
</comp>

<comp id="704" class="1004" name="write_flag33_3_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="1" slack="0"/>
<pin id="706" dir="0" index="1" bw="1" slack="0"/>
<pin id="707" dir="0" index="2" bw="1" slack="0"/>
<pin id="708" dir="0" index="3" bw="1" slack="0"/>
<pin id="709" dir="0" index="4" bw="1" slack="0"/>
<pin id="710" dir="0" index="5" bw="2" slack="3"/>
<pin id="711" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="write_flag33_3/5 "/>
</bind>
</comp>

<comp id="717" class="1004" name="weight_regfile_2_2_3_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="8" slack="0"/>
<pin id="719" dir="0" index="1" bw="8" slack="0"/>
<pin id="720" dir="0" index="2" bw="8" slack="0"/>
<pin id="721" dir="0" index="3" bw="8" slack="0"/>
<pin id="722" dir="0" index="4" bw="8" slack="0"/>
<pin id="723" dir="0" index="5" bw="2" slack="3"/>
<pin id="724" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="weight_regfile_2_2_3/5 "/>
</bind>
</comp>

<comp id="730" class="1004" name="write_flag30_3_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="1" slack="0"/>
<pin id="732" dir="0" index="1" bw="1" slack="0"/>
<pin id="733" dir="0" index="2" bw="1" slack="0"/>
<pin id="734" dir="0" index="3" bw="1" slack="0"/>
<pin id="735" dir="0" index="4" bw="1" slack="0"/>
<pin id="736" dir="0" index="5" bw="2" slack="3"/>
<pin id="737" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="write_flag30_3/5 "/>
</bind>
</comp>

<comp id="743" class="1004" name="weight_regfile_2_1_3_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="8" slack="0"/>
<pin id="745" dir="0" index="1" bw="8" slack="0"/>
<pin id="746" dir="0" index="2" bw="8" slack="0"/>
<pin id="747" dir="0" index="3" bw="8" slack="0"/>
<pin id="748" dir="0" index="4" bw="8" slack="0"/>
<pin id="749" dir="0" index="5" bw="2" slack="3"/>
<pin id="750" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="weight_regfile_2_1_3/5 "/>
</bind>
</comp>

<comp id="756" class="1004" name="write_flag27_3_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="1" slack="0"/>
<pin id="758" dir="0" index="1" bw="1" slack="0"/>
<pin id="759" dir="0" index="2" bw="1" slack="0"/>
<pin id="760" dir="0" index="3" bw="1" slack="0"/>
<pin id="761" dir="0" index="4" bw="1" slack="0"/>
<pin id="762" dir="0" index="5" bw="2" slack="3"/>
<pin id="763" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="write_flag27_3/5 "/>
</bind>
</comp>

<comp id="769" class="1004" name="weight_regfile_2_0_3_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="8" slack="0"/>
<pin id="771" dir="0" index="1" bw="8" slack="0"/>
<pin id="772" dir="0" index="2" bw="8" slack="0"/>
<pin id="773" dir="0" index="3" bw="8" slack="0"/>
<pin id="774" dir="0" index="4" bw="8" slack="0"/>
<pin id="775" dir="0" index="5" bw="2" slack="3"/>
<pin id="776" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="weight_regfile_2_0_3/5 "/>
</bind>
</comp>

<comp id="782" class="1004" name="write_flag24_3_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="1" slack="0"/>
<pin id="784" dir="0" index="1" bw="1" slack="0"/>
<pin id="785" dir="0" index="2" bw="1" slack="0"/>
<pin id="786" dir="0" index="3" bw="1" slack="0"/>
<pin id="787" dir="0" index="4" bw="1" slack="0"/>
<pin id="788" dir="0" index="5" bw="2" slack="3"/>
<pin id="789" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="write_flag24_3/5 "/>
</bind>
</comp>

<comp id="795" class="1004" name="store_ln24_store_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="1" slack="0"/>
<pin id="797" dir="0" index="1" bw="1" slack="4"/>
<pin id="798" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/5 "/>
</bind>
</comp>

<comp id="800" class="1004" name="store_ln24_store_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="8" slack="0"/>
<pin id="802" dir="0" index="1" bw="8" slack="4"/>
<pin id="803" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/5 "/>
</bind>
</comp>

<comp id="805" class="1004" name="store_ln24_store_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="1" slack="0"/>
<pin id="807" dir="0" index="1" bw="1" slack="4"/>
<pin id="808" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/5 "/>
</bind>
</comp>

<comp id="810" class="1004" name="store_ln24_store_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="8" slack="0"/>
<pin id="812" dir="0" index="1" bw="8" slack="4"/>
<pin id="813" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/5 "/>
</bind>
</comp>

<comp id="815" class="1004" name="store_ln24_store_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="1" slack="0"/>
<pin id="817" dir="0" index="1" bw="1" slack="4"/>
<pin id="818" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/5 "/>
</bind>
</comp>

<comp id="820" class="1004" name="store_ln24_store_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="8" slack="0"/>
<pin id="822" dir="0" index="1" bw="8" slack="4"/>
<pin id="823" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/5 "/>
</bind>
</comp>

<comp id="825" class="1004" name="store_ln24_store_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="1" slack="0"/>
<pin id="827" dir="0" index="1" bw="1" slack="4"/>
<pin id="828" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/5 "/>
</bind>
</comp>

<comp id="830" class="1004" name="store_ln24_store_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="8" slack="0"/>
<pin id="832" dir="0" index="1" bw="8" slack="4"/>
<pin id="833" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/5 "/>
</bind>
</comp>

<comp id="835" class="1004" name="write_flag12_0_load_load_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="1" slack="4"/>
<pin id="837" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_flag12_0_load/5 "/>
</bind>
</comp>

<comp id="838" class="1004" name="write_flag21_0_load_load_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="1" slack="4"/>
<pin id="840" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_flag21_0_load/5 "/>
</bind>
</comp>

<comp id="841" class="1004" name="write_flag18_0_load_load_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="1" slack="4"/>
<pin id="843" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_flag18_0_load/5 "/>
</bind>
</comp>

<comp id="844" class="1004" name="write_flag15_0_load_load_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="1" slack="4"/>
<pin id="846" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_flag15_0_load/5 "/>
</bind>
</comp>

<comp id="847" class="1004" name="weight_regfile_1_3_3_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="8" slack="0"/>
<pin id="849" dir="0" index="1" bw="8" slack="0"/>
<pin id="850" dir="0" index="2" bw="8" slack="0"/>
<pin id="851" dir="0" index="3" bw="8" slack="0"/>
<pin id="852" dir="0" index="4" bw="8" slack="0"/>
<pin id="853" dir="0" index="5" bw="2" slack="3"/>
<pin id="854" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="weight_regfile_1_3_3/5 "/>
</bind>
</comp>

<comp id="860" class="1004" name="write_flag12_3_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="1" slack="0"/>
<pin id="862" dir="0" index="1" bw="1" slack="0"/>
<pin id="863" dir="0" index="2" bw="1" slack="0"/>
<pin id="864" dir="0" index="3" bw="1" slack="0"/>
<pin id="865" dir="0" index="4" bw="1" slack="0"/>
<pin id="866" dir="0" index="5" bw="2" slack="3"/>
<pin id="867" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="write_flag12_3/5 "/>
</bind>
</comp>

<comp id="873" class="1004" name="write_flag21_3_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="1" slack="0"/>
<pin id="875" dir="0" index="1" bw="1" slack="0"/>
<pin id="876" dir="0" index="2" bw="1" slack="0"/>
<pin id="877" dir="0" index="3" bw="1" slack="0"/>
<pin id="878" dir="0" index="4" bw="1" slack="0"/>
<pin id="879" dir="0" index="5" bw="2" slack="3"/>
<pin id="880" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="write_flag21_3/5 "/>
</bind>
</comp>

<comp id="886" class="1004" name="weight_regfile_1_2_3_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="8" slack="0"/>
<pin id="888" dir="0" index="1" bw="8" slack="0"/>
<pin id="889" dir="0" index="2" bw="8" slack="0"/>
<pin id="890" dir="0" index="3" bw="8" slack="0"/>
<pin id="891" dir="0" index="4" bw="8" slack="0"/>
<pin id="892" dir="0" index="5" bw="2" slack="3"/>
<pin id="893" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="weight_regfile_1_2_3/5 "/>
</bind>
</comp>

<comp id="899" class="1004" name="weight_regfile_1_0_3_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="8" slack="0"/>
<pin id="901" dir="0" index="1" bw="8" slack="0"/>
<pin id="902" dir="0" index="2" bw="8" slack="0"/>
<pin id="903" dir="0" index="3" bw="8" slack="0"/>
<pin id="904" dir="0" index="4" bw="8" slack="0"/>
<pin id="905" dir="0" index="5" bw="2" slack="3"/>
<pin id="906" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="weight_regfile_1_0_3/5 "/>
</bind>
</comp>

<comp id="912" class="1004" name="write_flag18_3_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="1" slack="0"/>
<pin id="914" dir="0" index="1" bw="1" slack="0"/>
<pin id="915" dir="0" index="2" bw="1" slack="0"/>
<pin id="916" dir="0" index="3" bw="1" slack="0"/>
<pin id="917" dir="0" index="4" bw="1" slack="0"/>
<pin id="918" dir="0" index="5" bw="2" slack="3"/>
<pin id="919" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="write_flag18_3/5 "/>
</bind>
</comp>

<comp id="925" class="1004" name="weight_regfile_1_1_3_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="8" slack="0"/>
<pin id="927" dir="0" index="1" bw="8" slack="0"/>
<pin id="928" dir="0" index="2" bw="8" slack="0"/>
<pin id="929" dir="0" index="3" bw="8" slack="0"/>
<pin id="930" dir="0" index="4" bw="8" slack="0"/>
<pin id="931" dir="0" index="5" bw="2" slack="3"/>
<pin id="932" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="weight_regfile_1_1_3/5 "/>
</bind>
</comp>

<comp id="938" class="1004" name="write_flag15_3_fu_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="1" slack="0"/>
<pin id="940" dir="0" index="1" bw="1" slack="0"/>
<pin id="941" dir="0" index="2" bw="1" slack="0"/>
<pin id="942" dir="0" index="3" bw="1" slack="0"/>
<pin id="943" dir="0" index="4" bw="1" slack="0"/>
<pin id="944" dir="0" index="5" bw="2" slack="3"/>
<pin id="945" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="write_flag15_3/5 "/>
</bind>
</comp>

<comp id="951" class="1004" name="store_ln24_store_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="1" slack="0"/>
<pin id="953" dir="0" index="1" bw="1" slack="4"/>
<pin id="954" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/5 "/>
</bind>
</comp>

<comp id="956" class="1004" name="store_ln24_store_fu_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="8" slack="0"/>
<pin id="958" dir="0" index="1" bw="8" slack="4"/>
<pin id="959" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/5 "/>
</bind>
</comp>

<comp id="961" class="1004" name="store_ln24_store_fu_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="1" slack="0"/>
<pin id="963" dir="0" index="1" bw="1" slack="4"/>
<pin id="964" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/5 "/>
</bind>
</comp>

<comp id="966" class="1004" name="store_ln24_store_fu_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="8" slack="0"/>
<pin id="968" dir="0" index="1" bw="8" slack="4"/>
<pin id="969" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/5 "/>
</bind>
</comp>

<comp id="971" class="1004" name="store_ln24_store_fu_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="8" slack="0"/>
<pin id="973" dir="0" index="1" bw="8" slack="4"/>
<pin id="974" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/5 "/>
</bind>
</comp>

<comp id="976" class="1004" name="store_ln24_store_fu_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="1" slack="0"/>
<pin id="978" dir="0" index="1" bw="1" slack="4"/>
<pin id="979" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/5 "/>
</bind>
</comp>

<comp id="981" class="1004" name="store_ln24_store_fu_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="1" slack="0"/>
<pin id="983" dir="0" index="1" bw="1" slack="4"/>
<pin id="984" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/5 "/>
</bind>
</comp>

<comp id="986" class="1004" name="store_ln24_store_fu_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="8" slack="0"/>
<pin id="988" dir="0" index="1" bw="8" slack="4"/>
<pin id="989" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/5 "/>
</bind>
</comp>

<comp id="991" class="1004" name="write_flag_0_load_load_fu_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="1" slack="4"/>
<pin id="993" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_flag_0_load/5 "/>
</bind>
</comp>

<comp id="994" class="1004" name="write_flag3_0_load_load_fu_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="1" slack="4"/>
<pin id="996" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_flag3_0_load/5 "/>
</bind>
</comp>

<comp id="997" class="1004" name="write_flag6_0_load_load_fu_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="1" slack="4"/>
<pin id="999" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_flag6_0_load/5 "/>
</bind>
</comp>

<comp id="1000" class="1004" name="write_flag9_0_load_load_fu_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="1" slack="4"/>
<pin id="1002" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_flag9_0_load/5 "/>
</bind>
</comp>

<comp id="1003" class="1004" name="write_flag_3_fu_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="1" slack="0"/>
<pin id="1005" dir="0" index="1" bw="1" slack="0"/>
<pin id="1006" dir="0" index="2" bw="1" slack="0"/>
<pin id="1007" dir="0" index="3" bw="1" slack="0"/>
<pin id="1008" dir="0" index="4" bw="1" slack="0"/>
<pin id="1009" dir="0" index="5" bw="2" slack="3"/>
<pin id="1010" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="write_flag_3/5 "/>
</bind>
</comp>

<comp id="1016" class="1004" name="weight_regfile_0_0_3_fu_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="8" slack="0"/>
<pin id="1018" dir="0" index="1" bw="8" slack="0"/>
<pin id="1019" dir="0" index="2" bw="8" slack="0"/>
<pin id="1020" dir="0" index="3" bw="8" slack="0"/>
<pin id="1021" dir="0" index="4" bw="8" slack="0"/>
<pin id="1022" dir="0" index="5" bw="2" slack="3"/>
<pin id="1023" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="weight_regfile_0_0_3/5 "/>
</bind>
</comp>

<comp id="1029" class="1004" name="write_flag3_3_fu_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="1" slack="0"/>
<pin id="1031" dir="0" index="1" bw="1" slack="0"/>
<pin id="1032" dir="0" index="2" bw="1" slack="0"/>
<pin id="1033" dir="0" index="3" bw="1" slack="0"/>
<pin id="1034" dir="0" index="4" bw="1" slack="0"/>
<pin id="1035" dir="0" index="5" bw="2" slack="3"/>
<pin id="1036" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="write_flag3_3/5 "/>
</bind>
</comp>

<comp id="1042" class="1004" name="weight_regfile_0_1_3_fu_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="8" slack="0"/>
<pin id="1044" dir="0" index="1" bw="8" slack="0"/>
<pin id="1045" dir="0" index="2" bw="8" slack="0"/>
<pin id="1046" dir="0" index="3" bw="8" slack="0"/>
<pin id="1047" dir="0" index="4" bw="8" slack="0"/>
<pin id="1048" dir="0" index="5" bw="2" slack="3"/>
<pin id="1049" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="weight_regfile_0_1_3/5 "/>
</bind>
</comp>

<comp id="1055" class="1004" name="write_flag6_3_fu_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="1" slack="0"/>
<pin id="1057" dir="0" index="1" bw="1" slack="0"/>
<pin id="1058" dir="0" index="2" bw="1" slack="0"/>
<pin id="1059" dir="0" index="3" bw="1" slack="0"/>
<pin id="1060" dir="0" index="4" bw="1" slack="0"/>
<pin id="1061" dir="0" index="5" bw="2" slack="3"/>
<pin id="1062" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="write_flag6_3/5 "/>
</bind>
</comp>

<comp id="1068" class="1004" name="weight_regfile_0_2_3_fu_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="8" slack="0"/>
<pin id="1070" dir="0" index="1" bw="8" slack="0"/>
<pin id="1071" dir="0" index="2" bw="8" slack="0"/>
<pin id="1072" dir="0" index="3" bw="8" slack="0"/>
<pin id="1073" dir="0" index="4" bw="8" slack="0"/>
<pin id="1074" dir="0" index="5" bw="2" slack="3"/>
<pin id="1075" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="weight_regfile_0_2_3/5 "/>
</bind>
</comp>

<comp id="1081" class="1004" name="write_flag9_3_fu_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="1" slack="0"/>
<pin id="1083" dir="0" index="1" bw="1" slack="0"/>
<pin id="1084" dir="0" index="2" bw="1" slack="0"/>
<pin id="1085" dir="0" index="3" bw="1" slack="0"/>
<pin id="1086" dir="0" index="4" bw="1" slack="0"/>
<pin id="1087" dir="0" index="5" bw="2" slack="3"/>
<pin id="1088" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="write_flag9_3/5 "/>
</bind>
</comp>

<comp id="1094" class="1004" name="weight_regfile_0_3_3_fu_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="8" slack="0"/>
<pin id="1096" dir="0" index="1" bw="8" slack="0"/>
<pin id="1097" dir="0" index="2" bw="8" slack="0"/>
<pin id="1098" dir="0" index="3" bw="8" slack="0"/>
<pin id="1099" dir="0" index="4" bw="8" slack="0"/>
<pin id="1100" dir="0" index="5" bw="2" slack="3"/>
<pin id="1101" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="weight_regfile_0_3_3/5 "/>
</bind>
</comp>

<comp id="1107" class="1004" name="store_ln24_store_fu_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="8" slack="0"/>
<pin id="1109" dir="0" index="1" bw="8" slack="4"/>
<pin id="1110" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/5 "/>
</bind>
</comp>

<comp id="1112" class="1004" name="store_ln24_store_fu_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="1" slack="0"/>
<pin id="1114" dir="0" index="1" bw="1" slack="4"/>
<pin id="1115" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/5 "/>
</bind>
</comp>

<comp id="1117" class="1004" name="store_ln24_store_fu_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="8" slack="0"/>
<pin id="1119" dir="0" index="1" bw="8" slack="4"/>
<pin id="1120" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/5 "/>
</bind>
</comp>

<comp id="1122" class="1004" name="store_ln24_store_fu_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="1" slack="0"/>
<pin id="1124" dir="0" index="1" bw="1" slack="4"/>
<pin id="1125" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/5 "/>
</bind>
</comp>

<comp id="1127" class="1004" name="store_ln24_store_fu_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="8" slack="0"/>
<pin id="1129" dir="0" index="1" bw="8" slack="4"/>
<pin id="1130" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/5 "/>
</bind>
</comp>

<comp id="1132" class="1004" name="store_ln24_store_fu_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="1" slack="0"/>
<pin id="1134" dir="0" index="1" bw="1" slack="4"/>
<pin id="1135" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/5 "/>
</bind>
</comp>

<comp id="1137" class="1004" name="store_ln24_store_fu_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="8" slack="0"/>
<pin id="1139" dir="0" index="1" bw="8" slack="4"/>
<pin id="1140" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/5 "/>
</bind>
</comp>

<comp id="1142" class="1004" name="store_ln24_store_fu_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="1" slack="0"/>
<pin id="1144" dir="0" index="1" bw="1" slack="4"/>
<pin id="1145" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/5 "/>
</bind>
</comp>

<comp id="1147" class="1004" name="write_flag45_0_load_load_fu_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="1" slack="4"/>
<pin id="1149" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_flag45_0_load/5 "/>
</bind>
</comp>

<comp id="1150" class="1004" name="write_flag42_0_load_load_fu_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="1" slack="4"/>
<pin id="1152" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_flag42_0_load/5 "/>
</bind>
</comp>

<comp id="1153" class="1004" name="write_flag39_0_load_load_fu_1153">
<pin_list>
<pin id="1154" dir="0" index="0" bw="1" slack="4"/>
<pin id="1155" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_flag39_0_load/5 "/>
</bind>
</comp>

<comp id="1156" class="1004" name="write_flag36_0_load_load_fu_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="1" slack="4"/>
<pin id="1158" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_flag36_0_load/5 "/>
</bind>
</comp>

<comp id="1159" class="1004" name="weight_regfile_3_3_3_fu_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="8" slack="0"/>
<pin id="1161" dir="0" index="1" bw="8" slack="0"/>
<pin id="1162" dir="0" index="2" bw="8" slack="0"/>
<pin id="1163" dir="0" index="3" bw="8" slack="0"/>
<pin id="1164" dir="0" index="4" bw="8" slack="0"/>
<pin id="1165" dir="0" index="5" bw="2" slack="3"/>
<pin id="1166" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="weight_regfile_3_3_3/5 "/>
</bind>
</comp>

<comp id="1172" class="1004" name="write_flag45_3_fu_1172">
<pin_list>
<pin id="1173" dir="0" index="0" bw="1" slack="0"/>
<pin id="1174" dir="0" index="1" bw="1" slack="0"/>
<pin id="1175" dir="0" index="2" bw="1" slack="0"/>
<pin id="1176" dir="0" index="3" bw="1" slack="0"/>
<pin id="1177" dir="0" index="4" bw="1" slack="0"/>
<pin id="1178" dir="0" index="5" bw="2" slack="3"/>
<pin id="1179" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="write_flag45_3/5 "/>
</bind>
</comp>

<comp id="1185" class="1004" name="weight_regfile_3_2_3_fu_1185">
<pin_list>
<pin id="1186" dir="0" index="0" bw="8" slack="0"/>
<pin id="1187" dir="0" index="1" bw="8" slack="0"/>
<pin id="1188" dir="0" index="2" bw="8" slack="0"/>
<pin id="1189" dir="0" index="3" bw="8" slack="0"/>
<pin id="1190" dir="0" index="4" bw="8" slack="0"/>
<pin id="1191" dir="0" index="5" bw="2" slack="3"/>
<pin id="1192" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="weight_regfile_3_2_3/5 "/>
</bind>
</comp>

<comp id="1198" class="1004" name="write_flag42_3_fu_1198">
<pin_list>
<pin id="1199" dir="0" index="0" bw="1" slack="0"/>
<pin id="1200" dir="0" index="1" bw="1" slack="0"/>
<pin id="1201" dir="0" index="2" bw="1" slack="0"/>
<pin id="1202" dir="0" index="3" bw="1" slack="0"/>
<pin id="1203" dir="0" index="4" bw="1" slack="0"/>
<pin id="1204" dir="0" index="5" bw="2" slack="3"/>
<pin id="1205" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="write_flag42_3/5 "/>
</bind>
</comp>

<comp id="1211" class="1004" name="weight_regfile_3_1_3_fu_1211">
<pin_list>
<pin id="1212" dir="0" index="0" bw="8" slack="0"/>
<pin id="1213" dir="0" index="1" bw="8" slack="0"/>
<pin id="1214" dir="0" index="2" bw="8" slack="0"/>
<pin id="1215" dir="0" index="3" bw="8" slack="0"/>
<pin id="1216" dir="0" index="4" bw="8" slack="0"/>
<pin id="1217" dir="0" index="5" bw="2" slack="3"/>
<pin id="1218" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="weight_regfile_3_1_3/5 "/>
</bind>
</comp>

<comp id="1224" class="1004" name="write_flag39_3_fu_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="1" slack="0"/>
<pin id="1226" dir="0" index="1" bw="1" slack="0"/>
<pin id="1227" dir="0" index="2" bw="1" slack="0"/>
<pin id="1228" dir="0" index="3" bw="1" slack="0"/>
<pin id="1229" dir="0" index="4" bw="1" slack="0"/>
<pin id="1230" dir="0" index="5" bw="2" slack="3"/>
<pin id="1231" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="write_flag39_3/5 "/>
</bind>
</comp>

<comp id="1237" class="1004" name="weight_regfile_3_0_3_fu_1237">
<pin_list>
<pin id="1238" dir="0" index="0" bw="8" slack="0"/>
<pin id="1239" dir="0" index="1" bw="8" slack="0"/>
<pin id="1240" dir="0" index="2" bw="8" slack="0"/>
<pin id="1241" dir="0" index="3" bw="8" slack="0"/>
<pin id="1242" dir="0" index="4" bw="8" slack="0"/>
<pin id="1243" dir="0" index="5" bw="2" slack="3"/>
<pin id="1244" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="weight_regfile_3_0_3/5 "/>
</bind>
</comp>

<comp id="1250" class="1004" name="write_flag36_3_fu_1250">
<pin_list>
<pin id="1251" dir="0" index="0" bw="1" slack="0"/>
<pin id="1252" dir="0" index="1" bw="1" slack="0"/>
<pin id="1253" dir="0" index="2" bw="1" slack="0"/>
<pin id="1254" dir="0" index="3" bw="1" slack="0"/>
<pin id="1255" dir="0" index="4" bw="1" slack="0"/>
<pin id="1256" dir="0" index="5" bw="2" slack="3"/>
<pin id="1257" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="write_flag36_3/5 "/>
</bind>
</comp>

<comp id="1263" class="1004" name="store_ln24_store_fu_1263">
<pin_list>
<pin id="1264" dir="0" index="0" bw="1" slack="0"/>
<pin id="1265" dir="0" index="1" bw="1" slack="4"/>
<pin id="1266" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/5 "/>
</bind>
</comp>

<comp id="1268" class="1004" name="store_ln24_store_fu_1268">
<pin_list>
<pin id="1269" dir="0" index="0" bw="8" slack="0"/>
<pin id="1270" dir="0" index="1" bw="8" slack="4"/>
<pin id="1271" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/5 "/>
</bind>
</comp>

<comp id="1273" class="1004" name="store_ln24_store_fu_1273">
<pin_list>
<pin id="1274" dir="0" index="0" bw="1" slack="0"/>
<pin id="1275" dir="0" index="1" bw="1" slack="4"/>
<pin id="1276" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/5 "/>
</bind>
</comp>

<comp id="1278" class="1004" name="store_ln24_store_fu_1278">
<pin_list>
<pin id="1279" dir="0" index="0" bw="8" slack="0"/>
<pin id="1280" dir="0" index="1" bw="8" slack="4"/>
<pin id="1281" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/5 "/>
</bind>
</comp>

<comp id="1283" class="1004" name="store_ln24_store_fu_1283">
<pin_list>
<pin id="1284" dir="0" index="0" bw="1" slack="0"/>
<pin id="1285" dir="0" index="1" bw="1" slack="4"/>
<pin id="1286" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/5 "/>
</bind>
</comp>

<comp id="1288" class="1004" name="store_ln24_store_fu_1288">
<pin_list>
<pin id="1289" dir="0" index="0" bw="8" slack="0"/>
<pin id="1290" dir="0" index="1" bw="8" slack="4"/>
<pin id="1291" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/5 "/>
</bind>
</comp>

<comp id="1293" class="1004" name="store_ln24_store_fu_1293">
<pin_list>
<pin id="1294" dir="0" index="0" bw="1" slack="0"/>
<pin id="1295" dir="0" index="1" bw="1" slack="4"/>
<pin id="1296" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/5 "/>
</bind>
</comp>

<comp id="1298" class="1004" name="store_ln24_store_fu_1298">
<pin_list>
<pin id="1299" dir="0" index="0" bw="8" slack="0"/>
<pin id="1300" dir="0" index="1" bw="8" slack="4"/>
<pin id="1301" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/5 "/>
</bind>
</comp>

<comp id="1303" class="1005" name="weight_regfile_3_3_016_reg_1303">
<pin_list>
<pin id="1304" dir="0" index="0" bw="8" slack="1"/>
<pin id="1305" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_regfile_3_3_016 "/>
</bind>
</comp>

<comp id="1309" class="1005" name="write_flag_0_reg_1309">
<pin_list>
<pin id="1310" dir="0" index="0" bw="1" slack="0"/>
<pin id="1311" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="write_flag_0 "/>
</bind>
</comp>

<comp id="1316" class="1005" name="write_flag45_0_reg_1316">
<pin_list>
<pin id="1317" dir="0" index="0" bw="1" slack="0"/>
<pin id="1318" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="write_flag45_0 "/>
</bind>
</comp>

<comp id="1323" class="1005" name="weight_regfile_3_2_017_reg_1323">
<pin_list>
<pin id="1324" dir="0" index="0" bw="8" slack="1"/>
<pin id="1325" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_regfile_3_2_017 "/>
</bind>
</comp>

<comp id="1329" class="1005" name="weight_regfile_0_0_018_reg_1329">
<pin_list>
<pin id="1330" dir="0" index="0" bw="8" slack="1"/>
<pin id="1331" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_regfile_0_0_018 "/>
</bind>
</comp>

<comp id="1335" class="1005" name="write_flag42_0_reg_1335">
<pin_list>
<pin id="1336" dir="0" index="0" bw="1" slack="0"/>
<pin id="1337" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="write_flag42_0 "/>
</bind>
</comp>

<comp id="1342" class="1005" name="weight_regfile_3_1_019_reg_1342">
<pin_list>
<pin id="1343" dir="0" index="0" bw="8" slack="1"/>
<pin id="1344" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_regfile_3_1_019 "/>
</bind>
</comp>

<comp id="1348" class="1005" name="write_flag3_0_reg_1348">
<pin_list>
<pin id="1349" dir="0" index="0" bw="1" slack="0"/>
<pin id="1350" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="write_flag3_0 "/>
</bind>
</comp>

<comp id="1355" class="1005" name="write_flag39_0_reg_1355">
<pin_list>
<pin id="1356" dir="0" index="0" bw="1" slack="0"/>
<pin id="1357" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="write_flag39_0 "/>
</bind>
</comp>

<comp id="1362" class="1005" name="weight_regfile_3_0_020_reg_1362">
<pin_list>
<pin id="1363" dir="0" index="0" bw="8" slack="1"/>
<pin id="1364" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_regfile_3_0_020 "/>
</bind>
</comp>

<comp id="1368" class="1005" name="weight_regfile_0_1_021_reg_1368">
<pin_list>
<pin id="1369" dir="0" index="0" bw="8" slack="1"/>
<pin id="1370" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_regfile_0_1_021 "/>
</bind>
</comp>

<comp id="1374" class="1005" name="write_flag36_0_reg_1374">
<pin_list>
<pin id="1375" dir="0" index="0" bw="1" slack="0"/>
<pin id="1376" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="write_flag36_0 "/>
</bind>
</comp>

<comp id="1381" class="1005" name="weight_regfile_2_3_022_reg_1381">
<pin_list>
<pin id="1382" dir="0" index="0" bw="8" slack="1"/>
<pin id="1383" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_regfile_2_3_022 "/>
</bind>
</comp>

<comp id="1387" class="1005" name="write_flag6_0_reg_1387">
<pin_list>
<pin id="1388" dir="0" index="0" bw="1" slack="0"/>
<pin id="1389" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="write_flag6_0 "/>
</bind>
</comp>

<comp id="1394" class="1005" name="write_flag33_0_reg_1394">
<pin_list>
<pin id="1395" dir="0" index="0" bw="1" slack="0"/>
<pin id="1396" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="write_flag33_0 "/>
</bind>
</comp>

<comp id="1401" class="1005" name="weight_regfile_2_2_023_reg_1401">
<pin_list>
<pin id="1402" dir="0" index="0" bw="8" slack="1"/>
<pin id="1403" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_regfile_2_2_023 "/>
</bind>
</comp>

<comp id="1407" class="1005" name="weight_regfile_0_2_024_reg_1407">
<pin_list>
<pin id="1408" dir="0" index="0" bw="8" slack="1"/>
<pin id="1409" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_regfile_0_2_024 "/>
</bind>
</comp>

<comp id="1413" class="1005" name="write_flag30_0_reg_1413">
<pin_list>
<pin id="1414" dir="0" index="0" bw="1" slack="0"/>
<pin id="1415" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="write_flag30_0 "/>
</bind>
</comp>

<comp id="1420" class="1005" name="weight_regfile_2_1_025_reg_1420">
<pin_list>
<pin id="1421" dir="0" index="0" bw="8" slack="1"/>
<pin id="1422" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_regfile_2_1_025 "/>
</bind>
</comp>

<comp id="1426" class="1005" name="write_flag9_0_reg_1426">
<pin_list>
<pin id="1427" dir="0" index="0" bw="1" slack="0"/>
<pin id="1428" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="write_flag9_0 "/>
</bind>
</comp>

<comp id="1433" class="1005" name="write_flag27_0_reg_1433">
<pin_list>
<pin id="1434" dir="0" index="0" bw="1" slack="0"/>
<pin id="1435" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="write_flag27_0 "/>
</bind>
</comp>

<comp id="1440" class="1005" name="weight_regfile_2_0_026_reg_1440">
<pin_list>
<pin id="1441" dir="0" index="0" bw="8" slack="1"/>
<pin id="1442" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_regfile_2_0_026 "/>
</bind>
</comp>

<comp id="1446" class="1005" name="weight_regfile_0_3_027_reg_1446">
<pin_list>
<pin id="1447" dir="0" index="0" bw="8" slack="1"/>
<pin id="1448" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_regfile_0_3_027 "/>
</bind>
</comp>

<comp id="1452" class="1005" name="write_flag24_0_reg_1452">
<pin_list>
<pin id="1453" dir="0" index="0" bw="1" slack="0"/>
<pin id="1454" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="write_flag24_0 "/>
</bind>
</comp>

<comp id="1459" class="1005" name="weight_regfile_1_3_028_reg_1459">
<pin_list>
<pin id="1460" dir="0" index="0" bw="8" slack="1"/>
<pin id="1461" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_regfile_1_3_028 "/>
</bind>
</comp>

<comp id="1465" class="1005" name="write_flag12_0_reg_1465">
<pin_list>
<pin id="1466" dir="0" index="0" bw="1" slack="0"/>
<pin id="1467" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="write_flag12_0 "/>
</bind>
</comp>

<comp id="1472" class="1005" name="write_flag21_0_reg_1472">
<pin_list>
<pin id="1473" dir="0" index="0" bw="1" slack="0"/>
<pin id="1474" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="write_flag21_0 "/>
</bind>
</comp>

<comp id="1479" class="1005" name="weight_regfile_1_2_029_reg_1479">
<pin_list>
<pin id="1480" dir="0" index="0" bw="8" slack="1"/>
<pin id="1481" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_regfile_1_2_029 "/>
</bind>
</comp>

<comp id="1485" class="1005" name="weight_regfile_1_0_030_reg_1485">
<pin_list>
<pin id="1486" dir="0" index="0" bw="8" slack="1"/>
<pin id="1487" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_regfile_1_0_030 "/>
</bind>
</comp>

<comp id="1491" class="1005" name="write_flag18_0_reg_1491">
<pin_list>
<pin id="1492" dir="0" index="0" bw="1" slack="0"/>
<pin id="1493" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="write_flag18_0 "/>
</bind>
</comp>

<comp id="1498" class="1005" name="weight_regfile_1_1_031_reg_1498">
<pin_list>
<pin id="1499" dir="0" index="0" bw="8" slack="1"/>
<pin id="1500" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_regfile_1_1_031 "/>
</bind>
</comp>

<comp id="1504" class="1005" name="write_flag15_0_reg_1504">
<pin_list>
<pin id="1505" dir="0" index="0" bw="1" slack="0"/>
<pin id="1506" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="write_flag15_0 "/>
</bind>
</comp>

<comp id="1511" class="1005" name="trunc_ln18_reg_1511">
<pin_list>
<pin id="1512" dir="0" index="0" bw="20" slack="1"/>
<pin id="1513" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln18 "/>
</bind>
</comp>

<comp id="1516" class="1005" name="empty_36_reg_1516">
<pin_list>
<pin id="1517" dir="0" index="0" bw="20" slack="1"/>
<pin id="1518" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="empty_36 "/>
</bind>
</comp>

<comp id="1521" class="1005" name="RS_assign_reg_1521">
<pin_list>
<pin id="1522" dir="0" index="0" bw="20" slack="1"/>
<pin id="1523" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="RS_assign "/>
</bind>
</comp>

<comp id="1527" class="1005" name="mul2_i_i_reg_1527">
<pin_list>
<pin id="1528" dir="0" index="0" bw="20" slack="1"/>
<pin id="1529" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="mul2_i_i "/>
</bind>
</comp>

<comp id="1532" class="1005" name="mul_ln19_reg_1532">
<pin_list>
<pin id="1533" dir="0" index="0" bw="20" slack="1"/>
<pin id="1534" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln19 "/>
</bind>
</comp>

<comp id="1540" class="1005" name="add_ln19_reg_1540">
<pin_list>
<pin id="1541" dir="0" index="0" bw="3" slack="0"/>
<pin id="1542" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln19 "/>
</bind>
</comp>

<comp id="1545" class="1005" name="empty_37_reg_1545">
<pin_list>
<pin id="1546" dir="0" index="0" bw="2" slack="3"/>
<pin id="1547" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="empty_37 "/>
</bind>
</comp>

<comp id="1581" class="1005" name="add12_i_i_reg_1581">
<pin_list>
<pin id="1582" dir="0" index="0" bw="20" slack="1"/>
<pin id="1583" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="add12_i_i "/>
</bind>
</comp>

<comp id="1586" class="1005" name="weight_l2_0_addr_reg_1586">
<pin_list>
<pin id="1587" dir="0" index="0" bw="20" slack="1"/>
<pin id="1588" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="weight_l2_0_addr "/>
</bind>
</comp>

<comp id="1591" class="1005" name="weight_l2_1_addr_reg_1591">
<pin_list>
<pin id="1592" dir="0" index="0" bw="20" slack="1"/>
<pin id="1593" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="weight_l2_1_addr "/>
</bind>
</comp>

<comp id="1596" class="1005" name="weight_l2_2_addr_reg_1596">
<pin_list>
<pin id="1597" dir="0" index="0" bw="20" slack="1"/>
<pin id="1598" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="weight_l2_2_addr "/>
</bind>
</comp>

<comp id="1601" class="1005" name="weight_l2_3_addr_reg_1601">
<pin_list>
<pin id="1602" dir="0" index="0" bw="20" slack="1"/>
<pin id="1603" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="weight_l2_3_addr "/>
</bind>
</comp>

<comp id="1606" class="1005" name="weight_l2_0_load_reg_1606">
<pin_list>
<pin id="1607" dir="0" index="0" bw="8" slack="1"/>
<pin id="1608" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_l2_0_load "/>
</bind>
</comp>

<comp id="1611" class="1005" name="weight_l2_1_load_reg_1611">
<pin_list>
<pin id="1612" dir="0" index="0" bw="8" slack="1"/>
<pin id="1613" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_l2_1_load "/>
</bind>
</comp>

<comp id="1616" class="1005" name="weight_l2_2_load_reg_1616">
<pin_list>
<pin id="1617" dir="0" index="0" bw="8" slack="1"/>
<pin id="1618" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_l2_2_load "/>
</bind>
</comp>

<comp id="1621" class="1005" name="weight_l2_3_load_reg_1621">
<pin_list>
<pin id="1622" dir="0" index="0" bw="8" slack="1"/>
<pin id="1623" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_l2_3_load "/>
</bind>
</comp>

<comp id="1629" class="1005" name="add_ln20_reg_1629">
<pin_list>
<pin id="1630" dir="0" index="0" bw="3" slack="0"/>
<pin id="1631" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln20 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="91"><net_src comp="26" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="26" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="26" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="26" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="26" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="26" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="26" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="26" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="26" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="26" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="26" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="26" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="26" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="26" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="26" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="26" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="26" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="26" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="26" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="26" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="26" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="26" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="26" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="26" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="26" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="26" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="26" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="26" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="26" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="26" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="26" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="26" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="220"><net_src comp="42" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="12" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="44" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="14" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="46" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="16" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="46" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="18" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="245"><net_src comp="48" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="20" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="247"><net_src comp="216" pin="2"/><net_sink comp="240" pin=2"/></net>

<net id="253"><net_src comp="50" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="22" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="255"><net_src comp="228" pin="2"/><net_sink comp="248" pin=2"/></net>

<net id="261"><net_src comp="50" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="24" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="263"><net_src comp="234" pin="2"/><net_sink comp="256" pin=2"/></net>

<net id="268"><net_src comp="42" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="8" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="274"><net_src comp="42" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="10" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="281"><net_src comp="0" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="282"><net_src comp="70" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="288"><net_src comp="276" pin="3"/><net_sink comp="283" pin=0"/></net>

<net id="294"><net_src comp="2" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="295"><net_src comp="70" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="301"><net_src comp="289" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="307"><net_src comp="4" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="308"><net_src comp="70" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="314"><net_src comp="302" pin="3"/><net_sink comp="309" pin=0"/></net>

<net id="320"><net_src comp="6" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="321"><net_src comp="70" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="327"><net_src comp="315" pin="3"/><net_sink comp="322" pin=0"/></net>

<net id="331"><net_src comp="58" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="338"><net_src comp="328" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="342"><net_src comp="58" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="349"><net_src comp="339" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="401"><net_src comp="228" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="405"><net_src comp="234" pin="2"/><net_sink comp="402" pin=0"/></net>

<net id="411"><net_src comp="52" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="412"><net_src comp="222" pin="2"/><net_sink comp="406" pin=1"/></net>

<net id="413"><net_src comp="54" pin="0"/><net_sink comp="406" pin=2"/></net>

<net id="418"><net_src comp="264" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="216" pin="2"/><net_sink comp="414" pin=1"/></net>

<net id="424"><net_src comp="56" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="429"><net_src comp="56" pin="0"/><net_sink comp="425" pin=0"/></net>

<net id="434"><net_src comp="56" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="439"><net_src comp="56" pin="0"/><net_sink comp="435" pin=0"/></net>

<net id="444"><net_src comp="56" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="449"><net_src comp="56" pin="0"/><net_sink comp="445" pin=0"/></net>

<net id="454"><net_src comp="56" pin="0"/><net_sink comp="450" pin=0"/></net>

<net id="459"><net_src comp="56" pin="0"/><net_sink comp="455" pin=0"/></net>

<net id="464"><net_src comp="56" pin="0"/><net_sink comp="460" pin=0"/></net>

<net id="469"><net_src comp="56" pin="0"/><net_sink comp="465" pin=0"/></net>

<net id="474"><net_src comp="56" pin="0"/><net_sink comp="470" pin=0"/></net>

<net id="479"><net_src comp="56" pin="0"/><net_sink comp="475" pin=0"/></net>

<net id="484"><net_src comp="56" pin="0"/><net_sink comp="480" pin=0"/></net>

<net id="489"><net_src comp="56" pin="0"/><net_sink comp="485" pin=0"/></net>

<net id="494"><net_src comp="56" pin="0"/><net_sink comp="490" pin=0"/></net>

<net id="499"><net_src comp="56" pin="0"/><net_sink comp="495" pin=0"/></net>

<net id="504"><net_src comp="332" pin="4"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="60" pin="0"/><net_sink comp="500" pin=1"/></net>

<net id="510"><net_src comp="332" pin="4"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="66" pin="0"/><net_sink comp="506" pin=1"/></net>

<net id="515"><net_src comp="332" pin="4"/><net_sink comp="512" pin=0"/></net>

<net id="519"><net_src comp="512" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="524"><net_src comp="516" pin="1"/><net_sink comp="520" pin=1"/></net>

<net id="529"><net_src comp="520" pin="2"/><net_sink comp="525" pin=0"/></net>

<net id="534"><net_src comp="525" pin="2"/><net_sink comp="530" pin=1"/></net>

<net id="539"><net_src comp="530" pin="2"/><net_sink comp="535" pin=1"/></net>

<net id="544"><net_src comp="535" pin="2"/><net_sink comp="540" pin=1"/></net>

<net id="549"><net_src comp="540" pin="2"/><net_sink comp="545" pin=1"/></net>

<net id="554"><net_src comp="68" pin="0"/><net_sink comp="550" pin=0"/></net>

<net id="555"><net_src comp="356" pin="1"/><net_sink comp="550" pin=1"/></net>

<net id="560"><net_src comp="550" pin="2"/><net_sink comp="556" pin=0"/></net>

<net id="561"><net_src comp="365" pin="1"/><net_sink comp="556" pin=1"/></net>

<net id="566"><net_src comp="556" pin="2"/><net_sink comp="562" pin=0"/></net>

<net id="567"><net_src comp="374" pin="1"/><net_sink comp="562" pin=1"/></net>

<net id="572"><net_src comp="562" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="573"><net_src comp="383" pin="1"/><net_sink comp="568" pin=1"/></net>

<net id="578"><net_src comp="568" pin="2"/><net_sink comp="574" pin=0"/></net>

<net id="579"><net_src comp="392" pin="1"/><net_sink comp="574" pin=1"/></net>

<net id="584"><net_src comp="574" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="585"><net_src comp="395" pin="1"/><net_sink comp="580" pin=1"/></net>

<net id="590"><net_src comp="580" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="591"><net_src comp="389" pin="1"/><net_sink comp="586" pin=1"/></net>

<net id="596"><net_src comp="586" pin="2"/><net_sink comp="592" pin=0"/></net>

<net id="597"><net_src comp="386" pin="1"/><net_sink comp="592" pin=1"/></net>

<net id="602"><net_src comp="592" pin="2"/><net_sink comp="598" pin=0"/></net>

<net id="603"><net_src comp="380" pin="1"/><net_sink comp="598" pin=1"/></net>

<net id="608"><net_src comp="598" pin="2"/><net_sink comp="604" pin=0"/></net>

<net id="609"><net_src comp="377" pin="1"/><net_sink comp="604" pin=1"/></net>

<net id="614"><net_src comp="604" pin="2"/><net_sink comp="610" pin=0"/></net>

<net id="615"><net_src comp="371" pin="1"/><net_sink comp="610" pin=1"/></net>

<net id="620"><net_src comp="610" pin="2"/><net_sink comp="616" pin=0"/></net>

<net id="621"><net_src comp="368" pin="1"/><net_sink comp="616" pin=1"/></net>

<net id="626"><net_src comp="616" pin="2"/><net_sink comp="622" pin=0"/></net>

<net id="627"><net_src comp="362" pin="1"/><net_sink comp="622" pin=1"/></net>

<net id="632"><net_src comp="622" pin="2"/><net_sink comp="628" pin=0"/></net>

<net id="633"><net_src comp="359" pin="1"/><net_sink comp="628" pin=1"/></net>

<net id="638"><net_src comp="628" pin="2"/><net_sink comp="634" pin=0"/></net>

<net id="639"><net_src comp="353" pin="1"/><net_sink comp="634" pin=1"/></net>

<net id="644"><net_src comp="634" pin="2"/><net_sink comp="640" pin=0"/></net>

<net id="645"><net_src comp="350" pin="1"/><net_sink comp="640" pin=1"/></net>

<net id="649"><net_src comp="646" pin="1"/><net_sink comp="276" pin=2"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="289" pin=2"/></net>

<net id="651"><net_src comp="646" pin="1"/><net_sink comp="302" pin=2"/></net>

<net id="652"><net_src comp="646" pin="1"/><net_sink comp="315" pin=2"/></net>

<net id="657"><net_src comp="343" pin="4"/><net_sink comp="653" pin=0"/></net>

<net id="658"><net_src comp="60" pin="0"/><net_sink comp="653" pin=1"/></net>

<net id="663"><net_src comp="343" pin="4"/><net_sink comp="659" pin=0"/></net>

<net id="664"><net_src comp="66" pin="0"/><net_sink comp="659" pin=1"/></net>

<net id="668"><net_src comp="343" pin="4"/><net_sink comp="665" pin=0"/></net>

<net id="677"><net_src comp="78" pin="0"/><net_sink comp="669" pin=0"/></net>

<net id="678"><net_src comp="665" pin="1"/><net_sink comp="669" pin=5"/></net>

<net id="699"><net_src comp="78" pin="0"/><net_sink comp="691" pin=0"/></net>

<net id="700"><net_src comp="368" pin="1"/><net_sink comp="691" pin=1"/></net>

<net id="701"><net_src comp="368" pin="1"/><net_sink comp="691" pin=2"/></net>

<net id="702"><net_src comp="368" pin="1"/><net_sink comp="691" pin=3"/></net>

<net id="703"><net_src comp="669" pin="6"/><net_sink comp="691" pin=4"/></net>

<net id="712"><net_src comp="84" pin="0"/><net_sink comp="704" pin=0"/></net>

<net id="713"><net_src comp="679" pin="1"/><net_sink comp="704" pin=1"/></net>

<net id="714"><net_src comp="679" pin="1"/><net_sink comp="704" pin=2"/></net>

<net id="715"><net_src comp="679" pin="1"/><net_sink comp="704" pin=3"/></net>

<net id="716"><net_src comp="86" pin="0"/><net_sink comp="704" pin=4"/></net>

<net id="725"><net_src comp="78" pin="0"/><net_sink comp="717" pin=0"/></net>

<net id="726"><net_src comp="371" pin="1"/><net_sink comp="717" pin=1"/></net>

<net id="727"><net_src comp="371" pin="1"/><net_sink comp="717" pin=2"/></net>

<net id="728"><net_src comp="669" pin="6"/><net_sink comp="717" pin=3"/></net>

<net id="729"><net_src comp="371" pin="1"/><net_sink comp="717" pin=4"/></net>

<net id="738"><net_src comp="84" pin="0"/><net_sink comp="730" pin=0"/></net>

<net id="739"><net_src comp="682" pin="1"/><net_sink comp="730" pin=1"/></net>

<net id="740"><net_src comp="682" pin="1"/><net_sink comp="730" pin=2"/></net>

<net id="741"><net_src comp="86" pin="0"/><net_sink comp="730" pin=3"/></net>

<net id="742"><net_src comp="682" pin="1"/><net_sink comp="730" pin=4"/></net>

<net id="751"><net_src comp="78" pin="0"/><net_sink comp="743" pin=0"/></net>

<net id="752"><net_src comp="377" pin="1"/><net_sink comp="743" pin=1"/></net>

<net id="753"><net_src comp="669" pin="6"/><net_sink comp="743" pin=2"/></net>

<net id="754"><net_src comp="377" pin="1"/><net_sink comp="743" pin=3"/></net>

<net id="755"><net_src comp="377" pin="1"/><net_sink comp="743" pin=4"/></net>

<net id="764"><net_src comp="84" pin="0"/><net_sink comp="756" pin=0"/></net>

<net id="765"><net_src comp="685" pin="1"/><net_sink comp="756" pin=1"/></net>

<net id="766"><net_src comp="86" pin="0"/><net_sink comp="756" pin=2"/></net>

<net id="767"><net_src comp="685" pin="1"/><net_sink comp="756" pin=3"/></net>

<net id="768"><net_src comp="685" pin="1"/><net_sink comp="756" pin=4"/></net>

<net id="777"><net_src comp="78" pin="0"/><net_sink comp="769" pin=0"/></net>

<net id="778"><net_src comp="669" pin="6"/><net_sink comp="769" pin=1"/></net>

<net id="779"><net_src comp="380" pin="1"/><net_sink comp="769" pin=2"/></net>

<net id="780"><net_src comp="380" pin="1"/><net_sink comp="769" pin=3"/></net>

<net id="781"><net_src comp="380" pin="1"/><net_sink comp="769" pin=4"/></net>

<net id="790"><net_src comp="84" pin="0"/><net_sink comp="782" pin=0"/></net>

<net id="791"><net_src comp="86" pin="0"/><net_sink comp="782" pin=1"/></net>

<net id="792"><net_src comp="688" pin="1"/><net_sink comp="782" pin=2"/></net>

<net id="793"><net_src comp="688" pin="1"/><net_sink comp="782" pin=3"/></net>

<net id="794"><net_src comp="688" pin="1"/><net_sink comp="782" pin=4"/></net>

<net id="799"><net_src comp="782" pin="6"/><net_sink comp="795" pin=0"/></net>

<net id="804"><net_src comp="769" pin="6"/><net_sink comp="800" pin=0"/></net>

<net id="809"><net_src comp="756" pin="6"/><net_sink comp="805" pin=0"/></net>

<net id="814"><net_src comp="743" pin="6"/><net_sink comp="810" pin=0"/></net>

<net id="819"><net_src comp="730" pin="6"/><net_sink comp="815" pin=0"/></net>

<net id="824"><net_src comp="717" pin="6"/><net_sink comp="820" pin=0"/></net>

<net id="829"><net_src comp="704" pin="6"/><net_sink comp="825" pin=0"/></net>

<net id="834"><net_src comp="691" pin="6"/><net_sink comp="830" pin=0"/></net>

<net id="855"><net_src comp="78" pin="0"/><net_sink comp="847" pin=0"/></net>

<net id="856"><net_src comp="386" pin="1"/><net_sink comp="847" pin=1"/></net>

<net id="857"><net_src comp="386" pin="1"/><net_sink comp="847" pin=2"/></net>

<net id="858"><net_src comp="386" pin="1"/><net_sink comp="847" pin=3"/></net>

<net id="859"><net_src comp="669" pin="6"/><net_sink comp="847" pin=4"/></net>

<net id="868"><net_src comp="84" pin="0"/><net_sink comp="860" pin=0"/></net>

<net id="869"><net_src comp="86" pin="0"/><net_sink comp="860" pin=1"/></net>

<net id="870"><net_src comp="835" pin="1"/><net_sink comp="860" pin=2"/></net>

<net id="871"><net_src comp="835" pin="1"/><net_sink comp="860" pin=3"/></net>

<net id="872"><net_src comp="835" pin="1"/><net_sink comp="860" pin=4"/></net>

<net id="881"><net_src comp="84" pin="0"/><net_sink comp="873" pin=0"/></net>

<net id="882"><net_src comp="838" pin="1"/><net_sink comp="873" pin=1"/></net>

<net id="883"><net_src comp="838" pin="1"/><net_sink comp="873" pin=2"/></net>

<net id="884"><net_src comp="838" pin="1"/><net_sink comp="873" pin=3"/></net>

<net id="885"><net_src comp="86" pin="0"/><net_sink comp="873" pin=4"/></net>

<net id="894"><net_src comp="78" pin="0"/><net_sink comp="886" pin=0"/></net>

<net id="895"><net_src comp="389" pin="1"/><net_sink comp="886" pin=1"/></net>

<net id="896"><net_src comp="389" pin="1"/><net_sink comp="886" pin=2"/></net>

<net id="897"><net_src comp="669" pin="6"/><net_sink comp="886" pin=3"/></net>

<net id="898"><net_src comp="389" pin="1"/><net_sink comp="886" pin=4"/></net>

<net id="907"><net_src comp="78" pin="0"/><net_sink comp="899" pin=0"/></net>

<net id="908"><net_src comp="669" pin="6"/><net_sink comp="899" pin=1"/></net>

<net id="909"><net_src comp="392" pin="1"/><net_sink comp="899" pin=2"/></net>

<net id="910"><net_src comp="392" pin="1"/><net_sink comp="899" pin=3"/></net>

<net id="911"><net_src comp="392" pin="1"/><net_sink comp="899" pin=4"/></net>

<net id="920"><net_src comp="84" pin="0"/><net_sink comp="912" pin=0"/></net>

<net id="921"><net_src comp="841" pin="1"/><net_sink comp="912" pin=1"/></net>

<net id="922"><net_src comp="841" pin="1"/><net_sink comp="912" pin=2"/></net>

<net id="923"><net_src comp="86" pin="0"/><net_sink comp="912" pin=3"/></net>

<net id="924"><net_src comp="841" pin="1"/><net_sink comp="912" pin=4"/></net>

<net id="933"><net_src comp="78" pin="0"/><net_sink comp="925" pin=0"/></net>

<net id="934"><net_src comp="395" pin="1"/><net_sink comp="925" pin=1"/></net>

<net id="935"><net_src comp="669" pin="6"/><net_sink comp="925" pin=2"/></net>

<net id="936"><net_src comp="395" pin="1"/><net_sink comp="925" pin=3"/></net>

<net id="937"><net_src comp="395" pin="1"/><net_sink comp="925" pin=4"/></net>

<net id="946"><net_src comp="84" pin="0"/><net_sink comp="938" pin=0"/></net>

<net id="947"><net_src comp="844" pin="1"/><net_sink comp="938" pin=1"/></net>

<net id="948"><net_src comp="86" pin="0"/><net_sink comp="938" pin=2"/></net>

<net id="949"><net_src comp="844" pin="1"/><net_sink comp="938" pin=3"/></net>

<net id="950"><net_src comp="844" pin="1"/><net_sink comp="938" pin=4"/></net>

<net id="955"><net_src comp="938" pin="6"/><net_sink comp="951" pin=0"/></net>

<net id="960"><net_src comp="925" pin="6"/><net_sink comp="956" pin=0"/></net>

<net id="965"><net_src comp="912" pin="6"/><net_sink comp="961" pin=0"/></net>

<net id="970"><net_src comp="899" pin="6"/><net_sink comp="966" pin=0"/></net>

<net id="975"><net_src comp="886" pin="6"/><net_sink comp="971" pin=0"/></net>

<net id="980"><net_src comp="873" pin="6"/><net_sink comp="976" pin=0"/></net>

<net id="985"><net_src comp="860" pin="6"/><net_sink comp="981" pin=0"/></net>

<net id="990"><net_src comp="847" pin="6"/><net_sink comp="986" pin=0"/></net>

<net id="1011"><net_src comp="84" pin="0"/><net_sink comp="1003" pin=0"/></net>

<net id="1012"><net_src comp="86" pin="0"/><net_sink comp="1003" pin=1"/></net>

<net id="1013"><net_src comp="991" pin="1"/><net_sink comp="1003" pin=2"/></net>

<net id="1014"><net_src comp="991" pin="1"/><net_sink comp="1003" pin=3"/></net>

<net id="1015"><net_src comp="991" pin="1"/><net_sink comp="1003" pin=4"/></net>

<net id="1024"><net_src comp="78" pin="0"/><net_sink comp="1016" pin=0"/></net>

<net id="1025"><net_src comp="669" pin="6"/><net_sink comp="1016" pin=1"/></net>

<net id="1026"><net_src comp="356" pin="1"/><net_sink comp="1016" pin=2"/></net>

<net id="1027"><net_src comp="356" pin="1"/><net_sink comp="1016" pin=3"/></net>

<net id="1028"><net_src comp="356" pin="1"/><net_sink comp="1016" pin=4"/></net>

<net id="1037"><net_src comp="84" pin="0"/><net_sink comp="1029" pin=0"/></net>

<net id="1038"><net_src comp="994" pin="1"/><net_sink comp="1029" pin=1"/></net>

<net id="1039"><net_src comp="86" pin="0"/><net_sink comp="1029" pin=2"/></net>

<net id="1040"><net_src comp="994" pin="1"/><net_sink comp="1029" pin=3"/></net>

<net id="1041"><net_src comp="994" pin="1"/><net_sink comp="1029" pin=4"/></net>

<net id="1050"><net_src comp="78" pin="0"/><net_sink comp="1042" pin=0"/></net>

<net id="1051"><net_src comp="365" pin="1"/><net_sink comp="1042" pin=1"/></net>

<net id="1052"><net_src comp="669" pin="6"/><net_sink comp="1042" pin=2"/></net>

<net id="1053"><net_src comp="365" pin="1"/><net_sink comp="1042" pin=3"/></net>

<net id="1054"><net_src comp="365" pin="1"/><net_sink comp="1042" pin=4"/></net>

<net id="1063"><net_src comp="84" pin="0"/><net_sink comp="1055" pin=0"/></net>

<net id="1064"><net_src comp="997" pin="1"/><net_sink comp="1055" pin=1"/></net>

<net id="1065"><net_src comp="997" pin="1"/><net_sink comp="1055" pin=2"/></net>

<net id="1066"><net_src comp="86" pin="0"/><net_sink comp="1055" pin=3"/></net>

<net id="1067"><net_src comp="997" pin="1"/><net_sink comp="1055" pin=4"/></net>

<net id="1076"><net_src comp="78" pin="0"/><net_sink comp="1068" pin=0"/></net>

<net id="1077"><net_src comp="374" pin="1"/><net_sink comp="1068" pin=1"/></net>

<net id="1078"><net_src comp="374" pin="1"/><net_sink comp="1068" pin=2"/></net>

<net id="1079"><net_src comp="669" pin="6"/><net_sink comp="1068" pin=3"/></net>

<net id="1080"><net_src comp="374" pin="1"/><net_sink comp="1068" pin=4"/></net>

<net id="1089"><net_src comp="84" pin="0"/><net_sink comp="1081" pin=0"/></net>

<net id="1090"><net_src comp="1000" pin="1"/><net_sink comp="1081" pin=1"/></net>

<net id="1091"><net_src comp="1000" pin="1"/><net_sink comp="1081" pin=2"/></net>

<net id="1092"><net_src comp="1000" pin="1"/><net_sink comp="1081" pin=3"/></net>

<net id="1093"><net_src comp="86" pin="0"/><net_sink comp="1081" pin=4"/></net>

<net id="1102"><net_src comp="78" pin="0"/><net_sink comp="1094" pin=0"/></net>

<net id="1103"><net_src comp="383" pin="1"/><net_sink comp="1094" pin=1"/></net>

<net id="1104"><net_src comp="383" pin="1"/><net_sink comp="1094" pin=2"/></net>

<net id="1105"><net_src comp="383" pin="1"/><net_sink comp="1094" pin=3"/></net>

<net id="1106"><net_src comp="669" pin="6"/><net_sink comp="1094" pin=4"/></net>

<net id="1111"><net_src comp="1094" pin="6"/><net_sink comp="1107" pin=0"/></net>

<net id="1116"><net_src comp="1081" pin="6"/><net_sink comp="1112" pin=0"/></net>

<net id="1121"><net_src comp="1068" pin="6"/><net_sink comp="1117" pin=0"/></net>

<net id="1126"><net_src comp="1055" pin="6"/><net_sink comp="1122" pin=0"/></net>

<net id="1131"><net_src comp="1042" pin="6"/><net_sink comp="1127" pin=0"/></net>

<net id="1136"><net_src comp="1029" pin="6"/><net_sink comp="1132" pin=0"/></net>

<net id="1141"><net_src comp="1016" pin="6"/><net_sink comp="1137" pin=0"/></net>

<net id="1146"><net_src comp="1003" pin="6"/><net_sink comp="1142" pin=0"/></net>

<net id="1167"><net_src comp="78" pin="0"/><net_sink comp="1159" pin=0"/></net>

<net id="1168"><net_src comp="350" pin="1"/><net_sink comp="1159" pin=1"/></net>

<net id="1169"><net_src comp="350" pin="1"/><net_sink comp="1159" pin=2"/></net>

<net id="1170"><net_src comp="350" pin="1"/><net_sink comp="1159" pin=3"/></net>

<net id="1171"><net_src comp="669" pin="6"/><net_sink comp="1159" pin=4"/></net>

<net id="1180"><net_src comp="84" pin="0"/><net_sink comp="1172" pin=0"/></net>

<net id="1181"><net_src comp="1147" pin="1"/><net_sink comp="1172" pin=1"/></net>

<net id="1182"><net_src comp="1147" pin="1"/><net_sink comp="1172" pin=2"/></net>

<net id="1183"><net_src comp="1147" pin="1"/><net_sink comp="1172" pin=3"/></net>

<net id="1184"><net_src comp="86" pin="0"/><net_sink comp="1172" pin=4"/></net>

<net id="1193"><net_src comp="78" pin="0"/><net_sink comp="1185" pin=0"/></net>

<net id="1194"><net_src comp="353" pin="1"/><net_sink comp="1185" pin=1"/></net>

<net id="1195"><net_src comp="353" pin="1"/><net_sink comp="1185" pin=2"/></net>

<net id="1196"><net_src comp="669" pin="6"/><net_sink comp="1185" pin=3"/></net>

<net id="1197"><net_src comp="353" pin="1"/><net_sink comp="1185" pin=4"/></net>

<net id="1206"><net_src comp="84" pin="0"/><net_sink comp="1198" pin=0"/></net>

<net id="1207"><net_src comp="1150" pin="1"/><net_sink comp="1198" pin=1"/></net>

<net id="1208"><net_src comp="1150" pin="1"/><net_sink comp="1198" pin=2"/></net>

<net id="1209"><net_src comp="86" pin="0"/><net_sink comp="1198" pin=3"/></net>

<net id="1210"><net_src comp="1150" pin="1"/><net_sink comp="1198" pin=4"/></net>

<net id="1219"><net_src comp="78" pin="0"/><net_sink comp="1211" pin=0"/></net>

<net id="1220"><net_src comp="359" pin="1"/><net_sink comp="1211" pin=1"/></net>

<net id="1221"><net_src comp="669" pin="6"/><net_sink comp="1211" pin=2"/></net>

<net id="1222"><net_src comp="359" pin="1"/><net_sink comp="1211" pin=3"/></net>

<net id="1223"><net_src comp="359" pin="1"/><net_sink comp="1211" pin=4"/></net>

<net id="1232"><net_src comp="84" pin="0"/><net_sink comp="1224" pin=0"/></net>

<net id="1233"><net_src comp="1153" pin="1"/><net_sink comp="1224" pin=1"/></net>

<net id="1234"><net_src comp="86" pin="0"/><net_sink comp="1224" pin=2"/></net>

<net id="1235"><net_src comp="1153" pin="1"/><net_sink comp="1224" pin=3"/></net>

<net id="1236"><net_src comp="1153" pin="1"/><net_sink comp="1224" pin=4"/></net>

<net id="1245"><net_src comp="78" pin="0"/><net_sink comp="1237" pin=0"/></net>

<net id="1246"><net_src comp="669" pin="6"/><net_sink comp="1237" pin=1"/></net>

<net id="1247"><net_src comp="362" pin="1"/><net_sink comp="1237" pin=2"/></net>

<net id="1248"><net_src comp="362" pin="1"/><net_sink comp="1237" pin=3"/></net>

<net id="1249"><net_src comp="362" pin="1"/><net_sink comp="1237" pin=4"/></net>

<net id="1258"><net_src comp="84" pin="0"/><net_sink comp="1250" pin=0"/></net>

<net id="1259"><net_src comp="86" pin="0"/><net_sink comp="1250" pin=1"/></net>

<net id="1260"><net_src comp="1156" pin="1"/><net_sink comp="1250" pin=2"/></net>

<net id="1261"><net_src comp="1156" pin="1"/><net_sink comp="1250" pin=3"/></net>

<net id="1262"><net_src comp="1156" pin="1"/><net_sink comp="1250" pin=4"/></net>

<net id="1267"><net_src comp="1250" pin="6"/><net_sink comp="1263" pin=0"/></net>

<net id="1272"><net_src comp="1237" pin="6"/><net_sink comp="1268" pin=0"/></net>

<net id="1277"><net_src comp="1224" pin="6"/><net_sink comp="1273" pin=0"/></net>

<net id="1282"><net_src comp="1211" pin="6"/><net_sink comp="1278" pin=0"/></net>

<net id="1287"><net_src comp="1198" pin="6"/><net_sink comp="1283" pin=0"/></net>

<net id="1292"><net_src comp="1185" pin="6"/><net_sink comp="1288" pin=0"/></net>

<net id="1297"><net_src comp="1172" pin="6"/><net_sink comp="1293" pin=0"/></net>

<net id="1302"><net_src comp="1159" pin="6"/><net_sink comp="1298" pin=0"/></net>

<net id="1306"><net_src comp="88" pin="1"/><net_sink comp="1303" pin=0"/></net>

<net id="1307"><net_src comp="1303" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="1308"><net_src comp="1303" pin="1"/><net_sink comp="1298" pin=1"/></net>

<net id="1312"><net_src comp="92" pin="1"/><net_sink comp="1309" pin=0"/></net>

<net id="1313"><net_src comp="1309" pin="1"/><net_sink comp="495" pin=1"/></net>

<net id="1314"><net_src comp="1309" pin="1"/><net_sink comp="991" pin=0"/></net>

<net id="1315"><net_src comp="1309" pin="1"/><net_sink comp="1142" pin=1"/></net>

<net id="1319"><net_src comp="96" pin="1"/><net_sink comp="1316" pin=0"/></net>

<net id="1320"><net_src comp="1316" pin="1"/><net_sink comp="490" pin=1"/></net>

<net id="1321"><net_src comp="1316" pin="1"/><net_sink comp="1147" pin=0"/></net>

<net id="1322"><net_src comp="1316" pin="1"/><net_sink comp="1293" pin=1"/></net>

<net id="1326"><net_src comp="100" pin="1"/><net_sink comp="1323" pin=0"/></net>

<net id="1327"><net_src comp="1323" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="1328"><net_src comp="1323" pin="1"/><net_sink comp="1288" pin=1"/></net>

<net id="1332"><net_src comp="104" pin="1"/><net_sink comp="1329" pin=0"/></net>

<net id="1333"><net_src comp="1329" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="1334"><net_src comp="1329" pin="1"/><net_sink comp="1137" pin=1"/></net>

<net id="1338"><net_src comp="108" pin="1"/><net_sink comp="1335" pin=0"/></net>

<net id="1339"><net_src comp="1335" pin="1"/><net_sink comp="485" pin=1"/></net>

<net id="1340"><net_src comp="1335" pin="1"/><net_sink comp="1150" pin=0"/></net>

<net id="1341"><net_src comp="1335" pin="1"/><net_sink comp="1283" pin=1"/></net>

<net id="1345"><net_src comp="112" pin="1"/><net_sink comp="1342" pin=0"/></net>

<net id="1346"><net_src comp="1342" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="1347"><net_src comp="1342" pin="1"/><net_sink comp="1278" pin=1"/></net>

<net id="1351"><net_src comp="116" pin="1"/><net_sink comp="1348" pin=0"/></net>

<net id="1352"><net_src comp="1348" pin="1"/><net_sink comp="480" pin=1"/></net>

<net id="1353"><net_src comp="1348" pin="1"/><net_sink comp="994" pin=0"/></net>

<net id="1354"><net_src comp="1348" pin="1"/><net_sink comp="1132" pin=1"/></net>

<net id="1358"><net_src comp="120" pin="1"/><net_sink comp="1355" pin=0"/></net>

<net id="1359"><net_src comp="1355" pin="1"/><net_sink comp="475" pin=1"/></net>

<net id="1360"><net_src comp="1355" pin="1"/><net_sink comp="1153" pin=0"/></net>

<net id="1361"><net_src comp="1355" pin="1"/><net_sink comp="1273" pin=1"/></net>

<net id="1365"><net_src comp="124" pin="1"/><net_sink comp="1362" pin=0"/></net>

<net id="1366"><net_src comp="1362" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="1367"><net_src comp="1362" pin="1"/><net_sink comp="1268" pin=1"/></net>

<net id="1371"><net_src comp="128" pin="1"/><net_sink comp="1368" pin=0"/></net>

<net id="1372"><net_src comp="1368" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="1373"><net_src comp="1368" pin="1"/><net_sink comp="1127" pin=1"/></net>

<net id="1377"><net_src comp="132" pin="1"/><net_sink comp="1374" pin=0"/></net>

<net id="1378"><net_src comp="1374" pin="1"/><net_sink comp="470" pin=1"/></net>

<net id="1379"><net_src comp="1374" pin="1"/><net_sink comp="1156" pin=0"/></net>

<net id="1380"><net_src comp="1374" pin="1"/><net_sink comp="1263" pin=1"/></net>

<net id="1384"><net_src comp="136" pin="1"/><net_sink comp="1381" pin=0"/></net>

<net id="1385"><net_src comp="1381" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="1386"><net_src comp="1381" pin="1"/><net_sink comp="830" pin=1"/></net>

<net id="1390"><net_src comp="140" pin="1"/><net_sink comp="1387" pin=0"/></net>

<net id="1391"><net_src comp="1387" pin="1"/><net_sink comp="465" pin=1"/></net>

<net id="1392"><net_src comp="1387" pin="1"/><net_sink comp="997" pin=0"/></net>

<net id="1393"><net_src comp="1387" pin="1"/><net_sink comp="1122" pin=1"/></net>

<net id="1397"><net_src comp="144" pin="1"/><net_sink comp="1394" pin=0"/></net>

<net id="1398"><net_src comp="1394" pin="1"/><net_sink comp="460" pin=1"/></net>

<net id="1399"><net_src comp="1394" pin="1"/><net_sink comp="679" pin=0"/></net>

<net id="1400"><net_src comp="1394" pin="1"/><net_sink comp="825" pin=1"/></net>

<net id="1404"><net_src comp="148" pin="1"/><net_sink comp="1401" pin=0"/></net>

<net id="1405"><net_src comp="1401" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="1406"><net_src comp="1401" pin="1"/><net_sink comp="820" pin=1"/></net>

<net id="1410"><net_src comp="152" pin="1"/><net_sink comp="1407" pin=0"/></net>

<net id="1411"><net_src comp="1407" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="1412"><net_src comp="1407" pin="1"/><net_sink comp="1117" pin=1"/></net>

<net id="1416"><net_src comp="156" pin="1"/><net_sink comp="1413" pin=0"/></net>

<net id="1417"><net_src comp="1413" pin="1"/><net_sink comp="455" pin=1"/></net>

<net id="1418"><net_src comp="1413" pin="1"/><net_sink comp="682" pin=0"/></net>

<net id="1419"><net_src comp="1413" pin="1"/><net_sink comp="815" pin=1"/></net>

<net id="1423"><net_src comp="160" pin="1"/><net_sink comp="1420" pin=0"/></net>

<net id="1424"><net_src comp="1420" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="1425"><net_src comp="1420" pin="1"/><net_sink comp="810" pin=1"/></net>

<net id="1429"><net_src comp="164" pin="1"/><net_sink comp="1426" pin=0"/></net>

<net id="1430"><net_src comp="1426" pin="1"/><net_sink comp="450" pin=1"/></net>

<net id="1431"><net_src comp="1426" pin="1"/><net_sink comp="1000" pin=0"/></net>

<net id="1432"><net_src comp="1426" pin="1"/><net_sink comp="1112" pin=1"/></net>

<net id="1436"><net_src comp="168" pin="1"/><net_sink comp="1433" pin=0"/></net>

<net id="1437"><net_src comp="1433" pin="1"/><net_sink comp="445" pin=1"/></net>

<net id="1438"><net_src comp="1433" pin="1"/><net_sink comp="685" pin=0"/></net>

<net id="1439"><net_src comp="1433" pin="1"/><net_sink comp="805" pin=1"/></net>

<net id="1443"><net_src comp="172" pin="1"/><net_sink comp="1440" pin=0"/></net>

<net id="1444"><net_src comp="1440" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="1445"><net_src comp="1440" pin="1"/><net_sink comp="800" pin=1"/></net>

<net id="1449"><net_src comp="176" pin="1"/><net_sink comp="1446" pin=0"/></net>

<net id="1450"><net_src comp="1446" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="1451"><net_src comp="1446" pin="1"/><net_sink comp="1107" pin=1"/></net>

<net id="1455"><net_src comp="180" pin="1"/><net_sink comp="1452" pin=0"/></net>

<net id="1456"><net_src comp="1452" pin="1"/><net_sink comp="440" pin=1"/></net>

<net id="1457"><net_src comp="1452" pin="1"/><net_sink comp="688" pin=0"/></net>

<net id="1458"><net_src comp="1452" pin="1"/><net_sink comp="795" pin=1"/></net>

<net id="1462"><net_src comp="184" pin="1"/><net_sink comp="1459" pin=0"/></net>

<net id="1463"><net_src comp="1459" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="1464"><net_src comp="1459" pin="1"/><net_sink comp="986" pin=1"/></net>

<net id="1468"><net_src comp="188" pin="1"/><net_sink comp="1465" pin=0"/></net>

<net id="1469"><net_src comp="1465" pin="1"/><net_sink comp="435" pin=1"/></net>

<net id="1470"><net_src comp="1465" pin="1"/><net_sink comp="835" pin=0"/></net>

<net id="1471"><net_src comp="1465" pin="1"/><net_sink comp="981" pin=1"/></net>

<net id="1475"><net_src comp="192" pin="1"/><net_sink comp="1472" pin=0"/></net>

<net id="1476"><net_src comp="1472" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="1477"><net_src comp="1472" pin="1"/><net_sink comp="838" pin=0"/></net>

<net id="1478"><net_src comp="1472" pin="1"/><net_sink comp="976" pin=1"/></net>

<net id="1482"><net_src comp="196" pin="1"/><net_sink comp="1479" pin=0"/></net>

<net id="1483"><net_src comp="1479" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="1484"><net_src comp="1479" pin="1"/><net_sink comp="971" pin=1"/></net>

<net id="1488"><net_src comp="200" pin="1"/><net_sink comp="1485" pin=0"/></net>

<net id="1489"><net_src comp="1485" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="1490"><net_src comp="1485" pin="1"/><net_sink comp="966" pin=1"/></net>

<net id="1494"><net_src comp="204" pin="1"/><net_sink comp="1491" pin=0"/></net>

<net id="1495"><net_src comp="1491" pin="1"/><net_sink comp="425" pin=1"/></net>

<net id="1496"><net_src comp="1491" pin="1"/><net_sink comp="841" pin=0"/></net>

<net id="1497"><net_src comp="1491" pin="1"/><net_sink comp="961" pin=1"/></net>

<net id="1501"><net_src comp="208" pin="1"/><net_sink comp="1498" pin=0"/></net>

<net id="1502"><net_src comp="1498" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="1503"><net_src comp="1498" pin="1"/><net_sink comp="956" pin=1"/></net>

<net id="1507"><net_src comp="212" pin="1"/><net_sink comp="1504" pin=0"/></net>

<net id="1508"><net_src comp="1504" pin="1"/><net_sink comp="420" pin=1"/></net>

<net id="1509"><net_src comp="1504" pin="1"/><net_sink comp="844" pin=0"/></net>

<net id="1510"><net_src comp="1504" pin="1"/><net_sink comp="951" pin=1"/></net>

<net id="1514"><net_src comp="398" pin="1"/><net_sink comp="1511" pin=0"/></net>

<net id="1515"><net_src comp="1511" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="1519"><net_src comp="402" pin="1"/><net_sink comp="1516" pin=0"/></net>

<net id="1520"><net_src comp="1516" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="1524"><net_src comp="270" pin="2"/><net_sink comp="1521" pin=0"/></net>

<net id="1525"><net_src comp="1521" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="1526"><net_src comp="1521" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="1530"><net_src comp="406" pin="3"/><net_sink comp="1527" pin=0"/></net>

<net id="1531"><net_src comp="1527" pin="1"/><net_sink comp="525" pin=1"/></net>

<net id="1535"><net_src comp="414" pin="2"/><net_sink comp="1532" pin=0"/></net>

<net id="1536"><net_src comp="1532" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="1543"><net_src comp="506" pin="2"/><net_sink comp="1540" pin=0"/></net>

<net id="1544"><net_src comp="1540" pin="1"/><net_sink comp="332" pin=2"/></net>

<net id="1548"><net_src comp="512" pin="1"/><net_sink comp="1545" pin=0"/></net>

<net id="1549"><net_src comp="1545" pin="1"/><net_sink comp="691" pin=5"/></net>

<net id="1550"><net_src comp="1545" pin="1"/><net_sink comp="704" pin=5"/></net>

<net id="1551"><net_src comp="1545" pin="1"/><net_sink comp="717" pin=5"/></net>

<net id="1552"><net_src comp="1545" pin="1"/><net_sink comp="730" pin=5"/></net>

<net id="1553"><net_src comp="1545" pin="1"/><net_sink comp="743" pin=5"/></net>

<net id="1554"><net_src comp="1545" pin="1"/><net_sink comp="756" pin=5"/></net>

<net id="1555"><net_src comp="1545" pin="1"/><net_sink comp="769" pin=5"/></net>

<net id="1556"><net_src comp="1545" pin="1"/><net_sink comp="782" pin=5"/></net>

<net id="1557"><net_src comp="1545" pin="1"/><net_sink comp="847" pin=5"/></net>

<net id="1558"><net_src comp="1545" pin="1"/><net_sink comp="860" pin=5"/></net>

<net id="1559"><net_src comp="1545" pin="1"/><net_sink comp="873" pin=5"/></net>

<net id="1560"><net_src comp="1545" pin="1"/><net_sink comp="886" pin=5"/></net>

<net id="1561"><net_src comp="1545" pin="1"/><net_sink comp="899" pin=5"/></net>

<net id="1562"><net_src comp="1545" pin="1"/><net_sink comp="912" pin=5"/></net>

<net id="1563"><net_src comp="1545" pin="1"/><net_sink comp="925" pin=5"/></net>

<net id="1564"><net_src comp="1545" pin="1"/><net_sink comp="938" pin=5"/></net>

<net id="1565"><net_src comp="1545" pin="1"/><net_sink comp="1003" pin=5"/></net>

<net id="1566"><net_src comp="1545" pin="1"/><net_sink comp="1016" pin=5"/></net>

<net id="1567"><net_src comp="1545" pin="1"/><net_sink comp="1029" pin=5"/></net>

<net id="1568"><net_src comp="1545" pin="1"/><net_sink comp="1042" pin=5"/></net>

<net id="1569"><net_src comp="1545" pin="1"/><net_sink comp="1055" pin=5"/></net>

<net id="1570"><net_src comp="1545" pin="1"/><net_sink comp="1068" pin=5"/></net>

<net id="1571"><net_src comp="1545" pin="1"/><net_sink comp="1081" pin=5"/></net>

<net id="1572"><net_src comp="1545" pin="1"/><net_sink comp="1094" pin=5"/></net>

<net id="1573"><net_src comp="1545" pin="1"/><net_sink comp="1159" pin=5"/></net>

<net id="1574"><net_src comp="1545" pin="1"/><net_sink comp="1172" pin=5"/></net>

<net id="1575"><net_src comp="1545" pin="1"/><net_sink comp="1185" pin=5"/></net>

<net id="1576"><net_src comp="1545" pin="1"/><net_sink comp="1198" pin=5"/></net>

<net id="1577"><net_src comp="1545" pin="1"/><net_sink comp="1211" pin=5"/></net>

<net id="1578"><net_src comp="1545" pin="1"/><net_sink comp="1224" pin=5"/></net>

<net id="1579"><net_src comp="1545" pin="1"/><net_sink comp="1237" pin=5"/></net>

<net id="1580"><net_src comp="1545" pin="1"/><net_sink comp="1250" pin=5"/></net>

<net id="1584"><net_src comp="545" pin="2"/><net_sink comp="1581" pin=0"/></net>

<net id="1585"><net_src comp="1581" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="1589"><net_src comp="276" pin="3"/><net_sink comp="1586" pin=0"/></net>

<net id="1590"><net_src comp="1586" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="1594"><net_src comp="289" pin="3"/><net_sink comp="1591" pin=0"/></net>

<net id="1595"><net_src comp="1591" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="1599"><net_src comp="302" pin="3"/><net_sink comp="1596" pin=0"/></net>

<net id="1600"><net_src comp="1596" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="1604"><net_src comp="315" pin="3"/><net_sink comp="1601" pin=0"/></net>

<net id="1605"><net_src comp="1601" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="1609"><net_src comp="283" pin="3"/><net_sink comp="1606" pin=0"/></net>

<net id="1610"><net_src comp="1606" pin="1"/><net_sink comp="669" pin=1"/></net>

<net id="1614"><net_src comp="296" pin="3"/><net_sink comp="1611" pin=0"/></net>

<net id="1615"><net_src comp="1611" pin="1"/><net_sink comp="669" pin=2"/></net>

<net id="1619"><net_src comp="309" pin="3"/><net_sink comp="1616" pin=0"/></net>

<net id="1620"><net_src comp="1616" pin="1"/><net_sink comp="669" pin=3"/></net>

<net id="1624"><net_src comp="322" pin="3"/><net_sink comp="1621" pin=0"/></net>

<net id="1625"><net_src comp="1621" pin="1"/><net_sink comp="669" pin=4"/></net>

<net id="1632"><net_src comp="659" pin="2"/><net_sink comp="1629" pin=0"/></net>

<net id="1633"><net_src comp="1629" pin="1"/><net_sink comp="343" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: weight_l2_0 | {}
	Port: weight_l2_1 | {}
	Port: weight_l2_2 | {}
	Port: weight_l2_3 | {}
	Port: ko_2_out | {1 }
	Port: ro_out | {1 }
	Port: so_out | {1 }
 - Input state : 
	Port: runWeight2Reg : weight_l2_0 | {3 4 }
	Port: runWeight2Reg : weight_l2_1 | {3 4 }
	Port: runWeight2Reg : weight_l2_2 | {3 4 }
	Port: runWeight2Reg : weight_l2_3 | {3 4 }
	Port: runWeight2Reg : empty_19 | {1 }
	Port: runWeight2Reg : empty | {1 }
	Port: runWeight2Reg : ko_2 | {1 }
	Port: runWeight2Reg : co_1 | {1 }
	Port: runWeight2Reg : ro | {1 }
	Port: runWeight2Reg : so | {1 }
  - Chain level:
	State 1
		store_ln19 : 1
		store_ln19 : 1
		store_ln19 : 1
		store_ln19 : 1
		store_ln19 : 1
		store_ln19 : 1
		store_ln19 : 1
		store_ln19 : 1
		store_ln19 : 1
		store_ln19 : 1
		store_ln19 : 1
		store_ln19 : 1
		store_ln19 : 1
		store_ln19 : 1
		store_ln19 : 1
		store_ln19 : 1
	State 2
		icmp_ln19 : 1
		add_ln19 : 1
		br_ln19 : 2
		empty_37 : 1
		ci_cast_i_i_cast : 2
		tmp : 3
		mul52_i_i : 4
		mul61_i_i_cast : 5
		add93_i_i : 6
		add11_i_i_cast : 7
		add12_i_i : 8
		mrv : 1
		mrv_1 : 2
		mrv_2 : 3
		mrv_3 : 4
		mrv_4 : 5
		mrv_5 : 6
		mrv_6 : 7
		mrv_7 : 8
		mrv_8 : 9
		mrv_9 : 10
		mrv_s : 11
		mrv_10 : 12
		mrv_11 : 13
		mrv_12 : 14
		mrv_13 : 15
		mrv_14 : 16
		ret_ln262 : 17
	State 3
		weight_l2_0_addr : 1
		weight_l2_0_load : 2
		weight_l2_1_addr : 1
		weight_l2_1_load : 2
		weight_l2_2_addr : 1
		weight_l2_2_load : 2
		weight_l2_3_addr : 1
		weight_l2_3_load : 2
	State 4
	State 5
		icmp_ln20 : 1
		add_ln20 : 1
		br_ln20 : 2
		trunc_ln24 : 1
		weight_regfile_1_1 : 2
		switch_ln24 : 2
		weight_regfile_2_3_3 : 3
		write_flag33_3 : 1
		weight_regfile_2_2_3 : 3
		write_flag30_3 : 1
		weight_regfile_2_1_3 : 3
		write_flag27_3 : 1
		weight_regfile_2_0_3 : 3
		write_flag24_3 : 1
		store_ln24 : 2
		store_ln24 : 4
		store_ln24 : 2
		store_ln24 : 4
		store_ln24 : 2
		store_ln24 : 4
		store_ln24 : 2
		store_ln24 : 4
		weight_regfile_1_3_3 : 3
		write_flag12_3 : 1
		write_flag21_3 : 1
		weight_regfile_1_2_3 : 3
		weight_regfile_1_0_3 : 3
		write_flag18_3 : 1
		weight_regfile_1_1_3 : 3
		write_flag15_3 : 1
		store_ln24 : 2
		store_ln24 : 4
		store_ln24 : 2
		store_ln24 : 4
		store_ln24 : 4
		store_ln24 : 2
		store_ln24 : 2
		store_ln24 : 4
		write_flag_3 : 1
		weight_regfile_0_0_3 : 3
		write_flag3_3 : 1
		weight_regfile_0_1_3 : 3
		write_flag6_3 : 1
		weight_regfile_0_2_3 : 3
		write_flag9_3 : 1
		weight_regfile_0_3_3 : 3
		store_ln24 : 4
		store_ln24 : 2
		store_ln24 : 4
		store_ln24 : 2
		store_ln24 : 4
		store_ln24 : 2
		store_ln24 : 4
		store_ln24 : 2
		weight_regfile_3_3_3 : 3
		write_flag45_3 : 1
		weight_regfile_3_2_3 : 3
		write_flag42_3 : 1
		weight_regfile_3_1_3 : 3
		write_flag39_3 : 1
		weight_regfile_3_0_3 : 3
		write_flag36_3 : 1
		store_ln24 : 2
		store_ln24 : 4
		store_ln24 : 2
		store_ln24 : 4
		store_ln24 : 2
		store_ln24 : 4
		store_ln24 : 2
		store_ln24 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |   weight_regfile_1_1_fu_669  |    0    |    0    |    17   |
|          |  weight_regfile_2_3_3_fu_691 |    0    |    0    |    17   |
|          |     write_flag33_3_fu_704    |    0    |    0    |    17   |
|          |  weight_regfile_2_2_3_fu_717 |    0    |    0    |    17   |
|          |     write_flag30_3_fu_730    |    0    |    0    |    17   |
|          |  weight_regfile_2_1_3_fu_743 |    0    |    0    |    17   |
|          |     write_flag27_3_fu_756    |    0    |    0    |    17   |
|          |  weight_regfile_2_0_3_fu_769 |    0    |    0    |    17   |
|          |     write_flag24_3_fu_782    |    0    |    0    |    17   |
|          |  weight_regfile_1_3_3_fu_847 |    0    |    0    |    17   |
|          |     write_flag12_3_fu_860    |    0    |    0    |    17   |
|          |     write_flag21_3_fu_873    |    0    |    0    |    17   |
|          |  weight_regfile_1_2_3_fu_886 |    0    |    0    |    17   |
|          |  weight_regfile_1_0_3_fu_899 |    0    |    0    |    17   |
|          |     write_flag18_3_fu_912    |    0    |    0    |    17   |
|          |  weight_regfile_1_1_3_fu_925 |    0    |    0    |    17   |
|    mux   |     write_flag15_3_fu_938    |    0    |    0    |    17   |
|          |     write_flag_3_fu_1003     |    0    |    0    |    17   |
|          | weight_regfile_0_0_3_fu_1016 |    0    |    0    |    17   |
|          |     write_flag3_3_fu_1029    |    0    |    0    |    17   |
|          | weight_regfile_0_1_3_fu_1042 |    0    |    0    |    17   |
|          |     write_flag6_3_fu_1055    |    0    |    0    |    17   |
|          | weight_regfile_0_2_3_fu_1068 |    0    |    0    |    17   |
|          |     write_flag9_3_fu_1081    |    0    |    0    |    17   |
|          | weight_regfile_0_3_3_fu_1094 |    0    |    0    |    17   |
|          | weight_regfile_3_3_3_fu_1159 |    0    |    0    |    17   |
|          |    write_flag45_3_fu_1172    |    0    |    0    |    17   |
|          | weight_regfile_3_2_3_fu_1185 |    0    |    0    |    17   |
|          |    write_flag42_3_fu_1198    |    0    |    0    |    17   |
|          | weight_regfile_3_1_3_fu_1211 |    0    |    0    |    17   |
|          |    write_flag39_3_fu_1224    |    0    |    0    |    17   |
|          | weight_regfile_3_0_3_fu_1237 |    0    |    0    |    17   |
|          |    write_flag36_3_fu_1250    |    0    |    0    |    17   |
|----------|------------------------------|---------|---------|---------|
|          |        add_ln19_fu_506       |    0    |    0    |    11   |
|          |          tmp_fu_520          |    0    |    0    |    20   |
|    add   |       mul52_i_i_fu_525       |    0    |    0    |    20   |
|          |       add93_i_i_fu_535       |    0    |    0    |    27   |
|          |       add12_i_i_fu_545       |    0    |    0    |    27   |
|          |        add_ln20_fu_659       |    0    |    0    |    11   |
|----------|------------------------------|---------|---------|---------|
|          |        mul_ln19_fu_414       |    2    |    0    |    10   |
|    mul   |     mul61_i_i_cast_fu_530    |    2    |    0    |    10   |
|          |     add11_i_i_cast_fu_540    |    2    |    0    |    10   |
|----------|------------------------------|---------|---------|---------|
|   icmp   |       icmp_ln19_fu_500       |    0    |    0    |    9    |
|          |       icmp_ln20_fu_653       |    0    |    0    |    9    |
|----------|------------------------------|---------|---------|---------|
|          |     ko_2_read_read_fu_216    |    0    |    0    |    0    |
|          |     co_1_read_read_fu_222    |    0    |    0    |    0    |
|   read   |      ro_read_read_fu_228     |    0    |    0    |    0    |
|          |      so_read_read_fu_234     |    0    |    0    |    0    |
|          |       tmp_1_read_fu_264      |    0    |    0    |    0    |
|          |     RS_assign_read_fu_270    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |   write_ln262_write_fu_240   |    0    |    0    |    0    |
|   write  |   write_ln262_write_fu_248   |    0    |    0    |    0    |
|          |   write_ln262_write_fu_256   |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       trunc_ln18_fu_398      |    0    |    0    |    0    |
|   trunc  |        empty_36_fu_402       |    0    |    0    |    0    |
|          |        empty_37_fu_512       |    0    |    0    |    0    |
|          |       trunc_ln24_fu_665      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|bitconcatenate|        mul2_i_i_fu_406       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   zext   |    ci_cast_i_i_cast_fu_516   |    0    |    0    |    0    |
|          |      idxprom_i_i_fu_646      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |          mrv_fu_550          |    0    |    0    |    0    |
|          |         mrv_1_fu_556         |    0    |    0    |    0    |
|          |         mrv_2_fu_562         |    0    |    0    |    0    |
|          |         mrv_3_fu_568         |    0    |    0    |    0    |
|          |         mrv_4_fu_574         |    0    |    0    |    0    |
|          |         mrv_5_fu_580         |    0    |    0    |    0    |
|          |         mrv_6_fu_586         |    0    |    0    |    0    |
|insertvalue|         mrv_7_fu_592         |    0    |    0    |    0    |
|          |         mrv_8_fu_598         |    0    |    0    |    0    |
|          |         mrv_9_fu_604         |    0    |    0    |    0    |
|          |         mrv_s_fu_610         |    0    |    0    |    0    |
|          |         mrv_10_fu_616        |    0    |    0    |    0    |
|          |         mrv_11_fu_622        |    0    |    0    |    0    |
|          |         mrv_12_fu_628        |    0    |    0    |    0    |
|          |         mrv_13_fu_634        |    0    |    0    |    0    |
|          |         mrv_14_fu_640        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    6    |    0    |   725   |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|       RS_assign_reg_1521      |   20   |
|       add12_i_i_reg_1581      |   20   |
|       add_ln19_reg_1540       |    3   |
|       add_ln20_reg_1629       |    3   |
|           ci_reg_328          |    3   |
|       empty_36_reg_1516       |   20   |
|       empty_37_reg_1545       |    2   |
|           ki_reg_339          |    3   |
|       mul2_i_i_reg_1527       |   20   |
|       mul_ln19_reg_1532       |   20   |
|      trunc_ln18_reg_1511      |   20   |
|   weight_l2_0_addr_reg_1586   |   20   |
|   weight_l2_0_load_reg_1606   |    8   |
|   weight_l2_1_addr_reg_1591   |   20   |
|   weight_l2_1_load_reg_1611   |    8   |
|   weight_l2_2_addr_reg_1596   |   20   |
|   weight_l2_2_load_reg_1616   |    8   |
|   weight_l2_3_addr_reg_1601   |   20   |
|   weight_l2_3_load_reg_1621   |    8   |
|weight_regfile_0_0_018_reg_1329|    8   |
|weight_regfile_0_1_021_reg_1368|    8   |
|weight_regfile_0_2_024_reg_1407|    8   |
|weight_regfile_0_3_027_reg_1446|    8   |
|weight_regfile_1_0_030_reg_1485|    8   |
|weight_regfile_1_1_031_reg_1498|    8   |
|weight_regfile_1_2_029_reg_1479|    8   |
|weight_regfile_1_3_028_reg_1459|    8   |
|weight_regfile_2_0_026_reg_1440|    8   |
|weight_regfile_2_1_025_reg_1420|    8   |
|weight_regfile_2_2_023_reg_1401|    8   |
|weight_regfile_2_3_022_reg_1381|    8   |
|weight_regfile_3_0_020_reg_1362|    8   |
|weight_regfile_3_1_019_reg_1342|    8   |
|weight_regfile_3_2_017_reg_1323|    8   |
|weight_regfile_3_3_016_reg_1303|    8   |
|    write_flag12_0_reg_1465    |    1   |
|    write_flag15_0_reg_1504    |    1   |
|    write_flag18_0_reg_1491    |    1   |
|    write_flag21_0_reg_1472    |    1   |
|    write_flag24_0_reg_1452    |    1   |
|    write_flag27_0_reg_1433    |    1   |
|    write_flag30_0_reg_1413    |    1   |
|    write_flag33_0_reg_1394    |    1   |
|    write_flag36_0_reg_1374    |    1   |
|    write_flag39_0_reg_1355    |    1   |
|     write_flag3_0_reg_1348    |    1   |
|    write_flag42_0_reg_1335    |    1   |
|    write_flag45_0_reg_1316    |    1   |
|     write_flag6_0_reg_1387    |    1   |
|     write_flag9_0_reg_1426    |    1   |
|     write_flag_0_reg_1309     |    1   |
+-------------------------------+--------+
|             Total             |   390  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_283 |  p0  |   2  |  20  |   40   ||    9    |
| grp_access_fu_296 |  p0  |   2  |  20  |   40   ||    9    |
| grp_access_fu_309 |  p0  |   2  |  20  |   40   ||    9    |
| grp_access_fu_322 |  p0  |   2  |  20  |   40   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   160  ||  2.412  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    6   |    -   |    0   |   725  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   36   |
|  Register |    -   |    -   |   390  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |    2   |   390  |   761  |
+-----------+--------+--------+--------+--------+
