--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml hdmi_block_move_top.twx hdmi_block_move_top.ncd -o
hdmi_block_move_top.twr hdmi_block_move_top.pcf

Design file:              hdmi_block_move_top.ncd
Physical constraint file: hdmi_block_move_top.pcf
Device,package,speed:     xc6slx16,ftg256,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock sys_clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
key_in<0>   |    1.243(R)|      SLOW  |    1.787(R)|      SLOW  |tx_pclk           |   0.000|
key_in<1>   |    1.465(R)|      SLOW  |    1.801(R)|      SLOW  |tx_pclk           |   0.000|
key_in<2>   |    2.137(R)|      SLOW  |    1.605(R)|      SLOW  |tx_pclk           |   0.000|
key_in<3>   |    4.084(R)|      SLOW  |   -0.449(R)|      SLOW  |tx_pclk           |   0.000|
key_in<4>   |    0.794(R)|      FAST  |    2.392(R)|      SLOW  |tx_pclk           |   0.000|
key_in<5>   |    1.311(R)|      SLOW  |    1.553(R)|      SLOW  |tx_pclk           |   0.000|
sys_rst_n   |   11.076(R)|      SLOW  |    2.217(R)|      SLOW  |tx_pclk           |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock sys_clk to Pad
--------------+-----------------+------------+-----------------+------------+----------------------+--------+
              |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                      | Clock  |
Destination   |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s)     | Phase  |
--------------+-----------------+------------+-----------------+------------+----------------------+--------+
tmds_clk_n    |        11.067(R)|      SLOW  |         4.846(R)|      FAST  |u_rgbtodvi_top/pclkx10|   0.000|
tmds_clk_p    |        11.013(R)|      SLOW  |         4.830(R)|      FAST  |u_rgbtodvi_top/pclkx10|   0.000|
tmds_data_n<0>|        11.067(R)|      SLOW  |         4.846(R)|      FAST  |u_rgbtodvi_top/pclkx10|   0.000|
tmds_data_n<1>|        11.067(R)|      SLOW  |         4.846(R)|      FAST  |u_rgbtodvi_top/pclkx10|   0.000|
tmds_data_n<2>|        11.067(R)|      SLOW  |         4.846(R)|      FAST  |u_rgbtodvi_top/pclkx10|   0.000|
tmds_data_p<0>|        11.013(R)|      SLOW  |         4.830(R)|      FAST  |u_rgbtodvi_top/pclkx10|   0.000|
tmds_data_p<1>|        11.013(R)|      SLOW  |         4.830(R)|      FAST  |u_rgbtodvi_top/pclkx10|   0.000|
tmds_data_p<2>|        11.013(R)|      SLOW  |         4.830(R)|      FAST  |u_rgbtodvi_top/pclkx10|   0.000|
--------------+-----------------+------------+-----------------+------------+----------------------+--------+

Clock to Setup on destination clock sys_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys_clk        |   45.730|    7.459|         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Jan 23 23:33:13 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4645 MB



