<oai_dc:dc xmlns:oai_dc="http://www.openarchives.org/OAI/2.0/oai_dc/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/oai_dc/ http://www.openarchives.org/OAI/2.0/oai_dc.xsd"><identifier>ir-100-15540</identifier><datestamp>2014-10-16T12:25:05Z</datestamp><dc:title>Scaled Gate Stacks for Sub-20-nm CMOS Logic Applications Through Integration of Thermal IL and ALD HfOx</dc:title><dc:creator>JOSHI, K</dc:creator><dc:creator>HUNG, S</dc:creator><dc:creator>MUKHOPADHYAY, S</dc:creator><dc:creator>SATO, T</dc:creator><dc:creator>BEVAN, M</dc:creator><dc:creator>RAJAMOHANAN, B</dc:creator><dc:creator>WEI, A</dc:creator><dc:creator>NOORI, A</dc:creator><dc:creator>MCDOUGALL, B</dc:creator><dc:creator>NI, C</dc:creator><dc:creator>LAZIK, C</dc:creator><dc:creator>SAHELI, G</dc:creator><dc:creator>LIU, P</dc:creator><dc:creator>CHU, D</dc:creator><dc:creator>DATE, L</dc:creator><dc:creator>DATTA, S</dc:creator><dc:creator>BRAND, A</dc:creator><dc:creator>SWENBERG, J</dc:creator><dc:creator>MAHAPATRA, S</dc:creator><dc:subject>DCIV</dc:subject><dc:subject>equivalent oxide thickness (EOT) scaling</dc:subject><dc:subject>flicker noise</dc:subject><dc:subject>gate leakage</dc:subject><dc:subject>HKMG</dc:subject><dc:subject>interlayer (IL) scaling</dc:subject><dc:subject>mobility</dc:subject><dc:subject>negative-bias temperature instability (NBTI)</dc:subject><dc:subject>positive-bias temperature instability (PBTI)</dc:subject><dc:description>The impact of gate insulator processes to achieve deeply scaled interlayer (IL)/high-k (HK) bilayer stacks for sub-20-nm CMOS on negative-bias temperature instability and positive-bias temperature instability is studied. IL scaling is done by novel low-thermal-budget rapid-thermal-process-based ultrathin IL and monolayer IL. Innovative IL top surface treatment enables integration of IL and atomic-layer-deposition-based hafnium oxide HK without vacuum break. Fully integrated stacks show scaling of equivalent oxide thickness down to similar to 6 angstrom, with excellent gate leakage, mobility, and world-class BTI. The mechanism responsible for improved BTI is discussed.</dc:description><dc:publisher>IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC</dc:publisher><dc:date>2014-10-16T12:25:05Z</dc:date><dc:date>2014-10-16T12:25:05Z</dc:date><dc:date>2013</dc:date><dc:type>Article</dc:type><dc:identifier>IEEE ELECTRON DEVICE LETTERS, 34(1)3-5</dc:identifier><dc:identifier>http://dx.doi.org/10.1109/LED.2012.2222338</dc:identifier><dc:identifier>http://dspace.library.iitb.ac.in/jspui/handle/100/15540</dc:identifier><dc:language>en</dc:language></oai_dc:dc>