###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        41826   # Number of WRITE/WRITEP commands
num_reads_done                 =       719644   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       567994   # Number of read row buffer hits
num_read_cmds                  =       719641   # Number of READ/READP commands
num_writes_done                =        41828   # Number of read requests issued
num_write_row_hits             =        24771   # Number of write row buffer hits
num_act_cmds                   =       169360   # Number of ACT commands
num_pre_cmds                   =       169339   # Number of PRE commands
num_ondemand_pres              =       147981   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9241381   # Cyles of rank active rank.0
rank_active_cycles.1           =      8846469   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       758619   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1153531   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       706154   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        12705   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         5913   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         8282   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         3006   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1647   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2050   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         3527   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2584   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          363   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        15241   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            2   # Write cmd latency (cycles)
write_latency[20-39]           =           10   # Write cmd latency (cycles)
write_latency[40-59]           =           11   # Write cmd latency (cycles)
write_latency[60-79]           =           41   # Write cmd latency (cycles)
write_latency[80-99]           =           69   # Write cmd latency (cycles)
write_latency[100-119]         =           98   # Write cmd latency (cycles)
write_latency[120-139]         =          169   # Write cmd latency (cycles)
write_latency[140-159]         =          228   # Write cmd latency (cycles)
write_latency[160-179]         =          355   # Write cmd latency (cycles)
write_latency[180-199]         =          514   # Write cmd latency (cycles)
write_latency[200-]            =        40329   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            3   # Read request latency (cycles)
read_latency[20-39]            =       263451   # Read request latency (cycles)
read_latency[40-59]            =        87563   # Read request latency (cycles)
read_latency[60-79]            =        86219   # Read request latency (cycles)
read_latency[80-99]            =        42399   # Read request latency (cycles)
read_latency[100-119]          =        33052   # Read request latency (cycles)
read_latency[120-139]          =        29989   # Read request latency (cycles)
read_latency[140-159]          =        21744   # Read request latency (cycles)
read_latency[160-179]          =        17455   # Read request latency (cycles)
read_latency[180-199]          =        14964   # Read request latency (cycles)
read_latency[200-]             =       122805   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.08795e+08   # Write energy
read_energy                    =  2.90159e+09   # Read energy
act_energy                     =  4.63369e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.64137e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  5.53695e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.76662e+09   # Active standby energy rank.0
act_stb_energy.1               =   5.5202e+09   # Active standby energy rank.1
average_read_latency           =      133.204   # Average read request latency (cycles)
average_interarrival           =      13.1296   # Average request interarrival latency (cycles)
total_energy                   =  1.64831e+10   # Total energy (pJ)
average_power                  =      1648.31   # Average power (mW)
average_bandwidth              =      6.49789   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        42331   # Number of WRITE/WRITEP commands
num_reads_done                 =       763351   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       587428   # Number of read row buffer hits
num_read_cmds                  =       763348   # Number of READ/READP commands
num_writes_done                =        42331   # Number of read requests issued
num_write_row_hits             =        24950   # Number of write row buffer hits
num_act_cmds                   =       194045   # Number of ACT commands
num_pre_cmds                   =       194022   # Number of PRE commands
num_ondemand_pres              =       171979   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9021958   # Cyles of rank active rank.0
rank_active_cycles.1           =      8977886   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       978042   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1022114   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       750882   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        12853   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         5636   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         8070   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2933   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1595   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2037   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         3562   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2577   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          347   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        15190   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            1   # Write cmd latency (cycles)
write_latency[20-39]           =            5   # Write cmd latency (cycles)
write_latency[40-59]           =           19   # Write cmd latency (cycles)
write_latency[60-79]           =           37   # Write cmd latency (cycles)
write_latency[80-99]           =           63   # Write cmd latency (cycles)
write_latency[100-119]         =           93   # Write cmd latency (cycles)
write_latency[120-139]         =          152   # Write cmd latency (cycles)
write_latency[140-159]         =          252   # Write cmd latency (cycles)
write_latency[160-179]         =          434   # Write cmd latency (cycles)
write_latency[180-199]         =          554   # Write cmd latency (cycles)
write_latency[200-]            =        40721   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            3   # Read request latency (cycles)
read_latency[20-39]            =       248092   # Read request latency (cycles)
read_latency[40-59]            =        90504   # Read request latency (cycles)
read_latency[60-79]            =       100867   # Read request latency (cycles)
read_latency[80-99]            =        49212   # Read request latency (cycles)
read_latency[100-119]          =        38865   # Read request latency (cycles)
read_latency[120-139]          =        35222   # Read request latency (cycles)
read_latency[140-159]          =        24355   # Read request latency (cycles)
read_latency[160-179]          =        19568   # Read request latency (cycles)
read_latency[180-199]          =        16006   # Read request latency (cycles)
read_latency[200-]             =       140657   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.11316e+08   # Write energy
read_energy                    =  3.07782e+09   # Read energy
act_energy                     =  5.30907e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =   4.6946e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.90615e+08   # Precharge standby energy rank.1
act_stb_energy.0               =   5.6297e+09   # Active standby energy rank.0
act_stb_energy.1               =   5.6022e+09   # Active standby energy rank.1
average_read_latency           =      149.275   # Average read request latency (cycles)
average_interarrival           =      12.4091   # Average request interarrival latency (cycles)
total_energy                   =  1.67167e+10   # Total energy (pJ)
average_power                  =      1671.67   # Average power (mW)
average_bandwidth              =      6.87515   # Average bandwidth
