v 20100214 2
C 51900 49800 1 270 1 crystal-1.sym
{
T 51700 50200 5 10 1 1 0 6 1
refdes=Y1
T 51700 50100 5 10 1 1 180 0 1
value=20 MHz
}
C 51400 49400 1 0 1 capacitor-1.sym
{
T 50800 49700 5 10 1 1 0 6 1
refdes=C2
T 50800 49300 5 10 1 1 0 6 1
value=15-33pf
}
C 50000 53200 1 90 0 capacitor-1.sym
{
T 50100 53700 5 10 1 1 0 0 1
refdes=C3
T 50100 53400 5 10 1 1 0 0 1
value=0.1uf
}
C 51400 50500 1 0 1 capacitor-1.sym
{
T 50800 50800 5 10 1 1 0 6 1
refdes=C1
T 50800 50400 5 10 1 1 0 6 1
value=15-33pf
}
C 58500 47100 1 270 1 resistor-1.sym
{
T 58400 47600 5 10 1 1 0 6 1
refdes=R1
T 58400 47400 5 10 1 1 0 6 1
value=1k
}
C 61400 46700 1 0 1 connector6-1.sym
{
T 61300 48700 5 10 1 1 0 6 1
refdes=J2
}
C 61400 49900 1 0 1 connector3-1.sym
{
T 61400 51000 5 10 1 1 0 6 1
refdes=J1
}
T 61400 49650 9 10 1 0 0 6 1
Nintendo 64 plug
T 60700 50800 9 10 1 0 0 6 1
+3.3v (Red)
T 60700 50500 9 10 1 0 0 6 1
DATA (White)
T 60700 50200 9 10 1 0 0 6 1
GND (Black)
T 61400 46450 9 10 1 0 0 6 1
Gamecube socket
T 60700 48500 9 10 1 0 0 6 1
+5V (Motor)
T 60700 48200 9 10 1 0 0 6 1
DATA
T 60700 47900 9 10 1 0 0 6 1
GND
T 60700 47600 9 10 1 0 0 6 1
GND
T 60700 47300 9 10 1 0 0 6 1
N/C
T 60700 47000 9 10 1 0 0 6 1
+3.3v (Logic)
N 59700 50700 59200 50700 4
N 59700 46900 57300 46900 4
C 59300 49400 1 0 1 gnd-1.sym
C 59400 51200 1 0 1 3.3V-plus-1.sym
N 59700 50100 59200 50100 4
N 59700 47800 59200 47800 4
N 59700 47500 59200 47500 4
N 59200 50700 59200 51200 4
N 59200 50100 59200 49700 4
C 59300 46400 1 0 1 gnd-1.sym
C 57500 47600 1 0 1 3.3V-plus-1.sym
N 57300 46900 57300 47600 4
N 59200 47800 59200 46700 4
N 53900 50400 52500 50400 4
N 52500 50400 52500 50700 4
N 53900 50000 52500 50000 4
N 52500 50000 52500 49600 4
N 52500 50700 51400 50700 4
N 52500 49600 51400 49600 4
N 50500 50700 49800 50700 4
N 49800 50700 49800 49200 4
N 50500 49600 49800 49600 4
N 52000 50500 52000 50700 4
N 52000 49800 52000 49600 4
N 59700 48100 58600 48100 4
N 53900 50800 52800 50800 4
C 52600 51200 1 0 0 3.3V-plus-1.sym
N 52800 50800 52800 51200 4
N 58600 47100 58600 46900 4
C 49900 48900 1 0 1 gnd-1.sym
C 49600 54400 1 0 0 3.3V-plus-1.sym
C 49700 52600 1 0 0 gnd-1.sym
N 49800 54400 49800 54100 4
N 49800 53200 49800 52900 4
T 57500 44800 9 10 1 0 0 0 1
cube64-dx.sch
T 58400 44500 9 10 1 0 0 0 1
1
T 58900 44500 9 10 1 0 0 0 1
1
T 61200 44800 9 10 1 0 0 0 1
A
T 61400 44500 9 8 1 0 0 0 2
Micah Dowty <micah@navi.cx>
Jacques Gagnon <darthcloud@gmail.com>
T 62170 46740 9 10 1 0 0 0 1
J2, facing socket
T 62280 49340 9 10 1 0 0 0 1
J1, facing plug
A 62900 47780 600 137 267 3 0 0 0 -1 -1
L 62460 48190 63330 48190 3 0 0 0 -1 -1
B 62510 47690 780 90 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 62550 47780 210 240 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 63040 47780 210 240 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 62800 47780 200 240 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 62550 47450 210 240 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 63040 47450 210 240 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 62800 47450 200 240 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 62640 47840 9 10 1 0 0 0 1
1
T 62860 47840 9 10 1 0 0 0 1
2
T 63110 47840 9 10 1 0 0 0 1
3
T 62610 47510 9 10 1 0 0 0 1
4
T 62870 47510 9 10 1 0 0 0 1
5
T 63100 47510 9 10 1 0 0 0 1
6
V 62900 47780 673 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
V 62880 50380 673 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
A 62880 50380 568 331 238 3 0 0 0 -1 -1
L 62380 50100 63380 50100 3 0 0 0 -1 -1
V 62540 50330 139 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
V 62540 50330 92 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
V 63200 50330 139 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
V 63200 50330 92 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
V 62870 50330 139 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
V 62870 50330 92 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 62500 50550 9 10 1 0 0 0 1
3
T 62830 50550 9 10 1 0 0 0 1
2
T 63190 50550 9 10 1 0 0 0 1
1
T 57400 45100 9 10 1 0 0 0 1
Gamecube controller to N64 console adaptor
C 59400 48700 1 0 1 5V-plus-1.sym
N 59700 48400 59200 48400 4
N 59200 48400 59200 48700 4
T 57400 45400 9 20 1 0 0 0 1
Cube64-DX
C 53900 48100 1 0 0 EMBEDDEDpic12F683.sym
[
B 54200 49400 2400 1700 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 54200 51350 5 10 0 0 0 0 1
device=PIC16C84
P 54200 50800 53900 50800 1 0 1
{
T 54100 50850 5 8 1 1 0 6 1
pinnumber=1
T 54100 50750 5 8 0 1 0 8 1
pinseq=1
T 54250 50800 9 8 1 1 0 0 1
pinlabel=VDD
T 54250 50800 5 8 0 1 0 2 1
pintype=io
}
P 54200 50400 53900 50400 1 0 1
{
T 54100 50450 5 8 1 1 0 6 1
pinnumber=2
T 54100 50350 5 8 0 1 0 8 1
pinseq=2
T 54250 50400 9 8 1 1 0 0 1
pinlabel=GP5/CLKIN
T 54250 50400 5 8 0 1 0 2 1
pintype=io
}
P 54200 50000 53900 50000 1 0 1
{
T 54100 50050 5 8 1 1 0 6 1
pinnumber=3
T 54100 49950 5 8 0 1 0 8 1
pinseq=3
T 54250 50000 9 8 1 1 0 0 1
pinlabel=GP4/CLKOUT
T 54250 50000 5 8 0 1 0 2 1
pintype=io
}
V 54150 49600 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 54100 49600 53900 49600 1 0 1
{
T 54100 49650 5 8 1 1 0 6 1
pinnumber=4
T 54100 49550 5 8 0 1 0 8 1
pinseq=4
T 54250 49600 9 8 1 1 0 0 1
pinlabel=GP3/MCLR/VPP
T 54250 49600 5 8 0 1 0 2 1
pintype=in
}
P 56600 50800 56900 50800 1 0 1
{
T 56700 50850 5 8 1 1 0 0 1
pinnumber=8
T 56700 50750 5 8 0 1 0 2 1
pinseq=10
T 56550 50800 9 8 1 1 0 6 1
pinlabel=VSS
T 56550 50800 5 8 0 1 0 8 1
pintype=io
}
P 56600 50400 56900 50400 1 0 1
{
T 56700 50450 5 8 1 1 0 0 1
pinnumber=7
T 56700 50350 5 8 0 1 0 2 1
pinseq=11
T 56550 50400 9 8 1 1 0 6 1
pinlabel=GP0/ICSPDAT
T 56550 50400 5 8 0 1 0 8 1
pintype=io
}
P 56600 50000 56900 50000 1 0 1
{
T 56700 50050 5 8 1 1 0 0 1
pinnumber=6
T 56700 49950 5 8 0 1 0 2 1
pinseq=12
T 56525 50000 9 8 1 1 0 6 1
pinlabel=GP1/ICSPCLK
T 56550 50000 5 8 0 1 0 8 1
pintype=in
}
P 56600 49600 56900 49600 1 0 1
{
T 56700 49650 5 8 1 1 0 0 1
pinnumber=5
T 56700 49550 5 8 0 1 0 2 1
pinseq=13
T 56550 49600 9 8 1 1 0 6 1
pinlabel=GP2
T 56550 49600 5 8 0 1 0 8 1
pintype=out
}
L 54630 49740 55020 49740 3 0 0 0 -1 -1
T 54200 51550 5 10 0 0 0 0 1
footprint=DIP18
T 54200 51950 5 10 0 0 0 0 1
description=8-bit Flash/EEPROM microcontroller
T 54200 51750 5 10 0 0 0 0 1
numslots=0
T 54200 52150 5 10 0 0 0 0 1
documentation=http://www.microchip.com/download/lit/pline/picmicro/families/16f8x/30445c.pdf
T 54200 51150 3 10 1 0 0 0 1
PIC12F683
]
{
T 56600 51200 5 10 1 1 0 6 1
refdes=U1
}
C 51900 44800 1 0 0 EMBEDDEDmax682.sym
[
B 52200 46100 1400 1700 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 52200 48050 5 10 0 0 0 0 1
device=PIC16C84
P 52200 47500 51900 47500 1 0 1
{
T 52100 47550 5 8 1 1 0 6 1
pinnumber=1
T 52100 47450 5 8 0 1 0 8 1
pinseq=1
T 52250 47500 9 8 1 1 0 0 1
pinlabel=SKIP
T 52250 47500 5 8 0 1 0 2 1
pintype=io
}
P 52200 47100 51900 47100 1 0 1
{
T 52100 47150 5 8 1 1 0 6 1
pinnumber=2
T 52100 47050 5 8 0 1 0 8 1
pinseq=2
T 52250 47100 9 8 1 1 0 0 1
pinlabel=SHDN
T 52250 47100 5 8 0 1 0 2 1
pintype=io
}
P 52200 46700 51900 46700 1 0 1
{
T 52100 46750 5 8 1 1 0 6 1
pinnumber=3
T 52100 46650 5 8 0 1 0 8 1
pinseq=3
T 52250 46700 9 8 1 1 0 0 1
pinlabel=IN
T 52250 46700 5 8 0 1 0 2 1
pintype=io
}
P 52200 46300 51900 46300 1 0 1
{
T 52100 46350 5 8 1 1 0 6 1
pinnumber=4
T 52100 46250 5 8 0 1 0 8 1
pinseq=4
T 52250 46300 9 8 1 1 0 0 1
pinlabel=GND
T 52250 46300 5 8 0 1 0 2 1
pintype=in
}
P 53600 47500 53900 47500 1 0 1
{
T 53700 47550 5 8 1 1 0 0 1
pinnumber=8
T 53700 47450 5 8 0 1 0 2 1
pinseq=10
T 53550 47500 9 8 1 1 0 6 1
pinlabel=OUT
T 53550 47500 5 8 0 1 0 8 1
pintype=io
}
P 53600 47100 53900 47100 1 0 1
{
T 53700 47150 5 8 1 1 0 0 1
pinnumber=7
T 53700 47050 5 8 0 1 0 2 1
pinseq=11
T 53550 47100 9 8 1 1 0 6 1
pinlabel=CXP
T 53550 47100 5 8 0 1 0 8 1
pintype=io
}
P 53600 46700 53900 46700 1 0 1
{
T 53700 46750 5 8 1 1 0 0 1
pinnumber=6
T 53700 46650 5 8 0 1 0 2 1
pinseq=12
T 53525 46700 9 8 1 1 0 6 1
pinlabel=CXN
T 53550 46700 5 8 0 1 0 8 1
pintype=in
}
P 53600 46300 53900 46300 1 0 1
{
T 53700 46350 5 8 1 1 0 0 1
pinnumber=5
T 53700 46250 5 8 0 1 0 2 1
pinseq=13
T 53550 46300 9 8 1 1 0 6 1
pinlabel=PGND
T 53550 46300 5 8 0 1 0 8 1
pintype=out
}
L 52250 47650 52560 47650 3 0 0 0 -1 -1
T 52200 48250 5 10 0 0 0 0 1
footprint=DIP18
T 52200 48650 5 10 0 0 0 0 1
description=8-bit Flash/EEPROM microcontroller
T 52200 48450 5 10 0 0 0 0 1
numslots=0
T 52200 48850 5 10 0 0 0 0 1
documentation=http://www.microchip.com/download/lit/pline/picmicro/families/16f8x/30445c.pdf
T 52200 47850 3 10 1 0 0 0 1
MAX682
L 52250 47250 52650 47250 3 0 0 0 -1 -1
]
{
T 53600 47900 5 10 1 1 0 6 1
refdes=U2
}
N 56900 50400 59700 50400 4
N 58600 48000 58600 50000 4
N 56900 50000 58600 50000 4
C 51700 47900 1 0 1 3.3V-plus-1.sym
N 51500 47500 51900 47500 4
N 51500 46700 51500 47900 4
N 51500 46700 51900 46700 4
C 50200 47200 1 180 1 resistor-1.sym
{
T 50500 47400 5 10 1 1 180 6 1
refdes=R2
T 50500 46900 5 10 1 1 180 6 1
value=120k
}
N 51100 47100 51900 47100 4
C 50000 47900 1 0 1 3.3V-plus-1.sym
N 49800 47100 50200 47100 4
N 49800 47900 49800 47100 4
C 51600 45700 1 0 1 gnd-1.sym
N 51900 46300 51500 46300 4
N 51500 46300 51500 46000 4
C 54200 45700 1 0 0 gnd-1.sym
N 53900 46300 54300 46300 4
N 54300 46300 54300 46000 4
C 50700 54400 1 0 0 3.3V-plus-1.sym
C 50800 52600 1 0 0 gnd-1.sym
N 50900 54400 50900 54100 4
N 50900 53200 50900 52900 4
C 51800 52600 1 0 0 gnd-1.sym
N 51900 54400 51900 54100 4
N 51900 53200 51900 52900 4
C 52100 54400 1 0 1 5V-plus-1.sym
C 54500 47900 1 0 1 5V-plus-1.sym
N 53900 47500 54300 47500 4
N 54300 47500 54300 47900 4
C 50700 54100 1 270 0 EMBEDDEDcapacitor-3.sym
[
P 50900 54100 50900 53900 1 0 0
{
T 50950 54000 5 8 0 1 270 0 1
pinnumber=P
T 50950 54000 5 8 0 0 270 0 1
pinseq=1
}
P 50900 53200 50900 53400 1 0 0
{
T 50950 53400 5 8 0 1 270 0 1
pinnumber=N
T 50950 53400 5 8 0 0 270 0 1
pinseq=2
}
L 51100 53700 50700 53700 3 0 0 0 -1 -1
L 50900 53400 50900 53600 3 0 0 0 -1 -1
L 50900 53700 50900 53900 3 0 0 0 -1 -1
T 51300 53700 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
A 50900 52900 700 75 30 3 0 0 0 -1 -1
L 51100 53811 51000 53811 3 0 0 0 -1 -1
L 51049 53760 51049 53860 3 0 0 0 -1 -1
T 50700 54100 8 10 0 1 270 0 1
pins=2
T 50700 54100 8 10 0 1 270 0 1
class=DISCRETE
]
{
T 51200 53700 5 10 1 1 0 0 1
refdes=C4
T 51200 53400 5 10 1 1 0 0 1
value=1uf
}
C 51700 54100 1 270 0 EMBEDDEDcapacitor-3.sym
[
P 51900 54100 51900 53900 1 0 0
{
T 51950 54000 5 8 0 1 270 0 1
pinnumber=P
T 51950 54000 5 8 0 0 270 0 1
pinseq=1
}
P 51900 53200 51900 53400 1 0 0
{
T 51950 53400 5 8 0 1 270 0 1
pinnumber=N
T 51950 53400 5 8 0 0 270 0 1
pinseq=2
}
L 52100 53700 51700 53700 3 0 0 0 -1 -1
L 51900 53400 51900 53600 3 0 0 0 -1 -1
L 51900 53700 51900 53900 3 0 0 0 -1 -1
A 51900 52900 700 75 30 3 0 0 0 -1 -1
L 52100 53811 52000 53811 3 0 0 0 -1 -1
L 52049 53760 52049 53860 3 0 0 0 -1 -1
T 52300 53700 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
T 51700 54100 8 10 0 1 270 0 1
pins=2
T 51700 54100 8 10 0 1 270 0 1
class=DISCRETE
]
{
T 52200 53700 5 10 1 1 0 0 1
refdes=C5
T 52200 53400 5 10 1 1 0 0 1
value=2.2uf
}
C 54200 46900 1 0 0 EMBEDDEDcapacitor-3.sym
[
P 54200 47100 54400 47100 1 0 0
{
T 54300 47150 5 8 0 1 0 0 1
pinnumber=P
T 54300 47150 5 8 0 0 0 0 1
pinseq=1
}
P 55100 47100 54900 47100 1 0 0
{
T 54900 47150 5 8 0 1 0 0 1
pinnumber=N
T 54900 47150 5 8 0 0 0 0 1
pinseq=2
}
L 54600 47300 54600 46900 3 0 0 0 -1 -1
L 54900 47100 54700 47100 3 0 0 0 -1 -1
L 54600 47100 54400 47100 3 0 0 0 -1 -1
A 55400 47100 700 165 30 3 0 0 0 -1 -1
L 54489 47300 54489 47200 3 0 0 0 -1 -1
L 54540 47249 54440 47249 3 0 0 0 -1 -1
T 54600 47500 5 10 0 0 0 0 1
device=POLARIZED_CAPACITOR
T 54200 46900 8 10 0 1 0 0 1
pins=2
T 54200 46900 8 10 0 1 0 0 1
class=DISCRETE
]
{
T 54800 47400 5 10 1 1 0 0 1
refdes=C6
T 54800 47200 5 10 1 1 0 0 1
value=0.47uf
}
N 53900 47100 54200 47100 4
N 55100 47100 55300 47100 4
N 55300 47100 55300 46700 4
N 55300 46700 53900 46700 4
C 57400 48900 1 0 1 gnd-1.sym
N 56900 50800 57300 50800 4
N 57300 50800 57300 49200 4
C 61400 52900 1 0 1 EMBEDDEDconnector5-1.sym
[
P 60000 54000 59700 54000 1 0 1
{
T 61150 53950 5 8 1 1 0 6 1
pinnumber=2
T 61150 53950 5 8 0 0 0 6 1
pinseq=2
}
P 60000 53400 59700 53400 1 0 1
{
T 61150 53350 5 8 1 1 0 6 1
pinnumber=4
T 61150 53350 5 8 0 0 0 6 1
pinseq=4
}
P 60000 54300 59700 54300 1 0 1
{
T 61150 54250 5 8 1 1 0 6 1
pinnumber=1
T 61150 54250 5 8 0 0 0 6 1
pinseq=1
}
P 60000 53700 59700 53700 1 0 1
{
T 61150 53650 5 8 1 1 0 6 1
pinnumber=3
T 61150 53650 5 8 0 0 0 6 1
pinseq=3
}
P 60000 53100 59700 53100 1 0 1
{
T 61150 53050 5 8 1 1 0 6 1
pinnumber=5
T 61150 53050 5 8 0 0 0 6 1
pinseq=5
}
L 60000 54300 60900 54300 3 0 0 0 -1 -1
L 60000 54000 60900 54000 3 0 0 0 -1 -1
L 60000 53700 60900 53700 3 0 0 0 -1 -1
L 60000 53400 60900 53400 3 0 0 0 -1 -1
L 60000 53100 60900 53100 3 0 0 0 -1 -1
B 60900 52900 500 1600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 59600 54400 5 10 0 0 0 6 1
device=CONNECTOR_5
]
{
T 61300 54600 5 10 1 1 0 6 1
refdes=J3
}
T 61400 52650 9 10 1 0 0 6 1
In-Circuit Programming
T 60700 54400 9 10 1 0 0 6 1
+3.3V
T 60700 54100 9 10 1 0 0 6 1
GND
T 60700 53800 9 10 1 0 0 6 1
VPP
T 60700 53500 9 10 1 0 0 6 1
CLK
T 60700 53200 9 10 1 0 0 6 1
DATA
N 59700 54300 59200 54300 4
C 59400 54800 1 0 1 3.3V-plus-1.sym
N 59200 54300 59200 54800 4
C 59300 52000 1 0 1 gnd-1.sym
N 59700 54000 59200 54000 4
N 59200 54000 59200 52300 4
N 59700 53700 53500 53700 4
N 53500 53700 53500 49600 4
N 53500 49600 53900 49600 4
N 59700 53400 57800 53400 4
N 57800 53400 57800 50000 4
N 59700 53100 58200 53100 4
N 58200 53100 58200 50400 4
C 48100 44200 1 0 0 EMBEDDEDtitle-bordered-A3.sym
[
B 48100 44200 16500 11600 15 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 74600 46000 5 10 0 0 0 0 1
graphical=1
L 60300 45000 60300 44400 15 0 0 0 -1 -1
T 56900 44800 15 8 1 0 0 0 1
FILE:
T 60400 44800 15 8 1 0 0 0 1
REVISION:
T 60400 44500 15 8 1 0 0 0 1
DRAWN BY: 
T 56900 44500 15 8 1 0 0 0 1
PAGE
T 58600 44500 15 8 1 0 0 0 1
OF
T 56900 45100 15 8 1 0 0 0 1
TITLE
B 56800 44400 7600 1400 15 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 56800 45000 64400 45000 15 0 0 0 -1 -1
B 48300 44400 16100 11200 15 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 48300 46169 48100 46169 15 0 0 0 -1 -1
L 48300 48137 48100 48137 15 0 0 0 -1 -1
L 48300 50106 48100 50106 15 0 0 0 -1 -1
L 48300 52074 48100 52074 15 0 0 0 -1 -1
L 48300 54043 48100 54043 15 0 0 0 -1 -1
T 48200 45184 15 8 1 0 0 4 1
A
T 48200 47153 15 8 1 0 0 4 1
B
T 48200 49121 15 8 1 0 0 4 1
C
T 48200 51090 15 8 1 0 0 4 1
D
T 48200 53058 15 8 1 0 0 4 1
E
T 48200 55027 15 8 1 0 0 4 1
F
L 50069 44400 50069 44200 15 0 0 0 -1 -1
L 52037 44400 52037 44200 15 0 0 0 -1 -1
L 54006 44400 54006 44200 15 0 0 0 -1 -1
L 55974 44400 55974 44200 15 0 0 0 -1 -1
L 57943 44400 57943 44200 15 0 0 0 -1 -1
L 59911 44400 59911 44200 15 0 0 0 -1 -1
L 61880 44400 61880 44200 15 0 0 0 -1 -1
L 63848 44400 63848 44200 15 0 0 0 -1 -1
T 49084 44300 15 8 1 0 0 4 1
1
T 51053 44300 15 8 1 0 0 4 1
2
T 53021 44300 15 8 1 0 0 4 1
3
T 54990 44300 15 8 1 0 0 4 1
4
T 56958 44300 15 8 1 0 0 4 1
5
T 58927 44300 15 8 1 0 0 4 1
6
T 60895 44300 15 8 1 0 0 4 1
7
T 62864 44300 15 8 1 0 0 4 1
8
T 64232 44300 15 8 1 0 0 4 1
9
L 64600 46169 64400 46169 15 0 0 0 -1 -1
L 64600 48137 64400 48137 15 0 0 0 -1 -1
L 64600 50106 64400 50106 15 0 0 0 -1 -1
L 64600 52074 64400 52074 15 0 0 0 -1 -1
L 64600 54043 64400 54043 15 0 0 0 -1 -1
T 64500 45184 15 8 1 0 0 4 1
A
T 64500 47153 15 8 1 0 0 4 1
B
T 64500 49121 15 8 1 0 0 4 1
C
T 64500 51090 15 8 1 0 0 4 1
D
T 64500 53058 15 8 1 0 0 4 1
E
T 64500 55027 15 8 1 0 0 4 1
F
L 50069 55800 50069 55600 15 0 0 0 -1 -1
L 52037 55800 52037 55600 15 0 0 0 -1 -1
L 54006 55800 54006 55600 15 0 0 0 -1 -1
L 55974 55800 55974 55600 15 0 0 0 -1 -1
L 57943 55800 57943 55600 15 0 0 0 -1 -1
L 59911 55800 59911 55600 15 0 0 0 -1 -1
L 61880 55800 61880 55600 15 0 0 0 -1 -1
L 63848 55800 63848 55600 15 0 0 0 -1 -1
T 49084 55700 15 8 1 0 0 4 1
1
T 51053 55700 15 8 1 0 0 4 1
2
T 53021 55700 15 8 1 0 0 4 1
3
T 54990 55700 15 8 1 0 0 4 1
4
T 56958 55700 15 8 1 0 0 4 1
5
T 58927 55700 15 8 1 0 0 4 1
6
T 60895 55700 15 8 1 0 0 4 1
7
T 62864 55700 15 8 1 0 0 4 1
8
T 64232 55700 15 8 1 0 0 4 1
9
]
T 61400 52400 9 10 1 0 0 6 1
(Optional)
