

================================================================
== Vitis HLS Report for 'keccak_squeeze_1'
================================================================
* Date:           Fri Mar 10 17:23:29 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        crypto_sign
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  50.00 ns|  8.136 ns|    13.50 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       72|       72|  3.600 us|  3.600 us|   72|   72|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------+--------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                     |                          |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |               Instance              |          Module          |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------------------+--------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_KeccakF1600_StatePermute_fu_172  |KeccakF1600_StatePermute  |       50|       50|  2.500 us|  2.500 us|   50|   50|       no|
        +-------------------------------------+--------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_540_5  |       20|       20|         5|          -|          -|     4|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|      55|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        2|    -|    1633|   16902|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|     179|    -|
|Register         |        -|    -|      63|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        2|    0|    1696|   17136|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      730|  740|  269200|  134600|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |       ~0|    0|      ~0|      12|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+--------------------------+---------+----+------+-------+-----+
    |               Instance              |          Module          | BRAM_18K| DSP|  FF  |  LUT  | URAM|
    +-------------------------------------+--------------------------+---------+----+------+-------+-----+
    |grp_KeccakF1600_StatePermute_fu_172  |KeccakF1600_StatePermute  |        2|   0|  1633|  16902|    0|
    +-------------------------------------+--------------------------+---------+----+------+-------+-----+
    |Total                                |                          |        2|   0|  1633|  16902|    0|
    +-------------------------------------+--------------------------+---------+----+------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln540_fu_199_p2   |         +|   0|  0|  11|           3|           1|
    |icmp_ln540_fu_193_p2  |      icmp|   0|  0|   9|           3|           4|
    |or_ln542_fu_242_p2    |        or|   0|  0|   5|           5|           1|
    |or_ln543_fu_313_p2    |        or|   0|  0|   5|           5|           2|
    |or_ln544_fu_323_p2    |        or|   0|  0|   5|           5|           2|
    |or_ln545_fu_333_p2    |        or|   0|  0|   5|           5|           3|
    |or_ln546_fu_343_p2    |        or|   0|  0|   5|           5|           3|
    |or_ln547_fu_353_p2    |        or|   0|  0|   5|           5|           3|
    |or_ln548_fu_363_p2    |        or|   0|  0|   5|           5|           3|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  55|          41|          22|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_NS_fsm    |  33|          8|    1|          8|
    |i_fu_82      |   9|          2|    3|          6|
    |s_address0   |  13|          3|    5|         15|
    |s_ce0        |  13|          3|    1|          3|
    |s_ce1        |   9|          2|    1|          2|
    |s_we0        |   9|          2|    1|          2|
    |s_we1        |   9|          2|    1|          2|
    |sm_address0  |  21|          5|   13|         65|
    |sm_address1  |  21|          5|   13|         65|
    |sm_d0        |  21|          5|    8|         40|
    |sm_d1        |  21|          5|    8|         40|
    +-------------+----+-----------+-----+-----------+
    |Total        | 179|         42|   55|        248|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------+---+----+-----+-----------+
    |                       Name                       | FF| LUT| Bits| Const Bits|
    +--------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                         |  7|   0|    7|          0|
    |grp_KeccakF1600_StatePermute_fu_172_ap_start_reg  |  1|   0|    1|          0|
    |i_fu_82                                           |  3|   0|    3|          0|
    |shl_ln_reg_393                                    |  2|   0|    5|          3|
    |trunc_ln13_reg_403                                |  8|   0|    8|          0|
    |trunc_ln14_reg_408                                |  8|   0|    8|          0|
    |trunc_ln15_reg_413                                |  8|   0|    8|          0|
    |trunc_ln16_reg_418                                |  8|   0|    8|          0|
    |trunc_ln17_reg_423                                |  8|   0|    8|          0|
    |trunc_ln18_reg_428                                |  8|   0|    8|          0|
    |trunc_ln541_1_reg_388                             |  2|   0|    2|          0|
    +--------------------------------------------------+---+----+-----+-----------+
    |Total                                             | 63|   0|   66|          3|
    +--------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-------------+-----+-----+------------+------------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  keccak_squeeze.1|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  keccak_squeeze.1|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|  keccak_squeeze.1|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|  keccak_squeeze.1|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|  keccak_squeeze.1|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|  keccak_squeeze.1|  return value|
|sm_address0  |  out|   13|   ap_memory|                sm|         array|
|sm_ce0       |  out|    1|   ap_memory|                sm|         array|
|sm_we0       |  out|    1|   ap_memory|                sm|         array|
|sm_d0        |  out|    8|   ap_memory|                sm|         array|
|sm_address1  |  out|   13|   ap_memory|                sm|         array|
|sm_ce1       |  out|    1|   ap_memory|                sm|         array|
|sm_we1       |  out|    1|   ap_memory|                sm|         array|
|sm_d1        |  out|    8|   ap_memory|                sm|         array|
|s_address0   |  out|    5|   ap_memory|                 s|         array|
|s_ce0        |  out|    1|   ap_memory|                 s|         array|
|s_we0        |  out|    1|   ap_memory|                 s|         array|
|s_d0         |  out|   64|   ap_memory|                 s|         array|
|s_q0         |   in|   64|   ap_memory|                 s|         array|
|s_address1   |  out|    5|   ap_memory|                 s|         array|
|s_ce1        |  out|    1|   ap_memory|                 s|         array|
|s_we1        |  out|    1|   ap_memory|                 s|         array|
|s_d1         |  out|   64|   ap_memory|                 s|         array|
|s_q1         |   in|   64|   ap_memory|                 s|         array|
+-------------+-----+-----+------------+------------------+--------------+

