#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed Nov 12 16:16:43 2025
# Process ID: 10112
# Current directory: C:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/prj/KR260.runs/synth_1
# Command line: vivado.exe -log top_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_wrapper.tcl
# Log file: C:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/prj/KR260.runs/synth_1/top_wrapper.vds
# Journal file: C:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/prj/KR260.runs/synth_1\vivado.jou
# Running On: DESKTOP-S4UD1KI, OS: Windows, CPU Frequency: 3696 MHz, CPU Physical cores: 10, Host memory: 51356 MB
#-----------------------------------------------------------
source top_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/dpu_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xinlinx/Vivado/2022.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/prj/KR260.cache/ip 
Command: read_checkpoint -auto_incremental -incremental C:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/prj/KR260.srcs/utils_1/imports/synth_1/top_wrapper.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/prj/KR260.srcs/utils_1/imports/synth_1/top_wrapper.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
read_checkpoint: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 469.180 ; gain = 0.000
Command: synth_design -top top_wrapper -part xck26-sfvc784-2LV-c
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8880
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Xinlinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
WARNING: [Synth 8-11014] non-net output port 'wrt_done' cannot be initialized at declaration in SystemVerilog mode [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:811]
WARNING: [Synth 8-11014] non-net output port 'buf_wr_done' cannot be initialized at declaration in SystemVerilog mode [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:812]
WARNING: [Synth 8-11014] non-net output port 'cfg_img_wr_en' cannot be initialized at declaration in SystemVerilog mode [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:815]
WARNING: [Synth 8-11014] non-net output port 'cfg_weights_wr_en' cannot be initialized at declaration in SystemVerilog mode [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:817]
WARNING: [Synth 8-11014] non-net output port 'cfg_bias_wr_en' cannot be initialized at declaration in SystemVerilog mode [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:819]
WARNING: [Synth 8-11014] non-net output port 'cfg_mean_wr_en' cannot be initialized at declaration in SystemVerilog mode [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:821]
WARNING: [Synth 8-11014] non-net output port 'cfg_buf_wr_addr' cannot be initialized at declaration in SystemVerilog mode [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:823]
WARNING: [Synth 8-11014] non-net output port 'cfg_buf_wr_bank_id' cannot be initialized at declaration in SystemVerilog mode [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:824]
WARNING: [Synth 8-11014] non-net output port 'cfg_buf_wr_offset' cannot be initialized at declaration in SystemVerilog mode [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:825]
WARNING: [Synth 8-11014] non-net output port 'cfg_buf_wr_bytes_num' cannot be initialized at declaration in SystemVerilog mode [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:826]
WARNING: [Synth 8-11014] non-net output port 'cfg_in_chs' cannot be initialized at declaration in SystemVerilog mode [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:830]
WARNING: [Synth 8-11014] non-net output port 'cfg_static_jump_rd' cannot be initialized at declaration in SystemVerilog mode [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:831]
WARNING: [Synth 8-11014] non-net output port 'cfg_jump_wr' cannot be initialized at declaration in SystemVerilog mode [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:832]
WARNING: [Synth 8-11014] non-net output port 'cfg_length' cannot be initialized at declaration in SystemVerilog mode [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:833]
WARNING: [Synth 8-11014] non-net output port 'cfg_pad_idx' cannot be initialized at declaration in SystemVerilog mode [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:834]
WARNING: [Synth 8-11014] non-net output port 'cfg_pad_end' cannot be initialized at declaration in SystemVerilog mode [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:835]
WARNING: [Synth 8-11014] non-net output port 'cfg_pad_start' cannot be initialized at declaration in SystemVerilog mode [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:836]
WARNING: [Synth 8-11014] non-net output port 'cfg_avg_mode' cannot be initialized at declaration in SystemVerilog mode [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:837]
WARNING: [Synth 8-11014] non-net output port 'wrt_cfg_en' cannot be initialized at declaration in SystemVerilog mode [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:3731]
WARNING: [Synth 8-11014] non-net output port 'load_wr_err' cannot be initialized at declaration in SystemVerilog mode [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:3750]
WARNING: [Synth 8-11014] non-net output port 'mean_val_rdy' cannot be initialized at declaration in SystemVerilog mode [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:5551]
WARNING: [Synth 8-11014] non-net output port 'cfg_mean_val0' cannot be initialized at declaration in SystemVerilog mode [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:5553]
WARNING: [Synth 8-11014] non-net output port 'cfg_mean_val1' cannot be initialized at declaration in SystemVerilog mode [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:5554]
WARNING: [Synth 8-11014] non-net output port 'cfg_mean_val2' cannot be initialized at declaration in SystemVerilog mode [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:5555]
WARNING: [Synth 8-11014] non-net output port 'cfg_mean_val3' cannot be initialized at declaration in SystemVerilog mode [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:5556]
INFO: [Synth 8-11241] undeclared symbol 'hub_issue_done', assumed default net type 'wire' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:20870]
INFO: [Synth 8-11241] undeclared symbol 'm_axi_hp0_last', assumed default net type 'wire' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:21157]
INFO: [Synth 8-11241] undeclared symbol 'recv_donehp0_o', assumed default net type 'wire' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:21723]
WARNING: [Synth 8-11014] non-net output port 'thd_is_suspended' cannot be initialized at declaration in SystemVerilog mode [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:22141]
WARNING: [Synth 8-11014] non-net output port 'm_axis_cmd_tdata' cannot be initialized at declaration in SystemVerilog mode [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:22149]
WARNING: [Synth 8-11014] non-net output port 'm_axis_cmd_tvalid' cannot be initialized at declaration in SystemVerilog mode [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:22150]
WARNING: [Synth 8-11014] non-net output port 's_axis_sts_tready' cannot be initialized at declaration in SystemVerilog mode [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:22155]
WARNING: [Synth 8-11014] non-net output port 'instr_start' cannot be initialized at declaration in SystemVerilog mode [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:22158]
WARNING: [Synth 8-11014] non-net output port 'instr_end' cannot be initialized at declaration in SystemVerilog mode [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:22159]
WARNING: [Synth 8-11014] non-net output port 'dpd_dpdon_code' cannot be initialized at declaration in SystemVerilog mode [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:22162]
WARNING: [Synth 8-11014] non-net output port 'dpd_dpdby_code' cannot be initialized at declaration in SystemVerilog mode [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:22163]
WARNING: [Synth 8-11014] non-net output port 'dpd_wait_pass' cannot be initialized at declaration in SystemVerilog mode [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:22164]
WARNING: [Synth 8-11014] non-net output port 'dpd_update' cannot be initialized at declaration in SystemVerilog mode [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:22166]
WARNING: [Synth 8-11014] non-net output port 'dpd_pass_0' cannot be initialized at declaration in SystemVerilog mode [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:22392]
WARNING: [Synth 8-11014] non-net output port 'dpd_pass_1' cannot be initialized at declaration in SystemVerilog mode [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:22398]
WARNING: [Synth 8-11014] non-net output port 'dpd_pass_2' cannot be initialized at declaration in SystemVerilog mode [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:22404]
WARNING: [Synth 8-11014] non-net output port 'dpd_pass_3' cannot be initialized at declaration in SystemVerilog mode [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:22410]
WARNING: [Synth 8-11014] non-net output port 'm_axis_linstr_tdata' cannot be initialized at declaration in SystemVerilog mode [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:22564]
WARNING: [Synth 8-11014] non-net output port 'm_axis_linstr_tvalid' cannot be initialized at declaration in SystemVerilog mode [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:22565]
WARNING: [Synth 8-11014] non-net output port 'm_axis_sinstr_tdata' cannot be initialized at declaration in SystemVerilog mode [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:22569]
WARNING: [Synth 8-11014] non-net output port 'm_axis_sinstr_tvalid' cannot be initialized at declaration in SystemVerilog mode [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:22570]
WARNING: [Synth 8-11014] non-net output port 'm_axis_cinstr_tdata' cannot be initialized at declaration in SystemVerilog mode [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:22574]
WARNING: [Synth 8-11014] non-net output port 'm_axis_cinstr_tvalid' cannot be initialized at declaration in SystemVerilog mode [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:22575]
WARNING: [Synth 8-11014] non-net output port 'm_axis_pinstr_tdata' cannot be initialized at declaration in SystemVerilog mode [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:22579]
WARNING: [Synth 8-11014] non-net output port 'm_axis_pinstr_tvalid' cannot be initialized at declaration in SystemVerilog mode [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:22580]
WARNING: [Synth 8-11014] non-net output port 'm_axi_gp_araddr' cannot be initialized at declaration in SystemVerilog mode [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:22794]
WARNING: [Synth 8-11014] non-net output port 'm_axi_gp_arvalid' cannot be initialized at declaration in SystemVerilog mode [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:22802]
WARNING: [Synth 8-11014] non-net output port 'fetch_done' cannot be initialized at declaration in SystemVerilog mode [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:22814]
INFO: [Synth 8-11241] undeclared symbol 'sync_ir', assumed default net type 'wire' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:23468]
WARNING: [Synth 8-11014] non-net output port 'exec_done' cannot be initialized at declaration in SystemVerilog mode [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:22996]
WARNING: [Synth 8-11014] non-net output port 'thd_is_suspended' cannot be initialized at declaration in SystemVerilog mode [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:22999]
WARNING: [Synth 8-11014] non-net output port 'm_axis_cmd_tdata' cannot be initialized at declaration in SystemVerilog mode [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:23007]
WARNING: [Synth 8-11014] non-net output port 'm_axis_cmd_tvalid' cannot be initialized at declaration in SystemVerilog mode [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:23008]
WARNING: [Synth 8-11014] non-net output port 's_axis_sts_tready' cannot be initialized at declaration in SystemVerilog mode [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:23013]
WARNING: [Synth 8-11014] non-net output port 'instr_start' cannot be initialized at declaration in SystemVerilog mode [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:23016]
WARNING: [Synth 8-11014] non-net output port 'instr_start_plus' cannot be initialized at declaration in SystemVerilog mode [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:23017]
WARNING: [Synth 8-11014] non-net output port 'instr_end' cannot be initialized at declaration in SystemVerilog mode [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:23018]
WARNING: [Synth 8-11014] non-net output port 'instr_end_plus' cannot be initialized at declaration in SystemVerilog mode [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:23019]
WARNING: [Synth 8-11014] non-net output port 'dpd_dpdon_code' cannot be initialized at declaration in SystemVerilog mode [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:23021]
WARNING: [Synth 8-11014] non-net output port 'dpd_dpdby_code' cannot be initialized at declaration in SystemVerilog mode [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:23022]
WARNING: [Synth 8-11014] non-net output port 'dpd_wait_pass' cannot be initialized at declaration in SystemVerilog mode [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:23023]
WARNING: [Synth 8-11014] non-net output port 'dpd_update' cannot be initialized at declaration in SystemVerilog mode [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:23025]
WARNING: [Synth 8-11014] non-net output port 'm_axis_cmd_tdata' cannot be initialized at declaration in SystemVerilog mode [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:23521]
WARNING: [Synth 8-11014] non-net output port 'm_axi_gp_awvalid' cannot be initialized at declaration in SystemVerilog mode [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:23762]
WARNING: [Synth 8-11014] non-net output port 'm_axi_gp_wvalid' cannot be initialized at declaration in SystemVerilog mode [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:23768]
WARNING: [Synth 8-11014] non-net output port 'reg_prof_value' cannot be initialized at declaration in SystemVerilog mode [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:23777]
WARNING: [Synth 8-11014] non-net output port 'exec_done' cannot be initialized at declaration in SystemVerilog mode [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:24999]
WARNING: [Synth 8-11014] non-net output port 'thd_is_suspended' cannot be initialized at declaration in SystemVerilog mode [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:25002]
WARNING: [Synth 8-11014] non-net output port 'm_axis_cmd_tdata' cannot be initialized at declaration in SystemVerilog mode [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:25010]
WARNING: [Synth 8-11014] non-net output port 'm_axis_cmd_tvalid' cannot be initialized at declaration in SystemVerilog mode [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:25011]
WARNING: [Synth 8-11014] non-net output port 's_axis_sts_tready' cannot be initialized at declaration in SystemVerilog mode [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:25016]
WARNING: [Synth 8-11014] non-net output port 'dpd_dpdon_code' cannot be initialized at declaration in SystemVerilog mode [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:25023]
WARNING: [Synth 8-11014] non-net output port 'dpd_dpdby_code' cannot be initialized at declaration in SystemVerilog mode [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:25024]
WARNING: [Synth 8-11014] non-net output port 'dpd_update' cannot be initialized at declaration in SystemVerilog mode [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:25027]
WARNING: [Synth 8-11014] non-net output port 'thdl_is_granted' cannot be initialized at declaration in SystemVerilog mode [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:25274]
WARNING: [Synth 8-11014] non-net output port 'thdl_suspend_req' cannot be initialized at declaration in SystemVerilog mode [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:25275]
WARNING: [Synth 8-11014] non-net output port 'm_axis_tvalid' cannot be initialized at declaration in SystemVerilog mode [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:25421]
WARNING: [Synth 8-11014] non-net output port 'counter' cannot be initialized at declaration in SystemVerilog mode [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:25424]
WARNING: [Synth 8-11014] non-net output port 'prog_full' cannot be initialized at declaration in SystemVerilog mode [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:25539]
INFO: [Synth 8-11241] undeclared symbol 'ins_opcode_o', assumed default net type 'wire' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:27563]
INFO: [Synth 8-11241] undeclared symbol 'prof_trig_iend', assumed default net type 'wire' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:31434]
INFO: [Synth 8-11241] undeclared symbol 'start', assumed default net type 'wire' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:31436]
INFO: [Synth 8-11241] undeclared symbol 'pea_tlast_pxl_of_win', assumed default net type 'wire' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:31594]
INFO: [Synth 8-11241] undeclared symbol 'pea_tvalid', assumed default net type 'wire' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:31606]
INFO: [Synth 8-11241] undeclared symbol 'img_dwc_tready', assumed default net type 'wire' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:31689]
INFO: [Synth 8-11241] undeclared symbol 'res_tready', assumed default net type 'wire' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:31730]
WARNING: [Synth 8-11014] non-net output port 'fifo_rdy' cannot be initialized at declaration in SystemVerilog mode [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:32743]
WARNING: [Synth 8-11065] parameter 'IDLE' becomes localparam in 'save_cmd_pipe_fifo' with formal parameter declaration list [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:32749]
WARNING: [Synth 8-11065] parameter 'DONE' becomes localparam in 'save_cmd_pipe_fifo' with formal parameter declaration list [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:32750]
WARNING: [Synth 8-11065] parameter 'SEND' becomes localparam in 'save_cmd_pipe_fifo' with formal parameter declaration list [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:32751]
WARNING: [Synth 8-11065] parameter 'DELY' becomes localparam in 'save_cmd_pipe_fifo' with formal parameter declaration list [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:32752]
WARNING: [Synth 8-6901] identifier 'FLT_PT_IMP_LOGIC' is used before its declaration [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_sfm.sv:3229]
WARNING: [Synth 8-6901] identifier 'WIDTH' is used before its declaration [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_sfm.sv:3697]
WARNING: [Synth 8-6901] identifier 'WIDTH' is used before its declaration [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_sfm.sv:3698]
WARNING: [Synth 8-6901] identifier 'WIDTH' is used before its declaration [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_sfm.sv:3701]
WARNING: [Synth 8-6901] identifier 'WIDTH' is used before its declaration [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_sfm.sv:3702]
WARNING: [Synth 8-6901] identifier 'WIDTH' is used before its declaration [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_sfm.sv:3715]
WARNING: [Synth 8-6901] identifier 'WIDTH' is used before its declaration [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_sfm.sv:3718]
WARNING: [Synth 8-6901] identifier 'WIDTH' is used before its declaration [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_sfm.sv:3719]
WARNING: [Synth 8-6901] identifier 'WIDTH' is used before its declaration [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_sfm.sv:3719]
WARNING: [Synth 8-6901] identifier 'WIDTH' is used before its declaration [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_sfm.sv:3720]
WARNING: [Synth 8-6901] identifier 'WIDTH' is used before its declaration [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_sfm.sv:3720]
WARNING: [Synth 8-6901] identifier 'WIDTH' is used before its declaration [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_sfm.sv:3722]
INFO: [Synth 8-11241] undeclared symbol 'op_state', assumed default net type 'wire' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_sfm.sv:7712]
WARNING: [Synth 8-11014] non-net output port 'prdata' cannot be initialized at declaration in SystemVerilog mode [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_top.sv:3679]
WARNING: [Synth 8-11014] non-net output port 'reg_sm_cmd_x_len' cannot be initialized at declaration in SystemVerilog mode [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_top.sv:3682]
WARNING: [Synth 8-11014] non-net output port 'reg_sm_cmd_y_len' cannot be initialized at declaration in SystemVerilog mode [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_top.sv:3683]
WARNING: [Synth 8-11014] non-net output port 'reg_sm_cmd_valid' cannot be initialized at declaration in SystemVerilog mode [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_top.sv:3684]
WARNING: [Synth 8-11014] non-net output port 'reg_sm_cmd_done_clr' cannot be initialized at declaration in SystemVerilog mode [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_top.sv:3688]
WARNING: [Synth 8-11014] non-net output port 'reg_sm_cmd_scale' cannot be initialized at declaration in SystemVerilog mode [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_top.sv:3689]
WARNING: [Synth 8-11014] non-net output port 'reg_sm_cmd_offset' cannot be initialized at declaration in SystemVerilog mode [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_top.sv:3690]
WARNING: [Synth 8-11014] non-net output port 'reg_sm_rstn' cannot be initialized at declaration in SystemVerilog mode [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_top.sv:3691]
WARNING: [Synth 8-11014] non-net output port 'reg_pmu_reset_7' cannot be initialized at declaration in SystemVerilog mode [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_top.sv:3694]
WARNING: [Synth 8-11014] non-net output port 'reg_pmu_reset_6' cannot be initialized at declaration in SystemVerilog mode [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_top.sv:3695]
WARNING: [Synth 8-11014] non-net output port 'reg_pmu_reset_5' cannot be initialized at declaration in SystemVerilog mode [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_top.sv:3696]
WARNING: [Synth 8-11014] non-net output port 'reg_pmu_reset_4' cannot be initialized at declaration in SystemVerilog mode [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_top.sv:3697]
WARNING: [Synth 8-11014] non-net output port 'reg_pmu_reset_3' cannot be initialized at declaration in SystemVerilog mode [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_top.sv:3698]
WARNING: [Synth 8-11014] non-net output port 'reg_pmu_reset_2' cannot be initialized at declaration in SystemVerilog mode [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_top.sv:3699]
WARNING: [Synth 8-11014] non-net output port 'reg_pmu_reset_1' cannot be initialized at declaration in SystemVerilog mode [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_top.sv:3700]
WARNING: [Synth 8-11014] non-net output port 'reg_pmu_reset_0' cannot be initialized at declaration in SystemVerilog mode [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_top.sv:3701]
WARNING: [Synth 8-11014] non-net output port 'reg_thd0_hp_awcount_max' cannot be initialized at declaration in SystemVerilog mode [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_top.sv:3703]
WARNING: [Synth 8-11014] non-net output port 'reg_thd0_hp_arcount_max' cannot be initialized at declaration in SystemVerilog mode [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_top.sv:3704]
WARNING: [Synth 8-11014] non-net output port 'reg_thd0_hp_awlen' cannot be initialized at declaration in SystemVerilog mode [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_top.sv:3705]
INFO: [Common 17-14] Message 'Synth 8-11014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-11241] undeclared symbol 'dp_audi_ref_clk', assumed default net type 'wire' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0/hdl/zynq_ultra_ps_e_v3_4_1.v:2518]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1802.465 ; gain = 335.398
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_wrapper' [C:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/hdl/top_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/synth/top.vhd:4760]
INFO: [Synth 8-3491] module 'top_dpu_concat_irq_0' declared at 'c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ip/top_dpu_concat_irq_0/synth/top_dpu_concat_irq_0.v:53' bound to instance 'dpu_concat_irq' of component 'top_dpu_concat_irq_0' [C:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/synth/top.vhd:5137]
INFO: [Synth 8-6157] synthesizing module 'top_dpu_concat_irq_0' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ip/top_dpu_concat_irq_0/synth/top_dpu_concat_irq_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat' (0#1) [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'top_dpu_concat_irq_0' (0#1) [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ip/top_dpu_concat_irq_0/synth/top_dpu_concat_irq_0.v:53]
INFO: [Synth 8-638] synthesizing module 'hier_dpu_imp_CAA3KC' [C:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/synth/top.vhd:3675]
INFO: [Synth 8-3491] module 'top_DPUCZDX8G_0' declared at 'c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ip/top_DPUCZDX8G_0/synth/top_DPUCZDX8G_0.sv:53' bound to instance 'DPUCZDX8G' of component 'top_DPUCZDX8G_0' [C:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/synth/top.vhd:4307]
INFO: [Synth 8-6157] synthesizing module 'top_DPUCZDX8G_0' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ip/top_DPUCZDX8G_0/synth/top_DPUCZDX8G_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'DSP48E2' [D:/Xinlinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:37582]
INFO: [Synth 8-6155] done synthesizing module 'DSP48E2' (0#1) [D:/Xinlinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:37582]
INFO: [Synth 8-6157] synthesizing module 'SRL16E' [D:/Xinlinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:131644]
INFO: [Synth 8-6155] done synthesizing module 'SRL16E' (0#1) [D:/Xinlinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:131644]
INFO: [Synth 8-6157] synthesizing module 'DSP48E2__parameterized0' [D:/Xinlinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:37582]
INFO: [Synth 8-6155] done synthesizing module 'DSP48E2__parameterized0' (0#1) [D:/Xinlinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:37582]
INFO: [Synth 8-6157] synthesizing module 'DSP48E2__parameterized1' [D:/Xinlinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:37582]
INFO: [Synth 8-6155] done synthesizing module 'DSP48E2__parameterized1' (0#1) [D:/Xinlinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:37582]
INFO: [Synth 8-6157] synthesizing module 'SRL16E__parameterized0' [D:/Xinlinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:131644]
INFO: [Synth 8-6155] done synthesizing module 'SRL16E__parameterized0' (0#1) [D:/Xinlinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:131644]
INFO: [Synth 8-6157] synthesizing module 'DSP48E2__parameterized2' [D:/Xinlinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:37582]
INFO: [Synth 8-6155] done synthesizing module 'DSP48E2__parameterized2' (0#1) [D:/Xinlinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:37582]
INFO: [Synth 8-6155] done synthesizing module 'top_DPUCZDX8G_0' (0#1) [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ip/top_DPUCZDX8G_0/synth/top_DPUCZDX8G_0.sv:53]
INFO: [Synth 8-638] synthesizing module 'hier_dpu_clk_imp_P5CT15' [C:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/synth/top.vhd:28]
INFO: [Synth 8-3491] module 'top_dpu_clk_wiz_0' declared at 'c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ip/top_dpu_clk_wiz_0/top_dpu_clk_wiz_0.v:69' bound to instance 'dpu_clk_wiz' of component 'top_dpu_clk_wiz_0' [C:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/synth/top.vhd:93]
INFO: [Synth 8-6157] synthesizing module 'top_dpu_clk_wiz_0' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ip/top_dpu_clk_wiz_0/top_dpu_clk_wiz_0.v:69]
INFO: [Synth 8-6157] synthesizing module 'top_dpu_clk_wiz_0_clk_wiz' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ip/top_dpu_clk_wiz_0/top_dpu_clk_wiz_0_clk_wiz.v:69]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [D:/Xinlinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:71326]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (0#1) [D:/Xinlinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:71326]
INFO: [Synth 8-6157] synthesizing module 'PLLE4_ADV' [D:/Xinlinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:109159]
	Parameter CLKFBOUT_MULT bound to: 11 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN_PERIOD bound to: 10.001000 - type: double 
	Parameter CLKOUT0_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter COMPENSATION bound to: AUTO - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PLLE4_ADV' (0#1) [D:/Xinlinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:109159]
INFO: [Synth 8-6157] synthesizing module 'BUFGCE_DIV' [D:/Xinlinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1121]
	Parameter BUFGCE_DIVIDE bound to: 2 - type: integer 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_CLR_INVERTED bound to: 1'b0 
	Parameter IS_I_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'BUFGCE_DIV' (0#1) [D:/Xinlinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1121]
INFO: [Synth 8-6157] synthesizing module 'BUFGCE_DIV__parameterized0' [D:/Xinlinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1121]
	Parameter BUFGCE_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_CLR_INVERTED bound to: 1'b0 
	Parameter IS_I_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'BUFGCE_DIV__parameterized0' (0#1) [D:/Xinlinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1121]
INFO: [Synth 8-6155] done synthesizing module 'top_dpu_clk_wiz_0_clk_wiz' (0#1) [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ip/top_dpu_clk_wiz_0/top_dpu_clk_wiz_0_clk_wiz.v:69]
INFO: [Synth 8-6155] done synthesizing module 'top_dpu_clk_wiz_0' (0#1) [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ip/top_dpu_clk_wiz_0/top_dpu_clk_wiz_0.v:69]
INFO: [Synth 8-3491] module 'top_rst_gen_clk_0' declared at 'c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ip/top_rst_gen_clk_0/synth/top_rst_gen_clk_0.vhd:59' bound to instance 'rst_gen_clk' of component 'top_rst_gen_clk_0' [C:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/synth/top.vhd:102]
INFO: [Synth 8-638] synthesizing module 'top_rst_gen_clk_0' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ip/top_rst_gen_clk_0/synth/top_rst_gen_clk_0.vhd:74]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ip/top_rst_gen_clk_0/synth/top_rst_gen_clk_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-3491] module 'SRL16' declared at 'D:/Xinlinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:131628' bound to instance 'POR_SRL_I' of component 'SRL16' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [D:/Xinlinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:131628]
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (0#1) [D:/Xinlinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:131628]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (0#1) [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (0#1) [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (0#1) [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (0#1) [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (0#1) [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'top_rst_gen_clk_0' (0#1) [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ip/top_rst_gen_clk_0/synth/top_rst_gen_clk_0.vhd:74]
INFO: [Synth 8-3491] module 'top_rst_gen_clk_dsp_0' declared at 'c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ip/top_rst_gen_clk_dsp_0/synth/top_rst_gen_clk_dsp_0.vhd:59' bound to instance 'rst_gen_clk_dsp' of component 'top_rst_gen_clk_dsp_0' [C:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/synth/top.vhd:115]
INFO: [Synth 8-638] synthesizing module 'top_rst_gen_clk_dsp_0' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ip/top_rst_gen_clk_dsp_0/synth/top_rst_gen_clk_dsp_0.vhd:74]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ip/top_rst_gen_clk_dsp_0/synth/top_rst_gen_clk_dsp_0.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'top_rst_gen_clk_dsp_0' (0#1) [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ip/top_rst_gen_clk_dsp_0/synth/top_rst_gen_clk_dsp_0.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'hier_dpu_clk_imp_P5CT15' (0#1) [C:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/synth/top.vhd:28]
INFO: [Synth 8-638] synthesizing module 'hier_dpu_ghp_imp_1DUMQPD' [C:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/synth/top.vhd:2759]
INFO: [Synth 8-638] synthesizing module 'top_dpu_intc_M_AXI_HP0_FPD_0' [C:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/synth/top.vhd:1568]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1UZ280X' [C:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/synth/top.vhd:249]
INFO: [Synth 8-3491] module 'top_auto_cc_1' declared at 'c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ip/top_auto_cc_1/synth/top_auto_cc_1.v:53' bound to instance 'auto_cc' of component 'top_auto_cc_1' [C:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/synth/top.vhd:507]
INFO: [Synth 8-6157] synthesizing module 'top_auto_cc_1' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ip/top_auto_cc_1/synth/top_auto_cc_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_clock_converter_v2_1_26_axi_clock_converter' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/b8be/hdl/axi_clock_converter_v2_1_vl_rfs.v:653]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_single' [D:/Xinlinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_single' (0#1) [D:/Xinlinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_async_rst' [D:/Xinlinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1174]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_async_rst' (0#1) [D:/Xinlinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1174]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_single__parameterized1' [D:/Xinlinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_single__parameterized1' (0#1) [D:/Xinlinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray' [D:/Xinlinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:283]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray' (0#1) [D:/Xinlinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:283]
INFO: [Synth 8-6155] done synthesizing module 'axi_clock_converter_v2_1_26_axi_clock_converter' (0#1) [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/b8be/hdl/axi_clock_converter_v2_1_vl_rfs.v:653]
INFO: [Synth 8-6155] done synthesizing module 'top_auto_cc_1' (0#1) [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ip/top_auto_cc_1/synth/top_auto_cc_1.v:53]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1UZ280X' (0#1) [C:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/synth/top.vhd:249]
INFO: [Synth 8-256] done synthesizing module 'top_dpu_intc_M_AXI_HP0_FPD_0' (0#1) [C:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/synth/top.vhd:1568]
INFO: [Synth 8-638] synthesizing module 'top_dpu_intc_M_AXI_HP1_FPD_0' [C:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/synth/top.vhd:1913]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_UQ15FJ' [C:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/synth/top.vhd:688]
INFO: [Synth 8-3491] module 'top_auto_cc_2' declared at 'c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ip/top_auto_cc_2/synth/top_auto_cc_2.v:53' bound to instance 'auto_cc' of component 'top_auto_cc_2' [C:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/synth/top.vhd:946]
INFO: [Synth 8-6157] synthesizing module 'top_auto_cc_2' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ip/top_auto_cc_2/synth/top_auto_cc_2.v:53]
INFO: [Synth 8-6155] done synthesizing module 'top_auto_cc_2' (0#1) [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ip/top_auto_cc_2/synth/top_auto_cc_2.v:53]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_UQ15FJ' (0#1) [C:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/synth/top.vhd:688]
INFO: [Synth 8-256] done synthesizing module 'top_dpu_intc_M_AXI_HP1_FPD_0' (0#1) [C:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/synth/top.vhd:1913]
INFO: [Synth 8-638] synthesizing module 'top_dpu_intc_M_AXI_LPD_0' [C:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/synth/top.vhd:2258]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_VZUKLR' [C:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/synth/top.vhd:1127]
INFO: [Synth 8-3491] module 'top_auto_cc_0' declared at 'c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ip/top_auto_cc_0/synth/top_auto_cc_0.v:53' bound to instance 'auto_cc' of component 'top_auto_cc_0' [C:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/synth/top.vhd:1385]
INFO: [Synth 8-6157] synthesizing module 'top_auto_cc_0' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ip/top_auto_cc_0/synth/top_auto_cc_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_clock_converter_v2_1_26_axi_clock_converter__parameterized0' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/b8be/hdl/axi_clock_converter_v2_1_vl_rfs.v:653]
INFO: [Synth 8-6155] done synthesizing module 'axi_clock_converter_v2_1_26_axi_clock_converter__parameterized0' (0#1) [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/b8be/hdl/axi_clock_converter_v2_1_vl_rfs.v:653]
INFO: [Synth 8-6155] done synthesizing module 'top_auto_cc_0' (0#1) [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ip/top_auto_cc_0/synth/top_auto_cc_0.v:53]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_VZUKLR' (0#1) [C:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/synth/top.vhd:1127]
INFO: [Synth 8-256] done synthesizing module 'top_dpu_intc_M_AXI_LPD_0' (0#1) [C:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/synth/top.vhd:2258]
INFO: [Synth 8-256] done synthesizing module 'hier_dpu_ghp_imp_1DUMQPD' (0#1) [C:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/synth/top.vhd:2759]
INFO: [Synth 8-638] synthesizing module 'hier_dpu_irq_imp_7KP66F' [C:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/synth/top.vhd:140]
INFO: [Synth 8-3491] module 'top_dpu_concat_irq_inner_0' declared at 'c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ip/top_dpu_concat_irq_inner_0/synth/top_dpu_concat_irq_inner_0.v:53' bound to instance 'dpu_concat_irq_inner' of component 'top_dpu_concat_irq_inner_0' [C:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/synth/top.vhd:152]
INFO: [Synth 8-6157] synthesizing module 'top_dpu_concat_irq_inner_0' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ip/top_dpu_concat_irq_inner_0/synth/top_dpu_concat_irq_inner_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'top_dpu_concat_irq_inner_0' (0#1) [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ip/top_dpu_concat_irq_inner_0/synth/top_dpu_concat_irq_inner_0.v:53]
INFO: [Synth 8-256] done synthesizing module 'hier_dpu_irq_imp_7KP66F' (0#1) [C:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/synth/top.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'hier_dpu_imp_CAA3KC' (0#1) [C:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/synth/top.vhd:3675]
INFO: [Synth 8-3491] module 'top_rst_gen_ghp_0' declared at 'c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ip/top_rst_gen_ghp_0/synth/top_rst_gen_ghp_0.vhd:59' bound to instance 'rst_gen_ghp' of component 'top_rst_gen_ghp_0' [C:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/synth/top.vhd:5309]
INFO: [Synth 8-638] synthesizing module 'top_rst_gen_ghp_0' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ip/top_rst_gen_ghp_0/synth/top_rst_gen_ghp_0.vhd:74]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ip/top_rst_gen_ghp_0/synth/top_rst_gen_ghp_0.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'top_rst_gen_ghp_0' (0#1) [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ip/top_rst_gen_ghp_0/synth/top_rst_gen_ghp_0.vhd:74]
INFO: [Synth 8-3491] module 'top_rst_gen_reg_0' declared at 'c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ip/top_rst_gen_reg_0/synth/top_rst_gen_reg_0.vhd:59' bound to instance 'rst_gen_reg' of component 'top_rst_gen_reg_0' [C:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/synth/top.vhd:5322]
INFO: [Synth 8-638] synthesizing module 'top_rst_gen_reg_0' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ip/top_rst_gen_reg_0/synth/top_rst_gen_reg_0.vhd:74]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ip/top_rst_gen_reg_0/synth/top_rst_gen_reg_0.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'top_rst_gen_reg_0' (0#1) [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ip/top_rst_gen_reg_0/synth/top_rst_gen_reg_0.vhd:74]
INFO: [Synth 8-3491] module 'top_zynq_ultra_ps_e_0' declared at 'c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0/synth/top_zynq_ultra_ps_e_0.vhd:56' bound to instance 'zynq_ultra_ps_e' of component 'top_zynq_ultra_ps_e_0' [C:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/synth/top.vhd:5335]
INFO: [Synth 8-638] synthesizing module 'top_zynq_ultra_ps_e_0' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0/synth/top_zynq_ultra_ps_e_0.vhd:226]
	Parameter C_DP_USE_AUDIO bound to: 0 - type: integer 
	Parameter C_DP_USE_VIDEO bound to: 0 - type: integer 
	Parameter C_MAXIGP0_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_MAXIGP1_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_MAXIGP2_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SAXIGP0_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_SAXIGP1_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_SAXIGP2_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_SAXIGP3_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_SAXIGP4_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_SAXIGP5_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_SAXIGP6_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_DIFF_RW_CLK_GP0 bound to: 0 - type: integer 
	Parameter C_USE_DIFF_RW_CLK_GP1 bound to: 0 - type: integer 
	Parameter C_USE_DIFF_RW_CLK_GP2 bound to: 0 - type: integer 
	Parameter C_USE_DIFF_RW_CLK_GP3 bound to: 0 - type: integer 
	Parameter C_USE_DIFF_RW_CLK_GP4 bound to: 0 - type: integer 
	Parameter C_USE_DIFF_RW_CLK_GP5 bound to: 0 - type: integer 
	Parameter C_USE_DIFF_RW_CLK_GP6 bound to: 0 - type: integer 
	Parameter C_EN_FIFO_ENET0 bound to: 0 - type: string 
	Parameter C_EN_FIFO_ENET1 bound to: 0 - type: string 
	Parameter C_EN_FIFO_ENET2 bound to: 0 - type: string 
	Parameter C_EN_FIFO_ENET3 bound to: 0 - type: string 
	Parameter C_PL_CLK0_BUF bound to: TRUE - type: string 
	Parameter C_PL_CLK1_BUF bound to: TRUE - type: string 
	Parameter C_PL_CLK2_BUF bound to: FALSE - type: string 
	Parameter C_PL_CLK3_BUF bound to: FALSE - type: string 
	Parameter C_TRACE_PIPELINE_WIDTH bound to: 8 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_DEBUG_TEST bound to: 0 - type: integer 
	Parameter C_SD0_INTERNAL_BUS_WIDTH bound to: 5 - type: integer 
	Parameter C_SD1_INTERNAL_BUS_WIDTH bound to: 8 - type: integer 
	Parameter C_NUM_F2P_0_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_NUM_F2P_1_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_EMIO_GPIO_WIDTH bound to: 1 - type: integer 
	Parameter C_NUM_FABRIC_RESETS bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e' declared at 'c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0/hdl/zynq_ultra_ps_e_v3_4_1.v:68' bound to instance 'U0' of component 'zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0/synth/top_zynq_ultra_ps_e_0.vhd:1952]
INFO: [Synth 8-6157] synthesizing module 'zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0/hdl/zynq_ultra_ps_e_v3_4_1.v:68]
INFO: [Synth 8-6157] synthesizing module 'BUFG_PS' [D:/Xinlinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1317]
INFO: [Synth 8-6155] done synthesizing module 'BUFG_PS' (0#1) [D:/Xinlinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1317]
INFO: [Synth 8-6157] synthesizing module 'PS8' [D:/Xinlinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:110670]
INFO: [Synth 8-6155] done synthesizing module 'PS8' (0#1) [D:/Xinlinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:110670]
WARNING: [Synth 8-689] width (5) of port connection 'EMIOSDIO0DATAOUT' does not match port width (8) of module 'PS8' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0/hdl/zynq_ultra_ps_e_v3_4_1.v:4703]
WARNING: [Synth 8-689] width (5) of port connection 'EMIOSDIO0DATAENA' does not match port width (8) of module 'PS8' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0/hdl/zynq_ultra_ps_e_v3_4_1.v:4704]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXN0OUT' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3893]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXN1OUT' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3893]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXN2OUT' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3893]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXN3OUT' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3893]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXP0OUT' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3893]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXP1OUT' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3893]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXP2OUT' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3893]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXP3OUT' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3893]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_PADO' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3893]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_BOOTMODE' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3893]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_CLK' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3893]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DONEB' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3893]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMA' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3893]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMACTN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3893]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMALERTN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3893]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMBA' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3893]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMBG' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3893]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMCK' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3893]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMCKE' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3893]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMCKN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3893]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMCSN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3893]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMDM' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3893]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMDQ' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3893]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMDQS' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3893]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMDQSN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3893]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMODT' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3893]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMPARITY' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3893]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMRAMRSTN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3893]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_ERROROUT' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3893]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_ERRORSTATUS' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3893]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_INITB' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3893]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_JTAGTCK' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3893]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_JTAGTDI' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3893]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_JTAGTDO' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3893]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_JTAGTMS' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3893]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MIO' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3893]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_PORB' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3893]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_PROGB' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3893]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_RCALIBINOUT' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3893]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_SRSTB' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3893]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_ZQ' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3893]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXN0IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3893]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXN1IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3893]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXN2IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3893]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXN3IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3893]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXP0IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3893]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXP1IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3893]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXP2IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3893]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXP3IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3893]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_PADI' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3893]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFN0IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3893]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFN1IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3893]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFN2IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3893]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFN3IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3893]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFP0IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3893]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFP1IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3893]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFP2IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3893]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFP3IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3893]
WARNING: [Synth 8-7023] instance 'PS8_i' of module 'PS8' has 1015 connections declared, but only 957 given [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3893]
INFO: [Synth 8-6155] done synthesizing module 'zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e' (0#1) [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0/hdl/zynq_ultra_ps_e_v3_4_1.v:68]
INFO: [Synth 8-256] done synthesizing module 'top_zynq_ultra_ps_e_0' (0#1) [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0/synth/top_zynq_ultra_ps_e_0.vhd:226]
INFO: [Synth 8-256] done synthesizing module 'top' (0#1) [C:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/synth/top.vhd:4760]
INFO: [Synth 8-6155] done synthesizing module 'top_wrapper' (0#1) [C:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/hdl/top_wrapper.v:12]
WARNING: [Synth 8-3848] Net dp_audio_ref_clk in module/entity zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e does not have driver. [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0/hdl/zynq_ultra_ps_e_v3_4_1.v:392]
WARNING: [Synth 8-3848] Net irq_ipi_pl_0 in module/entity zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e does not have driver. [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0/hdl/zynq_ultra_ps_e_v3_4_1.v:1412]
WARNING: [Synth 8-3848] Net irq_ipi_pl_1 in module/entity zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e does not have driver. [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0/hdl/zynq_ultra_ps_e_v3_4_1.v:1413]
WARNING: [Synth 8-3848] Net irq_ipi_pl_2 in module/entity zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e does not have driver. [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0/hdl/zynq_ultra_ps_e_v3_4_1.v:1414]
WARNING: [Synth 8-3848] Net irq_ipi_pl_3 in module/entity zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e does not have driver. [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0/hdl/zynq_ultra_ps_e_v3_4_1.v:1415]
WARNING: [Synth 8-7129] Port dp_audio_ref_clk in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq_ipi_pl_0 in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq_ipi_pl_1 in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq_ipi_pl_2 in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq_ipi_pl_3 in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihpc0_fpd_rclk in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihpc0_fpd_wclk in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihpc1_fpd_rclk in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihpc1_fpd_wclk in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp0_fpd_rclk in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp0_fpd_wclk in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp1_fpd_rclk in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp1_fpd_wclk in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp2_fpd_rclk in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp2_fpd_wclk in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp3_fpd_rclk in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp3_fpd_wclk in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxi_lpd_rclk in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxi_lpd_wclk in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[15] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[14] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[13] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[12] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[11] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[10] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[9] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[8] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[7] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[6] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[15] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[14] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[13] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[12] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[11] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[10] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[9] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[8] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[7] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[6] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_clk[3] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_clk[2] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_clk[1] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_clk[0] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[31] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[30] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[29] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[28] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[27] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[26] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[25] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[24] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[23] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[22] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[21] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[20] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[19] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[18] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[17] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[16] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[15] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[14] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[13] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[12] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[11] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[10] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[9] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[8] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[7] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[6] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[5] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[4] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[3] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[2] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[1] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[0] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[31] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[30] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[29] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[28] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[27] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[26] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[25] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[24] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[23] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[22] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[21] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[20] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[19] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[18] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[17] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[16] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[15] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[14] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[13] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[12] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[11] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[10] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[9] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[8] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[7] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 2396.645 ; gain = 929.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 2396.645 ; gain = 929.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 2396.645 ; gain = 929.578
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2404.500 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 187 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ip/top_dpu_clk_wiz_0/top_dpu_clk_wiz_0_board.xdc] for cell 'top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst'
Finished Parsing XDC File [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ip/top_dpu_clk_wiz_0/top_dpu_clk_wiz_0_board.xdc] for cell 'top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst'
Parsing XDC File [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ip/top_dpu_clk_wiz_0/top_dpu_clk_wiz_0.xdc] for cell 'top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst'
Finished Parsing XDC File [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ip/top_dpu_clk_wiz_0/top_dpu_clk_wiz_0.xdc] for cell 'top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ip/top_dpu_clk_wiz_0/top_dpu_clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ip/top_rst_gen_clk_0/top_rst_gen_clk_0_board.xdc] for cell 'top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0'
Finished Parsing XDC File [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ip/top_rst_gen_clk_0/top_rst_gen_clk_0_board.xdc] for cell 'top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0'
Parsing XDC File [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ip/top_rst_gen_clk_0/top_rst_gen_clk_0.xdc] for cell 'top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0'
Finished Parsing XDC File [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ip/top_rst_gen_clk_0/top_rst_gen_clk_0.xdc] for cell 'top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0'
Parsing XDC File [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ip/top_rst_gen_clk_dsp_0/top_rst_gen_clk_dsp_0_board.xdc] for cell 'top_i/hier_dpu/hier_dpu_clk/rst_gen_clk_dsp/U0'
Finished Parsing XDC File [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ip/top_rst_gen_clk_dsp_0/top_rst_gen_clk_dsp_0_board.xdc] for cell 'top_i/hier_dpu/hier_dpu_clk/rst_gen_clk_dsp/U0'
Parsing XDC File [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ip/top_rst_gen_clk_dsp_0/top_rst_gen_clk_dsp_0.xdc] for cell 'top_i/hier_dpu/hier_dpu_clk/rst_gen_clk_dsp/U0'
Finished Parsing XDC File [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ip/top_rst_gen_clk_dsp_0/top_rst_gen_clk_dsp_0.xdc] for cell 'top_i/hier_dpu/hier_dpu_clk/rst_gen_clk_dsp/U0'
Parsing XDC File [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ip/top_rst_gen_ghp_0/top_rst_gen_ghp_0_board.xdc] for cell 'top_i/rst_gen_ghp/U0'
Finished Parsing XDC File [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ip/top_rst_gen_ghp_0/top_rst_gen_ghp_0_board.xdc] for cell 'top_i/rst_gen_ghp/U0'
Parsing XDC File [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ip/top_rst_gen_ghp_0/top_rst_gen_ghp_0.xdc] for cell 'top_i/rst_gen_ghp/U0'
Finished Parsing XDC File [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ip/top_rst_gen_ghp_0/top_rst_gen_ghp_0.xdc] for cell 'top_i/rst_gen_ghp/U0'
Parsing XDC File [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ip/top_rst_gen_reg_0/top_rst_gen_reg_0_board.xdc] for cell 'top_i/rst_gen_reg/U0'
Finished Parsing XDC File [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ip/top_rst_gen_reg_0/top_rst_gen_reg_0_board.xdc] for cell 'top_i/rst_gen_reg/U0'
Parsing XDC File [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ip/top_rst_gen_reg_0/top_rst_gen_reg_0.xdc] for cell 'top_i/rst_gen_reg/U0'
Finished Parsing XDC File [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ip/top_rst_gen_reg_0/top_rst_gen_reg_0.xdc] for cell 'top_i/rst_gen_reg/U0'
Parsing XDC File [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0/top_zynq_ultra_ps_e_0.xdc] for cell 'top_i/zynq_ultra_ps_e/U0'
Finished Parsing XDC File [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0/top_zynq_ultra_ps_e_0.xdc] for cell 'top_i/zynq_ultra_ps_e/U0'
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/constrs/pin.xdc]
Finished Parsing XDC File [C:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/constrs/pin.xdc]
Parsing XDC File [C:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/constrs/misc.xdc]
Finished Parsing XDC File [C:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/constrs/misc.xdc]
Parsing XDC File [C:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/constrs/timing.xdc]
Finished Parsing XDC File [C:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/constrs/timing.xdc]
Parsing XDC File [C:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/constrs/debug.xdc]
Finished Parsing XDC File [C:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/constrs/debug.xdc]
Parsing XDC File [C:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/prj/KR260.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/prj/KR260.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/prj/KR260.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ip/top_DPUCZDX8G_0/top_DPUCZDX8G_0.xdc] for cell 'top_i/hier_dpu/DPUCZDX8G/inst'
Finished Parsing XDC File [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ip/top_DPUCZDX8G_0/top_DPUCZDX8G_0.xdc] for cell 'top_i/hier_dpu/DPUCZDX8G/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ip/top_DPUCZDX8G_0/top_DPUCZDX8G_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Xinlinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Xinlinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 99 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 2726.938 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 186 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 133 instances
  FDR => FDRE: 48 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instance 
  SRL16 => SRL16E: 4 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.404 . Memory (MB): peak = 2726.938 ; gain = 0.000
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Xinlinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:09 ; elapsed = 00:01:08 . Memory (MB): peak = 2726.938 ; gain = 1259.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:09 ; elapsed = 00:01:08 . Memory (MB): peak = 2726.938 ; gain = 1259.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for top_i/zynq_ultra_ps_e/U0/PS8_i. (constraint file  c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0/top_zynq_ultra_ps_e_0.xdc, line 26).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst. (constraint file  C:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/prj/KR260.runs/synth_1/dont_touch.xdc, line 61).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0. (constraint file  C:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/prj/KR260.runs/synth_1/dont_touch.xdc, line 69).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/hier_dpu/hier_dpu_clk/rst_gen_clk_dsp/U0. (constraint file  C:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/prj/KR260.runs/synth_1/dont_touch.xdc, line 75).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/hier_dpu/DPUCZDX8G/inst. (constraint file  C:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/prj/KR260.runs/synth_1/dont_touch.xdc, line 81).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/zynq_ultra_ps_e/U0. (constraint file  C:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/prj/KR260.runs/synth_1/dont_touch.xdc, line 89).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/rst_gen_reg/U0. (constraint file  C:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/prj/KR260.runs/synth_1/dont_touch.xdc, line 92).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/rst_gen_ghp/U0. (constraint file  C:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/prj/KR260.runs/synth_1/dont_touch.xdc, line 98).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst. (constraint file  C:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/prj/KR260.runs/synth_1/dont_touch.xdc, line 104).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst. (constraint file  C:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/prj/KR260.runs/synth_1/dont_touch.xdc, line 109).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst. (constraint file  C:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/prj/KR260.runs/synth_1/dont_touch.xdc, line 114).
Applied set_property KEEP_HIERARCHY = SOFT for top_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/hier_dpu/hier_dpu_clk/rst_gen_clk. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/hier_dpu/hier_dpu_clk/rst_gen_clk_dsp. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/hier_dpu/hier_dpu_irq/dpu_concat_irq_inner. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/hier_dpu/DPUCZDX8G. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/dpu_concat_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/rst_gen_ghp. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/rst_gen_reg. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/zynq_ultra_ps_e. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.cdc_wr_rst_busy_ic_3.xpm_cdc_single_inst3 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.cdc_wr_rst_busy_ic_3.xpm_cdc_single_inst3 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.cdc_wr_rst_busy_ic_3.xpm_cdc_single_inst3 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.cdc_wr_rst_busy_ic_1.xpm_cdc_single_inst1 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.cdc_wr_rst_busy_ic_1.xpm_cdc_single_inst1 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.cdc_wr_rst_busy_ic_1.xpm_cdc_single_inst1 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.cdc_wr_rst_busy_ic_2.xpm_cdc_single_inst2 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.cdc_wr_rst_busy_ic_2.xpm_cdc_single_inst2 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.cdc_wr_rst_busy_ic_2.xpm_cdc_single_inst2 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:09 ; elapsed = 00:01:09 . Memory (MB): peak = 2726.938 ; gain = 1259.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
got a mismatch buf_writer
Is not a child genome
got a mismatch dm_write_ctrl
Is not a child genome
got a mismatch cm_buf_wctrl_augm
Is not a child genome
got a mismatch load_pad
got a mismatch load_wctrl_fifo
got a mismatch axis_sync_fifo__parameterized6
got a mismatch xpm_memory_base_sdp__parameterized6
got a mismatch load_wctrl_fifo__parameterized0
got a mismatch load_wctrl_fifo__parameterized1
got a mismatch load_wctrl_fifo__parameterized2
got a mismatch load_pad
got a mismatch load_wctrl_fifo__parameterized3
got a mismatch axis_sync_fifo__parameterized6
got a mismatch xpm_memory_base_sdp__parameterized6
got a mismatch load_wctrl_fifo__parameterized4
got a mismatch axis_sync_fifo__parameterized7
got a mismatch xpm_memory_base_sdp__parameterized7
got a mismatch load_wctrl_fifo__parameterized5
got a mismatch axis_sync_fifo__parameterized8
got a mismatch xpm_memory_base_sdp__parameterized8
got a mismatch load_wctrl_fifo__parameterized6
got a mismatch axis_sync_fifo__parameterized9
got a mismatch xpm_memory_base_sdp__parameterized9
got a mismatch buf_top
Is not a child genome
got a mismatch fifo_sync
got a mismatch axis_sync_fifo__parameterized10
got a mismatch xpm_memory_base_sdp__parameterized10
got a mismatch fifo_sync
got a mismatch axis_sync_fifo__parameterized10
got a mismatch xpm_memory_base_sdp__parameterized10
got a mismatch bkwr_arbiter
got a mismatch pg_routing_wr
got a mismatch pg_routing_wr__parameterized0
got a mismatch axi_rs__parameterized0
got a mismatch pg_routing_wr__parameterized1
got a mismatch axi_rs__parameterized0
got a mismatch pg_routing_wr__parameterized2
got a mismatch axi_rs__parameterized0
got a mismatch judge
got a mismatch arr_mux
got a mismatch judge__parameterized0
got a mismatch arr_mux
got a mismatch judge__parameterized1
got a mismatch arr_mux
got a mismatch judge__parameterized2
got a mismatch arr_mux
got a mismatch judge__parameterized3
got a mismatch arr_mux
got a mismatch judge__parameterized4
got a mismatch arr_mux
got a mismatch judge__parameterized5
got a mismatch arr_mux
got a mismatch judge__parameterized6
got a mismatch arr_mux
got a mismatch judge__parameterized7
got a mismatch arr_mux
got a mismatch judge__parameterized8
got a mismatch arr_mux
got a mismatch judge__parameterized9
got a mismatch arr_mux
got a mismatch judge__parameterized10
got a mismatch arr_mux
got a mismatch judge__parameterized11
got a mismatch arr_mux
got a mismatch judge__parameterized12
got a mismatch arr_mux
got a mismatch judge__parameterized13
got a mismatch arr_mux
got a mismatch judge__parameterized14
got a mismatch arr_mux
got a mismatch bkrd_arbiter
got a mismatch pg_routing
got a mismatch xil_internal_svlib_delay__parameterized0
got a mismatch xil_internal_svlib_delay__parameterized0
got a mismatch xil_internal_svlib_delay__parameterized0
got a mismatch xil_internal_svlib_delay__parameterized0
got a mismatch xil_internal_svlib_delay__parameterized0
got a mismatch xil_internal_svlib_delay__parameterized0
got a mismatch xil_internal_svlib_delay__parameterized0
got a mismatch xil_internal_svlib_delay__parameterized0
got a mismatch pg_routing__parameterized0
got a mismatch axi_rs__parameterized1
got a mismatch xil_internal_svlib_delay__parameterized0
got a mismatch xil_internal_svlib_delay__parameterized0
got a mismatch xil_internal_svlib_delay__parameterized0
got a mismatch xil_internal_svlib_delay__parameterized0
got a mismatch xil_internal_svlib_delay__parameterized0
got a mismatch xil_internal_svlib_delay__parameterized0
got a mismatch xil_internal_svlib_delay__parameterized0
got a mismatch xil_internal_svlib_delay__parameterized0
got a mismatch pg_routing__parameterized1
got a mismatch axi_rs__parameterized2
got a mismatch xil_internal_svlib_delay__parameterized0
got a mismatch xil_internal_svlib_delay__parameterized0
got a mismatch xil_internal_svlib_delay__parameterized0
got a mismatch xil_internal_svlib_delay__parameterized0
got a mismatch xil_internal_svlib_delay__parameterized0
got a mismatch xil_internal_svlib_delay__parameterized0
got a mismatch xil_internal_svlib_delay__parameterized0
got a mismatch xil_internal_svlib_delay__parameterized0
got a mismatch pg_routing__parameterized2
got a mismatch axi_rs__parameterized2
got a mismatch xil_internal_svlib_delay__parameterized0
got a mismatch xil_internal_svlib_delay__parameterized0
got a mismatch xil_internal_svlib_delay__parameterized0
got a mismatch xil_internal_svlib_delay__parameterized0
got a mismatch xil_internal_svlib_delay__parameterized0
got a mismatch xil_internal_svlib_delay__parameterized0
got a mismatch xil_internal_svlib_delay__parameterized0
got a mismatch xil_internal_svlib_delay__parameterized0
got a mismatch judge
got a mismatch judge__parameterized0
got a mismatch judge__parameterized1
got a mismatch judge__parameterized2
got a mismatch judge__parameterized3
got a mismatch judge__parameterized4
got a mismatch judge__parameterized5
got a mismatch judge__parameterized6
got a mismatch judge__parameterized7
got a mismatch judge__parameterized8
got a mismatch judge__parameterized9
got a mismatch judge__parameterized10
got a mismatch judge__parameterized11
got a mismatch judge__parameterized12
got a mismatch judge__parameterized13
got a mismatch judge__parameterized14
got a mismatch bkwr_arbiter__parameterized0
got a mismatch pg_routing_wr__parameterized3
got a mismatch pg_routing_wr__parameterized4
got a mismatch axi_rs__parameterized3
got a mismatch judge__parameterized15
got a mismatch arr_mux__parameterized0
got a mismatch judge__parameterized16
got a mismatch arr_mux__parameterized0
got a mismatch judge__parameterized17
got a mismatch arr_mux__parameterized0
got a mismatch arr_mux__parameterized0
got a mismatch arr_mux__parameterized0
got a mismatch arr_mux__parameterized0
got a mismatch arr_mux__parameterized0
got a mismatch arr_mux__parameterized0
got a mismatch arr_mux__parameterized0
got a mismatch arr_mux__parameterized0
got a mismatch arr_mux__parameterized0
got a mismatch arr_mux__parameterized0
got a mismatch arr_mux__parameterized0
got a mismatch arr_mux__parameterized0
got a mismatch arr_mux__parameterized0
got a mismatch arr_mux__parameterized0
got a mismatch arr_mux__parameterized0
got a mismatch bkwr_arbiter__parameterized1
got a mismatch pg_routing_wr__parameterized5
got a mismatch pg_routing_wr__parameterized6
got a mismatch axi_rs__parameterized4
got a mismatch arr_mux__parameterized1
got a mismatch bkrd_arbiter__parameterized0
got a mismatch pg_routing__parameterized3
got a mismatch pg_routing__parameterized4
got a mismatch buf_wrapper
got a mismatch cm_buf
got a mismatch xpm_memory_base_sdp__parameterized11
got a mismatch xpm_memory_base_sdp__parameterized11
got a mismatch xpm_memory_base_sdp__parameterized11
got a mismatch xpm_memory_base_sdp__parameterized11
got a mismatch xpm_memory_base_sdp__parameterized11
got a mismatch xpm_memory_base_sdp__parameterized11
got a mismatch xpm_memory_base_sdp__parameterized11
got a mismatch xpm_memory_base_sdp__parameterized11
got a mismatch xpm_memory_base_sdp__parameterized11
got a mismatch xpm_memory_base_sdp__parameterized11
got a mismatch xpm_memory_base_sdp__parameterized11
got a mismatch xpm_memory_base_sdp__parameterized11
got a mismatch xpm_memory_base_sdp__parameterized11
got a mismatch xpm_memory_base_sdp__parameterized11
got a mismatch xpm_memory_base_sdp__parameterized11
got a mismatch xpm_memory_base_sdp__parameterized11
got a mismatch cm_weights_buf
got a mismatch xpm_memory_base_sdp__parameterized11
got a mismatch xpm_memory_base_sdp__parameterized11
got a mismatch xpm_memory_base_sdp__parameterized11
got a mismatch xpm_memory_base_sdp__parameterized11
got a mismatch xpm_memory_base_sdp__parameterized11
got a mismatch xpm_memory_base_sdp__parameterized11
got a mismatch xpm_memory_base_sdp__parameterized11
got a mismatch xpm_memory_base_sdp__parameterized11
got a mismatch xpm_memory_base_sdp__parameterized11
got a mismatch xpm_memory_base_sdp__parameterized11
got a mismatch xpm_memory_base_sdp__parameterized11
got a mismatch xpm_memory_base_sdp__parameterized11
got a mismatch xpm_memory_base_sdp__parameterized11
got a mismatch xpm_memory_base_sdp__parameterized11
got a mismatch xpm_memory_base_sdp__parameterized11
got a mismatch xpm_memory_base_sdp__parameterized11
got a mismatch xpm_memory_base_sdp__parameterized11
got a mismatch cm_buf__parameterized0
got a mismatch xpm_memory_base_sdp__parameterized11
got a mismatch save_top
Is not a child genome
got a mismatch save_datacmd
Is not a child genome
got a mismatch save_data
Is not a child genome
got a mismatch save_argmax_switch
got a mismatch save_argmax
got a mismatch max_tree_pipe
got a mismatch save_cmd_pipe_fifo
got a mismatch axis_sync_fifo__parameterized13
got a mismatch xpm_memory_base_sdp__parameterized14
got a mismatch save_data_rd_addr
got a mismatch axi_rs__parameterized7
got a mismatch save_data_split
got a mismatch axi_rs__parameterized8
got a mismatch save_data
Is not a child genome
got a mismatch save_argmax_switch
got a mismatch save_argmax
got a mismatch max_tree_pipe
got a mismatch save_cmd_pipe_fifo
got a mismatch axis_sync_fifo__parameterized13
got a mismatch xpm_memory_base_sdp__parameterized14
got a mismatch save_data_rd_addr
got a mismatch axi_rs__parameterized7
got a mismatch save_data_split
got a mismatch axi_rs__parameterized8
got a mismatch conv_top
Is not a child genome
got a mismatch conv_writer
got a mismatch bkwr_addr_gen
got a mismatch conv_ins_parser
got a mismatch conv_reader
got a mismatch img_reader
got a mismatch img_looper
got a mismatch img_addr_gen
got a mismatch img_addr_gen_bank
got a mismatch xil_internal_svlib_delay__parameterized4
got a mismatch img_addr_gen_bank__parameterized0
got a mismatch xil_internal_svlib_delay__parameterized4
got a mismatch img_addr_gen_bank__parameterized1
got a mismatch xil_internal_svlib_delay__parameterized4
got a mismatch img_addr_gen_bank__parameterized2
got a mismatch xil_internal_svlib_delay__parameterized4
got a mismatch xil_internal_svlib_delay__parameterized4
got a mismatch xil_internal_svlib_delay__parameterized4
got a mismatch xil_internal_svlib_delay__parameterized4
got a mismatch xil_internal_svlib_delay__parameterized4
got a mismatch img_pad_mask_code_gen
got a mismatch fifo_sync__parameterized0
got a mismatch axis_sync_fifo__parameterized17
got a mismatch xpm_memory_base_sdp__parameterized18
got a mismatch img_mask
got a mismatch wgt_reader
got a mismatch bias_reader
got a mismatch PEA
Is not a child genome
got a mismatch PEA_macc
Is not a child genome
got a mismatch delay_srl__parameterized4
got a mismatch delay_srl__parameterized4
got a mismatch delay_srl__parameterized5
got a mismatch delay_srl__parameterized5
got a mismatch mult_dsp_tree
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch mult_dsp_tree__parameterized0
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch mult_dsp_tree__parameterized1
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch mult_dsp_tree__parameterized2
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch mult_dsp_tree__parameterized3
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch mult_dsp_tree__parameterized4
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch mult_dsp_tree__parameterized5
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch mult_dsp_tree__parameterized6
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized4
got a mismatch delay_srl__parameterized4
got a mismatch delay_srl__parameterized5
got a mismatch delay_srl__parameterized5
got a mismatch mult_dsp_tree__parameterized7
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized4
got a mismatch delay_srl__parameterized4
got a mismatch mult_dsp_tree__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch mult_dsp_tree__parameterized9
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized4
got a mismatch delay_srl__parameterized4
got a mismatch mult_dsp_tree__parameterized10
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch mult_dsp_tree__parameterized11
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized4
got a mismatch delay_srl__parameterized4
got a mismatch mult_dsp_tree__parameterized12
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch mult_dsp_tree__parameterized13
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized4
got a mismatch delay_srl__parameterized4
got a mismatch mult_dsp_tree__parameterized14
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized4
got a mismatch delay_srl__parameterized4
got a mismatch delay_srl__parameterized5
got a mismatch delay_srl__parameterized5
got a mismatch delay_srl__parameterized12
got a mismatch delay_srl__parameterized12
got a mismatch delay_srl__parameterized4
got a mismatch delay_srl__parameterized4
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized5
got a mismatch delay_srl__parameterized5
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized4
got a mismatch delay_srl__parameterized4
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized5
got a mismatch delay_srl__parameterized5
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized4
got a mismatch delay_srl__parameterized4
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized5
got a mismatch delay_srl__parameterized5
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized4
got a mismatch delay_srl__parameterized4
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized5
got a mismatch delay_srl__parameterized5
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized5
got a mismatch delay_srl__parameterized5
got a mismatch delay_srl__parameterized12
got a mismatch delay_srl__parameterized12
got a mismatch delay_srl__parameterized13
got a mismatch delay_srl__parameterized13
got a mismatch delay_srl__parameterized5
got a mismatch delay_srl__parameterized5
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized5
got a mismatch delay_srl__parameterized5
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized5
got a mismatch delay_srl__parameterized5
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized5
got a mismatch delay_srl__parameterized5
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized13
got a mismatch delay_srl__parameterized13
got a mismatch delay_srl__parameterized14
got a mismatch delay_srl__parameterized14
got a mismatch delay_srl__parameterized15
got a mismatch delay_srl__parameterized15
got a mismatch delay_srl__parameterized16
got a mismatch delay_srl__parameterized16
got a mismatch delay_srl__parameterized13
got a mismatch delay_srl__parameterized13
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized14
got a mismatch delay_srl__parameterized14
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized13
got a mismatch delay_srl__parameterized13
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized14
got a mismatch delay_srl__parameterized14
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized13
got a mismatch delay_srl__parameterized13
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized14
got a mismatch delay_srl__parameterized14
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized13
got a mismatch delay_srl__parameterized13
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized14
got a mismatch delay_srl__parameterized14
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized17
got a mismatch delay_srl__parameterized17
got a mismatch delay_srl__parameterized14
got a mismatch delay_srl__parameterized14
got a mismatch delay_srl__parameterized15
got a mismatch delay_srl__parameterized15
got a mismatch delay_srl__parameterized16
got a mismatch delay_srl__parameterized16
got a mismatch delay_srl__parameterized18
got a mismatch delay_srl__parameterized18
got a mismatch delay_srl__parameterized14
got a mismatch delay_srl__parameterized14
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized15
got a mismatch delay_srl__parameterized15
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized14
got a mismatch delay_srl__parameterized14
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized15
got a mismatch delay_srl__parameterized15
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized14
got a mismatch delay_srl__parameterized14
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized15
got a mismatch delay_srl__parameterized15
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized14
got a mismatch delay_srl__parameterized14
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized15
got a mismatch delay_srl__parameterized15
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized4
got a mismatch delay_srl__parameterized4
got a mismatch delay_srl__parameterized5
got a mismatch delay_srl__parameterized5
got a mismatch mult_dsp_tree
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch mult_dsp_tree__parameterized0
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch mult_dsp_tree__parameterized1
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch mult_dsp_tree__parameterized2
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch mult_dsp_tree__parameterized3
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch mult_dsp_tree__parameterized4
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch mult_dsp_tree__parameterized5
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch mult_dsp_tree__parameterized6
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized4
got a mismatch delay_srl__parameterized4
got a mismatch delay_srl__parameterized5
got a mismatch delay_srl__parameterized5
got a mismatch mult_dsp_tree__parameterized7
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized4
got a mismatch delay_srl__parameterized4
got a mismatch mult_dsp_tree__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch mult_dsp_tree__parameterized9
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized4
got a mismatch delay_srl__parameterized4
got a mismatch mult_dsp_tree__parameterized10
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch mult_dsp_tree__parameterized11
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized4
got a mismatch delay_srl__parameterized4
got a mismatch mult_dsp_tree__parameterized12
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch mult_dsp_tree__parameterized13
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized4
got a mismatch delay_srl__parameterized4
got a mismatch mult_dsp_tree__parameterized14
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized4
got a mismatch delay_srl__parameterized4
got a mismatch delay_srl__parameterized5
got a mismatch delay_srl__parameterized5
got a mismatch delay_srl__parameterized12
got a mismatch delay_srl__parameterized12
got a mismatch delay_srl__parameterized4
got a mismatch delay_srl__parameterized4
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized5
got a mismatch delay_srl__parameterized5
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized4
got a mismatch delay_srl__parameterized4
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized5
got a mismatch delay_srl__parameterized5
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized4
got a mismatch delay_srl__parameterized4
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized5
got a mismatch delay_srl__parameterized5
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized4
got a mismatch delay_srl__parameterized4
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized5
got a mismatch delay_srl__parameterized5
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized5
got a mismatch delay_srl__parameterized5
got a mismatch delay_srl__parameterized12
got a mismatch delay_srl__parameterized12
got a mismatch delay_srl__parameterized13
got a mismatch delay_srl__parameterized13
got a mismatch delay_srl__parameterized5
got a mismatch delay_srl__parameterized5
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized5
got a mismatch delay_srl__parameterized5
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized5
got a mismatch delay_srl__parameterized5
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized5
got a mismatch delay_srl__parameterized5
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized13
got a mismatch delay_srl__parameterized13
got a mismatch delay_srl__parameterized14
got a mismatch delay_srl__parameterized14
got a mismatch delay_srl__parameterized15
got a mismatch delay_srl__parameterized15
got a mismatch delay_srl__parameterized16
got a mismatch delay_srl__parameterized16
got a mismatch delay_srl__parameterized13
got a mismatch delay_srl__parameterized13
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized14
got a mismatch delay_srl__parameterized14
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized13
got a mismatch delay_srl__parameterized13
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized14
got a mismatch delay_srl__parameterized14
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized13
got a mismatch delay_srl__parameterized13
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized14
got a mismatch delay_srl__parameterized14
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized13
got a mismatch delay_srl__parameterized13
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized14
got a mismatch delay_srl__parameterized14
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized17
got a mismatch delay_srl__parameterized17
got a mismatch delay_srl__parameterized14
got a mismatch delay_srl__parameterized14
got a mismatch delay_srl__parameterized15
got a mismatch delay_srl__parameterized15
got a mismatch delay_srl__parameterized16
got a mismatch delay_srl__parameterized16
got a mismatch delay_srl__parameterized18
got a mismatch delay_srl__parameterized18
got a mismatch delay_srl__parameterized14
got a mismatch delay_srl__parameterized14
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized15
got a mismatch delay_srl__parameterized15
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized14
got a mismatch delay_srl__parameterized14
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized15
got a mismatch delay_srl__parameterized15
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized14
got a mismatch delay_srl__parameterized14
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized15
got a mismatch delay_srl__parameterized15
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized14
got a mismatch delay_srl__parameterized14
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized15
got a mismatch delay_srl__parameterized15
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized8
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized4
got a mismatch delay_srl__parameterized4
got a mismatch delay_srl__parameterized5
got a mismatch delay_srl__parameterized5
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized19
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized19
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized19
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized19
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized19
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized19
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized19
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized19
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized19
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized19
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized19
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized19
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized19
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized19
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized19
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized19
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized19
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized19
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized19
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized19
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized19
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized19
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized19
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized19
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized19
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized19
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized19
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized19
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized19
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized19
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized19
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized19
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized4
got a mismatch delay_srl__parameterized4
got a mismatch delay_srl__parameterized5
got a mismatch delay_srl__parameterized5
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized19
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized19
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized19
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized19
got a mismatch delay_srl__parameterized4
got a mismatch delay_srl__parameterized4
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized19
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized19
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized19
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized19
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized19
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized19
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized19
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized19
got a mismatch delay_srl__parameterized4
got a mismatch delay_srl__parameterized4
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized19
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized19
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized19
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized19
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized19
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized19
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized19
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized19
got a mismatch delay_srl__parameterized4
got a mismatch delay_srl__parameterized4
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized19
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized19
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized19
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized19
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized19
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized19
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized19
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized19
got a mismatch delay_srl__parameterized4
got a mismatch delay_srl__parameterized4
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized19
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized19
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized19
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized19
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized4
got a mismatch delay_srl__parameterized4
got a mismatch delay_srl__parameterized5
got a mismatch delay_srl__parameterized5
got a mismatch delay_srl__parameterized12
got a mismatch delay_srl__parameterized12
got a mismatch delay_srl__parameterized4
got a mismatch delay_srl__parameterized4
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized19
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized19
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized19
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized19
got a mismatch delay_srl__parameterized5
got a mismatch delay_srl__parameterized5
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized19
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized19
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized19
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized19
got a mismatch delay_srl__parameterized4
got a mismatch delay_srl__parameterized4
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized19
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized19
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized19
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized19
got a mismatch delay_srl__parameterized5
got a mismatch delay_srl__parameterized5
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized19
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized19
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized19
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized19
got a mismatch delay_srl__parameterized4
got a mismatch delay_srl__parameterized4
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized19
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized19
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized19
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized19
got a mismatch delay_srl__parameterized5
got a mismatch delay_srl__parameterized5
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized19
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized19
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized19
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized19
got a mismatch delay_srl__parameterized4
got a mismatch delay_srl__parameterized4
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized19
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized19
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized19
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized19
got a mismatch delay_srl__parameterized5
got a mismatch delay_srl__parameterized5
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized19
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized19
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized19
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized19
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized5
got a mismatch delay_srl__parameterized5
got a mismatch delay_srl__parameterized12
got a mismatch delay_srl__parameterized12
got a mismatch delay_srl__parameterized13
got a mismatch delay_srl__parameterized13
got a mismatch delay_srl__parameterized5
got a mismatch delay_srl__parameterized5
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized20
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized20
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized20
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized20
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized20
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized20
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized20
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized20
got a mismatch delay_srl__parameterized5
got a mismatch delay_srl__parameterized5
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized20
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized20
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized20
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized20
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized20
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized20
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized20
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized20
got a mismatch delay_srl__parameterized5
got a mismatch delay_srl__parameterized5
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized20
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized20
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized20
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized20
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized20
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized20
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized20
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized20
got a mismatch delay_srl__parameterized5
got a mismatch delay_srl__parameterized5
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized20
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized20
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized20
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized20
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized20
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized20
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized7
got a mismatch delay_srl__parameterized20
got a mismatch delay_srl__parameterized9
got a mismatch delay_srl__parameterized10
got a mismatch delay_srl__parameterized20
got a mismatch delay_srl__parameterized6
got a mismatch delay_srl__parameterized6
got a mismatch PEA_adder
Is not a child genome
got a mismatch PE_adder
got a mismatch hamming_weight
got a mismatch delay_srl__parameterized21
got a mismatch accum_dsp48ex
got a mismatch delay_srl__parameterized17
got a mismatch addtree
got a mismatch addtree_dep
got a mismatch add3
got a mismatch delay_srl__parameterized22
got a mismatch accum_dsp48ex
got a mismatch delay_srl__parameterized17
got a mismatch addtree__parameterized0
got a mismatch addtree_dep__parameterized0
got a mismatch add3
got a mismatch delay_srl__parameterized23
got a mismatch hamming_weight
got a mismatch delay_srl__parameterized21
got a mismatch accum_dsp48ex
got a mismatch delay_srl__parameterized17
got a mismatch addtree__parameterized1
got a mismatch addtree_dep__parameterized1
got a mismatch add3
got a mismatch delay_srl__parameterized23
got a mismatch accum_dsp48ex
got a mismatch delay_srl__parameterized17
got a mismatch addtree__parameterized2
got a mismatch addtree_dep__parameterized2
got a mismatch add3
got a mismatch delay_srl__parameterized24
got a mismatch hamming_weight
got a mismatch delay_srl__parameterized21
got a mismatch accum_dsp48ex
got a mismatch delay_srl__parameterized17
got a mismatch addtree__parameterized3
got a mismatch addtree_dep__parameterized3
got a mismatch add3
got a mismatch delay_srl__parameterized25
got a mismatch accum_dsp48ex
got a mismatch delay_srl__parameterized17
got a mismatch addtree__parameterized4
got a mismatch addtree_dep__parameterized4
got a mismatch add3
got a mismatch delay_srl__parameterized26
got a mismatch hamming_weight
got a mismatch delay_srl__parameterized21
got a mismatch accum_dsp48ex
got a mismatch delay_srl__parameterized17
got a mismatch addtree__parameterized5
got a mismatch addtree_dep__parameterized5
got a mismatch add3
got a mismatch delay_srl__parameterized26
got a mismatch accum_dsp48ex
got a mismatch delay_srl__parameterized17
got a mismatch addtree__parameterized6
got a mismatch addtree_dep__parameterized6
got a mismatch add3
got a mismatch PE_adder__parameterized0
got a mismatch hamming_weight
got a mismatch delay_srl__parameterized21
got a mismatch accum_dsp48ex
got a mismatch delay_srl__parameterized17
got a mismatch addtree__parameterized7
got a mismatch addtree_dep__parameterized7
got a mismatch add3
got a mismatch delay_srl__parameterized22
got a mismatch accum_dsp48ex
got a mismatch delay_srl__parameterized17
got a mismatch addtree__parameterized8
got a mismatch addtree_dep__parameterized8
got a mismatch add3
got a mismatch delay_srl__parameterized23
got a mismatch hamming_weight
got a mismatch delay_srl__parameterized21
got a mismatch accum_dsp48ex
got a mismatch delay_srl__parameterized17
got a mismatch addtree__parameterized9
got a mismatch addtree_dep__parameterized9
got a mismatch add3
got a mismatch delay_srl__parameterized23
got a mismatch accum_dsp48ex
got a mismatch delay_srl__parameterized17
got a mismatch addtree__parameterized10
got a mismatch addtree_dep__parameterized10
got a mismatch add3
got a mismatch delay_srl__parameterized24
got a mismatch hamming_weight
got a mismatch delay_srl__parameterized21
got a mismatch accum_dsp48ex
got a mismatch delay_srl__parameterized17
got a mismatch addtree__parameterized11
got a mismatch addtree_dep__parameterized11
got a mismatch add3
got a mismatch delay_srl__parameterized25
got a mismatch accum_dsp48ex
got a mismatch delay_srl__parameterized17
got a mismatch addtree__parameterized12
got a mismatch addtree_dep__parameterized12
got a mismatch add3
got a mismatch delay_srl__parameterized26
got a mismatch hamming_weight
got a mismatch delay_srl__parameterized21
got a mismatch accum_dsp48ex
got a mismatch delay_srl__parameterized17
got a mismatch addtree__parameterized13
got a mismatch addtree_dep__parameterized13
got a mismatch add3
got a mismatch delay_srl__parameterized26
got a mismatch accum_dsp48ex
got a mismatch delay_srl__parameterized17
got a mismatch addtree__parameterized14
got a mismatch addtree_dep__parameterized14
got a mismatch add3
got a mismatch PE_adder__parameterized1
got a mismatch hamming_weight
got a mismatch delay_srl__parameterized21
got a mismatch accum_dsp48ex
got a mismatch delay_srl__parameterized17
got a mismatch addtree__parameterized15
got a mismatch addtree_dep__parameterized15
got a mismatch add3
got a mismatch delay_srl__parameterized22
got a mismatch accum_dsp48ex
got a mismatch delay_srl__parameterized17
got a mismatch addtree__parameterized16
got a mismatch addtree_dep__parameterized16
got a mismatch add3
got a mismatch delay_srl__parameterized23
got a mismatch hamming_weight
got a mismatch delay_srl__parameterized21
got a mismatch accum_dsp48ex
got a mismatch delay_srl__parameterized17
got a mismatch addtree__parameterized17
got a mismatch addtree_dep__parameterized17
got a mismatch add3
got a mismatch delay_srl__parameterized24
got a mismatch accum_dsp48ex
got a mismatch delay_srl__parameterized17
got a mismatch addtree__parameterized18
got a mismatch addtree_dep__parameterized18
got a mismatch add3
got a mismatch delay_srl__parameterized25
got a mismatch hamming_weight
got a mismatch delay_srl__parameterized21
got a mismatch accum_dsp48ex
got a mismatch delay_srl__parameterized17
got a mismatch addtree__parameterized19
got a mismatch addtree_dep__parameterized19
got a mismatch add3
got a mismatch delay_srl__parameterized25
got a mismatch accum_dsp48ex
got a mismatch delay_srl__parameterized17
got a mismatch addtree__parameterized20
got a mismatch addtree_dep__parameterized20
got a mismatch add3
got a mismatch delay_srl__parameterized26
got a mismatch hamming_weight
got a mismatch delay_srl__parameterized21
got a mismatch accum_dsp48ex
got a mismatch delay_srl__parameterized17
got a mismatch addtree__parameterized21
got a mismatch addtree_dep__parameterized21
got a mismatch add3
got a mismatch accum_dsp48ex
got a mismatch delay_srl__parameterized17
got a mismatch addtree__parameterized22
got a mismatch addtree_dep__parameterized22
got a mismatch add3
got a mismatch PE_adder__parameterized2
got a mismatch hamming_weight
got a mismatch delay_srl__parameterized21
got a mismatch accum_dsp48ex
got a mismatch delay_srl__parameterized17
got a mismatch addtree__parameterized23
got a mismatch addtree_dep__parameterized23
got a mismatch add3
got a mismatch delay_srl__parameterized22
got a mismatch accum_dsp48ex
got a mismatch delay_srl__parameterized17
got a mismatch addtree__parameterized24
got a mismatch addtree_dep__parameterized24
got a mismatch add3
got a mismatch delay_srl__parameterized23
got a mismatch hamming_weight
got a mismatch delay_srl__parameterized21
got a mismatch accum_dsp48ex
got a mismatch delay_srl__parameterized17
got a mismatch addtree__parameterized25
got a mismatch addtree_dep__parameterized25
got a mismatch add3
got a mismatch delay_srl__parameterized24
got a mismatch accum_dsp48ex
got a mismatch delay_srl__parameterized17
got a mismatch addtree__parameterized26
got a mismatch addtree_dep__parameterized26
got a mismatch add3
got a mismatch delay_srl__parameterized25
got a mismatch hamming_weight
got a mismatch delay_srl__parameterized21
got a mismatch accum_dsp48ex
got a mismatch delay_srl__parameterized17
got a mismatch addtree__parameterized27
got a mismatch addtree_dep__parameterized27
got a mismatch add3
got a mismatch delay_srl__parameterized25
got a mismatch accum_dsp48ex
got a mismatch delay_srl__parameterized17
got a mismatch addtree__parameterized28
got a mismatch addtree_dep__parameterized28
got a mismatch add3
got a mismatch delay_srl__parameterized26
got a mismatch hamming_weight
got a mismatch delay_srl__parameterized21
got a mismatch accum_dsp48ex
got a mismatch delay_srl__parameterized17
got a mismatch addtree__parameterized29
got a mismatch addtree_dep__parameterized29
got a mismatch add3
got a mismatch accum_dsp48ex
got a mismatch delay_srl__parameterized17
got a mismatch addtree__parameterized30
got a mismatch addtree_dep__parameterized30
got a mismatch add3
got a mismatch PE_adder__parameterized3
got a mismatch hamming_weight
got a mismatch delay_srl__parameterized21
got a mismatch accum_dsp48ex
got a mismatch delay_srl__parameterized17
got a mismatch add3
got a mismatch delay_srl__parameterized22
got a mismatch accum_dsp48ex
got a mismatch delay_srl__parameterized17
got a mismatch add3
got a mismatch delay_srl__parameterized23
got a mismatch hamming_weight
got a mismatch delay_srl__parameterized21
got a mismatch accum_dsp48ex
got a mismatch delay_srl__parameterized17
got a mismatch add3
got a mismatch delay_srl__parameterized23
got a mismatch accum_dsp48ex
got a mismatch delay_srl__parameterized17
got a mismatch add3
got a mismatch delay_srl__parameterized24
got a mismatch hamming_weight
got a mismatch delay_srl__parameterized21
got a mismatch accum_dsp48ex
got a mismatch delay_srl__parameterized17
got a mismatch add3
got a mismatch delay_srl__parameterized25
got a mismatch accum_dsp48ex
got a mismatch delay_srl__parameterized17
got a mismatch add3
got a mismatch delay_srl__parameterized26
got a mismatch hamming_weight
got a mismatch delay_srl__parameterized21
got a mismatch accum_dsp48ex
got a mismatch delay_srl__parameterized17
got a mismatch add3
got a mismatch delay_srl__parameterized26
got a mismatch accum_dsp48ex
got a mismatch delay_srl__parameterized17
got a mismatch add3
got a mismatch PE_adder__parameterized4
got a mismatch hamming_weight
got a mismatch delay_srl__parameterized21
got a mismatch accum_dsp48ex
got a mismatch delay_srl__parameterized17
got a mismatch add3
got a mismatch delay_srl__parameterized22
got a mismatch accum_dsp48ex
got a mismatch delay_srl__parameterized17
got a mismatch add3
got a mismatch delay_srl__parameterized23
got a mismatch hamming_weight
got a mismatch delay_srl__parameterized21
got a mismatch accum_dsp48ex
got a mismatch delay_srl__parameterized17
got a mismatch add3
got a mismatch delay_srl__parameterized23
got a mismatch accum_dsp48ex
got a mismatch delay_srl__parameterized17
got a mismatch add3
got a mismatch delay_srl__parameterized24
got a mismatch hamming_weight
got a mismatch delay_srl__parameterized21
got a mismatch accum_dsp48ex
got a mismatch delay_srl__parameterized17
got a mismatch add3
got a mismatch delay_srl__parameterized25
got a mismatch accum_dsp48ex
got a mismatch delay_srl__parameterized17
got a mismatch add3
got a mismatch delay_srl__parameterized26
got a mismatch hamming_weight
got a mismatch delay_srl__parameterized21
got a mismatch accum_dsp48ex
got a mismatch delay_srl__parameterized17
got a mismatch add3
got a mismatch delay_srl__parameterized26
got a mismatch accum_dsp48ex
got a mismatch delay_srl__parameterized17
got a mismatch add3
got a mismatch PE_adder__parameterized5
got a mismatch hamming_weight
got a mismatch delay_srl__parameterized21
got a mismatch accum_dsp48ex
got a mismatch delay_srl__parameterized17
got a mismatch add3
got a mismatch delay_srl__parameterized22
got a mismatch accum_dsp48ex
got a mismatch delay_srl__parameterized17
got a mismatch add3
got a mismatch delay_srl__parameterized23
got a mismatch hamming_weight
got a mismatch delay_srl__parameterized21
got a mismatch accum_dsp48ex
got a mismatch delay_srl__parameterized17
got a mismatch add3
got a mismatch delay_srl__parameterized24
got a mismatch accum_dsp48ex
got a mismatch delay_srl__parameterized17
got a mismatch add3
got a mismatch delay_srl__parameterized25
got a mismatch hamming_weight
got a mismatch delay_srl__parameterized21
got a mismatch accum_dsp48ex
got a mismatch delay_srl__parameterized17
got a mismatch add3
got a mismatch delay_srl__parameterized25
got a mismatch accum_dsp48ex
got a mismatch delay_srl__parameterized17
got a mismatch add3
got a mismatch delay_srl__parameterized26
got a mismatch hamming_weight
got a mismatch delay_srl__parameterized21
got a mismatch accum_dsp48ex
got a mismatch delay_srl__parameterized17
got a mismatch add3
got a mismatch accum_dsp48ex
got a mismatch delay_srl__parameterized17
got a mismatch add3
got a mismatch PE_adder__parameterized6
got a mismatch hamming_weight
got a mismatch delay_srl__parameterized21
got a mismatch accum_dsp48ex
got a mismatch delay_srl__parameterized17
got a mismatch add3
got a mismatch delay_srl__parameterized22
got a mismatch accum_dsp48ex
got a mismatch delay_srl__parameterized17
got a mismatch add3
got a mismatch delay_srl__parameterized23
got a mismatch hamming_weight
got a mismatch delay_srl__parameterized21
got a mismatch accum_dsp48ex
got a mismatch delay_srl__parameterized17
got a mismatch add3
got a mismatch delay_srl__parameterized24
got a mismatch accum_dsp48ex
got a mismatch delay_srl__parameterized17
got a mismatch add3
got a mismatch delay_srl__parameterized25
got a mismatch hamming_weight
got a mismatch delay_srl__parameterized21
got a mismatch accum_dsp48ex
got a mismatch delay_srl__parameterized17
got a mismatch add3
got a mismatch delay_srl__parameterized25
got a mismatch accum_dsp48ex
got a mismatch delay_srl__parameterized17
got a mismatch add3
got a mismatch delay_srl__parameterized26
got a mismatch hamming_weight
got a mismatch delay_srl__parameterized21
got a mismatch accum_dsp48ex
got a mismatch delay_srl__parameterized17
got a mismatch add3
got a mismatch accum_dsp48ex
got a mismatch delay_srl__parameterized17
got a mismatch add3
got a mismatch hamming_weight
got a mismatch delay_srl__parameterized21
got a mismatch accum_dsp48ex
got a mismatch delay_srl__parameterized17
got a mismatch add3
got a mismatch delay_srl__parameterized22
got a mismatch accum_dsp48ex
got a mismatch delay_srl__parameterized17
got a mismatch add3
got a mismatch delay_srl__parameterized23
got a mismatch hamming_weight
got a mismatch delay_srl__parameterized21
got a mismatch accum_dsp48ex
got a mismatch delay_srl__parameterized17
got a mismatch add3
got a mismatch delay_srl__parameterized23
got a mismatch accum_dsp48ex
got a mismatch delay_srl__parameterized17
got a mismatch add3
got a mismatch delay_srl__parameterized24
got a mismatch hamming_weight
got a mismatch delay_srl__parameterized21
got a mismatch accum_dsp48ex
got a mismatch delay_srl__parameterized17
got a mismatch add3
got a mismatch delay_srl__parameterized25
got a mismatch accum_dsp48ex
got a mismatch delay_srl__parameterized17
got a mismatch add3
got a mismatch delay_srl__parameterized26
got a mismatch hamming_weight
got a mismatch delay_srl__parameterized21
got a mismatch accum_dsp48ex
got a mismatch delay_srl__parameterized17
got a mismatch add3
got a mismatch delay_srl__parameterized26
got a mismatch accum_dsp48ex
got a mismatch delay_srl__parameterized17
got a mismatch add3
got a mismatch hamming_weight
got a mismatch delay_srl__parameterized21
got a mismatch accum_dsp48ex
got a mismatch delay_srl__parameterized17
got a mismatch add3
got a mismatch delay_srl__parameterized22
got a mismatch accum_dsp48ex
got a mismatch delay_srl__parameterized17
got a mismatch add3
got a mismatch delay_srl__parameterized23
got a mismatch hamming_weight
got a mismatch delay_srl__parameterized21
got a mismatch accum_dsp48ex
got a mismatch delay_srl__parameterized17
got a mismatch add3
got a mismatch delay_srl__parameterized23
got a mismatch accum_dsp48ex
got a mismatch delay_srl__parameterized17
got a mismatch add3
got a mismatch delay_srl__parameterized24
got a mismatch hamming_weight
got a mismatch delay_srl__parameterized21
got a mismatch accum_dsp48ex
got a mismatch delay_srl__parameterized17
got a mismatch add3
got a mismatch delay_srl__parameterized25
got a mismatch accum_dsp48ex
got a mismatch delay_srl__parameterized17
got a mismatch add3
got a mismatch delay_srl__parameterized26
got a mismatch hamming_weight
got a mismatch delay_srl__parameterized21
got a mismatch accum_dsp48ex
got a mismatch delay_srl__parameterized17
got a mismatch add3
got a mismatch delay_srl__parameterized26
got a mismatch accum_dsp48ex
got a mismatch delay_srl__parameterized17
got a mismatch add3
got a mismatch hamming_weight
got a mismatch delay_srl__parameterized21
got a mismatch accum_dsp48ex
got a mismatch delay_srl__parameterized17
got a mismatch add3
got a mismatch delay_srl__parameterized22
got a mismatch accum_dsp48ex
got a mismatch delay_srl__parameterized17
got a mismatch add3
got a mismatch delay_srl__parameterized23
got a mismatch hamming_weight
got a mismatch delay_srl__parameterized21
got a mismatch accum_dsp48ex
got a mismatch delay_srl__parameterized17
got a mismatch add3
got a mismatch delay_srl__parameterized24
got a mismatch accum_dsp48ex
got a mismatch delay_srl__parameterized17
got a mismatch add3
got a mismatch delay_srl__parameterized25
got a mismatch hamming_weight
got a mismatch delay_srl__parameterized21
got a mismatch accum_dsp48ex
got a mismatch delay_srl__parameterized17
got a mismatch add3
got a mismatch delay_srl__parameterized25
got a mismatch accum_dsp48ex
got a mismatch delay_srl__parameterized17
got a mismatch add3
got a mismatch delay_srl__parameterized26
got a mismatch hamming_weight
got a mismatch delay_srl__parameterized21
got a mismatch accum_dsp48ex
got a mismatch delay_srl__parameterized17
got a mismatch add3
got a mismatch accum_dsp48ex
got a mismatch delay_srl__parameterized17
got a mismatch add3
got a mismatch hamming_weight
got a mismatch delay_srl__parameterized21
got a mismatch accum_dsp48ex
got a mismatch delay_srl__parameterized17
got a mismatch add3
got a mismatch delay_srl__parameterized22
got a mismatch accum_dsp48ex
got a mismatch delay_srl__parameterized17
got a mismatch add3
got a mismatch delay_srl__parameterized23
got a mismatch hamming_weight
got a mismatch delay_srl__parameterized21
got a mismatch accum_dsp48ex
got a mismatch delay_srl__parameterized17
got a mismatch add3
got a mismatch delay_srl__parameterized24
got a mismatch accum_dsp48ex
got a mismatch delay_srl__parameterized17
got a mismatch add3
got a mismatch delay_srl__parameterized25
got a mismatch hamming_weight
got a mismatch delay_srl__parameterized21
got a mismatch accum_dsp48ex
got a mismatch delay_srl__parameterized17
got a mismatch add3
got a mismatch delay_srl__parameterized25
got a mismatch accum_dsp48ex
got a mismatch delay_srl__parameterized17
got a mismatch add3
got a mismatch delay_srl__parameterized26
got a mismatch hamming_weight
got a mismatch delay_srl__parameterized21
got a mismatch accum_dsp48ex
got a mismatch delay_srl__parameterized17
got a mismatch add3
got a mismatch accum_dsp48ex
got a mismatch delay_srl__parameterized17
got a mismatch add3
got a mismatch hamming_weight
got a mismatch delay_srl__parameterized21
got a mismatch accum_dsp48ex
got a mismatch delay_srl__parameterized17
got a mismatch add3
got a mismatch delay_srl__parameterized22
got a mismatch accum_dsp48ex
got a mismatch delay_srl__parameterized17
got a mismatch add3
got a mismatch delay_srl__parameterized23
got a mismatch hamming_weight
got a mismatch delay_srl__parameterized21
got a mismatch accum_dsp48ex
got a mismatch delay_srl__parameterized17
got a mismatch add3
got a mismatch delay_srl__parameterized23
got a mismatch accum_dsp48ex
got a mismatch delay_srl__parameterized17
got a mismatch add3
got a mismatch delay_srl__parameterized24
got a mismatch hamming_weight
got a mismatch delay_srl__parameterized21
got a mismatch accum_dsp48ex
got a mismatch delay_srl__parameterized17
got a mismatch add3
got a mismatch delay_srl__parameterized25
got a mismatch accum_dsp48ex
got a mismatch delay_srl__parameterized17
got a mismatch add3
got a mismatch delay_srl__parameterized26
got a mismatch hamming_weight
got a mismatch delay_srl__parameterized21
got a mismatch accum_dsp48ex
got a mismatch delay_srl__parameterized17
got a mismatch add3
got a mismatch delay_srl__parameterized26
got a mismatch accum_dsp48ex
got a mismatch delay_srl__parameterized17
got a mismatch add3
got a mismatch hamming_weight
got a mismatch delay_srl__parameterized21
got a mismatch accum_dsp48ex
got a mismatch delay_srl__parameterized17
got a mismatch add3
got a mismatch delay_srl__parameterized22
got a mismatch accum_dsp48ex
got a mismatch delay_srl__parameterized17
got a mismatch add3
got a mismatch delay_srl__parameterized23
got a mismatch hamming_weight
got a mismatch delay_srl__parameterized21
got a mismatch accum_dsp48ex
got a mismatch delay_srl__parameterized17
got a mismatch add3
got a mismatch delay_srl__parameterized23
got a mismatch accum_dsp48ex
got a mismatch delay_srl__parameterized17
got a mismatch add3
got a mismatch delay_srl__parameterized24
got a mismatch hamming_weight
got a mismatch delay_srl__parameterized21
got a mismatch accum_dsp48ex
got a mismatch delay_srl__parameterized17
got a mismatch add3
got a mismatch delay_srl__parameterized25
got a mismatch accum_dsp48ex
got a mismatch delay_srl__parameterized17
got a mismatch add3
got a mismatch delay_srl__parameterized26
got a mismatch hamming_weight
got a mismatch delay_srl__parameterized21
got a mismatch accum_dsp48ex
got a mismatch delay_srl__parameterized17
got a mismatch add3
got a mismatch delay_srl__parameterized26
got a mismatch accum_dsp48ex
got a mismatch delay_srl__parameterized17
got a mismatch add3
got a mismatch hamming_weight
got a mismatch delay_srl__parameterized21
got a mismatch accum_dsp48ex
got a mismatch delay_srl__parameterized17
got a mismatch add3
got a mismatch delay_srl__parameterized22
got a mismatch accum_dsp48ex
got a mismatch delay_srl__parameterized17
got a mismatch add3
got a mismatch delay_srl__parameterized23
got a mismatch hamming_weight
got a mismatch delay_srl__parameterized21
got a mismatch accum_dsp48ex
got a mismatch delay_srl__parameterized17
got a mismatch add3
got a mismatch delay_srl__parameterized24
got a mismatch accum_dsp48ex
got a mismatch delay_srl__parameterized17
got a mismatch add3
got a mismatch delay_srl__parameterized25
got a mismatch hamming_weight
got a mismatch delay_srl__parameterized21
got a mismatch accum_dsp48ex
got a mismatch delay_srl__parameterized17
got a mismatch add3
got a mismatch delay_srl__parameterized25
got a mismatch accum_dsp48ex
got a mismatch delay_srl__parameterized17
got a mismatch add3
got a mismatch delay_srl__parameterized26
got a mismatch hamming_weight
got a mismatch delay_srl__parameterized21
got a mismatch accum_dsp48ex
got a mismatch delay_srl__parameterized17
got a mismatch add3
got a mismatch accum_dsp48ex
got a mismatch delay_srl__parameterized17
got a mismatch add3
got a mismatch hamming_weight
got a mismatch delay_srl__parameterized21
got a mismatch accum_dsp48ex
got a mismatch delay_srl__parameterized17
got a mismatch add3
got a mismatch delay_srl__parameterized22
got a mismatch accum_dsp48ex
got a mismatch delay_srl__parameterized17
got a mismatch add3
got a mismatch delay_srl__parameterized23
got a mismatch hamming_weight
got a mismatch delay_srl__parameterized21
got a mismatch accum_dsp48ex
got a mismatch delay_srl__parameterized17
got a mismatch add3
got a mismatch delay_srl__parameterized24
got a mismatch accum_dsp48ex
got a mismatch delay_srl__parameterized17
got a mismatch add3
got a mismatch delay_srl__parameterized25
got a mismatch hamming_weight
got a mismatch delay_srl__parameterized21
got a mismatch accum_dsp48ex
got a mismatch delay_srl__parameterized17
got a mismatch add3
got a mismatch delay_srl__parameterized25
got a mismatch accum_dsp48ex
got a mismatch delay_srl__parameterized17
got a mismatch add3
got a mismatch delay_srl__parameterized26
got a mismatch hamming_weight
got a mismatch delay_srl__parameterized21
got a mismatch accum_dsp48ex
got a mismatch delay_srl__parameterized17
got a mismatch add3
got a mismatch accum_dsp48ex
got a mismatch delay_srl__parameterized17
got a mismatch add3
got a mismatch serdes
got a mismatch PEA_nl
got a mismatch delay_srl__parameterized5
got a mismatch delay_srl__parameterized5
got a mismatch delay_srl__parameterized5
got a mismatch delay_srl__parameterized5
got a mismatch delay_srl__parameterized4
got a mismatch delay_srl__parameterized4
got a mismatch delay_srl__parameterized4
got a mismatch delay_srl__parameterized4
got a mismatch alu_top
Is not a child genome
got a mismatch axi_rs__parameterized10
got a mismatch alu_wgt_reader
got a mismatch alu_bias_reader
got a mismatch alu_writer
got a mismatch alu_bkwr_addr_gen
got a mismatch axis_sync_fifo__parameterized7
got a mismatch xpm_memory_base_sdp__parameterized7
got a mismatch delay_srl__parameterized9
got a mismatch alu_parser
got a mismatch alu_ele_parser
got a mismatch alu_mac_parser
got a mismatch alu_ele_reader
got a mismatch fifo_sync__parameterized1
got a mismatch axis_sync_fifo__parameterized18
got a mismatch xpm_memory_base_sdp__parameterized19
got a mismatch alu_img_reader
got a mismatch fifo_sync__parameterized1
got a mismatch axis_sync_fifo__parameterized18
got a mismatch xpm_memory_base_sdp__parameterized19
got a mismatch alu_img_addr_gen
got a mismatch alu_img_addr_gen_bank
got a mismatch alu_img_addr_gen_bank__parameterized0
got a mismatch alu_img_addr_gen_bank__parameterized1
got a mismatch alu_img_addr_gen_bank__parameterized2
got a mismatch alu_img_pad_mask_code_gen
got a mismatch fifo_sync__parameterized2
got a mismatch axis_sync_fifo__parameterized19
got a mismatch xpm_memory_base_sdp__parameterized20
got a mismatch alu_img_mask
got a mismatch alu_PE
got a mismatch delay_srl__parameterized17
got a mismatch delay_srl__parameterized17
got a mismatch alu_pe_mult
got a mismatch delay_srl__parameterized17
got a mismatch delay_srl__parameterized17
got a mismatch delay_srl__parameterized17
got a mismatch delay_srl__parameterized17
got a mismatch delay_srl__parameterized17
got a mismatch delay_srl__parameterized17
got a mismatch delay_srl__parameterized17
got a mismatch delay_srl__parameterized17
got a mismatch delay_srl__parameterized17
got a mismatch delay_srl__parameterized17
got a mismatch delay_srl__parameterized17
got a mismatch delay_srl__parameterized17
got a mismatch delay_srl__parameterized17
got a mismatch delay_srl__parameterized17
got a mismatch delay_srl__parameterized17
got a mismatch delay_srl__parameterized17
got a mismatch delay_srl__parameterized17
got a mismatch delay_srl__parameterized17
got a mismatch delay_srl__parameterized17
got a mismatch delay_srl__parameterized17
got a mismatch delay_srl__parameterized17
got a mismatch delay_srl__parameterized17
got a mismatch delay_srl__parameterized17
got a mismatch delay_srl__parameterized17
got a mismatch delay_srl__parameterized17
got a mismatch delay_srl__parameterized17
got a mismatch delay_srl__parameterized17
got a mismatch delay_srl__parameterized17
got a mismatch delay_srl__parameterized17
got a mismatch delay_srl__parameterized17
got a mismatch delay_srl__parameterized17
got a mismatch delay_srl__parameterized17
got a mismatch delay_srl__parameterized17
got a mismatch delay_srl__parameterized17
got a mismatch delay_srl__parameterized17
got a mismatch delay_srl__parameterized17
got a mismatch delay_srl__parameterized17
got a mismatch delay_srl__parameterized17
got a mismatch delay_srl__parameterized17
got a mismatch delay_srl__parameterized17
got a mismatch delay_srl__parameterized17
got a mismatch delay_srl__parameterized17
got a mismatch delay_srl__parameterized17
got a mismatch delay_srl__parameterized17
got a mismatch delay_srl__parameterized17
got a mismatch delay_srl__parameterized17
got a mismatch delay_srl__parameterized17
got a mismatch delay_srl__parameterized17
got a mismatch delay_srl__parameterized17
got a mismatch delay_srl__parameterized17
got a mismatch delay_srl__parameterized17
got a mismatch delay_srl__parameterized17
got a mismatch delay_srl__parameterized17
got a mismatch delay_srl__parameterized17
got a mismatch delay_srl__parameterized17
got a mismatch delay_srl__parameterized17
got a mismatch delay_srl__parameterized17
got a mismatch delay_srl__parameterized17
got a mismatch delay_srl__parameterized17
got a mismatch delay_srl__parameterized17
got a mismatch delay_srl__parameterized17
got a mismatch delay_srl__parameterized17
got a mismatch delay_srl__parameterized17
got a mismatch delay_srl__parameterized17
got a mismatch serdes__parameterized0
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:01:17 ; elapsed = 00:01:17 . Memory (MB): peak = 2814.965 ; gain = 1347.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:01:17 ; elapsed = 00:01:17 . Memory (MB): peak = 2814.965 ; gain = 1347.898
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'cs_reg' in module 'fetch'
INFO: [Synth 8-802] inferred FSM for state register 'cs_reg' in module 'distribute'
INFO: [Synth 8-802] inferred FSM for state register 'cs_reg' in module 'cctrl'
INFO: [Synth 8-802] inferred FSM for state register 'cs_reg' in module 'pctrl'
INFO: [Synth 8-802] inferred FSM for state register 'gen_state_machine[0].cs_reg' in module 'ddr_reader'
INFO: [Synth 8-802] inferred FSM for state register 'gen_state_machine[1].cs_reg' in module 'ddr_reader'
INFO: [Synth 8-802] inferred FSM for state register 'gen_dm_port_st_machines[0].curr_st_reg' in module 'cfg_buf_writer_bridge'
INFO: [Synth 8-802] inferred FSM for state register 'gen_dm_port_st_machines[1].curr_st_reg' in module 'cfg_buf_writer_bridge'
INFO: [Synth 8-802] inferred FSM for state register 'state_machines[0].cs_reg' in module 'cm_buf_wctrl_augm'
INFO: [Synth 8-802] inferred FSM for state register 'cs_reg' in module 'save_fetch_param'
INFO: [Synth 8-802] inferred FSM for state register 'cs_reg' in module 'save_cmd_pipe_fifo'
INFO: [Synth 8-802] inferred FSM for state register 'cs_r_reg' in module 'conv_ins_ctrl'
INFO: [Synth 8-802] inferred FSM for state register 'ins_sts_reg' in module 'alu_ele_parser'
INFO: [Synth 8-802] inferred FSM for state register 'sts_reg' in module 'alu_ele_parser'
INFO: [Synth 8-802] inferred FSM for state register 'cs_r_reg' in module 'alu_mac_parser'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi2apb_1toN'
INFO: [Synth 8-802] inferred FSM for state register 'gpregsm1.curr_fwft_state_reg' in module 'rd_fwft'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                               00 |                               00
                   S_CFG |                               01 |                               01
                  S_WORK |                               10 |                               10
                  S_DONE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cs_reg' using encoding 'sequential' in module 'fetch'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                               00 |                               00
                   S_PRE |                               01 |                               01
                 S_FETCH |                               10 |                               10
                  S_SEND |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cs_reg' using encoding 'sequential' in module 'distribute'
INFO: [Synth 8-6904] The RAM "lctrl:/dpdby_ir_reg" of size (depth=16 x width=4) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                             0001 |                              000
                 S_FETCH |                             0010 |                              001
                   S_DPD |                             0100 |                              010
                  S_SEND |                             1000 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cs_reg' using encoding 'one-hot' in module 'cctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                            00001 |                              000
                 S_FETCH |                            00010 |                              001
                   S_DPD |                            00100 |                              010
                  S_SEND |                            01000 |                              011
                  S_EXEC |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cs_reg' using encoding 'one-hot' in module 'pctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                              000 |                              000
                   S_CFG |                              001 |                              001
                 S_PARSE |                              010 |                              010
                  S_SEND |                              011 |                              011
                  S_DONE |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_state_machine[1].cs_reg' using encoding 'sequential' in module 'ddr_reader'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                              000 |                              000
                   S_CFG |                              001 |                              001
                 S_PARSE |                              010 |                              010
                  S_SEND |                              011 |                              011
                  S_DONE |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_state_machine[0].cs_reg' using encoding 'sequential' in module 'ddr_reader'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ST_IDLE |                               00 |                               00
          ST_MODE0_TRANS |                               01 |                               01
          ST_MODE1_TRANS |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_dm_port_st_machines[1].curr_st_reg' using encoding 'sequential' in module 'cfg_buf_writer_bridge'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ST_IDLE |                               00 |                               00
          ST_MODE0_TRANS |                               01 |                               01
          ST_MODE1_TRANS |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_dm_port_st_machines[0].curr_st_reg' using encoding 'sequential' in module 'cfg_buf_writer_bridge'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ST_IDLE |                                0 |                             0000
               ST_TRANS0 |                                1 |                             0001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_machines[0].cs_reg' using encoding 'sequential' in module 'cm_buf_wctrl_augm'
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "xpm_memory_base_sdp__parameterized11:/gen_bram_dram.ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "xpm_memory_base_sdp__parameterized11:/gen_bram_dram.ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM "xpm_memory_base_sdp__parameterized11:/gen_bram_dram.ram_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                               00 |                               00
                   S_CFG |                               01 |                               01
                  S_RECV |                               10 |                               10
                  S_DONE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cs_reg' using encoding 'sequential' in module 'save_fetch_param'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                    SEND |                               01 |                               10
                    DELY |                               10 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cs_reg' using encoding 'sequential' in module 'save_cmd_pipe_fifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                STS_IDLE |                              000 |                              000
                STS_CONF |                              001 |                              001
                STS_WAIT |                              010 |                              010
                STS_SYNC |                              011 |                              011
                STS_DONE |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cs_r_reg' using encoding 'sequential' in module 'conv_ins_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STAT_INIT0 |                          0000001 |                              000
              STAT_INIT1 |                          0000010 |                              001
              STAT_INIT2 |                          0000100 |                              010
              STAT_INIT3 |                          0001000 |                              011
              STAT_INIT4 |                          0010000 |                              100
             STAT_ASSIGN |                          0100000 |                              110
              STAT_DELAY |                          1000000 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sts_reg' using encoding 'one-hot' in module 'alu_ele_parser'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          STS_WAIT_INSTR |                               00 |                               00
      STS_WAIT_ELEW_DONE |                               01 |                               10
  STS_WAIT_ELEW_DONE_ACK |                               10 |                               11
  STS_WAIT_INIT_DONE_ACK |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ins_sts_reg' using encoding 'sequential' in module 'alu_ele_parser'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               STAT_IDLE |                           000001 |                              000
               STAT_CONF |                           000010 |                              001
              STAT_DELAY |                           000100 |                              010
             STAT_DELAY1 |                           001000 |                              011
               STAT_WORK |                           010000 |                              100
               STAT_DONE |                           100000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cs_r_reg' using encoding 'one-hot' in module 'alu_mac_parser'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                         00000001 |                              000
                  RD_CMD |                         10000000 |                              001
                RD_DELAY |                         01000000 |                              111
                 RD_DATA |                         00100000 |                              010
                  WR_CMD |                         00010000 |                              011
                 WR_DATA |                         00001000 |                              100
                 WR_RESP |                         00000010 |                              110
                  iSTATE |                         00000100 |                              101
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi2apb_1toN'
INFO: [Synth 8-6159] Found Keep on FSM register 'gpregsm1.curr_fwft_state_reg' in module 'rd_fwft', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               10 |                               10
       both_stages_valid |                               11 |                               11
            stage2_valid |                               01 |                               01
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:34 ; elapsed = 00:01:35 . Memory (MB): peak = 2814.965 ; gain = 1347.898
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[2].u_routing/GenBgbkDlyNN.GenBgbkDly[1].u_dly_bgbk' (xil_internal_svlib_delay__parameterized0) to 'top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[2].u_routing/GenBgbkDlyNN.GenBgbkDly[2].u_dly_bgbk'
INFO: [Synth 8-223] decloning instance 'top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[2].u_routing/GenBgbkDlyNN.GenBgbkDly[1].u_dly_bgbk' (xil_internal_svlib_delay__parameterized0) to 'top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[2].u_routing/GenBgbkDlyNN.GenBgbkDly[3].u_dly_bgbk'
INFO: [Synth 8-223] decloning instance 'top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[3].u_routing/GenBgbkDlyNN.GenBgbkDly[1].u_dly_bgbk' (xil_internal_svlib_delay__parameterized0) to 'top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[3].u_routing/GenBgbkDlyNN.GenBgbkDly[2].u_dly_bgbk'
INFO: [Synth 8-223] decloning instance 'top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[3].u_routing/GenBgbkDlyNN.GenBgbkDly[1].u_dly_bgbk' (xil_internal_svlib_delay__parameterized0) to 'top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[3].u_routing/GenBgbkDlyNN.GenBgbkDly[3].u_dly_bgbk'


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : Port sizes have changed


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   40 Bit       Adders := 5     
	   3 Input   33 Bit       Adders := 8     
	   3 Input   32 Bit       Adders := 4     
	   2 Input   32 Bit       Adders := 66    
	   3 Input   29 Bit       Adders := 2     
	   3 Input   24 Bit       Adders := 2     
	   2 Input   23 Bit       Adders := 4     
	   3 Input   23 Bit       Adders := 2     
	   3 Input   22 Bit       Adders := 4     
	   3 Input   19 Bit       Adders := 32    
	   2 Input   17 Bit       Adders := 5     
	   4 Input   16 Bit       Adders := 2     
	   3 Input   16 Bit       Adders := 6     
	   2 Input   16 Bit       Adders := 26    
	   2 Input   15 Bit       Adders := 3     
	   3 Input   15 Bit       Adders := 10    
	   2 Input   13 Bit       Adders := 18    
	   3 Input   13 Bit       Adders := 12    
	   2 Input   12 Bit       Adders := 4     
	   2 Input   11 Bit       Adders := 130   
	   3 Input   11 Bit       Adders := 18    
	   2 Input   10 Bit       Adders := 10    
	   2 Input    9 Bit       Adders := 10    
	   2 Input    8 Bit       Adders := 40    
	   3 Input    8 Bit       Adders := 2     
	   2 Input    7 Bit       Adders := 30    
	   3 Input    7 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 122   
	   5 Input    6 Bit       Adders := 2     
	   3 Input    6 Bit       Adders := 2     
	   4 Input    6 Bit       Adders := 4     
	   3 Input    5 Bit       Adders := 43    
	   2 Input    5 Bit       Adders := 53    
	   5 Input    5 Bit       Adders := 2     
	   4 Input    5 Bit       Adders := 2     
	   3 Input    4 Bit       Adders := 4     
	   2 Input    4 Bit       Adders := 65    
	   4 Input    4 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 22    
	   3 Input    3 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 37    
+---XORs : 
	   2 Input      9 Bit         XORs := 1     
	   2 Input      8 Bit         XORs := 2     
	   2 Input      7 Bit         XORs := 9     
	   2 Input      6 Bit         XORs := 13    
	   2 Input      5 Bit         XORs := 3     
	   2 Input      4 Bit         XORs := 34    
	   2 Input      3 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 331   
+---Registers : 
	              384 Bit    Registers := 2     
	              320 Bit    Registers := 1     
	              256 Bit    Registers := 3     
	              192 Bit    Registers := 4     
	              160 Bit    Registers := 8     
	              146 Bit    Registers := 4     
	              144 Bit    Registers := 2     
	              137 Bit    Registers := 2     
	              134 Bit    Registers := 4     
	              129 Bit    Registers := 4     
	              128 Bit    Registers := 4     
	              108 Bit    Registers := 2     
	               96 Bit    Registers := 1     
	               89 Bit    Registers := 1     
	               80 Bit    Registers := 1     
	               79 Bit    Registers := 6     
	               78 Bit    Registers := 2     
	               77 Bit    Registers := 1     
	               76 Bit    Registers := 1     
	               75 Bit    Registers := 2     
	               72 Bit    Registers := 12    
	               70 Bit    Registers := 1     
	               64 Bit    Registers := 118   
	               58 Bit    Registers := 1     
	               57 Bit    Registers := 2     
	               56 Bit    Registers := 1     
	               54 Bit    Registers := 18    
	               53 Bit    Registers := 1     
	               49 Bit    Registers := 4     
	               44 Bit    Registers := 19    
	               40 Bit    Registers := 7     
	               38 Bit    Registers := 4     
	               36 Bit    Registers := 288   
	               34 Bit    Registers := 1     
	               33 Bit    Registers := 40    
	               32 Bit    Registers := 72    
	               29 Bit    Registers := 58    
	               28 Bit    Registers := 4     
	               26 Bit    Registers := 1     
	               25 Bit    Registers := 8     
	               24 Bit    Registers := 1     
	               23 Bit    Registers := 2     
	               22 Bit    Registers := 11    
	               20 Bit    Registers := 2     
	               19 Bit    Registers := 44    
	               17 Bit    Registers := 10    
	               16 Bit    Registers := 51    
	               15 Bit    Registers := 12    
	               14 Bit    Registers := 6     
	               13 Bit    Registers := 21    
	               12 Bit    Registers := 14    
	               11 Bit    Registers := 273   
	               10 Bit    Registers := 146   
	                9 Bit    Registers := 17    
	                8 Bit    Registers := 583   
	                7 Bit    Registers := 28    
	                6 Bit    Registers := 70    
	                5 Bit    Registers := 158   
	                4 Bit    Registers := 416   
	                3 Bit    Registers := 118   
	                2 Bit    Registers := 235   
	                1 Bit    Registers := 3549  
+---RAMs : 
	             128K Bit	(2048 X 64 bit)          RAMs := 18    
	               64 Bit	(16 X 4 bit)          RAMs := 1     
+---Muxes : 
	   2 Input  384 Bit        Muxes := 2     
	   2 Input  320 Bit        Muxes := 1     
	   2 Input  192 Bit        Muxes := 2     
	   2 Input  129 Bit        Muxes := 4     
	   2 Input  128 Bit        Muxes := 4     
	   2 Input   64 Bit        Muxes := 50    
	   4 Input   64 Bit        Muxes := 22    
	   9 Input   64 Bit        Muxes := 2     
	   4 Input   54 Bit        Muxes := 8     
	   2 Input   54 Bit        Muxes := 10    
	   2 Input   49 Bit        Muxes := 4     
	   2 Input   44 Bit        Muxes := 23    
	   2 Input   40 Bit        Muxes := 3     
	   3 Input   40 Bit        Muxes := 1     
	   2 Input   33 Bit        Muxes := 64    
	   2 Input   32 Bit        Muxes := 58    
	   3 Input   32 Bit        Muxes := 1     
	   5 Input   32 Bit        Muxes := 1     
	   2 Input   30 Bit        Muxes := 32    
	   2 Input   29 Bit        Muxes := 12    
	   4 Input   29 Bit        Muxes := 8     
	   2 Input   25 Bit        Muxes := 8     
	   2 Input   23 Bit        Muxes := 2     
	   4 Input   23 Bit        Muxes := 2     
	   4 Input   22 Bit        Muxes := 2     
	   2 Input   22 Bit        Muxes := 4     
	   2 Input   16 Bit        Muxes := 36    
	   3 Input   16 Bit        Muxes := 4     
	   2 Input   15 Bit        Muxes := 12    
	   2 Input   14 Bit        Muxes := 4     
	   2 Input   13 Bit        Muxes := 3     
	   4 Input   13 Bit        Muxes := 24    
	   2 Input   12 Bit        Muxes := 5     
	   2 Input   11 Bit        Muxes := 109   
	   3 Input   11 Bit        Muxes := 4     
	   4 Input   11 Bit        Muxes := 52    
	   5 Input   11 Bit        Muxes := 5     
	   9 Input   11 Bit        Muxes := 2     
	   3 Input   10 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 93    
	   4 Input   10 Bit        Muxes := 2     
	   2 Input    9 Bit        Muxes := 10    
	   2 Input    8 Bit        Muxes := 347   
	   4 Input    8 Bit        Muxes := 32    
	   6 Input    8 Bit        Muxes := 1     
	   5 Input    8 Bit        Muxes := 1     
	   8 Input    8 Bit        Muxes := 1     
	   5 Input    7 Bit        Muxes := 1     
	   7 Input    7 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 3     
	   2 Input    6 Bit        Muxes := 25    
	   4 Input    6 Bit        Muxes := 2     
	   3 Input    6 Bit        Muxes := 2     
	   6 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 99    
	   3 Input    5 Bit        Muxes := 11    
	   4 Input    5 Bit        Muxes := 5     
	   5 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 130   
	   3 Input    4 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 9     
	   5 Input    4 Bit        Muxes := 2     
	   3 Input    3 Bit        Muxes := 14    
	   2 Input    3 Bit        Muxes := 101   
	   5 Input    3 Bit        Muxes := 22    
	  14 Input    3 Bit        Muxes := 2     
	   4 Input    3 Bit        Muxes := 10    
	   3 Input    2 Bit        Muxes := 66    
	   2 Input    2 Bit        Muxes := 341   
	   4 Input    2 Bit        Muxes := 43    
	   5 Input    2 Bit        Muxes := 23    
	   2 Input    1 Bit        Muxes := 1250  
	   3 Input    1 Bit        Muxes := 217   
	   5 Input    1 Bit        Muxes := 4     
	  10 Input    1 Bit        Muxes := 2     
	   4 Input    1 Bit        Muxes := 113   
	   7 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP u_save_fetch_param/mul_c_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_save_fetch_param/mul_a_reg is absorbed into DSP u_save_fetch_param/mul_c_reg.
DSP Report: register u_save_fetch_param/mul_b_reg is absorbed into DSP u_save_fetch_param/mul_c_reg.
DSP Report: register u_save_fetch_param/mul_c_reg is absorbed into DSP u_save_fetch_param/mul_c_reg.
DSP Report: operator u_save_fetch_param/mul_c0 is absorbed into DSP u_save_fetch_param/mul_c_reg.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset__2.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset__2.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module proc_sys_reset__2.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2) is unused and will be removed from module proc_sys_reset__2.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module proc_sys_reset__2.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module proc_sys_reset__2.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset__2.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset__2.
WARNING: [Synth 8-3332] Sequential element (FDRE_inst) is unused and will be removed from module proc_sys_reset__2.
WARNING: [Synth 8-3332] Sequential element (BSR_OUT_DFF[0].FDRE_BSR) is unused and will be removed from module proc_sys_reset__2.
WARNING: [Synth 8-3332] Sequential element (PR_OUT_DFF[0].FDRE_PER) is unused and will be removed from module proc_sys_reset__2.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset__1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset__1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module proc_sys_reset__1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2) is unused and will be removed from module proc_sys_reset__1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module proc_sys_reset__1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module proc_sys_reset__1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset__1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset__1.
WARNING: [Synth 8-3332] Sequential element (FDRE_inst) is unused and will be removed from module proc_sys_reset__1.
WARNING: [Synth 8-3332] Sequential element (BSR_OUT_DFF[0].FDRE_BSR) is unused and will be removed from module proc_sys_reset__1.
WARNING: [Synth 8-3332] Sequential element (ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N) is unused and will be removed from module proc_sys_reset__1.
WARNING: [Synth 8-3332] Sequential element (PR_OUT_DFF[0].FDRE_PER) is unused and will be removed from module proc_sys_reset__1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (FDRE_inst) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (BSR_OUT_DFF[0].FDRE_BSR) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (PR_OUT_DFF[0].FDRE_PER) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset__3.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset__3.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module proc_sys_reset__3.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2) is unused and will be removed from module proc_sys_reset__3.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module proc_sys_reset__3.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module proc_sys_reset__3.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset__3.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset__3.
WARNING: [Synth 8-3332] Sequential element (FDRE_inst) is unused and will be removed from module proc_sys_reset__3.
WARNING: [Synth 8-3332] Sequential element (BSR_OUT_DFF[0].FDRE_BSR) is unused and will be removed from module proc_sys_reset__3.
WARNING: [Synth 8-3332] Sequential element (ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N) is unused and will be removed from module proc_sys_reset__3.
WARNING: [Synth 8-3332] Sequential element (PR_OUT_DFF[0].FDRE_PER) is unused and will be removed from module proc_sys_reset__3.
WARNING: [Synth 8-3332] Sequential element (ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N) is unused and will be removed from module proc_sys_reset__2.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module proc_sys_reset__1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2) is unused and will be removed from module proc_sys_reset__1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module proc_sys_reset__1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module proc_sys_reset__1.
WARNING: [Synth 8-3332] Sequential element (ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N) is unused and will be removed from module proc_sys_reset__1.
INFO: [Synth 8-5544] ROM "pad_mask_tmph" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pad_mask_tmpl" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pad_mask_tmph" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pad_mask_tmpl" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pad_mask_tmph" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pad_mask_tmpl" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pad_mask_tmpl" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pad_mask_tmph" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pad_mask_tmph" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pad_mask_tmpl" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pad_mask_tmph" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pad_mask_tmpl" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pad_mask_tmph" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pad_mask_tmpl" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pad_mask_tmpl" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pad_mask_tmph" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-3917] design cm_buf_wctrl_augm__GB0 has port state_machines[0].wgt_fifo_pfull driven by constant 0
WARNING: [Synth 8-3917] design cm_buf_wctrl_augm__GB0 has port wgt_fifo_empty[0] driven by constant 1
WARNING: [Synth 8-3917] design cm_buf_wctrl_augm__GB0 has port load_w_tfail[0] driven by constant 0
WARNING: [Synth 8-3917] design cm_buf_wctrl_augm__GB0 has port state_machines[0].bias_fifo_pfull driven by constant 0
WARNING: [Synth 8-3917] design cm_buf_wctrl_augm__GB0 has port load_b_tfail[0] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\state_machines[1].cs_reg[1] )
INFO: [Synth 8-5544] ROM "pad_mask_tmpl" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pad_mask_tmpl" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_in_cnt0_inferred/\data_in_cnt_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_in_cnt0_inferred/\data_in_cnt_reg[1] )
INFO: [Synth 8-4471] merging register 'GenPP[1].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' into 'GenPP[0].GenAccumDsp.u_accum_dsp/CEP_pre_reg' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:8910]
INFO: [Synth 8-4471] merging register 'GenPP[2].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' into 'GenPP[0].GenAccumDsp.u_accum_dsp/CEP_reg' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:8910]
INFO: [Synth 8-4471] merging register 'GenPP[1].GenAccumDsp.u_accum_dsp/CEP_pre_reg' into 'GenPP[0].GenAccumDsp.u_accum_dsp/CEP_reg' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:10881]
INFO: [Synth 8-4471] merging register 'GenPP[2].GenAccumDsp.u_accum_dsp/CEP_pre_reg' into 'GenPP[3].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:10881]
INFO: [Synth 8-4471] merging register 'GenPP[1].GenAccumDsp.u_accum_dsp/CEP_reg' into 'GenPP[3].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:10882]
INFO: [Synth 8-4471] merging register 'GenPP[2].GenAccumDsp.u_accum_dsp/CEP_reg' into 'GenPP[3].GenAccumDsp.u_accum_dsp/CEP_pre_reg' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:10882]
INFO: [Synth 8-4471] merging register 'GenPP[1].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' into 'GenPP[0].GenAccumDsp.u_accum_dsp/CEP_pre_reg' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:8910]
INFO: [Synth 8-4471] merging register 'GenPP[2].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' into 'GenPP[0].GenAccumDsp.u_accum_dsp/CEP_reg' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:8910]
INFO: [Synth 8-4471] merging register 'GenPP[1].GenAccumDsp.u_accum_dsp/CEP_pre_reg' into 'GenPP[0].GenAccumDsp.u_accum_dsp/CEP_reg' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:10881]
INFO: [Synth 8-4471] merging register 'GenPP[2].GenAccumDsp.u_accum_dsp/CEP_pre_reg' into 'GenPP[3].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:10881]
INFO: [Synth 8-4471] merging register 'GenPP[1].GenAccumDsp.u_accum_dsp/CEP_reg' into 'GenPP[3].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:10882]
INFO: [Synth 8-4471] merging register 'GenPP[2].GenAccumDsp.u_accum_dsp/CEP_reg' into 'GenPP[3].GenAccumDsp.u_accum_dsp/CEP_pre_reg' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:10882]
INFO: [Synth 8-4471] merging register 'GenPP[1].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' into 'GenPP[0].GenAccumDsp.u_accum_dsp/CEP_pre_reg' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:8910]
INFO: [Synth 8-4471] merging register 'GenPP[2].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' into 'GenPP[0].GenAccumDsp.u_accum_dsp/CEP_reg' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:8910]
INFO: [Synth 8-4471] merging register 'GenPP[1].GenAccumDsp.u_accum_dsp/CEP_pre_reg' into 'GenPP[0].GenAccumDsp.u_accum_dsp/CEP_reg' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:10881]
INFO: [Synth 8-4471] merging register 'GenPP[2].GenAccumDsp.u_accum_dsp/CEP_pre_reg' into 'GenPP[3].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:10881]
INFO: [Synth 8-4471] merging register 'GenPP[1].GenAccumDsp.u_accum_dsp/CEP_reg' into 'GenPP[3].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:10882]
INFO: [Synth 8-4471] merging register 'GenPP[2].GenAccumDsp.u_accum_dsp/CEP_reg' into 'GenPP[3].GenAccumDsp.u_accum_dsp/CEP_pre_reg' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:10882]
INFO: [Synth 8-4471] merging register 'GenPP[1].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' into 'GenPP[0].GenAccumDsp.u_accum_dsp/CEP_pre_reg' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:8910]
INFO: [Synth 8-4471] merging register 'GenPP[2].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' into 'GenPP[0].GenAccumDsp.u_accum_dsp/CEP_reg' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:8910]
INFO: [Synth 8-4471] merging register 'GenPP[1].GenAccumDsp.u_accum_dsp/CEP_pre_reg' into 'GenPP[0].GenAccumDsp.u_accum_dsp/CEP_reg' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:10881]
INFO: [Synth 8-4471] merging register 'GenPP[2].GenAccumDsp.u_accum_dsp/CEP_pre_reg' into 'GenPP[3].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:10881]
INFO: [Synth 8-4471] merging register 'GenPP[1].GenAccumDsp.u_accum_dsp/CEP_reg' into 'GenPP[3].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:10882]
INFO: [Synth 8-4471] merging register 'GenPP[2].GenAccumDsp.u_accum_dsp/CEP_reg' into 'GenPP[3].GenAccumDsp.u_accum_dsp/CEP_pre_reg' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:10882]
INFO: [Synth 8-4471] merging register 'GenPP[1].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' into 'GenPP[0].GenAccumDsp.u_accum_dsp/CEP_pre_reg' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:8910]
INFO: [Synth 8-4471] merging register 'GenPP[2].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' into 'GenPP[0].GenAccumDsp.u_accum_dsp/CEP_reg' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:8910]
INFO: [Synth 8-4471] merging register 'GenPP[1].GenAccumDsp.u_accum_dsp/CEP_pre_reg' into 'GenPP[0].GenAccumDsp.u_accum_dsp/CEP_reg' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:10881]
INFO: [Synth 8-4471] merging register 'GenPP[2].GenAccumDsp.u_accum_dsp/CEP_pre_reg' into 'GenPP[3].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:10881]
INFO: [Synth 8-4471] merging register 'GenPP[1].GenAccumDsp.u_accum_dsp/CEP_reg' into 'GenPP[3].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:10882]
INFO: [Synth 8-4471] merging register 'GenPP[2].GenAccumDsp.u_accum_dsp/CEP_reg' into 'GenPP[3].GenAccumDsp.u_accum_dsp/CEP_pre_reg' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:10882]
INFO: [Synth 8-4471] merging register 'GenPP[1].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' into 'GenPP[0].GenAccumDsp.u_accum_dsp/CEP_pre_reg' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:8910]
INFO: [Synth 8-4471] merging register 'GenPP[2].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' into 'GenPP[0].GenAccumDsp.u_accum_dsp/CEP_reg' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:8910]
INFO: [Synth 8-4471] merging register 'GenPP[1].GenAccumDsp.u_accum_dsp/CEP_pre_reg' into 'GenPP[0].GenAccumDsp.u_accum_dsp/CEP_reg' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:10881]
INFO: [Synth 8-4471] merging register 'GenPP[2].GenAccumDsp.u_accum_dsp/CEP_pre_reg' into 'GenPP[3].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:10881]
INFO: [Synth 8-4471] merging register 'GenPP[1].GenAccumDsp.u_accum_dsp/CEP_reg' into 'GenPP[3].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:10882]
INFO: [Synth 8-4471] merging register 'GenPP[2].GenAccumDsp.u_accum_dsp/CEP_reg' into 'GenPP[3].GenAccumDsp.u_accum_dsp/CEP_pre_reg' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:10882]
INFO: [Synth 8-4471] merging register 'GenPP[1].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' into 'GenPP[0].GenAccumDsp.u_accum_dsp/CEP_pre_reg' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:8910]
INFO: [Synth 8-4471] merging register 'GenPP[2].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' into 'GenPP[0].GenAccumDsp.u_accum_dsp/CEP_reg' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:8910]
INFO: [Synth 8-4471] merging register 'GenPP[1].GenAccumDsp.u_accum_dsp/CEP_pre_reg' into 'GenPP[0].GenAccumDsp.u_accum_dsp/CEP_reg' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:10881]
INFO: [Synth 8-4471] merging register 'GenPP[2].GenAccumDsp.u_accum_dsp/CEP_pre_reg' into 'GenPP[3].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:10881]
INFO: [Synth 8-4471] merging register 'GenPP[1].GenAccumDsp.u_accum_dsp/CEP_reg' into 'GenPP[3].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:10882]
INFO: [Synth 8-4471] merging register 'GenPP[2].GenAccumDsp.u_accum_dsp/CEP_reg' into 'GenPP[3].GenAccumDsp.u_accum_dsp/CEP_pre_reg' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:10882]
INFO: [Synth 8-4471] merging register 'GenPP[1].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' into 'GenPP[0].GenAccumDsp.u_accum_dsp/CEP_pre_reg' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:8910]
INFO: [Synth 8-4471] merging register 'GenPP[2].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' into 'GenPP[0].GenAccumDsp.u_accum_dsp/CEP_reg' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:8910]
INFO: [Synth 8-4471] merging register 'GenPP[1].GenAccumDsp.u_accum_dsp/CEP_pre_reg' into 'GenPP[0].GenAccumDsp.u_accum_dsp/CEP_reg' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:10881]
INFO: [Synth 8-4471] merging register 'GenPP[2].GenAccumDsp.u_accum_dsp/CEP_pre_reg' into 'GenPP[3].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:10881]
INFO: [Synth 8-4471] merging register 'GenPP[1].GenAccumDsp.u_accum_dsp/CEP_reg' into 'GenPP[3].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:10882]
INFO: [Synth 8-4471] merging register 'GenPP[2].GenAccumDsp.u_accum_dsp/CEP_reg' into 'GenPP[3].GenAccumDsp.u_accum_dsp/CEP_pre_reg' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:10882]
INFO: [Synth 8-4471] merging register 'u_mults/GenAddGrp[1].GenAddCh[0].u_ds_dv_pre10/GenD1.srl_reg[0:0]' into 'u_mults/GenAddGrp[0].GenAddCh[0].u_ds_dv_pre10/GenD1.srl_reg[0:0]' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:6744]
INFO: [Synth 8-4471] merging register 'u_mults/GenAddGrp[1].GenAddCh[0].u_ds_ws_pre05/GenD1.srl_reg[0:0]' into 'u_mults/GenAddGrp[0].GenAddCh[0].u_ds_ws_pre05/GenD1.srl_reg[0:0]' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:6744]
INFO: [Synth 8-3886] merging instance 'u_adder/u_serdes_bias/GenDataN.GenEleP[2].GenDataN[2].ele_r_reg[2]' (FD) to 'u_adder/u_serdes_bias/GenDataN.GenEleP[3].GenDataN[2].ele_r_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_adder/u_serdes_bias/GenDataN.GenEleP[2].GenDataN[2].ele_r_reg[6]' (FD) to 'u_adder/u_serdes_bias/GenDataN.GenEleP[3].GenDataN[2].ele_r_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_adder/u_serdes_bias/GenDataN.GenEleP[2].GenDataN[2].ele_r_reg[4]' (FD) to 'u_adder/u_serdes_bias/GenDataN.GenEleP[3].GenDataN[2].ele_r_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_adder/u_serdes_bias/GenDataN.GenEleP[2].GenDataN[2].ele_r_reg[0]' (FD) to 'u_adder/u_serdes_bias/GenDataN.GenEleP[3].GenDataN[2].ele_r_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_adder/u_serdes_bias/GenDataN.GenEleP[2].GenDataN[2].ele_r_reg[3]' (FD) to 'u_adder/u_serdes_bias/GenDataN.GenEleP[3].GenDataN[2].ele_r_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_adder/u_serdes_bias/GenDataN.GenEleP[2].GenDataN[2].ele_r_reg[5]' (FD) to 'u_adder/u_serdes_bias/GenDataN.GenEleP[3].GenDataN[2].ele_r_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_adder/u_serdes_bias/GenDataN.GenEleP[2].GenDataN[2].ele_r_reg[1]' (FD) to 'u_adder/u_serdes_bias/GenDataN.GenEleP[3].GenDataN[2].ele_r_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_adder/u_serdes_bias/GenDataN.GenEleP[2].GenDataN[2].ele_r_reg[7]' (FD) to 'u_adder/u_serdes_bias/GenDataN.GenEleP[3].GenDataN[2].ele_r_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_adder/u_serdes_bias/GenDataN.GenEleP[3].GenDataN[2].ele_r_reg[2]' (FD) to 'u_adder/u_serdes_bias/GenDataN.GenEleP[3].GenDataN[2].ele_r_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_adder/u_serdes_bias/GenDataN.GenEleP[3].GenDataN[2].ele_r_reg[6]' (FD) to 'u_adder/u_serdes_bias/GenDataN.GenEleP[3].GenDataN[2].ele_r_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_adder/u_serdes_bias/GenDataN.GenEleP[3].GenDataN[2].ele_r_reg[4]' (FD) to 'u_adder/u_serdes_bias/GenDataN.GenEleP[3].GenDataN[2].ele_r_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_adder/u_serdes_bias/GenDataN.GenEleP[3].GenDataN[2].ele_r_reg[0]' (FD) to 'u_adder/u_serdes_bias/GenDataN.GenEleP[3].GenDataN[2].ele_r_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_adder/u_serdes_bias/GenDataN.GenEleP[3].GenDataN[2].ele_r_reg[3]' (FD) to 'u_adder/u_serdes_bias/GenDataN.GenEleP[3].GenDataN[2].ele_r_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_adder/u_serdes_bias/GenDataN.GenEleP[3].GenDataN[2].ele_r_reg[5]' (FD) to 'u_adder/u_serdes_bias/GenDataN.GenEleP[3].GenDataN[2].ele_r_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_adder/u_serdes_bias/GenDataN.GenEleP[3].GenDataN[2].ele_r_reg[1]' (FD) to 'u_adder/u_serdes_bias/GenDataN.GenEleP[3].GenDataN[2].ele_r_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_adder/u_serdes_bias/GenDataN.GenEleP[3].GenDataN[2].ele_r_reg[7] )
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[0].GenBiasAccu.pe_bias_reg[25]' (FDE) to 'u_adder/GenOcp[0].GenBiasAccu.pe_bias_reg[26]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[0].GenBiasAccu.pe_bias_reg[26]' (FDE) to 'u_adder/GenOcp[0].GenBiasAccu.pe_bias_reg[27]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[0].GenBiasAccu.pe_bias_reg[27]' (FDE) to 'u_adder/GenOcp[0].GenBiasAccu.pe_bias_reg[28]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[1].GenBiasAccu.pe_bias_reg[25]' (FDE) to 'u_adder/GenOcp[1].GenBiasAccu.pe_bias_reg[26]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[1].GenBiasAccu.pe_bias_reg[26]' (FDE) to 'u_adder/GenOcp[1].GenBiasAccu.pe_bias_reg[27]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[1].GenBiasAccu.pe_bias_reg[27]' (FDE) to 'u_adder/GenOcp[1].GenBiasAccu.pe_bias_reg[28]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[2].GenBiasAccu.pe_bias_reg[25]' (FDE) to 'u_adder/GenOcp[2].GenBiasAccu.pe_bias_reg[26]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[2].GenBiasAccu.pe_bias_reg[26]' (FDE) to 'u_adder/GenOcp[2].GenBiasAccu.pe_bias_reg[27]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[2].GenBiasAccu.pe_bias_reg[27]' (FDE) to 'u_adder/GenOcp[2].GenBiasAccu.pe_bias_reg[28]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[3].GenBiasAccu.pe_bias_reg[25]' (FDE) to 'u_adder/GenOcp[3].GenBiasAccu.pe_bias_reg[26]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[3].GenBiasAccu.pe_bias_reg[26]' (FDE) to 'u_adder/GenOcp[3].GenBiasAccu.pe_bias_reg[27]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[3].GenBiasAccu.pe_bias_reg[27]' (FDE) to 'u_adder/GenOcp[3].GenBiasAccu.pe_bias_reg[28]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[4].GenBiasAccu.pe_bias_reg[25]' (FDE) to 'u_adder/GenOcp[4].GenBiasAccu.pe_bias_reg[26]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[4].GenBiasAccu.pe_bias_reg[26]' (FDE) to 'u_adder/GenOcp[4].GenBiasAccu.pe_bias_reg[27]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[4].GenBiasAccu.pe_bias_reg[27]' (FDE) to 'u_adder/GenOcp[4].GenBiasAccu.pe_bias_reg[28]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[5].GenBiasAccu.pe_bias_reg[25]' (FDE) to 'u_adder/GenOcp[5].GenBiasAccu.pe_bias_reg[26]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[5].GenBiasAccu.pe_bias_reg[26]' (FDE) to 'u_adder/GenOcp[5].GenBiasAccu.pe_bias_reg[27]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[5].GenBiasAccu.pe_bias_reg[27]' (FDE) to 'u_adder/GenOcp[5].GenBiasAccu.pe_bias_reg[28]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[6].GenBiasAccu.pe_bias_reg[25]' (FDE) to 'u_adder/GenOcp[6].GenBiasAccu.pe_bias_reg[26]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[6].GenBiasAccu.pe_bias_reg[26]' (FDE) to 'u_adder/GenOcp[6].GenBiasAccu.pe_bias_reg[27]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[6].GenBiasAccu.pe_bias_reg[27]' (FDE) to 'u_adder/GenOcp[6].GenBiasAccu.pe_bias_reg[28]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[7].GenBiasAccu.pe_bias_reg[25]' (FDE) to 'u_adder/GenOcp[7].GenBiasAccu.pe_bias_reg[26]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[7].GenBiasAccu.pe_bias_reg[26]' (FDE) to 'u_adder/GenOcp[7].GenBiasAccu.pe_bias_reg[27]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[7].GenBiasAccu.pe_bias_reg[27]' (FDE) to 'u_adder/GenOcp[7].GenBiasAccu.pe_bias_reg[28]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[0].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[25]' (FD) to 'u_adder/GenOcp[0].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[0].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[26]' (FD) to 'u_adder/GenOcp[0].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[0].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]' (FD) to 'u_adder/GenOcp[0].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[28]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[1].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[25]' (FD) to 'u_adder/GenOcp[1].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[1].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[26]' (FD) to 'u_adder/GenOcp[1].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[1].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]' (FD) to 'u_adder/GenOcp[1].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[28]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[2].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[25]' (FD) to 'u_adder/GenOcp[2].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[2].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[26]' (FD) to 'u_adder/GenOcp[2].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[2].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]' (FD) to 'u_adder/GenOcp[2].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[28]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[3].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[25]' (FD) to 'u_adder/GenOcp[3].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[3].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[26]' (FD) to 'u_adder/GenOcp[3].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[3].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]' (FD) to 'u_adder/GenOcp[3].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[28]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[4].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[25]' (FD) to 'u_adder/GenOcp[4].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[4].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[26]' (FD) to 'u_adder/GenOcp[4].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[4].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]' (FD) to 'u_adder/GenOcp[4].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[28]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[5].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[25]' (FD) to 'u_adder/GenOcp[5].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[5].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[26]' (FD) to 'u_adder/GenOcp[5].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[5].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]' (FD) to 'u_adder/GenOcp[5].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[28]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[6].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[25]' (FD) to 'u_adder/GenOcp[6].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[6].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[26]' (FD) to 'u_adder/GenOcp[6].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[6].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]' (FD) to 'u_adder/GenOcp[6].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[28]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[7].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[25]' (FD) to 'u_adder/GenOcp[7].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[7].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[26]' (FD) to 'u_adder/GenOcp[7].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[7].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]' (FD) to 'u_adder/GenOcp[7].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[28]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[0].u_adder/GenPP[2].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[25]' (FD) to 'u_adder/GenOcp[0].u_adder/GenPP[2].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[0].u_adder/GenPP[2].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[26]' (FD) to 'u_adder/GenOcp[0].u_adder/GenPP[2].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[0].u_adder/GenPP[2].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]' (FD) to 'u_adder/GenOcp[0].u_adder/GenPP[2].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[28]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[1].u_adder/GenPP[2].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[25]' (FD) to 'u_adder/GenOcp[1].u_adder/GenPP[2].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[1].u_adder/GenPP[2].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[26]' (FD) to 'u_adder/GenOcp[1].u_adder/GenPP[2].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[1].u_adder/GenPP[2].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]' (FD) to 'u_adder/GenOcp[1].u_adder/GenPP[2].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[28]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[2].u_adder/GenPP[2].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[25]' (FD) to 'u_adder/GenOcp[2].u_adder/GenPP[2].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[2].u_adder/GenPP[2].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[26]' (FD) to 'u_adder/GenOcp[2].u_adder/GenPP[2].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[2].u_adder/GenPP[2].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]' (FD) to 'u_adder/GenOcp[2].u_adder/GenPP[2].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[28]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[3].u_adder/GenPP[2].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[25]' (FD) to 'u_adder/GenOcp[3].u_adder/GenPP[2].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[3].u_adder/GenPP[2].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[26]' (FD) to 'u_adder/GenOcp[3].u_adder/GenPP[2].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[3].u_adder/GenPP[2].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]' (FD) to 'u_adder/GenOcp[3].u_adder/GenPP[2].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[28]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[4].u_adder/GenPP[2].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[25]' (FD) to 'u_adder/GenOcp[4].u_adder/GenPP[2].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[4].u_adder/GenPP[2].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[26]' (FD) to 'u_adder/GenOcp[4].u_adder/GenPP[2].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[4].u_adder/GenPP[2].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]' (FD) to 'u_adder/GenOcp[4].u_adder/GenPP[2].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[28]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[5].u_adder/GenPP[2].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[25]' (FD) to 'u_adder/GenOcp[5].u_adder/GenPP[2].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[5].u_adder/GenPP[2].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[26]' (FD) to 'u_adder/GenOcp[5].u_adder/GenPP[2].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[5].u_adder/GenPP[2].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]' (FD) to 'u_adder/GenOcp[5].u_adder/GenPP[2].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[28]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[6].u_adder/GenPP[2].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[25]' (FD) to 'u_adder/GenOcp[6].u_adder/GenPP[2].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[6].u_adder/GenPP[2].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[26]' (FD) to 'u_adder/GenOcp[6].u_adder/GenPP[2].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[6].u_adder/GenPP[2].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]' (FD) to 'u_adder/GenOcp[6].u_adder/GenPP[2].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[28]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[7].u_adder/GenPP[2].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[25]' (FD) to 'u_adder/GenOcp[7].u_adder/GenPP[2].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[7].u_adder/GenPP[2].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[26]' (FD) to 'u_adder/GenOcp[7].u_adder/GenPP[2].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[7].u_adder/GenPP[2].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]' (FD) to 'u_adder/GenOcp[7].u_adder/GenPP[2].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[28]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[0].u_adder/GenPP[3].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[25]' (FD) to 'u_adder/GenOcp[0].u_adder/GenPP[3].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[0].u_adder/GenPP[3].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[26]' (FD) to 'u_adder/GenOcp[0].u_adder/GenPP[3].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[0].u_adder/GenPP[3].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]' (FD) to 'u_adder/GenOcp[0].u_adder/GenPP[3].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[28]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[1].u_adder/GenPP[3].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[25]' (FD) to 'u_adder/GenOcp[1].u_adder/GenPP[3].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[1].u_adder/GenPP[3].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[26]' (FD) to 'u_adder/GenOcp[1].u_adder/GenPP[3].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[1].u_adder/GenPP[3].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]' (FD) to 'u_adder/GenOcp[1].u_adder/GenPP[3].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[28]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[2].u_adder/GenPP[3].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[25]' (FD) to 'u_adder/GenOcp[2].u_adder/GenPP[3].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[2].u_adder/GenPP[3].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[26]' (FD) to 'u_adder/GenOcp[2].u_adder/GenPP[3].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[2].u_adder/GenPP[3].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]' (FD) to 'u_adder/GenOcp[2].u_adder/GenPP[3].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[28]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[3].u_adder/GenPP[3].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[25]' (FD) to 'u_adder/GenOcp[3].u_adder/GenPP[3].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[3].u_adder/GenPP[3].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[26]' (FD) to 'u_adder/GenOcp[3].u_adder/GenPP[3].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[3].u_adder/GenPP[3].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]' (FD) to 'u_adder/GenOcp[3].u_adder/GenPP[3].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[28]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[4].u_adder/GenPP[3].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[25]' (FD) to 'u_adder/GenOcp[4].u_adder/GenPP[3].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'GenPtGrp[2].u_routing/AssignBkSelBinary[1].GenOnehot2BinaryPP4.bk_sel_binary_reg[1][1:0]' into 'GenPtGrp[2].u_routing/AssignBkSelBinary[0].GenOnehot2BinaryPP4.bk_sel_binary_reg[0][1:0]' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:16330]
INFO: [Synth 8-4471] merging register 'GenPtGrp[2].u_routing/AssignBkSelBinary[2].GenOnehot2BinaryPP4.bk_sel_binary_reg[2][1:0]' into 'GenPtGrp[2].u_routing/AssignBkSelBinary[0].GenOnehot2BinaryPP4.bk_sel_binary_reg[0][1:0]' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:16330]
INFO: [Synth 8-4471] merging register 'GenPtGrp[2].u_routing/AssignBkSelBinary[3].GenOnehot2BinaryPP4.bk_sel_binary_reg[3][1:0]' into 'GenPtGrp[2].u_routing/AssignBkSelBinary[0].GenOnehot2BinaryPP4.bk_sel_binary_reg[0][1:0]' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:16330]
INFO: [Synth 8-4471] merging register 'GenPtGrp[3].u_routing/AssignBkSelBinary[0].GenOnehot2BinaryPP4.bk_sel_binary_reg[0][1:0]' into 'GenPtGrp[2].u_routing/AssignBkSelBinary[0].GenOnehot2BinaryPP4.bk_sel_binary_reg[0][1:0]' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:16330]
INFO: [Synth 8-4471] merging register 'GenPtGrp[3].u_routing/AssignBkSelBinary[1].GenOnehot2BinaryPP4.bk_sel_binary_reg[1][1:0]' into 'GenPtGrp[2].u_routing/AssignBkSelBinary[0].GenOnehot2BinaryPP4.bk_sel_binary_reg[0][1:0]' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:16330]
INFO: [Synth 8-4471] merging register 'GenPtGrp[3].u_routing/AssignBkSelBinary[2].GenOnehot2BinaryPP4.bk_sel_binary_reg[2][1:0]' into 'GenPtGrp[2].u_routing/AssignBkSelBinary[0].GenOnehot2BinaryPP4.bk_sel_binary_reg[0][1:0]' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:16330]
INFO: [Synth 8-4471] merging register 'GenPtGrp[3].u_routing/AssignBkSelBinary[3].GenOnehot2BinaryPP4.bk_sel_binary_reg[3][1:0]' into 'GenPtGrp[2].u_routing/AssignBkSelBinary[0].GenOnehot2BinaryPP4.bk_sel_binary_reg[0][1:0]' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:16330]
INFO: [Synth 8-4471] merging register 'GenPtGrp[2].u_routing/GenBgAddr[0].GenBgBkAddrNN.GenBgBkAddr[1].bgbk_addr_reg[1][10:0]' into 'GenPtGrp[2].u_routing/GenBgAddr[0].GenBgBkAddrNN.GenBgBkAddr[0].bgbk_addr_reg[0][10:0]' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:16411]
INFO: [Synth 8-4471] merging register 'GenPtGrp[2].u_routing/GenBgAddr[0].GenBgBkAddrNN.GenBgBkAddr[2].bgbk_addr_reg[2][10:0]' into 'GenPtGrp[2].u_routing/GenBgAddr[0].GenBgBkAddrNN.GenBgBkAddr[0].bgbk_addr_reg[0][10:0]' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:16411]
INFO: [Synth 8-4471] merging register 'GenPtGrp[2].u_routing/GenBgAddr[0].GenBgBkAddrNN.GenBgBkAddr[3].bgbk_addr_reg[3][10:0]' into 'GenPtGrp[2].u_routing/GenBgAddr[0].GenBgBkAddrNN.GenBgBkAddr[0].bgbk_addr_reg[0][10:0]' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:16411]
INFO: [Synth 8-4471] merging register 'GenPtGrp[3].u_routing/GenBgAddr[0].GenBgBkAddrNN.GenBgBkAddr[1].bgbk_addr_reg[1][10:0]' into 'GenPtGrp[3].u_routing/GenBgAddr[0].GenBgBkAddrNN.GenBgBkAddr[0].bgbk_addr_reg[0][10:0]' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:16411]
INFO: [Synth 8-4471] merging register 'GenPtGrp[3].u_routing/GenBgAddr[0].GenBgBkAddrNN.GenBgBkAddr[2].bgbk_addr_reg[2][10:0]' into 'GenPtGrp[3].u_routing/GenBgAddr[0].GenBgBkAddrNN.GenBgBkAddr[0].bgbk_addr_reg[0][10:0]' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:16411]
INFO: [Synth 8-4471] merging register 'GenPtGrp[3].u_routing/GenBgAddr[0].GenBgBkAddrNN.GenBgBkAddr[3].bgbk_addr_reg[3][10:0]' into 'GenPtGrp[3].u_routing/GenBgAddr[0].GenBgBkAddrNN.GenBgBkAddr[0].bgbk_addr_reg[0][10:0]' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:16411]
INFO: [Synth 8-4471] merging register 'GenPtGrp[0].AssignBk[0].pt_bk_rden_reg[0][0:0]' into 'GenPtGrp[0].u_routing/bk_sel_reg[0:0]' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:16047]
INFO: [Synth 8-4471] merging register 'instr_subidx_reg[2:0]' into 'instr_subidx_reg[2:0]' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:22692]
INFO: [Synth 8-5544] ROM "sub_instr_num0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-6904] The RAM "\m_scheduler_top/m_scheduler_thdl /m_lctrl/dpdby_ir_reg" of size (depth=16 x width=4) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-4471] merging register 'GenPtGrp[2].u_routing/GenPgN.u_axi_rs/mode2.aresetn_d_reg' into 'GenPtGrp[1].u_routing/GenPgN.u_axi_rs/mode2.aresetn_d_reg' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:6492]
INFO: [Synth 8-4471] merging register 'GenPtGrp[3].u_routing/GenPgN.u_axi_rs/mode2.aresetn_d_reg' into 'GenPtGrp[1].u_routing/GenPgN.u_axi_rs/mode2.aresetn_d_reg' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:6492]
INFO: [Synth 8-4471] merging register 'GenPtGrp[3].u_routing/GenBgbkDlyNN.GenBgbkDly[1].u_dly_bgbk/BIT[0].D0.d_r_reg[0][1:0]' into 'GenPtGrp[2].u_routing/GenBgbkDlyNN.GenBgbkDly[1].u_dly_bgbk/BIT[0].D0.d_r_reg[0][1:0]' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:6620]
INFO: [Synth 8-4471] merging register 'GenPtGrp[3].u_routing/GenBgbkDlyNN.GenBgbkDly[1].u_dly_bgbk/BIT[1].DX.d_r_reg[1][1:0]' into 'GenPtGrp[2].u_routing/GenBgbkDlyNN.GenBgbkDly[1].u_dly_bgbk/BIT[1].DX.d_r_reg[1][1:0]' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:6627]
INFO: [Synth 8-4471] merging register 'GenPtGrp[3].u_routing/GenBgbkDlyNN.GenBgbkDly[1].u_dly_bgbk/BIT[2].DX.d_r_reg[2][1:0]' into 'GenPtGrp[2].u_routing/GenBgbkDlyNN.GenBgbkDly[1].u_dly_bgbk/BIT[2].DX.d_r_reg[2][1:0]' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:6627]
INFO: [Synth 8-4471] merging register 'GenPtGrp[3].u_routing/GenBgbkDlyNN.GenBgbkDly[1].u_dly_bgbk/BIT[3].DX.d_r_reg[3][1:0]' into 'GenPtGrp[2].u_routing/GenBgbkDlyNN.GenBgbkDly[1].u_dly_bgbk/BIT[3].DX.d_r_reg[3][1:0]' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:6627]
INFO: [Synth 8-4471] merging register 'GenPtGrp[3].u_routing/GenBgbkDlyNN.GenBgbkDly[1].u_dly_bgbk/BIT[4].DX.d_r_reg[4][1:0]' into 'GenPtGrp[2].u_routing/GenBgbkDlyNN.GenBgbkDly[1].u_dly_bgbk/BIT[4].DX.d_r_reg[4][1:0]' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:6627]
WARNING: [Synth 8-3936] Found unconnected internal register 'GenPtGrp[1].u_routing/GenPgN.u_axi_rs/mode2.storage_data_reg' and it is trimmed from '56' to '55' bits. [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:6502]
INFO: [Synth 8-4471] merging register 'GenPtGrp[1].u_routing/AssignBkSelBinary[0].GenOnehot2BinaryPT1.bk_sel_binary_reg[0][3:0]' into 'GenPtGrp[0].u_routing/AssignBkSelBinary[0].GenOnehot2BinaryPT1.bk_sel_binary_reg[0][3:0]' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:17299]
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[63] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[62] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[61] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[60] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[59] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[58] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[57] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[56] driven by constant 1
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[55] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[54] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[53] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[52] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[51] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[50] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[49] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[48] driven by constant 1
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[47] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[46] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[45] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[44] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[43] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[42] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[41] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[40] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[39] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[38] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[37] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[36] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[35] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[34] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[33] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[32] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[31] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[30] driven by constant 1
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[29] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[28] driven by constant 1
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[27] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[26] driven by constant 1
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[25] driven by constant 1
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[24] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[23] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[22] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[21] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[20] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[19] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[18] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[17] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[16] driven by constant 1
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[15] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[14] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[13] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[12] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[11] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[10] driven by constant 1
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[9] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[8] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[7] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[6] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[5] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[4] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[3] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[2] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[1] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[0] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6904] The RAM "\m_scheduler_top/m_scheduler_thdl /m_lctrl/dpdby_ir_reg" of size (depth=16 x width=4) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "\m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[0].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "\m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[0].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM "\m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[0].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "\m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[1].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "\m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[1].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM "\m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[1].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "\m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[2].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "\m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[2].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM "\m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[2].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "\m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[3].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "\m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[3].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM "\m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[3].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "\m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[4].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "\m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[4].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM "\m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[4].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "\m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[5].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "\m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[5].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM "\m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[5].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "\m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[6].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "\m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[6].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM "\m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[6].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "\m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[7].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "\m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[7].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM "\m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[7].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "\m_buf_top/u_buf_wrapper/u_weights_buf/unpack_ram_addr[0].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "\m_buf_top/u_buf_wrapper/u_weights_buf/unpack_ram_addr[0].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM "\m_buf_top/u_buf_wrapper/u_weights_buf/unpack_ram_addr[0].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "\m_buf_top/u_buf_wrapper/u_weights_buf/unpack_ram_addr[1].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "\m_buf_top/u_buf_wrapper/u_weights_buf/unpack_ram_addr[1].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM "\m_buf_top/u_buf_wrapper/u_weights_buf/unpack_ram_addr[1].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "\m_buf_top/u_buf_wrapper/u_weights_buf/unpack_ram_addr[2].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "\m_buf_top/u_buf_wrapper/u_weights_buf/unpack_ram_addr[2].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM "\m_buf_top/u_buf_wrapper/u_weights_buf/unpack_ram_addr[2].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "\m_buf_top/u_buf_wrapper/u_weights_buf/unpack_ram_addr[3].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "\m_buf_top/u_buf_wrapper/u_weights_buf/unpack_ram_addr[3].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM "\m_buf_top/u_buf_wrapper/u_weights_buf/unpack_ram_addr[3].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "\m_buf_top/u_buf_wrapper/u_weights_buf/unpack_ram_addr[4].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "\m_buf_top/u_buf_wrapper/u_weights_buf/unpack_ram_addr[4].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM "\m_buf_top/u_buf_wrapper/u_weights_buf/unpack_ram_addr[4].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "\m_buf_top/u_buf_wrapper/u_weights_buf/unpack_ram_addr[5].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "\m_buf_top/u_buf_wrapper/u_weights_buf/unpack_ram_addr[5].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM "\m_buf_top/u_buf_wrapper/u_weights_buf/unpack_ram_addr[5].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "\m_buf_top/u_buf_wrapper/u_weights_buf/unpack_ram_addr[6].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "\m_buf_top/u_buf_wrapper/u_weights_buf/unpack_ram_addr[6].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM "\m_buf_top/u_buf_wrapper/u_weights_buf/unpack_ram_addr[6].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "\m_buf_top/u_buf_wrapper/u_weights_buf/unpack_ram_addr[7].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "\m_buf_top/u_buf_wrapper/u_weights_buf/unpack_ram_addr[7].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM "\m_buf_top/u_buf_wrapper/u_weights_buf/unpack_ram_addr[7].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "\m_buf_top/u_buf_wrapper/u_weights_buf/unpack_ram_addr[8].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "\m_buf_top/u_buf_wrapper/u_weights_buf/unpack_ram_addr[8].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM "\m_buf_top/u_buf_wrapper/u_weights_buf/unpack_ram_addr[8].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "\m_buf_top/u_buf_wrapper/u_bias_buf/unpack_ram_addr[0].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "\m_buf_top/u_buf_wrapper/u_bias_buf/unpack_ram_addr[0].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM "\m_buf_top/u_buf_wrapper/u_bias_buf/unpack_ram_addr[0].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m_buf_top/u_img_bkrd /\GenPtGrp[2].u_routing/AssignBkSelBinary[0].GenOnehot2BinaryPP4.bk_sel_binary_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m_buf_top/u_img_bkwr /\GenPtGrp[3].u_routing /\AssignBkSelBinary[0].GenOnehot2BinaryPT1.bk_sel_binary_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m_buf_top/u_img_bkwr /\GenPtGrp[2].u_routing /\AssignBkSelBinary[0].GenOnehot2BinaryPT1.bk_sel_binary_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m_buf_top/u_img_bkwr /\GenPtGrp[1].u_routing /\AssignBkSelBinary[0].GenOnehot2BinaryPT1.bk_sel_binary_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m_buf_top/u_img_bkwr /\GenPtGrp[0].u_routing /\AssignBkSelBinary[0].GenOnehot2BinaryPT1.bk_sel_binary_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m_buf_top/u_wgt_bkwr/GenPtGrp[0].u_routing/AssignBkSelBinary[0].GenOnehot2BinaryPT1.bk_sel_binary_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m_scheduler_top/m_thread_ctrl/thdl_suspend_req_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m_buf_top/u_bias_bkrd/GenPtGrp[1].u_routing/GenPgN.u_axi_rs/mode2.storage_data_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\m_buf_top/u_bias_bkwr/GenPtGrp[1].u_routing/GenPgN.u_axi_rs/mode2.storage_data_reg[75] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m_buf_top/u_bias_bkwr/GenPtGrp[1].u_routing/GenPgN.u_axi_rs/mode2.storage_data_reg[76] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\m_buf_top/u_wgt_bkwr/GenPtGrp[1].u_routing/GenPgN.u_axi_rs/mode2.storage_data_reg[75] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\m_buf_top/u_img_bkwr /\GenPtGrp[2].u_routing /\GenPgN.u_axi_rs/mode2.storage_data_reg[75] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\m_buf_top/u_img_bkwr /\GenPtGrp[3].u_routing /\GenPgN.u_axi_rs/mode2.storage_data_reg[75] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m_scheduler_top/m_scheduler_thdl /m_lctrl/exec_done_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m_scheduler_top/m_scheduler_thdl /\m_profiler/exec_cycle_l_r_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m_scheduler_top/m_scheduler_thdl /m_pctrl/thd_is_suspended_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m_scheduler_top/m_scheduler_thdl /m_cctrl/thd_is_suspended_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m_scheduler_top/m_scheduler_thdl /m_lctrl/thd_is_suspended_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m_scheduler_top/m_scheduler_thdl /m_sctrl/thd_is_suspended_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m_scheduler_top/m_scheduler_thdl /m_sctrl/\m_axis_cmd_tdata_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m_scheduler_top/m_scheduler_thdl /m_sctrl/\m_axis_cmd_tdata_reg[222] )
INFO: [Synth 8-4471] merging register 'u_alu_ele_parser/rd_a_jump_bk_r_reg[1:0]' into 'u_alu_ele_parser/rd_a_jump_bk_r_reg[1:0]' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:27780]
INFO: [Synth 8-4471] merging register 'u_alu_ele_parser/rd_a_jump_bk_r_reg[1:0]' into 'u_alu_ele_parser/rd_a_jump_bk_r_reg[1:0]' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:27780]
INFO: [Synth 8-4471] merging register 'u_alu_ele_parser/rd_bank_id_r_reg[2:0]' into 'u_alu_ele_parser/rd_bank_id_r_reg[2:0]' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:27777]
INFO: [Synth 8-4471] merging register 'u_alu_ele_parser/rd_bank_id_r_reg[2:0]' into 'u_alu_ele_parser/rd_bank_id_r_reg[2:0]' [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:27777]
WARNING: [Synth 8-3936] Found unconnected internal register 'en_dly_reg' and it is trimmed from '3' to '2' bits. [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:29333]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m_alu_top/u_alu_parser/\u_alu_mac_parser/reg_pad_type_r_reg[1] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m_alu_top/u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[7].gen_pp[0].Gen10x10.u_mult_dsp/inm_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m_alu_top/u_alu_parser/\u_alu_mac_parser/reg_nl_relu6_r_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m_alu_top/u_alu_parser/\u_alu_mac_parser/reg_res_jump_wr_r_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m_alu_top/u_alu_img_reader/\u_pad_mask/GenInitCoorH[0].pix_base_coor_h_r_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_axi_status_r_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m_alu_top/u_alu_parser/\reg_nl_relu6_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m_alu_top/u_alu_img_reader/\u_pad_mask/GenCoorH[0].coor_h_r_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m_alu_top/u_alu_parser/\reg_res_bid_vpp_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m_alu_top/u_alu_ele_reader/\vpp0_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m_alu_top/\u_alu_writer_gen[0].u_alu_writer /\reg_wr_port_vpp0_d_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (m_alu_top/u_alu_parser/\reg_nl_relu6_reg[6] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:24 ; elapsed = 00:02:53 . Memory (MB): peak = 2814.965 ; gain = 1347.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+-------------------+------------+---------------+----------------+
|Module Name        | RTL Object | Depth x Width | Implemented As | 
+-------------------+------------+---------------+----------------+
|hamming_weight_c63 | r          | 64x3          | LUT            | 
+-------------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping Report (see note below)
+-----------------------------------------------------------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                                      | RTL Object            | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-----------------------------------------------------------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|\m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[0].u_ram      | gen_bram_dram.ram_reg | 2 K x 64(READ_FIRST)   | W |   | 2 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2,1,1           | 
|\m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[1].u_ram      | gen_bram_dram.ram_reg | 2 K x 64(READ_FIRST)   | W |   | 2 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2,1,1           | 
|\m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[2].u_ram      | gen_bram_dram.ram_reg | 2 K x 64(READ_FIRST)   | W |   | 2 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2,1,1           | 
|\m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[3].u_ram      | gen_bram_dram.ram_reg | 2 K x 64(READ_FIRST)   | W |   | 2 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2,1,1           | 
|\m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[4].u_ram      | gen_bram_dram.ram_reg | 2 K x 64(READ_FIRST)   | W |   | 2 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2,1,1           | 
|\m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[5].u_ram      | gen_bram_dram.ram_reg | 2 K x 64(READ_FIRST)   | W |   | 2 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2,1,1           | 
|\m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[6].u_ram      | gen_bram_dram.ram_reg | 2 K x 64(READ_FIRST)   | W |   | 2 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2,1,1           | 
|\m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[7].u_ram      | gen_bram_dram.ram_reg | 2 K x 64(READ_FIRST)   | W |   | 2 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2,1,1           | 
|\m_buf_top/u_buf_wrapper/u_weights_buf/unpack_ram_addr[0].u_ram  | gen_bram_dram.ram_reg | 2 K x 64(READ_FIRST)   | W |   | 2 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2,1,1           | 
|\m_buf_top/u_buf_wrapper/u_weights_buf/unpack_ram_addr[1].u_ram  | gen_bram_dram.ram_reg | 2 K x 64(READ_FIRST)   | W |   | 2 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2,1,1           | 
|\m_buf_top/u_buf_wrapper/u_weights_buf/unpack_ram_addr[2].u_ram  | gen_bram_dram.ram_reg | 2 K x 64(READ_FIRST)   | W |   | 2 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2,1,1           | 
|\m_buf_top/u_buf_wrapper/u_weights_buf/unpack_ram_addr[3].u_ram  | gen_bram_dram.ram_reg | 2 K x 64(READ_FIRST)   | W |   | 2 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2,1,1           | 
|\m_buf_top/u_buf_wrapper/u_weights_buf/unpack_ram_addr[4].u_ram  | gen_bram_dram.ram_reg | 2 K x 64(READ_FIRST)   | W |   | 2 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2,1,1           | 
|\m_buf_top/u_buf_wrapper/u_weights_buf/unpack_ram_addr[5].u_ram  | gen_bram_dram.ram_reg | 2 K x 64(READ_FIRST)   | W |   | 2 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2,1,1           | 
|\m_buf_top/u_buf_wrapper/u_weights_buf/unpack_ram_addr[6].u_ram  | gen_bram_dram.ram_reg | 2 K x 64(READ_FIRST)   | W |   | 2 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2,1,1           | 
|\m_buf_top/u_buf_wrapper/u_weights_buf/unpack_ram_addr[7].u_ram  | gen_bram_dram.ram_reg | 2 K x 64(READ_FIRST)   | W |   | 2 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2,1,1           | 
|\m_buf_top/u_buf_wrapper/u_weights_buf/unpack_ram_addr[8].u_ram  | gen_bram_dram.ram_reg | 2 K x 64(READ_FIRST)   | W |   | 2 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2,1,1           | 
|\m_buf_top/u_buf_wrapper/u_bias_buf/unpack_ram_addr[0].u_ram     | gen_bram_dram.ram_reg | 2 K x 64(READ_FIRST)   | W |   | 2 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2,1,1           | 
+-----------------------------------------------------------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------+----------------------+----------------+
|Module Name                                                                                                                       | RTL Object                                                                                                | Inference      | Size (Depth x Width) | Primitives     | 
+----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------+----------------------+----------------+
|\state_machines[0].u_wrfifo_img /\GenLoadN.u_fifo_load_wr_img/m_ram                                                               | gen_bram_dram.ram_reg                                                                                     | User Attribute | 128 x 78             | RAM64M8 x 24   | 
|\state_machines[1].u_wrfifo_img /\GenLoadN.u_fifo_load_wr_img/m_ram                                                               | gen_bram_dram.ram_reg                                                                                     | User Attribute | 128 x 78             | RAM64M8 x 24   | 
|\state_machines[1].u_wrfifo_wgt /\GenLoadN.u_fifo_load_wr_img/m_ram                                                               | gen_bram_dram.ram_reg                                                                                     | User Attribute | 64 x 79              | RAM64M8 x 12   | 
|\state_machines[1].u_wrfifo_bias /\GenLoadN.u_fifo_load_wr_img/m_ram                                                              | gen_bram_dram.ram_reg                                                                                     | User Attribute | 32 x 76              | RAM32M16 x 6   | 
|\state_machines[1].u_wrfifo_mean /\GenLoadN.u_fifo_load_wr_img/m_ram                                                              | gen_bram_dram.ram_reg                                                                                     | User Attribute | 32 x 70              | RAM32M16 x 5   | 
|top_i/\hier_dpu/DPUCZDX8G /inst/m_buf_writeri_3/u_ddr_reader/\gen_state_machine[0].u_fifo_data_last/m_ram                         | gen_bram_dram.ram_reg                                                                                     | User Attribute | 8 x 12               | RAM32M16 x 1   | 
|top_i/\hier_dpu/DPUCZDX8G /inst/m_buf_writeri_3/u_ddr_reader/\gen_state_machine[1].u_fifo_data_last/m_ram                         | gen_bram_dram.ram_reg                                                                                     | User Attribute | 8 x 12               | RAM32M16 x 1   | 
|top_i/\hier_dpu/DPUCZDX8G /inst/m_buf_writeri_3/u_cfg_buf_writer_bridge/\gen_dm_port_st_machines[0].u_cfg_fifo/m_ram              | gen_bram_dram.ram_reg                                                                                     | User Attribute | 4 x 108              | RAM32M16 x 8   | 
|top_i/\hier_dpu/DPUCZDX8G /inst/m_buf_writeri_3/u_cfg_buf_writer_bridge/\gen_dm_port_st_machines[1].u_cfg_fifo/m_ram              | gen_bram_dram.ram_reg                                                                                     | User Attribute | 4 x 108              | RAM32M16 x 8   | 
|save_data__GC0:/\argmax_switch_u0/u_save_argmax/fifo_u0/m_ram                                                                     | gen_bram_dram.ram_reg                                                                                     | User Attribute | 32 x 8               | RAM32M16 x 1   | 
|save_data__GC0:/\data_cmd_fifo_u0/u_cmd_fifo_0/m_ram                                                                              | gen_bram_dram.ram_reg                                                                                     | User Attribute | 8 x 137              | RAM32M16 x 10  | 
|top_i/\hier_dpu/DPUCZDX8G /inst/u_save_data_and_cmdi_12/\save_hp2_hp0[0].u_savedatafifo/m_ram                                     | gen_bram_dram.ram_reg                                                                                     | User Attribute | 32 x 144             | RAM32M16 x 11  | 
|top_i/\hier_dpu/DPUCZDX8G /inst/u_save_data_and_cmdi_12/\save_hp2_hp0[1].u_savedatafifo/m_ram                                     | gen_bram_dram.ram_reg                                                                                     | User Attribute | 32 x 144             | RAM32M16 x 11  | 
|top_i/\hier_dpu/DPUCZDX8G /inst/m_save_topi_13/\u_save_datacmd2hp/u_cmd_fifo_0/m_ram                                              | gen_bram_dram.ram_reg                                                                                     | User Attribute | 64 x 8               | RAM64M8 x 2    | 
|top_i/\hier_dpu/DPUCZDX8G /inst/m_save_topi_13/\u_save_datacmd2hp/u_cmd_fifo_2/m_ram                                              | gen_bram_dram.ram_reg                                                                                     | User Attribute | 64 x 8               | RAM64M8 x 2    | 
|top_i/\hier_dpu/DPUCZDX8G /inst/m_conv_topi_14/\inst_ins_parser/u_insctrl/u_fifo_done/m_ram                                       | gen_bram_dram.ram_reg                                                                                     | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|top_i/\hier_dpu/DPUCZDX8G /inst/m_conv_topi_14/\inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram                            | gen_bram_dram.ram_reg                                                                                     | User Attribute | 32 x 13              | RAM32M16 x 1   | 
|\m_scheduler_top/m_scheduler_thdl /m_distribute/\instr_fifo/m_ram                                                                 | gen_bram_dram.ram_reg                                                                                     | User Attribute | 256 x 32             | RAM64M8 x 20   | 
|\m_scheduler_top/m_scheduler_thdl /m_lctrl/\gen_cmp_ptr[0].cmp_ptr_fifo/m_ram                                                     | gen_bram_dram.ram_reg                                                                                     | User Attribute | 32 x 4               | RAM32M16 x 1   | 
|\m_scheduler_top/m_scheduler_thdl /m_lctrl/\gen_cmp_ptr[1].cmp_ptr_fifo/m_ram                                                     | gen_bram_dram.ram_reg                                                                                     | User Attribute | 32 x 4               | RAM32M16 x 1   | 
|\m_scheduler_top/m_scheduler_thdl /m_lctrl/\instr_fifo/m_ram                                                                      | gen_bram_dram.ram_reg                                                                                     | User Attribute | 64 x 160             | RAM64M8 x 23   | 
|\m_scheduler_top/m_scheduler_thdl /m_lctrl                                                                                        | dpdby_ir_reg                                                                                              | Implied        | 16 x 4               | RAM32M16 x 1   | 
|\m_scheduler_top/m_scheduler_thdl /m_sctrl/\instr_fifo/m_ram                                                                      | gen_bram_dram.ram_reg                                                                                     | User Attribute | 64 x 160             | RAM64M8 x 23   | 
|\m_scheduler_top/m_scheduler_thdl /m_cctrl/\instr_fifo/m_ram                                                                      | gen_bram_dram.ram_reg                                                                                     | User Attribute | 64 x 160             | RAM64M8 x 23   | 
|\m_scheduler_top/m_scheduler_thdl /m_cctrl/\u_fifo_dpdby/m_ram                                                                    | gen_bram_dram.ram_reg                                                                                     | User Attribute | 64 x 4               | RAM64M8 x 1    | 
|\m_scheduler_top/m_scheduler_thdl /m_pctrl/\instr_fifo/m_ram                                                                      | gen_bram_dram.ram_reg                                                                                     | User Attribute | 64 x 192             | RAM64M8 x 28   | 
|\m_buf_top/GenImgDataFifo[8].u_fifo/u_axis_sync_fifo/m_ram                                                                        | gen_bram_dram.ram_reg                                                                                     | User Attribute | 32 x 64              | RAM32M16 x 5   | 
|\m_buf_top/GenImgDataFifo[9].u_fifo/u_axis_sync_fifo/m_ram                                                                        | gen_bram_dram.ram_reg                                                                                     | User Attribute | 32 x 64              | RAM32M16 x 5   | 
|m_alu_top/\u_alu_writer_gen[0].u_alu_writer /\u_fifo_alu_wr/m_ram                                                                 | gen_bram_dram.ram_reg                                                                                     | User Attribute | 64 x 79              | RAM64M8 x 12   | 
|m_alu_top/u_alu_ele_reader/\GenArFifoEna.u_arfifo/u_axis_sync_fifo/m_ram                                                          | gen_bram_dram.ram_reg                                                                                     | User Attribute | 16 x 57              | RAM32M16 x 5   | 
|m_alu_top/u_alu_img_reader/\GenArFifoEna.u_arfifo/u_axis_sync_fifo/m_ram                                                          | gen_bram_dram.ram_reg                                                                                     | User Attribute | 16 x 57              | RAM32M16 x 5   | 
|m_alu_top/u_alu_img_reader/\u_rfifo/u_axis_sync_fifo/m_ram                                                                        | gen_bram_dram.ram_reg                                                                                     | User Attribute | 32 x 12              | RAM32M16 x 1   | 
|top_i/hier_dpui_2/\hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD /\s00_couplers/auto_cc /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi  | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 72              | RAM32M16 x 6   | 
|top_i/hier_dpui_2/\hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD /\s00_couplers/auto_cc /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi  | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 146             | RAM32M16 x 11  | 
|top_i/hier_dpui_2/\hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD /\s00_couplers/auto_cc /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi  | inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg  | User Attribute | 16 x 72              | RAM32M16 x 6   | 
|top_i/hier_dpui_2/\hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD /\s00_couplers/auto_cc /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi  | inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg  | User Attribute | 16 x 134             | RAM32M16 x 10  | 
|top_i/hier_dpui_2/\hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD /\s00_couplers/auto_cc /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi  | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 72              | RAM32M16 x 6   | 
|top_i/hier_dpui_2/\hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD /\s00_couplers/auto_cc /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi  | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 146             | RAM32M16 x 11  | 
|top_i/hier_dpui_2/\hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD /\s00_couplers/auto_cc /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi  | inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg  | User Attribute | 16 x 72              | RAM32M16 x 6   | 
|top_i/hier_dpui_2/\hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD /\s00_couplers/auto_cc /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi  | inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg  | User Attribute | 16 x 134             | RAM32M16 x 10  | 
|top_i/hier_dpui_2/\hier_dpu_ghp/dpu_intc_M_AXI_LPD /\s00_couplers/auto_cc /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi      | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 72              | RAM32M16 x 6   | 
|top_i/hier_dpui_2/\hier_dpu_ghp/dpu_intc_M_AXI_LPD /\s00_couplers/auto_cc /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi      | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 38              | RAM32M16 x 3   | 
|top_i/hier_dpui_2/\hier_dpu_ghp/dpu_intc_M_AXI_LPD /\s00_couplers/auto_cc /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi      | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 5               | RAM32M16 x 1   | 
|top_i/hier_dpui_2/\hier_dpu_ghp/dpu_intc_M_AXI_LPD /\s00_couplers/auto_cc /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi      | inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg  | User Attribute | 16 x 72              | RAM32M16 x 6   | 
|top_i/hier_dpui_2/\hier_dpu_ghp/dpu_intc_M_AXI_LPD /\s00_couplers/auto_cc /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi      | inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg  | User Attribute | 16 x 38              | RAM32M16 x 3   | 
+----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+-----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name      | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|save_fetch_param | (A2*B2)'    | 13     | 11     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 1    | 0    | 
+-----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1' to pin 'zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O'
WARNING: [Synth 8-3321] set_false_path : Empty to list for constraint at line 49 of c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ip/top_rst_gen_clk_dsp_0/top_rst_gen_clk_dsp_0.xdc. [c:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/srcs/top/ip/top_rst_gen_clk_dsp_0/top_rst_gen_clk_dsp_0.xdc:49]
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:43 ; elapsed = 00:03:13 . Memory (MB): peak = 3952.859 ; gain = 2485.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5556] The block RAM "top_i/\hier_dpu/DPUCZDX8G /inst/i_15/\GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[0].u_ram /gen_bram_dram.ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "top_i/\hier_dpu/DPUCZDX8G /inst/i_15/\GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[0].u_ram /gen_bram_dram.ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "top_i/\hier_dpu/DPUCZDX8G /inst/i_15/\GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[0].u_ram /gen_bram_dram.ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM "top_i/\hier_dpu/DPUCZDX8G /inst/i_15/\GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[0].u_ram /gen_bram_dram.ram_reg"
INFO: [Synth 8-5556] The block RAM "top_i/\hier_dpu/DPUCZDX8G /inst/i_15/\GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[1].u_ram /gen_bram_dram.ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "top_i/\hier_dpu/DPUCZDX8G /inst/i_15/\GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[1].u_ram /gen_bram_dram.ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "top_i/\hier_dpu/DPUCZDX8G /inst/i_15/\GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[1].u_ram /gen_bram_dram.ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM "top_i/\hier_dpu/DPUCZDX8G /inst/i_15/\GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[1].u_ram /gen_bram_dram.ram_reg"
INFO: [Synth 8-5556] The block RAM "top_i/\hier_dpu/DPUCZDX8G /inst/i_15/\GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[2].u_ram /gen_bram_dram.ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "top_i/\hier_dpu/DPUCZDX8G /inst/i_15/\GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[2].u_ram /gen_bram_dram.ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "top_i/\hier_dpu/DPUCZDX8G /inst/i_15/\GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[2].u_ram /gen_bram_dram.ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM "top_i/\hier_dpu/DPUCZDX8G /inst/i_15/\GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[2].u_ram /gen_bram_dram.ram_reg"
INFO: [Synth 8-5556] The block RAM "top_i/\hier_dpu/DPUCZDX8G /inst/i_15/\GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[3].u_ram /gen_bram_dram.ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "top_i/\hier_dpu/DPUCZDX8G /inst/i_15/\GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[3].u_ram /gen_bram_dram.ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "top_i/\hier_dpu/DPUCZDX8G /inst/i_15/\GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[3].u_ram /gen_bram_dram.ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM "top_i/\hier_dpu/DPUCZDX8G /inst/i_15/\GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[3].u_ram /gen_bram_dram.ram_reg"
INFO: [Synth 8-5556] The block RAM "top_i/\hier_dpu/DPUCZDX8G /inst/i_15/\GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[4].u_ram /gen_bram_dram.ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "top_i/\hier_dpu/DPUCZDX8G /inst/i_15/\GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[4].u_ram /gen_bram_dram.ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "top_i/\hier_dpu/DPUCZDX8G /inst/i_15/\GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[4].u_ram /gen_bram_dram.ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM "top_i/\hier_dpu/DPUCZDX8G /inst/i_15/\GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[4].u_ram /gen_bram_dram.ram_reg"
INFO: [Synth 8-5556] The block RAM "top_i/\hier_dpu/DPUCZDX8G /inst/i_15/\GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[5].u_ram /gen_bram_dram.ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "top_i/\hier_dpu/DPUCZDX8G /inst/i_15/\GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[5].u_ram /gen_bram_dram.ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "top_i/\hier_dpu/DPUCZDX8G /inst/i_15/\GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[5].u_ram /gen_bram_dram.ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM "top_i/\hier_dpu/DPUCZDX8G /inst/i_15/\GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[5].u_ram /gen_bram_dram.ram_reg"
INFO: [Synth 8-5556] The block RAM "top_i/\hier_dpu/DPUCZDX8G /inst/i_15/\GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[6].u_ram /gen_bram_dram.ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "top_i/\hier_dpu/DPUCZDX8G /inst/i_15/\GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[6].u_ram /gen_bram_dram.ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "top_i/\hier_dpu/DPUCZDX8G /inst/i_15/\GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[6].u_ram /gen_bram_dram.ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM "top_i/\hier_dpu/DPUCZDX8G /inst/i_15/\GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[6].u_ram /gen_bram_dram.ram_reg"
INFO: [Synth 8-5556] The block RAM "top_i/\hier_dpu/DPUCZDX8G /inst/i_15/\GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[7].u_ram /gen_bram_dram.ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "top_i/\hier_dpu/DPUCZDX8G /inst/i_15/\GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[7].u_ram /gen_bram_dram.ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "top_i/\hier_dpu/DPUCZDX8G /inst/i_15/\GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[7].u_ram /gen_bram_dram.ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM "top_i/\hier_dpu/DPUCZDX8G /inst/i_15/\GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[7].u_ram /gen_bram_dram.ram_reg"
INFO: [Synth 8-5556] The block RAM "top_i/\hier_dpu/DPUCZDX8G /inst/i_15/\GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_buf_wrapper/u_weights_buf/unpack_ram_addr[0].u_ram /gen_bram_dram.ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "top_i/\hier_dpu/DPUCZDX8G /inst/i_15/\GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_buf_wrapper/u_weights_buf/unpack_ram_addr[0].u_ram /gen_bram_dram.ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "top_i/\hier_dpu/DPUCZDX8G /inst/i_15/\GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_buf_wrapper/u_weights_buf/unpack_ram_addr[0].u_ram /gen_bram_dram.ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM "top_i/\hier_dpu/DPUCZDX8G /inst/i_15/\GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_buf_wrapper/u_weights_buf/unpack_ram_addr[0].u_ram /gen_bram_dram.ram_reg"
INFO: [Synth 8-5556] The block RAM "top_i/\hier_dpu/DPUCZDX8G /inst/i_15/\GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_buf_wrapper/u_weights_buf/unpack_ram_addr[1].u_ram /gen_bram_dram.ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "top_i/\hier_dpu/DPUCZDX8G /inst/i_15/\GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_buf_wrapper/u_weights_buf/unpack_ram_addr[1].u_ram /gen_bram_dram.ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "top_i/\hier_dpu/DPUCZDX8G /inst/i_15/\GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_buf_wrapper/u_weights_buf/unpack_ram_addr[1].u_ram /gen_bram_dram.ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM "top_i/\hier_dpu/DPUCZDX8G /inst/i_15/\GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_buf_wrapper/u_weights_buf/unpack_ram_addr[1].u_ram /gen_bram_dram.ram_reg"
INFO: [Synth 8-5556] The block RAM "top_i/\hier_dpu/DPUCZDX8G /inst/i_15/\GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_buf_wrapper/u_weights_buf/unpack_ram_addr[2].u_ram /gen_bram_dram.ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "top_i/\hier_dpu/DPUCZDX8G /inst/i_15/\GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_buf_wrapper/u_weights_buf/unpack_ram_addr[2].u_ram /gen_bram_dram.ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "top_i/\hier_dpu/DPUCZDX8G /inst/i_15/\GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_buf_wrapper/u_weights_buf/unpack_ram_addr[2].u_ram /gen_bram_dram.ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM "top_i/\hier_dpu/DPUCZDX8G /inst/i_15/\GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_buf_wrapper/u_weights_buf/unpack_ram_addr[2].u_ram /gen_bram_dram.ram_reg"
INFO: [Synth 8-5556] The block RAM "top_i/\hier_dpu/DPUCZDX8G /inst/i_15/\GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_buf_wrapper/u_weights_buf/unpack_ram_addr[3].u_ram /gen_bram_dram.ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "top_i/\hier_dpu/DPUCZDX8G /inst/i_15/\GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_buf_wrapper/u_weights_buf/unpack_ram_addr[3].u_ram /gen_bram_dram.ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "top_i/\hier_dpu/DPUCZDX8G /inst/i_15/\GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_buf_wrapper/u_weights_buf/unpack_ram_addr[3].u_ram /gen_bram_dram.ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM "top_i/\hier_dpu/DPUCZDX8G /inst/i_15/\GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_buf_wrapper/u_weights_buf/unpack_ram_addr[3].u_ram /gen_bram_dram.ram_reg"
INFO: [Synth 8-5556] The block RAM "top_i/\hier_dpu/DPUCZDX8G /inst/i_15/\GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_buf_wrapper/u_weights_buf/unpack_ram_addr[4].u_ram /gen_bram_dram.ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "top_i/\hier_dpu/DPUCZDX8G /inst/i_15/\GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_buf_wrapper/u_weights_buf/unpack_ram_addr[4].u_ram /gen_bram_dram.ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "top_i/\hier_dpu/DPUCZDX8G /inst/i_15/\GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_buf_wrapper/u_weights_buf/unpack_ram_addr[4].u_ram /gen_bram_dram.ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM "top_i/\hier_dpu/DPUCZDX8G /inst/i_15/\GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_buf_wrapper/u_weights_buf/unpack_ram_addr[4].u_ram /gen_bram_dram.ram_reg"
INFO: [Synth 8-5556] The block RAM "top_i/\hier_dpu/DPUCZDX8G /inst/i_15/\GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_buf_wrapper/u_weights_buf/unpack_ram_addr[5].u_ram /gen_bram_dram.ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "top_i/\hier_dpu/DPUCZDX8G /inst/i_15/\GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_buf_wrapper/u_weights_buf/unpack_ram_addr[5].u_ram /gen_bram_dram.ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "top_i/\hier_dpu/DPUCZDX8G /inst/i_15/\GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_buf_wrapper/u_weights_buf/unpack_ram_addr[5].u_ram /gen_bram_dram.ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM "top_i/\hier_dpu/DPUCZDX8G /inst/i_15/\GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_buf_wrapper/u_weights_buf/unpack_ram_addr[5].u_ram /gen_bram_dram.ram_reg"
INFO: [Synth 8-5556] The block RAM "top_i/\hier_dpu/DPUCZDX8G /inst/i_15/\GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_buf_wrapper/u_weights_buf/unpack_ram_addr[6].u_ram /gen_bram_dram.ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "top_i/\hier_dpu/DPUCZDX8G /inst/i_15/\GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_buf_wrapper/u_weights_buf/unpack_ram_addr[6].u_ram /gen_bram_dram.ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "top_i/\hier_dpu/DPUCZDX8G /inst/i_15/\GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_buf_wrapper/u_weights_buf/unpack_ram_addr[6].u_ram /gen_bram_dram.ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM "top_i/\hier_dpu/DPUCZDX8G /inst/i_15/\GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_buf_wrapper/u_weights_buf/unpack_ram_addr[6].u_ram /gen_bram_dram.ram_reg"
INFO: [Synth 8-5556] The block RAM "top_i/\hier_dpu/DPUCZDX8G /inst/i_15/\GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_buf_wrapper/u_weights_buf/unpack_ram_addr[7].u_ram /gen_bram_dram.ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "top_i/\hier_dpu/DPUCZDX8G /inst/i_15/\GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_buf_wrapper/u_weights_buf/unpack_ram_addr[7].u_ram /gen_bram_dram.ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "top_i/\hier_dpu/DPUCZDX8G /inst/i_15/\GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_buf_wrapper/u_weights_buf/unpack_ram_addr[7].u_ram /gen_bram_dram.ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM "top_i/\hier_dpu/DPUCZDX8G /inst/i_15/\GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_buf_wrapper/u_weights_buf/unpack_ram_addr[7].u_ram /gen_bram_dram.ram_reg"
INFO: [Synth 8-5556] The block RAM "top_i/\hier_dpu/DPUCZDX8G /inst/i_15/\GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_buf_wrapper/u_weights_buf/unpack_ram_addr[8].u_ram /gen_bram_dram.ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "top_i/\hier_dpu/DPUCZDX8G /inst/i_15/\GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_buf_wrapper/u_weights_buf/unpack_ram_addr[8].u_ram /gen_bram_dram.ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "top_i/\hier_dpu/DPUCZDX8G /inst/i_15/\GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_buf_wrapper/u_weights_buf/unpack_ram_addr[8].u_ram /gen_bram_dram.ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM "top_i/\hier_dpu/DPUCZDX8G /inst/i_15/\GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_buf_wrapper/u_weights_buf/unpack_ram_addr[8].u_ram /gen_bram_dram.ram_reg"
INFO: [Synth 8-5556] The block RAM "top_i/\hier_dpu/DPUCZDX8G /inst/i_15/\GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_buf_wrapper/u_bias_buf/unpack_ram_addr[0].u_ram /gen_bram_dram.ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "top_i/\hier_dpu/DPUCZDX8G /inst/i_15/\GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_buf_wrapper/u_bias_buf/unpack_ram_addr[0].u_ram /gen_bram_dram.ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "top_i/\hier_dpu/DPUCZDX8G /inst/i_15/\GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_buf_wrapper/u_bias_buf/unpack_ram_addr[0].u_ram /gen_bram_dram.ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM "top_i/\hier_dpu/DPUCZDX8G /inst/i_15/\GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_buf_wrapper/u_bias_buf/unpack_ram_addr[0].u_ram /gen_bram_dram.ram_reg"
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:07 ; elapsed = 00:03:38 . Memory (MB): peak = 4202.137 ; gain = 2735.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+-------------------------------------------------------------------------------------------------------------------------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                                                                                                    | RTL Object            | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-------------------------------------------------------------------------------------------------------------------------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|top_i/\hier_dpu/DPUCZDX8G /inst/i_15/\GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[0].u_ram      | gen_bram_dram.ram_reg | 2 K x 64(READ_FIRST)   | W |   | 2 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2,1,1           | 
|top_i/\hier_dpu/DPUCZDX8G /inst/i_15/\GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[1].u_ram      | gen_bram_dram.ram_reg | 2 K x 64(READ_FIRST)   | W |   | 2 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2,1,1           | 
|top_i/\hier_dpu/DPUCZDX8G /inst/i_15/\GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[2].u_ram      | gen_bram_dram.ram_reg | 2 K x 64(READ_FIRST)   | W |   | 2 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2,1,1           | 
|top_i/\hier_dpu/DPUCZDX8G /inst/i_15/\GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[3].u_ram      | gen_bram_dram.ram_reg | 2 K x 64(READ_FIRST)   | W |   | 2 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2,1,1           | 
|top_i/\hier_dpu/DPUCZDX8G /inst/i_15/\GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[4].u_ram      | gen_bram_dram.ram_reg | 2 K x 64(READ_FIRST)   | W |   | 2 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2,1,1           | 
|top_i/\hier_dpu/DPUCZDX8G /inst/i_15/\GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[5].u_ram      | gen_bram_dram.ram_reg | 2 K x 64(READ_FIRST)   | W |   | 2 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2,1,1           | 
|top_i/\hier_dpu/DPUCZDX8G /inst/i_15/\GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[6].u_ram      | gen_bram_dram.ram_reg | 2 K x 64(READ_FIRST)   | W |   | 2 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2,1,1           | 
|top_i/\hier_dpu/DPUCZDX8G /inst/i_15/\GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[7].u_ram      | gen_bram_dram.ram_reg | 2 K x 64(READ_FIRST)   | W |   | 2 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2,1,1           | 
|top_i/\hier_dpu/DPUCZDX8G /inst/i_15/\GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_buf_wrapper/u_weights_buf/unpack_ram_addr[0].u_ram  | gen_bram_dram.ram_reg | 2 K x 64(READ_FIRST)   | W |   | 2 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2,1,1           | 
|top_i/\hier_dpu/DPUCZDX8G /inst/i_15/\GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_buf_wrapper/u_weights_buf/unpack_ram_addr[1].u_ram  | gen_bram_dram.ram_reg | 2 K x 64(READ_FIRST)   | W |   | 2 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2,1,1           | 
|top_i/\hier_dpu/DPUCZDX8G /inst/i_15/\GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_buf_wrapper/u_weights_buf/unpack_ram_addr[2].u_ram  | gen_bram_dram.ram_reg | 2 K x 64(READ_FIRST)   | W |   | 2 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2,1,1           | 
|top_i/\hier_dpu/DPUCZDX8G /inst/i_15/\GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_buf_wrapper/u_weights_buf/unpack_ram_addr[3].u_ram  | gen_bram_dram.ram_reg | 2 K x 64(READ_FIRST)   | W |   | 2 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2,1,1           | 
|top_i/\hier_dpu/DPUCZDX8G /inst/i_15/\GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_buf_wrapper/u_weights_buf/unpack_ram_addr[4].u_ram  | gen_bram_dram.ram_reg | 2 K x 64(READ_FIRST)   | W |   | 2 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2,1,1           | 
|top_i/\hier_dpu/DPUCZDX8G /inst/i_15/\GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_buf_wrapper/u_weights_buf/unpack_ram_addr[5].u_ram  | gen_bram_dram.ram_reg | 2 K x 64(READ_FIRST)   | W |   | 2 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2,1,1           | 
|top_i/\hier_dpu/DPUCZDX8G /inst/i_15/\GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_buf_wrapper/u_weights_buf/unpack_ram_addr[6].u_ram  | gen_bram_dram.ram_reg | 2 K x 64(READ_FIRST)   | W |   | 2 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2,1,1           | 
|top_i/\hier_dpu/DPUCZDX8G /inst/i_15/\GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_buf_wrapper/u_weights_buf/unpack_ram_addr[7].u_ram  | gen_bram_dram.ram_reg | 2 K x 64(READ_FIRST)   | W |   | 2 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2,1,1           | 
|top_i/\hier_dpu/DPUCZDX8G /inst/i_15/\GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_buf_wrapper/u_weights_buf/unpack_ram_addr[8].u_ram  | gen_bram_dram.ram_reg | 2 K x 64(READ_FIRST)   | W |   | 2 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2,1,1           | 
|top_i/\hier_dpu/DPUCZDX8G /inst/i_15/\GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_buf_wrapper/u_bias_buf/unpack_ram_addr[0].u_ram     | gen_bram_dram.ram_reg | 2 K x 64(READ_FIRST)   | W |   | 2 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2,1,1           | 
+-------------------------------------------------------------------------------------------------------------------------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+


Distributed RAM: Final Mapping Report
+----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------+----------------------+----------------+
|Module Name                                                                                                                       | RTL Object                                                                                                | Inference      | Size (Depth x Width) | Primitives     | 
+----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------+----------------------+----------------+
|\state_machines[0].u_wrfifo_img /\GenLoadN.u_fifo_load_wr_img/m_ram                                                               | gen_bram_dram.ram_reg                                                                                     | User Attribute | 128 x 78             | RAM64M8 x 24   | 
|\state_machines[1].u_wrfifo_img /\GenLoadN.u_fifo_load_wr_img/m_ram                                                               | gen_bram_dram.ram_reg                                                                                     | User Attribute | 128 x 78             | RAM64M8 x 24   | 
|\state_machines[1].u_wrfifo_wgt /\GenLoadN.u_fifo_load_wr_img/m_ram                                                               | gen_bram_dram.ram_reg                                                                                     | User Attribute | 64 x 79              | RAM64M8 x 12   | 
|\state_machines[1].u_wrfifo_bias /\GenLoadN.u_fifo_load_wr_img/m_ram                                                              | gen_bram_dram.ram_reg                                                                                     | User Attribute | 32 x 76              | RAM32M16 x 6   | 
|save_data__GC0:/\argmax_switch_u0/u_save_argmax/fifo_u0/m_ram                                                                     | gen_bram_dram.ram_reg                                                                                     | User Attribute | 32 x 8               | RAM32M16 x 1   | 
|save_data__GC0:/\data_cmd_fifo_u0/u_cmd_fifo_0/m_ram                                                                              | gen_bram_dram.ram_reg                                                                                     | User Attribute | 8 x 137              | RAM32M16 x 10  | 
|top_i/\hier_dpu/DPUCZDX8G /inst/u_save_data_and_cmdi_12/\save_hp2_hp0[0].u_savedatafifo/m_ram                                     | gen_bram_dram.ram_reg                                                                                     | User Attribute | 32 x 144             | RAM32M16 x 11  | 
|top_i/\hier_dpu/DPUCZDX8G /inst/u_save_data_and_cmdi_12/\save_hp2_hp0[1].u_savedatafifo/m_ram                                     | gen_bram_dram.ram_reg                                                                                     | User Attribute | 32 x 144             | RAM32M16 x 11  | 
|top_i/\hier_dpu/DPUCZDX8G /inst/m_save_topi_13/\u_save_datacmd2hp/u_cmd_fifo_0/m_ram                                              | gen_bram_dram.ram_reg                                                                                     | User Attribute | 64 x 8               | RAM64M8 x 2    | 
|top_i/\hier_dpu/DPUCZDX8G /inst/m_save_topi_13/\u_save_datacmd2hp/u_cmd_fifo_2/m_ram                                              | gen_bram_dram.ram_reg                                                                                     | User Attribute | 64 x 8               | RAM64M8 x 2    | 
|top_i/\hier_dpu/DPUCZDX8G /inst/m_conv_topi_14/\inst_ins_parser/u_insctrl/u_fifo_done/m_ram                                       | gen_bram_dram.ram_reg                                                                                     | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|top_i/\hier_dpu/DPUCZDX8G /inst/m_conv_topi_14/\inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram                            | gen_bram_dram.ram_reg                                                                                     | User Attribute | 32 x 13              | RAM32M16 x 1   | 
|\m_scheduler_top/m_scheduler_thdl /m_distribute/\instr_fifo/m_ram                                                                 | gen_bram_dram.ram_reg                                                                                     | User Attribute | 256 x 32             | RAM64M8 x 20   | 
|\m_scheduler_top/m_scheduler_thdl /m_lctrl/\gen_cmp_ptr[0].cmp_ptr_fifo/m_ram                                                     | gen_bram_dram.ram_reg                                                                                     | User Attribute | 32 x 4               | RAM32M16 x 1   | 
|\m_scheduler_top/m_scheduler_thdl /m_lctrl/\gen_cmp_ptr[1].cmp_ptr_fifo/m_ram                                                     | gen_bram_dram.ram_reg                                                                                     | User Attribute | 32 x 4               | RAM32M16 x 1   | 
|\m_scheduler_top/m_scheduler_thdl /m_lctrl/\instr_fifo/m_ram                                                                      | gen_bram_dram.ram_reg                                                                                     | User Attribute | 64 x 160             | RAM64M8 x 23   | 
|\m_scheduler_top/m_scheduler_thdl /m_lctrl                                                                                        | dpdby_ir_reg                                                                                              | Implied        | 16 x 4               | RAM32M16 x 1   | 
|\m_scheduler_top/m_scheduler_thdl /m_sctrl/\instr_fifo/m_ram                                                                      | gen_bram_dram.ram_reg                                                                                     | User Attribute | 64 x 160             | RAM64M8 x 23   | 
|\m_scheduler_top/m_scheduler_thdl /m_cctrl/\instr_fifo/m_ram                                                                      | gen_bram_dram.ram_reg                                                                                     | User Attribute | 64 x 160             | RAM64M8 x 23   | 
|\m_scheduler_top/m_scheduler_thdl /m_cctrl/\u_fifo_dpdby/m_ram                                                                    | gen_bram_dram.ram_reg                                                                                     | User Attribute | 64 x 4               | RAM64M8 x 1    | 
|\m_scheduler_top/m_scheduler_thdl /m_pctrl/\instr_fifo/m_ram                                                                      | gen_bram_dram.ram_reg                                                                                     | User Attribute | 64 x 192             | RAM64M8 x 28   | 
|\m_buf_top/GenImgDataFifo[8].u_fifo/u_axis_sync_fifo/m_ram                                                                        | gen_bram_dram.ram_reg                                                                                     | User Attribute | 32 x 64              | RAM32M16 x 5   | 
|\m_buf_top/GenImgDataFifo[9].u_fifo/u_axis_sync_fifo/m_ram                                                                        | gen_bram_dram.ram_reg                                                                                     | User Attribute | 32 x 64              | RAM32M16 x 5   | 
|m_alu_top/\u_alu_writer_gen[0].u_alu_writer /\u_fifo_alu_wr/m_ram                                                                 | gen_bram_dram.ram_reg                                                                                     | User Attribute | 64 x 79              | RAM64M8 x 12   | 
|m_alu_top/u_alu_ele_reader/\GenArFifoEna.u_arfifo/u_axis_sync_fifo/m_ram                                                          | gen_bram_dram.ram_reg                                                                                     | User Attribute | 16 x 57              | RAM32M16 x 5   | 
|m_alu_top/u_alu_img_reader/\GenArFifoEna.u_arfifo/u_axis_sync_fifo/m_ram                                                          | gen_bram_dram.ram_reg                                                                                     | User Attribute | 16 x 57              | RAM32M16 x 5   | 
|m_alu_top/u_alu_img_reader/\u_rfifo/u_axis_sync_fifo/m_ram                                                                        | gen_bram_dram.ram_reg                                                                                     | User Attribute | 32 x 12              | RAM32M16 x 1   | 
|top_i/\hier_dpu/DPUCZDX8G /inst/m_buf_writeri_3/u_ddr_reader/\gen_state_machine[0].u_fifo_data_last/m_ram                         | gen_bram_dram.ram_reg                                                                                     | User Attribute | 8 x 12               | RAM32M16 x 1   | 
|top_i/\hier_dpu/DPUCZDX8G /inst/m_buf_writeri_3/u_ddr_reader/\gen_state_machine[1].u_fifo_data_last/m_ram                         | gen_bram_dram.ram_reg                                                                                     | User Attribute | 8 x 12               | RAM32M16 x 1   | 
|top_i/\hier_dpu/DPUCZDX8G /inst/m_buf_writeri_3/u_cfg_buf_writer_bridge/\gen_dm_port_st_machines[0].u_cfg_fifo/m_ram              | gen_bram_dram.ram_reg                                                                                     | User Attribute | 4 x 108              | RAM32M16 x 8   | 
|top_i/\hier_dpu/DPUCZDX8G /inst/m_buf_writeri_3/u_cfg_buf_writer_bridge/\gen_dm_port_st_machines[1].u_cfg_fifo/m_ram              | gen_bram_dram.ram_reg                                                                                     | User Attribute | 4 x 108              | RAM32M16 x 8   | 
|top_i/hier_dpui_2/\hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD /\s00_couplers/auto_cc /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi  | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 72              | RAM32M16 x 6   | 
|top_i/hier_dpui_2/\hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD /\s00_couplers/auto_cc /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi  | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 146             | RAM32M16 x 11  | 
|top_i/hier_dpui_2/\hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD /\s00_couplers/auto_cc /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi  | inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg  | User Attribute | 16 x 72              | RAM32M16 x 6   | 
|top_i/hier_dpui_2/\hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD /\s00_couplers/auto_cc /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi  | inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg  | User Attribute | 16 x 134             | RAM32M16 x 10  | 
|top_i/hier_dpui_2/\hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD /\s00_couplers/auto_cc /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi  | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 72              | RAM32M16 x 6   | 
|top_i/hier_dpui_2/\hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD /\s00_couplers/auto_cc /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi  | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 146             | RAM32M16 x 11  | 
|top_i/hier_dpui_2/\hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD /\s00_couplers/auto_cc /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi  | inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg  | User Attribute | 16 x 72              | RAM32M16 x 6   | 
|top_i/hier_dpui_2/\hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD /\s00_couplers/auto_cc /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi  | inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg  | User Attribute | 16 x 134             | RAM32M16 x 10  | 
|top_i/hier_dpui_2/\hier_dpu_ghp/dpu_intc_M_AXI_LPD /\s00_couplers/auto_cc /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi      | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 72              | RAM32M16 x 6   | 
|top_i/hier_dpui_2/\hier_dpu_ghp/dpu_intc_M_AXI_LPD /\s00_couplers/auto_cc /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi      | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 38              | RAM32M16 x 3   | 
|top_i/hier_dpui_2/\hier_dpu_ghp/dpu_intc_M_AXI_LPD /\s00_couplers/auto_cc /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi      | inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg  | User Attribute | 16 x 72              | RAM32M16 x 6   | 
|top_i/hier_dpui_2/\hier_dpu_ghp/dpu_intc_M_AXI_LPD /\s00_couplers/auto_cc /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi      | inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg  | User Attribute | 16 x 38              | RAM32M16 x 3   | 
+----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:47 ; elapsed = 00:04:30 . Memory (MB): peak = 4206.617 ; gain = 2739.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[0]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[7]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[6]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[5]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[4]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[3]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[2]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[1]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[4] to constant 0
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xinlinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1242]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xinlinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1242]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xinlinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:221]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xinlinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:221]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xinlinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:221]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xinlinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:221]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xinlinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:221]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xinlinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xinlinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xinlinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xinlinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xinlinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xinlinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xinlinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xinlinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xinlinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xinlinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xinlinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xinlinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xinlinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xinlinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xinlinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xinlinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xinlinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:399]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xinlinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:399]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xinlinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:399]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xinlinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:399]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xinlinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1242]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xinlinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1242]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xinlinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:221]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xinlinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:221]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xinlinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:221]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xinlinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:221]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xinlinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:221]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xinlinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xinlinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xinlinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xinlinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xinlinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xinlinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xinlinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xinlinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xinlinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xinlinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xinlinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xinlinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xinlinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xinlinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xinlinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xinlinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xinlinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:399]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xinlinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:399]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xinlinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:399]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xinlinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:399]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xinlinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1242]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xinlinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1242]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xinlinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:221]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xinlinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:221]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xinlinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:221]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xinlinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:221]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xinlinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:221]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xinlinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xinlinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xinlinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xinlinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xinlinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xinlinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xinlinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xinlinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xinlinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xinlinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xinlinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xinlinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xinlinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:399]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xinlinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:399]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xinlinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:399]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xinlinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:399]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xinlinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xinlinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xinlinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xinlinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xinlinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:227]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xinlinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:227]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xinlinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:227]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xinlinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xinlinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xinlinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xinlinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xinlinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xinlinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xinlinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xinlinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xinlinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xinlinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xinlinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xinlinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xinlinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xinlinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xinlinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xinlinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
INFO: [Common 17-14] Message 'Synth 8-5396' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:05 ; elapsed = 00:04:48 . Memory (MB): peak = 4217.977 ; gain = 2750.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:05 ; elapsed = 00:04:49 . Memory (MB): peak = 4217.977 ; gain = 2750.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:30 ; elapsed = 00:05:14 . Memory (MB): peak = 4217.977 ; gain = 2750.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:31 ; elapsed = 00:05:15 . Memory (MB): peak = 4217.977 ; gain = 2750.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:34 ; elapsed = 00:05:18 . Memory (MB): peak = 4217.977 ; gain = 2750.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:34 ; elapsed = 00:05:18 . Memory (MB): peak = 4217.977 ; gain = 2750.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-----------------+-------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name      | RTL Name                                                                                                                            | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-----------------+-------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|DPUCZDX8G_v4_1_0 | GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/dly_ena_reg[3]                 | 4      | 6     | NO           | NO                 | YES               | 6      | 0       | 
|DPUCZDX8G_v4_1_0 | GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/argmax_switch_u0/u_save_argmax/tvalid_reg_reg[4] | 5      | 14    | NO           | NO                 | YES               | 14     | 0       | 
|DPUCZDX8G_v4_1_0 | GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_ds_sig_at_vld_pre/BIT[5].DX.d_r_reg[5][0]                                            | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|DPUCZDX8G_v4_1_0 | GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_ds_sig_at_last_pre2/BIT[4].DX.d_r_reg[4][0]                                          | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|DPUCZDX8G_v4_1_0 | GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_ds_sig_at_last_all/BIT[8].DX.d_r_reg[8][0]                                           | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|DPUCZDX8G_v4_1_0 | GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_ds_sig_soatvld_pre4/BIT[4].DX.d_r_reg[4][0]                                          | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|DPUCZDX8G_v4_1_0 | GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_ds_sig_sotbias_pre2/BIT[6].DX.d_r_reg[6][0]                                          | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|DPUCZDX8G_v4_1_0 | GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_ds_sig_accu_tvalid_pre/BIT[3].DX.d_r_reg[3][0]                                       | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|DPUCZDX8G_v4_1_0 | GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_ds_last_ch/BIT[1].DX.d_r_reg[1][0]                                    | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|DPUCZDX8G_v4_1_0 | GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkwr/GenPtGrp[0].u_routing/GenBgAddr[0].GenBgDinNN.GenBgDin[0].bgbk_data_reg[0][63]        | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|DPUCZDX8G_v4_1_0 | GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkwr/GenPtGrp[0].u_routing/GenBgAddr[0].GenBgDinNN.GenBgDin[0].bgbk_data_reg[0][47]        | 4      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|DPUCZDX8G_v4_1_0 | GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[0].u_routing/GenBgDlyNN.u_dly_bg/BIT[4].DX.d_r_reg[4][0]                     | 5      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|DPUCZDX8G_v4_1_0 | GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[0].u_routing/GenBgbkDlyNN.GenBgbkDly[0].u_dly_bgbk/BIT[5].DX.d_r_reg[5][1]   | 6      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|DPUCZDX8G_v4_1_0 | GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_wgt_bkwr/GenPtGrp[0].u_routing/GenBgAddr[0].GenBgDinNN.GenBgDin[0].bgbk_addr_reg[0][10]        | 3      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|DPUCZDX8G_v4_1_0 | GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_bias_bkrd/GenPtGrp[0].u_routing/u_dly_rvalid/BIT[2].DX.d_r_reg[2][0]                           | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|DPUCZDX8G_v4_1_0 | GenDpu0.u_dpu0/m_dpu_top/m_alu_top/start_img_r_reg[5]                                                                               | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|DPUCZDX8G_v4_1_0 | GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[1].dm_cmd_rd_ready_d4_reg                                      | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
+-----------------+-------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------------------------------+-------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                         | DSP Mapping             | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------------------+-------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dsp48ex_wrapper__parameterized2_749 | (C'+((D'+A')'*B'')')'   | 24     | 16     | 0      | 0      | 32     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized2_748 | (C'+((D'+A')'*B'')')'   | 24     | 17     | 0      | 0      | 32     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized3     | (C'+((D'+A')'*B'')')'   | 22     | 17     | 35     | 0      | 38     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized2     | (C'+((D'+A')'*B'')')'   | 24     | 17     | 29     | 0      | 32     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_745 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_744 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_743 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_742 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_741 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_740 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_739 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_738 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_737 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_736 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_735 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_734 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_733 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_732 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_731 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_730 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_729 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_728 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_727 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_726 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_725 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_724 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_723 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_722 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_721 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_720 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_719 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_718 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_717 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_716 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_715 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4     | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper                     | C'+((D'+A')'*B'')'      | 25     | 16     | 0      | 10     | 45     | 1    | 2    | 2    | 2    | 1     | 1    | 0    | 
|dsp48ex_wrapper__parameterized1_543 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_541 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_539 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_537 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_524 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_522 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_520 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_518 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_505 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_503 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_501 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_499 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_486 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_484 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_482 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_480 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_467 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_465 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_463 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_461 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_448 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_446 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_444 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_442 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_429 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_427 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_425 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_423 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_410 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_408 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_406 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1     | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_397 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_396 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_393 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_392 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_389 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_388 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_385 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_384 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_381 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_380 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_377 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_376 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_373 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_372 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_369 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_368 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_365 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_364 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_361 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_360 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_357 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_356 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_353 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_352 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_349 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_348 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_344 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_343 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_339 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_338 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_334 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_333 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_329 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_328 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_325 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_324 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_321 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_320 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_317 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_316 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_314 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_313 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_310 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_309 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_306 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_305 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_302 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_301 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_298 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_297 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_294 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_293 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_290 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_289 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_286 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_285 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_282 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_281 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_277 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_276 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_272 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_271 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_267 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0     | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|save_fetch_param                    | (A'*B')'                | 13     | 11     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 1    | 
+------------------------------------+-------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |BUFGCE_DIV      |     2|
|3     |BUFG_PS         |     2|
|4     |CARRY8          |   669|
|5     |DSP_ALU         |   134|
|8     |DSP_A_B_DATA    |   134|
|11    |DSP_C_DATA      |   134|
|13    |DSP_MULTIPLIER  |   134|
|15    |DSP_M_DATA      |   134|
|17    |DSP_OUTPUT      |   134|
|19    |DSP_PREADD      |   134|
|20    |DSP_PREADD_DATA |   134|
|23    |LUT1            |  1208|
|24    |LUT2            |  3870|
|25    |LUT3            |  8790|
|26    |LUT4            |  5028|
|27    |LUT5            |  3522|
|28    |LUT6            | 12041|
|29    |MUXF7           |   294|
|30    |MUXF8           |    14|
|31    |PLLE4_ADV       |     1|
|32    |PS8             |     1|
|33    |RAM32M          |     8|
|34    |RAM32M16        |   146|
|35    |RAM32X1D        |     3|
|36    |RAM64M          |     3|
|37    |RAM64M8         |   184|
|38    |RAM64X1D        |     6|
|39    |RAMB36E2        |    72|
|42    |SRL16           |     3|
|43    |SRL16E          |  1405|
|45    |FDCE            |   370|
|46    |FDPE            |   341|
|47    |FDR             |    12|
|48    |FDRE            | 39910|
|49    |FDSE            |   348|
|50    |IBUF            |     1|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:35 ; elapsed = 00:05:19 . Memory (MB): peak = 4217.977 ; gain = 2750.910
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3582 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:33 ; elapsed = 00:04:52 . Memory (MB): peak = 4217.977 ; gain = 2420.617
Synthesis Optimization Complete : Time (s): cpu = 00:04:35 ; elapsed = 00:05:21 . Memory (MB): peak = 4217.977 ; gain = 2750.910
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 4269.707 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1478 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 3 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkin1_ibuf 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-326] The CLKFBOUT to CLKFBIN net for instance top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst with COMPENSATION=INTERNAL is optimized away to aid design routability
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 4471.844 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 499 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 134 instances
  FDR => FDRE: 12 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 8 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 146 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 3 instances
  RAM64M => RAM64M (RAMD64E(x4)): 3 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 184 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 6 instances
  SRL16 => SRL16E: 3 instances

Synth Design complete, checksum: 2bd9aea9
INFO: [Common 17-83] Releasing license: Synthesis
591 Infos, 609 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:05:09 ; elapsed = 00:05:56 . Memory (MB): peak = 4471.844 ; gain = 4002.664
INFO: [Common 17-1381] The checkpoint 'C:/Users/Cyprien/Documents/GitHub/SII/KV260_DPU_HW_2022_2/prj/Vivado/hw/prj/KR260.runs/synth_1/top_wrapper.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 4471.844 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file top_wrapper_utilization_synth.rpt -pb top_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Nov 12 16:23:19 2025...
