{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" { { "Info" "IQCU_OPT_MODE_OVERRIDE" "Fitter Effort Standard Fit " "Mode behavior is affected by advanced setting Fitter Effort (default for this mode is Standard Fit)" {  } {  } 0 16304 "Mode behavior is affected by advanced setting %1!s! (default for this mode is %2!s!)" 0 0 "Design Software" 0 -1 1692191537315 ""}  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Fitter" 0 -1 1692191537315 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1692191537441 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "C5TB_top 5CSEBA6U23I7 " "Selected device 5CSEBA6U23I7 for design \"C5TB_top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1692191538103 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1692191538145 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1692191538145 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|ddr3_vga_top_me:ddr3_vga_top_0\|vga_pll_0002:vga_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|ddr3_vga_top_me:ddr3_vga_top_0\|vga_pll_0002:vga_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1692191538256 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK soc_system:u0\|soc_system_pll_1_cnn:pll_1_cnn\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"soc_system:u0\|soc_system_pll_1_cnn:pll_1_cnn\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1692191538325 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|dvp_ddr3_top_me:dvp_ddr3_top_0\|resize_top:resize_top_inst\|rgb2gray:rgb2gray_inst\|div_three_pll_0002:div_three_pll_inst1\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|dvp_ddr3_top_me:dvp_ddr3_top_0\|resize_top:resize_top_inst\|rgb2gray:rgb2gray_inst\|div_three_pll_0002:div_three_pll_inst1\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1692191538369 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|dvp_ddr3_top_me:dvp_ddr3_top_0\|dvp_rgb888:dvp_rgb888_inst\|div_three_pll_0002:div_three_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|dvp_ddr3_top_me:dvp_ddr3_top_0\|dvp_rgb888:dvp_rgb888_inst\|div_three_pll_0002:div_three_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1692191538433 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1692191539682 ""}
{ "Info" "IFITCC_FITCC_QIC_PARTITION_SUMMARY" "63.29 2 0 8 " "Fitter is preserving placement for 63.29 percent of the design from 2 Post-Fit partition(s) and 0 imported partition(s) of 8 total partition(s)" {  } {  } 0 171122 "Fitter is preserving placement for %1!s! percent of the design from %2!d! Post-Fit partition(s) and %3!d! imported partition(s) of %4!d! total partition(s)" 0 0 "Fitter" 0 -1 1692191551173 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1692191554559 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1692191558356 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1692191577682 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "9 s (9 global) " "Promoted 9 clocks (9 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_hub_controller:hub_controller\|altera_streaming_sld_hub_controller_core:core\|altera_streaming_sld_hub_controller_tck_generation:tck_gen\|altera_streaming_sld_hub_controller_cyclonev_altclkctrl:tck_generation.use_global_clock.use_altclkctrl.cyclonev.the_altclkctrl\|altera_streaming_sld_hub_controller_cyclonev_altclkctrl_altclkctrl:altera_streaming_sld_hub_controller_cyclonev_altclkctrl_altclkctrl_component\|sd1 0 global CLKCTRL_G12 " "soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_hub_controller:hub_controller\|altera_streaming_sld_hub_controller_core:core\|altera_streaming_sld_hub_controller_tck_generation:tck_gen\|altera_streaming_sld_hub_controller_cyclonev_altclkctrl:tck_generation.use_global_clock.use_altclkctrl.cyclonev.the_altclkctrl\|altera_streaming_sld_hub_controller_cyclonev_altclkctrl_altclkctrl:altera_streaming_sld_hub_controller_cyclonev_altclkctrl_altclkctrl_component\|sd1 with 0 fanout uses global clock CLKCTRL_G12" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1692191580979 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "soc_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out~CLKENA0 4586 global CLKCTRL_G5 " "soc_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out~CLKENA0 with 4586 fanout uses global clock CLKCTRL_G5" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1692191580979 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1692191580979 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "soc_system:u0\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out~CLKENA0 13056 global CLKCTRL_G11 " "soc_system:u0\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out~CLKENA0 with 13056 fanout uses global clock CLKCTRL_G11" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1692191580979 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1692191580979 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "soc_system:u0\|vcam_top:vcam_0\|dvp_intf:u_dvp_intf\|pclk~_wirecellCLKENA0 46 global CLKCTRL_G3 " "soc_system:u0\|vcam_top:vcam_0\|dvp_intf:u_dvp_intf\|pclk~_wirecellCLKENA0 with 46 fanout uses global clock CLKCTRL_G3" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1692191580979 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1692191580979 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "FPGA_CLK1_50~inputCLKENA0 6783 global CLKCTRL_G13 " "FPGA_CLK1_50~inputCLKENA0 with 6783 fanout uses global clock CLKCTRL_G13" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1692191580979 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "soc_system:u0\|soc_system_pll_1_cnn:pll_1_cnn\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 24969 global CLKCTRL_G14 " "soc_system:u0\|soc_system_pll_1_cnn:pll_1_cnn\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 24969 fanout uses global clock CLKCTRL_G14" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1692191580979 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|dvp_ddr3_top_me:dvp_ddr3_top_0\|dvp_rgb888:dvp_rgb888_inst\|div_three_pll_0002:div_three_pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 898 global CLKCTRL_G7 " "soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|dvp_ddr3_top_me:dvp_ddr3_top_0\|dvp_rgb888:dvp_rgb888_inst\|div_three_pll_0002:div_three_pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 898 fanout uses global clock CLKCTRL_G7" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1692191580979 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 107 global CLKCTRL_G15 " "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 with 107 fanout uses global clock CLKCTRL_G15" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1692191580979 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|ddr3_vga_top_me:ddr3_vga_top_0\|vga_pll_0002:vga_pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 1752 global CLKCTRL_G2 " "soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|ddr3_vga_top_me:ddr3_vga_top_0\|vga_pll_0002:vga_pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 1752 fanout uses global clock CLKCTRL_G2" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1692191580979 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1692191580979 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:03 " "Fitter periphery placement operations ending: elapsed time is 00:00:03" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1692191580987 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "11 " "The Timing Analyzer is analyzing 11 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1692191588282 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "C5TB_top " "Entity C5TB_top" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_nd9:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_nd9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1692191588736 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_md9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_md9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1692191588736 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_dd9:dffpipe14\|dffe15a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_dd9:dffpipe14\|dffe15a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1692191588736 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_cd9:dffpipe11\|dffe12a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_cd9:dffpipe11\|dffe12a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1692191588736 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1692191588736 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_ecq1 " "Entity dcfifo_ecq1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_kd9:dffpipe8\|dffe9a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_kd9:dffpipe8\|dffe9a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1692191588736 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_jd9:dffpipe5\|dffe6a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_jd9:dffpipe5\|dffe6a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1692191588736 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1692191588736 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_eeq1 " "Entity dcfifo_eeq1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe18\|dffe19a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe18\|dffe19a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1692191588736 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe15\|dffe16a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1692191588736 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1692191588736 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_mcq1 " "Entity dcfifo_mcq1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ld9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ld9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1692191588736 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_fd9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_fd9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1692191588736 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1692191588736 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1692191588736 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1692191588736 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1692191588736 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1692191588736 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1692191588736 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 117 *ws_dgrp\|dffpipe_id9:dffpipe18\|dffe19a* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): *ws_dgrp\|dffpipe_id9:dffpipe18\|dffe19a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "E:/intelFPGA/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "E:/intelFPGA/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1692191589082 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 117 Argument <to> is not an object ID " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "E:/intelFPGA/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "E:/intelFPGA/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1692191589082 ""}  } { { "E:/intelFPGA/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "E:/intelFPGA/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1692191589082 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 117 *ws_dgrp\|dffpipe_ld9:dffpipe16\|dffe17a* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): *ws_dgrp\|dffpipe_ld9:dffpipe16\|dffe17a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "E:/intelFPGA/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "E:/intelFPGA/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1692191589086 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 117 Argument <to> is not an object ID " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "E:/intelFPGA/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "E:/intelFPGA/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1692191589086 ""}  } { { "E:/intelFPGA/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "E:/intelFPGA/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1692191589086 ""}
{ "Info" "ISTA_SDC_FOUND" "C5TB_top3.sdc " "Reading SDC File: 'C5TB_top3.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1692191589087 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "C5TB_top3.sdc 50 u0\|pll_0_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\] pin " "Ignored filter at C5TB_top3.sdc(50): u0\|pll_0_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\] could not be matched with a pin" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top3.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top3.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1692191589108 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "C5TB_top3.sdc 50 u0\|pll_0_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk pin " "Ignored filter at C5TB_top3.sdc(50): u0\|pll_0_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk could not be matched with a pin" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top3.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top3.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1692191589112 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock C5TB_top3.sdc 50 Argument <targets> is an empty collection " "Ignored create_generated_clock at C5TB_top3.sdc(50): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{u0\|pll_0_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} -source \[get_pins \{u0\|pll_0_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\}\] -duty_cycle 50.000 -multiply_by 1 -divide_by 3 -master_clock \{u0\|pll_1_cnn\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \[get_pins \{ u0\|pll_0_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk \}\]  " "create_generated_clock -name \{u0\|pll_0_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} -source \[get_pins \{u0\|pll_0_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\}\] -duty_cycle 50.000 -multiply_by 1 -divide_by 3 -master_clock \{u0\|pll_1_cnn\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \[get_pins \{ u0\|pll_0_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk \}\] " {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top3.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top3.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1692191589113 ""}  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top3.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top3.sdc" 50 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1692191589113 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock C5TB_top3.sdc 50 Argument -source is an empty collection " "Ignored create_generated_clock at C5TB_top3.sdc(50): Argument -source is an empty collection" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top3.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top3.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1692191589113 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "C5TB_top3.sdc 63 u0\|pll_0_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk clock " "Ignored filter at C5TB_top3.sdc(63): u0\|pll_0_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk could not be matched with a clock" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top3.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top3.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1692191589113 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty C5TB_top3.sdc 63 Argument -rise_from with value \[get_clocks \{u0\|pll_0_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at C5TB_top3.sdc(63): Argument -rise_from with value \[get_clocks \{u0\|pll_0_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{u0\|pll_0_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u0\|pll_0_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080   " "set_clock_uncertainty -rise_from \[get_clocks \{u0\|pll_0_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u0\|pll_0_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080  " {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top3.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top3.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1692191589113 ""}  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top3.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top3.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1692191589113 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty C5TB_top3.sdc 63 Argument -rise_to with value \[get_clocks \{u0\|pll_0_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at C5TB_top3.sdc(63): Argument -rise_to with value \[get_clocks \{u0\|pll_0_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top3.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top3.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1692191589113 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty C5TB_top3.sdc 64 Argument -rise_from with value \[get_clocks \{u0\|pll_0_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at C5TB_top3.sdc(64): Argument -rise_from with value \[get_clocks \{u0\|pll_0_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{u0\|pll_0_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u0\|pll_0_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060   " "set_clock_uncertainty -rise_from \[get_clocks \{u0\|pll_0_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u0\|pll_0_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060  " {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top3.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top3.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1692191589114 ""}  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top3.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top3.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1692191589114 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty C5TB_top3.sdc 64 Argument -rise_to with value \[get_clocks \{u0\|pll_0_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at C5TB_top3.sdc(64): Argument -rise_to with value \[get_clocks \{u0\|pll_0_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top3.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top3.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1692191589114 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty C5TB_top3.sdc 65 Argument -rise_from with value \[get_clocks \{u0\|pll_0_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at C5TB_top3.sdc(65): Argument -rise_from with value \[get_clocks \{u0\|pll_0_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{u0\|pll_0_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u0\|pll_0_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080   " "set_clock_uncertainty -rise_from \[get_clocks \{u0\|pll_0_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u0\|pll_0_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080  " {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top3.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top3.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1692191589114 ""}  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top3.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top3.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1692191589114 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty C5TB_top3.sdc 65 Argument -fall_to with value \[get_clocks \{u0\|pll_0_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at C5TB_top3.sdc(65): Argument -fall_to with value \[get_clocks \{u0\|pll_0_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top3.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top3.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1692191589114 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty C5TB_top3.sdc 66 Argument -rise_from with value \[get_clocks \{u0\|pll_0_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at C5TB_top3.sdc(66): Argument -rise_from with value \[get_clocks \{u0\|pll_0_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{u0\|pll_0_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u0\|pll_0_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060   " "set_clock_uncertainty -rise_from \[get_clocks \{u0\|pll_0_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u0\|pll_0_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060  " {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top3.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top3.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1692191589114 ""}  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top3.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top3.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1692191589114 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty C5TB_top3.sdc 66 Argument -fall_to with value \[get_clocks \{u0\|pll_0_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at C5TB_top3.sdc(66): Argument -fall_to with value \[get_clocks \{u0\|pll_0_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top3.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top3.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1692191589114 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty C5TB_top3.sdc 67 Argument -rise_from with value \[get_clocks \{u0\|pll_0_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at C5TB_top3.sdc(67): Argument -rise_from with value \[get_clocks \{u0\|pll_0_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{u0\|pll_0_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u0\|pll_1_cnn\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080   " "set_clock_uncertainty -rise_from \[get_clocks \{u0\|pll_0_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u0\|pll_1_cnn\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080  " {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top3.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top3.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1692191589114 ""}  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top3.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top3.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1692191589114 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty C5TB_top3.sdc 68 Argument -rise_from with value \[get_clocks \{u0\|pll_0_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at C5TB_top3.sdc(68): Argument -rise_from with value \[get_clocks \{u0\|pll_0_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{u0\|pll_0_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u0\|pll_1_cnn\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060   " "set_clock_uncertainty -rise_from \[get_clocks \{u0\|pll_0_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u0\|pll_1_cnn\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060  " {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top3.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top3.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1692191589115 ""}  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top3.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top3.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1692191589115 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty C5TB_top3.sdc 69 Argument -rise_from with value \[get_clocks \{u0\|pll_0_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at C5TB_top3.sdc(69): Argument -rise_from with value \[get_clocks \{u0\|pll_0_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{u0\|pll_0_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u0\|pll_1_cnn\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080   " "set_clock_uncertainty -rise_from \[get_clocks \{u0\|pll_0_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u0\|pll_1_cnn\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080  " {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top3.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top3.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1692191589115 ""}  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top3.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top3.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1692191589115 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty C5TB_top3.sdc 70 Argument -rise_from with value \[get_clocks \{u0\|pll_0_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at C5TB_top3.sdc(70): Argument -rise_from with value \[get_clocks \{u0\|pll_0_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{u0\|pll_0_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u0\|pll_1_cnn\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060   " "set_clock_uncertainty -rise_from \[get_clocks \{u0\|pll_0_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u0\|pll_1_cnn\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060  " {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top3.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top3.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1692191589115 ""}  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top3.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top3.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1692191589115 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty C5TB_top3.sdc 71 Argument -fall_from with value \[get_clocks \{u0\|pll_0_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at C5TB_top3.sdc(71): Argument -fall_from with value \[get_clocks \{u0\|pll_0_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{u0\|pll_0_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u0\|pll_0_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080   " "set_clock_uncertainty -fall_from \[get_clocks \{u0\|pll_0_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u0\|pll_0_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080  " {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top3.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top3.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1692191589115 ""}  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top3.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top3.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1692191589115 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty C5TB_top3.sdc 71 Argument -rise_to with value \[get_clocks \{u0\|pll_0_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at C5TB_top3.sdc(71): Argument -rise_to with value \[get_clocks \{u0\|pll_0_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top3.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top3.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1692191589115 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty C5TB_top3.sdc 72 Argument -fall_from with value \[get_clocks \{u0\|pll_0_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at C5TB_top3.sdc(72): Argument -fall_from with value \[get_clocks \{u0\|pll_0_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{u0\|pll_0_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u0\|pll_0_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060   " "set_clock_uncertainty -fall_from \[get_clocks \{u0\|pll_0_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u0\|pll_0_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060  " {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top3.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top3.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1692191589116 ""}  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top3.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top3.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1692191589116 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty C5TB_top3.sdc 72 Argument -rise_to with value \[get_clocks \{u0\|pll_0_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at C5TB_top3.sdc(72): Argument -rise_to with value \[get_clocks \{u0\|pll_0_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top3.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top3.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1692191589116 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty C5TB_top3.sdc 73 Argument -fall_from with value \[get_clocks \{u0\|pll_0_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at C5TB_top3.sdc(73): Argument -fall_from with value \[get_clocks \{u0\|pll_0_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{u0\|pll_0_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u0\|pll_0_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080   " "set_clock_uncertainty -fall_from \[get_clocks \{u0\|pll_0_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u0\|pll_0_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080  " {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top3.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top3.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1692191589116 ""}  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top3.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top3.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1692191589116 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty C5TB_top3.sdc 73 Argument -fall_to with value \[get_clocks \{u0\|pll_0_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at C5TB_top3.sdc(73): Argument -fall_to with value \[get_clocks \{u0\|pll_0_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top3.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top3.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1692191589116 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty C5TB_top3.sdc 74 Argument -fall_from with value \[get_clocks \{u0\|pll_0_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at C5TB_top3.sdc(74): Argument -fall_from with value \[get_clocks \{u0\|pll_0_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{u0\|pll_0_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u0\|pll_0_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060   " "set_clock_uncertainty -fall_from \[get_clocks \{u0\|pll_0_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u0\|pll_0_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060  " {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top3.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top3.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1692191589116 ""}  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top3.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top3.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1692191589116 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty C5TB_top3.sdc 74 Argument -fall_to with value \[get_clocks \{u0\|pll_0_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at C5TB_top3.sdc(74): Argument -fall_to with value \[get_clocks \{u0\|pll_0_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top3.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top3.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1692191589116 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty C5TB_top3.sdc 75 Argument -fall_from with value \[get_clocks \{u0\|pll_0_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at C5TB_top3.sdc(75): Argument -fall_from with value \[get_clocks \{u0\|pll_0_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{u0\|pll_0_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u0\|pll_1_cnn\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080   " "set_clock_uncertainty -fall_from \[get_clocks \{u0\|pll_0_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u0\|pll_1_cnn\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080  " {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top3.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top3.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1692191589116 ""}  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top3.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top3.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1692191589116 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty C5TB_top3.sdc 76 Argument -fall_from with value \[get_clocks \{u0\|pll_0_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at C5TB_top3.sdc(76): Argument -fall_from with value \[get_clocks \{u0\|pll_0_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{u0\|pll_0_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u0\|pll_1_cnn\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060   " "set_clock_uncertainty -fall_from \[get_clocks \{u0\|pll_0_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u0\|pll_1_cnn\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060  " {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top3.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top3.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1692191589117 ""}  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top3.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top3.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1692191589117 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty C5TB_top3.sdc 77 Argument -fall_from with value \[get_clocks \{u0\|pll_0_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at C5TB_top3.sdc(77): Argument -fall_from with value \[get_clocks \{u0\|pll_0_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{u0\|pll_0_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u0\|pll_1_cnn\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080   " "set_clock_uncertainty -fall_from \[get_clocks \{u0\|pll_0_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u0\|pll_1_cnn\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080  " {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top3.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top3.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1692191589117 ""}  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top3.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top3.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1692191589117 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty C5TB_top3.sdc 78 Argument -fall_from with value \[get_clocks \{u0\|pll_0_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at C5TB_top3.sdc(78): Argument -fall_from with value \[get_clocks \{u0\|pll_0_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{u0\|pll_0_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u0\|pll_1_cnn\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060   " "set_clock_uncertainty -fall_from \[get_clocks \{u0\|pll_0_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u0\|pll_1_cnn\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060  " {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top3.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top3.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1692191589117 ""}  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top3.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top3.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1692191589117 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty C5TB_top3.sdc 79 Argument -rise_to with value \[get_clocks \{u0\|pll_0_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at C5TB_top3.sdc(79): Argument -rise_to with value \[get_clocks \{u0\|pll_0_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{u0\|pll_1_cnn\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u0\|pll_0_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080   " "set_clock_uncertainty -rise_from \[get_clocks \{u0\|pll_1_cnn\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u0\|pll_0_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080  " {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top3.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top3.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1692191589117 ""}  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top3.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top3.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1692191589117 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty C5TB_top3.sdc 80 Argument -rise_to with value \[get_clocks \{u0\|pll_0_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at C5TB_top3.sdc(80): Argument -rise_to with value \[get_clocks \{u0\|pll_0_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{u0\|pll_1_cnn\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u0\|pll_0_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060   " "set_clock_uncertainty -rise_from \[get_clocks \{u0\|pll_1_cnn\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u0\|pll_0_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060  " {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top3.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top3.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1692191589117 ""}  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top3.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top3.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1692191589117 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty C5TB_top3.sdc 81 Argument -fall_to with value \[get_clocks \{u0\|pll_0_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at C5TB_top3.sdc(81): Argument -fall_to with value \[get_clocks \{u0\|pll_0_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{u0\|pll_1_cnn\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u0\|pll_0_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080   " "set_clock_uncertainty -rise_from \[get_clocks \{u0\|pll_1_cnn\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u0\|pll_0_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080  " {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top3.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top3.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1692191589118 ""}  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top3.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top3.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1692191589118 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty C5TB_top3.sdc 82 Argument -fall_to with value \[get_clocks \{u0\|pll_0_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at C5TB_top3.sdc(82): Argument -fall_to with value \[get_clocks \{u0\|pll_0_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{u0\|pll_1_cnn\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u0\|pll_0_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060   " "set_clock_uncertainty -rise_from \[get_clocks \{u0\|pll_1_cnn\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u0\|pll_0_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060  " {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top3.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top3.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1692191589118 ""}  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top3.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top3.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1692191589118 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty C5TB_top3.sdc 89 Argument -rise_to with value \[get_clocks \{u0\|pll_0_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at C5TB_top3.sdc(89): Argument -rise_to with value \[get_clocks \{u0\|pll_0_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{u0\|pll_1_cnn\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u0\|pll_0_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080   " "set_clock_uncertainty -fall_from \[get_clocks \{u0\|pll_1_cnn\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u0\|pll_0_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080  " {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top3.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top3.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1692191589118 ""}  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top3.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top3.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1692191589118 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty C5TB_top3.sdc 90 Argument -rise_to with value \[get_clocks \{u0\|pll_0_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at C5TB_top3.sdc(90): Argument -rise_to with value \[get_clocks \{u0\|pll_0_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{u0\|pll_1_cnn\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u0\|pll_0_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060   " "set_clock_uncertainty -fall_from \[get_clocks \{u0\|pll_1_cnn\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u0\|pll_0_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060  " {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top3.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top3.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1692191589118 ""}  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top3.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top3.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1692191589118 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty C5TB_top3.sdc 91 Argument -fall_to with value \[get_clocks \{u0\|pll_0_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at C5TB_top3.sdc(91): Argument -fall_to with value \[get_clocks \{u0\|pll_0_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{u0\|pll_1_cnn\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u0\|pll_0_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080   " "set_clock_uncertainty -fall_from \[get_clocks \{u0\|pll_1_cnn\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u0\|pll_0_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080  " {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top3.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top3.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1692191589118 ""}  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top3.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top3.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1692191589118 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty C5TB_top3.sdc 92 Argument -fall_to with value \[get_clocks \{u0\|pll_0_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at C5TB_top3.sdc(92): Argument -fall_to with value \[get_clocks \{u0\|pll_0_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{u0\|pll_1_cnn\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u0\|pll_0_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060   " "set_clock_uncertainty -fall_from \[get_clocks \{u0\|pll_1_cnn\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u0\|pll_0_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060  " {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top3.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top3.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1692191589118 ""}  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top3.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top3.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1692191589118 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1692191589121 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1692191589237 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/hps_sdram_p0.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/hps_sdram_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1692191589256 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1692191589265 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 551 *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(551): *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1692191590708 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 551 Argument <from> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\] " "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\]" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1692191590708 ""}  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1692191590708 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 552 *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(552): *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1692191590724 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 552 Argument <to> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] " "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\]" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1692191590724 ""}  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1692191590724 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1692191590729 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 1 hps_io_hps_io_emac1_inst_TX_CLK port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(1): hps_io_hps_io_emac1_inst_TX_CLK could not be matched with a port" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1692191590730 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 1 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(1): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\]" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 1 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1692191590731 ""}  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1692191590731 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 2 hps_io_hps_io_emac1_inst_TXD0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(2): hps_io_hps_io_emac1_inst_TXD0 could not be matched with a port" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1692191590731 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 2 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(2): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\]" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1692191590731 ""}  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1692191590731 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 3 hps_io_hps_io_emac1_inst_TXD1 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(3): hps_io_hps_io_emac1_inst_TXD1 could not be matched with a port" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1692191590731 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 3 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(3): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\]" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1692191590731 ""}  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1692191590731 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 4 hps_io_hps_io_emac1_inst_TXD2 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(4): hps_io_hps_io_emac1_inst_TXD2 could not be matched with a port" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1692191590732 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 4 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(4): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\]" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1692191590732 ""}  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1692191590732 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 5 hps_io_hps_io_emac1_inst_TXD3 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(5): hps_io_hps_io_emac1_inst_TXD3 could not be matched with a port" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1692191590732 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 5 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(5): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\]" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1692191590732 ""}  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1692191590732 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 6 hps_io_hps_io_emac1_inst_RXD0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(6): hps_io_hps_io_emac1_inst_RXD0 could not be matched with a port" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1692191590732 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 6 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(6): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to *" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1692191590732 ""}  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1692191590732 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 7 hps_io_hps_io_emac1_inst_MDIO port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(7): hps_io_hps_io_emac1_inst_MDIO could not be matched with a port" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1692191590733 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 7 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(7): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to *" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1692191590733 ""}  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1692191590733 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 8 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(8): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\]" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1692191590733 ""}  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1692191590733 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 9 hps_io_hps_io_emac1_inst_MDC port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(9): hps_io_hps_io_emac1_inst_MDC could not be matched with a port" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1692191590733 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 9 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(9): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\]" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1692191590733 ""}  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1692191590733 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 10 hps_io_hps_io_emac1_inst_RX_CTL port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(10): hps_io_hps_io_emac1_inst_RX_CTL could not be matched with a port" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1692191590733 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 10 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(10): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to *" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1692191590734 ""}  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1692191590734 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 11 hps_io_hps_io_emac1_inst_TX_CTL port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(11): hps_io_hps_io_emac1_inst_TX_CTL could not be matched with a port" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1692191590734 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 11 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(11): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\]" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1692191590734 ""}  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1692191590734 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 12 hps_io_hps_io_emac1_inst_RX_CLK port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(12): hps_io_hps_io_emac1_inst_RX_CLK could not be matched with a port" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1692191590734 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 12 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(12): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to *" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1692191590734 ""}  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1692191590734 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 13 hps_io_hps_io_emac1_inst_RXD1 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(13): hps_io_hps_io_emac1_inst_RXD1 could not be matched with a port" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1692191590734 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 13 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(13): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to *" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1692191590735 ""}  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1692191590735 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 14 hps_io_hps_io_emac1_inst_RXD2 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(14): hps_io_hps_io_emac1_inst_RXD2 could not be matched with a port" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1692191590735 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 14 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(14): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to *" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1692191590735 ""}  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1692191590735 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 15 hps_io_hps_io_emac1_inst_RXD3 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(15): hps_io_hps_io_emac1_inst_RXD3 could not be matched with a port" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1692191590735 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 15 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(15): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to *" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1692191590735 ""}  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1692191590735 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 16 hps_io_hps_io_sdio_inst_CMD port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(16): hps_io_hps_io_sdio_inst_CMD could not be matched with a port" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1692191590735 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 16 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(16): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to *" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1692191590735 ""}  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1692191590735 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 17 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(17): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\]" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1692191590736 ""}  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1692191590736 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 18 hps_io_hps_io_sdio_inst_D0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(18): hps_io_hps_io_sdio_inst_D0 could not be matched with a port" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1692191590736 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 18 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(18): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to *" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1692191590736 ""}  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1692191590736 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 19 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(19): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\]" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1692191590736 ""}  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1692191590736 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 20 hps_io_hps_io_sdio_inst_D1 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(20): hps_io_hps_io_sdio_inst_D1 could not be matched with a port" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1692191590736 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 20 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(20): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to *" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1692191590737 ""}  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1692191590737 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 21 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(21): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\]" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1692191590737 ""}  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1692191590737 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 22 hps_io_hps_io_sdio_inst_CLK port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(22): hps_io_hps_io_sdio_inst_CLK could not be matched with a port" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1692191590737 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 22 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(22): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\]" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1692191590737 ""}  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1692191590737 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 23 hps_io_hps_io_sdio_inst_D2 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(23): hps_io_hps_io_sdio_inst_D2 could not be matched with a port" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 23 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1692191590737 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 23 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(23): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to *" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1692191590737 ""}  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1692191590737 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 24 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(24): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\]" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1692191590737 ""}  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1692191590737 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 25 hps_io_hps_io_sdio_inst_D3 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(25): hps_io_hps_io_sdio_inst_D3 could not be matched with a port" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1692191590739 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 25 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(25): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to *" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1692191590739 ""}  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1692191590739 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 26 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(26): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\]" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1692191590739 ""}  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1692191590739 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 27 hps_io_hps_io_usb1_inst_D0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(27): hps_io_hps_io_usb1_inst_D0 could not be matched with a port" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 27 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1692191590739 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 27 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(27): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to *" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1692191590739 ""}  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1692191590739 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 28 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(28): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\]" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1692191590739 ""}  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1692191590739 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 29 hps_io_hps_io_usb1_inst_D1 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(29): hps_io_hps_io_usb1_inst_D1 could not be matched with a port" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 29 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1692191590740 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 29 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(29): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to *" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1692191590740 ""}  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1692191590740 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 30 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(30): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\]" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1692191590740 ""}  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1692191590740 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 31 hps_io_hps_io_usb1_inst_D2 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(31): hps_io_hps_io_usb1_inst_D2 could not be matched with a port" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 31 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1692191590740 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 31 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(31): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to *" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1692191590740 ""}  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1692191590740 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 32 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(32): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\]" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1692191590741 ""}  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1692191590741 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 33 hps_io_hps_io_usb1_inst_D3 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(33): hps_io_hps_io_usb1_inst_D3 could not be matched with a port" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 33 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1692191590741 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 33 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(33): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to *" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1692191590741 ""}  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1692191590741 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 34 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(34): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\]" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 34 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1692191590741 ""}  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1692191590741 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 35 hps_io_hps_io_usb1_inst_D4 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(35): hps_io_hps_io_usb1_inst_D4 could not be matched with a port" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 35 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1692191590741 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 35 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(35): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to *" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 35 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1692191590741 ""}  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1692191590741 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 36 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(36): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\]" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 36 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1692191590742 ""}  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1692191590742 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 37 hps_io_hps_io_usb1_inst_D5 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(37): hps_io_hps_io_usb1_inst_D5 could not be matched with a port" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 37 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1692191590742 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 37 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(37): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to *" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1692191590742 ""}  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1692191590742 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 38 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(38): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\]" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1692191590742 ""}  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1692191590742 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 39 hps_io_hps_io_usb1_inst_D6 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(39): hps_io_hps_io_usb1_inst_D6 could not be matched with a port" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1692191590742 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 39 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(39): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to *" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1692191590743 ""}  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1692191590743 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 40 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(40): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\]" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1692191590743 ""}  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1692191590743 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 41 hps_io_hps_io_usb1_inst_D7 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(41): hps_io_hps_io_usb1_inst_D7 could not be matched with a port" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1692191590743 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 41 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(41): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to *" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1692191590743 ""}  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1692191590743 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 42 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(42): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\]" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1692191590743 ""}  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1692191590743 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 43 hps_io_hps_io_usb1_inst_CLK port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(43): hps_io_hps_io_usb1_inst_CLK could not be matched with a port" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1692191590744 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 43 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(43): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to *" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1692191590744 ""}  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1692191590744 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 44 hps_io_hps_io_usb1_inst_STP port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(44): hps_io_hps_io_usb1_inst_STP could not be matched with a port" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 44 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1692191590744 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 44 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(44): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\]" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1692191590744 ""}  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1692191590744 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 45 hps_io_hps_io_usb1_inst_DIR port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(45): hps_io_hps_io_usb1_inst_DIR could not be matched with a port" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 45 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1692191590744 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 45 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(45): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to *" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 45 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1692191590744 ""}  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1692191590744 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 46 hps_io_hps_io_usb1_inst_NXT port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(46): hps_io_hps_io_usb1_inst_NXT could not be matched with a port" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1692191590745 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 46 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(46): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to *" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1692191590745 ""}  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1692191590745 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 47 hps_io_hps_io_uart0_inst_RX port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(47): hps_io_hps_io_uart0_inst_RX could not be matched with a port" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1692191590745 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to *" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1692191590745 ""}  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1692191590745 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 48 hps_io_hps_io_uart0_inst_TX port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(48): hps_io_hps_io_uart0_inst_TX could not be matched with a port" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1692191590745 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(48): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\]" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1692191590746 ""}  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1692191590746 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 49 hps_io_hps_io_gpio_inst_GPIO34 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(49): hps_io_hps_io_gpio_inst_GPIO34 could not be matched with a port" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1692191590746 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO34\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO34\] -to *" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1692191590746 ""}  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1692191590746 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(50): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO34\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO34\]" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1692191590746 ""}  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1692191590746 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 51 hps_io_hps_io_gpio_inst_GPIO35 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(51): hps_io_hps_io_gpio_inst_GPIO35 could not be matched with a port" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1692191590746 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 51 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(51): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] -to *" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1692191590746 ""}  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1692191590746 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 52 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(52): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO35\]" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1692191590747 ""}  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1692191590747 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 53 hps_io_hps_io_gpio_inst_GPIO48 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(53): hps_io_hps_io_gpio_inst_GPIO48 could not be matched with a port" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1692191590747 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 53 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(53): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] -to *" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1692191590747 ""}  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1692191590747 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 54 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(54): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO48\]" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1692191590747 ""}  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1692191590747 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 55 hps_io_hps_io_gpio_inst_GPIO51 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(55): hps_io_hps_io_gpio_inst_GPIO51 could not be matched with a port" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 55 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1692191590747 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 55 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(55): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO51\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO51\] -to *" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 55 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1692191590747 ""}  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1692191590747 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 56 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(56): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO51\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO51\]" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1692191590748 ""}  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1692191590748 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 57 hps_io_hps_io_gpio_inst_GPIO52 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(57): hps_io_hps_io_gpio_inst_GPIO52 could not be matched with a port" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 57 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1692191590748 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 57 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(57): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO52\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO52\] -to *" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1692191590748 ""}  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1692191590748 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 58 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(58): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO52\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO52\]" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1692191590748 ""}  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1692191590748 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 59 hps_io_hps_io_gpio_inst_GPIO53 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(59): hps_io_hps_io_gpio_inst_GPIO53 could not be matched with a port" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 59 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1692191590748 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 59 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(59): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to *" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1692191590748 ""}  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1692191590748 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 60 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(60): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\]" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1692191590748 ""}  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1692191590748 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 61 hps_io_hps_io_gpio_inst_GPIO54 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(61): hps_io_hps_io_gpio_inst_GPIO54 could not be matched with a port" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1692191590748 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 61 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(61): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] -to *" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1692191590748 ""}  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1692191590748 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 62 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(62): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO54\]" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1692191590749 ""}  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1692191590749 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 63 hps_io_hps_io_gpio_inst_LOANIO00 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(63): hps_io_hps_io_gpio_inst_LOANIO00 could not be matched with a port" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1692191590749 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 63 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(63): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_LOANIO00\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_LOANIO00\] -to *" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1692191590749 ""}  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1692191590749 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 64 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(64): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_LOANIO00\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_LOANIO00\]" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1692191590749 ""}  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1692191590749 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 65 hps_io_hps_io_gpio_inst_LOANIO09 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(65): hps_io_hps_io_gpio_inst_LOANIO09 could not be matched with a port" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1692191590749 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 65 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(65): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_LOANIO09\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_LOANIO09\] -to *" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1692191590750 ""}  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1692191590750 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 66 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(66): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_LOANIO09\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_LOANIO09\]" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1692191590750 ""}  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1692191590750 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1692191590753 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 5 *fpga_interfaces\|f2sdram~FF_3770 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(5): *fpga_interfaces\|f2sdram~FF_3770 could not be matched with a register" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1692191590756 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 5 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(5): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3770\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3770\}\]" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1692191590756 ""}  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1692191590756 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 6 *fpga_interfaces\|f2sdram~FF_3771 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(6): *fpga_interfaces\|f2sdram~FF_3771 could not be matched with a register" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1692191590756 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 6 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(6): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3771\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3771\}\]" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1692191590756 ""}  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1692191590756 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 9 *fpga_interfaces\|f2sdram~FF_3775 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(9): *fpga_interfaces\|f2sdram~FF_3775 could not be matched with a register" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1692191590757 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 9 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(9): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3775\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3775\}\]" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1692191590758 ""}  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1692191590758 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 10 *fpga_interfaces\|f2sdram~FF_3776 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(10): *fpga_interfaces\|f2sdram~FF_3776 could not be matched with a register" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1692191590758 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 10 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(10): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3776\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3776\}\]" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1692191590758 ""}  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1692191590758 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 13 *fpga_interfaces\|f2sdram~FF_3780 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(13): *fpga_interfaces\|f2sdram~FF_3780 could not be matched with a register" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1692191590759 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 13 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(13): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3780\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3780\}\]" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1692191590759 ""}  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1692191590759 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 14 *fpga_interfaces\|f2sdram~FF_3781 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(14): *fpga_interfaces\|f2sdram~FF_3781 could not be matched with a register" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1692191590759 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 14 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(14): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3781\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3781\}\]" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1692191590759 ""}  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1692191590759 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 20 *fpga_interfaces\|f2sdram~FF_3792 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(20): *fpga_interfaces\|f2sdram~FF_3792 could not be matched with a register" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1692191590761 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 20 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(20): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3792\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3792\}\]" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1692191590761 ""}  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1692191590761 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 21 *fpga_interfaces\|f2sdram~FF_3793 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(21): *fpga_interfaces\|f2sdram~FF_3793 could not be matched with a register" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 21 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1692191590761 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 21 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(21): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3793\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3793\}\]" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1692191590761 ""}  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1692191590761 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 23 *fpga_interfaces\|f2sdram~FF_3796 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(23): *fpga_interfaces\|f2sdram~FF_3796 could not be matched with a register" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 23 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1692191590762 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 23 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(23): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3796\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3796\}\]" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1692191590762 ""}  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1692191590762 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 24 *fpga_interfaces\|f2sdram~FF_3797 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(24): *fpga_interfaces\|f2sdram~FF_3797 could not be matched with a register" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 24 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1692191590762 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 24 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(24): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3797\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3797\}\]" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1692191590763 ""}  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1692191590763 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 27 *fpga_interfaces\|f2sdram~FF_3800 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(27): *fpga_interfaces\|f2sdram~FF_3800 could not be matched with a register" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 27 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1692191590763 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 27 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(27): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3800\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3800\}\]" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1692191590763 ""}  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1692191590763 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 30 *fpga_interfaces\|f2sdram~FF_3805 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(30): *fpga_interfaces\|f2sdram~FF_3805 could not be matched with a register" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1692191590765 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 30 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(30): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3805\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3805\}\]" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1692191590765 ""}  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1692191590765 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 35 *fpga_interfaces\|f2sdram~FF_3812 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(35): *fpga_interfaces\|f2sdram~FF_3812 could not be matched with a register" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 35 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1692191590766 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 35 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(35): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3812\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3812\}\]" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 35 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1692191590767 ""}  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1692191590767 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 36 *fpga_interfaces\|f2sdram~FF_3813 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(36): *fpga_interfaces\|f2sdram~FF_3813 could not be matched with a register" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 36 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1692191590767 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 36 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(36): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3813\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3813\}\]" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 36 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1692191590767 ""}  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1692191590767 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 39 *fpga_interfaces\|f2sdram~FF_3817 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(39): *fpga_interfaces\|f2sdram~FF_3817 could not be matched with a register" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1692191590768 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 39 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(39): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3817\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3817\}\]" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1692191590768 ""}  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1692191590768 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 40 *fpga_interfaces\|f2sdram~FF_3818 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(40): *fpga_interfaces\|f2sdram~FF_3818 could not be matched with a register" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 40 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1692191590768 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 40 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(40): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3818\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3818\}\]" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1692191590768 ""}  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1692191590768 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 43 *fpga_interfaces\|f2sdram~FF_3822 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(43): *fpga_interfaces\|f2sdram~FF_3822 could not be matched with a register" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1692191590769 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 43 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(43): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3822\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3822\}\]" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1692191590769 ""}  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1692191590769 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 44 *fpga_interfaces\|f2sdram~FF_3823 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(44): *fpga_interfaces\|f2sdram~FF_3823 could not be matched with a register" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 44 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1692191590769 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 44 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(44): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3823\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3823\}\]" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1692191590771 ""}  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1692191590771 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 47 *fpga_interfaces\|f2sdram~FF_3832 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(47): *fpga_interfaces\|f2sdram~FF_3832 could not be matched with a register" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1692191590772 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3832\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3832\}\]" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1692191590772 ""}  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1692191590772 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 50 *fpga_interfaces\|f2sdram~FF_3837 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(50): *fpga_interfaces\|f2sdram~FF_3837 could not be matched with a register" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1692191590772 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 50 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(50): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3837\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3837\}\]" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1692191590773 ""}  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1692191590773 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 66 *fpga_interfaces\|f2sdram~FF_1056 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(66): *fpga_interfaces\|f2sdram~FF_1056 could not be matched with a register" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 66 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1692191590775 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 66 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(66): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1056\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1056\}\]" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1692191590776 ""}  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1692191590776 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 67 *fpga_interfaces\|f2sdram~FF_1057 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(67): *fpga_interfaces\|f2sdram~FF_1057 could not be matched with a register" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1692191590776 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 67 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(67): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1057\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1057\}\]" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1692191590776 ""}  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1692191590776 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 70 *fpga_interfaces\|f2sdram~FF_1120 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(70): *fpga_interfaces\|f2sdram~FF_1120 could not be matched with a register" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1692191590777 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 70 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(70): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1120\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1120\}\]" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1692191590777 ""}  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1692191590777 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 71 *fpga_interfaces\|f2sdram~FF_1121 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(71): *fpga_interfaces\|f2sdram~FF_1121 could not be matched with a register" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1692191590779 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 71 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(71): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1121\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1121\}\]" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1692191590779 ""}  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1692191590779 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 72 *fpga_interfaces\|f2sdram~FF_3405 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(72): *fpga_interfaces\|f2sdram~FF_3405 could not be matched with a register" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1692191590779 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 72 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(72): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3405\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3405\}\]" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1692191590779 ""}  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1692191590779 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 74 *fpga_interfaces\|f2sdram~FF_3409 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(74): *fpga_interfaces\|f2sdram~FF_3409 could not be matched with a register" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 74 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1692191590780 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 74 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(74): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3409\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3409\}\]" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1692191590780 ""}  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1692191590780 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 75 *fpga_interfaces\|f2sdram~FF_3410 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(75): *fpga_interfaces\|f2sdram~FF_3410 could not be matched with a register" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 75 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1692191590780 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 75 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(75): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3410\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3410\}\]" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1692191590780 ""}  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1692191590780 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 76 *fpga_interfaces\|f2sdram~FF_3414 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(76): *fpga_interfaces\|f2sdram~FF_3414 could not be matched with a register" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 76 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1692191590781 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 76 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(76): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3414\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3414\}\]" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1692191590781 ""}  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1692191590781 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 78 *fpga_interfaces\|f2sdram~FF_3418 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(78): *fpga_interfaces\|f2sdram~FF_3418 could not be matched with a register" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 78 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1692191590782 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 78 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(78): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3418\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3418\}\]" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1692191590782 ""}  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1692191590782 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 79 *fpga_interfaces\|f2sdram~FF_3419 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(79): *fpga_interfaces\|f2sdram~FF_3419 could not be matched with a register" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 79 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1692191590782 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 79 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(79): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3419\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3419\}\]" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1692191590782 ""}  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1692191590782 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 86 *fpga_interfaces\|f2sdram~FF_864 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(86): *fpga_interfaces\|f2sdram~FF_864 could not be matched with a register" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 86 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1692191590783 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 86 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(86): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_864\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_864\}\]" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1692191590784 ""}  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1692191590784 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 87 *fpga_interfaces\|f2sdram~FF_865 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(87): *fpga_interfaces\|f2sdram~FF_865 could not be matched with a register" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1692191590784 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 87 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(87): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_865\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_865\}\]" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1692191590784 ""}  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1692191590784 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 90 *fpga_interfaces\|f2sdram~FF_928 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(90): *fpga_interfaces\|f2sdram~FF_928 could not be matched with a register" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 90 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1692191590785 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 90 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(90): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_928\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_928\}\]" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1692191590785 ""}  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1692191590785 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 91 *fpga_interfaces\|f2sdram~FF_929 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(91): *fpga_interfaces\|f2sdram~FF_929 could not be matched with a register" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 91 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1692191590786 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 91 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(91): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_929\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_929\}\]" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1692191590786 ""}  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1692191590786 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 94 *fpga_interfaces\|f2sdram~FF_992 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(94): *fpga_interfaces\|f2sdram~FF_992 could not be matched with a register" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 94 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1692191590787 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 94 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(94): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_992\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_992\}\]" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1692191590787 ""}  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1692191590787 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 95 *fpga_interfaces\|f2sdram~FF_993 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(95): *fpga_interfaces\|f2sdram~FF_993 could not be matched with a register" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 95 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1692191590788 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 95 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(95): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_993\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_993\}\]" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1692191590788 ""}  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1692191590788 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1692191590789 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_avalon_st_jtag_interface.sdc 14 *altera_jtag_src_crosser:*\|sink_data_buffer* register " "Ignored filter at altera_avalon_st_jtag_interface.sdc(14): *altera_jtag_src_crosser:*\|sink_data_buffer* could not be matched with a register" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1692191590791 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_avalon_st_jtag_interface.sdc 14 *altera_jtag_src_crosser:*\|src_data* register " "Ignored filter at altera_avalon_st_jtag_interface.sdc(14): *altera_jtag_src_crosser:*\|src_data* could not be matched with a register" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1692191590791 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_avalon_st_jtag_interface.sdc 14 Argument <from> is an empty collection " "Ignored set_false_path at altera_avalon_st_jtag_interface.sdc(14): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers *altera_jtag_src_crosser:*\|sink_data_buffer*\] -to \[get_registers *altera_jtag_src_crosser:*\|src_data*\] " "set_false_path -from \[get_registers *altera_jtag_src_crosser:*\|sink_data_buffer*\] -to \[get_registers *altera_jtag_src_crosser:*\|src_data*\]" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1692191590791 ""}  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1692191590791 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_avalon_st_jtag_interface.sdc 14 Argument <to> is an empty collection " "Ignored set_false_path at altera_avalon_st_jtag_interface.sdc(14): Argument <to> is an empty collection" {  } { { "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.sdc" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1692191590791 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|state.Wbuffer0_rbuffer1 " "Node: soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|state.Wbuffer0_rbuffer1 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|dvp_go1 soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|state.Wbuffer0_rbuffer1 " "Latch soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|dvp_go1 is being clocked by soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|state.Wbuffer0_rbuffer1" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1692191591062 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1692191591062 "|C5TB_top|soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|state.Wbuffer0_rbuffer1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "soc_system:u0\|vcam_top:vcam_0\|dvp_intf:u_dvp_intf\|pclk " "Node: soc_system:u0\|vcam_top:vcam_0\|dvp_intf:u_dvp_intf\|pclk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|dvp_ddr3_top_me:dvp_ddr3_top_0\|control_go1 soc_system:u0\|vcam_top:vcam_0\|dvp_intf:u_dvp_intf\|pclk " "Register soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|dvp_ddr3_top_me:dvp_ddr3_top_0\|control_go1 is being clocked by soc_system:u0\|vcam_top:vcam_0\|dvp_intf:u_dvp_intf\|pclk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1692191591062 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1692191591062 "|C5TB_top|soc_system:u0|vcam_top:vcam_0|dvp_intf:u_dvp_intf|pclk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "soc_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " "Node: soc_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|ddr3_vga_top_me:ddr3_vga_top_0\|vga_ctrl:vga_ctrl_inst\|data1\[1\]~3 soc_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " "Latch soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|ddr3_vga_top_me:ddr3_vga_top_0\|vga_ctrl:vga_ctrl_inst\|data1\[1\]~3 is being clocked by soc_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1692191591062 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1692191591062 "|C5TB_top|soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|state.Wbuffer0 " "Node: soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|state.Wbuffer0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|dvp_buffer_status1 soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|state.Wbuffer0 " "Latch soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|dvp_buffer_status1 is being clocked by soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|state.Wbuffer0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1692191591062 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1692191591062 "|C5TB_top|soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|state.Wbuffer0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|dvp_ddr3_top_me:dvp_ddr3_top_0\|D\[0\] " "Node: soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|dvp_ddr3_top_me:dvp_ddr3_top_0\|D\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|dvp_ddr3_top_me:dvp_ddr3_top_0\|cnt_go\[0\]~reg0 soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|dvp_ddr3_top_me:dvp_ddr3_top_0\|D\[0\] " "Register soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|dvp_ddr3_top_me:dvp_ddr3_top_0\|cnt_go\[0\]~reg0 is being clocked by soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|dvp_ddr3_top_me:dvp_ddr3_top_0\|D\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1692191591062 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1692191591062 "|C5TB_top|soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|dvp_ddr3_top_me:dvp_ddr3_top_0|D[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_USB_CLKOUT " "Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|usb1_inst~FF_3474 HPS_USB_CLKOUT " "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by HPS_USB_CLKOUT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1692191591062 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1692191591062 "|C5TB_top|HPS_USB_CLKOUT"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|dvp_ddr3_vga_top_0\|ddr3_vga_top_0\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|dvp_ddr3_vga_top_0\|ddr3_vga_top_0\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1692191591180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|dvp_ddr3_vga_top_0\|ddr3_vga_top_0\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|dvp_ddr3_vga_top_0\|ddr3_vga_top_0\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1692191591180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|dvp_ddr3_vga_top_0\|ddr3_vga_top_0\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|dvp_ddr3_vga_top_0\|ddr3_vga_top_0\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1692191591180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_4498 " "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_4498" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1692191591180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_0  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7 " "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_0  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1692191591180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_1  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1875 " "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_1  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1875" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1692191591180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_0  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3 " "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_0  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1692191591180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_1  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2 " "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_1  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1692191591180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|fpga2hps\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|fpga2hps~FF_692 " "From: u0\|hps_0\|fpga_interfaces\|fpga2hps\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|fpga2hps~FF_692" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1692191591180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: u0\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1692191591180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1692191591180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1692191591180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1692191591180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1692191591180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1692191591180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1692191591180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1692191591180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1692191591180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1692191591180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1692191591180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1692191591180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1692191591180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1692191591180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1692191591180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1692191591180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1692191591180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1692191591180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_1_cnn\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|pll_1_cnn\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1692191591180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_1_cnn\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_1_cnn\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1692191591180 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_1_cnn\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|pll_1_cnn\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1692191591180 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1692191591180 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1692191592179 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1692191592179 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|dvp_ddr3_vga_top_0\|ddr3_vga_top_0\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|dvp_ddr3_vga_top_0\|ddr3_vga_top_0\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1692191592211 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: u0\|pll_1_cnn\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found on node: u0\|pll_1_cnn\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] with settings that do not match the following PLL specifications: " "Clock: u0\|pll_1_cnn\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found on node: u0\|pll_1_cnn\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] with settings that do not match the following PLL specifications:" { { "Warning" "WSTA_GENERIC_WARNING" "-multiply_by (expected: 6, found: 7), -divide_by (expected: 1, found: 1) " "-multiply_by (expected: 6, found: 7), -divide_by (expected: 1, found: 1)" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1692191592211 ""}  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1692191592211 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|dvp_ddr3_vga_top_0\|dvp_ddr3_top_0\|dvp_rgb888_inst\|div_three_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 80.000 " "Node: u0\|dvp_ddr3_vga_top_0\|dvp_ddr3_top_0\|dvp_rgb888_inst\|div_three_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 80.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1692191592211 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1692191592211 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup FPGA_CLK1_50 (Rise) FPGA_CLK1_50 (Rise) 0.170 0.190 " "Setup clock transfer from FPGA_CLK1_50 (Rise) to FPGA_CLK1_50 (Rise) has uncertainty 0.170 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1692191592215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold FPGA_CLK1_50 (Rise) FPGA_CLK1_50 (Rise) 0.060 0.190 " "Hold clock transfer from FPGA_CLK1_50 (Rise) to FPGA_CLK1_50 (Rise) has uncertainty 0.060 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1692191592215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup FPGA_CLK1_50 (Fall) FPGA_CLK1_50 (Rise) 0.170 0.190 " "Setup clock transfer from FPGA_CLK1_50 (Fall) to FPGA_CLK1_50 (Rise) has uncertainty 0.170 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1692191592215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold FPGA_CLK1_50 (Fall) FPGA_CLK1_50 (Rise) 0.060 0.190 " "Hold clock transfer from FPGA_CLK1_50 (Fall) to FPGA_CLK1_50 (Rise) has uncertainty 0.060 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1692191592215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|pll_1_cnn\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Rise) FPGA_CLK1_50 (Rise) 0.190 0.210 " "Setup clock transfer from u0\|pll_1_cnn\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Rise) to FPGA_CLK1_50 (Rise) has uncertainty 0.190 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1692191592215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|pll_1_cnn\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Rise) FPGA_CLK1_50 (Rise) 0.190 0.210 " "Hold clock transfer from u0\|pll_1_cnn\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Rise) to FPGA_CLK1_50 (Rise) has uncertainty 0.190 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1692191592215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup FPGA_CLK1_50 (Rise) FPGA_CLK1_50 (Fall) 0.170 0.190 " "Setup clock transfer from FPGA_CLK1_50 (Rise) to FPGA_CLK1_50 (Fall) has uncertainty 0.170 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1692191592215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold FPGA_CLK1_50 (Rise) FPGA_CLK1_50 (Fall) 0.060 0.190 " "Hold clock transfer from FPGA_CLK1_50 (Rise) to FPGA_CLK1_50 (Fall) has uncertainty 0.060 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1692191592215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup FPGA_CLK1_50 (Fall) FPGA_CLK1_50 (Fall) 0.170 0.190 " "Setup clock transfer from FPGA_CLK1_50 (Fall) to FPGA_CLK1_50 (Fall) has uncertainty 0.170 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1692191592215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold FPGA_CLK1_50 (Fall) FPGA_CLK1_50 (Fall) 0.060 0.190 " "Hold clock transfer from FPGA_CLK1_50 (Fall) to FPGA_CLK1_50 (Fall) has uncertainty 0.060 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1692191592215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup FPGA_CLK1_50 (Rise) u0\|pll_1_cnn\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Rise) 0.190 0.210 " "Setup clock transfer from FPGA_CLK1_50 (Rise) to u0\|pll_1_cnn\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Rise) has uncertainty 0.190 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1692191592215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold FPGA_CLK1_50 (Rise) u0\|pll_1_cnn\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Rise) 0.190 0.210 " "Hold clock transfer from FPGA_CLK1_50 (Rise) to u0\|pll_1_cnn\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Rise) has uncertainty 0.190 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1692191592215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_p\[0\]_IN (Rise) HPS_DDR3_DQS_p\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_p\[0\]_IN (Rise) to HPS_DDR3_DQS_p\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1692191592215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_p\[0\]_IN (Rise) HPS_DDR3_DQS_p\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_p\[0\]_IN (Rise) to HPS_DDR3_DQS_p\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1692191592215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_p\[1\]_IN (Rise) HPS_DDR3_DQS_p\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_p\[1\]_IN (Rise) to HPS_DDR3_DQS_p\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1692191592215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_p\[1\]_IN (Rise) HPS_DDR3_DQS_p\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_p\[1\]_IN (Rise) to HPS_DDR3_DQS_p\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1692191592215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_p\[2\]_IN (Rise) HPS_DDR3_DQS_p\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_p\[2\]_IN (Rise) to HPS_DDR3_DQS_p\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1692191592215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_p\[2\]_IN (Rise) HPS_DDR3_DQS_p\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_p\[2\]_IN (Rise) to HPS_DDR3_DQS_p\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1692191592215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_p\[3\]_IN (Rise) HPS_DDR3_DQS_p\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_p\[3\]_IN (Rise) to HPS_DDR3_DQS_p\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1692191592215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_p\[3\]_IN (Rise) HPS_DDR3_DQS_p\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_p\[3\]_IN (Rise) to HPS_DDR3_DQS_p\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1692191592215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_p\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1692191592215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_p\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1692191592215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_p\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1692191592215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_p\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1692191592215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_p\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1692191592215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_p\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1692191592215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_p\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1692191592215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_p\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1692191592215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_p\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1692191592215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_p\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1692191592215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_p\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1692191592215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_p\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1692191592215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_p\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1692191592215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_p\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1692191592215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_p\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1692191592215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_p\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1692191592215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_p\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1692191592215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_p\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1692191592215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_p\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1692191592215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_p\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1692191592215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_p\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1692191592215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_p\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1692191592215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_p\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1692191592215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_p\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1692191592215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_p\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1692191592215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_p\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1692191592215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_p\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1692191592215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_p\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1692191592215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_p\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1692191592215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_p\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1692191592215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_p\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1692191592215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_p\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1692191592215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_p\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1692191592215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_p\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1692191592215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_p\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1692191592215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_p\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1692191592215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_p\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1692191592215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_p\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1692191592215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_p\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1692191592215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_p\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1692191592215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_n\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1692191592215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_n\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1692191592215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_n\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1692191592215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_n\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1692191592215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_n\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1692191592215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_n\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1692191592215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_n\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1692191592215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_n\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1692191592215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_n\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1692191592215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_n\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1692191592215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_n\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1692191592215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_n\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1692191592215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_n\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1692191592215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_n\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1692191592215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_n\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1692191592215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_n\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1692191592215 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1692191592215 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1692191592219 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 21 clocks " "Found 21 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1692191592220 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1692191592220 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1692191592220 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 FPGA_CLK1_50 " "  20.000 FPGA_CLK1_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1692191592220 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_CK_n " "   2.500 HPS_DDR3_CK_n" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1692191592220 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_CK_p " "   2.500 HPS_DDR3_CK_p" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1692191592220 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_n\[0\]_OUT " "   2.500 HPS_DDR3_DQS_n\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1692191592220 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_n\[1\]_OUT " "   2.500 HPS_DDR3_DQS_n\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1692191592220 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_n\[2\]_OUT " "   2.500 HPS_DDR3_DQS_n\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1692191592220 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_n\[3\]_OUT " "   2.500 HPS_DDR3_DQS_n\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1692191592220 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_p\[0\]_IN " "   2.500 HPS_DDR3_DQS_p\[0\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1692191592220 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_p\[0\]_OUT " "   2.500 HPS_DDR3_DQS_p\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1692191592220 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_p\[1\]_IN " "   2.500 HPS_DDR3_DQS_p\[1\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1692191592220 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_p\[1\]_OUT " "   2.500 HPS_DDR3_DQS_p\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1692191592220 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_p\[2\]_IN " "   2.500 HPS_DDR3_DQS_p\[2\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1692191592220 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_p\[2\]_OUT " "   2.500 HPS_DDR3_DQS_p\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1692191592220 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_p\[3\]_IN " "   2.500 HPS_DDR3_DQS_p\[3\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1692191592220 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_p\[3\]_OUT " "   2.500 HPS_DDR3_DQS_p\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1692191592220 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "   2.500 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1692191592220 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " "   2.500 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1692191592220 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock " "   2.500 u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1692191592220 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.857 u0\|pll_1_cnn\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   2.857 u0\|pll_1_cnn\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1692191592220 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.714 u0\|pll_1_cnn\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "   5.714 u0\|pll_1_cnn\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1692191592220 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1692191592220 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1692191602225 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1692191602807 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1692191602830 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1692191602922 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1692191603063 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1692191603250 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1692191603255 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1692191603343 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1692191610970 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "320 Block RAM " "Packed 320 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1692191611082 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1692191611082 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1692191613589 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1692191626571 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1692191658305 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1692191658355 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1692191673228 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1692191673229 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1692191694684 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1692191694745 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1692191709586 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:01:48 " "Physical synthesis optimizations for speed complete: elapsed time is 00:01:48" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1692191721221 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1692191724261 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1692191724699 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1692191724702 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1692191724847 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1692191738773 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1692191738924 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1692191738924 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:03:14 " "Fitter preparation operations ending: elapsed time is 00:03:14" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1692191744942 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1692191753414 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1692191768910 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:02:05 " "Fitter placement preparation operations ending: elapsed time is 00:02:05" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1692191879968 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1692192010792 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1692192059103 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:50 " "Fitter placement operations ending: elapsed time is 00:00:50" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1692192059104 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1692192075412 ""}
{ "Info" "IFITAPI_FITAPI_VPR_RCF_NUM_ROUTES_CONSTRAINED" "64.81 " "Router is attempting to preserve 64.81 percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements." {  } {  } 0 170239 "Router is attempting to preserve %1!s! percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements." 0 0 "Fitter" 0 -1 1692192084286 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "4e+03 ns 2.1% " "4e+03 ns of routing delay (approximately 2.1% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1692192124496 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "24 " "Router estimated average interconnect usage is 24% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "49 X22_Y23 X32_Y34 " "Router estimated peak interconnect usage is 49% of the available device resources in the region that extends from location X22_Y23 to location X32_Y34" {  } { { "loc" "" { Generic "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/" { { 1 { 0 "Router estimated peak interconnect usage is 49% of the available device resources in the region that extends from location X22_Y23 to location X32_Y34"} { { 12 { 0 ""} 22 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1692192187707 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1692192187707 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1692192237868 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1692192237868 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:02:36 " "Fitter routing operations ending: elapsed time is 00:02:36" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1692192237907 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 99.77 " "Total time spent on timing analysis during the Fitter is 99.77 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1692192288566 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1692192291179 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1692192303710 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1692192303739 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1692192322304 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:01:46 " "Fitter post-fit operations ending: elapsed time is 00:01:46" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1692192394071 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1692192396856 ""}
{ "Info" "IFIOMGR_ALL_DYN_OCT_GROUPS" "" "Following groups of pins have the same dynamic on-chip termination control" { { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[8\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[8\] uses the SSTL-15 Class I I/O standard" {  } { { "e:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[8] } } } { "e:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[8\]" } } } } { "C5TB_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/" { { 0 { 0 ""} 0 870 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1692192397696 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1692192397696 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[0\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[0\] uses the SSTL-15 Class I I/O standard" {  } { { "e:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[0] } } } { "e:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[0\]" } } } } { "C5TB_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/" { { 0 { 0 ""} 0 862 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1692192397696 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1692192397696 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[1\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[1\] uses the SSTL-15 Class I I/O standard" {  } { { "e:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[1] } } } { "e:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[1\]" } } } } { "C5TB_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/" { { 0 { 0 ""} 0 863 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1692192397696 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1692192397696 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[2\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[2\] uses the SSTL-15 Class I I/O standard" {  } { { "e:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[2] } } } { "e:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[2\]" } } } } { "C5TB_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/" { { 0 { 0 ""} 0 864 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1692192397696 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1692192397696 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[3\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[3\] uses the SSTL-15 Class I I/O standard" {  } { { "e:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[3] } } } { "e:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[3\]" } } } } { "C5TB_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/" { { 0 { 0 ""} 0 865 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1692192397696 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1692192397696 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[4\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[4\] uses the SSTL-15 Class I I/O standard" {  } { { "e:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[4] } } } { "e:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[4\]" } } } } { "C5TB_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/" { { 0 { 0 ""} 0 866 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1692192397696 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1692192397696 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[5\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[5\] uses the SSTL-15 Class I I/O standard" {  } { { "e:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[5] } } } { "e:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[5\]" } } } } { "C5TB_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/" { { 0 { 0 ""} 0 867 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1692192397696 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1692192397696 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[6\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[6\] uses the SSTL-15 Class I I/O standard" {  } { { "e:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[6] } } } { "e:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[6\]" } } } } { "C5TB_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/" { { 0 { 0 ""} 0 868 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1692192397696 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1692192397696 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[7\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[7\] uses the SSTL-15 Class I I/O standard" {  } { { "e:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[7] } } } { "e:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[7\]" } } } } { "C5TB_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/" { { 0 { 0 ""} 0 869 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1692192397696 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1692192397696 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[9\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[9\] uses the SSTL-15 Class I I/O standard" {  } { { "e:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[9] } } } { "e:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[9\]" } } } } { "C5TB_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/" { { 0 { 0 ""} 0 871 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1692192397696 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1692192397696 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[10\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[10\] uses the SSTL-15 Class I I/O standard" {  } { { "e:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[10] } } } { "e:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[10\]" } } } } { "C5TB_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/" { { 0 { 0 ""} 0 872 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1692192397696 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1692192397696 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[11\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[11\] uses the SSTL-15 Class I I/O standard" {  } { { "e:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[11] } } } { "e:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[11\]" } } } } { "C5TB_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/" { { 0 { 0 ""} 0 873 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1692192397696 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1692192397696 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[12\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[12\] uses the SSTL-15 Class I I/O standard" {  } { { "e:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[12] } } } { "e:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[12\]" } } } } { "C5TB_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/" { { 0 { 0 ""} 0 874 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1692192397696 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1692192397696 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[13\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[13\] uses the SSTL-15 Class I I/O standard" {  } { { "e:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[13] } } } { "e:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[13\]" } } } } { "C5TB_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/" { { 0 { 0 ""} 0 875 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1692192397696 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1692192397696 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[14\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[14\] uses the SSTL-15 Class I I/O standard" {  } { { "e:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[14] } } } { "e:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[14\]" } } } } { "C5TB_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/" { { 0 { 0 ""} 0 876 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1692192397696 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1692192397696 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[15\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[15\] uses the SSTL-15 Class I I/O standard" {  } { { "e:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[15] } } } { "e:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[15\]" } } } } { "C5TB_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/" { { 0 { 0 ""} 0 877 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1692192397696 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1692192397696 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[16\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[16\] uses the SSTL-15 Class I I/O standard" {  } { { "e:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[16] } } } { "e:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[16\]" } } } } { "C5TB_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/" { { 0 { 0 ""} 0 878 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1692192397696 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1692192397696 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[17\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[17\] uses the SSTL-15 Class I I/O standard" {  } { { "e:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[17] } } } { "e:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[17\]" } } } } { "C5TB_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/" { { 0 { 0 ""} 0 879 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1692192397696 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1692192397696 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[18\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[18\] uses the SSTL-15 Class I I/O standard" {  } { { "e:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[18] } } } { "e:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[18\]" } } } } { "C5TB_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/" { { 0 { 0 ""} 0 880 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1692192397696 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1692192397696 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[19\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[19\] uses the SSTL-15 Class I I/O standard" {  } { { "e:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[19] } } } { "e:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[19\]" } } } } { "C5TB_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/" { { 0 { 0 ""} 0 881 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1692192397696 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1692192397696 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[20\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[20\] uses the SSTL-15 Class I I/O standard" {  } { { "e:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[20] } } } { "e:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[20\]" } } } } { "C5TB_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/" { { 0 { 0 ""} 0 882 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1692192397696 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1692192397696 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[21\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[21\] uses the SSTL-15 Class I I/O standard" {  } { { "e:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[21] } } } { "e:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[21\]" } } } } { "C5TB_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/" { { 0 { 0 ""} 0 883 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1692192397696 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1692192397696 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[22\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[22\] uses the SSTL-15 Class I I/O standard" {  } { { "e:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[22] } } } { "e:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[22\]" } } } } { "C5TB_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/" { { 0 { 0 ""} 0 884 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1692192397696 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1692192397696 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[23\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[23\] uses the SSTL-15 Class I I/O standard" {  } { { "e:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[23] } } } { "e:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[23\]" } } } } { "C5TB_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/" { { 0 { 0 ""} 0 885 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1692192397696 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1692192397696 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[24\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[24\] uses the SSTL-15 Class I I/O standard" {  } { { "e:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[24] } } } { "e:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[24\]" } } } } { "C5TB_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/" { { 0 { 0 ""} 0 886 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1692192397696 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1692192397696 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[25\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[25\] uses the SSTL-15 Class I I/O standard" {  } { { "e:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[25] } } } { "e:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[25\]" } } } } { "C5TB_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/" { { 0 { 0 ""} 0 887 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1692192397696 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1692192397696 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[26\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[26\] uses the SSTL-15 Class I I/O standard" {  } { { "e:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[26] } } } { "e:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[26\]" } } } } { "C5TB_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/" { { 0 { 0 ""} 0 888 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1692192397696 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1692192397696 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[27\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[27\] uses the SSTL-15 Class I I/O standard" {  } { { "e:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[27] } } } { "e:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[27\]" } } } } { "C5TB_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/" { { 0 { 0 ""} 0 889 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1692192397696 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1692192397696 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[28\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[28\] uses the SSTL-15 Class I I/O standard" {  } { { "e:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[28] } } } { "e:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[28\]" } } } } { "C5TB_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/" { { 0 { 0 ""} 0 890 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1692192397696 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1692192397696 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[29\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[29\] uses the SSTL-15 Class I I/O standard" {  } { { "e:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[29] } } } { "e:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[29\]" } } } } { "C5TB_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/" { { 0 { 0 ""} 0 891 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1692192397696 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1692192397696 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[30\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[30\] uses the SSTL-15 Class I I/O standard" {  } { { "e:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[30] } } } { "e:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[30\]" } } } } { "C5TB_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/" { { 0 { 0 ""} 0 892 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1692192397696 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1692192397696 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[31\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[31\] uses the SSTL-15 Class I I/O standard" {  } { { "e:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[31] } } } { "e:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[31\]" } } } } { "C5TB_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/" { { 0 { 0 ""} 0 893 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1692192397696 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1692192397696 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_n\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_n\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "e:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_n[0] } } } { "e:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_n\[0\]" } } } } { "C5TB_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/" { { 0 { 0 ""} 0 894 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1692192397696 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1692192397696 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_n\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_n\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "e:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_n[1] } } } { "e:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_n\[1\]" } } } } { "C5TB_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/" { { 0 { 0 ""} 0 895 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1692192397696 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1692192397696 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_n\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_n\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "e:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_n[2] } } } { "e:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_n\[2\]" } } } } { "C5TB_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/" { { 0 { 0 ""} 0 896 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1692192397696 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1692192397696 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_n\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_n\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "e:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_n[3] } } } { "e:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_n\[3\]" } } } } { "C5TB_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/" { { 0 { 0 ""} 0 897 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1692192397696 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1692192397696 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_p\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_p\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "e:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_p[0] } } } { "e:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_p\[0\]" } } } } { "C5TB_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/" { { 0 { 0 ""} 0 898 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1692192397696 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1692192397696 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_p\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_p\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "e:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_p[1] } } } { "e:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_p\[1\]" } } } } { "C5TB_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/" { { 0 { 0 ""} 0 899 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1692192397696 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1692192397696 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_p\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_p\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "e:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_p[2] } } } { "e:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_p\[2\]" } } } } { "C5TB_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/" { { 0 { 0 ""} 0 900 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1692192397696 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1692192397696 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_p\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_p\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "e:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_p[3] } } } { "e:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_p\[3\]" } } } } { "C5TB_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/" { { 0 { 0 ""} 0 901 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1692192397696 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1692192397696 ""}  } {  } 0 169186 "Following groups of pins have the same dynamic on-chip termination control" 0 0 "Fitter" 0 -1 1692192397696 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/output_files/C5TB_top.fit.smsg " "Generated suppressed messages file E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/output_files/C5TB_top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1692192401653 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 248 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 248 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "10497 " "Peak virtual memory: 10497 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1692192421633 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 16 21:27:01 2023 " "Processing ended: Wed Aug 16 21:27:01 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1692192421633 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:14:53 " "Elapsed time: 00:14:53" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1692192421633 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:22:37 " "Total CPU time (on all processors): 00:22:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1692192421633 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1692192421633 ""}
