{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1665021999536 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1665021999544 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 05 23:06:39 2022 " "Processing started: Wed Oct 05 23:06:39 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1665021999544 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1665021999544 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Mod_Teste -c Mod_Teste " "Command: quartus_map --read_settings_files=on --write_settings_files=off Mod_Teste -c Mod_Teste" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1665021999544 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1665022000609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod_teste.v 1 1 " "Found 1 design units, including 1 entities, in source file mod_teste.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mod_Teste " "Found entity 1: Mod_Teste" {  } { { "Mod_Teste.v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Jackson/Mod_Teste.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665022001164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665022001164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_test2.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_test2.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_TEST " "Found entity 1: LCD_TEST" {  } { { "LCD_TEST2.v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Jackson/LCD_TEST2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665022001227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665022001227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Controller " "Found entity 1: LCD_Controller" {  } { { "LCD_Controller.v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Jackson/LCD_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665022001290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665022001290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testes/mod_teste.v 1 1 " "Found 1 design units, including 1 entities, in source file testes/mod_teste.v" { { "Info" "ISGN_ENTITY_NAME" "1 Somador " "Found entity 1: Somador" {  } { { "Testes/Mod_Teste.v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Jackson/Testes/Mod_Teste.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665022001358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665022001358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador4b.v 1 1 " "Found 1 design units, including 1 entities, in source file somador4b.v" { { "Info" "ISGN_ENTITY_NAME" "1 somador4b " "Found entity 1: somador4b" {  } { { "somador4b.v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Jackson/somador4b.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665022001422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665022001422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "desafio_ula.v 1 1 " "Found 1 design units, including 1 entities, in source file desafio_ula.v" { { "Info" "ISGN_ENTITY_NAME" "1 Desafio_ULA " "Found entity 1: Desafio_ULA" {  } { { "Desafio_ULA.v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Jackson/Desafio_ULA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665022001490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665022001490 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Mod_Teste " "Elaborating entity \"Mod_Teste\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1665022001613 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 Mod_Teste.v(9) " "Output port \"HEX0\" at Mod_Teste.v(9) has no driver" {  } { { "Mod_Teste.v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Jackson/Mod_Teste.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1665022001619 "|Mod_Teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 Mod_Teste.v(9) " "Output port \"HEX1\" at Mod_Teste.v(9) has no driver" {  } { { "Mod_Teste.v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Jackson/Mod_Teste.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1665022001619 "|Mod_Teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 Mod_Teste.v(9) " "Output port \"HEX2\" at Mod_Teste.v(9) has no driver" {  } { { "Mod_Teste.v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Jackson/Mod_Teste.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1665022001619 "|Mod_Teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 Mod_Teste.v(9) " "Output port \"HEX3\" at Mod_Teste.v(9) has no driver" {  } { { "Mod_Teste.v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Jackson/Mod_Teste.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1665022001620 "|Mod_Teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 Mod_Teste.v(9) " "Output port \"HEX4\" at Mod_Teste.v(9) has no driver" {  } { { "Mod_Teste.v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Jackson/Mod_Teste.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1665022001620 "|Mod_Teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 Mod_Teste.v(9) " "Output port \"HEX5\" at Mod_Teste.v(9) has no driver" {  } { { "Mod_Teste.v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Jackson/Mod_Teste.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1665022001620 "|Mod_Teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX6 Mod_Teste.v(9) " "Output port \"HEX6\" at Mod_Teste.v(9) has no driver" {  } { { "Mod_Teste.v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Jackson/Mod_Teste.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1665022001620 "|Mod_Teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX7 Mod_Teste.v(9) " "Output port \"HEX7\" at Mod_Teste.v(9) has no driver" {  } { { "Mod_Teste.v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Jackson/Mod_Teste.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1665022001620 "|Mod_Teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG Mod_Teste.v(10) " "Output port \"LEDG\" at Mod_Teste.v(10) has no driver" {  } { { "Mod_Teste.v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Jackson/Mod_Teste.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1665022001623 "|Mod_Teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[17..4\] Mod_Teste.v(11) " "Output port \"LEDR\[17..4\]\" at Mod_Teste.v(11) has no driver" {  } { { "Mod_Teste.v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Jackson/Mod_Teste.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1665022001623 "|Mod_Teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_TXD Mod_Teste.v(13) " "Output port \"UART_TXD\" at Mod_Teste.v(13) has no driver" {  } { { "Mod_Teste.v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Jackson/Mod_Teste.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1665022001623 "|Mod_Teste"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_TEST LCD_TEST:MyLCD " "Elaborating entity \"LCD_TEST\" for hierarchy \"LCD_TEST:MyLCD\"" {  } { { "Mod_Teste.v" "MyLCD" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Jackson/Mod_Teste.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665022001750 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 LCD_TEST2.v(60) " "Verilog HDL assignment warning at LCD_TEST2.v(60): truncated value with size 32 to match size of target (18)" {  } { { "LCD_TEST2.v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Jackson/LCD_TEST2.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1665022001895 "|Mod_Teste|LCD_TEST:MyLCD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 LCD_TEST2.v(69) " "Verilog HDL assignment warning at LCD_TEST2.v(69): truncated value with size 32 to match size of target (6)" {  } { { "LCD_TEST2.v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Jackson/LCD_TEST2.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1665022001895 "|Mod_Teste|LCD_TEST:MyLCD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 LCD_TEST2.v(71) " "Verilog HDL assignment warning at LCD_TEST2.v(71): truncated value with size 32 to match size of target (6)" {  } { { "LCD_TEST2.v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Jackson/LCD_TEST2.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1665022001895 "|Mod_Teste|LCD_TEST:MyLCD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Controller LCD_TEST:MyLCD\|LCD_Controller:u0 " "Elaborating entity \"LCD_Controller\" for hierarchy \"LCD_TEST:MyLCD\|LCD_Controller:u0\"" {  } { { "LCD_TEST2.v" "u0" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Jackson/LCD_TEST2.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665022001914 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 LCD_Controller.v(66) " "Verilog HDL assignment warning at LCD_Controller.v(66): truncated value with size 32 to match size of target (5)" {  } { { "LCD_Controller.v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Jackson/LCD_Controller.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1665022001926 "|Mod_Teste|LCD_TEST:MyLCD|LCD_Controller:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador4b somador4b:som_sub " "Elaborating entity \"somador4b\" for hierarchy \"somador4b:som_sub\"" {  } { { "Mod_Teste.v" "som_sub" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Jackson/Mod_Teste.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665022001945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Desafio_ULA Desafio_ULA:desafio " "Elaborating entity \"Desafio_ULA\" for hierarchy \"Desafio_ULA:desafio\"" {  } { { "Mod_Teste.v" "desafio" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Jackson/Mod_Teste.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665022002063 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "saida Desafio_ULA.v(5) " "Verilog HDL Always Construct warning at Desafio_ULA.v(5): inferring latch(es) for variable \"saida\", which holds its previous value in one or more paths through the always construct" {  } { { "Desafio_ULA.v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Jackson/Desafio_ULA.v" 5 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1665022002089 "|Mod_Teste|Desafio_ULA:desafio"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[0\] Desafio_ULA.v(7) " "Inferred latch for \"saida\[0\]\" at Desafio_ULA.v(7)" {  } { { "Desafio_ULA.v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Jackson/Desafio_ULA.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665022002100 "|Mod_Teste|Desafio_ULA:desafio"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[1\] Desafio_ULA.v(7) " "Inferred latch for \"saida\[1\]\" at Desafio_ULA.v(7)" {  } { { "Desafio_ULA.v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Jackson/Desafio_ULA.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665022002100 "|Mod_Teste|Desafio_ULA:desafio"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[2\] Desafio_ULA.v(7) " "Inferred latch for \"saida\[2\]\" at Desafio_ULA.v(7)" {  } { { "Desafio_ULA.v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Jackson/Desafio_ULA.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665022002100 "|Mod_Teste|Desafio_ULA:desafio"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[3\] Desafio_ULA.v(7) " "Inferred latch for \"saida\[3\]\" at Desafio_ULA.v(7)" {  } { { "Desafio_ULA.v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Jackson/Desafio_ULA.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665022002101 "|Mod_Teste|Desafio_ULA:desafio"}
{ "Error" "ESGN_MULTIPLE_SOURCE" "LEDR\[3\] LEDR\[3\] " "Net \"LEDR\[3\]\", which fans out to \"LEDR\[3\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "somador4b:som_sub\|saida\[3\] " "Net is fed by \"somador4b:som_sub\|saida\[3\]\"" {  } { { "somador4b.v" "saida\[3\]" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Jackson/somador4b.v" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665022003403 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Desafio_ULA:desafio\|saida\[3\] " "Net is fed by \"Desafio_ULA:desafio\|saida\[3\]\"" {  } { { "Desafio_ULA.v" "saida\[3\]" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Jackson/Desafio_ULA.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665022003403 ""}  } { { "Mod_Teste.v" "LEDR\[3\]" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Jackson/Mod_Teste.v" 11 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1665022003403 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "LEDR\[2\] LEDR\[2\] " "Net \"LEDR\[2\]\", which fans out to \"LEDR\[2\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "somador4b:som_sub\|saida\[2\] " "Net is fed by \"somador4b:som_sub\|saida\[2\]\"" {  } { { "somador4b.v" "saida\[2\]" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Jackson/somador4b.v" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665022003403 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Desafio_ULA:desafio\|saida\[2\] " "Net is fed by \"Desafio_ULA:desafio\|saida\[2\]\"" {  } { { "Desafio_ULA.v" "saida\[2\]" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Jackson/Desafio_ULA.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665022003403 ""}  } { { "Mod_Teste.v" "LEDR\[2\]" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Jackson/Mod_Teste.v" 11 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1665022003403 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "LEDR\[1\] LEDR\[1\] " "Net \"LEDR\[1\]\", which fans out to \"LEDR\[1\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "somador4b:som_sub\|saida\[1\] " "Net is fed by \"somador4b:som_sub\|saida\[1\]\"" {  } { { "somador4b.v" "saida\[1\]" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Jackson/somador4b.v" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665022003404 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Desafio_ULA:desafio\|saida\[1\] " "Net is fed by \"Desafio_ULA:desafio\|saida\[1\]\"" {  } { { "Desafio_ULA.v" "saida\[1\]" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Jackson/Desafio_ULA.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665022003404 ""}  } { { "Mod_Teste.v" "LEDR\[1\]" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Jackson/Mod_Teste.v" 11 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1665022003404 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "LEDR\[0\] LEDR\[0\] " "Net \"LEDR\[0\]\", which fans out to \"LEDR\[0\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "somador4b:som_sub\|saida\[0\] " "Net is fed by \"somador4b:som_sub\|saida\[0\]\"" {  } { { "somador4b.v" "saida\[0\]" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Jackson/somador4b.v" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665022003404 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Desafio_ULA:desafio\|saida\[0\] " "Net is fed by \"Desafio_ULA:desafio\|saida\[0\]\"" {  } { { "Desafio_ULA.v" "saida\[0\]" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Jackson/Desafio_ULA.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665022003404 ""}  } { { "Mod_Teste.v" "LEDR\[0\]" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Jackson/Mod_Teste.v" 11 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1665022003404 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 12 s 17 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 12 errors, 17 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4584 " "Peak virtual memory: 4584 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1665022004583 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Oct 05 23:06:44 2022 " "Processing ended: Wed Oct 05 23:06:44 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1665022004583 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1665022004583 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1665022004583 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1665022004583 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 14 s 17 s " "Quartus II Full Compilation was unsuccessful. 14 errors, 17 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1665022005514 ""}
