Quartus II 64-Bit
Version 11.0 Build 157 04/27/2011 SJ Full Version
13
967
OFF
OFF
OFF
ON
ON
ON
FV_OFF
Level2
0
0
VRSM_ON
VHSM_ON
0
-- Start Library Paths --

triple_speed_ethernet-library|
-- End Library Paths --
-- Start VHDL Libraries --
-- End VHDL Libraries --
# entity
cycloneIII_3c120_niosII_video
# storage
db|cycloneIII_3c120_niosII_video.(0).cnf
db|cycloneIII_3c120_niosII_video.(0).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cycloneiii_3c120_niosii_video.v
ada049f9f88668285bce0cea8bd7de2
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
|
}
# macro_sequence

# end
# entity
cycloneIII_3c120_niosII_video_sopc
# storage
db|cycloneIII_3c120_niosII_video.(1).cnf
db|cycloneIII_3c120_niosII_video.(1).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cycloneiii_3c120_niosii_video_sopc.v
63dd20f59eccc698837c211655150b3
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance
}
# macro_sequence

# end
# entity
altpll_0_pll_slave_arbitrator
# storage
db|cycloneIII_3c120_niosII_video.(2).cnf
db|cycloneIII_3c120_niosII_video.(2).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cycloneiii_3c120_niosii_video_sopc.v
63dd20f59eccc698837c211655150b3
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|altpll_0_pll_slave_arbitrator:the_altpll_0_pll_slave
}
# macro_sequence

# end
# entity
altpll_0
# storage
db|cycloneIII_3c120_niosII_video.(3).cnf
db|cycloneIII_3c120_niosII_video.(3).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
altpll_0.v
fea513d261b1de9befbd0bbc8eb91
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|altpll_0:the_altpll_0
}
# macro_sequence

# end
# entity
altpll_0_stdsync_sv6
# storage
db|cycloneIII_3c120_niosII_video.(4).cnf
db|cycloneIII_3c120_niosII_video.(4).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
altpll_0.v
fea513d261b1de9befbd0bbc8eb91
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|altpll_0:the_altpll_0|altpll_0_stdsync_sv6:stdsync2
}
# macro_sequence

# end
# entity
altpll_0_dffpipe_l2c
# storage
db|cycloneIII_3c120_niosII_video.(5).cnf
db|cycloneIII_3c120_niosII_video.(5).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
altpll_0.v
fea513d261b1de9befbd0bbc8eb91
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|altpll_0:the_altpll_0|altpll_0_stdsync_sv6:stdsync2|altpll_0_dffpipe_l2c:dffpipe3
}
# macro_sequence
ALTERA_RESERVED_QISALTERA_RESERVED_QIS
# end
# entity
altpll_0_altpll_r992
# storage
db|cycloneIII_3c120_niosII_video.(6).cnf
db|cycloneIII_3c120_niosII_video.(6).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
altpll_0.v
fea513d261b1de9befbd0bbc8eb91
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|altpll_0:the_altpll_0|altpll_0_altpll_r992:sd1
}
# macro_sequence
ALTERA_RESERVED_QISALTERA_RESERVED_QIS
# end
# entity
button_pio_s1_arbitrator
# storage
db|cycloneIII_3c120_niosII_video.(7).cnf
db|cycloneIII_3c120_niosII_video.(7).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cycloneiii_3c120_niosii_video_sopc.v
63dd20f59eccc698837c211655150b3
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|button_pio_s1_arbitrator:the_button_pio_s1
}
# macro_sequence

# end
# entity
button_pio
# storage
db|cycloneIII_3c120_niosII_video.(8).cnf
db|cycloneIII_3c120_niosII_video.(8).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
button_pio.v
8f36ac1a7ca31936f934b22bd6bb72
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|button_pio:the_button_pio
}
# macro_sequence

# end
# entity
cpu_jtag_debug_module_arbitrator
# storage
db|cycloneIII_3c120_niosII_video.(9).cnf
db|cycloneIII_3c120_niosII_video.(9).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cycloneiii_3c120_niosii_video_sopc.v
63dd20f59eccc698837c211655150b3
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module
}
# macro_sequence

# end
# entity
cpu_data_master_arbitrator
# storage
db|cycloneIII_3c120_niosII_video.(10).cnf
db|cycloneIII_3c120_niosII_video.(10).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cycloneiii_3c120_niosii_video_sopc.v
63dd20f59eccc698837c211655150b3
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu_data_master_arbitrator:the_cpu_data_master
}
# macro_sequence

# end
# entity
button_pio_s1_irq_from_sa_clock_crossing_cpu_data_master_module
# storage
db|cycloneIII_3c120_niosII_video.(11).cnf
db|cycloneIII_3c120_niosII_video.(11).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cycloneiii_3c120_niosii_video_sopc.v
63dd20f59eccc698837c211655150b3
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu_data_master_arbitrator:the_cpu_data_master|button_pio_s1_irq_from_sa_clock_crossing_cpu_data_master_module:button_pio_s1_irq_from_sa_clock_crossing_cpu_data_master
}
# macro_sequence

# end
# entity
high_res_timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module
# storage
db|cycloneIII_3c120_niosII_video.(12).cnf
db|cycloneIII_3c120_niosII_video.(12).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cycloneiii_3c120_niosii_video_sopc.v
63dd20f59eccc698837c211655150b3
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu_data_master_arbitrator:the_cpu_data_master|high_res_timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module:high_res_timer_s1_irq_from_sa_clock_crossing_cpu_data_master
}
# macro_sequence

# end
# entity
jtag_uart_avalon_jtag_slave_irq_from_sa_clock_crossing_cpu_data_master_module
# storage
db|cycloneIII_3c120_niosII_video.(13).cnf
db|cycloneIII_3c120_niosII_video.(13).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cycloneiii_3c120_niosii_video_sopc.v
63dd20f59eccc698837c211655150b3
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu_data_master_arbitrator:the_cpu_data_master|jtag_uart_avalon_jtag_slave_irq_from_sa_clock_crossing_cpu_data_master_module:jtag_uart_avalon_jtag_slave_irq_from_sa_clock_crossing_cpu_data_master
}
# macro_sequence

# end
# entity
lcd_sgdma_csr_irq_from_sa_clock_crossing_cpu_data_master_module
# storage
db|cycloneIII_3c120_niosII_video.(14).cnf
db|cycloneIII_3c120_niosII_video.(14).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cycloneiii_3c120_niosii_video_sopc.v
63dd20f59eccc698837c211655150b3
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu_data_master_arbitrator:the_cpu_data_master|lcd_sgdma_csr_irq_from_sa_clock_crossing_cpu_data_master_module:lcd_sgdma_csr_irq_from_sa_clock_crossing_cpu_data_master
}
# macro_sequence

# end
# entity
sys_clk_timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module
# storage
db|cycloneIII_3c120_niosII_video.(15).cnf
db|cycloneIII_3c120_niosII_video.(15).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cycloneiii_3c120_niosii_video_sopc.v
63dd20f59eccc698837c211655150b3
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu_data_master_arbitrator:the_cpu_data_master|sys_clk_timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module:sys_clk_timer_s1_irq_from_sa_clock_crossing_cpu_data_master
}
# macro_sequence

# end
# entity
touch_panel_pen_irq_n_s1_irq_from_sa_clock_crossing_cpu_data_master_module
# storage
db|cycloneIII_3c120_niosII_video.(16).cnf
db|cycloneIII_3c120_niosII_video.(16).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cycloneiii_3c120_niosii_video_sopc.v
63dd20f59eccc698837c211655150b3
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu_data_master_arbitrator:the_cpu_data_master|touch_panel_pen_irq_n_s1_irq_from_sa_clock_crossing_cpu_data_master_module:touch_panel_pen_irq_n_s1_irq_from_sa_clock_crossing_cpu_data_master
}
# macro_sequence

# end
# entity
touch_panel_spi_spi_control_port_irq_from_sa_clock_crossing_cpu_data_master_module
# storage
db|cycloneIII_3c120_niosII_video.(17).cnf
db|cycloneIII_3c120_niosII_video.(17).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cycloneiii_3c120_niosii_video_sopc.v
63dd20f59eccc698837c211655150b3
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu_data_master_arbitrator:the_cpu_data_master|touch_panel_spi_spi_control_port_irq_from_sa_clock_crossing_cpu_data_master_module:touch_panel_spi_spi_control_port_irq_from_sa_clock_crossing_cpu_data_master
}
# macro_sequence

# end
# entity
uart1_s1_irq_from_sa_clock_crossing_cpu_data_master_module
# storage
db|cycloneIII_3c120_niosII_video.(18).cnf
db|cycloneIII_3c120_niosII_video.(18).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cycloneiii_3c120_niosii_video_sopc.v
63dd20f59eccc698837c211655150b3
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu_data_master_arbitrator:the_cpu_data_master|uart1_s1_irq_from_sa_clock_crossing_cpu_data_master_module:uart1_s1_irq_from_sa_clock_crossing_cpu_data_master
}
# macro_sequence

# end
# entity
cpu_instruction_master_arbitrator
# storage
db|cycloneIII_3c120_niosII_video.(19).cnf
db|cycloneIII_3c120_niosII_video.(19).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cycloneiii_3c120_niosii_video_sopc.v
63dd20f59eccc698837c211655150b3
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu_instruction_master_arbitrator:the_cpu_instruction_master
}
# macro_sequence

# end
# entity
cpu
# storage
db|cycloneIII_3c120_niosII_video.(20).cnf
db|cycloneIII_3c120_niosII_video.(20).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cpu.v
7571d79bf078aeaeb04e813e6a441cb6
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu:the_cpu
}
# macro_sequence

# end
# entity
cpu_test_bench
# storage
db|cycloneIII_3c120_niosII_video.(21).cnf
db|cycloneIII_3c120_niosII_video.(21).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cpu_test_bench.v
745392be2a254ac22f8237e3bbbeb
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench
}
# macro_sequence

# end
# entity
cpu_ic_data_module
# storage
db|cycloneIII_3c120_niosII_video.(22).cnf
db|cycloneIII_3c120_niosII_video.(22).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cpu.v
7571d79bf078aeaeb04e813e6a441cb6
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
lpm_file
UNUSED
PARAMETER_STRING
DEF
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|cycloneIII_3c120_niosII_video.(23).cnf
db|cycloneIII_3c120_niosII_video.(23).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
13
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
8192
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
13
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
8192
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
ADDRESS_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_SIGNED_DEC
USR
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_3jd1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
rden_b
-1
3
q_b
-1
3
data_a
-1
3
clock0
-1
3
address_b
-1
3
address_a
-1
3
}
# include_file {
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
altrom.inc
192b74eafa8debf2248ea73881e77f91
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram
}
# macro_sequence

# end
# entity
altsyncram_3jd1
# storage
db|cycloneIII_3c120_niosII_video.(24).cnf
db|cycloneIII_3c120_niosII_video.(24).cnf
# case_insensitive
# source_file
db|altsyncram_3jd1.tdf
712d473cbf132ab89b19ad37d5fed8
7
# used_port {
wren_a
-1
3
rden_b
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_b9
-1
3
address_b8
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b12
-1
3
address_b11
-1
3
address_b10
-1
3
address_b1
-1
3
address_b0
-1
3
address_a9
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a12
-1
3
address_a11
-1
3
address_a10
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_3jd1:auto_generated
}
# macro_sequence

# end
# entity
cpu_ic_tag_module
# storage
db|cycloneIII_3c120_niosII_video.(25).cnf
db|cycloneIII_3c120_niosII_video.(25).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cpu.v
7571d79bf078aeaeb04e813e6a441cb6
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
lpm_file
cpu_ic_tag_ram.mif
PARAMETER_STRING
USR
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|cycloneIII_3c120_niosII_video.(26).cnf
db|cycloneIII_3c120_niosII_video.(26).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
22
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
10
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
1024
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
22
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
10
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
1024
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
ADDRESS_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
OLD_DATA
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
cpu_ic_tag_ram.mif
PARAMETER_UNKNOWN
USR
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_SIGNED_DEC
USR
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_l9g1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
rden_b
-1
3
q_b
-1
3
data_a
-1
3
clock0
-1
3
address_b
-1
3
address_a
-1
3
}
# include_file {
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
altrom.inc
192b74eafa8debf2248ea73881e77f91
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram
}
# macro_sequence

# end
# entity
altsyncram_l9g1
# storage
db|cycloneIII_3c120_niosII_video.(27).cnf
db|cycloneIII_3c120_niosII_video.(27).cnf
# case_insensitive
# source_file
db|altsyncram_l9g1.tdf
63c5d1c72def4b9eaf807c116a2ca2a
7
# used_port {
wren_a
-1
3
rden_b
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_b9
-1
3
address_b8
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a9
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# memory_file {
cpu_ic_tag_ram.mif
a74d147ceff04dddfa38b2b5a74f1
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_l9g1:auto_generated
}
# macro_sequence

# end
# entity
cpu_bht_module
# storage
db|cycloneIII_3c120_niosII_video.(28).cnf
db|cycloneIII_3c120_niosII_video.(28).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cpu.v
7571d79bf078aeaeb04e813e6a441cb6
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
lpm_file
cpu_bht_ram.mif
PARAMETER_STRING
USR
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu:the_cpu|cpu_bht_module:cpu_bht
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|cycloneIII_3c120_niosII_video.(29).cnf
db|cycloneIII_3c120_niosII_video.(29).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
2
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
8
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
256
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
2
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
8
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
256
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
ADDRESS_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
OLD_DATA
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
cpu_bht_ram.mif
PARAMETER_UNKNOWN
USR
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_SIGNED_DEC
USR
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_2of1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
rden_b
-1
3
q_b
-1
3
data_a
-1
3
clock0
-1
3
address_b
-1
3
address_a
-1
3
}
# include_file {
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
altrom.inc
192b74eafa8debf2248ea73881e77f91
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram
}
# macro_sequence

# end
# entity
altsyncram_2of1
# storage
db|cycloneIII_3c120_niosII_video.(30).cnf
db|cycloneIII_3c120_niosII_video.(30).cnf
# case_insensitive
# source_file
db|altsyncram_2of1.tdf
1ec83e5a185817eb6c364f144d24
7
# used_port {
wren_a
-1
3
rden_b
-1
3
q_b1
-1
3
q_b0
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# memory_file {
cpu_bht_ram.mif
6d51a936ee33f2e21c834c67491e5de
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_2of1:auto_generated
}
# macro_sequence

# end
# entity
cpu_register_bank_a_module
# storage
db|cycloneIII_3c120_niosII_video.(31).cnf
db|cycloneIII_3c120_niosII_video.(31).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cpu.v
7571d79bf078aeaeb04e813e6a441cb6
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
lpm_file
cpu_rf_ram_a.mif
PARAMETER_STRING
USR
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|cycloneIII_3c120_niosII_video.(32).cnf
db|cycloneIII_3c120_niosII_video.(32).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
5
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
32
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
5
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
32
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
ADDRESS_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
OLD_DATA
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
cpu_rf_ram_a.mif
PARAMETER_UNKNOWN
USR
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_SIGNED_DEC
USR
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_26f1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
q_b
-1
3
data_a
-1
3
clock0
-1
3
address_b
-1
3
address_a
-1
3
}
# include_file {
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
altrom.inc
192b74eafa8debf2248ea73881e77f91
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram
}
# macro_sequence

# end
# entity
altsyncram_26f1
# storage
db|cycloneIII_3c120_niosII_video.(33).cnf
db|cycloneIII_3c120_niosII_video.(33).cnf
# case_insensitive
# source_file
db|altsyncram_26f1.tdf
454aa2b07f52319148172da6d6c08224
7
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# memory_file {
cpu_rf_ram_a.mif
37e6bb46f593b58f68ad218371e525
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_26f1:auto_generated
}
# macro_sequence

# end
# entity
cpu_register_bank_b_module
# storage
db|cycloneIII_3c120_niosII_video.(34).cnf
db|cycloneIII_3c120_niosII_video.(34).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cpu.v
7571d79bf078aeaeb04e813e6a441cb6
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
lpm_file
cpu_rf_ram_b.mif
PARAMETER_STRING
USR
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|cycloneIII_3c120_niosII_video.(35).cnf
db|cycloneIII_3c120_niosII_video.(35).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
5
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
32
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
5
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
32
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
ADDRESS_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
OLD_DATA
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
cpu_rf_ram_b.mif
PARAMETER_UNKNOWN
USR
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_SIGNED_DEC
USR
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_36f1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
q_b
-1
3
data_a
-1
3
clock0
-1
3
address_b
-1
3
address_a
-1
3
}
# include_file {
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
altrom.inc
192b74eafa8debf2248ea73881e77f91
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram
}
# macro_sequence

# end
# entity
altsyncram_36f1
# storage
db|cycloneIII_3c120_niosII_video.(36).cnf
db|cycloneIII_3c120_niosII_video.(36).cnf
# case_insensitive
# source_file
db|altsyncram_36f1.tdf
c52af16e85d730f732bf1d921ffbae
7
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# memory_file {
cpu_rf_ram_b.mif
37e6bb46f593b58f68ad218371e525
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_36f1:auto_generated
}
# macro_sequence

# end
# entity
cpu_dc_tag_module
# storage
db|cycloneIII_3c120_niosII_video.(37).cnf
db|cycloneIII_3c120_niosII_video.(37).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cpu.v
7571d79bf078aeaeb04e813e6a441cb6
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
lpm_file
cpu_dc_tag_ram.mif
PARAMETER_STRING
USR
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|cycloneIII_3c120_niosII_video.(38).cnf
db|cycloneIII_3c120_niosII_video.(38).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
16
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
10
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
1024
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
16
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
10
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
1024
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
ADDRESS_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
OLD_DATA
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
cpu_dc_tag_ram.mif
PARAMETER_UNKNOWN
USR
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_SIGNED_DEC
USR
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_clf1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
q_b
-1
3
data_a
-1
3
clock0
-1
3
address_b
-1
3
address_a
-1
3
}
# include_file {
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
altrom.inc
192b74eafa8debf2248ea73881e77f91
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram
}
# macro_sequence

# end
# entity
altsyncram_clf1
# storage
db|cycloneIII_3c120_niosII_video.(39).cnf
db|cycloneIII_3c120_niosII_video.(39).cnf
# case_insensitive
# source_file
db|altsyncram_clf1.tdf
5991b2dee4f1375698ba699386519cd
7
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b2
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a2
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_b9
-1
3
address_b8
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a9
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# memory_file {
cpu_dc_tag_ram.mif
702ed46aa040f138f47ab6a3e0193089
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_clf1:auto_generated
}
# macro_sequence

# end
# entity
cpu_dc_data_module
# storage
db|cycloneIII_3c120_niosII_video.(40).cnf
db|cycloneIII_3c120_niosII_video.(40).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cpu.v
7571d79bf078aeaeb04e813e6a441cb6
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
lpm_file
UNUSED
PARAMETER_STRING
DEF
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|cycloneIII_3c120_niosII_video.(41).cnf
db|cycloneIII_3c120_niosII_video.(41).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
13
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
8192
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
13
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
8192
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
ADDRESS_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
4
PARAMETER_SIGNED_DEC
USR
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_SIGNED_DEC
USR
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_pif1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
q_b
-1
3
data_a
-1
3
clock0
-1
3
byteena_a
-1
3
address_b
-1
3
address_a
-1
3
}
# include_file {
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
altrom.inc
192b74eafa8debf2248ea73881e77f91
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram
}
# macro_sequence

# end
# entity
altsyncram_pif1
# storage
db|cycloneIII_3c120_niosII_video.(42).cnf
db|cycloneIII_3c120_niosII_video.(42).cnf
# case_insensitive
# source_file
db|altsyncram_pif1.tdf
2955dd548bead128403fa2f6d47f4378
7
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
byteena_a3
-1
3
byteena_a2
-1
3
byteena_a1
-1
3
byteena_a0
-1
3
address_b9
-1
3
address_b8
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b12
-1
3
address_b11
-1
3
address_b10
-1
3
address_b1
-1
3
address_b0
-1
3
address_a9
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a12
-1
3
address_a11
-1
3
address_a10
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram|altsyncram_pif1:auto_generated
}
# macro_sequence

# end
# entity
cpu_dc_victim_module
# storage
db|cycloneIII_3c120_niosII_video.(43).cnf
db|cycloneIII_3c120_niosII_video.(43).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cpu.v
7571d79bf078aeaeb04e813e6a441cb6
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
lpm_file
UNUSED
PARAMETER_STRING
DEF
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|cycloneIII_3c120_niosII_video.(44).cnf
db|cycloneIII_3c120_niosII_video.(44).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
3
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
8
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
3
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
8
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
ADDRESS_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
OLD_DATA
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_SIGNED_DEC
USR
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_i2d1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
rden_b
-1
3
q_b
-1
3
data_a
-1
3
clock0
-1
3
address_b
-1
3
address_a
-1
3
}
# include_file {
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
altrom.inc
192b74eafa8debf2248ea73881e77f91
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram
}
# macro_sequence

# end
# entity
altsyncram_i2d1
# storage
db|cycloneIII_3c120_niosII_video.(45).cnf
db|cycloneIII_3c120_niosII_video.(45).cnf
# case_insensitive
# source_file
db|altsyncram_i2d1.tdf
5d5cb0b1cef0e7251f42fd7084569b70
7
# used_port {
wren_a
-1
3
rden_b
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_i2d1:auto_generated
}
# macro_sequence

# end
# entity
cpu_mult_cell
# storage
db|cycloneIII_3c120_niosII_video.(46).cnf
db|cycloneIII_3c120_niosII_video.(46).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cpu_mult_cell.v
9edfe712fbfd1c22ad13f60ffb96eb2
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell
}
# macro_sequence

# end
# entity
altmult_add
# storage
db|cycloneIII_3c120_niosII_video.(47).cnf
db|cycloneIII_3c120_niosII_video.(47).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|altmult_add.tdf
61a6fe8a40fd8b58b1825bd77b5dfb
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
ACCUM_DIRECTION
ADD
PARAMETER_UNKNOWN
DEF
ACCUM_SLOAD_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ACCUM_SLOAD_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ACCUM_SLOAD_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ACCUM_SLOAD_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ACCUMULATOR
NO
PARAMETER_UNKNOWN
DEF
ADDER1_ROUNDING
NO
PARAMETER_UNKNOWN
DEF
ADDER3_ROUNDING
NO
PARAMETER_UNKNOWN
DEF
ADDNSUB1_ROUND_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ADDNSUB1_ROUND_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ADDNSUB1_ROUND_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ADDNSUB1_ROUND_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ADDNSUB3_ROUND_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ADDNSUB3_ROUND_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ADDNSUB3_ROUND_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ADDNSUB3_ROUND_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ADDNSUB_MULTIPLIER_ACLR1
ACLR3
PARAMETER_UNKNOWN
DEF
ADDNSUB_MULTIPLIER_ACLR3
ACLR3
PARAMETER_UNKNOWN
DEF
ADDNSUB_MULTIPLIER_PIPELINE_ACLR1
ACLR0
PARAMETER_UNKNOWN
USR
ADDNSUB_MULTIPLIER_PIPELINE_ACLR3
ACLR3
PARAMETER_UNKNOWN
DEF
ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1
CLOCK0
PARAMETER_UNKNOWN
USR
ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3
CLOCK0
PARAMETER_UNKNOWN
DEF
ADDNSUB_MULTIPLIER_REGISTER1
UNREGISTERED
PARAMETER_UNKNOWN
USR
ADDNSUB_MULTIPLIER_REGISTER3
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
CHAINOUT_ADDER
NO
PARAMETER_UNKNOWN
DEF
CHAINOUT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_ROUND_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
CHAINOUT_ROUND_OUTPUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
CHAINOUT_ROUND_OUTPUT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_ROUND_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
CHAINOUT_ROUND_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_ROUND_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_ROUNDING
NO
PARAMETER_UNKNOWN
DEF
CHAINOUT_SATURATE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
CHAINOUT_SATURATE_OUTPUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
CHAINOUT_SATURATE_OUTPUT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_SATURATE_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
CHAINOUT_SATURATE_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_SATURATE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_SATURATION
NO
PARAMETER_UNKNOWN
DEF
DEDICATED_MULTIPLIER_CIRCUITRY
YES
PARAMETER_UNKNOWN
USR
DSP_BLOCK_BALANCING
AUTO
PARAMETER_UNKNOWN
USR
EXTRA_LATENCY
0
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_A0
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_A1
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_A2
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_A3
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_B0
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_B1
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_B2
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_B3
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_REGISTER_A0
UNREGISTERED
PARAMETER_UNKNOWN
USR
INPUT_REGISTER_A1
CLOCK0
PARAMETER_UNKNOWN
DEF
INPUT_REGISTER_A2
CLOCK0
PARAMETER_UNKNOWN
DEF
INPUT_REGISTER_A3
CLOCK0
PARAMETER_UNKNOWN
DEF
INPUT_REGISTER_B0
UNREGISTERED
PARAMETER_UNKNOWN
USR
INPUT_REGISTER_B1
CLOCK0
PARAMETER_UNKNOWN
DEF
INPUT_REGISTER_B2
CLOCK0
PARAMETER_UNKNOWN
DEF
INPUT_REGISTER_B3
CLOCK0
PARAMETER_UNKNOWN
DEF
INPUT_SOURCE_A0
DATAA
PARAMETER_UNKNOWN
USR
INPUT_SOURCE_A1
DATAA
PARAMETER_UNKNOWN
DEF
INPUT_SOURCE_A2
DATAA
PARAMETER_UNKNOWN
DEF
INPUT_SOURCE_A3
DATAA
PARAMETER_UNKNOWN
DEF
INPUT_SOURCE_B0
DATAB
PARAMETER_UNKNOWN
USR
INPUT_SOURCE_B1
DATAB
PARAMETER_UNKNOWN
DEF
INPUT_SOURCE_B2
DATAB
PARAMETER_UNKNOWN
DEF
INPUT_SOURCE_B3
DATAB
PARAMETER_UNKNOWN
DEF
MULT01_ROUND_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
MULT01_ROUND_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
MULT01_SATURATION_ACLR
ACLR2
PARAMETER_UNKNOWN
DEF
MULT01_SATURATION_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
MULT23_ROUND_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
MULT23_ROUND_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
MULT23_SATURATION_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
MULT23_SATURATION_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
MULTIPLIER01_ROUNDING
NO
PARAMETER_UNKNOWN
DEF
MULTIPLIER01_SATURATION
NO
PARAMETER_UNKNOWN
DEF
MULTIPLIER1_DIRECTION
ADD
PARAMETER_UNKNOWN
USR
MULTIPLIER23_ROUNDING
NO
PARAMETER_UNKNOWN
DEF
MULTIPLIER23_SATURATION
NO
PARAMETER_UNKNOWN
DEF
MULTIPLIER3_DIRECTION
ADD
PARAMETER_UNKNOWN
DEF
MULTIPLIER_ACLR0
ACLR0
PARAMETER_UNKNOWN
USR
MULTIPLIER_ACLR1
ACLR3
PARAMETER_UNKNOWN
DEF
MULTIPLIER_ACLR2
ACLR3
PARAMETER_UNKNOWN
DEF
MULTIPLIER_ACLR3
ACLR3
PARAMETER_UNKNOWN
DEF
MULTIPLIER_REGISTER0
CLOCK0
PARAMETER_UNKNOWN
USR
MULTIPLIER_REGISTER1
CLOCK0
PARAMETER_UNKNOWN
DEF
MULTIPLIER_REGISTER2
CLOCK0
PARAMETER_UNKNOWN
DEF
MULTIPLIER_REGISTER3
CLOCK0
PARAMETER_UNKNOWN
DEF
NUMBER_OF_MULTIPLIERS
1
PARAMETER_SIGNED_DEC
USR
OUTPUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
OUTPUT_REGISTER
UNREGISTERED
PARAMETER_UNKNOWN
USR
OUTPUT_ROUND_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
OUTPUT_ROUND_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
OUTPUT_ROUND_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
OUTPUT_ROUND_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
OUTPUT_ROUND_TYPE
NEAREST_INTEGER
PARAMETER_UNKNOWN
DEF
OUTPUT_ROUNDING
NO
PARAMETER_UNKNOWN
DEF
OUTPUT_SATURATE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
OUTPUT_SATURATE_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
OUTPUT_SATURATE_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
OUTPUT_SATURATE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
OUTPUT_SATURATE_TYPE
ASYMMETRIC
PARAMETER_UNKNOWN
DEF
OUTPUT_SATURATION
NO
PARAMETER_UNKNOWN
DEF
port_addnsub1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
port_addnsub3
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_CHAINOUT_SAT_IS_OVERFLOW
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
PORT_MULT0_IS_SATURATED
UNUSED
PARAMETER_UNKNOWN
DEF
PORT_MULT1_IS_SATURATED
UNUSED
PARAMETER_UNKNOWN
DEF
PORT_MULT2_IS_SATURATED
UNUSED
PARAMETER_UNKNOWN
DEF
PORT_MULT3_IS_SATURATED
UNUSED
PARAMETER_UNKNOWN
DEF
PORT_OUTPUT_IS_OVERFLOW
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
port_signa
PORT_UNUSED
PARAMETER_UNKNOWN
USR
port_signb
PORT_UNUSED
PARAMETER_UNKNOWN
USR
REPRESENTATION_A
UNSIGNED
PARAMETER_UNKNOWN
USR
REPRESENTATION_B
UNSIGNED
PARAMETER_UNKNOWN
USR
ROTATE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ROTATE_OUTPUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ROTATE_OUTPUT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ROTATE_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ROTATE_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ROTATE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
WIDTH_MSB
17
PARAMETER_UNKNOWN
DEF
WIDTH_SATURATE_SIGN
1
PARAMETER_UNKNOWN
DEF
SCANOUTA_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
SCANOUTA_REGISTER
UNREGISTERED
PARAMETER_UNKNOWN
DEF
SHIFT_MODE
NO
PARAMETER_UNKNOWN
DEF
SHIFT_RIGHT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
SHIFT_RIGHT_OUTPUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
SHIFT_RIGHT_OUTPUT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
SHIFT_RIGHT_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
SHIFT_RIGHT_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
SHIFT_RIGHT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
SIGNED_ACLR_A
ACLR3
PARAMETER_UNKNOWN
DEF
SIGNED_ACLR_B
ACLR3
PARAMETER_UNKNOWN
DEF
SIGNED_PIPELINE_ACLR_A
ACLR0
PARAMETER_UNKNOWN
USR
SIGNED_PIPELINE_ACLR_B
ACLR0
PARAMETER_UNKNOWN
USR
SIGNED_PIPELINE_REGISTER_A
CLOCK0
PARAMETER_UNKNOWN
USR
SIGNED_PIPELINE_REGISTER_B
CLOCK0
PARAMETER_UNKNOWN
USR
SIGNED_REGISTER_A
UNREGISTERED
PARAMETER_UNKNOWN
USR
SIGNED_REGISTER_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
WIDTH_A
16
PARAMETER_SIGNED_DEC
USR
WIDTH_B
16
PARAMETER_SIGNED_DEC
USR
WIDTH_CHAININ
1
PARAMETER_UNKNOWN
DEF
WIDTH_RESULT
32
PARAMETER_SIGNED_DEC
USR
ZERO_CHAINOUT_OUTPUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ZERO_CHAINOUT_OUTPUT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ZERO_LOOPBACK_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ZERO_LOOPBACK_OUTPUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ZERO_LOOPBACK_OUTPUT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ZERO_LOOPBACK_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ZERO_LOOPBACK_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ZERO_LOOPBACK_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
mult_add_dfr2
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
WIDTH_C
22
PARAMETER_UNKNOWN
DEF
LOADCONST_VALUE
64
PARAMETER_UNKNOWN
DEF
PREADDER_MODE
SIMPLE
PARAMETER_UNKNOWN
DEF
PREADDER_DIRECTION_0
ADD
PARAMETER_UNKNOWN
DEF
PREADDER_DIRECTION_1
ADD
PARAMETER_UNKNOWN
DEF
PREADDER_DIRECTION_2
ADD
PARAMETER_UNKNOWN
DEF
PREADDER_DIRECTION_3
ADD
PARAMETER_UNKNOWN
DEF
INPUT_REGISTER_C0
CLOCK0
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_C0
ACLR0
PARAMETER_UNKNOWN
DEF
COEFSEL0_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
COEFSEL1_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
COEFSEL2_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
COEFSEL3_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
COEFSEL0_ACLR
ACLR0
PARAMETER_UNKNOWN
DEF
COEFSEL1_ACLR
ACLR0
PARAMETER_UNKNOWN
DEF
COEFSEL2_ACLR
ACLR0
PARAMETER_UNKNOWN
DEF
COEFSEL3_ACLR
ACLR0
PARAMETER_UNKNOWN
DEF
SYSTOLIC_DELAY1
CLOCK0
PARAMETER_UNKNOWN
DEF
SYSTOLIC_DELAY3
CLOCK0
PARAMETER_UNKNOWN
DEF
SYSTOLIC_ACLR1
ACLR0
PARAMETER_UNKNOWN
DEF
SYSTOLIC_ACLR3
ACLR0
PARAMETER_UNKNOWN
DEF
COEF0_0
0
PARAMETER_UNKNOWN
DEF
COEF0_1
0
PARAMETER_UNKNOWN
DEF
COEF0_2
0
PARAMETER_UNKNOWN
DEF
COEF0_3
0
PARAMETER_UNKNOWN
DEF
COEF0_4
0
PARAMETER_UNKNOWN
DEF
COEF0_5
0
PARAMETER_UNKNOWN
DEF
COEF0_6
0
PARAMETER_UNKNOWN
DEF
COEF0_7
0
PARAMETER_UNKNOWN
DEF
COEF1_0
0
PARAMETER_UNKNOWN
DEF
COEF1_1
0
PARAMETER_UNKNOWN
DEF
COEF1_2
0
PARAMETER_UNKNOWN
DEF
COEF1_3
0
PARAMETER_UNKNOWN
DEF
COEF1_4
0
PARAMETER_UNKNOWN
DEF
COEF1_5
0
PARAMETER_UNKNOWN
DEF
COEF1_6
0
PARAMETER_UNKNOWN
DEF
COEF1_7
0
PARAMETER_UNKNOWN
DEF
COEF2_0
0
PARAMETER_UNKNOWN
DEF
COEF2_1
0
PARAMETER_UNKNOWN
DEF
COEF2_2
0
PARAMETER_UNKNOWN
DEF
COEF2_3
0
PARAMETER_UNKNOWN
DEF
COEF2_4
0
PARAMETER_UNKNOWN
DEF
COEF2_5
0
PARAMETER_UNKNOWN
DEF
COEF2_6
0
PARAMETER_UNKNOWN
DEF
COEF2_7
0
PARAMETER_UNKNOWN
DEF
COEF3_0
0
PARAMETER_UNKNOWN
DEF
COEF3_1
0
PARAMETER_UNKNOWN
DEF
COEF3_2
0
PARAMETER_UNKNOWN
DEF
COEF3_3
0
PARAMETER_UNKNOWN
DEF
COEF3_4
0
PARAMETER_UNKNOWN
DEF
COEF3_5
0
PARAMETER_UNKNOWN
DEF
COEF3_6
0
PARAMETER_UNKNOWN
DEF
COEF3_7
0
PARAMETER_UNKNOWN
DEF
WIDTH_COEF
18
PARAMETER_UNKNOWN
DEF
}
# used_port {
result
-1
3
datab
-1
3
dataa
-1
3
clock0
-1
3
aclr0
-1
3
ena0
-1
2
}
# include_file {
altmult_add.tdf
61a6fe8a40fd8b58b1825bd77b5dfb
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
stratix_mac_out.inc
9ac89b9d6c98d3e379f29a56f74933
stratix_mac_mult.inc
39994655f1ee0a1246f2c1a60bc98e4
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1
}
# macro_sequence

# end
# entity
mult_add_dfr2
# storage
db|cycloneIII_3c120_niosII_video.(48).cnf
db|cycloneIII_3c120_niosII_video.(48).cnf
# case_insensitive
# source_file
db|mult_add_dfr2.tdf
3d68528addf186f57017319ff822f10
7
# used_port {
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result31
-1
3
result30
-1
3
result3
-1
3
result29
-1
3
result28
-1
3
result27
-1
3
result26
-1
3
result25
-1
3
result24
-1
3
result23
-1
3
result22
-1
3
result21
-1
3
result20
-1
3
result2
-1
3
result19
-1
3
result18
-1
3
result17
-1
3
result16
-1
3
result15
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
datab9
-1
3
datab8
-1
3
datab7
-1
3
datab6
-1
3
datab5
-1
3
datab4
-1
3
datab3
-1
3
datab2
-1
3
datab15
-1
3
datab14
-1
3
datab13
-1
3
datab12
-1
3
datab11
-1
3
datab10
-1
3
datab1
-1
3
datab0
-1
3
dataa9
-1
3
dataa8
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa15
-1
3
dataa14
-1
3
dataa13
-1
3
dataa12
-1
3
dataa11
-1
3
dataa10
-1
3
dataa1
-1
3
dataa0
-1
3
clock0
-1
3
aclr0
-1
3
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated
}
# macro_sequence

# end
# entity
ded_mult_br81
# storage
db|cycloneIII_3c120_niosII_video.(49).cnf
db|cycloneIII_3c120_niosII_video.(49).cnf
# case_insensitive
# source_file
db|ded_mult_br81.tdf
94428a967d4789f231e39b8b01f2010
7
# used_port {
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result31
-1
3
result30
-1
3
result3
-1
3
result29
-1
3
result28
-1
3
result27
-1
3
result26
-1
3
result25
-1
3
result24
-1
3
result23
-1
3
result22
-1
3
result21
-1
3
result20
-1
3
result2
-1
3
result19
-1
3
result18
-1
3
result17
-1
3
result16
-1
3
result15
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
ena0
-1
3
datab9
-1
3
datab8
-1
3
datab7
-1
3
datab6
-1
3
datab5
-1
3
datab4
-1
3
datab3
-1
3
datab2
-1
3
datab15
-1
3
datab14
-1
3
datab13
-1
3
datab12
-1
3
datab11
-1
3
datab10
-1
3
datab1
-1
3
datab0
-1
3
dataa9
-1
3
dataa8
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa15
-1
3
dataa14
-1
3
dataa13
-1
3
dataa12
-1
3
dataa11
-1
3
dataa10
-1
3
dataa1
-1
3
dataa0
-1
3
clock0
-1
3
aclr0
-1
3
aclr3
-1
1
aclr2
-1
1
aclr1
-1
1
ena3
-1
2
ena2
-1
2
ena1
-1
2
clock3
-1
2
clock2
-1
2
clock1
-1
2
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1
}
# macro_sequence

# end
# entity
dffpipe_93c
# storage
db|cycloneIII_3c120_niosII_video.(50).cnf
db|cycloneIII_3c120_niosII_video.(50).cnf
# case_insensitive
# source_file
db|dffpipe_93c.tdf
b5dee48140de60c4716eda9c2cc57a3
7
# used_port {
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q31
-1
3
q30
-1
3
q3
-1
3
q29
-1
3
q28
-1
3
q27
-1
3
q26
-1
3
q25
-1
3
q24
-1
3
q23
-1
3
q22
-1
3
q21
-1
3
q20
-1
3
q2
-1
3
q19
-1
3
q18
-1
3
q17
-1
3
q16
-1
3
q15
-1
3
q14
-1
3
q13
-1
3
q12
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
d9
-1
3
d8
-1
3
d7
-1
3
d6
-1
3
d5
-1
3
d4
-1
3
d31
-1
3
d30
-1
3
d3
-1
3
d29
-1
3
d28
-1
3
d27
-1
3
d26
-1
3
d25
-1
3
d24
-1
3
d23
-1
3
d22
-1
3
d21
-1
3
d20
-1
3
d2
-1
3
d19
-1
3
d18
-1
3
d17
-1
3
d16
-1
3
d15
-1
3
d14
-1
3
d13
-1
3
d12
-1
3
d11
-1
3
d10
-1
3
d1
-1
3
d0
-1
3
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|dffpipe_93c:pre_result
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|dffpipe_93c:pre_result
}
# macro_sequence

# end
# entity
altmult_add
# storage
db|cycloneIII_3c120_niosII_video.(51).cnf
db|cycloneIII_3c120_niosII_video.(51).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|altmult_add.tdf
61a6fe8a40fd8b58b1825bd77b5dfb
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
ACCUM_DIRECTION
ADD
PARAMETER_UNKNOWN
DEF
ACCUM_SLOAD_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ACCUM_SLOAD_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ACCUM_SLOAD_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ACCUM_SLOAD_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ACCUMULATOR
NO
PARAMETER_UNKNOWN
DEF
ADDER1_ROUNDING
NO
PARAMETER_UNKNOWN
DEF
ADDER3_ROUNDING
NO
PARAMETER_UNKNOWN
DEF
ADDNSUB1_ROUND_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ADDNSUB1_ROUND_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ADDNSUB1_ROUND_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ADDNSUB1_ROUND_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ADDNSUB3_ROUND_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ADDNSUB3_ROUND_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ADDNSUB3_ROUND_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ADDNSUB3_ROUND_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ADDNSUB_MULTIPLIER_ACLR1
ACLR3
PARAMETER_UNKNOWN
DEF
ADDNSUB_MULTIPLIER_ACLR3
ACLR3
PARAMETER_UNKNOWN
DEF
ADDNSUB_MULTIPLIER_PIPELINE_ACLR1
ACLR0
PARAMETER_UNKNOWN
USR
ADDNSUB_MULTIPLIER_PIPELINE_ACLR3
ACLR3
PARAMETER_UNKNOWN
DEF
ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1
CLOCK0
PARAMETER_UNKNOWN
USR
ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3
CLOCK0
PARAMETER_UNKNOWN
DEF
ADDNSUB_MULTIPLIER_REGISTER1
UNREGISTERED
PARAMETER_UNKNOWN
USR
ADDNSUB_MULTIPLIER_REGISTER3
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
CHAINOUT_ADDER
NO
PARAMETER_UNKNOWN
DEF
CHAINOUT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_ROUND_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
CHAINOUT_ROUND_OUTPUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
CHAINOUT_ROUND_OUTPUT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_ROUND_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
CHAINOUT_ROUND_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_ROUND_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_ROUNDING
NO
PARAMETER_UNKNOWN
DEF
CHAINOUT_SATURATE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
CHAINOUT_SATURATE_OUTPUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
CHAINOUT_SATURATE_OUTPUT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_SATURATE_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
CHAINOUT_SATURATE_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_SATURATE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_SATURATION
NO
PARAMETER_UNKNOWN
DEF
DEDICATED_MULTIPLIER_CIRCUITRY
YES
PARAMETER_UNKNOWN
USR
DSP_BLOCK_BALANCING
AUTO
PARAMETER_UNKNOWN
USR
EXTRA_LATENCY
0
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_A0
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_A1
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_A2
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_A3
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_B0
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_B1
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_B2
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_B3
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_REGISTER_A0
UNREGISTERED
PARAMETER_UNKNOWN
USR
INPUT_REGISTER_A1
CLOCK0
PARAMETER_UNKNOWN
DEF
INPUT_REGISTER_A2
CLOCK0
PARAMETER_UNKNOWN
DEF
INPUT_REGISTER_A3
CLOCK0
PARAMETER_UNKNOWN
DEF
INPUT_REGISTER_B0
UNREGISTERED
PARAMETER_UNKNOWN
USR
INPUT_REGISTER_B1
CLOCK0
PARAMETER_UNKNOWN
DEF
INPUT_REGISTER_B2
CLOCK0
PARAMETER_UNKNOWN
DEF
INPUT_REGISTER_B3
CLOCK0
PARAMETER_UNKNOWN
DEF
INPUT_SOURCE_A0
DATAA
PARAMETER_UNKNOWN
USR
INPUT_SOURCE_A1
DATAA
PARAMETER_UNKNOWN
DEF
INPUT_SOURCE_A2
DATAA
PARAMETER_UNKNOWN
DEF
INPUT_SOURCE_A3
DATAA
PARAMETER_UNKNOWN
DEF
INPUT_SOURCE_B0
DATAB
PARAMETER_UNKNOWN
USR
INPUT_SOURCE_B1
DATAB
PARAMETER_UNKNOWN
DEF
INPUT_SOURCE_B2
DATAB
PARAMETER_UNKNOWN
DEF
INPUT_SOURCE_B3
DATAB
PARAMETER_UNKNOWN
DEF
MULT01_ROUND_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
MULT01_ROUND_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
MULT01_SATURATION_ACLR
ACLR2
PARAMETER_UNKNOWN
DEF
MULT01_SATURATION_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
MULT23_ROUND_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
MULT23_ROUND_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
MULT23_SATURATION_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
MULT23_SATURATION_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
MULTIPLIER01_ROUNDING
NO
PARAMETER_UNKNOWN
DEF
MULTIPLIER01_SATURATION
NO
PARAMETER_UNKNOWN
DEF
MULTIPLIER1_DIRECTION
ADD
PARAMETER_UNKNOWN
USR
MULTIPLIER23_ROUNDING
NO
PARAMETER_UNKNOWN
DEF
MULTIPLIER23_SATURATION
NO
PARAMETER_UNKNOWN
DEF
MULTIPLIER3_DIRECTION
ADD
PARAMETER_UNKNOWN
DEF
MULTIPLIER_ACLR0
ACLR0
PARAMETER_UNKNOWN
USR
MULTIPLIER_ACLR1
ACLR3
PARAMETER_UNKNOWN
DEF
MULTIPLIER_ACLR2
ACLR3
PARAMETER_UNKNOWN
DEF
MULTIPLIER_ACLR3
ACLR3
PARAMETER_UNKNOWN
DEF
MULTIPLIER_REGISTER0
CLOCK0
PARAMETER_UNKNOWN
USR
MULTIPLIER_REGISTER1
CLOCK0
PARAMETER_UNKNOWN
DEF
MULTIPLIER_REGISTER2
CLOCK0
PARAMETER_UNKNOWN
DEF
MULTIPLIER_REGISTER3
CLOCK0
PARAMETER_UNKNOWN
DEF
NUMBER_OF_MULTIPLIERS
1
PARAMETER_SIGNED_DEC
USR
OUTPUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
OUTPUT_REGISTER
UNREGISTERED
PARAMETER_UNKNOWN
USR
OUTPUT_ROUND_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
OUTPUT_ROUND_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
OUTPUT_ROUND_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
OUTPUT_ROUND_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
OUTPUT_ROUND_TYPE
NEAREST_INTEGER
PARAMETER_UNKNOWN
DEF
OUTPUT_ROUNDING
NO
PARAMETER_UNKNOWN
DEF
OUTPUT_SATURATE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
OUTPUT_SATURATE_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
OUTPUT_SATURATE_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
OUTPUT_SATURATE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
OUTPUT_SATURATE_TYPE
ASYMMETRIC
PARAMETER_UNKNOWN
DEF
OUTPUT_SATURATION
NO
PARAMETER_UNKNOWN
DEF
port_addnsub1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
port_addnsub3
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_CHAINOUT_SAT_IS_OVERFLOW
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
PORT_MULT0_IS_SATURATED
UNUSED
PARAMETER_UNKNOWN
DEF
PORT_MULT1_IS_SATURATED
UNUSED
PARAMETER_UNKNOWN
DEF
PORT_MULT2_IS_SATURATED
UNUSED
PARAMETER_UNKNOWN
DEF
PORT_MULT3_IS_SATURATED
UNUSED
PARAMETER_UNKNOWN
DEF
PORT_OUTPUT_IS_OVERFLOW
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
port_signa
PORT_UNUSED
PARAMETER_UNKNOWN
USR
port_signb
PORT_UNUSED
PARAMETER_UNKNOWN
USR
REPRESENTATION_A
UNSIGNED
PARAMETER_UNKNOWN
USR
REPRESENTATION_B
UNSIGNED
PARAMETER_UNKNOWN
USR
ROTATE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ROTATE_OUTPUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ROTATE_OUTPUT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ROTATE_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ROTATE_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ROTATE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
WIDTH_MSB
17
PARAMETER_UNKNOWN
DEF
WIDTH_SATURATE_SIGN
1
PARAMETER_UNKNOWN
DEF
SCANOUTA_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
SCANOUTA_REGISTER
UNREGISTERED
PARAMETER_UNKNOWN
DEF
SHIFT_MODE
NO
PARAMETER_UNKNOWN
DEF
SHIFT_RIGHT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
SHIFT_RIGHT_OUTPUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
SHIFT_RIGHT_OUTPUT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
SHIFT_RIGHT_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
SHIFT_RIGHT_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
SHIFT_RIGHT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
SIGNED_ACLR_A
ACLR3
PARAMETER_UNKNOWN
DEF
SIGNED_ACLR_B
ACLR3
PARAMETER_UNKNOWN
DEF
SIGNED_PIPELINE_ACLR_A
ACLR0
PARAMETER_UNKNOWN
USR
SIGNED_PIPELINE_ACLR_B
ACLR0
PARAMETER_UNKNOWN
USR
SIGNED_PIPELINE_REGISTER_A
CLOCK0
PARAMETER_UNKNOWN
USR
SIGNED_PIPELINE_REGISTER_B
CLOCK0
PARAMETER_UNKNOWN
USR
SIGNED_REGISTER_A
UNREGISTERED
PARAMETER_UNKNOWN
USR
SIGNED_REGISTER_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
WIDTH_A
16
PARAMETER_SIGNED_DEC
USR
WIDTH_B
16
PARAMETER_SIGNED_DEC
USR
WIDTH_CHAININ
1
PARAMETER_UNKNOWN
DEF
WIDTH_RESULT
16
PARAMETER_SIGNED_DEC
USR
ZERO_CHAINOUT_OUTPUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ZERO_CHAINOUT_OUTPUT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ZERO_LOOPBACK_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ZERO_LOOPBACK_OUTPUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ZERO_LOOPBACK_OUTPUT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ZERO_LOOPBACK_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ZERO_LOOPBACK_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ZERO_LOOPBACK_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
mult_add_ffr2
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
WIDTH_C
22
PARAMETER_UNKNOWN
DEF
LOADCONST_VALUE
64
PARAMETER_UNKNOWN
DEF
PREADDER_MODE
SIMPLE
PARAMETER_UNKNOWN
DEF
PREADDER_DIRECTION_0
ADD
PARAMETER_UNKNOWN
DEF
PREADDER_DIRECTION_1
ADD
PARAMETER_UNKNOWN
DEF
PREADDER_DIRECTION_2
ADD
PARAMETER_UNKNOWN
DEF
PREADDER_DIRECTION_3
ADD
PARAMETER_UNKNOWN
DEF
INPUT_REGISTER_C0
CLOCK0
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_C0
ACLR0
PARAMETER_UNKNOWN
DEF
COEFSEL0_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
COEFSEL1_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
COEFSEL2_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
COEFSEL3_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
COEFSEL0_ACLR
ACLR0
PARAMETER_UNKNOWN
DEF
COEFSEL1_ACLR
ACLR0
PARAMETER_UNKNOWN
DEF
COEFSEL2_ACLR
ACLR0
PARAMETER_UNKNOWN
DEF
COEFSEL3_ACLR
ACLR0
PARAMETER_UNKNOWN
DEF
SYSTOLIC_DELAY1
CLOCK0
PARAMETER_UNKNOWN
DEF
SYSTOLIC_DELAY3
CLOCK0
PARAMETER_UNKNOWN
DEF
SYSTOLIC_ACLR1
ACLR0
PARAMETER_UNKNOWN
DEF
SYSTOLIC_ACLR3
ACLR0
PARAMETER_UNKNOWN
DEF
COEF0_0
0
PARAMETER_UNKNOWN
DEF
COEF0_1
0
PARAMETER_UNKNOWN
DEF
COEF0_2
0
PARAMETER_UNKNOWN
DEF
COEF0_3
0
PARAMETER_UNKNOWN
DEF
COEF0_4
0
PARAMETER_UNKNOWN
DEF
COEF0_5
0
PARAMETER_UNKNOWN
DEF
COEF0_6
0
PARAMETER_UNKNOWN
DEF
COEF0_7
0
PARAMETER_UNKNOWN
DEF
COEF1_0
0
PARAMETER_UNKNOWN
DEF
COEF1_1
0
PARAMETER_UNKNOWN
DEF
COEF1_2
0
PARAMETER_UNKNOWN
DEF
COEF1_3
0
PARAMETER_UNKNOWN
DEF
COEF1_4
0
PARAMETER_UNKNOWN
DEF
COEF1_5
0
PARAMETER_UNKNOWN
DEF
COEF1_6
0
PARAMETER_UNKNOWN
DEF
COEF1_7
0
PARAMETER_UNKNOWN
DEF
COEF2_0
0
PARAMETER_UNKNOWN
DEF
COEF2_1
0
PARAMETER_UNKNOWN
DEF
COEF2_2
0
PARAMETER_UNKNOWN
DEF
COEF2_3
0
PARAMETER_UNKNOWN
DEF
COEF2_4
0
PARAMETER_UNKNOWN
DEF
COEF2_5
0
PARAMETER_UNKNOWN
DEF
COEF2_6
0
PARAMETER_UNKNOWN
DEF
COEF2_7
0
PARAMETER_UNKNOWN
DEF
COEF3_0
0
PARAMETER_UNKNOWN
DEF
COEF3_1
0
PARAMETER_UNKNOWN
DEF
COEF3_2
0
PARAMETER_UNKNOWN
DEF
COEF3_3
0
PARAMETER_UNKNOWN
DEF
COEF3_4
0
PARAMETER_UNKNOWN
DEF
COEF3_5
0
PARAMETER_UNKNOWN
DEF
COEF3_6
0
PARAMETER_UNKNOWN
DEF
COEF3_7
0
PARAMETER_UNKNOWN
DEF
WIDTH_COEF
18
PARAMETER_UNKNOWN
DEF
}
# used_port {
result
-1
3
datab
-1
3
dataa
-1
3
clock0
-1
3
aclr0
-1
3
ena0
-1
2
}
# include_file {
altmult_add.tdf
61a6fe8a40fd8b58b1825bd77b5dfb
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
stratix_mac_out.inc
9ac89b9d6c98d3e379f29a56f74933
stratix_mac_mult.inc
39994655f1ee0a1246f2c1a60bc98e4
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2
}
# macro_sequence

# end
# entity
mult_add_ffr2
# storage
db|cycloneIII_3c120_niosII_video.(52).cnf
db|cycloneIII_3c120_niosII_video.(52).cnf
# case_insensitive
# source_file
db|mult_add_ffr2.tdf
205d502074a91bd4145bbd76f9238b6
7
# used_port {
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result15
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
datab9
-1
3
datab8
-1
3
datab7
-1
3
datab6
-1
3
datab5
-1
3
datab4
-1
3
datab3
-1
3
datab2
-1
3
datab15
-1
3
datab14
-1
3
datab13
-1
3
datab12
-1
3
datab11
-1
3
datab10
-1
3
datab1
-1
3
datab0
-1
3
dataa9
-1
3
dataa8
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa15
-1
3
dataa14
-1
3
dataa13
-1
3
dataa12
-1
3
dataa11
-1
3
dataa10
-1
3
dataa1
-1
3
dataa0
-1
3
clock0
-1
3
aclr0
-1
3
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated
}
# macro_sequence

# end
# entity
cpu_nios2_oci
# storage
db|cycloneIII_3c120_niosII_video.(53).cnf
db|cycloneIII_3c120_niosII_video.(53).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cpu.v
7571d79bf078aeaeb04e813e6a441cb6
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci
}
# macro_sequence

# end
# entity
cpu_nios2_oci_debug
# storage
db|cycloneIII_3c120_niosII_video.(54).cnf
db|cycloneIII_3c120_niosII_video.(54).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cpu.v
7571d79bf078aeaeb04e813e6a441cb6
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug
}
# macro_sequence

# end
# entity
cpu_nios2_ocimem
# storage
db|cycloneIII_3c120_niosII_video.(55).cnf
db|cycloneIII_3c120_niosII_video.(55).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cpu.v
7571d79bf078aeaeb04e813e6a441cb6
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem
}
# macro_sequence

# end
# entity
cpu_ociram_lpm_dram_bdp_component_module
# storage
db|cycloneIII_3c120_niosII_video.(56).cnf
db|cycloneIII_3c120_niosII_video.(56).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cpu.v
7571d79bf078aeaeb04e813e6a441cb6
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
lpm_file
cpu_ociram_default_contents.mif
PARAMETER_STRING
USR
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|cycloneIII_3c120_niosII_video.(57).cnf
db|cycloneIII_3c120_niosII_video.(57).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
BIDIR_DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
8
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
256
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
8
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
256
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
4
PARAMETER_SIGNED_DEC
USR
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
OLD_DATA
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
cpu_ociram_default_contents.mif
PARAMETER_UNKNOWN
USR
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_6472
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_b
-1
3
wren_a
-1
3
q_b
-1
3
q_a
-1
3
data_b
-1
3
data_a
-1
3
clocken1
-1
3
clocken0
-1
3
clock1
-1
3
clock0
-1
3
byteena_a
-1
3
address_b
-1
3
address_a
-1
3
}
# include_file {
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
altrom.inc
192b74eafa8debf2248ea73881e77f91
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram
}
# macro_sequence

# end
# entity
altsyncram_6472
# storage
db|cycloneIII_3c120_niosII_video.(58).cnf
db|cycloneIII_3c120_niosII_video.(58).cnf
# case_insensitive
# source_file
db|altsyncram_6472.tdf
87865d86699f6136705063b057ad29e5
7
# used_port {
wren_b
-1
3
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
q_a9
-1
3
q_a8
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a31
-1
3
q_a30
-1
3
q_a3
-1
3
q_a29
-1
3
q_a28
-1
3
q_a27
-1
3
q_a26
-1
3
q_a25
-1
3
q_a24
-1
3
q_a23
-1
3
q_a22
-1
3
q_a21
-1
3
q_a20
-1
3
q_a2
-1
3
q_a19
-1
3
q_a18
-1
3
q_a17
-1
3
q_a16
-1
3
q_a15
-1
3
q_a14
-1
3
q_a13
-1
3
q_a12
-1
3
q_a11
-1
3
q_a10
-1
3
q_a1
-1
3
q_a0
-1
3
data_b9
-1
3
data_b8
-1
3
data_b7
-1
3
data_b6
-1
3
data_b5
-1
3
data_b4
-1
3
data_b31
-1
3
data_b30
-1
3
data_b3
-1
3
data_b29
-1
3
data_b28
-1
3
data_b27
-1
3
data_b26
-1
3
data_b25
-1
3
data_b24
-1
3
data_b23
-1
3
data_b22
-1
3
data_b21
-1
3
data_b20
-1
3
data_b2
-1
3
data_b19
-1
3
data_b18
-1
3
data_b17
-1
3
data_b16
-1
3
data_b15
-1
3
data_b14
-1
3
data_b13
-1
3
data_b12
-1
3
data_b11
-1
3
data_b10
-1
3
data_b1
-1
3
data_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clocken1
-1
3
clocken0
-1
3
clock1
-1
3
clock0
-1
3
byteena_a3
-1
3
byteena_a2
-1
3
byteena_a1
-1
3
byteena_a0
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# memory_file {
cpu_ociram_default_contents.mif
b252d6baef3e4fd624515cc37a2447
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6472:auto_generated
}
# macro_sequence

# end
# entity
cpu_nios2_avalon_reg
# storage
db|cycloneIII_3c120_niosII_video.(59).cnf
db|cycloneIII_3c120_niosII_video.(59).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cpu.v
7571d79bf078aeaeb04e813e6a441cb6
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg
}
# macro_sequence

# end
# entity
cpu_nios2_oci_break
# storage
db|cycloneIII_3c120_niosII_video.(60).cnf
db|cycloneIII_3c120_niosII_video.(60).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cpu.v
7571d79bf078aeaeb04e813e6a441cb6
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break
}
# macro_sequence

# end
# entity
cpu_nios2_oci_xbrk
# storage
db|cycloneIII_3c120_niosII_video.(61).cnf
db|cycloneIII_3c120_niosII_video.(61).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cpu.v
7571d79bf078aeaeb04e813e6a441cb6
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk
}
# macro_sequence

# end
# entity
cpu_nios2_oci_dbrk
# storage
db|cycloneIII_3c120_niosII_video.(62).cnf
db|cycloneIII_3c120_niosII_video.(62).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cpu.v
7571d79bf078aeaeb04e813e6a441cb6
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk
}
# macro_sequence

# end
# entity
cpu_nios2_oci_itrace
# storage
db|cycloneIII_3c120_niosII_video.(63).cnf
db|cycloneIII_3c120_niosII_video.(63).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cpu.v
7571d79bf078aeaeb04e813e6a441cb6
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace
}
# macro_sequence

# end
# entity
cpu_nios2_oci_dtrace
# storage
db|cycloneIII_3c120_niosII_video.(64).cnf
db|cycloneIII_3c120_niosII_video.(64).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cpu.v
7571d79bf078aeaeb04e813e6a441cb6
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace
}
# macro_sequence

# end
# entity
cpu_nios2_oci_td_mode
# storage
db|cycloneIII_3c120_niosII_video.(65).cnf
db|cycloneIII_3c120_niosII_video.(65).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cpu.v
7571d79bf078aeaeb04e813e6a441cb6
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace|cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode
}
# macro_sequence

# end
# entity
cpu_nios2_oci_fifo
# storage
db|cycloneIII_3c120_niosII_video.(66).cnf
db|cycloneIII_3c120_niosII_video.(66).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cpu.v
7571d79bf078aeaeb04e813e6a441cb6
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo
}
# macro_sequence

# end
# entity
cpu_nios2_oci_compute_tm_count
# storage
db|cycloneIII_3c120_niosII_video.(67).cnf
db|cycloneIII_3c120_niosII_video.(67).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cpu.v
7571d79bf078aeaeb04e813e6a441cb6
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_nios2_oci_compute_tm_count:cpu_nios2_oci_compute_tm_count_tm_count
}
# macro_sequence

# end
# entity
cpu_nios2_oci_fifowp_inc
# storage
db|cycloneIII_3c120_niosII_video.(68).cnf
db|cycloneIII_3c120_niosII_video.(68).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cpu.v
7571d79bf078aeaeb04e813e6a441cb6
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_nios2_oci_fifowp_inc:cpu_nios2_oci_fifowp_inc_fifowp
}
# macro_sequence

# end
# entity
cpu_nios2_oci_fifocount_inc
# storage
db|cycloneIII_3c120_niosII_video.(69).cnf
db|cycloneIII_3c120_niosII_video.(69).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cpu.v
7571d79bf078aeaeb04e813e6a441cb6
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_nios2_oci_fifocount_inc:cpu_nios2_oci_fifocount_inc_fifocount
}
# macro_sequence

# end
# entity
cpu_oci_test_bench
# storage
db|cycloneIII_3c120_niosII_video.(70).cnf
db|cycloneIII_3c120_niosII_video.(70).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cpu_oci_test_bench.v
c969d4d164572cff7d86918555fbb26
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_oci_test_bench:the_cpu_oci_test_bench
}
# macro_sequence

# end
# entity
cpu_nios2_oci_pib
# storage
db|cycloneIII_3c120_niosII_video.(71).cnf
db|cycloneIII_3c120_niosII_video.(71).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cpu.v
7571d79bf078aeaeb04e813e6a441cb6
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_pib:the_cpu_nios2_oci_pib
}
# macro_sequence

# end
# entity
cpu_nios2_oci_im
# storage
db|cycloneIII_3c120_niosII_video.(72).cnf
db|cycloneIII_3c120_niosII_video.(72).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cpu.v
7571d79bf078aeaeb04e813e6a441cb6
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im
}
# macro_sequence

# end
# entity
cpu_traceram_lpm_dram_bdp_component_module
# storage
db|cycloneIII_3c120_niosII_video.(73).cnf
db|cycloneIII_3c120_niosII_video.(73).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cpu.v
7571d79bf078aeaeb04e813e6a441cb6
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
lpm_file
UNUSED
PARAMETER_STRING
DEF
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|cycloneIII_3c120_niosII_video.(74).cnf
db|cycloneIII_3c120_niosII_video.(74).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
BIDIR_DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
36
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
7
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
128
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
36
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
7
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
128
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
OLD_DATA
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_n802
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_b
-1
3
wren_a
-1
3
q_b
-1
3
q_a
-1
3
data_b
-1
3
data_a
-1
3
clocken1
-1
3
clocken0
-1
3
clock1
-1
3
clock0
-1
3
address_b
-1
3
address_a
-1
3
}
# include_file {
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
altrom.inc
192b74eafa8debf2248ea73881e77f91
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram
}
# macro_sequence

# end
# entity
altsyncram_n802
# storage
db|cycloneIII_3c120_niosII_video.(75).cnf
db|cycloneIII_3c120_niosII_video.(75).cnf
# case_insensitive
# source_file
db|altsyncram_n802.tdf
95f9987db92f7fe682336d32e8f5ea9
7
# used_port {
wren_b
-1
3
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b35
-1
3
q_b34
-1
3
q_b33
-1
3
q_b32
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
q_a9
-1
3
q_a8
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a35
-1
3
q_a34
-1
3
q_a33
-1
3
q_a32
-1
3
q_a31
-1
3
q_a30
-1
3
q_a3
-1
3
q_a29
-1
3
q_a28
-1
3
q_a27
-1
3
q_a26
-1
3
q_a25
-1
3
q_a24
-1
3
q_a23
-1
3
q_a22
-1
3
q_a21
-1
3
q_a20
-1
3
q_a2
-1
3
q_a19
-1
3
q_a18
-1
3
q_a17
-1
3
q_a16
-1
3
q_a15
-1
3
q_a14
-1
3
q_a13
-1
3
q_a12
-1
3
q_a11
-1
3
q_a10
-1
3
q_a1
-1
3
q_a0
-1
3
data_b9
-1
3
data_b8
-1
3
data_b7
-1
3
data_b6
-1
3
data_b5
-1
3
data_b4
-1
3
data_b35
-1
3
data_b34
-1
3
data_b33
-1
3
data_b32
-1
3
data_b31
-1
3
data_b30
-1
3
data_b3
-1
3
data_b29
-1
3
data_b28
-1
3
data_b27
-1
3
data_b26
-1
3
data_b25
-1
3
data_b24
-1
3
data_b23
-1
3
data_b22
-1
3
data_b21
-1
3
data_b20
-1
3
data_b2
-1
3
data_b19
-1
3
data_b18
-1
3
data_b17
-1
3
data_b16
-1
3
data_b15
-1
3
data_b14
-1
3
data_b13
-1
3
data_b12
-1
3
data_b11
-1
3
data_b10
-1
3
data_b1
-1
3
data_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a35
-1
3
data_a34
-1
3
data_a33
-1
3
data_a32
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clocken1
-1
3
clocken0
-1
3
clock1
-1
3
clock0
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated
}
# macro_sequence

# end
# entity
cpu_jtag_debug_module_wrapper
# storage
db|cycloneIII_3c120_niosII_video.(76).cnf
db|cycloneIII_3c120_niosII_video.(76).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cpu_jtag_debug_module_wrapper.v
63b9c9feae15d25bf2931bf83688eabf
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper
}
# macro_sequence

# end
# entity
cpu_jtag_debug_module_tck
# storage
db|cycloneIII_3c120_niosII_video.(77).cnf
db|cycloneIII_3c120_niosII_video.(77).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cpu_jtag_debug_module_tck.v
5c8b7f623fcb7ace4be1778b68b6ac3c
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck
}
# macro_sequence

# end
# entity
altera_std_synchronizer
# storage
db|cycloneIII_3c120_niosII_video.(78).cnf
db|cycloneIII_3c120_niosII_video.(78).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|altera_std_synchronizer.v
3953f4d05760cbbea8ee11c946b3e47
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
depth
2
PARAMETER_SIGNED_DEC
USR
}
# include_file {
altera_std_synchronizer.v
3953f4d05760cbbea8ee11c946b3e47
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cycloneIII_3c120_niosII_video_sopc_clock_0:the_cycloneIII_3c120_niosII_video_sopc_clock_0|altera_std_synchronizer:the_altera_std_synchronizer
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cycloneIII_3c120_niosII_video_sopc_clock_0:the_cycloneIII_3c120_niosII_video_sopc_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cycloneIII_3c120_niosII_video_sopc_clock_0:the_cycloneIII_3c120_niosII_video_sopc_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cycloneIII_3c120_niosII_video_sopc_clock_0:the_cycloneIII_3c120_niosII_video_sopc_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|uart1:the_uart1|uart1_rx:the_uart1_rx|altera_std_synchronizer:the_altera_std_synchronizer
}
# macro_sequence

# end
# entity
cpu_jtag_debug_module_sysclk
# storage
db|cycloneIII_3c120_niosII_video.(79).cnf
db|cycloneIII_3c120_niosII_video.(79).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cpu_jtag_debug_module_sysclk.v
253af1f345e290b5c64865b7a6abe781
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk
}
# macro_sequence

# end
# entity
sld_virtual_jtag_basic
# storage
db|cycloneIII_3c120_niosII_video.(80).cnf
db|cycloneIII_3c120_niosII_video.(80).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|sld_virtual_jtag_basic.v
47cfae98cb3c8897dd15a8785bfc75
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
sld_mfg_id
70
PARAMETER_SIGNED_DEC
USR
sld_type_id
34
PARAMETER_SIGNED_DEC
USR
sld_version
3
PARAMETER_SIGNED_DEC
USR
sld_instance_index
0
PARAMETER_SIGNED_DEC
USR
sld_auto_instance_index
YES
PARAMETER_STRING
USR
sld_ir_width
2
PARAMETER_SIGNED_DEC
USR
sld_sim_n_scan
0
PARAMETER_SIGNED_DEC
USR
sld_sim_action

PARAMETER_STRING
USR
sld_sim_total_length
0
PARAMETER_SIGNED_DEC
USR
lpm_type
sld_virtual_jtag_basic
PARAMETER_STRING
DEF
lpm_hint
UNUSED
PARAMETER_STRING
DEF
}
# include_file {
sld_virtual_jtag_basic.v
47cfae98cb3c8897dd15a8785bfc75
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy
}
# macro_sequence

# end
# entity
sld_virtual_jtag_impl
# storage
db|cycloneIII_3c120_niosII_video.(81).cnf
db|cycloneIII_3c120_niosII_video.(81).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|sld_virtual_jtag_basic.v
47cfae98cb3c8897dd15a8785bfc75
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
sld_mfg_id
70
PARAMETER_SIGNED_DEC
USR
sld_type_id
34
PARAMETER_SIGNED_DEC
USR
sld_version
3
PARAMETER_SIGNED_DEC
USR
sld_instance_index
0
PARAMETER_SIGNED_DEC
USR
sld_auto_instance_index
YES
PARAMETER_STRING
USR
sld_ir_width
2
PARAMETER_SIGNED_DEC
USR
SLD_NODE_INFO
420496896
PARAMETER_SIGNED_DEC
DEF
}
# include_file {
sld_virtual_jtag_basic.v
47cfae98cb3c8897dd15a8785bfc75
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst
}
# macro_sequence
MASK_8_BITS255INST_BIT_INDEX0MASK_11_BITS2047MFG_BIT_INDEX8MASK_8_BITS255TYPE_BIT_INDEX19MASK_5_BITS31VERION_BIT_INDEX27
# end
# entity
cpu_ddr_1_clock_bridge_s1_arbitrator
# storage
db|cycloneIII_3c120_niosII_video.(82).cnf
db|cycloneIII_3c120_niosII_video.(82).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cycloneiii_3c120_niosii_video_sopc.v
63dd20f59eccc698837c211655150b3
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu_ddr_1_clock_bridge_s1_arbitrator:the_cpu_ddr_1_clock_bridge_s1
}
# macro_sequence

# end
# entity
rdv_fifo_for_cpu_data_master_to_cpu_ddr_1_clock_bridge_s1_module
# storage
db|cycloneIII_3c120_niosII_video.(83).cnf
db|cycloneIII_3c120_niosII_video.(83).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cycloneiii_3c120_niosii_video_sopc.v
63dd20f59eccc698837c211655150b3
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu_ddr_1_clock_bridge_s1_arbitrator:the_cpu_ddr_1_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_1_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_1_clock_bridge_s1
}
# macro_sequence

# end
# entity
rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_1_clock_bridge_s1_module
# storage
db|cycloneIII_3c120_niosII_video.(84).cnf
db|cycloneIII_3c120_niosII_video.(84).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cycloneiii_3c120_niosii_video_sopc.v
63dd20f59eccc698837c211655150b3
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu_ddr_1_clock_bridge_s1_arbitrator:the_cpu_ddr_1_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_1_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_1_clock_bridge_s1
}
# macro_sequence

# end
# entity
cpu_ddr_1_clock_bridge_m1_arbitrator
# storage
db|cycloneIII_3c120_niosII_video.(85).cnf
db|cycloneIII_3c120_niosII_video.(85).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cycloneiii_3c120_niosii_video_sopc.v
63dd20f59eccc698837c211655150b3
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu_ddr_1_clock_bridge_m1_arbitrator:the_cpu_ddr_1_clock_bridge_m1
}
# macro_sequence

# end
# entity
cpu_ddr_1_clock_bridge
# storage
db|cycloneIII_3c120_niosII_video.(86).cnf
db|cycloneIII_3c120_niosII_video.(86).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cpu_ddr_1_clock_bridge.v
e216a95c327940bb57c257c4cbbacf7
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu_ddr_1_clock_bridge:the_cpu_ddr_1_clock_bridge
}
# macro_sequence

# end
# entity
cpu_ddr_1_clock_bridge_downstream_fifo
# storage
db|cycloneIII_3c120_niosII_video.(87).cnf
db|cycloneIII_3c120_niosII_video.(87).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cpu_ddr_1_clock_bridge.v
e216a95c327940bb57c257c4cbbacf7
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu_ddr_1_clock_bridge:the_cpu_ddr_1_clock_bridge|cpu_ddr_1_clock_bridge_downstream_fifo:the_downstream_fifo
}
# macro_sequence

# end
# entity
dcfifo
# storage
db|cycloneIII_3c120_niosII_video.(88).cnf
db|cycloneIII_3c120_niosII_video.(88).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|dcfifo.tdf
27d554629393f1cfc78a2c3ccb14777
7
# user_parameter {
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
86
PARAMETER_SIGNED_DEC
USR
LPM_NUMWORDS
8
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHU
3
PARAMETER_SIGNED_DEC
USR
LPM_SHOWAHEAD
OFF
PARAMETER_UNKNOWN
USR
UNDERFLOW_CHECKING
ON
PARAMETER_UNKNOWN
USR
OVERFLOW_CHECKING
ON
PARAMETER_UNKNOWN
USR
USE_EAB
ON
PARAMETER_UNKNOWN
USR
ADD_RAM_OUTPUT_REGISTER
OFF
PARAMETER_UNKNOWN
DEF
DELAY_RDUSEDW
1
PARAMETER_UNKNOWN
DEF
DELAY_WRUSEDW
1
PARAMETER_UNKNOWN
DEF
RDSYNC_DELAYPIPE
5
PARAMETER_SIGNED_DEC
USR
WRSYNC_DELAYPIPE
5
PARAMETER_SIGNED_DEC
USR
CLOCKS_ARE_SYNCHRONIZED
FALSE
PARAMETER_UNKNOWN
DEF
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
ADD_USEDW_MSB_BIT
OFF
PARAMETER_UNKNOWN
DEF
WRITE_ACLR_SYNCH
OFF
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
dcfifo_1tf1
PARAMETER_UNKNOWN
USR
}
# used_port {
wrreq
-1
3
wrfull
-1
3
wrclk
-1
3
rdreq
-1
3
rdempty
-1
3
rdclk
-1
3
q
-1
3
data
-1
3
aclr
-1
3
}
# include_file {
lpm_add_sub.inc
144a73b61081a2a03554ff5acc5e8842
dcfifo.tdf
27d554629393f1cfc78a2c3ccb14777
lpm_compare.inc
bbd3e8c93afb7320934629e5fb11566
alt_sync_fifo.inc
a019bef5b1e7379dfab915daa2a6c4
a_graycounter.inc
c8eabdd6f8e7d384595a15fec505aa8
lpm_counter.inc
c5cfeeabc5f2ab60b3453f6abbc42b41
a_fefifo.inc
5a44f50e786a1d286adceb22796b9f
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
a_gray2bin.inc
7e4b761bbeb1a382a47a2f89c3e13e
altsyncram_fifo.inc
4b2b21790828dd59a04a16f08af58b
dffpipe.inc
5471cd80ee441dd293deca0963c9aa0
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu_ddr_1_clock_bridge:the_cpu_ddr_1_clock_bridge|cpu_ddr_1_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo
}
# macro_sequence

# end
# entity
dcfifo_1tf1
# storage
db|cycloneIII_3c120_niosII_video.(89).cnf
db|cycloneIII_3c120_niosII_video.(89).cnf
# case_insensitive
# source_file
db|dcfifo_1tf1.tdf
464ad98cb6e7ee9db9ecf537923dcd1
7
# used_port {
wrreq
-1
3
wrfull
-1
3
wrclk
-1
3
rdreq
-1
3
rdempty
-1
3
rdclk
-1
3
q9
-1
3
q85
-1
3
q84
-1
3
q83
-1
3
q82
-1
3
q81
-1
3
q80
-1
3
q8
-1
3
q79
-1
3
q78
-1
3
q77
-1
3
q76
-1
3
q75
-1
3
q74
-1
3
q73
-1
3
q72
-1
3
q71
-1
3
q70
-1
3
q7
-1
3
q69
-1
3
q68
-1
3
q67
-1
3
q66
-1
3
q65
-1
3
q64
-1
3
q63
-1
3
q62
-1
3
q61
-1
3
q60
-1
3
q6
-1
3
q59
-1
3
q58
-1
3
q57
-1
3
q56
-1
3
q55
-1
3
q54
-1
3
q53
-1
3
q52
-1
3
q51
-1
3
q50
-1
3
q5
-1
3
q49
-1
3
q48
-1
3
q47
-1
3
q46
-1
3
q45
-1
3
q44
-1
3
q43
-1
3
q42
-1
3
q41
-1
3
q40
-1
3
q4
-1
3
q39
-1
3
q38
-1
3
q37
-1
3
q36
-1
3
q35
-1
3
q34
-1
3
q33
-1
3
q32
-1
3
q31
-1
3
q30
-1
3
q3
-1
3
q29
-1
3
q28
-1
3
q27
-1
3
q26
-1
3
q25
-1
3
q24
-1
3
q23
-1
3
q22
-1
3
q21
-1
3
q20
-1
3
q2
-1
3
q19
-1
3
q18
-1
3
q17
-1
3
q16
-1
3
q15
-1
3
q14
-1
3
q13
-1
3
q12
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
data9
-1
3
data85
-1
3
data84
-1
3
data83
-1
3
data82
-1
3
data81
-1
3
data80
-1
3
data8
-1
3
data79
-1
3
data78
-1
3
data77
-1
3
data76
-1
3
data75
-1
3
data74
-1
3
data73
-1
3
data72
-1
3
data71
-1
3
data70
-1
3
data7
-1
3
data69
-1
3
data68
-1
3
data67
-1
3
data66
-1
3
data65
-1
3
data64
-1
3
data63
-1
3
data62
-1
3
data61
-1
3
data60
-1
3
data6
-1
3
data59
-1
3
data58
-1
3
data57
-1
3
data56
-1
3
data55
-1
3
data54
-1
3
data53
-1
3
data52
-1
3
data51
-1
3
data50
-1
3
data5
-1
3
data49
-1
3
data48
-1
3
data47
-1
3
data46
-1
3
data45
-1
3
data44
-1
3
data43
-1
3
data42
-1
3
data41
-1
3
data40
-1
3
data4
-1
3
data39
-1
3
data38
-1
3
data37
-1
3
data36
-1
3
data35
-1
3
data34
-1
3
data33
-1
3
data32
-1
3
data31
-1
3
data30
-1
3
data3
-1
3
data29
-1
3
data28
-1
3
data27
-1
3
data26
-1
3
data25
-1
3
data24
-1
3
data23
-1
3
data22
-1
3
data21
-1
3
data20
-1
3
data2
-1
3
data19
-1
3
data18
-1
3
data17
-1
3
data16
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
aclr
-1
3
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu_ddr_1_clock_bridge:the_cpu_ddr_1_clock_bridge|cpu_ddr_1_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated
}
# macro_sequence

# end
# entity
a_graycounter_f47
# storage
db|cycloneIII_3c120_niosII_video.(90).cnf
db|cycloneIII_3c120_niosII_video.(90).cnf
# case_insensitive
# source_file
db|a_graycounter_f47.tdf
47895d60ae73e7e53a26f3ae203c7ff5
7
# used_port {
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu_ddr_1_clock_bridge:the_cpu_ddr_1_clock_bridge|cpu_ddr_1_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|a_graycounter_f47:rdptr_g1p
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_5tf1:auto_generated|a_graycounter_f47:rdptr_g1p
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|a_graycounter_f47:rdptr_g1p
}
# macro_sequence

# end
# entity
a_graycounter_bic
# storage
db|cycloneIII_3c120_niosII_video.(91).cnf
db|cycloneIII_3c120_niosII_video.(91).cnf
# case_insensitive
# source_file
db|a_graycounter_bic.tdf
a391ee80b71770bd7cc894b8dd92238d
7
# used_port {
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu_ddr_1_clock_bridge:the_cpu_ddr_1_clock_bridge|cpu_ddr_1_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|a_graycounter_bic:wrptr_g1p
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_5tf1:auto_generated|a_graycounter_bic:wrptr_g1p
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|a_graycounter_bic:wrptr_g1p
}
# macro_sequence

# end
# entity
a_graycounter_aic
# storage
db|cycloneIII_3c120_niosII_video.(92).cnf
db|cycloneIII_3c120_niosII_video.(92).cnf
# case_insensitive
# source_file
db|a_graycounter_aic.tdf
a142c844e5f2767bb373ec756a3b382a
7
# used_port {
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu_ddr_1_clock_bridge:the_cpu_ddr_1_clock_bridge|cpu_ddr_1_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|a_graycounter_aic:wrptr_gp
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_5tf1:auto_generated|a_graycounter_aic:wrptr_gp
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|a_graycounter_aic:wrptr_gp
}
# macro_sequence

# end
# entity
altsyncram_ni31
# storage
db|cycloneIII_3c120_niosII_video.(93).cnf
db|cycloneIII_3c120_niosII_video.(93).cnf
# case_insensitive
# source_file
db|altsyncram_ni31.tdf
4263ba6ad151c0b5ec75dd4ae7fe2ae5
7
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b85
-1
3
q_b84
-1
3
q_b83
-1
3
q_b82
-1
3
q_b81
-1
3
q_b80
-1
3
q_b8
-1
3
q_b79
-1
3
q_b78
-1
3
q_b77
-1
3
q_b76
-1
3
q_b75
-1
3
q_b74
-1
3
q_b73
-1
3
q_b72
-1
3
q_b71
-1
3
q_b70
-1
3
q_b7
-1
3
q_b69
-1
3
q_b68
-1
3
q_b67
-1
3
q_b66
-1
3
q_b65
-1
3
q_b64
-1
3
q_b63
-1
3
q_b62
-1
3
q_b61
-1
3
q_b60
-1
3
q_b6
-1
3
q_b59
-1
3
q_b58
-1
3
q_b57
-1
3
q_b56
-1
3
q_b55
-1
3
q_b54
-1
3
q_b53
-1
3
q_b52
-1
3
q_b51
-1
3
q_b50
-1
3
q_b5
-1
3
q_b49
-1
3
q_b48
-1
3
q_b47
-1
3
q_b46
-1
3
q_b45
-1
3
q_b44
-1
3
q_b43
-1
3
q_b42
-1
3
q_b41
-1
3
q_b40
-1
3
q_b4
-1
3
q_b39
-1
3
q_b38
-1
3
q_b37
-1
3
q_b36
-1
3
q_b35
-1
3
q_b34
-1
3
q_b33
-1
3
q_b32
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a85
-1
3
data_a84
-1
3
data_a83
-1
3
data_a82
-1
3
data_a81
-1
3
data_a80
-1
3
data_a8
-1
3
data_a79
-1
3
data_a78
-1
3
data_a77
-1
3
data_a76
-1
3
data_a75
-1
3
data_a74
-1
3
data_a73
-1
3
data_a72
-1
3
data_a71
-1
3
data_a70
-1
3
data_a7
-1
3
data_a69
-1
3
data_a68
-1
3
data_a67
-1
3
data_a66
-1
3
data_a65
-1
3
data_a64
-1
3
data_a63
-1
3
data_a62
-1
3
data_a61
-1
3
data_a60
-1
3
data_a6
-1
3
data_a59
-1
3
data_a58
-1
3
data_a57
-1
3
data_a56
-1
3
data_a55
-1
3
data_a54
-1
3
data_a53
-1
3
data_a52
-1
3
data_a51
-1
3
data_a50
-1
3
data_a5
-1
3
data_a49
-1
3
data_a48
-1
3
data_a47
-1
3
data_a46
-1
3
data_a45
-1
3
data_a44
-1
3
data_a43
-1
3
data_a42
-1
3
data_a41
-1
3
data_a40
-1
3
data_a4
-1
3
data_a39
-1
3
data_a38
-1
3
data_a37
-1
3
data_a36
-1
3
data_a35
-1
3
data_a34
-1
3
data_a33
-1
3
data_a32
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clocken1
-1
3
clock1
-1
3
clock0
-1
3
addressstall_b
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
aclr1
-1
3
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu_ddr_1_clock_bridge:the_cpu_ddr_1_clock_bridge|cpu_ddr_1_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram
}
# macro_sequence

# end
# entity
alt_synch_pipe_dkd
# storage
db|cycloneIII_3c120_niosII_video.(94).cnf
db|cycloneIII_3c120_niosII_video.(94).cnf
# case_insensitive
# source_file
db|alt_synch_pipe_dkd.tdf
c071933364ace0c14c69f0fbdca200
7
# used_port {
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
d3
-1
3
d2
-1
3
d1
-1
3
d0
-1
3
clrn
-1
3
clock
-1
3
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu_ddr_1_clock_bridge:the_cpu_ddr_1_clock_bridge|cpu_ddr_1_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|alt_synch_pipe_dkd:rs_dgwp
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|alt_synch_pipe_dkd:rs_dgwp
}
# macro_sequence

# end
# entity
dffpipe_cd9
# storage
db|cycloneIII_3c120_niosII_video.(95).cnf
db|cycloneIII_3c120_niosII_video.(95).cnf
# case_insensitive
# source_file
db|dffpipe_cd9.tdf
7b09b33a5d633b3fd399775092cb69
7
# used_port {
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
d3
-1
3
d2
-1
3
d1
-1
3
d0
-1
3
clrn
-1
3
clock
-1
3
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu_ddr_1_clock_bridge:the_cpu_ddr_1_clock_bridge|cpu_ddr_1_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|alt_synch_pipe_dkd:rs_dgwp|dffpipe_cd9:dffpipe12
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|alt_synch_pipe_dkd:rs_dgwp|dffpipe_cd9:dffpipe12
}
# macro_sequence

# end
# entity
alt_synch_pipe_ekd
# storage
db|cycloneIII_3c120_niosII_video.(96).cnf
db|cycloneIII_3c120_niosII_video.(96).cnf
# case_insensitive
# source_file
db|alt_synch_pipe_ekd.tdf
137d81e8d21182e868530cfd1e9dfa
7
# used_port {
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
d3
-1
3
d2
-1
3
d1
-1
3
d0
-1
3
clrn
-1
3
clock
-1
3
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu_ddr_1_clock_bridge:the_cpu_ddr_1_clock_bridge|cpu_ddr_1_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|alt_synch_pipe_ekd:ws_dgrp
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|alt_synch_pipe_ekd:ws_dgrp
}
# macro_sequence

# end
# entity
dffpipe_dd9
# storage
db|cycloneIII_3c120_niosII_video.(97).cnf
db|cycloneIII_3c120_niosII_video.(97).cnf
# case_insensitive
# source_file
db|dffpipe_dd9.tdf
3c2ff647abfa98807c1c6c3fac76e92
7
# used_port {
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
d3
-1
3
d2
-1
3
d1
-1
3
d0
-1
3
clrn
-1
3
clock
-1
3
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu_ddr_1_clock_bridge:the_cpu_ddr_1_clock_bridge|cpu_ddr_1_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|alt_synch_pipe_ekd:ws_dgrp|dffpipe_dd9:dffpipe15
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|alt_synch_pipe_ekd:ws_dgrp|dffpipe_dd9:dffpipe15
}
# macro_sequence

# end
# entity
cmpr_v46
# storage
db|cycloneIII_3c120_niosII_video.(98).cnf
db|cycloneIII_3c120_niosII_video.(98).cnf
# case_insensitive
# source_file
db|cmpr_v46.tdf
8bae2c27879a1d7c48637d3727322634
7
# used_port {
datab1
-1
3
datab0
-1
3
dataa1
-1
3
dataa0
-1
3
aeb
-1
3
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu_ddr_1_clock_bridge:the_cpu_ddr_1_clock_bridge|cpu_ddr_1_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|cmpr_v46:rdempty_eq_comp1_lsb
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu_ddr_1_clock_bridge:the_cpu_ddr_1_clock_bridge|cpu_ddr_1_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|cmpr_v46:rdempty_eq_comp1_msb
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu_ddr_1_clock_bridge:the_cpu_ddr_1_clock_bridge|cpu_ddr_1_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|cmpr_v46:rdempty_eq_comp_lsb
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu_ddr_1_clock_bridge:the_cpu_ddr_1_clock_bridge|cpu_ddr_1_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|cmpr_v46:rdempty_eq_comp_msb
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu_ddr_1_clock_bridge:the_cpu_ddr_1_clock_bridge|cpu_ddr_1_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|cmpr_v46:wrfull_eq_comp1_lsb
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu_ddr_1_clock_bridge:the_cpu_ddr_1_clock_bridge|cpu_ddr_1_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|cmpr_v46:wrfull_eq_comp1_msb
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu_ddr_1_clock_bridge:the_cpu_ddr_1_clock_bridge|cpu_ddr_1_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|cmpr_v46:wrfull_eq_comp_lsb
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu_ddr_1_clock_bridge:the_cpu_ddr_1_clock_bridge|cpu_ddr_1_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|cmpr_v46:wrfull_eq_comp_msb
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_5tf1:auto_generated|cmpr_v46:rdempty_eq_comp1_lsb
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_5tf1:auto_generated|cmpr_v46:rdempty_eq_comp1_msb
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_5tf1:auto_generated|cmpr_v46:rdempty_eq_comp_lsb
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_5tf1:auto_generated|cmpr_v46:rdempty_eq_comp_msb
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_5tf1:auto_generated|cmpr_v46:wrfull_eq_comp1_lsb
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_5tf1:auto_generated|cmpr_v46:wrfull_eq_comp1_msb
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_5tf1:auto_generated|cmpr_v46:wrfull_eq_comp_lsb
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_5tf1:auto_generated|cmpr_v46:wrfull_eq_comp_msb
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_8uf1:auto_generated|cmpr_v46:rdempty_eq_comp1_msb
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_8uf1:auto_generated|cmpr_v46:rdempty_eq_comp_msb
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_8uf1:auto_generated|cmpr_v46:wrfull_eq_comp1_msb
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_8uf1:auto_generated|cmpr_v46:wrfull_eq_comp_msb
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|cmpr_v46:rdempty_eq_comp1_lsb
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|cmpr_v46:rdempty_eq_comp1_msb
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|cmpr_v46:rdempty_eq_comp_lsb
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|cmpr_v46:rdempty_eq_comp_msb
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|cmpr_v46:wrfull_eq_comp1_lsb
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|cmpr_v46:wrfull_eq_comp1_msb
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|cmpr_v46:wrfull_eq_comp_lsb
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|cmpr_v46:wrfull_eq_comp_msb
}
# macro_sequence

# end
# entity
mux_a18
# storage
db|cycloneIII_3c120_niosII_video.(99).cnf
db|cycloneIII_3c120_niosII_video.(99).cnf
# case_insensitive
# source_file
db|mux_a18.tdf
dcddcd5d7a1d2fad4b61598e8a396ba5
7
# used_port {
sel0
-1
3
result0
-1
3
data1
-1
3
data0
-1
3
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu_ddr_1_clock_bridge:the_cpu_ddr_1_clock_bridge|cpu_ddr_1_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|mux_a18:rdemp_eq_comp_lsb_mux
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu_ddr_1_clock_bridge:the_cpu_ddr_1_clock_bridge|cpu_ddr_1_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|mux_a18:rdemp_eq_comp_msb_mux
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu_ddr_1_clock_bridge:the_cpu_ddr_1_clock_bridge|cpu_ddr_1_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|mux_a18:wrfull_eq_comp_lsb_mux
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu_ddr_1_clock_bridge:the_cpu_ddr_1_clock_bridge|cpu_ddr_1_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|mux_a18:wrfull_eq_comp_msb_mux
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu_ddr_1_clock_bridge:the_cpu_ddr_1_clock_bridge|cpu_ddr_1_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|mux_a18:rdemp_eq_comp_lsb_mux
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu_ddr_1_clock_bridge:the_cpu_ddr_1_clock_bridge|cpu_ddr_1_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|mux_a18:rdemp_eq_comp_msb_mux
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu_ddr_1_clock_bridge:the_cpu_ddr_1_clock_bridge|cpu_ddr_1_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|mux_a18:wrfull_eq_comp_lsb_mux
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu_ddr_1_clock_bridge:the_cpu_ddr_1_clock_bridge|cpu_ddr_1_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|mux_a18:wrfull_eq_comp_msb_mux
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_5tf1:auto_generated|mux_a18:rdemp_eq_comp_lsb_mux
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_5tf1:auto_generated|mux_a18:rdemp_eq_comp_msb_mux
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_5tf1:auto_generated|mux_a18:wrfull_eq_comp_lsb_mux
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_5tf1:auto_generated|mux_a18:wrfull_eq_comp_msb_mux
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|mux_a18:rdemp_eq_comp_lsb_mux
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|mux_a18:rdemp_eq_comp_msb_mux
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|mux_a18:wrfull_eq_comp_lsb_mux
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|mux_a18:wrfull_eq_comp_msb_mux
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_8uf1:auto_generated|mux_a18:rdemp_eq_comp_lsb_mux
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_8uf1:auto_generated|mux_a18:rdemp_eq_comp_msb_mux
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_8uf1:auto_generated|mux_a18:wrfull_eq_comp_lsb_mux
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_8uf1:auto_generated|mux_a18:wrfull_eq_comp_msb_mux
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|mux_a18:rdemp_eq_comp_lsb_mux
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|mux_a18:rdemp_eq_comp_msb_mux
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|mux_a18:wrfull_eq_comp_lsb_mux
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|mux_a18:wrfull_eq_comp_msb_mux
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|mux_a18:rdemp_eq_comp_lsb_mux
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|mux_a18:rdemp_eq_comp_msb_mux
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|mux_a18:wrfull_eq_comp_lsb_mux
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|mux_a18:wrfull_eq_comp_msb_mux
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|mux_a18:rdemp_eq_comp_lsb_mux
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|mux_a18:rdemp_eq_comp_msb_mux
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|mux_a18:wrfull_eq_comp_lsb_mux
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|mux_a18:wrfull_eq_comp_msb_mux
}
# macro_sequence

# end
# entity
cpu_ddr_1_clock_bridge_upstream_fifo
# storage
db|cycloneIII_3c120_niosII_video.(100).cnf
db|cycloneIII_3c120_niosII_video.(100).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cpu_ddr_1_clock_bridge.v
e216a95c327940bb57c257c4cbbacf7
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu_ddr_1_clock_bridge:the_cpu_ddr_1_clock_bridge|cpu_ddr_1_clock_bridge_upstream_fifo:the_upstream_fifo
}
# macro_sequence

# end
# entity
dcfifo
# storage
db|cycloneIII_3c120_niosII_video.(101).cnf
db|cycloneIII_3c120_niosII_video.(101).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|dcfifo.tdf
27d554629393f1cfc78a2c3ccb14777
7
# user_parameter {
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
33
PARAMETER_SIGNED_DEC
USR
LPM_NUMWORDS
64
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHU
6
PARAMETER_SIGNED_DEC
USR
LPM_SHOWAHEAD
OFF
PARAMETER_UNKNOWN
USR
UNDERFLOW_CHECKING
ON
PARAMETER_UNKNOWN
USR
OVERFLOW_CHECKING
ON
PARAMETER_UNKNOWN
USR
USE_EAB
ON
PARAMETER_UNKNOWN
USR
ADD_RAM_OUTPUT_REGISTER
OFF
PARAMETER_UNKNOWN
DEF
DELAY_RDUSEDW
1
PARAMETER_UNKNOWN
DEF
DELAY_WRUSEDW
1
PARAMETER_UNKNOWN
DEF
RDSYNC_DELAYPIPE
5
PARAMETER_SIGNED_DEC
USR
WRSYNC_DELAYPIPE
5
PARAMETER_SIGNED_DEC
USR
CLOCKS_ARE_SYNCHRONIZED
FALSE
PARAMETER_UNKNOWN
DEF
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
ADD_USEDW_MSB_BIT
OFF
PARAMETER_UNKNOWN
DEF
WRITE_ACLR_SYNCH
OFF
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
dcfifo_u1g1
PARAMETER_UNKNOWN
USR
}
# used_port {
wrusedw
-1
3
wrreq
-1
3
wrclk
-1
3
rdreq
-1
3
rdempty
-1
3
rdclk
-1
3
q
-1
3
data
-1
3
aclr
-1
3
}
# include_file {
lpm_add_sub.inc
144a73b61081a2a03554ff5acc5e8842
dcfifo.tdf
27d554629393f1cfc78a2c3ccb14777
lpm_compare.inc
bbd3e8c93afb7320934629e5fb11566
alt_sync_fifo.inc
a019bef5b1e7379dfab915daa2a6c4
a_graycounter.inc
c8eabdd6f8e7d384595a15fec505aa8
lpm_counter.inc
c5cfeeabc5f2ab60b3453f6abbc42b41
a_fefifo.inc
5a44f50e786a1d286adceb22796b9f
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
a_gray2bin.inc
7e4b761bbeb1a382a47a2f89c3e13e
altsyncram_fifo.inc
4b2b21790828dd59a04a16f08af58b
dffpipe.inc
5471cd80ee441dd293deca0963c9aa0
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu_ddr_1_clock_bridge:the_cpu_ddr_1_clock_bridge|cpu_ddr_1_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo
}
# macro_sequence

# end
# entity
dcfifo_u1g1
# storage
db|cycloneIII_3c120_niosII_video.(102).cnf
db|cycloneIII_3c120_niosII_video.(102).cnf
# case_insensitive
# source_file
db|dcfifo_u1g1.tdf
8746a94f548b1d19daffe866361cb08b
7
# used_port {
wrusedw5
-1
3
wrusedw4
-1
3
wrusedw3
-1
3
wrusedw2
-1
3
wrusedw1
-1
3
wrusedw0
-1
3
wrreq
-1
3
wrclk
-1
3
rdreq
-1
3
rdempty
-1
3
rdclk
-1
3
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q32
-1
3
q31
-1
3
q30
-1
3
q3
-1
3
q29
-1
3
q28
-1
3
q27
-1
3
q26
-1
3
q25
-1
3
q24
-1
3
q23
-1
3
q22
-1
3
q21
-1
3
q20
-1
3
q2
-1
3
q19
-1
3
q18
-1
3
q17
-1
3
q16
-1
3
q15
-1
3
q14
-1
3
q13
-1
3
q12
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data32
-1
3
data31
-1
3
data30
-1
3
data3
-1
3
data29
-1
3
data28
-1
3
data27
-1
3
data26
-1
3
data25
-1
3
data24
-1
3
data23
-1
3
data22
-1
3
data21
-1
3
data20
-1
3
data2
-1
3
data19
-1
3
data18
-1
3
data17
-1
3
data16
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
aclr
-1
3
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu_ddr_1_clock_bridge:the_cpu_ddr_1_clock_bridge|cpu_ddr_1_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated
}
# macro_sequence

# end
# entity
a_gray2bin_jfb
# storage
db|cycloneIII_3c120_niosII_video.(103).cnf
db|cycloneIII_3c120_niosII_video.(103).cnf
# case_insensitive
# source_file
db|a_gray2bin_jfb.tdf
38049f045c87c9bda1b52e68d88df74
7
# used_port {
gray6
-1
3
gray5
-1
3
gray4
-1
3
gray3
-1
3
gray2
-1
3
gray1
-1
3
gray0
-1
3
bin6
-1
3
bin5
-1
3
bin4
-1
3
bin3
-1
3
bin2
-1
3
bin1
-1
3
bin0
-1
3
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu_ddr_1_clock_bridge:the_cpu_ddr_1_clock_bridge|cpu_ddr_1_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_gray2bin_jfb:wrptr_g_gray2bin
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu_ddr_1_clock_bridge:the_cpu_ddr_1_clock_bridge|cpu_ddr_1_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_gray2bin_jfb:ws_dgrp_gray2bin
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_gray2bin_jfb:wrptr_g_gray2bin
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_gray2bin_jfb:ws_dgrp_gray2bin
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_gray2bin_jfb:wrptr_g_gray2bin
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_gray2bin_jfb:ws_dgrp_gray2bin
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_gray2bin_jfb:wrptr_g_gray2bin
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_gray2bin_jfb:ws_dgrp_gray2bin
}
# macro_sequence

# end
# entity
a_graycounter_i47
# storage
db|cycloneIII_3c120_niosII_video.(104).cnf
db|cycloneIII_3c120_niosII_video.(104).cnf
# case_insensitive
# source_file
db|a_graycounter_i47.tdf
2636a3dff89089b28b919441fec40b8
7
# used_port {
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu_ddr_1_clock_bridge:the_cpu_ddr_1_clock_bridge|cpu_ddr_1_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_graycounter_i47:rdptr_g1p
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_graycounter_i47:rdptr_g1p
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_graycounter_i47:rdptr_g1p
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_graycounter_i47:rdptr_g1p
}
# macro_sequence

# end
# entity
a_graycounter_eic
# storage
db|cycloneIII_3c120_niosII_video.(105).cnf
db|cycloneIII_3c120_niosII_video.(105).cnf
# case_insensitive
# source_file
db|a_graycounter_eic.tdf
a78aa85e342f1dbeb4c37b913662da1
7
# used_port {
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu_ddr_1_clock_bridge:the_cpu_ddr_1_clock_bridge|cpu_ddr_1_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_graycounter_eic:wrptr_g1p
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_graycounter_eic:wrptr_g1p
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_graycounter_eic:wrptr_g1p
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_graycounter_eic:wrptr_g1p
}
# macro_sequence

# end
# entity
a_graycounter_dic
# storage
db|cycloneIII_3c120_niosII_video.(106).cnf
db|cycloneIII_3c120_niosII_video.(106).cnf
# case_insensitive
# source_file
db|a_graycounter_dic.tdf
6a438fdedff88b62289e674711395f9
7
# used_port {
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu_ddr_1_clock_bridge:the_cpu_ddr_1_clock_bridge|cpu_ddr_1_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_graycounter_dic:wrptr_gp
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_graycounter_dic:wrptr_gp
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_graycounter_dic:wrptr_gp
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_graycounter_dic:wrptr_gp
}
# macro_sequence

# end
# entity
altsyncram_di31
# storage
db|cycloneIII_3c120_niosII_video.(107).cnf
db|cycloneIII_3c120_niosII_video.(107).cnf
# case_insensitive
# source_file
db|altsyncram_di31.tdf
b59f8fdf6fe8346faa66b44895242a5
7
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b32
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a32
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clocken1
-1
3
clock1
-1
3
clock0
-1
3
addressstall_b
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
aclr1
-1
3
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu_ddr_1_clock_bridge:the_cpu_ddr_1_clock_bridge|cpu_ddr_1_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|altsyncram_di31:fifo_ram
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|altsyncram_di31:fifo_ram
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|altsyncram_di31:fifo_ram
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|altsyncram_di31:fifo_ram
}
# macro_sequence

# end
# entity
alt_synch_pipe_gkd
# storage
db|cycloneIII_3c120_niosII_video.(108).cnf
db|cycloneIII_3c120_niosII_video.(108).cnf
# case_insensitive
# source_file
db|alt_synch_pipe_gkd.tdf
ad251cb2693b078ec3d33d0d8ab184
7
# used_port {
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
d6
-1
3
d5
-1
3
d4
-1
3
d3
-1
3
d2
-1
3
d1
-1
3
d0
-1
3
clrn
-1
3
clock
-1
3
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu_ddr_1_clock_bridge:the_cpu_ddr_1_clock_bridge|cpu_ddr_1_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_gkd:rs_dgwp
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_gkd:rs_dgwp
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_gkd:rs_dgwp
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_gkd:rs_dgwp
}
# macro_sequence

# end
# entity
dffpipe_fd9
# storage
db|cycloneIII_3c120_niosII_video.(109).cnf
db|cycloneIII_3c120_niosII_video.(109).cnf
# case_insensitive
# source_file
db|dffpipe_fd9.tdf
24280427ea3989117a55d1120c5f2
7
# used_port {
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
d6
-1
3
d5
-1
3
d4
-1
3
d3
-1
3
d2
-1
3
d1
-1
3
d0
-1
3
clrn
-1
3
clock
-1
3
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu_ddr_1_clock_bridge:the_cpu_ddr_1_clock_bridge|cpu_ddr_1_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe15
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe15
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe15
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe15
}
# macro_sequence

# end
# entity
dffpipe_ed9
# storage
db|cycloneIII_3c120_niosII_video.(110).cnf
db|cycloneIII_3c120_niosII_video.(110).cnf
# case_insensitive
# source_file
db|dffpipe_ed9.tdf
bfc126ed11997a985974c6a5674c1c78
7
# used_port {
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
d6
-1
3
d5
-1
3
d4
-1
3
d3
-1
3
d2
-1
3
d1
-1
3
d0
-1
3
clrn
-1
3
clock
-1
3
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu_ddr_1_clock_bridge:the_cpu_ddr_1_clock_bridge|cpu_ddr_1_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|dffpipe_ed9:ws_brp
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu_ddr_1_clock_bridge:the_cpu_ddr_1_clock_bridge|cpu_ddr_1_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|dffpipe_ed9:ws_bwp
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|dffpipe_ed9:ws_brp
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|dffpipe_ed9:ws_bwp
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|dffpipe_ed9:ws_brp
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|dffpipe_ed9:ws_bwp
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|dffpipe_ed9:ws_brp
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|dffpipe_ed9:ws_bwp
}
# macro_sequence

# end
# entity
alt_synch_pipe_hkd
# storage
db|cycloneIII_3c120_niosII_video.(111).cnf
db|cycloneIII_3c120_niosII_video.(111).cnf
# case_insensitive
# source_file
db|alt_synch_pipe_hkd.tdf
dd4b274f5a3d2b2863c72e8fe71bca
7
# used_port {
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
d6
-1
3
d5
-1
3
d4
-1
3
d3
-1
3
d2
-1
3
d1
-1
3
d0
-1
3
clrn
-1
3
clock
-1
3
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu_ddr_1_clock_bridge:the_cpu_ddr_1_clock_bridge|cpu_ddr_1_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_hkd:ws_dgrp
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_hkd:ws_dgrp
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_hkd:ws_dgrp
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_hkd:ws_dgrp
}
# macro_sequence

# end
# entity
dffpipe_gd9
# storage
db|cycloneIII_3c120_niosII_video.(112).cnf
db|cycloneIII_3c120_niosII_video.(112).cnf
# case_insensitive
# source_file
db|dffpipe_gd9.tdf
cb72c3b6cc92c11751ab3d31ad6dfba
7
# used_port {
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
d6
-1
3
d5
-1
3
d4
-1
3
d3
-1
3
d2
-1
3
d1
-1
3
d0
-1
3
clrn
-1
3
clock
-1
3
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu_ddr_1_clock_bridge:the_cpu_ddr_1_clock_bridge|cpu_ddr_1_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe19
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe19
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe19
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe19
}
# macro_sequence

# end
# entity
cmpr_156
# storage
db|cycloneIII_3c120_niosII_video.(113).cnf
db|cycloneIII_3c120_niosII_video.(113).cnf
# case_insensitive
# source_file
db|cmpr_156.tdf
4bdba289ab5f297d158bb56bb6557016
7
# used_port {
datab3
-1
3
datab2
-1
3
datab1
-1
3
datab0
-1
3
dataa3
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
aeb
-1
3
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu_ddr_1_clock_bridge:the_cpu_ddr_1_clock_bridge|cpu_ddr_1_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|cmpr_156:rdempty_eq_comp1_lsb
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu_ddr_1_clock_bridge:the_cpu_ddr_1_clock_bridge|cpu_ddr_1_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|cmpr_156:rdempty_eq_comp_lsb
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu_ddr_1_clock_bridge:the_cpu_ddr_1_clock_bridge|cpu_ddr_1_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|cmpr_156:wrfull_eq_comp1_lsb
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu_ddr_1_clock_bridge:the_cpu_ddr_1_clock_bridge|cpu_ddr_1_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|cmpr_156:wrfull_eq_comp_lsb
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|cmpr_156:rdempty_eq_comp1_lsb
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|cmpr_156:rdempty_eq_comp_lsb
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|cmpr_156:wrfull_eq_comp1_lsb
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|cmpr_156:wrfull_eq_comp_lsb
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|cmpr_156:rdempty_eq_comp1_lsb
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|cmpr_156:rdempty_eq_comp_lsb
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|cmpr_156:wrfull_eq_comp1_lsb
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|cmpr_156:wrfull_eq_comp_lsb
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|cmpr_156:rdempty_eq_comp1_lsb
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|cmpr_156:rdempty_eq_comp_lsb
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|cmpr_156:wrfull_eq_comp1_lsb
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|cmpr_156:wrfull_eq_comp_lsb
}
# macro_sequence

# end
# entity
cmpr_056
# storage
db|cycloneIII_3c120_niosII_video.(114).cnf
db|cycloneIII_3c120_niosII_video.(114).cnf
# case_insensitive
# source_file
db|cmpr_056.tdf
2e8987b440ef96b7ed36ab511c9f398
7
# used_port {
datab2
-1
3
datab1
-1
3
datab0
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
aeb
-1
3
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu_ddr_1_clock_bridge:the_cpu_ddr_1_clock_bridge|cpu_ddr_1_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|cmpr_056:rdempty_eq_comp1_msb
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu_ddr_1_clock_bridge:the_cpu_ddr_1_clock_bridge|cpu_ddr_1_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|cmpr_056:rdempty_eq_comp_msb
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu_ddr_1_clock_bridge:the_cpu_ddr_1_clock_bridge|cpu_ddr_1_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|cmpr_056:wrfull_eq_comp1_msb
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu_ddr_1_clock_bridge:the_cpu_ddr_1_clock_bridge|cpu_ddr_1_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|cmpr_056:wrfull_eq_comp_msb
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|cmpr_056:rdempty_eq_comp1_msb
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|cmpr_056:rdempty_eq_comp_msb
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|cmpr_056:wrfull_eq_comp1_msb
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|cmpr_056:wrfull_eq_comp_msb
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_8uf1:auto_generated|cmpr_056:rdempty_eq_comp1_lsb
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_8uf1:auto_generated|cmpr_056:rdempty_eq_comp_lsb
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_8uf1:auto_generated|cmpr_056:wrfull_eq_comp1_lsb
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_8uf1:auto_generated|cmpr_056:wrfull_eq_comp_lsb
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|cmpr_056:rdempty_eq_comp1_msb
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|cmpr_056:rdempty_eq_comp_msb
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|cmpr_056:wrfull_eq_comp1_msb
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|cmpr_056:wrfull_eq_comp_msb
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|cmpr_056:rdempty_eq_comp1_msb
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|cmpr_056:rdempty_eq_comp_msb
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|cmpr_056:wrfull_eq_comp1_msb
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|cmpr_056:wrfull_eq_comp_msb
}
# macro_sequence

# end
# entity
cpu_ddr_clock_bridge_s1_arbitrator
# storage
db|cycloneIII_3c120_niosII_video.(115).cnf
db|cycloneIII_3c120_niosII_video.(115).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cycloneiii_3c120_niosii_video_sopc.v
63dd20f59eccc698837c211655150b3
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1
}
# macro_sequence

# end
# entity
rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module
# storage
db|cycloneIII_3c120_niosII_video.(116).cnf
db|cycloneIII_3c120_niosII_video.(116).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cycloneiii_3c120_niosii_video_sopc.v
63dd20f59eccc698837c211655150b3
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1
}
# macro_sequence

# end
# entity
cpu_ddr_clock_bridge_m1_arbitrator
# storage
db|cycloneIII_3c120_niosII_video.(117).cnf
db|cycloneIII_3c120_niosII_video.(117).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cycloneiii_3c120_niosii_video_sopc.v
63dd20f59eccc698837c211655150b3
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu_ddr_clock_bridge_m1_arbitrator:the_cpu_ddr_clock_bridge_m1
}
# macro_sequence

# end
# entity
selecto_nrdv_cpu_ddr_clock_bridge_m1_1_ddr2_sdram_s1_fifo_module
# storage
db|cycloneIII_3c120_niosII_video.(118).cnf
db|cycloneIII_3c120_niosII_video.(118).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cycloneiii_3c120_niosii_video_sopc.v
63dd20f59eccc698837c211655150b3
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu_ddr_clock_bridge_m1_arbitrator:the_cpu_ddr_clock_bridge_m1|selecto_nrdv_cpu_ddr_clock_bridge_m1_1_ddr2_sdram_s1_fifo_module:selecto_nrdv_cpu_ddr_clock_bridge_m1_1_ddr2_sdram_s1_fifo
}
# macro_sequence

# end
# entity
cpu_ddr_clock_bridge
# storage
db|cycloneIII_3c120_niosII_video.(119).cnf
db|cycloneIII_3c120_niosII_video.(119).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cpu_ddr_clock_bridge.v
52d79aa3ce5fa8b69f9ded5c01f322
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge
}
# macro_sequence

# end
# entity
cpu_ddr_clock_bridge_downstream_fifo
# storage
db|cycloneIII_3c120_niosII_video.(120).cnf
db|cycloneIII_3c120_niosII_video.(120).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cpu_ddr_clock_bridge.v
52d79aa3ce5fa8b69f9ded5c01f322
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo
}
# macro_sequence

# end
# entity
dcfifo
# storage
db|cycloneIII_3c120_niosII_video.(121).cnf
db|cycloneIII_3c120_niosII_video.(121).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|dcfifo.tdf
27d554629393f1cfc78a2c3ccb14777
7
# user_parameter {
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
88
PARAMETER_SIGNED_DEC
USR
LPM_NUMWORDS
8
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHU
3
PARAMETER_SIGNED_DEC
USR
LPM_SHOWAHEAD
OFF
PARAMETER_UNKNOWN
USR
UNDERFLOW_CHECKING
ON
PARAMETER_UNKNOWN
USR
OVERFLOW_CHECKING
ON
PARAMETER_UNKNOWN
USR
USE_EAB
ON
PARAMETER_UNKNOWN
USR
ADD_RAM_OUTPUT_REGISTER
OFF
PARAMETER_UNKNOWN
DEF
DELAY_RDUSEDW
1
PARAMETER_UNKNOWN
DEF
DELAY_WRUSEDW
1
PARAMETER_UNKNOWN
DEF
RDSYNC_DELAYPIPE
5
PARAMETER_SIGNED_DEC
USR
WRSYNC_DELAYPIPE
5
PARAMETER_SIGNED_DEC
USR
CLOCKS_ARE_SYNCHRONIZED
FALSE
PARAMETER_UNKNOWN
DEF
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
ADD_USEDW_MSB_BIT
OFF
PARAMETER_UNKNOWN
DEF
WRITE_ACLR_SYNCH
OFF
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
dcfifo_5tf1
PARAMETER_UNKNOWN
USR
}
# used_port {
wrreq
-1
3
wrfull
-1
3
wrclk
-1
3
rdreq
-1
3
rdempty
-1
3
rdclk
-1
3
q
-1
3
data
-1
3
aclr
-1
3
}
# include_file {
lpm_add_sub.inc
144a73b61081a2a03554ff5acc5e8842
dcfifo.tdf
27d554629393f1cfc78a2c3ccb14777
lpm_compare.inc
bbd3e8c93afb7320934629e5fb11566
alt_sync_fifo.inc
a019bef5b1e7379dfab915daa2a6c4
a_graycounter.inc
c8eabdd6f8e7d384595a15fec505aa8
lpm_counter.inc
c5cfeeabc5f2ab60b3453f6abbc42b41
a_fefifo.inc
5a44f50e786a1d286adceb22796b9f
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
a_gray2bin.inc
7e4b761bbeb1a382a47a2f89c3e13e
altsyncram_fifo.inc
4b2b21790828dd59a04a16f08af58b
dffpipe.inc
5471cd80ee441dd293deca0963c9aa0
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo
}
# macro_sequence

# end
# entity
dcfifo_5tf1
# storage
db|cycloneIII_3c120_niosII_video.(122).cnf
db|cycloneIII_3c120_niosII_video.(122).cnf
# case_insensitive
# source_file
db|dcfifo_5tf1.tdf
e1caa1f32c6c9f8cfb234d8cccce9e8
7
# used_port {
wrreq
-1
3
wrfull
-1
3
wrclk
-1
3
rdreq
-1
3
rdempty
-1
3
rdclk
-1
3
q9
-1
3
q87
-1
3
q86
-1
3
q85
-1
3
q84
-1
3
q83
-1
3
q82
-1
3
q81
-1
3
q80
-1
3
q8
-1
3
q79
-1
3
q78
-1
3
q77
-1
3
q76
-1
3
q75
-1
3
q74
-1
3
q73
-1
3
q72
-1
3
q71
-1
3
q70
-1
3
q7
-1
3
q69
-1
3
q68
-1
3
q67
-1
3
q66
-1
3
q65
-1
3
q64
-1
3
q63
-1
3
q62
-1
3
q61
-1
3
q60
-1
3
q6
-1
3
q59
-1
3
q58
-1
3
q57
-1
3
q56
-1
3
q55
-1
3
q54
-1
3
q53
-1
3
q52
-1
3
q51
-1
3
q50
-1
3
q5
-1
3
q49
-1
3
q48
-1
3
q47
-1
3
q46
-1
3
q45
-1
3
q44
-1
3
q43
-1
3
q42
-1
3
q41
-1
3
q40
-1
3
q4
-1
3
q39
-1
3
q38
-1
3
q37
-1
3
q36
-1
3
q35
-1
3
q34
-1
3
q33
-1
3
q32
-1
3
q31
-1
3
q30
-1
3
q3
-1
3
q29
-1
3
q28
-1
3
q27
-1
3
q26
-1
3
q25
-1
3
q24
-1
3
q23
-1
3
q22
-1
3
q21
-1
3
q20
-1
3
q2
-1
3
q19
-1
3
q18
-1
3
q17
-1
3
q16
-1
3
q15
-1
3
q14
-1
3
q13
-1
3
q12
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
data9
-1
3
data87
-1
3
data86
-1
3
data85
-1
3
data84
-1
3
data83
-1
3
data82
-1
3
data81
-1
3
data80
-1
3
data8
-1
3
data79
-1
3
data78
-1
3
data77
-1
3
data76
-1
3
data75
-1
3
data74
-1
3
data73
-1
3
data72
-1
3
data71
-1
3
data70
-1
3
data7
-1
3
data69
-1
3
data68
-1
3
data67
-1
3
data66
-1
3
data65
-1
3
data64
-1
3
data63
-1
3
data62
-1
3
data61
-1
3
data60
-1
3
data6
-1
3
data59
-1
3
data58
-1
3
data57
-1
3
data56
-1
3
data55
-1
3
data54
-1
3
data53
-1
3
data52
-1
3
data51
-1
3
data50
-1
3
data5
-1
3
data49
-1
3
data48
-1
3
data47
-1
3
data46
-1
3
data45
-1
3
data44
-1
3
data43
-1
3
data42
-1
3
data41
-1
3
data40
-1
3
data4
-1
3
data39
-1
3
data38
-1
3
data37
-1
3
data36
-1
3
data35
-1
3
data34
-1
3
data33
-1
3
data32
-1
3
data31
-1
3
data30
-1
3
data3
-1
3
data29
-1
3
data28
-1
3
data27
-1
3
data26
-1
3
data25
-1
3
data24
-1
3
data23
-1
3
data22
-1
3
data21
-1
3
data20
-1
3
data2
-1
3
data19
-1
3
data18
-1
3
data17
-1
3
data16
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
aclr
-1
3
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_5tf1:auto_generated
}
# macro_sequence

# end
# entity
altsyncram_ri31
# storage
db|cycloneIII_3c120_niosII_video.(123).cnf
db|cycloneIII_3c120_niosII_video.(123).cnf
# case_insensitive
# source_file
db|altsyncram_ri31.tdf
c9950d5e3b46abde6efc6ba702e528d
7
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b87
-1
3
q_b86
-1
3
q_b85
-1
3
q_b84
-1
3
q_b83
-1
3
q_b82
-1
3
q_b81
-1
3
q_b80
-1
3
q_b8
-1
3
q_b79
-1
3
q_b78
-1
3
q_b77
-1
3
q_b76
-1
3
q_b75
-1
3
q_b74
-1
3
q_b73
-1
3
q_b72
-1
3
q_b71
-1
3
q_b70
-1
3
q_b7
-1
3
q_b69
-1
3
q_b68
-1
3
q_b67
-1
3
q_b66
-1
3
q_b65
-1
3
q_b64
-1
3
q_b63
-1
3
q_b62
-1
3
q_b61
-1
3
q_b60
-1
3
q_b6
-1
3
q_b59
-1
3
q_b58
-1
3
q_b57
-1
3
q_b56
-1
3
q_b55
-1
3
q_b54
-1
3
q_b53
-1
3
q_b52
-1
3
q_b51
-1
3
q_b50
-1
3
q_b5
-1
3
q_b49
-1
3
q_b48
-1
3
q_b47
-1
3
q_b46
-1
3
q_b45
-1
3
q_b44
-1
3
q_b43
-1
3
q_b42
-1
3
q_b41
-1
3
q_b40
-1
3
q_b4
-1
3
q_b39
-1
3
q_b38
-1
3
q_b37
-1
3
q_b36
-1
3
q_b35
-1
3
q_b34
-1
3
q_b33
-1
3
q_b32
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a87
-1
3
data_a86
-1
3
data_a85
-1
3
data_a84
-1
3
data_a83
-1
3
data_a82
-1
3
data_a81
-1
3
data_a80
-1
3
data_a8
-1
3
data_a79
-1
3
data_a78
-1
3
data_a77
-1
3
data_a76
-1
3
data_a75
-1
3
data_a74
-1
3
data_a73
-1
3
data_a72
-1
3
data_a71
-1
3
data_a70
-1
3
data_a7
-1
3
data_a69
-1
3
data_a68
-1
3
data_a67
-1
3
data_a66
-1
3
data_a65
-1
3
data_a64
-1
3
data_a63
-1
3
data_a62
-1
3
data_a61
-1
3
data_a60
-1
3
data_a6
-1
3
data_a59
-1
3
data_a58
-1
3
data_a57
-1
3
data_a56
-1
3
data_a55
-1
3
data_a54
-1
3
data_a53
-1
3
data_a52
-1
3
data_a51
-1
3
data_a50
-1
3
data_a5
-1
3
data_a49
-1
3
data_a48
-1
3
data_a47
-1
3
data_a46
-1
3
data_a45
-1
3
data_a44
-1
3
data_a43
-1
3
data_a42
-1
3
data_a41
-1
3
data_a40
-1
3
data_a4
-1
3
data_a39
-1
3
data_a38
-1
3
data_a37
-1
3
data_a36
-1
3
data_a35
-1
3
data_a34
-1
3
data_a33
-1
3
data_a32
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clocken1
-1
3
clock1
-1
3
clock0
-1
3
addressstall_b
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
aclr1
-1
3
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_5tf1:auto_generated|altsyncram_ri31:fifo_ram
}
# macro_sequence

# end
# entity
alt_synch_pipe_fkd
# storage
db|cycloneIII_3c120_niosII_video.(124).cnf
db|cycloneIII_3c120_niosII_video.(124).cnf
# case_insensitive
# source_file
db|alt_synch_pipe_fkd.tdf
b5513d34541e649c290e636df3c785
7
# used_port {
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
d3
-1
3
d2
-1
3
d1
-1
3
d0
-1
3
clrn
-1
3
clock
-1
3
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_5tf1:auto_generated|alt_synch_pipe_fkd:rs_dgwp
}
# macro_sequence

# end
# entity
dffpipe_hd9
# storage
db|cycloneIII_3c120_niosII_video.(125).cnf
db|cycloneIII_3c120_niosII_video.(125).cnf
# case_insensitive
# source_file
db|dffpipe_hd9.tdf
1f72dfab5687966e53969b1301b348d
7
# used_port {
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
d3
-1
3
d2
-1
3
d1
-1
3
d0
-1
3
clrn
-1
3
clock
-1
3
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_5tf1:auto_generated|alt_synch_pipe_fkd:rs_dgwp|dffpipe_hd9:dffpipe6
}
# macro_sequence

# end
# entity
alt_synch_pipe_ikd
# storage
db|cycloneIII_3c120_niosII_video.(126).cnf
db|cycloneIII_3c120_niosII_video.(126).cnf
# case_insensitive
# source_file
db|alt_synch_pipe_ikd.tdf
9622d7b83a6cb0215a72117eb84ea7c5
7
# used_port {
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
d3
-1
3
d2
-1
3
d1
-1
3
d0
-1
3
clrn
-1
3
clock
-1
3
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_5tf1:auto_generated|alt_synch_pipe_ikd:ws_dgrp
}
# macro_sequence

# end
# entity
dffpipe_id9
# storage
db|cycloneIII_3c120_niosII_video.(127).cnf
db|cycloneIII_3c120_niosII_video.(127).cnf
# case_insensitive
# source_file
db|dffpipe_id9.tdf
3c5fed611f2264fb70203a4ad7d66f90
7
# used_port {
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
d3
-1
3
d2
-1
3
d1
-1
3
d0
-1
3
clrn
-1
3
clock
-1
3
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_5tf1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_id9:dffpipe9
}
# macro_sequence

# end
# entity
cpu_ddr_clock_bridge_upstream_fifo
# storage
db|cycloneIII_3c120_niosII_video.(128).cnf
db|cycloneIII_3c120_niosII_video.(128).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cpu_ddr_clock_bridge.v
52d79aa3ce5fa8b69f9ded5c01f322
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo
}
# macro_sequence

# end
# entity
cycloneIII_3c120_niosII_video_sopc_clock_0_in_arbitrator
# storage
db|cycloneIII_3c120_niosII_video.(129).cnf
db|cycloneIII_3c120_niosII_video.(129).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cycloneiii_3c120_niosii_video_sopc.v
63dd20f59eccc698837c211655150b3
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cycloneIII_3c120_niosII_video_sopc_clock_0_in_arbitrator:the_cycloneIII_3c120_niosII_video_sopc_clock_0_in
}
# macro_sequence

# end
# entity
cycloneIII_3c120_niosII_video_sopc_clock_0_out_arbitrator
# storage
db|cycloneIII_3c120_niosII_video.(130).cnf
db|cycloneIII_3c120_niosII_video.(130).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cycloneiii_3c120_niosii_video_sopc.v
63dd20f59eccc698837c211655150b3
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cycloneIII_3c120_niosII_video_sopc_clock_0_out_arbitrator:the_cycloneIII_3c120_niosII_video_sopc_clock_0_out
}
# macro_sequence

# end
# entity
cycloneIII_3c120_niosII_video_sopc_clock_0
# storage
db|cycloneIII_3c120_niosII_video.(131).cnf
db|cycloneIII_3c120_niosII_video.(131).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cycloneiii_3c120_niosii_video_sopc_clock_0.v
fa8a40ea36b349d065d553516f45e5b
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cycloneIII_3c120_niosII_video_sopc_clock_0:the_cycloneIII_3c120_niosII_video_sopc_clock_0
}
# macro_sequence

# end
# entity
cycloneIII_3c120_niosII_video_sopc_clock_0_edge_to_pulse
# storage
db|cycloneIII_3c120_niosII_video.(132).cnf
db|cycloneIII_3c120_niosII_video.(132).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cycloneiii_3c120_niosii_video_sopc_clock_0.v
fa8a40ea36b349d065d553516f45e5b
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cycloneIII_3c120_niosII_video_sopc_clock_0:the_cycloneIII_3c120_niosII_video_sopc_clock_0|cycloneIII_3c120_niosII_video_sopc_clock_0_edge_to_pulse:read_done_edge_to_pulse
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cycloneIII_3c120_niosII_video_sopc_clock_0:the_cycloneIII_3c120_niosII_video_sopc_clock_0|cycloneIII_3c120_niosII_video_sopc_clock_0_edge_to_pulse:write_done_edge_to_pulse
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cycloneIII_3c120_niosII_video_sopc_clock_0:the_cycloneIII_3c120_niosII_video_sopc_clock_0|cycloneIII_3c120_niosII_video_sopc_clock_0_edge_to_pulse:read_request_edge_to_pulse
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cycloneIII_3c120_niosII_video_sopc_clock_0:the_cycloneIII_3c120_niosII_video_sopc_clock_0|cycloneIII_3c120_niosII_video_sopc_clock_0_edge_to_pulse:write_request_edge_to_pulse
}
# macro_sequence

# end
# entity
cycloneIII_3c120_niosII_video_sopc_clock_0_slave_FSM
# storage
db|cycloneIII_3c120_niosII_video.(133).cnf
db|cycloneIII_3c120_niosII_video.(133).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cycloneiii_3c120_niosii_video_sopc_clock_0.v
fa8a40ea36b349d065d553516f45e5b
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cycloneIII_3c120_niosII_video_sopc_clock_0:the_cycloneIII_3c120_niosII_video_sopc_clock_0|cycloneIII_3c120_niosII_video_sopc_clock_0_slave_FSM:slave_FSM
}
# macro_sequence

# end
# entity
cycloneIII_3c120_niosII_video_sopc_clock_0_master_FSM
# storage
db|cycloneIII_3c120_niosII_video.(134).cnf
db|cycloneIII_3c120_niosII_video.(134).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cycloneiii_3c120_niosii_video_sopc_clock_0.v
fa8a40ea36b349d065d553516f45e5b
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cycloneIII_3c120_niosII_video_sopc_clock_0:the_cycloneIII_3c120_niosII_video_sopc_clock_0|cycloneIII_3c120_niosII_video_sopc_clock_0_master_FSM:master_FSM
}
# macro_sequence

# end
# entity
cycloneIII_3c120_niosII_video_sopc_clock_0_bit_pipe
# storage
db|cycloneIII_3c120_niosII_video.(135).cnf
db|cycloneIII_3c120_niosII_video.(135).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cycloneiii_3c120_niosii_video_sopc_clock_0.v
fa8a40ea36b349d065d553516f45e5b
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cycloneIII_3c120_niosII_video_sopc_clock_0:the_cycloneIII_3c120_niosII_video_sopc_clock_0|cycloneIII_3c120_niosII_video_sopc_clock_0_bit_pipe:endofpacket_bit_pipe
}
# macro_sequence

# end
# entity
ddr2_sdram_s1_arbitrator
# storage
db|cycloneIII_3c120_niosII_video.(136).cnf
db|cycloneIII_3c120_niosII_video.(136).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cycloneiii_3c120_niosii_video_sopc.v
63dd20f59eccc698837c211655150b3
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_s1_arbitrator:the_ddr2_sdram_s1
}
# macro_sequence

# end
# entity
rdv_fifo_for_cpu_ddr_clock_bridge_m1_to_ddr2_sdram_s1_module
# storage
db|cycloneIII_3c120_niosII_video.(137).cnf
db|cycloneIII_3c120_niosII_video.(137).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cycloneiii_3c120_niosii_video_sopc.v
63dd20f59eccc698837c211655150b3
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_s1_arbitrator:the_ddr2_sdram_s1|rdv_fifo_for_cpu_ddr_clock_bridge_m1_to_ddr2_sdram_s1_module:rdv_fifo_for_cpu_ddr_clock_bridge_m1_to_ddr2_sdram_s1
}
# macro_sequence

# end
# entity
rdv_fifo_for_lcd_sgdma_descriptor_read_to_ddr2_sdram_s1_module
# storage
db|cycloneIII_3c120_niosII_video.(138).cnf
db|cycloneIII_3c120_niosII_video.(138).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cycloneiii_3c120_niosii_video_sopc.v
63dd20f59eccc698837c211655150b3
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_s1_arbitrator:the_ddr2_sdram_s1|rdv_fifo_for_lcd_sgdma_descriptor_read_to_ddr2_sdram_s1_module:rdv_fifo_for_lcd_sgdma_descriptor_read_to_ddr2_sdram_s1
}
# macro_sequence

# end
# entity
rdv_fifo_for_lcd_sgdma_m_read_to_ddr2_sdram_s1_module
# storage
db|cycloneIII_3c120_niosII_video.(139).cnf
db|cycloneIII_3c120_niosII_video.(139).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cycloneiii_3c120_niosii_video_sopc.v
63dd20f59eccc698837c211655150b3
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_s1_arbitrator:the_ddr2_sdram_s1|rdv_fifo_for_lcd_sgdma_m_read_to_ddr2_sdram_s1_module:rdv_fifo_for_lcd_sgdma_m_read_to_ddr2_sdram_s1
}
# macro_sequence

# end
# entity
rdv_fifo_for_tse_ddr_clock_bridge_m1_to_ddr2_sdram_s1_module
# storage
db|cycloneIII_3c120_niosII_video.(140).cnf
db|cycloneIII_3c120_niosII_video.(140).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cycloneiii_3c120_niosii_video_sopc.v
63dd20f59eccc698837c211655150b3
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_s1_arbitrator:the_ddr2_sdram_s1|rdv_fifo_for_tse_ddr_clock_bridge_m1_to_ddr2_sdram_s1_module:rdv_fifo_for_tse_ddr_clock_bridge_m1_to_ddr2_sdram_s1
}
# macro_sequence

# end
# entity
cycloneIII_3c120_niosII_video_sopc_reset_clk_domain_synch_module
# storage
db|cycloneIII_3c120_niosII_video.(141).cnf
db|cycloneIII_3c120_niosII_video.(141).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cycloneiii_3c120_niosii_video_sopc.v
63dd20f59eccc698837c211655150b3
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cycloneIII_3c120_niosII_video_sopc_reset_clk_domain_synch_module:cycloneIII_3c120_niosII_video_sopc_reset_clk_domain_synch
}
# macro_sequence

# end
# entity
ddr2_sdram
# storage
db|cycloneIII_3c120_niosII_video.(142).cnf
db|cycloneIII_3c120_niosII_video.(142).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
ddr2_sdram.v
ba5e63b75e7c356df3d7d26ec75bf618
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram
}
# macro_sequence

# end
# entity
ddr2_sdram_controller_phy
# storage
db|cycloneIII_3c120_niosII_video.(143).cnf
db|cycloneIII_3c120_niosII_video.(143).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
ddr2_sdram_controller_phy.v
ec5b3413ea9a3c36e324ddbdb0e2fb
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst
}
# macro_sequence

# end
# entity
ddr2_sdram_auk_ddr_hp_controller_wrapper
# storage
db|cycloneIII_3c120_niosII_video.(144).cnf
db|cycloneIII_3c120_niosII_video.(144).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
ddr2_sdram_auk_ddr_hp_controller_wrapper.v
5bf4efa3a37d9ca5c41823f9ed29f12
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_auk_ddr_hp_controller_wrapper:ddr2_sdram_auk_ddr_hp_controller_wrapper_inst
}
# macro_sequence

# end
# entity
auk_ddr_hp_controller
# storage
db|cycloneIII_3c120_niosII_video.(145).cnf
db|cycloneIII_3c120_niosII_video.(145).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
auk_ddr_hp_controller.vhd
e35cc6576cdf7d43bd4235e76d1d
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
glocal_data_bits
64
PARAMETER_SIGNED_DEC
USR
glocal_burst_len
1
PARAMETER_SIGNED_DEC
USR
glocal_burst_len_bits
1
PARAMETER_SIGNED_DEC
USR
glocal_avalon_if
true
PARAMETER_STRING
USR
gdwidth_ratio
4
PARAMETER_SIGNED_DEC
USR
guse_afi_if
true
PARAMETER_STRING
USR
gmem_type
ddr2_sdram
PARAMETER_STRING
USR
gmem_chipsels
1
PARAMETER_SIGNED_DEC
USR
gmem_chip_bits
1
PARAMETER_SIGNED_DEC
USR
gmem_row_bits
13
PARAMETER_SIGNED_DEC
USR
gmem_bank_bits
2
PARAMETER_SIGNED_DEC
USR
gmem_col_bits
10
PARAMETER_SIGNED_DEC
USR
gmem_dq_per_dqs
8
PARAMETER_SIGNED_DEC
USR
gmem_pch_bit
10
PARAMETER_SIGNED_DEC
USR
gmem_odt_ranks
1
PARAMETER_SIGNED_DEC
USR
greg_dimm
false
PARAMETER_STRING
USR
gpipeline_commands
false
PARAMETER_STRING
USR
gfamily
Cyclone III
PARAMETER_STRING
USR
guser_refresh
false
PARAMETER_STRING
USR
gDENALI_ODT_TEST_MODE
false
PARAMETER_STRING
DEF
gUSE_CUSTOM_INIT_SEQ
false
PARAMETER_STRING
DEF
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_auk_ddr_hp_controller_wrapper:ddr2_sdram_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst
}
# macro_sequence

# end
# entity
auk_ddr_hp_avalon_if
# storage
db|cycloneIII_3c120_niosII_video.(146).cnf
db|cycloneIII_3c120_niosII_video.(146).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
auk_ddr_hp_controller.vhd
e35cc6576cdf7d43bd4235e76d1d
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
glocal_data_bits
64
PARAMETER_SIGNED_DEC
USR
gfamily
Cyclone III
PARAMETER_STRING
USR
gmem_dq_per_dqs
8
PARAMETER_SIGNED_DEC
USR
glpm_showahead_mode
OFF
PARAMETER_STRING
USR
 constraint(gfamily)
1 to 11
PARAMETER_STRING
USR
 constraint(glpm_showahead_mode)
1 to 3
PARAMETER_STRING
USR
 constraint(avalon_wdata)
63 downto 0
PARAMETER_STRING
USR
 constraint(avalon_be)
7 downto 0
PARAMETER_STRING
USR
 constraint(local_wdata)
63 downto 0
PARAMETER_STRING
USR
 constraint(local_be)
7 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_auk_ddr_hp_controller_wrapper:ddr2_sdram_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if
}
# macro_sequence

# end
# entity
scfifo
# storage
db|cycloneIII_3c120_niosII_video.(147).cnf
db|cycloneIII_3c120_niosII_video.(147).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|scfifo.tdf
892513e141f296ca2a061c832e0b073
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
lpm_width
72
PARAMETER_SIGNED_DEC
USR
LPM_NUMWORDS
32
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHU
5
PARAMETER_SIGNED_DEC
USR
LPM_SHOWAHEAD
OFF
PARAMETER_UNKNOWN
USR
UNDERFLOW_CHECKING
ON
PARAMETER_UNKNOWN
USR
OVERFLOW_CHECKING
ON
PARAMETER_UNKNOWN
USR
ALLOW_RWCYCLE_WHEN_FULL
OFF
PARAMETER_UNKNOWN
USR
ADD_RAM_OUTPUT_REGISTER
OFF
PARAMETER_UNKNOWN
USR
ALMOST_FULL_VALUE
0
PARAMETER_SIGNED_DEC
USR
ALMOST_EMPTY_VALUE
0
PARAMETER_SIGNED_DEC
USR
USE_EAB
ON
PARAMETER_UNKNOWN
USR
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
scfifo_h2f1
PARAMETER_UNKNOWN
USR
}
# used_port {
wrreq
-1
3
rdreq
-1
3
q9
-1
3
q8
-1
3
q71
-1
3
q70
-1
3
q7
-1
3
q69
-1
3
q68
-1
3
q67
-1
3
q66
-1
3
q65
-1
3
q64
-1
3
q63
-1
3
q62
-1
3
q61
-1
3
q60
-1
3
q6
-1
3
q59
-1
3
q58
-1
3
q57
-1
3
q56
-1
3
q55
-1
3
q54
-1
3
q53
-1
3
q52
-1
3
q51
-1
3
q50
-1
3
q5
-1
3
q49
-1
3
q48
-1
3
q47
-1
3
q46
-1
3
q45
-1
3
q44
-1
3
q43
-1
3
q42
-1
3
q41
-1
3
q40
-1
3
q4
-1
3
q39
-1
3
q38
-1
3
q37
-1
3
q36
-1
3
q35
-1
3
q34
-1
3
q33
-1
3
q32
-1
3
q31
-1
3
q30
-1
3
q3
-1
3
q29
-1
3
q28
-1
3
q27
-1
3
q26
-1
3
q25
-1
3
q24
-1
3
q23
-1
3
q22
-1
3
q21
-1
3
q20
-1
3
q2
-1
3
q19
-1
3
q18
-1
3
q17
-1
3
q16
-1
3
q15
-1
3
q14
-1
3
q13
-1
3
q12
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
data9
-1
3
data8
-1
3
data71
-1
3
data70
-1
3
data7
-1
3
data69
-1
3
data68
-1
3
data67
-1
3
data66
-1
3
data65
-1
3
data64
-1
3
data63
-1
3
data62
-1
3
data61
-1
3
data60
-1
3
data6
-1
3
data59
-1
3
data58
-1
3
data57
-1
3
data56
-1
3
data55
-1
3
data54
-1
3
data53
-1
3
data52
-1
3
data51
-1
3
data50
-1
3
data5
-1
3
data49
-1
3
data48
-1
3
data47
-1
3
data46
-1
3
data45
-1
3
data44
-1
3
data43
-1
3
data42
-1
3
data41
-1
3
data40
-1
3
data4
-1
3
data39
-1
3
data38
-1
3
data37
-1
3
data36
-1
3
data35
-1
3
data34
-1
3
data33
-1
3
data32
-1
3
data31
-1
3
data30
-1
3
data3
-1
3
data29
-1
3
data28
-1
3
data27
-1
3
data26
-1
3
data25
-1
3
data24
-1
3
data23
-1
3
data22
-1
3
data21
-1
3
data20
-1
3
data2
-1
3
data19
-1
3
data18
-1
3
data17
-1
3
data16
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
clock
-1
3
aclr
-1
3
sclr
-1
1
}
# include_file {
a_fffifo.inc
aa34dd3c645beefc31a3e4ef186db4
a_f2fifo.inc
cebe3836bad826c95e765f77477e8a8b
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
a_i2fifo.inc
bfe272f05af0cf849bd8b4748efceffe
a_dpfifo.inc
37c2d0bb70d5a3f83a4aa09e62c75080
scfifo.tdf
892513e141f296ca2a061c832e0b073
a_regfifo.inc
8b2977668c8752c10a1f1977c9b9ee6
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_auk_ddr_hp_controller_wrapper:ddr2_sdram_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo
}
# macro_sequence

# end
# entity
scfifo_h2f1
# storage
db|cycloneIII_3c120_niosII_video.(148).cnf
db|cycloneIII_3c120_niosII_video.(148).cnf
# case_insensitive
# source_file
db|scfifo_h2f1.tdf
76e61d52e83939fd7acd623977b31fe
7
# used_port {
wrreq
-1
3
sclr
-1
3
rdreq
-1
3
q9
-1
3
q8
-1
3
q71
-1
3
q70
-1
3
q7
-1
3
q69
-1
3
q68
-1
3
q67
-1
3
q66
-1
3
q65
-1
3
q64
-1
3
q63
-1
3
q62
-1
3
q61
-1
3
q60
-1
3
q6
-1
3
q59
-1
3
q58
-1
3
q57
-1
3
q56
-1
3
q55
-1
3
q54
-1
3
q53
-1
3
q52
-1
3
q51
-1
3
q50
-1
3
q5
-1
3
q49
-1
3
q48
-1
3
q47
-1
3
q46
-1
3
q45
-1
3
q44
-1
3
q43
-1
3
q42
-1
3
q41
-1
3
q40
-1
3
q4
-1
3
q39
-1
3
q38
-1
3
q37
-1
3
q36
-1
3
q35
-1
3
q34
-1
3
q33
-1
3
q32
-1
3
q31
-1
3
q30
-1
3
q3
-1
3
q29
-1
3
q28
-1
3
q27
-1
3
q26
-1
3
q25
-1
3
q24
-1
3
q23
-1
3
q22
-1
3
q21
-1
3
q20
-1
3
q2
-1
3
q19
-1
3
q18
-1
3
q17
-1
3
q16
-1
3
q15
-1
3
q14
-1
3
q13
-1
3
q12
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
data9
-1
3
data8
-1
3
data71
-1
3
data70
-1
3
data7
-1
3
data69
-1
3
data68
-1
3
data67
-1
3
data66
-1
3
data65
-1
3
data64
-1
3
data63
-1
3
data62
-1
3
data61
-1
3
data60
-1
3
data6
-1
3
data59
-1
3
data58
-1
3
data57
-1
3
data56
-1
3
data55
-1
3
data54
-1
3
data53
-1
3
data52
-1
3
data51
-1
3
data50
-1
3
data5
-1
3
data49
-1
3
data48
-1
3
data47
-1
3
data46
-1
3
data45
-1
3
data44
-1
3
data43
-1
3
data42
-1
3
data41
-1
3
data40
-1
3
data4
-1
3
data39
-1
3
data38
-1
3
data37
-1
3
data36
-1
3
data35
-1
3
data34
-1
3
data33
-1
3
data32
-1
3
data31
-1
3
data30
-1
3
data3
-1
3
data29
-1
3
data28
-1
3
data27
-1
3
data26
-1
3
data25
-1
3
data24
-1
3
data23
-1
3
data22
-1
3
data21
-1
3
data20
-1
3
data2
-1
3
data19
-1
3
data18
-1
3
data17
-1
3
data16
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_auk_ddr_hp_controller_wrapper:ddr2_sdram_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo|scfifo_h2f1:auto_generated
}
# macro_sequence

# end
# entity
a_dpfifo_ij71
# storage
db|cycloneIII_3c120_niosII_video.(149).cnf
db|cycloneIII_3c120_niosII_video.(149).cnf
# case_insensitive
# source_file
db|a_dpfifo_ij71.tdf
f1f6eab99c6cdbe91c1ed475f45dfd2b
7
# used_port {
wreq
-1
3
sclr
-1
3
rreq
-1
3
q9
-1
3
q8
-1
3
q71
-1
3
q70
-1
3
q7
-1
3
q69
-1
3
q68
-1
3
q67
-1
3
q66
-1
3
q65
-1
3
q64
-1
3
q63
-1
3
q62
-1
3
q61
-1
3
q60
-1
3
q6
-1
3
q59
-1
3
q58
-1
3
q57
-1
3
q56
-1
3
q55
-1
3
q54
-1
3
q53
-1
3
q52
-1
3
q51
-1
3
q50
-1
3
q5
-1
3
q49
-1
3
q48
-1
3
q47
-1
3
q46
-1
3
q45
-1
3
q44
-1
3
q43
-1
3
q42
-1
3
q41
-1
3
q40
-1
3
q4
-1
3
q39
-1
3
q38
-1
3
q37
-1
3
q36
-1
3
q35
-1
3
q34
-1
3
q33
-1
3
q32
-1
3
q31
-1
3
q30
-1
3
q3
-1
3
q29
-1
3
q28
-1
3
q27
-1
3
q26
-1
3
q25
-1
3
q24
-1
3
q23
-1
3
q22
-1
3
q21
-1
3
q20
-1
3
q2
-1
3
q19
-1
3
q18
-1
3
q17
-1
3
q16
-1
3
q15
-1
3
q14
-1
3
q13
-1
3
q12
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
data9
-1
3
data8
-1
3
data71
-1
3
data70
-1
3
data7
-1
3
data69
-1
3
data68
-1
3
data67
-1
3
data66
-1
3
data65
-1
3
data64
-1
3
data63
-1
3
data62
-1
3
data61
-1
3
data60
-1
3
data6
-1
3
data59
-1
3
data58
-1
3
data57
-1
3
data56
-1
3
data55
-1
3
data54
-1
3
data53
-1
3
data52
-1
3
data51
-1
3
data50
-1
3
data5
-1
3
data49
-1
3
data48
-1
3
data47
-1
3
data46
-1
3
data45
-1
3
data44
-1
3
data43
-1
3
data42
-1
3
data41
-1
3
data40
-1
3
data4
-1
3
data39
-1
3
data38
-1
3
data37
-1
3
data36
-1
3
data35
-1
3
data34
-1
3
data33
-1
3
data32
-1
3
data31
-1
3
data30
-1
3
data3
-1
3
data29
-1
3
data28
-1
3
data27
-1
3
data26
-1
3
data25
-1
3
data24
-1
3
data23
-1
3
data22
-1
3
data21
-1
3
data20
-1
3
data2
-1
3
data19
-1
3
data18
-1
3
data17
-1
3
data16
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_auk_ddr_hp_controller_wrapper:ddr2_sdram_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo|scfifo_h2f1:auto_generated|a_dpfifo_ij71:dpfifo
}
# macro_sequence

# end
# entity
a_fefifo_66e
# storage
db|cycloneIII_3c120_niosII_video.(150).cnf
db|cycloneIII_3c120_niosII_video.(150).cnf
# case_insensitive
# source_file
db|a_fefifo_66e.tdf
ebe46e1540f094ee5fc7e18c1cb32331
7
# used_port {
wreq
-1
3
sclr
-1
3
rreq
-1
3
full
-1
3
empty
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_auk_ddr_hp_controller_wrapper:ddr2_sdram_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo|scfifo_h2f1:auto_generated|a_dpfifo_ij71:dpfifo|a_fefifo_66e:fifo_state
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_auk_ddr_hp_controller_wrapper:ddr2_sdram_1_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo|scfifo_i2f1:auto_generated|a_dpfifo_jj71:dpfifo|a_fefifo_66e:fifo_state
}
# macro_sequence

# end
# entity
cntr_3n7
# storage
db|cycloneIII_3c120_niosII_video.(151).cnf
db|cycloneIII_3c120_niosII_video.(151).cnf
# case_insensitive
# source_file
db|cntr_3n7.tdf
581dfd59447d0a24f6ace8d627544db
7
# used_port {
updown
-1
3
sclr
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_auk_ddr_hp_controller_wrapper:ddr2_sdram_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo|scfifo_h2f1:auto_generated|a_dpfifo_ij71:dpfifo|a_fefifo_66e:fifo_state|cntr_3n7:count_usedw
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_auk_ddr_hp_controller_wrapper:ddr2_sdram_1_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo|scfifo_i2f1:auto_generated|a_dpfifo_jj71:dpfifo|a_fefifo_66e:fifo_state|cntr_3n7:count_usedw
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_ru31:auto_generated|a_dpfifo_2541:dpfifo|cntr_3n7:usedw_counter
}
# macro_sequence

# end
# entity
dpram_2561
# storage
db|cycloneIII_3c120_niosII_video.(152).cnf
db|cycloneIII_3c120_niosII_video.(152).cnf
# case_insensitive
# source_file
db|dpram_2561.tdf
6598427dec92fdb90532380b9c654ec
7
# used_port {
wren
-1
3
wraddress4
-1
3
wraddress3
-1
3
wraddress2
-1
3
wraddress1
-1
3
wraddress0
-1
3
rdaddress4
-1
3
rdaddress3
-1
3
rdaddress2
-1
3
rdaddress1
-1
3
rdaddress0
-1
3
q9
-1
3
q8
-1
3
q71
-1
3
q70
-1
3
q7
-1
3
q69
-1
3
q68
-1
3
q67
-1
3
q66
-1
3
q65
-1
3
q64
-1
3
q63
-1
3
q62
-1
3
q61
-1
3
q60
-1
3
q6
-1
3
q59
-1
3
q58
-1
3
q57
-1
3
q56
-1
3
q55
-1
3
q54
-1
3
q53
-1
3
q52
-1
3
q51
-1
3
q50
-1
3
q5
-1
3
q49
-1
3
q48
-1
3
q47
-1
3
q46
-1
3
q45
-1
3
q44
-1
3
q43
-1
3
q42
-1
3
q41
-1
3
q40
-1
3
q4
-1
3
q39
-1
3
q38
-1
3
q37
-1
3
q36
-1
3
q35
-1
3
q34
-1
3
q33
-1
3
q32
-1
3
q31
-1
3
q30
-1
3
q3
-1
3
q29
-1
3
q28
-1
3
q27
-1
3
q26
-1
3
q25
-1
3
q24
-1
3
q23
-1
3
q22
-1
3
q21
-1
3
q20
-1
3
q2
-1
3
q19
-1
3
q18
-1
3
q17
-1
3
q16
-1
3
q15
-1
3
q14
-1
3
q13
-1
3
q12
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
outclocken
-1
3
outclock
-1
3
inclock
-1
3
data9
-1
3
data8
-1
3
data71
-1
3
data70
-1
3
data7
-1
3
data69
-1
3
data68
-1
3
data67
-1
3
data66
-1
3
data65
-1
3
data64
-1
3
data63
-1
3
data62
-1
3
data61
-1
3
data60
-1
3
data6
-1
3
data59
-1
3
data58
-1
3
data57
-1
3
data56
-1
3
data55
-1
3
data54
-1
3
data53
-1
3
data52
-1
3
data51
-1
3
data50
-1
3
data5
-1
3
data49
-1
3
data48
-1
3
data47
-1
3
data46
-1
3
data45
-1
3
data44
-1
3
data43
-1
3
data42
-1
3
data41
-1
3
data40
-1
3
data4
-1
3
data39
-1
3
data38
-1
3
data37
-1
3
data36
-1
3
data35
-1
3
data34
-1
3
data33
-1
3
data32
-1
3
data31
-1
3
data30
-1
3
data3
-1
3
data29
-1
3
data28
-1
3
data27
-1
3
data26
-1
3
data25
-1
3
data24
-1
3
data23
-1
3
data22
-1
3
data21
-1
3
data20
-1
3
data2
-1
3
data19
-1
3
data18
-1
3
data17
-1
3
data16
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_auk_ddr_hp_controller_wrapper:ddr2_sdram_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo|scfifo_h2f1:auto_generated|a_dpfifo_ij71:dpfifo|dpram_2561:FIFOram
}
# macro_sequence

# end
# entity
altsyncram_24m1
# storage
db|cycloneIII_3c120_niosII_video.(153).cnf
db|cycloneIII_3c120_niosII_video.(153).cnf
# case_insensitive
# source_file
db|altsyncram_24m1.tdf
8fbe47e27b413da383c699221b71e6
7
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b71
-1
3
q_b70
-1
3
q_b7
-1
3
q_b69
-1
3
q_b68
-1
3
q_b67
-1
3
q_b66
-1
3
q_b65
-1
3
q_b64
-1
3
q_b63
-1
3
q_b62
-1
3
q_b61
-1
3
q_b60
-1
3
q_b6
-1
3
q_b59
-1
3
q_b58
-1
3
q_b57
-1
3
q_b56
-1
3
q_b55
-1
3
q_b54
-1
3
q_b53
-1
3
q_b52
-1
3
q_b51
-1
3
q_b50
-1
3
q_b5
-1
3
q_b49
-1
3
q_b48
-1
3
q_b47
-1
3
q_b46
-1
3
q_b45
-1
3
q_b44
-1
3
q_b43
-1
3
q_b42
-1
3
q_b41
-1
3
q_b40
-1
3
q_b4
-1
3
q_b39
-1
3
q_b38
-1
3
q_b37
-1
3
q_b36
-1
3
q_b35
-1
3
q_b34
-1
3
q_b33
-1
3
q_b32
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a71
-1
3
data_a70
-1
3
data_a7
-1
3
data_a69
-1
3
data_a68
-1
3
data_a67
-1
3
data_a66
-1
3
data_a65
-1
3
data_a64
-1
3
data_a63
-1
3
data_a62
-1
3
data_a61
-1
3
data_a60
-1
3
data_a6
-1
3
data_a59
-1
3
data_a58
-1
3
data_a57
-1
3
data_a56
-1
3
data_a55
-1
3
data_a54
-1
3
data_a53
-1
3
data_a52
-1
3
data_a51
-1
3
data_a50
-1
3
data_a5
-1
3
data_a49
-1
3
data_a48
-1
3
data_a47
-1
3
data_a46
-1
3
data_a45
-1
3
data_a44
-1
3
data_a43
-1
3
data_a42
-1
3
data_a41
-1
3
data_a40
-1
3
data_a4
-1
3
data_a39
-1
3
data_a38
-1
3
data_a37
-1
3
data_a36
-1
3
data_a35
-1
3
data_a34
-1
3
data_a33
-1
3
data_a32
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clocken1
-1
3
clock1
-1
3
clock0
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_auk_ddr_hp_controller_wrapper:ddr2_sdram_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo|scfifo_h2f1:auto_generated|a_dpfifo_ij71:dpfifo|dpram_2561:FIFOram|altsyncram_24m1:altsyncram1
}
# macro_sequence

# end
# entity
cntr_nmb
# storage
db|cycloneIII_3c120_niosII_video.(154).cnf
db|cycloneIII_3c120_niosII_video.(154).cnf
# case_insensitive
# source_file
db|cntr_nmb.tdf
312dcf9fc09bea20cd5bae8194f24a3a
7
# used_port {
sclr
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_auk_ddr_hp_controller_wrapper:ddr2_sdram_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo|scfifo_h2f1:auto_generated|a_dpfifo_ij71:dpfifo|cntr_nmb:rd_ptr_count
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_auk_ddr_hp_controller_wrapper:ddr2_sdram_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo|scfifo_h2f1:auto_generated|a_dpfifo_ij71:dpfifo|cntr_nmb:wr_ptr
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_auk_ddr_hp_controller_wrapper:ddr2_sdram_1_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo|scfifo_i2f1:auto_generated|a_dpfifo_jj71:dpfifo|cntr_nmb:rd_ptr_count
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_auk_ddr_hp_controller_wrapper:ddr2_sdram_1_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo|scfifo_i2f1:auto_generated|a_dpfifo_jj71:dpfifo|cntr_nmb:wr_ptr
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_ru31:auto_generated|a_dpfifo_2541:dpfifo|cntr_nmb:wr_ptr
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_m_readfifo:the_sgdma_tx_m_readfifo|sgdma_tx_m_readfifo_m_readfifo:the_sgdma_tx_m_readfifo_m_readfifo|scfifo:sgdma_tx_m_readfifo_m_readfifo_m_readfifo|scfifo_su31:auto_generated|a_dpfifo_3541:dpfifo|cntr_nmb:rd_ptr_msb
}
# macro_sequence

# end
# entity
auk_ddr_hp_input_buf
# storage
db|cycloneIII_3c120_niosII_video.(155).cnf
db|cycloneIII_3c120_niosII_video.(155).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
auk_ddr_hp_controller.vhd
e35cc6576cdf7d43bd4235e76d1d
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
glocal_data_bits
64
PARAMETER_SIGNED_DEC
USR
glocal_burst_len
1
PARAMETER_SIGNED_DEC
USR
glocal_burst_len_bits
1
PARAMETER_SIGNED_DEC
USR
gfamily
Stratix
PARAMETER_STRING
USR
gmem_type
ddr2_sdram
PARAMETER_STRING
USR
gmem_chip_bits
1
PARAMETER_SIGNED_DEC
USR
gmem_row_bits
13
PARAMETER_SIGNED_DEC
USR
gmem_bank_bits
2
PARAMETER_SIGNED_DEC
USR
gmem_col_bits
10
PARAMETER_SIGNED_DEC
USR
gbuffer_bits
30
PARAMETER_SIGNED_DEC
USR
 constraint(gfamily)
1 to 7
PARAMETER_STRING
USR
 constraint(gmem_type)
1 to 10
PARAMETER_STRING
USR
 constraint(cs_addr)
0 downto 0
PARAMETER_STRING
USR
 constraint(row_addr)
12 downto 0
PARAMETER_STRING
USR
 constraint(bank_addr)
1 downto 0
PARAMETER_STRING
USR
 constraint(col_addr)
8 downto 0
PARAMETER_STRING
USR
 constraint(size)
0 downto 0
PARAMETER_STRING
USR
 constraint(buf_output)
29 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_auk_ddr_hp_controller_wrapper:ddr2_sdram_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf
}
# macro_sequence

# end
# entity
auk_ddr_hp_custom_fifo
# storage
db|cycloneIII_3c120_niosII_video.(156).cnf
db|cycloneIII_3c120_niosII_video.(156).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
auk_ddr_hp_controller.vhd
e35cc6576cdf7d43bd4235e76d1d
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
gwidth
30
PARAMETER_SIGNED_DEC
USR
gdepth
4
PARAMETER_SIGNED_DEC
USR
 constraint(data)
29 downto 0
PARAMETER_STRING
USR
 constraint(q)
29 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_auk_ddr_hp_controller_wrapper:ddr2_sdram_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf|auk_ddr_hp_custom_fifo:my_fifo
}
# macro_sequence

# end
# entity
auk_ddr_hp_bank_details
# storage
db|cycloneIII_3c120_niosII_video.(157).cnf
db|cycloneIII_3c120_niosII_video.(157).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
auk_ddr_hp_controller.vhd
e35cc6576cdf7d43bd4235e76d1d
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
gmem_chip_bits
1
PARAMETER_SIGNED_DEC
USR
gmem_row_bits
13
PARAMETER_SIGNED_DEC
USR
gmem_bank_bits
2
PARAMETER_SIGNED_DEC
USR
 constraint(open_this_row)
12 downto 0
PARAMETER_STRING
USR
 constraint(in_this_bank)
2 downto 0
PARAMETER_STRING
USR
 constraint(cs_ba_addr)
2 downto 0
PARAMETER_STRING
USR
 constraint(openrow)
12 downto 0
PARAMETER_STRING
USR
 constraint(next_row_addr)
12 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_auk_ddr_hp_controller_wrapper:ddr2_sdram_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_auk_ddr_hp_controller_wrapper:ddr2_sdram_1_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man
}
# macro_sequence

# end
# entity
auk_ddr_hp_timers
# storage
db|cycloneIII_3c120_niosII_video.(158).cnf
db|cycloneIII_3c120_niosII_video.(158).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
auk_ddr_hp_controller.vhd
e35cc6576cdf7d43bd4235e76d1d
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
gmem_chip_bits
1
PARAMETER_SIGNED_DEC
USR
gmem_bank_bits
2
PARAMETER_SIGNED_DEC
USR
gmem_type
ddr2_sdram
PARAMETER_STRING
USR
gdwidth_ratio
4
PARAMETER_SIGNED_DEC
USR
 constraint(gmem_type)
1 to 10
PARAMETER_STRING
USR
 constraint(mem_tras)
3 downto 0
PARAMETER_STRING
USR
 constraint(mem_twr)
2 downto 0
PARAMETER_STRING
USR
 constraint(mem_trp)
2 downto 0
PARAMETER_STRING
USR
 constraint(mem_tcl)
2 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_auk_ddr_hp_controller_wrapper:ddr2_sdram_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_auk_ddr_hp_controller_wrapper:ddr2_sdram_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:1:bank_timer
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_auk_ddr_hp_controller_wrapper:ddr2_sdram_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_auk_ddr_hp_controller_wrapper:ddr2_sdram_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer
}
# macro_sequence

# end
# entity
ddr2_sdram_phy
# storage
db|cycloneIII_3c120_niosII_video.(159).cnf
db|cycloneIII_3c120_niosII_video.(159).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
ddr2_sdram_phy.v
285ac3234d20f3d971d097a2e2b1e1e9
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst
}
# macro_sequence

# end
# entity
ddr2_sdram_phy_alt_mem_phy
# storage
db|cycloneIII_3c120_niosII_video.(160).cnf
db|cycloneIII_3c120_niosII_video.(160).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
ddr2_sdram_phy_alt_mem_phy.v
dcb6158cf5a571e40c9b573a571d3a
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
FAMILY
Cyclone III
PARAMETER_STRING
USR
MEM_IF_MEMTYPE
DDR2
PARAMETER_STRING
USR
LEVELLING
0
PARAMETER_SIGNED_DEC
DEF
SPEED_GRADE
C6
PARAMETER_STRING
DEF
DLL_DELAY_BUFFER_MODE
LOW
PARAMETER_STRING
USR
DLL_DELAY_CHAIN_LENGTH
12
PARAMETER_SIGNED_DEC
USR
DQS_DELAY_CTL_WIDTH
6
PARAMETER_SIGNED_DEC
USR
DQS_OUT_MODE
DELAY_CHAIN2
PARAMETER_STRING
USR
DQS_PHASE
6000
PARAMETER_SIGNED_DEC
USR
DQS_PHASE_SETTING
2
PARAMETER_SIGNED_DEC
USR
DWIDTH_RATIO
4
PARAMETER_SIGNED_DEC
USR
MEM_IF_DWIDTH
16
PARAMETER_SIGNED_DEC
USR
MEM_IF_ADDR_WIDTH
13
PARAMETER_SIGNED_DEC
USR
MEM_IF_BANKADDR_WIDTH
2
PARAMETER_SIGNED_DEC
USR
MEM_IF_CS_WIDTH
1
PARAMETER_SIGNED_DEC
USR
MEM_IF_DM_WIDTH
2
PARAMETER_SIGNED_DEC
USR
MEM_IF_DM_PINS_EN
1
PARAMETER_SIGNED_DEC
USR
MEM_IF_DQ_PER_DQS
8
PARAMETER_SIGNED_DEC
USR
MEM_IF_DQS_WIDTH
2
PARAMETER_SIGNED_DEC
USR
MEM_IF_OCT_EN
0
PARAMETER_SIGNED_DEC
USR
MEM_IF_CLK_PAIR_COUNT
1
PARAMETER_SIGNED_DEC
USR
MEM_IF_CLK_PS
6500
PARAMETER_SIGNED_DEC
USR
MEM_IF_CLK_PS_STR
6500 ps
PARAMETER_STRING
USR
MEM_IF_MR_0
1106
PARAMETER_SIGNED_DEC
USR
MEM_IF_MR_1
1092
PARAMETER_SIGNED_DEC
USR
MEM_IF_MR_2
0
PARAMETER_SIGNED_DEC
USR
MEM_IF_MR_3
0
PARAMETER_SIGNED_DEC
USR
MEM_IF_PRESET_RLAT
0
PARAMETER_SIGNED_DEC
DEF
PLL_STEPS_PER_CYCLE
64
PARAMETER_SIGNED_DEC
USR
SCAN_CLK_DIVIDE_BY
2
PARAMETER_SIGNED_DEC
USR
REDUCE_SIM_TIME
0
PARAMETER_SIGNED_DEC
DEF
CAPABILITIES
0
PARAMETER_SIGNED_DEC
DEF
TINIT_TCK
40000
PARAMETER_SIGNED_DEC
DEF
TINIT_RST
100000
PARAMETER_SIGNED_DEC
DEF
DBG_A_WIDTH
13
PARAMETER_SIGNED_DEC
DEF
SEQ_STRING_ID
seq_name
PARAMETER_STRING
DEF
MEM_IF_CS_PER_RANK
1
PARAMETER_SIGNED_DEC
USR
MEM_IF_RANKS_PER_SLOT
1
PARAMETER_SIGNED_DEC
DEF
MEM_IF_RDV_PER_CHIP
0
PARAMETER_SIGNED_DEC
DEF
GENERATE_ADDITIONAL_DBG_RTL
0
PARAMETER_SIGNED_DEC
DEF
CAPTURE_PHASE_OFFSET
0
PARAMETER_SIGNED_DEC
DEF
MEM_IF_ADDR_CMD_PHASE
90
PARAMETER_SIGNED_DEC
USR
DLL_EXPORT_IMPORT
EXPORT
PARAMETER_STRING
USR
MEM_IF_DQSN_EN
0
PARAMETER_SIGNED_DEC
USR
RANK_HAS_ADDR_SWAP
0
PARAMETER_SIGNED_DEC
USR
}
# include_file {
alt_mem_phy_defines.v
68ff957ce6f9e25afa2cd58ba96697
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
ddr2_sdram_phy_alt_mem_phy_dp_io
# storage
db|cycloneIII_3c120_niosII_video.(161).cnf
db|cycloneIII_3c120_niosII_video.(161).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
ddr2_sdram_phy_alt_mem_phy.v
dcb6158cf5a571e40c9b573a571d3a
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
MEM_IF_CLK_PS
6500
PARAMETER_SIGNED_DEC
USR
MEM_IF_BANKADDR_WIDTH
2
PARAMETER_SIGNED_DEC
USR
MEM_IF_CS_WIDTH
1
PARAMETER_SIGNED_DEC
USR
MEM_IF_DWIDTH
16
PARAMETER_SIGNED_DEC
USR
MEM_IF_DM_PINS_EN
1
PARAMETER_SIGNED_DEC
USR
MEM_IF_DM_WIDTH
2
PARAMETER_SIGNED_DEC
USR
MEM_IF_DQ_PER_DQS
8
PARAMETER_SIGNED_DEC
USR
MEM_IF_DQS_CAPTURE_EN
0
PARAMETER_SIGNED_DEC
USR
MEM_IF_DQS_WIDTH
2
PARAMETER_SIGNED_DEC
USR
MEM_IF_ROWADDR_WIDTH
13
PARAMETER_SIGNED_DEC
USR
DLL_DELAY_BUFFER_MODE
LOW
PARAMETER_STRING
USR
DQS_OUT_MODE
DELAY_CHAIN2
PARAMETER_STRING
USR
DQS_PHASE
6000
PARAMETER_SIGNED_DEC
USR
}
# include_file {
alt_mem_phy_defines.v
68ff957ce6f9e25afa2cd58ba96697
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altddio_in
# storage
db|cycloneIII_3c120_niosII_video.(162).cnf
db|cycloneIII_3c120_niosII_video.(162).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|altddio_in.tdf
553fedd33dd0647010c4324024f46fda
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH
1
PARAMETER_SIGNED_DEC
USR
POWER_UP_HIGH
OFF
PARAMETER_UNKNOWN
USR
INTENDED_DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
INVERT_INPUT_CLOCKS
OFF
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
ddio_in_0fd
PARAMETER_UNKNOWN
USR
}
# used_port {
inclock
-1
3
dataout_l
-1
3
dataout_h
-1
3
datain
-1
3
aclr
-1
3
inclocken
-1
2
}
# include_file {
stratix_ddio.inc
147998ba3d6cdd6184249857c9c7e95
cyclone_ddio.inc
68c2254f52b458f477f8324afea19b79
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
altddio_in.tdf
553fedd33dd0647010c4324024f46fda
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[0].dqi
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[1].dqi
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[2].dqi
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[3].dqi
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[4].dqi
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[5].dqi
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[6].dqi
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[7].dqi
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[0].dqi
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[1].dqi
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[2].dqi
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[3].dqi
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[4].dqi
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[5].dqi
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[6].dqi
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[7].dqi
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[0].dqi
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[1].dqi
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[2].dqi
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[3].dqi
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[4].dqi
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[5].dqi
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[6].dqi
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[7].dqi
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[0].dqi
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[1].dqi
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[2].dqi
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[3].dqi
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[4].dqi
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[5].dqi
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[6].dqi
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[7].dqi
}
# macro_sequence

# end
# entity
ddio_in_0fd
# storage
db|cycloneIII_3c120_niosII_video.(163).cnf
db|cycloneIII_3c120_niosII_video.(163).cnf
# case_insensitive
# source_file
db|ddio_in_0fd.tdf
de37c7fabb58d3abcf6f4c9a39250ee
7
# used_port {
inclock
-1
3
dataout_l0
-1
3
dataout_h0
-1
3
datain0
-1
3
aclr
-1
3
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[0].dqi|ddio_in_0fd:auto_generated
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[1].dqi|ddio_in_0fd:auto_generated
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[2].dqi|ddio_in_0fd:auto_generated
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[3].dqi|ddio_in_0fd:auto_generated
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[4].dqi|ddio_in_0fd:auto_generated
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[5].dqi|ddio_in_0fd:auto_generated
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[6].dqi|ddio_in_0fd:auto_generated
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[7].dqi|ddio_in_0fd:auto_generated
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[0].dqi|ddio_in_0fd:auto_generated
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[1].dqi|ddio_in_0fd:auto_generated
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[2].dqi|ddio_in_0fd:auto_generated
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[3].dqi|ddio_in_0fd:auto_generated
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[4].dqi|ddio_in_0fd:auto_generated
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[5].dqi|ddio_in_0fd:auto_generated
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[6].dqi|ddio_in_0fd:auto_generated
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[7].dqi|ddio_in_0fd:auto_generated
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[0].dqi|ddio_in_0fd:auto_generated
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[1].dqi|ddio_in_0fd:auto_generated
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[2].dqi|ddio_in_0fd:auto_generated
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[3].dqi|ddio_in_0fd:auto_generated
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[4].dqi|ddio_in_0fd:auto_generated
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[5].dqi|ddio_in_0fd:auto_generated
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[6].dqi|ddio_in_0fd:auto_generated
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[7].dqi|ddio_in_0fd:auto_generated
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[0].dqi|ddio_in_0fd:auto_generated
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[1].dqi|ddio_in_0fd:auto_generated
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[2].dqi|ddio_in_0fd:auto_generated
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[3].dqi|ddio_in_0fd:auto_generated
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[4].dqi|ddio_in_0fd:auto_generated
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[5].dqi|ddio_in_0fd:auto_generated
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[6].dqi|ddio_in_0fd:auto_generated
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[7].dqi|ddio_in_0fd:auto_generated
}
# macro_sequence

# end
# entity
ddr2_sdram_phy_alt_mem_phy_read_dp
# storage
db|cycloneIII_3c120_niosII_video.(164).cnf
db|cycloneIII_3c120_niosII_video.(164).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
ddr2_sdram_phy_alt_mem_phy.v
dcb6158cf5a571e40c9b573a571d3a
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
ADDR_COUNT_WIDTH
4
PARAMETER_SIGNED_DEC
USR
BIDIR_DPINS
1
PARAMETER_SIGNED_DEC
USR
DWIDTH_RATIO
4
PARAMETER_SIGNED_DEC
USR
MEM_IF_CLK_PS
6500
PARAMETER_SIGNED_DEC
USR
FAMILY
Cyclone III
PARAMETER_STRING
USR
LOCAL_IF_DWIDTH
64
PARAMETER_SIGNED_DEC
USR
MEM_IF_DQ_PER_DQS
8
PARAMETER_SIGNED_DEC
USR
MEM_IF_DQS_WIDTH
2
PARAMETER_SIGNED_DEC
USR
MEM_IF_DWIDTH
16
PARAMETER_SIGNED_DEC
USR
MEM_IF_PHY_NAME
STRATIXII_DQS
PARAMETER_STRING
DEF
RDP_INITIAL_LAT
6
PARAMETER_SIGNED_DEC
USR
RDP_RESYNC_LAT_CTL_EN
0
PARAMETER_SIGNED_DEC
USR
RESYNC_PIPELINE_DEPTH
0
PARAMETER_SIGNED_DEC
USR
}
# include_file {
alt_mem_phy_defines.v
68ff957ce6f9e25afa2cd58ba96697
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_read_dp:rdp
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altsyncram
# storage
db|cycloneIII_3c120_niosII_video.(165).cnf
db|cycloneIII_3c120_niosII_video.(165).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
4
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
16
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
64
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
3
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
8
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_SIGNED_DEC
USR
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_INPUT_B
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_7ch1
PARAMETER_UNKNOWN
USR
}
# used_port {
q_b
-1
3
data_a
-1
3
clock1
-1
3
clock0
-1
3
address_b
-1
3
address_a
-1
3
wren_b
-1
1
addressstall_b
-1
1
addressstall_a
-1
1
aclr1
-1
1
aclr0
-1
1
wren_a
-1
2
rden_b
-1
2
data_b
-1
2
clocken1
-1
2
clocken0
-1
2
byteena_b
-1
2
byteena_a
-1
2
}
# include_file {
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
altrom.inc
192b74eafa8debf2248ea73881e77f91
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_read_dp:rdp|altsyncram:half_rate_ram_gen.altsyncram_component
}
# macro_sequence

# end
# entity
altsyncram_7ch1
# storage
db|cycloneIII_3c120_niosII_video.(166).cnf
db|cycloneIII_3c120_niosII_video.(166).cnf
# case_insensitive
# source_file
db|altsyncram_7ch1.tdf
c7c6ade58c668c5fde32faef7e019d0
7
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b63
-1
3
q_b62
-1
3
q_b61
-1
3
q_b60
-1
3
q_b6
-1
3
q_b59
-1
3
q_b58
-1
3
q_b57
-1
3
q_b56
-1
3
q_b55
-1
3
q_b54
-1
3
q_b53
-1
3
q_b52
-1
3
q_b51
-1
3
q_b50
-1
3
q_b5
-1
3
q_b49
-1
3
q_b48
-1
3
q_b47
-1
3
q_b46
-1
3
q_b45
-1
3
q_b44
-1
3
q_b43
-1
3
q_b42
-1
3
q_b41
-1
3
q_b40
-1
3
q_b4
-1
3
q_b39
-1
3
q_b38
-1
3
q_b37
-1
3
q_b36
-1
3
q_b35
-1
3
q_b34
-1
3
q_b33
-1
3
q_b32
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock1
-1
3
clock0
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_read_dp:rdp|altsyncram:half_rate_ram_gen.altsyncram_component|altsyncram_7ch1:auto_generated
}
# macro_sequence

# end
# entity
ddr2_sdram_phy_alt_mem_phy_write_dp
# storage
db|cycloneIII_3c120_niosII_video.(167).cnf
db|cycloneIII_3c120_niosII_video.(167).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
ddr2_sdram_phy_alt_mem_phy.v
dcb6158cf5a571e40c9b573a571d3a
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
MEM_IF_MEMTYPE
DDR2
PARAMETER_STRING
USR
BIDIR_DPINS
1
PARAMETER_SIGNED_DEC
USR
LOCAL_IF_DRATE
HALF
PARAMETER_STRING
USR
LOCAL_IF_DWIDTH
64
PARAMETER_SIGNED_DEC
USR
MEM_IF_DM_WIDTH
2
PARAMETER_SIGNED_DEC
USR
MEM_IF_DQ_PER_DQS
8
PARAMETER_SIGNED_DEC
USR
MEM_IF_DQS_WIDTH
2
PARAMETER_SIGNED_DEC
USR
GENERATE_WRITE_DQS
1
PARAMETER_SIGNED_DEC
USR
MEM_IF_DWIDTH
16
PARAMETER_SIGNED_DEC
USR
DWIDTH_RATIO
4
PARAMETER_SIGNED_DEC
USR
MEM_IF_DM_PINS_EN
1
PARAMETER_SIGNED_DEC
USR
NUM_DUPLICATE_REGS
4
PARAMETER_SIGNED_DEC
DEF
}
# include_file {
alt_mem_phy_defines.v
68ff957ce6f9e25afa2cd58ba96697
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
ddr2_sdram_phy_alt_mem_phy_addr_cmd
# storage
db|cycloneIII_3c120_niosII_video.(168).cnf
db|cycloneIII_3c120_niosII_video.(168).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
ddr2_sdram_phy_alt_mem_phy.v
dcb6158cf5a571e40c9b573a571d3a
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
DWIDTH_RATIO
4
PARAMETER_SIGNED_DEC
USR
MEM_ADDR_CMD_BUS_COUNT
1
PARAMETER_SIGNED_DEC
USR
MEM_IF_BANKADDR_WIDTH
2
PARAMETER_SIGNED_DEC
USR
MEM_IF_CS_WIDTH
1
PARAMETER_SIGNED_DEC
USR
MEM_IF_MEMTYPE
DDR2
PARAMETER_STRING
USR
MEM_IF_ROWADDR_WIDTH
13
PARAMETER_SIGNED_DEC
USR
}
# include_file {
alt_mem_phy_defines.v
68ff957ce6f9e25afa2cd58ba96697
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc
}
# macro_sequence
ADC_NUM_PIN_GROUPS8ADC_NUM_PIN_GROUPS8ADC_NUM_PIN_GROUPS8ADC_NUM_PIN_GROUPS8ADC_NUM_PIN_GROUPS8ADC_NUM_PIN_GROUPS8ADC_NUM_PIN_GROUPS8ADC_NUM_PIN_GROUPS8ADC_NUM_PIN_GROUPS8ADC_CS_N_PERIOD_SEL7ADC_CS_N_PERIOD_SEL7ADC_CS_N_PERIOD_SEL7ADC_CS_N_PERIOD_SEL7ADC_CS_N_PERIOD_SEL7ADC_CS_N_PERIOD_SEL7ADC_CS_N_PERIOD_SEL7ADC_CS_N_PERIOD_SEL7ADC_CS_N_PERIOD_SEL7ADC_ADDR_PERIOD_SEL0ADC_BA_PERIOD_SEL1ADC_CAS_N_PERIOD_SEL2ADC_CKE_PERIOD_SEL3ADC_CS_N_PERIOD_SEL7ADC_ODT_PERIOD_SEL4ADC_RAS_N_PERIOD_SEL5ADC_WE_N_PERIOD_SEL6ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
ddr2_sdram_phy_alt_mem_phy_ac
# storage
db|cycloneIII_3c120_niosII_video.(169).cnf
db|cycloneIII_3c120_niosII_video.(169).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
ddr2_sdram_phy_alt_mem_phy.v
dcb6158cf5a571e40c9b573a571d3a
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
POWER_UP_HIGH
1
PARAMETER_SIGNED_DEC
USR
DWIDTH_RATIO
4
PARAMETER_SIGNED_DEC
USR
}
# include_file {
alt_mem_phy_defines.v
68ff957ce6f9e25afa2cd58ba96697
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_sdram_phy_alt_mem_phy_ac:addr[0].addr_struct
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_sdram_phy_alt_mem_phy_ac:addr[1].addr_struct
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_sdram_phy_alt_mem_phy_ac:addr[2].addr_struct
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_sdram_phy_alt_mem_phy_ac:addr[3].addr_struct
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_sdram_phy_alt_mem_phy_ac:addr[4].addr_struct
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_sdram_phy_alt_mem_phy_ac:addr[5].addr_struct
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_sdram_phy_alt_mem_phy_ac:addr[6].addr_struct
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_sdram_phy_alt_mem_phy_ac:addr[7].addr_struct
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_sdram_phy_alt_mem_phy_ac:addr[8].addr_struct
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_sdram_phy_alt_mem_phy_ac:addr[9].addr_struct
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_sdram_phy_alt_mem_phy_ac:addr[10].addr_struct
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_sdram_phy_alt_mem_phy_ac:addr[11].addr_struct
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_sdram_phy_alt_mem_phy_ac:addr[12].addr_struct
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_sdram_phy_alt_mem_phy_ac:cas_n_struct
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_sdram_phy_alt_mem_phy_ac:cs_n[0].cs_n_struct
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_sdram_phy_alt_mem_phy_ac:ras_n_struct
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_sdram_phy_alt_mem_phy_ac:we_n_struct
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altddio_out
# storage
db|cycloneIII_3c120_niosII_video.(170).cnf
db|cycloneIII_3c120_niosII_video.(170).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|altddio_out.tdf
9595cd874178be951cc5d587f24f4cd
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH
1
PARAMETER_SIGNED_DEC
USR
POWER_UP_HIGH
ON
PARAMETER_UNKNOWN
USR
OE_REG
UNUSED
PARAMETER_UNKNOWN
DEF
extend_oe_disable
UNUSED
PARAMETER_UNKNOWN
DEF
INTENDED_DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
ddio_out_egd
PARAMETER_UNKNOWN
USR
}
# used_port {
outclock
-1
3
dataout
-1
3
datain_l
-1
3
datain_h
-1
3
aset
-1
3
outclocken
-1
2
oe
-1
2
}
# include_file {
stratix_ddio.inc
147998ba3d6cdd6184249857c9c7e95
altddio_out.tdf
9595cd874178be951cc5d587f24f4cd
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
cyclone_ddio.inc
68c2254f52b458f477f8324afea19b79
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
stratix_lcell.inc
351ee1cd010436ad5d86b5faf1fa39d
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_sdram_phy_alt_mem_phy_ac:addr[0].addr_struct|altddio_out:half_rate.addr_pin
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_sdram_phy_alt_mem_phy_ac:addr[1].addr_struct|altddio_out:half_rate.addr_pin
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_sdram_phy_alt_mem_phy_ac:addr[2].addr_struct|altddio_out:half_rate.addr_pin
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_sdram_phy_alt_mem_phy_ac:addr[3].addr_struct|altddio_out:half_rate.addr_pin
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_sdram_phy_alt_mem_phy_ac:addr[4].addr_struct|altddio_out:half_rate.addr_pin
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_sdram_phy_alt_mem_phy_ac:addr[5].addr_struct|altddio_out:half_rate.addr_pin
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_sdram_phy_alt_mem_phy_ac:addr[6].addr_struct|altddio_out:half_rate.addr_pin
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_sdram_phy_alt_mem_phy_ac:addr[7].addr_struct|altddio_out:half_rate.addr_pin
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_sdram_phy_alt_mem_phy_ac:addr[8].addr_struct|altddio_out:half_rate.addr_pin
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_sdram_phy_alt_mem_phy_ac:addr[9].addr_struct|altddio_out:half_rate.addr_pin
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_sdram_phy_alt_mem_phy_ac:addr[10].addr_struct|altddio_out:half_rate.addr_pin
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_sdram_phy_alt_mem_phy_ac:addr[11].addr_struct|altddio_out:half_rate.addr_pin
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_sdram_phy_alt_mem_phy_ac:addr[12].addr_struct|altddio_out:half_rate.addr_pin
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_sdram_phy_alt_mem_phy_ac:cas_n_struct|altddio_out:half_rate.addr_pin
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_sdram_phy_alt_mem_phy_ac:cs_n[0].cs_n_struct|altddio_out:half_rate.addr_pin
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_sdram_phy_alt_mem_phy_ac:ras_n_struct|altddio_out:half_rate.addr_pin
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_sdram_phy_alt_mem_phy_ac:we_n_struct|altddio_out:half_rate.addr_pin
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_sdram_1_phy_alt_mem_phy_ac:addr[0].addr_struct|altddio_out:full_rate.addr_pin
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_sdram_1_phy_alt_mem_phy_ac:addr[1].addr_struct|altddio_out:full_rate.addr_pin
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_sdram_1_phy_alt_mem_phy_ac:addr[2].addr_struct|altddio_out:full_rate.addr_pin
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_sdram_1_phy_alt_mem_phy_ac:addr[3].addr_struct|altddio_out:full_rate.addr_pin
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_sdram_1_phy_alt_mem_phy_ac:addr[4].addr_struct|altddio_out:full_rate.addr_pin
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_sdram_1_phy_alt_mem_phy_ac:addr[5].addr_struct|altddio_out:full_rate.addr_pin
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_sdram_1_phy_alt_mem_phy_ac:addr[6].addr_struct|altddio_out:full_rate.addr_pin
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_sdram_1_phy_alt_mem_phy_ac:addr[7].addr_struct|altddio_out:full_rate.addr_pin
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_sdram_1_phy_alt_mem_phy_ac:addr[8].addr_struct|altddio_out:full_rate.addr_pin
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_sdram_1_phy_alt_mem_phy_ac:addr[9].addr_struct|altddio_out:full_rate.addr_pin
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_sdram_1_phy_alt_mem_phy_ac:addr[10].addr_struct|altddio_out:full_rate.addr_pin
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_sdram_1_phy_alt_mem_phy_ac:addr[11].addr_struct|altddio_out:full_rate.addr_pin
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_sdram_1_phy_alt_mem_phy_ac:addr[12].addr_struct|altddio_out:full_rate.addr_pin
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_sdram_1_phy_alt_mem_phy_ac:cas_n_struct|altddio_out:full_rate.addr_pin
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_sdram_1_phy_alt_mem_phy_ac:cs_n[0].cs_n_struct|altddio_out:full_rate.addr_pin
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_sdram_1_phy_alt_mem_phy_ac:ras_n_struct|altddio_out:full_rate.addr_pin
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_sdram_1_phy_alt_mem_phy_ac:we_n_struct|altddio_out:full_rate.addr_pin
}
# macro_sequence

# end
# entity
ddio_out_egd
# storage
db|cycloneIII_3c120_niosII_video.(171).cnf
db|cycloneIII_3c120_niosII_video.(171).cnf
# case_insensitive
# source_file
db|ddio_out_egd.tdf
cd22f5a215de8993f4991d9687dec166
7
# used_port {
outclock
-1
3
dataout0
-1
3
datain_l0
-1
3
datain_h0
-1
3
aset
-1
3
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_sdram_phy_alt_mem_phy_ac:addr[0].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_sdram_phy_alt_mem_phy_ac:addr[1].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_sdram_phy_alt_mem_phy_ac:addr[2].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_sdram_phy_alt_mem_phy_ac:addr[3].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_sdram_phy_alt_mem_phy_ac:addr[4].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_sdram_phy_alt_mem_phy_ac:addr[5].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_sdram_phy_alt_mem_phy_ac:addr[6].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_sdram_phy_alt_mem_phy_ac:addr[7].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_sdram_phy_alt_mem_phy_ac:addr[8].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_sdram_phy_alt_mem_phy_ac:addr[9].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_sdram_phy_alt_mem_phy_ac:addr[10].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_sdram_phy_alt_mem_phy_ac:addr[11].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_sdram_phy_alt_mem_phy_ac:addr[12].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_sdram_phy_alt_mem_phy_ac:cas_n_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_sdram_phy_alt_mem_phy_ac:cs_n[0].cs_n_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_sdram_phy_alt_mem_phy_ac:ras_n_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_sdram_phy_alt_mem_phy_ac:we_n_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_sdram_1_phy_alt_mem_phy_ac:addr[0].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_egd:auto_generated
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_sdram_1_phy_alt_mem_phy_ac:addr[1].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_egd:auto_generated
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_sdram_1_phy_alt_mem_phy_ac:addr[2].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_egd:auto_generated
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_sdram_1_phy_alt_mem_phy_ac:addr[3].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_egd:auto_generated
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_sdram_1_phy_alt_mem_phy_ac:addr[4].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_egd:auto_generated
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_sdram_1_phy_alt_mem_phy_ac:addr[5].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_egd:auto_generated
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_sdram_1_phy_alt_mem_phy_ac:addr[6].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_egd:auto_generated
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_sdram_1_phy_alt_mem_phy_ac:addr[7].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_egd:auto_generated
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_sdram_1_phy_alt_mem_phy_ac:addr[8].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_egd:auto_generated
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_sdram_1_phy_alt_mem_phy_ac:addr[9].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_egd:auto_generated
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_sdram_1_phy_alt_mem_phy_ac:addr[10].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_egd:auto_generated
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_sdram_1_phy_alt_mem_phy_ac:addr[11].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_egd:auto_generated
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_sdram_1_phy_alt_mem_phy_ac:addr[12].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_egd:auto_generated
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_sdram_1_phy_alt_mem_phy_ac:cas_n_struct|altddio_out:full_rate.addr_pin|ddio_out_egd:auto_generated
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_sdram_1_phy_alt_mem_phy_ac:cs_n[0].cs_n_struct|altddio_out:full_rate.addr_pin|ddio_out_egd:auto_generated
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_sdram_1_phy_alt_mem_phy_ac:ras_n_struct|altddio_out:full_rate.addr_pin|ddio_out_egd:auto_generated
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_sdram_1_phy_alt_mem_phy_ac:we_n_struct|altddio_out:full_rate.addr_pin|ddio_out_egd:auto_generated
}
# macro_sequence

# end
# entity
ddr2_sdram_phy_alt_mem_phy_ac
# storage
db|cycloneIII_3c120_niosII_video.(172).cnf
db|cycloneIII_3c120_niosII_video.(172).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
ddr2_sdram_phy_alt_mem_phy.v
dcb6158cf5a571e40c9b573a571d3a
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
POWER_UP_HIGH
0
PARAMETER_SIGNED_DEC
USR
DWIDTH_RATIO
4
PARAMETER_SIGNED_DEC
USR
}
# include_file {
alt_mem_phy_defines.v
68ff957ce6f9e25afa2cd58ba96697
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_sdram_phy_alt_mem_phy_ac:ba[0].ba_struct
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_sdram_phy_alt_mem_phy_ac:ba[1].ba_struct
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_sdram_phy_alt_mem_phy_ac:cke[0].cke_struct
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_sdram_phy_alt_mem_phy_ac:gen_odt.odt[0].odt_struct
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altddio_out
# storage
db|cycloneIII_3c120_niosII_video.(173).cnf
db|cycloneIII_3c120_niosII_video.(173).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|altddio_out.tdf
9595cd874178be951cc5d587f24f4cd
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH
1
PARAMETER_SIGNED_DEC
USR
POWER_UP_HIGH
OFF
PARAMETER_UNKNOWN
USR
OE_REG
UNUSED
PARAMETER_UNKNOWN
DEF
extend_oe_disable
UNUSED
PARAMETER_UNKNOWN
DEF
INTENDED_DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
ddio_out_1jd
PARAMETER_UNKNOWN
USR
}
# used_port {
outclock
-1
3
dataout
-1
3
datain_l
-1
3
datain_h
-1
3
aclr
-1
3
outclocken
-1
2
oe
-1
2
}
# include_file {
stratix_ddio.inc
147998ba3d6cdd6184249857c9c7e95
altddio_out.tdf
9595cd874178be951cc5d587f24f4cd
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
cyclone_ddio.inc
68c2254f52b458f477f8324afea19b79
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
stratix_lcell.inc
351ee1cd010436ad5d86b5faf1fa39d
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_sdram_phy_alt_mem_phy_ac:ba[0].ba_struct|altddio_out:half_rate.addr_pin
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_sdram_phy_alt_mem_phy_ac:ba[1].ba_struct|altddio_out:half_rate.addr_pin
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_sdram_phy_alt_mem_phy_ac:cke[0].cke_struct|altddio_out:half_rate.addr_pin
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_sdram_phy_alt_mem_phy_ac:gen_odt.odt[0].odt_struct|altddio_out:half_rate.addr_pin
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_sdram_1_phy_alt_mem_phy_ac:ba[0].ba_struct|altddio_out:full_rate.addr_pin
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_sdram_1_phy_alt_mem_phy_ac:ba[1].ba_struct|altddio_out:full_rate.addr_pin
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_sdram_1_phy_alt_mem_phy_ac:cke[0].cke_struct|altddio_out:full_rate.addr_pin
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_sdram_1_phy_alt_mem_phy_ac:gen_odt.odt[0].odt_struct|altddio_out:full_rate.addr_pin
}
# macro_sequence

# end
# entity
ddio_out_1jd
# storage
db|cycloneIII_3c120_niosII_video.(174).cnf
db|cycloneIII_3c120_niosII_video.(174).cnf
# case_insensitive
# source_file
db|ddio_out_1jd.tdf
87d279b0708c41c3c5744f7380d8e48b
7
# used_port {
outclock
-1
3
dataout0
-1
3
datain_l0
-1
3
datain_h0
-1
3
aclr
-1
3
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_sdram_phy_alt_mem_phy_ac:ba[0].ba_struct|altddio_out:half_rate.addr_pin|ddio_out_1jd:auto_generated
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_sdram_phy_alt_mem_phy_ac:ba[1].ba_struct|altddio_out:half_rate.addr_pin|ddio_out_1jd:auto_generated
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_sdram_phy_alt_mem_phy_ac:cke[0].cke_struct|altddio_out:half_rate.addr_pin|ddio_out_1jd:auto_generated
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_sdram_phy_alt_mem_phy_ac:gen_odt.odt[0].odt_struct|altddio_out:half_rate.addr_pin|ddio_out_1jd:auto_generated
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_sdram_1_phy_alt_mem_phy_ac:ba[0].ba_struct|altddio_out:full_rate.addr_pin|ddio_out_1jd:auto_generated
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_sdram_1_phy_alt_mem_phy_ac:ba[1].ba_struct|altddio_out:full_rate.addr_pin|ddio_out_1jd:auto_generated
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_sdram_1_phy_alt_mem_phy_ac:cke[0].cke_struct|altddio_out:full_rate.addr_pin|ddio_out_1jd:auto_generated
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_sdram_1_phy_alt_mem_phy_ac:gen_odt.odt[0].odt_struct|altddio_out:full_rate.addr_pin|ddio_out_1jd:auto_generated
}
# macro_sequence

# end
# entity
ddr2_sdram_phy_alt_mem_phy_seq_wrapper
# storage
db|cycloneIII_3c120_niosII_video.(175).cnf
db|cycloneIII_3c120_niosII_video.(175).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
ddr2_sdram_phy_alt_mem_phy_seq_wrapper.v
5ffd49114c2dae4f6fed5dd698c1c53
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# include_file {
alt_mem_phy_defines.v
68ff957ce6f9e25afa2cd58ba96697
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
ddr2_sdram_phy_alt_mem_phy_seq
# storage
db|cycloneIII_3c120_niosII_video.(176).cnf
db|cycloneIII_3c120_niosII_video.(176).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
ddr2_sdram_phy_alt_mem_phy_seq.vhd
375ea73a99cd8fc8a96251e213baf9e8
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
family
Cyclone III
PARAMETER_STRING
USR
mem_if_memtype
DDR2
PARAMETER_STRING
USR
speed_grade
C7
PARAMETER_STRING
USR
familygroup_id
2
PARAMETER_SIGNED_DEC
USR
mem_if_dqs_width
2
PARAMETER_SIGNED_DEC
USR
mem_if_dwidth
16
PARAMETER_SIGNED_DEC
USR
mem_if_dm_width
2
PARAMETER_SIGNED_DEC
USR
mem_if_dq_per_dqs
8
PARAMETER_SIGNED_DEC
USR
dwidth_ratio
4
PARAMETER_SIGNED_DEC
USR
clock_index_width
3
PARAMETER_SIGNED_DEC
USR
mem_if_clk_pair_count
1
PARAMETER_SIGNED_DEC
USR
mem_if_addr_width
13
PARAMETER_SIGNED_DEC
USR
mem_if_bankaddr_width
2
PARAMETER_SIGNED_DEC
USR
mem_if_cs_width
1
PARAMETER_SIGNED_DEC
USR
mem_if_num_ranks
1
PARAMETER_SIGNED_DEC
USR
mem_if_ranks_per_slot
1
PARAMETER_SIGNED_DEC
USR
adv_lat_width
5
PARAMETER_SIGNED_DEC
USR
resynchronise_avalon_dbg
0
PARAMETER_SIGNED_DEC
USR
av_if_addr_width
13
PARAMETER_SIGNED_DEC
USR
chip_or_dimm
Discrete Device
PARAMETER_STRING
USR
rdimm_config_bits
0000000000000000000000000000000000000000000000000000000000000000
PARAMETER_STRING
USR
nom_dqs_phase_setting
2
PARAMETER_SIGNED_DEC
USR
scan_clk_divide_by
2
PARAMETER_SIGNED_DEC
USR
rdp_addr_width
4
PARAMETER_SIGNED_DEC
USR
pll_steps_per_cycle
64
PARAMETER_SIGNED_DEC
USR
ioe_phases_per_tck
12
PARAMETER_SIGNED_DEC
USR
ioe_delays_per_phs
5
PARAMETER_SIGNED_DEC
USR
mem_if_clk_ps
6500
PARAMETER_SIGNED_DEC
USR
write_deskew_t10
0
PARAMETER_SIGNED_DEC
USR
write_deskew_hc_t10
0
PARAMETER_SIGNED_DEC
USR
write_deskew_t9ni
0
PARAMETER_SIGNED_DEC
USR
write_deskew_hc_t9ni
0
PARAMETER_SIGNED_DEC
USR
write_deskew_t9i
0
PARAMETER_SIGNED_DEC
USR
write_deskew_hc_t9i
0
PARAMETER_SIGNED_DEC
USR
write_deskew_range
0
PARAMETER_SIGNED_DEC
USR
phy_def_mr_1st
1106
PARAMETER_SIGNED_DEC
USR
phy_def_mr_2nd
1092
PARAMETER_SIGNED_DEC
USR
phy_def_mr_3rd
0
PARAMETER_SIGNED_DEC
USR
phy_def_mr_4th
0
PARAMETER_SIGNED_DEC
USR
mem_if_dqsn_en
0
PARAMETER_SIGNED_DEC
USR
mem_if_dqs_capture_en
0
PARAMETER_SIGNED_DEC
USR
generate_additional_dbg_rtl
0
PARAMETER_SIGNED_DEC
USR
single_dqs_delay_control_code
0
PARAMETER_SIGNED_DEC
USR
preset_rlat
0
PARAMETER_SIGNED_DEC
USR
en_oct
0
PARAMETER_SIGNED_DEC
USR
oct_lat_width
5
PARAMETER_SIGNED_DEC
USR
sim_time_reductions
0
PARAMETER_SIGNED_DEC
USR
force_hc
0
PARAMETER_SIGNED_DEC
USR
capabilities
2048
PARAMETER_SIGNED_DEC
USR
tinit_tck
15392
PARAMETER_SIGNED_DEC
USR
tinit_rst
0
PARAMETER_SIGNED_DEC
USR
generate_tracking_phase_store
0
PARAMETER_SIGNED_DEC
USR
ip_buildnum
0
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst
}
# macro_sequence

# end
# entity
ddr2_sdram_phy_alt_mem_phy_admin
# storage
db|cycloneIII_3c120_niosII_video.(177).cnf
db|cycloneIII_3c120_niosII_video.(177).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
ddr2_sdram_phy_alt_mem_phy_seq.vhd
375ea73a99cd8fc8a96251e213baf9e8
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
mem_if_dqs_width
2
PARAMETER_SIGNED_DEC
USR
mem_if_dwidth
16
PARAMETER_SIGNED_DEC
USR
mem_if_dm_width
2
PARAMETER_SIGNED_DEC
USR
mem_if_dq_per_dqs
8
PARAMETER_SIGNED_DEC
USR
dwidth_ratio
4
PARAMETER_SIGNED_DEC
USR
clock_index_width
3
PARAMETER_SIGNED_DEC
USR
mem_if_clk_pair_count
1
PARAMETER_SIGNED_DEC
USR
mem_if_addr_width
13
PARAMETER_SIGNED_DEC
USR
mem_if_bankaddr_width
2
PARAMETER_SIGNED_DEC
USR
mem_if_num_ranks
1
PARAMETER_SIGNED_DEC
USR
adv_lat_width
5
PARAMETER_SIGNED_DEC
USR
mem_if_dqsn_en
0
PARAMETER_SIGNED_DEC
USR
mem_if_memtype
DDR2
PARAMETER_STRING
USR
mem_if_cal_bank
0
PARAMETER_SIGNED_DEC
USR
mem_if_cal_base_row
0
PARAMETER_SIGNED_DEC
USR
generate_additional_dbg_rtl
0
PARAMETER_SIGNED_DEC
USR
non_op_eval_md
PIN_FINDER
PARAMETER_STRING
USR
mem_if_clk_ps
6500
PARAMETER_SIGNED_DEC
USR
tinit_tck
15392
PARAMETER_SIGNED_DEC
USR
tinit_rst
0
PARAMETER_SIGNED_DEC
USR
 constraint(mem_if_memtype)
1 to 4
PARAMETER_STRING
USR
 constraint(non_op_eval_md)
1 to 10
PARAMETER_STRING
USR
 constraint(mem_ac_swapped_ranks)
0 downto 0
PARAMETER_STRING
USR
 constraint(ctl_cal_byte_lanes)
1 downto 0
PARAMETER_STRING
USR
 constraint(seq_ac)
0 to 1
PARAMETER_STRING
USR
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst|ddr2_sdram_phy_alt_mem_phy_admin:admin
}
# macro_sequence

# end
# entity
ddr2_sdram_phy_alt_mem_phy_dgrb
# storage
db|cycloneIII_3c120_niosII_video.(178).cnf
db|cycloneIII_3c120_niosII_video.(178).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
ddr2_sdram_phy_alt_mem_phy_seq.vhd
375ea73a99cd8fc8a96251e213baf9e8
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
mem_if_dqs_width
2
PARAMETER_SIGNED_DEC
USR
mem_if_dq_per_dqs
8
PARAMETER_SIGNED_DEC
USR
mem_if_dwidth
16
PARAMETER_SIGNED_DEC
USR
mem_if_dm_width
2
PARAMETER_SIGNED_DEC
USR
mem_if_dqs_capture
0
PARAMETER_SIGNED_DEC
USR
mem_if_addr_width
13
PARAMETER_SIGNED_DEC
USR
mem_if_bankaddr_width
2
PARAMETER_SIGNED_DEC
USR
mem_if_num_ranks
1
PARAMETER_SIGNED_DEC
USR
mem_if_memtype
DDR2
PARAMETER_STRING
USR
adv_lat_width
5
PARAMETER_SIGNED_DEC
USR
clock_index_width
3
PARAMETER_SIGNED_DEC
USR
dwidth_ratio
4
PARAMETER_SIGNED_DEC
USR
preset_rlat
0
PARAMETER_SIGNED_DEC
USR
pll_steps_per_cycle
64
PARAMETER_SIGNED_DEC
USR
sim_time_reductions
0
PARAMETER_SIGNED_DEC
USR
generate_additional_dbg_rtl
0
PARAMETER_SIGNED_DEC
USR
preset_codvw_phase
0
PARAMETER_SIGNED_DEC
USR
preset_codvw_size
0
PARAMETER_SIGNED_DEC
USR
mem_if_cal_bank
0
PARAMETER_SIGNED_DEC
USR
mem_if_cal_base_col
0
PARAMETER_SIGNED_DEC
USR
en_oct
0
PARAMETER_SIGNED_DEC
USR
 constraint(mem_if_memtype)
1 to 4
PARAMETER_STRING
USR
 constraint(seq_pll_select)
2 downto 0
PARAMETER_STRING
USR
 constraint(pll_resync_clk_index)
2 downto 0
PARAMETER_STRING
USR
 constraint(pll_measure_clk_index)
2 downto 0
PARAMETER_STRING
USR
 constraint(dgrb_ac)
0 to 1
PARAMETER_STRING
USR
 constraint(seq_poa_lat_dec_1x)
1 downto 0
PARAMETER_STRING
USR
 constraint(seq_poa_lat_inc_1x)
1 downto 0
PARAMETER_STRING
USR
 constraint(rdata_valid)
1 downto 0
PARAMETER_STRING
USR
 constraint(rdata)
63 downto 0
PARAMETER_STRING
USR
 constraint(doing_rd)
3 downto 0
PARAMETER_STRING
USR
 constraint(rd_lat)
4 downto 0
PARAMETER_STRING
USR
 constraint(wd_lat)
4 downto 0
PARAMETER_STRING
USR
 constraint(ctl_cal_byte_lanes)
1 downto 0
PARAMETER_STRING
USR
 constraint(odt_settings)
0 to 0
PARAMETER_STRING
USR
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst|ddr2_sdram_phy_alt_mem_phy_dgrb:dgrb
}
# macro_sequence

# end
# entity
ddr2_sdram_phy_alt_mem_phy_dgwb
# storage
db|cycloneIII_3c120_niosII_video.(179).cnf
db|cycloneIII_3c120_niosII_video.(179).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
ddr2_sdram_phy_alt_mem_phy_seq.vhd
375ea73a99cd8fc8a96251e213baf9e8
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
mem_if_dqs_width
2
PARAMETER_SIGNED_DEC
USR
mem_if_dq_per_dqs
8
PARAMETER_SIGNED_DEC
USR
mem_if_dwidth
16
PARAMETER_SIGNED_DEC
USR
mem_if_dm_width
2
PARAMETER_SIGNED_DEC
USR
dwidth_ratio
4
PARAMETER_SIGNED_DEC
USR
mem_if_addr_width
13
PARAMETER_SIGNED_DEC
USR
mem_if_bankaddr_width
2
PARAMETER_SIGNED_DEC
USR
mem_if_num_ranks
1
PARAMETER_SIGNED_DEC
USR
mem_if_memtype
DDR2
PARAMETER_STRING
USR
adv_lat_width
5
PARAMETER_SIGNED_DEC
USR
mem_if_cal_bank
0
PARAMETER_SIGNED_DEC
USR
mem_if_cal_base_col
0
PARAMETER_SIGNED_DEC
USR
 constraint(mem_if_memtype)
1 to 4
PARAMETER_STRING
USR
 constraint(dgwb_dqs_burst)
3 downto 0
PARAMETER_STRING
USR
 constraint(dgwb_wdata_valid)
3 downto 0
PARAMETER_STRING
USR
 constraint(dgwb_wdata)
63 downto 0
PARAMETER_STRING
USR
 constraint(dgwb_dm)
7 downto 0
PARAMETER_STRING
USR
 constraint(dgwb_dqs)
3 downto 0
PARAMETER_STRING
USR
 constraint(dgwb_ac)
0 to 1
PARAMETER_STRING
USR
 constraint(bypassed_rdata)
15 downto 0
PARAMETER_STRING
USR
 constraint(odt_settings)
0 to 0
PARAMETER_STRING
USR
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst|ddr2_sdram_phy_alt_mem_phy_dgwb:dgwb
}
# macro_sequence

# end
# entity
ddr2_sdram_phy_alt_mem_phy_ctrl
# storage
db|cycloneIII_3c120_niosII_video.(180).cnf
db|cycloneIII_3c120_niosII_video.(180).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
ddr2_sdram_phy_alt_mem_phy_seq.vhd
375ea73a99cd8fc8a96251e213baf9e8
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
familygroup_id
2
PARAMETER_SIGNED_DEC
USR
mem_if_dll_lock_count
640
PARAMETER_SIGNED_DEC
USR
mem_if_memtype
DDR2
PARAMETER_STRING
USR
dwidth_ratio
4
PARAMETER_SIGNED_DEC
USR
iram_addressing
A(D"0",D"8",D"182",D"8")
PARAMETER_ARRAY
USR
mem_if_clk_ps
6500
PARAMETER_SIGNED_DEC
USR
tracking_interval_in_ms
128
PARAMETER_SIGNED_DEC
USR
mem_if_num_ranks
1
PARAMETER_SIGNED_DEC
USR
mem_if_dqs_width
2
PARAMETER_SIGNED_DEC
USR
generate_additional_dbg_rtl
0
PARAMETER_SIGNED_DEC
USR
sim_time_reductions
0
PARAMETER_SIGNED_DEC
USR
ack_severity
warning
PARAMETER_ENUM
USR
 constraint(mem_if_memtype)
1 to 4
PARAMETER_STRING
USR
 constraint(ctl_cal_byte_lanes)
1 downto 0
PARAMETER_STRING
USR
 constraint(int_ac_nt)
0 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl
}
# macro_sequence

# end
# entity
ddr2_sdram_phy_alt_mem_phy_rdata_valid
# storage
db|cycloneIII_3c120_niosII_video.(181).cnf
db|cycloneIII_3c120_niosII_video.(181).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
ddr2_sdram_phy_alt_mem_phy.v
dcb6158cf5a571e40c9b573a571d3a
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
FAMILY
Cyclone III
PARAMETER_STRING
USR
MEM_IF_DQS_WIDTH
2
PARAMETER_SIGNED_DEC
USR
RDATA_VALID_AWIDTH
5
PARAMETER_SIGNED_DEC
USR
RDATA_VALID_INITIAL_LAT
23
PARAMETER_SIGNED_DEC
USR
DWIDTH_RATIO
4
PARAMETER_SIGNED_DEC
USR
}
# include_file {
alt_mem_phy_defines.v
68ff957ce6f9e25afa2cd58ba96697
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_rdata_valid:rdv_pipe
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altsyncram
# storage
db|cycloneIII_3c120_niosII_video.(182).cnf
db|cycloneIII_3c120_niosII_video.(182).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
2
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
5
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
32
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
2
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
5
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
32
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_SIGNED_DEC
USR
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_INPUT_B
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_4ni1
PARAMETER_UNKNOWN
USR
}
# used_port {
q_b
-1
3
data_a
-1
3
clock0
-1
3
address_b
-1
3
address_a
-1
3
wren_b
-1
1
addressstall_b
-1
1
addressstall_a
-1
1
aclr1
-1
1
aclr0
-1
1
wren_a
-1
2
rden_b
-1
2
rden_a
-1
2
data_b
-1
2
clocken3
-1
2
clocken2
-1
2
clocken1
-1
2
clocken0
-1
2
clock1
-1
2
byteena_b
-1
2
byteena_a
-1
2
}
# include_file {
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
altrom.inc
192b74eafa8debf2248ea73881e77f91
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_rdata_valid:rdv_pipe|altsyncram:altsyncram_component
}
# macro_sequence

# end
# entity
altsyncram_4ni1
# storage
db|cycloneIII_3c120_niosII_video.(183).cnf
db|cycloneIII_3c120_niosII_video.(183).cnf
# case_insensitive
# source_file
db|altsyncram_4ni1.tdf
828179353efde786db47bd4dd2aa32
7
# used_port {
wren_a
-1
3
q_b1
-1
3
q_b0
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_rdata_valid:rdv_pipe|altsyncram:altsyncram_component|altsyncram_4ni1:auto_generated
}
# macro_sequence

# end
# entity
ddr2_sdram_phy_alt_mem_phy_clk_reset
# storage
db|cycloneIII_3c120_niosII_video.(184).cnf
db|cycloneIII_3c120_niosII_video.(184).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
ddr2_sdram_phy_alt_mem_phy.v
dcb6158cf5a571e40c9b573a571d3a
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
AC_PHASE
90
PARAMETER_SIGNED_DEC
USR
CLOCK_INDEX_WIDTH
3
PARAMETER_SIGNED_DEC
USR
CAPTURE_MIMIC_PATH
0
PARAMETER_SIGNED_DEC
USR
DDR_MIMIC_PATH_EN
1
PARAMETER_SIGNED_DEC
USR
DEDICATED_MEMORY_CLK_EN
0
PARAMETER_SIGNED_DEC
USR
DLL_EXPORT_IMPORT
EXPORT
PARAMETER_STRING
USR
DWIDTH_RATIO
4
PARAMETER_SIGNED_DEC
USR
LOCAL_IF_CLK_PS
3250
PARAMETER_SIGNED_DEC
USR
MEM_IF_CLK_PAIR_COUNT
1
PARAMETER_SIGNED_DEC
USR
MEM_IF_CLK_PS
6500
PARAMETER_SIGNED_DEC
USR
MEM_IF_CS_WIDTH
1
PARAMETER_SIGNED_DEC
USR
MEM_IF_DQ_PER_DQS
8
PARAMETER_SIGNED_DEC
USR
MEM_IF_DQS_WIDTH
2
PARAMETER_SIGNED_DEC
USR
MEM_IF_DWIDTH
16
PARAMETER_SIGNED_DEC
USR
MIF_FILENAME
PLL.MIF
PARAMETER_STRING
USR
PLL_EXPORT_IMPORT
NONE
PARAMETER_STRING
USR
PLL_REF_CLK_PS
3250
PARAMETER_SIGNED_DEC
USR
PLL_TYPE
ENHANCED
PARAMETER_STRING
USR
SPEED_GRADE
C6
PARAMETER_STRING
USR
DLL_DELAY_BUFFER_MODE
LOW
PARAMETER_STRING
USR
DLL_DELAY_CHAIN_LENGTH
12
PARAMETER_SIGNED_DEC
USR
DQS_OUT_MODE
DELAY_CHAIN2
PARAMETER_STRING
USR
DQS_PHASE
6000
PARAMETER_SIGNED_DEC
USR
SCAN_CLK_DIVIDE_BY
2
PARAMETER_SIGNED_DEC
USR
USE_MEM_CLK_FOR_ADDR_CMD_CLK
0
PARAMETER_SIGNED_DEC
USR
}
# include_file {
alt_mem_phy_defines.v
68ff957ce6f9e25afa2cd58ba96697
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk
}
# macro_sequence
CLK_PLL_RECONFIG_FSM_WIDTH3CLK_PLL_RECONFIG_FSM_WIDTH3ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
ddr2_sdram_phy_alt_mem_phy_pll
# storage
db|cycloneIII_3c120_niosII_video.(185).cnf
db|cycloneIII_3c120_niosII_video.(185).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
ddr2_sdram_phy_alt_mem_phy_pll.v
62f0a37d25f4c38bfd2c4d6715899f4e
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk|ddr2_sdram_phy_alt_mem_phy_pll:pll
}
# macro_sequence
ALTERA_RESERVED_QISALTERA_RESERVED_QISALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altpll
# storage
db|cycloneIII_3c120_niosII_video.(186).cnf
db|cycloneIII_3c120_niosII_video.(186).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|altpll.tdf
452f627ba8b04372419df6af11f0325f
7
# user_parameter {
OPERATION_MODE
NORMAL
PARAMETER_UNKNOWN
USR
PLL_TYPE
AUTO
PARAMETER_UNKNOWN
USR
LPM_HINT
UNUSED
PARAMETER_UNKNOWN
DEF
QUALIFY_CONF_DONE
OFF
PARAMETER_UNKNOWN
DEF
COMPENSATE_CLOCK
CLK1
PARAMETER_UNKNOWN
USR
SCAN_CHAIN
LONG
PARAMETER_UNKNOWN
DEF
PRIMARY_CLOCK
INCLK0
PARAMETER_UNKNOWN
DEF
INCLK0_INPUT_FREQUENCY
20000
PARAMETER_SIGNED_DEC
USR
INCLK1_INPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
GATE_LOCK_SIGNAL
NO
PARAMETER_UNKNOWN
DEF
GATE_LOCK_COUNTER
0
PARAMETER_UNKNOWN
DEF
LOCK_HIGH
1
PARAMETER_UNKNOWN
DEF
LOCK_LOW
1
PARAMETER_UNKNOWN
DEF
VALID_LOCK_MULTIPLIER
1
PARAMETER_UNKNOWN
DEF
INVALID_LOCK_MULTIPLIER
5
PARAMETER_UNKNOWN
DEF
SWITCH_OVER_ON_LOSSCLK
OFF
PARAMETER_UNKNOWN
DEF
SWITCH_OVER_ON_GATED_LOCK
OFF
PARAMETER_UNKNOWN
DEF
ENABLE_SWITCH_OVER_COUNTER
OFF
PARAMETER_UNKNOWN
DEF
SKIP_VCO
OFF
PARAMETER_UNKNOWN
DEF
SWITCH_OVER_COUNTER
0
PARAMETER_UNKNOWN
DEF
SWITCH_OVER_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
FEEDBACK_SOURCE
EXTCLK0
PARAMETER_UNKNOWN
DEF
BANDWIDTH
0
PARAMETER_UNKNOWN
DEF
BANDWIDTH_TYPE
AUTO
PARAMETER_UNKNOWN
USR
SPREAD_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
DOWN_SPREAD
0
PARAMETER_UNKNOWN
DEF
SELF_RESET_ON_GATED_LOSS_LOCK
OFF
PARAMETER_UNKNOWN
DEF
SELF_RESET_ON_LOSS_LOCK
OFF
PARAMETER_UNKNOWN
USR
CLK9_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK8_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK7_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK6_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK5_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
CLK4_MULTIPLY_BY
3077
PARAMETER_SIGNED_DEC
USR
CLK3_MULTIPLY_BY
3077
PARAMETER_SIGNED_DEC
USR
CLK2_MULTIPLY_BY
3077
PARAMETER_SIGNED_DEC
USR
CLK1_MULTIPLY_BY
3077
PARAMETER_SIGNED_DEC
USR
CLK0_MULTIPLY_BY
3077
PARAMETER_SIGNED_DEC
USR
CLK9_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK8_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK7_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK6_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK5_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
CLK4_DIVIDE_BY
1000
PARAMETER_SIGNED_DEC
USR
CLK3_DIVIDE_BY
1000
PARAMETER_SIGNED_DEC
USR
CLK2_DIVIDE_BY
1000
PARAMETER_SIGNED_DEC
USR
CLK1_DIVIDE_BY
1000
PARAMETER_SIGNED_DEC
USR
CLK0_DIVIDE_BY
2000
PARAMETER_SIGNED_DEC
USR
CLK9_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK8_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK7_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK6_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK5_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK4_PHASE_SHIFT
0
PARAMETER_UNKNOWN
USR
CLK3_PHASE_SHIFT
0
PARAMETER_UNKNOWN
USR
CLK2_PHASE_SHIFT
-1625
PARAMETER_UNKNOWN
USR
CLK1_PHASE_SHIFT
0
PARAMETER_UNKNOWN
USR
CLK0_PHASE_SHIFT
0
PARAMETER_UNKNOWN
USR
CLK5_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK4_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK9_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK8_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK7_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK6_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK5_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK4_DUTY_CYCLE
50
PARAMETER_SIGNED_DEC
USR
CLK3_DUTY_CYCLE
50
PARAMETER_SIGNED_DEC
USR
CLK2_DUTY_CYCLE
50
PARAMETER_SIGNED_DEC
USR
CLK1_DUTY_CYCLE
50
PARAMETER_SIGNED_DEC
USR
CLK0_DUTY_CYCLE
50
PARAMETER_SIGNED_DEC
USR
CLK9_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK8_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK7_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK6_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK5_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK4_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK3_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK2_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK1_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK0_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK9_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK8_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK7_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK6_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK5_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK4_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK3_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK2_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK1_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK0_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
LOCK_WINDOW_UI
 0.05
PARAMETER_UNKNOWN
DEF
LOCK_WINDOW_UI_BITS
UNUSED
PARAMETER_UNKNOWN
DEF
VCO_RANGE_DETECTOR_LOW_BITS
UNUSED
PARAMETER_UNKNOWN
DEF
VCO_RANGE_DETECTOR_HIGH_BITS
UNUSED
PARAMETER_UNKNOWN
DEF
DPA_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
DPA_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
DPA_DIVIDER
0
PARAMETER_UNKNOWN
DEF
EXTCLK3_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK2_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK1_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK0_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK3_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK2_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK1_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK0_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK3_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK2_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK1_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK0_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK3_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
EXTCLK2_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
EXTCLK1_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
EXTCLK0_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
VCO_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
VCO_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
SCLKOUT0_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
SCLKOUT1_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
VCO_MIN
0
PARAMETER_UNKNOWN
DEF
VCO_MAX
0
PARAMETER_UNKNOWN
DEF
VCO_CENTER
0
PARAMETER_UNKNOWN
DEF
PFD_MIN
0
PARAMETER_UNKNOWN
DEF
PFD_MAX
0
PARAMETER_UNKNOWN
DEF
M_INITIAL
0
PARAMETER_UNKNOWN
DEF
M
0
PARAMETER_UNKNOWN
DEF
N
1
PARAMETER_UNKNOWN
DEF
M2
1
PARAMETER_UNKNOWN
DEF
N2
1
PARAMETER_UNKNOWN
DEF
SS
1
PARAMETER_UNKNOWN
DEF
C0_HIGH
0
PARAMETER_UNKNOWN
DEF
C1_HIGH
0
PARAMETER_UNKNOWN
DEF
C2_HIGH
0
PARAMETER_UNKNOWN
DEF
C3_HIGH
0
PARAMETER_UNKNOWN
DEF
C4_HIGH
0
PARAMETER_UNKNOWN
DEF
C5_HIGH
0
PARAMETER_UNKNOWN
DEF
C6_HIGH
0
PARAMETER_UNKNOWN
DEF
C7_HIGH
0
PARAMETER_UNKNOWN
DEF
C8_HIGH
0
PARAMETER_UNKNOWN
DEF
C9_HIGH
0
PARAMETER_UNKNOWN
DEF
C0_LOW
0
PARAMETER_UNKNOWN
DEF
C1_LOW
0
PARAMETER_UNKNOWN
DEF
C2_LOW
0
PARAMETER_UNKNOWN
DEF
C3_LOW
0
PARAMETER_UNKNOWN
DEF
C4_LOW
0
PARAMETER_UNKNOWN
DEF
C5_LOW
0
PARAMETER_UNKNOWN
DEF
C6_LOW
0
PARAMETER_UNKNOWN
DEF
C7_LOW
0
PARAMETER_UNKNOWN
DEF
C8_LOW
0
PARAMETER_UNKNOWN
DEF
C9_LOW
0
PARAMETER_UNKNOWN
DEF
C0_INITIAL
0
PARAMETER_UNKNOWN
DEF
C1_INITIAL
0
PARAMETER_UNKNOWN
DEF
C2_INITIAL
0
PARAMETER_UNKNOWN
DEF
C3_INITIAL
0
PARAMETER_UNKNOWN
DEF
C4_INITIAL
0
PARAMETER_UNKNOWN
DEF
C5_INITIAL
0
PARAMETER_UNKNOWN
DEF
C6_INITIAL
0
PARAMETER_UNKNOWN
DEF
C7_INITIAL
0
PARAMETER_UNKNOWN
DEF
C8_INITIAL
0
PARAMETER_UNKNOWN
DEF
C9_INITIAL
0
PARAMETER_UNKNOWN
DEF
C0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C2_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C3_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C4_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C5_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C6_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C7_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C8_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C9_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C0_PH
0
PARAMETER_UNKNOWN
DEF
C1_PH
0
PARAMETER_UNKNOWN
DEF
C2_PH
0
PARAMETER_UNKNOWN
DEF
C3_PH
0
PARAMETER_UNKNOWN
DEF
C4_PH
0
PARAMETER_UNKNOWN
DEF
C5_PH
0
PARAMETER_UNKNOWN
DEF
C6_PH
0
PARAMETER_UNKNOWN
DEF
C7_PH
0
PARAMETER_UNKNOWN
DEF
C8_PH
0
PARAMETER_UNKNOWN
DEF
C9_PH
0
PARAMETER_UNKNOWN
DEF
L0_HIGH
1
PARAMETER_UNKNOWN
DEF
L1_HIGH
1
PARAMETER_UNKNOWN
DEF
G0_HIGH
1
PARAMETER_UNKNOWN
DEF
G1_HIGH
1
PARAMETER_UNKNOWN
DEF
G2_HIGH
1
PARAMETER_UNKNOWN
DEF
G3_HIGH
1
PARAMETER_UNKNOWN
DEF
E0_HIGH
1
PARAMETER_UNKNOWN
DEF
E1_HIGH
1
PARAMETER_UNKNOWN
DEF
E2_HIGH
1
PARAMETER_UNKNOWN
DEF
E3_HIGH
1
PARAMETER_UNKNOWN
DEF
L0_LOW
1
PARAMETER_UNKNOWN
DEF
L1_LOW
1
PARAMETER_UNKNOWN
DEF
G0_LOW
1
PARAMETER_UNKNOWN
DEF
G1_LOW
1
PARAMETER_UNKNOWN
DEF
G2_LOW
1
PARAMETER_UNKNOWN
DEF
G3_LOW
1
PARAMETER_UNKNOWN
DEF
E0_LOW
1
PARAMETER_UNKNOWN
DEF
E1_LOW
1
PARAMETER_UNKNOWN
DEF
E2_LOW
1
PARAMETER_UNKNOWN
DEF
E3_LOW
1
PARAMETER_UNKNOWN
DEF
L0_INITIAL
1
PARAMETER_UNKNOWN
DEF
L1_INITIAL
1
PARAMETER_UNKNOWN
DEF
G0_INITIAL
1
PARAMETER_UNKNOWN
DEF
G1_INITIAL
1
PARAMETER_UNKNOWN
DEF
G2_INITIAL
1
PARAMETER_UNKNOWN
DEF
G3_INITIAL
1
PARAMETER_UNKNOWN
DEF
E0_INITIAL
1
PARAMETER_UNKNOWN
DEF
E1_INITIAL
1
PARAMETER_UNKNOWN
DEF
E2_INITIAL
1
PARAMETER_UNKNOWN
DEF
E3_INITIAL
1
PARAMETER_UNKNOWN
DEF
L0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
L1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G2_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G3_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E2_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E3_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
L0_PH
0
PARAMETER_UNKNOWN
DEF
L1_PH
0
PARAMETER_UNKNOWN
DEF
G0_PH
0
PARAMETER_UNKNOWN
DEF
G1_PH
0
PARAMETER_UNKNOWN
DEF
G2_PH
0
PARAMETER_UNKNOWN
DEF
G3_PH
0
PARAMETER_UNKNOWN
DEF
E0_PH
0
PARAMETER_UNKNOWN
DEF
E1_PH
0
PARAMETER_UNKNOWN
DEF
E2_PH
0
PARAMETER_UNKNOWN
DEF
E3_PH
0
PARAMETER_UNKNOWN
DEF
M_PH
0
PARAMETER_UNKNOWN
DEF
C1_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C2_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C3_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C4_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C5_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C6_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C7_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C8_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C9_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
CLK0_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK1_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK2_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK3_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK4_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK5_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK6_COUNTER
E0
PARAMETER_UNKNOWN
DEF
CLK7_COUNTER
E1
PARAMETER_UNKNOWN
DEF
CLK8_COUNTER
E2
PARAMETER_UNKNOWN
DEF
CLK9_COUNTER
E3
PARAMETER_UNKNOWN
DEF
L0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
L1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
M_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
N_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK3_COUNTER
E3
PARAMETER_UNKNOWN
DEF
EXTCLK2_COUNTER
E2
PARAMETER_UNKNOWN
DEF
EXTCLK1_COUNTER
E1
PARAMETER_UNKNOWN
DEF
EXTCLK0_COUNTER
E0
PARAMETER_UNKNOWN
DEF
ENABLE0_COUNTER
L0
PARAMETER_UNKNOWN
DEF
ENABLE1_COUNTER
L0
PARAMETER_UNKNOWN
DEF
CHARGE_PUMP_CURRENT
2
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_R
 1.000000
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_C
5
PARAMETER_UNKNOWN
DEF
CHARGE_PUMP_CURRENT_BITS
9999
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_R_BITS
9999
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_C_BITS
9999
PARAMETER_UNKNOWN
DEF
VCO_POST_SCALE
0
PARAMETER_UNKNOWN
DEF
CLK2_OUTPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
CLK1_OUTPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
CLK0_OUTPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
INTENDED_DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
PORT_CLKENA0
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA2
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA3
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA4
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA5
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLKENA0
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_EXTCLKENA1
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_EXTCLKENA2
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_EXTCLKENA3
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_EXTCLK0
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLK1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLK2
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLK3
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKBAD0
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKBAD1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLK0
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_CLK1
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_CLK2
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_CLK3
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_CLK4
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_CLK5
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLK6
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
PORT_CLK7
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
PORT_CLK8
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
PORT_CLK9
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
PORT_SCANDATA
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANDATAOUT
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANDONE
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCLKOUT1
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_SCLKOUT0
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_ACTIVECLOCK
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKLOSS
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_INCLK1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_INCLK0
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_FBIN
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_PLLENA
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKSWITCH
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_ARESET
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_PFDENA
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANCLK
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_SCANACLR
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANREAD
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANWRITE
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_ENABLE0
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_ENABLE1
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_LOCKED
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_CONFIGUPDATE
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_FBOUT
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_PHASEDONE
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_PHASESTEP
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_PHASEUPDOWN
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_SCANCLKENA
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_PHASECOUNTERSELECT
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_VCOOVERRANGE
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_VCOUNDERRANGE
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
M_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C0_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C1_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C2_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C3_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C4_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C5_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C6_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C7_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C8_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C9_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
altpll_kkl3
PARAMETER_UNKNOWN
USR
VCO_FREQUENCY_CONTROL
MANUAL_PHASE
PARAMETER_UNKNOWN
USR
VCO_PHASE_SHIFT_STEP
101
PARAMETER_SIGNED_DEC
USR
WIDTH_CLOCK
5
PARAMETER_SIGNED_DEC
USR
WIDTH_PHASECOUNTERSELECT
3
PARAMETER_SIGNED_DEC
USR
USING_FBMIMICBIDIR_PORT
OFF
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
SCAN_CHAIN_MIF_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
SIM_GATE_LOCK_DEVICE_BEHAVIOR
OFF
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
scanclk
-1
3
phaseupdown
-1
3
phasestep
-1
3
phasedone
-1
3
phasecounterselect
-1
3
locked
-1
3
inclk
-1
3
clk
-1
3
areset
-1
3
scanwrite
-1
1
scanread
-1
1
scandata
-1
1
scanaclr
-1
1
configupdate
-1
1
clkswitch
-1
1
scanclkena
-1
2
pllena
-1
2
pfdena
-1
2
fbin
-1
2
extclkena
-1
2
clkena
-1
2
}
# include_file {
stratixii_pll.inc
6797ab505ed70f1a221e4a213e16a6
altpll.tdf
452f627ba8b04372419df6af11f0325f
cycloneii_pll.inc
c2ee779f89b3bc181df753ea85b3ef
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
stratix_pll.inc
a9a94c5be18105f7ae8c218a67ec9f7
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk|ddr2_sdram_phy_alt_mem_phy_pll:pll|altpll:altpll_component
}
# macro_sequence

# end
# entity
altpll_kkl3
# storage
db|cycloneIII_3c120_niosII_video.(187).cnf
db|cycloneIII_3c120_niosII_video.(187).cnf
# case_insensitive
# source_file
db|altpll_kkl3.tdf
3a81df48f538a1e3fc17f52a6d5a97f
7
# used_port {
scanclk
-1
3
phaseupdown
-1
3
phasestep
-1
3
phasedone
-1
3
phasecounterselect2
-1
3
phasecounterselect1
-1
3
phasecounterselect0
-1
3
locked
-1
3
inclk1
-1
3
inclk0
-1
3
clk4
-1
3
clk3
-1
3
clk2
-1
3
clk1
-1
3
clk0
-1
3
areset
-1
3
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk|ddr2_sdram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_kkl3:auto_generated
}
# macro_sequence

# end
# entity
altpll_dyn_phase_le_rfo
# storage
db|cycloneIII_3c120_niosII_video.(188).cnf
db|cycloneIII_3c120_niosII_video.(188).cnf
# case_insensitive
# source_file
db|altpll_dyn_phase_le_rfo.tdf
3d8e355cb651e17ba4164873fd5d3d7
7
# used_port {
datac
-1
3
datab
-1
3
dataa
-1
3
combout
-1
3
datad
-1
1
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk|ddr2_sdram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_kkl3:auto_generated|altpll_dyn_phase_le_rfo:altpll_dyn_phase_le2
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_clk_reset:clk|ddr2_sdram_1_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_5kl3:auto_generated|altpll_dyn_phase_le_rfo:altpll_dyn_phase_le2
}
# macro_sequence

# end
# entity
altpll_dyn_phase_le_sfo
# storage
db|cycloneIII_3c120_niosII_video.(189).cnf
db|cycloneIII_3c120_niosII_video.(189).cnf
# case_insensitive
# source_file
db|altpll_dyn_phase_le_sfo.tdf
b89dfdeddcff01c473a5b9182cd1
7
# used_port {
datac
-1
3
datab
-1
3
dataa
-1
3
combout
-1
3
datad
-1
1
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk|ddr2_sdram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_kkl3:auto_generated|altpll_dyn_phase_le_sfo:altpll_dyn_phase_le4
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_clk_reset:clk|ddr2_sdram_1_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_5kl3:auto_generated|altpll_dyn_phase_le_sfo:altpll_dyn_phase_le4
}
# macro_sequence

# end
# entity
altpll_dyn_phase_le_tfo
# storage
db|cycloneIII_3c120_niosII_video.(190).cnf
db|cycloneIII_3c120_niosII_video.(190).cnf
# case_insensitive
# source_file
db|altpll_dyn_phase_le_tfo.tdf
6fb3c8e98664f37608812277470ec53
7
# used_port {
datac
-1
3
datab
-1
3
dataa
-1
3
combout
-1
3
datad
-1
1
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk|ddr2_sdram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_kkl3:auto_generated|altpll_dyn_phase_le_tfo:altpll_dyn_phase_le5
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_clk_reset:clk|ddr2_sdram_1_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_5kl3:auto_generated|altpll_dyn_phase_le_tfo:altpll_dyn_phase_le5
}
# macro_sequence

# end
# entity
altddio_bidir
# storage
db|cycloneIII_3c120_niosII_video.(191).cnf
db|cycloneIII_3c120_niosII_video.(191).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|altddio_bidir.tdf
49e4cb27ab9c5dc4ac5971a27910c3b3
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH
1
PARAMETER_SIGNED_DEC
USR
POWER_UP_HIGH
OFF
PARAMETER_UNKNOWN
USR
OE_REG
UNUSED
PARAMETER_UNKNOWN
DEF
extend_oe_disable
UNUSED
PARAMETER_UNKNOWN
DEF
IMPLEMENT_INPUT_IN_LCELL
UNUSED
PARAMETER_UNKNOWN
DEF
INTENDED_DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
ddio_bidir_e4h
PARAMETER_UNKNOWN
USR
}
# used_port {
padio
-1
3
outclock
-1
3
inclock
-1
3
dataout_h
-1
3
aclr
-1
3
sset
-1
1
sclr
-1
1
datain_h
-1
1
outclocken
-1
2
oe
-1
2
datain_l
-1
2
}
# include_file {
stratix_ddio.inc
147998ba3d6cdd6184249857c9c7e95
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
cyclone_ddio.inc
68c2254f52b458f477f8324afea19b79
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
stratix_lcell.inc
351ee1cd010436ad5d86b5faf1fa39d
altddio_bidir.tdf
49e4cb27ab9c5dc4ac5971a27910c3b3
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_p
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_p
}
# macro_sequence

# end
# entity
ddio_bidir_e4h
# storage
db|cycloneIII_3c120_niosII_video.(192).cnf
db|cycloneIII_3c120_niosII_video.(192).cnf
# case_insensitive
# source_file
db|ddio_bidir_e4h.tdf
7accbd8abb4f026d083544544dd965
7
# used_port {
padio0
-1
3
outclock
-1
3
inclock
-1
3
dataout_h0
-1
3
datain_l0
-1
3
datain_h0
-1
3
aclr
-1
3
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_p|ddio_bidir_e4h:auto_generated
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_p|ddio_bidir_e4h:auto_generated
}
# macro_sequence

# end
# entity
altddio_bidir
# storage
db|cycloneIII_3c120_niosII_video.(193).cnf
db|cycloneIII_3c120_niosII_video.(193).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|altddio_bidir.tdf
49e4cb27ab9c5dc4ac5971a27910c3b3
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH
1
PARAMETER_SIGNED_DEC
USR
POWER_UP_HIGH
OFF
PARAMETER_UNKNOWN
USR
OE_REG
UNUSED
PARAMETER_UNKNOWN
DEF
extend_oe_disable
UNUSED
PARAMETER_UNKNOWN
DEF
IMPLEMENT_INPUT_IN_LCELL
UNUSED
PARAMETER_UNKNOWN
DEF
INTENDED_DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
ddio_bidir_idf
PARAMETER_UNKNOWN
USR
}
# used_port {
padio
-1
3
outclock
-1
3
aclr
-1
3
sset
-1
1
sclr
-1
1
datain_h
-1
1
outclocken
-1
2
oe
-1
2
datain_l
-1
2
}
# include_file {
stratix_ddio.inc
147998ba3d6cdd6184249857c9c7e95
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
cyclone_ddio.inc
68c2254f52b458f477f8324afea19b79
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
stratix_lcell.inc
351ee1cd010436ad5d86b5faf1fa39d
altddio_bidir.tdf
49e4cb27ab9c5dc4ac5971a27910c3b3
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_n
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_n
}
# macro_sequence

# end
# entity
ddio_bidir_idf
# storage
db|cycloneIII_3c120_niosII_video.(194).cnf
db|cycloneIII_3c120_niosII_video.(194).cnf
# case_insensitive
# source_file
db|ddio_bidir_idf.tdf
c25d58b6f307d22d7574534eaf2142a
7
# used_port {
padio0
-1
3
outclock
-1
3
datain_l0
-1
3
datain_h0
-1
3
aclr
-1
3
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_n|ddio_bidir_idf:auto_generated
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_n|ddio_bidir_idf:auto_generated
}
# macro_sequence

# end
# entity
ddr2_sdram_phy_alt_mem_phy_reset_pipe
# storage
db|cycloneIII_3c120_niosII_video.(195).cnf
db|cycloneIII_3c120_niosII_video.(195).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
ddr2_sdram_phy_alt_mem_phy.v
dcb6158cf5a571e40c9b573a571d3a
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
PIPE_DEPTH
2
PARAMETER_SIGNED_DEC
USR
}
# include_file {
alt_mem_phy_defines.v
68ff957ce6f9e25afa2cd58ba96697
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk|ddr2_sdram_phy_alt_mem_phy_reset_pipe:reset_rdp_phy_clk_pipe
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk|ddr2_sdram_phy_alt_mem_phy_reset_pipe:mem_pipe
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk|ddr2_sdram_phy_alt_mem_phy_reset_pipe:ac_clk_pipe_2x
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk|ddr2_sdram_phy_alt_mem_phy_reset_pipe:measure_clk_pipe
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk|ddr2_sdram_phy_alt_mem_phy_reset_pipe:resync_clk_pipe
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
ddr2_sdram_phy_alt_mem_phy_reset_pipe
# storage
db|cycloneIII_3c120_niosII_video.(196).cnf
db|cycloneIII_3c120_niosII_video.(196).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
ddr2_sdram_phy_alt_mem_phy.v
dcb6158cf5a571e40c9b573a571d3a
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
PIPE_DEPTH
4
PARAMETER_SIGNED_DEC
USR
}
# include_file {
alt_mem_phy_defines.v
68ff957ce6f9e25afa2cd58ba96697
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk|ddr2_sdram_phy_alt_mem_phy_reset_pipe:mem_clk_pipe
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk|ddr2_sdram_phy_alt_mem_phy_reset_pipe:write_clk_pipe
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk|ddr2_sdram_phy_alt_mem_phy_reset_pipe:cs_n_clk_pipe_2x
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
ddr2_sdram_phy_alt_mem_phy_mimic
# storage
db|cycloneIII_3c120_niosII_video.(197).cnf
db|cycloneIII_3c120_niosII_video.(197).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
ddr2_sdram_phy_alt_mem_phy.v
dcb6158cf5a571e40c9b573a571d3a
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
NUM_MIMIC_SAMPLE_CYCLES
6
PARAMETER_SIGNED_DEC
USR
SHIFT_REG_COUNTER_WIDTH
3
PARAMETER_SIGNED_DEC
DEF
}
# include_file {
alt_mem_phy_defines.v
68ff957ce6f9e25afa2cd58ba96697
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_mimic:mmc
}
# macro_sequence
MIMIC_FSM_WIDTH3MIMIC_IDLE3'b000MIMIC_IDLE3'b000MIMIC_SAMPLE3'b001MIMIC_IDLE3'b000MIMIC_SAMPLE3'b001MIMIC_SEND3'b010MIMIC_SEND3'b010MIMIC_SEND13'b011MIMIC_SEND13'b011MIMIC_SEND23'b100MIMIC_SEND23'b100MIMIC_IDLE3'b000MIMIC_IDLE3'b000ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
ddr2_sdram_1_s1_arbitrator
# storage
db|cycloneIII_3c120_niosII_video.(198).cnf
db|cycloneIII_3c120_niosII_video.(198).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cycloneiii_3c120_niosii_video_sopc.v
63dd20f59eccc698837c211655150b3
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1_s1_arbitrator:the_ddr2_sdram_1_s1
}
# macro_sequence

# end
# entity
rdv_fifo_for_cpu_ddr_1_clock_bridge_m1_to_ddr2_sdram_1_s1_module
# storage
db|cycloneIII_3c120_niosII_video.(199).cnf
db|cycloneIII_3c120_niosII_video.(199).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cycloneiii_3c120_niosii_video_sopc.v
63dd20f59eccc698837c211655150b3
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1_s1_arbitrator:the_ddr2_sdram_1_s1|rdv_fifo_for_cpu_ddr_1_clock_bridge_m1_to_ddr2_sdram_1_s1_module:rdv_fifo_for_cpu_ddr_1_clock_bridge_m1_to_ddr2_sdram_1_s1
}
# macro_sequence

# end
# entity
cycloneIII_3c120_niosII_video_sopc_reset_clk_125_domain_synch_module
# storage
db|cycloneIII_3c120_niosII_video.(200).cnf
db|cycloneIII_3c120_niosII_video.(200).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cycloneiii_3c120_niosii_video_sopc.v
63dd20f59eccc698837c211655150b3
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cycloneIII_3c120_niosII_video_sopc_reset_clk_125_domain_synch_module:cycloneIII_3c120_niosII_video_sopc_reset_clk_125_domain_synch
}
# macro_sequence

# end
# entity
ddr2_sdram_1
# storage
db|cycloneIII_3c120_niosII_video.(201).cnf
db|cycloneIII_3c120_niosII_video.(201).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
ddr2_sdram_1.v
a66cef92fbe9af837bad9fa7eb66482
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
ddr2_sdram_1_controller_phy
# storage
db|cycloneIII_3c120_niosII_video.(202).cnf
db|cycloneIII_3c120_niosII_video.(202).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
ddr2_sdram_1_controller_phy.v
31f866533353f2d339c4ce88834a2e7
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
ddr2_sdram_1_auk_ddr_hp_controller_wrapper
# storage
db|cycloneIII_3c120_niosII_video.(203).cnf
db|cycloneIII_3c120_niosII_video.(203).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
ddr2_sdram_1_auk_ddr_hp_controller_wrapper.v
5f621c7b9a3989ca4b44d3c7bde2
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_auk_ddr_hp_controller_wrapper:ddr2_sdram_1_auk_ddr_hp_controller_wrapper_inst
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
auk_ddr_hp_controller
# storage
db|cycloneIII_3c120_niosII_video.(204).cnf
db|cycloneIII_3c120_niosII_video.(204).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
auk_ddr_hp_controller.vhd
e35cc6576cdf7d43bd4235e76d1d
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
glocal_data_bits
32
PARAMETER_SIGNED_DEC
USR
glocal_burst_len
2
PARAMETER_SIGNED_DEC
USR
glocal_burst_len_bits
2
PARAMETER_SIGNED_DEC
USR
glocal_avalon_if
true
PARAMETER_STRING
USR
gdwidth_ratio
2
PARAMETER_SIGNED_DEC
USR
guse_afi_if
true
PARAMETER_STRING
USR
gmem_type
ddr2_sdram
PARAMETER_STRING
USR
gmem_chipsels
1
PARAMETER_SIGNED_DEC
USR
gmem_chip_bits
1
PARAMETER_SIGNED_DEC
USR
gmem_row_bits
13
PARAMETER_SIGNED_DEC
USR
gmem_bank_bits
2
PARAMETER_SIGNED_DEC
USR
gmem_col_bits
10
PARAMETER_SIGNED_DEC
USR
gmem_dq_per_dqs
8
PARAMETER_SIGNED_DEC
USR
gmem_pch_bit
10
PARAMETER_SIGNED_DEC
USR
gmem_odt_ranks
1
PARAMETER_SIGNED_DEC
USR
greg_dimm
false
PARAMETER_STRING
USR
gpipeline_commands
false
PARAMETER_STRING
USR
gfamily
Cyclone III
PARAMETER_STRING
USR
guser_refresh
false
PARAMETER_STRING
USR
gDENALI_ODT_TEST_MODE
false
PARAMETER_STRING
DEF
gUSE_CUSTOM_INIT_SEQ
false
PARAMETER_STRING
DEF
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_auk_ddr_hp_controller_wrapper:ddr2_sdram_1_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst
}
# macro_sequence

# end
# entity
auk_ddr_hp_avalon_if
# storage
db|cycloneIII_3c120_niosII_video.(205).cnf
db|cycloneIII_3c120_niosII_video.(205).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
auk_ddr_hp_controller.vhd
e35cc6576cdf7d43bd4235e76d1d
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
glocal_data_bits
32
PARAMETER_SIGNED_DEC
USR
gfamily
Cyclone III
PARAMETER_STRING
USR
gmem_dq_per_dqs
8
PARAMETER_SIGNED_DEC
USR
glpm_showahead_mode
OFF
PARAMETER_STRING
USR
 constraint(gfamily)
1 to 11
PARAMETER_STRING
USR
 constraint(glpm_showahead_mode)
1 to 3
PARAMETER_STRING
USR
 constraint(avalon_wdata)
31 downto 0
PARAMETER_STRING
USR
 constraint(avalon_be)
3 downto 0
PARAMETER_STRING
USR
 constraint(local_wdata)
31 downto 0
PARAMETER_STRING
USR
 constraint(local_be)
3 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_auk_ddr_hp_controller_wrapper:ddr2_sdram_1_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if
}
# macro_sequence

# end
# entity
scfifo
# storage
db|cycloneIII_3c120_niosII_video.(206).cnf
db|cycloneIII_3c120_niosII_video.(206).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|scfifo.tdf
892513e141f296ca2a061c832e0b073
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
lpm_width
36
PARAMETER_SIGNED_DEC
USR
LPM_NUMWORDS
32
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHU
5
PARAMETER_SIGNED_DEC
USR
LPM_SHOWAHEAD
OFF
PARAMETER_UNKNOWN
USR
UNDERFLOW_CHECKING
ON
PARAMETER_UNKNOWN
USR
OVERFLOW_CHECKING
ON
PARAMETER_UNKNOWN
USR
ALLOW_RWCYCLE_WHEN_FULL
OFF
PARAMETER_UNKNOWN
USR
ADD_RAM_OUTPUT_REGISTER
OFF
PARAMETER_UNKNOWN
USR
ALMOST_FULL_VALUE
0
PARAMETER_SIGNED_DEC
USR
ALMOST_EMPTY_VALUE
0
PARAMETER_SIGNED_DEC
USR
USE_EAB
ON
PARAMETER_UNKNOWN
USR
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
scfifo_i2f1
PARAMETER_UNKNOWN
USR
}
# used_port {
wrreq
-1
3
rdreq
-1
3
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q35
-1
3
q34
-1
3
q33
-1
3
q32
-1
3
q31
-1
3
q30
-1
3
q3
-1
3
q29
-1
3
q28
-1
3
q27
-1
3
q26
-1
3
q25
-1
3
q24
-1
3
q23
-1
3
q22
-1
3
q21
-1
3
q20
-1
3
q2
-1
3
q19
-1
3
q18
-1
3
q17
-1
3
q16
-1
3
q15
-1
3
q14
-1
3
q13
-1
3
q12
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data35
-1
3
data34
-1
3
data33
-1
3
data32
-1
3
data31
-1
3
data30
-1
3
data3
-1
3
data29
-1
3
data28
-1
3
data27
-1
3
data26
-1
3
data25
-1
3
data24
-1
3
data23
-1
3
data22
-1
3
data21
-1
3
data20
-1
3
data2
-1
3
data19
-1
3
data18
-1
3
data17
-1
3
data16
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
clock
-1
3
aclr
-1
3
sclr
-1
1
}
# include_file {
a_fffifo.inc
aa34dd3c645beefc31a3e4ef186db4
a_f2fifo.inc
cebe3836bad826c95e765f77477e8a8b
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
a_i2fifo.inc
bfe272f05af0cf849bd8b4748efceffe
a_dpfifo.inc
37c2d0bb70d5a3f83a4aa09e62c75080
scfifo.tdf
892513e141f296ca2a061c832e0b073
a_regfifo.inc
8b2977668c8752c10a1f1977c9b9ee6
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_auk_ddr_hp_controller_wrapper:ddr2_sdram_1_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo
}
# macro_sequence

# end
# entity
scfifo_i2f1
# storage
db|cycloneIII_3c120_niosII_video.(207).cnf
db|cycloneIII_3c120_niosII_video.(207).cnf
# case_insensitive
# source_file
db|scfifo_i2f1.tdf
12fe8967ad90b5d655589d1f82e048c7
7
# used_port {
wrreq
-1
3
sclr
-1
3
rdreq
-1
3
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q35
-1
3
q34
-1
3
q33
-1
3
q32
-1
3
q31
-1
3
q30
-1
3
q3
-1
3
q29
-1
3
q28
-1
3
q27
-1
3
q26
-1
3
q25
-1
3
q24
-1
3
q23
-1
3
q22
-1
3
q21
-1
3
q20
-1
3
q2
-1
3
q19
-1
3
q18
-1
3
q17
-1
3
q16
-1
3
q15
-1
3
q14
-1
3
q13
-1
3
q12
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data35
-1
3
data34
-1
3
data33
-1
3
data32
-1
3
data31
-1
3
data30
-1
3
data3
-1
3
data29
-1
3
data28
-1
3
data27
-1
3
data26
-1
3
data25
-1
3
data24
-1
3
data23
-1
3
data22
-1
3
data21
-1
3
data20
-1
3
data2
-1
3
data19
-1
3
data18
-1
3
data17
-1
3
data16
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_auk_ddr_hp_controller_wrapper:ddr2_sdram_1_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo|scfifo_i2f1:auto_generated
}
# macro_sequence

# end
# entity
a_dpfifo_jj71
# storage
db|cycloneIII_3c120_niosII_video.(208).cnf
db|cycloneIII_3c120_niosII_video.(208).cnf
# case_insensitive
# source_file
db|a_dpfifo_jj71.tdf
d2329536642e4ed22ccbdbc26df91be
7
# used_port {
wreq
-1
3
sclr
-1
3
rreq
-1
3
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q35
-1
3
q34
-1
3
q33
-1
3
q32
-1
3
q31
-1
3
q30
-1
3
q3
-1
3
q29
-1
3
q28
-1
3
q27
-1
3
q26
-1
3
q25
-1
3
q24
-1
3
q23
-1
3
q22
-1
3
q21
-1
3
q20
-1
3
q2
-1
3
q19
-1
3
q18
-1
3
q17
-1
3
q16
-1
3
q15
-1
3
q14
-1
3
q13
-1
3
q12
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data35
-1
3
data34
-1
3
data33
-1
3
data32
-1
3
data31
-1
3
data30
-1
3
data3
-1
3
data29
-1
3
data28
-1
3
data27
-1
3
data26
-1
3
data25
-1
3
data24
-1
3
data23
-1
3
data22
-1
3
data21
-1
3
data20
-1
3
data2
-1
3
data19
-1
3
data18
-1
3
data17
-1
3
data16
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_auk_ddr_hp_controller_wrapper:ddr2_sdram_1_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo|scfifo_i2f1:auto_generated|a_dpfifo_jj71:dpfifo
}
# macro_sequence

# end
# entity
dpram_3561
# storage
db|cycloneIII_3c120_niosII_video.(209).cnf
db|cycloneIII_3c120_niosII_video.(209).cnf
# case_insensitive
# source_file
db|dpram_3561.tdf
7769b7ed7b191c27f050b59b18653b
7
# used_port {
wren
-1
3
wraddress4
-1
3
wraddress3
-1
3
wraddress2
-1
3
wraddress1
-1
3
wraddress0
-1
3
rdaddress4
-1
3
rdaddress3
-1
3
rdaddress2
-1
3
rdaddress1
-1
3
rdaddress0
-1
3
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q35
-1
3
q34
-1
3
q33
-1
3
q32
-1
3
q31
-1
3
q30
-1
3
q3
-1
3
q29
-1
3
q28
-1
3
q27
-1
3
q26
-1
3
q25
-1
3
q24
-1
3
q23
-1
3
q22
-1
3
q21
-1
3
q20
-1
3
q2
-1
3
q19
-1
3
q18
-1
3
q17
-1
3
q16
-1
3
q15
-1
3
q14
-1
3
q13
-1
3
q12
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
outclocken
-1
3
outclock
-1
3
inclock
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data35
-1
3
data34
-1
3
data33
-1
3
data32
-1
3
data31
-1
3
data30
-1
3
data3
-1
3
data29
-1
3
data28
-1
3
data27
-1
3
data26
-1
3
data25
-1
3
data24
-1
3
data23
-1
3
data22
-1
3
data21
-1
3
data20
-1
3
data2
-1
3
data19
-1
3
data18
-1
3
data17
-1
3
data16
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_auk_ddr_hp_controller_wrapper:ddr2_sdram_1_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo|scfifo_i2f1:auto_generated|a_dpfifo_jj71:dpfifo|dpram_3561:FIFOram
}
# macro_sequence

# end
# entity
altsyncram_q3m1
# storage
db|cycloneIII_3c120_niosII_video.(210).cnf
db|cycloneIII_3c120_niosII_video.(210).cnf
# case_insensitive
# source_file
db|altsyncram_q3m1.tdf
37708e25d56ceaa22296fb5a1657d333
7
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b35
-1
3
q_b34
-1
3
q_b33
-1
3
q_b32
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a35
-1
3
data_a34
-1
3
data_a33
-1
3
data_a32
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clocken1
-1
3
clock1
-1
3
clock0
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_auk_ddr_hp_controller_wrapper:ddr2_sdram_1_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo|scfifo_i2f1:auto_generated|a_dpfifo_jj71:dpfifo|dpram_3561:FIFOram|altsyncram_q3m1:altsyncram1
}
# macro_sequence

# end
# entity
auk_ddr_hp_input_buf
# storage
db|cycloneIII_3c120_niosII_video.(211).cnf
db|cycloneIII_3c120_niosII_video.(211).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
auk_ddr_hp_controller.vhd
e35cc6576cdf7d43bd4235e76d1d
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
glocal_data_bits
32
PARAMETER_SIGNED_DEC
USR
glocal_burst_len
2
PARAMETER_SIGNED_DEC
USR
glocal_burst_len_bits
2
PARAMETER_SIGNED_DEC
USR
gfamily
Stratix
PARAMETER_STRING
USR
gmem_type
ddr2_sdram
PARAMETER_STRING
USR
gmem_chip_bits
1
PARAMETER_SIGNED_DEC
USR
gmem_row_bits
13
PARAMETER_SIGNED_DEC
USR
gmem_bank_bits
2
PARAMETER_SIGNED_DEC
USR
gmem_col_bits
10
PARAMETER_SIGNED_DEC
USR
gbuffer_bits
31
PARAMETER_SIGNED_DEC
USR
 constraint(gfamily)
1 to 7
PARAMETER_STRING
USR
 constraint(gmem_type)
1 to 10
PARAMETER_STRING
USR
 constraint(cs_addr)
0 downto 0
PARAMETER_STRING
USR
 constraint(row_addr)
12 downto 0
PARAMETER_STRING
USR
 constraint(bank_addr)
1 downto 0
PARAMETER_STRING
USR
 constraint(col_addr)
8 downto 0
PARAMETER_STRING
USR
 constraint(size)
1 downto 0
PARAMETER_STRING
USR
 constraint(buf_output)
30 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_auk_ddr_hp_controller_wrapper:ddr2_sdram_1_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf
}
# macro_sequence

# end
# entity
auk_ddr_hp_custom_fifo
# storage
db|cycloneIII_3c120_niosII_video.(212).cnf
db|cycloneIII_3c120_niosII_video.(212).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
auk_ddr_hp_controller.vhd
e35cc6576cdf7d43bd4235e76d1d
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
gwidth
31
PARAMETER_SIGNED_DEC
USR
gdepth
4
PARAMETER_SIGNED_DEC
USR
 constraint(data)
30 downto 0
PARAMETER_STRING
USR
 constraint(q)
30 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_auk_ddr_hp_controller_wrapper:ddr2_sdram_1_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf|auk_ddr_hp_custom_fifo:my_fifo
}
# macro_sequence

# end
# entity
auk_ddr_hp_timers
# storage
db|cycloneIII_3c120_niosII_video.(213).cnf
db|cycloneIII_3c120_niosII_video.(213).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
auk_ddr_hp_controller.vhd
e35cc6576cdf7d43bd4235e76d1d
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
gmem_chip_bits
1
PARAMETER_SIGNED_DEC
USR
gmem_bank_bits
2
PARAMETER_SIGNED_DEC
USR
gmem_type
ddr2_sdram
PARAMETER_STRING
USR
gdwidth_ratio
2
PARAMETER_SIGNED_DEC
USR
 constraint(gmem_type)
1 to 10
PARAMETER_STRING
USR
 constraint(mem_tras)
3 downto 0
PARAMETER_STRING
USR
 constraint(mem_twr)
2 downto 0
PARAMETER_STRING
USR
 constraint(mem_trp)
2 downto 0
PARAMETER_STRING
USR
 constraint(mem_tcl)
2 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_auk_ddr_hp_controller_wrapper:ddr2_sdram_1_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_auk_ddr_hp_controller_wrapper:ddr2_sdram_1_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:1:bank_timer
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_auk_ddr_hp_controller_wrapper:ddr2_sdram_1_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_auk_ddr_hp_controller_wrapper:ddr2_sdram_1_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer
}
# macro_sequence

# end
# entity
ddr2_sdram_1_phy
# storage
db|cycloneIII_3c120_niosII_video.(214).cnf
db|cycloneIII_3c120_niosII_video.(214).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
ddr2_sdram_1_phy.v
fdb4a4787de76b76e53a685b393a142
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
ddr2_sdram_1_phy_alt_mem_phy
# storage
db|cycloneIII_3c120_niosII_video.(215).cnf
db|cycloneIII_3c120_niosII_video.(215).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
ddr2_sdram_1_phy_alt_mem_phy.v
7390f0684d3fd132bbcb2b5019bff494
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
FAMILY
Cyclone III
PARAMETER_STRING
USR
MEM_IF_MEMTYPE
DDR2
PARAMETER_STRING
USR
LEVELLING
0
PARAMETER_SIGNED_DEC
DEF
SPEED_GRADE
C6
PARAMETER_STRING
DEF
DLL_DELAY_BUFFER_MODE
LOW
PARAMETER_STRING
USR
DLL_DELAY_CHAIN_LENGTH
12
PARAMETER_SIGNED_DEC
USR
DQS_DELAY_CTL_WIDTH
6
PARAMETER_SIGNED_DEC
USR
DQS_OUT_MODE
DELAY_CHAIN2
PARAMETER_STRING
USR
DQS_PHASE
6000
PARAMETER_SIGNED_DEC
USR
DQS_PHASE_SETTING
2
PARAMETER_SIGNED_DEC
USR
DWIDTH_RATIO
2
PARAMETER_SIGNED_DEC
USR
MEM_IF_DWIDTH
16
PARAMETER_SIGNED_DEC
USR
MEM_IF_ADDR_WIDTH
13
PARAMETER_SIGNED_DEC
USR
MEM_IF_BANKADDR_WIDTH
2
PARAMETER_SIGNED_DEC
USR
MEM_IF_CS_WIDTH
1
PARAMETER_SIGNED_DEC
USR
MEM_IF_DM_WIDTH
2
PARAMETER_SIGNED_DEC
USR
MEM_IF_DM_PINS_EN
1
PARAMETER_SIGNED_DEC
USR
MEM_IF_DQ_PER_DQS
8
PARAMETER_SIGNED_DEC
USR
MEM_IF_DQS_WIDTH
2
PARAMETER_SIGNED_DEC
USR
MEM_IF_OCT_EN
0
PARAMETER_SIGNED_DEC
USR
MEM_IF_CLK_PAIR_COUNT
1
PARAMETER_SIGNED_DEC
USR
MEM_IF_CLK_PS
6500
PARAMETER_SIGNED_DEC
USR
MEM_IF_CLK_PS_STR
6500 ps
PARAMETER_STRING
USR
MEM_IF_MR_0
1106
PARAMETER_SIGNED_DEC
USR
MEM_IF_MR_1
1092
PARAMETER_SIGNED_DEC
USR
MEM_IF_MR_2
0
PARAMETER_SIGNED_DEC
USR
MEM_IF_MR_3
0
PARAMETER_SIGNED_DEC
USR
MEM_IF_PRESET_RLAT
0
PARAMETER_SIGNED_DEC
DEF
PLL_STEPS_PER_CYCLE
64
PARAMETER_SIGNED_DEC
USR
SCAN_CLK_DIVIDE_BY
2
PARAMETER_SIGNED_DEC
USR
REDUCE_SIM_TIME
0
PARAMETER_SIGNED_DEC
DEF
CAPABILITIES
0
PARAMETER_SIGNED_DEC
DEF
TINIT_TCK
40000
PARAMETER_SIGNED_DEC
DEF
TINIT_RST
100000
PARAMETER_SIGNED_DEC
DEF
DBG_A_WIDTH
13
PARAMETER_SIGNED_DEC
DEF
SEQ_STRING_ID
seq_name
PARAMETER_STRING
DEF
MEM_IF_CS_PER_RANK
1
PARAMETER_SIGNED_DEC
USR
MEM_IF_RANKS_PER_SLOT
1
PARAMETER_SIGNED_DEC
DEF
MEM_IF_RDV_PER_CHIP
0
PARAMETER_SIGNED_DEC
DEF
GENERATE_ADDITIONAL_DBG_RTL
0
PARAMETER_SIGNED_DEC
DEF
CAPTURE_PHASE_OFFSET
0
PARAMETER_SIGNED_DEC
DEF
MEM_IF_ADDR_CMD_PHASE
90
PARAMETER_SIGNED_DEC
USR
DLL_EXPORT_IMPORT
EXPORT
PARAMETER_STRING
USR
MEM_IF_DQSN_EN
0
PARAMETER_SIGNED_DEC
USR
RANK_HAS_ADDR_SWAP
0
PARAMETER_SIGNED_DEC
USR
}
# include_file {
alt_mem_phy_defines.v
68ff957ce6f9e25afa2cd58ba96697
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
ddr2_sdram_1_phy_alt_mem_phy_dp_io
# storage
db|cycloneIII_3c120_niosII_video.(216).cnf
db|cycloneIII_3c120_niosII_video.(216).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
ddr2_sdram_1_phy_alt_mem_phy.v
7390f0684d3fd132bbcb2b5019bff494
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
MEM_IF_CLK_PS
6500
PARAMETER_SIGNED_DEC
USR
MEM_IF_BANKADDR_WIDTH
2
PARAMETER_SIGNED_DEC
USR
MEM_IF_CS_WIDTH
1
PARAMETER_SIGNED_DEC
USR
MEM_IF_DWIDTH
16
PARAMETER_SIGNED_DEC
USR
MEM_IF_DM_PINS_EN
1
PARAMETER_SIGNED_DEC
USR
MEM_IF_DM_WIDTH
2
PARAMETER_SIGNED_DEC
USR
MEM_IF_DQ_PER_DQS
8
PARAMETER_SIGNED_DEC
USR
MEM_IF_DQS_CAPTURE_EN
0
PARAMETER_SIGNED_DEC
USR
MEM_IF_DQS_WIDTH
2
PARAMETER_SIGNED_DEC
USR
MEM_IF_ROWADDR_WIDTH
13
PARAMETER_SIGNED_DEC
USR
DLL_DELAY_BUFFER_MODE
LOW
PARAMETER_STRING
USR
DQS_OUT_MODE
DELAY_CHAIN2
PARAMETER_STRING
USR
DQS_PHASE
6000
PARAMETER_SIGNED_DEC
USR
}
# include_file {
alt_mem_phy_defines.v
68ff957ce6f9e25afa2cd58ba96697
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
ddr2_sdram_1_phy_alt_mem_phy_read_dp
# storage
db|cycloneIII_3c120_niosII_video.(217).cnf
db|cycloneIII_3c120_niosII_video.(217).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
ddr2_sdram_1_phy_alt_mem_phy.v
7390f0684d3fd132bbcb2b5019bff494
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
ADDR_COUNT_WIDTH
4
PARAMETER_SIGNED_DEC
USR
BIDIR_DPINS
1
PARAMETER_SIGNED_DEC
USR
DWIDTH_RATIO
2
PARAMETER_SIGNED_DEC
USR
MEM_IF_CLK_PS
6500
PARAMETER_SIGNED_DEC
USR
FAMILY
Cyclone III
PARAMETER_STRING
USR
LOCAL_IF_DWIDTH
32
PARAMETER_SIGNED_DEC
USR
MEM_IF_DQ_PER_DQS
8
PARAMETER_SIGNED_DEC
USR
MEM_IF_DQS_WIDTH
2
PARAMETER_SIGNED_DEC
USR
MEM_IF_DWIDTH
16
PARAMETER_SIGNED_DEC
USR
MEM_IF_PHY_NAME
STRATIXII_DQS
PARAMETER_STRING
DEF
RDP_INITIAL_LAT
5
PARAMETER_SIGNED_DEC
USR
RDP_RESYNC_LAT_CTL_EN
0
PARAMETER_SIGNED_DEC
USR
RESYNC_PIPELINE_DEPTH
0
PARAMETER_SIGNED_DEC
USR
}
# include_file {
alt_mem_phy_defines.v
68ff957ce6f9e25afa2cd58ba96697
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_read_dp:rdp
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altsyncram
# storage
db|cycloneIII_3c120_niosII_video.(218).cnf
db|cycloneIII_3c120_niosII_video.(218).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
4
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
16
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
4
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
16
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_SIGNED_DEC
USR
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_INPUT_B
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_idh1
PARAMETER_UNKNOWN
USR
}
# used_port {
q_b
-1
3
data_a
-1
3
clock1
-1
3
clock0
-1
3
address_b
-1
3
address_a
-1
3
wren_b
-1
1
addressstall_b
-1
1
addressstall_a
-1
1
aclr1
-1
1
aclr0
-1
1
wren_a
-1
2
rden_b
-1
2
data_b
-1
2
clocken1
-1
2
clocken0
-1
2
byteena_b
-1
2
byteena_a
-1
2
}
# include_file {
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
altrom.inc
192b74eafa8debf2248ea73881e77f91
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_read_dp:rdp|altsyncram:full_rate_ram_gen.altsyncram_component
}
# macro_sequence

# end
# entity
altsyncram_idh1
# storage
db|cycloneIII_3c120_niosII_video.(219).cnf
db|cycloneIII_3c120_niosII_video.(219).cnf
# case_insensitive
# source_file
db|altsyncram_idh1.tdf
134527e7b3a013a82f5a435039edae3a
7
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock1
-1
3
clock0
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_read_dp:rdp|altsyncram:full_rate_ram_gen.altsyncram_component|altsyncram_idh1:auto_generated
}
# macro_sequence

# end
# entity
ddr2_sdram_1_phy_alt_mem_phy_write_dp_fr
# storage
db|cycloneIII_3c120_niosII_video.(220).cnf
db|cycloneIII_3c120_niosII_video.(220).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
ddr2_sdram_1_phy_alt_mem_phy.v
7390f0684d3fd132bbcb2b5019bff494
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
BIDIR_DPINS
1
PARAMETER_SIGNED_DEC
USR
LOCAL_IF_DRATE
FULL
PARAMETER_STRING
USR
LOCAL_IF_DWIDTH
32
PARAMETER_SIGNED_DEC
USR
MEM_IF_DM_WIDTH
2
PARAMETER_SIGNED_DEC
USR
MEM_IF_DQ_PER_DQS
8
PARAMETER_SIGNED_DEC
USR
MEM_IF_DQS_WIDTH
2
PARAMETER_SIGNED_DEC
USR
GENERATE_WRITE_DQS
1
PARAMETER_SIGNED_DEC
USR
MEM_IF_DWIDTH
16
PARAMETER_SIGNED_DEC
USR
DWIDTH_RATIO
2
PARAMETER_SIGNED_DEC
USR
MEM_IF_DM_PINS_EN
1
PARAMETER_SIGNED_DEC
USR
NUM_DUPLICATE_REGS
4
PARAMETER_SIGNED_DEC
DEF
DQ_OE_REPS
2
PARAMETER_SIGNED_DEC
DEF
}
# include_file {
alt_mem_phy_defines.v
68ff957ce6f9e25afa2cd58ba96697
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_write_dp_fr:full_rate_wdp_gen.wdp
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
ddr2_sdram_1_phy_alt_mem_phy_addr_cmd
# storage
db|cycloneIII_3c120_niosII_video.(221).cnf
db|cycloneIII_3c120_niosII_video.(221).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
ddr2_sdram_1_phy_alt_mem_phy.v
7390f0684d3fd132bbcb2b5019bff494
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
DWIDTH_RATIO
2
PARAMETER_SIGNED_DEC
USR
MEM_ADDR_CMD_BUS_COUNT
1
PARAMETER_SIGNED_DEC
USR
MEM_IF_BANKADDR_WIDTH
2
PARAMETER_SIGNED_DEC
USR
MEM_IF_CS_WIDTH
1
PARAMETER_SIGNED_DEC
USR
MEM_IF_MEMTYPE
DDR2
PARAMETER_STRING
USR
MEM_IF_ROWADDR_WIDTH
13
PARAMETER_SIGNED_DEC
USR
}
# include_file {
alt_mem_phy_defines.v
68ff957ce6f9e25afa2cd58ba96697
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc
}
# macro_sequence
ADC_NUM_PIN_GROUPS8ADC_NUM_PIN_GROUPS8ADC_NUM_PIN_GROUPS8ADC_NUM_PIN_GROUPS8ADC_NUM_PIN_GROUPS8ADC_NUM_PIN_GROUPS8ADC_NUM_PIN_GROUPS8ADC_NUM_PIN_GROUPS8ADC_NUM_PIN_GROUPS8ADC_CS_N_PERIOD_SEL7ADC_CS_N_PERIOD_SEL7ADC_CS_N_PERIOD_SEL7ADC_CS_N_PERIOD_SEL7ADC_CS_N_PERIOD_SEL7ADC_CS_N_PERIOD_SEL7ADC_CS_N_PERIOD_SEL7ADC_CS_N_PERIOD_SEL7ADC_CS_N_PERIOD_SEL7ADC_ADDR_PERIOD_SEL0ADC_BA_PERIOD_SEL1ADC_CAS_N_PERIOD_SEL2ADC_CKE_PERIOD_SEL3ADC_CS_N_PERIOD_SEL7ADC_ODT_PERIOD_SEL4ADC_RAS_N_PERIOD_SEL5ADC_WE_N_PERIOD_SEL6ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
ddr2_sdram_1_phy_alt_mem_phy_ac
# storage
db|cycloneIII_3c120_niosII_video.(222).cnf
db|cycloneIII_3c120_niosII_video.(222).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
ddr2_sdram_1_phy_alt_mem_phy.v
7390f0684d3fd132bbcb2b5019bff494
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
POWER_UP_HIGH
1
PARAMETER_SIGNED_DEC
USR
DWIDTH_RATIO
2
PARAMETER_SIGNED_DEC
USR
}
# include_file {
alt_mem_phy_defines.v
68ff957ce6f9e25afa2cd58ba96697
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_sdram_1_phy_alt_mem_phy_ac:addr[0].addr_struct
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_sdram_1_phy_alt_mem_phy_ac:addr[1].addr_struct
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_sdram_1_phy_alt_mem_phy_ac:addr[2].addr_struct
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_sdram_1_phy_alt_mem_phy_ac:addr[3].addr_struct
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_sdram_1_phy_alt_mem_phy_ac:addr[4].addr_struct
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_sdram_1_phy_alt_mem_phy_ac:addr[5].addr_struct
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_sdram_1_phy_alt_mem_phy_ac:addr[6].addr_struct
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_sdram_1_phy_alt_mem_phy_ac:addr[7].addr_struct
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_sdram_1_phy_alt_mem_phy_ac:addr[8].addr_struct
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_sdram_1_phy_alt_mem_phy_ac:addr[9].addr_struct
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_sdram_1_phy_alt_mem_phy_ac:addr[10].addr_struct
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_sdram_1_phy_alt_mem_phy_ac:addr[11].addr_struct
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_sdram_1_phy_alt_mem_phy_ac:addr[12].addr_struct
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_sdram_1_phy_alt_mem_phy_ac:cas_n_struct
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_sdram_1_phy_alt_mem_phy_ac:cs_n[0].cs_n_struct
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_sdram_1_phy_alt_mem_phy_ac:ras_n_struct
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_sdram_1_phy_alt_mem_phy_ac:we_n_struct
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
ddr2_sdram_1_phy_alt_mem_phy_ac
# storage
db|cycloneIII_3c120_niosII_video.(223).cnf
db|cycloneIII_3c120_niosII_video.(223).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
ddr2_sdram_1_phy_alt_mem_phy.v
7390f0684d3fd132bbcb2b5019bff494
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
POWER_UP_HIGH
0
PARAMETER_SIGNED_DEC
USR
DWIDTH_RATIO
2
PARAMETER_SIGNED_DEC
USR
}
# include_file {
alt_mem_phy_defines.v
68ff957ce6f9e25afa2cd58ba96697
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_sdram_1_phy_alt_mem_phy_ac:ba[0].ba_struct
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_sdram_1_phy_alt_mem_phy_ac:ba[1].ba_struct
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_sdram_1_phy_alt_mem_phy_ac:cke[0].cke_struct
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_sdram_1_phy_alt_mem_phy_ac:gen_odt.odt[0].odt_struct
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
ddr2_sdram_1_phy_alt_mem_phy_seq_wrapper
# storage
db|cycloneIII_3c120_niosII_video.(224).cnf
db|cycloneIII_3c120_niosII_video.(224).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
ddr2_sdram_1_phy_alt_mem_phy_seq_wrapper.v
d8bbe95099462cba8a8889db369edd8
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# include_file {
alt_mem_phy_defines.v
68ff957ce6f9e25afa2cd58ba96697
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_seq_wrapper:seq_wrapper
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
ddr2_sdram_1_phy_alt_mem_phy_seq
# storage
db|cycloneIII_3c120_niosII_video.(225).cnf
db|cycloneIII_3c120_niosII_video.(225).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
ddr2_sdram_1_phy_alt_mem_phy_seq.vhd
4e1636dabe3e1cff9187708d63253
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
family
Cyclone III
PARAMETER_STRING
USR
mem_if_memtype
DDR2
PARAMETER_STRING
USR
speed_grade
C7
PARAMETER_STRING
USR
familygroup_id
2
PARAMETER_SIGNED_DEC
USR
mem_if_dqs_width
2
PARAMETER_SIGNED_DEC
USR
mem_if_dwidth
16
PARAMETER_SIGNED_DEC
USR
mem_if_dm_width
2
PARAMETER_SIGNED_DEC
USR
mem_if_dq_per_dqs
8
PARAMETER_SIGNED_DEC
USR
dwidth_ratio
2
PARAMETER_SIGNED_DEC
USR
clock_index_width
3
PARAMETER_SIGNED_DEC
USR
mem_if_clk_pair_count
1
PARAMETER_SIGNED_DEC
USR
mem_if_addr_width
13
PARAMETER_SIGNED_DEC
USR
mem_if_bankaddr_width
2
PARAMETER_SIGNED_DEC
USR
mem_if_cs_width
1
PARAMETER_SIGNED_DEC
USR
mem_if_num_ranks
1
PARAMETER_SIGNED_DEC
USR
mem_if_ranks_per_slot
1
PARAMETER_SIGNED_DEC
USR
adv_lat_width
5
PARAMETER_SIGNED_DEC
USR
resynchronise_avalon_dbg
0
PARAMETER_SIGNED_DEC
USR
av_if_addr_width
13
PARAMETER_SIGNED_DEC
USR
chip_or_dimm
Discrete Device
PARAMETER_STRING
USR
rdimm_config_bits
0000000000000000000000000000000000000000000000000000000000000000
PARAMETER_STRING
USR
nom_dqs_phase_setting
2
PARAMETER_SIGNED_DEC
USR
scan_clk_divide_by
2
PARAMETER_SIGNED_DEC
USR
rdp_addr_width
4
PARAMETER_SIGNED_DEC
USR
pll_steps_per_cycle
64
PARAMETER_SIGNED_DEC
USR
ioe_phases_per_tck
12
PARAMETER_SIGNED_DEC
USR
ioe_delays_per_phs
5
PARAMETER_SIGNED_DEC
USR
mem_if_clk_ps
6500
PARAMETER_SIGNED_DEC
USR
write_deskew_t10
0
PARAMETER_SIGNED_DEC
USR
write_deskew_hc_t10
0
PARAMETER_SIGNED_DEC
USR
write_deskew_t9ni
0
PARAMETER_SIGNED_DEC
USR
write_deskew_hc_t9ni
0
PARAMETER_SIGNED_DEC
USR
write_deskew_t9i
0
PARAMETER_SIGNED_DEC
USR
write_deskew_hc_t9i
0
PARAMETER_SIGNED_DEC
USR
write_deskew_range
0
PARAMETER_SIGNED_DEC
USR
phy_def_mr_1st
1106
PARAMETER_SIGNED_DEC
USR
phy_def_mr_2nd
1092
PARAMETER_SIGNED_DEC
USR
phy_def_mr_3rd
0
PARAMETER_SIGNED_DEC
USR
phy_def_mr_4th
0
PARAMETER_SIGNED_DEC
USR
mem_if_dqsn_en
0
PARAMETER_SIGNED_DEC
USR
mem_if_dqs_capture_en
0
PARAMETER_SIGNED_DEC
USR
generate_additional_dbg_rtl
0
PARAMETER_SIGNED_DEC
USR
single_dqs_delay_control_code
0
PARAMETER_SIGNED_DEC
USR
preset_rlat
0
PARAMETER_SIGNED_DEC
USR
en_oct
0
PARAMETER_SIGNED_DEC
USR
oct_lat_width
5
PARAMETER_SIGNED_DEC
USR
sim_time_reductions
0
PARAMETER_SIGNED_DEC
USR
force_hc
0
PARAMETER_SIGNED_DEC
USR
capabilities
2048
PARAMETER_SIGNED_DEC
USR
tinit_tck
30770
PARAMETER_SIGNED_DEC
USR
tinit_rst
0
PARAMETER_SIGNED_DEC
USR
generate_tracking_phase_store
0
PARAMETER_SIGNED_DEC
USR
ip_buildnum
0
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_sdram_1_phy_alt_mem_phy_seq:seq_inst
}
# macro_sequence

# end
# entity
ddr2_sdram_1_phy_alt_mem_phy_admin
# storage
db|cycloneIII_3c120_niosII_video.(226).cnf
db|cycloneIII_3c120_niosII_video.(226).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
ddr2_sdram_1_phy_alt_mem_phy_seq.vhd
4e1636dabe3e1cff9187708d63253
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
mem_if_dqs_width
2
PARAMETER_SIGNED_DEC
USR
mem_if_dwidth
16
PARAMETER_SIGNED_DEC
USR
mem_if_dm_width
2
PARAMETER_SIGNED_DEC
USR
mem_if_dq_per_dqs
8
PARAMETER_SIGNED_DEC
USR
dwidth_ratio
2
PARAMETER_SIGNED_DEC
USR
clock_index_width
3
PARAMETER_SIGNED_DEC
USR
mem_if_clk_pair_count
1
PARAMETER_SIGNED_DEC
USR
mem_if_addr_width
13
PARAMETER_SIGNED_DEC
USR
mem_if_bankaddr_width
2
PARAMETER_SIGNED_DEC
USR
mem_if_num_ranks
1
PARAMETER_SIGNED_DEC
USR
adv_lat_width
5
PARAMETER_SIGNED_DEC
USR
mem_if_dqsn_en
0
PARAMETER_SIGNED_DEC
USR
mem_if_memtype
DDR2
PARAMETER_STRING
USR
mem_if_cal_bank
0
PARAMETER_SIGNED_DEC
USR
mem_if_cal_base_row
0
PARAMETER_SIGNED_DEC
USR
generate_additional_dbg_rtl
0
PARAMETER_SIGNED_DEC
USR
non_op_eval_md
PIN_FINDER
PARAMETER_STRING
USR
mem_if_clk_ps
6500
PARAMETER_SIGNED_DEC
USR
tinit_tck
30770
PARAMETER_SIGNED_DEC
USR
tinit_rst
0
PARAMETER_SIGNED_DEC
USR
 constraint(mem_if_memtype)
1 to 4
PARAMETER_STRING
USR
 constraint(non_op_eval_md)
1 to 10
PARAMETER_STRING
USR
 constraint(mem_ac_swapped_ranks)
0 downto 0
PARAMETER_STRING
USR
 constraint(ctl_cal_byte_lanes)
1 downto 0
PARAMETER_STRING
USR
 constraint(seq_ac)
0 to 0
PARAMETER_STRING
USR
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_sdram_1_phy_alt_mem_phy_seq:seq_inst|ddr2_sdram_1_phy_alt_mem_phy_admin:admin
}
# macro_sequence

# end
# entity
ddr2_sdram_1_phy_alt_mem_phy_dgrb
# storage
db|cycloneIII_3c120_niosII_video.(227).cnf
db|cycloneIII_3c120_niosII_video.(227).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
ddr2_sdram_1_phy_alt_mem_phy_seq.vhd
4e1636dabe3e1cff9187708d63253
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
mem_if_dqs_width
2
PARAMETER_SIGNED_DEC
USR
mem_if_dq_per_dqs
8
PARAMETER_SIGNED_DEC
USR
mem_if_dwidth
16
PARAMETER_SIGNED_DEC
USR
mem_if_dm_width
2
PARAMETER_SIGNED_DEC
USR
mem_if_dqs_capture
0
PARAMETER_SIGNED_DEC
USR
mem_if_addr_width
13
PARAMETER_SIGNED_DEC
USR
mem_if_bankaddr_width
2
PARAMETER_SIGNED_DEC
USR
mem_if_num_ranks
1
PARAMETER_SIGNED_DEC
USR
mem_if_memtype
DDR2
PARAMETER_STRING
USR
adv_lat_width
5
PARAMETER_SIGNED_DEC
USR
clock_index_width
3
PARAMETER_SIGNED_DEC
USR
dwidth_ratio
2
PARAMETER_SIGNED_DEC
USR
preset_rlat
0
PARAMETER_SIGNED_DEC
USR
pll_steps_per_cycle
64
PARAMETER_SIGNED_DEC
USR
sim_time_reductions
0
PARAMETER_SIGNED_DEC
USR
generate_additional_dbg_rtl
0
PARAMETER_SIGNED_DEC
USR
preset_codvw_phase
0
PARAMETER_SIGNED_DEC
USR
preset_codvw_size
0
PARAMETER_SIGNED_DEC
USR
mem_if_cal_bank
0
PARAMETER_SIGNED_DEC
USR
mem_if_cal_base_col
0
PARAMETER_SIGNED_DEC
USR
en_oct
0
PARAMETER_SIGNED_DEC
USR
 constraint(mem_if_memtype)
1 to 4
PARAMETER_STRING
USR
 constraint(seq_pll_select)
2 downto 0
PARAMETER_STRING
USR
 constraint(pll_resync_clk_index)
2 downto 0
PARAMETER_STRING
USR
 constraint(pll_measure_clk_index)
2 downto 0
PARAMETER_STRING
USR
 constraint(dgrb_ac)
0 to 0
PARAMETER_STRING
USR
 constraint(seq_poa_lat_dec_1x)
1 downto 0
PARAMETER_STRING
USR
 constraint(seq_poa_lat_inc_1x)
1 downto 0
PARAMETER_STRING
USR
 constraint(rdata_valid)
0 downto 0
PARAMETER_STRING
USR
 constraint(rdata)
31 downto 0
PARAMETER_STRING
USR
 constraint(doing_rd)
1 downto 0
PARAMETER_STRING
USR
 constraint(rd_lat)
4 downto 0
PARAMETER_STRING
USR
 constraint(wd_lat)
4 downto 0
PARAMETER_STRING
USR
 constraint(ctl_cal_byte_lanes)
1 downto 0
PARAMETER_STRING
USR
 constraint(odt_settings)
0 to 0
PARAMETER_STRING
USR
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_sdram_1_phy_alt_mem_phy_seq:seq_inst|ddr2_sdram_1_phy_alt_mem_phy_dgrb:dgrb
}
# macro_sequence

# end
# entity
ddr2_sdram_1_phy_alt_mem_phy_dgwb
# storage
db|cycloneIII_3c120_niosII_video.(228).cnf
db|cycloneIII_3c120_niosII_video.(228).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
ddr2_sdram_1_phy_alt_mem_phy_seq.vhd
4e1636dabe3e1cff9187708d63253
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
mem_if_dqs_width
2
PARAMETER_SIGNED_DEC
USR
mem_if_dq_per_dqs
8
PARAMETER_SIGNED_DEC
USR
mem_if_dwidth
16
PARAMETER_SIGNED_DEC
USR
mem_if_dm_width
2
PARAMETER_SIGNED_DEC
USR
dwidth_ratio
2
PARAMETER_SIGNED_DEC
USR
mem_if_addr_width
13
PARAMETER_SIGNED_DEC
USR
mem_if_bankaddr_width
2
PARAMETER_SIGNED_DEC
USR
mem_if_num_ranks
1
PARAMETER_SIGNED_DEC
USR
mem_if_memtype
DDR2
PARAMETER_STRING
USR
adv_lat_width
5
PARAMETER_SIGNED_DEC
USR
mem_if_cal_bank
0
PARAMETER_SIGNED_DEC
USR
mem_if_cal_base_col
0
PARAMETER_SIGNED_DEC
USR
 constraint(mem_if_memtype)
1 to 4
PARAMETER_STRING
USR
 constraint(dgwb_dqs_burst)
1 downto 0
PARAMETER_STRING
USR
 constraint(dgwb_wdata_valid)
1 downto 0
PARAMETER_STRING
USR
 constraint(dgwb_wdata)
31 downto 0
PARAMETER_STRING
USR
 constraint(dgwb_dm)
3 downto 0
PARAMETER_STRING
USR
 constraint(dgwb_dqs)
1 downto 0
PARAMETER_STRING
USR
 constraint(dgwb_ac)
0 to 0
PARAMETER_STRING
USR
 constraint(bypassed_rdata)
15 downto 0
PARAMETER_STRING
USR
 constraint(odt_settings)
0 to 0
PARAMETER_STRING
USR
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_sdram_1_phy_alt_mem_phy_seq:seq_inst|ddr2_sdram_1_phy_alt_mem_phy_dgwb:dgwb
}
# macro_sequence

# end
# entity
ddr2_sdram_1_phy_alt_mem_phy_ctrl
# storage
db|cycloneIII_3c120_niosII_video.(229).cnf
db|cycloneIII_3c120_niosII_video.(229).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
ddr2_sdram_1_phy_alt_mem_phy_seq.vhd
4e1636dabe3e1cff9187708d63253
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
familygroup_id
2
PARAMETER_SIGNED_DEC
USR
mem_if_dll_lock_count
1280
PARAMETER_SIGNED_DEC
USR
mem_if_memtype
DDR2
PARAMETER_STRING
USR
dwidth_ratio
2
PARAMETER_SIGNED_DEC
USR
iram_addressing
A(D"0",D"8",D"59",D"6")
PARAMETER_ARRAY
USR
mem_if_clk_ps
6500
PARAMETER_SIGNED_DEC
USR
tracking_interval_in_ms
128
PARAMETER_SIGNED_DEC
USR
mem_if_num_ranks
1
PARAMETER_SIGNED_DEC
USR
mem_if_dqs_width
2
PARAMETER_SIGNED_DEC
USR
generate_additional_dbg_rtl
0
PARAMETER_SIGNED_DEC
USR
sim_time_reductions
0
PARAMETER_SIGNED_DEC
USR
ack_severity
warning
PARAMETER_ENUM
USR
 constraint(mem_if_memtype)
1 to 4
PARAMETER_STRING
USR
 constraint(ctl_cal_byte_lanes)
1 downto 0
PARAMETER_STRING
USR
 constraint(int_ac_nt)
0 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_sdram_1_phy_alt_mem_phy_seq:seq_inst|ddr2_sdram_1_phy_alt_mem_phy_ctrl:ctrl
}
# macro_sequence

# end
# entity
ddr2_sdram_1_phy_alt_mem_phy_rdata_valid
# storage
db|cycloneIII_3c120_niosII_video.(230).cnf
db|cycloneIII_3c120_niosII_video.(230).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
ddr2_sdram_1_phy_alt_mem_phy.v
7390f0684d3fd132bbcb2b5019bff494
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
FAMILY
Cyclone III
PARAMETER_STRING
USR
MEM_IF_DQS_WIDTH
2
PARAMETER_SIGNED_DEC
USR
RDATA_VALID_AWIDTH
5
PARAMETER_SIGNED_DEC
USR
RDATA_VALID_INITIAL_LAT
23
PARAMETER_SIGNED_DEC
USR
DWIDTH_RATIO
2
PARAMETER_SIGNED_DEC
USR
}
# include_file {
alt_mem_phy_defines.v
68ff957ce6f9e25afa2cd58ba96697
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_rdata_valid:rdv_pipe
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altsyncram
# storage
db|cycloneIII_3c120_niosII_video.(231).cnf
db|cycloneIII_3c120_niosII_video.(231).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
1
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
5
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
32
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
1
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
5
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
32
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_SIGNED_DEC
USR
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_INPUT_B
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_2ni1
PARAMETER_UNKNOWN
USR
}
# used_port {
q_b
-1
3
data_a
-1
3
clock0
-1
3
address_b
-1
3
address_a
-1
3
wren_b
-1
1
addressstall_b
-1
1
addressstall_a
-1
1
aclr1
-1
1
aclr0
-1
1
wren_a
-1
2
rden_b
-1
2
rden_a
-1
2
data_b
-1
2
clocken3
-1
2
clocken2
-1
2
clocken1
-1
2
clocken0
-1
2
clock1
-1
2
byteena_b
-1
2
byteena_a
-1
2
}
# include_file {
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
altrom.inc
192b74eafa8debf2248ea73881e77f91
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_rdata_valid:rdv_pipe|altsyncram:altsyncram_component
}
# macro_sequence

# end
# entity
altsyncram_2ni1
# storage
db|cycloneIII_3c120_niosII_video.(232).cnf
db|cycloneIII_3c120_niosII_video.(232).cnf
# case_insensitive
# source_file
db|altsyncram_2ni1.tdf
174bac1d1d59065c5faac3cbccec6
7
# used_port {
wren_a
-1
3
q_b0
-1
3
data_a0
-1
3
clock0
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_rdata_valid:rdv_pipe|altsyncram:altsyncram_component|altsyncram_2ni1:auto_generated
}
# macro_sequence

# end
# entity
ddr2_sdram_1_phy_alt_mem_phy_clk_reset
# storage
db|cycloneIII_3c120_niosII_video.(233).cnf
db|cycloneIII_3c120_niosII_video.(233).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
ddr2_sdram_1_phy_alt_mem_phy.v
7390f0684d3fd132bbcb2b5019bff494
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
AC_PHASE
90
PARAMETER_SIGNED_DEC
USR
CLOCK_INDEX_WIDTH
3
PARAMETER_SIGNED_DEC
USR
CAPTURE_MIMIC_PATH
0
PARAMETER_SIGNED_DEC
USR
DDR_MIMIC_PATH_EN
1
PARAMETER_SIGNED_DEC
USR
DEDICATED_MEMORY_CLK_EN
0
PARAMETER_SIGNED_DEC
USR
DLL_EXPORT_IMPORT
EXPORT
PARAMETER_STRING
USR
DWIDTH_RATIO
2
PARAMETER_SIGNED_DEC
USR
LOCAL_IF_CLK_PS
6500
PARAMETER_SIGNED_DEC
USR
MEM_IF_CLK_PAIR_COUNT
1
PARAMETER_SIGNED_DEC
USR
MEM_IF_CLK_PS
6500
PARAMETER_SIGNED_DEC
USR
MEM_IF_CS_WIDTH
1
PARAMETER_SIGNED_DEC
USR
MEM_IF_DQ_PER_DQS
8
PARAMETER_SIGNED_DEC
USR
MEM_IF_DQS_WIDTH
2
PARAMETER_SIGNED_DEC
USR
MEM_IF_DWIDTH
16
PARAMETER_SIGNED_DEC
USR
MIF_FILENAME
PLL.MIF
PARAMETER_STRING
USR
PLL_EXPORT_IMPORT
NONE
PARAMETER_STRING
USR
PLL_REF_CLK_PS
6500
PARAMETER_SIGNED_DEC
USR
PLL_TYPE
ENHANCED
PARAMETER_STRING
USR
SPEED_GRADE
C6
PARAMETER_STRING
USR
DLL_DELAY_BUFFER_MODE
LOW
PARAMETER_STRING
USR
DLL_DELAY_CHAIN_LENGTH
12
PARAMETER_SIGNED_DEC
USR
DQS_OUT_MODE
DELAY_CHAIN2
PARAMETER_STRING
USR
DQS_PHASE
6000
PARAMETER_SIGNED_DEC
USR
SCAN_CLK_DIVIDE_BY
2
PARAMETER_SIGNED_DEC
USR
USE_MEM_CLK_FOR_ADDR_CMD_CLK
0
PARAMETER_SIGNED_DEC
USR
}
# include_file {
alt_mem_phy_defines.v
68ff957ce6f9e25afa2cd58ba96697
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_clk_reset:clk
}
# macro_sequence
CLK_PLL_RECONFIG_FSM_WIDTH3CLK_PLL_RECONFIG_FSM_WIDTH3ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
ddr2_sdram_1_phy_alt_mem_phy_pll
# storage
db|cycloneIII_3c120_niosII_video.(234).cnf
db|cycloneIII_3c120_niosII_video.(234).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
ddr2_sdram_1_phy_alt_mem_phy_pll.v
8ffd227b86937daec0cf26557aa7fb
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_clk_reset:clk|ddr2_sdram_1_phy_alt_mem_phy_pll:pll
}
# macro_sequence
ALTERA_RESERVED_QISALTERA_RESERVED_QISALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altpll
# storage
db|cycloneIII_3c120_niosII_video.(235).cnf
db|cycloneIII_3c120_niosII_video.(235).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|altpll.tdf
452f627ba8b04372419df6af11f0325f
7
# user_parameter {
OPERATION_MODE
NORMAL
PARAMETER_UNKNOWN
USR
PLL_TYPE
AUTO
PARAMETER_UNKNOWN
USR
LPM_HINT
UNUSED
PARAMETER_UNKNOWN
DEF
QUALIFY_CONF_DONE
OFF
PARAMETER_UNKNOWN
DEF
COMPENSATE_CLOCK
CLK1
PARAMETER_UNKNOWN
USR
SCAN_CHAIN
LONG
PARAMETER_UNKNOWN
DEF
PRIMARY_CLOCK
INCLK0
PARAMETER_UNKNOWN
DEF
INCLK0_INPUT_FREQUENCY
8000
PARAMETER_SIGNED_DEC
USR
INCLK1_INPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
GATE_LOCK_SIGNAL
NO
PARAMETER_UNKNOWN
DEF
GATE_LOCK_COUNTER
0
PARAMETER_UNKNOWN
DEF
LOCK_HIGH
1
PARAMETER_UNKNOWN
DEF
LOCK_LOW
1
PARAMETER_UNKNOWN
DEF
VALID_LOCK_MULTIPLIER
1
PARAMETER_UNKNOWN
DEF
INVALID_LOCK_MULTIPLIER
5
PARAMETER_UNKNOWN
DEF
SWITCH_OVER_ON_LOSSCLK
OFF
PARAMETER_UNKNOWN
DEF
SWITCH_OVER_ON_GATED_LOCK
OFF
PARAMETER_UNKNOWN
DEF
ENABLE_SWITCH_OVER_COUNTER
OFF
PARAMETER_UNKNOWN
DEF
SKIP_VCO
OFF
PARAMETER_UNKNOWN
DEF
SWITCH_OVER_COUNTER
0
PARAMETER_UNKNOWN
DEF
SWITCH_OVER_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
FEEDBACK_SOURCE
EXTCLK0
PARAMETER_UNKNOWN
DEF
BANDWIDTH
0
PARAMETER_UNKNOWN
DEF
BANDWIDTH_TYPE
AUTO
PARAMETER_UNKNOWN
USR
SPREAD_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
DOWN_SPREAD
0
PARAMETER_UNKNOWN
DEF
SELF_RESET_ON_GATED_LOSS_LOCK
OFF
PARAMETER_UNKNOWN
DEF
SELF_RESET_ON_LOSS_LOCK
OFF
PARAMETER_UNKNOWN
USR
CLK9_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK8_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK7_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK6_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK5_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
CLK4_MULTIPLY_BY
3077
PARAMETER_SIGNED_DEC
USR
CLK3_MULTIPLY_BY
3077
PARAMETER_SIGNED_DEC
USR
CLK2_MULTIPLY_BY
3077
PARAMETER_SIGNED_DEC
USR
CLK1_MULTIPLY_BY
3077
PARAMETER_SIGNED_DEC
USR
CLK0_MULTIPLY_BY
3077
PARAMETER_SIGNED_DEC
USR
CLK9_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK8_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK7_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK6_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK5_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
CLK4_DIVIDE_BY
2500
PARAMETER_SIGNED_DEC
USR
CLK3_DIVIDE_BY
2500
PARAMETER_SIGNED_DEC
USR
CLK2_DIVIDE_BY
2500
PARAMETER_SIGNED_DEC
USR
CLK1_DIVIDE_BY
2500
PARAMETER_SIGNED_DEC
USR
CLK0_DIVIDE_BY
5000
PARAMETER_SIGNED_DEC
USR
CLK9_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK8_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK7_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK6_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK5_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK4_PHASE_SHIFT
0
PARAMETER_UNKNOWN
USR
CLK3_PHASE_SHIFT
0
PARAMETER_UNKNOWN
USR
CLK2_PHASE_SHIFT
-1625
PARAMETER_UNKNOWN
USR
CLK1_PHASE_SHIFT
0
PARAMETER_UNKNOWN
USR
CLK0_PHASE_SHIFT
0
PARAMETER_UNKNOWN
USR
CLK5_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK4_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK9_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK8_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK7_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK6_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK5_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK4_DUTY_CYCLE
50
PARAMETER_SIGNED_DEC
USR
CLK3_DUTY_CYCLE
50
PARAMETER_SIGNED_DEC
USR
CLK2_DUTY_CYCLE
50
PARAMETER_SIGNED_DEC
USR
CLK1_DUTY_CYCLE
50
PARAMETER_SIGNED_DEC
USR
CLK0_DUTY_CYCLE
50
PARAMETER_SIGNED_DEC
USR
CLK9_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK8_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK7_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK6_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK5_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK4_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK3_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK2_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK1_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK0_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK9_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK8_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK7_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK6_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK5_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK4_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK3_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK2_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK1_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK0_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
LOCK_WINDOW_UI
 0.05
PARAMETER_UNKNOWN
DEF
LOCK_WINDOW_UI_BITS
UNUSED
PARAMETER_UNKNOWN
DEF
VCO_RANGE_DETECTOR_LOW_BITS
UNUSED
PARAMETER_UNKNOWN
DEF
VCO_RANGE_DETECTOR_HIGH_BITS
UNUSED
PARAMETER_UNKNOWN
DEF
DPA_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
DPA_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
DPA_DIVIDER
0
PARAMETER_UNKNOWN
DEF
EXTCLK3_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK2_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK1_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK0_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK3_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK2_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK1_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK0_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK3_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK2_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK1_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK0_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK3_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
EXTCLK2_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
EXTCLK1_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
EXTCLK0_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
VCO_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
VCO_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
SCLKOUT0_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
SCLKOUT1_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
VCO_MIN
0
PARAMETER_UNKNOWN
DEF
VCO_MAX
0
PARAMETER_UNKNOWN
DEF
VCO_CENTER
0
PARAMETER_UNKNOWN
DEF
PFD_MIN
0
PARAMETER_UNKNOWN
DEF
PFD_MAX
0
PARAMETER_UNKNOWN
DEF
M_INITIAL
0
PARAMETER_UNKNOWN
DEF
M
0
PARAMETER_UNKNOWN
DEF
N
1
PARAMETER_UNKNOWN
DEF
M2
1
PARAMETER_UNKNOWN
DEF
N2
1
PARAMETER_UNKNOWN
DEF
SS
1
PARAMETER_UNKNOWN
DEF
C0_HIGH
0
PARAMETER_UNKNOWN
DEF
C1_HIGH
0
PARAMETER_UNKNOWN
DEF
C2_HIGH
0
PARAMETER_UNKNOWN
DEF
C3_HIGH
0
PARAMETER_UNKNOWN
DEF
C4_HIGH
0
PARAMETER_UNKNOWN
DEF
C5_HIGH
0
PARAMETER_UNKNOWN
DEF
C6_HIGH
0
PARAMETER_UNKNOWN
DEF
C7_HIGH
0
PARAMETER_UNKNOWN
DEF
C8_HIGH
0
PARAMETER_UNKNOWN
DEF
C9_HIGH
0
PARAMETER_UNKNOWN
DEF
C0_LOW
0
PARAMETER_UNKNOWN
DEF
C1_LOW
0
PARAMETER_UNKNOWN
DEF
C2_LOW
0
PARAMETER_UNKNOWN
DEF
C3_LOW
0
PARAMETER_UNKNOWN
DEF
C4_LOW
0
PARAMETER_UNKNOWN
DEF
C5_LOW
0
PARAMETER_UNKNOWN
DEF
C6_LOW
0
PARAMETER_UNKNOWN
DEF
C7_LOW
0
PARAMETER_UNKNOWN
DEF
C8_LOW
0
PARAMETER_UNKNOWN
DEF
C9_LOW
0
PARAMETER_UNKNOWN
DEF
C0_INITIAL
0
PARAMETER_UNKNOWN
DEF
C1_INITIAL
0
PARAMETER_UNKNOWN
DEF
C2_INITIAL
0
PARAMETER_UNKNOWN
DEF
C3_INITIAL
0
PARAMETER_UNKNOWN
DEF
C4_INITIAL
0
PARAMETER_UNKNOWN
DEF
C5_INITIAL
0
PARAMETER_UNKNOWN
DEF
C6_INITIAL
0
PARAMETER_UNKNOWN
DEF
C7_INITIAL
0
PARAMETER_UNKNOWN
DEF
C8_INITIAL
0
PARAMETER_UNKNOWN
DEF
C9_INITIAL
0
PARAMETER_UNKNOWN
DEF
C0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C2_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C3_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C4_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C5_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C6_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C7_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C8_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C9_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C0_PH
0
PARAMETER_UNKNOWN
DEF
C1_PH
0
PARAMETER_UNKNOWN
DEF
C2_PH
0
PARAMETER_UNKNOWN
DEF
C3_PH
0
PARAMETER_UNKNOWN
DEF
C4_PH
0
PARAMETER_UNKNOWN
DEF
C5_PH
0
PARAMETER_UNKNOWN
DEF
C6_PH
0
PARAMETER_UNKNOWN
DEF
C7_PH
0
PARAMETER_UNKNOWN
DEF
C8_PH
0
PARAMETER_UNKNOWN
DEF
C9_PH
0
PARAMETER_UNKNOWN
DEF
L0_HIGH
1
PARAMETER_UNKNOWN
DEF
L1_HIGH
1
PARAMETER_UNKNOWN
DEF
G0_HIGH
1
PARAMETER_UNKNOWN
DEF
G1_HIGH
1
PARAMETER_UNKNOWN
DEF
G2_HIGH
1
PARAMETER_UNKNOWN
DEF
G3_HIGH
1
PARAMETER_UNKNOWN
DEF
E0_HIGH
1
PARAMETER_UNKNOWN
DEF
E1_HIGH
1
PARAMETER_UNKNOWN
DEF
E2_HIGH
1
PARAMETER_UNKNOWN
DEF
E3_HIGH
1
PARAMETER_UNKNOWN
DEF
L0_LOW
1
PARAMETER_UNKNOWN
DEF
L1_LOW
1
PARAMETER_UNKNOWN
DEF
G0_LOW
1
PARAMETER_UNKNOWN
DEF
G1_LOW
1
PARAMETER_UNKNOWN
DEF
G2_LOW
1
PARAMETER_UNKNOWN
DEF
G3_LOW
1
PARAMETER_UNKNOWN
DEF
E0_LOW
1
PARAMETER_UNKNOWN
DEF
E1_LOW
1
PARAMETER_UNKNOWN
DEF
E2_LOW
1
PARAMETER_UNKNOWN
DEF
E3_LOW
1
PARAMETER_UNKNOWN
DEF
L0_INITIAL
1
PARAMETER_UNKNOWN
DEF
L1_INITIAL
1
PARAMETER_UNKNOWN
DEF
G0_INITIAL
1
PARAMETER_UNKNOWN
DEF
G1_INITIAL
1
PARAMETER_UNKNOWN
DEF
G2_INITIAL
1
PARAMETER_UNKNOWN
DEF
G3_INITIAL
1
PARAMETER_UNKNOWN
DEF
E0_INITIAL
1
PARAMETER_UNKNOWN
DEF
E1_INITIAL
1
PARAMETER_UNKNOWN
DEF
E2_INITIAL
1
PARAMETER_UNKNOWN
DEF
E3_INITIAL
1
PARAMETER_UNKNOWN
DEF
L0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
L1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G2_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G3_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E2_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E3_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
L0_PH
0
PARAMETER_UNKNOWN
DEF
L1_PH
0
PARAMETER_UNKNOWN
DEF
G0_PH
0
PARAMETER_UNKNOWN
DEF
G1_PH
0
PARAMETER_UNKNOWN
DEF
G2_PH
0
PARAMETER_UNKNOWN
DEF
G3_PH
0
PARAMETER_UNKNOWN
DEF
E0_PH
0
PARAMETER_UNKNOWN
DEF
E1_PH
0
PARAMETER_UNKNOWN
DEF
E2_PH
0
PARAMETER_UNKNOWN
DEF
E3_PH
0
PARAMETER_UNKNOWN
DEF
M_PH
0
PARAMETER_UNKNOWN
DEF
C1_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C2_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C3_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C4_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C5_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C6_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C7_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C8_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C9_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
CLK0_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK1_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK2_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK3_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK4_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK5_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK6_COUNTER
E0
PARAMETER_UNKNOWN
DEF
CLK7_COUNTER
E1
PARAMETER_UNKNOWN
DEF
CLK8_COUNTER
E2
PARAMETER_UNKNOWN
DEF
CLK9_COUNTER
E3
PARAMETER_UNKNOWN
DEF
L0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
L1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
M_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
N_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK3_COUNTER
E3
PARAMETER_UNKNOWN
DEF
EXTCLK2_COUNTER
E2
PARAMETER_UNKNOWN
DEF
EXTCLK1_COUNTER
E1
PARAMETER_UNKNOWN
DEF
EXTCLK0_COUNTER
E0
PARAMETER_UNKNOWN
DEF
ENABLE0_COUNTER
L0
PARAMETER_UNKNOWN
DEF
ENABLE1_COUNTER
L0
PARAMETER_UNKNOWN
DEF
CHARGE_PUMP_CURRENT
2
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_R
 1.000000
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_C
5
PARAMETER_UNKNOWN
DEF
CHARGE_PUMP_CURRENT_BITS
9999
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_R_BITS
9999
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_C_BITS
9999
PARAMETER_UNKNOWN
DEF
VCO_POST_SCALE
0
PARAMETER_UNKNOWN
DEF
CLK2_OUTPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
CLK1_OUTPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
CLK0_OUTPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
INTENDED_DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
PORT_CLKENA0
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA2
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA3
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA4
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA5
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLKENA0
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_EXTCLKENA1
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_EXTCLKENA2
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_EXTCLKENA3
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_EXTCLK0
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLK1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLK2
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLK3
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKBAD0
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKBAD1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLK0
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_CLK1
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_CLK2
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_CLK3
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_CLK4
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_CLK5
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLK6
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
PORT_CLK7
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
PORT_CLK8
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
PORT_CLK9
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
PORT_SCANDATA
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANDATAOUT
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANDONE
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCLKOUT1
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_SCLKOUT0
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_ACTIVECLOCK
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKLOSS
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_INCLK1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_INCLK0
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_FBIN
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_PLLENA
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKSWITCH
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_ARESET
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_PFDENA
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANCLK
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_SCANACLR
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANREAD
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANWRITE
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_ENABLE0
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_ENABLE1
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_LOCKED
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_CONFIGUPDATE
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_FBOUT
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_PHASEDONE
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_PHASESTEP
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_PHASEUPDOWN
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_SCANCLKENA
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_PHASECOUNTERSELECT
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_VCOOVERRANGE
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_VCOUNDERRANGE
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
M_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C0_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C1_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C2_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C3_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C4_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C5_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C6_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C7_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C8_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C9_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
altpll_5kl3
PARAMETER_UNKNOWN
USR
VCO_FREQUENCY_CONTROL
MANUAL_PHASE
PARAMETER_UNKNOWN
USR
VCO_PHASE_SHIFT_STEP
101
PARAMETER_SIGNED_DEC
USR
WIDTH_CLOCK
5
PARAMETER_SIGNED_DEC
USR
WIDTH_PHASECOUNTERSELECT
3
PARAMETER_SIGNED_DEC
USR
USING_FBMIMICBIDIR_PORT
OFF
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
SCAN_CHAIN_MIF_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
SIM_GATE_LOCK_DEVICE_BEHAVIOR
OFF
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
scanclk
-1
3
phaseupdown
-1
3
phasestep
-1
3
phasedone
-1
3
phasecounterselect
-1
3
locked
-1
3
inclk
-1
3
clk
-1
3
areset
-1
3
scanwrite
-1
1
scanread
-1
1
scandata
-1
1
scanaclr
-1
1
configupdate
-1
1
clkswitch
-1
1
scanclkena
-1
2
pllena
-1
2
pfdena
-1
2
fbin
-1
2
extclkena
-1
2
clkena
-1
2
}
# include_file {
stratixii_pll.inc
6797ab505ed70f1a221e4a213e16a6
altpll.tdf
452f627ba8b04372419df6af11f0325f
cycloneii_pll.inc
c2ee779f89b3bc181df753ea85b3ef
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
stratix_pll.inc
a9a94c5be18105f7ae8c218a67ec9f7
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_clk_reset:clk|ddr2_sdram_1_phy_alt_mem_phy_pll:pll|altpll:altpll_component
}
# macro_sequence

# end
# entity
altpll_5kl3
# storage
db|cycloneIII_3c120_niosII_video.(236).cnf
db|cycloneIII_3c120_niosII_video.(236).cnf
# case_insensitive
# source_file
db|altpll_5kl3.tdf
e565fb33972def4c4e90a27237fc1fd
7
# used_port {
scanclk
-1
3
phaseupdown
-1
3
phasestep
-1
3
phasedone
-1
3
phasecounterselect2
-1
3
phasecounterselect1
-1
3
phasecounterselect0
-1
3
locked
-1
3
inclk1
-1
3
inclk0
-1
3
clk4
-1
3
clk3
-1
3
clk2
-1
3
clk1
-1
3
clk0
-1
3
areset
-1
3
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_clk_reset:clk|ddr2_sdram_1_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_5kl3:auto_generated
}
# macro_sequence

# end
# entity
ddr2_sdram_1_phy_alt_mem_phy_reset_pipe
# storage
db|cycloneIII_3c120_niosII_video.(237).cnf
db|cycloneIII_3c120_niosII_video.(237).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
ddr2_sdram_1_phy_alt_mem_phy.v
7390f0684d3fd132bbcb2b5019bff494
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
PIPE_DEPTH
2
PARAMETER_SIGNED_DEC
USR
}
# include_file {
alt_mem_phy_defines.v
68ff957ce6f9e25afa2cd58ba96697
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_clk_reset:clk|ddr2_sdram_1_phy_alt_mem_phy_reset_pipe:reset_rdp_phy_clk_pipe
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_clk_reset:clk|ddr2_sdram_1_phy_alt_mem_phy_reset_pipe:mem_pipe
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_clk_reset:clk|ddr2_sdram_1_phy_alt_mem_phy_reset_pipe:ac_clk_pipe_2x
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_clk_reset:clk|ddr2_sdram_1_phy_alt_mem_phy_reset_pipe:measure_clk_pipe
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_clk_reset:clk|ddr2_sdram_1_phy_alt_mem_phy_reset_pipe:resync_clk_pipe
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
ddr2_sdram_1_phy_alt_mem_phy_reset_pipe
# storage
db|cycloneIII_3c120_niosII_video.(238).cnf
db|cycloneIII_3c120_niosII_video.(238).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
ddr2_sdram_1_phy_alt_mem_phy.v
7390f0684d3fd132bbcb2b5019bff494
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
PIPE_DEPTH
4
PARAMETER_SIGNED_DEC
USR
}
# include_file {
alt_mem_phy_defines.v
68ff957ce6f9e25afa2cd58ba96697
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_clk_reset:clk|ddr2_sdram_1_phy_alt_mem_phy_reset_pipe:mem_clk_pipe
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_clk_reset:clk|ddr2_sdram_1_phy_alt_mem_phy_reset_pipe:write_clk_pipe
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_clk_reset:clk|ddr2_sdram_1_phy_alt_mem_phy_reset_pipe:cs_n_clk_pipe_2x
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
ddr2_sdram_1_phy_alt_mem_phy_mimic
# storage
db|cycloneIII_3c120_niosII_video.(239).cnf
db|cycloneIII_3c120_niosII_video.(239).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
ddr2_sdram_1_phy_alt_mem_phy.v
7390f0684d3fd132bbcb2b5019bff494
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
NUM_MIMIC_SAMPLE_CYCLES
6
PARAMETER_SIGNED_DEC
USR
SHIFT_REG_COUNTER_WIDTH
3
PARAMETER_SIGNED_DEC
DEF
}
# include_file {
alt_mem_phy_defines.v
68ff957ce6f9e25afa2cd58ba96697
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_mimic:mmc
}
# macro_sequence
MIMIC_FSM_WIDTH3MIMIC_IDLE3'b000MIMIC_IDLE3'b000MIMIC_SAMPLE3'b001MIMIC_IDLE3'b000MIMIC_SAMPLE3'b001MIMIC_SEND3'b010MIMIC_SEND3'b010MIMIC_SEND13'b011MIMIC_SEND13'b011MIMIC_SEND23'b100MIMIC_SEND23'b100MIMIC_IDLE3'b000MIMIC_IDLE3'b000ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
descriptor_memory_s1_arbitrator
# storage
db|cycloneIII_3c120_niosII_video.(240).cnf
db|cycloneIII_3c120_niosII_video.(240).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cycloneiii_3c120_niosii_video_sopc.v
63dd20f59eccc698837c211655150b3
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|descriptor_memory_s1_arbitrator:the_descriptor_memory_s1
}
# macro_sequence

# end
# entity
descriptor_memory
# storage
db|cycloneIII_3c120_niosII_video.(241).cnf
db|cycloneIII_3c120_niosII_video.(241).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
descriptor_memory.v
34e714584e7c64381de11556137a25
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
INIT_FILE
../descriptor_memory.hex
PARAMETER_STRING
DEF
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|descriptor_memory:the_descriptor_memory
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altsyncram
# storage
db|cycloneIII_3c120_niosII_video.(242).cnf
db|cycloneIII_3c120_niosII_video.(242).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
SINGLE_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
10
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
1024
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
1
PARAMETER_UNKNOWN
DEF
WIDTHAD_B
1
PARAMETER_UNKNOWN
DEF
NUMWORDS_B
1
PARAMETER_UNKNOWN
DEF
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
DEF
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
4
PARAMETER_SIGNED_DEC
USR
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_SIGNED_DEC
USR
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
descriptor_memory.hex
PARAMETER_UNKNOWN
USR
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
1024
PARAMETER_SIGNED_DEC
USR
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_lec1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
q_a
-1
3
data_a
-1
3
clocken0
-1
3
clock0
-1
3
byteena_a
-1
3
address_a
-1
3
}
# include_file {
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
altrom.inc
192b74eafa8debf2248ea73881e77f91
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|descriptor_memory:the_descriptor_memory|altsyncram:the_altsyncram
}
# macro_sequence

# end
# entity
altsyncram_lec1
# storage
db|cycloneIII_3c120_niosII_video.(243).cnf
db|cycloneIII_3c120_niosII_video.(243).cnf
# case_insensitive
# source_file
db|altsyncram_lec1.tdf
9954e2d61b382b7a33b4ddfc2a618
7
# used_port {
wren_a
-1
3
q_a9
-1
3
q_a8
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a31
-1
3
q_a30
-1
3
q_a3
-1
3
q_a29
-1
3
q_a28
-1
3
q_a27
-1
3
q_a26
-1
3
q_a25
-1
3
q_a24
-1
3
q_a23
-1
3
q_a22
-1
3
q_a21
-1
3
q_a20
-1
3
q_a2
-1
3
q_a19
-1
3
q_a18
-1
3
q_a17
-1
3
q_a16
-1
3
q_a15
-1
3
q_a14
-1
3
q_a13
-1
3
q_a12
-1
3
q_a11
-1
3
q_a10
-1
3
q_a1
-1
3
q_a0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clocken0
-1
3
clock0
-1
3
byteena_a3
-1
3
byteena_a2
-1
3
byteena_a1
-1
3
byteena_a0
-1
3
address_a9
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# memory_file {
descriptor_memory.hex
93ecdb44703d99bea95c77706453e952
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|descriptor_memory:the_descriptor_memory|altsyncram:the_altsyncram|altsyncram_lec1:auto_generated
}
# macro_sequence

# end
# entity
flash_tristate_bridge_avalon_slave_arbitrator
# storage
db|cycloneIII_3c120_niosII_video.(244).cnf
db|cycloneIII_3c120_niosII_video.(244).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cycloneiii_3c120_niosii_video_sopc.v
63dd20f59eccc698837c211655150b3
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave
}
# macro_sequence

# end
# entity
high_res_timer_s1_arbitrator
# storage
db|cycloneIII_3c120_niosII_video.(245).cnf
db|cycloneIII_3c120_niosII_video.(245).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cycloneiii_3c120_niosii_video_sopc.v
63dd20f59eccc698837c211655150b3
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|high_res_timer_s1_arbitrator:the_high_res_timer_s1
}
# macro_sequence

# end
# entity
high_res_timer
# storage
db|cycloneIII_3c120_niosII_video.(246).cnf
db|cycloneIII_3c120_niosII_video.(246).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
high_res_timer.v
a410b3377c16e7a3f814b2bac59a5545
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|high_res_timer:the_high_res_timer
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
jtag_uart_avalon_jtag_slave_arbitrator
# storage
db|cycloneIII_3c120_niosII_video.(247).cnf
db|cycloneIII_3c120_niosII_video.(247).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cycloneiii_3c120_niosii_video_sopc.v
63dd20f59eccc698837c211655150b3
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave
}
# macro_sequence

# end
# entity
jtag_uart
# storage
db|cycloneIII_3c120_niosII_video.(248).cnf
db|cycloneIII_3c120_niosII_video.(248).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
jtag_uart.v
d9121b8934e8769f28cdc38b9433ca79
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|jtag_uart:the_jtag_uart
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
jtag_uart_scfifo_w
# storage
db|cycloneIII_3c120_niosII_video.(249).cnf
db|cycloneIII_3c120_niosII_video.(249).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
jtag_uart.v
d9121b8934e8769f28cdc38b9433ca79
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
scfifo
# storage
db|cycloneIII_3c120_niosII_video.(250).cnf
db|cycloneIII_3c120_niosII_video.(250).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|scfifo.tdf
892513e141f296ca2a061c832e0b073
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
lpm_width
8
PARAMETER_SIGNED_DEC
USR
LPM_NUMWORDS
8
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHU
3
PARAMETER_SIGNED_DEC
USR
LPM_SHOWAHEAD
OFF
PARAMETER_UNKNOWN
USR
UNDERFLOW_CHECKING
OFF
PARAMETER_UNKNOWN
USR
OVERFLOW_CHECKING
OFF
PARAMETER_UNKNOWN
USR
ALLOW_RWCYCLE_WHEN_FULL
OFF
PARAMETER_UNKNOWN
DEF
ADD_RAM_OUTPUT_REGISTER
OFF
PARAMETER_UNKNOWN
DEF
ALMOST_FULL_VALUE
0
PARAMETER_UNKNOWN
DEF
ALMOST_EMPTY_VALUE
0
PARAMETER_UNKNOWN
DEF
USE_EAB
OFF
PARAMETER_UNKNOWN
USR
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
NOTHING
PARAMETER_UNKNOWN
DEF
}
# used_port {
wrreq
-1
3
usedw
-1
3
rdreq
-1
3
q
-1
3
full
-1
3
empty
-1
3
data
-1
3
clock
-1
3
aclr
-1
3
}
# include_file {
a_fffifo.inc
aa34dd3c645beefc31a3e4ef186db4
a_f2fifo.inc
cebe3836bad826c95e765f77477e8a8b
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
a_i2fifo.inc
bfe272f05af0cf849bd8b4748efceffe
a_dpfifo.inc
37c2d0bb70d5a3f83a4aa09e62c75080
scfifo.tdf
892513e141f296ca2a061c832e0b073
a_regfifo.inc
8b2977668c8752c10a1f1977c9b9ee6
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo
}
# macro_sequence

# end
# entity
a_fffifo
# storage
db|cycloneIII_3c120_niosII_video.(251).cnf
db|cycloneIII_3c120_niosII_video.(251).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|a_fffifo.tdf
c51524b2abd86708dc7aed6abd748c7
7
# user_parameter {
LPM_WIDTH
8
PARAMETER_UNKNOWN
USR
LPM_NUMWORDS
8
PARAMETER_UNKNOWN
USR
LPM_SHOWAHEAD
OFF
PARAMETER_UNKNOWN
USR
UNDERFLOW_CHECKING
OFF
PARAMETER_UNKNOWN
USR
OVERFLOW_CHECKING
OFF
PARAMETER_UNKNOWN
USR
ALLOW_RWCYCLE_WHEN_FULL
OFF
PARAMETER_UNKNOWN
USR
}
# used_port {
wreq
-1
3
usedw2
-1
3
usedw1
-1
3
usedw0
-1
3
sclr
-1
3
rreq
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
full
-1
3
empty
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
clock
-1
3
aclr
-1
3
}
# include_file {
lpm_compare.inc
bbd3e8c93afb7320934629e5fb11566
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
lpm_counter.inc
c5cfeeabc5f2ab60b3453f6abbc42b41
a_fefifo.inc
5a44f50e786a1d286adceb22796b9f
a_fffifo.tdf
c51524b2abd86708dc7aed6abd748c7
lpm_ff.inc
5b1f18ec4f969a147b22e8c42bf962ac
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo
}
# macro_sequence

# end
# entity
lpm_ff
# storage
db|cycloneIII_3c120_niosII_video.(252).cnf
db|cycloneIII_3c120_niosII_video.(252).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|lpm_ff.tdf
899aa4439b601c3ade3898ee8d57d882
7
# user_parameter {
LPM_WIDTH
8
PARAMETER_UNKNOWN
USR
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_FFTYPE
DFF
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
NOTHING
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
enable
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
clock
-1
3
aclr
-1
3
}
# include_file {
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
lpm_constant.inc
97ffb7e3fef9ce9fce4eff8455d5da5
lpm_ff.tdf
899aa4439b601c3ade3898ee8d57d882
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[7]
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[6]
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[5]
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[4]
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[3]
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[2]
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:output_buffer
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[7]
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[6]
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[5]
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[4]
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[3]
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[2]
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:output_buffer
}
# macro_sequence

# end
# entity
lpm_mux
# storage
db|cycloneIII_3c120_niosII_video.(253).cnf
db|cycloneIII_3c120_niosII_video.(253).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|lpm_mux.tdf
767943ce7c37bd9f83bbeeb83aede4b
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
8
PARAMETER_UNKNOWN
USR
LPM_SIZE
8
PARAMETER_UNKNOWN
USR
LPM_WIDTHS
3
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
mux_dqc
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
}
# used_port {
sel2
-1
3
sel1
-1
3
sel0
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result1
-1
3
result0
-1
3
data7_7
-1
3
data7_6
-1
3
data7_5
-1
3
data7_4
-1
3
data7_3
-1
3
data7_2
-1
3
data7_1
-1
3
data7_0
-1
3
data6_7
-1
3
data6_6
-1
3
data6_5
-1
3
data6_4
-1
3
data6_3
-1
3
data6_2
-1
3
data6_1
-1
3
data6_0
-1
3
data5_7
-1
3
data5_6
-1
3
data5_5
-1
3
data5_4
-1
3
data5_3
-1
3
data5_2
-1
3
data5_1
-1
3
data5_0
-1
3
data4_7
-1
3
data4_6
-1
3
data4_5
-1
3
data4_4
-1
3
data4_3
-1
3
data4_2
-1
3
data4_1
-1
3
data4_0
-1
3
data3_7
-1
3
data3_6
-1
3
data3_5
-1
3
data3_4
-1
3
data3_3
-1
3
data3_2
-1
3
data3_1
-1
3
data3_0
-1
3
data2_7
-1
3
data2_6
-1
3
data2_5
-1
3
data2_4
-1
3
data2_3
-1
3
data2_2
-1
3
data2_1
-1
3
data2_0
-1
3
data1_7
-1
3
data1_6
-1
3
data1_5
-1
3
data1_4
-1
3
data1_3
-1
3
data1_2
-1
3
data1_1
-1
3
data1_0
-1
3
data0_7
-1
3
data0_6
-1
3
data0_5
-1
3
data0_4
-1
3
data0_3
-1
3
data0_2
-1
3
data0_1
-1
3
data0_0
-1
3
}
# include_file {
muxlut.inc
301e88484af1e8d67bcd099bb975882
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
lpm_mux.tdf
767943ce7c37bd9f83bbeeb83aede4b
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux
}
# macro_sequence

# end
# entity
mux_dqc
# storage
db|cycloneIII_3c120_niosII_video.(254).cnf
db|cycloneIII_3c120_niosII_video.(254).cnf
# case_insensitive
# source_file
db|mux_dqc.tdf
67dcaf5421a5c8ba7fa029f9436b4146
7
# used_port {
sel2
-1
3
sel1
-1
3
sel0
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result1
-1
3
result0
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data63
-1
3
data62
-1
3
data61
-1
3
data60
-1
3
data6
-1
3
data59
-1
3
data58
-1
3
data57
-1
3
data56
-1
3
data55
-1
3
data54
-1
3
data53
-1
3
data52
-1
3
data51
-1
3
data50
-1
3
data5
-1
3
data49
-1
3
data48
-1
3
data47
-1
3
data46
-1
3
data45
-1
3
data44
-1
3
data43
-1
3
data42
-1
3
data41
-1
3
data40
-1
3
data4
-1
3
data39
-1
3
data38
-1
3
data37
-1
3
data36
-1
3
data35
-1
3
data34
-1
3
data33
-1
3
data32
-1
3
data31
-1
3
data30
-1
3
data3
-1
3
data29
-1
3
data28
-1
3
data27
-1
3
data26
-1
3
data25
-1
3
data24
-1
3
data23
-1
3
data22
-1
3
data21
-1
3
data20
-1
3
data2
-1
3
data19
-1
3
data18
-1
3
data17
-1
3
data16
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux|mux_dqc:auto_generated
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux|mux_dqc:auto_generated
}
# macro_sequence

# end
# entity
lpm_counter
# storage
db|cycloneIII_3c120_niosII_video.(255).cnf
db|cycloneIII_3c120_niosII_video.(255).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|lpm_counter.tdf
4f44861b706b94d17d5fb6b22178db9
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
3
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
DEFAULT
PARAMETER_UNKNOWN
DEF
LPM_MODULUS
0
PARAMETER_UNKNOWN
DEF
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_PORT_UPDOWN
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
NOT_GATE_PUSH_BACK
ON
NOT_GATE_PUSH_BACK
USR
CARRY_CNT_EN
SMART
PARAMETER_UNKNOWN
DEF
LABWIDE_SCLR
ON
PARAMETER_UNKNOWN
DEF
USE_NEW_VERSION
TRUE
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
cntr_p9f
PARAMETER_UNKNOWN
USR
}
# used_port {
updown
-1
3
sclr
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
aclr
-1
3
}
# include_file {
alt_counter_stratix.inc
3e1db420f0a6e888a1525f4eff14d5be
dffeea.inc
f11711657cd42ee78437f4349496034
lpm_add_sub.inc
144a73b61081a2a03554ff5acc5e8842
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
lpm_compare.inc
bbd3e8c93afb7320934629e5fb11566
lpm_counter.inc
c5cfeeabc5f2ab60b3453f6abbc42b41
cmpconst.inc
fe4bfdfa5310384231b99c696fe2e348
lpm_counter.tdf
4f44861b706b94d17d5fb6b22178db9
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
lpm_constant.inc
97ffb7e3fef9ce9fce4eff8455d5da5
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_counter:rd_ptr
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_counter:rd_ptr
}
# macro_sequence

# end
# entity
cntr_p9f
# storage
db|cycloneIII_3c120_niosII_video.(256).cnf
db|cycloneIII_3c120_niosII_video.(256).cnf
# case_insensitive
# source_file
db|cntr_p9f.tdf
bd3ab2ebdae34263a62122f78aa6bb
7
# used_port {
updown
-1
3
sclr
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_p9f:auto_generated
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_p9f:auto_generated
}
# macro_sequence

# end
# entity
a_fefifo
# storage
db|cycloneIII_3c120_niosII_video.(257).cnf
db|cycloneIII_3c120_niosII_video.(257).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|a_fefifo.tdf
64ffb8e2dbf329238449855198869d
7
# user_parameter {
LPM_WIDTHAD
3
PARAMETER_UNKNOWN
USR
LPM_NUMWORDS
8
PARAMETER_UNKNOWN
USR
ALLOW_RWCYCLE_WHEN_FULL
OFF
PARAMETER_UNKNOWN
USR
UNDERFLOW_CHECKING
OFF
PARAMETER_UNKNOWN
USR
OVERFLOW_CHECKING
OFF
PARAMETER_UNKNOWN
USR
USEDW_IN_DELAY
0
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
NOTHING
PARAMETER_UNKNOWN
DEF
}
# used_port {
wreq
-1
3
usedw_in2
-1
3
usedw_in1
-1
3
usedw_in0
-1
3
threshold
-1
3
sclr
-1
3
rreq
-1
3
full
-1
3
empty
-1
3
clock
-1
3
aclr
-1
3
}
# include_file {
lpm_compare.inc
bbd3e8c93afb7320934629e5fb11566
lpm_counter.inc
c5cfeeabc5f2ab60b3453f6abbc42b41
a_fefifo.tdf
64ffb8e2dbf329238449855198869d
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|a_fefifo:fifo_state
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|a_fefifo:fifo_state
}
# macro_sequence

# end
# entity
lpm_compare
# storage
db|cycloneIII_3c120_niosII_video.(258).cnf
db|cycloneIII_3c120_niosII_video.(258).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|lpm_compare.tdf
7f90afdaac84b18415393f8f254a42
7
# user_parameter {
lpm_width
3
PARAMETER_UNKNOWN
USR
LPM_REPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
DEF
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CHAIN_SIZE
8
PARAMETER_UNKNOWN
DEF
ONE_INPUT_IS_CONSTANT
YES
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CASCADE_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
CASCADE_CHAIN_LENGTH
2
CASCADE_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
cmpr_vdg
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
datab0
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
aeb
-1
3
datab2
-1
1
datab1
-1
1
}
# include_file {
lpm_compare.tdf
7f90afdaac84b18415393f8f254a42
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
comptree.inc
17f2438ef7f3db194fa362eabd6d61a
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare
}
# macro_sequence

# end
# entity
cmpr_vdg
# storage
db|cycloneIII_3c120_niosII_video.(259).cnf
db|cycloneIII_3c120_niosII_video.(259).cnf
# case_insensitive
# source_file
db|cmpr_vdg.tdf
19ce551aa79d6fb959a821d4effd2de4
7
# used_port {
datab2
-1
3
datab1
-1
3
datab0
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
aeb
-1
3
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare|cmpr_vdg:auto_generated
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare|cmpr_vdg:auto_generated
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare|cmpr_vdg:auto_generated
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare|cmpr_vdg:auto_generated
}
# macro_sequence

# end
# entity
lpm_compare
# storage
db|cycloneIII_3c120_niosII_video.(260).cnf
db|cycloneIII_3c120_niosII_video.(260).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|lpm_compare.tdf
7f90afdaac84b18415393f8f254a42
7
# user_parameter {
lpm_width
3
PARAMETER_UNKNOWN
USR
LPM_REPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
DEF
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CHAIN_SIZE
8
PARAMETER_UNKNOWN
DEF
ONE_INPUT_IS_CONSTANT
YES
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CASCADE_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
CASCADE_CHAIN_LENGTH
2
CASCADE_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
cmpr_vdg
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
aeb
-1
3
datab2
-1
2
datab1
-1
2
datab0
-1
2
}
# include_file {
lpm_compare.tdf
7f90afdaac84b18415393f8f254a42
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
comptree.inc
17f2438ef7f3db194fa362eabd6d61a
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare
}
# macro_sequence

# end
# entity
jtag_uart_scfifo_r
# storage
db|cycloneIII_3c120_niosII_video.(261).cnf
db|cycloneIII_3c120_niosII_video.(261).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
jtag_uart.v
d9121b8934e8769f28cdc38b9433ca79
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
alt_jtag_atlantic
# storage
db|cycloneIII_3c120_niosII_video.(262).cnf
db|cycloneIII_3c120_niosII_video.(262).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|alt_jtag_atlantic.v
d86551e05817d27f31e31fe2c53f393e
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
INSTANCE_ID
0
PARAMETER_SIGNED_DEC
USR
SLD_NODE_INFO
00001100000000000110111000000000
PARAMETER_UNSIGNED_BIN
DEF
SLD_AUTO_INSTANCE_INDEX
YES
PARAMETER_STRING
USR
LOG2_TXFIFO_DEPTH
3
PARAMETER_SIGNED_DEC
USR
LOG2_RXFIFO_DEPTH
3
PARAMETER_SIGNED_DEC
USR
RESERVED
0
PARAMETER_SIGNED_DEC
DEF
DATA_WIDTH
8
PARAMETER_SIGNED_DEC
DEF
NODE_IR_WIDTH
1
PARAMETER_SIGNED_DEC
DEF
SCAN_LENGTH
11
PARAMETER_SIGNED_DEC
DEF
}
# include_file {
alt_jtag_atlantic.v
d86551e05817d27f31e31fe2c53f393e
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
lcd_32_to_8_bits_dfa_in_arbitrator
# storage
db|cycloneIII_3c120_niosII_video.(263).cnf
db|cycloneIII_3c120_niosII_video.(263).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cycloneiii_3c120_niosii_video_sopc.v
63dd20f59eccc698837c211655150b3
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|lcd_32_to_8_bits_dfa_in_arbitrator:the_lcd_32_to_8_bits_dfa_in
}
# macro_sequence

# end
# entity
lcd_32_to_8_bits_dfa_out_arbitrator
# storage
db|cycloneIII_3c120_niosII_video.(264).cnf
db|cycloneIII_3c120_niosII_video.(264).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cycloneiii_3c120_niosii_video_sopc.v
63dd20f59eccc698837c211655150b3
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|lcd_32_to_8_bits_dfa_out_arbitrator:the_lcd_32_to_8_bits_dfa_out
}
# macro_sequence

# end
# entity
lcd_32_to_8_bits_dfa
# storage
db|cycloneIII_3c120_niosII_video.(265).cnf
db|cycloneIII_3c120_niosII_video.(265).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
lcd_32_to_8_bits_dfa.v
62b6c271ff0a1f643b219f48a07a65
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|lcd_32_to_8_bits_dfa:the_lcd_32_to_8_bits_dfa
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
lcd_64_to_32_bits_dfa_in_arbitrator
# storage
db|cycloneIII_3c120_niosII_video.(266).cnf
db|cycloneIII_3c120_niosII_video.(266).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cycloneiii_3c120_niosii_video_sopc.v
63dd20f59eccc698837c211655150b3
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|lcd_64_to_32_bits_dfa_in_arbitrator:the_lcd_64_to_32_bits_dfa_in
}
# macro_sequence

# end
# entity
lcd_64_to_32_bits_dfa_out_arbitrator
# storage
db|cycloneIII_3c120_niosII_video.(267).cnf
db|cycloneIII_3c120_niosII_video.(267).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cycloneiii_3c120_niosii_video_sopc.v
63dd20f59eccc698837c211655150b3
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|lcd_64_to_32_bits_dfa_out_arbitrator:the_lcd_64_to_32_bits_dfa_out
}
# macro_sequence

# end
# entity
lcd_64_to_32_bits_dfa
# storage
db|cycloneIII_3c120_niosII_video.(268).cnf
db|cycloneIII_3c120_niosII_video.(268).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
lcd_64_to_32_bits_dfa.v
cb66fd9314dfb77dedbe19cab429c821
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|lcd_64_to_32_bits_dfa:the_lcd_64_to_32_bits_dfa
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
lcd_i2c_en_s1_arbitrator
# storage
db|cycloneIII_3c120_niosII_video.(269).cnf
db|cycloneIII_3c120_niosII_video.(269).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cycloneiii_3c120_niosii_video_sopc.v
63dd20f59eccc698837c211655150b3
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|lcd_i2c_en_s1_arbitrator:the_lcd_i2c_en_s1
}
# macro_sequence

# end
# entity
lcd_i2c_en
# storage
db|cycloneIII_3c120_niosII_video.(270).cnf
db|cycloneIII_3c120_niosII_video.(270).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
lcd_i2c_en.v
7c2945137337954e8e5837bf34a8a5
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|lcd_i2c_en:the_lcd_i2c_en
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
lcd_i2c_scl_s1_arbitrator
# storage
db|cycloneIII_3c120_niosII_video.(271).cnf
db|cycloneIII_3c120_niosII_video.(271).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cycloneiii_3c120_niosii_video_sopc.v
63dd20f59eccc698837c211655150b3
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|lcd_i2c_scl_s1_arbitrator:the_lcd_i2c_scl_s1
}
# macro_sequence

# end
# entity
lcd_i2c_scl
# storage
db|cycloneIII_3c120_niosII_video.(272).cnf
db|cycloneIII_3c120_niosII_video.(272).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
lcd_i2c_scl.v
68fb6059e282dfd04dd7db4b28f493ac
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|lcd_i2c_scl:the_lcd_i2c_scl
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
lcd_i2c_sdat_s1_arbitrator
# storage
db|cycloneIII_3c120_niosII_video.(273).cnf
db|cycloneIII_3c120_niosII_video.(273).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cycloneiii_3c120_niosii_video_sopc.v
63dd20f59eccc698837c211655150b3
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|lcd_i2c_sdat_s1_arbitrator:the_lcd_i2c_sdat_s1
}
# macro_sequence

# end
# entity
lcd_i2c_sdat
# storage
db|cycloneIII_3c120_niosII_video.(274).cnf
db|cycloneIII_3c120_niosII_video.(274).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
lcd_i2c_sdat.v
e22ae57ce6a8a37d32ed70b18587c1
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|lcd_i2c_sdat:the_lcd_i2c_sdat
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
lcd_pixel_converter_in_arbitrator
# storage
db|cycloneIII_3c120_niosII_video.(275).cnf
db|cycloneIII_3c120_niosII_video.(275).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cycloneiii_3c120_niosii_video_sopc.v
63dd20f59eccc698837c211655150b3
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|lcd_pixel_converter_in_arbitrator:the_lcd_pixel_converter_in
}
# macro_sequence

# end
# entity
lcd_pixel_converter_out_arbitrator
# storage
db|cycloneIII_3c120_niosII_video.(276).cnf
db|cycloneIII_3c120_niosII_video.(276).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cycloneiii_3c120_niosii_video_sopc.v
63dd20f59eccc698837c211655150b3
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|lcd_pixel_converter_out_arbitrator:the_lcd_pixel_converter_out
}
# macro_sequence

# end
# entity
lcd_pixel_converter
# storage
db|cycloneIII_3c120_niosII_video.(277).cnf
db|cycloneIII_3c120_niosII_video.(277).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
lcd_pixel_converter.v
d454bd8241dfd0fd5185da7524cda447
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|lcd_pixel_converter:the_lcd_pixel_converter
}
# macro_sequence

# end
# entity
altera_avalon_pixel_converter
# storage
db|cycloneIII_3c120_niosII_video.(278).cnf
db|cycloneIII_3c120_niosII_video.(278).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
c:|altera|11.0|ip|altera|sopc_builder_ip|altera_avalon_pixel_converter|altera_avalon_pixel_converter.v
8e7e82fc9c66eee8caec091d8c17a93
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
SOURCE_SYMBOLS_PER_BEAT
3
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|lcd_pixel_converter:the_lcd_pixel_converter|altera_avalon_pixel_converter:lcd_pixel_converter
}
# macro_sequence

# end
# entity
lcd_pixel_fifo_in_arbitrator
# storage
db|cycloneIII_3c120_niosII_video.(279).cnf
db|cycloneIII_3c120_niosII_video.(279).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cycloneiii_3c120_niosii_video_sopc.v
63dd20f59eccc698837c211655150b3
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|lcd_pixel_fifo_in_arbitrator:the_lcd_pixel_fifo_in
}
# macro_sequence

# end
# entity
lcd_pixel_fifo_out_arbitrator
# storage
db|cycloneIII_3c120_niosII_video.(280).cnf
db|cycloneIII_3c120_niosII_video.(280).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cycloneiii_3c120_niosii_video_sopc.v
63dd20f59eccc698837c211655150b3
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|lcd_pixel_fifo_out_arbitrator:the_lcd_pixel_fifo_out
}
# macro_sequence

# end
# entity
lcd_pixel_fifo
# storage
db|cycloneIII_3c120_niosII_video.(281).cnf
db|cycloneIII_3c120_niosII_video.(281).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
lcd_pixel_fifo.v
91362dcbe68ada8835fac2c848c6995
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|lcd_pixel_fifo:the_lcd_pixel_fifo
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
lcd_pixel_fifo_dcfifo_with_controls
# storage
db|cycloneIII_3c120_niosII_video.(282).cnf
db|cycloneIII_3c120_niosII_video.(282).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
lcd_pixel_fifo.v
91362dcbe68ada8835fac2c848c6995
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
lcd_pixel_fifo_dual_clock_fifo
# storage
db|cycloneIII_3c120_niosII_video.(283).cnf
db|cycloneIII_3c120_niosII_video.(283).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
lcd_pixel_fifo.v
91362dcbe68ada8835fac2c848c6995
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
dcfifo
# storage
db|cycloneIII_3c120_niosII_video.(284).cnf
db|cycloneIII_3c120_niosII_video.(284).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|dcfifo.tdf
27d554629393f1cfc78a2c3ccb14777
7
# user_parameter {
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
69
PARAMETER_SIGNED_DEC
USR
LPM_NUMWORDS
128
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHU
7
PARAMETER_SIGNED_DEC
USR
LPM_SHOWAHEAD
OFF
PARAMETER_UNKNOWN
USR
UNDERFLOW_CHECKING
ON
PARAMETER_UNKNOWN
USR
OVERFLOW_CHECKING
ON
PARAMETER_UNKNOWN
USR
USE_EAB
ON
PARAMETER_UNKNOWN
USR
ADD_RAM_OUTPUT_REGISTER
OFF
PARAMETER_UNKNOWN
DEF
DELAY_RDUSEDW
1
PARAMETER_UNKNOWN
DEF
DELAY_WRUSEDW
1
PARAMETER_UNKNOWN
DEF
RDSYNC_DELAYPIPE
4
PARAMETER_SIGNED_DEC
USR
WRSYNC_DELAYPIPE
4
PARAMETER_SIGNED_DEC
USR
CLOCKS_ARE_SYNCHRONIZED
FALSE
PARAMETER_UNKNOWN
DEF
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
ADD_USEDW_MSB_BIT
OFF
PARAMETER_UNKNOWN
DEF
WRITE_ACLR_SYNCH
OFF
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
dcfifo_tpg1
PARAMETER_UNKNOWN
USR
}
# used_port {
wrusedw
-1
3
wrreq
-1
3
wrfull
-1
3
wrclk
-1
3
rdreq
-1
3
rdempty
-1
3
rdclk
-1
3
q
-1
3
data
-1
3
aclr
-1
3
}
# include_file {
lpm_add_sub.inc
144a73b61081a2a03554ff5acc5e8842
dcfifo.tdf
27d554629393f1cfc78a2c3ccb14777
lpm_compare.inc
bbd3e8c93afb7320934629e5fb11566
alt_sync_fifo.inc
a019bef5b1e7379dfab915daa2a6c4
a_graycounter.inc
c8eabdd6f8e7d384595a15fec505aa8
lpm_counter.inc
c5cfeeabc5f2ab60b3453f6abbc42b41
a_fefifo.inc
5a44f50e786a1d286adceb22796b9f
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
a_gray2bin.inc
7e4b761bbeb1a382a47a2f89c3e13e
altsyncram_fifo.inc
4b2b21790828dd59a04a16f08af58b
dffpipe.inc
5471cd80ee441dd293deca0963c9aa0
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo
}
# macro_sequence

# end
# entity
dcfifo_tpg1
# storage
db|cycloneIII_3c120_niosII_video.(285).cnf
db|cycloneIII_3c120_niosII_video.(285).cnf
# case_insensitive
# source_file
db|dcfifo_tpg1.tdf
71111d12c7d45151d53dc13cf727ad7
7
# used_port {
wrusedw6
-1
3
wrusedw5
-1
3
wrusedw4
-1
3
wrusedw3
-1
3
wrusedw2
-1
3
wrusedw1
-1
3
wrusedw0
-1
3
wrreq
-1
3
wrfull
-1
3
wrclk
-1
3
rdreq
-1
3
rdempty
-1
3
rdclk
-1
3
q9
-1
3
q8
-1
3
q7
-1
3
q68
-1
3
q67
-1
3
q66
-1
3
q65
-1
3
q64
-1
3
q63
-1
3
q62
-1
3
q61
-1
3
q60
-1
3
q6
-1
3
q59
-1
3
q58
-1
3
q57
-1
3
q56
-1
3
q55
-1
3
q54
-1
3
q53
-1
3
q52
-1
3
q51
-1
3
q50
-1
3
q5
-1
3
q49
-1
3
q48
-1
3
q47
-1
3
q46
-1
3
q45
-1
3
q44
-1
3
q43
-1
3
q42
-1
3
q41
-1
3
q40
-1
3
q4
-1
3
q39
-1
3
q38
-1
3
q37
-1
3
q36
-1
3
q35
-1
3
q34
-1
3
q33
-1
3
q32
-1
3
q31
-1
3
q30
-1
3
q3
-1
3
q29
-1
3
q28
-1
3
q27
-1
3
q26
-1
3
q25
-1
3
q24
-1
3
q23
-1
3
q22
-1
3
q21
-1
3
q20
-1
3
q2
-1
3
q19
-1
3
q18
-1
3
q17
-1
3
q16
-1
3
q15
-1
3
q14
-1
3
q13
-1
3
q12
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data68
-1
3
data67
-1
3
data66
-1
3
data65
-1
3
data64
-1
3
data63
-1
3
data62
-1
3
data61
-1
3
data60
-1
3
data6
-1
3
data59
-1
3
data58
-1
3
data57
-1
3
data56
-1
3
data55
-1
3
data54
-1
3
data53
-1
3
data52
-1
3
data51
-1
3
data50
-1
3
data5
-1
3
data49
-1
3
data48
-1
3
data47
-1
3
data46
-1
3
data45
-1
3
data44
-1
3
data43
-1
3
data42
-1
3
data41
-1
3
data40
-1
3
data4
-1
3
data39
-1
3
data38
-1
3
data37
-1
3
data36
-1
3
data35
-1
3
data34
-1
3
data33
-1
3
data32
-1
3
data31
-1
3
data30
-1
3
data3
-1
3
data29
-1
3
data28
-1
3
data27
-1
3
data26
-1
3
data25
-1
3
data24
-1
3
data23
-1
3
data22
-1
3
data21
-1
3
data20
-1
3
data2
-1
3
data19
-1
3
data18
-1
3
data17
-1
3
data16
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
aclr
-1
3
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_tpg1:auto_generated
}
# macro_sequence

# end
# entity
a_gray2bin_kfb
# storage
db|cycloneIII_3c120_niosII_video.(286).cnf
db|cycloneIII_3c120_niosII_video.(286).cnf
# case_insensitive
# source_file
db|a_gray2bin_kfb.tdf
f6f8ae2c427efc3eb5edc14fbb7d6d5
7
# used_port {
gray7
-1
3
gray6
-1
3
gray5
-1
3
gray4
-1
3
gray3
-1
3
gray2
-1
3
gray1
-1
3
gray0
-1
3
bin7
-1
3
bin6
-1
3
bin5
-1
3
bin4
-1
3
bin3
-1
3
bin2
-1
3
bin1
-1
3
bin0
-1
3
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_tpg1:auto_generated|a_gray2bin_kfb:wrptr_g_gray2bin
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_tpg1:auto_generated|a_gray2bin_kfb:ws_dgrp_gray2bin
}
# macro_sequence

# end
# entity
a_graycounter_j47
# storage
db|cycloneIII_3c120_niosII_video.(287).cnf
db|cycloneIII_3c120_niosII_video.(287).cnf
# case_insensitive
# source_file
db|a_graycounter_j47.tdf
43fff6befdcf8c7e574da52014449
7
# used_port {
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_tpg1:auto_generated|a_graycounter_j47:rdptr_g1p
}
# macro_sequence

# end
# entity
a_graycounter_fic
# storage
db|cycloneIII_3c120_niosII_video.(288).cnf
db|cycloneIII_3c120_niosII_video.(288).cnf
# case_insensitive
# source_file
db|a_graycounter_fic.tdf
bcce6870e4c1f2fbc7994d9654f830b
7
# used_port {
cnt_en
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_tpg1:auto_generated|a_graycounter_fic:wrptr_g1p
}
# macro_sequence

# end
# entity
a_graycounter_gic
# storage
db|cycloneIII_3c120_niosII_video.(289).cnf
db|cycloneIII_3c120_niosII_video.(289).cnf
# case_insensitive
# source_file
db|a_graycounter_gic.tdf
1471cb99d295d10be81d0c9ceb532a
7
# used_port {
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_tpg1:auto_generated|a_graycounter_gic:wrptr_gp
}
# macro_sequence

# end
# entity
altsyncram_1j31
# storage
db|cycloneIII_3c120_niosII_video.(290).cnf
db|cycloneIII_3c120_niosII_video.(290).cnf
# case_insensitive
# source_file
db|altsyncram_1j31.tdf
7c62e558b71124d1c92c6e7c493ce83
7
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b68
-1
3
q_b67
-1
3
q_b66
-1
3
q_b65
-1
3
q_b64
-1
3
q_b63
-1
3
q_b62
-1
3
q_b61
-1
3
q_b60
-1
3
q_b6
-1
3
q_b59
-1
3
q_b58
-1
3
q_b57
-1
3
q_b56
-1
3
q_b55
-1
3
q_b54
-1
3
q_b53
-1
3
q_b52
-1
3
q_b51
-1
3
q_b50
-1
3
q_b5
-1
3
q_b49
-1
3
q_b48
-1
3
q_b47
-1
3
q_b46
-1
3
q_b45
-1
3
q_b44
-1
3
q_b43
-1
3
q_b42
-1
3
q_b41
-1
3
q_b40
-1
3
q_b4
-1
3
q_b39
-1
3
q_b38
-1
3
q_b37
-1
3
q_b36
-1
3
q_b35
-1
3
q_b34
-1
3
q_b33
-1
3
q_b32
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a68
-1
3
data_a67
-1
3
data_a66
-1
3
data_a65
-1
3
data_a64
-1
3
data_a63
-1
3
data_a62
-1
3
data_a61
-1
3
data_a60
-1
3
data_a6
-1
3
data_a59
-1
3
data_a58
-1
3
data_a57
-1
3
data_a56
-1
3
data_a55
-1
3
data_a54
-1
3
data_a53
-1
3
data_a52
-1
3
data_a51
-1
3
data_a50
-1
3
data_a5
-1
3
data_a49
-1
3
data_a48
-1
3
data_a47
-1
3
data_a46
-1
3
data_a45
-1
3
data_a44
-1
3
data_a43
-1
3
data_a42
-1
3
data_a41
-1
3
data_a40
-1
3
data_a4
-1
3
data_a39
-1
3
data_a38
-1
3
data_a37
-1
3
data_a36
-1
3
data_a35
-1
3
data_a34
-1
3
data_a33
-1
3
data_a32
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clocken1
-1
3
clock1
-1
3
clock0
-1
3
addressstall_b
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
aclr1
-1
3
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_tpg1:auto_generated|altsyncram_1j31:fifo_ram
}
# macro_sequence

# end
# entity
alt_synch_pipe_jkd
# storage
db|cycloneIII_3c120_niosII_video.(291).cnf
db|cycloneIII_3c120_niosII_video.(291).cnf
# case_insensitive
# source_file
db|alt_synch_pipe_jkd.tdf
8d5fcbdab4293df746825074f722b4b2
7
# used_port {
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
d7
-1
3
d6
-1
3
d5
-1
3
d4
-1
3
d3
-1
3
d2
-1
3
d1
-1
3
d0
-1
3
clrn
-1
3
clock
-1
3
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_tpg1:auto_generated|alt_synch_pipe_jkd:rs_dgwp
}
# macro_sequence

# end
# entity
dffpipe_jd9
# storage
db|cycloneIII_3c120_niosII_video.(292).cnf
db|cycloneIII_3c120_niosII_video.(292).cnf
# case_insensitive
# source_file
db|dffpipe_jd9.tdf
7d8c780eceb7e87da5d8fc608ae95
7
# used_port {
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
d7
-1
3
d6
-1
3
d5
-1
3
d4
-1
3
d3
-1
3
d2
-1
3
d1
-1
3
d0
-1
3
clrn
-1
3
clock
-1
3
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_tpg1:auto_generated|alt_synch_pipe_jkd:rs_dgwp|dffpipe_jd9:dffpipe15
}
# macro_sequence

# end
# entity
dffpipe_kd9
# storage
db|cycloneIII_3c120_niosII_video.(293).cnf
db|cycloneIII_3c120_niosII_video.(293).cnf
# case_insensitive
# source_file
db|dffpipe_kd9.tdf
986157281bff1a1bf70773341af8a0
7
# used_port {
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
d7
-1
3
d6
-1
3
d5
-1
3
d4
-1
3
d3
-1
3
d2
-1
3
d1
-1
3
d0
-1
3
clrn
-1
3
clock
-1
3
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_tpg1:auto_generated|dffpipe_kd9:ws_brp
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_tpg1:auto_generated|dffpipe_kd9:ws_bwp
}
# macro_sequence

# end
# entity
alt_synch_pipe_kkd
# storage
db|cycloneIII_3c120_niosII_video.(294).cnf
db|cycloneIII_3c120_niosII_video.(294).cnf
# case_insensitive
# source_file
db|alt_synch_pipe_kkd.tdf
12c48f11ee9c4f1b0b2cc95348ba6ee
7
# used_port {
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
d7
-1
3
d6
-1
3
d5
-1
3
d4
-1
3
d3
-1
3
d2
-1
3
d1
-1
3
d0
-1
3
clrn
-1
3
clock
-1
3
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_tpg1:auto_generated|alt_synch_pipe_kkd:ws_dgrp
}
# macro_sequence

# end
# entity
dffpipe_ld9
# storage
db|cycloneIII_3c120_niosII_video.(295).cnf
db|cycloneIII_3c120_niosII_video.(295).cnf
# case_insensitive
# source_file
db|dffpipe_ld9.tdf
26ee59e311c5f36a8f843fa6535fbebe
7
# used_port {
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
d7
-1
3
d6
-1
3
d5
-1
3
d4
-1
3
d3
-1
3
d2
-1
3
d1
-1
3
d0
-1
3
clrn
-1
3
clock
-1
3
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_tpg1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_ld9:dffpipe19
}
# macro_sequence

# end
# entity
cmpr_556
# storage
db|cycloneIII_3c120_niosII_video.(296).cnf
db|cycloneIII_3c120_niosII_video.(296).cnf
# case_insensitive
# source_file
db|cmpr_556.tdf
27a51cc359e34c8d2cfb24aed15bef3
7
# used_port {
datab7
-1
3
datab6
-1
3
datab5
-1
3
datab4
-1
3
datab3
-1
3
datab2
-1
3
datab1
-1
3
datab0
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
aeb
-1
3
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_tpg1:auto_generated|cmpr_556:rdempty_eq_comp
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_tpg1:auto_generated|cmpr_556:wrfull_eq_comp
}
# macro_sequence

# end
# entity
lcd_sgdma_csr_arbitrator
# storage
db|cycloneIII_3c120_niosII_video.(297).cnf
db|cycloneIII_3c120_niosII_video.(297).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cycloneiii_3c120_niosii_video_sopc.v
63dd20f59eccc698837c211655150b3
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|lcd_sgdma_csr_arbitrator:the_lcd_sgdma_csr
}
# macro_sequence

# end
# entity
lcd_sgdma_descriptor_read_arbitrator
# storage
db|cycloneIII_3c120_niosII_video.(298).cnf
db|cycloneIII_3c120_niosII_video.(298).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cycloneiii_3c120_niosii_video_sopc.v
63dd20f59eccc698837c211655150b3
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|lcd_sgdma_descriptor_read_arbitrator:the_lcd_sgdma_descriptor_read
}
# macro_sequence

# end
# entity
selecto_nrdv_lcd_sgdma_descriptor_read_1_ddr2_sdram_s1_fifo_module
# storage
db|cycloneIII_3c120_niosII_video.(299).cnf
db|cycloneIII_3c120_niosII_video.(299).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cycloneiii_3c120_niosii_video_sopc.v
63dd20f59eccc698837c211655150b3
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|lcd_sgdma_descriptor_read_arbitrator:the_lcd_sgdma_descriptor_read|selecto_nrdv_lcd_sgdma_descriptor_read_1_ddr2_sdram_s1_fifo_module:selecto_nrdv_lcd_sgdma_descriptor_read_1_ddr2_sdram_s1_fifo
}
# macro_sequence

# end
# entity
lcd_sgdma_descriptor_write_arbitrator
# storage
db|cycloneIII_3c120_niosII_video.(300).cnf
db|cycloneIII_3c120_niosII_video.(300).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cycloneiii_3c120_niosii_video_sopc.v
63dd20f59eccc698837c211655150b3
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|lcd_sgdma_descriptor_write_arbitrator:the_lcd_sgdma_descriptor_write
}
# macro_sequence

# end
# entity
lcd_sgdma_m_read_arbitrator
# storage
db|cycloneIII_3c120_niosII_video.(301).cnf
db|cycloneIII_3c120_niosII_video.(301).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cycloneiii_3c120_niosii_video_sopc.v
63dd20f59eccc698837c211655150b3
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|lcd_sgdma_m_read_arbitrator:the_lcd_sgdma_m_read
}
# macro_sequence

# end
# entity
lcd_sgdma_out_arbitrator
# storage
db|cycloneIII_3c120_niosII_video.(302).cnf
db|cycloneIII_3c120_niosII_video.(302).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cycloneiii_3c120_niosii_video_sopc.v
63dd20f59eccc698837c211655150b3
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|lcd_sgdma_out_arbitrator:the_lcd_sgdma_out
}
# macro_sequence

# end
# entity
lcd_sgdma
# storage
db|cycloneIII_3c120_niosII_video.(303).cnf
db|cycloneIII_3c120_niosII_video.(303).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
lcd_sgdma.v
60869e3d4d478387f4dfa592beef09b
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|lcd_sgdma:the_lcd_sgdma
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
lcd_sgdma_chain
# storage
db|cycloneIII_3c120_niosII_video.(304).cnf
db|cycloneIII_3c120_niosII_video.(304).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
lcd_sgdma.v
60869e3d4d478387f4dfa592beef09b
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
control_status_slave_which_resides_within_lcd_sgdma
# storage
db|cycloneIII_3c120_niosII_video.(305).cnf
db|cycloneIII_3c120_niosII_video.(305).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
lcd_sgdma.v
60869e3d4d478387f4dfa592beef09b
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|control_status_slave_which_resides_within_lcd_sgdma:the_control_status_slave_which_resides_within_lcd_sgdma
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
descriptor_read_which_resides_within_lcd_sgdma
# storage
db|cycloneIII_3c120_niosII_video.(306).cnf
db|cycloneIII_3c120_niosII_video.(306).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
lcd_sgdma.v
60869e3d4d478387f4dfa592beef09b
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo
# storage
db|cycloneIII_3c120_niosII_video.(307).cnf
db|cycloneIII_3c120_niosII_video.(307).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
lcd_sgdma.v
60869e3d4d478387f4dfa592beef09b
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
scfifo
# storage
db|cycloneIII_3c120_niosII_video.(308).cnf
db|cycloneIII_3c120_niosII_video.(308).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|scfifo.tdf
892513e141f296ca2a061c832e0b073
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
lpm_width
7
PARAMETER_SIGNED_DEC
USR
LPM_NUMWORDS
2
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHU
1
PARAMETER_SIGNED_DEC
USR
LPM_SHOWAHEAD
OFF
PARAMETER_UNKNOWN
USR
UNDERFLOW_CHECKING
ON
PARAMETER_UNKNOWN
USR
OVERFLOW_CHECKING
ON
PARAMETER_UNKNOWN
USR
ALLOW_RWCYCLE_WHEN_FULL
OFF
PARAMETER_UNKNOWN
DEF
ADD_RAM_OUTPUT_REGISTER
ON
PARAMETER_UNKNOWN
USR
ALMOST_FULL_VALUE
0
PARAMETER_UNKNOWN
DEF
ALMOST_EMPTY_VALUE
0
PARAMETER_UNKNOWN
DEF
USE_EAB
OFF
PARAMETER_UNKNOWN
USR
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
NOTHING
PARAMETER_UNKNOWN
DEF
}
# used_port {
wrreq
-1
3
rdreq
-1
3
q
-1
3
full
-1
3
empty
-1
3
data
-1
3
clock
-1
3
aclr
-1
3
}
# include_file {
a_fffifo.inc
aa34dd3c645beefc31a3e4ef186db4
a_f2fifo.inc
cebe3836bad826c95e765f77477e8a8b
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
a_i2fifo.inc
bfe272f05af0cf849bd8b4748efceffe
a_dpfifo.inc
37c2d0bb70d5a3f83a4aa09e62c75080
scfifo.tdf
892513e141f296ca2a061c832e0b073
a_regfifo.inc
8b2977668c8752c10a1f1977c9b9ee6
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo_controlbitsfifo
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo_controlbitsfifo
}
# macro_sequence

# end
# entity
a_fffifo
# storage
db|cycloneIII_3c120_niosII_video.(309).cnf
db|cycloneIII_3c120_niosII_video.(309).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|a_fffifo.tdf
c51524b2abd86708dc7aed6abd748c7
7
# user_parameter {
LPM_WIDTH
7
PARAMETER_UNKNOWN
USR
LPM_NUMWORDS
2
PARAMETER_UNKNOWN
USR
LPM_SHOWAHEAD
OFF
PARAMETER_UNKNOWN
USR
UNDERFLOW_CHECKING
ON
PARAMETER_UNKNOWN
USR
OVERFLOW_CHECKING
ON
PARAMETER_UNKNOWN
USR
ALLOW_RWCYCLE_WHEN_FULL
OFF
PARAMETER_UNKNOWN
USR
}
# used_port {
wreq
-1
3
usedw0
-1
3
sclr
-1
3
rreq
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
full
-1
3
empty
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
clock
-1
3
aclr
-1
3
}
# include_file {
lpm_compare.inc
bbd3e8c93afb7320934629e5fb11566
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
lpm_counter.inc
c5cfeeabc5f2ab60b3453f6abbc42b41
a_fefifo.inc
5a44f50e786a1d286adceb22796b9f
a_fffifo.tdf
c51524b2abd86708dc7aed6abd748c7
lpm_ff.inc
5b1f18ec4f969a147b22e8c42bf962ac
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo
}
# macro_sequence

# end
# entity
lpm_ff
# storage
db|cycloneIII_3c120_niosII_video.(310).cnf
db|cycloneIII_3c120_niosII_video.(310).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|lpm_ff.tdf
899aa4439b601c3ade3898ee8d57d882
7
# user_parameter {
LPM_WIDTH
7
PARAMETER_UNKNOWN
USR
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_FFTYPE
DFF
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
NOTHING
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
enable
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
clock
-1
3
aclr
-1
3
}
# include_file {
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
lpm_constant.inc
97ffb7e3fef9ce9fce4eff8455d5da5
lpm_ff.tdf
899aa4439b601c3ade3898ee8d57d882
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_ff:output_buffer
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_ff:output_buffer
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_ff:output_buffer
}
# macro_sequence

# end
# entity
lpm_mux
# storage
db|cycloneIII_3c120_niosII_video.(311).cnf
db|cycloneIII_3c120_niosII_video.(311).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|lpm_mux.tdf
767943ce7c37bd9f83bbeeb83aede4b
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
7
PARAMETER_UNKNOWN
USR
LPM_SIZE
2
PARAMETER_UNKNOWN
USR
LPM_WIDTHS
1
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
mux_4qc
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
}
# used_port {
sel0
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result1
-1
3
result0
-1
3
data1_6
-1
3
data1_5
-1
3
data1_4
-1
3
data1_3
-1
3
data1_2
-1
3
data1_1
-1
3
data1_0
-1
3
data0_6
-1
3
data0_5
-1
3
data0_4
-1
3
data0_3
-1
3
data0_2
-1
3
data0_1
-1
3
data0_0
-1
3
}
# include_file {
muxlut.inc
301e88484af1e8d67bcd099bb975882
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
lpm_mux.tdf
767943ce7c37bd9f83bbeeb83aede4b
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux
}
# macro_sequence

# end
# entity
mux_4qc
# storage
db|cycloneIII_3c120_niosII_video.(312).cnf
db|cycloneIII_3c120_niosII_video.(312).cnf
# case_insensitive
# source_file
db|mux_4qc.tdf
c8f26aefd2b758f12ad62e46f6ff95aa
7
# used_port {
sel0
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result1
-1
3
result0
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data2
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux|mux_4qc:auto_generated
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux|mux_4qc:auto_generated
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux|mux_4qc:auto_generated
}
# macro_sequence

# end
# entity
lpm_counter
# storage
db|cycloneIII_3c120_niosII_video.(313).cnf
db|cycloneIII_3c120_niosII_video.(313).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|lpm_counter.tdf
4f44861b706b94d17d5fb6b22178db9
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
1
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
DEFAULT
PARAMETER_UNKNOWN
DEF
LPM_MODULUS
0
PARAMETER_UNKNOWN
DEF
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_PORT_UPDOWN
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
NOT_GATE_PUSH_BACK
ON
NOT_GATE_PUSH_BACK
USR
CARRY_CNT_EN
SMART
PARAMETER_UNKNOWN
DEF
LABWIDE_SCLR
ON
PARAMETER_UNKNOWN
DEF
USE_NEW_VERSION
TRUE
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
cntr_n9f
PARAMETER_UNKNOWN
USR
}
# used_port {
updown
-1
3
sclr
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
aclr
-1
3
}
# include_file {
alt_counter_stratix.inc
3e1db420f0a6e888a1525f4eff14d5be
dffeea.inc
f11711657cd42ee78437f4349496034
lpm_add_sub.inc
144a73b61081a2a03554ff5acc5e8842
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
lpm_compare.inc
bbd3e8c93afb7320934629e5fb11566
lpm_counter.inc
c5cfeeabc5f2ab60b3453f6abbc42b41
cmpconst.inc
fe4bfdfa5310384231b99c696fe2e348
lpm_counter.tdf
4f44861b706b94d17d5fb6b22178db9
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
lpm_constant.inc
97ffb7e3fef9ce9fce4eff8455d5da5
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_counter:rd_ptr
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_counter:rd_ptr
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_counter:rd_ptr
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_counter:rd_ptr
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_counter:rd_ptr
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_counter:rd_ptr
}
# macro_sequence

# end
# entity
cntr_n9f
# storage
db|cycloneIII_3c120_niosII_video.(314).cnf
db|cycloneIII_3c120_niosII_video.(314).cnf
# case_insensitive
# source_file
db|cntr_n9f.tdf
718a60b5b2e63b613a3211893d086f6
7
# used_port {
updown
-1
3
sclr
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_n9f:auto_generated
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_n9f:auto_generated
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_n9f:auto_generated
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_n9f:auto_generated
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_n9f:auto_generated
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_n9f:auto_generated
}
# macro_sequence

# end
# entity
a_fefifo
# storage
db|cycloneIII_3c120_niosII_video.(315).cnf
db|cycloneIII_3c120_niosII_video.(315).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|a_fefifo.tdf
64ffb8e2dbf329238449855198869d
7
# user_parameter {
LPM_WIDTHAD
1
PARAMETER_UNKNOWN
USR
LPM_NUMWORDS
2
PARAMETER_UNKNOWN
USR
ALLOW_RWCYCLE_WHEN_FULL
OFF
PARAMETER_UNKNOWN
USR
UNDERFLOW_CHECKING
ON
PARAMETER_UNKNOWN
USR
OVERFLOW_CHECKING
ON
PARAMETER_UNKNOWN
USR
USEDW_IN_DELAY
0
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
NOTHING
PARAMETER_UNKNOWN
DEF
}
# used_port {
wreq
-1
3
usedw_in0
-1
3
threshold
-1
3
sclr
-1
3
rreq
-1
3
full
-1
3
empty
-1
3
clock
-1
3
aclr
-1
3
}
# include_file {
lpm_compare.inc
bbd3e8c93afb7320934629e5fb11566
lpm_counter.inc
c5cfeeabc5f2ab60b3453f6abbc42b41
a_fefifo.tdf
64ffb8e2dbf329238449855198869d
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|a_fefifo:fifo_state
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|a_fefifo:fifo_state
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|a_fefifo:fifo_state
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|a_fefifo:fifo_state
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|a_fefifo:fifo_state
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|a_fefifo:fifo_state
}
# macro_sequence

# end
# entity
lpm_compare
# storage
db|cycloneIII_3c120_niosII_video.(316).cnf
db|cycloneIII_3c120_niosII_video.(316).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|lpm_compare.tdf
7f90afdaac84b18415393f8f254a42
7
# user_parameter {
lpm_width
1
PARAMETER_UNKNOWN
USR
LPM_REPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
DEF
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CHAIN_SIZE
8
PARAMETER_UNKNOWN
DEF
ONE_INPUT_IS_CONSTANT
YES
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CASCADE_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
CASCADE_CHAIN_LENGTH
2
CASCADE_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
cmpr_tdg
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
datab0
-1
3
dataa0
-1
3
aeb
-1
3
}
# include_file {
lpm_compare.tdf
7f90afdaac84b18415393f8f254a42
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
comptree.inc
17f2438ef7f3db194fa362eabd6d61a
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare
}
# macro_sequence

# end
# entity
cmpr_tdg
# storage
db|cycloneIII_3c120_niosII_video.(317).cnf
db|cycloneIII_3c120_niosII_video.(317).cnf
# case_insensitive
# source_file
db|cmpr_tdg.tdf
e6f2643a89ecb4a4de5cb4cfd555d7f
7
# used_port {
datab0
-1
3
dataa0
-1
3
aeb
-1
3
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare|cmpr_tdg:auto_generated
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare|cmpr_tdg:auto_generated
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare|cmpr_tdg:auto_generated
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare|cmpr_tdg:auto_generated
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare|cmpr_tdg:auto_generated
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare|cmpr_tdg:auto_generated
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare|cmpr_tdg:auto_generated
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare|cmpr_tdg:auto_generated
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare|cmpr_tdg:auto_generated
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare|cmpr_tdg:auto_generated
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare|cmpr_tdg:auto_generated
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare|cmpr_tdg:auto_generated
}
# macro_sequence

# end
# entity
lpm_compare
# storage
db|cycloneIII_3c120_niosII_video.(318).cnf
db|cycloneIII_3c120_niosII_video.(318).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|lpm_compare.tdf
7f90afdaac84b18415393f8f254a42
7
# user_parameter {
lpm_width
1
PARAMETER_UNKNOWN
USR
LPM_REPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
DEF
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CHAIN_SIZE
8
PARAMETER_UNKNOWN
DEF
ONE_INPUT_IS_CONSTANT
YES
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CASCADE_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
CASCADE_CHAIN_LENGTH
2
CASCADE_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
cmpr_tdg
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
dataa0
-1
3
aeb
-1
3
datab0
-1
2
}
# include_file {
lpm_compare.tdf
7f90afdaac84b18415393f8f254a42
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
comptree.inc
17f2438ef7f3db194fa362eabd6d61a
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare
}
# macro_sequence

# end
# entity
descriptor_write_which_resides_within_lcd_sgdma
# storage
db|cycloneIII_3c120_niosII_video.(319).cnf
db|cycloneIII_3c120_niosII_video.(319).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
lcd_sgdma.v
60869e3d4d478387f4dfa592beef09b
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_write_which_resides_within_lcd_sgdma:the_descriptor_write_which_resides_within_lcd_sgdma
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
lcd_sgdma_command_grabber
# storage
db|cycloneIII_3c120_niosII_video.(320).cnf
db|cycloneIII_3c120_niosII_video.(320).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
lcd_sgdma.v
60869e3d4d478387f4dfa592beef09b
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_command_grabber:the_lcd_sgdma_command_grabber
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
lcd_sgdma_m_read
# storage
db|cycloneIII_3c120_niosII_video.(321).cnf
db|cycloneIII_3c120_niosII_video.(321).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
lcd_sgdma.v
60869e3d4d478387f4dfa592beef09b
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_read:the_lcd_sgdma_m_read
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
lcd_sgdma_m_readfifo
# storage
db|cycloneIII_3c120_niosII_video.(322).cnf
db|cycloneIII_3c120_niosII_video.(322).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
lcd_sgdma.v
60869e3d4d478387f4dfa592beef09b
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
lcd_sgdma_m_readfifo_m_readfifo
# storage
db|cycloneIII_3c120_niosII_video.(323).cnf
db|cycloneIII_3c120_niosII_video.(323).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
lcd_sgdma.v
60869e3d4d478387f4dfa592beef09b
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
scfifo
# storage
db|cycloneIII_3c120_niosII_video.(324).cnf
db|cycloneIII_3c120_niosII_video.(324).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|scfifo.tdf
892513e141f296ca2a061c832e0b073
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
lpm_width
69
PARAMETER_SIGNED_DEC
USR
LPM_NUMWORDS
32
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHU
5
PARAMETER_SIGNED_DEC
USR
LPM_SHOWAHEAD
OFF
PARAMETER_UNKNOWN
USR
UNDERFLOW_CHECKING
ON
PARAMETER_UNKNOWN
USR
OVERFLOW_CHECKING
ON
PARAMETER_UNKNOWN
USR
ALLOW_RWCYCLE_WHEN_FULL
OFF
PARAMETER_UNKNOWN
DEF
ADD_RAM_OUTPUT_REGISTER
ON
PARAMETER_UNKNOWN
USR
ALMOST_FULL_VALUE
0
PARAMETER_UNKNOWN
DEF
ALMOST_EMPTY_VALUE
0
PARAMETER_UNKNOWN
DEF
USE_EAB
ON
PARAMETER_UNKNOWN
USR
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
scfifo_ru31
PARAMETER_UNKNOWN
USR
}
# used_port {
wrreq
-1
3
usedw
-1
3
rdreq
-1
3
q
-1
3
full
-1
3
empty
-1
3
data
-1
3
clock
-1
3
aclr
-1
3
}
# include_file {
a_fffifo.inc
aa34dd3c645beefc31a3e4ef186db4
a_f2fifo.inc
cebe3836bad826c95e765f77477e8a8b
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
a_i2fifo.inc
bfe272f05af0cf849bd8b4748efceffe
a_dpfifo.inc
37c2d0bb70d5a3f83a4aa09e62c75080
scfifo.tdf
892513e141f296ca2a061c832e0b073
a_regfifo.inc
8b2977668c8752c10a1f1977c9b9ee6
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo
}
# macro_sequence

# end
# entity
scfifo_ru31
# storage
db|cycloneIII_3c120_niosII_video.(325).cnf
db|cycloneIII_3c120_niosII_video.(325).cnf
# case_insensitive
# source_file
db|scfifo_ru31.tdf
a47ed93b3aa920aa167c78ee62fc9c3
7
# used_port {
wrreq
-1
3
usedw4
-1
3
usedw3
-1
3
usedw2
-1
3
usedw1
-1
3
usedw0
-1
3
rdreq
-1
3
q9
-1
3
q8
-1
3
q7
-1
3
q68
-1
3
q67
-1
3
q66
-1
3
q65
-1
3
q64
-1
3
q63
-1
3
q62
-1
3
q61
-1
3
q60
-1
3
q6
-1
3
q59
-1
3
q58
-1
3
q57
-1
3
q56
-1
3
q55
-1
3
q54
-1
3
q53
-1
3
q52
-1
3
q51
-1
3
q50
-1
3
q5
-1
3
q49
-1
3
q48
-1
3
q47
-1
3
q46
-1
3
q45
-1
3
q44
-1
3
q43
-1
3
q42
-1
3
q41
-1
3
q40
-1
3
q4
-1
3
q39
-1
3
q38
-1
3
q37
-1
3
q36
-1
3
q35
-1
3
q34
-1
3
q33
-1
3
q32
-1
3
q31
-1
3
q30
-1
3
q3
-1
3
q29
-1
3
q28
-1
3
q27
-1
3
q26
-1
3
q25
-1
3
q24
-1
3
q23
-1
3
q22
-1
3
q21
-1
3
q20
-1
3
q2
-1
3
q19
-1
3
q18
-1
3
q17
-1
3
q16
-1
3
q15
-1
3
q14
-1
3
q13
-1
3
q12
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
full
-1
3
empty
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data68
-1
3
data67
-1
3
data66
-1
3
data65
-1
3
data64
-1
3
data63
-1
3
data62
-1
3
data61
-1
3
data60
-1
3
data6
-1
3
data59
-1
3
data58
-1
3
data57
-1
3
data56
-1
3
data55
-1
3
data54
-1
3
data53
-1
3
data52
-1
3
data51
-1
3
data50
-1
3
data5
-1
3
data49
-1
3
data48
-1
3
data47
-1
3
data46
-1
3
data45
-1
3
data44
-1
3
data43
-1
3
data42
-1
3
data41
-1
3
data40
-1
3
data4
-1
3
data39
-1
3
data38
-1
3
data37
-1
3
data36
-1
3
data35
-1
3
data34
-1
3
data33
-1
3
data32
-1
3
data31
-1
3
data30
-1
3
data3
-1
3
data29
-1
3
data28
-1
3
data27
-1
3
data26
-1
3
data25
-1
3
data24
-1
3
data23
-1
3
data22
-1
3
data21
-1
3
data20
-1
3
data2
-1
3
data19
-1
3
data18
-1
3
data17
-1
3
data16
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_ru31:auto_generated
}
# macro_sequence

# end
# entity
a_dpfifo_2541
# storage
db|cycloneIII_3c120_niosII_video.(326).cnf
db|cycloneIII_3c120_niosII_video.(326).cnf
# case_insensitive
# source_file
db|a_dpfifo_2541.tdf
45108c3eb8745a3b737067d23489207a
7
# used_port {
wreq
-1
3
usedw4
-1
3
usedw3
-1
3
usedw2
-1
3
usedw1
-1
3
usedw0
-1
3
sclr
-1
3
rreq
-1
3
q9
-1
3
q8
-1
3
q7
-1
3
q68
-1
3
q67
-1
3
q66
-1
3
q65
-1
3
q64
-1
3
q63
-1
3
q62
-1
3
q61
-1
3
q60
-1
3
q6
-1
3
q59
-1
3
q58
-1
3
q57
-1
3
q56
-1
3
q55
-1
3
q54
-1
3
q53
-1
3
q52
-1
3
q51
-1
3
q50
-1
3
q5
-1
3
q49
-1
3
q48
-1
3
q47
-1
3
q46
-1
3
q45
-1
3
q44
-1
3
q43
-1
3
q42
-1
3
q41
-1
3
q40
-1
3
q4
-1
3
q39
-1
3
q38
-1
3
q37
-1
3
q36
-1
3
q35
-1
3
q34
-1
3
q33
-1
3
q32
-1
3
q31
-1
3
q30
-1
3
q3
-1
3
q29
-1
3
q28
-1
3
q27
-1
3
q26
-1
3
q25
-1
3
q24
-1
3
q23
-1
3
q22
-1
3
q21
-1
3
q20
-1
3
q2
-1
3
q19
-1
3
q18
-1
3
q17
-1
3
q16
-1
3
q15
-1
3
q14
-1
3
q13
-1
3
q12
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
full
-1
3
empty
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data68
-1
3
data67
-1
3
data66
-1
3
data65
-1
3
data64
-1
3
data63
-1
3
data62
-1
3
data61
-1
3
data60
-1
3
data6
-1
3
data59
-1
3
data58
-1
3
data57
-1
3
data56
-1
3
data55
-1
3
data54
-1
3
data53
-1
3
data52
-1
3
data51
-1
3
data50
-1
3
data5
-1
3
data49
-1
3
data48
-1
3
data47
-1
3
data46
-1
3
data45
-1
3
data44
-1
3
data43
-1
3
data42
-1
3
data41
-1
3
data40
-1
3
data4
-1
3
data39
-1
3
data38
-1
3
data37
-1
3
data36
-1
3
data35
-1
3
data34
-1
3
data33
-1
3
data32
-1
3
data31
-1
3
data30
-1
3
data3
-1
3
data29
-1
3
data28
-1
3
data27
-1
3
data26
-1
3
data25
-1
3
data24
-1
3
data23
-1
3
data22
-1
3
data21
-1
3
data20
-1
3
data2
-1
3
data19
-1
3
data18
-1
3
data17
-1
3
data16
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_ru31:auto_generated|a_dpfifo_2541:dpfifo
}
# macro_sequence

# end
# entity
altsyncram_std1
# storage
db|cycloneIII_3c120_niosII_video.(327).cnf
db|cycloneIII_3c120_niosII_video.(327).cnf
# case_insensitive
# source_file
db|altsyncram_std1.tdf
12b8b17a3b8e42d062feb058f23dc27
7
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b68
-1
3
q_b67
-1
3
q_b66
-1
3
q_b65
-1
3
q_b64
-1
3
q_b63
-1
3
q_b62
-1
3
q_b61
-1
3
q_b60
-1
3
q_b6
-1
3
q_b59
-1
3
q_b58
-1
3
q_b57
-1
3
q_b56
-1
3
q_b55
-1
3
q_b54
-1
3
q_b53
-1
3
q_b52
-1
3
q_b51
-1
3
q_b50
-1
3
q_b5
-1
3
q_b49
-1
3
q_b48
-1
3
q_b47
-1
3
q_b46
-1
3
q_b45
-1
3
q_b44
-1
3
q_b43
-1
3
q_b42
-1
3
q_b41
-1
3
q_b40
-1
3
q_b4
-1
3
q_b39
-1
3
q_b38
-1
3
q_b37
-1
3
q_b36
-1
3
q_b35
-1
3
q_b34
-1
3
q_b33
-1
3
q_b32
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a68
-1
3
data_a67
-1
3
data_a66
-1
3
data_a65
-1
3
data_a64
-1
3
data_a63
-1
3
data_a62
-1
3
data_a61
-1
3
data_a60
-1
3
data_a6
-1
3
data_a59
-1
3
data_a58
-1
3
data_a57
-1
3
data_a56
-1
3
data_a55
-1
3
data_a54
-1
3
data_a53
-1
3
data_a52
-1
3
data_a51
-1
3
data_a50
-1
3
data_a5
-1
3
data_a49
-1
3
data_a48
-1
3
data_a47
-1
3
data_a46
-1
3
data_a45
-1
3
data_a44
-1
3
data_a43
-1
3
data_a42
-1
3
data_a41
-1
3
data_a40
-1
3
data_a4
-1
3
data_a39
-1
3
data_a38
-1
3
data_a37
-1
3
data_a36
-1
3
data_a35
-1
3
data_a34
-1
3
data_a33
-1
3
data_a32
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clocken1
-1
3
clock1
-1
3
clock0
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_ru31:auto_generated|a_dpfifo_2541:dpfifo|altsyncram_std1:FIFOram
}
# macro_sequence

# end
# entity
cmpr_9r8
# storage
db|cycloneIII_3c120_niosII_video.(328).cnf
db|cycloneIII_3c120_niosII_video.(328).cnf
# case_insensitive
# source_file
db|cmpr_9r8.tdf
af5bef47b3b95d27188b1a57356fa71
7
# used_port {
datab4
-1
3
datab3
-1
3
datab2
-1
3
datab1
-1
3
datab0
-1
3
aeb
-1
3
dataa4
-1
2
dataa3
-1
2
dataa2
-1
2
dataa1
-1
2
dataa0
-1
2
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_ru31:auto_generated|a_dpfifo_2541:dpfifo|cmpr_9r8:almost_full_comparer
}
# macro_sequence

# end
# entity
cmpr_9r8
# storage
db|cycloneIII_3c120_niosII_video.(329).cnf
db|cycloneIII_3c120_niosII_video.(329).cnf
# case_insensitive
# source_file
db|cmpr_9r8.tdf
af5bef47b3b95d27188b1a57356fa71
7
# used_port {
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
aeb
-1
3
datab4
-1
1
datab3
-1
1
datab2
-1
1
datab0
-1
1
datab1
-1
2
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_ru31:auto_generated|a_dpfifo_2541:dpfifo|cmpr_9r8:two_comparison
}
# macro_sequence

# end
# entity
cntr_mmb
# storage
db|cycloneIII_3c120_niosII_video.(330).cnf
db|cycloneIII_3c120_niosII_video.(330).cnf
# case_insensitive
# source_file
db|cntr_mmb.tdf
8367886426e04c5c1db2221b5554b
7
# used_port {
sclr
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_ru31:auto_generated|a_dpfifo_2541:dpfifo|cntr_mmb:rd_ptr_msb
}
# macro_sequence

# end
# entity
lcd_sgdma_command_fifo
# storage
db|cycloneIII_3c120_niosII_video.(331).cnf
db|cycloneIII_3c120_niosII_video.(331).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
lcd_sgdma.v
60869e3d4d478387f4dfa592beef09b
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
scfifo
# storage
db|cycloneIII_3c120_niosII_video.(332).cnf
db|cycloneIII_3c120_niosII_video.(332).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|scfifo.tdf
892513e141f296ca2a061c832e0b073
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
lpm_width
104
PARAMETER_SIGNED_DEC
USR
LPM_NUMWORDS
2
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHU
1
PARAMETER_SIGNED_DEC
USR
LPM_SHOWAHEAD
OFF
PARAMETER_UNKNOWN
USR
UNDERFLOW_CHECKING
ON
PARAMETER_UNKNOWN
USR
OVERFLOW_CHECKING
ON
PARAMETER_UNKNOWN
USR
ALLOW_RWCYCLE_WHEN_FULL
OFF
PARAMETER_UNKNOWN
DEF
ADD_RAM_OUTPUT_REGISTER
ON
PARAMETER_UNKNOWN
USR
ALMOST_FULL_VALUE
0
PARAMETER_UNKNOWN
DEF
ALMOST_EMPTY_VALUE
0
PARAMETER_UNKNOWN
DEF
USE_EAB
ON
PARAMETER_UNKNOWN
USR
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
scfifo_2c31
PARAMETER_UNKNOWN
USR
}
# used_port {
wrreq
-1
3
rdreq
-1
3
q
-1
3
full
-1
3
empty
-1
3
data
-1
3
clock
-1
3
aclr
-1
3
}
# include_file {
a_fffifo.inc
aa34dd3c645beefc31a3e4ef186db4
a_f2fifo.inc
cebe3836bad826c95e765f77477e8a8b
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
a_i2fifo.inc
bfe272f05af0cf849bd8b4748efceffe
a_dpfifo.inc
37c2d0bb70d5a3f83a4aa09e62c75080
scfifo.tdf
892513e141f296ca2a061c832e0b073
a_regfifo.inc
8b2977668c8752c10a1f1977c9b9ee6
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo|scfifo:lcd_sgdma_command_fifo_command_fifo
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo
}
# macro_sequence

# end
# entity
scfifo_2c31
# storage
db|cycloneIII_3c120_niosII_video.(333).cnf
db|cycloneIII_3c120_niosII_video.(333).cnf
# case_insensitive
# source_file
db|scfifo_2c31.tdf
7ff5933c544a6c469eac3c71f9e71f85
7
# used_port {
wrreq
-1
3
rdreq
-1
3
q99
-1
3
q98
-1
3
q97
-1
3
q96
-1
3
q95
-1
3
q94
-1
3
q93
-1
3
q92
-1
3
q91
-1
3
q90
-1
3
q9
-1
3
q89
-1
3
q88
-1
3
q87
-1
3
q86
-1
3
q85
-1
3
q84
-1
3
q83
-1
3
q82
-1
3
q81
-1
3
q80
-1
3
q8
-1
3
q79
-1
3
q78
-1
3
q77
-1
3
q76
-1
3
q75
-1
3
q74
-1
3
q73
-1
3
q72
-1
3
q71
-1
3
q70
-1
3
q7
-1
3
q69
-1
3
q68
-1
3
q67
-1
3
q66
-1
3
q65
-1
3
q64
-1
3
q63
-1
3
q62
-1
3
q61
-1
3
q60
-1
3
q6
-1
3
q59
-1
3
q58
-1
3
q57
-1
3
q56
-1
3
q55
-1
3
q54
-1
3
q53
-1
3
q52
-1
3
q51
-1
3
q50
-1
3
q5
-1
3
q49
-1
3
q48
-1
3
q47
-1
3
q46
-1
3
q45
-1
3
q44
-1
3
q43
-1
3
q42
-1
3
q41
-1
3
q40
-1
3
q4
-1
3
q39
-1
3
q38
-1
3
q37
-1
3
q36
-1
3
q35
-1
3
q34
-1
3
q33
-1
3
q32
-1
3
q31
-1
3
q30
-1
3
q3
-1
3
q29
-1
3
q28
-1
3
q27
-1
3
q26
-1
3
q25
-1
3
q24
-1
3
q23
-1
3
q22
-1
3
q21
-1
3
q20
-1
3
q2
-1
3
q19
-1
3
q18
-1
3
q17
-1
3
q16
-1
3
q15
-1
3
q14
-1
3
q13
-1
3
q12
-1
3
q11
-1
3
q103
-1
3
q102
-1
3
q101
-1
3
q100
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
full
-1
3
empty
-1
3
data99
-1
3
data98
-1
3
data97
-1
3
data96
-1
3
data95
-1
3
data94
-1
3
data93
-1
3
data92
-1
3
data91
-1
3
data90
-1
3
data9
-1
3
data89
-1
3
data88
-1
3
data87
-1
3
data86
-1
3
data85
-1
3
data84
-1
3
data83
-1
3
data82
-1
3
data81
-1
3
data80
-1
3
data8
-1
3
data79
-1
3
data78
-1
3
data77
-1
3
data76
-1
3
data75
-1
3
data74
-1
3
data73
-1
3
data72
-1
3
data71
-1
3
data70
-1
3
data7
-1
3
data69
-1
3
data68
-1
3
data67
-1
3
data66
-1
3
data65
-1
3
data64
-1
3
data63
-1
3
data62
-1
3
data61
-1
3
data60
-1
3
data6
-1
3
data59
-1
3
data58
-1
3
data57
-1
3
data56
-1
3
data55
-1
3
data54
-1
3
data53
-1
3
data52
-1
3
data51
-1
3
data50
-1
3
data5
-1
3
data49
-1
3
data48
-1
3
data47
-1
3
data46
-1
3
data45
-1
3
data44
-1
3
data43
-1
3
data42
-1
3
data41
-1
3
data40
-1
3
data4
-1
3
data39
-1
3
data38
-1
3
data37
-1
3
data36
-1
3
data35
-1
3
data34
-1
3
data33
-1
3
data32
-1
3
data31
-1
3
data30
-1
3
data3
-1
3
data29
-1
3
data28
-1
3
data27
-1
3
data26
-1
3
data25
-1
3
data24
-1
3
data23
-1
3
data22
-1
3
data21
-1
3
data20
-1
3
data2
-1
3
data19
-1
3
data18
-1
3
data17
-1
3
data16
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data103
-1
3
data102
-1
3
data101
-1
3
data100
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo|scfifo:lcd_sgdma_command_fifo_command_fifo|scfifo_2c31:auto_generated
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_2c31:auto_generated
}
# macro_sequence

# end
# entity
a_dpfifo_9i31
# storage
db|cycloneIII_3c120_niosII_video.(334).cnf
db|cycloneIII_3c120_niosII_video.(334).cnf
# case_insensitive
# source_file
db|a_dpfifo_9i31.tdf
a183138fcbbe17d8c8843df096cf37
7
# used_port {
wreq
-1
3
sclr
-1
3
rreq
-1
3
q99
-1
3
q98
-1
3
q97
-1
3
q96
-1
3
q95
-1
3
q94
-1
3
q93
-1
3
q92
-1
3
q91
-1
3
q90
-1
3
q9
-1
3
q89
-1
3
q88
-1
3
q87
-1
3
q86
-1
3
q85
-1
3
q84
-1
3
q83
-1
3
q82
-1
3
q81
-1
3
q80
-1
3
q8
-1
3
q79
-1
3
q78
-1
3
q77
-1
3
q76
-1
3
q75
-1
3
q74
-1
3
q73
-1
3
q72
-1
3
q71
-1
3
q70
-1
3
q7
-1
3
q69
-1
3
q68
-1
3
q67
-1
3
q66
-1
3
q65
-1
3
q64
-1
3
q63
-1
3
q62
-1
3
q61
-1
3
q60
-1
3
q6
-1
3
q59
-1
3
q58
-1
3
q57
-1
3
q56
-1
3
q55
-1
3
q54
-1
3
q53
-1
3
q52
-1
3
q51
-1
3
q50
-1
3
q5
-1
3
q49
-1
3
q48
-1
3
q47
-1
3
q46
-1
3
q45
-1
3
q44
-1
3
q43
-1
3
q42
-1
3
q41
-1
3
q40
-1
3
q4
-1
3
q39
-1
3
q38
-1
3
q37
-1
3
q36
-1
3
q35
-1
3
q34
-1
3
q33
-1
3
q32
-1
3
q31
-1
3
q30
-1
3
q3
-1
3
q29
-1
3
q28
-1
3
q27
-1
3
q26
-1
3
q25
-1
3
q24
-1
3
q23
-1
3
q22
-1
3
q21
-1
3
q20
-1
3
q2
-1
3
q19
-1
3
q18
-1
3
q17
-1
3
q16
-1
3
q15
-1
3
q14
-1
3
q13
-1
3
q12
-1
3
q11
-1
3
q103
-1
3
q102
-1
3
q101
-1
3
q100
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
full
-1
3
empty
-1
3
data99
-1
3
data98
-1
3
data97
-1
3
data96
-1
3
data95
-1
3
data94
-1
3
data93
-1
3
data92
-1
3
data91
-1
3
data90
-1
3
data9
-1
3
data89
-1
3
data88
-1
3
data87
-1
3
data86
-1
3
data85
-1
3
data84
-1
3
data83
-1
3
data82
-1
3
data81
-1
3
data80
-1
3
data8
-1
3
data79
-1
3
data78
-1
3
data77
-1
3
data76
-1
3
data75
-1
3
data74
-1
3
data73
-1
3
data72
-1
3
data71
-1
3
data70
-1
3
data7
-1
3
data69
-1
3
data68
-1
3
data67
-1
3
data66
-1
3
data65
-1
3
data64
-1
3
data63
-1
3
data62
-1
3
data61
-1
3
data60
-1
3
data6
-1
3
data59
-1
3
data58
-1
3
data57
-1
3
data56
-1
3
data55
-1
3
data54
-1
3
data53
-1
3
data52
-1
3
data51
-1
3
data50
-1
3
data5
-1
3
data49
-1
3
data48
-1
3
data47
-1
3
data46
-1
3
data45
-1
3
data44
-1
3
data43
-1
3
data42
-1
3
data41
-1
3
data40
-1
3
data4
-1
3
data39
-1
3
data38
-1
3
data37
-1
3
data36
-1
3
data35
-1
3
data34
-1
3
data33
-1
3
data32
-1
3
data31
-1
3
data30
-1
3
data3
-1
3
data29
-1
3
data28
-1
3
data27
-1
3
data26
-1
3
data25
-1
3
data24
-1
3
data23
-1
3
data22
-1
3
data21
-1
3
data20
-1
3
data2
-1
3
data19
-1
3
data18
-1
3
data17
-1
3
data16
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data103
-1
3
data102
-1
3
data101
-1
3
data100
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo|scfifo:lcd_sgdma_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo
}
# macro_sequence

# end
# entity
altsyncram_qsd1
# storage
db|cycloneIII_3c120_niosII_video.(335).cnf
db|cycloneIII_3c120_niosII_video.(335).cnf
# case_insensitive
# source_file
db|altsyncram_qsd1.tdf
fe10be6b474d55c961a37170a9a1467
7
# used_port {
wren_a
-1
3
q_b99
-1
3
q_b98
-1
3
q_b97
-1
3
q_b96
-1
3
q_b95
-1
3
q_b94
-1
3
q_b93
-1
3
q_b92
-1
3
q_b91
-1
3
q_b90
-1
3
q_b9
-1
3
q_b89
-1
3
q_b88
-1
3
q_b87
-1
3
q_b86
-1
3
q_b85
-1
3
q_b84
-1
3
q_b83
-1
3
q_b82
-1
3
q_b81
-1
3
q_b80
-1
3
q_b8
-1
3
q_b79
-1
3
q_b78
-1
3
q_b77
-1
3
q_b76
-1
3
q_b75
-1
3
q_b74
-1
3
q_b73
-1
3
q_b72
-1
3
q_b71
-1
3
q_b70
-1
3
q_b7
-1
3
q_b69
-1
3
q_b68
-1
3
q_b67
-1
3
q_b66
-1
3
q_b65
-1
3
q_b64
-1
3
q_b63
-1
3
q_b62
-1
3
q_b61
-1
3
q_b60
-1
3
q_b6
-1
3
q_b59
-1
3
q_b58
-1
3
q_b57
-1
3
q_b56
-1
3
q_b55
-1
3
q_b54
-1
3
q_b53
-1
3
q_b52
-1
3
q_b51
-1
3
q_b50
-1
3
q_b5
-1
3
q_b49
-1
3
q_b48
-1
3
q_b47
-1
3
q_b46
-1
3
q_b45
-1
3
q_b44
-1
3
q_b43
-1
3
q_b42
-1
3
q_b41
-1
3
q_b40
-1
3
q_b4
-1
3
q_b39
-1
3
q_b38
-1
3
q_b37
-1
3
q_b36
-1
3
q_b35
-1
3
q_b34
-1
3
q_b33
-1
3
q_b32
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b103
-1
3
q_b102
-1
3
q_b101
-1
3
q_b100
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a99
-1
3
data_a98
-1
3
data_a97
-1
3
data_a96
-1
3
data_a95
-1
3
data_a94
-1
3
data_a93
-1
3
data_a92
-1
3
data_a91
-1
3
data_a90
-1
3
data_a9
-1
3
data_a89
-1
3
data_a88
-1
3
data_a87
-1
3
data_a86
-1
3
data_a85
-1
3
data_a84
-1
3
data_a83
-1
3
data_a82
-1
3
data_a81
-1
3
data_a80
-1
3
data_a8
-1
3
data_a79
-1
3
data_a78
-1
3
data_a77
-1
3
data_a76
-1
3
data_a75
-1
3
data_a74
-1
3
data_a73
-1
3
data_a72
-1
3
data_a71
-1
3
data_a70
-1
3
data_a7
-1
3
data_a69
-1
3
data_a68
-1
3
data_a67
-1
3
data_a66
-1
3
data_a65
-1
3
data_a64
-1
3
data_a63
-1
3
data_a62
-1
3
data_a61
-1
3
data_a60
-1
3
data_a6
-1
3
data_a59
-1
3
data_a58
-1
3
data_a57
-1
3
data_a56
-1
3
data_a55
-1
3
data_a54
-1
3
data_a53
-1
3
data_a52
-1
3
data_a51
-1
3
data_a50
-1
3
data_a5
-1
3
data_a49
-1
3
data_a48
-1
3
data_a47
-1
3
data_a46
-1
3
data_a45
-1
3
data_a44
-1
3
data_a43
-1
3
data_a42
-1
3
data_a41
-1
3
data_a40
-1
3
data_a4
-1
3
data_a39
-1
3
data_a38
-1
3
data_a37
-1
3
data_a36
-1
3
data_a35
-1
3
data_a34
-1
3
data_a33
-1
3
data_a32
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a103
-1
3
data_a102
-1
3
data_a101
-1
3
data_a100
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clocken1
-1
3
clock1
-1
3
clock0
-1
3
address_b0
-1
3
address_a0
-1
3
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo|scfifo:lcd_sgdma_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram
}
# macro_sequence

# end
# entity
cmpr_5r8
# storage
db|cycloneIII_3c120_niosII_video.(336).cnf
db|cycloneIII_3c120_niosII_video.(336).cnf
# case_insensitive
# source_file
db|cmpr_5r8.tdf
fd1efb0a5a85d8faf8887b0f45118
7
# used_port {
datab0
-1
3
aeb
-1
3
dataa0
-1
2
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo|scfifo:lcd_sgdma_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|cmpr_5r8:almost_full_comparer
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_status_token_fifo:the_lcd_sgdma_status_token_fifo|scfifo:lcd_sgdma_status_token_fifo_status_token_fifo|scfifo_ja31:auto_generated|a_dpfifo_qg31:dpfifo|cmpr_5r8:almost_full_comparer
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|cmpr_5r8:almost_full_comparer
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_status_token_fifo:the_sgdma_rx_status_token_fifo|scfifo:sgdma_rx_status_token_fifo_status_token_fifo|scfifo_ja31:auto_generated|a_dpfifo_qg31:dpfifo|cmpr_5r8:almost_full_comparer
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|cmpr_5r8:almost_full_comparer
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_status_token_fifo:the_sgdma_tx_status_token_fifo|scfifo:sgdma_tx_status_token_fifo_status_token_fifo|scfifo_ja31:auto_generated|a_dpfifo_qg31:dpfifo|cmpr_5r8:almost_full_comparer
}
# macro_sequence

# end
# entity
cntr_vm7
# storage
db|cycloneIII_3c120_niosII_video.(337).cnf
db|cycloneIII_3c120_niosII_video.(337).cnf
# case_insensitive
# source_file
db|cntr_vm7.tdf
2c7963dc49d35583df2f7ad1bba9e3
7
# used_port {
updown
-1
3
sclr
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo|scfifo:lcd_sgdma_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|cntr_vm7:usedw_counter
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_status_token_fifo:the_lcd_sgdma_status_token_fifo|scfifo:lcd_sgdma_status_token_fifo_status_token_fifo|scfifo_ja31:auto_generated|a_dpfifo_qg31:dpfifo|cntr_vm7:usedw_counter
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|cntr_vm7:usedw_counter
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_status_token_fifo:the_sgdma_rx_status_token_fifo|scfifo:sgdma_rx_status_token_fifo_status_token_fifo|scfifo_ja31:auto_generated|a_dpfifo_qg31:dpfifo|cntr_vm7:usedw_counter
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|cntr_vm7:usedw_counter
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_status_token_fifo:the_sgdma_tx_status_token_fifo|scfifo:sgdma_tx_status_token_fifo_status_token_fifo|scfifo_ja31:auto_generated|a_dpfifo_qg31:dpfifo|cntr_vm7:usedw_counter
}
# macro_sequence

# end
# entity
cntr_jmb
# storage
db|cycloneIII_3c120_niosII_video.(338).cnf
db|cycloneIII_3c120_niosII_video.(338).cnf
# case_insensitive
# source_file
db|cntr_jmb.tdf
581787afef4d13e031622c858fc45371
7
# used_port {
sclr
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo|scfifo:lcd_sgdma_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|cntr_jmb:wr_ptr
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_status_token_fifo:the_lcd_sgdma_status_token_fifo|scfifo:lcd_sgdma_status_token_fifo_status_token_fifo|scfifo_ja31:auto_generated|a_dpfifo_qg31:dpfifo|cntr_jmb:wr_ptr
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|cntr_jmb:wr_ptr
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_status_token_fifo:the_sgdma_rx_status_token_fifo|scfifo:sgdma_rx_status_token_fifo_status_token_fifo|scfifo_ja31:auto_generated|a_dpfifo_qg31:dpfifo|cntr_jmb:wr_ptr
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|cntr_jmb:wr_ptr
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_status_token_fifo:the_sgdma_tx_status_token_fifo|scfifo:sgdma_tx_status_token_fifo_status_token_fifo|scfifo_ja31:auto_generated|a_dpfifo_qg31:dpfifo|cntr_jmb:wr_ptr
}
# macro_sequence

# end
# entity
lcd_sgdma_desc_address_fifo
# storage
db|cycloneIII_3c120_niosII_video.(339).cnf
db|cycloneIII_3c120_niosII_video.(339).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
lcd_sgdma.v
60869e3d4d478387f4dfa592beef09b
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
scfifo
# storage
db|cycloneIII_3c120_niosII_video.(340).cnf
db|cycloneIII_3c120_niosII_video.(340).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|scfifo.tdf
892513e141f296ca2a061c832e0b073
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
lpm_width
32
PARAMETER_SIGNED_DEC
USR
LPM_NUMWORDS
2
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHU
1
PARAMETER_SIGNED_DEC
USR
LPM_SHOWAHEAD
OFF
PARAMETER_UNKNOWN
USR
UNDERFLOW_CHECKING
ON
PARAMETER_UNKNOWN
USR
OVERFLOW_CHECKING
ON
PARAMETER_UNKNOWN
USR
ALLOW_RWCYCLE_WHEN_FULL
OFF
PARAMETER_UNKNOWN
DEF
ADD_RAM_OUTPUT_REGISTER
ON
PARAMETER_UNKNOWN
USR
ALMOST_FULL_VALUE
0
PARAMETER_UNKNOWN
DEF
ALMOST_EMPTY_VALUE
0
PARAMETER_UNKNOWN
DEF
USE_EAB
OFF
PARAMETER_UNKNOWN
USR
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
NOTHING
PARAMETER_UNKNOWN
DEF
}
# used_port {
wrreq
-1
3
rdreq
-1
3
q
-1
3
full
-1
3
empty
-1
3
data
-1
3
clock
-1
3
aclr
-1
3
}
# include_file {
a_fffifo.inc
aa34dd3c645beefc31a3e4ef186db4
a_f2fifo.inc
cebe3836bad826c95e765f77477e8a8b
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
a_i2fifo.inc
bfe272f05af0cf849bd8b4748efceffe
a_dpfifo.inc
37c2d0bb70d5a3f83a4aa09e62c75080
scfifo.tdf
892513e141f296ca2a061c832e0b073
a_regfifo.inc
8b2977668c8752c10a1f1977c9b9ee6
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo
}
# macro_sequence

# end
# entity
a_fffifo
# storage
db|cycloneIII_3c120_niosII_video.(341).cnf
db|cycloneIII_3c120_niosII_video.(341).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|a_fffifo.tdf
c51524b2abd86708dc7aed6abd748c7
7
# user_parameter {
LPM_WIDTH
32
PARAMETER_UNKNOWN
USR
LPM_NUMWORDS
2
PARAMETER_UNKNOWN
USR
LPM_SHOWAHEAD
OFF
PARAMETER_UNKNOWN
USR
UNDERFLOW_CHECKING
ON
PARAMETER_UNKNOWN
USR
OVERFLOW_CHECKING
ON
PARAMETER_UNKNOWN
USR
ALLOW_RWCYCLE_WHEN_FULL
OFF
PARAMETER_UNKNOWN
USR
}
# used_port {
wreq
-1
3
usedw0
-1
3
sclr
-1
3
rreq
-1
3
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q31
-1
3
q30
-1
3
q3
-1
3
q29
-1
3
q28
-1
3
q27
-1
3
q26
-1
3
q25
-1
3
q24
-1
3
q23
-1
3
q22
-1
3
q21
-1
3
q20
-1
3
q2
-1
3
q19
-1
3
q18
-1
3
q17
-1
3
q16
-1
3
q15
-1
3
q14
-1
3
q13
-1
3
q12
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
full
-1
3
empty
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data31
-1
3
data30
-1
3
data3
-1
3
data29
-1
3
data28
-1
3
data27
-1
3
data26
-1
3
data25
-1
3
data24
-1
3
data23
-1
3
data22
-1
3
data21
-1
3
data20
-1
3
data2
-1
3
data19
-1
3
data18
-1
3
data17
-1
3
data16
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
clock
-1
3
aclr
-1
3
}
# include_file {
lpm_compare.inc
bbd3e8c93afb7320934629e5fb11566
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
lpm_counter.inc
c5cfeeabc5f2ab60b3453f6abbc42b41
a_fefifo.inc
5a44f50e786a1d286adceb22796b9f
a_fffifo.tdf
c51524b2abd86708dc7aed6abd748c7
lpm_ff.inc
5b1f18ec4f969a147b22e8c42bf962ac
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo
}
# macro_sequence

# end
# entity
lpm_ff
# storage
db|cycloneIII_3c120_niosII_video.(342).cnf
db|cycloneIII_3c120_niosII_video.(342).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|lpm_ff.tdf
899aa4439b601c3ade3898ee8d57d882
7
# user_parameter {
LPM_WIDTH
32
PARAMETER_UNKNOWN
USR
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_FFTYPE
DFF
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
NOTHING
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q31
-1
3
q30
-1
3
q3
-1
3
q29
-1
3
q28
-1
3
q27
-1
3
q26
-1
3
q25
-1
3
q24
-1
3
q23
-1
3
q22
-1
3
q21
-1
3
q20
-1
3
q2
-1
3
q19
-1
3
q18
-1
3
q17
-1
3
q16
-1
3
q15
-1
3
q14
-1
3
q13
-1
3
q12
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
enable
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data31
-1
3
data30
-1
3
data3
-1
3
data29
-1
3
data28
-1
3
data27
-1
3
data26
-1
3
data25
-1
3
data24
-1
3
data23
-1
3
data22
-1
3
data21
-1
3
data20
-1
3
data2
-1
3
data19
-1
3
data18
-1
3
data17
-1
3
data16
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
clock
-1
3
aclr
-1
3
}
# include_file {
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
lpm_constant.inc
97ffb7e3fef9ce9fce4eff8455d5da5
lpm_ff.tdf
899aa4439b601c3ade3898ee8d57d882
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer
}
# macro_sequence

# end
# entity
lpm_mux
# storage
db|cycloneIII_3c120_niosII_video.(343).cnf
db|cycloneIII_3c120_niosII_video.(343).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|lpm_mux.tdf
767943ce7c37bd9f83bbeeb83aede4b
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
32
PARAMETER_UNKNOWN
USR
LPM_SIZE
2
PARAMETER_UNKNOWN
USR
LPM_WIDTHS
1
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
mux_irc
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
}
# used_port {
sel0
-1
3
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result31
-1
3
result30
-1
3
result3
-1
3
result29
-1
3
result28
-1
3
result27
-1
3
result26
-1
3
result25
-1
3
result24
-1
3
result23
-1
3
result22
-1
3
result21
-1
3
result20
-1
3
result2
-1
3
result19
-1
3
result18
-1
3
result17
-1
3
result16
-1
3
result15
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
data1_9
-1
3
data1_8
-1
3
data1_7
-1
3
data1_6
-1
3
data1_5
-1
3
data1_4
-1
3
data1_31
-1
3
data1_30
-1
3
data1_3
-1
3
data1_29
-1
3
data1_28
-1
3
data1_27
-1
3
data1_26
-1
3
data1_25
-1
3
data1_24
-1
3
data1_23
-1
3
data1_22
-1
3
data1_21
-1
3
data1_20
-1
3
data1_2
-1
3
data1_19
-1
3
data1_18
-1
3
data1_17
-1
3
data1_16
-1
3
data1_15
-1
3
data1_14
-1
3
data1_13
-1
3
data1_12
-1
3
data1_11
-1
3
data1_10
-1
3
data1_1
-1
3
data1_0
-1
3
data0_9
-1
3
data0_8
-1
3
data0_7
-1
3
data0_6
-1
3
data0_5
-1
3
data0_4
-1
3
data0_31
-1
3
data0_30
-1
3
data0_3
-1
3
data0_29
-1
3
data0_28
-1
3
data0_27
-1
3
data0_26
-1
3
data0_25
-1
3
data0_24
-1
3
data0_23
-1
3
data0_22
-1
3
data0_21
-1
3
data0_20
-1
3
data0_2
-1
3
data0_19
-1
3
data0_18
-1
3
data0_17
-1
3
data0_16
-1
3
data0_15
-1
3
data0_14
-1
3
data0_13
-1
3
data0_12
-1
3
data0_11
-1
3
data0_10
-1
3
data0_1
-1
3
data0_0
-1
3
}
# include_file {
muxlut.inc
301e88484af1e8d67bcd099bb975882
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
lpm_mux.tdf
767943ce7c37bd9f83bbeeb83aede4b
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux
}
# macro_sequence

# end
# entity
mux_irc
# storage
db|cycloneIII_3c120_niosII_video.(344).cnf
db|cycloneIII_3c120_niosII_video.(344).cnf
# case_insensitive
# source_file
db|mux_irc.tdf
99e1f57bec54ab61688ed43fbab8dcdf
7
# used_port {
sel0
-1
3
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result31
-1
3
result30
-1
3
result3
-1
3
result29
-1
3
result28
-1
3
result27
-1
3
result26
-1
3
result25
-1
3
result24
-1
3
result23
-1
3
result22
-1
3
result21
-1
3
result20
-1
3
result2
-1
3
result19
-1
3
result18
-1
3
result17
-1
3
result16
-1
3
result15
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data63
-1
3
data62
-1
3
data61
-1
3
data60
-1
3
data6
-1
3
data59
-1
3
data58
-1
3
data57
-1
3
data56
-1
3
data55
-1
3
data54
-1
3
data53
-1
3
data52
-1
3
data51
-1
3
data50
-1
3
data5
-1
3
data49
-1
3
data48
-1
3
data47
-1
3
data46
-1
3
data45
-1
3
data44
-1
3
data43
-1
3
data42
-1
3
data41
-1
3
data40
-1
3
data4
-1
3
data39
-1
3
data38
-1
3
data37
-1
3
data36
-1
3
data35
-1
3
data34
-1
3
data33
-1
3
data32
-1
3
data31
-1
3
data30
-1
3
data3
-1
3
data29
-1
3
data28
-1
3
data27
-1
3
data26
-1
3
data25
-1
3
data24
-1
3
data23
-1
3
data22
-1
3
data21
-1
3
data20
-1
3
data2
-1
3
data19
-1
3
data18
-1
3
data17
-1
3
data16
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux|mux_irc:auto_generated
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux|mux_irc:auto_generated
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux|mux_irc:auto_generated
}
# macro_sequence

# end
# entity
lcd_sgdma_status_token_fifo
# storage
db|cycloneIII_3c120_niosII_video.(345).cnf
db|cycloneIII_3c120_niosII_video.(345).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
lcd_sgdma.v
60869e3d4d478387f4dfa592beef09b
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_status_token_fifo:the_lcd_sgdma_status_token_fifo
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
scfifo
# storage
db|cycloneIII_3c120_niosII_video.(346).cnf
db|cycloneIII_3c120_niosII_video.(346).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|scfifo.tdf
892513e141f296ca2a061c832e0b073
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
lpm_width
24
PARAMETER_SIGNED_DEC
USR
LPM_NUMWORDS
2
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHU
1
PARAMETER_SIGNED_DEC
USR
LPM_SHOWAHEAD
OFF
PARAMETER_UNKNOWN
USR
UNDERFLOW_CHECKING
ON
PARAMETER_UNKNOWN
USR
OVERFLOW_CHECKING
ON
PARAMETER_UNKNOWN
USR
ALLOW_RWCYCLE_WHEN_FULL
OFF
PARAMETER_UNKNOWN
DEF
ADD_RAM_OUTPUT_REGISTER
ON
PARAMETER_UNKNOWN
USR
ALMOST_FULL_VALUE
0
PARAMETER_UNKNOWN
DEF
ALMOST_EMPTY_VALUE
0
PARAMETER_UNKNOWN
DEF
USE_EAB
ON
PARAMETER_UNKNOWN
USR
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
scfifo_ja31
PARAMETER_UNKNOWN
USR
}
# used_port {
wrreq
-1
3
rdreq
-1
3
q
-1
3
full
-1
3
empty
-1
3
data
-1
3
clock
-1
3
aclr
-1
3
}
# include_file {
a_fffifo.inc
aa34dd3c645beefc31a3e4ef186db4
a_f2fifo.inc
cebe3836bad826c95e765f77477e8a8b
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
a_i2fifo.inc
bfe272f05af0cf849bd8b4748efceffe
a_dpfifo.inc
37c2d0bb70d5a3f83a4aa09e62c75080
scfifo.tdf
892513e141f296ca2a061c832e0b073
a_regfifo.inc
8b2977668c8752c10a1f1977c9b9ee6
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_status_token_fifo:the_lcd_sgdma_status_token_fifo|scfifo:lcd_sgdma_status_token_fifo_status_token_fifo
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_status_token_fifo:the_sgdma_rx_status_token_fifo|scfifo:sgdma_rx_status_token_fifo_status_token_fifo
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_status_token_fifo:the_sgdma_tx_status_token_fifo|scfifo:sgdma_tx_status_token_fifo_status_token_fifo
}
# macro_sequence

# end
# entity
scfifo_ja31
# storage
db|cycloneIII_3c120_niosII_video.(347).cnf
db|cycloneIII_3c120_niosII_video.(347).cnf
# case_insensitive
# source_file
db|scfifo_ja31.tdf
2bdbd17d33170bdd4c4f172697647e4
7
# used_port {
wrreq
-1
3
rdreq
-1
3
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q23
-1
3
q22
-1
3
q21
-1
3
q20
-1
3
q2
-1
3
q19
-1
3
q18
-1
3
q17
-1
3
q16
-1
3
q15
-1
3
q14
-1
3
q13
-1
3
q12
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
full
-1
3
empty
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data23
-1
3
data22
-1
3
data21
-1
3
data20
-1
3
data2
-1
3
data19
-1
3
data18
-1
3
data17
-1
3
data16
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_status_token_fifo:the_lcd_sgdma_status_token_fifo|scfifo:lcd_sgdma_status_token_fifo_status_token_fifo|scfifo_ja31:auto_generated
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_status_token_fifo:the_sgdma_rx_status_token_fifo|scfifo:sgdma_rx_status_token_fifo_status_token_fifo|scfifo_ja31:auto_generated
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_status_token_fifo:the_sgdma_tx_status_token_fifo|scfifo:sgdma_tx_status_token_fifo_status_token_fifo|scfifo_ja31:auto_generated
}
# macro_sequence

# end
# entity
a_dpfifo_qg31
# storage
db|cycloneIII_3c120_niosII_video.(348).cnf
db|cycloneIII_3c120_niosII_video.(348).cnf
# case_insensitive
# source_file
db|a_dpfifo_qg31.tdf
6a1aecf6c46ab1ec77d74c9ac14e335
7
# used_port {
wreq
-1
3
sclr
-1
3
rreq
-1
3
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q23
-1
3
q22
-1
3
q21
-1
3
q20
-1
3
q2
-1
3
q19
-1
3
q18
-1
3
q17
-1
3
q16
-1
3
q15
-1
3
q14
-1
3
q13
-1
3
q12
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
full
-1
3
empty
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data23
-1
3
data22
-1
3
data21
-1
3
data20
-1
3
data2
-1
3
data19
-1
3
data18
-1
3
data17
-1
3
data16
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_status_token_fifo:the_lcd_sgdma_status_token_fifo|scfifo:lcd_sgdma_status_token_fifo_status_token_fifo|scfifo_ja31:auto_generated|a_dpfifo_qg31:dpfifo
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_status_token_fifo:the_sgdma_rx_status_token_fifo|scfifo:sgdma_rx_status_token_fifo_status_token_fifo|scfifo_ja31:auto_generated|a_dpfifo_qg31:dpfifo
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_status_token_fifo:the_sgdma_tx_status_token_fifo|scfifo:sgdma_tx_status_token_fifo_status_token_fifo|scfifo_ja31:auto_generated|a_dpfifo_qg31:dpfifo
}
# macro_sequence

# end
# entity
altsyncram_spd1
# storage
db|cycloneIII_3c120_niosII_video.(349).cnf
db|cycloneIII_3c120_niosII_video.(349).cnf
# case_insensitive
# source_file
db|altsyncram_spd1.tdf
b6b9e3f8fdcd2f6efb9de16c530fb6e
7
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clocken1
-1
3
clock1
-1
3
clock0
-1
3
address_b0
-1
3
address_a0
-1
3
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_status_token_fifo:the_lcd_sgdma_status_token_fifo|scfifo:lcd_sgdma_status_token_fifo_status_token_fifo|scfifo_ja31:auto_generated|a_dpfifo_qg31:dpfifo|altsyncram_spd1:FIFOram
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_status_token_fifo:the_sgdma_rx_status_token_fifo|scfifo:sgdma_rx_status_token_fifo_status_token_fifo|scfifo_ja31:auto_generated|a_dpfifo_qg31:dpfifo|altsyncram_spd1:FIFOram
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_status_token_fifo:the_sgdma_tx_status_token_fifo|scfifo:sgdma_tx_status_token_fifo_status_token_fifo|scfifo_ja31:auto_generated|a_dpfifo_qg31:dpfifo|altsyncram_spd1:FIFOram
}
# macro_sequence

# end
# entity
lcd_sync_generator_in_arbitrator
# storage
db|cycloneIII_3c120_niosII_video.(350).cnf
db|cycloneIII_3c120_niosII_video.(350).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cycloneiii_3c120_niosii_video_sopc.v
63dd20f59eccc698837c211655150b3
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|lcd_sync_generator_in_arbitrator:the_lcd_sync_generator_in
}
# macro_sequence

# end
# entity
lcd_sync_generator
# storage
db|cycloneIII_3c120_niosII_video.(351).cnf
db|cycloneIII_3c120_niosII_video.(351).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
lcd_sync_generator.v
91f2559885ab1c129e5d1a2c808e52a2
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|lcd_sync_generator:the_lcd_sync_generator
}
# macro_sequence

# end
# entity
altera_avalon_video_sync_generator
# storage
db|cycloneIII_3c120_niosII_video.(352).cnf
db|cycloneIII_3c120_niosII_video.(352).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
c:|altera|11.0|ip|altera|sopc_builder_ip|altera_avalon_video_sync_generator|altera_avalon_video_sync_generator.v
a2a12853e57c305a6670c5bd2c96185b
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
DATA_STREAM_BIT_WIDTH
8
PARAMETER_SIGNED_DEC
USR
BEATS_PER_PIXEL
3
PARAMETER_SIGNED_DEC
USR
OUTPUT_CLOCK_EDGE
1
PARAMETER_SIGNED_DEC
DEF
NUM_ROWS
480
PARAMETER_SIGNED_DEC
USR
NUM_COLUMNS
800
PARAMETER_SIGNED_DEC
USR
H_BLANK_PIXELS
216
PARAMETER_SIGNED_DEC
USR
H_FRONT_PORCH_PIXELS
40
PARAMETER_SIGNED_DEC
USR
H_SYNC_PULSE_PIXELS
1
PARAMETER_SIGNED_DEC
USR
H_SYNC_PULSE_POLARITY
0
PARAMETER_SIGNED_DEC
USR
V_BLANK_LINES
35
PARAMETER_SIGNED_DEC
USR
V_FRONT_PORCH_LINES
10
PARAMETER_SIGNED_DEC
USR
V_SYNC_PULSE_LINES
1
PARAMETER_SIGNED_DEC
USR
V_SYNC_PULSE_POLARITY
0
PARAMETER_SIGNED_DEC
USR
TOTAL_HSCAN_PIXELS
1056
PARAMETER_SIGNED_DEC
USR
TOTAL_VSCAN_LINES
525
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|lcd_sync_generator:the_lcd_sync_generator|altera_avalon_video_sync_generator:lcd_sync_generator
}
# macro_sequence

# end
# entity
lcd_ta_fifo_to_dfa_in_arbitrator
# storage
db|cycloneIII_3c120_niosII_video.(353).cnf
db|cycloneIII_3c120_niosII_video.(353).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cycloneiii_3c120_niosii_video_sopc.v
63dd20f59eccc698837c211655150b3
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|lcd_ta_fifo_to_dfa_in_arbitrator:the_lcd_ta_fifo_to_dfa_in
}
# macro_sequence

# end
# entity
lcd_ta_fifo_to_dfa_out_arbitrator
# storage
db|cycloneIII_3c120_niosII_video.(354).cnf
db|cycloneIII_3c120_niosII_video.(354).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cycloneiii_3c120_niosii_video_sopc.v
63dd20f59eccc698837c211655150b3
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|lcd_ta_fifo_to_dfa_out_arbitrator:the_lcd_ta_fifo_to_dfa_out
}
# macro_sequence

# end
# entity
lcd_ta_fifo_to_dfa
# storage
db|cycloneIII_3c120_niosII_video.(355).cnf
db|cycloneIII_3c120_niosII_video.(355).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
lcd_ta_fifo_to_dfa.v
17d49791de93d70c48b28db1642fb3
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|lcd_ta_fifo_to_dfa:the_lcd_ta_fifo_to_dfa
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
lcd_ta_fifo_to_dfa_fifo
# storage
db|cycloneIII_3c120_niosII_video.(356).cnf
db|cycloneIII_3c120_niosII_video.(356).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
lcd_ta_fifo_to_dfa_fifo.v
c3bcdcc2d115223f9c5a6e7f16473813
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
DEPTH
8
PARAMETER_SIGNED_DEC
DEF
DATA_WIDTH
69
PARAMETER_SIGNED_DEC
DEF
ADDR_WIDTH
3
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|lcd_ta_fifo_to_dfa:the_lcd_ta_fifo_to_dfa|lcd_ta_fifo_to_dfa_fifo:lcd_ta_fifo_to_dfa_fifo
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
lcd_ta_sgdma_to_fifo_in_arbitrator
# storage
db|cycloneIII_3c120_niosII_video.(357).cnf
db|cycloneIII_3c120_niosII_video.(357).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cycloneiii_3c120_niosii_video_sopc.v
63dd20f59eccc698837c211655150b3
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|lcd_ta_sgdma_to_fifo_in_arbitrator:the_lcd_ta_sgdma_to_fifo_in
}
# macro_sequence

# end
# entity
lcd_ta_sgdma_to_fifo_out_arbitrator
# storage
db|cycloneIII_3c120_niosII_video.(358).cnf
db|cycloneIII_3c120_niosII_video.(358).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cycloneiii_3c120_niosii_video_sopc.v
63dd20f59eccc698837c211655150b3
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|lcd_ta_sgdma_to_fifo_out_arbitrator:the_lcd_ta_sgdma_to_fifo_out
}
# macro_sequence

# end
# entity
lcd_ta_sgdma_to_fifo
# storage
db|cycloneIII_3c120_niosII_video.(359).cnf
db|cycloneIII_3c120_niosII_video.(359).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
lcd_ta_sgdma_to_fifo.v
f34d1f5d5dafbf15513240f446de9aad
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|lcd_ta_sgdma_to_fifo:the_lcd_ta_sgdma_to_fifo
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
led_pio_s1_arbitrator
# storage
db|cycloneIII_3c120_niosII_video.(360).cnf
db|cycloneIII_3c120_niosII_video.(360).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cycloneiii_3c120_niosii_video_sopc.v
63dd20f59eccc698837c211655150b3
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|led_pio_s1_arbitrator:the_led_pio_s1
}
# macro_sequence

# end
# entity
led_pio
# storage
db|cycloneIII_3c120_niosII_video.(361).cnf
db|cycloneIII_3c120_niosII_video.(361).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
led_pio.v
6051f011292495bf1cb561e61ab811fc
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|led_pio:the_led_pio
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
performance_counter_control_slave_arbitrator
# storage
db|cycloneIII_3c120_niosII_video.(362).cnf
db|cycloneIII_3c120_niosII_video.(362).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cycloneiii_3c120_niosii_video_sopc.v
63dd20f59eccc698837c211655150b3
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|performance_counter_control_slave_arbitrator:the_performance_counter_control_slave
}
# macro_sequence

# end
# entity
performance_counter
# storage
db|cycloneIII_3c120_niosII_video.(363).cnf
db|cycloneIII_3c120_niosII_video.(363).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
performance_counter.v
69f0d9665be71336c8de8fdbaa55b20
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|performance_counter:the_performance_counter
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
pio_id_eeprom_dat_s1_arbitrator
# storage
db|cycloneIII_3c120_niosII_video.(364).cnf
db|cycloneIII_3c120_niosII_video.(364).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cycloneiii_3c120_niosii_video_sopc.v
63dd20f59eccc698837c211655150b3
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|pio_id_eeprom_dat_s1_arbitrator:the_pio_id_eeprom_dat_s1
}
# macro_sequence

# end
# entity
pio_id_eeprom_dat
# storage
db|cycloneIII_3c120_niosII_video.(365).cnf
db|cycloneIII_3c120_niosII_video.(365).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
pio_id_eeprom_dat.v
15eeb2fc89b5f0fb79a6c79f22d0745b
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|pio_id_eeprom_dat:the_pio_id_eeprom_dat
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
pio_id_eeprom_scl_s1_arbitrator
# storage
db|cycloneIII_3c120_niosII_video.(366).cnf
db|cycloneIII_3c120_niosII_video.(366).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cycloneiii_3c120_niosii_video_sopc.v
63dd20f59eccc698837c211655150b3
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|pio_id_eeprom_scl_s1_arbitrator:the_pio_id_eeprom_scl_s1
}
# macro_sequence

# end
# entity
pio_id_eeprom_scl
# storage
db|cycloneIII_3c120_niosII_video.(367).cnf
db|cycloneIII_3c120_niosII_video.(367).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
pio_id_eeprom_scl.v
dac9893dad80cdd724c8a8797e43e94c
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|pio_id_eeprom_scl:the_pio_id_eeprom_scl
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
pipeline_bridge_before_tristate_bridge_s1_arbitrator
# storage
db|cycloneIII_3c120_niosII_video.(368).cnf
db|cycloneIII_3c120_niosII_video.(368).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cycloneiii_3c120_niosii_video_sopc.v
63dd20f59eccc698837c211655150b3
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|pipeline_bridge_before_tristate_bridge_s1_arbitrator:the_pipeline_bridge_before_tristate_bridge_s1
}
# macro_sequence

# end
# entity
rdv_fifo_for_cpu_data_master_to_pipeline_bridge_before_tristate_bridge_s1_module
# storage
db|cycloneIII_3c120_niosII_video.(369).cnf
db|cycloneIII_3c120_niosII_video.(369).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cycloneiii_3c120_niosii_video_sopc.v
63dd20f59eccc698837c211655150b3
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|pipeline_bridge_before_tristate_bridge_s1_arbitrator:the_pipeline_bridge_before_tristate_bridge_s1|rdv_fifo_for_cpu_data_master_to_pipeline_bridge_before_tristate_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_pipeline_bridge_before_tristate_bridge_s1
}
# macro_sequence

# end
# entity
rdv_fifo_for_cpu_instruction_master_to_pipeline_bridge_before_tristate_bridge_s1_module
# storage
db|cycloneIII_3c120_niosII_video.(370).cnf
db|cycloneIII_3c120_niosII_video.(370).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cycloneiii_3c120_niosii_video_sopc.v
63dd20f59eccc698837c211655150b3
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|pipeline_bridge_before_tristate_bridge_s1_arbitrator:the_pipeline_bridge_before_tristate_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_pipeline_bridge_before_tristate_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_pipeline_bridge_before_tristate_bridge_s1
}
# macro_sequence

# end
# entity
pipeline_bridge_before_tristate_bridge_m1_arbitrator
# storage
db|cycloneIII_3c120_niosII_video.(371).cnf
db|cycloneIII_3c120_niosII_video.(371).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cycloneiii_3c120_niosii_video_sopc.v
63dd20f59eccc698837c211655150b3
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|pipeline_bridge_before_tristate_bridge_m1_arbitrator:the_pipeline_bridge_before_tristate_bridge_m1
}
# macro_sequence

# end
# entity
pipeline_bridge_before_tristate_bridge
# storage
db|cycloneIII_3c120_niosII_video.(372).cnf
db|cycloneIII_3c120_niosII_video.(372).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
pipeline_bridge_before_tristate_bridge.v
0d32174aca555b8dae1f4f08ab04898
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
pipeline_bridge_before_tristate_bridge_downstream_adapter
# storage
db|cycloneIII_3c120_niosII_video.(373).cnf
db|cycloneIII_3c120_niosII_video.(373).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
pipeline_bridge_before_tristate_bridge.v
0d32174aca555b8dae1f4f08ab04898
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
pipeline_bridge_before_tristate_bridge_upstream_adapter
# storage
db|cycloneIII_3c120_niosII_video.(374).cnf
db|cycloneIII_3c120_niosII_video.(374).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
pipeline_bridge_before_tristate_bridge.v
0d32174aca555b8dae1f4f08ab04898
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_upstream_adapter:the_pipeline_bridge_before_tristate_bridge_upstream_adapter
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
pipeline_bridge_before_tristate_bridge_waitrequest_adapter
# storage
db|cycloneIII_3c120_niosII_video.(375).cnf
db|cycloneIII_3c120_niosII_video.(375).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
pipeline_bridge_before_tristate_bridge.v
0d32174aca555b8dae1f4f08ab04898
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_waitrequest_adapter:the_pipeline_bridge_before_tristate_bridge_waitrequest_adapter
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
sgdma_rx_csr_arbitrator
# storage
db|cycloneIII_3c120_niosII_video.(376).cnf
db|cycloneIII_3c120_niosII_video.(376).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cycloneiii_3c120_niosii_video_sopc.v
63dd20f59eccc698837c211655150b3
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_rx_csr_arbitrator:the_sgdma_rx_csr
}
# macro_sequence

# end
# entity
sgdma_rx_in_arbitrator
# storage
db|cycloneIII_3c120_niosII_video.(377).cnf
db|cycloneIII_3c120_niosII_video.(377).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cycloneiii_3c120_niosii_video_sopc.v
63dd20f59eccc698837c211655150b3
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_rx_in_arbitrator:the_sgdma_rx_in
}
# macro_sequence

# end
# entity
sgdma_rx_descriptor_read_arbitrator
# storage
db|cycloneIII_3c120_niosII_video.(378).cnf
db|cycloneIII_3c120_niosII_video.(378).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cycloneiii_3c120_niosii_video_sopc.v
63dd20f59eccc698837c211655150b3
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_rx_descriptor_read_arbitrator:the_sgdma_rx_descriptor_read
}
# macro_sequence

# end
# entity
sgdma_rx_descriptor_write_arbitrator
# storage
db|cycloneIII_3c120_niosII_video.(379).cnf
db|cycloneIII_3c120_niosII_video.(379).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cycloneiii_3c120_niosii_video_sopc.v
63dd20f59eccc698837c211655150b3
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_rx_descriptor_write_arbitrator:the_sgdma_rx_descriptor_write
}
# macro_sequence

# end
# entity
sgdma_rx_m_write_arbitrator
# storage
db|cycloneIII_3c120_niosII_video.(380).cnf
db|cycloneIII_3c120_niosII_video.(380).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cycloneiii_3c120_niosii_video_sopc.v
63dd20f59eccc698837c211655150b3
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_rx_m_write_arbitrator:the_sgdma_rx_m_write
}
# macro_sequence

# end
# entity
sgdma_rx
# storage
db|cycloneIII_3c120_niosII_video.(381).cnf
db|cycloneIII_3c120_niosII_video.(381).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
sgdma_rx.v
d238e02778364b746cb4937b779d9b
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_rx:the_sgdma_rx
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
sgdma_rx_chain
# storage
db|cycloneIII_3c120_niosII_video.(382).cnf
db|cycloneIII_3c120_niosII_video.(382).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
sgdma_rx.v
d238e02778364b746cb4937b779d9b
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
control_status_slave_which_resides_within_sgdma_rx
# storage
db|cycloneIII_3c120_niosII_video.(383).cnf
db|cycloneIII_3c120_niosII_video.(383).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
sgdma_rx.v
d238e02778364b746cb4937b779d9b
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|control_status_slave_which_resides_within_sgdma_rx:the_control_status_slave_which_resides_within_sgdma_rx
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
descriptor_read_which_resides_within_sgdma_rx
# storage
db|cycloneIII_3c120_niosII_video.(384).cnf
db|cycloneIII_3c120_niosII_video.(384).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
sgdma_rx.v
d238e02778364b746cb4937b779d9b
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo
# storage
db|cycloneIII_3c120_niosII_video.(385).cnf
db|cycloneIII_3c120_niosII_video.(385).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
sgdma_rx.v
d238e02778364b746cb4937b779d9b
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
descriptor_write_which_resides_within_sgdma_rx
# storage
db|cycloneIII_3c120_niosII_video.(386).cnf
db|cycloneIII_3c120_niosII_video.(386).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
sgdma_rx.v
d238e02778364b746cb4937b779d9b
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_write_which_resides_within_sgdma_rx:the_descriptor_write_which_resides_within_sgdma_rx
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
sgdma_rx_command_grabber
# storage
db|cycloneIII_3c120_niosII_video.(387).cnf
db|cycloneIII_3c120_niosII_video.(387).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
sgdma_rx.v
d238e02778364b746cb4937b779d9b
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_command_grabber:the_sgdma_rx_command_grabber
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
sgdma_rx_m_write
# storage
db|cycloneIII_3c120_niosII_video.(388).cnf
db|cycloneIII_3c120_niosII_video.(388).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
sgdma_rx.v
d238e02778364b746cb4937b779d9b
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_m_write:the_sgdma_rx_m_write
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
byteenable_gen_which_resides_within_sgdma_rx
# storage
db|cycloneIII_3c120_niosII_video.(389).cnf
db|cycloneIII_3c120_niosII_video.(389).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
sgdma_rx.v
d238e02778364b746cb4937b779d9b
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_m_write:the_sgdma_rx_m_write|byteenable_gen_which_resides_within_sgdma_rx:the_byteenable_gen_which_resides_within_sgdma_rx
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
thirty_two_bit_byteenable_FSM_which_resides_within_sgdma_rx
# storage
db|cycloneIII_3c120_niosII_video.(390).cnf
db|cycloneIII_3c120_niosII_video.(390).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
sgdma_rx.v
d238e02778364b746cb4937b779d9b
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_m_write:the_sgdma_rx_m_write|byteenable_gen_which_resides_within_sgdma_rx:the_byteenable_gen_which_resides_within_sgdma_rx|thirty_two_bit_byteenable_FSM_which_resides_within_sgdma_rx:the_thirty_two_bit_byteenable_FSM
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
sixteen_bit_byteenable_FSM_which_resides_within_sgdma_rx
# storage
db|cycloneIII_3c120_niosII_video.(391).cnf
db|cycloneIII_3c120_niosII_video.(391).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
sgdma_rx.v
d238e02778364b746cb4937b779d9b
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_m_write:the_sgdma_rx_m_write|byteenable_gen_which_resides_within_sgdma_rx:the_byteenable_gen_which_resides_within_sgdma_rx|thirty_two_bit_byteenable_FSM_which_resides_within_sgdma_rx:the_thirty_two_bit_byteenable_FSM|sixteen_bit_byteenable_FSM_which_resides_within_sgdma_rx:lower_sixteen_bit_byteenable_FSM
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_m_write:the_sgdma_rx_m_write|byteenable_gen_which_resides_within_sgdma_rx:the_byteenable_gen_which_resides_within_sgdma_rx|thirty_two_bit_byteenable_FSM_which_resides_within_sgdma_rx:the_thirty_two_bit_byteenable_FSM|sixteen_bit_byteenable_FSM_which_resides_within_sgdma_rx:upper_sixteen_bit_byteenable_FSM
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
sgdma_rx_command_fifo
# storage
db|cycloneIII_3c120_niosII_video.(392).cnf
db|cycloneIII_3c120_niosII_video.(392).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
sgdma_rx.v
d238e02778364b746cb4937b779d9b
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
sgdma_rx_desc_address_fifo
# storage
db|cycloneIII_3c120_niosII_video.(393).cnf
db|cycloneIII_3c120_niosII_video.(393).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
sgdma_rx.v
d238e02778364b746cb4937b779d9b
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
sgdma_rx_status_token_fifo
# storage
db|cycloneIII_3c120_niosII_video.(394).cnf
db|cycloneIII_3c120_niosII_video.(394).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
sgdma_rx.v
d238e02778364b746cb4937b779d9b
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_status_token_fifo:the_sgdma_rx_status_token_fifo
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
sgdma_tx_csr_arbitrator
# storage
db|cycloneIII_3c120_niosII_video.(395).cnf
db|cycloneIII_3c120_niosII_video.(395).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cycloneiii_3c120_niosii_video_sopc.v
63dd20f59eccc698837c211655150b3
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_tx_csr_arbitrator:the_sgdma_tx_csr
}
# macro_sequence

# end
# entity
sgdma_tx_descriptor_read_arbitrator
# storage
db|cycloneIII_3c120_niosII_video.(396).cnf
db|cycloneIII_3c120_niosII_video.(396).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cycloneiii_3c120_niosii_video_sopc.v
63dd20f59eccc698837c211655150b3
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_tx_descriptor_read_arbitrator:the_sgdma_tx_descriptor_read
}
# macro_sequence

# end
# entity
sgdma_tx_descriptor_write_arbitrator
# storage
db|cycloneIII_3c120_niosII_video.(397).cnf
db|cycloneIII_3c120_niosII_video.(397).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cycloneiii_3c120_niosii_video_sopc.v
63dd20f59eccc698837c211655150b3
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_tx_descriptor_write_arbitrator:the_sgdma_tx_descriptor_write
}
# macro_sequence

# end
# entity
sgdma_tx_m_read_arbitrator
# storage
db|cycloneIII_3c120_niosII_video.(398).cnf
db|cycloneIII_3c120_niosII_video.(398).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cycloneiii_3c120_niosii_video_sopc.v
63dd20f59eccc698837c211655150b3
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_tx_m_read_arbitrator:the_sgdma_tx_m_read
}
# macro_sequence

# end
# entity
sgdma_tx_out_arbitrator
# storage
db|cycloneIII_3c120_niosII_video.(399).cnf
db|cycloneIII_3c120_niosII_video.(399).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cycloneiii_3c120_niosii_video_sopc.v
63dd20f59eccc698837c211655150b3
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_tx_out_arbitrator:the_sgdma_tx_out
}
# macro_sequence

# end
# entity
sgdma_tx
# storage
db|cycloneIII_3c120_niosII_video.(400).cnf
db|cycloneIII_3c120_niosII_video.(400).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
sgdma_tx.v
b3217055a6c6a3acc457dcb2d7561334
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_tx:the_sgdma_tx
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
sgdma_tx_chain
# storage
db|cycloneIII_3c120_niosII_video.(401).cnf
db|cycloneIII_3c120_niosII_video.(401).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
sgdma_tx.v
b3217055a6c6a3acc457dcb2d7561334
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
control_status_slave_which_resides_within_sgdma_tx
# storage
db|cycloneIII_3c120_niosII_video.(402).cnf
db|cycloneIII_3c120_niosII_video.(402).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
sgdma_tx.v
b3217055a6c6a3acc457dcb2d7561334
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|control_status_slave_which_resides_within_sgdma_tx:the_control_status_slave_which_resides_within_sgdma_tx
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
descriptor_read_which_resides_within_sgdma_tx
# storage
db|cycloneIII_3c120_niosII_video.(403).cnf
db|cycloneIII_3c120_niosII_video.(403).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
sgdma_tx.v
b3217055a6c6a3acc457dcb2d7561334
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo
# storage
db|cycloneIII_3c120_niosII_video.(404).cnf
db|cycloneIII_3c120_niosII_video.(404).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
sgdma_tx.v
b3217055a6c6a3acc457dcb2d7561334
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
descriptor_write_which_resides_within_sgdma_tx
# storage
db|cycloneIII_3c120_niosII_video.(405).cnf
db|cycloneIII_3c120_niosII_video.(405).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
sgdma_tx.v
b3217055a6c6a3acc457dcb2d7561334
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_write_which_resides_within_sgdma_tx:the_descriptor_write_which_resides_within_sgdma_tx
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
sgdma_tx_command_grabber
# storage
db|cycloneIII_3c120_niosII_video.(406).cnf
db|cycloneIII_3c120_niosII_video.(406).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
sgdma_tx.v
b3217055a6c6a3acc457dcb2d7561334
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_command_grabber:the_sgdma_tx_command_grabber
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
sgdma_tx_m_read
# storage
db|cycloneIII_3c120_niosII_video.(407).cnf
db|cycloneIII_3c120_niosII_video.(407).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
sgdma_tx.v
b3217055a6c6a3acc457dcb2d7561334
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_m_read:the_sgdma_tx_m_read
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
sgdma_tx_m_readfifo
# storage
db|cycloneIII_3c120_niosII_video.(408).cnf
db|cycloneIII_3c120_niosII_video.(408).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
sgdma_tx.v
b3217055a6c6a3acc457dcb2d7561334
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_m_readfifo:the_sgdma_tx_m_readfifo
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
sgdma_tx_m_readfifo_m_readfifo
# storage
db|cycloneIII_3c120_niosII_video.(409).cnf
db|cycloneIII_3c120_niosII_video.(409).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
sgdma_tx.v
b3217055a6c6a3acc457dcb2d7561334
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_m_readfifo:the_sgdma_tx_m_readfifo|sgdma_tx_m_readfifo_m_readfifo:the_sgdma_tx_m_readfifo_m_readfifo
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
scfifo
# storage
db|cycloneIII_3c120_niosII_video.(410).cnf
db|cycloneIII_3c120_niosII_video.(410).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|scfifo.tdf
892513e141f296ca2a061c832e0b073
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
lpm_width
37
PARAMETER_SIGNED_DEC
USR
LPM_NUMWORDS
64
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHU
6
PARAMETER_SIGNED_DEC
USR
LPM_SHOWAHEAD
OFF
PARAMETER_UNKNOWN
USR
UNDERFLOW_CHECKING
ON
PARAMETER_UNKNOWN
USR
OVERFLOW_CHECKING
ON
PARAMETER_UNKNOWN
USR
ALLOW_RWCYCLE_WHEN_FULL
OFF
PARAMETER_UNKNOWN
DEF
ADD_RAM_OUTPUT_REGISTER
ON
PARAMETER_UNKNOWN
USR
ALMOST_FULL_VALUE
0
PARAMETER_UNKNOWN
DEF
ALMOST_EMPTY_VALUE
0
PARAMETER_UNKNOWN
DEF
USE_EAB
ON
PARAMETER_UNKNOWN
USR
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
scfifo_su31
PARAMETER_UNKNOWN
USR
}
# used_port {
wrreq
-1
3
usedw
-1
3
rdreq
-1
3
q
-1
3
full
-1
3
empty
-1
3
data
-1
3
clock
-1
3
aclr
-1
3
}
# include_file {
a_fffifo.inc
aa34dd3c645beefc31a3e4ef186db4
a_f2fifo.inc
cebe3836bad826c95e765f77477e8a8b
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
a_i2fifo.inc
bfe272f05af0cf849bd8b4748efceffe
a_dpfifo.inc
37c2d0bb70d5a3f83a4aa09e62c75080
scfifo.tdf
892513e141f296ca2a061c832e0b073
a_regfifo.inc
8b2977668c8752c10a1f1977c9b9ee6
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_m_readfifo:the_sgdma_tx_m_readfifo|sgdma_tx_m_readfifo_m_readfifo:the_sgdma_tx_m_readfifo_m_readfifo|scfifo:sgdma_tx_m_readfifo_m_readfifo_m_readfifo
}
# macro_sequence

# end
# entity
scfifo_su31
# storage
db|cycloneIII_3c120_niosII_video.(411).cnf
db|cycloneIII_3c120_niosII_video.(411).cnf
# case_insensitive
# source_file
db|scfifo_su31.tdf
13e9b671515387e8756b10c5a22bbece
7
# used_port {
wrreq
-1
3
usedw5
-1
3
usedw4
-1
3
usedw3
-1
3
usedw2
-1
3
usedw1
-1
3
usedw0
-1
3
rdreq
-1
3
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q36
-1
3
q35
-1
3
q34
-1
3
q33
-1
3
q32
-1
3
q31
-1
3
q30
-1
3
q3
-1
3
q29
-1
3
q28
-1
3
q27
-1
3
q26
-1
3
q25
-1
3
q24
-1
3
q23
-1
3
q22
-1
3
q21
-1
3
q20
-1
3
q2
-1
3
q19
-1
3
q18
-1
3
q17
-1
3
q16
-1
3
q15
-1
3
q14
-1
3
q13
-1
3
q12
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
full
-1
3
empty
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data36
-1
3
data35
-1
3
data34
-1
3
data33
-1
3
data32
-1
3
data31
-1
3
data30
-1
3
data3
-1
3
data29
-1
3
data28
-1
3
data27
-1
3
data26
-1
3
data25
-1
3
data24
-1
3
data23
-1
3
data22
-1
3
data21
-1
3
data20
-1
3
data2
-1
3
data19
-1
3
data18
-1
3
data17
-1
3
data16
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_m_readfifo:the_sgdma_tx_m_readfifo|sgdma_tx_m_readfifo_m_readfifo:the_sgdma_tx_m_readfifo_m_readfifo|scfifo:sgdma_tx_m_readfifo_m_readfifo_m_readfifo|scfifo_su31:auto_generated
}
# macro_sequence

# end
# entity
a_dpfifo_3541
# storage
db|cycloneIII_3c120_niosII_video.(412).cnf
db|cycloneIII_3c120_niosII_video.(412).cnf
# case_insensitive
# source_file
db|a_dpfifo_3541.tdf
ea18c9b5b8878082a7e56b92a6672
7
# used_port {
wreq
-1
3
usedw5
-1
3
usedw4
-1
3
usedw3
-1
3
usedw2
-1
3
usedw1
-1
3
usedw0
-1
3
sclr
-1
3
rreq
-1
3
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q36
-1
3
q35
-1
3
q34
-1
3
q33
-1
3
q32
-1
3
q31
-1
3
q30
-1
3
q3
-1
3
q29
-1
3
q28
-1
3
q27
-1
3
q26
-1
3
q25
-1
3
q24
-1
3
q23
-1
3
q22
-1
3
q21
-1
3
q20
-1
3
q2
-1
3
q19
-1
3
q18
-1
3
q17
-1
3
q16
-1
3
q15
-1
3
q14
-1
3
q13
-1
3
q12
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
full
-1
3
empty
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data36
-1
3
data35
-1
3
data34
-1
3
data33
-1
3
data32
-1
3
data31
-1
3
data30
-1
3
data3
-1
3
data29
-1
3
data28
-1
3
data27
-1
3
data26
-1
3
data25
-1
3
data24
-1
3
data23
-1
3
data22
-1
3
data21
-1
3
data20
-1
3
data2
-1
3
data19
-1
3
data18
-1
3
data17
-1
3
data16
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_m_readfifo:the_sgdma_tx_m_readfifo|sgdma_tx_m_readfifo_m_readfifo:the_sgdma_tx_m_readfifo_m_readfifo|scfifo:sgdma_tx_m_readfifo_m_readfifo_m_readfifo|scfifo_su31:auto_generated|a_dpfifo_3541:dpfifo
}
# macro_sequence

# end
# entity
altsyncram_utd1
# storage
db|cycloneIII_3c120_niosII_video.(413).cnf
db|cycloneIII_3c120_niosII_video.(413).cnf
# case_insensitive
# source_file
db|altsyncram_utd1.tdf
54a91ff344ac509d538f4f549181362b
7
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b36
-1
3
q_b35
-1
3
q_b34
-1
3
q_b33
-1
3
q_b32
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a36
-1
3
data_a35
-1
3
data_a34
-1
3
data_a33
-1
3
data_a32
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clocken1
-1
3
clock1
-1
3
clock0
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_m_readfifo:the_sgdma_tx_m_readfifo|sgdma_tx_m_readfifo_m_readfifo:the_sgdma_tx_m_readfifo_m_readfifo|scfifo:sgdma_tx_m_readfifo_m_readfifo_m_readfifo|scfifo_su31:auto_generated|a_dpfifo_3541:dpfifo|altsyncram_utd1:FIFOram
}
# macro_sequence

# end
# entity
cmpr_ar8
# storage
db|cycloneIII_3c120_niosII_video.(414).cnf
db|cycloneIII_3c120_niosII_video.(414).cnf
# case_insensitive
# source_file
db|cmpr_ar8.tdf
93254ba1588cfd3fa5e2141197bd2d7
7
# used_port {
datab5
-1
3
datab4
-1
3
datab3
-1
3
datab2
-1
3
datab1
-1
3
datab0
-1
3
aeb
-1
3
dataa5
-1
2
dataa4
-1
2
dataa3
-1
2
dataa2
-1
2
dataa1
-1
2
dataa0
-1
2
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_m_readfifo:the_sgdma_tx_m_readfifo|sgdma_tx_m_readfifo_m_readfifo:the_sgdma_tx_m_readfifo_m_readfifo|scfifo:sgdma_tx_m_readfifo_m_readfifo_m_readfifo|scfifo_su31:auto_generated|a_dpfifo_3541:dpfifo|cmpr_ar8:almost_full_comparer
}
# macro_sequence

# end
# entity
cmpr_ar8
# storage
db|cycloneIII_3c120_niosII_video.(415).cnf
db|cycloneIII_3c120_niosII_video.(415).cnf
# case_insensitive
# source_file
db|cmpr_ar8.tdf
93254ba1588cfd3fa5e2141197bd2d7
7
# used_port {
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
aeb
-1
3
datab5
-1
1
datab4
-1
1
datab3
-1
1
datab2
-1
1
datab0
-1
1
datab1
-1
2
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_m_readfifo:the_sgdma_tx_m_readfifo|sgdma_tx_m_readfifo_m_readfifo:the_sgdma_tx_m_readfifo_m_readfifo|scfifo:sgdma_tx_m_readfifo_m_readfifo_m_readfifo|scfifo_su31:auto_generated|a_dpfifo_3541:dpfifo|cmpr_ar8:two_comparison
}
# macro_sequence

# end
# entity
cntr_4n7
# storage
db|cycloneIII_3c120_niosII_video.(416).cnf
db|cycloneIII_3c120_niosII_video.(416).cnf
# case_insensitive
# source_file
db|cntr_4n7.tdf
776d04fcaeb87fd4e6879684ec3a1f
7
# used_port {
updown
-1
3
sclr
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_m_readfifo:the_sgdma_tx_m_readfifo|sgdma_tx_m_readfifo_m_readfifo:the_sgdma_tx_m_readfifo_m_readfifo|scfifo:sgdma_tx_m_readfifo_m_readfifo_m_readfifo|scfifo_su31:auto_generated|a_dpfifo_3541:dpfifo|cntr_4n7:usedw_counter
}
# macro_sequence

# end
# entity
cntr_omb
# storage
db|cycloneIII_3c120_niosII_video.(417).cnf
db|cycloneIII_3c120_niosII_video.(417).cnf
# case_insensitive
# source_file
db|cntr_omb.tdf
e05624a911e74a72f9cc569b3174798c
7
# used_port {
sclr
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_m_readfifo:the_sgdma_tx_m_readfifo|sgdma_tx_m_readfifo_m_readfifo:the_sgdma_tx_m_readfifo_m_readfifo|scfifo:sgdma_tx_m_readfifo_m_readfifo_m_readfifo|scfifo_su31:auto_generated|a_dpfifo_3541:dpfifo|cntr_omb:wr_ptr
}
# macro_sequence

# end
# entity
sgdma_tx_command_fifo
# storage
db|cycloneIII_3c120_niosII_video.(418).cnf
db|cycloneIII_3c120_niosII_video.(418).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
sgdma_tx.v
b3217055a6c6a3acc457dcb2d7561334
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
sgdma_tx_desc_address_fifo
# storage
db|cycloneIII_3c120_niosII_video.(419).cnf
db|cycloneIII_3c120_niosII_video.(419).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
sgdma_tx.v
b3217055a6c6a3acc457dcb2d7561334
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
sgdma_tx_status_token_fifo
# storage
db|cycloneIII_3c120_niosII_video.(420).cnf
db|cycloneIII_3c120_niosII_video.(420).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
sgdma_tx.v
b3217055a6c6a3acc457dcb2d7561334
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_status_token_fifo:the_sgdma_tx_status_token_fifo
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
slow_peripheral_bridge_s1_arbitrator
# storage
db|cycloneIII_3c120_niosII_video.(421).cnf
db|cycloneIII_3c120_niosII_video.(421).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cycloneiii_3c120_niosii_video_sopc.v
63dd20f59eccc698837c211655150b3
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|slow_peripheral_bridge_s1_arbitrator:the_slow_peripheral_bridge_s1
}
# macro_sequence

# end
# entity
rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1_module
# storage
db|cycloneIII_3c120_niosII_video.(422).cnf
db|cycloneIII_3c120_niosII_video.(422).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cycloneiii_3c120_niosii_video_sopc.v
63dd20f59eccc698837c211655150b3
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|slow_peripheral_bridge_s1_arbitrator:the_slow_peripheral_bridge_s1|rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1
}
# macro_sequence

# end
# entity
slow_peripheral_bridge_m1_arbitrator
# storage
db|cycloneIII_3c120_niosII_video.(423).cnf
db|cycloneIII_3c120_niosII_video.(423).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cycloneiii_3c120_niosii_video_sopc.v
63dd20f59eccc698837c211655150b3
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|slow_peripheral_bridge_m1_arbitrator:the_slow_peripheral_bridge_m1
}
# macro_sequence

# end
# entity
slow_peripheral_bridge
# storage
db|cycloneIII_3c120_niosII_video.(424).cnf
db|cycloneIII_3c120_niosII_video.(424).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
slow_peripheral_bridge.v
ce22a1624b957942c7e0785efffb56c8
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
slow_peripheral_bridge_downstream_fifo
# storage
db|cycloneIII_3c120_niosII_video.(425).cnf
db|cycloneIII_3c120_niosII_video.(425).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
slow_peripheral_bridge.v
ce22a1624b957942c7e0785efffb56c8
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
dcfifo
# storage
db|cycloneIII_3c120_niosII_video.(426).cnf
db|cycloneIII_3c120_niosII_video.(426).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|dcfifo.tdf
27d554629393f1cfc78a2c3ccb14777
7
# user_parameter {
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
54
PARAMETER_SIGNED_DEC
USR
LPM_NUMWORDS
16
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHU
4
PARAMETER_SIGNED_DEC
USR
LPM_SHOWAHEAD
OFF
PARAMETER_UNKNOWN
USR
UNDERFLOW_CHECKING
ON
PARAMETER_UNKNOWN
USR
OVERFLOW_CHECKING
ON
PARAMETER_UNKNOWN
USR
USE_EAB
ON
PARAMETER_UNKNOWN
USR
ADD_RAM_OUTPUT_REGISTER
OFF
PARAMETER_UNKNOWN
DEF
DELAY_RDUSEDW
1
PARAMETER_UNKNOWN
DEF
DELAY_WRUSEDW
1
PARAMETER_UNKNOWN
DEF
RDSYNC_DELAYPIPE
5
PARAMETER_SIGNED_DEC
USR
WRSYNC_DELAYPIPE
5
PARAMETER_SIGNED_DEC
USR
CLOCKS_ARE_SYNCHRONIZED
FALSE
PARAMETER_UNKNOWN
DEF
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
ADD_USEDW_MSB_BIT
OFF
PARAMETER_UNKNOWN
DEF
WRITE_ACLR_SYNCH
OFF
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
dcfifo_8uf1
PARAMETER_UNKNOWN
USR
}
# used_port {
wrreq
-1
3
wrfull
-1
3
wrclk
-1
3
rdreq
-1
3
rdempty
-1
3
rdclk
-1
3
q
-1
3
data
-1
3
aclr
-1
3
}
# include_file {
lpm_add_sub.inc
144a73b61081a2a03554ff5acc5e8842
dcfifo.tdf
27d554629393f1cfc78a2c3ccb14777
lpm_compare.inc
bbd3e8c93afb7320934629e5fb11566
alt_sync_fifo.inc
a019bef5b1e7379dfab915daa2a6c4
a_graycounter.inc
c8eabdd6f8e7d384595a15fec505aa8
lpm_counter.inc
c5cfeeabc5f2ab60b3453f6abbc42b41
a_fefifo.inc
5a44f50e786a1d286adceb22796b9f
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
a_gray2bin.inc
7e4b761bbeb1a382a47a2f89c3e13e
altsyncram_fifo.inc
4b2b21790828dd59a04a16f08af58b
dffpipe.inc
5471cd80ee441dd293deca0963c9aa0
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo
}
# macro_sequence

# end
# entity
dcfifo_8uf1
# storage
db|cycloneIII_3c120_niosII_video.(427).cnf
db|cycloneIII_3c120_niosII_video.(427).cnf
# case_insensitive
# source_file
db|dcfifo_8uf1.tdf
57deb71d86d0173147cab7c9b0fb6773
7
# used_port {
wrreq
-1
3
wrfull
-1
3
wrclk
-1
3
rdreq
-1
3
rdempty
-1
3
rdclk
-1
3
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q53
-1
3
q52
-1
3
q51
-1
3
q50
-1
3
q5
-1
3
q49
-1
3
q48
-1
3
q47
-1
3
q46
-1
3
q45
-1
3
q44
-1
3
q43
-1
3
q42
-1
3
q41
-1
3
q40
-1
3
q4
-1
3
q39
-1
3
q38
-1
3
q37
-1
3
q36
-1
3
q35
-1
3
q34
-1
3
q33
-1
3
q32
-1
3
q31
-1
3
q30
-1
3
q3
-1
3
q29
-1
3
q28
-1
3
q27
-1
3
q26
-1
3
q25
-1
3
q24
-1
3
q23
-1
3
q22
-1
3
q21
-1
3
q20
-1
3
q2
-1
3
q19
-1
3
q18
-1
3
q17
-1
3
q16
-1
3
q15
-1
3
q14
-1
3
q13
-1
3
q12
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data53
-1
3
data52
-1
3
data51
-1
3
data50
-1
3
data5
-1
3
data49
-1
3
data48
-1
3
data47
-1
3
data46
-1
3
data45
-1
3
data44
-1
3
data43
-1
3
data42
-1
3
data41
-1
3
data40
-1
3
data4
-1
3
data39
-1
3
data38
-1
3
data37
-1
3
data36
-1
3
data35
-1
3
data34
-1
3
data33
-1
3
data32
-1
3
data31
-1
3
data30
-1
3
data3
-1
3
data29
-1
3
data28
-1
3
data27
-1
3
data26
-1
3
data25
-1
3
data24
-1
3
data23
-1
3
data22
-1
3
data21
-1
3
data20
-1
3
data2
-1
3
data19
-1
3
data18
-1
3
data17
-1
3
data16
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
aclr
-1
3
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_8uf1:auto_generated
}
# macro_sequence

# end
# entity
a_graycounter_g47
# storage
db|cycloneIII_3c120_niosII_video.(428).cnf
db|cycloneIII_3c120_niosII_video.(428).cnf
# case_insensitive
# source_file
db|a_graycounter_g47.tdf
8ba3217bdb238b79723f8eb3612db561
7
# used_port {
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_8uf1:auto_generated|a_graycounter_g47:rdptr_g1p
}
# macro_sequence

# end
# entity
a_graycounter_cic
# storage
db|cycloneIII_3c120_niosII_video.(429).cnf
db|cycloneIII_3c120_niosII_video.(429).cnf
# case_insensitive
# source_file
db|a_graycounter_cic.tdf
12df1fe9d9b8ab26433a516fa5e44
7
# used_port {
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_8uf1:auto_generated|a_graycounter_cic:wrptr_g1p
}
# macro_sequence

# end
# entity
a_graycounter_hic
# storage
db|cycloneIII_3c120_niosII_video.(430).cnf
db|cycloneIII_3c120_niosII_video.(430).cnf
# case_insensitive
# source_file
db|a_graycounter_hic.tdf
63f820bfcde53d9ee069d1882b5eaab
7
# used_port {
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_8uf1:auto_generated|a_graycounter_hic:wrptr_gp
}
# macro_sequence

# end
# entity
altsyncram_fi31
# storage
db|cycloneIII_3c120_niosII_video.(431).cnf
db|cycloneIII_3c120_niosII_video.(431).cnf
# case_insensitive
# source_file
db|altsyncram_fi31.tdf
1bfa25f9e8791ee548b807b9a2e3565
7
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b53
-1
3
q_b52
-1
3
q_b51
-1
3
q_b50
-1
3
q_b5
-1
3
q_b49
-1
3
q_b48
-1
3
q_b47
-1
3
q_b46
-1
3
q_b45
-1
3
q_b44
-1
3
q_b43
-1
3
q_b42
-1
3
q_b41
-1
3
q_b40
-1
3
q_b4
-1
3
q_b39
-1
3
q_b38
-1
3
q_b37
-1
3
q_b36
-1
3
q_b35
-1
3
q_b34
-1
3
q_b33
-1
3
q_b32
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a53
-1
3
data_a52
-1
3
data_a51
-1
3
data_a50
-1
3
data_a5
-1
3
data_a49
-1
3
data_a48
-1
3
data_a47
-1
3
data_a46
-1
3
data_a45
-1
3
data_a44
-1
3
data_a43
-1
3
data_a42
-1
3
data_a41
-1
3
data_a40
-1
3
data_a4
-1
3
data_a39
-1
3
data_a38
-1
3
data_a37
-1
3
data_a36
-1
3
data_a35
-1
3
data_a34
-1
3
data_a33
-1
3
data_a32
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clocken1
-1
3
clock1
-1
3
clock0
-1
3
addressstall_b
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
aclr1
-1
3
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_8uf1:auto_generated|altsyncram_fi31:fifo_ram
}
# macro_sequence

# end
# entity
alt_synch_pipe_lkd
# storage
db|cycloneIII_3c120_niosII_video.(432).cnf
db|cycloneIII_3c120_niosII_video.(432).cnf
# case_insensitive
# source_file
db|alt_synch_pipe_lkd.tdf
4e911765ffae275c743ab9b1b2ca0e7
7
# used_port {
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
d4
-1
3
d3
-1
3
d2
-1
3
d1
-1
3
d0
-1
3
clrn
-1
3
clock
-1
3
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_8uf1:auto_generated|alt_synch_pipe_lkd:rs_dgwp
}
# macro_sequence

# end
# entity
dffpipe_md9
# storage
db|cycloneIII_3c120_niosII_video.(433).cnf
db|cycloneIII_3c120_niosII_video.(433).cnf
# case_insensitive
# source_file
db|dffpipe_md9.tdf
d351949a931c1e408091e8a525b2f
7
# used_port {
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
d4
-1
3
d3
-1
3
d2
-1
3
d1
-1
3
d0
-1
3
clrn
-1
3
clock
-1
3
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_8uf1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_md9:dffpipe15
}
# macro_sequence

# end
# entity
alt_synch_pipe_mkd
# storage
db|cycloneIII_3c120_niosII_video.(434).cnf
db|cycloneIII_3c120_niosII_video.(434).cnf
# case_insensitive
# source_file
db|alt_synch_pipe_mkd.tdf
e37e5fc3364485c7231d5bbc559af98a
7
# used_port {
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
d4
-1
3
d3
-1
3
d2
-1
3
d1
-1
3
d0
-1
3
clrn
-1
3
clock
-1
3
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_8uf1:auto_generated|alt_synch_pipe_mkd:ws_dgrp
}
# macro_sequence

# end
# entity
dffpipe_nd9
# storage
db|cycloneIII_3c120_niosII_video.(435).cnf
db|cycloneIII_3c120_niosII_video.(435).cnf
# case_insensitive
# source_file
db|dffpipe_nd9.tdf
e08bd11f63155e59853a0302487e864
7
# used_port {
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
d4
-1
3
d3
-1
3
d2
-1
3
d1
-1
3
d0
-1
3
clrn
-1
3
clock
-1
3
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_8uf1:auto_generated|alt_synch_pipe_mkd:ws_dgrp|dffpipe_nd9:dffpipe18
}
# macro_sequence

# end
# entity
slow_peripheral_bridge_upstream_fifo
# storage
db|cycloneIII_3c120_niosII_video.(436).cnf
db|cycloneIII_3c120_niosII_video.(436).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
slow_peripheral_bridge.v
ce22a1624b957942c7e0785efffb56c8
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
sys_clk_timer_s1_arbitrator
# storage
db|cycloneIII_3c120_niosII_video.(437).cnf
db|cycloneIII_3c120_niosII_video.(437).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cycloneiii_3c120_niosii_video_sopc.v
63dd20f59eccc698837c211655150b3
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sys_clk_timer_s1_arbitrator:the_sys_clk_timer_s1
}
# macro_sequence

# end
# entity
sys_clk_timer
# storage
db|cycloneIII_3c120_niosII_video.(438).cnf
db|cycloneIII_3c120_niosII_video.(438).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
sys_clk_timer.v
e8116736abdec261e3d6b2895a773d80
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sys_clk_timer:the_sys_clk_timer
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
sysid_control_slave_arbitrator
# storage
db|cycloneIII_3c120_niosII_video.(439).cnf
db|cycloneIII_3c120_niosII_video.(439).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cycloneiii_3c120_niosii_video_sopc.v
63dd20f59eccc698837c211655150b3
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sysid_control_slave_arbitrator:the_sysid_control_slave
}
# macro_sequence

# end
# entity
sysid
# storage
db|cycloneIII_3c120_niosII_video.(440).cnf
db|cycloneIII_3c120_niosII_video.(440).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
sysid.v
aa2bce7a7fd5083d23476fac2182b22
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sysid:the_sysid
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
touch_panel_pen_irq_n_s1_arbitrator
# storage
db|cycloneIII_3c120_niosII_video.(441).cnf
db|cycloneIII_3c120_niosII_video.(441).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cycloneiii_3c120_niosii_video_sopc.v
63dd20f59eccc698837c211655150b3
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|touch_panel_pen_irq_n_s1_arbitrator:the_touch_panel_pen_irq_n_s1
}
# macro_sequence

# end
# entity
touch_panel_pen_irq_n
# storage
db|cycloneIII_3c120_niosII_video.(442).cnf
db|cycloneIII_3c120_niosII_video.(442).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
touch_panel_pen_irq_n.v
4ea23fa7fd13e35864fa4509ddc2
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|touch_panel_pen_irq_n:the_touch_panel_pen_irq_n
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
touch_panel_spi_spi_control_port_arbitrator
# storage
db|cycloneIII_3c120_niosII_video.(443).cnf
db|cycloneIII_3c120_niosII_video.(443).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cycloneiii_3c120_niosii_video_sopc.v
63dd20f59eccc698837c211655150b3
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|touch_panel_spi_spi_control_port_arbitrator:the_touch_panel_spi_spi_control_port
}
# macro_sequence

# end
# entity
touch_panel_spi
# storage
db|cycloneIII_3c120_niosII_video.(444).cnf
db|cycloneIII_3c120_niosII_video.(444).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
touch_panel_spi.v
5a381f2539d896d62478b2ceaefa61e9
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|touch_panel_spi:the_touch_panel_spi
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
tse_ddr_clock_bridge_s1_arbitrator
# storage
db|cycloneIII_3c120_niosII_video.(445).cnf
db|cycloneIII_3c120_niosII_video.(445).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cycloneiii_3c120_niosii_video_sopc.v
63dd20f59eccc698837c211655150b3
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_ddr_clock_bridge_s1_arbitrator:the_tse_ddr_clock_bridge_s1
}
# macro_sequence

# end
# entity
rdv_fifo_for_sgdma_tx_m_read_to_tse_ddr_clock_bridge_s1_module
# storage
db|cycloneIII_3c120_niosII_video.(446).cnf
db|cycloneIII_3c120_niosII_video.(446).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cycloneiii_3c120_niosii_video_sopc.v
63dd20f59eccc698837c211655150b3
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_ddr_clock_bridge_s1_arbitrator:the_tse_ddr_clock_bridge_s1|rdv_fifo_for_sgdma_tx_m_read_to_tse_ddr_clock_bridge_s1_module:rdv_fifo_for_sgdma_tx_m_read_to_tse_ddr_clock_bridge_s1
}
# macro_sequence

# end
# entity
tse_ddr_clock_bridge_m1_arbitrator
# storage
db|cycloneIII_3c120_niosII_video.(447).cnf
db|cycloneIII_3c120_niosII_video.(447).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cycloneiii_3c120_niosii_video_sopc.v
63dd20f59eccc698837c211655150b3
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_ddr_clock_bridge_m1_arbitrator:the_tse_ddr_clock_bridge_m1
}
# macro_sequence

# end
# entity
selecto_nrdv_tse_ddr_clock_bridge_m1_1_ddr2_sdram_s1_fifo_module
# storage
db|cycloneIII_3c120_niosII_video.(448).cnf
db|cycloneIII_3c120_niosII_video.(448).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cycloneiii_3c120_niosii_video_sopc.v
63dd20f59eccc698837c211655150b3
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_ddr_clock_bridge_m1_arbitrator:the_tse_ddr_clock_bridge_m1|selecto_nrdv_tse_ddr_clock_bridge_m1_1_ddr2_sdram_s1_fifo_module:selecto_nrdv_tse_ddr_clock_bridge_m1_1_ddr2_sdram_s1_fifo
}
# macro_sequence

# end
# entity
tse_ddr_clock_bridge
# storage
db|cycloneIII_3c120_niosII_video.(449).cnf
db|cycloneIII_3c120_niosII_video.(449).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
tse_ddr_clock_bridge.v
1dd0cb2ab2f6bc58efd752be51dcf5a5
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
tse_ddr_clock_bridge_downstream_fifo
# storage
db|cycloneIII_3c120_niosII_video.(450).cnf
db|cycloneIII_3c120_niosII_video.(450).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
tse_ddr_clock_bridge.v
1dd0cb2ab2f6bc58efd752be51dcf5a5
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_downstream_fifo:the_downstream_fifo
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
tse_ddr_clock_bridge_upstream_fifo
# storage
db|cycloneIII_3c120_niosII_video.(451).cnf
db|cycloneIII_3c120_niosII_video.(451).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
tse_ddr_clock_bridge.v
1dd0cb2ab2f6bc58efd752be51dcf5a5
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_upstream_fifo:the_upstream_fifo
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
tse_mac_control_port_arbitrator
# storage
db|cycloneIII_3c120_niosII_video.(452).cnf
db|cycloneIII_3c120_niosII_video.(452).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cycloneiii_3c120_niosii_video_sopc.v
63dd20f59eccc698837c211655150b3
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac_control_port_arbitrator:the_tse_mac_control_port
}
# macro_sequence

# end
# entity
tse_mac_transmit_arbitrator
# storage
db|cycloneIII_3c120_niosII_video.(453).cnf
db|cycloneIII_3c120_niosII_video.(453).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cycloneiii_3c120_niosii_video_sopc.v
63dd20f59eccc698837c211655150b3
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac_transmit_arbitrator:the_tse_mac_transmit
}
# macro_sequence

# end
# entity
tse_mac_receive_arbitrator
# storage
db|cycloneIII_3c120_niosII_video.(454).cnf
db|cycloneIII_3c120_niosII_video.(454).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cycloneiii_3c120_niosii_video_sopc.v
63dd20f59eccc698837c211655150b3
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac_receive_arbitrator:the_tse_mac_receive
}
# macro_sequence

# end
# entity
tse_mac
# storage
db|cycloneIII_3c120_niosII_video.(455).cnf
db|cycloneIII_3c120_niosII_video.(455).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
tse_mac.v
21459ae36c648536d4e2e19826fcd11
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac
}
# macro_sequence

# end
# entity
altera_tse_mac
# storage
db|cycloneIII_3c120_niosII_video.(456).cnf
db|cycloneIII_3c120_niosII_video.(456).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
triple_speed_ethernet-library|altera_tse_mac.v
676668be52a91889ec5180d962a21a1f
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
ENABLE_ENA
32
PARAMETER_SIGNED_DEC
USR
ENABLE_GMII_LOOPBACK
1
PARAMETER_SIGNED_DEC
USR
ENABLE_HD_LOGIC
1
PARAMETER_SIGNED_DEC
USR
USE_SYNC_RESET
1
PARAMETER_SIGNED_DEC
USR
ENABLE_SUP_ADDR
1
PARAMETER_SIGNED_DEC
USR
ENA_HASH
1
PARAMETER_SIGNED_DEC
USR
STAT_CNT_ENA
1
PARAMETER_SIGNED_DEC
USR
ENABLE_EXTENDED_STAT_REG
0
PARAMETER_SIGNED_DEC
USR
EG_FIFO
1024
PARAMETER_SIGNED_DEC
USR
EG_ADDR
10
PARAMETER_SIGNED_DEC
USR
ING_FIFO
1024
PARAMETER_SIGNED_DEC
USR
ING_ADDR
10
PARAMETER_SIGNED_DEC
USR
RESET_LEVEL
00000001
PARAMETER_UNSIGNED_BIN
USR
MDIO_CLK_DIV
40
PARAMETER_SIGNED_DEC
USR
CORE_VERSION
0000101100000000
PARAMETER_UNSIGNED_BIN
USR
CUST_VERSION
0
PARAMETER_SIGNED_DEC
USR
REDUCED_INTERFACE_ENA
0
PARAMETER_SIGNED_DEC
USR
ENABLE_MDIO
1
PARAMETER_SIGNED_DEC
USR
ENABLE_MAGIC_DETECT
1
PARAMETER_SIGNED_DEC
USR
ENABLE_MIN_FIFO
1
PARAMETER_SIGNED_DEC
DEF
ENABLE_MACLITE
0
PARAMETER_SIGNED_DEC
USR
MACLITE_GIGE
0
PARAMETER_SIGNED_DEC
USR
CRC32DWIDTH
8
PARAMETER_SIGNED_DEC
USR
CRC32GENDELAY
6
PARAMETER_SIGNED_DEC
USR
CRC32CHECK16BIT
00000000
PARAMETER_UNSIGNED_BIN
USR
CRC32S1L2_EXTERN
0
PARAMETER_SIGNED_DEC
USR
ENABLE_SHIFT16
1
PARAMETER_SIGNED_DEC
USR
RAM_TYPE
AUTO
PARAMETER_STRING
USR
INSERT_TA
1
PARAMETER_SIGNED_DEC
USR
ENABLE_MAC_FLOW_CTRL
0
PARAMETER_SIGNED_DEC
USR
ENABLE_MAC_TXADDR_SET
1
PARAMETER_SIGNED_DEC
USR
ENABLE_MAC_RX_VLAN
0
PARAMETER_SIGNED_DEC
USR
ENABLE_MAC_TX_VLAN
0
PARAMETER_SIGNED_DEC
USR
SYNCHRONIZER_DEPTH
3
PARAMETER_SIGNED_DEC
USR
}
# include_file {
altera_tse_mac.v
676668be52a91889ec5180d962a21a1f
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_tse_reset_synchronizer
# storage
db|cycloneIII_3c120_niosII_video.(457).cnf
db|cycloneIII_3c120_niosII_video.(457).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
triple_speed_ethernet-library|altera_tse_reset_synchronizer.v
f042b6ef3c47b4607abfac4911e4f21e
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
ASYNC_RESET
1
PARAMETER_SIGNED_DEC
DEF
DEPTH
2
PARAMETER_SIGNED_DEC
DEF
}
# include_file {
altera_tse_reset_synchronizer.v
f042b6ef3c47b4607abfac4911e4f21e
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_0
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_1
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_2
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_3
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_4
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_tse_top_gen_host
# storage
db|cycloneIII_3c120_niosII_video.(458).cnf
db|cycloneIII_3c120_niosII_video.(458).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
triple_speed_ethernet-library|altera_tse_top_gen_host.v
a498dfb42f9755f65666e863fdbc91
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
ENABLE_ENA
32
PARAMETER_SIGNED_DEC
USR
ENABLE_GMII_LOOPBACK
1
PARAMETER_SIGNED_DEC
USR
ENABLE_HD_LOGIC
1
PARAMETER_SIGNED_DEC
USR
ENABLE_SUP_ADDR
1
PARAMETER_SIGNED_DEC
USR
ENA_HASH
1
PARAMETER_SIGNED_DEC
USR
STAT_CNT_ENA
1
PARAMETER_SIGNED_DEC
USR
ENABLE_EXTENDED_STAT_REG
0
PARAMETER_SIGNED_DEC
USR
EG_FIFO
1024
PARAMETER_SIGNED_DEC
USR
EG_ADDR
10
PARAMETER_SIGNED_DEC
USR
ING_FIFO
1024
PARAMETER_SIGNED_DEC
USR
ING_ADDR
10
PARAMETER_SIGNED_DEC
USR
MDIO_CLK_DIV
40
PARAMETER_SIGNED_DEC
USR
CORE_VERSION
0000101100000000
PARAMETER_UNSIGNED_BIN
USR
CUST_VERSION
0
PARAMETER_SIGNED_DEC
USR
REDUCED_INTERFACE_ENA
0
PARAMETER_SIGNED_DEC
USR
ENABLE_MDIO
1
PARAMETER_SIGNED_DEC
USR
ENABLE_MAGIC_DETECT
1
PARAMETER_SIGNED_DEC
USR
ENABLE_MIN_FIFO
1
PARAMETER_SIGNED_DEC
USR
ENABLE_PADDING
1
PARAMETER_UNSIGNED_BIN
USR
ENABLE_LGTH_CHECK
1
PARAMETER_UNSIGNED_BIN
USR
GBIT_ONLY
00000000000000000000000000000001
PARAMETER_UNSIGNED_BIN
USR
MBIT_ONLY
1
PARAMETER_UNSIGNED_BIN
USR
REDUCED_CONTROL
0
PARAMETER_SIGNED_DEC
USR
CRC32DWIDTH
8
PARAMETER_SIGNED_DEC
USR
CRC32GENDELAY
6
PARAMETER_SIGNED_DEC
USR
CRC32CHECK16BIT
00000000
PARAMETER_UNSIGNED_BIN
USR
CRC32S1L2_EXTERN
0
PARAMETER_SIGNED_DEC
USR
ENABLE_SHIFT16
1
PARAMETER_SIGNED_DEC
USR
RAM_TYPE
AUTO
PARAMETER_STRING
USR
INSERT_TA
1
PARAMETER_SIGNED_DEC
USR
ENABLE_MAC_FLOW_CTRL
0
PARAMETER_SIGNED_DEC
USR
ENABLE_MAC_TXADDR_SET
1
PARAMETER_SIGNED_DEC
USR
ENABLE_MAC_RX_VLAN
0
PARAMETER_SIGNED_DEC
USR
ENABLE_MAC_TX_VLAN
0
PARAMETER_SIGNED_DEC
USR
SYNCHRONIZER_DEPTH
3
PARAMETER_SIGNED_DEC
USR
}
# include_file {
altera_tse_top_gen_host.v
a498dfb42f9755f65666e863fdbc91
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_tse_timing_adapter32
# storage
db|cycloneIII_3c120_niosII_video.(459).cnf
db|cycloneIII_3c120_niosII_video.(459).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
triple_speed_ethernet-library|altera_tse_timing_adapter32.v
3d65a7fb96f2a81318ddd7c4bf9e5eeb
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# include_file {
altera_tse_timing_adapter32.v
3d65a7fb96f2a81318ddd7c4bf9e5eeb
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_timing_adapter32:U_TIMING_ADAPTER
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_tse_timing_adapter_fifo32
# storage
db|cycloneIII_3c120_niosII_video.(460).cnf
db|cycloneIII_3c120_niosII_video.(460).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
triple_speed_ethernet-library|altera_tse_timing_adapter_fifo32.v
c7a1cd96ce5209960f9f6dcc3e8ad7e
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
DEPTH
8
PARAMETER_SIGNED_DEC
DEF
DATA_WIDTH
42
PARAMETER_SIGNED_DEC
DEF
ADDR_WIDTH
3
PARAMETER_SIGNED_DEC
DEF
}
# include_file {
altera_tse_timing_adapter_fifo32.v
c7a1cd96ce5209960f9f6dcc3e8ad7e
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_timing_adapter32:U_TIMING_ADAPTER|altera_tse_timing_adapter_fifo32:timing_adapter_fifo
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_tse_mac_control
# storage
db|cycloneIII_3c120_niosII_video.(461).cnf
db|cycloneIII_3c120_niosII_video.(461).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
triple_speed_ethernet-library|altera_tse_mac_control.v
f93380723faf581f98e58b931433b824
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
ING_ADDR
10
PARAMETER_SIGNED_DEC
USR
EG_ADDR
10
PARAMETER_SIGNED_DEC
USR
ENABLE_GMII_LOOPBACK
1
PARAMETER_SIGNED_DEC
USR
ENABLE_HD_LOGIC
1
PARAMETER_SIGNED_DEC
USR
ENABLE_SUP_ADDR
1
PARAMETER_SIGNED_DEC
USR
STAT_CNT_ENA
1
PARAMETER_SIGNED_DEC
USR
ENABLE_EXTENDED_STAT_REG
0
PARAMETER_SIGNED_DEC
USR
REDUCED_CONTROL
0
PARAMETER_SIGNED_DEC
USR
GBIT_ONLY
00000000000000000000000000000001
PARAMETER_UNSIGNED_BIN
USR
MBIT_ONLY
1
PARAMETER_UNSIGNED_BIN
USR
CORE_VERSION
0000101100000000
PARAMETER_UNSIGNED_BIN
USR
CUST_VERSION
0
PARAMETER_SIGNED_DEC
USR
ENABLE_MDIO
1
PARAMETER_SIGNED_DEC
USR
ENABLE_SHIFT16
1
PARAMETER_SIGNED_DEC
USR
ENA_HASH
1
PARAMETER_SIGNED_DEC
USR
ENABLE_MAC_FLOW_CTRL
0
PARAMETER_SIGNED_DEC
USR
ENABLE_MAC_TXADDR_SET
1
PARAMETER_SIGNED_DEC
USR
SYNCHRONIZER_DEPTH
3
PARAMETER_SIGNED_DEC
USR
}
# include_file {
altera_tse_mac_control.v
f93380723faf581f98e58b931433b824
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_tse_register_map
# storage
db|cycloneIII_3c120_niosII_video.(462).cnf
db|cycloneIII_3c120_niosII_video.(462).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
triple_speed_ethernet-library|altera_tse_register_map.v
74cae81f10366bb497f8ff57c98129
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
ING_ADDR
10
PARAMETER_SIGNED_DEC
USR
EG_ADDR
10
PARAMETER_SIGNED_DEC
USR
ENABLE_GMII_LOOPBACK
1
PARAMETER_SIGNED_DEC
USR
ENABLE_HD_LOGIC
1
PARAMETER_SIGNED_DEC
USR
ENABLE_SUP_ADDR
1
PARAMETER_SIGNED_DEC
USR
STAT_CNT_ENA
1
PARAMETER_SIGNED_DEC
USR
CORE_VERSION
0000101100000000
PARAMETER_UNSIGNED_BIN
USR
CUST_VERSION
0
PARAMETER_SIGNED_DEC
USR
ENABLE_MDIO
1
PARAMETER_SIGNED_DEC
USR
ENABLE_SHIFT16
1
PARAMETER_SIGNED_DEC
USR
ENA_HASH
1
PARAMETER_SIGNED_DEC
USR
ENABLE_MAC_FLOW_CTRL
0
PARAMETER_SIGNED_DEC
USR
ENABLE_MAC_TXADDR_SET
1
PARAMETER_SIGNED_DEC
USR
ENABLE_EXTENDED_STAT_REG
0
PARAMETER_SIGNED_DEC
USR
SYNCHRONIZER_DEPTH
3
PARAMETER_SIGNED_DEC
USR
}
# include_file {
altera_tse_register_map.v
74cae81f10366bb497f8ff57c98129
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_std_synchronizer
# storage
db|cycloneIII_3c120_niosII_video.(463).cnf
db|cycloneIII_3c120_niosII_video.(463).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|altera_std_synchronizer.v
3953f4d05760cbbea8ee11c946b3e47
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
depth
3
PARAMETER_SIGNED_DEC
USR
}
# include_file {
altera_std_synchronizer.v
3953f4d05760cbbea8ee11c946b3e47
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_std_synchronizer:U_SYNC_1
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_std_synchronizer:U_SYNC_2
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_std_synchronizer:U_SYNC_3
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_std_synchronizer:U_SYNC_4
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_std_synchronizer:U_SYNC_5
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|altera_std_synchronizer:U_SYNC_1
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|altera_std_synchronizer:U_SYNC_2
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_std_synchronizer:U_SYNC_1
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_std_synchronizer:U_SYNC_1
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_std_synchronizer:U_SYNC_2
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|altera_std_synchronizer:U_SYNC_1
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_1
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_2
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_3
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_4
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_5
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_6
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_7
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_8
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_9
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_10
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_11
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_12
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_13
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer:U_SYNC_4
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer:U_SYNC_1
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer:U_SYNC_2
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[0].u
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[1].u
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[2].u
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[3].u
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[4].u
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer:U_SYNC_6
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer:U_SYNC_7
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|altera_std_synchronizer:U_SYNC_1
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_std_synchronizer:U_SYNC_1
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[0].u
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[1].u
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[2].u
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[3].u
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[4].u
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[5].u
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[6].u
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[7].u
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[8].u
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[9].u
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[0].u
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[1].u
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[2].u
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[3].u
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[4].u
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[5].u
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[6].u
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[7].u
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[8].u
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[9].u
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[0].u
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[1].u
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[2].u
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[3].u
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[4].u
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[5].u
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[6].u
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[7].u
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[8].u
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[9].u
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[0].u
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[1].u
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[2].u
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[3].u
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[4].u
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[5].u
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[6].u
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[7].u
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[8].u
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[9].u
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[0].u
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[1].u
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[2].u
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[3].u
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[4].u
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[5].u
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[6].u
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[7].u
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[8].u
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[9].u
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[0].u
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[1].u
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[2].u
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[3].u
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[4].u
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[5].u
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[6].u
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[7].u
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[8].u
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[9].u
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[0].u
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[1].u
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[2].u
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[3].u
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[4].u
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[5].u
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[6].u
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[7].u
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[8].u
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[9].u
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[0].u
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[1].u
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[2].u
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[3].u
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[4].u
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[5].u
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[6].u
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[7].u
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[8].u
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[9].u
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[0].u
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[1].u
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[2].u
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[3].u
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[4].u
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[5].u
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[6].u
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[7].u
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[0].u
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[1].u
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[2].u
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[3].u
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[4].u
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[5].u
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[6].u
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[7].u
}
# macro_sequence

# end
# entity
altera_tse_rx_counter_cntl
# storage
db|cycloneIII_3c120_niosII_video.(464).cnf
db|cycloneIII_3c120_niosII_video.(464).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
triple_speed_ethernet-library|altera_tse_rx_counter_cntl.v
d379d66313acbd5574cbf9587111288a
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
ENABLE_EXTENDED_STAT_REG
0
PARAMETER_SIGNED_DEC
USR
STM_TYPE_IDLE
000
PARAMETER_UNSIGNED_BIN
DEF
STM_TYPE_RD_CNT
001
PARAMETER_UNSIGNED_BIN
DEF
STM_TYPE_INC_CNT
010
PARAMETER_UNSIGNED_BIN
DEF
STM_TYPE_WR_CNT
011
PARAMETER_UNSIGNED_BIN
DEF
STM_TYPE_RST_CNT
100
PARAMETER_UNSIGNED_BIN
DEF
STM_TYPE_RST_DONE
101
PARAMETER_UNSIGNED_BIN
DEF
STM_TYPE_DELAY
110
PARAMETER_UNSIGNED_BIN
DEF
}
# include_file {
altera_tse_rx_counter_cntl.v
d379d66313acbd5574cbf9587111288a
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_tse_dpram_16x32
# storage
db|cycloneIII_3c120_niosII_video.(465).cnf
db|cycloneIII_3c120_niosII_video.(465).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
triple_speed_ethernet-library|altera_tse_dpram_16x32.v
9f9dab653df5234eb95046c47fde8a
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# include_file {
altera_tse_dpram_16x32.v
9f9dab653df5234eb95046c47fde8a
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2
}
# macro_sequence
ALTERA_RESERVED_QISALTERA_RESERVED_QISALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altsyncram
# storage
db|cycloneIII_3c120_niosII_video.(466).cnf
db|cycloneIII_3c120_niosII_video.(466).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
4
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
16
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
4
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
16
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
CLEAR1
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_B
CLEAR1
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_SIGNED_DEC
USR
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_INPUT_B
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_e5k1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
q_b
-1
3
data_a
-1
3
clock1
-1
3
clock0
-1
3
address_b
-1
3
address_a
-1
3
aclr1
-1
3
wren_b
-1
1
addressstall_b
-1
1
addressstall_a
-1
1
aclr0
-1
1
rden_b
-1
2
rden_a
-1
2
data_b
-1
2
clocken3
-1
2
clocken2
-1
2
clocken1
-1
2
clocken0
-1
2
byteena_b
-1
2
byteena_a
-1
2
}
# include_file {
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
altrom.inc
192b74eafa8debf2248ea73881e77f91
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component
}
# macro_sequence

# end
# entity
altsyncram_e5k1
# storage
db|cycloneIII_3c120_niosII_video.(467).cnf
db|cycloneIII_3c120_niosII_video.(467).cnf
# case_insensitive
# source_file
db|altsyncram_e5k1.tdf
c360b5f9b3039f2bf8425808f1d5e24
7
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock1
-1
3
clock0
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
aclr1
-1
3
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component|altsyncram_e5k1:auto_generated
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_e5k1:auto_generated
}
# macro_sequence

# end
# entity
altera_tse_tx_counter_cntl
# storage
db|cycloneIII_3c120_niosII_video.(468).cnf
db|cycloneIII_3c120_niosII_video.(468).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
triple_speed_ethernet-library|altera_tse_tx_counter_cntl.v
c2d4f8482f27242985af1b7488e44da
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
ENABLE_EXTENDED_STAT_REG
0
PARAMETER_SIGNED_DEC
USR
STM_TYPE_IDLE
000
PARAMETER_UNSIGNED_BIN
DEF
STM_TYPE_RD_CNT
001
PARAMETER_UNSIGNED_BIN
DEF
STM_TYPE_INC_CNT
010
PARAMETER_UNSIGNED_BIN
DEF
STM_TYPE_WR_CNT
011
PARAMETER_UNSIGNED_BIN
DEF
STM_TYPE_RST_CNT
100
PARAMETER_UNSIGNED_BIN
DEF
STM_TYPE_RST_DONE
101
PARAMETER_UNSIGNED_BIN
DEF
STM_TYPE_WR_CNT_DONE
110
PARAMETER_UNSIGNED_BIN
DEF
}
# include_file {
altera_tse_tx_counter_cntl.v
c2d4f8482f27242985af1b7488e44da
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_tse_dpram_8x32
# storage
db|cycloneIII_3c120_niosII_video.(469).cnf
db|cycloneIII_3c120_niosII_video.(469).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
triple_speed_ethernet-library|altera_tse_dpram_8x32.v
73f6645713e841447524e6ce89abe529
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# include_file {
altera_tse_dpram_8x32.v
73f6645713e841447524e6ce89abe529
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2
}
# macro_sequence
ALTERA_RESERVED_QISALTERA_RESERVED_QISALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altsyncram
# storage
db|cycloneIII_3c120_niosII_video.(470).cnf
db|cycloneIII_3c120_niosII_video.(470).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
3
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
8
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
3
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
8
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
CLEAR1
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_B
CLEAR1
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_SIGNED_DEC
USR
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_INPUT_B
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_e2k1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
q_b
-1
3
data_a
-1
3
clock1
-1
3
clock0
-1
3
address_b
-1
3
address_a
-1
3
aclr1
-1
3
wren_b
-1
1
addressstall_b
-1
1
addressstall_a
-1
1
aclr0
-1
1
rden_b
-1
2
rden_a
-1
2
data_b
-1
2
clocken3
-1
2
clocken2
-1
2
clocken1
-1
2
clocken0
-1
2
byteena_b
-1
2
byteena_a
-1
2
}
# include_file {
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
altrom.inc
192b74eafa8debf2248ea73881e77f91
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component
}
# macro_sequence

# end
# entity
altsyncram_e2k1
# storage
db|cycloneIII_3c120_niosII_video.(471).cnf
db|cycloneIII_3c120_niosII_video.(471).cnf
# case_insensitive
# source_file
db|altsyncram_e2k1.tdf
b4bbef333d5a3bd3ec2dd062ba92889b
7
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock1
-1
3
clock0
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
aclr1
-1
3
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component|altsyncram_e2k1:auto_generated
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_e2k1:auto_generated
}
# macro_sequence

# end
# entity
altera_tse_host_control
# storage
db|cycloneIII_3c120_niosII_video.(472).cnf
db|cycloneIII_3c120_niosII_video.(472).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
triple_speed_ethernet-library|altera_tse_host_control.v
2290ebd8926371716a4a6f88df75993
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
SYNCHRONIZER_DEPTH
3
PARAMETER_SIGNED_DEC
USR
STM_TYPE_IDLE
0000
PARAMETER_UNSIGNED_BIN
DEF
STM_TYPE_MDIO_READ
0001
PARAMETER_UNSIGNED_BIN
DEF
STM_TYPE_MDIO_WRITE
0010
PARAMETER_UNSIGNED_BIN
DEF
STM_TYPE_NEXT_CYCLE
0011
PARAMETER_UNSIGNED_BIN
DEF
STM_TYPE_END_READ
0100
PARAMETER_UNSIGNED_BIN
DEF
STM_TYPE_WAIT_CYCLE
0101
PARAMETER_UNSIGNED_BIN
DEF
STM_TYPE_WAIT_BUSY
0110
PARAMETER_UNSIGNED_BIN
DEF
STM_TYPE_STAT_READ
0111
PARAMETER_UNSIGNED_BIN
DEF
}
# include_file {
altera_tse_host_control.v
2290ebd8926371716a4a6f88df75993
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_tse_top_mdio
# storage
db|cycloneIII_3c120_niosII_video.(473).cnf
db|cycloneIII_3c120_niosII_video.(473).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
triple_speed_ethernet-library|altera_tse_top_mdio.v
98baa4f976712d2de1b15dbc598832
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
MDIO_CLK_DIV
40
PARAMETER_SIGNED_DEC
USR
}
# include_file {
altera_tse_top_mdio.v
98baa4f976712d2de1b15dbc598832
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_mdio:U_MDIO
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_tse_mdio_clk_gen
# storage
db|cycloneIII_3c120_niosII_video.(474).cnf
db|cycloneIII_3c120_niosII_video.(474).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
triple_speed_ethernet-library|altera_tse_mdio_clk_gen.v
ce8f42c88d66c152d69bbf279b4187
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
MDIO_CLK_DIV
40
PARAMETER_SIGNED_DEC
USR
}
# include_file {
altera_tse_mdio_clk_gen.v
ce8f42c88d66c152d69bbf279b4187
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_clk_gen:U_CLKGEN
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_tse_mdio_cntl
# storage
db|cycloneIII_3c120_niosII_video.(475).cnf
db|cycloneIII_3c120_niosII_video.(475).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
triple_speed_ethernet-library|altera_tse_mdio_cntl.v
caf641815ec0839121cfb1474af59bcf
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
STM_TYP_IDLE
0000
PARAMETER_UNSIGNED_BIN
DEF
STM_TYP_HOST_WR_WR_ADDR
0001
PARAMETER_UNSIGNED_BIN
DEF
STM_TYP_HOST_WR_WR_DATA
0010
PARAMETER_UNSIGNED_BIN
DEF
STM_TYP_HOST_WR_WAIT1
0011
PARAMETER_UNSIGNED_BIN
DEF
STM_TYP_HOST_WR_WAIT2
0100
PARAMETER_UNSIGNED_BIN
DEF
STM_TYP_HOST_WR_WAIT
0101
PARAMETER_UNSIGNED_BIN
DEF
STM_TYP_HOST_WR_END
0110
PARAMETER_UNSIGNED_BIN
DEF
STM_TYP_HOST_RD_WR_ADDR
0111
PARAMETER_UNSIGNED_BIN
DEF
STM_TYP_HOST_RD_WAIT
1000
PARAMETER_UNSIGNED_BIN
DEF
STM_TYP_HOST_RD_WAIT1
1001
PARAMETER_UNSIGNED_BIN
DEF
STM_TYP_HOST_RD_WAIT2
1010
PARAMETER_UNSIGNED_BIN
DEF
STM_TYP_HOST_RD_REG
1011
PARAMETER_UNSIGNED_BIN
DEF
STM_TYP_HOST_RD_REG_WAIT
1100
PARAMETER_UNSIGNED_BIN
DEF
STM_TYP_HOST_RD_END
1101
PARAMETER_UNSIGNED_BIN
DEF
}
# include_file {
altera_tse_mdio_cntl.v
caf641815ec0839121cfb1474af59bcf
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_cntl:U_CNTL
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_tse_mdio
# storage
db|cycloneIII_3c120_niosII_video.(476).cnf
db|cycloneIII_3c120_niosII_video.(476).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
triple_speed_ethernet-library|altera_tse_mdio.v
63c86a7c63b6221bf132101aee918f8f
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# include_file {
altera_tse_mdio.v
63c86a7c63b6221bf132101aee918f8f
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_tse_top_w_fifo_10_100_1000
# storage
db|cycloneIII_3c120_niosII_video.(477).cnf
db|cycloneIII_3c120_niosII_video.(477).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
triple_speed_ethernet-library|altera_tse_top_w_fifo_10_100_1000.v
35644a6cb1b1832bf48dffd45f6cd
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
EG_ADDR
10
PARAMETER_SIGNED_DEC
USR
EG_FIFO
1024
PARAMETER_SIGNED_DEC
USR
ING_ADDR
10
PARAMETER_SIGNED_DEC
USR
ING_FIFO
1024
PARAMETER_SIGNED_DEC
USR
ENABLE_GMII_LOOPBACK
1
PARAMETER_SIGNED_DEC
USR
ENABLE_SUP_ADDR
1
PARAMETER_SIGNED_DEC
USR
ENABLE_HD_LOGIC
1
PARAMETER_SIGNED_DEC
USR
ENABLE_ENA
32
PARAMETER_SIGNED_DEC
USR
ENA_HASH
1
PARAMETER_SIGNED_DEC
USR
ENABLE_MAGIC_DETECT
1
PARAMETER_SIGNED_DEC
USR
CRC32DWIDTH
8
PARAMETER_SIGNED_DEC
USR
CRC32GENDELAY
6
PARAMETER_SIGNED_DEC
USR
CRC32CHECK16BIT
00000000
PARAMETER_UNSIGNED_BIN
USR
CRC32S1L2_EXTERN
0
PARAMETER_SIGNED_DEC
USR
ENABLE_SHIFT16
1
PARAMETER_SIGNED_DEC
USR
RAM_TYPE
AUTO
PARAMETER_STRING
USR
ENABLE_MIN_FIFO
1
PARAMETER_SIGNED_DEC
USR
ENABLE_PADDING
1
PARAMETER_UNSIGNED_BIN
USR
ENABLE_LGTH_CHECK
1
PARAMETER_UNSIGNED_BIN
USR
GBIT_ONLY
00000000000000000000000000000001
PARAMETER_UNSIGNED_BIN
USR
MBIT_ONLY
1
PARAMETER_UNSIGNED_BIN
USR
ENABLE_MAC_FLOW_CTRL
0
PARAMETER_SIGNED_DEC
USR
ENABLE_MAC_TXADDR_SET
1
PARAMETER_SIGNED_DEC
USR
ENABLE_MAC_RX_VLAN
0
PARAMETER_SIGNED_DEC
USR
ENABLE_MAC_TX_VLAN
0
PARAMETER_SIGNED_DEC
USR
SYNCHRONIZER_DEPTH
3
PARAMETER_SIGNED_DEC
USR
REDUCED_INTERFACE_ENA
0
PARAMETER_SIGNED_DEC
USR
}
# include_file {
altera_tse_top_w_fifo_10_100_1000.v
35644a6cb1b1832bf48dffd45f6cd
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_tse_clk_cntl
# storage
db|cycloneIII_3c120_niosII_video.(478).cnf
db|cycloneIII_3c120_niosII_video.(478).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
triple_speed_ethernet-library|altera_tse_clk_cntl.v
a41e1258ede92e942c32d38cfb3c95
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# include_file {
altera_tse_clk_cntl.v
a41e1258ede92e942c32d38cfb3c95
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_tse_mii_rx_if
# storage
db|cycloneIII_3c120_niosII_video.(479).cnf
db|cycloneIII_3c120_niosII_video.(479).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
triple_speed_ethernet-library|altera_tse_mii_rx_if.v
7f23ce4f5b16c63994818bd34d513f78
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
STM_TYP_IDLE
00
PARAMETER_UNSIGNED_BIN
DEF
STM_TYP_POS
01
PARAMETER_UNSIGNED_BIN
DEF
STM_TYP_NEG
10
PARAMETER_UNSIGNED_BIN
DEF
STM_TYP_NEXT_FRM
11
PARAMETER_UNSIGNED_BIN
DEF
}
# include_file {
altera_tse_mii_rx_if.v
7f23ce4f5b16c63994818bd34d513f78
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_tse_mii_tx_if
# storage
db|cycloneIII_3c120_niosII_video.(480).cnf
db|cycloneIII_3c120_niosII_video.(480).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
triple_speed_ethernet-library|altera_tse_mii_tx_if.v
7434fe8f4a61610c89bc0e02fef419b
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
GBIT_ONLY
00000000000000000000000000000001
PARAMETER_UNSIGNED_BIN
USR
}
# include_file {
altera_tse_mii_tx_if.v
7434fe8f4a61610c89bc0e02fef419b
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_tx_if:U_MTX
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_tse_gmii_io
# storage
db|cycloneIII_3c120_niosII_video.(481).cnf
db|cycloneIII_3c120_niosII_video.(481).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
triple_speed_ethernet-library|altera_tse_gmii_io.v
8455b020c44bb2f7465429618747a4a
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
MBIT_ONLY
1
PARAMETER_UNSIGNED_BIN
USR
}
# include_file {
altera_tse_gmii_io.v
8455b020c44bb2f7465429618747a4a
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_gmii_io:U_GMIF
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_tse_loopback_ff
# storage
db|cycloneIII_3c120_niosII_video.(482).cnf
db|cycloneIII_3c120_niosII_video.(482).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
triple_speed_ethernet-library|altera_tse_loopback_ff.v
c6957dc0d95122bce1f7351da5ced570
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
SYNCHRONIZER_DEPTH
3
PARAMETER_SIGNED_DEC
USR
}
# include_file {
altera_tse_loopback_ff.v
c6957dc0d95122bce1f7351da5ced570
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_tse_lb_wrt_cntl
# storage
db|cycloneIII_3c120_niosII_video.(483).cnf
db|cycloneIII_3c120_niosII_video.(483).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
triple_speed_ethernet-library|altera_tse_lb_wrt_cntl.v
dc3ff50de37f3a8fc52a2c54461be8
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
STM_TYPE_IDLE
00
PARAMETER_UNSIGNED_BIN
DEF
STM_TYPE_LOOP_ENA
01
PARAMETER_UNSIGNED_BIN
DEF
STM_TYPE_FRM_WRT
10
PARAMETER_UNSIGNED_BIN
DEF
STM_TYPE_NEXT_FRM
11
PARAMETER_UNSIGNED_BIN
DEF
}
# include_file {
altera_tse_lb_wrt_cntl.v
dc3ff50de37f3a8fc52a2c54461be8
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_lb_wrt_cntl:U_LBW
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_tse_a_fifo_24
# storage
db|cycloneIII_3c120_niosII_video.(484).cnf
db|cycloneIII_3c120_niosII_video.(484).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
triple_speed_ethernet-library|altera_tse_a_fifo_24.v
5864d4b1991138484a90febe6cc37a6
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
FF_WIDTH
10
PARAMETER_SIGNED_DEC
USR
ADDR_WIDTH
5
PARAMETER_SIGNED_DEC
USR
DEPTH
32
PARAMETER_SIGNED_DEC
USR
A_FF_24_HEX_MAX
11111
PARAMETER_UNSIGNED_BIN
DEF
}
# include_file {
altera_tse_a_fifo_24.v
5864d4b1991138484a90febe6cc37a6
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_tse_sdpm_altsyncram
# storage
db|cycloneIII_3c120_niosII_video.(485).cnf
db|cycloneIII_3c120_niosII_video.(485).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
triple_speed_ethernet-library|altera_tse_sdpm_altsyncram.v
beb44eb3c21bd3cb7382e2a157d8862
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
FF_WIDTH
10
PARAMETER_SIGNED_DEC
USR
DEPTH
32
PARAMETER_SIGNED_DEC
USR
ADDR_WIDTH
5
PARAMETER_SIGNED_DEC
USR
}
# include_file {
altera_tse_sdpm_altsyncram.v
beb44eb3c21bd3cb7382e2a157d8862
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_sdpm_altsyncram:U_RAM
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altsyncram
# storage
db|cycloneIII_3c120_niosII_video.(486).cnf
db|cycloneIII_3c120_niosII_video.(486).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
10
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
5
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
32
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
10
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
5
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
32
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_SIGNED_DEC
USR
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
OLD_DATA
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_lvd1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
q_b
-1
3
data_a
-1
3
clock1
-1
3
clock0
-1
3
address_b
-1
3
address_a
-1
3
wren_b
-1
1
addressstall_b
-1
1
addressstall_a
-1
1
aclr1
-1
1
aclr0
-1
1
rden_b
-1
2
rden_a
-1
2
data_b
-1
2
clocken3
-1
2
clocken2
-1
2
clocken1
-1
2
clocken0
-1
2
byteena_b
-1
2
byteena_a
-1
2
}
# include_file {
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
altrom.inc
192b74eafa8debf2248ea73881e77f91
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_sdpm_altsyncram:U_RAM|altsyncram:altsyncram_component
}
# macro_sequence

# end
# entity
altsyncram_lvd1
# storage
db|cycloneIII_3c120_niosII_video.(487).cnf
db|cycloneIII_3c120_niosII_video.(487).cnf
# case_insensitive
# source_file
db|altsyncram_lvd1.tdf
3417f6dc3a2799d421ffac3f49a2acf
7
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b2
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a2
-1
3
data_a1
-1
3
data_a0
-1
3
clock1
-1
3
clock0
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_sdpm_altsyncram:U_RAM|altsyncram:altsyncram_component|altsyncram_lvd1:auto_generated
}
# macro_sequence

# end
# entity
altera_tse_gray_cnt
# storage
db|cycloneIII_3c120_niosII_video.(488).cnf
db|cycloneIII_3c120_niosII_video.(488).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
triple_speed_ethernet-library|altera_tse_gray_cnt.v
4de72bf4e8ff99717d3dda4f1be1a421
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
ADDR_WIDTH
5
PARAMETER_SIGNED_DEC
USR
DEPTH
32
PARAMETER_SIGNED_DEC
USR
}
# include_file {
altera_tse_gray_cnt.v
4de72bf4e8ff99717d3dda4f1be1a421
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_gray_cnt:U_WRT
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_gray_cnt:U_RD
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_tse_lb_read_cntl
# storage
db|cycloneIII_3c120_niosII_video.(489).cnf
db|cycloneIII_3c120_niosII_video.(489).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
triple_speed_ethernet-library|altera_tse_lb_read_cntl.v
c5fd69acb48fd2fd93d2b6818749f9d
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
STM_TYPE_IDLE
00
PARAMETER_UNSIGNED_BIN
DEF
STM_TYPE_FRM_READ
01
PARAMETER_UNSIGNED_BIN
DEF
STM_TYPE_NEXT_FRM
10
PARAMETER_UNSIGNED_BIN
DEF
}
# include_file {
altera_tse_lb_read_cntl.v
c5fd69acb48fd2fd93d2b6818749f9d
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_lb_read_cntl:U_LBR
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_tse_top_w_fifo
# storage
db|cycloneIII_3c120_niosII_video.(490).cnf
db|cycloneIII_3c120_niosII_video.(490).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
triple_speed_ethernet-library|altera_tse_top_w_fifo.v
67cc39e6a04dafe32a363d439191a76
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
EG_ADDR
10
PARAMETER_SIGNED_DEC
USR
EG_FIFO
1024
PARAMETER_SIGNED_DEC
USR
ING_ADDR
10
PARAMETER_SIGNED_DEC
USR
ING_FIFO
1024
PARAMETER_SIGNED_DEC
USR
ENABLE_SUP_ADDR
1
PARAMETER_SIGNED_DEC
USR
ENABLE_HD_LOGIC
1
PARAMETER_SIGNED_DEC
USR
ENABLE_ENA
32
PARAMETER_SIGNED_DEC
USR
ENA_HASH
1
PARAMETER_SIGNED_DEC
USR
ENABLE_MAGIC_DETECT
1
PARAMETER_SIGNED_DEC
USR
CRC32DWIDTH
8
PARAMETER_SIGNED_DEC
USR
CRC32GENDELAY
6
PARAMETER_SIGNED_DEC
USR
CRC32CHECK16BIT
00000000
PARAMETER_UNSIGNED_BIN
USR
CRC32S1L2_EXTERN
0
PARAMETER_SIGNED_DEC
USR
ENABLE_SHIFT16
1
PARAMETER_SIGNED_DEC
USR
RAM_TYPE
AUTO
PARAMETER_STRING
USR
ENABLE_MIN_FIFO
1
PARAMETER_SIGNED_DEC
USR
ENABLE_PADDING
1
PARAMETER_UNSIGNED_BIN
USR
ENABLE_LGTH_CHECK
1
PARAMETER_UNSIGNED_BIN
USR
ENABLE_MAC_FLOW_CTRL
0
PARAMETER_SIGNED_DEC
USR
ENABLE_MAC_TXADDR_SET
1
PARAMETER_SIGNED_DEC
USR
ENABLE_MAC_RX_VLAN
0
PARAMETER_SIGNED_DEC
USR
ENABLE_MAC_TX_VLAN
0
PARAMETER_SIGNED_DEC
USR
GBIT_ONLY
00000000000000000000000000000001
PARAMETER_UNSIGNED_BIN
USR
SYNCHRONIZER_DEPTH
3
PARAMETER_SIGNED_DEC
USR
REDUCED_INTERFACE_ENA
0
PARAMETER_SIGNED_DEC
USR
}
# include_file {
altera_tse_top_w_fifo.v
67cc39e6a04dafe32a363d439191a76
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_tse_top_1geth
# storage
db|cycloneIII_3c120_niosII_video.(491).cnf
db|cycloneIII_3c120_niosII_video.(491).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
triple_speed_ethernet-library|altera_tse_top_1geth.v
904aee3a82654066747de7ed6acfbb
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
ENABLE_HD_LOGIC
1
PARAMETER_SIGNED_DEC
USR
ENABLE_SUP_ADDR
1
PARAMETER_SIGNED_DEC
USR
ENABLE_MAGIC_DETECT
1
PARAMETER_SIGNED_DEC
USR
ENABLE_PADDING
1
PARAMETER_UNSIGNED_BIN
USR
ENABLE_LGTH_CHECK
1
PARAMETER_UNSIGNED_BIN
USR
ENA_HASH
1
PARAMETER_SIGNED_DEC
USR
CRC32DWIDTH
8
PARAMETER_SIGNED_DEC
USR
CRC32GENDELAY
6
PARAMETER_SIGNED_DEC
USR
CRC32CHECK16BIT
00000000
PARAMETER_UNSIGNED_BIN
USR
CRC32S1L2_EXTERN
0
PARAMETER_SIGNED_DEC
USR
ENABLE_MAC_FLOW_CTRL
0
PARAMETER_SIGNED_DEC
USR
ENABLE_MAC_TXADDR_SET
1
PARAMETER_SIGNED_DEC
USR
ENABLE_MAC_RX_VLAN
0
PARAMETER_SIGNED_DEC
USR
ENABLE_MAC_TX_VLAN
0
PARAMETER_SIGNED_DEC
USR
SYNCHRONIZER_DEPTH
3
PARAMETER_SIGNED_DEC
USR
}
# include_file {
altera_tse_top_1geth.v
904aee3a82654066747de7ed6acfbb
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_tse_rx_stat_extract
# storage
db|cycloneIII_3c120_niosII_video.(492).cnf
db|cycloneIII_3c120_niosII_video.(492).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
triple_speed_ethernet-library|altera_tse_rx_stat_extract.v
7821e8dda2122882f1e43738eb21b58
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
ENABLE_MAC_RX_VLAN
0
PARAMETER_SIGNED_DEC
USR
SYNCHRONIZER_DEPTH
3
PARAMETER_SIGNED_DEC
USR
stm_typ_idle
00
PARAMETER_UNSIGNED_BIN
DEF
stm_typ_sfd
01
PARAMETER_UNSIGNED_BIN
DEF
stm_typ_frm
10
PARAMETER_UNSIGNED_BIN
DEF
stm_typ_end_frm
11
PARAMETER_UNSIGNED_BIN
DEF
}
# include_file {
altera_tse_rx_stat_extract.v
7821e8dda2122882f1e43738eb21b58
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_tse_mac_rx
# storage
db|cycloneIII_3c120_niosII_video.(493).cnf
db|cycloneIII_3c120_niosII_video.(493).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
triple_speed_ethernet-library|altera_tse_mac_rx.v
59e3b052bfedf4f54f4c6dbc5b28a9
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
ENABLE_HD_LOGIC
1
PARAMETER_SIGNED_DEC
USR
ENABLE_SUP_ADDR
1
PARAMETER_SIGNED_DEC
USR
ENA_HASH
1
PARAMETER_SIGNED_DEC
USR
ENABLE_MAGIC_DETECT
1
PARAMETER_SIGNED_DEC
USR
ENABLE_PADDING
1
PARAMETER_UNSIGNED_BIN
USR
ENABLE_LGTH_CHECK
1
PARAMETER_UNSIGNED_BIN
USR
CRC32DWIDTH
8
PARAMETER_SIGNED_DEC
USR
CRC32GENDELAY
6
PARAMETER_SIGNED_DEC
USR
CRC32CHECK16BIT
00000000
PARAMETER_UNSIGNED_BIN
USR
CRC32S1L2_EXTERN
0
PARAMETER_SIGNED_DEC
USR
ENABLE_MAC_FLOW_CTRL
0
PARAMETER_SIGNED_DEC
USR
ENABLE_MAC_RX_VLAN
0
PARAMETER_SIGNED_DEC
USR
SYNCHRONIZER_DEPTH
3
PARAMETER_SIGNED_DEC
USR
}
# include_file {
altera_tse_mac_rx.v
59e3b052bfedf4f54f4c6dbc5b28a9
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_tse_hashing
# storage
db|cycloneIII_3c120_niosII_video.(494).cnf
db|cycloneIII_3c120_niosII_video.(494).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
triple_speed_ethernet-library|altera_tse_hashing.v
f2b5c3fe3b24ff4729def97f3661c329
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# include_file {
altera_tse_hashing.v
f2b5c3fe3b24ff4729def97f3661c329
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_hashing:U_HSH
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_tse_altsyncram_dpm_fifo
# storage
db|cycloneIII_3c120_niosII_video.(495).cnf
db|cycloneIII_3c120_niosII_video.(495).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
triple_speed_ethernet-library|altera_tse_altsyncram_dpm_fifo.v
e58aaf2aaf39522cf6093386b9af7b3
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
FF_WIDTH
1
PARAMETER_SIGNED_DEC
USR
DEPTH
64
PARAMETER_SIGNED_DEC
USR
ADDR_WIDTH
6
PARAMETER_SIGNED_DEC
USR
RAM_TYPE
AUTO
PARAMETER_STRING
USR
}
# include_file {
altera_tse_altsyncram_dpm_fifo.v
e58aaf2aaf39522cf6093386b9af7b3
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_hashing:U_HSH|altera_tse_altsyncram_dpm_fifo:U_LUT
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altsyncram
# storage
db|cycloneIII_3c120_niosII_video.(496).cnf
db|cycloneIII_3c120_niosII_video.(496).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
1
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
6
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
64
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
1
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
6
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
64
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_SIGNED_DEC
USR
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_t1g1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
q_b
-1
3
data_a
-1
3
clock1
-1
3
clock0
-1
3
address_b
-1
3
address_a
-1
3
wren_b
-1
1
addressstall_b
-1
1
addressstall_a
-1
1
aclr1
-1
1
aclr0
-1
1
rden_b
-1
2
rden_a
-1
2
data_b
-1
2
clocken3
-1
2
clocken2
-1
2
clocken1
-1
2
clocken0
-1
2
byteena_b
-1
2
byteena_a
-1
2
}
# include_file {
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
altrom.inc
192b74eafa8debf2248ea73881e77f91
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_hashing:U_HSH|altera_tse_altsyncram_dpm_fifo:U_LUT|altsyncram:altsyncram_component
}
# macro_sequence

# end
# entity
altsyncram_t1g1
# storage
db|cycloneIII_3c120_niosII_video.(497).cnf
db|cycloneIII_3c120_niosII_video.(497).cnf
# case_insensitive
# source_file
db|altsyncram_t1g1.tdf
793123383a1bf2a60d99b80a058434d
7
# used_port {
wren_a
-1
3
q_b0
-1
3
data_a0
-1
3
clock1
-1
3
clock0
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_hashing:U_HSH|altera_tse_altsyncram_dpm_fifo:U_LUT|altsyncram:altsyncram_component|altsyncram_t1g1:auto_generated
}
# macro_sequence

# end
# entity
altera_tse_crc328checker
# storage
db|cycloneIII_3c120_niosII_video.(498).cnf
db|cycloneIII_3c120_niosII_video.(498).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
triple_speed_ethernet-library|altera_tse_crc328checker.v
912c8facb9c151a39229991a2cd50e1
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
CRC32DWIDTH
8
PARAMETER_SIGNED_DEC
USR
CRC32GENDELAY
6
PARAMETER_SIGNED_DEC
USR
CRC32CHECK16BIT
00000000
PARAMETER_UNSIGNED_BIN
USR
CRC32S1L2_EXTERN
0
PARAMETER_SIGNED_DEC
USR
VLD_DELAY
00000000000000000000000000000011
PARAMETER_UNSIGNED_BIN
DEF
}
# include_file {
altera_tse_crc328checker.v
912c8facb9c151a39229991a2cd50e1
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_tse_crc32galois8
# storage
db|cycloneIII_3c120_niosII_video.(499).cnf
db|cycloneIII_3c120_niosII_video.(499).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
triple_speed_ethernet-library|altera_tse_crc32galois8.v
54b97dc9b45a8ee1c6c6a1a8682e
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
EXTERNLEVEL2
0
PARAMETER_SIGNED_DEC
USR
}
# include_file {
altera_tse_crc32galois8.v
54b97dc9b45a8ee1c6c6a1a8682e
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC|altera_tse_crc32galois8:U_GALS
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|altera_tse_crc32galois8:U_GALS
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_tse_altshifttaps
# storage
db|cycloneIII_3c120_niosII_video.(500).cnf
db|cycloneIII_3c120_niosII_video.(500).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
triple_speed_ethernet-library|altera_tse_altshifttaps.v
5ce0156bbfb2e86ec46aa3ca36cb8b13
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
LENGTH
16
PARAMETER_SIGNED_DEC
DEF
WIDTH
8
PARAMETER_SIGNED_DEC
DEF
}
# include_file {
altera_tse_altshifttaps.v
5ce0156bbfb2e86ec46aa3ca36cb8b13
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_tse_tx_stat_extract
# storage
db|cycloneIII_3c120_niosII_video.(501).cnf
db|cycloneIII_3c120_niosII_video.(501).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
triple_speed_ethernet-library|altera_tse_tx_stat_extract.v
33286a4d8924421be28f958fde4a681
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
ENABLE_HD_LOGIC
1
PARAMETER_SIGNED_DEC
USR
ENABLE_MAC_TX_VLAN
0
PARAMETER_SIGNED_DEC
USR
}
# include_file {
altera_tse_tx_stat_extract.v
33286a4d8924421be28f958fde4a681
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_tx_stat_extract:U_TXSTAT
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_tse_mac_tx
# storage
db|cycloneIII_3c120_niosII_video.(502).cnf
db|cycloneIII_3c120_niosII_video.(502).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
triple_speed_ethernet-library|altera_tse_mac_tx.v
ffceaa387996e4bca38fe2e3ae27b5
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
ENABLE_HD_LOGIC
1
PARAMETER_SIGNED_DEC
USR
ENABLE_SUP_ADDR
1
PARAMETER_SIGNED_DEC
USR
ENABLE_MAGIC_DETECT
1
PARAMETER_SIGNED_DEC
USR
CRC32DWIDTH
8
PARAMETER_SIGNED_DEC
USR
CRC32S1L2_EXTERN
0
PARAMETER_SIGNED_DEC
USR
ENABLE_MAC_FLOW_CTRL
0
PARAMETER_SIGNED_DEC
USR
ENABLE_MAC_TXADDR_SET
1
PARAMETER_SIGNED_DEC
USR
SYNCHRONIZER_DEPTH
3
PARAMETER_SIGNED_DEC
USR
JAM_PAT
01100100100001010011001010100110
PARAMETER_UNSIGNED_BIN
DEF
}
# include_file {
altera_tse_mac_tx.v
ffceaa387996e4bca38fe2e3ae27b5
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_std_synchronizer_bundle
# storage
db|cycloneIII_3c120_niosII_video.(503).cnf
db|cycloneIII_3c120_niosII_video.(503).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|altera_std_synchronizer_bundle.v
41e4e339b4451dd9d8e1144d9fdd51e
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
width
5
PARAMETER_SIGNED_DEC
USR
depth
3
PARAMETER_SIGNED_DEC
USR
}
# include_file {
altera_std_synchronizer_bundle.v
41e4e339b4451dd9d8e1144d9fdd51e
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer_bundle:U_SYNC_3
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_tse_crc328generator
# storage
db|cycloneIII_3c120_niosII_video.(504).cnf
db|cycloneIII_3c120_niosII_video.(504).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
triple_speed_ethernet-library|altera_tse_crc328generator.v
af5b52485d1b43fd79a6a3d23516e81c
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
CRC32DWIDTH
8
PARAMETER_SIGNED_DEC
USR
CRC32S1L2_EXTERN
0
PARAMETER_SIGNED_DEC
USR
}
# include_file {
altera_tse_crc328generator.v
af5b52485d1b43fd79a6a3d23516e81c
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_tse_crc32ctl8
# storage
db|cycloneIII_3c120_niosII_video.(505).cnf
db|cycloneIII_3c120_niosII_video.(505).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
triple_speed_ethernet-library|altera_tse_crc32ctl8.v
efb029dde55de75cb529d84415516aa
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
VLDDELAY
110
PARAMETER_UNSIGNED_BIN
DEF
}
# include_file {
altera_tse_crc32ctl8.v
efb029dde55de75cb529d84415516aa
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|altera_tse_crc32ctl8:U_CTL
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_tse_magic_detection
# storage
db|cycloneIII_3c120_niosII_video.(506).cnf
db|cycloneIII_3c120_niosII_video.(506).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
triple_speed_ethernet-library|altera_tse_magic_detection.v
16020e6e632862fb9e34e2a3c3e4b
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
ENABLE_SUP_ADDR
1
PARAMETER_SIGNED_DEC
USR
SYNCHRONIZER_DEPTH
3
PARAMETER_SIGNED_DEC
USR
STM_TYP_IDLE
0000
PARAMETER_UNSIGNED_BIN
DEF
STM_TYP_WAIT_PBL
0001
PARAMETER_UNSIGNED_BIN
DEF
STM_TYP_PBL
0010
PARAMETER_UNSIGNED_BIN
DEF
STM_TYP_PAT0
0011
PARAMETER_UNSIGNED_BIN
DEF
STM_TYP_PAT1
0100
PARAMETER_UNSIGNED_BIN
DEF
STM_TYP_PAT2
0101
PARAMETER_UNSIGNED_BIN
DEF
STM_TYP_PAT3
0110
PARAMETER_UNSIGNED_BIN
DEF
STM_TYP_PAT4
0111
PARAMETER_UNSIGNED_BIN
DEF
STM_TYP_PAT5
1000
PARAMETER_UNSIGNED_BIN
DEF
STM_TYP_WAKE
1001
PARAMETER_UNSIGNED_BIN
DEF
STM_TYP_WAKE_DONE
1010
PARAMETER_UNSIGNED_BIN
DEF
}
# include_file {
altera_tse_magic_detection.v
16020e6e632862fb9e34e2a3c3e4b
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_tse_rx_min_ff
# storage
db|cycloneIII_3c120_niosII_video.(507).cnf
db|cycloneIII_3c120_niosII_video.(507).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
triple_speed_ethernet-library|altera_tse_rx_min_ff.v
99f0da8fe236cb61115e5ce4cd8fb44e
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
ING_ADDR
10
PARAMETER_SIGNED_DEC
USR
ING_FIFO
1024
PARAMETER_SIGNED_DEC
USR
ENABLE_ENA
32
PARAMETER_SIGNED_DEC
USR
ENABLE_SHIFT16
1
PARAMETER_SIGNED_DEC
USR
RAM_TYPE
AUTO
PARAMETER_STRING
USR
SYNCHRONIZER_DEPTH
3
PARAMETER_SIGNED_DEC
USR
NO_FRM_TYPE
0
PARAMETER_SIGNED_DEC
DEF
NO_ERR_STAT
0
PARAMETER_SIGNED_DEC
DEF
LOC_STATE_IDLE
0000
PARAMETER_UNSIGNED_BIN
DEF
LOC_STATE_DATA
0001
PARAMETER_UNSIGNED_BIN
DEF
LOC_STATE_WAIT
0010
PARAMETER_UNSIGNED_BIN
DEF
LOC_STATE_SHIFT
0011
PARAMETER_UNSIGNED_BIN
DEF
LOC_STATE_END_FRM
0100
PARAMETER_UNSIGNED_BIN
DEF
LOC_STATE_FF_DATA_FLUSH
0101
PARAMETER_UNSIGNED_BIN
DEF
LOC_STATE_FF_FLUSH_WAIT
0110
PARAMETER_UNSIGNED_BIN
DEF
LOC_STATE_SHIFT_WAIT
0111
PARAMETER_UNSIGNED_BIN
DEF
LOC_STATE_RST_DONE
1000
PARAMETER_UNSIGNED_BIN
DEF
LOC_STATE_FF_DATA_FLUSH_WAIT
1001
PARAMETER_UNSIGNED_BIN
DEF
}
# include_file {
altera_tse_rx_min_ff.v
99f0da8fe236cb61115e5ce4cd8fb44e
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_tse_a_fifo_opt_1246
# storage
db|cycloneIII_3c120_niosII_video.(508).cnf
db|cycloneIII_3c120_niosII_video.(508).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
triple_speed_ethernet-library|altera_tse_a_fifo_opt_1246.v
af0c1ee7f2ce511f4e492bad4be7dd5
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
FF_WIDTH
40
PARAMETER_SIGNED_DEC
USR
DEPTH
1024
PARAMETER_SIGNED_DEC
USR
ADDR_WIDTH
10
PARAMETER_SIGNED_DEC
USR
RAM_TYPE
AUTO
PARAMETER_STRING
USR
SYNCHRONIZER_DEPTH
3
PARAMETER_SIGNED_DEC
USR
FF_1266_HEX_VAL1
1111111111
PARAMETER_UNSIGNED_BIN
DEF
FF_1266_HEX_VAL3
0000000000
PARAMETER_UNSIGNED_BIN
DEF
FF_1266_HEX_VAL4
1111111100
PARAMETER_UNSIGNED_BIN
DEF
FF_1266_HEX_VAL5
0000000001
PARAMETER_UNSIGNED_BIN
DEF
}
# include_file {
altera_tse_a_fifo_opt_1246.v
af0c1ee7f2ce511f4e492bad4be7dd5
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_tse_altsyncram_dpm_fifo
# storage
db|cycloneIII_3c120_niosII_video.(509).cnf
db|cycloneIII_3c120_niosII_video.(509).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
triple_speed_ethernet-library|altera_tse_altsyncram_dpm_fifo.v
e58aaf2aaf39522cf6093386b9af7b3
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
FF_WIDTH
40
PARAMETER_SIGNED_DEC
USR
DEPTH
1024
PARAMETER_SIGNED_DEC
USR
ADDR_WIDTH
10
PARAMETER_SIGNED_DEC
USR
RAM_TYPE
AUTO
PARAMETER_STRING
USR
}
# include_file {
altera_tse_altsyncram_dpm_fifo.v
e58aaf2aaf39522cf6093386b9af7b3
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altsyncram
# storage
db|cycloneIII_3c120_niosII_video.(510).cnf
db|cycloneIII_3c120_niosII_video.(510).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
40
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
10
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
1024
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
40
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
10
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
1024
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_SIGNED_DEC
USR
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_jdg1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
q_b
-1
3
data_a
-1
3
clock1
-1
3
clock0
-1
3
address_b
-1
3
address_a
-1
3
wren_b
-1
1
addressstall_b
-1
1
addressstall_a
-1
1
aclr1
-1
1
aclr0
-1
1
rden_b
-1
2
rden_a
-1
2
data_b
-1
2
clocken3
-1
2
clocken2
-1
2
clocken1
-1
2
clocken0
-1
2
byteena_b
-1
2
byteena_a
-1
2
}
# include_file {
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
altrom.inc
192b74eafa8debf2248ea73881e77f91
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component
}
# macro_sequence

# end
# entity
altsyncram_jdg1
# storage
db|cycloneIII_3c120_niosII_video.(511).cnf
db|cycloneIII_3c120_niosII_video.(511).cnf
# case_insensitive
# source_file
db|altsyncram_jdg1.tdf
103aa657d193161c3fca8f69cc8b4cb
7
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b39
-1
3
q_b38
-1
3
q_b37
-1
3
q_b36
-1
3
q_b35
-1
3
q_b34
-1
3
q_b33
-1
3
q_b32
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a39
-1
3
data_a38
-1
3
data_a37
-1
3
data_a36
-1
3
data_a35
-1
3
data_a34
-1
3
data_a33
-1
3
data_a32
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock1
-1
3
clock0
-1
3
address_b9
-1
3
address_b8
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a9
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated
}
# macro_sequence

# end
# entity
altera_tse_gray_cnt
# storage
db|cycloneIII_3c120_niosII_video.(512).cnf
db|cycloneIII_3c120_niosII_video.(512).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
triple_speed_ethernet-library|altera_tse_gray_cnt.v
4de72bf4e8ff99717d3dda4f1be1a421
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
ADDR_WIDTH
10
PARAMETER_SIGNED_DEC
USR
DEPTH
1024
PARAMETER_SIGNED_DEC
USR
}
# include_file {
altera_tse_gray_cnt.v
4de72bf4e8ff99717d3dda4f1be1a421
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_std_synchronizer_bundle
# storage
db|cycloneIII_3c120_niosII_video.(513).cnf
db|cycloneIII_3c120_niosII_video.(513).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|altera_std_synchronizer_bundle.v
41e4e339b4451dd9d8e1144d9fdd51e
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
width
10
PARAMETER_SIGNED_DEC
USR
depth
3
PARAMETER_SIGNED_DEC
USR
}
# include_file {
altera_std_synchronizer_bundle.v
41e4e339b4451dd9d8e1144d9fdd51e
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_4
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_tse_a_fifo_34
# storage
db|cycloneIII_3c120_niosII_video.(514).cnf
db|cycloneIII_3c120_niosII_video.(514).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
triple_speed_ethernet-library|altera_tse_a_fifo_34.v
6d64a8ce17fcfbe4f5c5d5dd55ab5
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
FF_WIDTH
23
PARAMETER_SIGNED_DEC
USR
ADDR_WIDTH
8
PARAMETER_SIGNED_DEC
USR
DEPTH
256
PARAMETER_SIGNED_DEC
USR
AE_THRESHOLD
0000000
PARAMETER_UNSIGNED_BIN
DEF
A_FF_34_HEX_VAL1
00000000
PARAMETER_UNSIGNED_BIN
DEF
A_FF_34_HEX_VAL2
00000001
PARAMETER_UNSIGNED_BIN
DEF
}
# include_file {
altera_tse_a_fifo_34.v
6d64a8ce17fcfbe4f5c5d5dd55ab5
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_tse_altsyncram_dpm_fifo
# storage
db|cycloneIII_3c120_niosII_video.(515).cnf
db|cycloneIII_3c120_niosII_video.(515).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
triple_speed_ethernet-library|altera_tse_altsyncram_dpm_fifo.v
e58aaf2aaf39522cf6093386b9af7b3
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
FF_WIDTH
23
PARAMETER_SIGNED_DEC
USR
DEPTH
256
PARAMETER_SIGNED_DEC
USR
ADDR_WIDTH
8
PARAMETER_SIGNED_DEC
USR
RAM_TYPE
AUTO
PARAMETER_STRING
USR
}
# include_file {
altera_tse_altsyncram_dpm_fifo.v
e58aaf2aaf39522cf6093386b9af7b3
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altsyncram
# storage
db|cycloneIII_3c120_niosII_video.(516).cnf
db|cycloneIII_3c120_niosII_video.(516).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
23
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
8
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
256
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
23
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
8
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
256
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_SIGNED_DEC
USR
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_f8g1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
q_b
-1
3
data_a
-1
3
clock1
-1
3
clock0
-1
3
address_b
-1
3
address_a
-1
3
wren_b
-1
1
addressstall_b
-1
1
addressstall_a
-1
1
aclr1
-1
1
aclr0
-1
1
rden_b
-1
2
rden_a
-1
2
data_b
-1
2
clocken3
-1
2
clocken2
-1
2
clocken1
-1
2
clocken0
-1
2
byteena_b
-1
2
byteena_a
-1
2
}
# include_file {
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
altrom.inc
192b74eafa8debf2248ea73881e77f91
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component
}
# macro_sequence

# end
# entity
altsyncram_f8g1
# storage
db|cycloneIII_3c120_niosII_video.(517).cnf
db|cycloneIII_3c120_niosII_video.(517).cnf
# case_insensitive
# source_file
db|altsyncram_f8g1.tdf
a66bb13923c1e2c4575ad65aabdca6
7
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock1
-1
3
clock0
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_f8g1:auto_generated
}
# macro_sequence

# end
# entity
altera_tse_gray_cnt
# storage
db|cycloneIII_3c120_niosII_video.(518).cnf
db|cycloneIII_3c120_niosII_video.(518).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
triple_speed_ethernet-library|altera_tse_gray_cnt.v
4de72bf4e8ff99717d3dda4f1be1a421
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
ADDR_WIDTH
8
PARAMETER_SIGNED_DEC
USR
DEPTH
256
PARAMETER_SIGNED_DEC
USR
}
# include_file {
altera_tse_gray_cnt.v
4de72bf4e8ff99717d3dda4f1be1a421
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_RD
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_tse_bin_cnt
# storage
db|cycloneIII_3c120_niosII_video.(519).cnf
db|cycloneIII_3c120_niosII_video.(519).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
triple_speed_ethernet-library|altera_tse_bin_cnt.v
57578d988cedb4d11541b484cc919
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
ADDR_WIDTH
8
PARAMETER_SIGNED_DEC
USR
DEPTH
256
PARAMETER_SIGNED_DEC
USR
BIN_CNT_HEX_VAL1
11111111
PARAMETER_UNSIGNED_BIN
DEF
BIN_CNT_HEX_VAL2
00000001
PARAMETER_UNSIGNED_BIN
DEF
}
# include_file {
altera_tse_bin_cnt.v
57578d988cedb4d11541b484cc919
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_bin_cnt:U_RD
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_tse_tx_min_ff
# storage
db|cycloneIII_3c120_niosII_video.(520).cnf
db|cycloneIII_3c120_niosII_video.(520).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
triple_speed_ethernet-library|altera_tse_tx_min_ff.v
a0e7af1cdcae9111c1939d660947b34
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
EG_ADDR
10
PARAMETER_SIGNED_DEC
USR
ENABLE_ENA
32
PARAMETER_SIGNED_DEC
USR
EG_FIFO
1024
PARAMETER_SIGNED_DEC
USR
ENABLE_SHIFT16
1
PARAMETER_SIGNED_DEC
USR
RAM_TYPE
AUTO
PARAMETER_STRING
USR
ENABLE_HD_LOGIC
1
PARAMETER_SIGNED_DEC
USR
GBIT_ONLY
00000000000000000000000000000001
PARAMETER_UNSIGNED_BIN
USR
ENABLE_MAC_FLOW_CTRL
0
PARAMETER_SIGNED_DEC
USR
SYNCHRONIZER_DEPTH
3
PARAMETER_SIGNED_DEC
USR
REDUCED_INTERFACE_ENA
0
PARAMETER_SIGNED_DEC
USR
}
# include_file {
altera_tse_tx_min_ff.v
a0e7af1cdcae9111c1939d660947b34
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_tse_retransmit_cntl
# storage
db|cycloneIII_3c120_niosII_video.(521).cnf
db|cycloneIII_3c120_niosII_video.(521).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
triple_speed_ethernet-library|altera_tse_retransmit_cntl.v
14644bf8f013272141f19b83ea3a5b6
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
GBIT_ONLY
00000000000000000000000000000001
PARAMETER_UNSIGNED_BIN
USR
ENABLE_MAC_FLOW_CTRL
0
PARAMETER_SIGNED_DEC
USR
ENABLE_ENA
32
PARAMETER_SIGNED_DEC
USR
REDUCED_INTERFACE_ENA
0
PARAMETER_SIGNED_DEC
USR
STM_TYP_IDLE
0000
PARAMETER_UNSIGNED_BIN
DEF
STM_TYP_COPY
0001
PARAMETER_UNSIGNED_BIN
DEF
STM_TYP_WAIT_END
0010
PARAMETER_UNSIGNED_BIN
DEF
STM_TYP_FLUSH
0011
PARAMETER_UNSIGNED_BIN
DEF
STM_TYP_RETRANSMIT
0100
PARAMETER_UNSIGNED_BIN
DEF
STM_TYP_RETRANSMIT_SHORT
0101
PARAMETER_UNSIGNED_BIN
DEF
STM_TYP_BACK_OFF
0110
PARAMETER_UNSIGNED_BIN
DEF
STM_TYP_WAIT_COL
0111
PARAMETER_UNSIGNED_BIN
DEF
STM_TYP_WAIT_COL_1
1000
PARAMETER_UNSIGNED_BIN
DEF
GBIT_PIPELINE
1
PARAMETER_SIGNED_DEC
DEF
MAC_FLOW_CTRL_PIPELINE
0
PARAMETER_SIGNED_DEC
DEF
RGMII_PIPELINE
0
PARAMETER_SIGNED_DEC
DEF
TOTAL_LATE_COL_PIPELINE
1
PARAMETER_SIGNED_DEC
DEF
LATE_COL_CALCULATION
74
PARAMETER_SIGNED_DEC
DEF
}
# include_file {
altera_tse_retransmit_cntl.v
14644bf8f013272141f19b83ea3a5b6
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_tse_lfsr_10
# storage
db|cycloneIII_3c120_niosII_video.(522).cnf
db|cycloneIII_3c120_niosII_video.(522).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
triple_speed_ethernet-library|altera_tse_lfsr_10.v
b9f2e08661a25eac2e5b7debe321d5f1
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# include_file {
altera_tse_lfsr_10.v
b9f2e08661a25eac2e5b7debe321d5f1
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|altera_tse_lfsr_10:U_LFSR
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_tse_altsyncram_dpm_fifo
# storage
db|cycloneIII_3c120_niosII_video.(523).cnf
db|cycloneIII_3c120_niosII_video.(523).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
triple_speed_ethernet-library|altera_tse_altsyncram_dpm_fifo.v
e58aaf2aaf39522cf6093386b9af7b3
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
FF_WIDTH
10
PARAMETER_SIGNED_DEC
USR
DEPTH
128
PARAMETER_SIGNED_DEC
USR
ADDR_WIDTH
7
PARAMETER_SIGNED_DEC
USR
RAM_TYPE
AUTO
PARAMETER_STRING
USR
}
# include_file {
altera_tse_altsyncram_dpm_fifo.v
e58aaf2aaf39522cf6093386b9af7b3
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altsyncram
# storage
db|cycloneIII_3c120_niosII_video.(524).cnf
db|cycloneIII_3c120_niosII_video.(524).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
10
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
7
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
128
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
10
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
7
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
128
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_SIGNED_DEC
USR
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_18g1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
q_b
-1
3
data_a
-1
3
clock1
-1
3
clock0
-1
3
address_b
-1
3
address_a
-1
3
wren_b
-1
1
addressstall_b
-1
1
addressstall_a
-1
1
aclr1
-1
1
aclr0
-1
1
rden_b
-1
2
rden_a
-1
2
data_b
-1
2
clocken3
-1
2
clocken2
-1
2
clocken1
-1
2
clocken0
-1
2
byteena_b
-1
2
byteena_a
-1
2
}
# include_file {
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
altrom.inc
192b74eafa8debf2248ea73881e77f91
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram:altsyncram_component
}
# macro_sequence

# end
# entity
altsyncram_18g1
# storage
db|cycloneIII_3c120_niosII_video.(525).cnf
db|cycloneIII_3c120_niosII_video.(525).cnf
# case_insensitive
# source_file
db|altsyncram_18g1.tdf
54fce6271e4fcd2b586a954d3255e12
7
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b2
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a2
-1
3
data_a1
-1
3
data_a0
-1
3
clock1
-1
3
clock0
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram:altsyncram_component|altsyncram_18g1:auto_generated
}
# macro_sequence

# end
# entity
altera_tse_a_fifo_opt_1246
# storage
db|cycloneIII_3c120_niosII_video.(526).cnf
db|cycloneIII_3c120_niosII_video.(526).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
triple_speed_ethernet-library|altera_tse_a_fifo_opt_1246.v
af0c1ee7f2ce511f4e492bad4be7dd5
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
FF_WIDTH
36
PARAMETER_SIGNED_DEC
USR
DEPTH
1024
PARAMETER_SIGNED_DEC
USR
ADDR_WIDTH
10
PARAMETER_SIGNED_DEC
USR
RAM_TYPE
AUTO
PARAMETER_STRING
USR
SYNCHRONIZER_DEPTH
3
PARAMETER_SIGNED_DEC
USR
FF_1266_HEX_VAL1
1111111111
PARAMETER_UNSIGNED_BIN
DEF
FF_1266_HEX_VAL3
0000000000
PARAMETER_UNSIGNED_BIN
DEF
FF_1266_HEX_VAL4
1111111100
PARAMETER_UNSIGNED_BIN
DEF
FF_1266_HEX_VAL5
0000000001
PARAMETER_UNSIGNED_BIN
DEF
}
# include_file {
altera_tse_a_fifo_opt_1246.v
af0c1ee7f2ce511f4e492bad4be7dd5
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_tse_altsyncram_dpm_fifo
# storage
db|cycloneIII_3c120_niosII_video.(527).cnf
db|cycloneIII_3c120_niosII_video.(527).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
triple_speed_ethernet-library|altera_tse_altsyncram_dpm_fifo.v
e58aaf2aaf39522cf6093386b9af7b3
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
FF_WIDTH
36
PARAMETER_SIGNED_DEC
USR
DEPTH
1024
PARAMETER_SIGNED_DEC
USR
ADDR_WIDTH
10
PARAMETER_SIGNED_DEC
USR
RAM_TYPE
AUTO
PARAMETER_STRING
USR
}
# include_file {
altera_tse_altsyncram_dpm_fifo.v
e58aaf2aaf39522cf6093386b9af7b3
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altsyncram
# storage
db|cycloneIII_3c120_niosII_video.(528).cnf
db|cycloneIII_3c120_niosII_video.(528).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
36
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
10
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
1024
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
36
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
10
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
1024
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_SIGNED_DEC
USR
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_tdg1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
q_b
-1
3
data_a
-1
3
clock1
-1
3
clock0
-1
3
address_b
-1
3
address_a
-1
3
wren_b
-1
1
addressstall_b
-1
1
addressstall_a
-1
1
aclr1
-1
1
aclr0
-1
1
rden_b
-1
2
rden_a
-1
2
data_b
-1
2
clocken3
-1
2
clocken2
-1
2
clocken1
-1
2
clocken0
-1
2
byteena_b
-1
2
byteena_a
-1
2
}
# include_file {
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
altrom.inc
192b74eafa8debf2248ea73881e77f91
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component
}
# macro_sequence

# end
# entity
altsyncram_tdg1
# storage
db|cycloneIII_3c120_niosII_video.(529).cnf
db|cycloneIII_3c120_niosII_video.(529).cnf
# case_insensitive
# source_file
db|altsyncram_tdg1.tdf
f0679467f2b34478ec5675307d5b1087
7
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b35
-1
3
q_b34
-1
3
q_b33
-1
3
q_b32
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a35
-1
3
data_a34
-1
3
data_a33
-1
3
data_a32
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock1
-1
3
clock0
-1
3
address_b9
-1
3
address_b8
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a9
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_tdg1:auto_generated
}
# macro_sequence

# end
# entity
altera_tse_a_fifo_13
# storage
db|cycloneIII_3c120_niosII_video.(530).cnf
db|cycloneIII_3c120_niosII_video.(530).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
triple_speed_ethernet-library|altera_tse_a_fifo_13.v
31d32b99dc5e348a770e3222871a49
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
FF_WIDTH
2
PARAMETER_SIGNED_DEC
USR
ADDR_WIDTH
8
PARAMETER_SIGNED_DEC
USR
DEPTH
256
PARAMETER_SIGNED_DEC
USR
SYNCHRONIZER_DEPTH
3
PARAMETER_SIGNED_DEC
USR
A_FF_13_HEX_VAL1
11111111
PARAMETER_UNSIGNED_BIN
DEF
A_FF_13_HEX_VAL2
00000000
PARAMETER_UNSIGNED_BIN
DEF
A_FF_13_HEX_VAL3
00000001
PARAMETER_UNSIGNED_BIN
DEF
}
# include_file {
altera_tse_a_fifo_13.v
31d32b99dc5e348a770e3222871a49
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_tse_altsyncram_dpm_fifo
# storage
db|cycloneIII_3c120_niosII_video.(531).cnf
db|cycloneIII_3c120_niosII_video.(531).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
triple_speed_ethernet-library|altera_tse_altsyncram_dpm_fifo.v
e58aaf2aaf39522cf6093386b9af7b3
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
FF_WIDTH
2
PARAMETER_SIGNED_DEC
USR
DEPTH
256
PARAMETER_SIGNED_DEC
USR
ADDR_WIDTH
8
PARAMETER_SIGNED_DEC
USR
RAM_TYPE
AUTO
PARAMETER_STRING
USR
}
# include_file {
altera_tse_altsyncram_dpm_fifo.v
e58aaf2aaf39522cf6093386b9af7b3
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altsyncram
# storage
db|cycloneIII_3c120_niosII_video.(532).cnf
db|cycloneIII_3c120_niosII_video.(532).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
2
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
8
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
256
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
2
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
8
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
256
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_SIGNED_DEC
USR
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_95g1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
q_b
-1
3
data_a
-1
3
clock1
-1
3
clock0
-1
3
address_b
-1
3
address_a
-1
3
wren_b
-1
1
addressstall_b
-1
1
addressstall_a
-1
1
aclr1
-1
1
aclr0
-1
1
rden_b
-1
2
rden_a
-1
2
data_b
-1
2
clocken3
-1
2
clocken2
-1
2
clocken1
-1
2
clocken0
-1
2
byteena_b
-1
2
byteena_a
-1
2
}
# include_file {
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
altrom.inc
192b74eafa8debf2248ea73881e77f91
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component
}
# macro_sequence

# end
# entity
altsyncram_95g1
# storage
db|cycloneIII_3c120_niosII_video.(533).cnf
db|cycloneIII_3c120_niosII_video.(533).cnf
# case_insensitive
# source_file
db|altsyncram_95g1.tdf
295c6b668244bc29582d103349aa746a
7
# used_port {
wren_a
-1
3
q_b1
-1
3
q_b0
-1
3
data_a1
-1
3
data_a0
-1
3
clock1
-1
3
clock0
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_95g1:auto_generated
}
# macro_sequence

# end
# entity
altera_std_synchronizer_bundle
# storage
db|cycloneIII_3c120_niosII_video.(534).cnf
db|cycloneIII_3c120_niosII_video.(534).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|altera_std_synchronizer_bundle.v
41e4e339b4451dd9d8e1144d9fdd51e
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
width
8
PARAMETER_SIGNED_DEC
USR
depth
3
PARAMETER_SIGNED_DEC
USR
}
# include_file {
altera_std_synchronizer_bundle.v
41e4e339b4451dd9d8e1144d9fdd51e
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_1
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
uart1_s1_arbitrator
# storage
db|cycloneIII_3c120_niosII_video.(535).cnf
db|cycloneIII_3c120_niosII_video.(535).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cycloneiii_3c120_niosii_video_sopc.v
63dd20f59eccc698837c211655150b3
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|uart1_s1_arbitrator:the_uart1_s1
}
# macro_sequence

# end
# entity
uart1
# storage
db|cycloneIII_3c120_niosII_video.(536).cnf
db|cycloneIII_3c120_niosII_video.(536).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
uart1.v
4261c33aa5107fe1dc1df93a069df2
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|uart1:the_uart1
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
uart1_tx
# storage
db|cycloneIII_3c120_niosII_video.(537).cnf
db|cycloneIII_3c120_niosII_video.(537).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
uart1.v
4261c33aa5107fe1dc1df93a069df2
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|uart1:the_uart1|uart1_tx:the_uart1_tx
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
uart1_rx
# storage
db|cycloneIII_3c120_niosII_video.(538).cnf
db|cycloneIII_3c120_niosII_video.(538).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
uart1.v
4261c33aa5107fe1dc1df93a069df2
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|uart1:the_uart1|uart1_rx:the_uart1_rx
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
uart1_rx_stimulus_source
# storage
db|cycloneIII_3c120_niosII_video.(539).cnf
db|cycloneIII_3c120_niosII_video.(539).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
uart1.v
4261c33aa5107fe1dc1df93a069df2
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|uart1:the_uart1|uart1_rx:the_uart1_rx|uart1_rx_stimulus_source:the_uart1_rx_stimulus_source
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
uart1_regs
# storage
db|cycloneIII_3c120_niosII_video.(540).cnf
db|cycloneIII_3c120_niosII_video.(540).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
uart1.v
4261c33aa5107fe1dc1df93a069df2
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|uart1:the_uart1|uart1_regs:the_uart1_regs
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
cycloneIII_3c120_niosII_video_sopc_reset_altpll_0_c2_out_domain_synch_module
# storage
db|cycloneIII_3c120_niosII_video.(541).cnf
db|cycloneIII_3c120_niosII_video.(541).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cycloneiii_3c120_niosii_video_sopc.v
63dd20f59eccc698837c211655150b3
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cycloneIII_3c120_niosII_video_sopc_reset_altpll_0_c2_out_domain_synch_module:cycloneIII_3c120_niosII_video_sopc_reset_altpll_0_c2_out_domain_synch
}
# macro_sequence

# end
# entity
cycloneIII_3c120_niosII_video_sopc_reset_altpll_0_c0_out_domain_synch_module
# storage
db|cycloneIII_3c120_niosII_video.(542).cnf
db|cycloneIII_3c120_niosII_video.(542).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cycloneiii_3c120_niosii_video_sopc.v
63dd20f59eccc698837c211655150b3
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cycloneIII_3c120_niosII_video_sopc_reset_altpll_0_c0_out_domain_synch_module:cycloneIII_3c120_niosII_video_sopc_reset_altpll_0_c0_out_domain_synch
}
# macro_sequence

# end
# entity
cycloneIII_3c120_niosII_video_sopc_reset_ddr2_sdram_phy_clk_out_domain_synch_module
# storage
db|cycloneIII_3c120_niosII_video.(543).cnf
db|cycloneIII_3c120_niosII_video.(543).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cycloneiii_3c120_niosii_video_sopc.v
63dd20f59eccc698837c211655150b3
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cycloneIII_3c120_niosII_video_sopc_reset_ddr2_sdram_phy_clk_out_domain_synch_module:cycloneIII_3c120_niosII_video_sopc_reset_ddr2_sdram_phy_clk_out_domain_synch
}
# macro_sequence

# end
# entity
cycloneIII_3c120_niosII_video_sopc_reset_ddr2_sdram_1_phy_clk_out_domain_synch_module
# storage
db|cycloneIII_3c120_niosII_video.(544).cnf
db|cycloneIII_3c120_niosII_video.(544).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cycloneiii_3c120_niosii_video_sopc.v
63dd20f59eccc698837c211655150b3
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cycloneIII_3c120_niosII_video_sopc_reset_ddr2_sdram_1_phy_clk_out_domain_synch_module:cycloneIII_3c120_niosII_video_sopc_reset_ddr2_sdram_1_phy_clk_out_domain_synch
}
# macro_sequence

# end
# entity
gmii_mii_mux
# storage
db|cycloneIII_3c120_niosII_video.(545).cnf
db|cycloneIII_3c120_niosII_video.(545).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
gmii_mii_mux.v
4fc6d065cc014b50fca6889cedba1
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
gmii_mii_mux:gmii_mii_mux_instance
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
ddr_o
# storage
db|cycloneIII_3c120_niosII_video.(546).cnf
db|cycloneIII_3c120_niosII_video.(546).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
ddr_o.v
d44141a3c0438683037d4bb49469bda
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
gmii_mii_mux:gmii_mii_mux_instance|ddr_o:phy_ckgen
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altddio_out
# storage
db|cycloneIII_3c120_niosII_video.(547).cnf
db|cycloneIII_3c120_niosII_video.(547).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|altddio_out.tdf
9595cd874178be951cc5d587f24f4cd
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH
1
PARAMETER_SIGNED_DEC
USR
POWER_UP_HIGH
OFF
PARAMETER_UNKNOWN
USR
OE_REG
UNUSED
PARAMETER_UNKNOWN
DEF
extend_oe_disable
UNUSED
PARAMETER_UNKNOWN
DEF
INTENDED_DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
ddio_out_31f
PARAMETER_UNKNOWN
USR
}
# used_port {
outclock
-1
3
dataout
-1
3
datain_l
-1
3
datain_h
-1
3
sset
-1
1
sclr
-1
1
aset
-1
1
aclr
-1
1
outclocken
-1
2
oe
-1
2
}
# include_file {
stratix_ddio.inc
147998ba3d6cdd6184249857c9c7e95
altddio_out.tdf
9595cd874178be951cc5d587f24f4cd
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
cyclone_ddio.inc
68c2254f52b458f477f8324afea19b79
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
stratix_lcell.inc
351ee1cd010436ad5d86b5faf1fa39d
}
# hierarchies {
gmii_mii_mux:gmii_mii_mux_instance|ddr_o:phy_ckgen|altddio_out:altddio_out_component
}
# macro_sequence

# end
# entity
ddio_out_31f
# storage
db|cycloneIII_3c120_niosII_video.(548).cnf
db|cycloneIII_3c120_niosII_video.(548).cnf
# case_insensitive
# source_file
db|ddio_out_31f.tdf
1bb82edf2561111ae8dd63e6f7a52
7
# used_port {
outclock
-1
3
dataout0
-1
3
datain_l0
-1
3
datain_h0
-1
3
}
# hierarchies {
gmii_mii_mux:gmii_mii_mux_instance|ddr_o:phy_ckgen|altddio_out:altddio_out_component|ddio_out_31f:auto_generated
}
# macro_sequence

# end
# entity
sld_hub
# storage
db|cycloneIII_3c120_niosII_video.(549).cnf
db|cycloneIII_3c120_niosII_video.(549).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|sld_hub.vhd
c788d113824f94d85789fc98ccb05494
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
sld_hub_ip_version
1
PARAMETER_UNKNOWN
USR
sld_hub_ip_minor_version
4
PARAMETER_UNKNOWN
USR
sld_common_ip_version
0
PARAMETER_UNKNOWN
USR
device_family
Cyclone III
PARAMETER_UNKNOWN
USR
n_nodes
2
PARAMETER_UNKNOWN
USR
n_sel_bits
2
PARAMETER_UNKNOWN
USR
n_node_ir_bits
5
PARAMETER_UNKNOWN
USR
node_info
0000110000000000011011100000000000011001000100000100011000000000
PARAMETER_UNSIGNED_BIN
USR
compilation_mode
1
PARAMETER_UNKNOWN
USR
BROADCAST_FEATURE
1
PARAMETER_SIGNED_DEC
DEF
FORCE_IR_CAPTURE_FEATURE
1
PARAMETER_SIGNED_DEC
DEF
}
# include_file {
sld_hub.vhd
c788d113824f94d85789fc98ccb05494
}
# macro_sequence

# end
# entity
sld_shadow_jsm
# storage
db|cycloneIII_3c120_niosII_video.(550).cnf
db|cycloneIII_3c120_niosII_video.(550).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|sld_hub.vhd
c788d113824f94d85789fc98ccb05494
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
ip_major_version
1
PARAMETER_SIGNED_DEC
USR
ip_minor_version
4
PARAMETER_SIGNED_DEC
USR
common_ip_version
0
PARAMETER_SIGNED_DEC
USR
 constraint(jtag_state)
15 downto 0
PARAMETER_STRING
USR
}
# include_file {
sld_hub.vhd
c788d113824f94d85789fc98ccb05494
}
# macro_sequence

# end
# entity
sld_rom_sr
# storage
db|cycloneIII_3c120_niosII_video.(551).cnf
db|cycloneIII_3c120_niosII_video.(551).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|sld_rom_sr.vhd
fdb1f8013679df812f23bf0ce3476a1
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
common_ip_version
0
PARAMETER_SIGNED_DEC
USR
n_bits
96
PARAMETER_SIGNED_DEC
USR
word_size
4
PARAMETER_SIGNED_DEC
USR
 constraint(rom_data)
95 downto 0
PARAMETER_STRING
USR
}
# include_file {
sld_rom_sr.vhd
fdb1f8013679df812f23bf0ce3476a1
}
# macro_sequence

# end
# entity
lpm_add_sub
# storage
db|cycloneIII_3c120_niosII_video.(552).cnf
db|cycloneIII_3c120_niosII_video.(552).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
7
# user_parameter {
LPM_WIDTH
33
PARAMETER_UNKNOWN
USR
LPM_REPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
DEFAULT
PARAMETER_UNKNOWN
USR
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
REGISTERED_AT_END
0
PARAMETER_UNKNOWN
DEF
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_hui
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result32
-1
3
result31
-1
3
result30
-1
3
result3
-1
3
result29
-1
3
result28
-1
3
result27
-1
3
result26
-1
3
result25
-1
3
result24
-1
3
result23
-1
3
result22
-1
3
result21
-1
3
result20
-1
3
result2
-1
3
result19
-1
3
result18
-1
3
result17
-1
3
result16
-1
3
result15
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
datab9
-1
3
datab8
-1
3
datab7
-1
3
datab6
-1
3
datab5
-1
3
datab4
-1
3
datab31
-1
3
datab30
-1
3
datab3
-1
3
datab29
-1
3
datab28
-1
3
datab27
-1
3
datab26
-1
3
datab25
-1
3
datab24
-1
3
datab23
-1
3
datab22
-1
3
datab21
-1
3
datab20
-1
3
datab2
-1
3
datab19
-1
3
datab18
-1
3
datab17
-1
3
datab16
-1
3
datab15
-1
3
datab14
-1
3
datab13
-1
3
datab12
-1
3
datab11
-1
3
datab10
-1
3
datab1
-1
3
datab0
-1
3
dataa9
-1
3
dataa8
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa31
-1
3
dataa30
-1
3
dataa3
-1
3
dataa29
-1
3
dataa28
-1
3
dataa27
-1
3
dataa26
-1
3
dataa25
-1
3
dataa24
-1
3
dataa23
-1
3
dataa22
-1
3
dataa21
-1
3
dataa20
-1
3
dataa2
-1
3
dataa19
-1
3
dataa18
-1
3
dataa17
-1
3
dataa16
-1
3
dataa15
-1
3
dataa14
-1
3
dataa13
-1
3
dataa12
-1
3
dataa11
-1
3
dataa10
-1
3
dataa1
-1
3
dataa0
-1
3
add_sub
-1
3
datab32
-1
1
dataa32
-1
1
}
# include_file {
look_add.inc
9091c394592369a07bdf7fbf1ce9ced6
lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
alt_stratix_add_sub.inc
16df31198e4f1dce2b8df944fbafaefe
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
addcore.inc
e15993f131a5367862d6283fbb5a133
}
# macro_sequence

# end
# entity
add_sub_hui
# storage
db|cycloneIII_3c120_niosII_video.(553).cnf
db|cycloneIII_3c120_niosII_video.(553).cnf
# case_insensitive
# source_file
db|add_sub_hui.tdf
c51f72356cf86d854e430e272c33b25
7
# used_port {
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result32
-1
3
result31
-1
3
result30
-1
3
result3
-1
3
result29
-1
3
result28
-1
3
result27
-1
3
result26
-1
3
result25
-1
3
result24
-1
3
result23
-1
3
result22
-1
3
result21
-1
3
result20
-1
3
result2
-1
3
result19
-1
3
result18
-1
3
result17
-1
3
result16
-1
3
result15
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
datab9
-1
3
datab8
-1
3
datab7
-1
3
datab6
-1
3
datab5
-1
3
datab4
-1
3
datab32
-1
3
datab31
-1
3
datab30
-1
3
datab3
-1
3
datab29
-1
3
datab28
-1
3
datab27
-1
3
datab26
-1
3
datab25
-1
3
datab24
-1
3
datab23
-1
3
datab22
-1
3
datab21
-1
3
datab20
-1
3
datab2
-1
3
datab19
-1
3
datab18
-1
3
datab17
-1
3
datab16
-1
3
datab15
-1
3
datab14
-1
3
datab13
-1
3
datab12
-1
3
datab11
-1
3
datab10
-1
3
datab1
-1
3
datab0
-1
3
dataa9
-1
3
dataa8
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa32
-1
3
dataa31
-1
3
dataa30
-1
3
dataa3
-1
3
dataa29
-1
3
dataa28
-1
3
dataa27
-1
3
dataa26
-1
3
dataa25
-1
3
dataa24
-1
3
dataa23
-1
3
dataa22
-1
3
dataa21
-1
3
dataa20
-1
3
dataa2
-1
3
dataa19
-1
3
dataa18
-1
3
dataa17
-1
3
dataa16
-1
3
dataa15
-1
3
dataa14
-1
3
dataa13
-1
3
dataa12
-1
3
dataa11
-1
3
dataa10
-1
3
dataa1
-1
3
dataa0
-1
3
add_sub
-1
3
}
# macro_sequence

# end
# complete
