// Seed: 1351167297
module module_0 (
    input tri  id_0,
    input tri1 id_1
);
  bit id_3;
  assign module_1.id_8 = 0;
  wire id_4;
  always @(posedge 1 or posedge id_0) id_3 <= id_0;
endmodule
module module_1 (
    output tri0 id_0,
    output supply1 id_1,
    output tri1 id_2,
    input tri id_3,
    input tri1 id_4,
    input tri1 id_5,
    input supply1 id_6,
    input uwire id_7,
    output supply0 id_8
);
  wire id_10;
  module_0 modCall_1 (
      id_6,
      id_5
  );
  wire id_11;
  parameter id_12 = 1;
  wire id_13;
endmodule
