
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000976                       # Number of seconds simulated
sim_ticks                                   975509000                       # Number of ticks simulated
final_tick                                  975509000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 987821                       # Simulator instruction rate (inst/s)
host_op_rate                                  1885297                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             5456584059                       # Simulator tick rate (ticks/s)
host_mem_usage                                 672416                       # Number of bytes of host memory used
host_seconds                                     0.18                       # Real time elapsed on the host
sim_insts                                      176585                       # Number of instructions simulated
sim_ops                                        337034                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED    975509000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::cpu.inst            62848                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::cpu.data           162560                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              225408                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::cpu.inst        62848                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          62848                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::cpu.inst               982                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::cpu.data              2540                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 3522                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::cpu.inst            64425854                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::cpu.data           166641210                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              231067063                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::cpu.inst       64425854                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          64425854                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::cpu.inst           64425854                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::cpu.data          166641210                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             231067063                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.readReqs                         3522                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                       3522                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                  225408                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   225408                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                193                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                159                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                223                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                289                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                227                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                194                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                363                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                197                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                240                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                176                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               220                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11               284                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               301                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               243                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               138                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15                75                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                      975404000                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   3522                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     3522                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          765                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     293.479739                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    181.925063                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    306.178072                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           253     33.07%     33.07% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255          213     27.84%     60.92% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           93     12.16%     73.07% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           59      7.71%     80.78% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           30      3.92%     84.71% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           13      1.70%     86.41% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895           15      1.96%     88.37% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023           17      2.22%     90.59% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           72      9.41%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           765                       # Bytes accessed per row activation
system.mem_ctrl.totQLat                      51890250                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                117927750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                    17610000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      14733.18                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 33483.18                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                        231.07                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                     231.07                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          1.81                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      1.81                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                      2750                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  78.08                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                      276946.05                       # Average gap between requests
system.mem_ctrl.pageHitRate                     78.08                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                   3255840                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                   1715340                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                 13173300                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          70683600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy              38302290                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy               1787040                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy        321192720                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy         35995200                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy          22405080                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy               508510410                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             521.276471                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime             886890500                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE       1271000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF       29912000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF      88753000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN     93723500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       57435500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN    704414000                       # Time in different power states
system.mem_ctrl_1.actEnergy                   2256240                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                   1187835                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                 11973780                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          71298240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy              34037550                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy               5037120                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy        326331840                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy         28309440                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy          25850865                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy               506394210                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             519.107144                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime             887479500                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE       9718250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF       30184000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF      98140250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN     73734000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       48070000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN    715662500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    975509000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    975509000                       # Cumulative time (in ticks) in various power states
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    975509000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    975509000                       # Cumulative time (in ticks) in various power states
system.cpu.workload.numSyscalls                    42                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       975509000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                           975509                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                      176585                       # Number of instructions committed
system.cpu.committedOps                        337034                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                333053                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   4180                       # Number of float alu accesses
system.cpu.num_func_calls                        2558                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts        34697                       # number of instructions that are conditional controls
system.cpu.num_int_insts                       333053                       # number of integer instructions
system.cpu.num_fp_insts                          4180                       # number of float instructions
system.cpu.num_int_register_reads              644013                       # number of times the integer registers were read
system.cpu.num_int_register_writes             279204                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 6476                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                3053                       # number of times the floating registers were written
system.cpu.num_cc_register_reads               214419                       # number of times the CC registers were read
system.cpu.num_cc_register_writes              129738                       # number of times the CC registers were written
system.cpu.num_mem_refs                         62681                       # number of memory refs
system.cpu.num_load_insts                       46387                       # Number of load instructions
system.cpu.num_store_insts                      16294                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                     975509                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                             39846                       # Number of branches fetched
system.cpu.op_class::No_OpClass                  1721      0.51%      0.51% # Class of executed instruction
system.cpu.op_class::IntAlu                    268886     79.78%     80.29% # Class of executed instruction
system.cpu.op_class::IntMult                       20      0.01%     80.30% # Class of executed instruction
system.cpu.op_class::IntDiv                      1217      0.36%     80.66% # Class of executed instruction
system.cpu.op_class::FloatAdd                    2509      0.74%     81.40% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     81.40% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     81.40% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     81.40% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     81.40% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     81.40% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     81.40% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     81.40% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     81.40% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     81.40% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     81.40% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     81.40% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     81.40% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     81.40% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     81.40% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     81.40% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     81.40% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     81.40% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     81.40% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     81.40% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     81.40% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     81.40% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     81.40% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     81.40% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     81.40% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     81.40% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     81.40% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     81.40% # Class of executed instruction
system.cpu.op_class::MemRead                    45457     13.49%     94.89% # Class of executed instruction
system.cpu.op_class::MemWrite                   15616      4.63%     99.52% # Class of executed instruction
system.cpu.op_class::FloatMemRead                 930      0.28%     99.80% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                678      0.20%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                     337034                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    975509000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements              1733                       # number of replacements
system.cpu.dcache.tags.tagsinuse           824.256851                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               59926                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              2757                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             21.735945                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle         779215000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   824.256851                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.804938                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.804938                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          973                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            128123                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           128123                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    975509000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data        44209                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           44209                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data        15717                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          15717                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data         59926                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            59926                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data        59926                       # number of overall hits
system.cpu.dcache.overall_hits::total           59926                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         2180                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2180                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          577                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          577                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data         2757                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           2757                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         2757                       # number of overall misses
system.cpu.dcache.overall_misses::total          2757                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    226077000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    226077000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     58777000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     58777000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    284854000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    284854000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    284854000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    284854000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data        46389                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        46389                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data        16294                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        16294                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data        62683                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        62683                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data        62683                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        62683                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.046994                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.046994                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.035412                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.035412                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.043983                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.043983                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.043983                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.043983                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 103705.045872                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 103705.045872                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 101866.551127                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 101866.551127                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 103320.275662                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 103320.275662                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 103320.275662                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 103320.275662                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks          600                       # number of writebacks
system.cpu.dcache.writebacks::total               600                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         2180                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2180                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          577                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          577                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         2757                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         2757                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         2757                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         2757                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    221717000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    221717000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     57623000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     57623000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    279340000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    279340000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    279340000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    279340000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.046994                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.046994                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.035412                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.035412                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.043983                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.043983                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.043983                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.043983                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 101705.045872                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 101705.045872                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 99866.551127                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 99866.551127                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 101320.275662                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 101320.275662                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 101320.275662                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 101320.275662                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    975509000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               252                       # number of replacements
system.cpu.icache.tags.tagsinuse           541.940892                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              231664                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               982                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            235.910387                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   541.940892                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.529239                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.529239                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          730                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          669                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.712891                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            466274                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           466274                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    975509000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst       231664                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          231664                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        231664                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           231664                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       231664                       # number of overall hits
system.cpu.icache.overall_hits::total          231664                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          982                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           982                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          982                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            982                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          982                       # number of overall misses
system.cpu.icache.overall_misses::total           982                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    107481000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    107481000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    107481000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    107481000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    107481000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    107481000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       232646                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       232646                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       232646                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       232646                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       232646                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       232646                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.004221                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004221                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.004221                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004221                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.004221                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004221                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 109451.120163                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 109451.120163                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 109451.120163                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 109451.120163                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 109451.120163                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 109451.120163                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          982                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          982                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          982                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          982                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          982                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          982                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    105517000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    105517000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    105517000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    105517000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    105517000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    105517000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.004221                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004221                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.004221                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004221                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.004221                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004221                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 107451.120163                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 107451.120163                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 107451.120163                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 107451.120163                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 107451.120163                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 107451.120163                       # average overall mshr miss latency
system.l2bus.snoop_filter.tot_requests           5724                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests         1985                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED    975509000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                3162                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           600                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              1385                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                577                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp               577                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           3162                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         2216                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         7247                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    9463                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        62848                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side       214848                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                   277696                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                 0                       # Total snoops (count)
system.l2bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               3739                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.000535                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.023125                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     3737     99.95%     99.95% # Request fanout histogram
system.l2bus.snoop_fanout::1                        2      0.05%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 3739                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy              6924000                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             2946000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy             8271000                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.8                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    975509000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.replacements                    0                       # number of replacements
system.l2cache.tags.tagsinuse              213.544089                       # Cycle average of tags in use
system.l2cache.tags.total_refs                     84                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                  383                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 0.219321                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::writebacks   213.544089                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::writebacks     0.052135                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.052135                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024          383                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          383                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.093506                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                46376                       # Number of tag accesses
system.l2cache.tags.data_accesses               46376                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED    975509000                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::writebacks          600                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          600                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::cpu.data            55                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total               55                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::cpu.data          162                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          162                       # number of ReadSharedReq hits
system.l2cache.demand_hits::cpu.data              217                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 217                       # number of demand (read+write) hits
system.l2cache.overall_hits::cpu.data             217                       # number of overall hits
system.l2cache.overall_hits::total                217                       # number of overall hits
system.l2cache.ReadExReq_misses::cpu.data          522                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            522                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::cpu.inst          982                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::cpu.data         2018                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         3000                       # number of ReadSharedReq misses
system.l2cache.demand_misses::cpu.inst            982                       # number of demand (read+write) misses
system.l2cache.demand_misses::cpu.data           2540                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              3522                       # number of demand (read+write) misses
system.l2cache.overall_misses::cpu.inst           982                       # number of overall misses
system.l2cache.overall_misses::cpu.data          2540                       # number of overall misses
system.l2cache.overall_misses::total             3522                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::cpu.data     54737000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     54737000                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.inst    102569000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.data    211775000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    314344000                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::cpu.inst    102569000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::cpu.data    266512000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    369081000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::cpu.inst    102569000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::cpu.data    266512000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    369081000                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::writebacks          600                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          600                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::cpu.data          577                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total          577                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.inst          982                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.data         2180                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         3162                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::cpu.inst          982                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::cpu.data         2757                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            3739                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::cpu.inst          982                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::cpu.data         2757                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           3739                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::cpu.data     0.904679                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.904679                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.data     0.925688                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.948767                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::cpu.inst            1                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::cpu.data     0.921291                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.941963                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::cpu.inst            1                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::cpu.data     0.921291                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.941963                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::cpu.data 104860.153257                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 104860.153257                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.inst 104449.083503                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 104943.012884                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 104781.333333                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::cpu.inst 104449.083503                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::cpu.data 104925.984252                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 104793.015332                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.inst 104449.083503                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.data 104925.984252                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 104793.015332                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.CleanEvict_mshr_misses::writebacks         1383                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total         1383                       # number of CleanEvict MSHR misses
system.l2cache.ReadExReq_mshr_misses::cpu.data          522                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          522                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.inst          982                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.data         2018                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         3000                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::cpu.inst          982                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::cpu.data         2540                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         3522                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::cpu.inst          982                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::cpu.data         2540                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         3522                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::cpu.data     44297000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     44297000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.inst     82929000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data    171415000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    254344000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.inst     82929000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.data    215712000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    298641000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.inst     82929000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.data    215712000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    298641000                       # number of overall MSHR miss cycles
system.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.904679                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.904679                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.925688                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.948767                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::cpu.data     0.921291                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.941963                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::cpu.data     0.921291                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.941963                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 84860.153257                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 84860.153257                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 84449.083503                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 84943.012884                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 84781.333333                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.inst 84449.083503                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.data 84925.984252                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 84793.015332                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.inst 84449.083503                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.data 84925.984252                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 84793.015332                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests          4904                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         1384                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    975509000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3000                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1382                       # Transaction distribution
system.membus.trans_dist::ReadExReq               522                       # Transaction distribution
system.membus.trans_dist::ReadExResp              522                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3000                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         8426                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         8426                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   8426                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       225408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       225408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  225408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3522                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3522    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3522                       # Request fanout histogram
system.membus.reqLayer2.occupancy             4904000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer0.occupancy           18697250                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              1.9                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
