// Seed: 3458069564
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_5;
endmodule
module module_1 (
    input  tri1  id_0,
    output logic id_1,
    input  wor   id_2,
    output tri   id_3,
    input  tri1  id_4,
    input  uwire id_5,
    input  wor   id_6,
    output uwire id_7,
    input  tri   id_8,
    input  tri   id_9,
    input  wor   id_10,
    output tri0  id_11
);
  wire id_13;
  module_0 modCall_1 (
      id_13,
      id_13,
      id_13,
      id_13
  );
  always @(1 + -1'h0 or posedge -1'h0) begin : LABEL_0
    id_1 <= #(id_4) id_0;
  end
endmodule
