<module name="DPHY_RX0_MMR_SLV_K3_DPHY_WRAP" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="MMR__SLV__K3_DPHY_WRAP_REGS_lane" acronym="MMR__SLV__K3_DPHY_WRAP_REGS_lane" offset="0x0" width="32" description="lane control and status">
		<bitfield id="RXCLKACTIVEHSCLK" width="1" begin="31" end="31" resetval="0x0" description="Receiver high speed clock active: Driven active when the receiver high speed clock is active. 1'b0: Receiver high speed clock not active, 1'b1: Receiver high speed clock active" range="31" rwaccess="R"/> 
		<bitfield id="CMN_READY" width="1" begin="30" end="30" resetval="0x0" description="Common ready indication: Indicates the completion of the startup process of the common module. Once this signal is driven active, the PMA lanes may be released from reset.  1'b0 : Indicates that the startup process for the common components is not complete. This will be the case for both the power on reset sequence, and when the common is transitioning into and out of the low power modes. 1'b1: Indicates that the startup process for the common components is complete and the common is ready. Note that this is a function of the PLL being enabled and locked." range="30" rwaccess="R"/> 
		<bitfield id="PSO_DISABLE" width="1" begin="26" end="26" resetval="0x0" description="Disable power shut off: Disables the ability to switch off the analog switched power islands in the lane when in the ultra low power state.  1'b0: Power islands are switched off and on under the normal control of the escape mode process.  1'b1: Power island shutoff functions disabled, and switched power islands forced to the enabled state." range="26" rwaccess="R/W"/> 
		<bitfield id="PSO_CMN" width="1" begin="24" end="24" resetval="0x0" description="Disable power shut off: Power Shutoff signal for CMN 1 : CMN is power OFF 0 : CMN is power ON" range="24" rwaccess="R/W"/> 
		<bitfield id="LANE_RSTB_CMN" width="1" begin="23" end="23" resetval="0x0" description="SW reset for CMN. 0:asserted 1:released" range="23" rwaccess="R/W"/> 
		<bitfield id="PSM_CLOCK_FREQ" width="7" begin="22" end="16" resetval="0x0" description="PMA state machine clock frequency divider control: This signal specifies a divider value used to create an internal divided clock that is a function of the psm_clock clock. This signal must be driven with a value such that the frequency of the divided clock is 1 MHz. In the case where it is not possible for the divided clock to be exactly 1 MHz, a value should be selected that results in the clock frequency being the closest to 1 MHz.  The following specifies the divider settings that the values of this signal correspond to.  # 8'h00 : Reserved # 8'h01 : Div 1 # 8'h02 : Div 2 # 8'h03 : Div 3 # 8'h04 : Div 4 ...  # 8'hFF : Div 255 Note: PSM clock has a maximum frequency of 100 MHz. values beyond 100 should not be programmed" range="22 - 16" rwaccess="R/W"/> 
		<bitfield id="IPCONFIG_CMN" width="3" begin="11" end="9" resetval="0x0" description="This signal decides which clock lane acts as master clock lane to all data lanes. Needed only for RX IP.  Bit[2]: Reserved CASE {Bit[1],Bit[0]}: 00: Left RX clk lane provides clock to all left and right data lanes.  01: Left RX clk lane provides clock to all right data lanes, Right RX clk lane provides clock to all left data lanes.  10: Right RX clk lane provides clock to all right data lanes, Left RX clk lane provides clock to all left data lanes.  11: Right RX clk lane provides clock to all left and right data lanes." range="11 - 9" rwaccess="R/W"/> 
		<bitfield id="CLK_SWAPDPDN_DL_L_3" width="1" begin="8" end="8" resetval="0x0" description="Swap DP and DN: When enabled, the rx_p and rx_m differential pins will be swapped.  1'b0: Not swapped 1'b1: Swapped" range="8" rwaccess="R/W"/> 
		<bitfield id="CLK_SWAPDPDN_DL_L_2" width="1" begin="7" end="7" resetval="0x0" description="Swap DP and DN: When enabled, the rx_p and rx_m differential pins will be swapped.  1'b0: Not swapped 1'b1: Swapped" range="7" rwaccess="R/W"/> 
		<bitfield id="DATA_SWAPDPDN_DL_L_3" width="1" begin="6" end="6" resetval="0x0" description="Swap DP and DN: When enabled, the rx_p and rx_m differential pins will be swapped.  1'b0: Not swapped 1'b1: Swapped" range="6" rwaccess="R/W"/> 
		<bitfield id="DATA_SWAPDPDN_DL_L_2" width="1" begin="5" end="5" resetval="0x0" description="Swap DP and DN: When enabled, the rx_p and rx_m differential pins will be swapped.  1'b0: Not swapped 1'b1: Swapped" range="5" rwaccess="R/W"/> 
		<bitfield id="CLK_SWAPDPDN_DL_L_1" width="1" begin="4" end="4" resetval="0x0" description="Swap DP and DN: When enabled, the rx_p and rx_m differential pins will be swapped.  1'b0: Not swapped 1'b1: Swapped" range="4" rwaccess="R/W"/> 
		<bitfield id="CLK_SWAPDPDN_DL_L_0" width="1" begin="3" end="3" resetval="0x0" description="Swap DP and DN: When enabled, the rx_p and rx_m differential pins will be swapped.  1'b0: Not swapped 1'b1: Swapped" range="3" rwaccess="R/W"/> 
		<bitfield id="DATA_SWAPDPDN_DL_L_1" width="1" begin="2" end="2" resetval="0x0" description="Swap DP and DN: When enabled, the rx_p and rx_m differential pins will be swapped.  1'b0: Not swapped 1'b1: Swapped" range="2" rwaccess="R/W"/> 
		<bitfield id="DATA_SWAPDPDN_DL_L_0" width="1" begin="1" end="1" resetval="0x0" description="Swap DP and DN: When enabled, the rx_p and rx_m differential pins will be swapped.  1'b0: Not swapped 1'b1: Swapped" range="1" rwaccess="R/W"/> 
		<bitfield id="CLK_SWAPDPDN_CL_L" width="1" begin="0" end="0" resetval="0x0" description="Swap DP and DN: When enabled, the rx_p and rx_m differential pins will be swapped.  1'b0: Not swapped 1'b1: Swapped" range="0" rwaccess="R/W"/>
	</register>
</module>