<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="143" />
   <irq preferredWidth="34" />
   <export preferredWidth="378" />
  </columns>
 </systemtable>
 <library
   expandedCategories="Library,Project,Library/Processors and Peripherals/Peripherals,Library/Processors and Peripherals,Library/Interface Protocols/PCI Express/QSYS Example Designs,Library/Interface Protocols/PCI Express,Library/Interface Protocols" />
 <window width="1938" height="1050" x="-9" y="-9" />
 <generation synthesis="VHDL" block_symbol_file="0" path="_PROJECT_NAME_" />
</preferences>
