// Seed: 2420827971
module module_0 (
    input id_0,
    input id_1,
    input id_2,
    input id_3,
    input logic id_4
);
  initial begin
    id_5 <= 1'b0;
  end
  logic id_6, id_7;
  assign id_6 = 1'b0;
  always @(1'h0 or negedge id_1) begin
    @(posedge 1);
    id_6 = id_0;
  end
  type_16(
      id_6, id_1, 1'b0, id_0
  );
  logic id_8;
  logic id_9;
  assign id_8 = 1;
  logic id_11;
  logic id_12;
  logic id_13;
  type_21(
      1, 1, 1, id_3, id_10, "" - id_12
  );
endmodule
