
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /tools/software/xilinx/Vitis_HLS/2021.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/software/xilinx/Vitis_HLS/2021.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'zchen752' on host 'ece-linlabsrv01.ece.gatech.edu' (Linux_x86_64 version 3.10.0-1160.59.1.el7.x86_64) on Mon Apr 18 23:59:13 EDT 2022
INFO: [HLS 200-10] On os "Red Hat Enterprise Linux Server release 7.9 (Maipo)"
INFO: [HLS 200-10] In directory '/usr/scratch/tony_8893/tonhy'
Sourcing Tcl script 'run_hls.tcl'
INFO: [HLS 200-1510] Running: open_project flat 
INFO: [HLS 200-10] Opening project '/usr/scratch/tony_8893/tonhy/flat'.
INFO: [HLS 200-1510] Running: set_top FlatDataflow 
INFO: [HLS 200-1510] Running: add_files flat.cpp 
INFO: [HLS 200-10] Adding design file 'flat.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution '/usr/scratch/tony_8893/tonhy/flat/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 316.303 MB.
INFO: [HLS 200-10] Analyzing design file 'flat.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: flat.cpp:24:9
WARNING: [HLS 207-5301] unused parameter 'print': /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:792:16
INFO: [HLS 200-10] Analyzing design file 'utils.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'print': /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 39.17 seconds. CPU system time: 4.89 seconds. Elapsed time: 44.29 seconds; current allocated memory: 319.474 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-178] Inlining function 'Load_Bias_from_DRAM(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [16][64][64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [16][64][64])' into 'FlatDataflow(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64][16][64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64][16][64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64][16][64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [16][64][64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64][16][64])' (flat.cpp:14:0)
INFO: [HLS 214-178] Inlining function 'Load_Query_from_DRAM(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64][16][64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64][16][64], int)' into 'FlatDataflow(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64][16][64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64][16][64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64][16][64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [16][64][64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64][16][64])' (flat.cpp:14:0)
INFO: [HLS 214-178] Inlining function 'Load_Key_from_DRAM(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64][16][64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64][16][64], int)' into 'FlatDataflow(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64][16][64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64][16][64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64][16][64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [16][64][64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64][16][64])' (flat.cpp:14:0)
INFO: [HLS 214-178] Inlining function 'Load_Value_from_DRAM(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64][16][64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64][16][64], int)' into 'FlatDataflow(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64][16][64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64][16][64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64][16][64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [16][64][64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64][16][64])' (flat.cpp:14:0)
INFO: [HLS 214-178] Inlining function 'Fused_Logit_Operator(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64][16][64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64][16][64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [16][64][64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [16][64][64])' into 'FlatDataflow(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64][16][64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64][16][64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64][16][64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [16][64][64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64][16][64])' (flat.cpp:14:0)
INFO: [HLS 214-178] Inlining function 'Fused_Attention_Operator(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [16][64][64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64][16][64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64][16][64])' into 'FlatDataflow(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64][16][64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64][16][64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64][16][64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [16][64][64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64][16][64])' (flat.cpp:14:0)
INFO: [HLS 214-178] Inlining function 'Store_Output_to_DRAM(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64][16][64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64][16][64], int)' into 'FlatDataflow(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64][16][64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64][16][64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64][16][64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [16][64][64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64][16][64])' (flat.cpp:14:0)
INFO: [HLS 214-241] Aggregating maxi variable 'attention_out' with non-compact mode in 16-bits
INFO: [HLS 214-241] Aggregating maxi variable 'bias' with non-compact mode in 16-bits
INFO: [HLS 214-241] Aggregating maxi variable 'value' with non-compact mode in 16-bits
INFO: [HLS 214-241] Aggregating maxi variable 'key' with non-compact mode in 16-bits
INFO: [HLS 214-241] Aggregating maxi variable 'query' with non-compact mode in 16-bits
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 4194304 and bit width 16 in loop 'VITIS_LOOP_57_1'(utils.cpp:57:22) has been inferred on port 'Value_Bias'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (utils.cpp:57:22)
INFO: [HLS 214-115] Multiple burst reads of length 4194304 and bit width 16 in loop 'VITIS_LOOP_5_1'(utils.cpp:5:21) has been inferred on port 'Query'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (utils.cpp:5:21)
INFO: [HLS 214-115] Multiple burst reads of length 4194304 and bit width 16 in loop 'VITIS_LOOP_23_1'(utils.cpp:23:22) has been inferred on port 'Key'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (utils.cpp:23:22)
INFO: [HLS 214-115] Multiple burst reads of length 4194304 and bit width 16 in loop 'VITIS_LOOP_40_1'(utils.cpp:40:22) has been inferred on port 'Value_Bias'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (utils.cpp:40:22)
INFO: [HLS 214-115] Multiple burst writes of length 4194304 and bit width 16 in loop 'VITIS_LOOP_75_1'(utils.cpp:75:22) has been inferred on port 'Attentin_out'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (utils.cpp:75:22)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_fixeds' into 'FlatDataflow(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64][16][64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64][16][64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64][16][64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [16][64][64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64][16][64])' (utils.cpp:83:56)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.48 seconds. CPU system time: 0.73 seconds. Elapsed time: 6.23 seconds; current allocated memory: 321.228 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 321.229 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 332.685 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:950: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.22 seconds; current allocated memory: 348.505 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_96_3' (flat.cpp:96) in function 'Softmax' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_63_4' (utils.cpp:63) in function 'FlatDataflow' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_11_4' (utils.cpp:11) in function 'FlatDataflow' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_29_4' (utils.cpp:29) in function 'FlatDataflow' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_46_4' (utils.cpp:46) in function 'FlatDataflow' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_75_4' (flat.cpp:75) in function 'FlatDataflow' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_138_4' (flat.cpp:138) in function 'FlatDataflow' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_81_4' (utils.cpp:81) in function 'FlatDataflow' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_75_4' (flat.cpp:75) in function 'FlatDataflow' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_138_4' (flat.cpp:138) in function 'FlatDataflow' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_96_3' (flat.cpp:96) in function 'Softmax' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_77_5' (flat.cpp:77) in function 'FlatDataflow' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_140_5' (flat.cpp:140) in function 'FlatDataflow' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_100_4' (flat.cpp:99) in function 'Softmax' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_111_5' (flat.cpp:110) in function 'Softmax' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_119_6' (flat.cpp:119) in function 'Softmax' completely with a factor of 64.
INFO: [XFORM 203-102] Partitioning array 'buffer.V' (flat.cpp:109) automatically.
INFO: [XFORM 203-102] Partitioning array 'Softmax_out_buffer.V' (flat.cpp:31) in dimension 4 automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (flat.cpp:96:39) in function 'Softmax'... converting 961 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'Softmax' (flat.cpp:92:54)...63 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 4.24 seconds. CPU system time: 0.09 seconds. Elapsed time: 4.34 seconds; current allocated memory: 395.330 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_94_2' (flat.cpp:94:35) in function 'Softmax'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_92_1' (flat.cpp:92:31) in function 'Softmax'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_61_3' (utils.cpp:61:39) in function 'FlatDataflow'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_59_2' (utils.cpp:59:35) in function 'FlatDataflow'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_57_1' (utils.cpp:57:31) in function 'FlatDataflow'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_9_3' (utils.cpp:9:38) in function 'FlatDataflow'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_7_2' (utils.cpp:7:34) in function 'FlatDataflow'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_5_1' (utils.cpp:5:30) in function 'FlatDataflow'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_27_3' (utils.cpp:27:39) in function 'FlatDataflow'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_25_2' (utils.cpp:25:35) in function 'FlatDataflow'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_23_1' (utils.cpp:23:31) in function 'FlatDataflow'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_44_3' (utils.cpp:44:39) in function 'FlatDataflow'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_42_2' (utils.cpp:42:35) in function 'FlatDataflow'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_40_1' (utils.cpp:40:31) in function 'FlatDataflow'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_73_3' (flat.cpp:73:39) in function 'FlatDataflow'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_71_2' (flat.cpp:71:35) in function 'FlatDataflow'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_69_1' (flat.cpp:69:31) in function 'FlatDataflow'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_136_3' (flat.cpp:136:40) in function 'FlatDataflow'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_134_2' (flat.cpp:134:36) in function 'FlatDataflow'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_132_1' (flat.cpp:132:32) in function 'FlatDataflow'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_79_3' (utils.cpp:79:39) in function 'FlatDataflow'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_77_2' (utils.cpp:77:35) in function 'FlatDataflow'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_75_1' (utils.cpp:75:31) in function 'FlatDataflow'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_35_1' (flat.cpp:35:31) in function 'FlatDataflow' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-960.html
INFO: [HLS 200-472] Inferring partial write operation for 'softmanx_out.0' (flat.cpp:121:46)
INFO: [HLS 200-472] Inferring partial write operation for 'Logit_out_buffer.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'attention_out_buffer.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'query_buffer.V' (utils.cpp:13:46)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_buffer.V' (utils.cpp:65:45)
INFO: [HLS 200-472] Inferring partial write operation for 'value_buffer.V' (utils.cpp:48:46)
INFO: [HLS 200-472] Inferring partial write operation for 'key_buffer.V' (utils.cpp:31:44)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 5.87 seconds. CPU system time: 0.09 seconds. Elapsed time: 5.98 seconds; current allocated memory: 512.307 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FlatDataflow' ...
WARNING: [SYN 201-107] Renaming port name 'FlatDataflow/query' to 'FlatDataflow/query_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'FlatDataflow/key' to 'FlatDataflow/key_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'FlatDataflow/value' to 'FlatDataflow/value_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FlatDataflow_Pipeline_VITIS_LOOP_57_1_VITIS_LOOP_61_3_VITIS_LOOP_63_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_57_1_VITIS_LOOP_61_3_VITIS_LOOP_63_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_57_1_VITIS_LOOP_61_3_VITIS_LOOP_63_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.27 seconds; current allocated memory: 515.604 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 515.968 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FlatDataflow_Pipeline_VITIS_LOOP_5_1_VITIS_LOOP_9_3_VITIS_LOOP_11_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'query_buffer_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_5_1_VITIS_LOOP_9_3_VITIS_LOOP_11_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_5_1_VITIS_LOOP_9_3_VITIS_LOOP_11_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 516.240 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 516.596 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FlatDataflow_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_27_3_VITIS_LOOP_29_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'key_buffer_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_23_1_VITIS_LOOP_27_3_VITIS_LOOP_29_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_23_1_VITIS_LOOP_27_3_VITIS_LOOP_29_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 516.867 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 517.224 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FlatDataflow_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_44_3_VITIS_LOOP_46_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'value_buffer_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1_VITIS_LOOP_44_3_VITIS_LOOP_46_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_40_1_VITIS_LOOP_44_3_VITIS_LOOP_46_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 517.495 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 517.881 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FlatDataflow_Pipeline_VITIS_LOOP_69_1_VITIS_LOOP_73_3_VITIS_LOOP_75_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1245_63) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1245_62) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1245_61) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1245_60) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1245_59) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1245_58) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1245_57) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1245_56) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1245_55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1245_54) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1245_53) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1245_52) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1245_51) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1245_50) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1245_49) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1245_48) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1245_47) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1245_46) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1245_45) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1245_44) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1245_43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1245_42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1245_41) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1245_40) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1245_39) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1245_38) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1245_37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1245_36) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1245_35) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1245_34) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1245_33) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1245_32) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1245_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1245_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1245_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1245_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1245_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1245_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1245_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1245_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1245_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1245_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1245_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1245_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1245_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1245_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1245_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1245_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1245_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1245_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1245_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1245_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1245_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1245_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1245_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1245_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1245_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1245_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1245_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1245_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1245_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1245_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1245_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1245) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'Logit_out_buffer_V'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'key_buffer_V'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'query_buffer_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_69_1_VITIS_LOOP_73_3_VITIS_LOOP_75_4'.
WARNING: [HLS 200-885] The II Violation in module 'FlatDataflow_Pipeline_VITIS_LOOP_69_1_VITIS_LOOP_73_3_VITIS_LOOP_75_4' (loop 'VITIS_LOOP_69_1_VITIS_LOOP_73_3_VITIS_LOOP_75_4'): Unable to schedule 'load' operation ('query_buffer_V_load_16') on array 'query_buffer_V' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'query_buffer_V'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'FlatDataflow_Pipeline_VITIS_LOOP_69_1_VITIS_LOOP_73_3_VITIS_LOOP_75_4' (loop 'VITIS_LOOP_69_1_VITIS_LOOP_73_3_VITIS_LOOP_75_4'): Unable to schedule 'load' operation ('key_buffer_V_load_33') on array 'key_buffer_V' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'key_buffer_V'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'FlatDataflow_Pipeline_VITIS_LOOP_69_1_VITIS_LOOP_73_3_VITIS_LOOP_75_4' (loop 'VITIS_LOOP_69_1_VITIS_LOOP_73_3_VITIS_LOOP_75_4'): Unable to schedule 'load' operation ('key_buffer_V_load_50') on array 'key_buffer_V' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'key_buffer_V'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 73, loop 'VITIS_LOOP_69_1_VITIS_LOOP_73_3_VITIS_LOOP_75_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.67 seconds. CPU system time: 0.22 seconds. Elapsed time: 1.89 seconds; current allocated memory: 521.178 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.88 seconds. CPU system time: 0.25 seconds. Elapsed time: 1.13 seconds; current allocated memory: 525.338 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Softmax' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'logit_out'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_1_VITIS_LOOP_94_2_VITIS_LOOP_96_3'.
WARNING: [HLS 200-885] The II Violation in module 'Softmax' (loop 'VITIS_LOOP_92_1_VITIS_LOOP_94_2_VITIS_LOOP_96_3'): Unable to schedule 'load' operation ('logit_out_load_16') on array 'logit_out' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'logit_out'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'Softmax' (loop 'VITIS_LOOP_92_1_VITIS_LOOP_94_2_VITIS_LOOP_96_3'): Unable to schedule 'load' operation ('logit_out_load_33') on array 'logit_out' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'logit_out'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'Softmax' (loop 'VITIS_LOOP_92_1_VITIS_LOOP_94_2_VITIS_LOOP_96_3'): Unable to schedule 'load' operation ('logit_out_load_50') on array 'logit_out' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'logit_out'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 106, loop 'VITIS_LOOP_92_1_VITIS_LOOP_94_2_VITIS_LOOP_96_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 16.73 seconds. CPU system time: 0.48 seconds. Elapsed time: 17.25 seconds; current allocated memory: 549.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 13.18 seconds. CPU system time: 0.07 seconds. Elapsed time: 13.28 seconds; current allocated memory: 590.366 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FlatDataflow_Pipeline_VITIS_LOOP_132_1_VITIS_LOOP_136_3_VITIS_LOOP_138_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1245_126) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1245_125) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1245_124) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1245_123) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1245_122) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1245_121) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1245_120) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1245_119) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1245_118) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1245_117) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1245_116) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1245_115) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1245_114) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1245_113) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1245_112) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1245_111) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1245_110) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1245_109) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1245_108) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1245_107) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1245_106) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1245_105) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1245_104) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1245_103) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1245_102) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1245_101) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1245_100) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1245_99) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1245_98) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1245_97) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1245_96) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1245_95) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1245_94) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1245_93) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1245_92) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1245_91) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1245_90) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1245_89) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1245_88) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1245_87) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1245_86) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1245_85) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1245_84) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1245_83) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1245_82) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1245_81) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1245_80) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1245_79) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1245_78) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1245_77) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1245_76) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1245_75) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1245_74) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1245_73) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1245_72) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1245_71) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1245_70) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1245_69) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1245_68) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1245_67) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1245_66) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1245_65) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1245_64) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1245) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'value_buffer_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_132_1_VITIS_LOOP_136_3_VITIS_LOOP_138_4'.
WARNING: [HLS 200-885] The II Violation in module 'FlatDataflow_Pipeline_VITIS_LOOP_132_1_VITIS_LOOP_136_3_VITIS_LOOP_138_4' (loop 'VITIS_LOOP_132_1_VITIS_LOOP_136_3_VITIS_LOOP_138_4'): Unable to schedule 'load' operation ('value_buffer_V_load_16') on array 'value_buffer_V' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'value_buffer_V'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'FlatDataflow_Pipeline_VITIS_LOOP_132_1_VITIS_LOOP_136_3_VITIS_LOOP_138_4' (loop 'VITIS_LOOP_132_1_VITIS_LOOP_136_3_VITIS_LOOP_138_4'): Unable to schedule 'load' operation ('value_buffer_V_load_33') on array 'value_buffer_V' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'value_buffer_V'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'FlatDataflow_Pipeline_VITIS_LOOP_132_1_VITIS_LOOP_136_3_VITIS_LOOP_138_4' (loop 'VITIS_LOOP_132_1_VITIS_LOOP_136_3_VITIS_LOOP_138_4'): Unable to schedule 'load' operation ('value_buffer_V_load_50') on array 'value_buffer_V' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'value_buffer_V'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 71, loop 'VITIS_LOOP_132_1_VITIS_LOOP_136_3_VITIS_LOOP_138_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 18.45 seconds. CPU system time: 0.4 seconds. Elapsed time: 18.9 seconds; current allocated memory: 594.368 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.01 seconds. CPU system time: 0.25 seconds. Elapsed time: 1.26 seconds; current allocated memory: 599.086 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FlatDataflow_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_79_3_VITIS_LOOP_81_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_75_1_VITIS_LOOP_79_3_VITIS_LOOP_81_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_75_1_VITIS_LOOP_79_3_VITIS_LOOP_81_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.06 seconds. CPU system time: 0.27 seconds. Elapsed time: 1.33 seconds; current allocated memory: 599.366 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 599.731 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FlatDataflow' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 600.141 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.85 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.88 seconds; current allocated memory: 600.834 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FlatDataflow_Pipeline_VITIS_LOOP_57_1_VITIS_LOOP_61_3_VITIS_LOOP_63_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'FlatDataflow_Pipeline_VITIS_LOOP_57_1_VITIS_LOOP_61_3_VITIS_LOOP_63_4' pipeline 'VITIS_LOOP_57_1_VITIS_LOOP_61_3_VITIS_LOOP_63_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'FlatDataflow_Pipeline_VITIS_LOOP_57_1_VITIS_LOOP_61_3_VITIS_LOOP_63_4/m_axi_Value_Bias_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FlatDataflow_Pipeline_VITIS_LOOP_57_1_VITIS_LOOP_61_3_VITIS_LOOP_63_4/m_axi_Value_Bias_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FlatDataflow_Pipeline_VITIS_LOOP_57_1_VITIS_LOOP_61_3_VITIS_LOOP_63_4/m_axi_Value_Bias_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FlatDataflow_Pipeline_VITIS_LOOP_57_1_VITIS_LOOP_61_3_VITIS_LOOP_63_4/m_axi_Value_Bias_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FlatDataflow_Pipeline_VITIS_LOOP_57_1_VITIS_LOOP_61_3_VITIS_LOOP_63_4/m_axi_Value_Bias_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FlatDataflow_Pipeline_VITIS_LOOP_57_1_VITIS_LOOP_61_3_VITIS_LOOP_63_4/m_axi_Value_Bias_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FlatDataflow_Pipeline_VITIS_LOOP_57_1_VITIS_LOOP_61_3_VITIS_LOOP_63_4/m_axi_Value_Bias_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FlatDataflow_Pipeline_VITIS_LOOP_57_1_VITIS_LOOP_61_3_VITIS_LOOP_63_4/m_axi_Value_Bias_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FlatDataflow_Pipeline_VITIS_LOOP_57_1_VITIS_LOOP_61_3_VITIS_LOOP_63_4/m_axi_Value_Bias_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FlatDataflow_Pipeline_VITIS_LOOP_57_1_VITIS_LOOP_61_3_VITIS_LOOP_63_4/m_axi_Value_Bias_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FlatDataflow_Pipeline_VITIS_LOOP_57_1_VITIS_LOOP_61_3_VITIS_LOOP_63_4/m_axi_Value_Bias_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FlatDataflow_Pipeline_VITIS_LOOP_57_1_VITIS_LOOP_61_3_VITIS_LOOP_63_4/m_axi_Value_Bias_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'FlatDataflow_Pipeline_VITIS_LOOP_57_1_VITIS_LOOP_61_3_VITIS_LOOP_63_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 11.13 seconds. CPU system time: 0.05 seconds. Elapsed time: 11.2 seconds; current allocated memory: 601.585 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FlatDataflow_Pipeline_VITIS_LOOP_5_1_VITIS_LOOP_9_3_VITIS_LOOP_11_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'FlatDataflow_Pipeline_VITIS_LOOP_5_1_VITIS_LOOP_9_3_VITIS_LOOP_11_4' pipeline 'VITIS_LOOP_5_1_VITIS_LOOP_9_3_VITIS_LOOP_11_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'FlatDataflow_Pipeline_VITIS_LOOP_5_1_VITIS_LOOP_9_3_VITIS_LOOP_11_4/m_axi_Query_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FlatDataflow_Pipeline_VITIS_LOOP_5_1_VITIS_LOOP_9_3_VITIS_LOOP_11_4/m_axi_Query_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FlatDataflow_Pipeline_VITIS_LOOP_5_1_VITIS_LOOP_9_3_VITIS_LOOP_11_4/m_axi_Query_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FlatDataflow_Pipeline_VITIS_LOOP_5_1_VITIS_LOOP_9_3_VITIS_LOOP_11_4/m_axi_Query_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FlatDataflow_Pipeline_VITIS_LOOP_5_1_VITIS_LOOP_9_3_VITIS_LOOP_11_4/m_axi_Query_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FlatDataflow_Pipeline_VITIS_LOOP_5_1_VITIS_LOOP_9_3_VITIS_LOOP_11_4/m_axi_Query_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FlatDataflow_Pipeline_VITIS_LOOP_5_1_VITIS_LOOP_9_3_VITIS_LOOP_11_4/m_axi_Query_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FlatDataflow_Pipeline_VITIS_LOOP_5_1_VITIS_LOOP_9_3_VITIS_LOOP_11_4/m_axi_Query_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FlatDataflow_Pipeline_VITIS_LOOP_5_1_VITIS_LOOP_9_3_VITIS_LOOP_11_4/m_axi_Query_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FlatDataflow_Pipeline_VITIS_LOOP_5_1_VITIS_LOOP_9_3_VITIS_LOOP_11_4/m_axi_Query_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FlatDataflow_Pipeline_VITIS_LOOP_5_1_VITIS_LOOP_9_3_VITIS_LOOP_11_4/m_axi_Query_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FlatDataflow_Pipeline_VITIS_LOOP_5_1_VITIS_LOOP_9_3_VITIS_LOOP_11_4/m_axi_Query_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'FlatDataflow_Pipeline_VITIS_LOOP_5_1_VITIS_LOOP_9_3_VITIS_LOOP_11_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 603.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FlatDataflow_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_27_3_VITIS_LOOP_29_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'FlatDataflow_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_27_3_VITIS_LOOP_29_4' pipeline 'VITIS_LOOP_23_1_VITIS_LOOP_27_3_VITIS_LOOP_29_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'FlatDataflow_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_27_3_VITIS_LOOP_29_4/m_axi_Key_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FlatDataflow_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_27_3_VITIS_LOOP_29_4/m_axi_Key_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FlatDataflow_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_27_3_VITIS_LOOP_29_4/m_axi_Key_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FlatDataflow_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_27_3_VITIS_LOOP_29_4/m_axi_Key_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FlatDataflow_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_27_3_VITIS_LOOP_29_4/m_axi_Key_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FlatDataflow_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_27_3_VITIS_LOOP_29_4/m_axi_Key_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FlatDataflow_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_27_3_VITIS_LOOP_29_4/m_axi_Key_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FlatDataflow_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_27_3_VITIS_LOOP_29_4/m_axi_Key_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FlatDataflow_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_27_3_VITIS_LOOP_29_4/m_axi_Key_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FlatDataflow_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_27_3_VITIS_LOOP_29_4/m_axi_Key_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FlatDataflow_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_27_3_VITIS_LOOP_29_4/m_axi_Key_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FlatDataflow_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_27_3_VITIS_LOOP_29_4/m_axi_Key_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'FlatDataflow_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_27_3_VITIS_LOOP_29_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 605.880 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FlatDataflow_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_44_3_VITIS_LOOP_46_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'FlatDataflow_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_44_3_VITIS_LOOP_46_4' pipeline 'VITIS_LOOP_40_1_VITIS_LOOP_44_3_VITIS_LOOP_46_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'FlatDataflow_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_44_3_VITIS_LOOP_46_4/m_axi_Value_Bias_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FlatDataflow_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_44_3_VITIS_LOOP_46_4/m_axi_Value_Bias_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FlatDataflow_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_44_3_VITIS_LOOP_46_4/m_axi_Value_Bias_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FlatDataflow_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_44_3_VITIS_LOOP_46_4/m_axi_Value_Bias_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FlatDataflow_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_44_3_VITIS_LOOP_46_4/m_axi_Value_Bias_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FlatDataflow_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_44_3_VITIS_LOOP_46_4/m_axi_Value_Bias_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FlatDataflow_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_44_3_VITIS_LOOP_46_4/m_axi_Value_Bias_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FlatDataflow_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_44_3_VITIS_LOOP_46_4/m_axi_Value_Bias_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FlatDataflow_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_44_3_VITIS_LOOP_46_4/m_axi_Value_Bias_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FlatDataflow_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_44_3_VITIS_LOOP_46_4/m_axi_Value_Bias_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FlatDataflow_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_44_3_VITIS_LOOP_46_4/m_axi_Value_Bias_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FlatDataflow_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_44_3_VITIS_LOOP_46_4/m_axi_Value_Bias_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'FlatDataflow_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_44_3_VITIS_LOOP_46_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 608.045 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FlatDataflow_Pipeline_VITIS_LOOP_69_1_VITIS_LOOP_73_3_VITIS_LOOP_75_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'FlatDataflow_Pipeline_VITIS_LOOP_69_1_VITIS_LOOP_73_3_VITIS_LOOP_75_4' pipeline 'VITIS_LOOP_69_1_VITIS_LOOP_73_3_VITIS_LOOP_75_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'FlatDataflow_Pipeline_VITIS_LOOP_69_1_VITIS_LOOP_73_3_VITIS_LOOP_75_4' is 5520 from HDL expression: ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_26ns_26_4_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FlatDataflow_Pipeline_VITIS_LOOP_69_1_VITIS_LOOP_73_3_VITIS_LOOP_75_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.67 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.7 seconds; current allocated memory: 618.278 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Softmax' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Softmax' pipeline 'VITIS_LOOP_92_1_VITIS_LOOP_94_2_VITIS_LOOP_96_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'Softmax' is 9881 from HDL expression: ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001))
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_21_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sdiv_26ns_16s_16_30_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Softmax'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.94 seconds. CPU system time: 0.39 seconds. Elapsed time: 5.39 seconds; current allocated memory: 681.164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FlatDataflow_Pipeline_VITIS_LOOP_132_1_VITIS_LOOP_136_3_VITIS_LOOP_138_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'FlatDataflow_Pipeline_VITIS_LOOP_132_1_VITIS_LOOP_136_3_VITIS_LOOP_138_4' pipeline 'VITIS_LOOP_132_1_VITIS_LOOP_136_3_VITIS_LOOP_138_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_26ns_26_4_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FlatDataflow_Pipeline_VITIS_LOOP_132_1_VITIS_LOOP_136_3_VITIS_LOOP_138_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 37.78 seconds. CPU system time: 0.36 seconds. Elapsed time: 38.24 seconds; current allocated memory: 803.926 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FlatDataflow_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_79_3_VITIS_LOOP_81_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'FlatDataflow_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_79_3_VITIS_LOOP_81_4' pipeline 'VITIS_LOOP_75_1_VITIS_LOOP_79_3_VITIS_LOOP_81_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'FlatDataflow_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_79_3_VITIS_LOOP_81_4/m_axi_Attentin_out_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FlatDataflow_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_79_3_VITIS_LOOP_81_4/m_axi_Attentin_out_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FlatDataflow_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_79_3_VITIS_LOOP_81_4/m_axi_Attentin_out_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FlatDataflow_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_79_3_VITIS_LOOP_81_4/m_axi_Attentin_out_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FlatDataflow_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_79_3_VITIS_LOOP_81_4/m_axi_Attentin_out_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FlatDataflow_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_79_3_VITIS_LOOP_81_4/m_axi_Attentin_out_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FlatDataflow_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_79_3_VITIS_LOOP_81_4/m_axi_Attentin_out_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FlatDataflow_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_79_3_VITIS_LOOP_81_4/m_axi_Attentin_out_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FlatDataflow_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_79_3_VITIS_LOOP_81_4/m_axi_Attentin_out_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FlatDataflow_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_79_3_VITIS_LOOP_81_4/m_axi_Attentin_out_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FlatDataflow_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_79_3_VITIS_LOOP_81_4/m_axi_Attentin_out_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FlatDataflow_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_79_3_VITIS_LOOP_81_4/m_axi_Attentin_out_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FlatDataflow_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_79_3_VITIS_LOOP_81_4/m_axi_Attentin_out_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'FlatDataflow_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_79_3_VITIS_LOOP_81_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0.35 seconds. Elapsed time: 3.37 seconds; current allocated memory: 822.233 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FlatDataflow' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'FlatDataflow/Query' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FlatDataflow/Key' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FlatDataflow/Value_Bias' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FlatDataflow/Attentin_out' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FlatDataflow/query_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FlatDataflow/key_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FlatDataflow/value_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FlatDataflow/bias' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FlatDataflow/attention_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'FlatDataflow' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'query_r', 'key_r', 'value_r', 'bias', 'attention_out' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'FlatDataflow'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.65 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.69 seconds; current allocated memory: 831.541 MB.
INFO: [RTMG 210-278] Implementing memory 'FlatDataflow_query_buffer_V_ram (RAM_1WnR)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'FlatDataflow_bias_buffer_V_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'FlatDataflow_Softmax_out_buffer_V_0_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 21.26 seconds. CPU system time: 0.12 seconds. Elapsed time: 21.44 seconds; current allocated memory: 838.499 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 4.54 seconds. CPU system time: 0.05 seconds. Elapsed time: 4.61 seconds; current allocated memory: 869.641 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for FlatDataflow.
INFO: [VLOG 209-307] Generating Verilog RTL for FlatDataflow.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 199 seconds. CPU system time: 9.3 seconds. Elapsed time: 209 seconds; current allocated memory: 869.628 MB.
INFO: [HLS 200-112] Total CPU user time: 203.77 seconds. Total CPU system time: 10.87 seconds. Total elapsed time: 213.44 seconds; peak allocated memory: 869.641 MB.
INFO: [Common 17-206] Exiting vitis_hls at Tue Apr 19 00:02:46 2022...
