{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 24 03:11:41 2018 " "Info: Processing started: Wed Oct 24 03:11:41 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off tdm -c tdm --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off tdm -c tdm --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "latch4:inst12\|lpm_latch:four_bit_latch\|latches\[3\] " "Warning: Node \"latch4:inst12\|lpm_latch:four_bit_latch\|latches\[3\]\" is a latch" {  } { { "LPM_LATCH.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/LPM_LATCH.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "latch4:inst12\|lpm_latch:four_bit_latch\|latches\[2\] " "Warning: Node \"latch4:inst12\|lpm_latch:four_bit_latch\|latches\[2\]\" is a latch" {  } { { "LPM_LATCH.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/LPM_LATCH.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "latch4:inst12\|lpm_latch:four_bit_latch\|latches\[1\] " "Warning: Node \"latch4:inst12\|lpm_latch:four_bit_latch\|latches\[1\]\" is a latch" {  } { { "LPM_LATCH.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/LPM_LATCH.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "latch4:inst12\|lpm_latch:four_bit_latch\|latches\[0\] " "Warning: Node \"latch4:inst12\|lpm_latch:four_bit_latch\|latches\[0\]\" is a latch" {  } { { "LPM_LATCH.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/LPM_LATCH.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "latch4:inst13\|lpm_latch:four_bit_latch\|latches\[3\] " "Warning: Node \"latch4:inst13\|lpm_latch:four_bit_latch\|latches\[3\]\" is a latch" {  } { { "LPM_LATCH.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/LPM_LATCH.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "latch4:inst13\|lpm_latch:four_bit_latch\|latches\[2\] " "Warning: Node \"latch4:inst13\|lpm_latch:four_bit_latch\|latches\[2\]\" is a latch" {  } { { "LPM_LATCH.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/LPM_LATCH.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "latch4:inst13\|lpm_latch:four_bit_latch\|latches\[1\] " "Warning: Node \"latch4:inst13\|lpm_latch:four_bit_latch\|latches\[1\]\" is a latch" {  } { { "LPM_LATCH.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/LPM_LATCH.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "latch4:inst13\|lpm_latch:four_bit_latch\|latches\[0\] " "Warning: Node \"latch4:inst13\|lpm_latch:four_bit_latch\|latches\[0\]\" is a latch" {  } { { "LPM_LATCH.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/LPM_LATCH.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "latch4:inst14\|lpm_latch:four_bit_latch\|latches\[3\] " "Warning: Node \"latch4:inst14\|lpm_latch:four_bit_latch\|latches\[3\]\" is a latch" {  } { { "LPM_LATCH.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/LPM_LATCH.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "latch4:inst14\|lpm_latch:four_bit_latch\|latches\[2\] " "Warning: Node \"latch4:inst14\|lpm_latch:four_bit_latch\|latches\[2\]\" is a latch" {  } { { "LPM_LATCH.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/LPM_LATCH.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "latch4:inst14\|lpm_latch:four_bit_latch\|latches\[1\] " "Warning: Node \"latch4:inst14\|lpm_latch:four_bit_latch\|latches\[1\]\" is a latch" {  } { { "LPM_LATCH.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/LPM_LATCH.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "latch4:inst14\|lpm_latch:four_bit_latch\|latches\[0\] " "Warning: Node \"latch4:inst14\|lpm_latch:four_bit_latch\|latches\[0\]\" is a latch" {  } { { "LPM_LATCH.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/LPM_LATCH.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "latch4:inst15\|lpm_latch:four_bit_latch\|latches\[3\] " "Warning: Node \"latch4:inst15\|lpm_latch:four_bit_latch\|latches\[3\]\" is a latch" {  } { { "LPM_LATCH.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/LPM_LATCH.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "latch4:inst15\|lpm_latch:four_bit_latch\|latches\[2\] " "Warning: Node \"latch4:inst15\|lpm_latch:four_bit_latch\|latches\[2\]\" is a latch" {  } { { "LPM_LATCH.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/LPM_LATCH.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "latch4:inst15\|lpm_latch:four_bit_latch\|latches\[1\] " "Warning: Node \"latch4:inst15\|lpm_latch:four_bit_latch\|latches\[1\]\" is a latch" {  } { { "LPM_LATCH.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/LPM_LATCH.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "latch4:inst15\|lpm_latch:four_bit_latch\|latches\[0\] " "Warning: Node \"latch4:inst15\|lpm_latch:four_bit_latch\|latches\[0\]\" is a latch" {  } { { "LPM_LATCH.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/LPM_LATCH.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "tdm.bdf" "" { Schematic "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/tdm.bdf" { { 152 200 368 168 "clock" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "6 " "Warning: Found 6 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "decode4c:inst11\|x2~3 " "Info: Detected gated clock \"decode4c:inst11\|x2~3\" as buffer" {  } { { "decode4c.vhd" "" { Text "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/decode4c.vhd" 14 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "decode4c:inst11\|x2~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decode4c:inst11\|x2~2 " "Info: Detected gated clock \"decode4c:inst11\|x2~2\" as buffer" {  } { { "decode4c.vhd" "" { Text "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/decode4c.vhd" 14 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "decode4c:inst11\|x2~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decode4c:inst11\|x2~1 " "Info: Detected gated clock \"decode4c:inst11\|x2~1\" as buffer" {  } { { "decode4c.vhd" "" { Text "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/decode4c.vhd" 14 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "decode4c:inst11\|x2~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decode4c:inst11\|x0 " "Info: Detected gated clock \"decode4c:inst11\|x0\" as buffer" {  } { { "decode4c.vhd" "" { Text "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/decode4c.vhd" 14 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "decode4c:inst11\|x0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "count4:inst3\|lpm_counter:clock_divider\|cntr_k9i:auto_generated\|safe_q\[3\] " "Info: Detected ripple clock \"count4:inst3\|lpm_counter:clock_divider\|cntr_k9i:auto_generated\|safe_q\[3\]\" as buffer" {  } { { "db/cntr_k9i.tdf" "" { Text "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/db/cntr_k9i.tdf" 62 8 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "count4:inst3\|lpm_counter:clock_divider\|cntr_k9i:auto_generated\|safe_q\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "count4:inst3\|lpm_counter:clock_divider\|cntr_k9i:auto_generated\|safe_q\[2\] " "Info: Detected ripple clock \"count4:inst3\|lpm_counter:clock_divider\|cntr_k9i:auto_generated\|safe_q\[2\]\" as buffer" {  } { { "db/cntr_k9i.tdf" "" { Text "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/db/cntr_k9i.tdf" 62 8 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "count4:inst3\|lpm_counter:clock_divider\|cntr_k9i:auto_generated\|safe_q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register count4:inst3\|lpm_counter:clock_divider\|cntr_k9i:auto_generated\|safe_q\[2\] register shift4r:inst8\|lpm_shiftreg:four_bit_shift\|dffs\[3\] 303.4 MHz 3.296 ns Internal " "Info: Clock \"clock\" has Internal fmax of 303.4 MHz between source register \"count4:inst3\|lpm_counter:clock_divider\|cntr_k9i:auto_generated\|safe_q\[2\]\" and destination register \"shift4r:inst8\|lpm_shiftreg:four_bit_shift\|dffs\[3\]\" (period= 3.296 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.094 ns + Longest register register " "Info: + Longest register to register delay is 2.094 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns count4:inst3\|lpm_counter:clock_divider\|cntr_k9i:auto_generated\|safe_q\[2\] 1 REG LCFF_X29_Y35_N11 21 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y35_N11; Fanout = 21; REG Node = 'count4:inst3\|lpm_counter:clock_divider\|cntr_k9i:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { count4:inst3|lpm_counter:clock_divider|cntr_k9i:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_k9i.tdf" "" { Text "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/db/cntr_k9i.tdf" 62 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.562 ns) + CELL(0.438 ns) 1.000 ns mux_4ch:inst1\|Mux0~0 2 COMB LCCOMB_X30_Y35_N2 1 " "Info: 2: + IC(0.562 ns) + CELL(0.438 ns) = 1.000 ns; Loc. = LCCOMB_X30_Y35_N2; Fanout = 1; COMB Node = 'mux_4ch:inst1\|Mux0~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { count4:inst3|lpm_counter:clock_divider|cntr_k9i:auto_generated|safe_q[2] mux_4ch:inst1|Mux0~0 } "NODE_NAME" } } { "mux_4ch.vhd" "" { Text "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/mux_4ch.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.150 ns) 1.398 ns mux_4ch:inst1\|Mux0~1 3 COMB LCCOMB_X30_Y35_N14 5 " "Info: 3: + IC(0.248 ns) + CELL(0.150 ns) = 1.398 ns; Loc. = LCCOMB_X30_Y35_N14; Fanout = 5; COMB Node = 'mux_4ch:inst1\|Mux0~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.398 ns" { mux_4ch:inst1|Mux0~0 mux_4ch:inst1|Mux0~1 } "NODE_NAME" } } { "mux_4ch.vhd" "" { Text "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/mux_4ch.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.463 ns) + CELL(0.149 ns) 2.010 ns shift4r:inst8\|lpm_shiftreg:four_bit_shift\|dffs\[3\]~feeder 4 COMB LCCOMB_X31_Y35_N0 1 " "Info: 4: + IC(0.463 ns) + CELL(0.149 ns) = 2.010 ns; Loc. = LCCOMB_X31_Y35_N0; Fanout = 1; COMB Node = 'shift4r:inst8\|lpm_shiftreg:four_bit_shift\|dffs\[3\]~feeder'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.612 ns" { mux_4ch:inst1|Mux0~1 shift4r:inst8|lpm_shiftreg:four_bit_shift|dffs[3]~feeder } "NODE_NAME" } } { "LPM_SHIFTREG.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.094 ns shift4r:inst8\|lpm_shiftreg:four_bit_shift\|dffs\[3\] 5 REG LCFF_X31_Y35_N1 2 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 2.094 ns; Loc. = LCFF_X31_Y35_N1; Fanout = 2; REG Node = 'shift4r:inst8\|lpm_shiftreg:four_bit_shift\|dffs\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { shift4r:inst8|lpm_shiftreg:four_bit_shift|dffs[3]~feeder shift4r:inst8|lpm_shiftreg:four_bit_shift|dffs[3] } "NODE_NAME" } } { "LPM_SHIFTREG.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.821 ns ( 39.21 % ) " "Info: Total cell delay = 0.821 ns ( 39.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.273 ns ( 60.79 % ) " "Info: Total interconnect delay = 1.273 ns ( 60.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.094 ns" { count4:inst3|lpm_counter:clock_divider|cntr_k9i:auto_generated|safe_q[2] mux_4ch:inst1|Mux0~0 mux_4ch:inst1|Mux0~1 shift4r:inst8|lpm_shiftreg:four_bit_shift|dffs[3]~feeder shift4r:inst8|lpm_shiftreg:four_bit_shift|dffs[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.094 ns" { count4:inst3|lpm_counter:clock_divider|cntr_k9i:auto_generated|safe_q[2] {} mux_4ch:inst1|Mux0~0 {} mux_4ch:inst1|Mux0~1 {} shift4r:inst8|lpm_shiftreg:four_bit_shift|dffs[3]~feeder {} shift4r:inst8|lpm_shiftreg:four_bit_shift|dffs[3] {} } { 0.000ns 0.562ns 0.248ns 0.463ns 0.000ns } { 0.000ns 0.438ns 0.150ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.988 ns - Smallest " "Info: - Smallest clock skew is -0.988 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.698 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.698 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_P2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 3; CLK Node = 'clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "tdm.bdf" "" { Schematic "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/tdm.bdf" { { 152 200 368 168 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock~clkctrl 2 COMB CLKCTRL_G3 34 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 34; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "tdm.bdf" "" { Schematic "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/tdm.bdf" { { 152 200 368 168 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.044 ns) + CELL(0.537 ns) 2.698 ns shift4r:inst8\|lpm_shiftreg:four_bit_shift\|dffs\[3\] 3 REG LCFF_X31_Y35_N1 2 " "Info: 3: + IC(1.044 ns) + CELL(0.537 ns) = 2.698 ns; Loc. = LCFF_X31_Y35_N1; Fanout = 2; REG Node = 'shift4r:inst8\|lpm_shiftreg:four_bit_shift\|dffs\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { clock~clkctrl shift4r:inst8|lpm_shiftreg:four_bit_shift|dffs[3] } "NODE_NAME" } } { "LPM_SHIFTREG.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 56.93 % ) " "Info: Total cell delay = 1.536 ns ( 56.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.162 ns ( 43.07 % ) " "Info: Total interconnect delay = 1.162 ns ( 43.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.698 ns" { clock clock~clkctrl shift4r:inst8|lpm_shiftreg:four_bit_shift|dffs[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.698 ns" { clock {} clock~combout {} clock~clkctrl {} shift4r:inst8|lpm_shiftreg:four_bit_shift|dffs[3] {} } { 0.000ns 0.000ns 0.118ns 1.044ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 3.686 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 3.686 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_P2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 3; CLK Node = 'clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "tdm.bdf" "" { Schematic "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/tdm.bdf" { { 152 200 368 168 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.150 ns) + CELL(0.537 ns) 3.686 ns count4:inst3\|lpm_counter:clock_divider\|cntr_k9i:auto_generated\|safe_q\[2\] 2 REG LCFF_X29_Y35_N11 21 " "Info: 2: + IC(2.150 ns) + CELL(0.537 ns) = 3.686 ns; Loc. = LCFF_X29_Y35_N11; Fanout = 21; REG Node = 'count4:inst3\|lpm_counter:clock_divider\|cntr_k9i:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.687 ns" { clock count4:inst3|lpm_counter:clock_divider|cntr_k9i:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_k9i.tdf" "" { Text "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/db/cntr_k9i.tdf" 62 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 41.67 % ) " "Info: Total cell delay = 1.536 ns ( 41.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.150 ns ( 58.33 % ) " "Info: Total interconnect delay = 2.150 ns ( 58.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.686 ns" { clock count4:inst3|lpm_counter:clock_divider|cntr_k9i:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.686 ns" { clock {} clock~combout {} count4:inst3|lpm_counter:clock_divider|cntr_k9i:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 2.150ns } { 0.000ns 0.999ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.698 ns" { clock clock~clkctrl shift4r:inst8|lpm_shiftreg:four_bit_shift|dffs[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.698 ns" { clock {} clock~combout {} clock~clkctrl {} shift4r:inst8|lpm_shiftreg:four_bit_shift|dffs[3] {} } { 0.000ns 0.000ns 0.118ns 1.044ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.686 ns" { clock count4:inst3|lpm_counter:clock_divider|cntr_k9i:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.686 ns" { clock {} clock~combout {} count4:inst3|lpm_counter:clock_divider|cntr_k9i:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 2.150ns } { 0.000ns 0.999ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "db/cntr_k9i.tdf" "" { Text "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/db/cntr_k9i.tdf" 62 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "LPM_SHIFTREG.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.094 ns" { count4:inst3|lpm_counter:clock_divider|cntr_k9i:auto_generated|safe_q[2] mux_4ch:inst1|Mux0~0 mux_4ch:inst1|Mux0~1 shift4r:inst8|lpm_shiftreg:four_bit_shift|dffs[3]~feeder shift4r:inst8|lpm_shiftreg:four_bit_shift|dffs[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.094 ns" { count4:inst3|lpm_counter:clock_divider|cntr_k9i:auto_generated|safe_q[2] {} mux_4ch:inst1|Mux0~0 {} mux_4ch:inst1|Mux0~1 {} shift4r:inst8|lpm_shiftreg:four_bit_shift|dffs[3]~feeder {} shift4r:inst8|lpm_shiftreg:four_bit_shift|dffs[3] {} } { 0.000ns 0.562ns 0.248ns 0.463ns 0.000ns } { 0.000ns 0.438ns 0.150ns 0.149ns 0.084ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.698 ns" { clock clock~clkctrl shift4r:inst8|lpm_shiftreg:four_bit_shift|dffs[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.698 ns" { clock {} clock~combout {} clock~clkctrl {} shift4r:inst8|lpm_shiftreg:four_bit_shift|dffs[3] {} } { 0.000ns 0.000ns 0.118ns 1.044ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.686 ns" { clock count4:inst3|lpm_counter:clock_divider|cntr_k9i:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.686 ns" { clock {} clock~combout {} count4:inst3|lpm_counter:clock_divider|cntr_k9i:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 2.150ns } { 0.000ns 0.999ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clock 16 " "Warning: Circuit may not operate. Detected 16 non-operational path(s) clocked by clock \"clock\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "shift4r:inst7\|lpm_shiftreg:four_bit_shift\|dffs\[3\] latch4:inst12\|lpm_latch:four_bit_latch\|latches\[3\] clock 4.152 ns " "Info: Found hold time violation between source  pin or register \"shift4r:inst7\|lpm_shiftreg:four_bit_shift\|dffs\[3\]\" and destination pin or register \"latch4:inst12\|lpm_latch:four_bit_latch\|latches\[3\]\" for clock \"clock\" (Hold time is 4.152 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.725 ns + Largest " "Info: + Largest clock skew is 4.725 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 7.423 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 7.423 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_P2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 3; CLK Node = 'clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "tdm.bdf" "" { Schematic "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/tdm.bdf" { { 152 200 368 168 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.150 ns) + CELL(0.787 ns) 3.936 ns count4:inst3\|lpm_counter:clock_divider\|cntr_k9i:auto_generated\|safe_q\[3\] 2 REG LCFF_X29_Y35_N13 20 " "Info: 2: + IC(2.150 ns) + CELL(0.787 ns) = 3.936 ns; Loc. = LCFF_X29_Y35_N13; Fanout = 20; REG Node = 'count4:inst3\|lpm_counter:clock_divider\|cntr_k9i:auto_generated\|safe_q\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.937 ns" { clock count4:inst3|lpm_counter:clock_divider|cntr_k9i:auto_generated|safe_q[3] } "NODE_NAME" } } { "db/cntr_k9i.tdf" "" { Text "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/db/cntr_k9i.tdf" 62 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.592 ns) + CELL(0.398 ns) 4.926 ns decode4c:inst11\|x0 3 COMB LCCOMB_X30_Y35_N10 8 " "Info: 3: + IC(0.592 ns) + CELL(0.398 ns) = 4.926 ns; Loc. = LCCOMB_X30_Y35_N10; Fanout = 8; COMB Node = 'decode4c:inst11\|x0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.990 ns" { count4:inst3|lpm_counter:clock_divider|cntr_k9i:auto_generated|safe_q[3] decode4c:inst11|x0 } "NODE_NAME" } } { "decode4c.vhd" "" { Text "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/decode4c.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.924 ns) + CELL(0.000 ns) 5.850 ns decode4c:inst11\|x0~clkctrl 4 COMB CLKCTRL_G8 4 " "Info: 4: + IC(0.924 ns) + CELL(0.000 ns) = 5.850 ns; Loc. = CLKCTRL_G8; Fanout = 4; COMB Node = 'decode4c:inst11\|x0~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.924 ns" { decode4c:inst11|x0 decode4c:inst11|x0~clkctrl } "NODE_NAME" } } { "decode4c.vhd" "" { Text "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/decode4c.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.423 ns) + CELL(0.150 ns) 7.423 ns latch4:inst12\|lpm_latch:four_bit_latch\|latches\[3\] 5 REG LCCOMB_X30_Y35_N22 1 " "Info: 5: + IC(1.423 ns) + CELL(0.150 ns) = 7.423 ns; Loc. = LCCOMB_X30_Y35_N22; Fanout = 1; REG Node = 'latch4:inst12\|lpm_latch:four_bit_latch\|latches\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { decode4c:inst11|x0~clkctrl latch4:inst12|lpm_latch:four_bit_latch|latches[3] } "NODE_NAME" } } { "LPM_LATCH.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/LPM_LATCH.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.334 ns ( 31.44 % ) " "Info: Total cell delay = 2.334 ns ( 31.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.089 ns ( 68.56 % ) " "Info: Total interconnect delay = 5.089 ns ( 68.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.423 ns" { clock count4:inst3|lpm_counter:clock_divider|cntr_k9i:auto_generated|safe_q[3] decode4c:inst11|x0 decode4c:inst11|x0~clkctrl latch4:inst12|lpm_latch:four_bit_latch|latches[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.423 ns" { clock {} clock~combout {} count4:inst3|lpm_counter:clock_divider|cntr_k9i:auto_generated|safe_q[3] {} decode4c:inst11|x0 {} decode4c:inst11|x0~clkctrl {} latch4:inst12|lpm_latch:four_bit_latch|latches[3] {} } { 0.000ns 0.000ns 2.150ns 0.592ns 0.924ns 1.423ns } { 0.000ns 0.999ns 0.787ns 0.398ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.698 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to source register is 2.698 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_P2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 3; CLK Node = 'clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "tdm.bdf" "" { Schematic "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/tdm.bdf" { { 152 200 368 168 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock~clkctrl 2 COMB CLKCTRL_G3 34 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 34; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "tdm.bdf" "" { Schematic "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/tdm.bdf" { { 152 200 368 168 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.044 ns) + CELL(0.537 ns) 2.698 ns shift4r:inst7\|lpm_shiftreg:four_bit_shift\|dffs\[3\] 3 REG LCFF_X30_Y35_N23 2 " "Info: 3: + IC(1.044 ns) + CELL(0.537 ns) = 2.698 ns; Loc. = LCFF_X30_Y35_N23; Fanout = 2; REG Node = 'shift4r:inst7\|lpm_shiftreg:four_bit_shift\|dffs\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { clock~clkctrl shift4r:inst7|lpm_shiftreg:four_bit_shift|dffs[3] } "NODE_NAME" } } { "LPM_SHIFTREG.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 56.93 % ) " "Info: Total cell delay = 1.536 ns ( 56.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.162 ns ( 43.07 % ) " "Info: Total interconnect delay = 1.162 ns ( 43.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.698 ns" { clock clock~clkctrl shift4r:inst7|lpm_shiftreg:four_bit_shift|dffs[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.698 ns" { clock {} clock~combout {} clock~clkctrl {} shift4r:inst7|lpm_shiftreg:four_bit_shift|dffs[3] {} } { 0.000ns 0.000ns 0.118ns 1.044ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.423 ns" { clock count4:inst3|lpm_counter:clock_divider|cntr_k9i:auto_generated|safe_q[3] decode4c:inst11|x0 decode4c:inst11|x0~clkctrl latch4:inst12|lpm_latch:four_bit_latch|latches[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.423 ns" { clock {} clock~combout {} count4:inst3|lpm_counter:clock_divider|cntr_k9i:auto_generated|safe_q[3] {} decode4c:inst11|x0 {} decode4c:inst11|x0~clkctrl {} latch4:inst12|lpm_latch:four_bit_latch|latches[3] {} } { 0.000ns 0.000ns 2.150ns 0.592ns 0.924ns 1.423ns } { 0.000ns 0.999ns 0.787ns 0.398ns 0.000ns 0.150ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.698 ns" { clock clock~clkctrl shift4r:inst7|lpm_shiftreg:four_bit_shift|dffs[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.698 ns" { clock {} clock~combout {} clock~clkctrl {} shift4r:inst7|lpm_shiftreg:four_bit_shift|dffs[3] {} } { 0.000ns 0.000ns 0.118ns 1.044ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "LPM_SHIFTREG.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.323 ns - Shortest register register " "Info: - Shortest register to register delay is 0.323 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns shift4r:inst7\|lpm_shiftreg:four_bit_shift\|dffs\[3\] 1 REG LCFF_X30_Y35_N23 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y35_N23; Fanout = 2; REG Node = 'shift4r:inst7\|lpm_shiftreg:four_bit_shift\|dffs\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { shift4r:inst7|lpm_shiftreg:four_bit_shift|dffs[3] } "NODE_NAME" } } { "LPM_SHIFTREG.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns latch4:inst12\|lpm_latch:four_bit_latch\|latches\[3\] 2 REG LCCOMB_X30_Y35_N22 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X30_Y35_N22; Fanout = 1; REG Node = 'latch4:inst12\|lpm_latch:four_bit_latch\|latches\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { shift4r:inst7|lpm_shiftreg:four_bit_shift|dffs[3] latch4:inst12|lpm_latch:four_bit_latch|latches[3] } "NODE_NAME" } } { "LPM_LATCH.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/LPM_LATCH.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.323 ns ( 100.00 % ) " "Info: Total cell delay = 0.323 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { shift4r:inst7|lpm_shiftreg:four_bit_shift|dffs[3] latch4:inst12|lpm_latch:four_bit_latch|latches[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.323 ns" { shift4r:inst7|lpm_shiftreg:four_bit_shift|dffs[3] {} latch4:inst12|lpm_latch:four_bit_latch|latches[3] {} } { 0.000ns 0.000ns } { 0.000ns 0.323ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "LPM_LATCH.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/LPM_LATCH.tdf" 53 10 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.423 ns" { clock count4:inst3|lpm_counter:clock_divider|cntr_k9i:auto_generated|safe_q[3] decode4c:inst11|x0 decode4c:inst11|x0~clkctrl latch4:inst12|lpm_latch:four_bit_latch|latches[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.423 ns" { clock {} clock~combout {} count4:inst3|lpm_counter:clock_divider|cntr_k9i:auto_generated|safe_q[3] {} decode4c:inst11|x0 {} decode4c:inst11|x0~clkctrl {} latch4:inst12|lpm_latch:four_bit_latch|latches[3] {} } { 0.000ns 0.000ns 2.150ns 0.592ns 0.924ns 1.423ns } { 0.000ns 0.999ns 0.787ns 0.398ns 0.000ns 0.150ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.698 ns" { clock clock~clkctrl shift4r:inst7|lpm_shiftreg:four_bit_shift|dffs[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.698 ns" { clock {} clock~combout {} clock~clkctrl {} shift4r:inst7|lpm_shiftreg:four_bit_shift|dffs[3] {} } { 0.000ns 0.000ns 0.118ns 1.044ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { shift4r:inst7|lpm_shiftreg:four_bit_shift|dffs[3] latch4:inst12|lpm_latch:four_bit_latch|latches[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.323 ns" { shift4r:inst7|lpm_shiftreg:four_bit_shift|dffs[3] {} latch4:inst12|lpm_latch:four_bit_latch|latches[3] {} } { 0.000ns 0.000ns } { 0.000ns 0.323ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "shift4:inst5\|lpm_shiftreg:four_bit_shift\|dffs\[3\] p0\[3\] clock 4.127 ns register " "Info: tsu for register \"shift4:inst5\|lpm_shiftreg:four_bit_shift\|dffs\[3\]\" (data pin = \"p0\[3\]\", clock pin = \"clock\") is 4.127 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.860 ns + Longest pin register " "Info: + Longest pin to register delay is 6.860 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns p0\[3\] 1 PIN PIN_E5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_E5; Fanout = 1; PIN Node = 'p0\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { p0[3] } "NODE_NAME" } } { "tdm.bdf" "" { Schematic "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/tdm.bdf" { { 328 64 232 344 "p0\[3\]" "" } { 344 64 232 360 "p0\[2\]" "" } { 360 64 232 376 "p0\[1\]" "" } { 376 64 232 392 "p0\[0\]" "" } { 296 816 864 312 "p0\[3..0\]" "" } { 320 232 268 336 "p0\[3\]" "" } { 336 232 268 352 "p0\[2\]" "" } { 352 232 268 368 "p0\[1\]" "" } { 368 232 268 384 "p0\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.514 ns) + CELL(0.420 ns) 6.776 ns shift4:inst5\|lpm_shiftreg:four_bit_shift\|_~10 2 COMB LCCOMB_X27_Y35_N6 1 " "Info: 2: + IC(5.514 ns) + CELL(0.420 ns) = 6.776 ns; Loc. = LCCOMB_X27_Y35_N6; Fanout = 1; COMB Node = 'shift4:inst5\|lpm_shiftreg:four_bit_shift\|_~10'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.934 ns" { p0[3] shift4:inst5|lpm_shiftreg:four_bit_shift|_~10 } "NODE_NAME" } } { "shift4.vhd" "" { Text "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/shift4.vhd" 23 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.860 ns shift4:inst5\|lpm_shiftreg:four_bit_shift\|dffs\[3\] 3 REG LCFF_X27_Y35_N7 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 6.860 ns; Loc. = LCFF_X27_Y35_N7; Fanout = 1; REG Node = 'shift4:inst5\|lpm_shiftreg:four_bit_shift\|dffs\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { shift4:inst5|lpm_shiftreg:four_bit_shift|_~10 shift4:inst5|lpm_shiftreg:four_bit_shift|dffs[3] } "NODE_NAME" } } { "LPM_SHIFTREG.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.346 ns ( 19.62 % ) " "Info: Total cell delay = 1.346 ns ( 19.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.514 ns ( 80.38 % ) " "Info: Total interconnect delay = 5.514 ns ( 80.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.860 ns" { p0[3] shift4:inst5|lpm_shiftreg:four_bit_shift|_~10 shift4:inst5|lpm_shiftreg:four_bit_shift|dffs[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.860 ns" { p0[3] {} p0[3]~combout {} shift4:inst5|lpm_shiftreg:four_bit_shift|_~10 {} shift4:inst5|lpm_shiftreg:four_bit_shift|dffs[3] {} } { 0.000ns 0.000ns 5.514ns 0.000ns } { 0.000ns 0.842ns 0.420ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "LPM_SHIFTREG.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.697 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.697 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_P2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 3; CLK Node = 'clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "tdm.bdf" "" { Schematic "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/tdm.bdf" { { 152 200 368 168 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock~clkctrl 2 COMB CLKCTRL_G3 34 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 34; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "tdm.bdf" "" { Schematic "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/tdm.bdf" { { 152 200 368 168 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.043 ns) + CELL(0.537 ns) 2.697 ns shift4:inst5\|lpm_shiftreg:four_bit_shift\|dffs\[3\] 3 REG LCFF_X27_Y35_N7 1 " "Info: 3: + IC(1.043 ns) + CELL(0.537 ns) = 2.697 ns; Loc. = LCFF_X27_Y35_N7; Fanout = 1; REG Node = 'shift4:inst5\|lpm_shiftreg:four_bit_shift\|dffs\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.580 ns" { clock~clkctrl shift4:inst5|lpm_shiftreg:four_bit_shift|dffs[3] } "NODE_NAME" } } { "LPM_SHIFTREG.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 56.95 % ) " "Info: Total cell delay = 1.536 ns ( 56.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.161 ns ( 43.05 % ) " "Info: Total interconnect delay = 1.161 ns ( 43.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.697 ns" { clock clock~clkctrl shift4:inst5|lpm_shiftreg:four_bit_shift|dffs[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.697 ns" { clock {} clock~combout {} clock~clkctrl {} shift4:inst5|lpm_shiftreg:four_bit_shift|dffs[3] {} } { 0.000ns 0.000ns 0.118ns 1.043ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.860 ns" { p0[3] shift4:inst5|lpm_shiftreg:four_bit_shift|_~10 shift4:inst5|lpm_shiftreg:four_bit_shift|dffs[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.860 ns" { p0[3] {} p0[3]~combout {} shift4:inst5|lpm_shiftreg:four_bit_shift|_~10 {} shift4:inst5|lpm_shiftreg:four_bit_shift|dffs[3] {} } { 0.000ns 0.000ns 5.514ns 0.000ns } { 0.000ns 0.842ns 0.420ns 0.084ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.697 ns" { clock clock~clkctrl shift4:inst5|lpm_shiftreg:four_bit_shift|dffs[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.697 ns" { clock {} clock~combout {} clock~clkctrl {} shift4:inst5|lpm_shiftreg:four_bit_shift|dffs[3] {} } { 0.000ns 0.000ns 0.118ns 1.043ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock out0\[2\] latch4:inst12\|lpm_latch:four_bit_latch\|latches\[2\] 11.481 ns register " "Info: tco from clock \"clock\" to destination pin \"out0\[2\]\" through register \"latch4:inst12\|lpm_latch:four_bit_latch\|latches\[2\]\" is 11.481 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 7.423 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 7.423 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_P2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 3; CLK Node = 'clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "tdm.bdf" "" { Schematic "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/tdm.bdf" { { 152 200 368 168 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.150 ns) + CELL(0.787 ns) 3.936 ns count4:inst3\|lpm_counter:clock_divider\|cntr_k9i:auto_generated\|safe_q\[3\] 2 REG LCFF_X29_Y35_N13 20 " "Info: 2: + IC(2.150 ns) + CELL(0.787 ns) = 3.936 ns; Loc. = LCFF_X29_Y35_N13; Fanout = 20; REG Node = 'count4:inst3\|lpm_counter:clock_divider\|cntr_k9i:auto_generated\|safe_q\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.937 ns" { clock count4:inst3|lpm_counter:clock_divider|cntr_k9i:auto_generated|safe_q[3] } "NODE_NAME" } } { "db/cntr_k9i.tdf" "" { Text "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/db/cntr_k9i.tdf" 62 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.592 ns) + CELL(0.398 ns) 4.926 ns decode4c:inst11\|x0 3 COMB LCCOMB_X30_Y35_N10 8 " "Info: 3: + IC(0.592 ns) + CELL(0.398 ns) = 4.926 ns; Loc. = LCCOMB_X30_Y35_N10; Fanout = 8; COMB Node = 'decode4c:inst11\|x0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.990 ns" { count4:inst3|lpm_counter:clock_divider|cntr_k9i:auto_generated|safe_q[3] decode4c:inst11|x0 } "NODE_NAME" } } { "decode4c.vhd" "" { Text "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/decode4c.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.924 ns) + CELL(0.000 ns) 5.850 ns decode4c:inst11\|x0~clkctrl 4 COMB CLKCTRL_G8 4 " "Info: 4: + IC(0.924 ns) + CELL(0.000 ns) = 5.850 ns; Loc. = CLKCTRL_G8; Fanout = 4; COMB Node = 'decode4c:inst11\|x0~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.924 ns" { decode4c:inst11|x0 decode4c:inst11|x0~clkctrl } "NODE_NAME" } } { "decode4c.vhd" "" { Text "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/decode4c.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.423 ns) + CELL(0.150 ns) 7.423 ns latch4:inst12\|lpm_latch:four_bit_latch\|latches\[2\] 5 REG LCCOMB_X30_Y35_N16 1 " "Info: 5: + IC(1.423 ns) + CELL(0.150 ns) = 7.423 ns; Loc. = LCCOMB_X30_Y35_N16; Fanout = 1; REG Node = 'latch4:inst12\|lpm_latch:four_bit_latch\|latches\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { decode4c:inst11|x0~clkctrl latch4:inst12|lpm_latch:four_bit_latch|latches[2] } "NODE_NAME" } } { "LPM_LATCH.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/LPM_LATCH.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.334 ns ( 31.44 % ) " "Info: Total cell delay = 2.334 ns ( 31.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.089 ns ( 68.56 % ) " "Info: Total interconnect delay = 5.089 ns ( 68.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.423 ns" { clock count4:inst3|lpm_counter:clock_divider|cntr_k9i:auto_generated|safe_q[3] decode4c:inst11|x0 decode4c:inst11|x0~clkctrl latch4:inst12|lpm_latch:four_bit_latch|latches[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.423 ns" { clock {} clock~combout {} count4:inst3|lpm_counter:clock_divider|cntr_k9i:auto_generated|safe_q[3] {} decode4c:inst11|x0 {} decode4c:inst11|x0~clkctrl {} latch4:inst12|lpm_latch:four_bit_latch|latches[2] {} } { 0.000ns 0.000ns 2.150ns 0.592ns 0.924ns 1.423ns } { 0.000ns 0.999ns 0.787ns 0.398ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "LPM_LATCH.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/LPM_LATCH.tdf" 53 10 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.058 ns + Longest register pin " "Info: + Longest register to pin delay is 4.058 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns latch4:inst12\|lpm_latch:four_bit_latch\|latches\[2\] 1 REG LCCOMB_X30_Y35_N16 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X30_Y35_N16; Fanout = 1; REG Node = 'latch4:inst12\|lpm_latch:four_bit_latch\|latches\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { latch4:inst12|lpm_latch:four_bit_latch|latches[2] } "NODE_NAME" } } { "LPM_LATCH.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/LPM_LATCH.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.260 ns) + CELL(2.798 ns) 4.058 ns out0\[2\] 2 PIN PIN_B16 0 " "Info: 2: + IC(1.260 ns) + CELL(2.798 ns) = 4.058 ns; Loc. = PIN_B16; Fanout = 0; PIN Node = 'out0\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.058 ns" { latch4:inst12|lpm_latch:four_bit_latch|latches[2] out0[2] } "NODE_NAME" } } { "tdm.bdf" "" { Schematic "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/tdm.bdf" { { 248 1944 2120 264 "out0\[3\]" "" } { 264 1944 2120 280 "out0\[2\]" "" } { 280 1944 2120 296 "out0\[1\]" "" } { 296 1944 2120 312 "out0\[0\]" "" } { 248 1792 1849 264 "out0\[3..0\]" "" } { 240 1896 1944 256 "out0\[3\]" "" } { 256 1896 1944 272 "out0\[2\]" "" } { 272 1896 1944 288 "out0\[1\]" "" } { 288 1896 1944 304 "out0\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.798 ns ( 68.95 % ) " "Info: Total cell delay = 2.798 ns ( 68.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.260 ns ( 31.05 % ) " "Info: Total interconnect delay = 1.260 ns ( 31.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.058 ns" { latch4:inst12|lpm_latch:four_bit_latch|latches[2] out0[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.058 ns" { latch4:inst12|lpm_latch:four_bit_latch|latches[2] {} out0[2] {} } { 0.000ns 1.260ns } { 0.000ns 2.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.423 ns" { clock count4:inst3|lpm_counter:clock_divider|cntr_k9i:auto_generated|safe_q[3] decode4c:inst11|x0 decode4c:inst11|x0~clkctrl latch4:inst12|lpm_latch:four_bit_latch|latches[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.423 ns" { clock {} clock~combout {} count4:inst3|lpm_counter:clock_divider|cntr_k9i:auto_generated|safe_q[3] {} decode4c:inst11|x0 {} decode4c:inst11|x0~clkctrl {} latch4:inst12|lpm_latch:four_bit_latch|latches[2] {} } { 0.000ns 0.000ns 2.150ns 0.592ns 0.924ns 1.423ns } { 0.000ns 0.999ns 0.787ns 0.398ns 0.000ns 0.150ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.058 ns" { latch4:inst12|lpm_latch:four_bit_latch|latches[2] out0[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.058 ns" { latch4:inst12|lpm_latch:four_bit_latch|latches[2] {} out0[2] {} } { 0.000ns 1.260ns } { 0.000ns 2.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "shift4:inst6\|lpm_shiftreg:four_bit_shift\|dffs\[0\] p1\[0\] clock 0.596 ns register " "Info: th for register \"shift4:inst6\|lpm_shiftreg:four_bit_shift\|dffs\[0\]\" (data pin = \"p1\[0\]\", clock pin = \"clock\") is 0.596 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.698 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.698 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_P2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 3; CLK Node = 'clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "tdm.bdf" "" { Schematic "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/tdm.bdf" { { 152 200 368 168 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock~clkctrl 2 COMB CLKCTRL_G3 34 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 34; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "tdm.bdf" "" { Schematic "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/tdm.bdf" { { 152 200 368 168 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.044 ns) + CELL(0.537 ns) 2.698 ns shift4:inst6\|lpm_shiftreg:four_bit_shift\|dffs\[0\] 3 REG LCFF_X28_Y35_N25 2 " "Info: 3: + IC(1.044 ns) + CELL(0.537 ns) = 2.698 ns; Loc. = LCFF_X28_Y35_N25; Fanout = 2; REG Node = 'shift4:inst6\|lpm_shiftreg:four_bit_shift\|dffs\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { clock~clkctrl shift4:inst6|lpm_shiftreg:four_bit_shift|dffs[0] } "NODE_NAME" } } { "LPM_SHIFTREG.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 56.93 % ) " "Info: Total cell delay = 1.536 ns ( 56.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.162 ns ( 43.07 % ) " "Info: Total interconnect delay = 1.162 ns ( 43.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.698 ns" { clock clock~clkctrl shift4:inst6|lpm_shiftreg:four_bit_shift|dffs[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.698 ns" { clock {} clock~combout {} clock~clkctrl {} shift4:inst6|lpm_shiftreg:four_bit_shift|dffs[0] {} } { 0.000ns 0.000ns 0.118ns 1.044ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "LPM_SHIFTREG.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.368 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.368 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns p1\[0\] 1 PIN PIN_C13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 1; PIN Node = 'p1\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { p1[0] } "NODE_NAME" } } { "tdm.bdf" "" { Schematic "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/tdm.bdf" { { 408 64 232 424 "p1\[3\]" "" } { 424 64 232 440 "p1\[2\]" "" } { 440 64 232 456 "p1\[1\]" "" } { 456 64 232 472 "p1\[0\]" "" } { 400 232 268 416 "p1\[3\]" "" } { 416 232 268 432 "p1\[2\]" "" } { 432 232 268 448 "p1\[1\]" "" } { 448 232 268 464 "p1\[0\]" "" } { 416 816 864 432 "p1\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.867 ns) + CELL(0.438 ns) 2.284 ns shift4:inst6\|lpm_shiftreg:four_bit_shift\|_~18 2 COMB LCCOMB_X28_Y35_N24 1 " "Info: 2: + IC(0.867 ns) + CELL(0.438 ns) = 2.284 ns; Loc. = LCCOMB_X28_Y35_N24; Fanout = 1; COMB Node = 'shift4:inst6\|lpm_shiftreg:four_bit_shift\|_~18'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.305 ns" { p1[0] shift4:inst6|lpm_shiftreg:four_bit_shift|_~18 } "NODE_NAME" } } { "shift4.vhd" "" { Text "C:/Users/owner/Desktop/de2_lab/core/20181024/tdm/shift4.vhd" 23 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.368 ns shift4:inst6\|lpm_shiftreg:four_bit_shift\|dffs\[0\] 3 REG LCFF_X28_Y35_N25 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.368 ns; Loc. = LCFF_X28_Y35_N25; Fanout = 2; REG Node = 'shift4:inst6\|lpm_shiftreg:four_bit_shift\|dffs\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { shift4:inst6|lpm_shiftreg:four_bit_shift|_~18 shift4:inst6|lpm_shiftreg:four_bit_shift|dffs[0] } "NODE_NAME" } } { "LPM_SHIFTREG.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.501 ns ( 63.39 % ) " "Info: Total cell delay = 1.501 ns ( 63.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.867 ns ( 36.61 % ) " "Info: Total interconnect delay = 0.867 ns ( 36.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.368 ns" { p1[0] shift4:inst6|lpm_shiftreg:four_bit_shift|_~18 shift4:inst6|lpm_shiftreg:four_bit_shift|dffs[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.368 ns" { p1[0] {} p1[0]~combout {} shift4:inst6|lpm_shiftreg:four_bit_shift|_~18 {} shift4:inst6|lpm_shiftreg:four_bit_shift|dffs[0] {} } { 0.000ns 0.000ns 0.867ns 0.000ns } { 0.000ns 0.979ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.698 ns" { clock clock~clkctrl shift4:inst6|lpm_shiftreg:four_bit_shift|dffs[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.698 ns" { clock {} clock~combout {} clock~clkctrl {} shift4:inst6|lpm_shiftreg:four_bit_shift|dffs[0] {} } { 0.000ns 0.000ns 0.118ns 1.044ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.368 ns" { p1[0] shift4:inst6|lpm_shiftreg:four_bit_shift|_~18 shift4:inst6|lpm_shiftreg:four_bit_shift|dffs[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.368 ns" { p1[0] {} p1[0]~combout {} shift4:inst6|lpm_shiftreg:four_bit_shift|_~18 {} shift4:inst6|lpm_shiftreg:four_bit_shift|dffs[0] {} } { 0.000ns 0.000ns 0.867ns 0.000ns } { 0.000ns 0.979ns 0.438ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 20 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "165 " "Info: Peak virtual memory: 165 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 24 03:11:42 2018 " "Info: Processing ended: Wed Oct 24 03:11:42 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
