// Seed: 521604082
module module_0 (
    input wor id_0,
    input tri id_1,
    output wor id_2,
    input wand id_3,
    output tri1 id_4,
    id_32,
    input wire id_5,
    output tri id_6,
    input tri1 id_7,
    input uwire id_8,
    input supply0 id_9,
    input wire id_10,
    input wor id_11,
    input supply1 id_12,
    input wor id_13,
    input tri id_14,
    output uwire id_15,
    output supply0 id_16,
    output wire id_17,
    input tri1 id_18,
    id_33,
    input tri0 id_19,
    output wor id_20,
    input tri0 id_21,
    input wand id_22,
    input wor id_23,
    output uwire id_24,
    input tri id_25,
    output wire id_26,
    output wand id_27,
    input supply0 id_28,
    input supply0 id_29,
    output tri void id_30
);
  parameter id_34 = 1;
  wire id_35;
  assign id_4 = 1;
  assign module_1.id_27 = 0;
endmodule
module module_1 (
    input wand id_0,
    input wand id_1,
    output logic id_2,
    output tri0 id_3,
    input wire id_4,
    input supply0 id_5,
    input uwire id_6,
    input uwire id_7,
    input tri0 id_8,
    input tri0 id_9,
    output supply1 id_10,
    input tri0 id_11,
    input tri0 id_12,
    input tri1 id_13,
    output tri0 id_14,
    input uwire id_15,
    output tri1 id_16,
    input wire id_17,
    input wire id_18,
    output wand id_19,
    output tri0 id_20,
    output wor id_21,
    input wand id_22,
    input uwire id_23,
    input supply1 id_24,
    input supply0 id_25,
    input wand id_26,
    output wire id_27
);
  initial id_2 <= -1;
  wire id_29;
  module_0 modCall_1 (
      id_8,
      id_5,
      id_27,
      id_5,
      id_14,
      id_23,
      id_3,
      id_17,
      id_22,
      id_8,
      id_5,
      id_13,
      id_5,
      id_5,
      id_5,
      id_16,
      id_10,
      id_20,
      id_23,
      id_26,
      id_14,
      id_17,
      id_23,
      id_24,
      id_16,
      id_23,
      id_10,
      id_27,
      id_0,
      id_25,
      id_10
  );
endmodule
