

================================================================
== Vitis HLS Report for 'gap_Pipeline_VITIS_LOOP_115_1'
================================================================
* Date:           Thu Dec 11 00:00:18 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        ecg_cnn
* Solution:       hls (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.339 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      356|      356|  3.560 us|  3.560 us|  354|  354|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_115_1  |      354|      354|         3|          1|          1|   353|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     53|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     17|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     45|    -|
|Register         |        -|    -|      38|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      38|    115|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      270|  240|  126800|  63400|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+----+---+----+-----+
    |          Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------+----------------------+---------+----+---+----+-----+
    |sparsemux_9_2_11_1_1_U172  |sparsemux_9_2_11_1_1  |        0|   0|  0|  17|    0|
    +---------------------------+----------------------+---------+----+---+----+-----+
    |Total                      |                      |        0|   0|  0|  17|    0|
    +---------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln115_fu_164_p2   |         +|   0|  0|  16|           9|           1|
    |sum_1_fu_220_p2       |         +|   0|  0|  19|          12|          12|
    |icmp_ln115_fu_158_p2  |      icmp|   0|  0|  16|           9|           9|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  53|          31|          24|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|    9|         18|
    |i_fu_70                  |   9|          2|    9|         18|
    |sum_fu_66                |   9|          2|   12|         24|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   32|         64|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_fu_70                           |   9|   0|    9|          0|
    |icmp_ln115_reg_255                |   1|   0|    1|          0|
    |sum_fu_66                         |  12|   0|   12|          0|
    |tmp_reg_279                       |  11|   0|   11|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  38|   0|   38|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+-------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  gap_Pipeline_VITIS_LOOP_115_1|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  gap_Pipeline_VITIS_LOOP_115_1|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  gap_Pipeline_VITIS_LOOP_115_1|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  gap_Pipeline_VITIS_LOOP_115_1|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  gap_Pipeline_VITIS_LOOP_115_1|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  gap_Pipeline_VITIS_LOOP_115_1|  return value|
|lshr_ln           |   in|    2|     ap_none|                        lshr_ln|        scalar|
|input_0_address0  |  out|   11|   ap_memory|                        input_0|         array|
|input_0_ce0       |  out|    1|   ap_memory|                        input_0|         array|
|input_0_q0        |   in|   11|   ap_memory|                        input_0|         array|
|input_1_address0  |  out|   11|   ap_memory|                        input_1|         array|
|input_1_ce0       |  out|    1|   ap_memory|                        input_1|         array|
|input_1_q0        |   in|   11|   ap_memory|                        input_1|         array|
|input_2_address0  |  out|   11|   ap_memory|                        input_2|         array|
|input_2_ce0       |  out|    1|   ap_memory|                        input_2|         array|
|input_2_q0        |   in|   11|   ap_memory|                        input_2|         array|
|input_3_address0  |  out|   11|   ap_memory|                        input_3|         array|
|input_3_ce0       |  out|    1|   ap_memory|                        input_3|         array|
|input_3_q0        |   in|   11|   ap_memory|                        input_3|         array|
|empty             |   in|    2|     ap_none|                          empty|        scalar|
|sum_out           |  out|   12|      ap_vld|                        sum_out|       pointer|
|sum_out_ap_vld    |  out|    1|      ap_vld|                        sum_out|       pointer|
+------------------+-----+-----+------------+-------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.33>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%sum = alloca i32 1" [../ecg_cnn.cpp:114]   --->   Operation 6 'alloca' 'sum' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../ecg_cnn.cpp:115]   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %input_3, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %input_2, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %input_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %input_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_1 = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %empty"   --->   Operation 12 'read' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%lshr_ln_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %lshr_ln"   --->   Operation 13 'read' 'lshr_ln_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.61ns)   --->   "%store_ln115 = store i9 0, i9 %i" [../ecg_cnn.cpp:115]   --->   Operation 14 'store' 'store_ln115' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 15 [1/1] (1.61ns)   --->   "%store_ln114 = store i12 0, i12 %sum" [../ecg_cnn.cpp:114]   --->   Operation 15 'store' 'store_ln114' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body4"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i_1 = load i9 %i" [../ecg_cnn.cpp:115]   --->   Operation 17 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (2.11ns)   --->   "%icmp_ln115 = icmp_eq  i9 %i_1, i9 353" [../ecg_cnn.cpp:115]   --->   Operation 18 'icmp' 'icmp_ln115' <Predicate = true> <Delay = 2.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (2.11ns)   --->   "%add_ln115 = add i9 %i_1, i9 1" [../ecg_cnn.cpp:115]   --->   Operation 19 'add' 'add_ln115' <Predicate = true> <Delay = 2.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln115 = br i1 %icmp_ln115, void %for.body4.split, void %for.end.exitStub" [../ecg_cnn.cpp:115]   --->   Operation 20 'br' 'br_ln115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %i_1, i2 %lshr_ln_read" [../ecg_cnn.cpp:117]   --->   Operation 21 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln117_1 = zext i11 %tmp_4" [../ecg_cnn.cpp:117]   --->   Operation 22 'zext' 'zext_ln117_1' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%input_0_addr = getelementptr i11 %input_0, i64 0, i64 %zext_ln117_1" [../ecg_cnn.cpp:117]   --->   Operation 23 'getelementptr' 'input_0_addr' <Predicate = (!icmp_ln115 & tmp_1 == 0)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%input_1_addr = getelementptr i11 %input_1, i64 0, i64 %zext_ln117_1" [../ecg_cnn.cpp:117]   --->   Operation 24 'getelementptr' 'input_1_addr' <Predicate = (!icmp_ln115 & tmp_1 == 1)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%input_2_addr = getelementptr i11 %input_2, i64 0, i64 %zext_ln117_1" [../ecg_cnn.cpp:117]   --->   Operation 25 'getelementptr' 'input_2_addr' <Predicate = (!icmp_ln115 & tmp_1 == 2)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%input_3_addr = getelementptr i11 %input_3, i64 0, i64 %zext_ln117_1" [../ecg_cnn.cpp:117]   --->   Operation 26 'getelementptr' 'input_3_addr' <Predicate = (!icmp_ln115 & tmp_1 == 3)> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (3.25ns)   --->   "%input_0_load = load i11 %input_0_addr" [../ecg_cnn.cpp:117]   --->   Operation 27 'load' 'input_0_load' <Predicate = (!icmp_ln115 & tmp_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 93 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 1412> <RAM>
ST_1 : Operation 28 [2/2] (3.25ns)   --->   "%input_1_load = load i11 %input_1_addr" [../ecg_cnn.cpp:117]   --->   Operation 28 'load' 'input_1_load' <Predicate = (!icmp_ln115 & tmp_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 93 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 1412> <RAM>
ST_1 : Operation 29 [2/2] (3.25ns)   --->   "%input_2_load = load i11 %input_2_addr" [../ecg_cnn.cpp:117]   --->   Operation 29 'load' 'input_2_load' <Predicate = (!icmp_ln115 & tmp_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 93 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 1412> <RAM>
ST_1 : Operation 30 [2/2] (3.25ns)   --->   "%input_3_load = load i11 %input_3_addr" [../ecg_cnn.cpp:117]   --->   Operation 30 'load' 'input_3_load' <Predicate = (!icmp_ln115 & tmp_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 93 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 1412> <RAM>
ST_1 : Operation 31 [1/1] (1.61ns)   --->   "%store_ln115 = store i9 %add_ln115, i9 %i" [../ecg_cnn.cpp:115]   --->   Operation 31 'store' 'store_ln115' <Predicate = (!icmp_ln115)> <Delay = 1.61>

State 2 <SV = 1> <Delay = 4.93>
ST_2 : Operation 32 [1/2] ( I:3.25ns O:3.25ns )   --->   "%input_0_load = load i11 %input_0_addr" [../ecg_cnn.cpp:117]   --->   Operation 32 'load' 'input_0_load' <Predicate = (tmp_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 93 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 1412> <RAM>
ST_2 : Operation 33 [1/2] ( I:3.25ns O:3.25ns )   --->   "%input_1_load = load i11 %input_1_addr" [../ecg_cnn.cpp:117]   --->   Operation 33 'load' 'input_1_load' <Predicate = (tmp_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 93 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 1412> <RAM>
ST_2 : Operation 34 [1/2] ( I:3.25ns O:3.25ns )   --->   "%input_2_load = load i11 %input_2_addr" [../ecg_cnn.cpp:117]   --->   Operation 34 'load' 'input_2_load' <Predicate = (tmp_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 93 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 1412> <RAM>
ST_2 : Operation 35 [1/2] ( I:3.25ns O:3.25ns )   --->   "%input_3_load = load i11 %input_3_addr" [../ecg_cnn.cpp:117]   --->   Operation 35 'load' 'input_3_load' <Predicate = (tmp_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 93 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 1412> <RAM>
ST_2 : Operation 36 [1/1] (1.67ns)   --->   "%tmp = sparsemux i11 @_ssdm_op_SparseMux.ap_auto.4i11.i11.i2, i2 0, i11 %input_0_load, i2 1, i11 %input_1_load, i2 2, i11 %input_2_load, i2 3, i11 %input_3_load, i11 0, i2 %tmp_1" [../ecg_cnn.cpp:117]   --->   Operation 36 'sparsemux' 'tmp' <Predicate = true> <Delay = 1.67> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%sum_load_1 = load i12 %sum"   --->   Operation 45 'load' 'sum_load_1' <Predicate = (icmp_ln115)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %sum_out, i12 %sum_load_1"   --->   Operation 46 'write' 'write_ln0' <Predicate = (icmp_ln115)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (1.61ns)   --->   "%ret_ln0 = ret"   --->   Operation 47 'ret' 'ret_ln0' <Predicate = (icmp_ln115)> <Delay = 1.61>

State 3 <SV = 2> <Delay = 3.74>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%sum_load = load i12 %sum" [../ecg_cnn.cpp:117]   --->   Operation 37 'load' 'sum_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%specpipeline_ln116 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_5" [../ecg_cnn.cpp:116]   --->   Operation 38 'specpipeline' 'specpipeline_ln116' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%speclooptripcount_ln114 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 353, i64 353, i64 353" [../ecg_cnn.cpp:114]   --->   Operation 39 'speclooptripcount' 'speclooptripcount_ln114' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%specloopname_ln115 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [../ecg_cnn.cpp:115]   --->   Operation 40 'specloopname' 'specloopname_ln115' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln117 = zext i11 %tmp" [../ecg_cnn.cpp:117]   --->   Operation 41 'zext' 'zext_ln117' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (2.13ns)   --->   "%sum_1 = add i12 %zext_ln117, i12 %sum_load" [../ecg_cnn.cpp:117]   --->   Operation 42 'add' 'sum_1' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (1.61ns)   --->   "%store_ln114 = store i12 %sum_1, i12 %sum" [../ecg_cnn.cpp:114]   --->   Operation 43 'store' 'store_ln114' <Predicate = true> <Delay = 1.61>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln115 = br void %for.body4" [../ecg_cnn.cpp:115]   --->   Operation 44 'br' 'br_ln115' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ lshr_ln]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sum_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
sum                     (alloca           ) [ 0111]
i                       (alloca           ) [ 0100]
specmemcore_ln0         (specmemcore      ) [ 0000]
specmemcore_ln0         (specmemcore      ) [ 0000]
specmemcore_ln0         (specmemcore      ) [ 0000]
specmemcore_ln0         (specmemcore      ) [ 0000]
tmp_1                   (read             ) [ 0110]
lshr_ln_read            (read             ) [ 0000]
store_ln115             (store            ) [ 0000]
store_ln114             (store            ) [ 0000]
br_ln0                  (br               ) [ 0000]
i_1                     (load             ) [ 0000]
icmp_ln115              (icmp             ) [ 0110]
add_ln115               (add              ) [ 0000]
br_ln115                (br               ) [ 0000]
tmp_4                   (bitconcatenate   ) [ 0000]
zext_ln117_1            (zext             ) [ 0000]
input_0_addr            (getelementptr    ) [ 0110]
input_1_addr            (getelementptr    ) [ 0110]
input_2_addr            (getelementptr    ) [ 0110]
input_3_addr            (getelementptr    ) [ 0110]
store_ln115             (store            ) [ 0000]
input_0_load            (load             ) [ 0000]
input_1_load            (load             ) [ 0000]
input_2_load            (load             ) [ 0000]
input_3_load            (load             ) [ 0000]
tmp                     (sparsemux        ) [ 0101]
sum_load                (load             ) [ 0000]
specpipeline_ln116      (specpipeline     ) [ 0000]
speclooptripcount_ln114 (speclooptripcount) [ 0000]
specloopname_ln115      (specloopname     ) [ 0000]
zext_ln117              (zext             ) [ 0000]
sum_1                   (add              ) [ 0000]
store_ln114             (store            ) [ 0000]
br_ln115                (br               ) [ 0000]
sum_load_1              (load             ) [ 0000]
write_ln0               (write            ) [ 0000]
ret_ln0                 (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="lshr_ln">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="input_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="empty">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="sum_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i9.i2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.4i11.i11.i2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i12P0A"/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="sum_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="i_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="tmp_1_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="2" slack="0"/>
<pin id="76" dir="0" index="1" bw="2" slack="0"/>
<pin id="77" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="lshr_ln_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="2" slack="0"/>
<pin id="82" dir="0" index="1" bw="2" slack="0"/>
<pin id="83" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="lshr_ln_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="write_ln0_write_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="0" slack="0"/>
<pin id="88" dir="0" index="1" bw="12" slack="0"/>
<pin id="89" dir="0" index="2" bw="12" slack="0"/>
<pin id="90" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="93" class="1004" name="input_0_addr_gep_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="11" slack="0"/>
<pin id="95" dir="0" index="1" bw="1" slack="0"/>
<pin id="96" dir="0" index="2" bw="11" slack="0"/>
<pin id="97" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_0_addr/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="input_1_addr_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="11" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="11" slack="0"/>
<pin id="104" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_1_addr/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="input_2_addr_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="11" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="11" slack="0"/>
<pin id="111" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_2_addr/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="input_3_addr_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="11" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="11" slack="0"/>
<pin id="118" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_3_addr/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="grp_access_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="11" slack="0"/>
<pin id="123" dir="0" index="1" bw="11" slack="2147483647"/>
<pin id="124" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="125" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_0_load/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="grp_access_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="11" slack="0"/>
<pin id="129" dir="0" index="1" bw="11" slack="2147483647"/>
<pin id="130" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="131" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_1_load/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="grp_access_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="11" slack="0"/>
<pin id="135" dir="0" index="1" bw="11" slack="2147483647"/>
<pin id="136" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="137" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_2_load/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="grp_access_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="11" slack="0"/>
<pin id="141" dir="0" index="1" bw="11" slack="2147483647"/>
<pin id="142" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="143" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_3_load/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="store_ln115_store_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="0"/>
<pin id="147" dir="0" index="1" bw="9" slack="0"/>
<pin id="148" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln115/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="store_ln114_store_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="0" index="1" bw="12" slack="0"/>
<pin id="153" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln114/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="i_1_load_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="9" slack="0"/>
<pin id="157" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="icmp_ln115_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="9" slack="0"/>
<pin id="160" dir="0" index="1" bw="9" slack="0"/>
<pin id="161" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln115/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="add_ln115_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="9" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln115/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="tmp_4_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="11" slack="0"/>
<pin id="172" dir="0" index="1" bw="9" slack="0"/>
<pin id="173" dir="0" index="2" bw="2" slack="0"/>
<pin id="174" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="zext_ln117_1_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="11" slack="0"/>
<pin id="180" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln117_1/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="store_ln115_store_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="9" slack="0"/>
<pin id="188" dir="0" index="1" bw="9" slack="0"/>
<pin id="189" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln115/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="tmp_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="11" slack="0"/>
<pin id="193" dir="0" index="1" bw="2" slack="0"/>
<pin id="194" dir="0" index="2" bw="11" slack="0"/>
<pin id="195" dir="0" index="3" bw="2" slack="0"/>
<pin id="196" dir="0" index="4" bw="11" slack="0"/>
<pin id="197" dir="0" index="5" bw="2" slack="0"/>
<pin id="198" dir="0" index="6" bw="11" slack="0"/>
<pin id="199" dir="0" index="7" bw="2" slack="0"/>
<pin id="200" dir="0" index="8" bw="11" slack="0"/>
<pin id="201" dir="0" index="9" bw="11" slack="0"/>
<pin id="202" dir="0" index="10" bw="2" slack="1"/>
<pin id="203" dir="1" index="11" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="sum_load_load_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="12" slack="2"/>
<pin id="216" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_load/3 "/>
</bind>
</comp>

<comp id="217" class="1004" name="zext_ln117_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="11" slack="1"/>
<pin id="219" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln117/3 "/>
</bind>
</comp>

<comp id="220" class="1004" name="sum_1_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="11" slack="0"/>
<pin id="222" dir="0" index="1" bw="12" slack="0"/>
<pin id="223" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_1/3 "/>
</bind>
</comp>

<comp id="226" class="1004" name="store_ln114_store_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="12" slack="0"/>
<pin id="228" dir="0" index="1" bw="12" slack="2"/>
<pin id="229" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln114/3 "/>
</bind>
</comp>

<comp id="231" class="1004" name="sum_load_1_load_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="12" slack="1"/>
<pin id="233" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_load_1/2 "/>
</bind>
</comp>

<comp id="235" class="1005" name="sum_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="12" slack="0"/>
<pin id="237" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

<comp id="243" class="1005" name="i_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="9" slack="0"/>
<pin id="245" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="250" class="1005" name="tmp_1_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="2" slack="1"/>
<pin id="252" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="255" class="1005" name="icmp_ln115_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="1" slack="1"/>
<pin id="257" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln115 "/>
</bind>
</comp>

<comp id="259" class="1005" name="input_0_addr_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="11" slack="1"/>
<pin id="261" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="input_0_addr "/>
</bind>
</comp>

<comp id="264" class="1005" name="input_1_addr_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="11" slack="1"/>
<pin id="266" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="input_1_addr "/>
</bind>
</comp>

<comp id="269" class="1005" name="input_2_addr_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="11" slack="1"/>
<pin id="271" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="input_2_addr "/>
</bind>
</comp>

<comp id="274" class="1005" name="input_3_addr_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="11" slack="1"/>
<pin id="276" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="input_3_addr "/>
</bind>
</comp>

<comp id="279" class="1005" name="tmp_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="11" slack="1"/>
<pin id="281" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="69"><net_src comp="14" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="14" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="78"><net_src comp="24" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="10" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="24" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="0" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="91"><net_src comp="64" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="12" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="98"><net_src comp="2" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="99"><net_src comp="36" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="105"><net_src comp="4" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="36" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="112"><net_src comp="6" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="36" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="119"><net_src comp="8" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="36" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="126"><net_src comp="93" pin="3"/><net_sink comp="121" pin=0"/></net>

<net id="132"><net_src comp="100" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="138"><net_src comp="107" pin="3"/><net_sink comp="133" pin=0"/></net>

<net id="144"><net_src comp="114" pin="3"/><net_sink comp="139" pin=0"/></net>

<net id="149"><net_src comp="26" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="154"><net_src comp="28" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="162"><net_src comp="155" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="30" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="155" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="32" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="175"><net_src comp="34" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="155" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="177"><net_src comp="80" pin="2"/><net_sink comp="170" pin=2"/></net>

<net id="181"><net_src comp="170" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="182"><net_src comp="178" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="183"><net_src comp="178" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="184"><net_src comp="178" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="185"><net_src comp="178" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="190"><net_src comp="164" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="204"><net_src comp="38" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="205"><net_src comp="40" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="206"><net_src comp="121" pin="3"/><net_sink comp="191" pin=2"/></net>

<net id="207"><net_src comp="42" pin="0"/><net_sink comp="191" pin=3"/></net>

<net id="208"><net_src comp="127" pin="3"/><net_sink comp="191" pin=4"/></net>

<net id="209"><net_src comp="44" pin="0"/><net_sink comp="191" pin=5"/></net>

<net id="210"><net_src comp="133" pin="3"/><net_sink comp="191" pin=6"/></net>

<net id="211"><net_src comp="46" pin="0"/><net_sink comp="191" pin=7"/></net>

<net id="212"><net_src comp="139" pin="3"/><net_sink comp="191" pin=8"/></net>

<net id="213"><net_src comp="48" pin="0"/><net_sink comp="191" pin=9"/></net>

<net id="224"><net_src comp="217" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="214" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="220" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="234"><net_src comp="231" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="238"><net_src comp="66" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="240"><net_src comp="235" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="241"><net_src comp="235" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="242"><net_src comp="235" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="246"><net_src comp="70" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="248"><net_src comp="243" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="249"><net_src comp="243" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="253"><net_src comp="74" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="191" pin=10"/></net>

<net id="258"><net_src comp="158" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="262"><net_src comp="93" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="267"><net_src comp="100" pin="3"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="272"><net_src comp="107" pin="3"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="277"><net_src comp="114" pin="3"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="282"><net_src comp="191" pin="11"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="217" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: input_0 | {}
	Port: input_1 | {}
	Port: input_2 | {}
	Port: input_3 | {}
	Port: sum_out | {2 }
 - Input state : 
	Port: gap_Pipeline_VITIS_LOOP_115_1 : lshr_ln | {1 }
	Port: gap_Pipeline_VITIS_LOOP_115_1 : input_0 | {1 2 }
	Port: gap_Pipeline_VITIS_LOOP_115_1 : input_1 | {1 2 }
	Port: gap_Pipeline_VITIS_LOOP_115_1 : input_2 | {1 2 }
	Port: gap_Pipeline_VITIS_LOOP_115_1 : input_3 | {1 2 }
	Port: gap_Pipeline_VITIS_LOOP_115_1 : empty | {1 }
  - Chain level:
	State 1
		store_ln115 : 1
		store_ln114 : 1
		i_1 : 1
		icmp_ln115 : 2
		add_ln115 : 2
		br_ln115 : 3
		tmp_4 : 2
		zext_ln117_1 : 3
		input_0_addr : 4
		input_1_addr : 4
		input_2_addr : 4
		input_3_addr : 4
		input_0_load : 5
		input_1_load : 5
		input_2_load : 5
		input_3_load : 5
		store_ln115 : 3
	State 2
		tmp : 1
		write_ln0 : 1
	State 3
		sum_1 : 1
		store_ln114 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|    add   |     add_ln115_fu_164    |    0    |    16   |
|          |       sum_1_fu_220      |    0    |    19   |
|----------|-------------------------|---------|---------|
| sparsemux|        tmp_fu_191       |    0    |    17   |
|----------|-------------------------|---------|---------|
|   icmp   |    icmp_ln115_fu_158    |    0    |    16   |
|----------|-------------------------|---------|---------|
|   read   |     tmp_1_read_fu_74    |    0    |    0    |
|          | lshr_ln_read_read_fu_80 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   write  |  write_ln0_write_fu_86  |    0    |    0    |
|----------|-------------------------|---------|---------|
|bitconcatenate|       tmp_4_fu_170      |    0    |    0    |
|----------|-------------------------|---------|---------|
|   zext   |   zext_ln117_1_fu_178   |    0    |    0    |
|          |    zext_ln117_fu_217    |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |    68   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|      i_reg_243     |    9   |
| icmp_ln115_reg_255 |    1   |
|input_0_addr_reg_259|   11   |
|input_1_addr_reg_264|   11   |
|input_2_addr_reg_269|   11   |
|input_3_addr_reg_274|   11   |
|     sum_reg_235    |   12   |
|    tmp_1_reg_250   |    2   |
|     tmp_reg_279    |   11   |
+--------------------+--------+
|        Total       |   79   |
+--------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_121 |  p0  |   2  |  11  |   22   ||    0    ||    9    |
| grp_access_fu_127 |  p0  |   2  |  11  |   22   ||    0    ||    9    |
| grp_access_fu_133 |  p0  |   2  |  11  |   22   ||    0    ||    9    |
| grp_access_fu_139 |  p0  |   2  |  11  |   22   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   88   ||   6.44  ||    0    ||    36   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   68   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    6   |    0   |   36   |
|  Register |    -   |   79   |    -   |
+-----------+--------+--------+--------+
|   Total   |    6   |   79   |   104  |
+-----------+--------+--------+--------+
