_svd: ../esp32s3.base.svd

_add:
  NRX:
    description: NRX Peripheral
    baseAddress: 0x6001CC00
    groupName: NRX
    addressBlock:
      offset: 0x0
      size: 0x4
      usage: registers
    registers:
      NRXPD_CTRL:
        description: "NRX Power Down Control Register"
        addressOffset: 0xD4
        size: 0x4
        access: read-write
        fields:
          CHAN_EST_FORCE_PU:
            description: "Force Power Up for Channel Estimation"
            bitOffset: 7
            bitWidth: 1
            access: read-write
          CHAN_EST_FORCE_PD:
            description: "Force Power Down for Channel Estimation"
            bitOffset: 6
            bitWidth: 1
            access: read-write
          RX_ROT_FORCE_PU:
            description: "Force Power Up for RX Rotation"
            bitOffset: 5
            bitWidth: 1
            access: read-write
          RX_ROT_FORCE_PD:
            description: "Force Power Down for RX Rotation"
            bitOffset: 4
            bitWidth: 1
            access: read-write
          VIT_FORCE_PU:
            description: "Force Power Up for Viterbi Decoder"
            bitOffset: 3
            bitWidth: 1
            access: read-write
          VIT_FORCE_PD:
            description: "Force Power Down for Viterbi Decoder"
            bitOffset: 2
            bitWidth: 1
            access: read-write
          DEMAP_FORCE_PU:
            description: "Force Power Up for Demapper"
            bitOffset: 1
            bitWidth: 1
            access: read-write
          DEMAP_FORCE_PD:
            description: "Force Power Down for Demapper"
            bitOffset: 0
            bitWidth: 1
            access: read-write
  FE:
    description: need des
    baseAddress: 0x60006000
    groupName: FE
    addressBlock:
      offset: 0x0
      size: 0x4
      usage: registers
    registers:
      GEN_CTRL:
        description: "FE General Control Register"
        addressOffset: 0x0090
        size: 0x2
        access: read-write
        fields:
          IQ_EST_FORCE_PU:
            description: "Force Power Up for IQ Estimation"
            bitOffset: 5
            bitWidth: 1
            access: read-write
          IQ_EST_FORCE_PD:
            description: "Force Power Down for IQ Estimation"
            bitOffset: 4
            bitWidth: 1
            access: read-write
  FE2:
    description: need des
    baseAddress: 0x60005000
    groupName: FE
    addressBlock:
      offset: 0x0
      size: 0x4
      usage: registers
    registers:
      TX_INTERP_CTRL:
        description: "FE2 TX Interpolation Control Register"
        addressOffset: 0x00f0
        size: 0x20
        access: read-write
        fields:
          TX_INF_FORCE_PU:
            description: "Force Power Up field"
            bitOffset: 10
            bitWidth: 1
            access: read-write
          TX_INF_FORCE_PD:
            description: "Force Power Down field"
            bitOffset: 9
            bitWidth: 1
            access: read-write

_modify:
  SPI?:
    groupName: SPI
  I2S1:
    groupName: I2S
  MCPWM0:
    groupName: MCPWM

AES:
  "KEY*":
    KEY: [0, 0xffff_ffff]
  "TEXT_IN*":
    TEXT_IN: [0, 0xffff_ffff]
  INT_CLR:
    _modify:
      INT_CLEAR:
        name: INT_CLR

APB_SARADC:
  _modify:
    APB_CTRL_DATE:
      name: CTRL_DATE
  CTRL_DATE:
    _strip: APB_CTRL_
  _include:
    - ../../../common_patches/int_strip.yaml
    - ../../../common_patches/adc.yaml

I2C0:
  _modify:
    INT_STATUS:
      name: INT_ST
  _include:
    - ../../../common_patches/int_strip.yaml
    - ../../../common_patches/i2c0.yaml
    - ../../../common_patches/i2c_st_timeouts.yaml

RTC_I2C:
  CMD*:
    _modify:
      COMMAND?,COMMAND1?:
        name: COMMAND
      COMMAND*_DONE:
        name: COMMAND_DONE
  _array:
    CMD*:
      description: I2C command%s register
  _include: ../../../common_patches/int_strip.yaml

RTC_IO:
  _array:
    TOUCH_PAD*:
      name: TOUCH_PAD%s

RTC_CNTL:
  _include: ../../../common_patches/rtc_cntl_int_strip.yaml

"EFUSE,I2S0,UART0,USB_DEVICE,SPI1,I2S1,PERI_BACKUP,SPI0":
  _include: ../../../common_patches/int_strip.yaml

LEDC:
  _include:
    - ../../../common_patches/ledc_collect.yaml
    - ../../../common_patches/ledc_int.yaml

EXTMEM:
  _include: ../../../common_patches/extmem_cache_int_strip.yaml

GPIO_SD:
  _modify:
    SIGMADELTA_CG:
      name: CLOCK_GATE
    SIGMADELTA_VERSION:
      name: VERSION
  SIGMADELTA%s:
    _strip: SD_

UHCI0:
  _include:
    - ../../../common_patches/uhci_collect.yaml
    - ../../../common_patches/int_strip.yaml

TIMG0:
  _include: ../../../common_patches/tim_expand_and_collect.yaml

PCNT:
  _include: ../../../common_patches/pcnt.yaml

SPI0:
  MISC:
    _add:
      CS%s_DIS:
        dim: 2
        dimIndex: 0-1
        dimIncrement: 0x1
        description: "Set this bit to raise high SPI_CS%s pin, which means that the SPI device(Ext_RAM(0)/flash(1)) connected to SPI_CS%s is in low level when SPI1 transfer starts"
        bitOffset: 0
        bitWidth: 1
        access: read-write

SPI1:
  MISC:
    _delete: ["CS0_DIS", "CS1_DIS"]
    _add:
      CS%s_DIS:
        dim: 2
        dimIndex: 0-1
        dimIncrement: 0x1
        description: "Set this bit to raise high SPI_CS%s pin, which means that the SPI device(Ext_RAM(0)/flash(1)) connected to SPI_CS%s is in low level when SPI1 transfer starts"
        bitOffset: 0
        bitWidth: 1
        access: read-write

SPI[12]:
  _include: ../../../common_patches/spi_w.yaml

SPI2:
  _include: ../../../common_patches/spi_dma_int_strip.yaml

SYSTIMER:
  _include:
    - ../../../common_patches/int_strip.yaml
    - ../../../common_patches/systimer.yaml
    - ../../../common_patches/systimer_real_target.yaml

DMA:
  _expand_array:
    IN_CONF0_CH%s: {}
    IN_CONF1_CH%s: {}
    IN_INT_RAW_CH%s: {}
    IN_INT_ST_CH%s: {}
    IN_INT_ENA_CH%s: {}
    IN_INT_CLR_CH%s: {}
    INFIFO_STATUS_CH%s: {}
    IN_POP_CH%s: {}
    IN_LINK_CH%s: {}
    IN_STATE_CH%s: {}
    IN_SUC_EOF_DES_ADDR_CH%s: {}
    IN_ERR_EOF_DES_ADDR_CH%s: {}
    IN_DSCR_CH%s: {}
    IN_DSCR_BF0_CH%s: {}
    IN_DSCR_BF1_CH%s: {}
    IN_WIGHT_CH%s: {}
    IN_PRI_CH%s: {}
    IN_PERI_SEL_CH%s: {}
    OUT_CONF0_CH%s: {}
    OUT_CONF1_CH%s: {}
    OUT_INT_RAW_CH%s: {}
    OUT_INT_ST_CH%s: {}
    OUT_INT_ENA_CH%s: {}
    OUT_INT_CLR_CH%s: {}
    OUTFIFO_STATUS_CH%s: {}
    OUT_PUSH_CH%s: {}
    OUT_LINK_CH%s: {}
    OUT_STATE_CH%s: {}
    OUT_EOF_DES_ADDR_CH%s: {}
    OUT_EOF_BFR_DES_ADDR_CH%s: {}
    OUT_DSCR_CH%s: {}
    OUT_DSCR_BF0_CH%s: {}
    OUT_DSCR_BF1_CH%s: {}
    OUT_WIGHT_CH%s: {}
    OUT_PRI_CH%s: {}
    OUT_PERI_SEL_CH%s: {}

  _cluster:
    CH%s:
      _cluster:
        IN_INT:
          IN_INT_RAW:
            name: RAW
          IN_INT_ST:
            name: ST
          IN_INT_ENA:
            name: ENA
          IN_INT_CLR:
            name: CLR
        OUT_INT:
          OUT_INT_RAW:
            name: RAW
          OUT_INT_ST:
            name: ST
          OUT_INT_ENA:
            name: ENA
          OUT_INT_CLR:
            name: CLR

      IN_CONF0_CH?:
        name: IN_CONF0
      IN_CONF1_CH?:
        name: IN_CONF1
      IN_INT_RAW_CH?:
        name: IN_INT_RAW
      IN_INT_ST_CH?:
        name: IN_INT_ST
      IN_INT_ENA_CH?:
        name: IN_INT_ENA
      IN_INT_CLR_CH?:
        name: IN_INT_CLR
        _modify:
          "*":
            modifiedWriteValues: oneToClear
      INFIFO_STATUS_CH?:
        name: INFIFO_STATUS
      IN_POP_CH?:
        name: IN_POP
      IN_LINK_CH?:
        name: IN_LINK
      IN_STATE_CH?:
        name: IN_STATE
      IN_SUC_EOF_DES_ADDR_CH?:
        name: IN_SUC_EOF_DES_ADDR
      IN_ERR_EOF_DES_ADDR_CH?:
        name: IN_ERR_EOF_DES_ADDR
      IN_DSCR_CH?:
        name: IN_DSCR
      IN_DSCR_BF0_CH?:
        name: IN_DSCR_BF0
      IN_DSCR_BF1_CH?:
        name: IN_DSCR_BF1
      IN_WIGHT_CH?:
        name: IN_WIGHT
      IN_PRI_CH?:
        name: IN_PRI
      IN_PERI_SEL_CH?:
        name: IN_PERI_SEL
      OUT_CONF0_CH?:
        name: OUT_CONF0
      OUT_CONF1_CH?:
        name: OUT_CONF1
      OUT_INT_RAW_CH?:
        name: OUT_INT_RAW
      OUT_INT_ST_CH?:
        name: OUT_INT_ST
      OUT_INT_ENA_CH?:
        name: OUT_INT_ENA
      OUT_INT_CLR_CH?:
        name: OUT_INT_CLR
        _modify:
          "*":
            modifiedWriteValues: oneToClear
      OUTFIFO_STATUS_CH?:
        name: OUTFIFO_STATUS
      OUT_PUSH_CH?:
        name: OUT_PUSH
      OUT_LINK_CH?:
        name: OUT_LINK
      OUT_STATE_CH?:
        name: OUT_STATE
      OUT_EOF_DES_ADDR_CH?:
        name: OUT_EOF_DES_ADDR
      OUT_EOF_BFR_DES_ADDR_CH?:
        name: OUT_EOF_BFR_DES_ADDR
      OUT_DSCR_CH?:
        name: OUT_DSCR
      OUT_DSCR_BF0_CH?:
        name: OUT_DSCR_BF0
      OUT_DSCR_BF1_CH?:
        name: OUT_DSCR_BF1
      OUT_WIGHT_CH?:
        name: OUT_WIGHT
      OUT_PRI_CH?:
        name: OUT_PRI
      OUT_PERI_SEL_CH?:
        name: OUT_PERI_SEL

MCPWM0:
  _cluster:
    TIMER%s:
      TIMER?_CFG0:
        name: CFG0
        description: PWM TIMERx period and update method configuration register.
        _strip: TIMER?_
      TIMER?_CFG1:
        name: CFG1
        description: PWM TIMERx working mode and start/stop control configuration register.
        _strip: TIMER?_
      TIMER?_SYNC:
        name: SYNC
        description: PWM TIMERx sync function configuration register.
        _strip: TIMER?_
      TIMER?_STATUS:
        name: STATUS
        description: PWM TIMERx status register.
        _strip: TIMER?_

    CH%s:
      _array:
        GEN_?:
          name: GEN%s
          description: Actions triggered by events on PWMx%s

      CMPR?_CFG:
        _strip: CMPR?_
      CMPR?_VALUE0:
        description: Shadow register for register A.
        _strip: CMPR?_
      CMPR?_VALUE1:
        description: Shadow register for register B.
        _strip: CMPR?_
      GEN?_CFG0:
        _strip: GEN?_
      GEN?_FORCE:
        description: Permissives to force PWMxA and PWMxB outputs by software
        _strip: GEN?_
      GEN?_A:
        description: Actions triggered by events on PWMxA
      GEN?_B:
        description: Actions triggered by events on PWMxB
      DB?_CFG:
        _strip: DB?_
      DB?_FED_CFG:
        _strip: DB?_
      DB?_RED_CFG:
        _strip: DB?_
      CHOPPER?_CFG:
        _strip: CHOPPER?_
      TZ?_CFG0:
        description: Actions on PWMxA and PWMxB trip events
        _strip: TZ?_
      TZ?_CFG1:
        _strip: TZ?_
      TZ?_STATUS:
        _strip: TZ?_

  _array:
    CAP_CH?_CFG:
      description: Capture channel %s configuration and enable
      _strip: CAP?_
    CAP_CH?:
      description: Value of last capture on channel %s
      _strip: CAP?_

  _include: ../../../common_patches/int_strip.yaml

USB0:
  _include: ../../../common_patches/usb0.yaml

LCD_CAM:
  LCD_DATA_DOUT_MODE:
    DOUT*_MODE:
      _name: DelayMode
      None: [0, Output without delay]
      RaisingEdge: [1, Delayed by the rising edge of LCD_CLK]
      FallingEdge: [2, Delayed by the falling edge of LCD_CLK]
    _array:
      DOUT*_MODE: {}

RSA:
  _modify:
    CLEAR_INTERRUPT:
      name: INT_CLR
    INTERRUPT_ENA:
      name: INT_ENA

  INT_CLR:
    _modify:
      CLEAR_INTERRUPT:
        name: INT_CLR
        access: read-write
  INT_ENA:
    _modify:
      INTERRUPT_ENA:
        name: INT_ENA

APB_CTRL:
  WIFI_RST_EN:
    _delete: WIFI_RST
    _add:
      MAC_RST:
        description: "Set this bit to reset MAC module. Clear the bit to release MAC module."
        bitOffset: 2
        bitWidth: 1
