//`timescale 1ns / 1ps
////////////////////////////////////////////////////////////////////////////////////
//// Company: 
//// Engineer: 
//// 
//// Create Date: 11/27/2021 01:43:12 PM
//// Design Name: 
//// Module Name: top_level_fresher_tb
//// Project Name: 
//// Target Devices: 
//// Tool Versions: 
//// Description: 
//// 
//// Dependencies: 
//// 
//// Revision:
//// Revision 0.01 - File Created
//// Additional Comments:
//// 
////////////////////////////////////////////////////////////////////////////////////


//module top_level_fresher_tb;
//    //input
    
//    logic clk;
//    logic [15:0] sw;
//    logic btnc, btnu, btnl, btnr, btnd;
//    logic [7:0] ja;
//    logic [2:0] jb;
//    //output
    
    
//    top_level_fresher uut(
//   .clk_100mhz(clk),
//   .sw(sw),
//   .btnc(btnc), 
//   .btnu(btnu), 
//   .btnl(btnl), 
//   .btnr(btnr), 
//   .btnd(btnd),
//   .ja(ja), //pixel data from camera
//   .jb(jb), //other data from camera (including clock return)
//   output   jbclk, //clock FPGA drives the camera with
//   input [2:0] jd,
//   output   jdclk,
//   output[3:0] vga_r,
//   output[3:0] vga_b,
//   output[3:0] vga_g,
//   output vga_hs,
//   output vga_vs,
//   output led16_b, led16_g, led16_r,
//   output led17_b, led17_g, led17_r,
//   output[15:0] led,
//   output ca, cb, cc, cd, ce, cf, cg, dp,  // segments a-g, dp
//   output[7:0] an    // Display location 0-7
//   );





//endmodule
