--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml multiplier.twx multiplier.ncd -o multiplier.twr
multiplier.pcf

Design file:              multiplier.ncd
Physical constraint file: multiplier.pcf
Device,package,speed:     xc3s100e,vq100,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
a<0>        |    0.493(R)|    0.700(R)|clk_BUFGP         |   0.000|
a<1>        |    0.485(R)|    0.706(R)|clk_BUFGP         |   0.000|
a<2>        |    0.567(R)|    0.642(R)|clk_BUFGP         |   0.000|
a<3>        |    0.370(R)|    0.800(R)|clk_BUFGP         |   0.000|
a<4>        |    0.669(R)|    0.558(R)|clk_BUFGP         |   0.000|
a<5>        |    0.613(R)|    0.602(R)|clk_BUFGP         |   0.000|
a<6>        |    0.895(R)|    0.379(R)|clk_BUFGP         |   0.000|
a<7>        |    0.350(R)|    0.815(R)|clk_BUFGP         |   0.000|
b<0>        |    0.830(R)|    0.427(R)|clk_BUFGP         |   0.000|
b<1>        |    0.664(R)|    0.560(R)|clk_BUFGP         |   0.000|
b<2>        |    0.696(R)|    0.533(R)|clk_BUFGP         |   0.000|
b<3>        |    0.366(R)|    0.797(R)|clk_BUFGP         |   0.000|
b<4>        |    0.595(R)|    0.615(R)|clk_BUFGP         |   0.000|
b<5>        |    0.579(R)|    0.628(R)|clk_BUFGP         |   0.000|
b<6>        |    0.414(R)|    0.759(R)|clk_BUFGP         |   0.000|
b<7>        |    0.753(R)|    0.488(R)|clk_BUFGP         |   0.000|
start       |    2.962(R)|    0.190(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
out<0>      |    7.650(R)|clk_BUFGP         |   0.000|
out<1>      |    7.162(R)|clk_BUFGP         |   0.000|
out<2>      |    7.930(R)|clk_BUFGP         |   0.000|
out<3>      |    7.276(R)|clk_BUFGP         |   0.000|
out<4>      |    7.745(R)|clk_BUFGP         |   0.000|
out<5>      |    7.406(R)|clk_BUFGP         |   0.000|
out<6>      |    7.393(R)|clk_BUFGP         |   0.000|
out<7>      |    7.341(R)|clk_BUFGP         |   0.000|
out<8>      |    7.192(R)|clk_BUFGP         |   0.000|
out<9>      |    7.338(R)|clk_BUFGP         |   0.000|
out<10>     |    7.460(R)|clk_BUFGP         |   0.000|
out<11>     |    7.360(R)|clk_BUFGP         |   0.000|
out<12>     |    6.715(R)|clk_BUFGP         |   0.000|
out<13>     |    7.330(R)|clk_BUFGP         |   0.000|
out<14>     |    7.334(R)|clk_BUFGP         |   0.000|
out<15>     |    7.337(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.060|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed Apr 13 10:40:17 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4503 MB



