#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x145b760 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x149f7f0 .scope module, "tb" "tb" 3 211;
 .timescale -12 -12;
L_0x1459a90 .functor NOT 1, L_0x14d3a70, C4<0>, C4<0>, C4<0>;
L_0x14d3780 .functor XOR 8, L_0x14d3520, L_0x14d36e0, C4<00000000>, C4<00000000>;
L_0x14d3960 .functor XOR 8, L_0x14d3780, L_0x14d3890, C4<00000000>, C4<00000000>;
v0x14d1190_0 .net *"_ivl_10", 7 0, L_0x14d3890;  1 drivers
v0x14d1290_0 .net *"_ivl_12", 7 0, L_0x14d3960;  1 drivers
v0x14d1370_0 .net *"_ivl_2", 7 0, L_0x14d3480;  1 drivers
v0x14d1430_0 .net *"_ivl_4", 7 0, L_0x14d3520;  1 drivers
v0x14d1510_0 .net *"_ivl_6", 7 0, L_0x14d36e0;  1 drivers
v0x14d1640_0 .net *"_ivl_8", 7 0, L_0x14d3780;  1 drivers
v0x14d1720_0 .net "areset", 0 0, L_0x1459ea0;  1 drivers
v0x14d17c0_0 .var "clk", 0 0;
v0x14d1860_0 .net "predict_history_dut", 6 0, v0x14d00b0_0;  1 drivers
v0x14d1920_0 .net "predict_history_ref", 6 0, L_0x14d32f0;  1 drivers
v0x14d19c0_0 .net "predict_pc", 6 0, L_0x14d2580;  1 drivers
v0x14d1a60_0 .net "predict_taken_dut", 0 0, v0x14d03d0_0;  1 drivers
v0x14d1b00_0 .net "predict_taken_ref", 0 0, L_0x14d3130;  1 drivers
v0x14d1ba0_0 .net "predict_valid", 0 0, v0x14cd490_0;  1 drivers
v0x14d1c40_0 .var/2u "stats1", 223 0;
v0x14d1ce0_0 .var/2u "strobe", 0 0;
v0x14d1da0_0 .net "tb_match", 0 0, L_0x14d3a70;  1 drivers
v0x14d1f50_0 .net "tb_mismatch", 0 0, L_0x1459a90;  1 drivers
v0x14d1ff0_0 .net "train_history", 6 0, L_0x14d2b30;  1 drivers
v0x14d20b0_0 .net "train_mispredicted", 0 0, L_0x14d29d0;  1 drivers
v0x14d2150_0 .net "train_pc", 6 0, L_0x14d2cc0;  1 drivers
v0x14d2210_0 .net "train_taken", 0 0, L_0x14d27b0;  1 drivers
v0x14d22b0_0 .net "train_valid", 0 0, v0x14cde10_0;  1 drivers
v0x14d2350_0 .net "wavedrom_enable", 0 0, v0x14cdee0_0;  1 drivers
v0x14d23f0_0 .net/2s "wavedrom_hide_after_time", 31 0, v0x14cdf80_0;  1 drivers
v0x14d2490_0 .net "wavedrom_title", 511 0, v0x14ce060_0;  1 drivers
L_0x14d3480 .concat [ 7 1 0 0], L_0x14d32f0, L_0x14d3130;
L_0x14d3520 .concat [ 7 1 0 0], L_0x14d32f0, L_0x14d3130;
L_0x14d36e0 .concat [ 7 1 0 0], v0x14d00b0_0, v0x14d03d0_0;
L_0x14d3890 .concat [ 7 1 0 0], L_0x14d32f0, L_0x14d3130;
L_0x14d3a70 .cmp/eeq 8, L_0x14d3480, L_0x14d3960;
S_0x1458e10 .scope module, "good1" "reference_module" 3 268, 3 4 0, S_0x149f7f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
P_0x14aab20 .param/l "LNT" 0 3 22, C4<01>;
P_0x14aab60 .param/l "LT" 0 3 22, C4<10>;
P_0x14aaba0 .param/l "SNT" 0 3 22, C4<00>;
P_0x14aabe0 .param/l "ST" 0 3 22, C4<11>;
P_0x14aac20 .param/l "n" 0 3 19, +C4<00000000000000000000000000000111>;
L_0x145a380 .functor XOR 7, v0x14cb630_0, L_0x14d2580, C4<0000000>, C4<0000000>;
L_0x14858e0 .functor XOR 7, L_0x14d2b30, L_0x14d2cc0, C4<0000000>, C4<0000000>;
v0x1498a30_0 .net *"_ivl_11", 0 0, L_0x14d3040;  1 drivers
L_0x7f124890c1c8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1498d00_0 .net *"_ivl_12", 0 0, L_0x7f124890c1c8;  1 drivers
L_0x7f124890c210 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x1459b00_0 .net *"_ivl_16", 6 0, L_0x7f124890c210;  1 drivers
v0x1459d40_0 .net *"_ivl_4", 1 0, L_0x14d2e50;  1 drivers
v0x1459f10_0 .net *"_ivl_6", 8 0, L_0x14d2f50;  1 drivers
L_0x7f124890c180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x145a470_0 .net *"_ivl_9", 1 0, L_0x7f124890c180;  1 drivers
v0x14cb310_0 .net "areset", 0 0, L_0x1459ea0;  alias, 1 drivers
v0x14cb3d0_0 .net "clk", 0 0, v0x14d17c0_0;  1 drivers
v0x14cb490 .array "pht", 0 127, 1 0;
v0x14cb550_0 .net "predict_history", 6 0, L_0x14d32f0;  alias, 1 drivers
v0x14cb630_0 .var "predict_history_r", 6 0;
v0x14cb710_0 .net "predict_index", 6 0, L_0x145a380;  1 drivers
v0x14cb7f0_0 .net "predict_pc", 6 0, L_0x14d2580;  alias, 1 drivers
v0x14cb8d0_0 .net "predict_taken", 0 0, L_0x14d3130;  alias, 1 drivers
v0x14cb990_0 .net "predict_valid", 0 0, v0x14cd490_0;  alias, 1 drivers
v0x14cba50_0 .net "train_history", 6 0, L_0x14d2b30;  alias, 1 drivers
v0x14cbb30_0 .net "train_index", 6 0, L_0x14858e0;  1 drivers
v0x14cbc10_0 .net "train_mispredicted", 0 0, L_0x14d29d0;  alias, 1 drivers
v0x14cbcd0_0 .net "train_pc", 6 0, L_0x14d2cc0;  alias, 1 drivers
v0x14cbdb0_0 .net "train_taken", 0 0, L_0x14d27b0;  alias, 1 drivers
v0x14cbe70_0 .net "train_valid", 0 0, v0x14cde10_0;  alias, 1 drivers
E_0x146b170 .event posedge, v0x14cb310_0, v0x14cb3d0_0;
L_0x14d2e50 .array/port v0x14cb490, L_0x14d2f50;
L_0x14d2f50 .concat [ 7 2 0 0], L_0x145a380, L_0x7f124890c180;
L_0x14d3040 .part L_0x14d2e50, 1, 1;
L_0x14d3130 .functor MUXZ 1, L_0x7f124890c1c8, L_0x14d3040, v0x14cd490_0, C4<>;
L_0x14d32f0 .functor MUXZ 7, L_0x7f124890c210, v0x14cb630_0, v0x14cd490_0, C4<>;
S_0x145d7d0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 30, 3 30 0, S_0x1458e10;
 .timescale -12 -12;
v0x1498610_0 .var/i "i", 31 0;
S_0x14cc090 .scope module, "stim1" "stimulus_gen" 3 257, 3 51 0, S_0x149f7f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "areset";
    .port_info 2 /OUTPUT 1 "predict_valid";
    .port_info 3 /OUTPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "train_valid";
    .port_info 5 /OUTPUT 1 "train_taken";
    .port_info 6 /OUTPUT 1 "train_mispredicted";
    .port_info 7 /OUTPUT 7 "train_history";
    .port_info 8 /OUTPUT 7 "train_pc";
    .port_info 9 /INPUT 1 "tb_match";
    .port_info 10 /OUTPUT 512 "wavedrom_title";
    .port_info 11 /OUTPUT 1 "wavedrom_enable";
    .port_info 12 /OUTPUT 32 "wavedrom_hide_after_time";
P_0x14cc240 .param/l "N" 0 3 52, +C4<00000000000000000000000000000111>;
L_0x1459ea0 .functor BUFZ 1, v0x14cd560_0, C4<0>, C4<0>, C4<0>;
L_0x7f124890c0a8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x14ccd20_0 .net *"_ivl_10", 0 0, L_0x7f124890c0a8;  1 drivers
L_0x7f124890c0f0 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x14cce00_0 .net *"_ivl_14", 6 0, L_0x7f124890c0f0;  1 drivers
L_0x7f124890c138 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x14ccee0_0 .net *"_ivl_18", 6 0, L_0x7f124890c138;  1 drivers
L_0x7f124890c018 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x14ccfa0_0 .net *"_ivl_2", 6 0, L_0x7f124890c018;  1 drivers
L_0x7f124890c060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x14cd080_0 .net *"_ivl_6", 0 0, L_0x7f124890c060;  1 drivers
v0x14cd1b0_0 .net "areset", 0 0, L_0x1459ea0;  alias, 1 drivers
v0x14cd250_0 .net "clk", 0 0, v0x14d17c0_0;  alias, 1 drivers
v0x14cd320_0 .net "predict_pc", 6 0, L_0x14d2580;  alias, 1 drivers
v0x14cd3f0_0 .var "predict_pc_r", 6 0;
v0x14cd490_0 .var "predict_valid", 0 0;
v0x14cd560_0 .var "reset", 0 0;
v0x14cd600_0 .net "tb_match", 0 0, L_0x14d3a70;  alias, 1 drivers
v0x14cd6c0_0 .net "train_history", 6 0, L_0x14d2b30;  alias, 1 drivers
v0x14cd7b0_0 .var "train_history_r", 6 0;
v0x14cd870_0 .net "train_mispredicted", 0 0, L_0x14d29d0;  alias, 1 drivers
v0x14cd940_0 .var "train_mispredicted_r", 0 0;
v0x14cd9e0_0 .net "train_pc", 6 0, L_0x14d2cc0;  alias, 1 drivers
v0x14cdbe0_0 .var "train_pc_r", 6 0;
v0x14cdca0_0 .net "train_taken", 0 0, L_0x14d27b0;  alias, 1 drivers
v0x14cdd70_0 .var "train_taken_r", 0 0;
v0x14cde10_0 .var "train_valid", 0 0;
v0x14cdee0_0 .var "wavedrom_enable", 0 0;
v0x14cdf80_0 .var/2s "wavedrom_hide_after_time", 31 0;
v0x14ce060_0 .var "wavedrom_title", 511 0;
E_0x146a610/0 .event negedge, v0x14cb3d0_0;
E_0x146a610/1 .event posedge, v0x14cb3d0_0;
E_0x146a610 .event/or E_0x146a610/0, E_0x146a610/1;
L_0x14d2580 .functor MUXZ 7, L_0x7f124890c018, v0x14cd3f0_0, v0x14cd490_0, C4<>;
L_0x14d27b0 .functor MUXZ 1, L_0x7f124890c060, v0x14cdd70_0, v0x14cde10_0, C4<>;
L_0x14d29d0 .functor MUXZ 1, L_0x7f124890c0a8, v0x14cd940_0, v0x14cde10_0, C4<>;
L_0x14d2b30 .functor MUXZ 7, L_0x7f124890c0f0, v0x14cd7b0_0, v0x14cde10_0, C4<>;
L_0x14d2cc0 .functor MUXZ 7, L_0x7f124890c138, v0x14cdbe0_0, v0x14cde10_0, C4<>;
S_0x14cc300 .scope task, "reset_test" "reset_test" 3 86, 3 86 0, S_0x14cc090;
 .timescale -12 -12;
v0x14cc560_0 .var/2u "arfail", 0 0;
v0x14cc640_0 .var "async", 0 0;
v0x14cc700_0 .var/2u "datafail", 0 0;
v0x14cc7a0_0 .var/2u "srfail", 0 0;
E_0x146a3c0 .event posedge, v0x14cb3d0_0;
E_0x144b9f0 .event negedge, v0x14cb3d0_0;
TD_tb.stim1.reset_test ;
    %wait E_0x146a3c0;
    %wait E_0x146a3c0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14cd560_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x146a3c0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x144b9f0;
    %load/vec4 v0x14cd600_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x14cc700_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14cd560_0, 0;
    %wait E_0x146a3c0;
    %load/vec4 v0x14cd600_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x14cc560_0, 0, 1;
    %wait E_0x146a3c0;
    %load/vec4 v0x14cd600_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x14cc7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14cd560_0, 0;
    %load/vec4 v0x14cc7a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 100 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x14cc560_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x14cc640_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x14cc700_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x14cc640_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 102 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x14cc860 .scope task, "wavedrom_start" "wavedrom_start" 3 77, 3 77 0, S_0x14cc090;
 .timescale -12 -12;
v0x14cca60_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x14ccb40 .scope task, "wavedrom_stop" "wavedrom_stop" 3 80, 3 80 0, S_0x14cc090;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x14ce2e0 .scope module, "top_module1" "top_module" 3 281, 4 1 0, S_0x149f7f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
L_0x14744f0 .functor XOR 7, L_0x14d2580, v0x14d0010_0, C4<0000000>, C4<0000000>;
L_0x14abe80 .functor XOR 7, L_0x14d2cc0, L_0x14d2b30, C4<0000000>, C4<0000000>;
v0x14ced30 .array "PHT", 0 127, 1 0;
v0x14cfe10_0 .net "areset", 0 0, L_0x1459ea0;  alias, 1 drivers
v0x14cff20_0 .net "clk", 0 0, v0x14d17c0_0;  alias, 1 drivers
v0x14d0010_0 .var "global_history", 6 0;
v0x14d00b0_0 .var "predict_history", 6 0;
v0x14d01e0_0 .net "predict_index", 6 0, L_0x14744f0;  1 drivers
v0x14d02c0_0 .net "predict_pc", 6 0, L_0x14d2580;  alias, 1 drivers
v0x14d03d0_0 .var "predict_taken", 0 0;
v0x14d0490_0 .net "predict_valid", 0 0, v0x14cd490_0;  alias, 1 drivers
v0x14d0530_0 .var "temp_predict_history", 6 0;
v0x14d0610_0 .var "temp_predict_taken", 0 0;
v0x14d06d0_0 .net "train_history", 6 0, L_0x14d2b30;  alias, 1 drivers
v0x14d07e0_0 .net "train_index", 6 0, L_0x14abe80;  1 drivers
v0x14d08c0_0 .net "train_mispredicted", 0 0, L_0x14d29d0;  alias, 1 drivers
v0x14d09b0_0 .net "train_pc", 6 0, L_0x14d2cc0;  alias, 1 drivers
v0x14d0ac0_0 .net "train_taken", 0 0, L_0x14d27b0;  alias, 1 drivers
v0x14d0bb0_0 .net "train_valid", 0 0, v0x14cde10_0;  alias, 1 drivers
v0x14ced30_0 .array/port v0x14ced30, 0;
v0x14ced30_1 .array/port v0x14ced30, 1;
E_0x14b1010/0 .event anyedge, v0x14cb990_0, v0x14d01e0_0, v0x14ced30_0, v0x14ced30_1;
v0x14ced30_2 .array/port v0x14ced30, 2;
v0x14ced30_3 .array/port v0x14ced30, 3;
v0x14ced30_4 .array/port v0x14ced30, 4;
v0x14ced30_5 .array/port v0x14ced30, 5;
E_0x14b1010/1 .event anyedge, v0x14ced30_2, v0x14ced30_3, v0x14ced30_4, v0x14ced30_5;
v0x14ced30_6 .array/port v0x14ced30, 6;
v0x14ced30_7 .array/port v0x14ced30, 7;
v0x14ced30_8 .array/port v0x14ced30, 8;
v0x14ced30_9 .array/port v0x14ced30, 9;
E_0x14b1010/2 .event anyedge, v0x14ced30_6, v0x14ced30_7, v0x14ced30_8, v0x14ced30_9;
v0x14ced30_10 .array/port v0x14ced30, 10;
v0x14ced30_11 .array/port v0x14ced30, 11;
v0x14ced30_12 .array/port v0x14ced30, 12;
v0x14ced30_13 .array/port v0x14ced30, 13;
E_0x14b1010/3 .event anyedge, v0x14ced30_10, v0x14ced30_11, v0x14ced30_12, v0x14ced30_13;
v0x14ced30_14 .array/port v0x14ced30, 14;
v0x14ced30_15 .array/port v0x14ced30, 15;
v0x14ced30_16 .array/port v0x14ced30, 16;
v0x14ced30_17 .array/port v0x14ced30, 17;
E_0x14b1010/4 .event anyedge, v0x14ced30_14, v0x14ced30_15, v0x14ced30_16, v0x14ced30_17;
v0x14ced30_18 .array/port v0x14ced30, 18;
v0x14ced30_19 .array/port v0x14ced30, 19;
v0x14ced30_20 .array/port v0x14ced30, 20;
v0x14ced30_21 .array/port v0x14ced30, 21;
E_0x14b1010/5 .event anyedge, v0x14ced30_18, v0x14ced30_19, v0x14ced30_20, v0x14ced30_21;
v0x14ced30_22 .array/port v0x14ced30, 22;
v0x14ced30_23 .array/port v0x14ced30, 23;
v0x14ced30_24 .array/port v0x14ced30, 24;
v0x14ced30_25 .array/port v0x14ced30, 25;
E_0x14b1010/6 .event anyedge, v0x14ced30_22, v0x14ced30_23, v0x14ced30_24, v0x14ced30_25;
v0x14ced30_26 .array/port v0x14ced30, 26;
v0x14ced30_27 .array/port v0x14ced30, 27;
v0x14ced30_28 .array/port v0x14ced30, 28;
v0x14ced30_29 .array/port v0x14ced30, 29;
E_0x14b1010/7 .event anyedge, v0x14ced30_26, v0x14ced30_27, v0x14ced30_28, v0x14ced30_29;
v0x14ced30_30 .array/port v0x14ced30, 30;
v0x14ced30_31 .array/port v0x14ced30, 31;
v0x14ced30_32 .array/port v0x14ced30, 32;
v0x14ced30_33 .array/port v0x14ced30, 33;
E_0x14b1010/8 .event anyedge, v0x14ced30_30, v0x14ced30_31, v0x14ced30_32, v0x14ced30_33;
v0x14ced30_34 .array/port v0x14ced30, 34;
v0x14ced30_35 .array/port v0x14ced30, 35;
v0x14ced30_36 .array/port v0x14ced30, 36;
v0x14ced30_37 .array/port v0x14ced30, 37;
E_0x14b1010/9 .event anyedge, v0x14ced30_34, v0x14ced30_35, v0x14ced30_36, v0x14ced30_37;
v0x14ced30_38 .array/port v0x14ced30, 38;
v0x14ced30_39 .array/port v0x14ced30, 39;
v0x14ced30_40 .array/port v0x14ced30, 40;
v0x14ced30_41 .array/port v0x14ced30, 41;
E_0x14b1010/10 .event anyedge, v0x14ced30_38, v0x14ced30_39, v0x14ced30_40, v0x14ced30_41;
v0x14ced30_42 .array/port v0x14ced30, 42;
v0x14ced30_43 .array/port v0x14ced30, 43;
v0x14ced30_44 .array/port v0x14ced30, 44;
v0x14ced30_45 .array/port v0x14ced30, 45;
E_0x14b1010/11 .event anyedge, v0x14ced30_42, v0x14ced30_43, v0x14ced30_44, v0x14ced30_45;
v0x14ced30_46 .array/port v0x14ced30, 46;
v0x14ced30_47 .array/port v0x14ced30, 47;
v0x14ced30_48 .array/port v0x14ced30, 48;
v0x14ced30_49 .array/port v0x14ced30, 49;
E_0x14b1010/12 .event anyedge, v0x14ced30_46, v0x14ced30_47, v0x14ced30_48, v0x14ced30_49;
v0x14ced30_50 .array/port v0x14ced30, 50;
v0x14ced30_51 .array/port v0x14ced30, 51;
v0x14ced30_52 .array/port v0x14ced30, 52;
v0x14ced30_53 .array/port v0x14ced30, 53;
E_0x14b1010/13 .event anyedge, v0x14ced30_50, v0x14ced30_51, v0x14ced30_52, v0x14ced30_53;
v0x14ced30_54 .array/port v0x14ced30, 54;
v0x14ced30_55 .array/port v0x14ced30, 55;
v0x14ced30_56 .array/port v0x14ced30, 56;
v0x14ced30_57 .array/port v0x14ced30, 57;
E_0x14b1010/14 .event anyedge, v0x14ced30_54, v0x14ced30_55, v0x14ced30_56, v0x14ced30_57;
v0x14ced30_58 .array/port v0x14ced30, 58;
v0x14ced30_59 .array/port v0x14ced30, 59;
v0x14ced30_60 .array/port v0x14ced30, 60;
v0x14ced30_61 .array/port v0x14ced30, 61;
E_0x14b1010/15 .event anyedge, v0x14ced30_58, v0x14ced30_59, v0x14ced30_60, v0x14ced30_61;
v0x14ced30_62 .array/port v0x14ced30, 62;
v0x14ced30_63 .array/port v0x14ced30, 63;
v0x14ced30_64 .array/port v0x14ced30, 64;
v0x14ced30_65 .array/port v0x14ced30, 65;
E_0x14b1010/16 .event anyedge, v0x14ced30_62, v0x14ced30_63, v0x14ced30_64, v0x14ced30_65;
v0x14ced30_66 .array/port v0x14ced30, 66;
v0x14ced30_67 .array/port v0x14ced30, 67;
v0x14ced30_68 .array/port v0x14ced30, 68;
v0x14ced30_69 .array/port v0x14ced30, 69;
E_0x14b1010/17 .event anyedge, v0x14ced30_66, v0x14ced30_67, v0x14ced30_68, v0x14ced30_69;
v0x14ced30_70 .array/port v0x14ced30, 70;
v0x14ced30_71 .array/port v0x14ced30, 71;
v0x14ced30_72 .array/port v0x14ced30, 72;
v0x14ced30_73 .array/port v0x14ced30, 73;
E_0x14b1010/18 .event anyedge, v0x14ced30_70, v0x14ced30_71, v0x14ced30_72, v0x14ced30_73;
v0x14ced30_74 .array/port v0x14ced30, 74;
v0x14ced30_75 .array/port v0x14ced30, 75;
v0x14ced30_76 .array/port v0x14ced30, 76;
v0x14ced30_77 .array/port v0x14ced30, 77;
E_0x14b1010/19 .event anyedge, v0x14ced30_74, v0x14ced30_75, v0x14ced30_76, v0x14ced30_77;
v0x14ced30_78 .array/port v0x14ced30, 78;
v0x14ced30_79 .array/port v0x14ced30, 79;
v0x14ced30_80 .array/port v0x14ced30, 80;
v0x14ced30_81 .array/port v0x14ced30, 81;
E_0x14b1010/20 .event anyedge, v0x14ced30_78, v0x14ced30_79, v0x14ced30_80, v0x14ced30_81;
v0x14ced30_82 .array/port v0x14ced30, 82;
v0x14ced30_83 .array/port v0x14ced30, 83;
v0x14ced30_84 .array/port v0x14ced30, 84;
v0x14ced30_85 .array/port v0x14ced30, 85;
E_0x14b1010/21 .event anyedge, v0x14ced30_82, v0x14ced30_83, v0x14ced30_84, v0x14ced30_85;
v0x14ced30_86 .array/port v0x14ced30, 86;
v0x14ced30_87 .array/port v0x14ced30, 87;
v0x14ced30_88 .array/port v0x14ced30, 88;
v0x14ced30_89 .array/port v0x14ced30, 89;
E_0x14b1010/22 .event anyedge, v0x14ced30_86, v0x14ced30_87, v0x14ced30_88, v0x14ced30_89;
v0x14ced30_90 .array/port v0x14ced30, 90;
v0x14ced30_91 .array/port v0x14ced30, 91;
v0x14ced30_92 .array/port v0x14ced30, 92;
v0x14ced30_93 .array/port v0x14ced30, 93;
E_0x14b1010/23 .event anyedge, v0x14ced30_90, v0x14ced30_91, v0x14ced30_92, v0x14ced30_93;
v0x14ced30_94 .array/port v0x14ced30, 94;
v0x14ced30_95 .array/port v0x14ced30, 95;
v0x14ced30_96 .array/port v0x14ced30, 96;
v0x14ced30_97 .array/port v0x14ced30, 97;
E_0x14b1010/24 .event anyedge, v0x14ced30_94, v0x14ced30_95, v0x14ced30_96, v0x14ced30_97;
v0x14ced30_98 .array/port v0x14ced30, 98;
v0x14ced30_99 .array/port v0x14ced30, 99;
v0x14ced30_100 .array/port v0x14ced30, 100;
v0x14ced30_101 .array/port v0x14ced30, 101;
E_0x14b1010/25 .event anyedge, v0x14ced30_98, v0x14ced30_99, v0x14ced30_100, v0x14ced30_101;
v0x14ced30_102 .array/port v0x14ced30, 102;
v0x14ced30_103 .array/port v0x14ced30, 103;
v0x14ced30_104 .array/port v0x14ced30, 104;
v0x14ced30_105 .array/port v0x14ced30, 105;
E_0x14b1010/26 .event anyedge, v0x14ced30_102, v0x14ced30_103, v0x14ced30_104, v0x14ced30_105;
v0x14ced30_106 .array/port v0x14ced30, 106;
v0x14ced30_107 .array/port v0x14ced30, 107;
v0x14ced30_108 .array/port v0x14ced30, 108;
v0x14ced30_109 .array/port v0x14ced30, 109;
E_0x14b1010/27 .event anyedge, v0x14ced30_106, v0x14ced30_107, v0x14ced30_108, v0x14ced30_109;
v0x14ced30_110 .array/port v0x14ced30, 110;
v0x14ced30_111 .array/port v0x14ced30, 111;
v0x14ced30_112 .array/port v0x14ced30, 112;
v0x14ced30_113 .array/port v0x14ced30, 113;
E_0x14b1010/28 .event anyedge, v0x14ced30_110, v0x14ced30_111, v0x14ced30_112, v0x14ced30_113;
v0x14ced30_114 .array/port v0x14ced30, 114;
v0x14ced30_115 .array/port v0x14ced30, 115;
v0x14ced30_116 .array/port v0x14ced30, 116;
v0x14ced30_117 .array/port v0x14ced30, 117;
E_0x14b1010/29 .event anyedge, v0x14ced30_114, v0x14ced30_115, v0x14ced30_116, v0x14ced30_117;
v0x14ced30_118 .array/port v0x14ced30, 118;
v0x14ced30_119 .array/port v0x14ced30, 119;
v0x14ced30_120 .array/port v0x14ced30, 120;
v0x14ced30_121 .array/port v0x14ced30, 121;
E_0x14b1010/30 .event anyedge, v0x14ced30_118, v0x14ced30_119, v0x14ced30_120, v0x14ced30_121;
v0x14ced30_122 .array/port v0x14ced30, 122;
v0x14ced30_123 .array/port v0x14ced30, 123;
v0x14ced30_124 .array/port v0x14ced30, 124;
v0x14ced30_125 .array/port v0x14ced30, 125;
E_0x14b1010/31 .event anyedge, v0x14ced30_122, v0x14ced30_123, v0x14ced30_124, v0x14ced30_125;
v0x14ced30_126 .array/port v0x14ced30, 126;
v0x14ced30_127 .array/port v0x14ced30, 127;
E_0x14b1010/32 .event anyedge, v0x14ced30_126, v0x14ced30_127, v0x14d0010_0;
E_0x14b1010 .event/or E_0x14b1010/0, E_0x14b1010/1, E_0x14b1010/2, E_0x14b1010/3, E_0x14b1010/4, E_0x14b1010/5, E_0x14b1010/6, E_0x14b1010/7, E_0x14b1010/8, E_0x14b1010/9, E_0x14b1010/10, E_0x14b1010/11, E_0x14b1010/12, E_0x14b1010/13, E_0x14b1010/14, E_0x14b1010/15, E_0x14b1010/16, E_0x14b1010/17, E_0x14b1010/18, E_0x14b1010/19, E_0x14b1010/20, E_0x14b1010/21, E_0x14b1010/22, E_0x14b1010/23, E_0x14b1010/24, E_0x14b1010/25, E_0x14b1010/26, E_0x14b1010/27, E_0x14b1010/28, E_0x14b1010/29, E_0x14b1010/30, E_0x14b1010/31, E_0x14b1010/32;
S_0x14cea30 .scope begin, "$unm_blk_6" "$unm_blk_6" 4 50, 4 50 0, S_0x14ce2e0;
 .timescale 0 0;
v0x14cec30_0 .var/i "i", 31 0;
S_0x14d0f70 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 296, 3 296 0, S_0x149f7f0;
 .timescale -12 -12;
E_0x14b1300 .event anyedge, v0x14d1ce0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x14d1ce0_0;
    %nor/r;
    %assign/vec4 v0x14d1ce0_0, 0;
    %wait E_0x14b1300;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x14cc090;
T_4 ;
    %wait E_0x146a3c0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14cd560_0, 0;
    %wait E_0x146a3c0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14cd560_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14cd490_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14cd940_0, 0;
    %pushi/vec4 127, 0, 7;
    %assign/vec4 v0x14cd7b0_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x14cdbe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14cdd70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14cde10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14cd490_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x14cd3f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14cc640_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x14cc300;
    %join;
    %fork TD_tb.stim1.wavedrom_stop, S_0x14ccb40;
    %join;
    %wait E_0x146a3c0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14cd560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14cd490_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x14cd3f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14cd490_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x14cd7b0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x14cdbe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14cdd70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14cde10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14cd940_0, 0;
    %wait E_0x144b9f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14cd560_0, 0;
    %wait E_0x146a3c0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14cde10_0, 0;
    %wait E_0x146a3c0;
    %pushi/vec4 2, 0, 7;
    %assign/vec4 v0x14cd7b0_0, 0;
    %wait E_0x146a3c0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14cde10_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x146a3c0;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x14cd7b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14cdd70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14cde10_0, 0;
    %wait E_0x146a3c0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14cde10_0, 0;
    %pushi/vec4 8, 0, 32;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.3, 5;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x146a3c0;
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x14ccb40;
    %join;
    %wait E_0x146a3c0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14cd560_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x14cd3f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14cd490_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x14cd7b0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x14cdbe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14cdd70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14cde10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14cd940_0, 0;
    %wait E_0x144b9f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14cd560_0, 0;
    %wait E_0x146a3c0;
    %wait E_0x146a3c0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14cde10_0, 0;
    %wait E_0x146a3c0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14cde10_0, 0;
    %wait E_0x146a3c0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14cde10_0, 0;
    %pushi/vec4 16, 0, 7;
    %assign/vec4 v0x14cd7b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14cdd70_0, 0;
    %wait E_0x146a3c0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14cde10_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.5, 5;
    %jmp/1 T_4.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x146a3c0;
    %jmp T_4.4;
T_4.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x14cd7b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14cdd70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14cde10_0, 0;
    %wait E_0x146a3c0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14cde10_0, 0;
    %wait E_0x146a3c0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14cde10_0, 0;
    %pushi/vec4 32, 0, 7;
    %assign/vec4 v0x14cd7b0_0, 0;
    %wait E_0x146a3c0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14cde10_0, 0;
    %pushi/vec4 3, 0, 32;
T_4.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.7, 5;
    %jmp/1 T_4.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x146a3c0;
    %jmp T_4.6;
T_4.7 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x14ccb40;
    %join;
    %pushi/vec4 1000, 0, 32;
T_4.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.9, 5;
    %jmp/1 T_4.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x146a610;
    %vpi_func 3 201 "$urandom" 32 {0 0 0};
    %pad/u 17;
    %split/vec4 1;
    %assign/vec4 v0x14cde10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14cdd70_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x14cdbe0_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x14cd3f0_0, 0;
    %assign/vec4 v0x14cd490_0, 0;
    %vpi_func 3 202 "$urandom" 32 {0 0 0};
    %pad/u 7;
    %assign/vec4 v0x14cd7b0_0, 0;
    %vpi_func 3 203 "$urandom_range" 32, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000011111 {0 0 0};
    %nor/r;
    %assign/vec4 v0x14cd940_0, 0;
    %jmp T_4.8;
T_4.9 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 206 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x1458e10;
T_5 ;
    %wait E_0x146b170;
    %load/vec4 v0x14cb310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %fork t_1, S_0x145d7d0;
    %jmp t_0;
    .scope S_0x145d7d0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1498610_0, 0, 32;
T_5.2 ; Top of for-loop 
    %load/vec4 v0x1498610_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 4, v0x1498610_0;
    %store/vec4a v0x14cb490, 4, 0;
T_5.4 ; for-loop step statement
    %load/vec4 v0x1498610_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1498610_0, 0, 32;
    %jmp T_5.2;
T_5.3 ; for-loop exit label
    %end;
    .scope S_0x1458e10;
t_0 %join;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x14cb630_0, 0, 7;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x14cb990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %load/vec4 v0x14cb630_0;
    %load/vec4 v0x14cb8d0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x14cb630_0, 0;
T_5.5 ;
    %load/vec4 v0x14cbe70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %load/vec4 v0x14cbb30_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x14cb490, 4;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_5.11, 5;
    %load/vec4 v0x14cbdb0_0;
    %and;
T_5.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.9, 8;
    %load/vec4 v0x14cbb30_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x14cb490, 4;
    %addi 1, 0, 2;
    %load/vec4 v0x14cbb30_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14cb490, 0, 4;
    %jmp T_5.10;
T_5.9 ;
    %load/vec4 v0x14cbb30_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x14cb490, 4;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_5.14, 5;
    %load/vec4 v0x14cbdb0_0;
    %nor/r;
    %and;
T_5.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %load/vec4 v0x14cbb30_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x14cb490, 4;
    %subi 1, 0, 2;
    %load/vec4 v0x14cbb30_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14cb490, 0, 4;
T_5.12 ;
T_5.10 ;
    %load/vec4 v0x14cbc10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.15, 8;
    %load/vec4 v0x14cba50_0;
    %load/vec4 v0x14cbdb0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x14cb630_0, 0;
T_5.15 ;
T_5.7 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x14ce2e0;
T_6 ;
    %wait E_0x14b1010;
    %load/vec4 v0x14d0490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 1, 0, 2;
    %load/vec4 v0x14d01e0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x14ced30, 4;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v0x14d0610_0, 0, 1;
    %load/vec4 v0x14d0010_0;
    %store/vec4 v0x14d0530_0, 0, 7;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14d0610_0, 0, 1;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x14d0530_0, 0, 7;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x14ce2e0;
T_7 ;
    %wait E_0x146a3c0;
    %load/vec4 v0x14d0610_0;
    %assign/vec4 v0x14d03d0_0, 0;
    %load/vec4 v0x14d0530_0;
    %assign/vec4 v0x14d00b0_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x14ce2e0;
T_8 ;
    %wait E_0x146b170;
    %load/vec4 v0x14cfe10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %fork t_3, S_0x14cea30;
    %jmp t_2;
    .scope S_0x14cea30;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14cec30_0, 0, 32;
T_8.2 ; Top of for-loop 
    %load/vec4 v0x14cec30_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_8.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 3, v0x14cec30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14ced30, 0, 4;
T_8.4 ; for-loop step statement
    %load/vec4 v0x14cec30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x14cec30_0, 0, 32;
    %jmp T_8.2;
T_8.3 ; for-loop exit label
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x14d0010_0, 0;
    %end;
    .scope S_0x14ce2e0;
t_2 %join;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x14d0bb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.5, 8;
    %load/vec4 v0x14d0ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.7, 8;
    %load/vec4 v0x14d07e0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x14ced30, 4;
    %cmpi/u 3, 0, 2;
    %jmp/0xz  T_8.9, 5;
    %load/vec4 v0x14d07e0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x14ced30, 4;
    %addi 1, 0, 2;
    %load/vec4 v0x14d07e0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14ced30, 0, 4;
T_8.9 ;
    %jmp T_8.8;
T_8.7 ;
    %load/vec4 v0x14d07e0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x14ced30, 4;
    %cmpi/u 0, 0, 2;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_8.11, 5;
    %load/vec4 v0x14d07e0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x14ced30, 4;
    %subi 1, 0, 2;
    %load/vec4 v0x14d07e0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14ced30, 0, 4;
T_8.11 ;
T_8.8 ;
    %load/vec4 v0x14d08c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.13, 8;
    %load/vec4 v0x14d06d0_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x14d0ac0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x14d0010_0, 0;
    %jmp T_8.14;
T_8.13 ;
    %load/vec4 v0x14d0010_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x14d0ac0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x14d0010_0, 0;
T_8.14 ;
    %jmp T_8.6;
T_8.5 ;
    %load/vec4 v0x14d0490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.15, 8;
    %load/vec4 v0x14d0010_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x14d0610_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x14d0010_0, 0;
T_8.15 ;
T_8.6 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x149f7f0;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14d17c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14d1ce0_0, 0, 1;
    %end;
    .thread T_9, $init;
    .scope S_0x149f7f0;
T_10 ;
T_10.0 ;
    %delay 5, 0;
    %load/vec4 v0x14d17c0_0;
    %inv;
    %store/vec4 v0x14d17c0_0, 0, 1;
    %jmp T_10.0;
T_10.1 ;
    %end;
    .thread T_10;
    .scope S_0x149f7f0;
T_11 ;
    %vpi_call/w 3 249 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 250 "$dumpvars", 32'sb00000000000000000000000000000001, v0x14cd250_0, v0x14d1f50_0, v0x14d17c0_0, v0x14d1720_0, v0x14d1ba0_0, v0x14d19c0_0, v0x14d22b0_0, v0x14d2210_0, v0x14d20b0_0, v0x14d1ff0_0, v0x14d2150_0, v0x14d1b00_0, v0x14d1a60_0, v0x14d1920_0, v0x14d1860_0 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x149f7f0;
T_12 ;
    %load/vec4 v0x14d1c40_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0x14d1c40_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x14d1c40_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 305 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_taken", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_12.1;
T_12.0 ;
    %vpi_call/w 3 306 "$display", "Hint: Output '%s' has no mismatches.", "predict_taken" {0 0 0};
T_12.1 ;
    %load/vec4 v0x14d1c40_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %load/vec4 v0x14d1c40_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x14d1c40_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 307 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_history", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_12.3;
T_12.2 ;
    %vpi_call/w 3 308 "$display", "Hint: Output '%s' has no mismatches.", "predict_history" {0 0 0};
T_12.3 ;
    %load/vec4 v0x14d1c40_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x14d1c40_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 310 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 311 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x14d1c40_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x14d1c40_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 312 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_12, $final;
    .scope S_0x149f7f0;
T_13 ;
    %wait E_0x146a610;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x14d1c40_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14d1c40_0, 4, 32;
    %load/vec4 v0x14d1da0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x14d1c40_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %vpi_func 3 323 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14d1c40_0, 4, 32;
T_13.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x14d1c40_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14d1c40_0, 4, 32;
T_13.0 ;
    %load/vec4 v0x14d1b00_0;
    %load/vec4 v0x14d1b00_0;
    %load/vec4 v0x14d1a60_0;
    %xor;
    %load/vec4 v0x14d1b00_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.4, 6;
    %load/vec4 v0x14d1c40_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.6, 4;
    %vpi_func 3 327 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14d1c40_0, 4, 32;
T_13.6 ;
    %load/vec4 v0x14d1c40_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14d1c40_0, 4, 32;
T_13.4 ;
    %load/vec4 v0x14d1920_0;
    %load/vec4 v0x14d1920_0;
    %load/vec4 v0x14d1860_0;
    %xor;
    %load/vec4 v0x14d1920_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.8, 6;
    %load/vec4 v0x14d1c40_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.10, 4;
    %vpi_func 3 330 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14d1c40_0, 4, 32;
T_13.10 ;
    %load/vec4 v0x14d1c40_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14d1c40_0, 4, 32;
T_13.8 ;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/gshare/gshare_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can5_depth10/machine/gshare/iter8/response2/top_module.sv";
