Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (lin64) Build 1538259 Fri Apr  8 15:45:23 MDT 2016
| Date         : Wed May 18 01:41:34 2016
| Host         : menorca running 64-bit Debian GNU/Linux 8.4 (jessie)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file zboard_wrapper_timing_summary_routed.rpt -rpx zboard_wrapper_timing_summary_routed.rpx
| Design       : zboard_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.756        0.000                      0                 5484        0.008        0.000                      0                 5484        4.020        0.000                       0                  2939  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.677        0.000                      0                 4668        0.008        0.000                      0                 4668        4.020        0.000                       0                  2939  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               0.756        0.000                      0                  816        0.670        0.000                      0                  816  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.677ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.008ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.677ns  (required time - arrival time)
  Source:                 zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_pixel21_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_sum22_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.241ns  (logic 5.595ns (67.895%)  route 2.646ns (32.105%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.774ns = ( 12.774 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2939, routed)        1.699     2.993    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/ACLK
    SLICE_X54Y80         FDCE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_pixel21_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y80         FDCE (Prop_fdce_C_Q)         0.518     3.511 r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_pixel21_reg[4]/Q
                         net (fo=1, routed)           1.656     5.167    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/pro21_0[4]
    DSP48_X3Y32          DSP48E1 (Prop_dsp48e1_A[4]_P[9])
                                                      3.841     9.008 r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/pro21/P[9]
                         net (fo=2, routed)           0.990     9.998    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/pro_short21[1]
    SLICE_X93Y77         LUT2 (Prop_lut2_I0_O)        0.124    10.122 r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_sum22[3]_i_4/O
                         net (fo=1, routed)           0.000    10.122    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_sum22[3]_i_4_n_0
    SLICE_X93Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.672 r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_sum22_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.672    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_sum22_reg[3]_i_1_n_0
    SLICE_X93Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.786 r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_sum22_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.786    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_sum22_reg[7]_i_1_n_0
    SLICE_X93Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.900 r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_sum22_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.900    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_sum22_reg[11]_i_1_n_0
    SLICE_X93Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.234 r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_sum22_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.234    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/sum22[13]
    SLICE_X93Y80         FDRE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_sum22_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2939, routed)        1.595    12.774    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/ACLK
    SLICE_X93Y80         FDRE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_sum22_reg[13]/C
                         clock pessimism              0.229    13.003    
                         clock uncertainty           -0.154    12.849    
    SLICE_X93Y80         FDRE (Setup_fdre_C_D)        0.062    12.911    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_sum22_reg[13]
  -------------------------------------------------------------------
                         required time                         12.911    
                         arrival time                         -11.234    
  -------------------------------------------------------------------
                         slack                                  1.677    

Slack (MET) :             1.698ns  (required time - arrival time)
  Source:                 zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_pixel21_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_sum22_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.220ns  (logic 5.574ns (67.813%)  route 2.646ns (32.187%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.774ns = ( 12.774 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2939, routed)        1.699     2.993    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/ACLK
    SLICE_X54Y80         FDCE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_pixel21_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y80         FDCE (Prop_fdce_C_Q)         0.518     3.511 r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_pixel21_reg[4]/Q
                         net (fo=1, routed)           1.656     5.167    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/pro21_0[4]
    DSP48_X3Y32          DSP48E1 (Prop_dsp48e1_A[4]_P[9])
                                                      3.841     9.008 r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/pro21/P[9]
                         net (fo=2, routed)           0.990     9.998    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/pro_short21[1]
    SLICE_X93Y77         LUT2 (Prop_lut2_I0_O)        0.124    10.122 r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_sum22[3]_i_4/O
                         net (fo=1, routed)           0.000    10.122    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_sum22[3]_i_4_n_0
    SLICE_X93Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.672 r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_sum22_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.672    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_sum22_reg[3]_i_1_n_0
    SLICE_X93Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.786 r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_sum22_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.786    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_sum22_reg[7]_i_1_n_0
    SLICE_X93Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.900 r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_sum22_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.900    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_sum22_reg[11]_i_1_n_0
    SLICE_X93Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.213 r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_sum22_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.213    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/sum22[15]
    SLICE_X93Y80         FDRE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_sum22_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2939, routed)        1.595    12.774    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/ACLK
    SLICE_X93Y80         FDRE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_sum22_reg[15]/C
                         clock pessimism              0.229    13.003    
                         clock uncertainty           -0.154    12.849    
    SLICE_X93Y80         FDRE (Setup_fdre_C_D)        0.062    12.911    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_sum22_reg[15]
  -------------------------------------------------------------------
                         required time                         12.911    
                         arrival time                         -11.213    
  -------------------------------------------------------------------
                         slack                                  1.698    

Slack (MET) :             1.760ns  (required time - arrival time)
  Source:                 zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_pixel10_reg[15]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_sum17_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.919ns  (logic 5.491ns (69.344%)  route 2.428ns (30.656%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2939, routed)        1.756     3.050    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/ACLK
    SLICE_X21Y49         FDCE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_pixel10_reg[15]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y49         FDCE (Prop_fdce_C_Q)         0.456     3.506 r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_pixel10_reg[15]_rep/Q
                         net (fo=15, routed)          0.919     4.425    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/pro10_1[0]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_A[23]_P[8])
                                                      3.841     8.266 r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/pro10/P[8]
                         net (fo=1, routed)           1.508     9.774    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/pro_short10[0]
    SLICE_X32Y47         LUT2 (Prop_lut2_I1_O)        0.124     9.898 r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_sum17[3]_i_5/O
                         net (fo=1, routed)           0.000     9.898    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_sum17[3]_i_5_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.411 r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_sum17_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.411    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_sum17_reg[3]_i_1_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.528 r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_sum17_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.528    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_sum17_reg[7]_i_1_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.645 r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_sum17_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.646    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_sum17_reg[11]_i_1_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.969 r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_sum17_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.969    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/sum17[13]
    SLICE_X32Y50         FDRE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_sum17_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2939, routed)        1.480    12.659    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/ACLK
    SLICE_X32Y50         FDRE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_sum17_reg[13]/C
                         clock pessimism              0.115    12.774    
                         clock uncertainty           -0.154    12.620    
    SLICE_X32Y50         FDRE (Setup_fdre_C_D)        0.109    12.729    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_sum17_reg[13]
  -------------------------------------------------------------------
                         required time                         12.729    
                         arrival time                         -10.969    
  -------------------------------------------------------------------
                         slack                                  1.760    

Slack (MET) :             1.768ns  (required time - arrival time)
  Source:                 zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_pixel10_reg[15]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_sum17_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.911ns  (logic 5.483ns (69.313%)  route 2.428ns (30.687%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2939, routed)        1.756     3.050    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/ACLK
    SLICE_X21Y49         FDCE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_pixel10_reg[15]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y49         FDCE (Prop_fdce_C_Q)         0.456     3.506 r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_pixel10_reg[15]_rep/Q
                         net (fo=15, routed)          0.919     4.425    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/pro10_1[0]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_A[23]_P[8])
                                                      3.841     8.266 r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/pro10/P[8]
                         net (fo=1, routed)           1.508     9.774    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/pro_short10[0]
    SLICE_X32Y47         LUT2 (Prop_lut2_I1_O)        0.124     9.898 r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_sum17[3]_i_5/O
                         net (fo=1, routed)           0.000     9.898    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_sum17[3]_i_5_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.411 r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_sum17_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.411    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_sum17_reg[3]_i_1_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.528 r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_sum17_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.528    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_sum17_reg[7]_i_1_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.645 r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_sum17_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.646    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_sum17_reg[11]_i_1_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.961 r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_sum17_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.961    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/sum17[15]
    SLICE_X32Y50         FDRE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_sum17_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2939, routed)        1.480    12.659    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/ACLK
    SLICE_X32Y50         FDRE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_sum17_reg[15]/C
                         clock pessimism              0.115    12.774    
                         clock uncertainty           -0.154    12.620    
    SLICE_X32Y50         FDRE (Setup_fdre_C_D)        0.109    12.729    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_sum17_reg[15]
  -------------------------------------------------------------------
                         required time                         12.729    
                         arrival time                         -10.961    
  -------------------------------------------------------------------
                         slack                                  1.768    

Slack (MET) :             1.772ns  (required time - arrival time)
  Source:                 zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_pixel21_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_sum22_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.146ns  (logic 5.500ns (67.521%)  route 2.646ns (32.479%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.774ns = ( 12.774 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2939, routed)        1.699     2.993    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/ACLK
    SLICE_X54Y80         FDCE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_pixel21_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y80         FDCE (Prop_fdce_C_Q)         0.518     3.511 r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_pixel21_reg[4]/Q
                         net (fo=1, routed)           1.656     5.167    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/pro21_0[4]
    DSP48_X3Y32          DSP48E1 (Prop_dsp48e1_A[4]_P[9])
                                                      3.841     9.008 r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/pro21/P[9]
                         net (fo=2, routed)           0.990     9.998    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/pro_short21[1]
    SLICE_X93Y77         LUT2 (Prop_lut2_I0_O)        0.124    10.122 r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_sum22[3]_i_4/O
                         net (fo=1, routed)           0.000    10.122    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_sum22[3]_i_4_n_0
    SLICE_X93Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.672 r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_sum22_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.672    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_sum22_reg[3]_i_1_n_0
    SLICE_X93Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.786 r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_sum22_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.786    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_sum22_reg[7]_i_1_n_0
    SLICE_X93Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.900 r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_sum22_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.900    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_sum22_reg[11]_i_1_n_0
    SLICE_X93Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.139 r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_sum22_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.139    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/sum22[14]
    SLICE_X93Y80         FDRE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_sum22_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2939, routed)        1.595    12.774    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/ACLK
    SLICE_X93Y80         FDRE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_sum22_reg[14]/C
                         clock pessimism              0.229    13.003    
                         clock uncertainty           -0.154    12.849    
    SLICE_X93Y80         FDRE (Setup_fdre_C_D)        0.062    12.911    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_sum22_reg[14]
  -------------------------------------------------------------------
                         required time                         12.911    
                         arrival time                         -11.139    
  -------------------------------------------------------------------
                         slack                                  1.772    

Slack (MET) :             1.788ns  (required time - arrival time)
  Source:                 zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_pixel21_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_sum22_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.130ns  (logic 5.484ns (67.457%)  route 2.646ns (32.543%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.774ns = ( 12.774 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2939, routed)        1.699     2.993    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/ACLK
    SLICE_X54Y80         FDCE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_pixel21_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y80         FDCE (Prop_fdce_C_Q)         0.518     3.511 r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_pixel21_reg[4]/Q
                         net (fo=1, routed)           1.656     5.167    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/pro21_0[4]
    DSP48_X3Y32          DSP48E1 (Prop_dsp48e1_A[4]_P[9])
                                                      3.841     9.008 r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/pro21/P[9]
                         net (fo=2, routed)           0.990     9.998    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/pro_short21[1]
    SLICE_X93Y77         LUT2 (Prop_lut2_I0_O)        0.124    10.122 r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_sum22[3]_i_4/O
                         net (fo=1, routed)           0.000    10.122    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_sum22[3]_i_4_n_0
    SLICE_X93Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.672 r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_sum22_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.672    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_sum22_reg[3]_i_1_n_0
    SLICE_X93Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.786 r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_sum22_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.786    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_sum22_reg[7]_i_1_n_0
    SLICE_X93Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.900 r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_sum22_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.900    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_sum22_reg[11]_i_1_n_0
    SLICE_X93Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.123 r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_sum22_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.123    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/sum22[12]
    SLICE_X93Y80         FDRE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_sum22_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2939, routed)        1.595    12.774    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/ACLK
    SLICE_X93Y80         FDRE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_sum22_reg[12]/C
                         clock pessimism              0.229    13.003    
                         clock uncertainty           -0.154    12.849    
    SLICE_X93Y80         FDRE (Setup_fdre_C_D)        0.062    12.911    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_sum22_reg[12]
  -------------------------------------------------------------------
                         required time                         12.911    
                         arrival time                         -11.123    
  -------------------------------------------------------------------
                         slack                                  1.788    

Slack (MET) :             1.791ns  (required time - arrival time)
  Source:                 zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_pixel21_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_sum22_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.127ns  (logic 5.481ns (67.445%)  route 2.646ns (32.555%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.774ns = ( 12.774 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2939, routed)        1.699     2.993    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/ACLK
    SLICE_X54Y80         FDCE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_pixel21_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y80         FDCE (Prop_fdce_C_Q)         0.518     3.511 r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_pixel21_reg[4]/Q
                         net (fo=1, routed)           1.656     5.167    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/pro21_0[4]
    DSP48_X3Y32          DSP48E1 (Prop_dsp48e1_A[4]_P[9])
                                                      3.841     9.008 r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/pro21/P[9]
                         net (fo=2, routed)           0.990     9.998    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/pro_short21[1]
    SLICE_X93Y77         LUT2 (Prop_lut2_I0_O)        0.124    10.122 r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_sum22[3]_i_4/O
                         net (fo=1, routed)           0.000    10.122    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_sum22[3]_i_4_n_0
    SLICE_X93Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.672 r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_sum22_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.672    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_sum22_reg[3]_i_1_n_0
    SLICE_X93Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.786 r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_sum22_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.786    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_sum22_reg[7]_i_1_n_0
    SLICE_X93Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.120 r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_sum22_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.120    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/sum22[9]
    SLICE_X93Y79         FDRE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_sum22_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2939, routed)        1.595    12.774    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/ACLK
    SLICE_X93Y79         FDRE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_sum22_reg[9]/C
                         clock pessimism              0.229    13.003    
                         clock uncertainty           -0.154    12.849    
    SLICE_X93Y79         FDRE (Setup_fdre_C_D)        0.062    12.911    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_sum22_reg[9]
  -------------------------------------------------------------------
                         required time                         12.911    
                         arrival time                         -11.120    
  -------------------------------------------------------------------
                         slack                                  1.791    

Slack (MET) :             1.802ns  (required time - arrival time)
  Source:                 zboard_i/axi_slave_top_wrapper_0/inst/top0/ctrl/r_wreg_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/wreg/r_weight0_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.749ns  (logic 1.355ns (17.486%)  route 6.394ns (82.514%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 12.740 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2939, routed)        1.651     2.945    zboard_i/axi_slave_top_wrapper_0/inst/top0/ctrl/ACLK
    SLICE_X37Y91         FDRE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/top0/ctrl/r_wreg_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y91         FDRE (Prop_fdre_C_Q)         0.419     3.364 f  zboard_i/axi_slave_top_wrapper_0/inst/top0/ctrl/r_wreg_x_reg[1]/Q
                         net (fo=9, routed)           0.761     4.125    zboard_i/axi_slave_top_wrapper_0/inst/top0/ctrl/r_wreg_x_reg__0[1]
    SLICE_X38Y90         LUT3 (Prop_lut3_I0_O)        0.299     4.424 r  zboard_i/axi_slave_top_wrapper_0/inst/top0/ctrl/mem_reg_0_i_25/O
                         net (fo=1, routed)           0.000     4.424    zboard_i/axi_slave_top_wrapper_0/inst/top0/ctrl/mem_reg_0_i_25_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.937 r  zboard_i/axi_slave_top_wrapper_0/inst/top0/ctrl/mem_reg_0_i_6/CO[3]
                         net (fo=1, routed)           0.859     5.796    zboard_i/axi_slave_top_wrapper_0/inst/top0/ctrl/wreg_valid2
    SLICE_X37Y88         LUT4 (Prop_lut4_I0_O)        0.124     5.920 r  zboard_i/axi_slave_top_wrapper_0/inst/top0/ctrl/mem_reg_0_i_1/O
                         net (fo=388, routed)         4.774    10.694    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/wreg/wreg_we
    SLICE_X87Y39         FDRE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/wreg/r_weight0_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2939, routed)        1.561    12.740    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/wreg/ACLK
    SLICE_X87Y39         FDRE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/wreg/r_weight0_reg[1]/C
                         clock pessimism              0.115    12.855    
                         clock uncertainty           -0.154    12.701    
    SLICE_X87Y39         FDRE (Setup_fdre_C_CE)      -0.205    12.496    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/wreg/r_weight0_reg[1]
  -------------------------------------------------------------------
                         required time                         12.496    
                         arrival time                         -10.694    
  -------------------------------------------------------------------
                         slack                                  1.802    

Slack (MET) :             1.812ns  (required time - arrival time)
  Source:                 zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_pixel21_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_sum22_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.106ns  (logic 5.460ns (67.360%)  route 2.646ns (32.640%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.774ns = ( 12.774 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2939, routed)        1.699     2.993    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/ACLK
    SLICE_X54Y80         FDCE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_pixel21_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y80         FDCE (Prop_fdce_C_Q)         0.518     3.511 r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_pixel21_reg[4]/Q
                         net (fo=1, routed)           1.656     5.167    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/pro21_0[4]
    DSP48_X3Y32          DSP48E1 (Prop_dsp48e1_A[4]_P[9])
                                                      3.841     9.008 r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/pro21/P[9]
                         net (fo=2, routed)           0.990     9.998    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/pro_short21[1]
    SLICE_X93Y77         LUT2 (Prop_lut2_I0_O)        0.124    10.122 r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_sum22[3]_i_4/O
                         net (fo=1, routed)           0.000    10.122    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_sum22[3]_i_4_n_0
    SLICE_X93Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.672 r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_sum22_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.672    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_sum22_reg[3]_i_1_n_0
    SLICE_X93Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.786 r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_sum22_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.786    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_sum22_reg[7]_i_1_n_0
    SLICE_X93Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.099 r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_sum22_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.099    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/sum22[11]
    SLICE_X93Y79         FDRE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_sum22_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2939, routed)        1.595    12.774    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/ACLK
    SLICE_X93Y79         FDRE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_sum22_reg[11]/C
                         clock pessimism              0.229    13.003    
                         clock uncertainty           -0.154    12.849    
    SLICE_X93Y79         FDRE (Setup_fdre_C_D)        0.062    12.911    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_sum22_reg[11]
  -------------------------------------------------------------------
                         required time                         12.911    
                         arrival time                         -11.099    
  -------------------------------------------------------------------
                         slack                                  1.812    

Slack (MET) :             1.839ns  (required time - arrival time)
  Source:                 zboard_i/axi_slave_top_wrapper_0/inst/top0/ctrl/r_wreg_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/wreg/r_weight0_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.714ns  (logic 1.355ns (17.566%)  route 6.359ns (82.434%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 12.741 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2939, routed)        1.651     2.945    zboard_i/axi_slave_top_wrapper_0/inst/top0/ctrl/ACLK
    SLICE_X37Y91         FDRE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/top0/ctrl/r_wreg_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y91         FDRE (Prop_fdre_C_Q)         0.419     3.364 f  zboard_i/axi_slave_top_wrapper_0/inst/top0/ctrl/r_wreg_x_reg[1]/Q
                         net (fo=9, routed)           0.761     4.125    zboard_i/axi_slave_top_wrapper_0/inst/top0/ctrl/r_wreg_x_reg__0[1]
    SLICE_X38Y90         LUT3 (Prop_lut3_I0_O)        0.299     4.424 r  zboard_i/axi_slave_top_wrapper_0/inst/top0/ctrl/mem_reg_0_i_25/O
                         net (fo=1, routed)           0.000     4.424    zboard_i/axi_slave_top_wrapper_0/inst/top0/ctrl/mem_reg_0_i_25_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.937 r  zboard_i/axi_slave_top_wrapper_0/inst/top0/ctrl/mem_reg_0_i_6/CO[3]
                         net (fo=1, routed)           0.859     5.796    zboard_i/axi_slave_top_wrapper_0/inst/top0/ctrl/wreg_valid2
    SLICE_X37Y88         LUT4 (Prop_lut4_I0_O)        0.124     5.920 r  zboard_i/axi_slave_top_wrapper_0/inst/top0/ctrl/mem_reg_0_i_1/O
                         net (fo=388, routed)         4.739    10.659    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/wreg/wreg_we
    SLICE_X88Y42         FDRE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/wreg/r_weight0_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2939, routed)        1.562    12.741    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/wreg/ACLK
    SLICE_X88Y42         FDRE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/wreg/r_weight0_reg[12]/C
                         clock pessimism              0.115    12.856    
                         clock uncertainty           -0.154    12.702    
    SLICE_X88Y42         FDRE (Setup_fdre_C_CE)      -0.205    12.497    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/wreg/r_weight0_reg[12]
  -------------------------------------------------------------------
                         required time                         12.497    
                         arrival time                         -10.659    
  -------------------------------------------------------------------
                         slack                                  1.839    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.008ns  (arrival time - required time)
  Source:                 zboard_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zboard_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/USE_RTL_FIFO.data_srl_reg[31][2]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.164ns (53.317%)  route 0.144ns (46.683%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2939, routed)        0.656     0.992    zboard_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/s_ready_i_reg_0
    SLICE_X26Y100        FDRE                                         r  zboard_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  zboard_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i_reg[55]/Q
                         net (fo=1, routed)           0.144     1.300    zboard_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/m_payload_i_reg[64][2]
    SLICE_X26Y98         SRLC32E                                      r  zboard_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/USE_RTL_FIFO.data_srl_reg[31][2]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2939, routed)        0.844     1.210    zboard_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/s_ready_i_reg_0
    SLICE_X26Y98         SRLC32E                                      r  zboard_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/USE_RTL_FIFO.data_srl_reg[31][2]_srl32/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y98         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.292    zboard_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/USE_RTL_FIFO.data_srl_reg[31][2]_srl32
  -------------------------------------------------------------------
                         required time                         -1.292    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 zboard_i/axi_slave_top_wrapper_0/inst/r_write_input_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zboard_i/axi_slave_top_wrapper_0/inst/top0/mem_input/mem_reg_0/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.164ns (43.178%)  route 0.216ns (56.822%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2939, routed)        0.554     0.890    zboard_i/axi_slave_top_wrapper_0/inst/ACLK
    SLICE_X32Y86         FDRE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/r_write_input_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y86         FDRE (Prop_fdre_C_Q)         0.164     1.054 r  zboard_i/axi_slave_top_wrapper_0/inst/r_write_input_reg[7]/Q
                         net (fo=1, routed)           0.216     1.269    zboard_i/axi_slave_top_wrapper_0/inst/top0/mem_input/Q[7]
    RAMB36_X2Y16         RAMB36E1                                     r  zboard_i/axi_slave_top_wrapper_0/inst/top0/mem_input/mem_reg_0/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2939, routed)        0.860     1.226    zboard_i/axi_slave_top_wrapper_0/inst/top0/mem_input/ACLK
    RAMB36_X2Y16         RAMB36E1                                     r  zboard_i/axi_slave_top_wrapper_0/inst/top0/mem_input/mem_reg_0/CLKARDCLK
                         clock pessimism             -0.281     0.945    
    RAMB36_X2Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.296     1.241    zboard_i/axi_slave_top_wrapper_0/inst/top0/mem_input/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/wreg/r_weight11_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_weight11_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.602%)  route 0.244ns (63.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2939, routed)        0.558     0.894    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/wreg/ACLK
    SLICE_X33Y54         FDRE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/wreg/r_weight11_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y54         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/wreg/r_weight11_reg[15]/Q
                         net (fo=2, routed)           0.244     1.279    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_weight11_reg[15]_0[15]
    SLICE_X35Y48         FDCE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_weight11_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2939, routed)        0.831     1.197    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/ACLK
    SLICE_X35Y48         FDCE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_weight11_reg[15]/C
                         clock pessimism             -0.030     1.167    
    SLICE_X35Y48         FDCE (Hold_fdce_C_D)         0.076     1.243    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_weight11_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.243    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 zboard_i/axi_slave_top_wrapper_0/inst/top0/buf_pix/r_pix1_0_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_pixel5_reg[15]_rep/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.128ns (40.572%)  route 0.187ns (59.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2939, routed)        0.565     0.901    zboard_i/axi_slave_top_wrapper_0/inst/top0/buf_pix/ACLK
    SLICE_X33Y48         FDRE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/top0/buf_pix/r_pix1_0_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y48         FDRE (Prop_fdre_C_Q)         0.128     1.029 r  zboard_i/axi_slave_top_wrapper_0/inst/top0/buf_pix/r_pix1_0_reg[15]/Q
                         net (fo=2, routed)           0.187     1.216    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_pix1_0_reg[15][15]
    SLICE_X35Y50         FDCE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_pixel5_reg[15]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2939, routed)        0.826     1.192    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/ACLK
    SLICE_X35Y50         FDCE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_pixel5_reg[15]_rep/C
                         clock pessimism             -0.030     1.162    
    SLICE_X35Y50         FDCE (Hold_fdce_C_D)         0.017     1.179    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_pixel5_reg[15]_rep
  -------------------------------------------------------------------
                         required time                         -1.179    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 zboard_i/axi_slave_top_wrapper_0/inst/top0/buf_pix/r_pix1_0_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_pixel5_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.128ns (40.568%)  route 0.188ns (59.432%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2939, routed)        0.565     0.901    zboard_i/axi_slave_top_wrapper_0/inst/top0/buf_pix/ACLK
    SLICE_X33Y48         FDRE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/top0/buf_pix/r_pix1_0_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y48         FDRE (Prop_fdre_C_Q)         0.128     1.029 r  zboard_i/axi_slave_top_wrapper_0/inst/top0/buf_pix/r_pix1_0_reg[13]/Q
                         net (fo=2, routed)           0.188     1.216    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_pix1_0_reg[15][13]
    SLICE_X34Y50         FDCE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_pixel5_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2939, routed)        0.826     1.192    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/ACLK
    SLICE_X34Y50         FDCE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_pixel5_reg[13]/C
                         clock pessimism             -0.030     1.162    
    SLICE_X34Y50         FDCE (Hold_fdce_C_D)         0.010     1.172    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_pixel5_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.172    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/wreg/r_weight11_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_weight11_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.862%)  route 0.252ns (64.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2939, routed)        0.557     0.893    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/wreg/ACLK
    SLICE_X39Y51         FDRE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/wreg/r_weight11_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y51         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/wreg/r_weight11_reg[1]/Q
                         net (fo=2, routed)           0.252     1.286    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_weight11_reg[15]_0[1]
    SLICE_X36Y45         FDCE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_weight11_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2939, routed)        0.829     1.195    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/ACLK
    SLICE_X36Y45         FDCE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_weight11_reg[1]/C
                         clock pessimism             -0.030     1.165    
    SLICE_X36Y45         FDCE (Hold_fdce_C_D)         0.076     1.241    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_weight11_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.286    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 zboard_i/axi_slave_top_wrapper_0/inst/top0/buf_pix/r_pix1_0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_pixel5_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.128ns (39.277%)  route 0.198ns (60.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2939, routed)        0.565     0.901    zboard_i/axi_slave_top_wrapper_0/inst/top0/buf_pix/ACLK
    SLICE_X33Y47         FDRE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/top0/buf_pix/r_pix1_0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         FDRE (Prop_fdre_C_Q)         0.128     1.029 r  zboard_i/axi_slave_top_wrapper_0/inst/top0/buf_pix/r_pix1_0_reg[9]/Q
                         net (fo=2, routed)           0.198     1.226    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_pix1_0_reg[15][9]
    SLICE_X35Y50         FDCE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_pixel5_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2939, routed)        0.826     1.192    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/ACLK
    SLICE_X35Y50         FDCE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_pixel5_reg[9]/C
                         clock pessimism             -0.030     1.162    
    SLICE_X35Y50         FDCE (Hold_fdce_C_D)         0.016     1.178    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_pixel5_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.178    
                         arrival time                           1.226    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/wreg/r_weight11_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_weight11_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.201%)  route 0.260ns (64.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2939, routed)        0.558     0.894    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/wreg/ACLK
    SLICE_X33Y54         FDRE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/wreg/r_weight11_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y54         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/wreg/r_weight11_reg[11]/Q
                         net (fo=2, routed)           0.260     1.294    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_weight11_reg[15]_0[11]
    SLICE_X34Y47         FDCE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_weight11_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2939, routed)        0.831     1.197    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/ACLK
    SLICE_X34Y47         FDCE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_weight11_reg[11]/C
                         clock pessimism             -0.030     1.167    
    SLICE_X34Y47         FDCE (Hold_fdce_C_D)         0.076     1.243    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_weight11_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.243    
                         arrival time                           1.294    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/wreg/r_weight4_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_weight4_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.148%)  route 0.239ns (62.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2939, routed)        0.563     0.899    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/wreg/ACLK
    SLICE_X39Y47         FDRE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/wreg/r_weight4_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/wreg/r_weight4_reg[11]/Q
                         net (fo=2, routed)           0.239     1.278    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_weight4_reg[15]_0[11]
    SLICE_X38Y50         FDCE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_weight4_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2939, routed)        0.825     1.191    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/ACLK
    SLICE_X38Y50         FDCE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_weight4_reg[11]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X38Y50         FDCE (Hold_fdce_C_D)         0.064     1.225    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_weight4_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/wreg/r_weight21_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/wreg/r_weight20_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.108%)  route 0.229ns (61.892%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.173ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2939, routed)        0.546     0.882    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/wreg/ACLK
    SLICE_X44Y77         FDRE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/wreg/r_weight21_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y77         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/wreg/r_weight21_reg[2]/Q
                         net (fo=2, routed)           0.229     1.252    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/wreg/r_weight20_reg[15]_0[2]
    SLICE_X50Y77         FDRE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/wreg/r_weight20_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2939, routed)        0.807     1.173    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/wreg/ACLK
    SLICE_X50Y77         FDRE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/wreg/r_weight20_reg[2]/C
                         clock pessimism             -0.035     1.138    
    SLICE_X50Y77         FDRE (Hold_fdre_C_D)         0.059     1.197    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/wreg/r_weight20_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.197    
                         arrival time                           1.252    
  -------------------------------------------------------------------
                         slack                                  0.055    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y24    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/mem_feat/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y24    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/mem_feat/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y16    zboard_i/axi_slave_top_wrapper_0/inst/top0/mem_input/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y17    zboard_i/axi_slave_top_wrapper_0/inst/top0/mem_input/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y30    zboard_i/axi_slave_top_wrapper_0/inst/top0/mem_output0/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y19    zboard_i/axi_slave_top_wrapper_0/inst/top0/mem_weight0/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y19    zboard_i/axi_slave_top_wrapper_0/inst/top0/mem_weight0/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y18    zboard_i/axi_slave_top_wrapper_0/inst/top0/mem_weight0/mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y18    zboard_i/axi_slave_top_wrapper_0/inst/top0/mem_weight0/mem_reg_3/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y47    zboard_i/axi_slave_top_wrapper_0/inst/top0/buf_pix/r_pix0_5_reg[0]_srl7/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y49    zboard_i/axi_slave_top_wrapper_0/inst/top0/buf_pix/r_pix0_5_reg[10]_srl7/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y49    zboard_i/axi_slave_top_wrapper_0/inst/top0/buf_pix/r_pix0_5_reg[11]_srl7/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y49    zboard_i/axi_slave_top_wrapper_0/inst/top0/buf_pix/r_pix0_5_reg[12]_srl7/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y49    zboard_i/axi_slave_top_wrapper_0/inst/top0/buf_pix/r_pix0_5_reg[13]_srl7/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y49    zboard_i/axi_slave_top_wrapper_0/inst/top0/buf_pix/r_pix0_5_reg[14]_srl7/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y49    zboard_i/axi_slave_top_wrapper_0/inst/top0/buf_pix/r_pix0_5_reg[15]_srl7/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y47    zboard_i/axi_slave_top_wrapper_0/inst/top0/buf_pix/r_pix0_5_reg[1]_srl7/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y47    zboard_i/axi_slave_top_wrapper_0/inst/top0/buf_pix/r_pix0_5_reg[2]_srl7/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y47    zboard_i/axi_slave_top_wrapper_0/inst/top0/buf_pix/r_pix0_5_reg[3]_srl7/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X22Y45    zboard_i/axi_slave_top_wrapper_0/inst/top0/buf_pix/r_pix1_5_reg[0]_srl7/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X22Y48    zboard_i/axi_slave_top_wrapper_0/inst/top0/buf_pix/r_pix1_5_reg[10]_srl7/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X22Y48    zboard_i/axi_slave_top_wrapper_0/inst/top0/buf_pix/r_pix1_5_reg[11]_srl7/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X22Y48    zboard_i/axi_slave_top_wrapper_0/inst/top0/buf_pix/r_pix1_5_reg[12]_srl7/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X22Y48    zboard_i/axi_slave_top_wrapper_0/inst/top0/buf_pix/r_pix1_5_reg[13]_srl7/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X22Y48    zboard_i/axi_slave_top_wrapper_0/inst/top0/buf_pix/r_pix1_5_reg[14]_srl7/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X22Y48    zboard_i/axi_slave_top_wrapper_0/inst/top0/buf_pix/r_pix1_5_reg[15]_srl7/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X22Y45    zboard_i/axi_slave_top_wrapper_0/inst/top0/buf_pix/r_pix1_5_reg[1]_srl7/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X22Y45    zboard_i/axi_slave_top_wrapper_0/inst/top0/buf_pix/r_pix1_5_reg[2]_srl7/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X22Y45    zboard_i/axi_slave_top_wrapper_0/inst/top0/buf_pix/r_pix1_5_reg[3]_srl7/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.756ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.756ns  (required time - arrival time)
  Source:                 zboard_i/axi_slave_top_wrapper_0/inst/r_xrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_weight1_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.682ns  (logic 0.642ns (7.395%)  route 8.040ns (92.605%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 12.741 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2939, routed)        1.651     2.945    zboard_i/axi_slave_top_wrapper_0/inst/ACLK
    SLICE_X38Y91         FDRE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/r_xrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y91         FDRE (Prop_fdre_C_Q)         0.518     3.463 r  zboard_i/axi_slave_top_wrapper_0/inst/r_xrst_reg/Q
                         net (fo=8, routed)           0.302     3.765    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_xrst
    SLICE_X37Y91         LUT1 (Prop_lut1_I0_O)        0.124     3.889 f  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_state[1]_i_1/O
                         net (fo=892, routed)         7.738    11.627    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_fmap_reg[0]_0
    SLICE_X86Y41         FDCE                                         f  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_weight1_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2939, routed)        1.562    12.741    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/ACLK
    SLICE_X86Y41         FDCE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_weight1_reg[7]/C
                         clock pessimism              0.115    12.856    
                         clock uncertainty           -0.154    12.702    
    SLICE_X86Y41         FDCE (Recov_fdce_C_CLR)     -0.319    12.383    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_weight1_reg[7]
  -------------------------------------------------------------------
                         required time                         12.383    
                         arrival time                         -11.627    
  -------------------------------------------------------------------
                         slack                                  0.756    

Slack (MET) :             0.756ns  (required time - arrival time)
  Source:                 zboard_i/axi_slave_top_wrapper_0/inst/r_xrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_weight2_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.682ns  (logic 0.642ns (7.395%)  route 8.040ns (92.605%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 12.741 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2939, routed)        1.651     2.945    zboard_i/axi_slave_top_wrapper_0/inst/ACLK
    SLICE_X38Y91         FDRE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/r_xrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y91         FDRE (Prop_fdre_C_Q)         0.518     3.463 r  zboard_i/axi_slave_top_wrapper_0/inst/r_xrst_reg/Q
                         net (fo=8, routed)           0.302     3.765    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_xrst
    SLICE_X37Y91         LUT1 (Prop_lut1_I0_O)        0.124     3.889 f  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_state[1]_i_1/O
                         net (fo=892, routed)         7.738    11.627    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_fmap_reg[0]_0
    SLICE_X86Y41         FDCE                                         f  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_weight2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2939, routed)        1.562    12.741    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/ACLK
    SLICE_X86Y41         FDCE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_weight2_reg[0]/C
                         clock pessimism              0.115    12.856    
                         clock uncertainty           -0.154    12.702    
    SLICE_X86Y41         FDCE (Recov_fdce_C_CLR)     -0.319    12.383    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_weight2_reg[0]
  -------------------------------------------------------------------
                         required time                         12.383    
                         arrival time                         -11.627    
  -------------------------------------------------------------------
                         slack                                  0.756    

Slack (MET) :             0.756ns  (required time - arrival time)
  Source:                 zboard_i/axi_slave_top_wrapper_0/inst/r_xrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_weight2_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.682ns  (logic 0.642ns (7.395%)  route 8.040ns (92.605%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 12.741 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2939, routed)        1.651     2.945    zboard_i/axi_slave_top_wrapper_0/inst/ACLK
    SLICE_X38Y91         FDRE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/r_xrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y91         FDRE (Prop_fdre_C_Q)         0.518     3.463 r  zboard_i/axi_slave_top_wrapper_0/inst/r_xrst_reg/Q
                         net (fo=8, routed)           0.302     3.765    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_xrst
    SLICE_X37Y91         LUT1 (Prop_lut1_I0_O)        0.124     3.889 f  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_state[1]_i_1/O
                         net (fo=892, routed)         7.738    11.627    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_fmap_reg[0]_0
    SLICE_X86Y41         FDCE                                         f  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_weight2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2939, routed)        1.562    12.741    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/ACLK
    SLICE_X86Y41         FDCE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_weight2_reg[1]/C
                         clock pessimism              0.115    12.856    
                         clock uncertainty           -0.154    12.702    
    SLICE_X86Y41         FDCE (Recov_fdce_C_CLR)     -0.319    12.383    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_weight2_reg[1]
  -------------------------------------------------------------------
                         required time                         12.383    
                         arrival time                         -11.627    
  -------------------------------------------------------------------
                         slack                                  0.756    

Slack (MET) :             0.756ns  (required time - arrival time)
  Source:                 zboard_i/axi_slave_top_wrapper_0/inst/r_xrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_weight2_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.682ns  (logic 0.642ns (7.395%)  route 8.040ns (92.605%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 12.741 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2939, routed)        1.651     2.945    zboard_i/axi_slave_top_wrapper_0/inst/ACLK
    SLICE_X38Y91         FDRE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/r_xrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y91         FDRE (Prop_fdre_C_Q)         0.518     3.463 r  zboard_i/axi_slave_top_wrapper_0/inst/r_xrst_reg/Q
                         net (fo=8, routed)           0.302     3.765    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_xrst
    SLICE_X37Y91         LUT1 (Prop_lut1_I0_O)        0.124     3.889 f  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_state[1]_i_1/O
                         net (fo=892, routed)         7.738    11.627    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_fmap_reg[0]_0
    SLICE_X86Y41         FDCE                                         f  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_weight2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2939, routed)        1.562    12.741    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/ACLK
    SLICE_X86Y41         FDCE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_weight2_reg[4]/C
                         clock pessimism              0.115    12.856    
                         clock uncertainty           -0.154    12.702    
    SLICE_X86Y41         FDCE (Recov_fdce_C_CLR)     -0.319    12.383    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_weight2_reg[4]
  -------------------------------------------------------------------
                         required time                         12.383    
                         arrival time                         -11.627    
  -------------------------------------------------------------------
                         slack                                  0.756    

Slack (MET) :             0.763ns  (required time - arrival time)
  Source:                 zboard_i/axi_slave_top_wrapper_0/inst/r_xrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_weight2_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.588ns  (logic 0.642ns (7.475%)  route 7.946ns (92.525%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 12.740 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2939, routed)        1.651     2.945    zboard_i/axi_slave_top_wrapper_0/inst/ACLK
    SLICE_X38Y91         FDRE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/r_xrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y91         FDRE (Prop_fdre_C_Q)         0.518     3.463 r  zboard_i/axi_slave_top_wrapper_0/inst/r_xrst_reg/Q
                         net (fo=8, routed)           0.302     3.765    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_xrst
    SLICE_X37Y91         LUT1 (Prop_lut1_I0_O)        0.124     3.889 f  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_state[1]_i_1/O
                         net (fo=892, routed)         7.644    11.533    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_fmap_reg[0]_0
    SLICE_X83Y41         FDCE                                         f  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_weight2_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2939, routed)        1.561    12.740    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/ACLK
    SLICE_X83Y41         FDCE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_weight2_reg[5]/C
                         clock pessimism              0.115    12.855    
                         clock uncertainty           -0.154    12.701    
    SLICE_X83Y41         FDCE (Recov_fdce_C_CLR)     -0.405    12.296    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_weight2_reg[5]
  -------------------------------------------------------------------
                         required time                         12.296    
                         arrival time                         -11.533    
  -------------------------------------------------------------------
                         slack                                  0.763    

Slack (MET) :             0.763ns  (required time - arrival time)
  Source:                 zboard_i/axi_slave_top_wrapper_0/inst/r_xrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_weight2_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.588ns  (logic 0.642ns (7.475%)  route 7.946ns (92.525%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 12.740 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2939, routed)        1.651     2.945    zboard_i/axi_slave_top_wrapper_0/inst/ACLK
    SLICE_X38Y91         FDRE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/r_xrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y91         FDRE (Prop_fdre_C_Q)         0.518     3.463 r  zboard_i/axi_slave_top_wrapper_0/inst/r_xrst_reg/Q
                         net (fo=8, routed)           0.302     3.765    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_xrst
    SLICE_X37Y91         LUT1 (Prop_lut1_I0_O)        0.124     3.889 f  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_state[1]_i_1/O
                         net (fo=892, routed)         7.644    11.533    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_fmap_reg[0]_0
    SLICE_X83Y41         FDCE                                         f  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_weight2_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2939, routed)        1.561    12.740    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/ACLK
    SLICE_X83Y41         FDCE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_weight2_reg[6]/C
                         clock pessimism              0.115    12.855    
                         clock uncertainty           -0.154    12.701    
    SLICE_X83Y41         FDCE (Recov_fdce_C_CLR)     -0.405    12.296    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_weight2_reg[6]
  -------------------------------------------------------------------
                         required time                         12.296    
                         arrival time                         -11.533    
  -------------------------------------------------------------------
                         slack                                  0.763    

Slack (MET) :             0.789ns  (required time - arrival time)
  Source:                 zboard_i/axi_slave_top_wrapper_0/inst/r_xrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_pixel2_reg[8]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.708ns  (logic 0.642ns (7.372%)  route 8.066ns (92.628%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.800ns = ( 12.800 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2939, routed)        1.651     2.945    zboard_i/axi_slave_top_wrapper_0/inst/ACLK
    SLICE_X38Y91         FDRE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/r_xrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y91         FDRE (Prop_fdre_C_Q)         0.518     3.463 r  zboard_i/axi_slave_top_wrapper_0/inst/r_xrst_reg/Q
                         net (fo=8, routed)           0.302     3.765    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_xrst
    SLICE_X37Y91         LUT1 (Prop_lut1_I0_O)        0.124     3.889 f  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_state[1]_i_1/O
                         net (fo=892, routed)         7.764    11.653    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_fmap_reg[0]_0
    SLICE_X90Y42         FDCE                                         f  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_pixel2_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2939, routed)        1.621    12.800    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/ACLK
    SLICE_X90Y42         FDCE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_pixel2_reg[8]/C
                         clock pessimism              0.115    12.915    
                         clock uncertainty           -0.154    12.761    
    SLICE_X90Y42         FDCE (Recov_fdce_C_CLR)     -0.319    12.442    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_pixel2_reg[8]
  -------------------------------------------------------------------
                         required time                         12.442    
                         arrival time                         -11.653    
  -------------------------------------------------------------------
                         slack                                  0.789    

Slack (MET) :             0.791ns  (required time - arrival time)
  Source:                 zboard_i/axi_slave_top_wrapper_0/inst/r_xrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_weight0_reg[12]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.560ns  (logic 0.642ns (7.500%)  route 7.918ns (92.500%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 12.740 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2939, routed)        1.651     2.945    zboard_i/axi_slave_top_wrapper_0/inst/ACLK
    SLICE_X38Y91         FDRE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/r_xrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y91         FDRE (Prop_fdre_C_Q)         0.518     3.463 r  zboard_i/axi_slave_top_wrapper_0/inst/r_xrst_reg/Q
                         net (fo=8, routed)           0.302     3.765    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_xrst
    SLICE_X37Y91         LUT1 (Prop_lut1_I0_O)        0.124     3.889 f  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_state[1]_i_1/O
                         net (fo=892, routed)         7.616    11.505    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_fmap_reg[0]_0
    SLICE_X88Y39         FDCE                                         f  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_weight0_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2939, routed)        1.561    12.740    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/ACLK
    SLICE_X88Y39         FDCE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_weight0_reg[12]/C
                         clock pessimism              0.115    12.855    
                         clock uncertainty           -0.154    12.701    
    SLICE_X88Y39         FDCE (Recov_fdce_C_CLR)     -0.405    12.296    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_weight0_reg[12]
  -------------------------------------------------------------------
                         required time                         12.296    
                         arrival time                         -11.505    
  -------------------------------------------------------------------
                         slack                                  0.791    

Slack (MET) :             0.791ns  (required time - arrival time)
  Source:                 zboard_i/axi_slave_top_wrapper_0/inst/r_xrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_weight0_reg[13]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.560ns  (logic 0.642ns (7.500%)  route 7.918ns (92.500%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 12.740 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2939, routed)        1.651     2.945    zboard_i/axi_slave_top_wrapper_0/inst/ACLK
    SLICE_X38Y91         FDRE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/r_xrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y91         FDRE (Prop_fdre_C_Q)         0.518     3.463 r  zboard_i/axi_slave_top_wrapper_0/inst/r_xrst_reg/Q
                         net (fo=8, routed)           0.302     3.765    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_xrst
    SLICE_X37Y91         LUT1 (Prop_lut1_I0_O)        0.124     3.889 f  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_state[1]_i_1/O
                         net (fo=892, routed)         7.616    11.505    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_fmap_reg[0]_0
    SLICE_X88Y39         FDCE                                         f  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_weight0_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2939, routed)        1.561    12.740    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/ACLK
    SLICE_X88Y39         FDCE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_weight0_reg[13]/C
                         clock pessimism              0.115    12.855    
                         clock uncertainty           -0.154    12.701    
    SLICE_X88Y39         FDCE (Recov_fdce_C_CLR)     -0.405    12.296    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_weight0_reg[13]
  -------------------------------------------------------------------
                         required time                         12.296    
                         arrival time                         -11.505    
  -------------------------------------------------------------------
                         slack                                  0.791    

Slack (MET) :             0.791ns  (required time - arrival time)
  Source:                 zboard_i/axi_slave_top_wrapper_0/inst/r_xrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_weight0_reg[14]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.560ns  (logic 0.642ns (7.500%)  route 7.918ns (92.500%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 12.740 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2939, routed)        1.651     2.945    zboard_i/axi_slave_top_wrapper_0/inst/ACLK
    SLICE_X38Y91         FDRE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/r_xrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y91         FDRE (Prop_fdre_C_Q)         0.518     3.463 r  zboard_i/axi_slave_top_wrapper_0/inst/r_xrst_reg/Q
                         net (fo=8, routed)           0.302     3.765    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_xrst
    SLICE_X37Y91         LUT1 (Prop_lut1_I0_O)        0.124     3.889 f  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_state[1]_i_1/O
                         net (fo=892, routed)         7.616    11.505    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_fmap_reg[0]_0
    SLICE_X88Y39         FDCE                                         f  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_weight0_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2939, routed)        1.561    12.740    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/ACLK
    SLICE_X88Y39         FDCE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_weight0_reg[14]/C
                         clock pessimism              0.115    12.855    
                         clock uncertainty           -0.154    12.701    
    SLICE_X88Y39         FDCE (Recov_fdce_C_CLR)     -0.405    12.296    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_weight0_reg[14]
  -------------------------------------------------------------------
                         required time                         12.296    
                         arrival time                         -11.505    
  -------------------------------------------------------------------
                         slack                                  0.791    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.670ns  (arrival time - required time)
  Source:                 zboard_i/axi_slave_top_wrapper_0/inst/r_xrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_pixel24_reg[14]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.209ns (35.566%)  route 0.379ns (64.434%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2939, routed)        0.555     0.891    zboard_i/axi_slave_top_wrapper_0/inst/ACLK
    SLICE_X38Y91         FDRE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/r_xrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y91         FDRE (Prop_fdre_C_Q)         0.164     1.055 r  zboard_i/axi_slave_top_wrapper_0/inst/r_xrst_reg/Q
                         net (fo=8, routed)           0.113     1.168    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_xrst
    SLICE_X37Y91         LUT1 (Prop_lut1_I0_O)        0.045     1.213 f  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_state[1]_i_1/O
                         net (fo=892, routed)         0.266     1.478    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_fmap_reg[0]_0
    SLICE_X37Y83         FDCE                                         f  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_pixel24_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2939, routed)        0.817     1.183    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/ACLK
    SLICE_X37Y83         FDCE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_pixel24_reg[14]/C
                         clock pessimism             -0.282     0.901    
    SLICE_X37Y83         FDCE (Remov_fdce_C_CLR)     -0.092     0.809    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_pixel24_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.809    
                         arrival time                           1.478    
  -------------------------------------------------------------------
                         slack                                  0.670    

Slack (MET) :             0.670ns  (arrival time - required time)
  Source:                 zboard_i/axi_slave_top_wrapper_0/inst/r_xrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_weight23_reg[14]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.209ns (35.566%)  route 0.379ns (64.434%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2939, routed)        0.555     0.891    zboard_i/axi_slave_top_wrapper_0/inst/ACLK
    SLICE_X38Y91         FDRE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/r_xrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y91         FDRE (Prop_fdre_C_Q)         0.164     1.055 r  zboard_i/axi_slave_top_wrapper_0/inst/r_xrst_reg/Q
                         net (fo=8, routed)           0.113     1.168    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_xrst
    SLICE_X37Y91         LUT1 (Prop_lut1_I0_O)        0.045     1.213 f  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_state[1]_i_1/O
                         net (fo=892, routed)         0.266     1.478    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_fmap_reg[0]_0
    SLICE_X37Y83         FDCE                                         f  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_weight23_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2939, routed)        0.817     1.183    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/ACLK
    SLICE_X37Y83         FDCE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_weight23_reg[14]/C
                         clock pessimism             -0.282     0.901    
    SLICE_X37Y83         FDCE (Remov_fdce_C_CLR)     -0.092     0.809    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_weight23_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.809    
                         arrival time                           1.478    
  -------------------------------------------------------------------
                         slack                                  0.670    

Slack (MET) :             0.670ns  (arrival time - required time)
  Source:                 zboard_i/axi_slave_top_wrapper_0/inst/r_xrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_weight24_reg[12]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.209ns (35.566%)  route 0.379ns (64.434%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2939, routed)        0.555     0.891    zboard_i/axi_slave_top_wrapper_0/inst/ACLK
    SLICE_X38Y91         FDRE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/r_xrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y91         FDRE (Prop_fdre_C_Q)         0.164     1.055 r  zboard_i/axi_slave_top_wrapper_0/inst/r_xrst_reg/Q
                         net (fo=8, routed)           0.113     1.168    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_xrst
    SLICE_X37Y91         LUT1 (Prop_lut1_I0_O)        0.045     1.213 f  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_state[1]_i_1/O
                         net (fo=892, routed)         0.266     1.478    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_fmap_reg[0]_0
    SLICE_X37Y83         FDCE                                         f  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_weight24_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2939, routed)        0.817     1.183    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/ACLK
    SLICE_X37Y83         FDCE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_weight24_reg[12]/C
                         clock pessimism             -0.282     0.901    
    SLICE_X37Y83         FDCE (Remov_fdce_C_CLR)     -0.092     0.809    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_weight24_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.809    
                         arrival time                           1.478    
  -------------------------------------------------------------------
                         slack                                  0.670    

Slack (MET) :             0.670ns  (arrival time - required time)
  Source:                 zboard_i/axi_slave_top_wrapper_0/inst/r_xrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_weight24_reg[13]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.209ns (35.566%)  route 0.379ns (64.434%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2939, routed)        0.555     0.891    zboard_i/axi_slave_top_wrapper_0/inst/ACLK
    SLICE_X38Y91         FDRE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/r_xrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y91         FDRE (Prop_fdre_C_Q)         0.164     1.055 r  zboard_i/axi_slave_top_wrapper_0/inst/r_xrst_reg/Q
                         net (fo=8, routed)           0.113     1.168    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_xrst
    SLICE_X37Y91         LUT1 (Prop_lut1_I0_O)        0.045     1.213 f  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_state[1]_i_1/O
                         net (fo=892, routed)         0.266     1.478    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_fmap_reg[0]_0
    SLICE_X37Y83         FDCE                                         f  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_weight24_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2939, routed)        0.817     1.183    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/ACLK
    SLICE_X37Y83         FDCE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_weight24_reg[13]/C
                         clock pessimism             -0.282     0.901    
    SLICE_X37Y83         FDCE (Remov_fdce_C_CLR)     -0.092     0.809    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_weight24_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.809    
                         arrival time                           1.478    
  -------------------------------------------------------------------
                         slack                                  0.670    

Slack (MET) :             0.684ns  (arrival time - required time)
  Source:                 zboard_i/axi_slave_top_wrapper_0/inst/r_xrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_weight24_reg[15]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.209ns (33.193%)  route 0.421ns (66.807%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2939, routed)        0.555     0.891    zboard_i/axi_slave_top_wrapper_0/inst/ACLK
    SLICE_X38Y91         FDRE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/r_xrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y91         FDRE (Prop_fdre_C_Q)         0.164     1.055 r  zboard_i/axi_slave_top_wrapper_0/inst/r_xrst_reg/Q
                         net (fo=8, routed)           0.113     1.168    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_xrst
    SLICE_X37Y91         LUT1 (Prop_lut1_I0_O)        0.045     1.213 f  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_state[1]_i_1/O
                         net (fo=892, routed)         0.308     1.520    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_fmap_reg[0]_0
    SLICE_X36Y87         FDCE                                         f  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_weight24_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2939, routed)        0.820     1.186    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/ACLK
    SLICE_X36Y87         FDCE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_weight24_reg[15]/C
                         clock pessimism             -0.282     0.904    
    SLICE_X36Y87         FDCE (Remov_fdce_C_CLR)     -0.067     0.837    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_weight24_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.837    
                         arrival time                           1.520    
  -------------------------------------------------------------------
                         slack                                  0.684    

Slack (MET) :             0.777ns  (arrival time - required time)
  Source:                 zboard_i/axi_slave_top_wrapper_0/inst/r_xrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_pixel23_reg[12]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.695ns  (logic 0.209ns (30.072%)  route 0.486ns (69.928%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2939, routed)        0.555     0.891    zboard_i/axi_slave_top_wrapper_0/inst/ACLK
    SLICE_X38Y91         FDRE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/r_xrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y91         FDRE (Prop_fdre_C_Q)         0.164     1.055 r  zboard_i/axi_slave_top_wrapper_0/inst/r_xrst_reg/Q
                         net (fo=8, routed)           0.113     1.168    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_xrst
    SLICE_X37Y91         LUT1 (Prop_lut1_I0_O)        0.045     1.213 f  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_state[1]_i_1/O
                         net (fo=892, routed)         0.373     1.586    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_fmap_reg[0]_0
    SLICE_X39Y83         FDCE                                         f  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_pixel23_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2939, routed)        0.817     1.183    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/ACLK
    SLICE_X39Y83         FDCE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_pixel23_reg[12]/C
                         clock pessimism             -0.282     0.901    
    SLICE_X39Y83         FDCE (Remov_fdce_C_CLR)     -0.092     0.809    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_pixel23_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.809    
                         arrival time                           1.586    
  -------------------------------------------------------------------
                         slack                                  0.777    

Slack (MET) :             0.777ns  (arrival time - required time)
  Source:                 zboard_i/axi_slave_top_wrapper_0/inst/r_xrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_weight23_reg[12]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.695ns  (logic 0.209ns (30.072%)  route 0.486ns (69.928%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2939, routed)        0.555     0.891    zboard_i/axi_slave_top_wrapper_0/inst/ACLK
    SLICE_X38Y91         FDRE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/r_xrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y91         FDRE (Prop_fdre_C_Q)         0.164     1.055 r  zboard_i/axi_slave_top_wrapper_0/inst/r_xrst_reg/Q
                         net (fo=8, routed)           0.113     1.168    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_xrst
    SLICE_X37Y91         LUT1 (Prop_lut1_I0_O)        0.045     1.213 f  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_state[1]_i_1/O
                         net (fo=892, routed)         0.373     1.586    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_fmap_reg[0]_0
    SLICE_X39Y83         FDCE                                         f  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_weight23_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2939, routed)        0.817     1.183    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/ACLK
    SLICE_X39Y83         FDCE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_weight23_reg[12]/C
                         clock pessimism             -0.282     0.901    
    SLICE_X39Y83         FDCE (Remov_fdce_C_CLR)     -0.092     0.809    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_weight23_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.809    
                         arrival time                           1.586    
  -------------------------------------------------------------------
                         slack                                  0.777    

Slack (MET) :             0.777ns  (arrival time - required time)
  Source:                 zboard_i/axi_slave_top_wrapper_0/inst/r_xrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_weight23_reg[13]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.695ns  (logic 0.209ns (30.072%)  route 0.486ns (69.928%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2939, routed)        0.555     0.891    zboard_i/axi_slave_top_wrapper_0/inst/ACLK
    SLICE_X38Y91         FDRE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/r_xrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y91         FDRE (Prop_fdre_C_Q)         0.164     1.055 r  zboard_i/axi_slave_top_wrapper_0/inst/r_xrst_reg/Q
                         net (fo=8, routed)           0.113     1.168    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_xrst
    SLICE_X37Y91         LUT1 (Prop_lut1_I0_O)        0.045     1.213 f  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_state[1]_i_1/O
                         net (fo=892, routed)         0.373     1.586    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_fmap_reg[0]_0
    SLICE_X39Y83         FDCE                                         f  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_weight23_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2939, routed)        0.817     1.183    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/ACLK
    SLICE_X39Y83         FDCE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_weight23_reg[13]/C
                         clock pessimism             -0.282     0.901    
    SLICE_X39Y83         FDCE (Remov_fdce_C_CLR)     -0.092     0.809    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_weight23_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.809    
                         arrival time                           1.586    
  -------------------------------------------------------------------
                         slack                                  0.777    

Slack (MET) :             0.777ns  (arrival time - required time)
  Source:                 zboard_i/axi_slave_top_wrapper_0/inst/r_xrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_weight23_reg[15]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.695ns  (logic 0.209ns (30.072%)  route 0.486ns (69.928%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2939, routed)        0.555     0.891    zboard_i/axi_slave_top_wrapper_0/inst/ACLK
    SLICE_X38Y91         FDRE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/r_xrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y91         FDRE (Prop_fdre_C_Q)         0.164     1.055 r  zboard_i/axi_slave_top_wrapper_0/inst/r_xrst_reg/Q
                         net (fo=8, routed)           0.113     1.168    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_xrst
    SLICE_X37Y91         LUT1 (Prop_lut1_I0_O)        0.045     1.213 f  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_state[1]_i_1/O
                         net (fo=892, routed)         0.373     1.586    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_fmap_reg[0]_0
    SLICE_X39Y83         FDCE                                         f  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_weight23_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2939, routed)        0.817     1.183    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/ACLK
    SLICE_X39Y83         FDCE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_weight23_reg[15]/C
                         clock pessimism             -0.282     0.901    
    SLICE_X39Y83         FDCE (Remov_fdce_C_CLR)     -0.092     0.809    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_weight23_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.809    
                         arrival time                           1.586    
  -------------------------------------------------------------------
                         slack                                  0.777    

Slack (MET) :             0.948ns  (arrival time - required time)
  Source:                 zboard_i/axi_slave_top_wrapper_0/inst/r_xrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_weight24_reg[10]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.209ns (23.626%)  route 0.676ns (76.374%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2939, routed)        0.555     0.891    zboard_i/axi_slave_top_wrapper_0/inst/ACLK
    SLICE_X38Y91         FDRE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/r_xrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y91         FDRE (Prop_fdre_C_Q)         0.164     1.055 r  zboard_i/axi_slave_top_wrapper_0/inst/r_xrst_reg/Q
                         net (fo=8, routed)           0.113     1.168    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_xrst
    SLICE_X37Y91         LUT1 (Prop_lut1_I0_O)        0.045     1.213 f  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_state[1]_i_1/O
                         net (fo=892, routed)         0.563     1.775    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_fmap_reg[0]_0
    SLICE_X41Y84         FDCE                                         f  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_weight24_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2939, routed)        0.818     1.184    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/ACLK
    SLICE_X41Y84         FDCE                                         r  zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_weight24_reg[10]/C
                         clock pessimism             -0.264     0.920    
    SLICE_X41Y84         FDCE (Remov_fdce_C_CLR)     -0.092     0.828    zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/r_weight24_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.828    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.948    





