/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Fri Feb 20 00:05:22 2015
 *                 Full Compile MD5 Checksum  f4a546a20d0bd1f244e0d6a139e85ce0
 *                     (minus title and desc)
 *                 MD5 Checksum               a9d9eeea3a1c30a122d08de69d07786c
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     15715
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_INTERNAL_INTR2_H__
#define BCHP_INTERNAL_INTR2_H__

/***************************************************************************
 *INTERNAL_INTR2 - SCPU Level 2 Interrupt Controller Registers SCPU Internal Interrupts
 ***************************************************************************/
#define BCHP_INTERNAL_INTR2_CPU_STATUS           0x00310480 /* [RO] CPU interrupt Status Register */
#define BCHP_INTERNAL_INTR2_CPU_SET              0x00310484 /* [WO] CPU interrupt Set Register */
#define BCHP_INTERNAL_INTR2_CPU_CLEAR            0x00310488 /* [WO] CPU interrupt Clear Register */
#define BCHP_INTERNAL_INTR2_CPU_MASK_STATUS      0x0031048c /* [RO] CPU interrupt Mask Status Register */
#define BCHP_INTERNAL_INTR2_CPU_MASK_SET         0x00310490 /* [WO] CPU interrupt Mask Set Register */
#define BCHP_INTERNAL_INTR2_CPU_MASK_CLEAR       0x00310494 /* [WO] CPU interrupt Mask Clear Register */
#define BCHP_INTERNAL_INTR2_PCI_STATUS           0x00310498 /* [RO] PCI interrupt Status Register */
#define BCHP_INTERNAL_INTR2_PCI_SET              0x0031049c /* [WO] PCI interrupt Set Register */
#define BCHP_INTERNAL_INTR2_PCI_CLEAR            0x003104a0 /* [WO] PCI interrupt Clear Register */
#define BCHP_INTERNAL_INTR2_PCI_MASK_STATUS      0x003104a4 /* [RO] PCI interrupt Mask Status Register */
#define BCHP_INTERNAL_INTR2_PCI_MASK_SET         0x003104a8 /* [WO] PCI interrupt Mask Set Register */
#define BCHP_INTERNAL_INTR2_PCI_MASK_CLEAR       0x003104ac /* [WO] PCI interrupt Mask Clear Register */

/***************************************************************************
 *CPU_STATUS - CPU interrupt Status Register
 ***************************************************************************/
/* INTERNAL_INTR2 :: CPU_STATUS :: SPARE_IPI [31:00] */
#define BCHP_INTERNAL_INTR2_CPU_STATUS_SPARE_IPI_MASK              0xffffffff
#define BCHP_INTERNAL_INTR2_CPU_STATUS_SPARE_IPI_SHIFT             0
#define BCHP_INTERNAL_INTR2_CPU_STATUS_SPARE_IPI_DEFAULT           0x00000000

/***************************************************************************
 *CPU_SET - CPU interrupt Set Register
 ***************************************************************************/
/* INTERNAL_INTR2 :: CPU_SET :: SPARE_IPI [31:00] */
#define BCHP_INTERNAL_INTR2_CPU_SET_SPARE_IPI_MASK                 0xffffffff
#define BCHP_INTERNAL_INTR2_CPU_SET_SPARE_IPI_SHIFT                0
#define BCHP_INTERNAL_INTR2_CPU_SET_SPARE_IPI_DEFAULT              0x00000000

/***************************************************************************
 *CPU_CLEAR - CPU interrupt Clear Register
 ***************************************************************************/
/* INTERNAL_INTR2 :: CPU_CLEAR :: SPARE_IPI [31:00] */
#define BCHP_INTERNAL_INTR2_CPU_CLEAR_SPARE_IPI_MASK               0xffffffff
#define BCHP_INTERNAL_INTR2_CPU_CLEAR_SPARE_IPI_SHIFT              0
#define BCHP_INTERNAL_INTR2_CPU_CLEAR_SPARE_IPI_DEFAULT            0x00000000

/***************************************************************************
 *CPU_MASK_STATUS - CPU interrupt Mask Status Register
 ***************************************************************************/
/* INTERNAL_INTR2 :: CPU_MASK_STATUS :: SPARE_IPI [31:00] */
#define BCHP_INTERNAL_INTR2_CPU_MASK_STATUS_SPARE_IPI_MASK         0xffffffff
#define BCHP_INTERNAL_INTR2_CPU_MASK_STATUS_SPARE_IPI_SHIFT        0
#define BCHP_INTERNAL_INTR2_CPU_MASK_STATUS_SPARE_IPI_DEFAULT      0xffffffff

/***************************************************************************
 *CPU_MASK_SET - CPU interrupt Mask Set Register
 ***************************************************************************/
/* INTERNAL_INTR2 :: CPU_MASK_SET :: SPARE_IPI [31:00] */
#define BCHP_INTERNAL_INTR2_CPU_MASK_SET_SPARE_IPI_MASK            0xffffffff
#define BCHP_INTERNAL_INTR2_CPU_MASK_SET_SPARE_IPI_SHIFT           0
#define BCHP_INTERNAL_INTR2_CPU_MASK_SET_SPARE_IPI_DEFAULT         0xffffffff

/***************************************************************************
 *CPU_MASK_CLEAR - CPU interrupt Mask Clear Register
 ***************************************************************************/
/* INTERNAL_INTR2 :: CPU_MASK_CLEAR :: SPARE_IPI [31:00] */
#define BCHP_INTERNAL_INTR2_CPU_MASK_CLEAR_SPARE_IPI_MASK          0xffffffff
#define BCHP_INTERNAL_INTR2_CPU_MASK_CLEAR_SPARE_IPI_SHIFT         0
#define BCHP_INTERNAL_INTR2_CPU_MASK_CLEAR_SPARE_IPI_DEFAULT       0xffffffff

/***************************************************************************
 *PCI_STATUS - PCI interrupt Status Register
 ***************************************************************************/
/* INTERNAL_INTR2 :: PCI_STATUS :: UNUSED [31:00] */
#define BCHP_INTERNAL_INTR2_PCI_STATUS_UNUSED_MASK                 0xffffffff
#define BCHP_INTERNAL_INTR2_PCI_STATUS_UNUSED_SHIFT                0
#define BCHP_INTERNAL_INTR2_PCI_STATUS_UNUSED_DEFAULT              0x00000000

/***************************************************************************
 *PCI_SET - PCI interrupt Set Register
 ***************************************************************************/
/* INTERNAL_INTR2 :: PCI_SET :: UNUSED [31:00] */
#define BCHP_INTERNAL_INTR2_PCI_SET_UNUSED_MASK                    0xffffffff
#define BCHP_INTERNAL_INTR2_PCI_SET_UNUSED_SHIFT                   0
#define BCHP_INTERNAL_INTR2_PCI_SET_UNUSED_DEFAULT                 0x00000000

/***************************************************************************
 *PCI_CLEAR - PCI interrupt Clear Register
 ***************************************************************************/
/* INTERNAL_INTR2 :: PCI_CLEAR :: UNUSED [31:00] */
#define BCHP_INTERNAL_INTR2_PCI_CLEAR_UNUSED_MASK                  0xffffffff
#define BCHP_INTERNAL_INTR2_PCI_CLEAR_UNUSED_SHIFT                 0
#define BCHP_INTERNAL_INTR2_PCI_CLEAR_UNUSED_DEFAULT               0x00000000

/***************************************************************************
 *PCI_MASK_STATUS - PCI interrupt Mask Status Register
 ***************************************************************************/
/* INTERNAL_INTR2 :: PCI_MASK_STATUS :: UNUSED [31:00] */
#define BCHP_INTERNAL_INTR2_PCI_MASK_STATUS_UNUSED_MASK            0xffffffff
#define BCHP_INTERNAL_INTR2_PCI_MASK_STATUS_UNUSED_SHIFT           0
#define BCHP_INTERNAL_INTR2_PCI_MASK_STATUS_UNUSED_DEFAULT         0xffffffff

/***************************************************************************
 *PCI_MASK_SET - PCI interrupt Mask Set Register
 ***************************************************************************/
/* INTERNAL_INTR2 :: PCI_MASK_SET :: UNUSED [31:00] */
#define BCHP_INTERNAL_INTR2_PCI_MASK_SET_UNUSED_MASK               0xffffffff
#define BCHP_INTERNAL_INTR2_PCI_MASK_SET_UNUSED_SHIFT              0
#define BCHP_INTERNAL_INTR2_PCI_MASK_SET_UNUSED_DEFAULT            0xffffffff

/***************************************************************************
 *PCI_MASK_CLEAR - PCI interrupt Mask Clear Register
 ***************************************************************************/
/* INTERNAL_INTR2 :: PCI_MASK_CLEAR :: UNUSED [31:00] */
#define BCHP_INTERNAL_INTR2_PCI_MASK_CLEAR_UNUSED_MASK             0xffffffff
#define BCHP_INTERNAL_INTR2_PCI_MASK_CLEAR_UNUSED_SHIFT            0
#define BCHP_INTERNAL_INTR2_PCI_MASK_CLEAR_UNUSED_DEFAULT          0xffffffff

#endif /* #ifndef BCHP_INTERNAL_INTR2_H__ */

/* End of File */
