Project Information                 c:\users\joey\desktop\kc\lab2\plmt_sm8.rpt

MAX+plus II Compiler Report File
Version 10.1 06/12/2001
Compiled: 12/27/2010 20:01:24

Copyright (C) 1988-2001 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful




** DEVICE SUMMARY **

Chip/                     Input   Output   Bidir 			    LCs
POF       Device          Pins    Pins     Pins      LCs    % Utilized

plmt_sm8  EP1810LC-20      19       8        0       38          79 %
plmt_sm1  EP1810LC-20      16       9        0       46          95 %

TOTAL:                     35       17       0       84          87 %

User Pins:                 20       11       0  



Project Information                 c:\users\joey\desktop\kc\lab2\plmt_sm8.rpt

** PROJECT COMPILATION MESSAGES **

Warning: No superset bus at connection -- "D[7..0]"
Warning: No superset bus at connection -- "D[7..0]"
Warning: No superset bus at connection -- "D[7..0]"
Warning: No superset bus at connection -- "D[7..0]"
Warning: No superset bus at connection -- "D[7..0]"
Warning: No superset bus at connection -- "D[7..0]"
Warning: No superset bus at connection -- "D[7..0]"
Warning: No superset bus at connection -- "D[7..0]"
Warning: No superset bus at connection -- "D[7..0]"
Warning: No superset bus at connection -- "D[7..0]"
Warning: No superset bus at connection -- "D[7..0]"
Warning: No superset bus at connection -- "D[7..0]"
Warning: No superset bus at connection -- "D[7..0]"
Warning: No superset bus at connection -- "D[7..0]"
Warning: No superset bus at connection -- "D[7..0]"
Warning: No superset bus at connection -- "D[7..0]"
Warning: No superset bus at connection -- "D[7..0]"
Warning: No superset bus at connection -- "D[7..0]"
Warning: No superset bus at connection -- "D[7..0]"
Warning: No superset bus at connection -- "D[7..0]"
Warning: No superset bus at connection -- "D[7..0]"
Warning: No superset bus at connection -- "D[7..0]"
Warning: No superset bus at connection -- "D[7..0]"
Warning: No superset bus at connection -- "D[7..0]"
Warning: No superset bus at connection -- "D[7..0]"
Warning: No superset bus at connection -- "D[7..0]"
Warning: No superset bus at connection -- "D[7..0]"
Warning: No superset bus at connection -- "D[7..0]"
Warning: No superset bus at connection -- "D[7..0]"
Warning: No superset bus at connection -- "D[7..0]"
Warning: No superset bus at connection -- "D[7..0]"
Warning: No superset bus at connection -- "D[7..0]"
Warning: No superset bus at connection -- "D[7..0]"
Warning: No superset bus at connection -- "D[7..0]"
Warning: No superset bus at connection -- "D[7..0]"
Warning: No superset bus at connection -- "D[7..0]"
Warning: No superset bus at connection -- "D[7..0]"
Warning: No superset bus at connection -- "D[7..0]"
Warning: No superset bus at connection -- "D[7..0]"
Warning: No superset bus at connection -- "D[7..0]"
Warning: No superset bus at connection -- "D[7..0]"
Warning: No superset bus at connection -- "D[7..0]"
Warning: No superset bus at connection -- "D[7..0]"
Warning: No superset bus at connection -- "D[7..0]"
Warning: No superset bus at connection -- "D[7..0]"
Warning: No superset bus at connection -- "D[7..0]"
Warning: No superset bus at connection -- "D[7..0]"
Warning: No superset bus at connection -- "D[7..0]"
Warning: No superset bus at connection -- "D[7..0]"
Warning: No superset bus at connection -- "D[7..0]"
Warning: No superset bus at connection -- "D[7..0]"
Warning: Primitive 'RZ' is stuck at VCC
Error: Project does not fit in specified device(s)
Info: Trying to find new partition/fit after discarding assignments as requested with the Partitioner/Fitter Status dialog box


Project Information                 c:\users\joey\desktop\kc\lab2\plmt_sm8.rpt

** MULTIPLE PIN CONNECTIONS **


For node name 'F4'
Connect: {plmt_sm8@50,  plmt_sm1@50}

For node name 'F2'
Connect: {plmt_sm8@55,  plmt_sm1@55}

For node name 'F3'
Connect: {plmt_sm8@54,  plmt_sm1@54}

For node name 'F1'
Connect: {plmt_sm8@56,  plmt_sm1@56}

For node name 'P5'
Connect: {plmt_sm8@14,  plmt_sm1@14}

For node name 'P4'
Connect: {plmt_sm8@15,  plmt_sm1@15}

Connect: {plmt_sm8@23,  plmt_sm1@49}

For node name 'Q3'
Connect: {plmt_sm1@53,  plmt_sm8@26}

For node name 'P3'
Connect: {plmt_sm1@16,  plmt_sm8@16}

For node name 'P2'
Connect: {plmt_sm1@20,  plmt_sm8@20}

Connect: {plmt_sm8@67,  plmt_sm1@48}

Connect: {plmt_sm1@42,  plmt_sm8@48}

Connect: {plmt_sm1@41,  plmt_sm8@22}

Connect: {plmt_sm1@40,  plmt_sm8@21}

Connect: {plmt_sm1@68,  plmt_sm8@49}


Project Information                 c:\users\joey\desktop\kc\lab2\plmt_sm8.rpt

** FILE HIERARCHY **



|plmt_sm:25|
|plmt_sm:25|plmt_c2i_1:3|
|plmt_sm:25|plmt_di:4|
|plmt_sm:25|plmt_di:17|
|plmt_sm:25|plmt_c2i_2:18|
|plmt_sm:25|plmt_xi:22|
|plmt_sm:25|plmt_xi:24|
|plmt_sm:25|plmt_yi:23|
|plmt_sm:25|plmt_yi:25|
|plmt_sm:24|
|plmt_sm:24|plmt_c2i_1:3|
|plmt_sm:24|plmt_di:4|
|plmt_sm:24|plmt_di:17|
|plmt_sm:24|plmt_c2i_2:18|
|plmt_sm:24|plmt_xi:22|
|plmt_sm:24|plmt_xi:24|
|plmt_sm:24|plmt_yi:23|
|plmt_sm:24|plmt_yi:25|
|plmt_sm:23|
|plmt_sm:23|plmt_c2i_1:3|
|plmt_sm:23|plmt_di:4|
|plmt_sm:23|plmt_di:17|
|plmt_sm:23|plmt_c2i_2:18|
|plmt_sm:23|plmt_xi:22|
|plmt_sm:23|plmt_xi:24|
|plmt_sm:23|plmt_yi:23|
|plmt_sm:23|plmt_yi:25|
|plmt_sm:22|
|plmt_sm:22|plmt_c2i_1:3|
|plmt_sm:22|plmt_di:4|
|plmt_sm:22|plmt_di:17|
|plmt_sm:22|plmt_c2i_2:18|
|plmt_sm:22|plmt_xi:22|
|plmt_sm:22|plmt_xi:24|
|plmt_sm:22|plmt_yi:23|
|plmt_sm:22|plmt_yi:25|
|plmt_c0:42|
|plmt_z:45|
|plmt_zf:46|


Device-Specific Information:        c:\users\joey\desktop\kc\lab2\plmt_sm8.rpt
plmt_sm8

***** Logic for device 'plmt_sm8' compiled without errors.




Device: EP1810LC-20

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF

                 R  R  R  R  R                    R  R  R  R  R  
                 E  E  E  E  E              ~     E  E  E  E  E  
                 S  S  S  S  S              P     S  S  S  S  S  
                 E  E  E  E  E              I     E  E  E  E  E  
                 R  R  R  R  R              N     R  R  R  R  R  
                 V  V  V  V  V        G     0     V  V  V  V  V  
              S  E  E  E  E  E  Q  P  N  D  0  R  E  E  E  E  E  
              I  D  D  D  D  D  7  6  D  7  2  Z  D  D  D  D  D  
            -----------------------------------------------------_ 
          /   9  8  7  6  5  4  3  2  1 68 67 66 65 64 63 62 61   | 
RESERVED | 10                                                  60 | RESERVED 
RESERVED | 11                                                  59 | RESERVED 
RESERVED | 12                                                  58 | RESERVED 
RESERVED | 13                                                  57 | RESERVED 
      P5 | 14                                                  56 | F1 
      P4 | 15                                                  55 | F2 
      P3 | 16                                                  54 | F3 
      P7 | 17                                                  53 | Q6 
     VCC | 18                   EP1810LC-20                    52 | VCC 
      Q4 | 19                                                  51 | Q5 
      P2 | 20                                                  50 | F4 
 ~PIN005 | 21                                                  49 | ~PIN000 
 ~PIN004 | 22                                                  48 | ~PIN003 
 ~PIN001 | 23                                                  47 | RESERVED 
RESERVED | 24                                                  46 | RESERVED 
RESERVED | 25                                                  45 | RESERVED 
      Q3 | 26                                                  44 | RESERVED 
         |_  27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43  _| 
           ------------------------------------------------------ 
              R  R  R  R  R  R  R  D  G  R  R  R  R  R  R  D  C  
              E  E  E  E  E  E  E  3  N  E  E  E  E  E  E  6  O  
              S  S  S  S  S  S  S     D  S  S  S  S  S  S        
              E  E  E  E  E  E  E        E  E  E  E  E  E        
              R  R  R  R  R  R  R        R  R  R  R  R  R        
              V  V  V  V  V  V  V        V  V  V  V  V  V        
              E  E  E  E  E  E  E        E  E  E  E  E  E        
              D  D  D  D  D  D  D        D  D  D  D  D  D        


N.C. = No Connect. This pin has no internal connection to the device.
VCC = Dedicated power pin, which MUST be connected to VCC.
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.



Device-Specific Information:        c:\users\joey\desktop\kc\lab2\plmt_sm8.rpt
plmt_sm8

** RESOURCE USAGE **

Logic Array Block     Logic Cells   I/O Pins       

A:     LC1 - LC12     6/12( 50%)   3/12( 25%) 
B:    LC13 - LC24    12/12(100%)   3/12( 25%) 
C:    LC25 - LC36    11/12( 91%)   2/12( 16%) 
D:    LC37 - LC48     9/12( 75%)   3/12( 25%) 


Total dedicated input pins used:                16/16     (100%)
Total I/O pins used:                            11/48     ( 22%)
Total logic cells used:                         38/48     ( 79%)
Average fan-in:                                  6.50
Total fan-in:                                   247

Total input pins required:                      19
Total output pins required:                      8
Total bidirectional pins required:               0
Total logic cells required:                     38
Total flipflops required:                        0

Synthesized logic cells:                        32/  48   ( 66%)



Device-Specific Information:        c:\users\joey\desktop\kc\lab2\plmt_sm8.rpt
plmt_sm8

** INPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  56      -   -       INPUT              0    0    3   11  F1
  55      -   -       INPUT              0    0    3   22  F2
  54      -   -       INPUT              0    0    4   23  F3
  50      -   -       INPUT              0    0    3   26  F4
  49      -   -       INPUT    s         0    0    0    4  ~PIN000
  48      -   -       INPUT    s         0    0    0    5  ~PIN003
  22      -   -       INPUT    s         0    0    0    3  ~PIN004
  21      -   -       INPUT    s         0    0    0    4  ~PIN005
  20      -   -       INPUT              0    0    0    3  P2
  16      -   -       INPUT              0    0    0    5  P3
  15      -   -       INPUT              0    0    0    4  P4
  14      -   -       INPUT              0    0    0    4  P5
   2    (1)  (A)      INPUT              0    0    0    1  P6
  17      -   -       INPUT              0    0    1    5  P7
  26   (16)  (B)      INPUT     g        0    0    0    1  Q3
  19      -   -       INPUT              0    0    1    4  Q4
  51      -   -       INPUT              0    0    1    2  Q5
  53      -   -       INPUT              0    0    0    2  Q6
   3    (2)  (A)      INPUT              0    0    0    1  Q7


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:        c:\users\joey\desktop\kc\lab2\plmt_sm8.rpt
plmt_sm8

** OUTPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  43     32    C     OUTPUT              2   13    0    0  CO
  34     24    B     OUTPUT              0    5    0    0  D3
  42     31    C     OUTPUT              4   10    0    0  D6
  68     48    D     OUTPUT              0    2    0    0  D7
  23     13    B     OUTPUT    sg        5    0    0    3  ~PIN001
  67     47    D     OUTPUT    s         5    0    0    2  ~PIN002
  66     46    D     OUTPUT              0    0    0    0  RZ
   9      8    A     OUTPUT              0    4    0    0  SI


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:        c:\users\joey\desktop\kc\lab2\plmt_sm8.rpt
plmt_sm8

** BURIED LOGIC **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
 (61)    41    D       SOFT    s         5    3    0    2  |plmt_sm:22|plmt_c2i_1:3|~6~1
 (44)    33    C       SOFT    sg        0    7    1    1  |plmt_sm:22|plmt_c2i_1:3|Ci_1~2 (|plmt_sm:22|plmt_c2i_1:3|~6~2)
 (57)    37    D       SOFT    sg        5    2    2    0  |plmt_sm:22|plmt_di:4|Di~1 (|plmt_sm:22|plmt_di:4|~39~1)
 (62)    42    D       SOFT    s         4    2    1    0  |plmt_sm:22|plmt_di:4|Di~2 (|plmt_sm:22|plmt_di:4|~39~2)
 (10)     9    A       SOFT    sg        4    0    2    4  |plmt_sm:22|plmt_xi:22|~9~1
 (11)    10    A       SOFT    sg        5    0    2    5  |plmt_sm:22|plmt_yi:23|~22~1
 (12)    11    A       SOFT    sg        5    0    1    5  |plmt_sm:22|plmt_yi:25|~22~1
 (36)    25    C       SOFT    s         6    0    2    4  |plmt_sm:23|plmt_c2i_2:18|~21~1
 (37)    26    C       SOFT    s         7    0    2    4  |plmt_sm:23|plmt_c2i_2:18|~31~1
 (58)    38    D       SOFT    sg        5    2    2    4  |plmt_sm:23|plmt_c2i_2:18|~32~1
 (59)    39    D       SOFT    sg        6    0    2    4  |plmt_sm:23|plmt_c2i_2:18|~33~1
 (24)    14    B       SOFT    sg        6    1    2    4  |plmt_sm:23|plmt_c2i_2:18|~34~1
 (60)    40    D       SOFT    sg        6    1    2    4  |plmt_sm:23|plmt_c2i_2:18|~35~1
 (38)    27    C       SOFT    s         6    1    2    4  |plmt_sm:23|plmt_c2i_2:18|~36~1
 (45)    34    C       SOFT    sg        0    7    0    3  |plmt_sm:23|plmt_c2i_2:18|~37~1
 (26)    16    B       SOFT    s         8    4    1    0  |plmt_sm:24|plmt_di:4|~39~1~2
 (25)    15    B       SOFT    s         8    1    1    0  |plmt_sm:24|plmt_di:4|~39~1~3
 (27)    17    B       SOFT    s         7    1    1    0  |plmt_sm:24|plmt_di:4|~39~1~4
 (28)    18    B       SOFT    s         7    4    1    0  |plmt_sm:24|plmt_di:4|~39~1~5
 (29)    19    B       SOFT    s         3    4    1    0  |plmt_sm:24|plmt_di:4|~39~1~6
 (30)    20    B       SOFT    s         2    0    0    3  |plmt_sm:24|plmt_xi:22|~5~1
 (31)    21    B       SOFT    s         3    0    0    3  |plmt_sm:24|plmt_xi:22|~6~1
 (32)    22    B       SOFT    s         3    0    0    3  |plmt_sm:24|plmt_xi:22|~7~1
 (33)    23    B       SOFT    s         5    0    0    5  |plmt_sm:24|plmt_yi:25|~22~1
 (39)    28    C       SOFT    s         2    0    1    0  ~49~1
 (40)    29    C       SOFT    s         2    0    1    0  ~49~2
 (13)    12    A       SOFT    sg        0    2    1    0  ~49~3
  (4)     3    A       SOFT    s         4    4    1    0  ~50~1
 (46)    35    C       SOFT    sg        4   11    1    0  ~50~2
 (47)    36    C       SOFT    sg        2   10    1    0  ~50~3


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:        c:\users\joey\desktop\kc\lab2\plmt_sm8.rpt
plmt_sm8

** LOGIC CELL INTERCONNECTIONS **

                     Logic cells placed in LAB 'A'
        +----------- LC9 |plmt_sm:22|plmt_xi:22|~9~1
        | +--------- LC10 |plmt_sm:22|plmt_yi:23|~22~1
        | | +------- LC11 |plmt_sm:22|plmt_yi:25|~22~1
        | | | +----- LC8 SI
        | | | | +--- LC12 ~49~3
        | | | | | +- LC3 ~50~1
        | | | | | | 
        | | | | | |   Other LABs fed by signals
        | | | | | |   that feed LAB 'A'
LC      | | | | | | 
LC9  -> - - - - - @ | <-- |plmt_sm:22|plmt_xi:22|~9~1
LC10 -> - - - - @ @ | <-- |plmt_sm:22|plmt_yi:23|~22~1
LC11 -> - - - - - @ | <-- |plmt_sm:22|plmt_yi:25|~22~1
LC8  -> - - - - - - | <-- SI
LC12 -> - - - - - - | <-- ~49~3
LC3  -> - - - @ - - | <-- ~50~1

Pin
56   -> - @ @ - - - | <-- F1
55   -> @ @ @ - - @ | <-- F2
54   -> @ @ @ - - @ | <-- F3
50   -> @ @ @ - - @ | <-- F4
49   -> - - - - - - | <-- ~PIN000
48   -> - - - - - - | <-- ~PIN003
22   -> - - - - - - | <-- ~PIN004
21   -> - - - - - - | <-- ~PIN005
20   -> - - - - - - | <-- P2
16   -> - - - - - - | <-- P3
15   -> - - - - - - | <-- P4
14   -> - - - - - - | <-- P5
2    -> * - - - - - | <-- P6
17   -> - - - - - @ | <-- P7
19   -> - - - - - - | <-- Q4
51   -> - - - - - - | <-- Q5
53   -> - @ - - - - | <-- Q6
3    -> - - * - - - | <-- Q7
LC37 -> - - - * - - | <-- |plmt_sm:22|plmt_di:4|Di~1
LC34 -> - - - - * * | <-- |plmt_sm:23|plmt_c2i_2:18|~37~1
LC35 -> - - - * - - | <-- ~50~2
LC36 -> - - - * - - | <-- ~50~3


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:        c:\users\joey\desktop\kc\lab2\plmt_sm8.rpt
plmt_sm8

** LOGIC CELL INTERCONNECTIONS **

                                 Logic cells placed in LAB 'B'
        +----------------------- LC24 D3
        | +--------------------- LC13 ~PIN001
        | | +------------------- LC14 |plmt_sm:23|plmt_c2i_2:18|~34~1
        | | | +----------------- LC16 |plmt_sm:24|plmt_di:4|~39~1~2
        | | | | +--------------- LC15 |plmt_sm:24|plmt_di:4|~39~1~3
        | | | | | +------------- LC17 |plmt_sm:24|plmt_di:4|~39~1~4
        | | | | | | +----------- LC18 |plmt_sm:24|plmt_di:4|~39~1~5
        | | | | | | | +--------- LC19 |plmt_sm:24|plmt_di:4|~39~1~6
        | | | | | | | | +------- LC20 |plmt_sm:24|plmt_xi:22|~5~1
        | | | | | | | | | +----- LC21 |plmt_sm:24|plmt_xi:22|~6~1
        | | | | | | | | | | +--- LC22 |plmt_sm:24|plmt_xi:22|~7~1
        | | | | | | | | | | | +- LC23 |plmt_sm:24|plmt_yi:25|~22~1
        | | | | | | | | | | | | 
        | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | |   that feed LAB 'B'
LC      | | | | | | | | | | | | 
LC24 -> - - - - - - - - - - - - | <-- D3
LC13 -> - - @ - - - - - - - - - | <-- ~PIN001
LC14 -> - - - - - - - - - - - - | <-- |plmt_sm:23|plmt_c2i_2:18|~34~1
LC16 -> @ - - - - - - - - - - - | <-- |plmt_sm:24|plmt_di:4|~39~1~2
LC15 -> @ - - - - - - - - - - - | <-- |plmt_sm:24|plmt_di:4|~39~1~3
LC17 -> @ - - - - - - - - - - - | <-- |plmt_sm:24|plmt_di:4|~39~1~4
LC18 -> @ - - - - - - - - - - - | <-- |plmt_sm:24|plmt_di:4|~39~1~5
LC19 -> @ - - - - - - - - - - - | <-- |plmt_sm:24|plmt_di:4|~39~1~6
LC20 -> - - - @ - - @ @ - - - - | <-- |plmt_sm:24|plmt_xi:22|~5~1
LC21 -> - - - @ - - @ @ - - - - | <-- |plmt_sm:24|plmt_xi:22|~6~1
LC22 -> - - - @ - - @ @ - - - - | <-- |plmt_sm:24|plmt_xi:22|~7~1
LC23 -> - - - @ @ @ @ @ - - - - | <-- |plmt_sm:24|plmt_yi:25|~22~1

Pin
56   -> - @ - @ @ - @ - - - - @ | <-- F1
55   -> - @ @ @ @ @ @ - - - @ @ | <-- F2
54   -> - @ @ @ @ @ @ - @ @ - @ | <-- F3
50   -> - @ @ @ @ @ @ @ - @ @ @ | <-- F4
49   -> - - @ - - - - - - - - - | <-- ~PIN000
48   -> - - - @ @ @ @ @ - - - - | <-- ~PIN003
22   -> - - - @ @ @ - - - - - - | <-- ~PIN004
21   -> - - - @ @ @ @ - - - - - | <-- ~PIN005
20   -> - - - - - - - - @ @ @ - | <-- P2
16   -> - - - @ @ @ @ @ - - - - | <-- P3
15   -> - - @ - - - - - - - - - | <-- P4
14   -> - - - - - - - - - - - - | <-- P5
17   -> - - - - - - - - - - - - | <-- P7
26   -> - - - - - - - - - - - * | <-- Q3
19   -> - - - - - - - - - - - - | <-- Q4
51   -> - @ @ - - - - - - - - - | <-- Q5
53   -> - - - - - - - - - - - - | <-- Q6


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:        c:\users\joey\desktop\kc\lab2\plmt_sm8.rpt
plmt_sm8

** LOGIC CELL INTERCONNECTIONS **

                               Logic cells placed in LAB 'C'
        +--------------------- LC32 CO
        | +------------------- LC31 D6
        | | +----------------- LC33 |plmt_sm:22|plmt_c2i_1:3|Ci_1~2
        | | | +--------------- LC25 |plmt_sm:23|plmt_c2i_2:18|~21~1
        | | | | +------------- LC26 |plmt_sm:23|plmt_c2i_2:18|~31~1
        | | | | | +----------- LC27 |plmt_sm:23|plmt_c2i_2:18|~36~1
        | | | | | | +--------- LC34 |plmt_sm:23|plmt_c2i_2:18|~37~1
        | | | | | | | +------- LC28 ~49~1
        | | | | | | | | +----- LC29 ~49~2
        | | | | | | | | | +--- LC35 ~50~2
        | | | | | | | | | | +- LC36 ~50~3
        | | | | | | | | | | | 
        | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | |   that feed LAB 'C'
LC      | | | | | | | | | | | 
LC32 -> - - - - - - - - - - - | <-- CO
LC31 -> - - - - - - - - - - - | <-- D6
LC33 -> - @ - - - - - - - - - | <-- |plmt_sm:22|plmt_c2i_1:3|Ci_1~2
LC25 -> @ @ @ - - - @ - - @ @ | <-- |plmt_sm:23|plmt_c2i_2:18|~21~1
LC26 -> @ @ @ - - - @ - - @ @ | <-- |plmt_sm:23|plmt_c2i_2:18|~31~1
LC27 -> @ @ @ - - - @ - - @ @ | <-- |plmt_sm:23|plmt_c2i_2:18|~36~1
LC34 -> - - - - - - - - - @ - | <-- |plmt_sm:23|plmt_c2i_2:18|~37~1
LC28 -> @ - - - - - - - - - - | <-- ~49~1
LC29 -> @ - - - - - - - - - - | <-- ~49~2
LC35 -> - - - - - - - - - - - | <-- ~50~2
LC36 -> - - - - - - - - - - - | <-- ~50~3

Pin
56   -> - @ - @ @ @ - - - - - | <-- F1
55   -> - @ - @ @ @ - @ - @ - | <-- F2
54   -> @ @ - @ @ @ - - @ @ - | <-- F3
50   -> - @ - @ @ @ - @ @ @ @ | <-- F4
49   -> - - - - - @ - - - - - | <-- ~PIN000
48   -> - - - - - - - - - - - | <-- ~PIN003
22   -> - - - - - - - - - - - | <-- ~PIN004
21   -> - - - - - - - - - - - | <-- ~PIN005
20   -> - - - - - - - - - - - | <-- P2
16   -> - - - - - - - - - - - | <-- P3
15   -> - - - - @ - - - - - - | <-- P4
14   -> - - - @ @ - - - - - - | <-- P5
17   -> @ - - - - - - - - @ @ | <-- P7
19   -> - - - - @ @ - - - - - | <-- Q4
51   -> - - - @ - - - - - - - | <-- Q5
53   -> - - - - - - - - - - - | <-- Q6
LC13 -> - - - - - * - - - - - | <-- ~PIN001
LC9  -> * * - - - - - - - * * | <-- |plmt_sm:22|plmt_xi:22|~9~1
LC10 -> * * - - - - - - - * * | <-- |plmt_sm:22|plmt_yi:23|~22~1
LC11 -> * - - - - - - - - * * | <-- |plmt_sm:22|plmt_yi:25|~22~1
LC38 -> * * * - - - * - - * * | <-- |plmt_sm:23|plmt_c2i_2:18|~32~1
LC39 -> * * * - - - * - - * * | <-- |plmt_sm:23|plmt_c2i_2:18|~33~1
LC14 -> * * * - - - * - - * * | <-- |plmt_sm:23|plmt_c2i_2:18|~34~1
LC40 -> * * * - - - * - - * * | <-- |plmt_sm:23|plmt_c2i_2:18|~35~1
LC12 -> * - - - - - - - - - - | <-- ~49~3


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:        c:\users\joey\desktop\kc\lab2\plmt_sm8.rpt
plmt_sm8

** LOGIC CELL INTERCONNECTIONS **

                           Logic cells placed in LAB 'D'
        +----------------- LC48 D7
        | +--------------- LC47 ~PIN002
        | | +------------- LC41 |plmt_sm:22|plmt_c2i_1:3|~6~1
        | | | +----------- LC37 |plmt_sm:22|plmt_di:4|Di~1
        | | | | +--------- LC42 |plmt_sm:22|plmt_di:4|Di~2
        | | | | | +------- LC38 |plmt_sm:23|plmt_c2i_2:18|~32~1
        | | | | | | +----- LC39 |plmt_sm:23|plmt_c2i_2:18|~33~1
        | | | | | | | +--- LC40 |plmt_sm:23|plmt_c2i_2:18|~35~1
        | | | | | | | | +- LC46 RZ
        | | | | | | | | | 
        | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | |   that feed LAB 'D'
LC      | | | | | | | | | 
LC48 -> - - - - - - - - - | <-- D7
LC47 -> - - - - - @ - @ - | <-- ~PIN002
LC41 -> - - - @ @ - - - - | <-- |plmt_sm:22|plmt_c2i_1:3|~6~1
LC37 -> @ - - - - - - - - | <-- |plmt_sm:22|plmt_di:4|Di~1
LC42 -> @ - - - - - - - - | <-- |plmt_sm:22|plmt_di:4|Di~2
LC38 -> - - - - - - - - - | <-- |plmt_sm:23|plmt_c2i_2:18|~32~1
LC39 -> - - - - - - - - - | <-- |plmt_sm:23|plmt_c2i_2:18|~33~1
LC40 -> - - - - - - - - - | <-- |plmt_sm:23|plmt_c2i_2:18|~35~1
LC46 -> - - - - - - - - - | <-- RZ

Pin
56   -> - @ @ @ - - - - - | <-- F1
55   -> - @ @ @ @ @ @ @ - | <-- F2
54   -> - @ @ @ @ @ @ @ - | <-- F3
50   -> - @ @ @ @ @ @ @ - | <-- F4
49   -> - - - - - - @ @ - | <-- ~PIN000
48   -> - - - - - - - - - | <-- ~PIN003
22   -> - - - - - - - - - | <-- ~PIN004
21   -> - - - - - - - - - | <-- ~PIN005
20   -> - - - - - - - - - | <-- P2
16   -> - - - - - - - - - | <-- P3
15   -> - - - - - @ @ - - | <-- P4
14   -> - - - - - - @ @ - | <-- P5
17   -> - - - @ @ - - - - | <-- P7
19   -> - @ - - - @ - @ - | <-- Q4
51   -> - - - - - - - - - | <-- Q5
53   -> - - @ - - - - - - | <-- Q6
LC13 -> - - - - - * - - - | <-- ~PIN001
LC33 -> - - * - - - - - - | <-- |plmt_sm:22|plmt_c2i_1:3|Ci_1~2
LC9  -> - - * - - - - - - | <-- |plmt_sm:22|plmt_xi:22|~9~1
LC10 -> - - * - - - - - - | <-- |plmt_sm:22|plmt_yi:23|~22~1
LC11 -> - - - * * - - - - | <-- |plmt_sm:22|plmt_yi:25|~22~1


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:        c:\users\joey\desktop\kc\lab2\plmt_sm8.rpt
plmt_sm8

** EQUATIONS **

F1       : INPUT;
F2       : INPUT;
F3       : INPUT;
F4       : INPUT;
P2       : INPUT;
P3       : INPUT;
P4       : INPUT;
P5       : INPUT;
P6       : INPUT;
P7       : INPUT;
Q3       : INPUT;
Q4       : INPUT;
Q5       : INPUT;
Q6       : INPUT;
Q7       : INPUT;
~PIN000  : INPUT;
~PIN003  : INPUT;
~PIN004  : INPUT;
~PIN005  : INPUT;

-- Node name is 'CO' 
-- Equation name is 'CO', location is LC032, type is output.
 CO      = LCELL(!_EQ001);
  _EQ001 =  F3 & !_LC010 & !_LC014 & !_LC025 & !_LC026 & !_LC027 & !_LC028 & 
             !_LC038 & !_LC039 & !_LC040 &  P7
         # !_LC010 & !_LC014 & !_LC025 & !_LC026 & !_LC027 & !_LC029 & 
             !_LC038 & !_LC039 & !_LC040 & !P7
         # !_LC010 & !_LC011 & !_LC014 & !_LC025 & !_LC026 & !_LC027 & 
             !_LC038 & !_LC039 & !_LC040
         #  F3 & !_LC009 & !_LC012 & !_LC028 &  P7
         #  F3 & !_LC011 & !_LC028 &  P7
         # !_LC009 & !_LC012 & !_LC029 & !P7
         # !_LC011 & !_LC029 & !P7
         # !_LC009 & !_LC011 & !_LC012;

-- Node name is 'D3' 
-- Equation name is 'D3', location is LC024, type is output.
 D3      = LCELL( _EQ002);
  _EQ002 = !_LC015 & !_LC016 & !_LC017 & !_LC018 & !_LC019;

-- Node name is 'D6' 
-- Equation name is 'D6', location is LC031, type is output.
 D6      = LCELL(!_EQ003);
  _EQ003 = !F4 &  _LC009 &  _LC010 & !_LC014 & !_LC025 & !_LC026 & !_LC027 & 
             !_LC038 & !_LC039 & !_LC040
         # !_LC009 & !_LC010 & !_LC014 & !_LC025 & !_LC026 & !_LC027 & 
             !_LC038 & !_LC039 & !_LC040
         #  F1 &  F2 & !F3 &  F4 &  _LC009 &  _LC010
         # !F4 & !_LC009 &  _LC010 & !_LC033
         # !F4 &  _LC009 & !_LC010 & !_LC033
         # !F1 &  F4 & !_LC009
         #  F4 & !_LC009 & !_LC010
         # !F1 &  F4 & !_LC010;

-- Node name is 'D7' 
-- Equation name is 'D7', location is LC048, type is output.
 D7      = LCELL( _EQ004);
  _EQ004 = !_LC037 & !_LC042;

-- Node name is 'RZ' 
-- Equation name is 'RZ', location is LC046, type is output.
 RZ      = LCELL( VCC);

-- Node name is 'SI' 
-- Equation name is 'SI', location is LC008, type is output.
 SI      = LCELL( _EQ005);
  _EQ005 = !_LC003 & !_LC035 & !_LC036 & !_LC037;

-- Node name is '|plmt_sm:22|plmt_c2i_1:3|~6~2' = '|plmt_sm:22|plmt_c2i_1:3|Ci_1~2' 
-- Equation name is '_LC033', type is buried 
-- synthesized logic cell 
_LC033   = LCELL( _EQ006);
  _EQ006 = !_LC014 & !_LC025 & !_LC026 & !_LC027 & !_LC038 & !_LC039 & 
             !_LC040;

-- Node name is '|plmt_sm:22|plmt_c2i_1:3|~6~1' 
-- Equation name is '_LC041', type is buried 
-- synthesized logic cell 
_LC041   = LCELL( _EQ007);
  _EQ007 =  F2 &  F3 &  F4 & !_LC033 & !Q6
         #  F1 & !F3 &  F4 & !_LC033 &  Q6
         # !F1 &  F2 & !F3 & !_LC033 & !Q6
         # !F2 &  F3 & !_LC033 &  Q6
         # !F2 &  F3 & !F4 & !_LC033
         # !F1 & !F2 & !_LC033 &  Q6
         #  _LC009 &  _LC010
         #  _LC009 & !_LC033;

-- Node name is '|plmt_sm:22|plmt_di:4|~39~1' = '|plmt_sm:22|plmt_di:4|Di~1' 
-- Equation name is '_LC037', type is buried 
-- synthesized logic cell 
_LC037   = LCELL( _EQ008);
  _EQ008 =  F1 &  F2 & !F3 &  F4 &  _LC011 &  P7
         # !F3 & !F4 &  _LC011 & !_LC041 &  P7
         # !F2 & !F4 &  _LC011 & !_LC041 &  P7
         # !F1 &  F3 &  F4 &  P7
         #  F3 &  F4 & !_LC011 &  P7
         # !F1 & !F3 &  F4 & !P7
         # !F3 &  F4 & !_LC011 & !P7
         # !F1 &  F4 & !_LC011;

-- Node name is '|plmt_sm:22|plmt_di:4|~39~2' = '|plmt_sm:22|plmt_di:4|Di~2' 
-- Equation name is '_LC042', type is buried 
-- synthesized logic cell 
_LC042   = LCELL( _EQ009);
  _EQ009 =  F2 &  F3 & !F4 &  _LC011 &  _LC041
         #  F2 &  F3 & !_LC011 & !_LC041 &  P7
         # !F2 &  F3 & !_LC011 &  _LC041 &  P7
         # !F3 & !F4 & !_LC011 &  _LC041 &  P7
         # !F4 &  _LC011 &  _LC041 & !P7
         # !F4 & !_LC011 & !_LC041 & !P7;

-- Node name is '|plmt_sm:22|plmt_xi:22|~9~1' 
-- Equation name is '_LC009', type is buried 
-- synthesized logic cell 
_LC009   = LCELL( _EQ010);
  _EQ010 =  F3 &  F4 & !P6
         # !F2 & !F4 &  P6
         # !F3 &  P6;

-- Node name is '|plmt_sm:22|plmt_yi:23|~22~1' 
-- Equation name is '_LC010', type is buried 
-- synthesized logic cell 
_LC010   = LCELL( _EQ011);
  _EQ011 =  F2 &  F3 &  F4 & !Q6
         #  F1 & !F3 &  F4 &  Q6
         # !F1 &  F2 & !F3 & !Q6
         # !F2 &  F3 &  Q6
         # !F2 &  F3 & !F4
         # !F1 & !F2 &  Q6;

-- Node name is '|plmt_sm:22|plmt_yi:25|~22~1' 
-- Equation name is '_LC011', type is buried 
-- synthesized logic cell 
_LC011   = LCELL( _EQ012);
  _EQ012 =  F2 &  F3 &  F4 & !Q7
         #  F1 & !F3 &  F4 &  Q7
         # !F1 &  F2 & !F3 & !Q7
         # !F2 &  F3 &  Q7
         # !F2 &  F3 & !F4
         # !F1 & !F2 &  Q7;

-- Node name is '|plmt_sm:23|plmt_c2i_2:18|~21~1' 
-- Equation name is '_LC025', type is buried 
-- synthesized logic cell 
_LC025   = LCELL( _EQ013);
  _EQ013 =  F1 & !F3 &  F4 &  P5 &  Q5
         #  F2 &  F3 &  F4 & !P5 & !Q5
         # !F2 &  F3 &  F4 & !P5 &  Q5
         # !F1 & !F2 & !F3 &  P5 &  Q5
         # !F1 &  F2 & !F3 &  P5 & !Q5
         # !F2 &  F3 & !F4 &  P5;

-- Node name is '|plmt_sm:23|plmt_c2i_2:18|~31~1' 
-- Equation name is '_LC026', type is buried 
-- synthesized logic cell 
_LC026   = LCELL( _EQ014);
  _EQ014 =  F1 & !F3 &  F4 &  P4 &  P5 &  Q4
         # !F1 & !F2 & !F3 &  P4 &  P5 &  Q4
         #  F2 &  F3 &  F4 & !P4 & !P5 & !Q4
         # !F2 &  F3 &  F4 & !P4 & !P5 &  Q4
         # !F1 &  F2 & !F3 &  P4 &  P5 & !Q4
         # !F2 &  F3 & !F4 &  P4 &  P5;

-- Node name is '|plmt_sm:23|plmt_c2i_2:18|~32~1' 
-- Equation name is '_LC038', type is buried 
-- synthesized logic cell 
_LC038   = LCELL( _EQ015);
  _EQ015 =  F2 &  F3 &  F4 &  ~PIN001 & !P4 & !Q4
         # !F2 &  F3 &  F4 &  ~PIN001 & !P4 &  Q4
         # !F2 & !F4 &  ~PIN001 &  ~PIN002 &  P4
         # !F3 &  ~PIN001 &  ~PIN002 &  P4;

-- Node name is '|plmt_sm:23|plmt_c2i_2:18|~33~1' 
-- Equation name is '_LC039', type is buried 
-- synthesized logic cell 
_LC039   = LCELL( _EQ016);
  _EQ016 =  F3 &  F4 & !~PIN000 & !P4 & !P5
         # !F2 & !F4 & !~PIN000 &  P4 &  P5
         # !F3 & !~PIN000 &  P4 &  P5;

-- Node name is '|plmt_sm:23|plmt_c2i_2:18|~34~1' 
-- Equation name is '_LC014', type is buried 
-- synthesized logic cell 
_LC014   = LCELL( _EQ017);
  _EQ017 =  F2 &  F3 &  F4 & !~PIN000 & !P4 & !Q5
         # !F2 &  F3 &  F4 & !~PIN000 & !P4 &  Q5
         # !F2 & !F4 & !~PIN000 &  ~PIN001 &  P4
         # !F3 & !~PIN000 &  ~PIN001 &  P4;

-- Node name is '|plmt_sm:23|plmt_c2i_2:18|~35~1' 
-- Equation name is '_LC040', type is buried 
-- synthesized logic cell 
_LC040   = LCELL( _EQ018);
  _EQ018 =  F2 &  F3 &  F4 & !~PIN000 & !P5 & !Q4
         # !F2 &  F3 &  F4 & !~PIN000 & !P5 &  Q4
         # !F2 & !F4 & !~PIN000 &  ~PIN002 &  P5
         # !F3 & !~PIN000 &  ~PIN002 &  P5;

-- Node name is '|plmt_sm:23|plmt_c2i_2:18|~36~1' 
-- Equation name is '_LC027', type is buried 
-- synthesized logic cell 
_LC027   = LCELL( _EQ019);
  _EQ019 =  F2 &  F3 &  F4 & !~PIN000 &  ~PIN001 & !Q4
         #  F1 & !F3 &  F4 & !~PIN000 &  ~PIN001 &  Q4
         # !F1 &  F2 & !F3 & !~PIN000 &  ~PIN001 & !Q4
         # !F2 &  F3 & !~PIN000 &  ~PIN001 &  Q4
         # !F2 &  F3 & !F4 & !~PIN000 &  ~PIN001
         # !F1 & !F2 & !~PIN000 &  ~PIN001 &  Q4;

-- Node name is '|plmt_sm:23|plmt_c2i_2:18|~37~1' 
-- Equation name is '_LC034', type is buried 
-- synthesized logic cell 
_LC034   = LCELL(!_EQ020);
  _EQ020 = !_LC014 & !_LC025 & !_LC026 & !_LC027 & !_LC038 & !_LC039 & 
             !_LC040;

-- Node name is '|plmt_sm:24|plmt_di:4|~39~1~2' 
-- Equation name is '_LC016', type is buried 
-- synthesized logic cell 
_LC016   = LCELL( _EQ021);
  _EQ021 =  F2 &  F3 & !F4 & !_LC020 & !_LC021 & !_LC022 &  ~PIN003 & 
              ~PIN004 & !~PIN005
         # !F1 & !F3 & !_LC020 & !_LC021 & !_LC022 &  ~PIN003 &  ~PIN004 & 
             !~PIN005 & !P3
         # !F4 & !_LC020 & !_LC021 & !_LC022 &  _LC023 & !~PIN003 &  ~PIN004 & 
              ~PIN005
         #  F2 &  F3 & !_LC020 & !_LC021 & !_LC022 & !_LC023 & !~PIN005 &  P3
         # !F3 & !F4 & !_LC020 & !_LC021 & !_LC022 &  _LC023 & !~PIN003 &  P3
         # !F2 & !F4 & !_LC020 & !_LC021 & !_LC022 &  _LC023 & !~PIN003 &  P3
         # !F4 & !_LC020 & !_LC021 & !_LC022 & !_LC023 & !~PIN005 & !P3
         #  F2 &  F3 & !F4 &  _LC023 &  ~PIN004 &  ~PIN005;

-- Node name is '|plmt_sm:24|plmt_di:4|~39~1~3' 
-- Equation name is '_LC015', type is buried 
-- synthesized logic cell 
_LC015   = LCELL( _EQ022);
  _EQ022 =  F2 &  F3 & !F4 &  _LC023 &  ~PIN003 &  ~PIN004
         #  F2 &  F3 & !F4 &  _LC023 &  ~PIN003 &  ~PIN005
         #  F1 &  F2 & !F3 &  F4 &  _LC023 &  P3
         # !F2 &  F3 & !_LC023 &  ~PIN004 &  ~PIN005 &  P3
         # !F2 &  F3 & !_LC023 &  ~PIN003 &  ~PIN004 &  P3
         # !F2 &  F3 & !_LC023 &  ~PIN003 &  ~PIN005 &  P3
         # !F3 & !F4 & !_LC023 &  ~PIN004 &  ~PIN005 &  P3
         # !F3 & !F4 & !_LC023 &  ~PIN003 &  ~PIN004 &  P3;

-- Node name is '|plmt_sm:24|plmt_di:4|~39~1~4' 
-- Equation name is '_LC017', type is buried 
-- synthesized logic cell 
_LC017   = LCELL( _EQ023);
  _EQ023 = !F3 & !F4 & !_LC023 &  ~PIN003 &  ~PIN005 &  P3
         #  F2 &  F3 & !_LC023 & !~PIN003 & !~PIN005 &  P3
         # !F3 & !F4 &  _LC023 & !~PIN003 & !~PIN005 &  P3
         # !F2 & !F4 &  _LC023 & !~PIN003 & !~PIN005 &  P3
         # !F4 &  _LC023 &  ~PIN004 &  ~PIN005 & !P3
         # !F4 &  _LC023 &  ~PIN003 &  ~PIN004 & !P3
         # !F4 &  _LC023 &  ~PIN003 &  ~PIN005 & !P3
         # !F4 & !_LC023 & !~PIN003 & !~PIN005 & !P3;

-- Node name is '|plmt_sm:24|plmt_di:4|~39~1~5' 
-- Equation name is '_LC018', type is buried 
-- synthesized logic cell 
_LC018   = LCELL( _EQ024);
  _EQ024 = !F1 &  F3 &  F4 &  P3
         #  F3 &  F4 & !_LC023 &  P3
         # !F1 & !F3 &  F4 & !P3
         # !F3 &  F4 & !_LC023 & !P3
         # !F1 &  F4 & !_LC023
         #  F2 &  F3 & !_LC020 & !_LC021 & !_LC022 & !_LC023 & !~PIN003 &  P3
         # !F3 & !F4 & !_LC020 & !_LC021 & !_LC022 &  _LC023 & !~PIN005 &  P3
         # !F2 & !F4 & !_LC020 & !_LC021 & !_LC022 &  _LC023 & !~PIN005 &  P3;

-- Node name is '|plmt_sm:24|plmt_di:4|~39~1~6' 
-- Equation name is '_LC019', type is buried 
-- synthesized logic cell 
_LC019   = LCELL( _EQ025);
  _EQ025 = !F4 & !_LC020 & !_LC021 & !_LC022 & !_LC023 & !~PIN003 & !P3;

-- Node name is '|plmt_sm:24|plmt_xi:22|~5~1' 
-- Equation name is '_LC020', type is buried 
-- synthesized logic cell 
_LC020   = LCELL( _EQ026);
  _EQ026 = !F3 &  P2;

-- Node name is '|plmt_sm:24|plmt_xi:22|~6~1' 
-- Equation name is '_LC021', type is buried 
-- synthesized logic cell 
_LC021   = LCELL( _EQ027);
  _EQ027 =  F3 &  F4 & !P2;

-- Node name is '|plmt_sm:24|plmt_xi:22|~7~1' 
-- Equation name is '_LC022', type is buried 
-- synthesized logic cell 
_LC022   = LCELL( _EQ028);
  _EQ028 = !F2 & !F4 &  P2;

-- Node name is '|plmt_sm:24|plmt_yi:25|~22~1' 
-- Equation name is '_LC023', type is buried 
-- synthesized logic cell 
_LC023   = LCELL( _EQ029);
  _EQ029 =  F2 &  F3 &  F4 & !Q3
         #  F1 & !F3 &  F4 &  Q3
         # !F1 &  F2 & !F3 & !Q3
         # !F2 &  F3 &  Q3
         # !F2 &  F3 & !F4
         # !F1 & !F2 &  Q3;

-- Node name is '|plmt_sm:23|plmt_yi:25|~22~1' = '~PIN001' 
-- Equation name is '_LC013', location is LC013, type is output.
 ~PIN001 = LCELL( _EQ030);
  _EQ030 =  F2 &  F3 &  F4 & !Q5
         #  F1 & !F3 &  F4 &  Q5
         # !F1 &  F2 & !F3 & !Q5
         # !F2 &  F3 &  Q5
         # !F2 &  F3 & !F4
         # !F1 & !F2 &  Q5;

-- Node name is '|plmt_sm:23|plmt_yi:23|~22~1' = '~PIN002' 
-- Equation name is '_LC047', location is LC047, type is output.
 ~PIN002 = LCELL( _EQ031);
  _EQ031 =  F2 &  F3 &  F4 & !Q4
         #  F1 & !F3 &  F4 &  Q4
         # !F1 &  F2 & !F3 & !Q4
         # !F2 &  F3 &  Q4
         # !F2 &  F3 & !F4
         # !F1 & !F2 &  Q4;

-- Node name is '~49~1' 
-- Equation name is '~49~1', location is LC028, type is buried.
-- synthesized logic cell 
_LC028   = LCELL( _EQ032);
  _EQ032 = !F2 & !F4;

-- Node name is '~49~2' 
-- Equation name is '~49~2', location is LC029, type is buried.
-- synthesized logic cell 
_LC029   = LCELL( _EQ033);
  _EQ033 =  F3 &  F4;

-- Node name is '~49~3' 
-- Equation name is '~49~3', location is LC012, type is buried.
-- synthesized logic cell 
_LC012   = LCELL( _EQ034);
  _EQ034 =  _LC010 &  _LC034;

-- Node name is '~50~1' 
-- Equation name is '~50~1', location is LC003, type is buried.
-- synthesized logic cell 
_LC003   = LCELL( _EQ035);
  _EQ035 =  F2 &  F3 & !F4 &  _LC009 &  _LC010 &  _LC011
         #  F2 &  F3 & !F4 &  _LC009 &  _LC011 &  _LC034
         #  F2 &  F3 & !F4 &  _LC010 &  _LC011 &  _LC034
         # !F2 &  F3 &  _LC009 &  _LC010 & !_LC011 &  P7
         # !F2 &  F3 &  _LC009 & !_LC011 &  _LC034 &  P7
         # !F2 &  F3 &  _LC010 & !_LC011 &  _LC034 &  P7
         # !F3 & !F4 &  _LC009 &  _LC010 & !_LC011 &  P7
         # !F3 & !F4 &  _LC009 & !_LC011 &  _LC034 &  P7;

-- Node name is '~50~2' 
-- Equation name is '~50~2', location is LC035, type is buried.
-- synthesized logic cell 
_LC035   = LCELL( _EQ036);
  _EQ036 = !F3 & !F4 &  _LC010 & !_LC011 &  _LC034 &  P7
         #  F2 &  F3 & !_LC009 & !_LC010 & !_LC011 &  P7
         # !F4 &  _LC009 &  _LC010 &  _LC011 & !P7
         # !F4 &  _LC009 &  _LC011 &  _LC034 & !P7
         # !F4 &  _LC010 &  _LC011 &  _LC034 & !P7
         # !F4 & !_LC009 & !_LC010 & !_LC011 & !P7
         #  F2 &  F3 & !_LC009 & !_LC011 & !_LC014 & !_LC025 & !_LC026 & 
             !_LC027 & !_LC038 & !_LC039 & !_LC040 &  P7
         #  F2 &  F3 & !_LC010 & !_LC011 & !_LC014 & !_LC025 & !_LC026 & 
             !_LC027 & !_LC038 & !_LC039 & !_LC040 &  P7;

-- Node name is '~50~3' 
-- Equation name is '~50~3', location is LC036, type is buried.
-- synthesized logic cell 
_LC036   = LCELL( _EQ037);
  _EQ037 = !F4 & !_LC009 & !_LC011 & !_LC014 & !_LC025 & !_LC026 & !_LC027 & 
             !_LC038 & !_LC039 & !_LC040 & !P7
         # !F4 & !_LC010 & !_LC011 & !_LC014 & !_LC025 & !_LC026 & !_LC027 & 
             !_LC038 & !_LC039 & !_LC040 & !P7;



Device-Specific Information:        c:\users\joey\desktop\kc\lab2\plmt_sm8.rpt
plmt_sm1

***** Logic for device 'plmt_sm1' compiled without errors.




Device: EP1810LC-20

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF

                    R  R  R  R  R  R        R  R  R  R  R  R  R  
                    E  E  E  E  E  E     ~  E  E  E  E  E  E  E  
                    S  S  S  S  S  S     P  S  S  S  S  S  S  S  
                    E  E  E  E  E  E     I  E  E  E  E  E  E  E  
                    R  R  R  R  R  R     N  R  R  R  R  R  R  R  
                    V  V  V  V  V  V  G  0  V  V  V  V  V  V  V  
              D  D  E  E  E  E  E  E  N  0  E  E  E  E  E  E  E  
              0  1  D  D  D  D  D  D  D  0  D  D  D  D  D  D  D  
            -----------------------------------------------------_ 
          /   9  8  7  6  5  4  3  2  1 68 67 66 65 64 63 62 61   | 
RESERVED | 10                                                  60 | RESERVED 
RESERVED | 11                                                  59 | RESERVED 
RESERVED | 12                                                  58 | RESERVED 
RESERVED | 13                                                  57 | RESERVED 
      P5 | 14                                                  56 | F1 
      P4 | 15                                                  55 | F2 
      P3 | 16                                                  54 | F3 
      Q0 | 17                                                  53 | Q3 
     VCC | 18                   EP1810LC-20                    52 | VCC 
      Q1 | 19                                                  51 | Q2 
      P2 | 20                                                  50 | F4 
      P1 | 21                                                  49 | ~PIN001 
      P0 | 22                                                  48 | ~PIN002 
RESERVED | 23                                                  47 | RESERVED 
RESERVED | 24                                                  46 | RESERVED 
RESERVED | 25                                                  45 | RESERVED 
RESERVED | 26                                                  44 | RESERVED 
         |_  27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43  _| 
           ------------------------------------------------------ 
              R  R  R  R  R  R  D  D  G  R  R  R  R  ~  ~  ~  D  
              E  E  E  E  E  E  5  4  N  E  E  E  E  P  P  P  2  
              S  S  S  S  S  S        D  S  S  S  S  I  I  I     
              E  E  E  E  E  E           E  E  E  E  N  N  N     
              R  R  R  R  R  R           R  R  R  R  0  0  0     
              V  V  V  V  V  V           V  V  V  V  0  0  0     
              E  E  E  E  E  E           E  E  E  E  5  4  3     
              D  D  D  D  D  D           D  D  D  D              


N.C. = No Connect. This pin has no internal connection to the device.
VCC = Dedicated power pin, which MUST be connected to VCC.
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.



Device-Specific Information:        c:\users\joey\desktop\kc\lab2\plmt_sm8.rpt
plmt_sm1

** RESOURCE USAGE **

Logic Array Block     Logic Cells   I/O Pins       

A:     LC1 - LC12    11/12( 91%)   2/12( 16%) 
B:    LC13 - LC24    12/12(100%)   2/12( 16%) 
C:    LC25 - LC36    12/12(100%)   4/12( 33%) 
D:    LC37 - LC48    11/12( 91%)   1/12(  8%) 


Total dedicated input pins used:                16/16     (100%)
Total I/O pins used:                             9/48     ( 18%)
Total logic cells used:                         46/48     ( 95%)
Average fan-in:                                  7.65
Total fan-in:                                   352

Total input pins required:                      16
Total output pins required:                      9
Total bidirectional pins required:               0
Total logic cells required:                     46
Total flipflops required:                        0

Synthesized logic cells:                        41/  48   ( 85%)



Device-Specific Information:        c:\users\joey\desktop\kc\lab2\plmt_sm8.rpt
plmt_sm1

** INPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  56      -   -       INPUT              0    0    2   27  F1
  55      -   -       INPUT              0    0    2   32  F2
  54      -   -       INPUT              0    0    2   32  F3
  50      -   -       INPUT              0    0    2   31  F4
  49      -   -       INPUT    s         0    0    0    4  ~PIN001
  48      -   -       INPUT    s         0    0    0    6  ~PIN002
  22      -   -       INPUT              0    0    0   19  P0
  21      -   -       INPUT              0    0    0   20  P1
  20      -   -       INPUT              0    0    0    9  P2
  16      -   -       INPUT              0    0    0    8  P3
  15      -   -       INPUT              0    0    0    6  P4
  14      -   -       INPUT              0    0    0    4  P5
  17      -   -       INPUT              0    0    0   14  Q0
  19      -   -       INPUT              0    0    0   19  Q1
  51      -   -       INPUT              0    0    1    8  Q2
  53      -   -       INPUT              0    0    0    8  Q3


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:        c:\users\joey\desktop\kc\lab2\plmt_sm8.rpt
plmt_sm1

** OUTPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
   9      8    A     OUTPUT              0    2    0    0  D0
   8      7    A     OUTPUT              0    4    0    0  D1
  43     32    C     OUTPUT              4    9    0    0  D2
  34     24    B     OUTPUT              0    2    0    0  D4
  33     23    B     OUTPUT              0    4    0    0  D5
  68     48    D     OUTPUT    s         0   16    0    0  ~PIN000 (|plmt_sm:24|plmt_c2i_2:18|~37~2)
  42     31    C     OUTPUT    s         0    5    1    0  ~PIN003
  41     30    C     OUTPUT    s         0    1    1    0  ~PIN004
  40     29    C     OUTPUT    s         5    0    1    0  ~PIN005


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:        c:\users\joey\desktop\kc\lab2\plmt_sm8.rpt
plmt_sm1

** BURIED LOGIC **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
 (26)    16    B       SOFT    s         7    1    1    0  |plmt_sm:23|plmt_di:4|Di~1 (|plmt_sm:23|plmt_di:4|~39~1)
 (27)    17    B       SOFT    s         8    1    1    0  |plmt_sm:23|plmt_di:4|Di~2 (|plmt_sm:23|plmt_di:4|~39~2)
 (28)    18    B       SOFT    s         8    7    1    0  |plmt_sm:23|plmt_di:4|Di~3 (|plmt_sm:23|plmt_di:4|~39~3)
 (29)    19    B       SOFT    s         7    7    1    0  |plmt_sm:23|plmt_di:4|Di~4 (|plmt_sm:23|plmt_di:4|~39~4)
 (30)    20    B       SOFT    s         6    1    1    0  |plmt_sm:23|plmt_di:17|Di~1 (|plmt_sm:23|plmt_di:17|~39~1)
 (31)    21    B       SOFT    s         6    7    1    0  |plmt_sm:23|plmt_di:17|Di~2 (|plmt_sm:23|plmt_di:17|~39~2)
 (23)    13    B       SOFT    sg        6    0    1    4  |plmt_sm:24|plmt_c2i_2:18|~21~1
 (44)    33    C       SOFT    sg        7    0    1    4  |plmt_sm:24|plmt_c2i_2:18|~31~1
 (45)    34    C       SOFT    sg        7    0    1    4  |plmt_sm:24|plmt_c2i_2:18|~32~1
 (57)    37    D       SOFT    sg        0    3    0    3  |plmt_sm:24|plmt_c2i_2:18|~33~1
 (61)    41    D       SOFT    s        10    0    1    2  |plmt_sm:24|plmt_c2i_2:18|~33~2
 (62)    42    D       SOFT    s        10    0    1    2  |plmt_sm:24|plmt_c2i_2:18|~33~3
 (63)    43    D       SOFT    s         9    0    1    2  |plmt_sm:24|plmt_c2i_2:18|~33~4
 (58)    38    D       SOFT    sg        0    3    0    3  |plmt_sm:24|plmt_c2i_2:18|~34~1
 (64)    44    D       SOFT    s        10    0    1    2  |plmt_sm:24|plmt_c2i_2:18|~34~2
 (65)    45    D       SOFT    s        10    0    1    2  |plmt_sm:24|plmt_c2i_2:18|~34~3
 (66)    46    D       SOFT    s         9    0    1    2  |plmt_sm:24|plmt_c2i_2:18|~34~4
 (32)    22    B       SOFT    s         0    3    0    3  |plmt_sm:24|plmt_c2i_2:18|~35~1
 (24)    14    B       SOFT    sg       10    0    1    2  |plmt_sm:24|plmt_c2i_2:18|~35~2
 (25)    15    B       SOFT    sg       10    0    1    2  |plmt_sm:24|plmt_c2i_2:18|~35~3
 (59)    39    D       SOFT    sg        9    0    1    2  |plmt_sm:24|plmt_c2i_2:18|~35~4
 (10)     9    A       SOFT    sg        0    4    0    3  |plmt_sm:24|plmt_c2i_2:18|~36~1
 (11)    10    A       SOFT    sg       10    0    1    2  |plmt_sm:24|plmt_c2i_2:18|~36~2
 (12)    11    A       SOFT    sg       10    0    1    2  |plmt_sm:24|plmt_c2i_2:18|~36~3
 (46)    35    C       SOFT    sg        8    0    1    2  |plmt_sm:24|plmt_c2i_2:18|~36~4
 (60)    40    D       SOFT    sg        0   16    0    3  |plmt_sm:24|plmt_c2i_2:18|~37~1
 (36)    25    C       SOFT    s         4    0    2    0  |plmt_sm:24|plmt_xi:22|Xi~2 (|plmt_sm:24|plmt_xi:22|~9~2)
 (37)    26    C       SOFT    s         8    0    2    0  |plmt_sm:25|plmt_c2i_2:18|Ci_2~2 (|plmt_sm:25|plmt_c2i_2:18|~37~2)
 (38)    27    C       SOFT    s         8    0    2    0  |plmt_sm:25|plmt_c2i_2:18|Ci_2~3 (|plmt_sm:25|plmt_c2i_2:18|~37~3)
 (47)    36    C       SOFT    sg        5    0    3    2  |plmt_sm:25|plmt_c2i_2:18|Ci_2~4 (|plmt_sm:25|plmt_c2i_2:18|~37~4)
 (13)    12    A       SOFT    sg        5    0    3    0  |plmt_sm:25|plmt_c2i_2:18|Ci_2~5 (|plmt_sm:25|plmt_c2i_2:18|~37~5)
 (39)    28    C       SOFT    s         5    0    2    0  |plmt_sm:25|plmt_c2i_2:18|Ci_2~6 (|plmt_sm:25|plmt_c2i_2:18|~37~6)
  (2)     1    A       SOFT    s         8    0    1    0  |plmt_sm:25|plmt_di:4|Di~1 (|plmt_sm:25|plmt_di:4|~39~1)
  (3)     2    A       SOFT    s         8    0    1    0  |plmt_sm:25|plmt_di:4|Di~2 (|plmt_sm:25|plmt_di:4|~39~2)
  (4)     3    A       SOFT    s         7    0    1    0  |plmt_sm:25|plmt_di:4|Di~3 (|plmt_sm:25|plmt_di:4|~39~3)
  (5)     4    A       SOFT    s         6    0    1    0  |plmt_sm:25|plmt_di:17|Di~1 (|plmt_sm:25|plmt_di:17|~39~1)
  (6)     5    A       SOFT    s         6    0    1    0  |plmt_sm:25|plmt_di:17|Di~2 (|plmt_sm:25|plmt_di:17|~39~2)


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:        c:\users\joey\desktop\kc\lab2\plmt_sm8.rpt
plmt_sm1

** LOGIC CELL INTERCONNECTIONS **

                               Logic cells placed in LAB 'A'
        +--------------------- LC8 D0
        | +------------------- LC7 D1
        | | +----------------- LC9 |plmt_sm:24|plmt_c2i_2:18|~36~1
        | | | +--------------- LC10 |plmt_sm:24|plmt_c2i_2:18|~36~2
        | | | | +------------- LC11 |plmt_sm:24|plmt_c2i_2:18|~36~3
        | | | | | +----------- LC12 |plmt_sm:25|plmt_c2i_2:18|Ci_2~5
        | | | | | | +--------- LC1 |plmt_sm:25|plmt_di:4|Di~1
        | | | | | | | +------- LC2 |plmt_sm:25|plmt_di:4|Di~2
        | | | | | | | | +----- LC3 |plmt_sm:25|plmt_di:4|Di~3
        | | | | | | | | | +--- LC4 |plmt_sm:25|plmt_di:17|Di~1
        | | | | | | | | | | +- LC5 |plmt_sm:25|plmt_di:17|Di~2
        | | | | | | | | | | | 
        | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | |   that feed LAB 'A'
LC      | | | | | | | | | | | 
LC8  -> - - - - - - - - - - - | <-- D0
LC7  -> - - - - - - - - - - - | <-- D1
LC9  -> - - - - - - - - - - - | <-- |plmt_sm:24|plmt_c2i_2:18|~36~1
LC10 -> - - @ - - - - - - - - | <-- |plmt_sm:24|plmt_c2i_2:18|~36~2
LC11 -> - - @ - - - - - - - - | <-- |plmt_sm:24|plmt_c2i_2:18|~36~3
LC12 -> - @ - - - - - - - - - | <-- |plmt_sm:25|plmt_c2i_2:18|Ci_2~5
LC1  -> - @ - - - - - - - - - | <-- |plmt_sm:25|plmt_di:4|Di~1
LC2  -> - @ - - - - - - - - - | <-- |plmt_sm:25|plmt_di:4|Di~2
LC3  -> - @ - - - - - - - - - | <-- |plmt_sm:25|plmt_di:4|Di~3
LC4  -> @ - - - - - - - - - - | <-- |plmt_sm:25|plmt_di:17|Di~1
LC5  -> @ - - - - - - - - - - | <-- |plmt_sm:25|plmt_di:17|Di~2

Pin
56   -> - - - @ @ - @ @ @ @ @ | <-- F1
55   -> - - - @ @ @ @ @ @ @ @ | <-- F2
54   -> - - - @ @ @ @ @ @ @ @ | <-- F3
50   -> - - - @ @ @ @ @ @ @ @ | <-- F4
49   -> - - - - - - - - - - - | <-- ~PIN001
48   -> - - - - - - - - - - - | <-- ~PIN002
22   -> - - - @ @ - @ @ @ @ @ | <-- P0
21   -> - - - @ @ @ @ @ @ - - | <-- P1
20   -> - - - - - - - - - - - | <-- P2
16   -> - - - - - - - - - - - | <-- P3
15   -> - - - - - - - - - - - | <-- P4
14   -> - - - - - - - - - - - | <-- P5
17   -> - - - @ @ - @ @ - @ @ | <-- Q0
19   -> - - - @ @ @ @ @ @ - - | <-- Q1
51   -> - - - @ @ - - - - - - | <-- Q2
53   -> - - - @ @ - - - - - - | <-- Q3
LC35 -> - - * - - - - - - - - | <-- |plmt_sm:24|plmt_c2i_2:18|~36~4
LC36 -> - - * - - - - - - - - | <-- |plmt_sm:25|plmt_c2i_2:18|Ci_2~4


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:        c:\users\joey\desktop\kc\lab2\plmt_sm8.rpt
plmt_sm1

** LOGIC CELL INTERCONNECTIONS **

                                 Logic cells placed in LAB 'B'
        +----------------------- LC24 D4
        | +--------------------- LC23 D5
        | | +------------------- LC16 |plmt_sm:23|plmt_di:4|Di~1
        | | | +----------------- LC17 |plmt_sm:23|plmt_di:4|Di~2
        | | | | +--------------- LC18 |plmt_sm:23|plmt_di:4|Di~3
        | | | | | +------------- LC19 |plmt_sm:23|plmt_di:4|Di~4
        | | | | | | +----------- LC20 |plmt_sm:23|plmt_di:17|Di~1
        | | | | | | | +--------- LC21 |plmt_sm:23|plmt_di:17|Di~2
        | | | | | | | | +------- LC13 |plmt_sm:24|plmt_c2i_2:18|~21~1
        | | | | | | | | | +----- LC22 |plmt_sm:24|plmt_c2i_2:18|~35~1
        | | | | | | | | | | +--- LC14 |plmt_sm:24|plmt_c2i_2:18|~35~2
        | | | | | | | | | | | +- LC15 |plmt_sm:24|plmt_c2i_2:18|~35~3
        | | | | | | | | | | | | 
        | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | |   that feed LAB 'B'
LC      | | | | | | | | | | | | 
LC24 -> - - - - - - - - - - - - | <-- D4
LC23 -> - - - - - - - - - - - - | <-- D5
LC16 -> - @ - - - - - - - - - - | <-- |plmt_sm:23|plmt_di:4|Di~1
LC17 -> - @ - - - - - - - - - - | <-- |plmt_sm:23|plmt_di:4|Di~2
LC18 -> - @ - - - - - - - - - - | <-- |plmt_sm:23|plmt_di:4|Di~3
LC19 -> - @ - - - - - - - - - - | <-- |plmt_sm:23|plmt_di:4|Di~4
LC20 -> @ - - - - - - - - - - - | <-- |plmt_sm:23|plmt_di:17|Di~1
LC21 -> @ - - - - - - - - - - - | <-- |plmt_sm:23|plmt_di:17|Di~2
LC13 -> - - - - @ @ - @ - - - - | <-- |plmt_sm:24|plmt_c2i_2:18|~21~1
LC22 -> - - - - @ @ - @ - - - - | <-- |plmt_sm:24|plmt_c2i_2:18|~35~1
LC14 -> - - - - - - - - - @ - - | <-- |plmt_sm:24|plmt_c2i_2:18|~35~2
LC15 -> - - - - - - - - - @ - - | <-- |plmt_sm:24|plmt_c2i_2:18|~35~3

Pin
56   -> - - - @ @ - @ @ @ - @ @ | <-- F1
55   -> - - @ @ @ @ @ @ @ - @ @ | <-- F2
54   -> - - @ @ @ @ @ @ @ - @ @ | <-- F3
50   -> - - @ @ @ @ @ @ @ - @ @ | <-- F4
49   -> - - @ @ @ @ - - - - - - | <-- ~PIN001
48   -> - - @ @ @ @ @ @ - - - - | <-- ~PIN002
22   -> - - - - - - - - - - @ @ | <-- P0
21   -> - - - - - - - - - - @ @ | <-- P1
20   -> - - - - - - - - - - - - | <-- P2
16   -> - - - - - - - - @ - @ @ | <-- P3
15   -> - - @ @ @ @ @ @ - - - - | <-- P4
14   -> - - @ @ @ @ - - - - - - | <-- P5
17   -> - - - - - - - - - - @ @ | <-- Q0
19   -> - - - - - - - - - - @ @ | <-- Q1
51   -> - - - - - - - - - - @ @ | <-- Q2
53   -> - - - - - - - - @ - - - | <-- Q3
LC33 -> - - - - * * - * - - - - | <-- |plmt_sm:24|plmt_c2i_2:18|~31~1
LC34 -> - - - - * * - * - - - - | <-- |plmt_sm:24|plmt_c2i_2:18|~32~1
LC37 -> - - - - * * - * - - - - | <-- |plmt_sm:24|plmt_c2i_2:18|~33~1
LC38 -> - - - - * * - * - - - - | <-- |plmt_sm:24|plmt_c2i_2:18|~34~1
LC39 -> - - - - - - - - - * - - | <-- |plmt_sm:24|plmt_c2i_2:18|~35~4
LC9  -> - - - - * * - * - - - - | <-- |plmt_sm:24|plmt_c2i_2:18|~36~1
LC40 -> - - * * - - * - - - - - | <-- |plmt_sm:24|plmt_c2i_2:18|~37~1


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:        c:\users\joey\desktop\kc\lab2\plmt_sm8.rpt
plmt_sm1

** LOGIC CELL INTERCONNECTIONS **

                                 Logic cells placed in LAB 'C'
        +----------------------- LC32 D2
        | +--------------------- LC31 ~PIN003
        | | +------------------- LC30 ~PIN004
        | | | +----------------- LC29 ~PIN005
        | | | | +--------------- LC33 |plmt_sm:24|plmt_c2i_2:18|~31~1
        | | | | | +------------- LC34 |plmt_sm:24|plmt_c2i_2:18|~32~1
        | | | | | | +----------- LC35 |plmt_sm:24|plmt_c2i_2:18|~36~4
        | | | | | | | +--------- LC25 |plmt_sm:24|plmt_xi:22|Xi~2
        | | | | | | | | +------- LC26 |plmt_sm:25|plmt_c2i_2:18|Ci_2~2
        | | | | | | | | | +----- LC27 |plmt_sm:25|plmt_c2i_2:18|Ci_2~3
        | | | | | | | | | | +--- LC36 |plmt_sm:25|plmt_c2i_2:18|Ci_2~4
        | | | | | | | | | | | +- LC28 |plmt_sm:25|plmt_c2i_2:18|Ci_2~6
        | | | | | | | | | | | | 
        | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | |   that feed LAB 'C'
LC      | | | | | | | | | | | | 
LC32 -> - - - - - - - - - - - - | <-- D2
LC31 -> @ - - - - - - - - - - - | <-- ~PIN003
LC30 -> @ - - - - - - - - - - - | <-- ~PIN004
LC29 -> @ - - - - - - - - - - - | <-- ~PIN005
LC33 -> - - - - - - - - - - - - | <-- |plmt_sm:24|plmt_c2i_2:18|~31~1
LC34 -> - - - - - - - - - - - - | <-- |plmt_sm:24|plmt_c2i_2:18|~32~1
LC35 -> - - - - - - - - - - - - | <-- |plmt_sm:24|plmt_c2i_2:18|~36~4
LC25 -> @ - @ - - - - - - - - - | <-- |plmt_sm:24|plmt_xi:22|Xi~2
LC26 -> @ @ - - - - - - - - - - | <-- |plmt_sm:25|plmt_c2i_2:18|Ci_2~2
LC27 -> @ @ - - - - - - - - - - | <-- |plmt_sm:25|plmt_c2i_2:18|Ci_2~3
LC36 -> @ @ - - - - - - - - - - | <-- |plmt_sm:25|plmt_c2i_2:18|Ci_2~4
LC28 -> @ @ - - - - - - - - - - | <-- |plmt_sm:25|plmt_c2i_2:18|Ci_2~6

Pin
56   -> @ - - @ @ @ @ - @ @ - @ | <-- F1
55   -> @ - - @ @ @ @ @ @ @ @ @ | <-- F2
54   -> @ - - @ @ @ @ @ @ @ @ @ | <-- F3
50   -> @ - - @ @ @ @ @ @ @ @ - | <-- F4
49   -> - - - - - - - - - - - - | <-- ~PIN001
48   -> - - - - - - - - - - - - | <-- ~PIN002
22   -> - - - - - - - - @ @ @ - | <-- P0
21   -> - - - - - - @ - @ @ @ @ | <-- P1
20   -> - - - - @ @ - @ - - - - | <-- P2
16   -> - - - - @ - - - - - - - | <-- P3
15   -> - - - - - - - - - - - - | <-- P4
14   -> - - - - - - - - - - - - | <-- P5
17   -> - - - - - - - - @ @ - - | <-- Q0
19   -> - - - - - - @ - @ @ - @ | <-- Q1
51   -> - - - @ @ @ @ - - - - - | <-- Q2
53   -> - - - - - @ @ - - - - - | <-- Q3
LC12 -> * * - - - - - - - - - - | <-- |plmt_sm:25|plmt_c2i_2:18|Ci_2~5


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:        c:\users\joey\desktop\kc\lab2\plmt_sm8.rpt
plmt_sm1

** LOGIC CELL INTERCONNECTIONS **

                               Logic cells placed in LAB 'D'
        +--------------------- LC48 ~PIN000
        | +------------------- LC37 |plmt_sm:24|plmt_c2i_2:18|~33~1
        | | +----------------- LC41 |plmt_sm:24|plmt_c2i_2:18|~33~2
        | | | +--------------- LC42 |plmt_sm:24|plmt_c2i_2:18|~33~3
        | | | | +------------- LC43 |plmt_sm:24|plmt_c2i_2:18|~33~4
        | | | | | +----------- LC38 |plmt_sm:24|plmt_c2i_2:18|~34~1
        | | | | | | +--------- LC44 |plmt_sm:24|plmt_c2i_2:18|~34~2
        | | | | | | | +------- LC45 |plmt_sm:24|plmt_c2i_2:18|~34~3
        | | | | | | | | +----- LC46 |plmt_sm:24|plmt_c2i_2:18|~34~4
        | | | | | | | | | +--- LC39 |plmt_sm:24|plmt_c2i_2:18|~35~4
        | | | | | | | | | | +- LC40 |plmt_sm:24|plmt_c2i_2:18|~37~1
        | | | | | | | | | | | 
        | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | |   that feed LAB 'D'
LC      | | | | | | | | | | | 
LC48 -> - - - - - - - - - - - | <-- ~PIN000
LC37 -> - - - - - - - - - - - | <-- |plmt_sm:24|plmt_c2i_2:18|~33~1
LC41 -> @ @ - - - - - - - - @ | <-- |plmt_sm:24|plmt_c2i_2:18|~33~2
LC42 -> @ @ - - - - - - - - @ | <-- |plmt_sm:24|plmt_c2i_2:18|~33~3
LC43 -> @ @ - - - - - - - - @ | <-- |plmt_sm:24|plmt_c2i_2:18|~33~4
LC38 -> - - - - - - - - - - - | <-- |plmt_sm:24|plmt_c2i_2:18|~34~1
LC44 -> @ - - - - @ - - - - @ | <-- |plmt_sm:24|plmt_c2i_2:18|~34~2
LC45 -> @ - - - - @ - - - - @ | <-- |plmt_sm:24|plmt_c2i_2:18|~34~3
LC46 -> @ - - - - @ - - - - @ | <-- |plmt_sm:24|plmt_c2i_2:18|~34~4
LC39 -> @ - - - - - - - - - @ | <-- |plmt_sm:24|plmt_c2i_2:18|~35~4
LC40 -> - - - - - - - - - - - | <-- |plmt_sm:24|plmt_c2i_2:18|~37~1

Pin
56   -> - - @ @ @ - @ @ @ @ - | <-- F1
55   -> - - @ @ @ - @ @ @ @ - | <-- F2
54   -> - - @ @ @ - @ @ @ @ - | <-- F3
50   -> - - @ @ @ - @ @ @ @ - | <-- F4
49   -> - - - - - - - - - - - | <-- ~PIN001
48   -> - - - - - - - - - - - | <-- ~PIN002
22   -> - - @ @ @ - @ @ @ @ - | <-- P0
21   -> - - @ @ @ - @ @ @ @ - | <-- P1
20   -> - - @ @ @ - @ @ @ - - | <-- P2
16   -> - - @ @ @ - - - - @ - | <-- P3
15   -> - - - - - - - - - - - | <-- P4
14   -> - - - - - - - - - - - | <-- P5
17   -> - - @ @ - - @ @ - - - | <-- Q0
19   -> - - @ @ @ - @ @ @ @ - | <-- Q1
51   -> - - - - - - - - - @ - | <-- Q2
53   -> - - - - - - @ @ @ - - | <-- Q3
LC13 -> * - - - - - - - - - * | <-- |plmt_sm:24|plmt_c2i_2:18|~21~1
LC33 -> * - - - - - - - - - * | <-- |plmt_sm:24|plmt_c2i_2:18|~31~1
LC34 -> * - - - - - - - - - * | <-- |plmt_sm:24|plmt_c2i_2:18|~32~1
LC14 -> * - - - - - - - - - * | <-- |plmt_sm:24|plmt_c2i_2:18|~35~2
LC15 -> * - - - - - - - - - * | <-- |plmt_sm:24|plmt_c2i_2:18|~35~3
LC10 -> * - - - - - - - - - * | <-- |plmt_sm:24|plmt_c2i_2:18|~36~2
LC11 -> * - - - - - - - - - * | <-- |plmt_sm:24|plmt_c2i_2:18|~36~3
LC35 -> * - - - - - - - - - * | <-- |plmt_sm:24|plmt_c2i_2:18|~36~4
LC36 -> * - - - - - - - - - * | <-- |plmt_sm:25|plmt_c2i_2:18|Ci_2~4


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:        c:\users\joey\desktop\kc\lab2\plmt_sm8.rpt
plmt_sm1

** EQUATIONS **

F1       : INPUT;
F2       : INPUT;
F3       : INPUT;
F4       : INPUT;
P0       : INPUT;
P1       : INPUT;
P2       : INPUT;
P3       : INPUT;
P4       : INPUT;
P5       : INPUT;
Q0       : INPUT;
Q1       : INPUT;
Q2       : INPUT;
Q3       : INPUT;
~PIN001  : INPUT;
~PIN002  : INPUT;

-- Node name is 'D0' 
-- Equation name is 'D0', location is LC008, type is output.
 D0      = LCELL(!_EQ001);
  _EQ001 = !_LC004 & !_LC005;

-- Node name is 'D1' 
-- Equation name is 'D1', location is LC007, type is output.
 D1      = LCELL(!_EQ002);
  _EQ002 = !_LC001 & !_LC002 & !_LC003 & !_LC012;

-- Node name is 'D2' 
-- Equation name is 'D2', location is LC032, type is output.
 D2      = LCELL(!_EQ003);
  _EQ003 = !_LC012 & !_LC025 & !_LC026 & !_LC027 & !_LC028 & !_LC036 & 
             !~PIN005
         # !F4 & !_LC012 & !_LC026 & !_LC027 & !_LC028 & !_LC036 &  ~PIN004 & 
              ~PIN005
         #  F1 &  F2 & !F3 &  F4 &  ~PIN004 &  ~PIN005
         # !F4 & !_LC025 &  ~PIN003 &  ~PIN005
         # !F1 &  F4 & !_LC025
         #  F4 & !_LC025 & !~PIN005
         # !F4 &  ~PIN003 &  ~PIN004 & !~PIN005
         # !F1 &  F4 & !~PIN005;

-- Node name is 'D4' 
-- Equation name is 'D4', location is LC024, type is output.
 D4      = LCELL( _EQ004);
  _EQ004 = !_LC020 & !_LC021;

-- Node name is 'D5' 
-- Equation name is 'D5', location is LC023, type is output.
 D5      = LCELL(!_EQ005);
  _EQ005 = !_LC016 & !_LC017 & !_LC018 & !_LC019;

-- Node name is '|plmt_sm:23|plmt_di:4|~39~1' = '|plmt_sm:23|plmt_di:4|Di~1' 
-- Equation name is '_LC016', type is buried 
-- synthesized logic cell 
_LC016   = LCELL( _EQ006);
  _EQ006 = !F4 &  _LC040 &  ~PIN001 & !~PIN002 &  P4 &  P5
         # !F2 & !F4 &  _LC040 &  ~PIN001 &  ~PIN002 &  P5
         # !F3 & !F4 &  _LC040 &  ~PIN001 &  ~PIN002 &  P5
         #  F2 &  F3 & !F4 &  _LC040 & !~PIN001 &  ~PIN002
         # !F2 & !F4 &  _LC040 & !~PIN001 &  P4 & !P5
         # !F3 & !F4 &  _LC040 & !~PIN001 &  P4 & !P5
         # !F2 & !F4 & !~PIN001 &  ~PIN002 &  P4 & !P5
         # !F3 & !F4 & !~PIN001 &  ~PIN002 &  P4 & !P5;

-- Node name is '|plmt_sm:23|plmt_di:4|~39~2' = '|plmt_sm:23|plmt_di:4|Di~2' 
-- Equation name is '_LC017', type is buried 
-- synthesized logic cell 
_LC017   = LCELL( _EQ007);
  _EQ007 = !F2 & !F4 & !~PIN001 & !~PIN002 & !P4 &  P5
         # !F3 & !F4 & !~PIN001 & !~PIN002 & !P4 &  P5
         #  F1 & !F3 &  F4 & !~PIN001 &  P5
         # !F2 & !F3 &  F4 &  ~PIN001 &  P5
         # !F1 & !F3 &  F4 &  ~PIN001 &  P5
         #  F2 &  F3 & !F4 &  ~PIN001 & !~PIN002
         # !F4 &  _LC040 & !~PIN001 &  ~PIN002 & !P5
         # !F4 &  ~PIN001 & !~PIN002 & !P4 & !P5;

-- Node name is '|plmt_sm:23|plmt_di:4|~39~3' = '|plmt_sm:23|plmt_di:4|Di~3' 
-- Equation name is '_LC018', type is buried 
-- synthesized logic cell 
_LC018   = LCELL( _EQ008);
  _EQ008 =  F1 &  F3 &  F4 &  ~PIN001
         #  F1 &  F4 &  ~PIN001 & !P5
         #  F3 &  F4 &  ~PIN001 & !P5
         #  F1 &  F3 &  F4 & !P5
         # !F4 & !_LC009 & !_LC013 & !_LC022 & !_LC033 & !_LC034 & !_LC037 & 
             !_LC038 &  ~PIN001 &  ~PIN002 &  P4 &  P5
         # !F2 & !F4 & !_LC009 & !_LC013 & !_LC022 & !_LC033 & !_LC034 & 
             !_LC037 & !_LC038 & !~PIN001 & !~PIN002 &  P5
         # !F2 & !F4 & !_LC009 & !_LC013 & !_LC022 & !_LC033 & !_LC034 & 
             !_LC037 & !_LC038 & !~PIN001 & !P4 &  P5
         # !F3 & !F4 & !_LC009 & !_LC013 & !_LC022 & !_LC033 & !_LC034 & 
             !_LC037 & !_LC038 & !~PIN001 & !~PIN002 &  P5;

-- Node name is '|plmt_sm:23|plmt_di:4|~39~4' = '|plmt_sm:23|plmt_di:4|Di~4' 
-- Equation name is '_LC019', type is buried 
-- synthesized logic cell 
_LC019   = LCELL( _EQ009);
  _EQ009 = !F3 & !F4 & !_LC009 & !_LC013 & !_LC022 & !_LC033 & !_LC034 & 
             !_LC037 & !_LC038 & !~PIN001 & !P4 &  P5
         #  F2 &  F3 & !F4 & !_LC009 & !_LC013 & !_LC022 & !_LC033 & !_LC034 & 
             !_LC037 & !_LC038 &  ~PIN001
         # !F4 & !_LC009 & !_LC013 & !_LC022 & !_LC033 & !_LC034 & !_LC037 & 
             !_LC038 &  ~PIN001 & !~PIN002 & !P5
         # !F4 & !_LC009 & !_LC013 & !_LC022 & !_LC033 & !_LC034 & !_LC037 & 
             !_LC038 &  ~PIN001 & !P4 & !P5;

-- Node name is '|plmt_sm:23|plmt_di:17|~39~1' = '|plmt_sm:23|plmt_di:17|Di~1' 
-- Equation name is '_LC020', type is buried 
-- synthesized logic cell 
_LC020   = LCELL( _EQ010);
  _EQ010 =  F1 &  F2 & !F3 &  F4 &  ~PIN002 &  P4
         #  F2 &  F3 & !F4 &  _LC040 &  ~PIN002
         # !F2 &  F3 &  _LC040 & !~PIN002 &  P4
         # !F3 & !F4 &  _LC040 & !~PIN002 &  P4
         # !F1 &  F3 &  F4 &  P4
         #  F3 &  F4 & !~PIN002 &  P4
         # !F4 &  _LC040 &  ~PIN002 & !P4
         # !F3 &  F4 & !~PIN002 & !P4;

-- Node name is '|plmt_sm:23|plmt_di:17|~39~2' = '|plmt_sm:23|plmt_di:17|Di~2' 
-- Equation name is '_LC021', type is buried 
-- synthesized logic cell 
_LC021   = LCELL( _EQ011);
  _EQ011 = !F1 & !F3 &  F4 & !P4
         # !F1 &  F4 & !~PIN002
         #  F2 &  F3 & !_LC009 & !_LC013 & !_LC022 & !_LC033 & !_LC034 & 
             !_LC037 & !_LC038 & !~PIN002 &  P4
         # !F3 & !F4 & !_LC009 & !_LC013 & !_LC022 & !_LC033 & !_LC034 & 
             !_LC037 & !_LC038 &  ~PIN002 &  P4
         # !F2 & !F4 & !_LC009 & !_LC013 & !_LC022 & !_LC033 & !_LC034 & 
             !_LC037 & !_LC038 &  ~PIN002 &  P4
         # !F4 & !_LC009 & !_LC013 & !_LC022 & !_LC033 & !_LC034 & !_LC037 & 
             !_LC038 & !~PIN002 & !P4;

-- Node name is '|plmt_sm:24|plmt_c2i_2:18|~21~1' 
-- Equation name is '_LC013', type is buried 
-- synthesized logic cell 
_LC013   = LCELL( _EQ012);
  _EQ012 =  F1 & !F3 &  F4 &  P3 &  Q3
         #  F2 &  F3 &  F4 & !P3 & !Q3
         # !F2 &  F3 &  F4 & !P3 &  Q3
         # !F1 & !F2 & !F3 &  P3 &  Q3
         # !F1 &  F2 & !F3 &  P3 & !Q3
         # !F2 &  F3 & !F4 &  P3;

-- Node name is '|plmt_sm:24|plmt_c2i_2:18|~31~1' 
-- Equation name is '_LC033', type is buried 
-- synthesized logic cell 
_LC033   = LCELL( _EQ013);
  _EQ013 =  F1 & !F3 &  F4 &  P2 &  P3 &  Q2
         # !F1 & !F2 & !F3 &  P2 &  P3 &  Q2
         #  F2 &  F3 &  F4 & !P2 & !P3 & !Q2
         # !F2 &  F3 &  F4 & !P2 & !P3 &  Q2
         # !F1 &  F2 & !F3 &  P2 &  P3 & !Q2
         # !F2 &  F3 & !F4 &  P2 &  P3;

-- Node name is '|plmt_sm:24|plmt_c2i_2:18|~32~1' 
-- Equation name is '_LC034', type is buried 
-- synthesized logic cell 
_LC034   = LCELL( _EQ014);
  _EQ014 =  F1 & !F3 &  F4 &  P2 &  Q2 &  Q3
         # !F2 &  F3 &  F4 & !P2 &  Q2 &  Q3
         # !F1 & !F2 & !F3 &  P2 &  Q2 &  Q3
         #  F2 &  F3 &  F4 & !P2 & !Q2 & !Q3
         # !F1 &  F2 & !F3 &  P2 & !Q2 & !Q3
         # !F2 &  F3 & !F4 &  P2;

-- Node name is '|plmt_sm:24|plmt_c2i_2:18|~33~1' 
-- Equation name is '_LC037', type is buried 
-- synthesized logic cell 
_LC037   = LCELL(!_EQ015);
  _EQ015 = !_LC041 & !_LC042 & !_LC043;

-- Node name is '|plmt_sm:24|plmt_c2i_2:18|~33~2' 
-- Equation name is '_LC041', type is buried 
-- synthesized logic cell 
_LC041   = LCELL( _EQ016);
  _EQ016 =  F1 & !F3 &  F4 &  P0 &  P2 &  P3 &  Q0 &  Q1
         #  F2 & !F3 &  P0 &  P1 &  P2 &  P3 &  Q0 & !Q1
         # !F2 & !F3 &  F4 &  P0 &  P1 &  P2 &  P3 &  Q0
         # !F1 & !F2 & !F4 &  P0 &  P1 &  P2 &  P3 &  Q0
         # !F1 & !F2 & !F3 &  P0 &  P2 &  P3 &  Q0 &  Q1
         # !F1 &  F2 & !F3 &  P0 &  P1 &  P2 &  P3 & !Q0
         # !F1 &  F2 & !F3 & !F4 &  P1 &  P2 &  P3 & !Q0
         # !F2 &  F3 &  F4 & !P0 & !P2 & !P3 &  Q0 &  Q1;

-- Node name is '|plmt_sm:24|plmt_c2i_2:18|~33~3' 
-- Equation name is '_LC042', type is buried 
-- synthesized logic cell 
_LC042   = LCELL( _EQ017);
  _EQ017 = !F1 &  F2 & !F3 & !F4 &  P0 &  P2 &  P3 & !Q1
         # !F1 &  F2 & !F3 &  P0 &  P2 &  P3 & !Q0 & !Q1
         #  F2 &  F3 &  F4 & !P0 & !P1 & !P2 & !P3 & !Q0
         # !F2 &  F3 &  F4 & !P0 & !P1 & !P2 & !P3 &  Q0
         #  F2 &  F3 &  F4 & !P0 & !P2 & !P3 & !Q0 & !Q1
         # !F1 &  F2 & !F3 & !F4 &  P2 &  P3 & !Q0 & !Q1
         #  F1 & !F3 &  F4 &  P1 &  P2 &  P3 &  Q1
         #  F2 & !F3 & !F4 &  P0 &  P1 &  P2 &  P3;

-- Node name is '|plmt_sm:24|plmt_c2i_2:18|~33~4' 
-- Equation name is '_LC043', type is buried 
-- synthesized logic cell 
_LC043   = LCELL( _EQ018);
  _EQ018 = !F1 & !F2 & !F3 &  P1 &  P2 &  P3 &  Q1
         # !F1 &  F2 & !F3 &  P1 &  P2 &  P3 & !Q1
         #  F2 &  F3 &  F4 & !P1 & !P2 & !P3 & !Q1
         # !F2 &  F3 &  F4 & !P1 & !P2 & !P3 &  Q1
         # !F2 &  F3 & !F4 &  P0 &  P2 &  P3
         # !F2 &  F3 & !F4 &  P1 &  P2 &  P3;

-- Node name is '|plmt_sm:24|plmt_c2i_2:18|~34~1' 
-- Equation name is '_LC038', type is buried 
-- synthesized logic cell 
_LC038   = LCELL(!_EQ019);
  _EQ019 = !_LC044 & !_LC045 & !_LC046;

-- Node name is '|plmt_sm:24|plmt_c2i_2:18|~34~2' 
-- Equation name is '_LC044', type is buried 
-- synthesized logic cell 
_LC044   = LCELL( _EQ020);
  _EQ020 =  F1 & !F3 &  F4 &  P0 &  P2 &  Q0 &  Q1 &  Q3
         #  F1 & !F3 &  F4 &  P0 &  P1 &  P2 &  Q0 &  Q3
         # !F1 & !F2 & !F3 &  P0 &  P1 &  P2 &  Q0 &  Q3
         # !F1 & !F2 & !F3 &  P0 &  P2 &  Q0 &  Q1 &  Q3
         # !F2 &  F3 &  F4 & !P0 & !P2 &  Q0 &  Q1 &  Q3
         # !F1 &  F2 & !F3 &  P0 &  P1 &  P2 & !Q0 & !Q3
         # !F1 &  F2 & !F3 & !F4 &  P0 &  P1 &  P2 & !Q3
         # !F2 &  F3 &  F4 & !P0 & !P1 & !P2 &  Q0 &  Q3;

-- Node name is '|plmt_sm:24|plmt_c2i_2:18|~34~3' 
-- Equation name is '_LC045', type is buried 
-- synthesized logic cell 
_LC045   = LCELL( _EQ021);
  _EQ021 =  F2 &  F3 &  F4 & !P0 & !P2 & !Q0 & !Q1 & !Q3
         #  F2 &  F3 &  F4 & !P0 & !P1 & !P2 & !Q0 & !Q3
         # !F1 &  F2 & !F3 & !F4 &  P1 &  P2 & !Q0 & !Q3
         # !F1 &  F2 & !F3 & !F4 &  P0 &  P2 & !Q1 & !Q3
         # !F1 &  F2 & !F3 &  P0 &  P2 & !Q0 & !Q1 & !Q3
         # !F1 &  F2 & !F3 & !F4 &  P2 & !Q0 & !Q1 & !Q3
         #  F1 & !F3 &  F4 &  P1 &  P2 &  Q1 &  Q3
         # !F1 & !F2 & !F3 &  P1 &  P2 &  Q1 &  Q3;

-- Node name is '|plmt_sm:24|plmt_c2i_2:18|~34~4' 
-- Equation name is '_LC046', type is buried 
-- synthesized logic cell 
_LC046   = LCELL( _EQ022);
  _EQ022 = !F2 &  F3 &  F4 & !P1 & !P2 &  Q1 &  Q3
         #  F2 &  F3 &  F4 & !P1 & !P2 & !Q1 & !Q3
         # !F1 &  F2 & !F3 &  P1 &  P2 & !Q1 & !Q3
         # !F2 &  F3 & !F4 &  P0 &  P2
         # !F2 &  F3 & !F4 &  P1 &  P2;

-- Node name is '|plmt_sm:24|plmt_c2i_2:18|~35~1' 
-- Equation name is '_LC022', type is buried 
-- synthesized logic cell 
_LC022   = LCELL(!_EQ023);
  _EQ023 = !_LC014 & !_LC015 & !_LC039;

-- Node name is '|plmt_sm:24|plmt_c2i_2:18|~35~2' 
-- Equation name is '_LC014', type is buried 
-- synthesized logic cell 
_LC014   = LCELL( _EQ024);
  _EQ024 =  F1 & !F3 &  F4 &  P0 &  P3 &  Q0 &  Q1 &  Q2
         #  F1 & !F3 &  F4 &  P0 &  P1 &  P3 &  Q0 &  Q2
         # !F1 & !F2 & !F3 &  P0 &  P1 &  P3 &  Q0 &  Q2
         # !F1 & !F2 & !F3 &  P0 &  P3 &  Q0 &  Q1 &  Q2
         # !F2 &  F3 &  F4 & !P0 & !P3 &  Q0 &  Q1 &  Q2
         # !F2 &  F3 &  F4 & !P0 & !P1 & !P3 &  Q0 &  Q2
         # !F1 &  F2 & !F3 &  P0 &  P1 &  P3 & !Q0 & !Q2
         # !F1 &  F2 & !F3 & !F4 &  P0 &  P1 &  P3 & !Q2;

-- Node name is '|plmt_sm:24|plmt_c2i_2:18|~35~3' 
-- Equation name is '_LC015', type is buried 
-- synthesized logic cell 
_LC015   = LCELL( _EQ025);
  _EQ025 =  F2 &  F3 &  F4 & !P0 & !P3 & !Q0 & !Q1 & !Q2
         #  F2 &  F3 &  F4 & !P0 & !P1 & !P3 & !Q0 & !Q2
         # !F1 &  F2 & !F3 & !F4 &  P1 &  P3 & !Q0 & !Q2
         # !F1 &  F2 & !F3 & !F4 &  P0 &  P3 & !Q1 & !Q2
         # !F1 &  F2 & !F3 &  P0 &  P3 & !Q0 & !Q1 & !Q2
         # !F1 &  F2 & !F3 & !F4 &  P3 & !Q0 & !Q1 & !Q2
         #  F1 & !F3 &  F4 &  P1 &  P3 &  Q1 &  Q2
         # !F1 & !F2 & !F3 &  P1 &  P3 &  Q1 &  Q2;

-- Node name is '|plmt_sm:24|plmt_c2i_2:18|~35~4' 
-- Equation name is '_LC039', type is buried 
-- synthesized logic cell 
_LC039   = LCELL( _EQ026);
  _EQ026 = !F2 &  F3 &  F4 & !P1 & !P3 &  Q1 &  Q2
         #  F2 &  F3 &  F4 & !P1 & !P3 & !Q1 & !Q2
         # !F1 &  F2 & !F3 &  P1 &  P3 & !Q1 & !Q2
         # !F2 &  F3 & !F4 &  P0 &  P3
         # !F2 &  F3 & !F4 &  P1 &  P3;

-- Node name is '|plmt_sm:24|plmt_c2i_2:18|~36~1' 
-- Equation name is '_LC009', type is buried 
-- synthesized logic cell 
_LC009   = LCELL(!_EQ027);
  _EQ027 = !_LC010 & !_LC011 & !_LC035 & !_LC036;

-- Node name is '|plmt_sm:24|plmt_c2i_2:18|~36~2' 
-- Equation name is '_LC010', type is buried 
-- synthesized logic cell 
_LC010   = LCELL( _EQ028);
  _EQ028 =  F1 & !F3 &  F4 &  P0 &  Q0 &  Q1 &  Q2 &  Q3
         #  F1 & !F3 &  F4 &  P0 &  P1 &  Q0 &  Q2 &  Q3
         # !F2 &  F3 & !P0 &  P1 &  Q0 &  Q1 &  Q2 &  Q3
         # !F1 & !F2 & !F3 &  P0 &  P1 &  Q0 &  Q2 &  Q3
         # !F1 & !F2 & !F3 &  P0 &  Q0 &  Q1 &  Q2 &  Q3
         # !F2 &  F3 &  F4 & !P0 & !P1 &  Q0 &  Q2 &  Q3
         #  F2 &  F3 &  F4 & !P0 & !Q0 & !Q1 & !Q2 & !Q3
         #  F2 &  F3 &  F4 & !P0 & !P1 & !Q0 & !Q2 & !Q3;

-- Node name is '|plmt_sm:24|plmt_c2i_2:18|~36~3' 
-- Equation name is '_LC011', type is buried 
-- synthesized logic cell 
_LC011   = LCELL( _EQ029);
  _EQ029 = !F1 &  F2 & !F3 &  P0 &  P1 & !Q0 & !Q2 & !Q3
         # !F1 &  F2 & !F3 & !F4 &  P0 &  P1 & !Q2 & !Q3
         # !F1 &  F2 & !F3 & !F4 &  P1 & !Q0 & !Q2 & !Q3
         # !F1 &  F2 & !F3 & !F4 &  P0 & !Q1 & !Q2 & !Q3
         # !F1 &  F2 & !F3 &  P0 & !Q0 & !Q1 & !Q2 & !Q3
         # !F1 &  F2 & !F3 & !F4 & !Q0 & !Q1 & !Q2 & !Q3
         #  F1 & !F3 &  F4 &  P1 &  Q1 &  Q2 &  Q3
         # !F2 &  F3 &  F4 & !P1 &  Q1 &  Q2 &  Q3;

-- Node name is '|plmt_sm:24|plmt_c2i_2:18|~36~4' 
-- Equation name is '_LC035', type is buried 
-- synthesized logic cell 
_LC035   = LCELL( _EQ030);
  _EQ030 = !F1 & !F2 & !F3 &  P1 &  Q1 &  Q2 &  Q3
         #  F2 &  F3 &  F4 & !P1 & !Q1 & !Q2 & !Q3
         # !F1 &  F2 & !F3 &  P1 & !Q1 & !Q2 & !Q3;

-- Node name is '|plmt_sm:24|plmt_c2i_2:18|~37~1' 
-- Equation name is '_LC040', type is buried 
-- synthesized logic cell 
_LC040   = LCELL(!_EQ031);
  _EQ031 = !_LC010 & !_LC011 & !_LC013 & !_LC014 & !_LC015 & !_LC033 & 
             !_LC034 & !_LC035 & !_LC036 & !_LC039 & !_LC041 & !_LC042 & 
             !_LC043 & !_LC044 & !_LC045 & !_LC046;

-- Node name is '|plmt_sm:24|plmt_xi:22|~9~2' = '|plmt_sm:24|plmt_xi:22|Xi~2' 
-- Equation name is '_LC025', type is buried 
-- synthesized logic cell 
_LC025   = LCELL( _EQ032);
  _EQ032 = !F3 &  P2
         # !F2 & !F4 &  P2
         #  F3 &  F4 & !P2;

-- Node name is '|plmt_sm:25|plmt_c2i_2:18|~37~2' = '|plmt_sm:25|plmt_c2i_2:18|Ci_2~2' 
-- Equation name is '_LC026', type is buried 
-- synthesized logic cell 
_LC026   = LCELL( _EQ033);
  _EQ033 =  F1 & !F3 &  F4 &  P0 &  Q0 &  Q1
         # !F2 &  F4 & !P0 &  P1 &  Q0 &  Q1
         # !F2 & !F3 &  F4 &  P0 &  P1 &  Q0
         #  F2 & !F3 &  P0 &  P1 &  Q0 & !Q1
         # !F1 & !F2 & !F4 &  P0 &  P1 &  Q0
         #  F2 &  F3 &  F4 & !P0 & !P1 & !Q0
         # !F1 &  F2 & !F3 &  P0 &  P1 & !Q0
         # !F2 &  F3 &  F4 & !P0 & !P1 &  Q0;

-- Node name is '|plmt_sm:25|plmt_c2i_2:18|~37~3' = '|plmt_sm:25|plmt_c2i_2:18|Ci_2~3' 
-- Equation name is '_LC027', type is buried 
-- synthesized logic cell 
_LC027   = LCELL( _EQ034);
  _EQ034 = !F1 & !F2 & !F3 &  P0 &  Q0 &  Q1
         #  F2 &  F3 &  F4 & !P0 & !Q0 & !Q1
         # !F1 &  F2 & !F3 & !F4 &  P1 & !Q0
         # !F1 &  F2 & !F3 & !F4 &  P0 & !Q1
         # !F1 &  F2 & !F3 &  P0 & !Q0 & !Q1
         # !F1 &  F2 & !F3 & !F4 & !Q0 & !Q1
         #  F1 & !F3 &  F4 &  P1 &  Q1
         #  F2 & !F3 & !F4 &  P0 &  P1;

-- Node name is '|plmt_sm:25|plmt_c2i_2:18|~37~4' = '|plmt_sm:25|plmt_c2i_2:18|Ci_2~4' 
-- Equation name is '_LC036', type is buried 
-- synthesized logic cell 
_LC036   = LCELL( _EQ035);
  _EQ035 = !F2 &  F3 & !F4 &  P0
         # !F2 &  F3 & !F4 &  P1;

-- Node name is '|plmt_sm:25|plmt_c2i_2:18|~37~5' = '|plmt_sm:25|plmt_c2i_2:18|Ci_2~5' 
-- Equation name is '_LC012', type is buried 
-- synthesized logic cell 
_LC012   = LCELL( _EQ036);
  _EQ036 = !F2 &  F3 &  F4 & !P1 &  Q1
         #  F2 &  F3 &  F4 & !P1 & !Q1;

-- Node name is '|plmt_sm:25|plmt_c2i_2:18|~37~6' = '|plmt_sm:25|plmt_c2i_2:18|Ci_2~6' 
-- Equation name is '_LC028', type is buried 
-- synthesized logic cell 
_LC028   = LCELL( _EQ037);
  _EQ037 = !F1 & !F2 & !F3 &  P1 &  Q1
         # !F1 &  F2 & !F3 &  P1 & !Q1;

-- Node name is '|plmt_sm:25|plmt_di:4|~39~1' = '|plmt_sm:25|plmt_di:4|Di~1' 
-- Equation name is '_LC001', type is buried 
-- synthesized logic cell 
_LC001   = LCELL( _EQ038);
  _EQ038 = !F1 & !F2 & !F3 & !F4 &  P0 & !P1 &  Q0 & !Q1
         # !F1 &  F2 & !F3 & !F4 & !P0 & !P1 &  Q0 & !Q1
         #  F2 & !F3 & !F4 & !P0 &  P1 &  Q0 &  Q1
         # !F2 & !F3 &  P0 &  P1 &  Q0 &  Q1
         # !F1 &  F2 & !F3 &  P0 &  P1 & !Q1
         #  F1 &  F2 & !F3 & !F4 &  P0 & !P1
         #  F2 & !F3 & !F4 &  P0 & !P1 &  Q1
         # !F1 & !F3 & !F4 &  P1 & !Q0 & !Q1;

-- Node name is '|plmt_sm:25|plmt_di:4|~39~2' = '|plmt_sm:25|plmt_di:4|Di~2' 
-- Equation name is '_LC002', type is buried 
-- synthesized logic cell 
_LC002   = LCELL( _EQ039);
  _EQ039 = !F1 & !F3 & !F4 & !P1 & !Q0 &  Q1
         # !F1 & !F2 & !F4 & !P0 & !P1 &  Q1
         # !F2 & !F3 & !F4 & !P0 &  P1 & !Q1
         #  F1 &  F2 &  F4 &  P1 & !Q1
         # !F2 & !F3 &  F4 &  P1 &  Q1
         #  F2 & !F3 &  F4 &  P1 & !Q1
         # !F2 &  F3 & !F4 &  P0 &  P1
         #  F1 & !F3 & !F4 & !P0 &  P1;

-- Node name is '|plmt_sm:25|plmt_di:4|~39~3' = '|plmt_sm:25|plmt_di:4|Di~3' 
-- Equation name is '_LC003', type is buried 
-- synthesized logic cell 
_LC003   = LCELL( _EQ040);
  _EQ040 = !F2 &  F3 & !F4 & !P0 & !P1
         #  F1 &  F4 & !P1 &  Q1
         #  F1 & !F2 &  F4 &  Q1
         #  F1 &  F3 &  F4 & !P1
         #  F1 & !F2 & !F3 &  P1;

-- Node name is '|plmt_sm:25|plmt_di:17|~39~1' = '|plmt_sm:25|plmt_di:17|Di~1' 
-- Equation name is '_LC004', type is buried 
-- synthesized logic cell 
_LC004   = LCELL( _EQ041);
  _EQ041 =  F1 &  F2 &  F4 &  P0 & !Q0
         # !F2 & !F3 &  F4 &  P0 &  Q0
         #  F2 &  F3 &  F4 & !P0 & !Q0
         # !F1 &  F2 & !F3 &  P0 & !Q0
         #  F1 &  F2 & !F3 & !F4 & !P0
         # !F1 & !F3 & !F4 & !P0 &  Q0
         # !F1 & !F3 & !F4 &  P0 & !Q0
         #  F1 &  F4 & !P0 &  Q0;

-- Node name is '|plmt_sm:25|plmt_di:17|~39~2' = '|plmt_sm:25|plmt_di:17|Di~2' 
-- Equation name is '_LC005', type is buried 
-- synthesized logic cell 
_LC005   = LCELL( _EQ042);
  _EQ042 =  F1 & !F2 &  F4 &  Q0
         #  F1 & !F2 &  F3 & !P0
         # !F2 &  F3 & !P0 &  Q0
         #  F1 & !F2 & !F3 &  P0
         # !F2 &  F3 & !F4 & !P0;

-- Node name is '|plmt_sm:24|plmt_c2i_2:18|~37~2' = '~PIN000' 
-- Equation name is '_LC048', location is LC048, type is output.
 ~PIN000 = LCELL( _EQ043);
  _EQ043 = !_LC010 & !_LC011 & !_LC013 & !_LC014 & !_LC015 & !_LC033 & 
             !_LC034 & !_LC035 & !_LC036 & !_LC039 & !_LC041 & !_LC042 & 
             !_LC043 & !_LC044 & !_LC045 & !_LC046;

-- Node name is '|plmt_sm:25|plmt_c2i_2:18|~37~1' = '~PIN003' 
-- Equation name is '_LC031', location is LC031, type is output.
 ~PIN003 = LCELL(!_EQ044);
  _EQ044 = !_LC012 & !_LC026 & !_LC027 & !_LC028 & !_LC036;

-- Node name is '|plmt_sm:24|plmt_xi:22|~9~1' = '~PIN004' 
-- Equation name is '_LC030', location is LC030, type is output.
 ~PIN004 = LCELL( _LC025);

-- Node name is '|plmt_sm:24|plmt_yi:23|~22~1' = '~PIN005' 
-- Equation name is '_LC029', location is LC029, type is output.
 ~PIN005 = LCELL( _EQ045);
  _EQ045 =  F2 &  F3 &  F4 & !Q2
         #  F1 & !F3 &  F4 &  Q2
         # !F1 &  F2 & !F3 & !Q2
         # !F2 &  F3 &  Q2
         # !F2 &  F3 & !F4
         # !F1 & !F2 &  Q2;



Project Information                 c:\users\joey\desktop\kc\lab2\plmt_sm8.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Standard

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'CLASSIC' family

      MINIMIZATION                        = full
      SOFT_BUFFER_INSERTION               = on
      TURBO_BIT                           = on
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      One-Hot State Machine Encoding      = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = off

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:01
   Database Builder                       00:00:00
   Logic Synthesizer                      00:00:03
   Partitioner                            00:00:00
   Fitter                                 00:00:01
   Timing SNF Extractor                   00:00:00
   Assembler                              00:00:00
   --------------------------             --------
   Total Time                             00:00:05


Memory Allocated
-----------------

Peak memory allocated during compilation  = 5,897K
