#!/usr/bin/python2

# (Group, Number) form 
# This is the real tough bit of this
property_names_to_codes = {'GLOBAL_XO_TUNE': ('0x00','0x00'), 
			   'GLOBAL_CLK_CFG': ('0x00','0x01'), 
			   'GLOBAL_LOW_BATT_THRESH': ('0x00','0x02'), 
			   'GLOBAL_CONFIG': ('0x00','0x03'), 
			   'GLOBAL_WUT_CONFIG': ('0x00','0x04'), 
			   'GLOBAL_WUT_M_15_8': ('0x00','0x05'), 
			   'GLOBAL_WUT_M_7_0': ('0x00','0x06'), 
			   'GLOBAL_WUT_R': ('0x00','0x07'), 
			   'GLOBAL_WUT_LDC': ('0x00','0x08'), 
			   'GLOBAL_WUT_CAL': ('0x00','0x09'), 
			   'INT_CTL_ENABLE': ('0x01','0x00'), 
			   'INT_CTL_PH_ENABLE': ('0x01','0x01'), 
			   'INT_CTL_MODEM_ENABLE': ('0x01','0x02'), 
			   'INT_CTL_CHIP_ENABLE': ('0x01','0x03'), 
			   'FRR_CTL_A_MODE': ('0x02','0x00'), 
			   'FRR_CTL_B_MODE': ('0x02','0x01'), 
			   'FRR_CTL_C_MODE': ('0x02','0x02'), 
			   'FRR_CTL_D_MODE': ('0x02','0x03'), 
			   'PREAMBLE_TX_LENGTH': ('0x10','0x00'), 
			   'PREAMBLE_CONFIG_STD_1': ('0x10','0x01'), 
			   'PREAMBLE_CONFIG_NSTD': ('0x10','0x02'), 
			   'PREAMBLE_CONFIG_STD_2': ('0x10','0x03'), 
			   'PREAMBLE_CONFIG': ('0x10','0x04'), 
			   'PREAMBLE_PATTERN_31_24': ('0x10','0x05'), 
			   'PREAMBLE_PATTERN_23_16': ('0x10','0x06'), 
			   'PREAMBLE_PATTERN_15_8': ('0x10','0x07'), 
			   'PREAMBLE_PATTERN_7_0': ('0x10','0x08'), 
			   'PREAMBLE_POSTAMBLE_CONFIG': ('0x10','0x09'), 
			   'PREAMBLE_POSTAMBLE_PATTERN_31_24': ('0x10','0x0a'), 
			   'PREAMBLE_POSTAMBLE_PATTERN_23_16': ('0x10','0x0b'), 
			   'PREAMBLE_POSTAMBLE_PATTERN_15_8': ('0x10','0x0c'), 
			   'PREAMBLE_POSTAMBLE_PATTERN_7_0': ('0x10','0x0d'), 
			   'SYNC_CONFIG': ('0x11','0x00'), 
			   'SYNC_BITS_31_24': ('0x11','0x01'), 
			   'SYNC_BITS_23_16': ('0x11','0x02'), 
			   'SYNC_BITS_15_8': ('0x11','0x03'), 
			   'SYNC_BITS_7_0': ('0x11','0x04'), 
			   'PKT_CRC_CONFIG': ('0x12','0x00'), 
			   'PKT_WHT_POLY_15_8': ('0x12','0x01'), 
			   'PKT_WHT_POLY_7_0': ('0x12','0x02'), 
			   'PKT_WHT_SEED_15_8': ('0x12','0x03'), 
			   'PKT_WHT_SEED_7_0': ('0x12','0x04'), 
			   'PKT_WHT_BIT_NUM': ('0x12','0x05'), 
			   'PKT_CONFIG1': ('0x12','0x06'), 
			   'PKT_LEN': ('0x12','0x08'), 
			   'PKT_LEN_FIELD_SOURCE': ('0x12','0x09'), 
			   'PKT_LEN_ADJUST': ('0x12','0x0a'), 
			   'PKT_TX_THRESHOLD': ('0x12','0x0b'), 
			   'PKT_RX_THRESHOLD': ('0x12','0x0c'), 
			   'PKT_FIELD_1_LENGTH_12_8': ('0x12','0x0d'), 
			   'PKT_FIELD_1_LENGTH_7_0': ('0x12','0x0e'), 
			   'PKT_FIELD_1_CONFIG': ('0x12','0x0f'), 
			   'PKT_FIELD_1_CRC_CONFIG': ('0x12','0x10'), 
			   'PKT_FIELD_2_LENGTH_12_8': ('0x12','0x11'), 
			   'PKT_FIELD_2_LENGTH_7_0': ('0x12','0x12'), 
			   'PKT_FIELD_2_CONFIG': ('0x12','0x13'), 
			   'PKT_FIELD_2_CRC_CONFIG': ('0x12','0x14'), 
			   'PKT_FIELD_3_LENGTH_12_8': ('0x12','0x15'), 
			   'PKT_FIELD_3_LENGTH_7_0': ('0x12','0x16'), 
			   'PKT_FIELD_3_CONFIG': ('0x12','0x17'), 
			   'PKT_FIELD_3_CRC_CONFIG': ('0x12','0x18'), 
			   'PKT_FIELD_4_LENGTH_12_8': ('0x12','0x19'), 
			   'PKT_FIELD_4_LENGTH_7_0': ('0x12','0x1a'), 
			   'PKT_FIELD_4_CONFIG': ('0x12','0x1b'), 
			   'PKT_FIELD_4_CRC_CONFIG': ('0x12','0x1c'), 
			   'PKT_FIELD_5_LENGTH_12_8': ('0x12','0x1d'), 
			   'PKT_FIELD_5_LENGTH_7_0': ('0x12','0x1e'), 
			   'PKT_FIELD_5_CONFIG': ('0x12','0x1f'), 
			   'PKT_FIELD_5_CRC_CONFIG': ('0x12','0x20'), 
			   'PKT_RX_FIELD_1_LENGTH_12_8': ('0x12','0x21'), 
			   'PKT_RX_FIELD_1_LENGTH_7_0': ('0x12','0x22'), 
			   'PKT_RX_FIELD_1_CONFIG': ('0x12','0x23'), 
			   'PKT_RX_FIELD_1_CRC_CONFIG': ('0x12','0x24'), 
			   'PKT_RX_FIELD_2_LENGTH_12_8': ('0x12','0x25'), 
			   'PKT_RX_FIELD_2_LENGTH_7_0': ('0x12','0x26'), 
			   'PKT_RX_FIELD_2_CONFIG': ('0x12','0x27'), 
			   'PKT_RX_FIELD_2_CRC_CONFIG': ('0x12','0x28'), 
			   'PKT_RX_FIELD_3_LENGTH_12_8': ('0x12','0x29'), 
			   'PKT_RX_FIELD_3_LENGTH_7_0': ('0x12','0x2a'), 
			   'PKT_RX_FIELD_3_CONFIG': ('0x12','0x2b'), 
			   'PKT_RX_FIELD_3_CRC_CONFIG': ('0x12','0x2c'), 
			   'PKT_RX_FIELD_4_LENGTH_12_8': ('0x12','0x2d'), 
			   'PKT_RX_FIELD_4_LENGTH_7_0': ('0x12','0x2e'), 
			   'PKT_RX_FIELD_4_CONFIG': ('0x12','0x2f'), 
			   'PKT_RX_FIELD_4_CRC_CONFIG': ('0x12','0x30'), 
			   'PKT_RX_FIELD_5_LENGTH_12_8': ('0x12','0x31'), 
			   'PKT_RX_FIELD_5_LENGTH_7_0': ('0x12','0x32'), 
			   'PKT_RX_FIELD_5_CONFIG': ('0x12','0x33'), 
			   'PKT_RX_FIELD_5_CRC_CONFIG': ('0x12','0x34'), 
			   'MODEM_MOD_TYPE': ('0x20','0x00'), 
			   'MODEM_MAP_CONTROL': ('0x20','0x01'), 
			   'MODEM_DSM_CTRL': ('0x20','0x02'), 
			   'MODEM_DATA_RATE_2': ('0x20','0x03'), 
			   'MODEM_DATA_RATE_1': ('0x20','0x04'), 
			   'MODEM_DATA_RATE_0': ('0x20','0x05'), 
			   'MODEM_TX_NCO_MODE_3': ('0x20','0x06'), 
			   'MODEM_TX_NCO_MODE_2': ('0x20','0x07'), 
			   'MODEM_TX_NCO_MODE_1': ('0x20','0x08'), 
			   'MODEM_TX_NCO_MODE_0': ('0x20','0x09'), 
			   'MODEM_FREQ_DEV_2': ('0x20','0x0a'), 
			   'MODEM_FREQ_DEV_1': ('0x20','0x0b'), 
			   'MODEM_FREQ_DEV_0': ('0x20','0x0c'), 
			   'MODEM_FREQ_OFFSET_1': ('0x20','0x0d'), 
			   'MODEM_FREQ_OFFSET_0': ('0x20','0x0e'), 
			   'MODEM_TX_FILTER_COEFF_8': ('0x20','0x0f'), 
			   'MODEM_TX_FILTER_COEFF_7': ('0x20','0x10'), 
			   'MODEM_TX_FILTER_COEFF_6': ('0x20','0x11'), 
			   'MODEM_TX_FILTER_COEFF_5': ('0x20','0x12'), 
			   'MODEM_TX_FILTER_COEFF_4': ('0x20','0x13'), 
			   'MODEM_TX_FILTER_COEFF_3': ('0x20','0x14'), 
			   'MODEM_TX_FILTER_COEFF_2': ('0x20','0x15'), 
			   'MODEM_TX_FILTER_COEFF_1': ('0x20','0x16'), 
			   'MODEM_TX_FILTER_COEFF_0': ('0x20','0x17'), 
			   'MODEM_TX_RAMP_DELAY': ('0x20','0x18'), 
			   'MODEM_MDM_CTRL': ('0x20','0x19'), 
			   'MODEM_IF_CONTROL': ('0x20','0x1a'), 
			   'MODEM_IF_FREQ_2': ('0x20','0x1b'), 
			   'MODEM_IF_FREQ_1': ('0x20','0x1c'), 
			   'MODEM_IF_FREQ_0': ('0x20','0x1d'), 
			   'MODEM_DECIMATION_CFG1': ('0x20','0x1e'), 
			   'MODEM_DECIMATION_CFG0': ('0x20','0x1f'), 
			   'MODEM_BCR_OSR_1': ('0x20','0x22'), 
			   'MODEM_BCR_OSR_0': ('0x20','0x23'), 
			   'MODEM_BCR_NCO_OFFSET_2': ('0x20','0x24'), 
			   'MODEM_BCR_NCO_OFFSET_1': ('0x20','0x25'), 
			   'MODEM_BCR_NCO_OFFSET_0': ('0x20','0x26'), 
			   'MODEM_BCR_GAIN_1': ('0x20','0x27'), 
			   'MODEM_BCR_GAIN_0': ('0x20','0x28'),
			   'MODEM_BCR_GEAR': ('0x20','0x29'),
			   'MODEM_BCR_MISC1': ('0x20','0x2a'),
			   'MODEM_BCR_MISC0': ('0x20','0x2b'),
			   'MODEM_AFC_GEAR': ('0x20','0x2c'),
			   'MODEM_AFC_WAIT': ('0x20','0x2d'),
			   'MODEM_AFC_GAIN_1': ('0x20','0x2e'),
			   'MODEM_AFC_GAIN_0': ('0x20','0x2f'),
			   'MODEM_AFC_LIMITER_1': ('0x20','0x30'),
			   'MODEM_AFC_LIMITER_0': ('0x20','0x31'),
			   'MODEM_AFC_MISC': ('0x20','0x32'),
			   'MODEM_AFC_ZIFOFF': ('0x20','0x33'),
			   'MODEM_ADC_CTRL': ('0x20','0x34'),
			   'MODEM_AGC_CONTROL': ('0x20','0x35'),
			   'MODEM_AGC_WINDOW_SIZE': ('0x20','0x38'),
			   'MODEM_AGC_RFPD_DECAY': ('0x20','0x39'),
			   'MODEM_AGC_IFPD_DECAY': ('0x20','0x3a'),
			   'MODEM_FSK4_GAIN1': ('0x20','0x3b'),
			   'MODEM_FSK4_GAIN0': ('0x20','0x3c'),
			   'MODEM_FSK4_TH1': ('0x20','0x3d'),
			   'MODEM_FSK4_TH0': ('0x20','0x3e'),
			   'MODEM_FSK4_MAP': ('0x20','0x3f'),
			   'MODEM_OOK_PDTC': ('0x20','0x40'),
			   'MODEM_OOK_BLOPK': ('0x20','0x41'),
			   'MODEM_OOK_CNT1': ('0x20','0x42'),
			   'MODEM_OOK_MISC': ('0x20','0x43'),
			   'MODEM_RAW_SEARCH': ('0x20','0x44'),
			   'MODEM_RAW_CONTROL': ('0x20','0x45'),
			   'MODEM_RAW_EYE_1': ('0x20','0x46'),
			   'MODEM_RAW_EYE_0': ('0x20','0x47'),
			   'MODEM_ANT_DIV_MODE': ('0x20','0x48'),
			   'MODEM_ANT_DIV_CONTROL': ('0x20','0x49'),
			   'MODEM_RSSI_THRESH': ('0x20','0x4a'),
			   'MODEM_RSSI_JUMP_THRESH': ('0x20','0x4b'),
			   'MODEM_RSSI_CONTROL': ('0x20','0x4c'),
			   'MODEM_RSSI_CONTROL2': ('0x20','0x4d'),
			   'MODEM_RSSI_COMP': ('0x20','0x4e'),
			   'MODEM_CLKGEN_BAND': ('0x20','0x51'),
			   'MODEM_CHFLT_RX1_CHFLT_COE13_7_0': ('0x21','0x00'),
			   'MODEM_CHFLT_RX1_CHFLT_COE12_7_0': ('0x21','0x01'),
			   'MODEM_CHFLT_RX1_CHFLT_COE11_7_0': ('0x21','0x02'),
			   'MODEM_CHFLT_RX1_CHFLT_COE10_7_0': ('0x21','0x03'),
			   'MODEM_CHFLT_RX1_CHFLT_COE9_7_0': ('0x21','0x04'),
			   'MODEM_CHFLT_RX1_CHFLT_COE8_7_0': ('0x21','0x05'),
			   'MODEM_CHFLT_RX1_CHFLT_COE7_7_0': ('0x21','0x06'),
			   'MODEM_CHFLT_RX1_CHFLT_COE6_7_0': ('0x21','0x07'),
			   'MODEM_CHFLT_RX1_CHFLT_COE5_7_0': ('0x21','0x08'),
			   'MODEM_CHFLT_RX1_CHFLT_COE4_7_0': ('0x21','0x09'),
			   'MODEM_CHFLT_RX1_CHFLT_COE3_7_0': ('0x21','0x0a'),
			   'MODEM_CHFLT_RX1_CHFLT_COE2_7_0': ('0x21','0x0b'),
			   'MODEM_CHFLT_RX1_CHFLT_COE1_7_0': ('0x21','0x0c'),
			   'MODEM_CHFLT_RX1_CHFLT_COE0_7_0': ('0x21','0x0d'),
			   'MODEM_CHFLT_RX1_CHFLT_COEM0': ('0x21','0x0e'),
			   'MODEM_CHFLT_RX1_CHFLT_COEM1': ('0x21','0x0f'),
			   'MODEM_CHFLT_RX1_CHFLT_COEM2': ('0x21','0x10'),
			   'MODEM_CHFLT_RX1_CHFLT_COEM3': ('0x21','0x11'),
			   'MODEM_CHFLT_RX2_CHFLT_COE13_7_0': ('0x21','0x12'),
			   'MODEM_CHFLT_RX2_CHFLT_COE12_7_0': ('0x21','0x13'),
			   'MODEM_CHFLT_RX2_CHFLT_COE11_7_0': ('0x21','0x14'),
			   'MODEM_CHFLT_RX2_CHFLT_COE10_7_0': ('0x21','0x15'),
			   'MODEM_CHFLT_RX2_CHFLT_COE9_7_0': ('0x21','0x16'),
			   'MODEM_CHFLT_RX2_CHFLT_COE8_7_0': ('0x21','0x17'),
			   'MODEM_CHFLT_RX2_CHFLT_COE7_7_0': ('0x21','0x18'),
			   'MODEM_CHFLT_RX2_CHFLT_COE6_7_0': ('0x21','0x19'),
			   'MODEM_CHFLT_RX2_CHFLT_COE5_7_0': ('0x21','0x1a'),
			   'MODEM_CHFLT_RX2_CHFLT_COE4_7_0': ('0x21','0x1b'),
			   'MODEM_CHFLT_RX2_CHFLT_COE3_7_0': ('0x21','0x1c'),
			   'MODEM_CHFLT_RX2_CHFLT_COE2_7_0': ('0x21','0x1d'),
			   'MODEM_CHFLT_RX2_CHFLT_COE1_7_0': ('0x21','0x1e'),
			   'MODEM_CHFLT_RX2_CHFLT_COE0_7_0': ('0x21','0x1f'),
			   'MODEM_CHFLT_RX2_CHFLT_COEM0': ('0x21','0x20'),
			   'MODEM_CHFLT_RX2_CHFLT_COEM1': ('0x21','0x21'),
			   'MODEM_CHFLT_RX2_CHFLT_COEM2': ('0x21','0x22'),
			   'MODEM_CHFLT_RX2_CHFLT_COEM3': ('0x21','0x23'),
			   'PA_MODE': ('0x22','0x00'),
			   'PA_PWR_LVL': ('0x22','0x01'),
			   'PA_BIAS_CLKDUTY': ('0x22','0x02'),
			   'PA_TC': ('0x22','0x03'),
			   'PA_RAMP_EX': ('0x22','0x04'),
			   'PA_RAMP_DOWN_DELAY': ('0x22','0x05'),
			   'SYNTH_PFDCP_CPFF': ('0x23','0x00'),
			   'SYNTH_PFDCP_CPINT': ('0x23','0x01'),
			   'SYNTH_VCO_KV': ('0x23','0x02'),
			   'SYNTH_LPFILT3': ('0x23','0x03'),
			   'SYNTH_LPFILT2': ('0x23','0x04'),
			   'SYNTH_LPFILT1': ('0x23','0x05'),
			   'SYNTH_LPFILT0': ('0x23','0x06'),
			   'SYNTH_VCO_KVCAL': ('0x23','0x07'),
			   'MATCH_VALUE_1': ('0x30','0x00'),
			   'MATCH_MASK_1': ('0x30','0x01'),
			   'MATCH_CTRL_1': ('0x30','0x02'),
			   'MATCH_VALUE_2': ('0x30','0x03'),
			   'MATCH_MASK_2': ('0x30','0x04'),
			   'MATCH_CTRL_2': ('0x30','0x05'),
			   'MATCH_VALUE_3': ('0x30','0x06'),
			   'MATCH_MASK_3': ('0x30','0x07'),
			   'MATCH_CTRL_3': ('0x30','0x08'),
			   'MATCH_VALUE_4': ('0x30','0x09'),
			   'MATCH_MASK_4': ('0x30','0x0a'),
			   'MATCH_CTRL_4': ('0x30','0x0b'),
			   'FREQ_CONTROL_INTE': ('0x40','0x00'),
			   'FREQ_CONTROL_FRAC_2': ('0x40','0x01'),
			   'FREQ_CONTROL_FRAC_1': ('0x40','0x02'),
			   'FREQ_CONTROL_FRAC_0': ('0x40','0x03'),
			   'FREQ_CONTROL_CHANNEL_STEP_SIZE_1': ('0x40','0x04'),
			   'FREQ_CONTROL_CHANNEL_STEP_SIZE_0': ('0x40','0x05'),
			   'FREQ_CONTROL_W_SIZE': ('0x40','0x06'),
			   'FREQ_CONTROL_VCOCNT_RX_ADJ': ('0x40','0x07'),
			   'RX_HOP_CONTROL': ('0x50','0x00'),
			   'RX_HOP_TABLE_SIZE': ('0x50','0x01') }

genned_data_file = open('generated_data.txt', 'r+')
genned_data_raw = genned_data_file.read()
genned_data_file.close()


genned_data_raw = genned_data_raw.replace("'", '')
genned_data = genned_data_raw.split('\n')

output_code = ""

for command_string in genned_data :
	command = command_string.split(' ')
	if command[0] == 'SET_PROPERTY' :
		property_name = command[1]
		property_value = "0x" + command[2]
		property_codes = property_names_to_codes[property_name]

		output_code += 'radio_write_property('\
			    + property_codes[0] + ', '\
			    + property_codes[1] + ', '\
			    + property_value + ');\n'
print output_code

output_code_file = open('output_code.txt', 'w+')
output_code_file.write(output_code)
output_code_file.close()


