{"vcs1":{"timestamp_begin":1770243844.391110256, "rt":0.58, "ut":0.26, "st":0.21}}
{"vcselab":{"timestamp_begin":1770243845.127600107, "rt":0.57, "ut":0.42, "st":0.09}}
{"link":{"timestamp_begin":1770243845.833515124, "rt":0.77, "ut":0.37, "st":0.41}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1770243843.787357568}
{"VCS_COMP_START_TIME": 1770243843.787357568}
{"VCS_COMP_END_TIME": 1770243846.791430547}
{"VCS_USER_OPTIONS": "-sverilog lab1.sv"}
{"vcs1": {"peak_mem": 1541555}}
{"stitch_vcselab": {"peak_mem": 1541603}}
