# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "D:/Vivado/2025.2/Vivado/data/rsb/busdef" \
"../../../../../../user/src/PC.v" \
"../../../../../../user/src/top.v" \
"../../../../../../user/sim/tb_top.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
