// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module activation_accelerator_float_rms_norm3_Pipeline_sum_sq_blocks (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        x_0_address0,
        x_0_ce0,
        x_0_q0,
        x_0_address1,
        x_0_ce1,
        x_0_q1,
        x_1_address0,
        x_1_ce0,
        x_1_q0,
        x_1_address1,
        x_1_ce1,
        x_1_q1,
        x_2_address0,
        x_2_ce0,
        x_2_q0,
        x_2_address1,
        x_2_ce1,
        x_2_q1,
        x_3_address0,
        x_3_ce0,
        x_3_q0,
        x_3_address1,
        x_3_ce1,
        x_3_q1,
        x_4_address0,
        x_4_ce0,
        x_4_q0,
        x_4_address1,
        x_4_ce1,
        x_4_q1,
        x_5_address0,
        x_5_ce0,
        x_5_q0,
        x_5_address1,
        x_5_ce1,
        x_5_q1,
        x_6_address0,
        x_6_ce0,
        x_6_q0,
        x_6_address1,
        x_6_ce1,
        x_6_q1,
        x_7_address0,
        x_7_ce0,
        x_7_q0,
        x_7_address1,
        x_7_ce1,
        x_7_q1,
        x_8_address0,
        x_8_ce0,
        x_8_q0,
        x_8_address1,
        x_8_ce1,
        x_8_q1,
        x_9_address0,
        x_9_ce0,
        x_9_q0,
        x_9_address1,
        x_9_ce1,
        x_9_q1,
        x_10_address0,
        x_10_ce0,
        x_10_q0,
        x_10_address1,
        x_10_ce1,
        x_10_q1,
        x_11_address0,
        x_11_ce0,
        x_11_q0,
        x_11_address1,
        x_11_ce1,
        x_11_q1,
        x_12_address0,
        x_12_ce0,
        x_12_q0,
        x_12_address1,
        x_12_ce1,
        x_12_q1,
        x_13_address0,
        x_13_ce0,
        x_13_q0,
        x_13_address1,
        x_13_ce1,
        x_13_q1,
        x_14_address0,
        x_14_ce0,
        x_14_q0,
        x_14_address1,
        x_14_ce1,
        x_14_q1,
        x_15_address0,
        x_15_ce0,
        x_15_q0,
        x_15_address1,
        x_15_ce1,
        x_15_q1,
        add16_3172_out,
        add16_3172_out_ap_vld,
        add16_3070_out,
        add16_3070_out_ap_vld,
        add16_2968_out,
        add16_2968_out_ap_vld,
        add16_2866_out,
        add16_2866_out_ap_vld,
        add16_2764_out,
        add16_2764_out_ap_vld,
        add16_2662_out,
        add16_2662_out_ap_vld,
        add16_2560_out,
        add16_2560_out_ap_vld,
        add16_2458_out,
        add16_2458_out_ap_vld,
        add16_2356_out,
        add16_2356_out_ap_vld,
        add16_2254_out,
        add16_2254_out_ap_vld,
        add16_2152_out,
        add16_2152_out_ap_vld,
        add16_2050_out,
        add16_2050_out_ap_vld,
        add16_1948_out,
        add16_1948_out_ap_vld,
        add16_1846_out,
        add16_1846_out_ap_vld,
        add16_1744_out,
        add16_1744_out_ap_vld,
        add16_1642_out,
        add16_1642_out_ap_vld,
        add16_1540_out,
        add16_1540_out_ap_vld,
        add16_1438_out,
        add16_1438_out_ap_vld,
        add16_1336_out,
        add16_1336_out_ap_vld,
        add16_1234_out,
        add16_1234_out_ap_vld,
        add16_1132_out,
        add16_1132_out_ap_vld,
        add16_1030_out,
        add16_1030_out_ap_vld,
        add16_928_out,
        add16_928_out_ap_vld,
        add16_826_out,
        add16_826_out_ap_vld,
        add16_724_out,
        add16_724_out_ap_vld,
        add16_622_out,
        add16_622_out_ap_vld,
        add16_520_out,
        add16_520_out_ap_vld,
        add16_418_out,
        add16_418_out_ap_vld,
        add16_316_out,
        add16_316_out_ap_vld,
        add16_214_out,
        add16_214_out_ap_vld,
        add16_112_out,
        add16_112_out_ap_vld,
        add1610_out,
        add1610_out_ap_vld,
        grp_fu_343_p_din0,
        grp_fu_343_p_din1,
        grp_fu_343_p_opcode,
        grp_fu_343_p_dout0,
        grp_fu_343_p_ce
);

parameter    ap_ST_fsm_pp0_stage0 = 3'd1;
parameter    ap_ST_fsm_pp0_stage1 = 3'd2;
parameter    ap_ST_fsm_pp0_stage2 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [11:0] x_0_address0;
output   x_0_ce0;
input  [31:0] x_0_q0;
output  [11:0] x_0_address1;
output   x_0_ce1;
input  [31:0] x_0_q1;
output  [11:0] x_1_address0;
output   x_1_ce0;
input  [31:0] x_1_q0;
output  [11:0] x_1_address1;
output   x_1_ce1;
input  [31:0] x_1_q1;
output  [11:0] x_2_address0;
output   x_2_ce0;
input  [31:0] x_2_q0;
output  [11:0] x_2_address1;
output   x_2_ce1;
input  [31:0] x_2_q1;
output  [11:0] x_3_address0;
output   x_3_ce0;
input  [31:0] x_3_q0;
output  [11:0] x_3_address1;
output   x_3_ce1;
input  [31:0] x_3_q1;
output  [11:0] x_4_address0;
output   x_4_ce0;
input  [31:0] x_4_q0;
output  [11:0] x_4_address1;
output   x_4_ce1;
input  [31:0] x_4_q1;
output  [11:0] x_5_address0;
output   x_5_ce0;
input  [31:0] x_5_q0;
output  [11:0] x_5_address1;
output   x_5_ce1;
input  [31:0] x_5_q1;
output  [11:0] x_6_address0;
output   x_6_ce0;
input  [31:0] x_6_q0;
output  [11:0] x_6_address1;
output   x_6_ce1;
input  [31:0] x_6_q1;
output  [11:0] x_7_address0;
output   x_7_ce0;
input  [31:0] x_7_q0;
output  [11:0] x_7_address1;
output   x_7_ce1;
input  [31:0] x_7_q1;
output  [11:0] x_8_address0;
output   x_8_ce0;
input  [31:0] x_8_q0;
output  [11:0] x_8_address1;
output   x_8_ce1;
input  [31:0] x_8_q1;
output  [11:0] x_9_address0;
output   x_9_ce0;
input  [31:0] x_9_q0;
output  [11:0] x_9_address1;
output   x_9_ce1;
input  [31:0] x_9_q1;
output  [11:0] x_10_address0;
output   x_10_ce0;
input  [31:0] x_10_q0;
output  [11:0] x_10_address1;
output   x_10_ce1;
input  [31:0] x_10_q1;
output  [11:0] x_11_address0;
output   x_11_ce0;
input  [31:0] x_11_q0;
output  [11:0] x_11_address1;
output   x_11_ce1;
input  [31:0] x_11_q1;
output  [11:0] x_12_address0;
output   x_12_ce0;
input  [31:0] x_12_q0;
output  [11:0] x_12_address1;
output   x_12_ce1;
input  [31:0] x_12_q1;
output  [11:0] x_13_address0;
output   x_13_ce0;
input  [31:0] x_13_q0;
output  [11:0] x_13_address1;
output   x_13_ce1;
input  [31:0] x_13_q1;
output  [11:0] x_14_address0;
output   x_14_ce0;
input  [31:0] x_14_q0;
output  [11:0] x_14_address1;
output   x_14_ce1;
input  [31:0] x_14_q1;
output  [11:0] x_15_address0;
output   x_15_ce0;
input  [31:0] x_15_q0;
output  [11:0] x_15_address1;
output   x_15_ce1;
input  [31:0] x_15_q1;
output  [31:0] add16_3172_out;
output   add16_3172_out_ap_vld;
output  [31:0] add16_3070_out;
output   add16_3070_out_ap_vld;
output  [31:0] add16_2968_out;
output   add16_2968_out_ap_vld;
output  [31:0] add16_2866_out;
output   add16_2866_out_ap_vld;
output  [31:0] add16_2764_out;
output   add16_2764_out_ap_vld;
output  [31:0] add16_2662_out;
output   add16_2662_out_ap_vld;
output  [31:0] add16_2560_out;
output   add16_2560_out_ap_vld;
output  [31:0] add16_2458_out;
output   add16_2458_out_ap_vld;
output  [31:0] add16_2356_out;
output   add16_2356_out_ap_vld;
output  [31:0] add16_2254_out;
output   add16_2254_out_ap_vld;
output  [31:0] add16_2152_out;
output   add16_2152_out_ap_vld;
output  [31:0] add16_2050_out;
output   add16_2050_out_ap_vld;
output  [31:0] add16_1948_out;
output   add16_1948_out_ap_vld;
output  [31:0] add16_1846_out;
output   add16_1846_out_ap_vld;
output  [31:0] add16_1744_out;
output   add16_1744_out_ap_vld;
output  [31:0] add16_1642_out;
output   add16_1642_out_ap_vld;
output  [31:0] add16_1540_out;
output   add16_1540_out_ap_vld;
output  [31:0] add16_1438_out;
output   add16_1438_out_ap_vld;
output  [31:0] add16_1336_out;
output   add16_1336_out_ap_vld;
output  [31:0] add16_1234_out;
output   add16_1234_out_ap_vld;
output  [31:0] add16_1132_out;
output   add16_1132_out_ap_vld;
output  [31:0] add16_1030_out;
output   add16_1030_out_ap_vld;
output  [31:0] add16_928_out;
output   add16_928_out_ap_vld;
output  [31:0] add16_826_out;
output   add16_826_out_ap_vld;
output  [31:0] add16_724_out;
output   add16_724_out_ap_vld;
output  [31:0] add16_622_out;
output   add16_622_out_ap_vld;
output  [31:0] add16_520_out;
output   add16_520_out_ap_vld;
output  [31:0] add16_418_out;
output   add16_418_out_ap_vld;
output  [31:0] add16_316_out;
output   add16_316_out_ap_vld;
output  [31:0] add16_214_out;
output   add16_214_out_ap_vld;
output  [31:0] add16_112_out;
output   add16_112_out_ap_vld;
output  [31:0] add1610_out;
output   add1610_out_ap_vld;
output  [31:0] grp_fu_343_p_din0;
output  [31:0] grp_fu_343_p_din1;
output  [1:0] grp_fu_343_p_opcode;
input  [31:0] grp_fu_343_p_dout0;
output   grp_fu_343_p_ce;

reg ap_idle;
reg x_0_ce0;
reg x_0_ce1;
reg x_1_ce0;
reg x_1_ce1;
reg x_2_ce0;
reg x_2_ce1;
reg x_3_ce0;
reg x_3_ce1;
reg x_4_ce0;
reg x_4_ce1;
reg x_5_ce0;
reg x_5_ce1;
reg x_6_ce0;
reg x_6_ce1;
reg x_7_ce0;
reg x_7_ce1;
reg x_8_ce0;
reg x_8_ce1;
reg x_9_ce0;
reg x_9_ce1;
reg x_10_ce0;
reg x_10_ce1;
reg x_11_ce0;
reg x_11_ce1;
reg x_12_ce0;
reg x_12_ce1;
reg x_13_ce0;
reg x_13_ce1;
reg x_14_ce0;
reg x_14_ce1;
reg x_15_ce0;
reg x_15_ce1;
reg add16_3172_out_ap_vld;
reg add16_3070_out_ap_vld;
reg add16_2968_out_ap_vld;
reg add16_2866_out_ap_vld;
reg add16_2764_out_ap_vld;
reg add16_2662_out_ap_vld;
reg add16_2560_out_ap_vld;
reg add16_2458_out_ap_vld;
reg add16_2356_out_ap_vld;
reg add16_2254_out_ap_vld;
reg add16_2152_out_ap_vld;
reg add16_2050_out_ap_vld;
reg add16_1948_out_ap_vld;
reg add16_1846_out_ap_vld;
reg add16_1744_out_ap_vld;
reg add16_1642_out_ap_vld;
reg add16_1540_out_ap_vld;
reg add16_1438_out_ap_vld;
reg add16_1336_out_ap_vld;
reg add16_1234_out_ap_vld;
reg add16_1132_out_ap_vld;
reg add16_1030_out_ap_vld;
reg add16_928_out_ap_vld;
reg add16_826_out_ap_vld;
reg add16_724_out_ap_vld;
reg add16_622_out_ap_vld;
reg add16_520_out_ap_vld;
reg add16_418_out_ap_vld;
reg add16_316_out_ap_vld;
reg add16_214_out_ap_vld;
reg add16_112_out_ap_vld;
reg add1610_out_ap_vld;

(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_state6_pp0_stage2_iter1;
wire    ap_block_state9_pp0_stage2_iter2;
wire    ap_block_pp0_stage2_subdone;
reg   [0:0] icmp_ln401_reg_1900;
reg    ap_condition_exit_pp0_iter0_stage2;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state4_pp0_stage0_iter1;
wire    ap_block_state7_pp0_stage0_iter2;
wire    ap_block_state10_pp0_stage0_iter3;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln401_fu_1148_p2;
reg   [0:0] icmp_ln401_reg_1900_pp0_iter1_reg;
reg   [0:0] icmp_ln401_reg_1900_pp0_iter2_reg;
reg   [31:0] x_0_load_reg_2064;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state5_pp0_stage1_iter1;
wire    ap_block_state8_pp0_stage1_iter2;
wire    ap_block_state11_pp0_stage1_iter3;
wire    ap_block_pp0_stage1_11001;
reg   [31:0] x_1_load_reg_2070;
reg   [31:0] x_2_load_reg_2076;
reg   [31:0] x_3_load_reg_2082;
reg   [31:0] x_4_load_reg_2088;
reg   [31:0] x_5_load_reg_2094;
reg   [31:0] x_6_load_reg_2100;
reg   [31:0] x_7_load_reg_2106;
reg   [31:0] x_8_load_reg_2112;
reg   [31:0] x_9_load_reg_2118;
reg   [31:0] x_10_load_reg_2124;
reg   [31:0] x_11_load_reg_2130;
reg   [31:0] x_12_load_reg_2136;
reg   [31:0] x_13_load_reg_2142;
reg   [31:0] x_14_load_reg_2148;
reg   [31:0] x_15_load_reg_2154;
reg   [31:0] x_0_load_4_reg_2160;
reg   [31:0] x_1_load_4_reg_2166;
reg   [31:0] x_2_load_4_reg_2172;
reg   [31:0] x_3_load_4_reg_2178;
reg   [31:0] x_4_load_4_reg_2184;
reg   [31:0] x_5_load_4_reg_2190;
reg   [31:0] x_6_load_4_reg_2196;
reg   [31:0] x_7_load_4_reg_2202;
reg   [31:0] x_8_load_4_reg_2208;
reg   [31:0] x_9_load_4_reg_2214;
reg   [31:0] x_10_load_4_reg_2220;
reg   [31:0] x_11_load_4_reg_2226;
reg   [31:0] x_12_load_4_reg_2232;
reg   [31:0] x_13_load_4_reg_2238;
reg   [31:0] x_14_load_4_reg_2244;
reg   [31:0] x_15_load_4_reg_2250;
wire   [31:0] grp_fu_936_p2;
reg   [31:0] mul_reg_2256;
wire   [31:0] grp_fu_940_p2;
reg   [31:0] mul_1_reg_2261;
wire   [31:0] grp_fu_944_p2;
reg   [31:0] mul_2_reg_2266;
wire   [31:0] grp_fu_948_p2;
reg   [31:0] mul_3_reg_2271;
wire   [31:0] grp_fu_952_p2;
reg   [31:0] mul_4_reg_2276;
wire   [31:0] grp_fu_956_p2;
reg   [31:0] mul_5_reg_2281;
wire   [31:0] grp_fu_960_p2;
reg   [31:0] mul_6_reg_2286;
wire   [31:0] grp_fu_964_p2;
reg   [31:0] mul_7_reg_2291;
wire   [31:0] grp_fu_968_p2;
reg   [31:0] mul_8_reg_2296;
wire   [31:0] grp_fu_972_p2;
reg   [31:0] mul_9_reg_2301;
wire   [31:0] grp_fu_976_p2;
reg   [31:0] mul_s_reg_2306;
wire    ap_block_pp0_stage2_11001;
reg   [31:0] mul_10_reg_2366;
reg   [31:0] mul_11_reg_2371;
reg   [31:0] mul_12_reg_2376;
reg   [31:0] mul_13_reg_2381;
reg   [31:0] mul_14_reg_2386;
reg   [31:0] mul_15_reg_2391;
reg   [31:0] mul_16_reg_2396;
reg   [31:0] mul_17_reg_2401;
reg   [31:0] mul_18_reg_2406;
reg   [31:0] mul_19_reg_2411;
reg   [31:0] mul_20_reg_2416;
reg   [31:0] mul_21_reg_2476;
reg   [31:0] mul_22_reg_2481;
reg   [31:0] mul_23_reg_2486;
reg   [31:0] mul_24_reg_2491;
reg   [31:0] mul_25_reg_2496;
reg   [31:0] mul_26_reg_2501;
reg   [31:0] mul_27_reg_2506;
reg   [31:0] mul_28_reg_2511;
reg   [31:0] mul_29_reg_2516;
reg   [31:0] mul_30_reg_2521;
reg    ap_enable_reg_pp0_iter0_reg;
wire    ap_block_pp0_stage1_subdone;
wire   [63:0] zext_ln408_fu_1164_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln408_1_fu_1190_p1;
reg   [31:0] add1610_fu_132;
wire   [31:0] grp_fu_888_p2;
reg   [31:0] ap_sig_allocacmp_add1610_load;
wire    ap_block_pp0_stage2;
wire    ap_loop_init;
wire    ap_block_pp0_stage1;
reg   [31:0] add16_112_fu_136;
reg   [31:0] ap_sig_allocacmp_add16_112_load;
reg   [31:0] add16_214_fu_140;
wire   [31:0] grp_fu_896_p2;
reg   [31:0] ap_sig_allocacmp_add16_214_load;
reg   [31:0] add16_316_fu_144;
wire   [31:0] grp_fu_900_p2;
reg   [31:0] ap_sig_allocacmp_add16_316_load;
reg   [31:0] add16_418_fu_148;
wire   [31:0] grp_fu_904_p2;
reg   [31:0] ap_sig_allocacmp_add16_418_load;
reg   [31:0] add16_520_fu_152;
wire   [31:0] grp_fu_908_p2;
reg   [31:0] ap_sig_allocacmp_add16_520_load;
reg   [31:0] add16_622_fu_156;
wire   [31:0] grp_fu_912_p2;
reg   [31:0] ap_sig_allocacmp_add16_622_load;
reg   [31:0] add16_724_fu_160;
wire   [31:0] grp_fu_916_p2;
reg   [31:0] ap_sig_allocacmp_add16_724_load;
reg   [31:0] add16_826_fu_164;
wire   [31:0] grp_fu_920_p2;
reg   [31:0] ap_sig_allocacmp_add16_826_load;
reg   [31:0] add16_928_fu_168;
wire   [31:0] grp_fu_924_p2;
reg   [31:0] ap_sig_allocacmp_add16_928_load;
reg   [31:0] add16_1030_fu_172;
wire   [31:0] grp_fu_928_p2;
reg   [31:0] ap_sig_allocacmp_add16_1030_load;
reg   [31:0] add16_1132_fu_176;
reg   [31:0] ap_sig_allocacmp_add16_1132_load;
reg   [31:0] add16_1234_fu_180;
reg   [31:0] ap_sig_allocacmp_add16_1234_load;
reg   [31:0] add16_1336_fu_184;
reg   [31:0] ap_sig_allocacmp_add16_1336_load;
reg   [31:0] add16_1438_fu_188;
reg   [31:0] ap_sig_allocacmp_add16_1438_load;
reg   [31:0] add16_1540_fu_192;
reg   [31:0] ap_sig_allocacmp_add16_1540_load;
reg   [31:0] add16_1642_fu_196;
reg   [31:0] ap_sig_allocacmp_add16_1642_load;
reg   [31:0] add16_1744_fu_200;
reg   [31:0] ap_sig_allocacmp_add16_1744_load;
reg   [31:0] add16_1846_fu_204;
reg   [31:0] ap_sig_allocacmp_add16_1846_load;
reg   [31:0] add16_1948_fu_208;
reg   [31:0] ap_sig_allocacmp_add16_1948_load;
reg   [31:0] add16_2050_fu_212;
reg   [31:0] ap_sig_allocacmp_add16_2050_load;
reg   [31:0] add16_2152_fu_216;
wire   [31:0] grp_fu_932_p2;
reg   [31:0] ap_sig_allocacmp_add16_2152_load;
reg   [31:0] add16_2254_fu_220;
reg   [31:0] ap_sig_allocacmp_add16_2254_load;
reg   [31:0] add16_2356_fu_224;
reg   [31:0] ap_sig_allocacmp_add16_2356_load;
reg   [31:0] add16_2458_fu_228;
reg   [31:0] ap_sig_allocacmp_add16_2458_load;
reg   [31:0] add16_2560_fu_232;
reg   [31:0] ap_sig_allocacmp_add16_2560_load;
reg   [31:0] add16_2662_fu_236;
reg   [31:0] ap_sig_allocacmp_add16_2662_load;
reg   [31:0] add16_2764_fu_240;
reg   [31:0] ap_sig_allocacmp_add16_2764_load;
reg   [31:0] add16_2866_fu_244;
reg   [31:0] ap_sig_allocacmp_add16_2866_load;
reg   [31:0] add16_2968_fu_248;
reg   [31:0] ap_sig_allocacmp_add16_2968_load;
reg   [31:0] add16_3070_fu_252;
reg   [31:0] ap_sig_allocacmp_add16_3070_load;
reg   [31:0] add16_3172_fu_256;
reg   [31:0] ap_sig_allocacmp_add16_3172_load;
reg   [15:0] idx_fu_260;
wire   [15:0] add_ln401_fu_1210_p2;
reg   [15:0] ap_sig_allocacmp_i;
wire    ap_block_pp0_stage1_01001;
reg   [31:0] grp_fu_892_p0;
reg   [31:0] grp_fu_892_p1;
reg   [31:0] grp_fu_896_p0;
reg   [31:0] grp_fu_896_p1;
reg   [31:0] grp_fu_900_p0;
reg   [31:0] grp_fu_900_p1;
reg   [31:0] grp_fu_904_p0;
reg   [31:0] grp_fu_904_p1;
reg   [31:0] grp_fu_908_p0;
reg   [31:0] grp_fu_908_p1;
reg   [31:0] grp_fu_912_p0;
reg   [31:0] grp_fu_912_p1;
reg   [31:0] grp_fu_916_p0;
reg   [31:0] grp_fu_916_p1;
reg   [31:0] grp_fu_920_p0;
reg   [31:0] grp_fu_920_p1;
reg   [31:0] grp_fu_924_p0;
reg   [31:0] grp_fu_924_p1;
reg   [31:0] grp_fu_928_p0;
reg   [31:0] grp_fu_928_p1;
reg   [31:0] grp_fu_936_p0;
reg   [31:0] grp_fu_936_p1;
reg   [31:0] grp_fu_940_p0;
reg   [31:0] grp_fu_940_p1;
reg   [31:0] grp_fu_944_p0;
reg   [31:0] grp_fu_944_p1;
reg   [31:0] grp_fu_948_p0;
reg   [31:0] grp_fu_948_p1;
reg   [31:0] grp_fu_952_p0;
reg   [31:0] grp_fu_952_p1;
reg   [31:0] grp_fu_956_p0;
reg   [31:0] grp_fu_956_p1;
reg   [31:0] grp_fu_960_p0;
reg   [31:0] grp_fu_960_p1;
reg   [31:0] grp_fu_964_p0;
reg   [31:0] grp_fu_964_p1;
reg   [31:0] grp_fu_968_p0;
reg   [31:0] grp_fu_968_p1;
reg   [31:0] grp_fu_972_p0;
reg   [31:0] grp_fu_972_p1;
reg   [31:0] grp_fu_976_p0;
reg   [31:0] grp_fu_976_p1;
wire   [11:0] lshr_ln_fu_1154_p4;
wire   [11:0] or_ln408_fu_1184_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_condition_exit_pp0_iter2_stage1;
reg    ap_idle_pp0_0to1;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg   [2:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to3;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_block_pp0_stage2_00001;
wire    ap_block_pp0_stage0_00001;
wire    ap_block_pp0_stage1_00001;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 3'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

activation_accelerator_fadd_32ns_32ns_32_4_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_no_dsp_1_U351(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ap_sig_allocacmp_add1610_load),
    .din1(mul_reg_2256),
    .ce(1'b1),
    .dout(grp_fu_888_p2)
);

activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U353(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_896_p0),
    .din1(grp_fu_896_p1),
    .ce(1'b1),
    .dout(grp_fu_896_p2)
);

activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U354(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_900_p0),
    .din1(grp_fu_900_p1),
    .ce(1'b1),
    .dout(grp_fu_900_p2)
);

activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U355(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_904_p0),
    .din1(grp_fu_904_p1),
    .ce(1'b1),
    .dout(grp_fu_904_p2)
);

activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U356(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_908_p0),
    .din1(grp_fu_908_p1),
    .ce(1'b1),
    .dout(grp_fu_908_p2)
);

activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U357(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_912_p0),
    .din1(grp_fu_912_p1),
    .ce(1'b1),
    .dout(grp_fu_912_p2)
);

activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U358(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_916_p0),
    .din1(grp_fu_916_p1),
    .ce(1'b1),
    .dout(grp_fu_916_p2)
);

activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U359(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_920_p0),
    .din1(grp_fu_920_p1),
    .ce(1'b1),
    .dout(grp_fu_920_p2)
);

activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U360(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_924_p0),
    .din1(grp_fu_924_p1),
    .ce(1'b1),
    .dout(grp_fu_924_p2)
);

activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U361(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_928_p0),
    .din1(grp_fu_928_p1),
    .ce(1'b1),
    .dout(grp_fu_928_p2)
);

activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U362(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ap_sig_allocacmp_add16_2152_load),
    .din1(mul_20_reg_2416),
    .ce(1'b1),
    .dout(grp_fu_932_p2)
);

activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_3_max_dsp_1_U363(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_936_p0),
    .din1(grp_fu_936_p1),
    .ce(1'b1),
    .dout(grp_fu_936_p2)
);

activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_3_max_dsp_1_U364(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_940_p0),
    .din1(grp_fu_940_p1),
    .ce(1'b1),
    .dout(grp_fu_940_p2)
);

activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_3_max_dsp_1_U365(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_944_p0),
    .din1(grp_fu_944_p1),
    .ce(1'b1),
    .dout(grp_fu_944_p2)
);

activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_3_max_dsp_1_U366(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_948_p0),
    .din1(grp_fu_948_p1),
    .ce(1'b1),
    .dout(grp_fu_948_p2)
);

activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_3_max_dsp_1_U367(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_952_p0),
    .din1(grp_fu_952_p1),
    .ce(1'b1),
    .dout(grp_fu_952_p2)
);

activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_3_max_dsp_1_U368(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_956_p0),
    .din1(grp_fu_956_p1),
    .ce(1'b1),
    .dout(grp_fu_956_p2)
);

activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_3_max_dsp_1_U369(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_960_p0),
    .din1(grp_fu_960_p1),
    .ce(1'b1),
    .dout(grp_fu_960_p2)
);

activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_3_max_dsp_1_U370(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_964_p0),
    .din1(grp_fu_964_p1),
    .ce(1'b1),
    .dout(grp_fu_964_p2)
);

activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_3_max_dsp_1_U371(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_968_p0),
    .din1(grp_fu_968_p1),
    .ce(1'b1),
    .dout(grp_fu_968_p2)
);

activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_3_max_dsp_1_U372(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_972_p0),
    .din1(grp_fu_972_p1),
    .ce(1'b1),
    .dout(grp_fu_972_p2)
);

activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_3_max_dsp_1_U373(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_976_p0),
    .din1(grp_fu_976_p1),
    .ce(1'b1),
    .dout(grp_fu_976_p2)
);

activation_accelerator_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage2),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage2)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter3 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add1610_fu_132 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        add1610_fu_132 <= grp_fu_888_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add16_1030_fu_172 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        add16_1030_fu_172 <= grp_fu_928_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add16_112_fu_136 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        add16_112_fu_136 <= grp_fu_343_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            add16_1132_fu_176 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
            add16_1132_fu_176 <= grp_fu_343_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            add16_1234_fu_180 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
            add16_1234_fu_180 <= grp_fu_896_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            add16_1336_fu_184 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
            add16_1336_fu_184 <= grp_fu_900_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            add16_1438_fu_188 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
            add16_1438_fu_188 <= grp_fu_904_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            add16_1540_fu_192 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
            add16_1540_fu_192 <= grp_fu_908_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            add16_1642_fu_196 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
            add16_1642_fu_196 <= grp_fu_912_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            add16_1744_fu_200 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
            add16_1744_fu_200 <= grp_fu_916_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            add16_1846_fu_204 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
            add16_1846_fu_204 <= grp_fu_920_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            add16_1948_fu_208 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
            add16_1948_fu_208 <= grp_fu_924_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            add16_2050_fu_212 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
            add16_2050_fu_212 <= grp_fu_928_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add16_214_fu_140 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        add16_214_fu_140 <= grp_fu_896_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            add16_2152_fu_216 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
            add16_2152_fu_216 <= grp_fu_932_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add16_2254_fu_220 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add16_2254_fu_220 <= grp_fu_343_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add16_2356_fu_224 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add16_2356_fu_224 <= grp_fu_896_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add16_2458_fu_228 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add16_2458_fu_228 <= grp_fu_900_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add16_2560_fu_232 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add16_2560_fu_232 <= grp_fu_904_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add16_2662_fu_236 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add16_2662_fu_236 <= grp_fu_908_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add16_2764_fu_240 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add16_2764_fu_240 <= grp_fu_912_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add16_2866_fu_244 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add16_2866_fu_244 <= grp_fu_916_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add16_2968_fu_248 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add16_2968_fu_248 <= grp_fu_920_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add16_3070_fu_252 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add16_3070_fu_252 <= grp_fu_924_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add16_316_fu_144 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        add16_316_fu_144 <= grp_fu_900_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add16_3172_fu_256 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add16_3172_fu_256 <= grp_fu_928_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add16_418_fu_148 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        add16_418_fu_148 <= grp_fu_904_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add16_520_fu_152 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        add16_520_fu_152 <= grp_fu_908_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add16_622_fu_156 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        add16_622_fu_156 <= grp_fu_912_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add16_724_fu_160 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        add16_724_fu_160 <= grp_fu_916_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add16_826_fu_164 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        add16_826_fu_164 <= grp_fu_920_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add16_928_fu_168 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        add16_928_fu_168 <= grp_fu_924_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter2_stage1) & (ap_idle_pp0_0to1 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter2_stage1) & (ap_idle_pp0_0to1 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln401_fu_1148_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            idx_fu_260 <= add_ln401_fu_1210_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            idx_fu_260 <= 16'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln401_reg_1900 <= icmp_ln401_fu_1148_p2;
        icmp_ln401_reg_1900_pp0_iter1_reg <= icmp_ln401_reg_1900;
        icmp_ln401_reg_1900_pp0_iter2_reg <= icmp_ln401_reg_1900_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        mul_10_reg_2366 <= grp_fu_936_p2;
        mul_11_reg_2371 <= grp_fu_940_p2;
        mul_12_reg_2376 <= grp_fu_944_p2;
        mul_13_reg_2381 <= grp_fu_948_p2;
        mul_14_reg_2386 <= grp_fu_952_p2;
        mul_15_reg_2391 <= grp_fu_956_p2;
        mul_16_reg_2396 <= grp_fu_960_p2;
        mul_17_reg_2401 <= grp_fu_964_p2;
        mul_18_reg_2406 <= grp_fu_968_p2;
        mul_19_reg_2411 <= grp_fu_972_p2;
        mul_20_reg_2416 <= grp_fu_976_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mul_1_reg_2261 <= grp_fu_940_p2;
        mul_2_reg_2266 <= grp_fu_944_p2;
        mul_3_reg_2271 <= grp_fu_948_p2;
        mul_4_reg_2276 <= grp_fu_952_p2;
        mul_5_reg_2281 <= grp_fu_956_p2;
        mul_6_reg_2286 <= grp_fu_960_p2;
        mul_7_reg_2291 <= grp_fu_964_p2;
        mul_8_reg_2296 <= grp_fu_968_p2;
        mul_9_reg_2301 <= grp_fu_972_p2;
        mul_reg_2256 <= grp_fu_936_p2;
        mul_s_reg_2306 <= grp_fu_976_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mul_21_reg_2476 <= grp_fu_936_p2;
        mul_22_reg_2481 <= grp_fu_940_p2;
        mul_23_reg_2486 <= grp_fu_944_p2;
        mul_24_reg_2491 <= grp_fu_948_p2;
        mul_25_reg_2496 <= grp_fu_952_p2;
        mul_26_reg_2501 <= grp_fu_956_p2;
        mul_27_reg_2506 <= grp_fu_960_p2;
        mul_28_reg_2511 <= grp_fu_964_p2;
        mul_29_reg_2516 <= grp_fu_968_p2;
        mul_30_reg_2521 <= grp_fu_972_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln401_reg_1900 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        x_0_load_4_reg_2160 <= x_0_q0;
        x_0_load_reg_2064 <= x_0_q1;
        x_10_load_4_reg_2220 <= x_10_q0;
        x_10_load_reg_2124 <= x_10_q1;
        x_11_load_4_reg_2226 <= x_11_q0;
        x_11_load_reg_2130 <= x_11_q1;
        x_12_load_4_reg_2232 <= x_12_q0;
        x_12_load_reg_2136 <= x_12_q1;
        x_13_load_4_reg_2238 <= x_13_q0;
        x_13_load_reg_2142 <= x_13_q1;
        x_14_load_4_reg_2244 <= x_14_q0;
        x_14_load_reg_2148 <= x_14_q1;
        x_15_load_4_reg_2250 <= x_15_q0;
        x_15_load_reg_2154 <= x_15_q1;
        x_1_load_4_reg_2166 <= x_1_q0;
        x_1_load_reg_2070 <= x_1_q1;
        x_2_load_4_reg_2172 <= x_2_q0;
        x_2_load_reg_2076 <= x_2_q1;
        x_3_load_4_reg_2178 <= x_3_q0;
        x_3_load_reg_2082 <= x_3_q1;
        x_4_load_4_reg_2184 <= x_4_q0;
        x_4_load_reg_2088 <= x_4_q1;
        x_5_load_4_reg_2190 <= x_5_q0;
        x_5_load_reg_2094 <= x_5_q1;
        x_6_load_4_reg_2196 <= x_6_q0;
        x_6_load_reg_2100 <= x_6_q1;
        x_7_load_4_reg_2202 <= x_7_q0;
        x_7_load_reg_2106 <= x_7_q1;
        x_8_load_4_reg_2208 <= x_8_q0;
        x_8_load_reg_2112 <= x_8_q1;
        x_9_load_4_reg_2214 <= x_9_q0;
        x_9_load_reg_2118 <= x_9_q1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln401_reg_1900_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add1610_out_ap_vld = 1'b1;
    end else begin
        add1610_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln401_reg_1900_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add16_1030_out_ap_vld = 1'b1;
    end else begin
        add16_1030_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln401_reg_1900_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add16_112_out_ap_vld = 1'b1;
    end else begin
        add16_112_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln401_reg_1900_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add16_1132_out_ap_vld = 1'b1;
    end else begin
        add16_1132_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln401_reg_1900_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add16_1234_out_ap_vld = 1'b1;
    end else begin
        add16_1234_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln401_reg_1900_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add16_1336_out_ap_vld = 1'b1;
    end else begin
        add16_1336_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln401_reg_1900_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add16_1438_out_ap_vld = 1'b1;
    end else begin
        add16_1438_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln401_reg_1900_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add16_1540_out_ap_vld = 1'b1;
    end else begin
        add16_1540_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln401_reg_1900_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add16_1642_out_ap_vld = 1'b1;
    end else begin
        add16_1642_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln401_reg_1900_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add16_1744_out_ap_vld = 1'b1;
    end else begin
        add16_1744_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln401_reg_1900_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add16_1846_out_ap_vld = 1'b1;
    end else begin
        add16_1846_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln401_reg_1900_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add16_1948_out_ap_vld = 1'b1;
    end else begin
        add16_1948_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln401_reg_1900_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add16_2050_out_ap_vld = 1'b1;
    end else begin
        add16_2050_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln401_reg_1900_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add16_214_out_ap_vld = 1'b1;
    end else begin
        add16_214_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln401_reg_1900_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add16_2152_out_ap_vld = 1'b1;
    end else begin
        add16_2152_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln401_reg_1900_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add16_2254_out_ap_vld = 1'b1;
    end else begin
        add16_2254_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln401_reg_1900_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add16_2356_out_ap_vld = 1'b1;
    end else begin
        add16_2356_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln401_reg_1900_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add16_2458_out_ap_vld = 1'b1;
    end else begin
        add16_2458_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln401_reg_1900_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add16_2560_out_ap_vld = 1'b1;
    end else begin
        add16_2560_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln401_reg_1900_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add16_2662_out_ap_vld = 1'b1;
    end else begin
        add16_2662_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln401_reg_1900_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add16_2764_out_ap_vld = 1'b1;
    end else begin
        add16_2764_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln401_reg_1900_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add16_2866_out_ap_vld = 1'b1;
    end else begin
        add16_2866_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln401_reg_1900_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add16_2968_out_ap_vld = 1'b1;
    end else begin
        add16_2968_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln401_reg_1900_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add16_3070_out_ap_vld = 1'b1;
    end else begin
        add16_3070_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln401_reg_1900_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add16_316_out_ap_vld = 1'b1;
    end else begin
        add16_316_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln401_reg_1900_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add16_3172_out_ap_vld = 1'b1;
    end else begin
        add16_3172_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln401_reg_1900_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add16_418_out_ap_vld = 1'b1;
    end else begin
        add16_418_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln401_reg_1900_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add16_520_out_ap_vld = 1'b1;
    end else begin
        add16_520_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln401_reg_1900_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add16_622_out_ap_vld = 1'b1;
    end else begin
        add16_622_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln401_reg_1900_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add16_724_out_ap_vld = 1'b1;
    end else begin
        add16_724_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln401_reg_1900_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add16_826_out_ap_vld = 1'b1;
    end else begin
        add16_826_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln401_reg_1900_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add16_928_out_ap_vld = 1'b1;
    end else begin
        add16_928_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln401_reg_1900 == 1'd0) & (1'b0 == ap_block_pp0_stage2_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_condition_exit_pp0_iter0_stage2 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_subdone) & (icmp_ln401_reg_1900_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_condition_exit_pp0_iter2_stage1 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter2_stage1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to1 = 1'b1;
    end else begin
        ap_idle_pp0_0to1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to3 = 1'b1;
    end else begin
        ap_idle_pp0_1to3 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_sig_allocacmp_add1610_load = grp_fu_888_p2;
    end else begin
        ap_sig_allocacmp_add1610_load = add1610_fu_132;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_sig_allocacmp_add16_1030_load = grp_fu_928_p2;
    end else begin
        ap_sig_allocacmp_add16_1030_load = add16_1030_fu_172;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_sig_allocacmp_add16_112_load = grp_fu_343_p_dout0;
    end else begin
        ap_sig_allocacmp_add16_112_load = add16_112_fu_136;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_add16_1132_load = grp_fu_343_p_dout0;
    end else begin
        ap_sig_allocacmp_add16_1132_load = add16_1132_fu_176;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_add16_1234_load = grp_fu_896_p2;
    end else begin
        ap_sig_allocacmp_add16_1234_load = add16_1234_fu_180;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_add16_1336_load = grp_fu_900_p2;
    end else begin
        ap_sig_allocacmp_add16_1336_load = add16_1336_fu_184;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_add16_1438_load = grp_fu_904_p2;
    end else begin
        ap_sig_allocacmp_add16_1438_load = add16_1438_fu_188;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_add16_1540_load = grp_fu_908_p2;
    end else begin
        ap_sig_allocacmp_add16_1540_load = add16_1540_fu_192;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_add16_1642_load = grp_fu_912_p2;
    end else begin
        ap_sig_allocacmp_add16_1642_load = add16_1642_fu_196;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_add16_1744_load = grp_fu_916_p2;
    end else begin
        ap_sig_allocacmp_add16_1744_load = add16_1744_fu_200;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_add16_1846_load = grp_fu_920_p2;
    end else begin
        ap_sig_allocacmp_add16_1846_load = add16_1846_fu_204;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_add16_1948_load = grp_fu_924_p2;
    end else begin
        ap_sig_allocacmp_add16_1948_load = add16_1948_fu_208;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_add16_2050_load = grp_fu_928_p2;
    end else begin
        ap_sig_allocacmp_add16_2050_load = add16_2050_fu_212;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_sig_allocacmp_add16_214_load = grp_fu_896_p2;
    end else begin
        ap_sig_allocacmp_add16_214_load = add16_214_fu_140;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_add16_2152_load = grp_fu_932_p2;
    end else begin
        ap_sig_allocacmp_add16_2152_load = add16_2152_fu_216;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_sig_allocacmp_add16_2254_load = grp_fu_343_p_dout0;
    end else begin
        ap_sig_allocacmp_add16_2254_load = add16_2254_fu_220;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_sig_allocacmp_add16_2356_load = grp_fu_896_p2;
    end else begin
        ap_sig_allocacmp_add16_2356_load = add16_2356_fu_224;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_sig_allocacmp_add16_2458_load = grp_fu_900_p2;
    end else begin
        ap_sig_allocacmp_add16_2458_load = add16_2458_fu_228;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_sig_allocacmp_add16_2560_load = grp_fu_904_p2;
    end else begin
        ap_sig_allocacmp_add16_2560_load = add16_2560_fu_232;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_sig_allocacmp_add16_2662_load = grp_fu_908_p2;
    end else begin
        ap_sig_allocacmp_add16_2662_load = add16_2662_fu_236;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_sig_allocacmp_add16_2764_load = grp_fu_912_p2;
    end else begin
        ap_sig_allocacmp_add16_2764_load = add16_2764_fu_240;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_sig_allocacmp_add16_2866_load = grp_fu_916_p2;
    end else begin
        ap_sig_allocacmp_add16_2866_load = add16_2866_fu_244;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_sig_allocacmp_add16_2968_load = grp_fu_920_p2;
    end else begin
        ap_sig_allocacmp_add16_2968_load = add16_2968_fu_248;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_sig_allocacmp_add16_3070_load = grp_fu_924_p2;
    end else begin
        ap_sig_allocacmp_add16_3070_load = add16_3070_fu_252;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_sig_allocacmp_add16_316_load = grp_fu_900_p2;
    end else begin
        ap_sig_allocacmp_add16_316_load = add16_316_fu_144;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_sig_allocacmp_add16_3172_load = grp_fu_928_p2;
    end else begin
        ap_sig_allocacmp_add16_3172_load = add16_3172_fu_256;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_sig_allocacmp_add16_418_load = grp_fu_904_p2;
    end else begin
        ap_sig_allocacmp_add16_418_load = add16_418_fu_148;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_sig_allocacmp_add16_520_load = grp_fu_908_p2;
    end else begin
        ap_sig_allocacmp_add16_520_load = add16_520_fu_152;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_sig_allocacmp_add16_622_load = grp_fu_912_p2;
    end else begin
        ap_sig_allocacmp_add16_622_load = add16_622_fu_156;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_sig_allocacmp_add16_724_load = grp_fu_916_p2;
    end else begin
        ap_sig_allocacmp_add16_724_load = add16_724_fu_160;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_sig_allocacmp_add16_826_load = grp_fu_920_p2;
    end else begin
        ap_sig_allocacmp_add16_826_load = add16_826_fu_164;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_sig_allocacmp_add16_928_load = grp_fu_924_p2;
    end else begin
        ap_sig_allocacmp_add16_928_load = add16_928_fu_168;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_i = 16'd0;
    end else begin
        ap_sig_allocacmp_i = idx_fu_260;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_892_p0 = ap_sig_allocacmp_add16_2254_load;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_892_p0 = ap_sig_allocacmp_add16_1132_load;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_892_p0 = ap_sig_allocacmp_add16_112_load;
    end else begin
        grp_fu_892_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_892_p1 = mul_21_reg_2476;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_892_p1 = mul_10_reg_2366;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_892_p1 = mul_1_reg_2261;
    end else begin
        grp_fu_892_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_896_p0 = ap_sig_allocacmp_add16_2356_load;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_896_p0 = ap_sig_allocacmp_add16_1234_load;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_896_p0 = ap_sig_allocacmp_add16_214_load;
    end else begin
        grp_fu_896_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_896_p1 = mul_22_reg_2481;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_896_p1 = mul_11_reg_2371;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_896_p1 = mul_2_reg_2266;
    end else begin
        grp_fu_896_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_900_p0 = ap_sig_allocacmp_add16_2458_load;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_900_p0 = ap_sig_allocacmp_add16_1336_load;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_900_p0 = ap_sig_allocacmp_add16_316_load;
    end else begin
        grp_fu_900_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_900_p1 = mul_23_reg_2486;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_900_p1 = mul_12_reg_2376;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_900_p1 = mul_3_reg_2271;
    end else begin
        grp_fu_900_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_904_p0 = ap_sig_allocacmp_add16_2560_load;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_904_p0 = ap_sig_allocacmp_add16_1438_load;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_904_p0 = ap_sig_allocacmp_add16_418_load;
    end else begin
        grp_fu_904_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_904_p1 = mul_24_reg_2491;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_904_p1 = mul_13_reg_2381;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_904_p1 = mul_4_reg_2276;
    end else begin
        grp_fu_904_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_908_p0 = ap_sig_allocacmp_add16_2662_load;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_908_p0 = ap_sig_allocacmp_add16_1540_load;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_908_p0 = ap_sig_allocacmp_add16_520_load;
    end else begin
        grp_fu_908_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_908_p1 = mul_25_reg_2496;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_908_p1 = mul_14_reg_2386;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_908_p1 = mul_5_reg_2281;
    end else begin
        grp_fu_908_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_912_p0 = ap_sig_allocacmp_add16_2764_load;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_912_p0 = ap_sig_allocacmp_add16_1642_load;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_912_p0 = ap_sig_allocacmp_add16_622_load;
    end else begin
        grp_fu_912_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_912_p1 = mul_26_reg_2501;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_912_p1 = mul_15_reg_2391;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_912_p1 = mul_6_reg_2286;
    end else begin
        grp_fu_912_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_916_p0 = ap_sig_allocacmp_add16_2866_load;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_916_p0 = ap_sig_allocacmp_add16_1744_load;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_916_p0 = ap_sig_allocacmp_add16_724_load;
    end else begin
        grp_fu_916_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_916_p1 = mul_27_reg_2506;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_916_p1 = mul_16_reg_2396;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_916_p1 = mul_7_reg_2291;
    end else begin
        grp_fu_916_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_920_p0 = ap_sig_allocacmp_add16_2968_load;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_920_p0 = ap_sig_allocacmp_add16_1846_load;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_920_p0 = ap_sig_allocacmp_add16_826_load;
    end else begin
        grp_fu_920_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_920_p1 = mul_28_reg_2511;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_920_p1 = mul_17_reg_2401;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_920_p1 = mul_8_reg_2296;
    end else begin
        grp_fu_920_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_924_p0 = ap_sig_allocacmp_add16_3070_load;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_924_p0 = ap_sig_allocacmp_add16_1948_load;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_924_p0 = ap_sig_allocacmp_add16_928_load;
    end else begin
        grp_fu_924_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_924_p1 = mul_29_reg_2516;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_924_p1 = mul_18_reg_2406;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_924_p1 = mul_9_reg_2301;
    end else begin
        grp_fu_924_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_928_p0 = ap_sig_allocacmp_add16_3172_load;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_928_p0 = ap_sig_allocacmp_add16_2050_load;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_928_p0 = ap_sig_allocacmp_add16_1030_load;
    end else begin
        grp_fu_928_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_928_p1 = mul_30_reg_2521;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_928_p1 = mul_19_reg_2411;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_928_p1 = mul_s_reg_2306;
    end else begin
        grp_fu_928_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_936_p0 = x_6_load_4_reg_2196;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_936_p0 = x_11_load_reg_2130;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_936_p0 = x_0_load_reg_2064;
    end else begin
        grp_fu_936_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_936_p1 = x_6_load_4_reg_2196;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_936_p1 = x_11_load_reg_2130;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_936_p1 = x_0_load_reg_2064;
    end else begin
        grp_fu_936_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_940_p0 = x_7_load_4_reg_2202;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_940_p0 = x_12_load_reg_2136;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_940_p0 = x_1_load_reg_2070;
    end else begin
        grp_fu_940_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_940_p1 = x_7_load_4_reg_2202;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_940_p1 = x_12_load_reg_2136;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_940_p1 = x_1_load_reg_2070;
    end else begin
        grp_fu_940_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_944_p0 = x_8_load_4_reg_2208;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_944_p0 = x_13_load_reg_2142;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_944_p0 = x_2_load_reg_2076;
    end else begin
        grp_fu_944_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_944_p1 = x_8_load_4_reg_2208;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_944_p1 = x_13_load_reg_2142;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_944_p1 = x_2_load_reg_2076;
    end else begin
        grp_fu_944_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_948_p0 = x_9_load_4_reg_2214;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_948_p0 = x_14_load_reg_2148;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_948_p0 = x_3_load_reg_2082;
    end else begin
        grp_fu_948_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_948_p1 = x_9_load_4_reg_2214;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_948_p1 = x_14_load_reg_2148;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_948_p1 = x_3_load_reg_2082;
    end else begin
        grp_fu_948_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_952_p0 = x_10_load_4_reg_2220;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_952_p0 = x_15_load_reg_2154;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_952_p0 = x_4_load_reg_2088;
    end else begin
        grp_fu_952_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_952_p1 = x_10_load_4_reg_2220;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_952_p1 = x_15_load_reg_2154;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_952_p1 = x_4_load_reg_2088;
    end else begin
        grp_fu_952_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_956_p0 = x_11_load_4_reg_2226;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_956_p0 = x_0_load_4_reg_2160;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_956_p0 = x_5_load_reg_2094;
    end else begin
        grp_fu_956_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_956_p1 = x_11_load_4_reg_2226;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_956_p1 = x_0_load_4_reg_2160;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_956_p1 = x_5_load_reg_2094;
    end else begin
        grp_fu_956_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_960_p0 = x_12_load_4_reg_2232;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_960_p0 = x_1_load_4_reg_2166;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_960_p0 = x_6_load_reg_2100;
    end else begin
        grp_fu_960_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_960_p1 = x_12_load_4_reg_2232;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_960_p1 = x_1_load_4_reg_2166;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_960_p1 = x_6_load_reg_2100;
    end else begin
        grp_fu_960_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_964_p0 = x_13_load_4_reg_2238;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_964_p0 = x_2_load_4_reg_2172;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_964_p0 = x_7_load_reg_2106;
    end else begin
        grp_fu_964_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_964_p1 = x_13_load_4_reg_2238;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_964_p1 = x_2_load_4_reg_2172;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_964_p1 = x_7_load_reg_2106;
    end else begin
        grp_fu_964_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_968_p0 = x_14_load_4_reg_2244;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_968_p0 = x_3_load_4_reg_2178;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_968_p0 = x_8_load_reg_2112;
    end else begin
        grp_fu_968_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_968_p1 = x_14_load_4_reg_2244;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_968_p1 = x_3_load_4_reg_2178;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_968_p1 = x_8_load_reg_2112;
    end else begin
        grp_fu_968_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_972_p0 = x_15_load_4_reg_2250;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_972_p0 = x_4_load_4_reg_2184;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_972_p0 = x_9_load_reg_2118;
    end else begin
        grp_fu_972_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_972_p1 = x_15_load_4_reg_2250;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_972_p1 = x_4_load_4_reg_2184;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_972_p1 = x_9_load_reg_2118;
    end else begin
        grp_fu_972_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_976_p0 = x_5_load_4_reg_2190;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_976_p0 = x_10_load_reg_2124;
    end else begin
        grp_fu_976_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_976_p1 = x_5_load_4_reg_2190;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_976_p1 = x_10_load_reg_2124;
    end else begin
        grp_fu_976_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_0_ce0 = 1'b1;
    end else begin
        x_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_0_ce1 = 1'b1;
    end else begin
        x_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_10_ce0 = 1'b1;
    end else begin
        x_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_10_ce1 = 1'b1;
    end else begin
        x_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_11_ce0 = 1'b1;
    end else begin
        x_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_11_ce1 = 1'b1;
    end else begin
        x_11_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_12_ce0 = 1'b1;
    end else begin
        x_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_12_ce1 = 1'b1;
    end else begin
        x_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_13_ce0 = 1'b1;
    end else begin
        x_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_13_ce1 = 1'b1;
    end else begin
        x_13_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_14_ce0 = 1'b1;
    end else begin
        x_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_14_ce1 = 1'b1;
    end else begin
        x_14_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_15_ce0 = 1'b1;
    end else begin
        x_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_15_ce1 = 1'b1;
    end else begin
        x_15_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_1_ce0 = 1'b1;
    end else begin
        x_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_1_ce1 = 1'b1;
    end else begin
        x_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_2_ce0 = 1'b1;
    end else begin
        x_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_2_ce1 = 1'b1;
    end else begin
        x_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_3_ce0 = 1'b1;
    end else begin
        x_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_3_ce1 = 1'b1;
    end else begin
        x_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_4_ce0 = 1'b1;
    end else begin
        x_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_4_ce1 = 1'b1;
    end else begin
        x_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_5_ce0 = 1'b1;
    end else begin
        x_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_5_ce1 = 1'b1;
    end else begin
        x_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_6_ce0 = 1'b1;
    end else begin
        x_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_6_ce1 = 1'b1;
    end else begin
        x_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_7_ce0 = 1'b1;
    end else begin
        x_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_7_ce1 = 1'b1;
    end else begin
        x_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_8_ce0 = 1'b1;
    end else begin
        x_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_8_ce1 = 1'b1;
    end else begin
        x_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_9_ce0 = 1'b1;
    end else begin
        x_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_9_ce1 = 1'b1;
    end else begin
        x_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to3 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if (((1'b1 == ap_condition_exit_pp0_iter2_stage1) & (ap_idle_pp0_0to1 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add1610_out = add1610_fu_132;

assign add16_1030_out = add16_1030_fu_172;

assign add16_112_out = add16_112_fu_136;

assign add16_1132_out = add16_1132_fu_176;

assign add16_1234_out = add16_1234_fu_180;

assign add16_1336_out = add16_1336_fu_184;

assign add16_1438_out = add16_1438_fu_188;

assign add16_1540_out = add16_1540_fu_192;

assign add16_1642_out = add16_1642_fu_196;

assign add16_1744_out = add16_1744_fu_200;

assign add16_1846_out = add16_1846_fu_204;

assign add16_1948_out = add16_1948_fu_208;

assign add16_2050_out = add16_2050_fu_212;

assign add16_214_out = add16_214_fu_140;

assign add16_2152_out = add16_2152_fu_216;

assign add16_2254_out = add16_2254_fu_220;

assign add16_2356_out = add16_2356_fu_224;

assign add16_2458_out = add16_2458_fu_228;

assign add16_2560_out = add16_2560_fu_232;

assign add16_2662_out = add16_2662_fu_236;

assign add16_2764_out = add16_2764_fu_240;

assign add16_2866_out = add16_2866_fu_244;

assign add16_2968_out = add16_2968_fu_248;

assign add16_3070_out = add16_3070_fu_252;

assign add16_316_out = add16_316_fu_144;

assign add16_3172_out = add16_3172_fu_256;

assign add16_418_out = add16_418_fu_148;

assign add16_520_out = add16_520_fu_152;

assign add16_622_out = add16_622_fu_156;

assign add16_724_out = add16_724_fu_160;

assign add16_826_out = add16_826_fu_164;

assign add16_928_out = add16_928_fu_168;

assign add_ln401_fu_1210_p2 = (ap_sig_allocacmp_i + 16'd32);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage2_iter2 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage2;

assign grp_fu_343_p_ce = 1'b1;

assign grp_fu_343_p_din0 = grp_fu_892_p0;

assign grp_fu_343_p_din1 = grp_fu_892_p1;

assign grp_fu_343_p_opcode = 2'd0;

assign icmp_ln401_fu_1148_p2 = ((ap_sig_allocacmp_i < 16'd49152) ? 1'b1 : 1'b0);

assign lshr_ln_fu_1154_p4 = {{ap_sig_allocacmp_i[15:4]}};

assign or_ln408_fu_1184_p2 = (lshr_ln_fu_1154_p4 | 12'd1);

assign x_0_address0 = zext_ln408_1_fu_1190_p1;

assign x_0_address1 = zext_ln408_fu_1164_p1;

assign x_10_address0 = zext_ln408_1_fu_1190_p1;

assign x_10_address1 = zext_ln408_fu_1164_p1;

assign x_11_address0 = zext_ln408_1_fu_1190_p1;

assign x_11_address1 = zext_ln408_fu_1164_p1;

assign x_12_address0 = zext_ln408_1_fu_1190_p1;

assign x_12_address1 = zext_ln408_fu_1164_p1;

assign x_13_address0 = zext_ln408_1_fu_1190_p1;

assign x_13_address1 = zext_ln408_fu_1164_p1;

assign x_14_address0 = zext_ln408_1_fu_1190_p1;

assign x_14_address1 = zext_ln408_fu_1164_p1;

assign x_15_address0 = zext_ln408_1_fu_1190_p1;

assign x_15_address1 = zext_ln408_fu_1164_p1;

assign x_1_address0 = zext_ln408_1_fu_1190_p1;

assign x_1_address1 = zext_ln408_fu_1164_p1;

assign x_2_address0 = zext_ln408_1_fu_1190_p1;

assign x_2_address1 = zext_ln408_fu_1164_p1;

assign x_3_address0 = zext_ln408_1_fu_1190_p1;

assign x_3_address1 = zext_ln408_fu_1164_p1;

assign x_4_address0 = zext_ln408_1_fu_1190_p1;

assign x_4_address1 = zext_ln408_fu_1164_p1;

assign x_5_address0 = zext_ln408_1_fu_1190_p1;

assign x_5_address1 = zext_ln408_fu_1164_p1;

assign x_6_address0 = zext_ln408_1_fu_1190_p1;

assign x_6_address1 = zext_ln408_fu_1164_p1;

assign x_7_address0 = zext_ln408_1_fu_1190_p1;

assign x_7_address1 = zext_ln408_fu_1164_p1;

assign x_8_address0 = zext_ln408_1_fu_1190_p1;

assign x_8_address1 = zext_ln408_fu_1164_p1;

assign x_9_address0 = zext_ln408_1_fu_1190_p1;

assign x_9_address1 = zext_ln408_fu_1164_p1;

assign zext_ln408_1_fu_1190_p1 = or_ln408_fu_1184_p2;

assign zext_ln408_fu_1164_p1 = lshr_ln_fu_1154_p4;

endmodule //activation_accelerator_float_rms_norm3_Pipeline_sum_sq_blocks
