#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x23d3fc0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x23d4150 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x23c52d0 .functor NOT 1, L_0x2431b70, C4<0>, C4<0>, C4<0>;
L_0x2431950 .functor XOR 2, L_0x2431810, L_0x24318b0, C4<00>, C4<00>;
L_0x2431a60 .functor XOR 2, L_0x2431950, L_0x24319c0, C4<00>, C4<00>;
v0x2429110_0 .net *"_ivl_10", 1 0, L_0x24319c0;  1 drivers
v0x2429210_0 .net *"_ivl_12", 1 0, L_0x2431a60;  1 drivers
v0x24292f0_0 .net *"_ivl_2", 1 0, L_0x242c4d0;  1 drivers
v0x24293b0_0 .net *"_ivl_4", 1 0, L_0x2431810;  1 drivers
v0x2429490_0 .net *"_ivl_6", 1 0, L_0x24318b0;  1 drivers
v0x24295c0_0 .net *"_ivl_8", 1 0, L_0x2431950;  1 drivers
v0x24296a0_0 .net "a", 0 0, v0x2423c10_0;  1 drivers
v0x2429740_0 .net "b", 0 0, v0x2423cb0_0;  1 drivers
v0x24297e0_0 .net "c", 0 0, v0x2423d50_0;  1 drivers
v0x2429880_0 .var "clk", 0 0;
v0x2429920_0 .net "d", 0 0, v0x2423e90_0;  1 drivers
v0x24299c0_0 .net "out_pos_dut", 0 0, L_0x2431470;  1 drivers
v0x2429a60_0 .net "out_pos_ref", 0 0, L_0x242af90;  1 drivers
v0x2429b00_0 .net "out_sop_dut", 0 0, L_0x242bef0;  1 drivers
v0x2429ba0_0 .net "out_sop_ref", 0 0, L_0x23fe3c0;  1 drivers
v0x2429c40_0 .var/2u "stats1", 223 0;
v0x2429ce0_0 .var/2u "strobe", 0 0;
v0x2429d80_0 .net "tb_match", 0 0, L_0x2431b70;  1 drivers
v0x2429e50_0 .net "tb_mismatch", 0 0, L_0x23c52d0;  1 drivers
v0x2429ef0_0 .net "wavedrom_enable", 0 0, v0x2424160_0;  1 drivers
v0x2429fc0_0 .net "wavedrom_title", 511 0, v0x2424200_0;  1 drivers
L_0x242c4d0 .concat [ 1 1 0 0], L_0x242af90, L_0x23fe3c0;
L_0x2431810 .concat [ 1 1 0 0], L_0x242af90, L_0x23fe3c0;
L_0x24318b0 .concat [ 1 1 0 0], L_0x2431470, L_0x242bef0;
L_0x24319c0 .concat [ 1 1 0 0], L_0x242af90, L_0x23fe3c0;
L_0x2431b70 .cmp/eeq 2, L_0x242c4d0, L_0x2431a60;
S_0x23d42e0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x23d4150;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x23c56b0 .functor AND 1, v0x2423d50_0, v0x2423e90_0, C4<1>, C4<1>;
L_0x23c5a90 .functor NOT 1, v0x2423c10_0, C4<0>, C4<0>, C4<0>;
L_0x23c5e70 .functor NOT 1, v0x2423cb0_0, C4<0>, C4<0>, C4<0>;
L_0x23c60f0 .functor AND 1, L_0x23c5a90, L_0x23c5e70, C4<1>, C4<1>;
L_0x23debd0 .functor AND 1, L_0x23c60f0, v0x2423d50_0, C4<1>, C4<1>;
L_0x23fe3c0 .functor OR 1, L_0x23c56b0, L_0x23debd0, C4<0>, C4<0>;
L_0x242a410 .functor NOT 1, v0x2423cb0_0, C4<0>, C4<0>, C4<0>;
L_0x242a480 .functor OR 1, L_0x242a410, v0x2423e90_0, C4<0>, C4<0>;
L_0x242a590 .functor AND 1, v0x2423d50_0, L_0x242a480, C4<1>, C4<1>;
L_0x242a650 .functor NOT 1, v0x2423c10_0, C4<0>, C4<0>, C4<0>;
L_0x242a720 .functor OR 1, L_0x242a650, v0x2423cb0_0, C4<0>, C4<0>;
L_0x242a790 .functor AND 1, L_0x242a590, L_0x242a720, C4<1>, C4<1>;
L_0x242a910 .functor NOT 1, v0x2423cb0_0, C4<0>, C4<0>, C4<0>;
L_0x242a980 .functor OR 1, L_0x242a910, v0x2423e90_0, C4<0>, C4<0>;
L_0x242a8a0 .functor AND 1, v0x2423d50_0, L_0x242a980, C4<1>, C4<1>;
L_0x242ab10 .functor NOT 1, v0x2423c10_0, C4<0>, C4<0>, C4<0>;
L_0x242ac10 .functor OR 1, L_0x242ab10, v0x2423e90_0, C4<0>, C4<0>;
L_0x242acd0 .functor AND 1, L_0x242a8a0, L_0x242ac10, C4<1>, C4<1>;
L_0x242ae80 .functor XNOR 1, L_0x242a790, L_0x242acd0, C4<0>, C4<0>;
v0x23c4c00_0 .net *"_ivl_0", 0 0, L_0x23c56b0;  1 drivers
v0x23c5000_0 .net *"_ivl_12", 0 0, L_0x242a410;  1 drivers
v0x23c53e0_0 .net *"_ivl_14", 0 0, L_0x242a480;  1 drivers
v0x23c57c0_0 .net *"_ivl_16", 0 0, L_0x242a590;  1 drivers
v0x23c5ba0_0 .net *"_ivl_18", 0 0, L_0x242a650;  1 drivers
v0x23c5f80_0 .net *"_ivl_2", 0 0, L_0x23c5a90;  1 drivers
v0x23c6200_0 .net *"_ivl_20", 0 0, L_0x242a720;  1 drivers
v0x2422180_0 .net *"_ivl_24", 0 0, L_0x242a910;  1 drivers
v0x2422260_0 .net *"_ivl_26", 0 0, L_0x242a980;  1 drivers
v0x2422340_0 .net *"_ivl_28", 0 0, L_0x242a8a0;  1 drivers
v0x2422420_0 .net *"_ivl_30", 0 0, L_0x242ab10;  1 drivers
v0x2422500_0 .net *"_ivl_32", 0 0, L_0x242ac10;  1 drivers
v0x24225e0_0 .net *"_ivl_36", 0 0, L_0x242ae80;  1 drivers
L_0x7f815d2cd018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x24226a0_0 .net *"_ivl_38", 0 0, L_0x7f815d2cd018;  1 drivers
v0x2422780_0 .net *"_ivl_4", 0 0, L_0x23c5e70;  1 drivers
v0x2422860_0 .net *"_ivl_6", 0 0, L_0x23c60f0;  1 drivers
v0x2422940_0 .net *"_ivl_8", 0 0, L_0x23debd0;  1 drivers
v0x2422a20_0 .net "a", 0 0, v0x2423c10_0;  alias, 1 drivers
v0x2422ae0_0 .net "b", 0 0, v0x2423cb0_0;  alias, 1 drivers
v0x2422ba0_0 .net "c", 0 0, v0x2423d50_0;  alias, 1 drivers
v0x2422c60_0 .net "d", 0 0, v0x2423e90_0;  alias, 1 drivers
v0x2422d20_0 .net "out_pos", 0 0, L_0x242af90;  alias, 1 drivers
v0x2422de0_0 .net "out_sop", 0 0, L_0x23fe3c0;  alias, 1 drivers
v0x2422ea0_0 .net "pos0", 0 0, L_0x242a790;  1 drivers
v0x2422f60_0 .net "pos1", 0 0, L_0x242acd0;  1 drivers
L_0x242af90 .functor MUXZ 1, L_0x7f815d2cd018, L_0x242a790, L_0x242ae80, C4<>;
S_0x24230e0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x23d4150;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x2423c10_0 .var "a", 0 0;
v0x2423cb0_0 .var "b", 0 0;
v0x2423d50_0 .var "c", 0 0;
v0x2423df0_0 .net "clk", 0 0, v0x2429880_0;  1 drivers
v0x2423e90_0 .var "d", 0 0;
v0x2423f80_0 .var/2u "fail", 0 0;
v0x2424020_0 .var/2u "fail1", 0 0;
v0x24240c0_0 .net "tb_match", 0 0, L_0x2431b70;  alias, 1 drivers
v0x2424160_0 .var "wavedrom_enable", 0 0;
v0x2424200_0 .var "wavedrom_title", 511 0;
E_0x23d2930/0 .event negedge, v0x2423df0_0;
E_0x23d2930/1 .event posedge, v0x2423df0_0;
E_0x23d2930 .event/or E_0x23d2930/0, E_0x23d2930/1;
S_0x2423410 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x24230e0;
 .timescale -12 -12;
v0x2423650_0 .var/2s "i", 31 0;
E_0x23d27d0 .event posedge, v0x2423df0_0;
S_0x2423750 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x24230e0;
 .timescale -12 -12;
v0x2423950_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x2423a30 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x24230e0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x24243e0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x23d4150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x242b140 .functor NOT 1, v0x2423cb0_0, C4<0>, C4<0>, C4<0>;
L_0x242b2e0 .functor AND 1, v0x2423c10_0, L_0x242b140, C4<1>, C4<1>;
L_0x242b3c0 .functor NOT 1, v0x2423d50_0, C4<0>, C4<0>, C4<0>;
L_0x242b540 .functor AND 1, L_0x242b2e0, L_0x242b3c0, C4<1>, C4<1>;
L_0x242b680 .functor NOT 1, v0x2423e90_0, C4<0>, C4<0>, C4<0>;
L_0x242b800 .functor AND 1, L_0x242b540, L_0x242b680, C4<1>, C4<1>;
L_0x242b950 .functor NOT 1, v0x2423c10_0, C4<0>, C4<0>, C4<0>;
L_0x242bad0 .functor AND 1, L_0x242b950, v0x2423cb0_0, C4<1>, C4<1>;
L_0x242bbe0 .functor AND 1, L_0x242bad0, v0x2423d50_0, C4<1>, C4<1>;
L_0x242bca0 .functor AND 1, L_0x242bbe0, v0x2423e90_0, C4<1>, C4<1>;
L_0x242bdc0 .functor OR 1, L_0x242b800, L_0x242bca0, C4<0>, C4<0>;
L_0x242be80 .functor AND 1, v0x2423c10_0, v0x2423cb0_0, C4<1>, C4<1>;
L_0x242bf60 .functor AND 1, L_0x242be80, v0x2423d50_0, C4<1>, C4<1>;
L_0x242c020 .functor AND 1, L_0x242bf60, v0x2423e90_0, C4<1>, C4<1>;
L_0x242bef0 .functor OR 1, L_0x242bdc0, L_0x242c020, C4<0>, C4<0>;
L_0x242c250 .functor NOT 1, v0x2423c10_0, C4<0>, C4<0>, C4<0>;
L_0x242c350 .functor NOT 1, v0x2423cb0_0, C4<0>, C4<0>, C4<0>;
L_0x242c3c0 .functor OR 1, L_0x242c250, L_0x242c350, C4<0>, C4<0>;
L_0x242c570 .functor NOT 1, v0x2423d50_0, C4<0>, C4<0>, C4<0>;
L_0x242c5e0 .functor OR 1, L_0x242c3c0, L_0x242c570, C4<0>, C4<0>;
L_0x242c7a0 .functor NOT 1, v0x2423e90_0, C4<0>, C4<0>, C4<0>;
L_0x242c810 .functor OR 1, L_0x242c5e0, L_0x242c7a0, C4<0>, C4<0>;
L_0x242c9e0 .functor NOT 1, v0x2423cb0_0, C4<0>, C4<0>, C4<0>;
L_0x242ca50 .functor OR 1, v0x2423c10_0, L_0x242c9e0, C4<0>, C4<0>;
L_0x242cbe0 .functor NOT 1, v0x2423d50_0, C4<0>, C4<0>, C4<0>;
L_0x242cc50 .functor OR 1, L_0x242ca50, L_0x242cbe0, C4<0>, C4<0>;
L_0x242ce40 .functor NOT 1, v0x2423e90_0, C4<0>, C4<0>, C4<0>;
L_0x242ceb0 .functor OR 1, L_0x242cc50, L_0x242ce40, C4<0>, C4<0>;
L_0x242d0b0 .functor AND 1, L_0x242c810, L_0x242ceb0, C4<1>, C4<1>;
L_0x242d1c0 .functor OR 1, v0x2423c10_0, v0x2423cb0_0, C4<0>, C4<0>;
L_0x242d330 .functor NOT 1, v0x2423d50_0, C4<0>, C4<0>, C4<0>;
L_0x242d3a0 .functor OR 1, L_0x242d1c0, L_0x242d330, C4<0>, C4<0>;
L_0x242d5c0 .functor NOT 1, v0x2423e90_0, C4<0>, C4<0>, C4<0>;
L_0x242d630 .functor OR 1, L_0x242d3a0, L_0x242d5c0, C4<0>, C4<0>;
L_0x242d860 .functor AND 1, L_0x242d0b0, L_0x242d630, C4<1>, C4<1>;
L_0x242d970 .functor OR 1, v0x2423c10_0, v0x2423cb0_0, C4<0>, C4<0>;
L_0x242db10 .functor OR 1, L_0x242d970, v0x2423d50_0, C4<0>, C4<0>;
L_0x242dbd0 .functor NOT 1, v0x2423e90_0, C4<0>, C4<0>, C4<0>;
L_0x242d9e0 .functor OR 1, L_0x242db10, L_0x242dbd0, C4<0>, C4<0>;
L_0x242dd80 .functor AND 1, L_0x242d860, L_0x242d9e0, C4<1>, C4<1>;
L_0x242dfe0 .functor OR 1, v0x2423c10_0, v0x2423cb0_0, C4<0>, C4<0>;
L_0x242e050 .functor OR 1, L_0x242dfe0, v0x2423d50_0, C4<0>, C4<0>;
L_0x242e270 .functor OR 1, L_0x242e050, v0x2423e90_0, C4<0>, C4<0>;
L_0x242e330 .functor AND 1, L_0x242dd80, L_0x242e270, C4<1>, C4<1>;
L_0x242e5b0 .functor NOT 1, v0x2423c10_0, C4<0>, C4<0>, C4<0>;
L_0x242e620 .functor OR 1, L_0x242e5b0, v0x2423cb0_0, C4<0>, C4<0>;
L_0x242e860 .functor NOT 1, v0x2423d50_0, C4<0>, C4<0>, C4<0>;
L_0x242eae0 .functor OR 1, L_0x242e620, L_0x242e860, C4<0>, C4<0>;
L_0x242ed80 .functor NOT 1, v0x2423e90_0, C4<0>, C4<0>, C4<0>;
L_0x242f000 .functor OR 1, L_0x242eae0, L_0x242ed80, C4<0>, C4<0>;
L_0x242f2b0 .functor AND 1, L_0x242e330, L_0x242f000, C4<1>, C4<1>;
L_0x242f3c0 .functor NOT 1, v0x2423c10_0, C4<0>, C4<0>, C4<0>;
L_0x242f7f0 .functor OR 1, L_0x242f3c0, v0x2423cb0_0, C4<0>, C4<0>;
L_0x242f8b0 .functor NOT 1, v0x2423d50_0, C4<0>, C4<0>, C4<0>;
L_0x242fae0 .functor OR 1, L_0x242f7f0, L_0x242f8b0, C4<0>, C4<0>;
L_0x242fbf0 .functor OR 1, L_0x242fae0, v0x2423e90_0, C4<0>, C4<0>;
L_0x242fe80 .functor AND 1, L_0x242f2b0, L_0x242fbf0, C4<1>, C4<1>;
L_0x242ff90 .functor NOT 1, v0x2423c10_0, C4<0>, C4<0>, C4<0>;
L_0x24301e0 .functor NOT 1, v0x2423cb0_0, C4<0>, C4<0>, C4<0>;
L_0x2430250 .functor OR 1, L_0x242ff90, L_0x24301e0, C4<0>, C4<0>;
L_0x2430550 .functor OR 1, L_0x2430250, v0x2423d50_0, C4<0>, C4<0>;
L_0x2430610 .functor OR 1, L_0x2430550, v0x2423e90_0, C4<0>, C4<0>;
L_0x24308d0 .functor AND 1, L_0x242fe80, L_0x2430610, C4<1>, C4<1>;
L_0x24309e0 .functor NOT 1, v0x2423c10_0, C4<0>, C4<0>, C4<0>;
L_0x2430c60 .functor NOT 1, v0x2423cb0_0, C4<0>, C4<0>, C4<0>;
L_0x2430cd0 .functor OR 1, L_0x24309e0, L_0x2430c60, C4<0>, C4<0>;
L_0x2431000 .functor OR 1, L_0x2430cd0, v0x2423d50_0, C4<0>, C4<0>;
L_0x24310c0 .functor NOT 1, v0x2423e90_0, C4<0>, C4<0>, C4<0>;
L_0x2431360 .functor OR 1, L_0x2431000, L_0x24310c0, C4<0>, C4<0>;
L_0x2431470 .functor AND 1, L_0x24308d0, L_0x2431360, C4<1>, C4<1>;
v0x24245a0_0 .net *"_ivl_0", 0 0, L_0x242b140;  1 drivers
v0x2424680_0 .net *"_ivl_10", 0 0, L_0x242b800;  1 drivers
v0x2424760_0 .net *"_ivl_100", 0 0, L_0x242f2b0;  1 drivers
v0x2424850_0 .net *"_ivl_102", 0 0, L_0x242f3c0;  1 drivers
v0x2424930_0 .net *"_ivl_104", 0 0, L_0x242f7f0;  1 drivers
v0x2424a60_0 .net *"_ivl_106", 0 0, L_0x242f8b0;  1 drivers
v0x2424b40_0 .net *"_ivl_108", 0 0, L_0x242fae0;  1 drivers
v0x2424c20_0 .net *"_ivl_110", 0 0, L_0x242fbf0;  1 drivers
v0x2424d00_0 .net *"_ivl_112", 0 0, L_0x242fe80;  1 drivers
v0x2424e70_0 .net *"_ivl_114", 0 0, L_0x242ff90;  1 drivers
v0x2424f50_0 .net *"_ivl_116", 0 0, L_0x24301e0;  1 drivers
v0x2425030_0 .net *"_ivl_118", 0 0, L_0x2430250;  1 drivers
v0x2425110_0 .net *"_ivl_12", 0 0, L_0x242b950;  1 drivers
v0x24251f0_0 .net *"_ivl_120", 0 0, L_0x2430550;  1 drivers
v0x24252d0_0 .net *"_ivl_122", 0 0, L_0x2430610;  1 drivers
v0x24253b0_0 .net *"_ivl_124", 0 0, L_0x24308d0;  1 drivers
v0x2425490_0 .net *"_ivl_126", 0 0, L_0x24309e0;  1 drivers
v0x2425680_0 .net *"_ivl_128", 0 0, L_0x2430c60;  1 drivers
v0x2425760_0 .net *"_ivl_130", 0 0, L_0x2430cd0;  1 drivers
v0x2425840_0 .net *"_ivl_132", 0 0, L_0x2431000;  1 drivers
v0x2425920_0 .net *"_ivl_134", 0 0, L_0x24310c0;  1 drivers
v0x2425a00_0 .net *"_ivl_136", 0 0, L_0x2431360;  1 drivers
v0x2425ae0_0 .net *"_ivl_14", 0 0, L_0x242bad0;  1 drivers
v0x2425bc0_0 .net *"_ivl_16", 0 0, L_0x242bbe0;  1 drivers
v0x2425ca0_0 .net *"_ivl_18", 0 0, L_0x242bca0;  1 drivers
v0x2425d80_0 .net *"_ivl_2", 0 0, L_0x242b2e0;  1 drivers
v0x2425e60_0 .net *"_ivl_20", 0 0, L_0x242bdc0;  1 drivers
v0x2425f40_0 .net *"_ivl_22", 0 0, L_0x242be80;  1 drivers
v0x2426020_0 .net *"_ivl_24", 0 0, L_0x242bf60;  1 drivers
v0x2426100_0 .net *"_ivl_26", 0 0, L_0x242c020;  1 drivers
v0x24261e0_0 .net *"_ivl_30", 0 0, L_0x242c250;  1 drivers
v0x24262c0_0 .net *"_ivl_32", 0 0, L_0x242c350;  1 drivers
v0x24263a0_0 .net *"_ivl_34", 0 0, L_0x242c3c0;  1 drivers
v0x2426690_0 .net *"_ivl_36", 0 0, L_0x242c570;  1 drivers
v0x2426770_0 .net *"_ivl_38", 0 0, L_0x242c5e0;  1 drivers
v0x2426850_0 .net *"_ivl_4", 0 0, L_0x242b3c0;  1 drivers
v0x2426930_0 .net *"_ivl_40", 0 0, L_0x242c7a0;  1 drivers
v0x2426a10_0 .net *"_ivl_42", 0 0, L_0x242c810;  1 drivers
v0x2426af0_0 .net *"_ivl_44", 0 0, L_0x242c9e0;  1 drivers
v0x2426bd0_0 .net *"_ivl_46", 0 0, L_0x242ca50;  1 drivers
v0x2426cb0_0 .net *"_ivl_48", 0 0, L_0x242cbe0;  1 drivers
v0x2426d90_0 .net *"_ivl_50", 0 0, L_0x242cc50;  1 drivers
v0x2426e70_0 .net *"_ivl_52", 0 0, L_0x242ce40;  1 drivers
v0x2426f50_0 .net *"_ivl_54", 0 0, L_0x242ceb0;  1 drivers
v0x2427030_0 .net *"_ivl_56", 0 0, L_0x242d0b0;  1 drivers
v0x2427110_0 .net *"_ivl_58", 0 0, L_0x242d1c0;  1 drivers
v0x24271f0_0 .net *"_ivl_6", 0 0, L_0x242b540;  1 drivers
v0x24272d0_0 .net *"_ivl_60", 0 0, L_0x242d330;  1 drivers
v0x24273b0_0 .net *"_ivl_62", 0 0, L_0x242d3a0;  1 drivers
v0x2427490_0 .net *"_ivl_64", 0 0, L_0x242d5c0;  1 drivers
v0x2427570_0 .net *"_ivl_66", 0 0, L_0x242d630;  1 drivers
v0x2427650_0 .net *"_ivl_68", 0 0, L_0x242d860;  1 drivers
v0x2427730_0 .net *"_ivl_70", 0 0, L_0x242d970;  1 drivers
v0x2427810_0 .net *"_ivl_72", 0 0, L_0x242db10;  1 drivers
v0x24278f0_0 .net *"_ivl_74", 0 0, L_0x242dbd0;  1 drivers
v0x24279d0_0 .net *"_ivl_76", 0 0, L_0x242d9e0;  1 drivers
v0x2427ab0_0 .net *"_ivl_78", 0 0, L_0x242dd80;  1 drivers
v0x2427b90_0 .net *"_ivl_8", 0 0, L_0x242b680;  1 drivers
v0x2427c70_0 .net *"_ivl_80", 0 0, L_0x242dfe0;  1 drivers
v0x2427d50_0 .net *"_ivl_82", 0 0, L_0x242e050;  1 drivers
v0x2427e30_0 .net *"_ivl_84", 0 0, L_0x242e270;  1 drivers
v0x2427f10_0 .net *"_ivl_86", 0 0, L_0x242e330;  1 drivers
v0x2427ff0_0 .net *"_ivl_88", 0 0, L_0x242e5b0;  1 drivers
v0x24280d0_0 .net *"_ivl_90", 0 0, L_0x242e620;  1 drivers
v0x24281b0_0 .net *"_ivl_92", 0 0, L_0x242e860;  1 drivers
v0x24286a0_0 .net *"_ivl_94", 0 0, L_0x242eae0;  1 drivers
v0x2428780_0 .net *"_ivl_96", 0 0, L_0x242ed80;  1 drivers
v0x2428860_0 .net *"_ivl_98", 0 0, L_0x242f000;  1 drivers
v0x2428940_0 .net "a", 0 0, v0x2423c10_0;  alias, 1 drivers
v0x24289e0_0 .net "b", 0 0, v0x2423cb0_0;  alias, 1 drivers
v0x2428ad0_0 .net "c", 0 0, v0x2423d50_0;  alias, 1 drivers
v0x2428bc0_0 .net "d", 0 0, v0x2423e90_0;  alias, 1 drivers
v0x2428cb0_0 .net "out_pos", 0 0, L_0x2431470;  alias, 1 drivers
v0x2428d70_0 .net "out_sop", 0 0, L_0x242bef0;  alias, 1 drivers
S_0x2428ef0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x23d4150;
 .timescale -12 -12;
E_0x23ba9f0 .event anyedge, v0x2429ce0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x2429ce0_0;
    %nor/r;
    %assign/vec4 v0x2429ce0_0, 0;
    %wait E_0x23ba9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x24230e0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2423f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2424020_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x24230e0;
T_4 ;
    %wait E_0x23d2930;
    %load/vec4 v0x24240c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2423f80_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x24230e0;
T_5 ;
    %wait E_0x23d27d0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2423e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2423d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2423cb0_0, 0;
    %assign/vec4 v0x2423c10_0, 0;
    %wait E_0x23d27d0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2423e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2423d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2423cb0_0, 0;
    %assign/vec4 v0x2423c10_0, 0;
    %wait E_0x23d27d0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2423e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2423d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2423cb0_0, 0;
    %assign/vec4 v0x2423c10_0, 0;
    %wait E_0x23d27d0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2423e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2423d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2423cb0_0, 0;
    %assign/vec4 v0x2423c10_0, 0;
    %wait E_0x23d27d0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2423e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2423d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2423cb0_0, 0;
    %assign/vec4 v0x2423c10_0, 0;
    %wait E_0x23d27d0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2423e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2423d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2423cb0_0, 0;
    %assign/vec4 v0x2423c10_0, 0;
    %wait E_0x23d27d0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2423e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2423d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2423cb0_0, 0;
    %assign/vec4 v0x2423c10_0, 0;
    %wait E_0x23d27d0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2423e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2423d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2423cb0_0, 0;
    %assign/vec4 v0x2423c10_0, 0;
    %wait E_0x23d27d0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2423e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2423d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2423cb0_0, 0;
    %assign/vec4 v0x2423c10_0, 0;
    %wait E_0x23d27d0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2423e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2423d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2423cb0_0, 0;
    %assign/vec4 v0x2423c10_0, 0;
    %wait E_0x23d27d0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2423e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2423d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2423cb0_0, 0;
    %assign/vec4 v0x2423c10_0, 0;
    %wait E_0x23d27d0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2423e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2423d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2423cb0_0, 0;
    %assign/vec4 v0x2423c10_0, 0;
    %wait E_0x23d27d0;
    %load/vec4 v0x2423f80_0;
    %store/vec4 v0x2424020_0, 0, 1;
    %fork t_1, S_0x2423410;
    %jmp t_0;
    .scope S_0x2423410;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2423650_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x2423650_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x23d27d0;
    %load/vec4 v0x2423650_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x2423e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2423d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2423cb0_0, 0;
    %assign/vec4 v0x2423c10_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2423650_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x2423650_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x24230e0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x23d2930;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x2423e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2423d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2423cb0_0, 0;
    %assign/vec4 v0x2423c10_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x2423f80_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x2424020_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x23d4150;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2429880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2429ce0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x23d4150;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x2429880_0;
    %inv;
    %store/vec4 v0x2429880_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x23d4150;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x2423df0_0, v0x2429e50_0, v0x24296a0_0, v0x2429740_0, v0x24297e0_0, v0x2429920_0, v0x2429ba0_0, v0x2429b00_0, v0x2429a60_0, v0x24299c0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x23d4150;
T_9 ;
    %load/vec4 v0x2429c40_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x2429c40_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2429c40_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x2429c40_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x2429c40_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x2429c40_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x2429c40_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x2429c40_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x2429c40_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x2429c40_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x23d4150;
T_10 ;
    %wait E_0x23d2930;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2429c40_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2429c40_0, 4, 32;
    %load/vec4 v0x2429d80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x2429c40_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2429c40_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2429c40_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2429c40_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x2429ba0_0;
    %load/vec4 v0x2429ba0_0;
    %load/vec4 v0x2429b00_0;
    %xor;
    %load/vec4 v0x2429ba0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x2429c40_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2429c40_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x2429c40_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2429c40_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x2429a60_0;
    %load/vec4 v0x2429a60_0;
    %load/vec4 v0x24299c0_0;
    %xor;
    %load/vec4 v0x2429a60_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x2429c40_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2429c40_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x2429c40_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2429c40_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can5_depth10/human/ece241_2013_q2/iter1/response4/top_module.sv";
