## NAME :R>Sivakumar
## Reg:23013501
## Experiment-02-Implementation-of-combinational-logic

 
## AIM:
To implement the given logic function verify its operation in Quartus using Verilog programming.
 
 
 
## Equipments Required:
 Hardware – PCs, Cyclone II , USB flasher
 Software – Quartus prime


## Theory:
 

## Logic Diagram:

<img width="191" alt="Screenshot 2023-12-30 155113" src="https://github.com/vasanthkumarch/Experiment--02-Implementation-of-combinational-logic-/assets/151629067/6a95a841-86a9-49b3-a35c-c07eec9ac861">



## Procedure:
## Program:
<img width="145" alt="Screenshot 2023-12-30 152031" src="https://github.com/vasanthkumarch/Experiment--02-Implementation-of-combinational-logic-/assets/151629067/2f450976-e439-4c97-bb70-c50dec455508">


## RTL realization:
<img width="555" alt="Screenshot 2023-12-30 155059" src="https://github.com/vasanthkumarch/Experiment--02-Implementation-of-combinational-logic-/assets/151629067/008227e3-6742-4539-806c-890e3005a777">



## Result:
Thus the given logic functions are implemented using  and their operations are verified using Verilog programming.
