Question for Steve Hoover
Should the following files (sim_main.cpp, makerchip_module.v, and makerchip.sv) be part of output?
see "https://github.com/develone/sandpiper_test/blob/master/game_of_life/passed.png"
https://github.com/develone/sandpiper_test/blob/master/game_of_l
Testing game_of_life example 10/14/20
Steve Hoover provided the files in archive folder
Starting in a new folder sandpiper_test/game_of_life
In Makerchip IDE started with Hierarchy Tutorial Exercise 2
Could not see the passed signal go high
both Daigram and Waveform had green checks.
see "https://github.com/develone/sandpiper_test/blob/master/game_of_life/Makerchip_Err.png"
line 67 //m4_rand($init_alive, 0, 0, (yy * xx) ^ ((3 * xx) + yy)) was chg'ed
m4_rand($init_alive, 0, 0, (yy * xx) ^ ((3 * xx) + yy))
The Diagram added a new signal *RW_rand_vect
see "https://github.com/develone/sandpiper_test/blob/master/game_of_life/Makerchip.png"
see "https://github.com/develone/sandpiper_test/blob/master/game_of_life/Makerchip_Passed.png"
At this point the "top.m4" was downloaded from Editor/Open Results.

This got errors. Needed to chg -v to verilator --trace --debug --debugi 0 -gdbbt --no-dump-tree --cc makerchip.sv --exe --build sim_main.cpp

verilator --trace --debug --debugi 0 -gdbbt --no-dump-tree verilator --trace --debug --debugi 0 -gdbbt --no-dump-tree --cc makerchip.sv --exe --build sim_main.cpp
cd game_of_life/

java -jar /home/devel/SandPiper_1.9-2018_02_11-beta_distro/target/sandpiper.jar --debugSigs --viz --dhtml --stats --compiler verilator --graphTrans -i top.m4 -o top.sv
	For help, including product info, run with -h.

INFORM(0) (LICENSE):
	Licensed to "Edward Vidal Jr." as: Full Edition.

INFORM(0) (FILES):
	From directory: /home/devel/sandpiper_test/game_of_life
	Reading "top.m4" to produce:
		Translated HDL File: "top.sv"
		Generated HDL File: "top_gen.sv"
		HTML TLX File: "top.html"
		Transaction Flow Graph (Dot) File: "top_trans.dot"
		Simulation Visualization File: "top_viz.json"
		Statistics Directory: "top_stats"

INFORM(0) (STATS):
	SandPiper generated 49% of your HDL code.
	This includes: 18 signal declarations, 4 flops/latches, and 0 conditional clock signals.
	View "top_stats" for more details.

cp ../extra_files/* .

diff ~/Downloads/top.m4 top.m4
67c67
<                //m4_rand($init_alive, 0, 0, (yy * xx) ^ ((3 * xx) + yy))
---
>                $init_alive[0:0] = *RW_rand_vect[(0 + ((yy * xx) ^ ((3 * xx) + yy))) % 257 +: 1];
In the log I saw this line
verilator --trace --debug --debugi 0 -gdbbt --no-dump-tree -v

dot -Tpdf top_trans.dot -o top_trans.pdf

verilator --trace --debug --debugi 0 -gdbbt --no-dump-tree --cc makerchip.sv --exe --build sim_main.cpp
No stack.
[Thread debugging using libthread_db enabled]
Using host libthread_db library "/lib/arm-linux-gnueabihf/libthread_db.so.1".
Starting Verilator 4.100 2020-09-07 rev v4.100-10-g39eea781
Starting Verilator 4.100 2020-09-07 rev v4.100-10-g39eea781
[Detaching after fork from child process 3617]
make: Entering directory '/home/devel/sandpiper_test/game_life/obj_dir'
g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow      -std=gnu++14 -Os -c -o sim_main.o ../sim_main.cpp
g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow      -std=gnu++14 -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp
g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow      -std=gnu++14 -Os -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp
/usr/bin/perl /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vmakerchip.cpp Vmakerchip__Trace.cpp Vmakerchip__Slow.cpp Vmakerchip__Syms.cpp Vmakerchip__Trace__Slow.cpp > Vmakerchip__ALL.cpp
g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow      -std=gnu++14 -Os -c -o Vmakerchip__ALL.o Vmakerchip__ALL.cpp
Archive ar -cr Vmakerchip__ALL.a Vmakerchip__ALL.o
g++    sim_main.o verilated.o verilated_vcd_c.o Vmakerchip__ALL.a      -o Vmakerchip
make: Leaving directory '/home/devel/sandpiper_test/game_life/obj_dir'
[Inferior 1 (process 3610) exited normally]
No stack.

cd obj_dir

./Vmakerchip >  output.txt creates vlt_dump.vcd
Enabling waves...
---------------
    0000000000
    0000000000
    0000000000
    0000000000
    0000000000
    0000000000
    0000000000
    0000000000
    0000000000
    0000000000
---------------
	.
	.
	.
---------------
    0000000000
    0000000000
    0000000000
    0000000000
    0000000000
    0000000000
    0000000000
    0000001100
    0000000000
    0000000000
Simulation PASSED!!!

gtkwave vlt_dump.vcd
***********************************
Testing game_life example 10/13/20
msg from Steve Hoover
Steve Hoover
@stevehoover
Oct 12 19:14
I don't see any fatal error in your first link. You can avoid the logic error by ubcommenting an earlier line.
uncommenting @develone
Needed to uncomment 
m4_rand($init_alive, 0, 0, (yy * xx) ^ ((3 * xx) + yy)) in Makerchip.com and re-compile creating a new top.m4.

-               //m4_rand($init_alive, 0, 0, (yy * xx) ^ ((3 * xx) + yy))
+               $init_alive[0:0] = *RW_rand_vect[(0 + ((yy * xx) ^ ((3 * xx) + yy))) % 257 +: 1];
java -jar /home/devel/SandPiper_1.9-2018_02_11-beta_distro/target/sandpiper.jar --debugSigs --viz --dhtml --stats --compiler verilator --graphTrans -i top.m4 -o top.sv
INFORM(0) (PROD_INFO):
	SandPiper(TM) 1.9-2018/02/11-beta from Redwood EDA
	Run as: "java -jar /home/devel/SandPiper_1.9-2018_02_11-beta_distro/target/sandpiper.jar --compiler verilator --graphTrans -i top.m4 -o top.sv
	For help, including product info, run with -h.

INFORM(0) (LICENSE):
	Licensed to "Edward Vidal Jr." as: Full Edition.

INFORM(0) (FILES):
	From directory: /home/devel/sandpiper_test/game_life
	Reading "top.m4" to produce:
		Translated HDL File: "top.sv"
		Generated HDL File: "top_gen.sv"
		Transaction Flow Graph (Dot) File: "top_trans.dot"
		
dot -Tpdf top_trans.dot -o top_trans.pdf
*RW_rand_vect is added 
cp ~/warp-v/formal/verilog/sandpiper.vh .

cp ~/warp-v/formal/verilog/sandpiper_gen.vh .

cp ~/warp-v/formal/verilog/sp_default.vh  .

cp ~/warp-v/formal/verilog/pseudo_rand.sv .

cp ~/warp-v/formal/verilog/pseudo_rand_gen.sv .

		
verilator -Wall --trace --cc top.sv --exe --build sim_main.cpp

cd obj_dir

make -f Vtop.mk

Several files were modified 
        modified:   notes_game_life.txt
        modified:   obj_dir/Vtop.cpp
        modified:   obj_dir/Vtop.h
        modified:   obj_dir/Vtop__ALL.a
        modified:   obj_dir/Vtop__Slow.cpp
        modified:   obj_dir/Vtop__Trace.cpp
        modified:   obj_dir/Vtop__Trace__Slow.cpp
        modified:   top.m4
        modified:   top.sv
        modified:   top_gen.sv
        modified:   top_trans.dot
msg from Steve Hoover
Steve Hoover
@stevehoover
Oct 12 19:14
I don't see any fatal error in your first link. You can avoid the logic error b$
uncommenting @develone
Needed to uncomment
m4_rand($init_alive, 0, 0, (yy * xx) ^ ((3 * xx) + yy)) in Makerchip.com and re$

-               //m4_rand($init_alive, 0, 0, (yy * xx) ^ ((3 * xx) + yy))
+               $init_alive[0:0] = *RW_rand_vect[(0 + ((yy * xx) ^ ((3 * xx) + $
dot -Tpdf top_trans.dot -o top_trans.pdf
*RW_rand_vect is added 
see passvcd.png

Testing game_life example 10/12/20
java -jar /home/devel/SandPiper_1.9-2018_02_11-beta_distro/target/sandpiper.jar --compiler verilator --graphTrans -i top.m4 -o top.sv

INFORM(0) (PROD_INFO):
	SandPiper(TM) 1.9-2018/02/11-beta from Redwood EDA
	Run as: "java -jar /home/devel/SandPiper_1.9-2018_02_11-beta_distro/target/sandpiper.jar --compiler verilator --graphTrans -i top.m4 -o top.sv
	For help, including product info, run with -h.

INFORM(0) (LICENSE):
	Licensed to "Edward Vidal Jr." as: Full Edition.

INFORM(0) (FILES):
	From directory: /home/devel/sandpiper_test/game_life
	Reading "top.m4" to produce:
		Translated HDL File: "top.sv"
		Generated HDL File: "top_gen.sv"
		Transaction Flow Graph (Dot) File: "top_trans.dot"

LOGIC_ERROR(5) (UNASSIGNED-SIG): File 'top.tlv' Line 73 (char 42)
	Preprocessed as 'top.m4':73(ch42):
	+-----------------------------------------vvvvvvvvvvv-
	|
	|
	|               // ===========
	|               // Init state.
	|               
	|               //m4_rand($init_alive, 0, 0, (yy * xx) ^ ((3 * xx) + yy))
	|
	|
	|               // ===========
	|               // Am I alive?
	|               
	>               $alive = |default$reset ? $init_alive :           // init
	|                        >>1$alive ? ($cnt >= 3 && $cnt <= 4) :   // stay alive
	|                                    ($cnt == 3);                 // born
	+-----------------------------------------^^^^^^^^^^^-
	Signal |default/yy/xx$init_alive is used but never assigned.
	
dot -Tpdf top_trans.dot -o top_trans.pdf

cp ~/warp-v/formal/verilog/sandpiper.vh .

cp ~/warp-v/formal/verilog/sandpiper_gen.vh .

cp ~/warp-v/formal/verilog/sp_default.vh  .

cp ~/warp-v/formal/verilog/pseudo_rand.sv .

cp ~/warp-v/formal/verilog/pseudo_rand_gen.sv .

verilator -Wall --trace --cc top.sv --exe --build sim_main.cpp

cd obj_dir

make -f Vtop.mk 
g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow      -std=gnu++14 -Os -c -o sim_main.o ../sim_main.cpp
g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow      -std=gnu++14 -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp
g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow      -std=gnu++14 -Os -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp
/usr/bin/perl /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vtop.cpp Vtop__Trace.cpp Vtop__Slow.cpp Vtop__Syms.cpp Vtop__Trace__Slow.cpp > Vtop__ALL.cpp
g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow      -std=gnu++14 -Os -c -o Vtop__ALL.o Vtop__ALL.cpp
Archive ar -cr Vtop__ALL.a Vtop__ALL.o
g++    sim_main.o verilated.o verilated_vcd_c.o Vtop__ALL.a      -o Vtop

./Vtop +trace > xx.txt












