<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>user.org</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>ip_encoder</spirit:name>
  <spirit:version>1.1</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">4</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>ip_encoder_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>01ec01e9</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>ip_encoder_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>01ec01e9</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>5ea3f00b</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>cb63bd89</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>45a2f450</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>in_signal</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>exrst_n</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>out_signal_valve_posedge</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>out_signal_valve</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>out_signal_camera_a_posedge</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>out_signal_camera_b_posedge</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>out_signal_camera_c_posedge</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>out_signal_camera_d_posedge</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>out_signal_camera_a</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>out_signal_camera_b</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>out_signal_camera_c</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>out_signal_camera_d</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">5</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/encoder.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/ip_encoder_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/ip_encoder_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_33abba7b</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/encoder.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/ip_encoder_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/ip_encoder_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/ip_encoder_v1_0/data/ip_encoder.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
        <spirit:userFileType>driver_mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/ip_encoder_v1_0/data/ip_encoder.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>driver_tcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/ip_encoder_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/ip_encoder_v1_0/src/ip_encoder.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/ip_encoder_v1_0/src/ip_encoder.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/ip_encoder_v1_0/src/ip_encoder_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/ip_encoder_v1_1.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_cb63bd89</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>ip_encoder</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4">5</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">ip_encoder_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>ip_encoder_v1.0</xilinx:displayName>
      <xilinx:coreRevision>20</xilinx:coreRevision>
      <xilinx:upgrades>
        <xilinx:canUpgradeFrom>user.org:user:ip_encoder:1.0</xilinx:canUpgradeFrom>
      </xilinx:upgrades>
      <xilinx:coreCreationDateTime>2023-04-26T08:46:12Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5e6f97ea_ARCHIVE_LOCATION">/home/miaow/zynq/ip_repo/ip_encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@785c69b_ARCHIVE_LOCATION">/home/miaow/zynq/ip_repo/ip_encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@46944cf5_ARCHIVE_LOCATION">/home/miaow/zynq/ip_repo/ip_encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4647648e_ARCHIVE_LOCATION">/home/miaow/zynq/ip_repo/ip_encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4766ebc9_ARCHIVE_LOCATION">/home/miaow/zynq/ip_repo/ip_encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@20e7320f_ARCHIVE_LOCATION">/home/miaow/zynq/ip_repo/ip_encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2856a6f4_ARCHIVE_LOCATION">/home/miaow/zynq/ip_repo/ip_encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@35eefbde_ARCHIVE_LOCATION">/home/miaow/zynq/ip_repo/ip_encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@57fa99aa_ARCHIVE_LOCATION">/home/miaow/zynq/ip_repo/ip_encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1d3c750_ARCHIVE_LOCATION">/home/miaow/zynq/ip_repo/ip_encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1db413c3_ARCHIVE_LOCATION">/home/miaow/zynq/ip_repo/ip_encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5cb85859_ARCHIVE_LOCATION">/home/miaow/zynq/ip_repo/ip_encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5baba955_ARCHIVE_LOCATION">/home/miaow/zynq/ip_repo/ip_encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@710d1cbf_ARCHIVE_LOCATION">/home/miaow/zynq/ip_repo/ip_encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@192002b2_ARCHIVE_LOCATION">/home/miaow/zynq/ip_repo/ip_encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6ee52606_ARCHIVE_LOCATION">/home/miaow/zynq/ip_repo/ip_encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@54500113_ARCHIVE_LOCATION">/home/miaow/zynq/ip_repo/ip_encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6fdc9d70_ARCHIVE_LOCATION">/home/miaow/zynq/ip_repo/ip_encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7a79f51d_ARCHIVE_LOCATION">/home/miaow/zynq/ip_repo/ip_encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@40213734_ARCHIVE_LOCATION">/home/miaow/zynq/ip_repo/ip_encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4fd6f094_ARCHIVE_LOCATION">/home/miaow/zynq/ip_repo/ip_encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@60d9b8f6_ARCHIVE_LOCATION">/home/miaow/zynq/ip_repo/ip_encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@545d3d38_ARCHIVE_LOCATION">/home/miaow/zynq/ip_repo/ip_encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1e1795bd_ARCHIVE_LOCATION">/home/miaow/zynq/ip_repo/ip_encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@631fd947_ARCHIVE_LOCATION">/home/miaow/zynq/ip_repo/ip_encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6a062831_ARCHIVE_LOCATION">/home/miaow/zynq/ip_repo/ip_encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@13641db5_ARCHIVE_LOCATION">/home/miaow/zynq/ip_repo/ip_encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@159abb14_ARCHIVE_LOCATION">/home/miaow/zynq/ip_repo/ip_encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6164eb57_ARCHIVE_LOCATION">/home/miaow/zynq/ip_repo/ip_encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@22014e21_ARCHIVE_LOCATION">/home/miaow/zynq/ip_repo/ip_encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2842b286_ARCHIVE_LOCATION">/home/miaow/zynq/ip_repo/ip_encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7ff69281_ARCHIVE_LOCATION">/home/miaow/zynq/ip_repo/ip_encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@734bf7b3_ARCHIVE_LOCATION">/home/miaow/zynq/ip_repo/ip_encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4cff6cad_ARCHIVE_LOCATION">/home/miaow/zynq/ip_repo/ip_encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@eb41b03_ARCHIVE_LOCATION">/home/miaow/zynq/ip_repo/ip_encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@74bdf572_ARCHIVE_LOCATION">/home/miaow/zynq/ip_repo/ip_encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@20706060_ARCHIVE_LOCATION">/home/miaow/zynq/ip_repo/ip_encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2c578ae0_ARCHIVE_LOCATION">/home/miaow/zynq/ip_repo/ip_encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6bb49998_ARCHIVE_LOCATION">/home/miaow/zynq/ip_repo/ip_encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2eb54728_ARCHIVE_LOCATION">/home/miaow/zynq/ip_repo/ip_encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3f6f3518_ARCHIVE_LOCATION">/home/miaow/zynq/ip_repo/ip_encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@72b45488_ARCHIVE_LOCATION">/home/miaow/zynq/ip_repo/ip_encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@66ec5235_ARCHIVE_LOCATION">/home/miaow/zynq/ip_repo/ip_encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1a73b933_ARCHIVE_LOCATION">/home/miaow/zynq/ip_repo/ip_encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6fcd0df5_ARCHIVE_LOCATION">/home/miaow/zynq/ip_repo/ip_encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@74bf59fe_ARCHIVE_LOCATION">/home/miaow/zynq/ip_repo/ip_encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6f1097c9_ARCHIVE_LOCATION">/home/miaow/zynq/ip_repo/ip_encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@164e09bb_ARCHIVE_LOCATION">/home/miaow/zynq/ip_repo/ip_encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2149c6f1_ARCHIVE_LOCATION">/home/miaow/zynq/ip_repo/ip_encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@488312c9_ARCHIVE_LOCATION">/home/miaow/zynq/ip_repo/ip_encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2330e472_ARCHIVE_LOCATION">/home/miaow/zynq/ip_repo/ip_encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@674aaff5_ARCHIVE_LOCATION">/home/miaow/zynq/ip_repo/ip_encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5e0f61d2_ARCHIVE_LOCATION">/home/miaow/zynq/ip_repo/ip_encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@69e54a9f_ARCHIVE_LOCATION">/home/miaow/zynq/ip_repo/ip_encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4e3e8820_ARCHIVE_LOCATION">/home/miaow/zynq/ip_repo/ip_encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@506a0a4c_ARCHIVE_LOCATION">/home/miaow/zynq/ip_repo/ip_encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7f82ca8b_ARCHIVE_LOCATION">/home/miaow/zynq/ip_repo/ip_encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3f04f254_ARCHIVE_LOCATION">/home/miaow/zynq/ip_repo/ip_encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@20f09e9b_ARCHIVE_LOCATION">/home/miaow/zynq/ip_repo/ip_encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@f814950_ARCHIVE_LOCATION">/home/miaow/zynq/ip_repo/ip_encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@60f53742_ARCHIVE_LOCATION">/home/miaow/zynq/ip_repo/ip_encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6a0cb419_ARCHIVE_LOCATION">/home/miaow/zynq/ip_repo/ip_encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@53ad153c_ARCHIVE_LOCATION">/home/miaow/zynq/ip_repo/ip_encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7740906a_ARCHIVE_LOCATION">/home/miaow/zynq/ip_repo/ip_encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3b5ae59e_ARCHIVE_LOCATION">/home/miaow/zynq/ip_repo/ip_encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@16a8cac8_ARCHIVE_LOCATION">/home/miaow/zynq/ip_repo/ip_encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@548c209d_ARCHIVE_LOCATION">/home/miaow/zynq/ip_repo/ip_encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6f80d434_ARCHIVE_LOCATION">/home/miaow/zynq/ip_repo/ip_encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@78701ccb_ARCHIVE_LOCATION">/home/miaow/zynq/ip_repo/ip_encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3149470_ARCHIVE_LOCATION">/home/miaow/zynq/ip_repo/ip_encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@263f8873_ARCHIVE_LOCATION">/home/miaow/zynq/ip_repo/ip_encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4f7170a7_ARCHIVE_LOCATION">/home/miaow/zynq/ip_repo/ip_encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@308a9fe7_ARCHIVE_LOCATION">/home/miaow/zynq/ip_repo/ip_encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@73bdab96_ARCHIVE_LOCATION">/home/miaow/zynq/ip_repo/ip_encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7631f769_ARCHIVE_LOCATION">/home/miaow/zynq/ip_repo/ip_encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2722722a_ARCHIVE_LOCATION">/home/miaow/zynq/ip_repo/ip_encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@11a4d2b8_ARCHIVE_LOCATION">/home/miaow/zynq/ip_repo/ip_encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5947e8c1_ARCHIVE_LOCATION">/home/miaow/zynq/ip_repo/ip_encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@72e5036d_ARCHIVE_LOCATION">/home/miaow/zynq/ip_repo/ip_encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@335becc7_ARCHIVE_LOCATION">/home/miaow/zynq/ip_repo/ip_encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@426c5640_ARCHIVE_LOCATION">/home/miaow/zynq/ip_repo/ip_encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@78d10c5d_ARCHIVE_LOCATION">/home/miaow/zynq/ip_repo/ip_encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@66412e2b_ARCHIVE_LOCATION">/home/miaow/zynq/ip_repo/ip_encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1917dfe0_ARCHIVE_LOCATION">/home/miaow/zynq/ip_repo/ip_encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5eb9e466_ARCHIVE_LOCATION">/home/miaow/zynq/ip_repo/ip_encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@43e9bb5e_ARCHIVE_LOCATION">/home/miaow/zynq/ip_repo/ip_encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5db3c235_ARCHIVE_LOCATION">/home/miaow/zynq/ip_repo/ip_encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@286de5eb_ARCHIVE_LOCATION">/home/miaow/zynq/ip_repo/ip_encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5392f3d1_ARCHIVE_LOCATION">/home/miaow/zynq/ip_repo/ip_encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@735c15fa_ARCHIVE_LOCATION">/home/miaow/zynq/ip_repo/ip_encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6d98ab5c_ARCHIVE_LOCATION">/home/miaow/zynq/ip_repo/ip_encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@18514e8c_ARCHIVE_LOCATION">/home/miaow/zynq/ip_repo/ip_encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@50ec0e18_ARCHIVE_LOCATION">/home/miaow/zynq/ip_repo/ip_encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1d5d3bb_ARCHIVE_LOCATION">/home/miaow/zynq/ip_repo/ip_encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@287458c4_ARCHIVE_LOCATION">/home/miaow/zynq/ip_repo/ip_encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@f639648_ARCHIVE_LOCATION">/home/miaow/zynq/ip_repo/ip_encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6d7605a_ARCHIVE_LOCATION">/home/miaow/zynq/ip_repo/ip_encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6eba74d6_ARCHIVE_LOCATION">/home/miaow/zynq/ip_repo/ip_encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@d102339_ARCHIVE_LOCATION">/home/miaow/zynq/ip_repo/ip_encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@52d9d34d_ARCHIVE_LOCATION">/home/miaow/zynq/ip_repo/ip_encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@49a2b134_ARCHIVE_LOCATION">/home/miaow/zynq/ip_repo/ip_encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1f2cf0e8_ARCHIVE_LOCATION">/home/miaow/zynq/ip_repo/ip_encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6dc56f72_ARCHIVE_LOCATION">/home/miaow/zynq/ip_repo/ip_encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6c044a49_ARCHIVE_LOCATION">/home/miaow/zynq/ip_repo/ip_encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@67aa246e_ARCHIVE_LOCATION">/home/miaow/zynq/ip_repo/ip_encoder_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2022.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="7a63f3fc"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="c2080d59"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="ba0d7244"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="2e811c89"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="0f254f39"/>
      <xilinx:targetDRCs>
        <xilinx:targetDRC xilinx:tool="ipi">
          <xilinx:targetDRCOption xilinx:name="ignore_freq_hz" xilinx:value="false"/>
        </xilinx:targetDRC>
      </xilinx:targetDRCs>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
