$date
	Fri May 30 08:22:41 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module gates $end
$var wire 1 ! a $end
$var wire 1 " and_out $end
$var wire 1 # b $end
$var wire 1 $ not_out $end
$var wire 1 % or_out $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0%
1$
0#
0"
0!
$end
#2000
1%
0$
1!
#4000
1"
1#
#6001
