Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Mon Feb  3 08:59:46 2025
| Host         : asanche4-lx01.engeu1.analog.com running 64-bit Red Hat Enterprise Linux release 8.8 (Ootpa)
| Command      : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
| Design       : system_wrapper
| Device       : xc7k325t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   684 |
|    Minimum number of control sets                        |   576 |
|    Addition due to synthesis replication                 |   108 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  2066 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   684 |
| >= 0 to < 4        |    87 |
| >= 4 to < 6        |   131 |
| >= 6 to < 8        |    93 |
| >= 8 to < 10       |    70 |
| >= 10 to < 12      |    25 |
| >= 12 to < 14      |    31 |
| >= 14 to < 16      |     9 |
| >= 16              |   238 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            3801 |         1170 |
| No           | No                    | Yes                    |             143 |           44 |
| No           | Yes                   | No                     |            2369 |          965 |
| Yes          | No                    | No                     |            4652 |         1244 |
| Yes          | No                    | Yes                    |              15 |            8 |
| Yes          | Yes                   | No                     |            5786 |         1756 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                            Clock Signal                                            |                                                                                                                               Enable Signal                                                                                                                               |                                                                                                                   Set/Reset Signal                                                                                                                  | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_areset_pipe                                                                                                                                                                             |                1 |              1 |         1.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                            |                1 |              1 |         1.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/s_axi_rready_0[0]                                                                                                      | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                                                               |                1 |              1 |         1.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_0                                                                                                                                                 |                1 |              1 |         1.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                       |                1 |              1 |         1.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                             |                1 |              1 |         1.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                             |                1 |              1 |         1.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy                                                                                                                                                                    | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__6_n_0                                                                                                                                             |                1 |              1 |         1.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                       |                1 |              1 |         1.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                             |                1 |              1 |         1.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                       |                1 |              1 |         1.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                                                               |                1 |              1 |         1.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                       |                1 |              1 |         1.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/s_sc_areset_pipe                                                                                                                                                                             |                1 |              1 |         1.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/match_flag_and                                                                                                  | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_0                                                                                                                                                 |                1 |              1 |         1.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                                       |                1 |              1 |         1.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/first_fail_detect                                                                                               | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_0                                                                                                                                                 |                1 |              1 |         1.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.capture_1                                                                                                                        |                1 |              1 |         1.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/s_sc_areset_pipe                                                                                                                                                                             |                1 |              1 |         1.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE1_I_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE0_I_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                       |                1 |              1 |         1.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                                      |                1 |              1 |         1.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                            |                1 |              1 |         1.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                            |                1 |              1 |         1.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                                      |                1 |              1 |         1.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                             |                1 |              1 |         1.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                                       |                1 |              1 |         1.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                 |                                                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/load_stage2                                                                                                                                          |                                                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                       |                1 |              1 |         1.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                             |                1 |              1 |         1.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_addr_posted_cntr_reg_1_sn_1                                  | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                         |                1 |              1 |         1.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/bhandshake                                                                                                                                                   | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__5_n_0                                                                                                                                             |                1 |              1 |         1.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/r_push                                                                                                                                                                 |                                                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                            |                1 |              1 |         1.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                                      |                1 |              1 |         1.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                            |                1 |              1 |         1.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                                      |                1 |              1 |         1.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                            |                1 |              1 |         1.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                             |                1 |              1 |         1.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/p_212_in                                                                                                             | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                                             |                1 |              1 |         1.00 |
|  system_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                                | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                         | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                                                                                                                        |                1 |              1 |         1.00 |
| ~system_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                                |                                                                                                                                                                                                                                                                           | system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg                                                                  | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg[0]_i_1_n_0                                  |                1 |              1 |         1.00 |
|  system_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                                | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                         | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0                                                                                                        |                1 |              1 |         1.00 |
|  system_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                                | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                         | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0                                                                                                        |                1 |              1 |         1.00 |
|  system_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                                | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                         | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg_0                                                                                                           |                1 |              1 |         1.00 |
|  system_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                           | system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                                                                                                                                       | system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Functional_Reset                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_0                                                                                                                                        |                1 |              1 |         1.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0                                                                                                                                        |                1 |              1 |         1.00 |
| ~system_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                           | system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                                                                                           | system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_composite_cntlr_reset                                                                                                                                             |                1 |              1 |         1.00 |
|  system_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                                | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                                                                                         | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/final_data_offset                                                                                               | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_0[0]                                                                                                                                           |                1 |              2 |         2.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                           | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_0[1]                                                                                                                                          |                1 |              2 |         2.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[2].srl_nx1/shift_qual                                                                                                                                           |                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[1].srl_nx1/shift                                                                                                                                  |                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/USE_SRL_FIFO.sig_wr_fifo                 |                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                |                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt                                                                                                                  | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_0[1]                                                                                                                                          |                1 |              2 |         2.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/p_45_out                                                                                                                      | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_0[0]                                                                                                                                          |                1 |              2 |         2.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                |                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                              |                1 |              3 |         3.00 |
|  system_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                                |                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                     |                2 |              3 |         1.50 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                       |                1 |              3 |         3.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                       |                1 |              3 |         3.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                       |                1 |              3 |         3.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                              |                1 |              3 |         3.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                        |                1 |              3 |         3.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                       |                1 |              3 |         3.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                       |                1 |              3 |         3.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                       |                1 |              3 |         3.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                       |                1 |              3 |         3.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                        |                1 |              3 |         3.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                       |                1 |              3 |         3.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/USE_SRL_FIFO.sig_wr_fifo                                                                                                          |                                                                                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                        |                1 |              3 |         3.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                       |                1 |              3 |         3.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                        |                1 |              3 |         3.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                           | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_0[0]                                                                                                                                          |                3 |              3 |         1.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                        |                1 |              3 |         3.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                        |                1 |              3 |         3.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                        |                1 |              3 |         3.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][3][5]_i_1_n_0                                                                                           | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_0[0]                                                                                                                                          |                1 |              3 |         3.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                        |                1 |              3 |         3.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                        |                1 |              3 |         3.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                                      | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                        |                1 |              4 |         4.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                                                                                           | system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_2_n_0                                                                                                           | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc0                                                                                            |                1 |              4 |         4.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/arvalid_re                                                                                                                                                                       | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_lite_bside_hw_reset_reg                                                                                                                                           |                1 |              4 |         4.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                               | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg0                                                                                         |                1 |              4 |         4.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                               |                4 |              4 |         1.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                                                                                             | system_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                            |                3 |              4 |         1.33 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_grant_enc_i                                                                                                                                                                       | system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                         |                1 |              4 |         4.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axready_reg_0                                                                                                                                             |                                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__20_3[0]                                                                                                                                          |                1 |              4 |         4.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/cnt_read[3]_i_1__1_n_0                                                                                                                                       | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__6_n_0                                                                                                                                             |                2 |              4 |         2.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                               |                2 |              4 |         2.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r                                                                                                                                | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_0                                                                                                                                             |                3 |              4 |         1.33 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                         | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                         |                2 |              4 |         2.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                      |                                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                |                3 |              4 |         1.33 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r                                                                                                                               | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r[3]_i_1_n_0                                                                                              |                1 |              4 |         4.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/app_cmd_r2_reg[1]_1[0]                                                                                                                                                             | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                 |                1 |              4 |         4.00 |
|  system_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                           | system_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0                                                                                                                                                                                                                      | system_i/mdm_0/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axburst_reg[1][0]                                                                                                                                         | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__6_n_0                                                                                                                                             |                2 |              4 |         2.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_previous_r0                                                                                                           |                                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  system_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                                | system_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL                                                                                                                                                                                                                           | system_i/mdm_0/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_2_n_0                                                                                                                      | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_1_n_0                                                                                                |                2 |              4 |         2.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axburst_reg[1][0]                                                                                                                                         | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__5_n_0                                                                                                                                             |                3 |              4 |         1.33 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/detect_rd_cnt0                                                                                                  | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/detect_rd_cnt[3]_i_1_n_0                                                                  |                2 |              4 |         2.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/wait_state_cnt_r[3]_i_1_n_0                                                               |                1 |              4 |         4.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                |                2 |              4 |         2.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_lite_upsizer.lite_upsizer_inst/p_0_in                                                                                                                                    |                1 |              4 |         4.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal                                                                                                                         | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal0                                                                                                  |                1 |              4 |         4.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/s_axi_lite_awaddr_2_sn_1                                                                                                                                              |                1 |              4 |         4.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                        | system_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r_0                                                                                                                                                                  |                2 |              4 |         2.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wait_cnt_r0                                                                                                               | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__20_5[0]                                                                                                                                          |                1 |              4 |         4.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/bit_cnt[3]_i_2_n_0                                                                                              | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb_reg0                                                              |                1 |              4 |         4.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le                                                                                                                                             | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                 |                1 |              4 |         4.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_axi_por2rst_out                                                                                                                                                   |                3 |              4 |         1.33 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/final_data_offset                                                                                               | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_0[1]                                                                                                                                           |                1 |              4 |         4.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                      | system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                   |                1 |              4 |         4.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/ctl_lane_cnt_0                                                                                                  | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_0[0]                                                                                                                                          |                1 |              4 |         4.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/FSM_sequential_fine_adj_state_r[3]_i_1_n_0                                                                      | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_0[1]                                                                                                                                           |                2 |              4 |         2.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r0                                                                                                       | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r[3]_i_1_n_0                                                                       |                1 |              4 |         4.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                           | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_0[1]                                                                                                                                          |                2 |              4 |         2.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wait_cnt0                                                                                                                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/SS[0]                                                                                                                                                                     |                1 |              4 |         4.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                      | system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/p_45_out                                                                                                                      | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_0[1]                                                                                                                                          |                2 |              4 |         2.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_edge_detect_r[3]_i_2_n_0                                                                                              | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_edge_detect_r0                                                                                  |                2 |              4 |         2.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt                                                                                                                    | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt0                                                                                             |                1 |              4 |         4.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/wr_data_en                                                                                                                                                                           | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                 |                1 |              4 |         4.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/regl_rank_cnt[1]_i_1_n_0                                                                            |                2 |              4 |         2.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/p_0_in0_in                                                                                                                                   | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_1_n_0                                                                                                 |                1 |              4 |         4.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                        |                                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh0                                                                                                                                 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_1_n_0                                                                                                 |                1 |              4 |         4.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_1_n_0                                                                                                             | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_0                                                                                                                                              |                2 |              4 |         2.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst                                         |                2 |              4 |         2.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                                         |                1 |              4 |         4.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst                                         |                2 |              4 |         2.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                                         |                1 |              4 |         4.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/phy_if_reset                                                                                                                          |                2 |              4 |         2.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                                   | system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                 |                1 |              4 |         4.00 |
| ~system_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                                |                                                                                                                                                                                                                                                                           | system_i/mdm_0/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt[3]_i_1_n_0                                                                                           |                1 |              4 |         4.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/sel                                                                                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__21_1[0]                                                                                                                                          |                1 |              4 |         4.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                                      | system_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                        |                1 |              4 |         4.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt[3]_i_1_n_0                                                                                           |                2 |              4 |         2.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                |                4 |              4 |         1.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt[3]_i_1_n_0                                                                                            |                1 |              4 |         4.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/incdec_wait_cnt[3]_i_1_n_0                                                                              |                1 |              4 |         4.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                  | system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                     |                3 |              5 |         1.67 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                            | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_tag_reg0                                                                                      |                2 |              5 |         2.50 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                               | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/SR[0]                                                                                                                               |                1 |              5 |         5.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Using_FPGA.Native_5[0]                                                                                                                                                 | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Using_MMU_MEM_Read.mem_Sel_SPR_TLBHI_I_reg[0]                                                                                                    |                2 |              5 |         2.50 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                                                                                           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[19].Gen_Instr_DFF/ex_Sel_SPR_TLBHI_l                                                                                               |                2 |              5 |         2.50 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                          |                                                                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][2][4]_i_1_n_0                                                                                         |                                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][3][4]_i_1_n_0                                                                                         |                                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_cnt_eye_size_r                                                                                                         | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0                                              |                1 |              5 |         5.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                                 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                               |                2 |              5 |         2.50 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/gen_endpoint.w_push_done_reg[0]                                                                                                                                                                      | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                               |                2 |              5 |         2.50 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_2nd_edge_taps_r[5]_i_2_n_0                                                                                 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_2nd_edge_taps_r[5]_i_1_n_0                                                           |                2 |              5 |         2.50 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0                                                                    | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0                                              |                1 |              5 |         5.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_state_r[4]_i_1_n_0                                                                                         | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_0[0]                                                                                                                                           |                4 |              5 |         1.25 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0                                                                    | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0                                              |                1 |              5 |         5.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[4]_i_1_n_0                                                                                          | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_0[0]                                                                                                                                          |                3 |              5 |         1.67 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][1][4]_i_1_n_0                                                                                         |                                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt                                                                                                                              | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0                                                                       |                2 |              5 |         2.50 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[4]_i_2_n_0                                                                                                            | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row0_rd_done1                                                                                                  |                3 |              5 |         1.67 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                          |                                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                          |                                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                          |                                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/E[0]                                                                                                                                       | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_0                                                                                                                                                 |                1 |              5 |         5.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1_n_0                  | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                         |                1 |              5 |         5.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__0_n_0               | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                         |                1 |              5 |         5.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__1_n_0               | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                         |                1 |              5 |         5.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__2_n_0               | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                         |                2 |              5 |         2.50 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/app_cmd_r2_reg[1]_0[0]                                                                                                                                                             | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                 |                2 |              5 |         2.50 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                         | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                         |                2 |              5 |         2.50 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                             | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                         |                1 |              5 |         5.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/p_212_in                                                                                                             | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__5_n_0                                                                                                                                             |                2 |              5 |         2.50 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_coelsc_reg          | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_coelsc_tag_reg0                                                                                      |                1 |              5 |         5.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/p_212_in                                                                                                             | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                                                               |                1 |              5 |         5.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep_n_0                                                                                                                                                |                2 |              5 |         2.50 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[27]_0                                                                                                                                                                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/sel                                                                                                                                                          | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___16_n_0                                                                                                                                                     |                1 |              5 |         5.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                               | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axvalid_reg[0]                                                                                                                      |                1 |              5 |         5.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0                                                                    | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0                                              |                1 |              5 |         5.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/Hit_DirectB_carry/MUXCY_I/E[0]                                                                                                                                                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/eqb2_carry_compare_mask/The_Compare[0].carry_and_I1/MUXCY_I/E[0]                                                                                                                      | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                               |                5 |              5 |         1.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0                                                                    | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0                                              |                1 |              5 |         5.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0                                                                    | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0                                              |                2 |              5 |         2.50 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0                                                                    | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0                                              |                1 |              5 |         5.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0                                                                    | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0                                              |                1 |              5 |         5.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt[4]_i_1_n_0                                                                                                   | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_0                                                                                                                                             |                3 |              5 |         1.67 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][0][4]_i_1_n_0                                                                                         |                                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  system_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                                | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                         |                                                                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___65_n_0                                                                                                                                                     |                3 |              5 |         1.67 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/gen_endpoint.w_push_done_reg[0]                                                                                                                                                                      | system_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset_d                                                                                                                                                                               |                2 |              5 |         2.50 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_r[4]_i_1_n_0                                                                          |                1 |              5 |         5.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                 |                2 |              5 |         2.50 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                                 | system_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset_d                                                                                                                                                                               |                2 |              5 |         2.50 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                 | system_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/rst_mig_7series_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                  |                1 |              5 |         5.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt[4]_i_1_n_0                                                                                         |                1 |              5 |         5.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_0[1]                                                                                                                                          |                4 |              5 |         1.25 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                |                4 |              5 |         1.25 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                |                3 |              5 |         1.67 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[4].reg1[31]_i_1_n_0                                                                                                                                                              |                2 |              5 |         2.50 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                   | system_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[3][5]_i_1_n_0                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_0[1]                                                                                                                                          |                4 |              6 |         1.50 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/largest_left_edge[5]_i_1_n_0                                                                                    | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_0[0]                                                                                                                                           |                1 |              6 |         6.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r[5]_i_1_n_0                                                                                              | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_0                                                                                                                                             |                2 |              6 |         3.00 |
|  system_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                           | system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sample_1                                                                                                                                                                                                     |                                                                                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                             | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_1_n_0                                                                       |                4 |              6 |         1.50 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[1][5]_i_1_n_0                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_0[1]                                                                                                                                          |                3 |              6 |         2.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r                                                                                                             | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__20_2[0]                                                                                                                                          |                2 |              6 |         3.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][3][5]_i_1_n_0                                                                                      | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_0                                                                                                                                             |                1 |              6 |         6.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][2][5]_i_1_n_0                                                                                      | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_0                                                                                                                                             |                1 |              6 |         6.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                                      | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_0                                                                                                                                             |                1 |              6 |         6.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt[5]_i_1_n_0                                                                                                   | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_0                                                                                                                                             |                2 |              6 |         3.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r                                                                                                       | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_0                                                                                                                                             |                1 |              6 |         6.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[2][5]_i_1_n_0                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_0[1]                                                                                                                                          |                3 |              6 |         2.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                   | system_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                               |                3 |              6 |         2.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[5]_i_1_n_0                                                                                             |                                                                                                                                                                                                                                                     |                4 |              6 |         1.50 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_2_n_0                                                                                              | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_1_n_0                                                                        |                2 |              6 |         3.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/fine_pi_dec_cnt                                                                                                 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_0[0]                                                                                                                                           |                3 |              6 |         2.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/eqb2_carry_compare_mask/The_Compare[0].carry_and_I1/MUXCY_I/Using_FPGA.Native_1[0]                                                                                                    | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/Counter_D[0]_i_1_n_0                                                                                                                                            |                1 |              6 |         6.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_mm2s_status_reg0                                                                                                                                                  |                2 |              6 |         3.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/SR[0]                                             |                5 |              6 |         1.20 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                    | system_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                |                2 |              6 |         3.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r0_0                                                                                                                             | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___17_n_0                                                                                                                                                     |                2 |              6 |         3.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][3][5]_i_1_n_0                                                                                           | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_0[1]                                                                                                                                          |                2 |              6 |         3.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                           | system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                              |                1 |              6 |         6.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_tap_count_r[5]_i_1_n_0                                                                                                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_0[1]                                                                                                                                          |                6 |              6 |         1.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing[5]_i_1_n_0                                                                     |                2 |              6 |         3.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/rst_mig_7series_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                         | system_i/rst_mig_7series_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                            |                1 |              6 |         6.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I                                                                                                          | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                                                               |                3 |              6 |         2.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                   | system_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                               |                4 |              6 |         1.50 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                      | system_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                |                2 |              6 |         3.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rank_final_loop[0].bank_final_loop[1].final_data_offset_mc[0][11]_i_1_n_0                                       |                                                                                                                                                                                                                                                     |                1 |              6 |         6.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[3][5]_i_1_n_0                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_0[1]                                                                                                                                          |                3 |              6 |         2.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[2][5]_i_1_n_0                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_0[1]                                                                                                                                          |                2 |              6 |         3.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][5]_i_1_n_0                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_0[1]                                                                                                                                          |                2 |              6 |         3.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[0][5]_i_1_n_0                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_0[1]                                                                                                                                          |                3 |              6 |         2.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                                                                                                                                     |                2 |              6 |         3.00 |
|  system_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                           | system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_2                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                     |                3 |              6 |         2.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_dec_cnt[5]_i_1_n_0                                                                                                       | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_0[0]                                                                                                                                          |                3 |              6 |         2.00 |
|  system_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                           | system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_3                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r0                                                                                                   | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r[5]_i_1_n_0                                                                   |                2 |              6 |         3.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/stable_pass_cnt                                                                                                 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_0[0]                                                                                                                                          |                2 |              6 |         3.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][11]_i_2_n_0                                                                              | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][11]_i_1_n_0                                                        |                2 |              6 |         3.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[0][5]_i_1_n_0                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_0[1]                                                                                                                                          |                3 |              6 |         2.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset                                                                                             | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][5]_i_1_n_0                                                         |                1 |              6 |         6.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rank_final_loop[0].final_do_max[0][5]_i_1_n_0                                                                   | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_0[1]                                                                                                                                           |                3 |              6 |         2.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                  |                3 |              6 |         2.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/p_55_out                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_0[1]                                                                                                                                           |                1 |              6 |         6.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/inc_cnt[5]_i_1_n_0                                                                                              | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_0[0]                                                                                                                                          |                3 |              6 |         2.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/init_dec_cnt                                                                                                    | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_0[0]                                                                                                                                          |                2 |              6 |         3.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                    | system_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                |                3 |              6 |         2.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/dec_cnt[5]_i_1_n_0                                                                                              | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_0[1]                                                                                                                                           |                4 |              6 |         1.50 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                    | system_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                |                2 |              6 |         3.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/final_data_offset_mc                                                                                            |                                                                                                                                                                                                                                                     |                1 |              6 |         6.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/first_fail_detect                                                                                               | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_0[1]                                                                                                                                           |                2 |              6 |         3.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/smallest_right_edge                                                                                             | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_0[0]                                                                                                                                           |                2 |              6 |         3.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_inc_tap_cnt                                                                                                | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_0[0]                                                                                                                                           |                4 |              6 |         1.50 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dqs_tap_cnt_r[5]_i_1_n_0                                                                                   | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_0[0]                                                                                                                                           |                3 |              6 |         2.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dec_tap_cnt[5]_i_1_n_0                                                                                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_0[0]                                                                                                                                           |                3 |              6 |         2.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_1st_edge_taps_r[5]_i_2_n_0                                                                                 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_1st_edge_taps_r[5]_i_1_n_0                                                           |                2 |              6 |         3.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/new_cnt_dqs_r_reg_0                                                                                             | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_0[0]                                                                                                                                           |                1 |              6 |         6.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                     |                4 |              6 |         1.50 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                    | system_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                |                2 |              6 |         3.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                               | system_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                               |                2 |              6 |         3.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                         | system_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r_0                                                                                                                                                                   |                2 |              6 |         3.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg                                                                  |                                                                                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                               | system_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                               |                3 |              6 |         2.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                      | system_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                |                3 |              6 |         2.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                         | system_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r_0                                                                                                                                                                   |                1 |              6 |         6.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                               | system_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                               |                3 |              6 |         2.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                                                                                           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[19].Gen_Instr_DFF/Using_MMU_Write.ex_move_to_TLBSX_instr                                                                           |                2 |              6 |         3.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1[0]                                                                                              |                                                                                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1[0]                                                                                              | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata[255]_i_1_n_0                                                                     |                2 |              6 |         3.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                     |                4 |              6 |         1.50 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/cnt_read[5]_i_1__0_n_0                                                                                                                               | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__6_n_0                                                                                                                                             |                2 |              6 |         3.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                               | system_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                               |                2 |              6 |         3.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                               |                4 |              7 |         1.75 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                               |                4 |              7 |         1.75 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                | system_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                |                2 |              7 |         3.50 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                |                4 |              7 |         1.75 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                               |                4 |              7 |         1.75 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[6]_i_1_n_0                                                                                                   |                3 |              7 |         2.33 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[10].srl_nx1/shift                                                               |                                                                                                                                                                                                                                                     |                2 |              7 |         3.50 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                |                4 |              7 |         1.75 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                               |                4 |              7 |         1.75 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                             | system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                          |                2 |              7 |         3.50 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_MMU_Write.ex_move_to_TLBX_instr_reg[0]                                                                                                                   | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                               |                3 |              7 |         2.33 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                        | system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                                                                                                                  |                1 |              7 |         7.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/state_reg[0][0]                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__6_n_0                                                                                                                                             |                2 |              7 |         3.50 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt                                                                                                                  | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_0[0]                                                                                                                                          |                2 |              7 |         3.50 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__6_n_0                                                                                                                                             |                4 |              7 |         1.75 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                   | system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                     |                2 |              7 |         3.50 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                | system_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                |                4 |              7 |         1.75 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_lite_downsizer.lite_downsizer_inst/rdata_low_1                                                                                                                                               | system_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_lite_downsizer.lite_downsizer_inst/gen_write.s_axi_awready_i_i_1_n_0                                                                                                   |                2 |              8 |         4.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                      | system_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                |                4 |              8 |         2.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr[0]_i_1_n_0                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/SR[0]                                             |                2 |              8 |         4.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_if_empty_r_reg[0]                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/SR[0]                                                                                                                  |                2 |              8 |         4.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                    |                                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                | system_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                |                3 |              8 |         2.67 |
| ~system_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                                | system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/rd_valid_r2_reg_n_0                                                                                             | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/cmp_err_pb_4to1.genblk1[0].compare_err_pb_reg0                                            |                5 |              8 |         1.60 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__0_n_0           | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                         |                2 |              8 |         4.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                            | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/SR[0]                                             |                2 |              8 |         4.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                    |                                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_2_n_0                                                                                                                       | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads05_out                                                                                                      |                2 |              8 |         4.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                               | system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                               | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                         |                2 |              8 |         4.00 |
|  system_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                           | system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r_0                                                                                                                                                                  |                2 |              8 |         4.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                        | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                         |                3 |              8 |         2.67 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr[0]_i_1__0_n_0                  | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/SR[0]                                             |                2 |              8 |         4.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.rd_buf_we_r1                                                                                                                                        |                                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Using_FPGA.Native_4[0]                                                                                                                                                 | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                               | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                         |                2 |              8 |         4.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                        | system_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  system_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc                                                                     |                                                                                                                                                                                                                                                     |                7 |              8 |         1.14 |
|  system_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                                | system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_10                                                                                                                                                                                                   |                                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                            | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/SR[0]                                             |                2 |              8 |         4.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__3_n_0           | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                         |                3 |              8 |         2.67 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                    |                                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                                           | system_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                            |                2 |              8 |         4.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                  | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                               | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                         |                2 |              8 |         4.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr[0]_i_1__1_n_0                  | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/SR[0]                                             |                2 |              8 |         4.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                        | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                         |                3 |              8 |         2.67 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk7[0].compare_err_pb_latch_r_reg0                                                    |                3 |              8 |         2.67 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__1_n_0           | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                         |                3 |              8 |         2.67 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axburst_reg[1]_0[0]                                                                                                                                       | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__6_n_0                                                                                                                                             |                4 |              8 |         2.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_0[0]                                                                                                                                          |                7 |              8 |         1.14 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                                                                  |                6 |              8 |         1.33 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                               | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                         |                2 |              8 |         4.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1_n_0                                                                                                           |                                                                                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                      | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__6_n_0                                                                                                                                             |                6 |              8 |         1.33 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                            | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/SR[0]                                             |                2 |              8 |         4.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                        | system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                          | system_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                        | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                                                                                           |                                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_0[0]                                                                                                                                           |                6 |              8 |         1.33 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                    |                                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__2_n_0           | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                         |                2 |              8 |         4.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                            | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/SR[0]                                             |                3 |              8 |         2.67 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                                                                                 |                                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1_n_0              | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/SR[0]                                             |                2 |              8 |         4.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rd_rise0_prev_r0                                                                                                      |                                                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                | system_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                |                3 |              8 |         2.67 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg                                                                  |                                                                                                                                                                                                                                                     |                4 |              9 |         2.25 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_1_n_0                                                                                                                    |                                                                                                                                                                                                                                                     |                6 |              9 |         1.50 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r                                                                                                      |                3 |              9 |         3.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                                   | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_0[0]                                                                                                                                          |                2 |              9 |         4.50 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt[8]_i_1_n_0                                                                                                       | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_0                                                                                                                                             |                4 |              9 |         2.25 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                                                                                           | system_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                            |                2 |              9 |         4.50 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_lite_bside_hw_reset_reg                                                                                                                                           |                3 |              9 |         3.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[10].srl_nx1/shift                                                               |                                                                                                                                                                                                                                                     |                3 |              9 |         3.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/clear                                                                                                                  |                3 |              9 |         3.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][2][5]_i_1_n_0                                                                                           | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_0[0]                                                                                                                                          |                2 |              9 |         4.50 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_lite_upsizer.lite_upsizer_inst/p_0_in                                                                                                                                    |                2 |              9 |         4.50 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                |                3 |              9 |         3.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.rd_starve_cnt                                                                                                                                              | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/SS[0]                                                                                                                                           |                2 |              9 |         4.50 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/E[0]                                                                                                                                                                                    | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                               |                3 |              9 |         3.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                |                6 |              9 |         1.50 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.wr_starve_cnt                                                                                                                                              | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/SR[0]                                                                                                                                           |                2 |              9 |         4.50 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/rd_valid_r2_reg_n_0                                                                                             | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/compare_err0                                                                              |                5 |              9 |         1.80 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address0                                                                                                                             | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_0                                                                                                                                              |                3 |             10 |         3.33 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                          |                                                                                                                                                                                                                                                     |                2 |             10 |         5.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/s_axi_rready_0[0]                                                                                                      | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__5_n_0                                                                                                                                             |                4 |             10 |         2.50 |
|  system_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                           | system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg                                                                                                                                                           |                                                                                                                                                                                                                                                     |                4 |             10 |         2.50 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_0[0]                                                                                                                                           |                9 |             10 |         1.11 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[5]_i_1_n_0                                                                                         |                2 |             10 |         5.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/microblaze_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_lite_downsizer.lite_downsizer_inst/gen_write.s_axi_awready_i_i_1_n_0                                                                                                   |                6 |             10 |         1.67 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                   | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                     |                2 |             10 |         5.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1__0_n_0     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst                                         |                4 |             10 |         2.50 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1_n_0        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                                         |                3 |             10 |         3.33 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_lite_downsizer.lite_downsizer_inst/gen_write.s_axi_awready_i_i_1_n_0                                                                                                   |                5 |             10 |         2.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_lite_downsizer.lite_downsizer_inst/gen_write.s_axi_awready_i_i_1_n_0                                                                                                   |                4 |             10 |         2.50 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/granted_col_r_reg                                                                                                    |                6 |             10 |         1.67 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r_0                                                                                                                                                                   |                3 |             10 |         3.33 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_0[0]                                                                                                                                          |                2 |             10 |         5.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_lite_downsizer.lite_downsizer_inst/gen_write.s_axi_awready_i_i_1_n_0                                                                                                   |                4 |             10 |         2.50 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1__2_n_0     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst                                         |                4 |             10 |         2.50 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1__1_n_0     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                                         |                5 |             10 |         2.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_lite_downsizer.lite_downsizer_inst/gen_write.s_axi_awready_i_i_1_n_0                                                                                                   |                5 |             10 |         2.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_lite_downsizer.lite_downsizer_inst/gen_write.s_axi_awready_i_i_1_n_0                                                                                                   |                5 |             10 |         2.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                   |                4 |             10 |         2.50 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_1_n_0                                                                                                                 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_0                                                                                                                                              |                6 |             11 |         1.83 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_sm_state0                                                                                                                                                         |                2 |             11 |         5.50 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                       |                4 |             11 |         2.75 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                          |                4 |             11 |         2.75 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/E[0]                                                                                                                                         | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_0[0]                                                                                                                                           |                3 |             12 |         4.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                         | system_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                     |                5 |             12 |         2.40 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/axi_intc_0/U0/INTC_CORE_I/SR[0]                                                                                                                                                                                                            |                3 |             12 |         4.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                     | system_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                     |                4 |             12 |         3.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                     | system_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                     |                5 |             12 |         2.40 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                         | system_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                     |                4 |             12 |         3.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_sm_ld_calc1_reg_reg_n_0                                                                                           | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                 |                3 |             12 |         4.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/SR[0]                                                                                                                                                                     |                4 |             12 |         3.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r_0                                                                                                                                                                  |                3 |             12 |         4.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1[0]                                                                                              | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata[94]_i_1_n_0                                                                      |                4 |             12 |         3.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                 |                4 |             12 |         3.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/s_ready_i_reg_0                                                                                                                       | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__6_n_0                                                                                                                                             |                4 |             12 |         3.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                    | system_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                    |                3 |             12 |         4.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                                 | system_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                    |                4 |             12 |         3.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                    | system_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                    |                5 |             12 |         2.40 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                     |               12 |             12 |         1.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_en_r                                                                                                       | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__20_4                                                                                                                                             |                3 |             12 |         4.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                         | system_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                     |                6 |             12 |         2.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                     | system_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                     |                4 |             12 |         3.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                            |                4 |             12 |         3.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                         | system_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                     |                4 |             12 |         3.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                     | system_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                     |                3 |             12 |         4.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late/s_sc_valid                                                                                                               | system_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                     |                4 |             12 |         3.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                     | system_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                     |                4 |             12 |         3.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                                       | system_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                |                4 |             12 |         3.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_0                                                                                                                                             |                7 |             12 |         1.71 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                                 | system_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                    |                5 |             12 |         2.40 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r2                                                                                                               | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__20_4                                                                                                                                             |                3 |             12 |         4.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_MSR_Set_EIP                                                                                                                                                                                       | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_Async_Reset.sync_reset_reg[0]                                                                                                                                              |                4 |             13 |         3.25 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                                          | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_Sel_SPR_ESR_I_reg_0[0]                                                                                                                                                     |                5 |             13 |         2.60 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_composite_reg_reset                                                                                                                                               |                6 |             13 |         2.17 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_s_ready_out_reg         | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SR[0] |                3 |             14 |         4.67 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_sequential_reg_reg | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SR[0] |                3 |             14 |         4.67 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_local_hw_reset_reg                                                                                                                                                |                5 |             14 |         2.80 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_iodelay_ctrl/clk_ref_200.u_bufg_clk_ref_n_0 |                                                                                                                                                                                                                                                                           | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_iodelay_ctrl/AS[0]                                                                                                                                                                            |                4 |             15 |         3.75 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                   | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                 |                5 |             15 |         3.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/TagInvalA                                                                                                                                                                             | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                               |                6 |             15 |         2.50 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                   | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                 |                4 |             15 |         3.75 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_0[1]                                                                                                                                           |                6 |             15 |         2.50 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/match_flag_and                                                                                                  | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_0[0]                                                                                                                                           |                5 |             15 |         3.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1__0_n_0                                                                                   | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                 |                4 |             16 |         4.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/pointer_ram.pointer_we                                                                                                                                                               |                                                                                                                                                                                                                                                     |                2 |             16 |         8.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                                                                                                   | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                     |                5 |             16 |         3.20 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                   |                                                                                                                                                                                                                                                     |                5 |             16 |         3.20 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb_reg0                                                              |               11 |             16 |         1.45 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[15]_i_1_n_0                                                                                                                                           | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                 |                4 |             16 |         4.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[16].srl_nx1/shift_qual                                                                                                                                          |                                                                                                                                                                                                                                                     |                4 |             16 |         4.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0                                         |                3 |             16 |         5.33 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo               |                                                                                                                                                                                                                                                     |                3 |             16 |         5.33 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                          |                                                                                                                                                                                                                                                     |                2 |             16 |         8.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo               |                                                                                                                                                                                                                                                     |                3 |             16 |         5.33 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                      | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                 |                4 |             16 |         4.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/E[0]                                                                                                                                                                 | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                               |                6 |             16 |         2.67 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/I163                                  |                                                                                                                                                                                                                                                     |                2 |             16 |         8.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/I156                                  |                                                                                                                                                                                                                                                     |                2 |             16 |         8.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0                                                                                                                                                              |                3 |             16 |         5.33 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_0[1]                                                                                                                                          |                7 |             17 |         2.43 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                         |                7 |             17 |         2.43 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/p_45_out                                                                                                                      | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_0[0]                                                                                                                                          |                3 |             18 |         6.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                          | system_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                       |                6 |             19 |         3.17 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1[0]                                                                                              | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_done_reg_1                                                                                                      |                5 |             20 |         4.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1[0]                                                                                              | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_done_reg_4                                                                                                      |               11 |             20 |         1.82 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0                                                                                                                      | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r0                                                                                                          |                5 |             20 |         4.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                          | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                       |                4 |             21 |         5.25 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                          | system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                       |                4 |             21 |         5.25 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/InputCmp                                                                                                                                                                              |                                                                                                                                                                                                                                                     |               10 |             22 |         2.20 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_0                                                                                                                                             |                6 |             23 |         3.83 |
|  system_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                           |                                                                                                                                                                                                                                                                           | system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_4                                                                                                                                                                                                 |                3 |             23 |         7.67 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                 |                8 |             23 |         2.88 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                             | system_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                     |                8 |             24 |         3.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[34]_i_1_n_0                                                                                       | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_0                                                                                                                                             |                7 |             24 |         3.43 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                             | system_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                     |                9 |             24 |         2.67 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                         | system_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                     |                9 |             24 |         2.67 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                        | system_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                    |                9 |             24 |         2.67 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                         | system_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                     |                8 |             24 |         3.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                        | system_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                    |                9 |             24 |         2.67 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                        | system_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                    |               10 |             24 |         2.40 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                        | system_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                    |                7 |             24 |         3.43 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/E[0]                                                                                                                                                                    | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                 |               11 |             25 |         2.27 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg_n_0_[16]                                                                |               13 |             25 |         1.92 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                                                                   | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                 |                7 |             25 |         3.57 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/IDataRdy_reg_0                                                                                                                                                                        |                                                                                                                                                                                                                                                     |                8 |             25 |         3.12 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                               | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                 |                8 |             25 |         3.12 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/Using_TLBS.Using_Many_ITLB.itlb_Addr_i_reg[0]                                                                                                                                         |                                                                                                                                                                                                                                                     |                8 |             25 |         3.12 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_sm_ld_calc3_reg_reg_n_0                                                                                           | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                 |                6 |             25 |         4.17 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/Using_TLBS.Using_Many_DTLB.dtlb_Addr_i_reg[1]_1                                                                                                                                       |                                                                                                                                                                                                                                                     |                7 |             26 |         3.71 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                                                                                            |                9 |             26 |         2.89 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                           |               10 |             26 |         2.60 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_0                                                                                                                                             |               15 |             26 |         1.73 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                      | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__5_n_0                                                                                                                                             |                6 |             26 |         4.33 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/E[0]                                                                                                                                                                             | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_composite_reg_reset                                                                                                                                               |                6 |             26 |         4.33 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/Using_TLBS.Using_Many_DTLB.dtlb_Addr_i_reg[0]                                                                                                                                         |                                                                                                                                                                                                                                                     |                7 |             26 |         3.71 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/Using_TLBS.Using_Many_DTLB.dtlb_Addr_i_reg[0]_0                                                                                                                                       |                                                                                                                                                                                                                                                     |               11 |             26 |         2.36 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/Using_TLBS.Using_Many_DTLB.dtlb_Addr_i_reg[1]_0                                                                                                                                       |                                                                                                                                                                                                                                                     |               12 |             26 |         2.17 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/Using_TLBS.Using_Many_DTLB.dtlb_Addr_i_reg[1]_2[0]                                                                                                                                    |                                                                                                                                                                                                                                                     |                8 |             27 |         3.38 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/Using_TLBS.Using_Many_DTLB.dtlb_Addr_i_reg[0]_1[0]                                                                                                                                    |                                                                                                                                                                                                                                                     |               10 |             27 |         2.70 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/Using_TLBS.Using_Many_DTLB.dtlb_Addr_i_reg[1]_3[0]                                                                                                                                    |                                                                                                                                                                                                                                                     |                9 |             27 |         3.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Using_FPGA.Native_5[0]                                                                                                                                                 | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_MMU_MEM_Read.mem_Sel_SPR_TLBX_I_reg_0[1]                                                                                                                                 |                9 |             27 |         3.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/Using_TLBS.Using_Many_DTLB.dtlb_Addr_i_reg[1]_4[0]                                                                                                                                    |                                                                                                                                                                                                                                                     |                7 |             27 |         3.86 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/E[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                     |                7 |             28 |         4.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/E[0]                                                                                                                                      |                                                                                                                                                                                                                                                     |                9 |             28 |         3.11 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/E[0]                                                                                                                                      |                                                                                                                                                                                                                                                     |                8 |             28 |         3.50 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/E[0]                                                                                                                                      |                                                                                                                                                                                                                                                     |               11 |             28 |         2.55 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/E[0]                                                                                                                                      |                                                                                                                                                                                                                                                     |                7 |             28 |         4.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                        | system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                                                                                            |                4 |             28 |         7.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/IDataRdy_reg_1[0]                                                                                                                                                                     |                                                                                                                                                                                                                                                     |               10 |             28 |         2.80 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                 |               14 |             29 |         2.07 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1136]_i_1__0_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                     |                4 |             30 |         7.50 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                      |                                                                                                                                                                                                                                                     |                4 |             30 |         7.50 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                      |                                                                                                                                                                                                                                                     |                6 |             30 |         5.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1136]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                     |                6 |             30 |         5.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                                                                                            | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                                                                                                                              |               13 |             32 |         2.46 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                                                                                           | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                               |                6 |             32 |         5.33 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_lite_downsizer.lite_downsizer_inst/rdata_low_1                                                                                                                                               | system_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_lite_downsizer.lite_downsizer_inst/gen_write.s_axi_awready_i_i_1_n_0                                                                                                   |               15 |             32 |         2.13 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_lite_downsizer.lite_downsizer_inst/rdata_low_1                                                                                                                                               | system_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_lite_downsizer.lite_downsizer_inst/gen_write.s_axi_awready_i_i_1_n_0                                                                                                   |               12 |             32 |         2.67 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_lite_downsizer.lite_downsizer_inst/rdata_low_1                                                                                                                                               | system_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_lite_downsizer.lite_downsizer_inst/gen_write.s_axi_awready_i_i_1_n_0                                                                                                   |               10 |             32 |         3.20 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_lite_downsizer.lite_downsizer_inst/rdata_low_1                                                                                                                                               | system_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_lite_downsizer.lite_downsizer_inst/gen_write.s_axi_awready_i_i_1_n_0                                                                                                   |               14 |             32 |         2.29 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/microblaze_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_lite_downsizer.lite_downsizer_inst/rdata_low_1                                                                                                                                               | system_i/microblaze_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_lite_downsizer.lite_downsizer_inst/gen_write.s_axi_awready_i_i_1_n_0                                                                                                   |               11 |             32 |         2.91 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_1[0]                                                                                                                                               | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                               |                8 |             32 |         4.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy                                                                                                                                                                    | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__7_n_0                                                                                                                                             |               18 |             32 |         1.78 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_MMU_Write.ex_move_to_ZPR_instr_reg[0]                                                                                                                    | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                               |                7 |             32 |         4.57 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                                          | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_Sel_SPR_EAR_I_reg_0[0]                                                                                                                                                     |                6 |             32 |         5.33 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                                          | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_Async_Reset.sync_reset_reg_0[0]                                                                                                                                            |               14 |             32 |         2.29 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                                          | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_Async_Reset.sync_reset_reg_1[0]                                                                                                                                            |                8 |             32 |         4.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                                          |                                                                                                                                                                                                                                                     |                7 |             32 |         4.57 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1136]_i_1__1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                                     |                5 |             32 |         6.40 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                           |                                                                                                                                                                                                                                                     |                5 |             32 |         6.40 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_lite_upsizer.lite_upsizer_inst/gen_read.s_axi_rvalid_i_reg_0                                                                                                                                   | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                               |                8 |             32 |         4.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                           |                                                                                                                                                                                                                                                     |                6 |             32 |         5.33 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                                                                                 | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                               |               16 |             32 |         2.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.ITLB_I/Lookup_Shadow_Reg[1].No_C_STORE_TID.direct_en_carry/MUXCY_I/ib_addr_strobe_mmu                                                                                                        |                                                                                                                                                                                                                                                     |               14 |             32 |         2.29 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/generateOutPre0_reg_0                                                                                                                                                                                                   | system_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                            |                5 |             32 |         6.40 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_FF_I_1                                                                                                                                                                                         | system_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                            |                5 |             32 |         6.40 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                                                                                                                                      | system_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                            |               11 |             32 |         2.91 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE_0                                                                                                                                                                                                                    | system_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                            |                8 |             32 |         4.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_MSR_Set_EIP                                                                                                                                                                                       | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                               |                7 |             32 |         4.57 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1136]_i_1__2_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                                     |                7 |             32 |         4.57 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                      | system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                          |               32 |             32 |         1.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in                                                                                                                                                                              | system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                         |               16 |             32 |         2.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/rvalid                                                                                                                                                                           | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                 |               10 |             32 |         3.20 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/GEN_SYNC_WRITE.axi2ip_wrce_reg[6]_0[0]                                                                                                                                           | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_composite_reg_reset                                                                                                                                               |                9 |             32 |         3.56 |
|  system_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK                                                                                                                                      |                                                                                                                                                                                                                                                     |               11 |             32 |         2.91 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/wb_dlmb_valid_read_data0                                                                                                                                                                |                9 |             32 |         3.56 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                         |                                                                                                                                                                                                                                                     |                9 |             32 |         3.56 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/GEN_SYNC_WRITE.axi2ip_wrce_reg[8]_0[0]                                                                                                                                           | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_composite_reg_reset                                                                                                                                               |               10 |             32 |         3.20 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                             |                                                                                                                                                                                                                                                     |                7 |             32 |         4.57 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_calc_error_reg0                                                                                                   | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                 |                9 |             33 |         3.67 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_calc_error_reg0                                                                                                                   | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                 |               10 |             33 |         3.30 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_0                                                                                                                                              |               23 |             33 |         1.43 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_0[0]                                                                                                                                          |               16 |             33 |         2.06 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axburst_reg[1][0]                                                                                                                                         | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__6_n_0                                                                                                                                             |               14 |             34 |         2.43 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/skid_buffer[1088]_i_2_n_0                                                                                                                                                                             | system_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/skid_buffer[1088]_i_1_n_0                                                                                                                                                       |               13 |             34 |         2.62 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_VALID_WRITE.s_valid_dummy_inst1/lopt_4                                                                        |                                                                                                                                                                                                                                                     |                9 |             34 |         3.78 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_VALID_WRITE.s_valid_dummy_inst1/lopt_4                                                                      |                                                                                                                                                                                                                                                     |                9 |             35 |         3.89 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/SR[0]                                                                                                                                                                     |               13 |             35 |         2.69 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                            |                                                                                                                                                                                                                                                     |               15 |             35 |         2.33 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][0][userdata][7]_i_1_n_0                                                                                                             |                                                                                                                                                                                                                                                     |                9 |             36 |         4.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][10][strb]_i_1_n_0                                                                                                                   |                                                                                                                                                                                                                                                     |                9 |             36 |         4.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][4][userdata][7]_i_1_n_0                                                                                                             |                                                                                                                                                                                                                                                     |               10 |             36 |         3.60 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_tmp                                                                           |               11 |             36 |         3.27 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                                                                                            |                                                                                                                                                                                                                                                     |               10 |             36 |         3.60 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_0                                                                                                                                              |               12 |             36 |         3.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                                                                                            | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                                                                                                                          |               13 |             36 |         2.77 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                      |                                                                                                                                                                                                                                                     |                7 |             37 |         5.29 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                 |               14 |             37 |         2.64 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                      |                                                                                                                                                                                                                                                     |                6 |             37 |         6.17 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                     |                8 |             37 |         4.62 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                            |                                                                                                                                                                                                                                                     |                9 |             37 |         4.11 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                                     |                7 |             37 |         5.29 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                     |                6 |             37 |         6.17 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axready_reg_0[0]                                                                                                                                          |                                                                                                                                                                                                                                                     |               14 |             38 |         2.71 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axready_reg_1[0]                                                                                                                                          |                                                                                                                                                                                                                                                     |                9 |             38 |         4.22 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                       |                                                                                                                                                                                                                                                     |                5 |             39 |         7.80 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__5_n_0                                                                                                                                             |               15 |             39 |         2.60 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_0                                                                                                                                                 |               28 |             39 |         1.39 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                       |                                                                                                                                                                                                                                                     |                5 |             39 |         7.80 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                                     |                8 |             40 |         5.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                           |                                                                                                                                                                                                                                                     |                7 |             40 |         5.71 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                           |                                                                                                                                                                                                                                                     |                9 |             40 |         4.44 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                                     |                9 |             40 |         4.44 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                     |               13 |             42 |         3.23 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1__0_n_0                                                                                  | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                 |               12 |             42 |         3.50 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]_0         | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                             |                8 |             42 |         5.25 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                     | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                 |               13 |             42 |         3.23 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out              | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                             |                7 |             42 |         6.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                 |               17 |             43 |         2.53 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                                     |                9 |             45 |         5.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                            |                                                                                                                                                                                                                                                     |                9 |             45 |         5.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                            |                                                                                                                                                                                                                                                     |                6 |             45 |         7.50 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                     |                9 |             45 |         5.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                     |               17 |             46 |         2.71 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                     |               11 |             46 |         4.18 |
|  system_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                           | system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                     |               15 |             47 |         3.13 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_0                                                                                                                                              |               17 |             47 |         2.76 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_0                                                                                                                                              |               16 |             47 |         2.94 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_0                                                                                                                                              |               16 |             47 |         2.94 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                 |                                                                                                                                                                                                                                                     |                6 |             48 |         8.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                     |               15 |             52 |         3.47 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                 |                                                                                                                                                                                                                                                     |                7 |             56 |         8.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                                          | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                               |               21 |             59 |         2.81 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                     | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                         |               16 |             60 |         3.75 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_DMA_CNTLR/E[0]                                                                                                                                                                                         | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                         |               15 |             60 |         4.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                     | system_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                               |               14 |             61 |         4.36 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/state_reg[0][0]                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__7_n_0                                                                                                                                             |               20 |             63 |         3.15 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                                                                                            | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_is_bs_instr_I_reg_0                                                                                                                                                         |               27 |             63 |         2.33 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].match_flag_pb[7]_i_2_n_0                                                                             | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].match_flag_pb[7]_i_1_n_0                                                       |               14 |             64 |         4.57 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1120]_i_2_n_0                                                                                                                                                                             | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1120]_i_1_n_0                                                                                                                                                       |               15 |             64 |         4.27 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/mux_rd_valid_r                                                                                                  |                                                                                                                                                                                                                                                     |               13 |             64 |         4.92 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                        |                                                                                                                                                                                                                                                     |               19 |             64 |         3.37 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                 |                                                                                                                                                                                                                                                     |               19 |             64 |         3.37 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                            |                                                                                                                                                                                                                                                     |               22 |             64 |         2.91 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r_reg_n_0                                                                                                        |                                                                                                                                                                                                                                                     |               17 |             64 |         3.76 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r0                                                                                                               |                                                                                                                                                                                                                                                     |               15 |             64 |         4.27 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                     |               17 |             65 |         3.82 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                     | system_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                               |               14 |             68 |         4.86 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                         |               24 |             68 |         2.83 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                     | system_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                               |               13 |             71 |         5.46 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                     | system_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                               |               14 |             71 |         5.07 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                            |                                                                                                                                                                                                                                                     |               11 |             72 |         6.55 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2056]_i_1_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                                     |               13 |             72 |         5.54 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                                                                                            |                                                                                                                                                                                                                                                     |               20 |             72 |         3.60 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][0][userdata][7]_i_1_n_0                                                                                                             |                                                                                                                                                                                                                                                     |               17 |             72 |         4.24 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                     | system_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                               |               14 |             77 |         5.50 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                     | system_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                               |               15 |             77 |         5.13 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[35].Instr_Mux_MUXF7/if_missed_fetch_reg                                                                                                                  |                                                                                                                                                                                                                                                     |               11 |             78 |         7.09 |
|  system_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                           |                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                     |               31 |             81 |         2.61 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                                                               |               26 |             82 |         3.15 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                         |                                                                                                                                                                                                                                                     |               11 |             88 |         8.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                     |                                                                                                                                                                                                                                                     |               11 |             88 |         8.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                     |                                                                                                                                                                                                                                                     |               11 |             88 |         8.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                         |                                                                                                                                                                                                                                                     |               11 |             88 |         8.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                     |                                                                                                                                                                                                                                                     |               11 |             88 |         8.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                     |                                                                                                                                                                                                                                                     |               11 |             88 |         8.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                         |                                                                                                                                                                                                                                                     |               11 |             88 |         8.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep_n_0                                                                                                                                                |               33 |             90 |         2.73 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/state_reg[0][0]                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__9_n_0                                                                                                                                             |               27 |             91 |         3.37 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                                             |               31 |             94 |         3.03 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                             |               43 |             95 |         2.21 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__4_n_0                                                                                                                                             |               35 |             95 |         2.71 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__0_n_0                                                                                                                                             |               30 |             95 |         3.17 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/state_reg[0][0]                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__8_n_0                                                                                                                                             |               27 |             95 |         3.52 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__1_n_0                                                                                                                                             |               34 |             95 |         2.79 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                 |                                                                                                                                                                                                                                                     |               12 |             96 |         8.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                 |                                                                                                                                                                                                                                                     |               12 |             96 |         8.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                         |                                                                                                                                                                                                                                                     |               12 |             96 |         8.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                 |                                                                                                                                                                                                                                                     |               12 |             96 |         8.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                         |                                                                                                                                                                                                                                                     |               12 |             96 |         8.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                 |                                                                                                                                                                                                                                                     |               12 |             96 |         8.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                         |                                                                                                                                                                                                                                                     |               12 |             96 |         8.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_reset_reg_0                                                                                                                                                                                       |                                                                                                                                                                                                                                                     |               16 |            128 |         8.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                                                             |                                                                                                                                                                                                                                                     |               24 |            129 |         5.38 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1186]_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                     |               23 |            129 |         5.61 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr_1                                                                                    | system_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                |               25 |            137 |         5.48 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                      | system_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                |               25 |            141 |         5.64 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                                       | system_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                |               27 |            141 |         5.22 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2064]_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                     |               28 |            145 |         5.18 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                                                             |                                                                                                                                                                                                                                                     |               27 |            145 |         5.37 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                      | system_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                |               28 |            151 |         5.39 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                      | system_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                |               28 |            154 |         5.50 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                      | system_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                |               27 |            154 |         5.70 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                          |                                                                                                                                                                                                                                                     |               23 |            184 |         8.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                          |                                                                                                                                                                                                                                                     |               23 |            184 |         8.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                          |                                                                                                                                                                                                                                                     |               25 |            200 |         8.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                          |                                                                                                                                                                                                                                                     |               25 |            200 |         8.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                          |                                                                                                                                                                                                                                                     |               25 |            200 |         8.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                          |                                                                                                                                                                                                                                                     |               25 |            200 |         8.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                                                                                            | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                               |               72 |            204 |         2.83 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                               |               90 |            226 |         2.51 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                                                                                           | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                               |              105 |            241 |         2.30 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy                                                                                                                                                                    |                                                                                                                                                                                                                                                     |               97 |            256 |         2.64 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/app_rd_data_valid                                                                                                                                                              |                                                                                                                                                                                                                                                     |               65 |            256 |         3.94 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/s_ready_i_reg[0]                                                                                                                                         |                                                                                                                                                                                                                                                     |               55 |            257 |         4.67 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/load_s1                                                                                                                               |                                                                                                                                                                                                                                                     |               88 |            257 |         2.92 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2                                                                                                                                                            |                                                                                                                                                                                                                                                     |               79 |            288 |         3.65 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_d3                                                                                                                                                               |                                                                                                                                                                                                                                                     |               96 |            288 |         3.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf_we |                                                                                                                                                                                                                                                     |               43 |            344 |         8.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/wdf_rdy_ns                                                                                                                                                                     |                                                                                                                                                                                                                                                     |               48 |            384 |         8.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                     |             1143 |           3770 |         3.30 |
+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


