vhdl xil_defaultlib  \
"../../../../project_1.srcs/sources_1/ip/signed_div/sim/signed_div.vhd" \

nosort
