;redcode
;assert 1
	SPL 0, 4710
	SPL 7, 4719
	ADD 0, -4730
	MOV 8928, <-95
	JMP -1, -2012
	SPL 0, 4710
	ADD 0, -4710
	MOV 8928, <-95
	JMP 1, 7012
	SUB -1, -2012
	JMP -1, @-2012
	JMP -801, -2082
	JMP -1, -2012
	JMP -1, -2012
	MOV 8928, <-95
	MOV 8928, <-95
	JMP -1, -2012
	SLT 8928, <-7095
	SPL 0, 4710
	MOV 8978, <62
	SLT 7000, -7718
	MOV 8928, <-55
	ADD 1100, -4715
	SPL 100, 5710
	SPL 3, 4110
	MOV 8928, <-95
	SPL 30, 4715
	ADD 1000, -4720
