;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.3
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2019 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; Rx_1
Rx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
Rx_1__0__MASK EQU 0x40
Rx_1__0__PC EQU CYREG_PRT12_PC6
Rx_1__0__PORT EQU 12
Rx_1__0__SHIFT EQU 6
Rx_1__AG EQU CYREG_PRT12_AG
Rx_1__BIE EQU CYREG_PRT12_BIE
Rx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Rx_1__BYP EQU CYREG_PRT12_BYP
Rx_1__DM0 EQU CYREG_PRT12_DM0
Rx_1__DM1 EQU CYREG_PRT12_DM1
Rx_1__DM2 EQU CYREG_PRT12_DM2
Rx_1__DR EQU CYREG_PRT12_DR
Rx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Rx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Rx_1__MASK EQU 0x40
Rx_1__PORT EQU 12
Rx_1__PRT EQU CYREG_PRT12_PRT
Rx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Rx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Rx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Rx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Rx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Rx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Rx_1__PS EQU CYREG_PRT12_PS
Rx_1__SHIFT EQU 6
Rx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Rx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Rx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Rx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Rx_1__SLW EQU CYREG_PRT12_SLW

; Tx_1
Tx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
Tx_1__0__MASK EQU 0x80
Tx_1__0__PC EQU CYREG_PRT12_PC7
Tx_1__0__PORT EQU 12
Tx_1__0__SHIFT EQU 7
Tx_1__AG EQU CYREG_PRT12_AG
Tx_1__BIE EQU CYREG_PRT12_BIE
Tx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Tx_1__BYP EQU CYREG_PRT12_BYP
Tx_1__DM0 EQU CYREG_PRT12_DM0
Tx_1__DM1 EQU CYREG_PRT12_DM1
Tx_1__DM2 EQU CYREG_PRT12_DM2
Tx_1__DR EQU CYREG_PRT12_DR
Tx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Tx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Tx_1__MASK EQU 0x80
Tx_1__PORT EQU 12
Tx_1__PRT EQU CYREG_PRT12_PRT
Tx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Tx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Tx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Tx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Tx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Tx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Tx_1__PS EQU CYREG_PRT12_PS
Tx_1__SHIFT EQU 7
Tx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Tx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Tx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Tx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Tx_1__SLW EQU CYREG_PRT12_SLW

; PWM_DC
PWM_DC_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
PWM_DC_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
PWM_DC_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
PWM_DC_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
PWM_DC_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
PWM_DC_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB11_12_MSK
PWM_DC_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
PWM_DC_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB11_12_MSK
PWM_DC_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
PWM_DC_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_DC_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_DC_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
PWM_DC_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB11_CTL
PWM_DC_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB11_ST_CTL
PWM_DC_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB11_CTL
PWM_DC_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB11_ST_CTL
PWM_DC_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_DC_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
PWM_DC_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
PWM_DC_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB11_MSK
PWM_DC_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_DC_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_DC_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
PWM_DC_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB11_12_ST
PWM_DC_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_DC_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_DC_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_DC_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_DC_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_DC_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB11_MSK
PWM_DC_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
PWM_DC_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
PWM_DC_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
PWM_DC_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB11_ST_CTL
PWM_DC_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB11_ST_CTL
PWM_DC_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB11_ST
PWM_DC_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
PWM_DC_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
PWM_DC_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
PWM_DC_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
PWM_DC_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
PWM_DC_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
PWM_DC_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
PWM_DC_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
PWM_DC_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B0_UDB08_A0
PWM_DC_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B0_UDB08_A1
PWM_DC_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
PWM_DC_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B0_UDB08_D0
PWM_DC_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B0_UDB08_D1
PWM_DC_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
PWM_DC_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
PWM_DC_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B0_UDB08_F0
PWM_DC_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B0_UDB08_F1
PWM_DC_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
PWM_DC_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL

; UART_1
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB08_09_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB08_09_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
UART_1_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB08_CTL
UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB08_ST_CTL
UART_1_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB08_CTL
UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB08_ST_CTL
UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB08_MSK
UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB08_09_ST
UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB08_MSK
UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB08_ST_CTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB08_ST_CTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB08_ST
UART_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
UART_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
UART_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
UART_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
UART_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
UART_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
UART_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
UART_1_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB08_A0
UART_1_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB08_A1
UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
UART_1_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB08_D0
UART_1_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB08_D1
UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
UART_1_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB08_F0
UART_1_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB08_F1
UART_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
UART_1_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB08_09_ST
UART_1_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_1_BUART_sRX_RxSts__3__POS EQU 3
UART_1_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_1_BUART_sRX_RxSts__4__POS EQU 4
UART_1_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_1_BUART_sRX_RxSts__5__POS EQU 5
UART_1_BUART_sRX_RxSts__MASK EQU 0x38
UART_1_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB08_MSK
UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
UART_1_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB08_ST
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B1_UDB10_11_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B1_UDB10_11_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B1_UDB10_11_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B1_UDB10_11_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B1_UDB10_11_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B1_UDB10_11_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B1_UDB10_A0_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B1_UDB10_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B1_UDB10_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B1_UDB10_D0_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B1_UDB10_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B1_UDB10_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B1_UDB10_F0_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B1_UDB10_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B1_UDB10_F1
UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
UART_1_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B1_UDB09_A0
UART_1_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B1_UDB09_A1
UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
UART_1_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B1_UDB09_D0
UART_1_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B1_UDB09_D1
UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
UART_1_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B1_UDB09_F0
UART_1_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B1_UDB09_F1
UART_1_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_1_BUART_sTX_TxSts__0__POS EQU 0
UART_1_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_1_BUART_sTX_TxSts__1__POS EQU 1
UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB10_11_ST
UART_1_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_1_BUART_sTX_TxSts__2__POS EQU 2
UART_1_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_1_BUART_sTX_TxSts__3__POS EQU 3
UART_1_BUART_sTX_TxSts__MASK EQU 0x0F
UART_1_BUART_sTX_TxSts__MASK_REG EQU CYREG_B1_UDB10_MSK
UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
UART_1_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B1_UDB10_ST
UART_1_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
UART_1_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
UART_1_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
UART_1_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_1_IntClock__INDEX EQU 0x01
UART_1_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_1_IntClock__PM_ACT_MSK EQU 0x02
UART_1_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_1_IntClock__PM_STBY_MSK EQU 0x02

; Clock_1
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x02
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x04
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x04

; Clock_2
Clock_2__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_2__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_2__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_2__CFG2_SRC_SEL_MASK EQU 0x07
Clock_2__INDEX EQU 0x00
Clock_2__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_2__PM_ACT_MSK EQU 0x01
Clock_2__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_2__PM_STBY_MSK EQU 0x01

; Pin_1_6
Pin_1_6__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
Pin_1_6__0__MASK EQU 0x40
Pin_1_6__0__PC EQU CYREG_PRT1_PC6
Pin_1_6__0__PORT EQU 1
Pin_1_6__0__SHIFT EQU 6
Pin_1_6__AG EQU CYREG_PRT1_AG
Pin_1_6__AMUX EQU CYREG_PRT1_AMUX
Pin_1_6__BIE EQU CYREG_PRT1_BIE
Pin_1_6__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Pin_1_6__BYP EQU CYREG_PRT1_BYP
Pin_1_6__CTL EQU CYREG_PRT1_CTL
Pin_1_6__DM0 EQU CYREG_PRT1_DM0
Pin_1_6__DM1 EQU CYREG_PRT1_DM1
Pin_1_6__DM2 EQU CYREG_PRT1_DM2
Pin_1_6__DR EQU CYREG_PRT1_DR
Pin_1_6__INP_DIS EQU CYREG_PRT1_INP_DIS
Pin_1_6__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Pin_1_6__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Pin_1_6__LCD_EN EQU CYREG_PRT1_LCD_EN
Pin_1_6__MASK EQU 0x40
Pin_1_6__PORT EQU 1
Pin_1_6__PRT EQU CYREG_PRT1_PRT
Pin_1_6__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Pin_1_6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Pin_1_6__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Pin_1_6__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Pin_1_6__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Pin_1_6__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Pin_1_6__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Pin_1_6__PS EQU CYREG_PRT1_PS
Pin_1_6__SHIFT EQU 6
Pin_1_6__SLW EQU CYREG_PRT1_SLW

; Pin_1_7
Pin_1_7__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
Pin_1_7__0__MASK EQU 0x80
Pin_1_7__0__PC EQU CYREG_PRT1_PC7
Pin_1_7__0__PORT EQU 1
Pin_1_7__0__SHIFT EQU 7
Pin_1_7__AG EQU CYREG_PRT1_AG
Pin_1_7__AMUX EQU CYREG_PRT1_AMUX
Pin_1_7__BIE EQU CYREG_PRT1_BIE
Pin_1_7__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Pin_1_7__BYP EQU CYREG_PRT1_BYP
Pin_1_7__CTL EQU CYREG_PRT1_CTL
Pin_1_7__DM0 EQU CYREG_PRT1_DM0
Pin_1_7__DM1 EQU CYREG_PRT1_DM1
Pin_1_7__DM2 EQU CYREG_PRT1_DM2
Pin_1_7__DR EQU CYREG_PRT1_DR
Pin_1_7__INP_DIS EQU CYREG_PRT1_INP_DIS
Pin_1_7__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Pin_1_7__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Pin_1_7__LCD_EN EQU CYREG_PRT1_LCD_EN
Pin_1_7__MASK EQU 0x80
Pin_1_7__PORT EQU 1
Pin_1_7__PRT EQU CYREG_PRT1_PRT
Pin_1_7__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Pin_1_7__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Pin_1_7__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Pin_1_7__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Pin_1_7__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Pin_1_7__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Pin_1_7__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Pin_1_7__PS EQU CYREG_PRT1_PS
Pin_1_7__SHIFT EQU 7
Pin_1_7__SLW EQU CYREG_PRT1_SLW

; Pin_RPi
Pin_RPi__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
Pin_RPi__0__MASK EQU 0x01
Pin_RPi__0__PC EQU CYREG_PRT2_PC0
Pin_RPi__0__PORT EQU 2
Pin_RPi__0__SHIFT EQU 0
Pin_RPi__AG EQU CYREG_PRT2_AG
Pin_RPi__AMUX EQU CYREG_PRT2_AMUX
Pin_RPi__BIE EQU CYREG_PRT2_BIE
Pin_RPi__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_RPi__BYP EQU CYREG_PRT2_BYP
Pin_RPi__CTL EQU CYREG_PRT2_CTL
Pin_RPi__DM0 EQU CYREG_PRT2_DM0
Pin_RPi__DM1 EQU CYREG_PRT2_DM1
Pin_RPi__DM2 EQU CYREG_PRT2_DM2
Pin_RPi__DR EQU CYREG_PRT2_DR
Pin_RPi__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_RPi__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_RPi__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_RPi__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_RPi__MASK EQU 0x01
Pin_RPi__PORT EQU 2
Pin_RPi__PRT EQU CYREG_PRT2_PRT
Pin_RPi__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_RPi__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_RPi__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_RPi__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_RPi__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_RPi__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_RPi__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_RPi__PS EQU CYREG_PRT2_PS
Pin_RPi__SHIFT EQU 0
Pin_RPi__SLW EQU CYREG_PRT2_SLW

; isr_RPi
isr_RPi__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_RPi__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_RPi__INTC_MASK EQU 0x01
isr_RPi__INTC_NUMBER EQU 0
isr_RPi__INTC_PRIOR_NUM EQU 7
isr_RPi__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
isr_RPi__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_RPi__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; PWM_Servo
PWM_Servo_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
PWM_Servo_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
PWM_Servo_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
PWM_Servo_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
PWM_Servo_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
PWM_Servo_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB10_11_MSK
PWM_Servo_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
PWM_Servo_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB10_11_MSK
PWM_Servo_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
PWM_Servo_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_Servo_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_Servo_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
PWM_Servo_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB10_CTL
PWM_Servo_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB10_ST_CTL
PWM_Servo_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB10_CTL
PWM_Servo_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB10_ST_CTL
PWM_Servo_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_Servo_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
PWM_Servo_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
PWM_Servo_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB10_MSK
PWM_Servo_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_Servo_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_Servo_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
PWM_Servo_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB10_11_ST
PWM_Servo_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_Servo_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_Servo_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_Servo_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_Servo_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_Servo_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB10_MSK
PWM_Servo_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
PWM_Servo_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
PWM_Servo_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
PWM_Servo_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB10_ST_CTL
PWM_Servo_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB10_ST_CTL
PWM_Servo_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB10_ST
PWM_Servo_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
PWM_Servo_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
PWM_Servo_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
PWM_Servo_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
PWM_Servo_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
PWM_Servo_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
PWM_Servo_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
PWM_Servo_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
PWM_Servo_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB10_A0
PWM_Servo_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB10_A1
PWM_Servo_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
PWM_Servo_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB10_D0
PWM_Servo_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB10_D1
PWM_Servo_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
PWM_Servo_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
PWM_Servo_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB10_F0
PWM_Servo_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB10_F1
PWM_Servo_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
PWM_Servo_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
PWM_Servo_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
PWM_Servo_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
PWM_Servo_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
PWM_Servo_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
PWM_Servo_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
PWM_Servo_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
PWM_Servo_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
PWM_Servo_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
PWM_Servo_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB11_A0
PWM_Servo_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB11_A1
PWM_Servo_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
PWM_Servo_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB11_D0
PWM_Servo_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB11_D1
PWM_Servo_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
PWM_Servo_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
PWM_Servo_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB11_F0
PWM_Servo_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB11_F1
PWM_Servo_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
PWM_Servo_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL

; Pin_PWM_DC
Pin_PWM_DC__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
Pin_PWM_DC__0__MASK EQU 0x02
Pin_PWM_DC__0__PC EQU CYREG_PRT2_PC1
Pin_PWM_DC__0__PORT EQU 2
Pin_PWM_DC__0__SHIFT EQU 1
Pin_PWM_DC__AG EQU CYREG_PRT2_AG
Pin_PWM_DC__AMUX EQU CYREG_PRT2_AMUX
Pin_PWM_DC__BIE EQU CYREG_PRT2_BIE
Pin_PWM_DC__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_PWM_DC__BYP EQU CYREG_PRT2_BYP
Pin_PWM_DC__CTL EQU CYREG_PRT2_CTL
Pin_PWM_DC__DM0 EQU CYREG_PRT2_DM0
Pin_PWM_DC__DM1 EQU CYREG_PRT2_DM1
Pin_PWM_DC__DM2 EQU CYREG_PRT2_DM2
Pin_PWM_DC__DR EQU CYREG_PRT2_DR
Pin_PWM_DC__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_PWM_DC__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_PWM_DC__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_PWM_DC__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_PWM_DC__MASK EQU 0x02
Pin_PWM_DC__PORT EQU 2
Pin_PWM_DC__PRT EQU CYREG_PRT2_PRT
Pin_PWM_DC__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_PWM_DC__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_PWM_DC__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_PWM_DC__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_PWM_DC__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_PWM_DC__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_PWM_DC__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_PWM_DC__PS EQU CYREG_PRT2_PS
Pin_PWM_DC__SHIFT EQU 1
Pin_PWM_DC__SLW EQU CYREG_PRT2_SLW

; isr_uart_rx
isr_uart_rx__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_uart_rx__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_uart_rx__INTC_MASK EQU 0x02
isr_uart_rx__INTC_NUMBER EQU 1
isr_uart_rx__INTC_PRIOR_NUM EQU 7
isr_uart_rx__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
isr_uart_rx__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_uart_rx__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Pin_PWM_Servo
Pin_PWM_Servo__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
Pin_PWM_Servo__0__MASK EQU 0x04
Pin_PWM_Servo__0__PC EQU CYREG_PRT2_PC2
Pin_PWM_Servo__0__PORT EQU 2
Pin_PWM_Servo__0__SHIFT EQU 2
Pin_PWM_Servo__AG EQU CYREG_PRT2_AG
Pin_PWM_Servo__AMUX EQU CYREG_PRT2_AMUX
Pin_PWM_Servo__BIE EQU CYREG_PRT2_BIE
Pin_PWM_Servo__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_PWM_Servo__BYP EQU CYREG_PRT2_BYP
Pin_PWM_Servo__CTL EQU CYREG_PRT2_CTL
Pin_PWM_Servo__DM0 EQU CYREG_PRT2_DM0
Pin_PWM_Servo__DM1 EQU CYREG_PRT2_DM1
Pin_PWM_Servo__DM2 EQU CYREG_PRT2_DM2
Pin_PWM_Servo__DR EQU CYREG_PRT2_DR
Pin_PWM_Servo__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_PWM_Servo__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_PWM_Servo__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_PWM_Servo__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_PWM_Servo__MASK EQU 0x04
Pin_PWM_Servo__PORT EQU 2
Pin_PWM_Servo__PRT EQU CYREG_PRT2_PRT
Pin_PWM_Servo__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_PWM_Servo__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_PWM_Servo__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_PWM_Servo__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_PWM_Servo__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_PWM_Servo__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_PWM_Servo__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_PWM_Servo__PS EQU CYREG_PRT2_PS
Pin_PWM_Servo__SHIFT EQU 2
Pin_PWM_Servo__SLW EQU CYREG_PRT2_SLW

; Pin_interrupt
Pin_interrupt__0__INTTYPE EQU CYREG_PICU3_INTTYPE4
Pin_interrupt__0__MASK EQU 0x10
Pin_interrupt__0__PC EQU CYREG_PRT3_PC4
Pin_interrupt__0__PORT EQU 3
Pin_interrupt__0__SHIFT EQU 4
Pin_interrupt__AG EQU CYREG_PRT3_AG
Pin_interrupt__AMUX EQU CYREG_PRT3_AMUX
Pin_interrupt__BIE EQU CYREG_PRT3_BIE
Pin_interrupt__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_interrupt__BYP EQU CYREG_PRT3_BYP
Pin_interrupt__CTL EQU CYREG_PRT3_CTL
Pin_interrupt__DM0 EQU CYREG_PRT3_DM0
Pin_interrupt__DM1 EQU CYREG_PRT3_DM1
Pin_interrupt__DM2 EQU CYREG_PRT3_DM2
Pin_interrupt__DR EQU CYREG_PRT3_DR
Pin_interrupt__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_interrupt__INTSTAT EQU CYREG_PICU3_INTSTAT
Pin_interrupt__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Pin_interrupt__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_interrupt__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_interrupt__MASK EQU 0x10
Pin_interrupt__PORT EQU 3
Pin_interrupt__PRT EQU CYREG_PRT3_PRT
Pin_interrupt__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_interrupt__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_interrupt__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_interrupt__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_interrupt__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_interrupt__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_interrupt__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_interrupt__PS EQU CYREG_PRT3_PS
Pin_interrupt__SHIFT EQU 4
Pin_interrupt__SLW EQU CYREG_PRT3_SLW
Pin_interrupt__SNAP EQU CYREG_PICU3_SNAP

; Pin_SensorFront_Echo
Pin_SensorFront_Echo__0__INTTYPE EQU CYREG_PICU3_INTTYPE7
Pin_SensorFront_Echo__0__MASK EQU 0x80
Pin_SensorFront_Echo__0__PC EQU CYREG_PRT3_PC7
Pin_SensorFront_Echo__0__PORT EQU 3
Pin_SensorFront_Echo__0__SHIFT EQU 7
Pin_SensorFront_Echo__AG EQU CYREG_PRT3_AG
Pin_SensorFront_Echo__AMUX EQU CYREG_PRT3_AMUX
Pin_SensorFront_Echo__BIE EQU CYREG_PRT3_BIE
Pin_SensorFront_Echo__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_SensorFront_Echo__BYP EQU CYREG_PRT3_BYP
Pin_SensorFront_Echo__CTL EQU CYREG_PRT3_CTL
Pin_SensorFront_Echo__DM0 EQU CYREG_PRT3_DM0
Pin_SensorFront_Echo__DM1 EQU CYREG_PRT3_DM1
Pin_SensorFront_Echo__DM2 EQU CYREG_PRT3_DM2
Pin_SensorFront_Echo__DR EQU CYREG_PRT3_DR
Pin_SensorFront_Echo__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_SensorFront_Echo__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Pin_SensorFront_Echo__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_SensorFront_Echo__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_SensorFront_Echo__MASK EQU 0x80
Pin_SensorFront_Echo__PORT EQU 3
Pin_SensorFront_Echo__PRT EQU CYREG_PRT3_PRT
Pin_SensorFront_Echo__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_SensorFront_Echo__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_SensorFront_Echo__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_SensorFront_Echo__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_SensorFront_Echo__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_SensorFront_Echo__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_SensorFront_Echo__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_SensorFront_Echo__PS EQU CYREG_PRT3_PS
Pin_SensorFront_Echo__SHIFT EQU 7
Pin_SensorFront_Echo__SLW EQU CYREG_PRT3_SLW

; Pin_SensorFront_Trig
Pin_SensorFront_Trig__0__INTTYPE EQU CYREG_PICU3_INTTYPE6
Pin_SensorFront_Trig__0__MASK EQU 0x40
Pin_SensorFront_Trig__0__PC EQU CYREG_PRT3_PC6
Pin_SensorFront_Trig__0__PORT EQU 3
Pin_SensorFront_Trig__0__SHIFT EQU 6
Pin_SensorFront_Trig__AG EQU CYREG_PRT3_AG
Pin_SensorFront_Trig__AMUX EQU CYREG_PRT3_AMUX
Pin_SensorFront_Trig__BIE EQU CYREG_PRT3_BIE
Pin_SensorFront_Trig__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_SensorFront_Trig__BYP EQU CYREG_PRT3_BYP
Pin_SensorFront_Trig__CTL EQU CYREG_PRT3_CTL
Pin_SensorFront_Trig__DM0 EQU CYREG_PRT3_DM0
Pin_SensorFront_Trig__DM1 EQU CYREG_PRT3_DM1
Pin_SensorFront_Trig__DM2 EQU CYREG_PRT3_DM2
Pin_SensorFront_Trig__DR EQU CYREG_PRT3_DR
Pin_SensorFront_Trig__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_SensorFront_Trig__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Pin_SensorFront_Trig__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_SensorFront_Trig__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_SensorFront_Trig__MASK EQU 0x40
Pin_SensorFront_Trig__PORT EQU 3
Pin_SensorFront_Trig__PRT EQU CYREG_PRT3_PRT
Pin_SensorFront_Trig__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_SensorFront_Trig__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_SensorFront_Trig__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_SensorFront_Trig__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_SensorFront_Trig__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_SensorFront_Trig__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_SensorFront_Trig__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_SensorFront_Trig__PS EQU CYREG_PRT3_PS
Pin_SensorFront_Trig__SHIFT EQU 6
Pin_SensorFront_Trig__SLW EQU CYREG_PRT3_SLW

; Pin_SensorRight_Echo
Pin_SensorRight_Echo__0__INTTYPE EQU CYREG_PICU2_INTTYPE7
Pin_SensorRight_Echo__0__MASK EQU 0x80
Pin_SensorRight_Echo__0__PC EQU CYREG_PRT2_PC7
Pin_SensorRight_Echo__0__PORT EQU 2
Pin_SensorRight_Echo__0__SHIFT EQU 7
Pin_SensorRight_Echo__AG EQU CYREG_PRT2_AG
Pin_SensorRight_Echo__AMUX EQU CYREG_PRT2_AMUX
Pin_SensorRight_Echo__BIE EQU CYREG_PRT2_BIE
Pin_SensorRight_Echo__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_SensorRight_Echo__BYP EQU CYREG_PRT2_BYP
Pin_SensorRight_Echo__CTL EQU CYREG_PRT2_CTL
Pin_SensorRight_Echo__DM0 EQU CYREG_PRT2_DM0
Pin_SensorRight_Echo__DM1 EQU CYREG_PRT2_DM1
Pin_SensorRight_Echo__DM2 EQU CYREG_PRT2_DM2
Pin_SensorRight_Echo__DR EQU CYREG_PRT2_DR
Pin_SensorRight_Echo__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_SensorRight_Echo__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_SensorRight_Echo__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_SensorRight_Echo__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_SensorRight_Echo__MASK EQU 0x80
Pin_SensorRight_Echo__PORT EQU 2
Pin_SensorRight_Echo__PRT EQU CYREG_PRT2_PRT
Pin_SensorRight_Echo__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_SensorRight_Echo__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_SensorRight_Echo__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_SensorRight_Echo__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_SensorRight_Echo__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_SensorRight_Echo__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_SensorRight_Echo__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_SensorRight_Echo__PS EQU CYREG_PRT2_PS
Pin_SensorRight_Echo__SHIFT EQU 7
Pin_SensorRight_Echo__SLW EQU CYREG_PRT2_SLW

; Pin_SensorRight_Trig
Pin_SensorRight_Trig__0__INTTYPE EQU CYREG_PICU2_INTTYPE6
Pin_SensorRight_Trig__0__MASK EQU 0x40
Pin_SensorRight_Trig__0__PC EQU CYREG_PRT2_PC6
Pin_SensorRight_Trig__0__PORT EQU 2
Pin_SensorRight_Trig__0__SHIFT EQU 6
Pin_SensorRight_Trig__AG EQU CYREG_PRT2_AG
Pin_SensorRight_Trig__AMUX EQU CYREG_PRT2_AMUX
Pin_SensorRight_Trig__BIE EQU CYREG_PRT2_BIE
Pin_SensorRight_Trig__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_SensorRight_Trig__BYP EQU CYREG_PRT2_BYP
Pin_SensorRight_Trig__CTL EQU CYREG_PRT2_CTL
Pin_SensorRight_Trig__DM0 EQU CYREG_PRT2_DM0
Pin_SensorRight_Trig__DM1 EQU CYREG_PRT2_DM1
Pin_SensorRight_Trig__DM2 EQU CYREG_PRT2_DM2
Pin_SensorRight_Trig__DR EQU CYREG_PRT2_DR
Pin_SensorRight_Trig__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_SensorRight_Trig__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_SensorRight_Trig__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_SensorRight_Trig__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_SensorRight_Trig__MASK EQU 0x40
Pin_SensorRight_Trig__PORT EQU 2
Pin_SensorRight_Trig__PRT EQU CYREG_PRT2_PRT
Pin_SensorRight_Trig__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_SensorRight_Trig__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_SensorRight_Trig__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_SensorRight_Trig__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_SensorRight_Trig__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_SensorRight_Trig__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_SensorRight_Trig__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_SensorRight_Trig__PS EQU CYREG_PRT2_PS
Pin_SensorRight_Trig__SHIFT EQU 6
Pin_SensorRight_Trig__SLW EQU CYREG_PRT2_SLW

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 24
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 24
CYDEV_CHIP_MEMBER_4AA EQU 23
CYDEV_CHIP_MEMBER_4AB EQU 28
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4D EQU 18
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 25
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 22
CYDEV_CHIP_MEMBER_4I EQU 30
CYDEV_CHIP_MEMBER_4J EQU 19
CYDEV_CHIP_MEMBER_4K EQU 20
CYDEV_CHIP_MEMBER_4L EQU 29
CYDEV_CHIP_MEMBER_4M EQU 27
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 26
CYDEV_CHIP_MEMBER_4Q EQU 15
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 21
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 16
CYDEV_CHIP_MEMBER_4Z EQU 17
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 31
CYDEV_CHIP_MEMBER_FM3 EQU 35
CYDEV_CHIP_MEMBER_FM4 EQU 36
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 32
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 33
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 34
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000003
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
