#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000000952b30 .scope module, "EXEU" "EXEU" 2 5;
 .timescale 0 0;
v000000000096b1c0_0 .var "AU_in1", 15 0;
v00000000009b60d0_0 .var "AU_in2", 15 0;
v00000000009b5270_0 .var "AU_op_enable", 0 0;
v00000000009b5d10_0 .net "AU_out", 15 0, v000000000096b260_0;  1 drivers
v00000000009b5e50_0 .var "Dest_address", 7 0;
v00000000009b51d0_0 .var "Dest_reg", 3 0;
v00000000009b4ff0_0 .var "Global_clk", 0 0;
v00000000009b5090_0 .var "MAR", 7 0;
v00000000009b4410_0 .net "MDR_in", 15 0, v000000000096b8a0_0;  1 drivers
v00000000009b5a90_0 .var "MDR_out", 15 0;
v00000000009b4730_0 .var "Mem_op_enable", 0 0;
v00000000009b5630_0 .var "Mode", 3 0;
v00000000009b4d70_0 .var "Opcode", 3 0;
v00000000009b5db0_0 .var "PC", 7 0;
v00000000009b49b0_0 .var "Read_back_sig", 0 0;
v00000000009b47d0_0 .var "Read_sig", 0 0;
v00000000009b44b0_0 .var "Src_reg1", 3 0;
v00000000009b5950_0 .var "Src_reg2", 3 0;
v00000000009b5b30_0 .var "Write_back_sig", 0 0;
v00000000009b5ef0_0 .var "Write_sig", 0 0;
v00000000009b4b90_0 .var "hlt", 0 0;
v00000000009b4910_0 .var/i "i", 31 0;
v00000000009b5bd0 .array "reg_bank", 15 0, 15 0;
v00000000009b4870_0 .var/i "total_clk_cycle", 31 0;
E_0000000000966150 .event posedge, v000000000096aea0_0;
S_000000000095a6d0 .scope module, "test_au" "AU" 2 24, 3 4 0, S_0000000000952b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Global_clk"
    .port_info 1 /INPUT 1 "AU_op_enable"
    .port_info 2 /INPUT 4 "Mode"
    .port_info 3 /INPUT 16 "AU_in_1"
    .port_info 4 /INPUT 16 "AU_in_2"
    .port_info 5 /OUTPUT 16 "AU_out"
v000000000096ae00_0 .net "AU_in_1", 15 0, v000000000096b1c0_0;  1 drivers
v000000000096b760_0 .net "AU_in_2", 15 0, v00000000009b60d0_0;  1 drivers
v000000000096b800_0 .net "AU_op_enable", 0 0, v00000000009b5270_0;  1 drivers
v000000000096b260_0 .var "AU_out", 15 0;
v000000000096aea0_0 .net "Global_clk", 0 0, v00000000009b4ff0_0;  1 drivers
v000000000096b620_0 .net "Mode", 3 0, v00000000009b5630_0;  1 drivers
v000000000096bb20_0 .var "output_signbit", 0 0;
v000000000096b300_0 .var "tmp_in_1", 15 0;
v000000000096ba80_0 .var "tmp_in_2", 15 0;
v000000000096b3a0_0 .var "tmp_swap", 15 0;
E_0000000000965c50 .event posedge, v000000000096b800_0;
S_000000000096e020 .scope module, "test_memu" "MEMU" 2 18, 4 4 0, S_0000000000952b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Global_clk"
    .port_info 1 /INPUT 1 "Read_back_sig"
    .port_info 2 /INPUT 1 "Write_back_sig"
    .port_info 3 /INPUT 1 "Read_sig"
    .port_info 4 /INPUT 1 "Write_sig"
    .port_info 5 /INPUT 1 "Mem_op_enable"
    .port_info 6 /INPUT 8 "Address_in"
    .port_info 7 /INPUT 16 "Data_in"
    .port_info 8 /OUTPUT 16 "Data_out"
v000000000096bc60_0 .net "Address_in", 7 0, v00000000009b5090_0;  1 drivers
v000000000096b4e0_0 .net "Data_in", 15 0, v00000000009b5a90_0;  1 drivers
v000000000096b8a0_0 .var "Data_out", 15 0;
v000000000096b580_0 .net "Global_clk", 0 0, v00000000009b4ff0_0;  alias, 1 drivers
v000000000096b940_0 .net "Mem_op_enable", 0 0, v00000000009b4730_0;  1 drivers
v000000000096af40_0 .net "Read_back_sig", 0 0, v00000000009b49b0_0;  1 drivers
v000000000096bd00_0 .net "Read_sig", 0 0, v00000000009b47d0_0;  1 drivers
v000000000096b440_0 .net "Write_back_sig", 0 0, v00000000009b5b30_0;  1 drivers
v000000000096afe0_0 .net "Write_sig", 0 0, v00000000009b5ef0_0;  1 drivers
v000000000096bbc0_0 .var/i "file", 31 0;
v000000000096b080_0 .var/i "i", 31 0;
v000000000096b120 .array "mem", 255 0, 15 0;
E_0000000000965cd0 .event posedge, v000000000096b940_0;
E_0000000000965dd0 .event posedge, v000000000096b440_0;
E_0000000000966190 .event posedge, v000000000096af40_0;
    .scope S_000000000096e020;
T_0 ;
    %wait E_0000000000966190;
    %vpi_func 4 19 "$fopen" 32, "test_rom.mem", "r" {0 0 0};
    %store/vec4 v000000000096bbc0_0, 0, 32;
    %vpi_call 4 20 "$display", "test_rom.mem opened for readback" {0 0 0};
    %load/vec4 v000000000096bbc0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %vpi_call 4 22 "$display", "ERROR: test_rom.mem not opened" {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 4 24 "$readmemh", "test_rom.mem", v000000000096b120 {0 0 0};
    %vpi_call 4 26 "$display", "Successfully read back" {0 0 0};
    %vpi_call 4 27 "$fclose", v000000000096bbc0_0 {0 0 0};
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000000000096e020;
T_1 ;
    %wait E_0000000000965dd0;
    %vpi_func 4 32 "$fopen" 32, "test_rom.mem", "w" {0 0 0};
    %store/vec4 v000000000096bbc0_0, 0, 32;
    %vpi_call 4 33 "$display", "test_rom.mem opened for wirteback" {0 0 0};
    %load/vec4 v000000000096bbc0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %vpi_call 4 35 "$display", "ERROR: test_rom.mem not opened" {0 0 0};
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000096b080_0, 0, 32;
T_1.2 ;
    %load/vec4 v000000000096b080_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_1.3, 5;
    %ix/getv/s 4, v000000000096b080_0;
    %load/vec4a v000000000096b120, 4;
    %parti/s 4, 12, 5;
    %ix/getv/s 4, v000000000096b080_0;
    %load/vec4a v000000000096b120, 4;
    %parti/s 4, 8, 5;
    %ix/getv/s 4, v000000000096b080_0;
    %load/vec4a v000000000096b120, 4;
    %parti/s 4, 4, 4;
    %ix/getv/s 4, v000000000096b080_0;
    %load/vec4a v000000000096b120, 4;
    %parti/s 4, 0, 2;
    %vpi_call 4 38 "$fdisplay", v000000000096bbc0_0, "%x%x%x%x", S<3,vec4,u4>, S<2,vec4,u4>, S<1,vec4,u4>, S<0,vec4,u4> {4 0 0};
    %load/vec4 v000000000096b080_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v000000000096b080_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %vpi_call 4 40 "$display", "Successfully written back" {0 0 0};
    %vpi_call 4 41 "$fclose", v000000000096bbc0_0 {0 0 0};
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000000000096e020;
T_2 ;
    %wait E_0000000000965cd0;
    %load/vec4 v000000000096bd00_0;
    %load/vec4 v000000000096afe0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v000000000096bc60_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000000000096b120, 4;
    %store/vec4 v000000000096b8a0_0, 0, 16;
    %vpi_call 4 48 "$display", "Reading from Memloc %d, Data %x%x%x%x", v000000000096bc60_0, &PV<v000000000096b8a0_0, 12, 4>, &PV<v000000000096b8a0_0, 8, 4>, &PV<v000000000096b8a0_0, 4, 4>, &PV<v000000000096b8a0_0, 0, 4> {0 0 0};
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000000000096afe0_0;
    %load/vec4 v000000000096bd00_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v000000000096b4e0_0;
    %load/vec4 v000000000096bc60_0;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v000000000096b120, 4, 0;
    %load/vec4 v000000000096bc60_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000000000096b120, 4;
    %parti/s 4, 12, 5;
    %load/vec4 v000000000096bc60_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000000000096b120, 4;
    %parti/s 4, 8, 5;
    %load/vec4 v000000000096bc60_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000000000096b120, 4;
    %parti/s 4, 4, 4;
    %load/vec4 v000000000096bc60_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000000000096b120, 4;
    %parti/s 4, 0, 2;
    %vpi_call 4 52 "$display", "Writing to Memloc %d, Data %x%x%x%x", v000000000096bc60_0, S<3,vec4,u4>, S<2,vec4,u4>, S<1,vec4,u4>, S<0,vec4,u4> {4 0 0};
    %jmp T_2.3;
T_2.2 ;
    %vpi_call 4 55 "$display", "Stall" {0 0 0};
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000000000095a6d0;
T_3 ;
    %wait E_0000000000965c50;
    %load/vec4 v000000000096ae00_0;
    %store/vec4 v000000000096b300_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000000000096b300_0, 4, 1;
    %load/vec4 v000000000096b760_0;
    %store/vec4 v000000000096ba80_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000000000096ba80_0, 4, 1;
    %load/vec4 v000000000096b620_0;
    %pushi/vec4 12, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000096b620_0;
    %pushi/vec4 14, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v000000000096ae00_0;
    %parti/s 1, 15, 5;
    %load/vec4 v000000000096b760_0;
    %parti/s 1, 15, 5;
    %xor;
    %store/vec4 v000000000096bb20_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000000000096ba80_0;
    %load/vec4 v000000000096b300_0;
    %cmp/u;
    %jmp/0xz  T_3.2, 5;
    %load/vec4 v000000000096ae00_0;
    %parti/s 1, 15, 5;
    %store/vec4 v000000000096bb20_0, 0, 1;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v000000000096b620_0;
    %cmpi/e 10, 0, 4;
    %jmp/0xz  T_3.4, 4;
    %load/vec4 v000000000096b760_0;
    %parti/s 1, 15, 5;
    %inv;
    %store/vec4 v000000000096bb20_0, 0, 1;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v000000000096b760_0;
    %parti/s 1, 15, 5;
    %store/vec4 v000000000096bb20_0, 0, 1;
T_3.5 ;
    %load/vec4 v000000000096b300_0;
    %store/vec4 v000000000096b3a0_0, 0, 16;
    %load/vec4 v000000000096ba80_0;
    %store/vec4 v000000000096b300_0, 0, 16;
    %load/vec4 v000000000096b3a0_0;
    %store/vec4 v000000000096ba80_0, 0, 16;
T_3.3 ;
T_3.1 ;
    %load/vec4 v000000000096b620_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %jmp T_3.11;
T_3.6 ;
    %vpi_call 3 41 "$display", "Stall" {0 0 0};
    %jmp T_3.11;
T_3.7 ;
    %vpi_call 3 44 "$display", "Adding in AU" {0 0 0};
    %load/vec4 v000000000096ae00_0;
    %parti/s 1, 15, 5;
    %load/vec4 v000000000096b760_0;
    %parti/s 1, 15, 5;
    %xor;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.12, 8;
    %load/vec4 v000000000096b300_0;
    %load/vec4 v000000000096ba80_0;
    %sub;
    %store/vec4 v000000000096b260_0, 0, 16;
    %load/vec4 v000000000096bb20_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000000000096b260_0, 4, 1;
    %jmp T_3.13;
T_3.12 ;
    %load/vec4 v000000000096b300_0;
    %load/vec4 v000000000096ba80_0;
    %add;
    %store/vec4 v000000000096b260_0, 0, 16;
    %load/vec4 v000000000096bb20_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000000000096b260_0, 4, 1;
T_3.13 ;
    %vpi_call 3 53 "$display", "%d + %d = %d", v000000000096ae00_0, v000000000096b760_0, v000000000096b260_0 {0 0 0};
    %jmp T_3.11;
T_3.8 ;
    %vpi_call 3 57 "$display", "Substracting in AU" {0 0 0};
    %load/vec4 v000000000096ae00_0;
    %parti/s 1, 15, 5;
    %load/vec4 v000000000096b760_0;
    %parti/s 1, 15, 5;
    %xor;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.14, 8;
    %load/vec4 v000000000096b300_0;
    %load/vec4 v000000000096ba80_0;
    %add;
    %store/vec4 v000000000096b260_0, 0, 16;
    %load/vec4 v000000000096bb20_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000000000096b260_0, 4, 1;
    %jmp T_3.15;
T_3.14 ;
    %load/vec4 v000000000096b300_0;
    %load/vec4 v000000000096ba80_0;
    %sub;
    %store/vec4 v000000000096b260_0, 0, 16;
    %load/vec4 v000000000096bb20_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000000000096b260_0, 4, 1;
T_3.15 ;
    %vpi_call 3 65 "$display", "%d - %d = %d", v000000000096ae00_0, v000000000096b760_0, v000000000096b260_0 {0 0 0};
    %jmp T_3.11;
T_3.9 ;
    %vpi_call 3 69 "$display", "Multiplying in AU" {0 0 0};
    %load/vec4 v000000000096ae00_0;
    %load/vec4 v000000000096b760_0;
    %mul;
    %store/vec4 v000000000096b260_0, 0, 16;
    %load/vec4 v000000000096bb20_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000000000096b260_0, 4, 1;
    %vpi_call 3 72 "$display", "%d * %d = %d", v000000000096ae00_0, v000000000096b760_0, v000000000096b260_0 {0 0 0};
    %jmp T_3.11;
T_3.10 ;
    %vpi_call 3 76 "$display", "Dividing in AU" {0 0 0};
    %load/vec4 v000000000096ae00_0;
    %load/vec4 v000000000096b760_0;
    %div;
    %store/vec4 v000000000096b260_0, 0, 16;
    %load/vec4 v000000000096bb20_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000000000096b260_0, 4, 1;
    %vpi_call 3 79 "$display", "%d / %d = %d", v000000000096ae00_0, v000000000096b760_0, v000000000096b260_0 {0 0 0};
    %jmp T_3.11;
T_3.11 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0000000000952b30;
T_4 ;
    %delay 1, 0;
    %load/vec4 v00000000009b4ff0_0;
    %inv;
    %store/vec4 v00000000009b4ff0_0, 0, 1;
    %load/vec4 v00000000009b4870_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v00000000009b4870_0, 0, 32;
    %jmp T_4;
    .thread T_4;
    .scope S_0000000000952b30;
T_5 ;
    %vpi_call 2 32 "$dumpfile", "my_dumpfile.vcd" {0 0 0};
    %vpi_call 2 33 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000009b4870_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009b4ff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009b4b90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000009b49b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009b49b0_0, 0, 1;
    %wait E_0000000000966150;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000000009b5db0_0, 0, 8;
T_5.0 ;
    %load/vec4 v00000000009b4b90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_5.1, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000009b47d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009b5ef0_0, 0, 1;
    %load/vec4 v00000000009b5db0_0;
    %store/vec4 v00000000009b5090_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000009b4730_0, 0, 1;
    %wait E_0000000000966150;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009b4730_0, 0, 1;
    %wait E_0000000000966150;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009b47d0_0, 0, 1;
    %vpi_call 2 62 "$display", "Executing Insruction %x%x%x%x", &PV<v00000000009b4410_0, 12, 4>, &PV<v00000000009b4410_0, 8, 4>, &PV<v00000000009b4410_0, 4, 4>, &PV<v00000000009b4410_0, 0, 4> {0 0 0};
    %load/vec4 v00000000009b4410_0;
    %parti/s 4, 12, 5;
    %store/vec4 v00000000009b4d70_0, 0, 4;
    %load/vec4 v00000000009b4d70_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v00000000009b4d70_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v00000000009b4410_0;
    %parti/s 4, 8, 5;
    %store/vec4 v00000000009b51d0_0, 0, 4;
    %load/vec4 v00000000009b4410_0;
    %parti/s 4, 4, 4;
    %store/vec4 v00000000009b44b0_0, 0, 4;
    %vpi_call 2 70 "$display", "Loading Immediate" {0 0 0};
    %load/vec4 v00000000009b5db0_0;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v00000000009b5db0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000009b47d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009b5ef0_0, 0, 1;
    %load/vec4 v00000000009b5db0_0;
    %store/vec4 v00000000009b5090_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000009b4730_0, 0, 1;
    %wait E_0000000000966150;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009b4730_0, 0, 1;
    %wait E_0000000000966150;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009b47d0_0, 0, 1;
    %load/vec4 v00000000009b44b0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v00000000009b5bd0, 4;
    %store/vec4 v000000000096b1c0_0, 0, 16;
    %load/vec4 v00000000009b4410_0;
    %store/vec4 v00000000009b60d0_0, 0, 16;
    %load/vec4 v00000000009b4d70_0;
    %store/vec4 v00000000009b5630_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000000009b5630_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000009b5270_0, 0, 1;
    %wait E_0000000000966150;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009b5270_0, 0, 1;
    %wait E_0000000000966150;
    %load/vec4 v00000000009b5d10_0;
    %load/vec4 v00000000009b51d0_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v00000000009b5bd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000009b4910_0, 0, 32;
T_5.6 ;
    %load/vec4 v00000000009b4910_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.7, 5;
    %ix/getv/s 4, v00000000009b4910_0;
    %load/vec4a v00000000009b5bd0, 4;
    %parti/s 4, 12, 5;
    %ix/getv/s 4, v00000000009b4910_0;
    %load/vec4a v00000000009b5bd0, 4;
    %parti/s 4, 8, 5;
    %ix/getv/s 4, v00000000009b4910_0;
    %load/vec4a v00000000009b5bd0, 4;
    %parti/s 4, 4, 4;
    %ix/getv/s 4, v00000000009b4910_0;
    %load/vec4a v00000000009b5bd0, 4;
    %parti/s 4, 0, 2;
    %vpi_call 2 98 "$display", "Reg[%x] = %x%x%x%x", v00000000009b4910_0, S<3,vec4,u4>, S<2,vec4,u4>, S<1,vec4,u4>, S<0,vec4,u4> {4 0 0};
    %load/vec4 v00000000009b4910_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v00000000009b4910_0, 0, 32;
    %jmp T_5.6;
T_5.7 ;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v00000000009b4410_0;
    %parti/s 4, 8, 5;
    %store/vec4 v00000000009b51d0_0, 0, 4;
    %load/vec4 v00000000009b4410_0;
    %parti/s 4, 4, 4;
    %store/vec4 v00000000009b44b0_0, 0, 4;
    %load/vec4 v00000000009b4410_0;
    %parti/s 4, 0, 2;
    %store/vec4 v00000000009b5950_0, 0, 4;
    %load/vec4 v00000000009b44b0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v00000000009b5bd0, 4;
    %store/vec4 v000000000096b1c0_0, 0, 16;
    %load/vec4 v00000000009b5950_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v00000000009b5bd0, 4;
    %store/vec4 v00000000009b60d0_0, 0, 16;
    %load/vec4 v00000000009b4d70_0;
    %store/vec4 v00000000009b5630_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000009b5270_0, 0, 1;
    %wait E_0000000000966150;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009b5270_0, 0, 1;
    %wait E_0000000000966150;
    %load/vec4 v00000000009b5d10_0;
    %load/vec4 v00000000009b51d0_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v00000000009b5bd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000009b4910_0, 0, 32;
T_5.8 ;
    %load/vec4 v00000000009b4910_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.9, 5;
    %ix/getv/s 4, v00000000009b4910_0;
    %load/vec4a v00000000009b5bd0, 4;
    %parti/s 4, 12, 5;
    %ix/getv/s 4, v00000000009b4910_0;
    %load/vec4a v00000000009b5bd0, 4;
    %parti/s 4, 8, 5;
    %ix/getv/s 4, v00000000009b4910_0;
    %load/vec4a v00000000009b5bd0, 4;
    %parti/s 4, 4, 4;
    %ix/getv/s 4, v00000000009b4910_0;
    %load/vec4a v00000000009b5bd0, 4;
    %parti/s 4, 0, 2;
    %vpi_call 2 117 "$display", "Reg[%x] = %x%x%x%x", v00000000009b4910_0, S<3,vec4,u4>, S<2,vec4,u4>, S<1,vec4,u4>, S<0,vec4,u4> {4 0 0};
    %load/vec4 v00000000009b4910_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v00000000009b4910_0, 0, 32;
    %jmp T_5.8;
T_5.9 ;
T_5.5 ;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v00000000009b4d70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_5.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_5.14, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_5.15, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_5.16, 6;
    %jmp T_5.17;
T_5.10 ;
    %vpi_call 2 123 "$display", "Stalling" {0 0 0};
    %jmp T_5.17;
T_5.11 ;
    %vpi_call 2 126 "$display", "Halting" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000009b4b90_0, 0, 1;
    %jmp T_5.17;
T_5.12 ;
    %load/vec4 v00000000009b4410_0;
    %parti/s 4, 8, 5;
    %store/vec4 v00000000009b51d0_0, 0, 4;
    %load/vec4 v00000000009b4410_0;
    %parti/s 4, 4, 4;
    %store/vec4 v00000000009b44b0_0, 0, 4;
    %vpi_call 2 132 "$display", "Moving from reg %d to reg %d", v00000000009b44b0_0, v00000000009b51d0_0 {0 0 0};
    %load/vec4 v00000000009b44b0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v00000000009b5bd0, 4;
    %load/vec4 v00000000009b51d0_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v00000000009b5bd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000009b4910_0, 0, 32;
T_5.18 ;
    %load/vec4 v00000000009b4910_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.19, 5;
    %ix/getv/s 4, v00000000009b4910_0;
    %load/vec4a v00000000009b5bd0, 4;
    %parti/s 4, 12, 5;
    %ix/getv/s 4, v00000000009b4910_0;
    %load/vec4a v00000000009b5bd0, 4;
    %parti/s 4, 8, 5;
    %ix/getv/s 4, v00000000009b4910_0;
    %load/vec4a v00000000009b5bd0, 4;
    %parti/s 4, 4, 4;
    %ix/getv/s 4, v00000000009b4910_0;
    %load/vec4a v00000000009b5bd0, 4;
    %parti/s 4, 0, 2;
    %vpi_call 2 135 "$display", "Reg[%x] = %x%x%x%x", v00000000009b4910_0, S<3,vec4,u4>, S<2,vec4,u4>, S<1,vec4,u4>, S<0,vec4,u4> {4 0 0};
    %load/vec4 v00000000009b4910_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v00000000009b4910_0, 0, 32;
    %jmp T_5.18;
T_5.19 ;
    %jmp T_5.17;
T_5.13 ;
    %vpi_call 2 140 "$display", "Loading" {0 0 0};
    %load/vec4 v00000000009b4410_0;
    %parti/s 4, 8, 5;
    %store/vec4 v00000000009b51d0_0, 0, 4;
    %load/vec4 v00000000009b4410_0;
    %parti/s 8, 0, 2;
    %store/vec4 v00000000009b5090_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000009b47d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009b5ef0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000009b4730_0, 0, 1;
    %wait E_0000000000966150;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009b4730_0, 0, 1;
    %wait E_0000000000966150;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009b47d0_0, 0, 1;
    %load/vec4 v00000000009b4410_0;
    %load/vec4 v00000000009b51d0_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v00000000009b5bd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000009b4910_0, 0, 32;
T_5.20 ;
    %load/vec4 v00000000009b4910_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.21, 5;
    %ix/getv/s 4, v00000000009b4910_0;
    %load/vec4a v00000000009b5bd0, 4;
    %parti/s 4, 12, 5;
    %ix/getv/s 4, v00000000009b4910_0;
    %load/vec4a v00000000009b5bd0, 4;
    %parti/s 4, 8, 5;
    %ix/getv/s 4, v00000000009b4910_0;
    %load/vec4a v00000000009b5bd0, 4;
    %parti/s 4, 4, 4;
    %ix/getv/s 4, v00000000009b4910_0;
    %load/vec4a v00000000009b5bd0, 4;
    %parti/s 4, 0, 2;
    %vpi_call 2 156 "$display", "Reg[%x] = %x%x%x%x", v00000000009b4910_0, S<3,vec4,u4>, S<2,vec4,u4>, S<1,vec4,u4>, S<0,vec4,u4> {4 0 0};
    %load/vec4 v00000000009b4910_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v00000000009b4910_0, 0, 32;
    %jmp T_5.20;
T_5.21 ;
    %jmp T_5.17;
T_5.14 ;
    %vpi_call 2 161 "$display", "Loading Immediate" {0 0 0};
    %load/vec4 v00000000009b4410_0;
    %parti/s 4, 8, 5;
    %store/vec4 v00000000009b51d0_0, 0, 4;
    %load/vec4 v00000000009b5db0_0;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v00000000009b5db0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000009b47d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009b5ef0_0, 0, 1;
    %load/vec4 v00000000009b5db0_0;
    %store/vec4 v00000000009b5090_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000009b4730_0, 0, 1;
    %wait E_0000000000966150;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009b4730_0, 0, 1;
    %wait E_0000000000966150;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009b47d0_0, 0, 1;
    %load/vec4 v00000000009b4410_0;
    %load/vec4 v00000000009b51d0_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v00000000009b5bd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000009b4910_0, 0, 32;
T_5.22 ;
    %load/vec4 v00000000009b4910_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.23, 5;
    %ix/getv/s 4, v00000000009b4910_0;
    %load/vec4a v00000000009b5bd0, 4;
    %parti/s 4, 12, 5;
    %ix/getv/s 4, v00000000009b4910_0;
    %load/vec4a v00000000009b5bd0, 4;
    %parti/s 4, 8, 5;
    %ix/getv/s 4, v00000000009b4910_0;
    %load/vec4a v00000000009b5bd0, 4;
    %parti/s 4, 4, 4;
    %ix/getv/s 4, v00000000009b4910_0;
    %load/vec4a v00000000009b5bd0, 4;
    %parti/s 4, 0, 2;
    %vpi_call 2 178 "$display", "Reg[%x] = %x%x%x%x", v00000000009b4910_0, S<3,vec4,u4>, S<2,vec4,u4>, S<1,vec4,u4>, S<0,vec4,u4> {4 0 0};
    %load/vec4 v00000000009b4910_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v00000000009b4910_0, 0, 32;
    %jmp T_5.22;
T_5.23 ;
    %jmp T_5.17;
T_5.15 ;
    %vpi_call 2 182 "$display", "Storing" {0 0 0};
    %load/vec4 v00000000009b4410_0;
    %parti/s 4, 8, 5;
    %store/vec4 v00000000009b51d0_0, 0, 4;
    %load/vec4 v00000000009b4410_0;
    %parti/s 8, 0, 2;
    %store/vec4 v00000000009b5090_0, 0, 8;
    %load/vec4 v00000000009b51d0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v00000000009b5bd0, 4;
    %store/vec4 v00000000009b5a90_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009b47d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000009b5ef0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000009b4730_0, 0, 1;
    %wait E_0000000000966150;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009b4730_0, 0, 1;
    %wait E_0000000000966150;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009b5ef0_0, 0, 1;
    %jmp T_5.17;
T_5.16 ;
    %vpi_call 2 199 "$display", "Storing Immediate" {0 0 0};
    %load/vec4 v00000000009b4410_0;
    %parti/s 8, 0, 2;
    %store/vec4 v00000000009b5e50_0, 0, 8;
    %load/vec4 v00000000009b5db0_0;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v00000000009b5db0_0, 0, 8;
    %load/vec4 v00000000009b5db0_0;
    %store/vec4 v00000000009b5090_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000009b47d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009b5ef0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000009b4730_0, 0, 1;
    %wait E_0000000000966150;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009b4730_0, 0, 1;
    %wait E_0000000000966150;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009b47d0_0, 0, 1;
    %load/vec4 v00000000009b5e50_0;
    %store/vec4 v00000000009b5090_0, 0, 8;
    %load/vec4 v00000000009b4410_0;
    %store/vec4 v00000000009b5a90_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009b47d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000009b5ef0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000009b4730_0, 0, 1;
    %wait E_0000000000966150;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009b4730_0, 0, 1;
    %wait E_0000000000966150;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009b5ef0_0, 0, 1;
    %jmp T_5.17;
T_5.17 ;
    %pop/vec4 1;
T_5.3 ;
    %load/vec4 v00000000009b5db0_0;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v00000000009b5db0_0, 0, 8;
    %jmp T_5.0;
T_5.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000009b5b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009b5b30_0, 0, 1;
    %wait E_0000000000966150;
    %vpi_call 2 238 "$display", "Number of clock cycle = %d", v00000000009b4870_0 {0 0 0};
    %vpi_call 2 239 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "EXEU.v";
    "AU.v";
    "MEMU.v";
