<stg><name>conv3_Pipeline_L1_1</name>


<trans_list>

<trans id="129" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="126" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %phi_urem = alloca i32 1

]]></Node>
<StgValue><ssdm name="phi_urem"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="33" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %phi_mul = alloca i32 1

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %c = alloca i32 1

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
newFuncRoot:3 %sext_ln76_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln76

]]></Node>
<StgValue><ssdm name="sext_ln76_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="62">
<![CDATA[
newFuncRoot:4 %sext_ln76_cast = sext i62 %sext_ln76_read

]]></Node>
<StgValue><ssdm name="sext_ln76_cast"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem0, void @empty_7, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty, void @empty_10, void @empty_8, i32 16, i32 16, i32 16, i32 16, void @empty_8, void @empty_8, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:6 %store_ln76 = store i16 0, i16 %c

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="33" op_1_bw="33">
<![CDATA[
newFuncRoot:7 %store_ln0 = store i33 0, i33 %phi_mul

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:8 %store_ln0 = store i16 0, i16 %phi_urem

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:9 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.inc:0 %phi_urem_load = load i16 %phi_urem

]]></Node>
<StgValue><ssdm name="phi_urem_load"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.inc:1 %c_1 = load i16 %c

]]></Node>
<StgValue><ssdm name="c_1"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
for.inc:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc:3 %icmp_ln76 = icmp_eq  i16 %c_1, i16 57600

]]></Node>
<StgValue><ssdm name="icmp_ln76"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc:4 %add_ln76 = add i16 %c_1, i16 1

]]></Node>
<StgValue><ssdm name="add_ln76"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:5 %br_ln76 = br i1 %icmp_ln76, void %for.inc.split, void %L4.exitStub

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="5" op_0_bw="16">
<![CDATA[
for.inc.split:8 %trunc_ln76 = trunc i16 %phi_urem_load

]]></Node>
<StgValue><ssdm name="trunc_ln76"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0" op_36_bw="5" op_37_bw="0" op_38_bw="5" op_39_bw="0" op_40_bw="5" op_41_bw="0" op_42_bw="5" op_43_bw="0" op_44_bw="5" op_45_bw="0" op_46_bw="5" op_47_bw="0" op_48_bw="5" op_49_bw="0">
<![CDATA[
for.inc.split:36 %switch_ln79 = switch i5 %trunc_ln76, void %arrayidx2.case.24, i5 0, void %arrayidx2.case.0, i5 1, void %arrayidx2.case.1, i5 2, void %arrayidx2.case.2, i5 3, void %arrayidx2.case.3, i5 4, void %arrayidx2.case.4, i5 5, void %arrayidx2.case.5, i5 6, void %arrayidx2.case.6, i5 7, void %arrayidx2.case.7, i5 8, void %arrayidx2.case.8, i5 9, void %arrayidx2.case.9, i5 10, void %arrayidx2.case.10, i5 11, void %arrayidx2.case.11, i5 12, void %arrayidx2.case.12, i5 13, void %arrayidx2.case.13, i5 14, void %arrayidx2.case.14, i5 15, void %arrayidx2.case.15, i5 16, void %arrayidx2.case.16, i5 17, void %arrayidx2.case.17, i5 18, void %arrayidx2.case.18, i5 19, void %arrayidx2.case.19, i5 20, void %arrayidx2.case.20, i5 21, void %arrayidx2.case.21, i5 22, void %arrayidx2.case.22, i5 23, void %arrayidx2.case.23

]]></Node>
<StgValue><ssdm name="switch_ln79"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx2.exit:0 %add_ln76_2 = add i16 %phi_urem_load, i16 1

]]></Node>
<StgValue><ssdm name="add_ln76_2"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx2.exit:1 %icmp_ln76_1 = icmp_eq  i16 %phi_urem_load, i16 24

]]></Node>
<StgValue><ssdm name="icmp_ln76_1"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx2.exit:2 %select_ln76 = select i1 %icmp_ln76_1, i16 0, i16 %add_ln76_2

]]></Node>
<StgValue><ssdm name="select_ln76"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx2.exit:3 %store_ln76 = store i16 %add_ln76, i16 %c

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx2.exit:5 %store_ln76 = store i16 %select_ln76, i16 %phi_urem

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.split:1 %gmem0_addr = getelementptr i32 %gmem0, i64 %sext_ln76_cast

]]></Node>
<StgValue><ssdm name="gmem0_addr"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:9 %gmem0_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem0_addr

]]></Node>
<StgValue><ssdm name="gmem0_addr_read"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:10 %bitcast_ln79 = bitcast i32 %gmem0_addr_read

]]></Node>
<StgValue><ssdm name="bitcast_ln79"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0">
<![CDATA[
L4.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="33" op_0_bw="33" op_1_bw="0">
<![CDATA[
for.inc.split:0 %phi_mul_load = load i33 %phi_mul

]]></Node>
<StgValue><ssdm name="phi_mul_load"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.split:2 %specpipeline_ln78 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_8

]]></Node>
<StgValue><ssdm name="specpipeline_ln78"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.split:3 %speclooptripcount_ln76 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 57600, i64 57600, i64 57600

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln76"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:4 %specloopname_ln76 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17

]]></Node>
<StgValue><ssdm name="specloopname_ln76"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
for.inc.split:5 %add_ln76_1 = add i33 %phi_mul_load, i33 83887

]]></Node>
<StgValue><ssdm name="add_ln76_1"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="12" op_0_bw="12" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:6 %tmp = partselect i12 @_ssdm_op_PartSelect.i12.i33.i32.i32, i33 %phi_mul_load, i32 21, i32 32

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="12">
<![CDATA[
for.inc.split:7 %zext_ln76 = zext i12 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln76"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:11 %inp_image_local_addr = getelementptr i32 %inp_image_local, i64 0, i64 %zext_ln76

]]></Node>
<StgValue><ssdm name="inp_image_local_addr"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:12 %inp_image_local_1_addr = getelementptr i32 %inp_image_local_1, i64 0, i64 %zext_ln76

]]></Node>
<StgValue><ssdm name="inp_image_local_1_addr"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:13 %inp_image_local_2_addr = getelementptr i32 %inp_image_local_2, i64 0, i64 %zext_ln76

]]></Node>
<StgValue><ssdm name="inp_image_local_2_addr"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:14 %inp_image_local_3_addr = getelementptr i32 %inp_image_local_3, i64 0, i64 %zext_ln76

]]></Node>
<StgValue><ssdm name="inp_image_local_3_addr"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:15 %inp_image_local_4_addr = getelementptr i32 %inp_image_local_4, i64 0, i64 %zext_ln76

]]></Node>
<StgValue><ssdm name="inp_image_local_4_addr"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:16 %inp_image_local_5_addr = getelementptr i32 %inp_image_local_5, i64 0, i64 %zext_ln76

]]></Node>
<StgValue><ssdm name="inp_image_local_5_addr"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:17 %inp_image_local_6_addr = getelementptr i32 %inp_image_local_6, i64 0, i64 %zext_ln76

]]></Node>
<StgValue><ssdm name="inp_image_local_6_addr"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:18 %inp_image_local_7_addr = getelementptr i32 %inp_image_local_7, i64 0, i64 %zext_ln76

]]></Node>
<StgValue><ssdm name="inp_image_local_7_addr"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:19 %inp_image_local_8_addr = getelementptr i32 %inp_image_local_8, i64 0, i64 %zext_ln76

]]></Node>
<StgValue><ssdm name="inp_image_local_8_addr"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:20 %inp_image_local_9_addr = getelementptr i32 %inp_image_local_9, i64 0, i64 %zext_ln76

]]></Node>
<StgValue><ssdm name="inp_image_local_9_addr"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:21 %inp_image_local_10_addr = getelementptr i32 %inp_image_local_10, i64 0, i64 %zext_ln76

]]></Node>
<StgValue><ssdm name="inp_image_local_10_addr"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:22 %inp_image_local_11_addr = getelementptr i32 %inp_image_local_11, i64 0, i64 %zext_ln76

]]></Node>
<StgValue><ssdm name="inp_image_local_11_addr"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:23 %inp_image_local_12_addr = getelementptr i32 %inp_image_local_12, i64 0, i64 %zext_ln76

]]></Node>
<StgValue><ssdm name="inp_image_local_12_addr"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:24 %inp_image_local_13_addr = getelementptr i32 %inp_image_local_13, i64 0, i64 %zext_ln76

]]></Node>
<StgValue><ssdm name="inp_image_local_13_addr"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:25 %inp_image_local_14_addr = getelementptr i32 %inp_image_local_14, i64 0, i64 %zext_ln76

]]></Node>
<StgValue><ssdm name="inp_image_local_14_addr"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:26 %inp_image_local_15_addr = getelementptr i32 %inp_image_local_15, i64 0, i64 %zext_ln76

]]></Node>
<StgValue><ssdm name="inp_image_local_15_addr"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:27 %inp_image_local_16_addr = getelementptr i32 %inp_image_local_16, i64 0, i64 %zext_ln76

]]></Node>
<StgValue><ssdm name="inp_image_local_16_addr"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:28 %inp_image_local_17_addr = getelementptr i32 %inp_image_local_17, i64 0, i64 %zext_ln76

]]></Node>
<StgValue><ssdm name="inp_image_local_17_addr"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:29 %inp_image_local_18_addr = getelementptr i32 %inp_image_local_18, i64 0, i64 %zext_ln76

]]></Node>
<StgValue><ssdm name="inp_image_local_18_addr"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:30 %inp_image_local_19_addr = getelementptr i32 %inp_image_local_19, i64 0, i64 %zext_ln76

]]></Node>
<StgValue><ssdm name="inp_image_local_19_addr"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:31 %inp_image_local_20_addr = getelementptr i32 %inp_image_local_20, i64 0, i64 %zext_ln76

]]></Node>
<StgValue><ssdm name="inp_image_local_20_addr"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:32 %inp_image_local_21_addr = getelementptr i32 %inp_image_local_21, i64 0, i64 %zext_ln76

]]></Node>
<StgValue><ssdm name="inp_image_local_21_addr"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:33 %inp_image_local_22_addr = getelementptr i32 %inp_image_local_22, i64 0, i64 %zext_ln76

]]></Node>
<StgValue><ssdm name="inp_image_local_22_addr"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:34 %inp_image_local_23_addr = getelementptr i32 %inp_image_local_23, i64 0, i64 %zext_ln76

]]></Node>
<StgValue><ssdm name="inp_image_local_23_addr"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:35 %inp_image_local_24_addr = getelementptr i32 %inp_image_local_24, i64 0, i64 %zext_ln76

]]></Node>
<StgValue><ssdm name="inp_image_local_24_addr"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln76" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx2.case.23:0 %store_ln79 = store i32 %bitcast_ln79, i12 %inp_image_local_23_addr

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln76" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2.case.23:1 %br_ln79 = br void %arrayidx2.exit

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln76" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx2.case.22:0 %store_ln79 = store i32 %bitcast_ln79, i12 %inp_image_local_22_addr

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln76" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2.case.22:1 %br_ln79 = br void %arrayidx2.exit

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln76" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx2.case.21:0 %store_ln79 = store i32 %bitcast_ln79, i12 %inp_image_local_21_addr

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln76" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2.case.21:1 %br_ln79 = br void %arrayidx2.exit

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln76" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx2.case.20:0 %store_ln79 = store i32 %bitcast_ln79, i12 %inp_image_local_20_addr

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln76" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2.case.20:1 %br_ln79 = br void %arrayidx2.exit

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln76" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx2.case.19:0 %store_ln79 = store i32 %bitcast_ln79, i12 %inp_image_local_19_addr

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln76" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2.case.19:1 %br_ln79 = br void %arrayidx2.exit

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln76" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx2.case.18:0 %store_ln79 = store i32 %bitcast_ln79, i12 %inp_image_local_18_addr

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln76" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2.case.18:1 %br_ln79 = br void %arrayidx2.exit

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln76" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx2.case.17:0 %store_ln79 = store i32 %bitcast_ln79, i12 %inp_image_local_17_addr

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln76" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2.case.17:1 %br_ln79 = br void %arrayidx2.exit

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln76" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx2.case.16:0 %store_ln79 = store i32 %bitcast_ln79, i12 %inp_image_local_16_addr

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln76" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2.case.16:1 %br_ln79 = br void %arrayidx2.exit

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln76" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx2.case.15:0 %store_ln79 = store i32 %bitcast_ln79, i12 %inp_image_local_15_addr

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln76" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2.case.15:1 %br_ln79 = br void %arrayidx2.exit

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln76" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx2.case.14:0 %store_ln79 = store i32 %bitcast_ln79, i12 %inp_image_local_14_addr

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln76" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2.case.14:1 %br_ln79 = br void %arrayidx2.exit

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln76" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx2.case.13:0 %store_ln79 = store i32 %bitcast_ln79, i12 %inp_image_local_13_addr

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln76" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2.case.13:1 %br_ln79 = br void %arrayidx2.exit

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln76" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx2.case.12:0 %store_ln79 = store i32 %bitcast_ln79, i12 %inp_image_local_12_addr

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln76" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2.case.12:1 %br_ln79 = br void %arrayidx2.exit

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln76" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx2.case.11:0 %store_ln79 = store i32 %bitcast_ln79, i12 %inp_image_local_11_addr

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln76" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2.case.11:1 %br_ln79 = br void %arrayidx2.exit

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln76" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx2.case.10:0 %store_ln79 = store i32 %bitcast_ln79, i12 %inp_image_local_10_addr

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln76" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2.case.10:1 %br_ln79 = br void %arrayidx2.exit

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln76" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx2.case.9:0 %store_ln79 = store i32 %bitcast_ln79, i12 %inp_image_local_9_addr

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln76" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2.case.9:1 %br_ln79 = br void %arrayidx2.exit

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln76" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx2.case.8:0 %store_ln79 = store i32 %bitcast_ln79, i12 %inp_image_local_8_addr

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln76" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2.case.8:1 %br_ln79 = br void %arrayidx2.exit

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln76" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx2.case.7:0 %store_ln79 = store i32 %bitcast_ln79, i12 %inp_image_local_7_addr

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln76" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2.case.7:1 %br_ln79 = br void %arrayidx2.exit

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln76" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx2.case.6:0 %store_ln79 = store i32 %bitcast_ln79, i12 %inp_image_local_6_addr

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln76" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2.case.6:1 %br_ln79 = br void %arrayidx2.exit

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln76" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx2.case.5:0 %store_ln79 = store i32 %bitcast_ln79, i12 %inp_image_local_5_addr

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln76" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2.case.5:1 %br_ln79 = br void %arrayidx2.exit

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln76" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx2.case.4:0 %store_ln79 = store i32 %bitcast_ln79, i12 %inp_image_local_4_addr

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln76" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2.case.4:1 %br_ln79 = br void %arrayidx2.exit

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln76" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx2.case.3:0 %store_ln79 = store i32 %bitcast_ln79, i12 %inp_image_local_3_addr

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln76" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2.case.3:1 %br_ln79 = br void %arrayidx2.exit

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln76" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx2.case.2:0 %store_ln79 = store i32 %bitcast_ln79, i12 %inp_image_local_2_addr

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln76" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2.case.2:1 %br_ln79 = br void %arrayidx2.exit

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx2.case.1:0 %store_ln79 = store i32 %bitcast_ln79, i12 %inp_image_local_1_addr

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2.case.1:1 %br_ln79 = br void %arrayidx2.exit

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx2.case.0:0 %store_ln79 = store i32 %bitcast_ln79, i12 %inp_image_local_addr

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2.case.0:1 %br_ln79 = br void %arrayidx2.exit

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln76" val="-1"/>
</and_exp><and_exp><literal name="trunc_ln76" val="-2"/>
</and_exp><and_exp><literal name="trunc_ln76" val="-3"/>
</and_exp><and_exp><literal name="trunc_ln76" val="-4"/>
</and_exp><and_exp><literal name="trunc_ln76" val="-5"/>
</and_exp><and_exp><literal name="trunc_ln76" val="-6"/>
</and_exp><and_exp><literal name="trunc_ln76" val="-7"/>
</and_exp><and_exp><literal name="trunc_ln76" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx2.case.24:0 %store_ln79 = store i32 %bitcast_ln79, i12 %inp_image_local_24_addr

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln76" val="-1"/>
</and_exp><and_exp><literal name="trunc_ln76" val="-2"/>
</and_exp><and_exp><literal name="trunc_ln76" val="-3"/>
</and_exp><and_exp><literal name="trunc_ln76" val="-4"/>
</and_exp><and_exp><literal name="trunc_ln76" val="-5"/>
</and_exp><and_exp><literal name="trunc_ln76" val="-6"/>
</and_exp><and_exp><literal name="trunc_ln76" val="-7"/>
</and_exp><and_exp><literal name="trunc_ln76" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2.case.24:1 %br_ln79 = br void %arrayidx2.exit

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="33" op_1_bw="33" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx2.exit:4 %store_ln76 = store i33 %add_ln76_1, i33 %phi_mul

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2.exit:6 %br_ln76 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
