// Seed: 1776936296
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  always begin : LABEL_0
    $clog2(51);
    ;
  end
endmodule
module module_1 (
    output tri   id_0,
    output wor   id_1,
    input  uwire id_2,
    output tri1  id_3
);
  assign id_0 = id_2;
  wire [1 'h0 : -1] id_5;
  wire id_6;
  ;
  bit id_7;
  always begin : LABEL_0
    id_7 = id_7;
  end
  module_0 modCall_1 (
      id_5,
      id_6,
      id_6,
      id_5
  );
  wire id_8;
  xnor primCall (id_0, id_5, id_6, id_7);
  wire  id_9;
  logic id_10;
endmodule
