##############################################################
#
# Xilinx Core Generator version K.39
# Date: Tue Aug 02 04:13:32 2011
#
##############################################################
#
#  This file contains the customisation parameters for a
#  Xilinx CORE Generator IP GUI. It is strongly recommended
#  that you do not manually alter this file as it may cause
#  unexpected and unsupported behavior.
#
##############################################################
#
# BEGIN Project Options
SET addpads = False
SET asysymbol = False
SET busformat = BusFormatParenNotRipped
SET createndf = True
SET designentry = VHDL
SET device = xc3s100e
SET devicefamily = spartan3e
SET flowvendor = Other
SET formalverification = False
SET foundationsym = False
SET implementationfiletype = Edif
SET package = vq100
SET removerpms = False
SET simulationfiles = Behavioral
SET speedgrade = -5
SET verilogsim = True
SET vhdlsim = True
# END Project Options
# BEGIN Select
SELECT Distributed_Arithmetic_FIR_Filter family Xilinx,_Inc. 9.0
# END Select
# BEGIN Parameters
CSET clock_cycles_per_sample=1
CSET coefficient_data_type=signed
CSET coefficient_file=distributed_arithmetic_fir_filter_spartan3e_9_0_7845aeed55860293.coe
CSET coefficient_reload=fixed_coefficients
CSET coefficient_width=16
CSET component_name=distributed_arithmetic_fir_filter_spartan3e_9_0_7845aeed55860293
CSET filter_type=single_rate_fir
CSET impulse_response=symmetric
CSET input_data_type=signed
CSET input_data_width=16
CSET number_of_channels=2
CSET number_of_taps=13
CSET optimize_coefficients=true
CSET register_output=false
CSET reset=true
CSET sample_rate_change=1
CSET zero_packing_factor=1
# END Parameters
GENERATE
# CRC: 62d44936

