Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/max/Xilinx/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot i2c_test_tb_behav xil_defaultlib.i2c_test_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9543] actual bit length 32 differs from formal bit length 1 for port 'rw' [/home/max/HDL/fpga_invaders/fpga_invaders.srcs/sources_1/imports/new/i2c_test.sv:74]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.init_command_rom
Compiling module xil_defaultlib.i2c_controller_debug_default
Compiling module xil_defaultlib.init_screen_rom
Compiling module xil_defaultlib.win_screen_rom
Compiling module xil_defaultlib.lose_screen_rom
Compiling module xil_defaultlib.player_texture_rom
Compiling module xil_defaultlib.drawer_default
Compiling module xil_defaultlib.game_controller_default
Compiling module xil_defaultlib.i2c_test
Compiling module xil_defaultlib.i2c_test_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot i2c_test_tb_behav
