# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../test090_plane_war.srcs/sources_1/ip/rom_end_image/sim/rom_end_image.v" \
"../../../../test090_plane_war.srcs/sources_1/ip/rom_enemy_image/sim/rom_enemy_image.v" \
"../../../../test090_plane_war.srcs/sources_1/ip/rom_atk_image/sim/rom_atk_image.v" \
"../../../../test090_plane_war.srcs/sources_1/ip/rom_myplane_image/sim/rom_myplane_image.v" \
"../../../../test090_plane_war.srcs/sources_1/ip/rom_bg_image/sim/rom_bg_image.v" \
"../../../../test090_plane_war.srcs/sources_1/ip/rom_start_image/sim/rom_start_image.v" \
"../../../../test090_plane_war.srcs/sources_1/new/bg_image.v" \
"../../../../test090_plane_war.srcs/sources_1/new/digital.v" \
"../../../../test090_plane_war.srcs/sources_1/new/divider.v" \
"../../../../test090_plane_war.srcs/sources_1/new/end_module.v" \
"../../../../test090_plane_war.srcs/sources_1/new/game_module.v" \
"../../../../test090_plane_war.srcs/sources_1/new/key_board.v" \
"../../../../test090_plane_war.srcs/sources_1/new/random_seed.v" \
"../../../../test090_plane_war.srcs/sources_1/new/start_module.v" \
"../../../../test090_plane_war.srcs/sources_1/new/vga_driver.v" \
"../../../../test090_plane_war.srcs/sources_1/new/vga_driver_image.v" \
"../../../../test090_plane_war.srcs/sources_1/new/top_module.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
