("part2_circuit:/\tpart2_circuit lab3_boyz_dnoronha schematic" (("open" (nil hierarchy "/{lab3_boyz_dnoronha part2_circuit schematic }:r"))) (((0.025 -5.31875) (5.075 1.00625)) "r" "Schematics XL" 6))("part2_circuit:/\tpart2_circuit lab3_boyz_dnoronha layout" (("open" (nil hierarchy "/{lab3_boyz_dnoronha part2_circuit layout }:r"))) (((-13.529 -10.55) (32.729 14.45)) "r" "VLS-GXL" 5))("sim_part2_circuit:/\tsim_part2_circuit lab3_boyz_dnoronha schematic" (("open" (nil hierarchy "/{lab3_boyz_dnoronha sim_part2_circuit schematic }:a"))) (((-1.89375 -3.0) (5.08125 1.725)) "a" "Schematics XL" 38))("part2_circuit:/\tpart2_circuit lab3_boyz_dnoronha symbol" (("open" (nil hierarchy "/{lab3_boyz_dnoronha part2_circuit symbol }:a"))) (((-0.13125 -0.94375) (1.96875 0.29375)) "a" "Symbol" 36))("part2_circuit:/\tpart2_circuit lab3_boyz_dnoronha extracted" (("open" (nil hierarchy "/{lab3_boyz_dnoronha part2_circuit extracted }:a"))) (((-1.26 -10.706) (22.632 15.86)) "a" "VLS-GXL" 33))("sim_adv_circuit:/\tsim_adv_circuit lab3_boyz_dnoronha schematic" (("open" (nil hierarchy "/{lab3_boyz_dnoronha sim_adv_circuit schematic }:a"))) (((-0.5125 -3.51875) (5.1375 0.30625)) "a" "Schematics XL" 17))("adv_logic:/\tadv_logic lab3_boyz_dnoronha extracted" (("open" (nil hierarchy "/{lab3_boyz_dnoronha adv_logic extracted }:a"))) (((-14.569 -1.0) (33.541 25.0)) "a" "VLS-GXL" 15))("adv_logic:/\tadv_logic lab3_boyz_dnoronha schematic" (("open" (nil hierarchy "/{lab3_boyz_dnoronha adv_logic schematic }:a"))) (((0.56875 -4.6625) (5.71875 1.7875)) "a" "Schematics XL" 13))("adv_logic:/\tadv_logic lab3_boyz_dnoronha layout" (("open" (nil hierarchy "/{lab3_boyz_dnoronha adv_logic layout }:a"))) (((-16.271 -1.633) (33.071 25.033)) "a" "VLS-GXL" 12))