
---------- Begin Simulation Statistics ----------
final_tick                                94010271000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 183951                       # Simulator instruction rate (inst/s)
host_mem_usage                                 652556                       # Number of bytes of host memory used
host_op_rate                                   184313                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   543.62                       # Real time elapsed on the host
host_tick_rate                              172933204                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.094010                       # Number of seconds simulated
sim_ticks                                 94010271000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196356                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.880205                       # CPI: cycles per instruction
system.cpu.discardedOps                        189517                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        54885096                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.531857                       # IPC: instructions per cycle
system.cpu.numCycles                        188020542                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526863     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20723      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42690537     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958215     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196356                       # Class of committed instruction
system.cpu.tickCycles                       133135446                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       368445                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        741422                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          658                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           53                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       780286                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        62352                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1562097                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          62405                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4485851                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3735521                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             81006                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2103835                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2101840                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.905173                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65383                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             700                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                289                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              411                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51246985                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51246985                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51247456                       # number of overall hits
system.cpu.dcache.overall_hits::total        51247456                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       837377                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         837377                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       845324                       # number of overall misses
system.cpu.dcache.overall_misses::total        845324                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  40612133498                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  40612133498                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  40612133498                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  40612133498                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52084362                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52084362                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52092780                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52092780                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.016077                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.016077                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.016227                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.016227                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48499.222570                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48499.222570                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48043.275121                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48043.275121                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       206249                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3862                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    53.404713                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       669345                       # number of writebacks
system.cpu.dcache.writebacks::total            669345                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        64245                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        64245                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        64245                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        64245                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       773132                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       773132                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       781075                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       781075                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  38137139500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  38137139500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  38757816999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  38757816999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.014844                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.014844                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.014994                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.014994                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 49328.108913                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 49328.108913                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 49621.120890                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 49621.120890                       # average overall mshr miss latency
system.cpu.dcache.replacements                 780051                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40682817                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40682817                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       452463                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        452463                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  17832262500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  17832262500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41135280                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41135280                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010999                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010999                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 39411.537518                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 39411.537518                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1385                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1385                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       451078                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       451078                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  17347629000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  17347629000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010966                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010966                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 38458.158013                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 38458.158013                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10564168                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10564168                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       384914                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       384914                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  22779870998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  22779870998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.035155                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.035155                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 59181.715911                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 59181.715911                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        62860                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        62860                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       322054                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       322054                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  20789510500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  20789510500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.029414                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.029414                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 64552.871568                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 64552.871568                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          471                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           471                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7947                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7947                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8418                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8418                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.944048                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.944048                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7943                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7943                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    620677499                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    620677499                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.943573                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.943573                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 78141.445172                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 78141.445172                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  94010271000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1009.350867                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52028607                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            781075                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             66.611538                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1009.350867                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.985694                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.985694                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          257                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          687                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          52873931                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         52873931                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  94010271000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  94010271000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  94010271000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42686152                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43475230                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11024976                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     10278277                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10278277                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10278277                       # number of overall hits
system.cpu.icache.overall_hits::total        10278277                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          738                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            738                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          738                       # number of overall misses
system.cpu.icache.overall_misses::total           738                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     55854000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     55854000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     55854000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     55854000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10279015                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10279015                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10279015                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10279015                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000072                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000072                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000072                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000072                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 75682.926829                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 75682.926829                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 75682.926829                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 75682.926829                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          233                       # number of writebacks
system.cpu.icache.writebacks::total               233                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          738                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          738                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          738                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          738                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     55116000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     55116000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     55116000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     55116000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000072                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000072                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000072                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000072                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 74682.926829                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 74682.926829                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 74682.926829                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 74682.926829                       # average overall mshr miss latency
system.cpu.icache.replacements                    233                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10278277                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10278277                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          738                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           738                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     55854000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     55854000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10279015                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10279015                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000072                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000072                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 75682.926829                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 75682.926829                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          738                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          738                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     55116000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     55116000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000072                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000072                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 74682.926829                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 74682.926829                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  94010271000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           411.068680                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10279015                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               738                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          13928.204607                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   411.068680                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.401434                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.401434                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          505                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          107                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          398                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.493164                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          10279753                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         10279753                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  94010271000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  94010271000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  94010271000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  94010271000                       # Cumulative time (in ticks) in various power states
system.cpu.thread0.numInsts                 100000001                       # Number of Instructions committed
system.cpu.thread0.numOps                   100196356                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   67                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               408697                       # number of demand (read+write) hits
system.l2.demand_hits::total                   408764                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  67                       # number of overall hits
system.l2.overall_hits::.cpu.data              408697                       # number of overall hits
system.l2.overall_hits::total                  408764                       # number of overall hits
system.l2.demand_misses::.cpu.inst                671                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             372378                       # number of demand (read+write) misses
system.l2.demand_misses::total                 373049                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               671                       # number of overall misses
system.l2.overall_misses::.cpu.data            372378                       # number of overall misses
system.l2.overall_misses::total                373049                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     53286000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  33171066000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      33224352000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     53286000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  33171066000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     33224352000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              738                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           781075                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               781813                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             738                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          781075                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              781813                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.909214                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.476751                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.477159                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.909214                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.476751                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.477159                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79412.816692                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 89079.016483                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89061.629974                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79412.816692                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 89079.016483                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89061.629974                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              281143                       # number of writebacks
system.l2.writebacks::total                    281143                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           671                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        372373                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            373044                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          671                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       372373                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           373044                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     46576000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  29447004500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  29493580500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     46576000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  29447004500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  29493580500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.909214                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.476744                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.477152                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.909214                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.476744                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.477152                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69412.816692                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 79079.322346                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79061.935053                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69412.816692                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 79079.322346                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79061.935053                       # average overall mshr miss latency
system.l2.replacements                         421815                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       669345                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           669345                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       669345                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       669345                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          221                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              221                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          221                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          221                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         8968                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          8968                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            114173                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                114173                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          207972                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              207972                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  19062441500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   19062441500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        322145                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            322145                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.645585                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.645585                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 91658.692035                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 91658.692035                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       207972                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         207972                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  16982721500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  16982721500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.645585                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.645585                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 81658.692035                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81658.692035                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             67                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 67                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          671                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              671                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     53286000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     53286000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          738                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            738                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.909214                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.909214                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79412.816692                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79412.816692                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          671                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          671                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     46576000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     46576000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.909214                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.909214                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69412.816692                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69412.816692                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        294524                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            294524                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       164406                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          164406                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  14108624500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  14108624500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       458930                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        458930                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.358238                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.358238                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 85815.751858                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85815.751858                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       164401                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       164401                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  12464283000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  12464283000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.358227                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.358227                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 75816.345399                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75816.345399                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  94010271000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4032.998361                       # Cycle average of tags in use
system.l2.tags.total_refs                     1552466                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    425911                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.645048                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     305.501884                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        12.718986                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      3714.777491                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.074585                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003105                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.906928                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.984619                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           42                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          459                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2706                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          889                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3548789                       # Number of tag accesses
system.l2.tags.data_accesses                  3548789                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  94010271000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    280967.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       671.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    368070.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.015063254750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        16684                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        16684                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1019733                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             264685                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      373044                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     281143                       # Number of write requests accepted
system.mem_ctrls.readBursts                    373044                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   281143                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   4303                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   176                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.12                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.04                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                373044                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               281143                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  280351                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   85243                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2724                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     422                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   6137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  14818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  16887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  16947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  16917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  16875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  16909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  16910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  16890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  16951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  17442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  16917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  16952                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  16836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  16717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  16694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  16684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        16684                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.098478                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     20.395833                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     26.274852                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         16637     99.72%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           30      0.18%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           12      0.07%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         16684                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        16684                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.839067                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.804587                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.092851                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            10197     61.12%     61.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              250      1.50%     62.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5007     30.01%     92.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1189      7.13%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               37      0.22%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         16684                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                  275392                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                23874816                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             17993152                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    253.96                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    191.40                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   94010127000                       # Total gap between requests
system.mem_ctrls.avgGap                     143705.28                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        42944                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     23556480                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     17980352                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 456801.151014658797                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 250573471.913510382175                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 191259442.279450505972                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          671                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       372373                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       281143                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     19079250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  14134225750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2221937970250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28434.05                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     37957.17                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   7903230.63                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        42944                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     23831872                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      23874816                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        42944                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        42944                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     17993152                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     17993152                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          671                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       372373                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         373044                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       281143                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        281143                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       456801                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    253502854                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        253959655                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       456801                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       456801                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    191395598                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       191395598                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    191395598                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       456801                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    253502854                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       445355253                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               368741                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              280943                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        21601                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        23596                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        22060                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        21384                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        23162                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        22718                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        23559                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        24639                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        25561                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        24493                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        20213                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        26542                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        21313                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        23181                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        22571                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        22148                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        15877                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        18096                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        16468                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        15830                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        17510                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        17614                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        17847                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        19188                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        20306                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        19833                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        14960                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        20630                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        15611                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        17618                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        16934                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        16621                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              7239411250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1843705000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        14153305000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                19632.78                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           38382.78                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              168013                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             126791                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            45.56                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           45.13                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       354869                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   117.165219                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    84.917177                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   161.669877                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       273416     77.05%     77.05% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        53063     14.95%     92.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         6458      1.82%     93.82% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         3062      0.86%     94.68% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        10142      2.86%     97.54% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          919      0.26%     97.80% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          626      0.18%     97.98% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          550      0.15%     98.13% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         6633      1.87%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       354869                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              23599424                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           17980352                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              251.030273                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              191.259442                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    3.46                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.96                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               1.49                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               45.38                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  94010271000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy      1247208060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       662887830                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     1304613660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     722604600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 7420548720.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  30122779740                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  10733392800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   52214035410                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   555.407775                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  27601683500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3138980000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  63269607500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy      1286635140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       683840025                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     1328197080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     743917860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 7420548720.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  29453298210                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  11297166720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   52213603755                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   555.403183                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  29072333000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   3138980000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  61798958000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  94010271000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             165072                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       281143                       # Transaction distribution
system.membus.trans_dist::CleanEvict            87235                       # Transaction distribution
system.membus.trans_dist::ReadExReq            207972                       # Transaction distribution
system.membus.trans_dist::ReadExResp           207972                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        165072                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      1114466                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                1114466                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     41867968                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                41867968                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            373044                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  373044    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              373044                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  94010271000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          1934894500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2034504750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.2                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            459668                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       950488                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          233                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          251378                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           322145                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          322145                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           738                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       458930                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1709                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2342201                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2343910                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        62144                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     92826880                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               92889024                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          421815                       # Total snoops (count)
system.tol2bus.snoopTraffic                  17993152                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1203628                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.052440                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.223110                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1140563     94.76%     94.76% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  63012      5.24%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     53      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1203628                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  94010271000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1450626500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1107000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1171614995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
