Analysis & Synthesis report for risc16ba_top
Fri Mar  1 17:58:19 2019
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Registers Packed Into Inferred Megafunctions
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for risc16ba:risc16ba_inst|altshift_taps:FIFO_0_rtl_0|shift_taps_bdm:auto_generated|altsyncram_e581:altsyncram2
 16. Source assignments for risc16ba:risc16ba_inst|altshift_taps:FIFO_1_rtl_0|shift_taps_tbm:auto_generated|altsyncram_i281:altsyncram2
 17. Source assignments for risc16ba:risc16ba_inst|altshift_taps:FIFO_1_rtl_1|shift_taps_sbm:auto_generated|altsyncram_g281:altsyncram2
 18. Source assignments for risc16ba:risc16ba_inst|altshift_taps:reg0_s0_rtl_0|shift_taps_bam:auto_generated|altsyncram_8v71:altsyncram2
 19. Source assignments for risc16ba:risc16ba_inst|altshift_taps:FIFO_1_rtl_2|shift_taps_aam:auto_generated|altsyncram_6v71:altsyncram2
 20. Parameter Settings for User Entity Instance: clk_generator:clk_generator_inst|altpll:altpll_component
 21. Parameter Settings for User Entity Instance: double_ff:double_ff_n_rst_sys
 22. Parameter Settings for User Entity Instance: double_ff:double_ff_n_rst_usb
 23. Parameter Settings for User Entity Instance: double_ff:double_ff_sw
 24. Parameter Settings for User Entity Instance: debouncer:debouncer_gen[0].debouncer_inst
 25. Parameter Settings for User Entity Instance: debouncer:debouncer_gen[1].debouncer_inst
 26. Parameter Settings for User Entity Instance: debouncer:debouncer_gen[2].debouncer_inst
 27. Parameter Settings for User Entity Instance: debouncer:debouncer_gen[3].debouncer_inst
 28. Parameter Settings for User Entity Instance: debouncer:debouncer_gen[4].debouncer_inst
 29. Parameter Settings for User Entity Instance: debouncer:debouncer_gen[5].debouncer_inst
 30. Parameter Settings for User Entity Instance: debouncer:debouncer_gen[6].debouncer_inst
 31. Parameter Settings for User Entity Instance: debouncer:debouncer_gen[7].debouncer_inst
 32. Parameter Settings for User Entity Instance: sync_diff:sync_diff_inst_key0
 33. Parameter Settings for User Entity Instance: led_controller:led_controoler_inst
 34. Parameter Settings for Inferred Entity Instance: risc16ba:risc16ba_inst|altshift_taps:FIFO_0_rtl_0
 35. Parameter Settings for Inferred Entity Instance: risc16ba:risc16ba_inst|altshift_taps:FIFO_1_rtl_0
 36. Parameter Settings for Inferred Entity Instance: risc16ba:risc16ba_inst|altshift_taps:FIFO_1_rtl_1
 37. Parameter Settings for Inferred Entity Instance: risc16ba:risc16ba_inst|altshift_taps:reg0_s0_rtl_0
 38. Parameter Settings for Inferred Entity Instance: risc16ba:risc16ba_inst|altshift_taps:FIFO_1_rtl_2
 39. altpll Parameter Settings by Entity Instance
 40. altshift_taps Parameter Settings by Entity Instance
 41. Port Connectivity Checks: "risc16ba:risc16ba_inst"
 42. Port Connectivity Checks: "debouncer:debouncer_gen[7].debouncer_inst"
 43. Port Connectivity Checks: "debouncer:debouncer_gen[6].debouncer_inst"
 44. Port Connectivity Checks: "debouncer:debouncer_gen[5].debouncer_inst"
 45. Port Connectivity Checks: "debouncer:debouncer_gen[4].debouncer_inst"
 46. Port Connectivity Checks: "debouncer:debouncer_gen[3].debouncer_inst"
 47. Port Connectivity Checks: "debouncer:debouncer_gen[2].debouncer_inst"
 48. Port Connectivity Checks: "debouncer:debouncer_gen[1].debouncer_inst"
 49. Elapsed Time Per Partition
 50. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                   ;
+-----------------------------+--------------------------------------------------+
; Analysis & Synthesis Status ; Successful - Fri Mar  1 17:58:19 2019            ;
; Quartus II 32-bit Version   ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name               ; risc16ba_top                                     ;
; Top-level Entity Name       ; risc16ba_top                                     ;
; Family                      ; Cyclone                                          ;
; Total logic elements        ; 1,439                                            ;
; Total pins                  ; 126                                              ;
; Total virtual pins          ; 0                                                ;
; Total memory bits           ; 1,904                                            ;
; Total PLLs                  ; 1                                                ;
+-----------------------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP1C20F400C8       ;                    ;
; Top-level entity name                                                      ; risc16ba_top       ; risc16ba_top       ;
; Family name                                                                ; Cyclone            ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                     ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                 ; Library ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------+---------+
; risc16ba_top.sv                  ; yes             ; User SystemVerilog HDL File  ; /home/users/naofumi/other_files/Jikken_2018/Jikken_IV/project/stream2/risc16ba_top.sv        ;         ;
; risc16ba.sv                      ; yes             ; User SystemVerilog HDL File  ; /home/users/naofumi/other_files/Jikken_2018/Jikken_IV/project/stream2/risc16ba.sv            ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; /home/cad/altera-quartus-13.0.1/quartus/libraries/megafunctions/altpll.tdf                   ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                 ; /home/cad/altera-quartus-13.0.1/quartus/libraries/megafunctions/aglobal130.inc               ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; /home/cad/altera-quartus-13.0.1/quartus/libraries/megafunctions/stratix_pll.inc              ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; /home/cad/altera-quartus-13.0.1/quartus/libraries/megafunctions/stratixii_pll.inc            ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; /home/cad/altera-quartus-13.0.1/quartus/libraries/megafunctions/cycloneii_pll.inc            ;         ;
; altshift_taps.tdf                ; yes             ; Megafunction                 ; /home/cad/altera-quartus-13.0.1/quartus/libraries/megafunctions/altshift_taps.tdf            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; /home/cad/altera-quartus-13.0.1/quartus/libraries/megafunctions/altdpram.inc                 ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                 ; /home/cad/altera-quartus-13.0.1/quartus/libraries/megafunctions/lpm_counter.inc              ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                 ; /home/cad/altera-quartus-13.0.1/quartus/libraries/megafunctions/lpm_compare.inc              ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                 ; /home/cad/altera-quartus-13.0.1/quartus/libraries/megafunctions/lpm_constant.inc             ;         ;
; db/shift_taps_bdm.tdf            ; yes             ; Auto-Generated Megafunction  ; /home/users/naofumi/other_files/Jikken_2018/Jikken_IV/project/stream2/db/shift_taps_bdm.tdf  ;         ;
; db/altsyncram_e581.tdf           ; yes             ; Auto-Generated Megafunction  ; /home/users/naofumi/other_files/Jikken_2018/Jikken_IV/project/stream2/db/altsyncram_e581.tdf ;         ;
; db/cntr_qef.tdf                  ; yes             ; Auto-Generated Megafunction  ; /home/users/naofumi/other_files/Jikken_2018/Jikken_IV/project/stream2/db/cntr_qef.tdf        ;         ;
; db/cmpr_o4c.tdf                  ; yes             ; Auto-Generated Megafunction  ; /home/users/naofumi/other_files/Jikken_2018/Jikken_IV/project/stream2/db/cmpr_o4c.tdf        ;         ;
; db/shift_taps_tbm.tdf            ; yes             ; Auto-Generated Megafunction  ; /home/users/naofumi/other_files/Jikken_2018/Jikken_IV/project/stream2/db/shift_taps_tbm.tdf  ;         ;
; db/altsyncram_i281.tdf           ; yes             ; Auto-Generated Megafunction  ; /home/users/naofumi/other_files/Jikken_2018/Jikken_IV/project/stream2/db/altsyncram_i281.tdf ;         ;
; db/cntr_ref.tdf                  ; yes             ; Auto-Generated Megafunction  ; /home/users/naofumi/other_files/Jikken_2018/Jikken_IV/project/stream2/db/cntr_ref.tdf        ;         ;
; db/shift_taps_sbm.tdf            ; yes             ; Auto-Generated Megafunction  ; /home/users/naofumi/other_files/Jikken_2018/Jikken_IV/project/stream2/db/shift_taps_sbm.tdf  ;         ;
; db/altsyncram_g281.tdf           ; yes             ; Auto-Generated Megafunction  ; /home/users/naofumi/other_files/Jikken_2018/Jikken_IV/project/stream2/db/altsyncram_g281.tdf ;         ;
; db/cntr_tef.tdf                  ; yes             ; Auto-Generated Megafunction  ; /home/users/naofumi/other_files/Jikken_2018/Jikken_IV/project/stream2/db/cntr_tef.tdf        ;         ;
; db/shift_taps_bam.tdf            ; yes             ; Auto-Generated Megafunction  ; /home/users/naofumi/other_files/Jikken_2018/Jikken_IV/project/stream2/db/shift_taps_bam.tdf  ;         ;
; db/altsyncram_8v71.tdf           ; yes             ; Auto-Generated Megafunction  ; /home/users/naofumi/other_files/Jikken_2018/Jikken_IV/project/stream2/db/altsyncram_8v71.tdf ;         ;
; db/cntr_6df.tdf                  ; yes             ; Auto-Generated Megafunction  ; /home/users/naofumi/other_files/Jikken_2018/Jikken_IV/project/stream2/db/cntr_6df.tdf        ;         ;
; db/cmpr_l4c.tdf                  ; yes             ; Auto-Generated Megafunction  ; /home/users/naofumi/other_files/Jikken_2018/Jikken_IV/project/stream2/db/cmpr_l4c.tdf        ;         ;
; db/shift_taps_aam.tdf            ; yes             ; Auto-Generated Megafunction  ; /home/users/naofumi/other_files/Jikken_2018/Jikken_IV/project/stream2/db/shift_taps_aam.tdf  ;         ;
; db/altsyncram_6v71.tdf           ; yes             ; Auto-Generated Megafunction  ; /home/users/naofumi/other_files/Jikken_2018/Jikken_IV/project/stream2/db/altsyncram_6v71.tdf ;         ;
; db/cntr_5df.tdf                  ; yes             ; Auto-Generated Megafunction  ; /home/users/naofumi/other_files/Jikken_2018/Jikken_IV/project/stream2/db/cntr_5df.tdf        ;         ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                  ;
+---------------------------------------------+----------------------------------------------------------------+
; Resource                                    ; Usage                                                          ;
+---------------------------------------------+----------------------------------------------------------------+
; Total logic elements                        ; 1439                                                           ;
;     -- Combinational with no register       ; 295                                                            ;
;     -- Register only                        ; 267                                                            ;
;     -- Combinational with a register        ; 877                                                            ;
;                                             ;                                                                ;
; Logic element usage by number of LUT inputs ;                                                                ;
;     -- 4 input functions                    ; 241                                                            ;
;     -- 3 input functions                    ; 668                                                            ;
;     -- 2 input functions                    ; 205                                                            ;
;     -- 1 input functions                    ; 57                                                             ;
;     -- 0 input functions                    ; 1                                                              ;
;                                             ;                                                                ;
; Logic elements by mode                      ;                                                                ;
;     -- normal mode                          ; 966                                                            ;
;     -- arithmetic mode                      ; 473                                                            ;
;     -- qfbk mode                            ; 0                                                              ;
;     -- register cascade mode                ; 0                                                              ;
;     -- synchronous clear/load mode          ; 471                                                            ;
;     -- asynchronous clear/load mode         ; 0                                                              ;
;                                             ;                                                                ;
; Total registers                             ; 1144                                                           ;
; Total logic cells in carry chains           ; 530                                                            ;
; I/O pins                                    ; 126                                                            ;
; Total memory bits                           ; 1904                                                           ;
; Total PLLs                                  ; 1                                                              ;
;     -- PLLs                                 ; 1                                                              ;
;                                             ;                                                                ;
; Maximum fan-out node                        ; clk_generator:clk_generator_inst|altpll:altpll_component|_clk0 ;
; Maximum fan-out                             ; 1135                                                           ;
; Total fan-out                               ; 6944                                                           ;
; Average fan-out                             ; 4.30                                                           ;
+---------------------------------------------+----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                ;
+------------------------------------------------+-------------+--------------+-------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                     ; Logic Cells ; LC Registers ; Memory Bits ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name                                                                                                          ; Library Name ;
+------------------------------------------------+-------------+--------------+-------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+------------------------------------------------------------------------------------------------------------------------------+--------------+
; |risc16ba_top                                  ; 1439 (95)   ; 1144         ; 1904        ; 126  ; 0            ; 295 (70)     ; 267 (16)          ; 877 (9)          ; 530 (0)         ; 0 (0)      ; |risc16ba_top                                                                                                                ; work         ;
;    |clk_generator:clk_generator_inst|          ; 0 (0)       ; 0            ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |risc16ba_top|clk_generator:clk_generator_inst                                                                               ; work         ;
;       |altpll:altpll_component|                ; 0 (0)       ; 0            ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |risc16ba_top|clk_generator:clk_generator_inst|altpll:altpll_component                                                       ; work         ;
;    |debouncer:debouncer_gen[0].debouncer_inst| ; 64 (64)     ; 26           ; 0           ; 0    ; 0            ; 38 (38)      ; 0 (0)             ; 26 (26)          ; 23 (23)         ; 0 (0)      ; |risc16ba_top|debouncer:debouncer_gen[0].debouncer_inst                                                                      ; work         ;
;    |double_ff:double_ff_n_rst_sys|             ; 2 (2)       ; 2            ; 0           ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |risc16ba_top|double_ff:double_ff_n_rst_sys                                                                                  ; work         ;
;    |double_ff:double_ff_n_rst_usb|             ; 2 (2)       ; 2            ; 0           ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |risc16ba_top|double_ff:double_ff_n_rst_usb                                                                                  ; work         ;
;    |double_ff:double_ff_sw|                    ; 2 (2)       ; 2            ; 0           ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |risc16ba_top|double_ff:double_ff_sw                                                                                         ; work         ;
;    |led_controller:led_controoler_inst|        ; 99 (99)     ; 29           ; 0           ; 0    ; 0            ; 70 (70)      ; 0 (0)             ; 29 (29)          ; 16 (16)         ; 0 (0)      ; |risc16ba_top|led_controller:led_controoler_inst                                                                             ; work         ;
;    |risc16ba:risc16ba_inst|                    ; 1082 (1045) ; 998          ; 1904        ; 0    ; 0            ; 84 (71)      ; 205 (205)         ; 793 (769)        ; 491 (462)       ; 0 (0)      ; |risc16ba_top|risc16ba:risc16ba_inst                                                                                         ; work         ;
;       |altshift_taps:FIFO_0_rtl_0|             ; 9 (0)       ; 6            ; 976         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 6 (0)            ; 7 (0)           ; 0 (0)      ; |risc16ba_top|risc16ba:risc16ba_inst|altshift_taps:FIFO_0_rtl_0                                                              ; work         ;
;          |shift_taps_bdm:auto_generated|       ; 9 (0)       ; 6            ; 976         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 6 (0)            ; 7 (0)           ; 0 (0)      ; |risc16ba_top|risc16ba:risc16ba_inst|altshift_taps:FIFO_0_rtl_0|shift_taps_bdm:auto_generated                                ; work         ;
;             |altsyncram_e581:altsyncram2|      ; 0 (0)       ; 0            ; 976         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |risc16ba_top|risc16ba:risc16ba_inst|altshift_taps:FIFO_0_rtl_0|shift_taps_bdm:auto_generated|altsyncram_e581:altsyncram2    ; work         ;
;             |cntr_qef:cntr1|                   ; 9 (7)       ; 6            ; 0           ; 0    ; 0            ; 3 (1)        ; 0 (0)             ; 6 (6)            ; 7 (7)           ; 0 (0)      ; |risc16ba_top|risc16ba:risc16ba_inst|altshift_taps:FIFO_0_rtl_0|shift_taps_bdm:auto_generated|cntr_qef:cntr1                 ; work         ;
;                |cmpr_o4c:cmpr4|                ; 2 (2)       ; 0            ; 0           ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |risc16ba_top|risc16ba:risc16ba_inst|altshift_taps:FIFO_0_rtl_0|shift_taps_bdm:auto_generated|cntr_qef:cntr1|cmpr_o4c:cmpr4  ; work         ;
;       |altshift_taps:FIFO_1_rtl_0|             ; 9 (0)       ; 6            ; 424         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 6 (0)            ; 7 (0)           ; 0 (0)      ; |risc16ba_top|risc16ba:risc16ba_inst|altshift_taps:FIFO_1_rtl_0                                                              ; work         ;
;          |shift_taps_tbm:auto_generated|       ; 9 (0)       ; 6            ; 424         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 6 (0)            ; 7 (0)           ; 0 (0)      ; |risc16ba_top|risc16ba:risc16ba_inst|altshift_taps:FIFO_1_rtl_0|shift_taps_tbm:auto_generated                                ; work         ;
;             |altsyncram_i281:altsyncram2|      ; 0 (0)       ; 0            ; 424         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |risc16ba_top|risc16ba:risc16ba_inst|altshift_taps:FIFO_1_rtl_0|shift_taps_tbm:auto_generated|altsyncram_i281:altsyncram2    ; work         ;
;             |cntr_ref:cntr1|                   ; 9 (7)       ; 6            ; 0           ; 0    ; 0            ; 3 (1)        ; 0 (0)             ; 6 (6)            ; 7 (7)           ; 0 (0)      ; |risc16ba_top|risc16ba:risc16ba_inst|altshift_taps:FIFO_1_rtl_0|shift_taps_tbm:auto_generated|cntr_ref:cntr1                 ; work         ;
;                |cmpr_o4c:cmpr4|                ; 2 (2)       ; 0            ; 0           ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |risc16ba_top|risc16ba:risc16ba_inst|altshift_taps:FIFO_1_rtl_0|shift_taps_tbm:auto_generated|cntr_ref:cntr1|cmpr_o4c:cmpr4  ; work         ;
;       |altshift_taps:FIFO_1_rtl_1|             ; 9 (0)       ; 6            ; 416         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 6 (0)            ; 7 (0)           ; 0 (0)      ; |risc16ba_top|risc16ba:risc16ba_inst|altshift_taps:FIFO_1_rtl_1                                                              ; work         ;
;          |shift_taps_sbm:auto_generated|       ; 9 (0)       ; 6            ; 416         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 6 (0)            ; 7 (0)           ; 0 (0)      ; |risc16ba_top|risc16ba:risc16ba_inst|altshift_taps:FIFO_1_rtl_1|shift_taps_sbm:auto_generated                                ; work         ;
;             |altsyncram_g281:altsyncram2|      ; 0 (0)       ; 0            ; 416         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |risc16ba_top|risc16ba:risc16ba_inst|altshift_taps:FIFO_1_rtl_1|shift_taps_sbm:auto_generated|altsyncram_g281:altsyncram2    ; work         ;
;             |cntr_tef:cntr1|                   ; 9 (7)       ; 6            ; 0           ; 0    ; 0            ; 3 (1)        ; 0 (0)             ; 6 (6)            ; 7 (7)           ; 0 (0)      ; |risc16ba_top|risc16ba:risc16ba_inst|altshift_taps:FIFO_1_rtl_1|shift_taps_sbm:auto_generated|cntr_tef:cntr1                 ; work         ;
;                |cmpr_o4c:cmpr4|                ; 2 (2)       ; 0            ; 0           ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |risc16ba_top|risc16ba:risc16ba_inst|altshift_taps:FIFO_1_rtl_1|shift_taps_sbm:auto_generated|cntr_tef:cntr1|cmpr_o4c:cmpr4  ; work         ;
;       |altshift_taps:FIFO_1_rtl_2|             ; 5 (0)       ; 3            ; 40          ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 3 (0)            ; 4 (0)           ; 0 (0)      ; |risc16ba_top|risc16ba:risc16ba_inst|altshift_taps:FIFO_1_rtl_2                                                              ; work         ;
;          |shift_taps_aam:auto_generated|       ; 5 (0)       ; 3            ; 40          ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 3 (0)            ; 4 (0)           ; 0 (0)      ; |risc16ba_top|risc16ba:risc16ba_inst|altshift_taps:FIFO_1_rtl_2|shift_taps_aam:auto_generated                                ; work         ;
;             |altsyncram_6v71:altsyncram2|      ; 0 (0)       ; 0            ; 40          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |risc16ba_top|risc16ba:risc16ba_inst|altshift_taps:FIFO_1_rtl_2|shift_taps_aam:auto_generated|altsyncram_6v71:altsyncram2    ; work         ;
;             |cntr_5df:cntr1|                   ; 5 (4)       ; 3            ; 0           ; 0    ; 0            ; 2 (1)        ; 0 (0)             ; 3 (3)            ; 4 (4)           ; 0 (0)      ; |risc16ba_top|risc16ba:risc16ba_inst|altshift_taps:FIFO_1_rtl_2|shift_taps_aam:auto_generated|cntr_5df:cntr1                 ; work         ;
;                |cmpr_l4c:cmpr4|                ; 1 (1)       ; 0            ; 0           ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |risc16ba_top|risc16ba:risc16ba_inst|altshift_taps:FIFO_1_rtl_2|shift_taps_aam:auto_generated|cntr_5df:cntr1|cmpr_l4c:cmpr4  ; work         ;
;       |altshift_taps:reg0_s0_rtl_0|            ; 5 (0)       ; 3            ; 48          ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 3 (0)            ; 4 (0)           ; 0 (0)      ; |risc16ba_top|risc16ba:risc16ba_inst|altshift_taps:reg0_s0_rtl_0                                                             ; work         ;
;          |shift_taps_bam:auto_generated|       ; 5 (0)       ; 3            ; 48          ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 3 (0)            ; 4 (0)           ; 0 (0)      ; |risc16ba_top|risc16ba:risc16ba_inst|altshift_taps:reg0_s0_rtl_0|shift_taps_bam:auto_generated                               ; work         ;
;             |altsyncram_8v71:altsyncram2|      ; 0 (0)       ; 0            ; 48          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |risc16ba_top|risc16ba:risc16ba_inst|altshift_taps:reg0_s0_rtl_0|shift_taps_bam:auto_generated|altsyncram_8v71:altsyncram2   ; work         ;
;             |cntr_6df:cntr1|                   ; 5 (4)       ; 3            ; 0           ; 0    ; 0            ; 2 (1)        ; 0 (0)             ; 3 (3)            ; 4 (4)           ; 0 (0)      ; |risc16ba_top|risc16ba:risc16ba_inst|altshift_taps:reg0_s0_rtl_0|shift_taps_bam:auto_generated|cntr_6df:cntr1                ; work         ;
;                |cmpr_l4c:cmpr4|                ; 1 (1)       ; 0            ; 0           ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |risc16ba_top|risc16ba:risc16ba_inst|altshift_taps:reg0_s0_rtl_0|shift_taps_bam:auto_generated|cntr_6df:cntr1|cmpr_l4c:cmpr4 ; work         ;
;    |sync_diff:sync_diff_inst_key0|             ; 2 (2)       ; 2            ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0 (0)           ; 0 (0)      ; |risc16ba_top|sync_diff:sync_diff_inst_key0                                                                                  ; work         ;
;    |usb_if:usb_if_inst|                        ; 91 (91)     ; 58           ; 0           ; 0    ; 0            ; 33 (33)      ; 41 (41)           ; 17 (17)          ; 0 (0)           ; 0 (0)      ; |risc16ba_top|usb_if:usb_if_inst                                                                                             ; work         ;
+------------------------------------------------+-------------+--------------+-------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                    ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; risc16ba:risc16ba_inst|altshift_taps:FIFO_0_rtl_0|shift_taps_bdm:auto_generated|altsyncram_e581:altsyncram2|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 61           ; 16           ; 61           ; 16           ; 976  ; None ;
; risc16ba:risc16ba_inst|altshift_taps:FIFO_1_rtl_0|shift_taps_tbm:auto_generated|altsyncram_i281:altsyncram2|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 53           ; 8            ; 53           ; 8            ; 424  ; None ;
; risc16ba:risc16ba_inst|altshift_taps:FIFO_1_rtl_1|shift_taps_sbm:auto_generated|altsyncram_g281:altsyncram2|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 52           ; 8            ; 52           ; 8            ; 416  ; None ;
; risc16ba:risc16ba_inst|altshift_taps:FIFO_1_rtl_2|shift_taps_aam:auto_generated|altsyncram_6v71:altsyncram2|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 5            ; 8            ; 5            ; 8            ; 40   ; None ;
; risc16ba:risc16ba_inst|altshift_taps:reg0_s0_rtl_0|shift_taps_bam:auto_generated|altsyncram_8v71:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 6            ; 8            ; 6            ; 8            ; 48   ; None ;
+-------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+-------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                              ;
+----------------------------------------------+--------------------------------------------------+
; Register name                                ; Reason for Removal                               ;
+----------------------------------------------+--------------------------------------------------+
; risc16ba:risc16ba_inst|out_addr[0]           ; Stuck at GND due to stuck port data_in           ;
; risc16ba:risc16ba_inst|in_addr[0]            ; Stuck at GND due to stuck port data_in           ;
; risc16ba:risc16ba_inst|state[3..31]          ; Stuck at GND due to stuck port data_in           ;
; risc16ba:risc16ba_inst|state1[3..31]         ; Stuck at GND due to stuck port data_in           ;
; risc16ba:risc16ba_inst|state0[3..31]         ; Stuck at GND due to stuck port data_in           ;
; cpu_state[2..31]                             ; Merged with cpu_state[1]                         ;
; risc16ba:risc16ba_inst|state0[0]             ; Merged with risc16ba:risc16ba_inst|state1[0]     ;
; risc16ba:risc16ba_inst|dwe0                  ; Merged with risc16ba:risc16ba_inst|dwe1          ;
; risc16ba:risc16ba_inst|e[0]                  ; Merged with risc16ba:risc16ba_inst|reg1_s0[4][0] ;
; risc16ba:risc16ba_inst|e[1]                  ; Merged with risc16ba:risc16ba_inst|reg1_s0[4][1] ;
; risc16ba:risc16ba_inst|e[2]                  ; Merged with risc16ba:risc16ba_inst|reg1_s0[4][2] ;
; risc16ba:risc16ba_inst|e[3]                  ; Merged with risc16ba:risc16ba_inst|reg1_s0[4][3] ;
; risc16ba:risc16ba_inst|e[4]                  ; Merged with risc16ba:risc16ba_inst|reg1_s0[4][4] ;
; risc16ba:risc16ba_inst|e[5]                  ; Merged with risc16ba:risc16ba_inst|reg1_s0[4][5] ;
; risc16ba:risc16ba_inst|e[6]                  ; Merged with risc16ba:risc16ba_inst|reg1_s0[4][6] ;
; risc16ba:risc16ba_inst|e[7]                  ; Merged with risc16ba:risc16ba_inst|reg1_s0[4][7] ;
; risc16ba:risc16ba_inst|FIFO_1[0][0]          ; Merged with risc16ba:risc16ba_inst|reg0_s0[4][0] ;
; risc16ba:risc16ba_inst|FIFO_1[0][1]          ; Merged with risc16ba:risc16ba_inst|reg0_s0[4][1] ;
; risc16ba:risc16ba_inst|FIFO_1[0][2]          ; Merged with risc16ba:risc16ba_inst|reg0_s0[4][2] ;
; risc16ba:risc16ba_inst|FIFO_1[0][3]          ; Merged with risc16ba:risc16ba_inst|reg0_s0[4][3] ;
; risc16ba:risc16ba_inst|FIFO_1[0][4]          ; Merged with risc16ba:risc16ba_inst|reg0_s0[4][4] ;
; risc16ba:risc16ba_inst|FIFO_1[0][5]          ; Merged with risc16ba:risc16ba_inst|reg0_s0[4][5] ;
; risc16ba:risc16ba_inst|FIFO_1[0][6]          ; Merged with risc16ba:risc16ba_inst|reg0_s0[4][6] ;
; risc16ba:risc16ba_inst|FIFO_1[0][7]          ; Merged with risc16ba:risc16ba_inst|reg0_s0[4][7] ;
; risc16ba:risc16ba_inst|reg1_s1[4][0]         ; Merged with risc16ba:risc16ba_inst|FIFO_1[0][8]  ;
; risc16ba:risc16ba_inst|reg1_s1[4][1]         ; Merged with risc16ba:risc16ba_inst|FIFO_1[0][9]  ;
; risc16ba:risc16ba_inst|reg1_s1[4][2]         ; Merged with risc16ba:risc16ba_inst|FIFO_1[0][10] ;
; risc16ba:risc16ba_inst|reg1_s1[4][3]         ; Merged with risc16ba:risc16ba_inst|FIFO_1[0][11] ;
; risc16ba:risc16ba_inst|reg1_s1[4][4]         ; Merged with risc16ba:risc16ba_inst|FIFO_1[0][12] ;
; risc16ba:risc16ba_inst|reg1_s1[4][5]         ; Merged with risc16ba:risc16ba_inst|FIFO_1[0][13] ;
; risc16ba:risc16ba_inst|reg1_s1[4][6]         ; Merged with risc16ba:risc16ba_inst|FIFO_1[0][14] ;
; risc16ba:risc16ba_inst|reg1_s1[4][7]         ; Merged with risc16ba:risc16ba_inst|FIFO_1[0][15] ;
; risc16ba:risc16ba_inst|reg0_s1[4][0]         ; Merged with risc16ba:risc16ba_inst|FIFO_1[1][0]  ;
; risc16ba:risc16ba_inst|reg0_s1[4][1]         ; Merged with risc16ba:risc16ba_inst|FIFO_1[1][1]  ;
; risc16ba:risc16ba_inst|reg0_s1[4][2]         ; Merged with risc16ba:risc16ba_inst|FIFO_1[1][2]  ;
; risc16ba:risc16ba_inst|reg0_s1[4][3]         ; Merged with risc16ba:risc16ba_inst|FIFO_1[1][3]  ;
; risc16ba:risc16ba_inst|reg0_s1[4][4]         ; Merged with risc16ba:risc16ba_inst|FIFO_1[1][4]  ;
; risc16ba:risc16ba_inst|reg0_s1[4][5]         ; Merged with risc16ba:risc16ba_inst|FIFO_1[1][5]  ;
; risc16ba:risc16ba_inst|reg0_s1[4][6]         ; Merged with risc16ba:risc16ba_inst|FIFO_1[1][6]  ;
; risc16ba:risc16ba_inst|reg0_s1[4][7]         ; Merged with risc16ba:risc16ba_inst|FIFO_1[1][7]  ;
; risc16ba:risc16ba_inst|reg1_s2[4][0]         ; Merged with risc16ba:risc16ba_inst|FIFO_1[1][8]  ;
; risc16ba:risc16ba_inst|reg1_s2[4][1]         ; Merged with risc16ba:risc16ba_inst|FIFO_1[1][9]  ;
; risc16ba:risc16ba_inst|reg1_s2[4][2]         ; Merged with risc16ba:risc16ba_inst|FIFO_1[1][10] ;
; risc16ba:risc16ba_inst|reg1_s2[4][3]         ; Merged with risc16ba:risc16ba_inst|FIFO_1[1][11] ;
; risc16ba:risc16ba_inst|reg1_s2[4][4]         ; Merged with risc16ba:risc16ba_inst|FIFO_1[1][12] ;
; risc16ba:risc16ba_inst|reg1_s2[4][5]         ; Merged with risc16ba:risc16ba_inst|FIFO_1[1][13] ;
; risc16ba:risc16ba_inst|reg1_s2[4][6]         ; Merged with risc16ba:risc16ba_inst|FIFO_1[1][14] ;
; risc16ba:risc16ba_inst|reg1_s2[4][7]         ; Merged with risc16ba:risc16ba_inst|FIFO_1[1][15] ;
; risc16ba:risc16ba_inst|reg0_s2[4][0]         ; Merged with risc16ba:risc16ba_inst|FIFO_1[2][0]  ;
; risc16ba:risc16ba_inst|reg0_s2[4][1]         ; Merged with risc16ba:risc16ba_inst|FIFO_1[2][1]  ;
; risc16ba:risc16ba_inst|reg0_s2[4][2]         ; Merged with risc16ba:risc16ba_inst|FIFO_1[2][2]  ;
; risc16ba:risc16ba_inst|reg0_s2[4][3]         ; Merged with risc16ba:risc16ba_inst|FIFO_1[2][3]  ;
; risc16ba:risc16ba_inst|reg0_s2[4][4]         ; Merged with risc16ba:risc16ba_inst|FIFO_1[2][4]  ;
; risc16ba:risc16ba_inst|reg0_s2[4][5]         ; Merged with risc16ba:risc16ba_inst|FIFO_1[2][5]  ;
; risc16ba:risc16ba_inst|reg0_s2[4][6]         ; Merged with risc16ba:risc16ba_inst|FIFO_1[2][6]  ;
; risc16ba:risc16ba_inst|reg0_s2[4][7]         ; Merged with risc16ba:risc16ba_inst|FIFO_1[2][7]  ;
; risc16ba:risc16ba_inst|reg1_s3[4][0]         ; Merged with risc16ba:risc16ba_inst|FIFO_1[2][8]  ;
; risc16ba:risc16ba_inst|reg1_s3[4][1]         ; Merged with risc16ba:risc16ba_inst|FIFO_1[2][9]  ;
; risc16ba:risc16ba_inst|reg1_s3[4][2]         ; Merged with risc16ba:risc16ba_inst|FIFO_1[2][10] ;
; risc16ba:risc16ba_inst|reg1_s3[4][3]         ; Merged with risc16ba:risc16ba_inst|FIFO_1[2][11] ;
; risc16ba:risc16ba_inst|reg1_s3[4][4]         ; Merged with risc16ba:risc16ba_inst|FIFO_1[2][12] ;
; risc16ba:risc16ba_inst|reg1_s3[4][5]         ; Merged with risc16ba:risc16ba_inst|FIFO_1[2][13] ;
; risc16ba:risc16ba_inst|reg1_s3[4][6]         ; Merged with risc16ba:risc16ba_inst|FIFO_1[2][14] ;
; risc16ba:risc16ba_inst|reg1_s3[4][7]         ; Merged with risc16ba:risc16ba_inst|FIFO_1[2][15] ;
; risc16ba:risc16ba_inst|reg0_s3[4][0]         ; Merged with risc16ba:risc16ba_inst|FIFO_1[3][0]  ;
; risc16ba:risc16ba_inst|reg0_s3[4][1]         ; Merged with risc16ba:risc16ba_inst|FIFO_1[3][1]  ;
; risc16ba:risc16ba_inst|reg0_s3[4][2]         ; Merged with risc16ba:risc16ba_inst|FIFO_1[3][2]  ;
; risc16ba:risc16ba_inst|reg0_s3[4][3]         ; Merged with risc16ba:risc16ba_inst|FIFO_1[3][3]  ;
; risc16ba:risc16ba_inst|reg0_s3[4][4]         ; Merged with risc16ba:risc16ba_inst|FIFO_1[3][4]  ;
; risc16ba:risc16ba_inst|reg0_s3[4][5]         ; Merged with risc16ba:risc16ba_inst|FIFO_1[3][5]  ;
; risc16ba:risc16ba_inst|reg0_s3[4][6]         ; Merged with risc16ba:risc16ba_inst|FIFO_1[3][6]  ;
; risc16ba:risc16ba_inst|reg0_s3[4][7]         ; Merged with risc16ba:risc16ba_inst|FIFO_1[3][7]  ;
; risc16ba:risc16ba_inst|reg1_s4[4][0]         ; Merged with risc16ba:risc16ba_inst|FIFO_1[3][8]  ;
; risc16ba:risc16ba_inst|reg1_s4[4][1]         ; Merged with risc16ba:risc16ba_inst|FIFO_1[3][9]  ;
; risc16ba:risc16ba_inst|reg1_s4[4][2]         ; Merged with risc16ba:risc16ba_inst|FIFO_1[3][10] ;
; risc16ba:risc16ba_inst|reg1_s4[4][3]         ; Merged with risc16ba:risc16ba_inst|FIFO_1[3][11] ;
; risc16ba:risc16ba_inst|reg1_s4[4][4]         ; Merged with risc16ba:risc16ba_inst|FIFO_1[3][12] ;
; risc16ba:risc16ba_inst|reg1_s4[4][5]         ; Merged with risc16ba:risc16ba_inst|FIFO_1[3][13] ;
; risc16ba:risc16ba_inst|reg1_s4[4][6]         ; Merged with risc16ba:risc16ba_inst|FIFO_1[3][14] ;
; risc16ba:risc16ba_inst|reg1_s4[4][7]         ; Merged with risc16ba:risc16ba_inst|FIFO_1[3][15] ;
; risc16ba:risc16ba_inst|reg0_s4[4][0]         ; Merged with risc16ba:risc16ba_inst|FIFO_1[4][0]  ;
; risc16ba:risc16ba_inst|reg0_s4[4][1]         ; Merged with risc16ba:risc16ba_inst|FIFO_1[4][1]  ;
; risc16ba:risc16ba_inst|reg0_s4[4][2]         ; Merged with risc16ba:risc16ba_inst|FIFO_1[4][2]  ;
; risc16ba:risc16ba_inst|reg0_s4[4][3]         ; Merged with risc16ba:risc16ba_inst|FIFO_1[4][3]  ;
; risc16ba:risc16ba_inst|reg0_s4[4][4]         ; Merged with risc16ba:risc16ba_inst|FIFO_1[4][4]  ;
; risc16ba:risc16ba_inst|reg0_s4[4][5]         ; Merged with risc16ba:risc16ba_inst|FIFO_1[4][5]  ;
; risc16ba:risc16ba_inst|reg0_s4[4][6]         ; Merged with risc16ba:risc16ba_inst|FIFO_1[4][6]  ;
; risc16ba:risc16ba_inst|reg0_s4[4][7]         ; Merged with risc16ba:risc16ba_inst|FIFO_1[4][7]  ;
; risc16ba:risc16ba_inst|reg1_s5[4][0]         ; Merged with risc16ba:risc16ba_inst|FIFO_1[4][8]  ;
; risc16ba:risc16ba_inst|reg1_s5[4][1]         ; Merged with risc16ba:risc16ba_inst|FIFO_1[4][9]  ;
; risc16ba:risc16ba_inst|reg1_s5[4][2]         ; Merged with risc16ba:risc16ba_inst|FIFO_1[4][10] ;
; risc16ba:risc16ba_inst|reg1_s5[4][3]         ; Merged with risc16ba:risc16ba_inst|FIFO_1[4][11] ;
; risc16ba:risc16ba_inst|reg1_s5[4][4]         ; Merged with risc16ba:risc16ba_inst|FIFO_1[4][12] ;
; risc16ba:risc16ba_inst|reg1_s5[4][5]         ; Merged with risc16ba:risc16ba_inst|FIFO_1[4][13] ;
; risc16ba:risc16ba_inst|reg1_s5[4][6]         ; Merged with risc16ba:risc16ba_inst|FIFO_1[4][14] ;
; risc16ba:risc16ba_inst|reg1_s5[4][7]         ; Merged with risc16ba:risc16ba_inst|FIFO_1[4][15] ;
; risc16ba:risc16ba_inst|reg0_s5[4][0]         ; Merged with risc16ba:risc16ba_inst|FIFO_1[5][0]  ;
; risc16ba:risc16ba_inst|reg0_s5[4][1]         ; Merged with risc16ba:risc16ba_inst|FIFO_1[5][1]  ;
; risc16ba:risc16ba_inst|reg0_s5[4][2]         ; Merged with risc16ba:risc16ba_inst|FIFO_1[5][2]  ;
; risc16ba:risc16ba_inst|reg0_s5[4][3]         ; Merged with risc16ba:risc16ba_inst|FIFO_1[5][3]  ;
; risc16ba:risc16ba_inst|reg0_s5[4][4]         ; Merged with risc16ba:risc16ba_inst|FIFO_1[5][4]  ;
; risc16ba:risc16ba_inst|reg0_s5[4][5]         ; Merged with risc16ba:risc16ba_inst|FIFO_1[5][5]  ;
; risc16ba:risc16ba_inst|reg0_s5[4][6]         ; Merged with risc16ba:risc16ba_inst|FIFO_1[5][6]  ;
; risc16ba:risc16ba_inst|reg0_s5[4][7]         ; Merged with risc16ba:risc16ba_inst|FIFO_1[5][7]  ;
; risc16ba:risc16ba_inst|reg1_s6[4][0]         ; Merged with risc16ba:risc16ba_inst|FIFO_1[5][8]  ;
; risc16ba:risc16ba_inst|reg1_s6[4][1]         ; Merged with risc16ba:risc16ba_inst|FIFO_1[5][9]  ;
; risc16ba:risc16ba_inst|reg1_s6[4][2]         ; Merged with risc16ba:risc16ba_inst|FIFO_1[5][10] ;
; risc16ba:risc16ba_inst|reg1_s6[4][3]         ; Merged with risc16ba:risc16ba_inst|FIFO_1[5][11] ;
; risc16ba:risc16ba_inst|reg1_s6[4][4]         ; Merged with risc16ba:risc16ba_inst|FIFO_1[5][12] ;
; risc16ba:risc16ba_inst|reg1_s6[4][5]         ; Merged with risc16ba:risc16ba_inst|FIFO_1[5][13] ;
; risc16ba:risc16ba_inst|reg1_s6[4][6]         ; Merged with risc16ba:risc16ba_inst|FIFO_1[5][14] ;
; risc16ba:risc16ba_inst|reg1_s6[4][7]         ; Merged with risc16ba:risc16ba_inst|FIFO_1[5][15] ;
; risc16ba:risc16ba_inst|reg0_s6[4][0]         ; Merged with risc16ba:risc16ba_inst|FIFO_1[6][0]  ;
; risc16ba:risc16ba_inst|reg0_s6[4][1]         ; Merged with risc16ba:risc16ba_inst|FIFO_1[6][1]  ;
; risc16ba:risc16ba_inst|reg0_s6[4][2]         ; Merged with risc16ba:risc16ba_inst|FIFO_1[6][2]  ;
; risc16ba:risc16ba_inst|reg0_s6[4][3]         ; Merged with risc16ba:risc16ba_inst|FIFO_1[6][3]  ;
; risc16ba:risc16ba_inst|reg0_s6[4][4]         ; Merged with risc16ba:risc16ba_inst|FIFO_1[6][4]  ;
; risc16ba:risc16ba_inst|reg0_s6[4][5]         ; Merged with risc16ba:risc16ba_inst|FIFO_1[6][5]  ;
; risc16ba:risc16ba_inst|reg0_s6[4][6]         ; Merged with risc16ba:risc16ba_inst|FIFO_1[6][6]  ;
; risc16ba:risc16ba_inst|reg0_s6[4][7]         ; Merged with risc16ba:risc16ba_inst|FIFO_1[6][7]  ;
; risc16ba:risc16ba_inst|reg1_s7[4][0]         ; Merged with risc16ba:risc16ba_inst|FIFO_1[6][8]  ;
; risc16ba:risc16ba_inst|reg1_s7[4][1]         ; Merged with risc16ba:risc16ba_inst|FIFO_1[6][9]  ;
; risc16ba:risc16ba_inst|reg1_s7[4][2]         ; Merged with risc16ba:risc16ba_inst|FIFO_1[6][10] ;
; risc16ba:risc16ba_inst|reg1_s7[4][3]         ; Merged with risc16ba:risc16ba_inst|FIFO_1[6][11] ;
; risc16ba:risc16ba_inst|reg1_s7[4][4]         ; Merged with risc16ba:risc16ba_inst|FIFO_1[6][12] ;
; risc16ba:risc16ba_inst|reg1_s7[4][5]         ; Merged with risc16ba:risc16ba_inst|FIFO_1[6][13] ;
; risc16ba:risc16ba_inst|reg1_s7[4][6]         ; Merged with risc16ba:risc16ba_inst|FIFO_1[6][14] ;
; risc16ba:risc16ba_inst|reg1_s7[4][7]         ; Merged with risc16ba:risc16ba_inst|FIFO_1[6][15] ;
; risc16ba:risc16ba_inst|reg0_s7[4][0]         ; Merged with risc16ba:risc16ba_inst|FIFO_1[7][0]  ;
; risc16ba:risc16ba_inst|reg0_s7[4][1]         ; Merged with risc16ba:risc16ba_inst|FIFO_1[7][1]  ;
; risc16ba:risc16ba_inst|reg0_s7[4][2]         ; Merged with risc16ba:risc16ba_inst|FIFO_1[7][2]  ;
; risc16ba:risc16ba_inst|reg0_s7[4][3]         ; Merged with risc16ba:risc16ba_inst|FIFO_1[7][3]  ;
; risc16ba:risc16ba_inst|reg0_s7[4][4]         ; Merged with risc16ba:risc16ba_inst|FIFO_1[7][4]  ;
; risc16ba:risc16ba_inst|reg0_s7[4][5]         ; Merged with risc16ba:risc16ba_inst|FIFO_1[7][5]  ;
; risc16ba:risc16ba_inst|reg0_s7[4][6]         ; Merged with risc16ba:risc16ba_inst|FIFO_1[7][6]  ;
; risc16ba:risc16ba_inst|reg0_s7[4][7]         ; Merged with risc16ba:risc16ba_inst|FIFO_1[7][7]  ;
; risc16ba:risc16ba_inst|reg1_s8[4][0]         ; Merged with risc16ba:risc16ba_inst|FIFO_1[7][8]  ;
; risc16ba:risc16ba_inst|reg1_s8[4][1]         ; Merged with risc16ba:risc16ba_inst|FIFO_1[7][9]  ;
; risc16ba:risc16ba_inst|reg1_s8[4][2]         ; Merged with risc16ba:risc16ba_inst|FIFO_1[7][10] ;
; risc16ba:risc16ba_inst|reg1_s8[4][3]         ; Merged with risc16ba:risc16ba_inst|FIFO_1[7][11] ;
; risc16ba:risc16ba_inst|reg1_s8[4][4]         ; Merged with risc16ba:risc16ba_inst|FIFO_1[7][12] ;
; risc16ba:risc16ba_inst|reg1_s8[4][5]         ; Merged with risc16ba:risc16ba_inst|FIFO_1[7][13] ;
; risc16ba:risc16ba_inst|reg1_s8[4][6]         ; Merged with risc16ba:risc16ba_inst|FIFO_1[7][14] ;
; risc16ba:risc16ba_inst|reg1_s8[4][7]         ; Merged with risc16ba:risc16ba_inst|FIFO_1[7][15] ;
; risc16ba:risc16ba_inst|reg0_s8[4][0]         ; Merged with risc16ba:risc16ba_inst|FIFO_1[8][0]  ;
; risc16ba:risc16ba_inst|reg0_s8[4][1]         ; Merged with risc16ba:risc16ba_inst|FIFO_1[8][1]  ;
; risc16ba:risc16ba_inst|reg0_s8[4][2]         ; Merged with risc16ba:risc16ba_inst|FIFO_1[8][2]  ;
; risc16ba:risc16ba_inst|reg0_s8[4][3]         ; Merged with risc16ba:risc16ba_inst|FIFO_1[8][3]  ;
; risc16ba:risc16ba_inst|reg0_s8[4][4]         ; Merged with risc16ba:risc16ba_inst|FIFO_1[8][4]  ;
; risc16ba:risc16ba_inst|reg0_s8[4][5]         ; Merged with risc16ba:risc16ba_inst|FIFO_1[8][5]  ;
; risc16ba:risc16ba_inst|reg0_s8[4][6]         ; Merged with risc16ba:risc16ba_inst|FIFO_1[8][6]  ;
; risc16ba:risc16ba_inst|reg0_s8[4][7]         ; Merged with risc16ba:risc16ba_inst|FIFO_1[8][7]  ;
; risc16ba:risc16ba_inst|state0[1]             ; Merged with risc16ba:risc16ba_inst|state1[1]     ;
; risc16ba:risc16ba_inst|state0[2]             ; Merged with risc16ba:risc16ba_inst|state1[2]     ;
; risc16ba:risc16ba_inst|reg1_s0[0][0]         ; Merged with risc16ba:risc16ba_inst|reg0_s0[1][0] ;
; risc16ba:risc16ba_inst|reg1_s0[6][0]         ; Merged with risc16ba:risc16ba_inst|reg0_s0[7][0] ;
; risc16ba:risc16ba_inst|reg1_s0[6][1]         ; Merged with risc16ba:risc16ba_inst|reg0_s0[7][1] ;
; risc16ba:risc16ba_inst|reg1_s0[6][2]         ; Merged with risc16ba:risc16ba_inst|reg0_s0[7][2] ;
; risc16ba:risc16ba_inst|reg1_s0[6][3]         ; Merged with risc16ba:risc16ba_inst|reg0_s0[7][3] ;
; risc16ba:risc16ba_inst|reg1_s0[6][4]         ; Merged with risc16ba:risc16ba_inst|reg0_s0[7][4] ;
; risc16ba:risc16ba_inst|reg1_s0[6][5]         ; Merged with risc16ba:risc16ba_inst|reg0_s0[7][5] ;
; risc16ba:risc16ba_inst|reg1_s0[6][6]         ; Merged with risc16ba:risc16ba_inst|reg0_s0[7][6] ;
; risc16ba:risc16ba_inst|reg1_s0[6][7]         ; Merged with risc16ba:risc16ba_inst|reg0_s0[7][7] ;
; risc16ba:risc16ba_inst|reg1_s0[7][0]         ; Merged with risc16ba:risc16ba_inst|reg0_s0[8][0] ;
; risc16ba:risc16ba_inst|reg1_s0[7][1]         ; Merged with risc16ba:risc16ba_inst|reg0_s0[8][1] ;
; risc16ba:risc16ba_inst|reg1_s0[7][2]         ; Merged with risc16ba:risc16ba_inst|reg0_s0[8][2] ;
; risc16ba:risc16ba_inst|reg1_s0[7][3]         ; Merged with risc16ba:risc16ba_inst|reg0_s0[8][3] ;
; risc16ba:risc16ba_inst|reg1_s0[7][4]         ; Merged with risc16ba:risc16ba_inst|reg0_s0[8][4] ;
; risc16ba:risc16ba_inst|reg1_s0[7][5]         ; Merged with risc16ba:risc16ba_inst|reg0_s0[8][5] ;
; risc16ba:risc16ba_inst|reg1_s0[7][6]         ; Merged with risc16ba:risc16ba_inst|reg0_s0[8][6] ;
; risc16ba:risc16ba_inst|reg1_s0[7][7]         ; Merged with risc16ba:risc16ba_inst|reg0_s0[8][7] ;
; usb_if:usb_if_inst|state[3..9,11..31]        ; Merged with usb_if:usb_if_inst|state[10]         ;
; risc16ba:risc16ba_inst|reg1_s0[1][0]         ; Merged with risc16ba:risc16ba_inst|reg0_s0[2][0] ;
; risc16ba:risc16ba_inst|reg1_s0[1][1]         ; Merged with risc16ba:risc16ba_inst|reg0_s0[2][1] ;
; risc16ba:risc16ba_inst|reg1_s0[1][2]         ; Merged with risc16ba:risc16ba_inst|reg0_s0[2][2] ;
; risc16ba:risc16ba_inst|reg1_s0[1][3]         ; Merged with risc16ba:risc16ba_inst|reg0_s0[2][3] ;
; risc16ba:risc16ba_inst|reg1_s0[1][4]         ; Merged with risc16ba:risc16ba_inst|reg0_s0[2][4] ;
; risc16ba:risc16ba_inst|reg1_s0[1][5]         ; Merged with risc16ba:risc16ba_inst|reg0_s0[2][5] ;
; risc16ba:risc16ba_inst|reg1_s0[1][6]         ; Merged with risc16ba:risc16ba_inst|reg0_s0[2][6] ;
; risc16ba:risc16ba_inst|reg1_s0[1][7]         ; Merged with risc16ba:risc16ba_inst|reg0_s0[2][7] ;
; risc16ba:risc16ba_inst|reg1_s0[0][1]         ; Merged with risc16ba:risc16ba_inst|reg0_s0[1][1] ;
; risc16ba:risc16ba_inst|reg1_s0[0][2]         ; Merged with risc16ba:risc16ba_inst|reg0_s0[1][2] ;
; risc16ba:risc16ba_inst|reg1_s0[0][3]         ; Merged with risc16ba:risc16ba_inst|reg0_s0[1][3] ;
; risc16ba:risc16ba_inst|reg1_s0[0][4]         ; Merged with risc16ba:risc16ba_inst|reg0_s0[1][4] ;
; risc16ba:risc16ba_inst|reg1_s0[0][5]         ; Merged with risc16ba:risc16ba_inst|reg0_s0[1][5] ;
; risc16ba:risc16ba_inst|reg1_s0[0][6]         ; Merged with risc16ba:risc16ba_inst|reg0_s0[1][6] ;
; risc16ba:risc16ba_inst|reg1_s0[0][7]         ; Merged with risc16ba:risc16ba_inst|reg0_s0[1][7] ;
; cpu_state[1]                                 ; Stuck at GND due to stuck port data_in           ;
; led_controller:led_controoler_inst|seg_db[7] ; Stuck at GND due to stuck port data_in           ;
; Total Number of Removed Registers = 329      ;                                                  ;
+----------------------------------------------+--------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                         ;
+----------------------------------+---------------------------+----------------------------------------------------------------------+
; Register name                    ; Reason for Removal        ; Registers Removed due to This Register                               ;
+----------------------------------+---------------------------+----------------------------------------------------------------------+
; risc16ba:risc16ba_inst|state[3]  ; Stuck at GND              ; risc16ba:risc16ba_inst|state1[3], risc16ba:risc16ba_inst|state0[3]   ;
;                                  ; due to stuck port data_in ;                                                                      ;
; risc16ba:risc16ba_inst|state[4]  ; Stuck at GND              ; risc16ba:risc16ba_inst|state1[4], risc16ba:risc16ba_inst|state0[4]   ;
;                                  ; due to stuck port data_in ;                                                                      ;
; risc16ba:risc16ba_inst|state[5]  ; Stuck at GND              ; risc16ba:risc16ba_inst|state1[5], risc16ba:risc16ba_inst|state0[5]   ;
;                                  ; due to stuck port data_in ;                                                                      ;
; risc16ba:risc16ba_inst|state[6]  ; Stuck at GND              ; risc16ba:risc16ba_inst|state1[6], risc16ba:risc16ba_inst|state0[6]   ;
;                                  ; due to stuck port data_in ;                                                                      ;
; risc16ba:risc16ba_inst|state[7]  ; Stuck at GND              ; risc16ba:risc16ba_inst|state1[7], risc16ba:risc16ba_inst|state0[7]   ;
;                                  ; due to stuck port data_in ;                                                                      ;
; risc16ba:risc16ba_inst|state[8]  ; Stuck at GND              ; risc16ba:risc16ba_inst|state1[8], risc16ba:risc16ba_inst|state0[8]   ;
;                                  ; due to stuck port data_in ;                                                                      ;
; risc16ba:risc16ba_inst|state[9]  ; Stuck at GND              ; risc16ba:risc16ba_inst|state1[9], risc16ba:risc16ba_inst|state0[9]   ;
;                                  ; due to stuck port data_in ;                                                                      ;
; risc16ba:risc16ba_inst|state[10] ; Stuck at GND              ; risc16ba:risc16ba_inst|state1[10], risc16ba:risc16ba_inst|state0[10] ;
;                                  ; due to stuck port data_in ;                                                                      ;
; risc16ba:risc16ba_inst|state[11] ; Stuck at GND              ; risc16ba:risc16ba_inst|state1[11], risc16ba:risc16ba_inst|state0[11] ;
;                                  ; due to stuck port data_in ;                                                                      ;
; risc16ba:risc16ba_inst|state[12] ; Stuck at GND              ; risc16ba:risc16ba_inst|state1[12], risc16ba:risc16ba_inst|state0[12] ;
;                                  ; due to stuck port data_in ;                                                                      ;
; risc16ba:risc16ba_inst|state[13] ; Stuck at GND              ; risc16ba:risc16ba_inst|state1[13], risc16ba:risc16ba_inst|state0[13] ;
;                                  ; due to stuck port data_in ;                                                                      ;
; risc16ba:risc16ba_inst|state[14] ; Stuck at GND              ; risc16ba:risc16ba_inst|state1[14], risc16ba:risc16ba_inst|state0[14] ;
;                                  ; due to stuck port data_in ;                                                                      ;
; risc16ba:risc16ba_inst|state[15] ; Stuck at GND              ; risc16ba:risc16ba_inst|state1[15], risc16ba:risc16ba_inst|state0[15] ;
;                                  ; due to stuck port data_in ;                                                                      ;
; risc16ba:risc16ba_inst|state[16] ; Stuck at GND              ; risc16ba:risc16ba_inst|state1[16], risc16ba:risc16ba_inst|state0[16] ;
;                                  ; due to stuck port data_in ;                                                                      ;
; risc16ba:risc16ba_inst|state[17] ; Stuck at GND              ; risc16ba:risc16ba_inst|state1[17], risc16ba:risc16ba_inst|state0[17] ;
;                                  ; due to stuck port data_in ;                                                                      ;
; risc16ba:risc16ba_inst|state[18] ; Stuck at GND              ; risc16ba:risc16ba_inst|state1[18], risc16ba:risc16ba_inst|state0[18] ;
;                                  ; due to stuck port data_in ;                                                                      ;
; risc16ba:risc16ba_inst|state[19] ; Stuck at GND              ; risc16ba:risc16ba_inst|state1[19], risc16ba:risc16ba_inst|state0[19] ;
;                                  ; due to stuck port data_in ;                                                                      ;
; risc16ba:risc16ba_inst|state[20] ; Stuck at GND              ; risc16ba:risc16ba_inst|state1[20], risc16ba:risc16ba_inst|state0[20] ;
;                                  ; due to stuck port data_in ;                                                                      ;
; risc16ba:risc16ba_inst|state[21] ; Stuck at GND              ; risc16ba:risc16ba_inst|state1[21], risc16ba:risc16ba_inst|state0[21] ;
;                                  ; due to stuck port data_in ;                                                                      ;
; risc16ba:risc16ba_inst|state[22] ; Stuck at GND              ; risc16ba:risc16ba_inst|state1[22], risc16ba:risc16ba_inst|state0[22] ;
;                                  ; due to stuck port data_in ;                                                                      ;
; risc16ba:risc16ba_inst|state[23] ; Stuck at GND              ; risc16ba:risc16ba_inst|state1[23], risc16ba:risc16ba_inst|state0[23] ;
;                                  ; due to stuck port data_in ;                                                                      ;
; risc16ba:risc16ba_inst|state[24] ; Stuck at GND              ; risc16ba:risc16ba_inst|state1[24], risc16ba:risc16ba_inst|state0[24] ;
;                                  ; due to stuck port data_in ;                                                                      ;
; risc16ba:risc16ba_inst|state[25] ; Stuck at GND              ; risc16ba:risc16ba_inst|state1[25], risc16ba:risc16ba_inst|state0[25] ;
;                                  ; due to stuck port data_in ;                                                                      ;
; risc16ba:risc16ba_inst|state[26] ; Stuck at GND              ; risc16ba:risc16ba_inst|state1[26], risc16ba:risc16ba_inst|state0[26] ;
;                                  ; due to stuck port data_in ;                                                                      ;
; risc16ba:risc16ba_inst|state[27] ; Stuck at GND              ; risc16ba:risc16ba_inst|state1[27], risc16ba:risc16ba_inst|state0[27] ;
;                                  ; due to stuck port data_in ;                                                                      ;
; risc16ba:risc16ba_inst|state[28] ; Stuck at GND              ; risc16ba:risc16ba_inst|state1[28], risc16ba:risc16ba_inst|state0[28] ;
;                                  ; due to stuck port data_in ;                                                                      ;
; risc16ba:risc16ba_inst|state[29] ; Stuck at GND              ; risc16ba:risc16ba_inst|state1[29], risc16ba:risc16ba_inst|state0[29] ;
;                                  ; due to stuck port data_in ;                                                                      ;
; risc16ba:risc16ba_inst|state[30] ; Stuck at GND              ; risc16ba:risc16ba_inst|state1[30], risc16ba:risc16ba_inst|state0[30] ;
;                                  ; due to stuck port data_in ;                                                                      ;
; risc16ba:risc16ba_inst|state[31] ; Stuck at GND              ; risc16ba:risc16ba_inst|state1[31], risc16ba:risc16ba_inst|state0[31] ;
;                                  ; due to stuck port data_in ;                                                                      ;
+----------------------------------+---------------------------+----------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1144  ;
; Number of registers using Synchronous Clear  ; 31    ;
; Number of registers using Synchronous Load   ; 447   ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1038  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; double_ff:double_ff_sw|sync_reg[0]     ; 1       ;
; double_ff:double_ff_sw|tmp_reg[0]      ; 1       ;
; Total number of inverted registers = 2 ;         ;
+----------------------------------------+---------+


+-------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                    ;
+---------------------------------------------+--------------------------------------+------------+
; Register Name                               ; Megafunction                         ; Type       ;
+---------------------------------------------+--------------------------------------+------------+
; risc16ba:risc16ba_inst|g[0..7]              ; risc16ba:risc16ba_inst|FIFO_0_rtl_0  ; SHIFT_TAPS ;
; risc16ba:risc16ba_inst|FIFO_0[0..61][0..15] ; risc16ba:risc16ba_inst|FIFO_0_rtl_0  ; SHIFT_TAPS ;
; risc16ba:risc16ba_inst|h[0..7]              ; risc16ba:risc16ba_inst|FIFO_0_rtl_0  ; SHIFT_TAPS ;
; risc16ba:risc16ba_inst|c[0..7]              ; risc16ba:risc16ba_inst|FIFO_1_rtl_0  ; SHIFT_TAPS ;
; risc16ba:risc16ba_inst|FIFO_1[8..61][8..15] ; risc16ba:risc16ba_inst|FIFO_1_rtl_0  ; SHIFT_TAPS ;
; risc16ba:risc16ba_inst|d[0..7]              ; risc16ba:risc16ba_inst|FIFO_1_rtl_1  ; SHIFT_TAPS ;
; risc16ba:risc16ba_inst|FIFO_1[9..61][0..7]  ; risc16ba:risc16ba_inst|FIFO_1_rtl_1  ; SHIFT_TAPS ;
; risc16ba:risc16ba_inst|FIFO_1[1..7][0..7]   ; risc16ba:risc16ba_inst|reg0_s0_rtl_0 ; SHIFT_TAPS ;
; risc16ba:risc16ba_inst|reg0_s0[4][0..7]     ; risc16ba:risc16ba_inst|reg0_s0_rtl_0 ; SHIFT_TAPS ;
; risc16ba:risc16ba_inst|FIFO_1[0..6][8..15]  ; risc16ba:risc16ba_inst|FIFO_1_rtl_2  ; SHIFT_TAPS ;
+---------------------------------------------+--------------------------------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------+
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |risc16ba_top|led_controller:led_controoler_inst|seg_sel[0]       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |risc16ba_top|led_controller:led_controoler_inst|count[14]        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |risc16ba_top|usb_if:usb_if_inst|mar[7]                           ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |risc16ba_top|usb_if:usb_if_inst|reg_addr[0]                      ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |risc16ba_top|usb_if:usb_if_inst|mar[9]                           ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |risc16ba_top|led_register[0]                                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |risc16ba_top|led_register[23]                                    ;
; 5:1                ; 23 bits   ; 69 LEs        ; 46 LEs               ; 23 LEs                 ; Yes        ; |risc16ba_top|debouncer:debouncer_gen[0].debouncer_inst|count[14] ;
; 66:1               ; 7 bits    ; 308 LEs       ; 28 LEs               ; 280 LEs                ; Yes        ; |risc16ba_top|led_controller:led_controoler_inst|seg_db[0]        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |risc16ba_top|usb_if:usb_if_inst|wbuf[1]                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |risc16ba_top|usb_if:usb_if_inst|wbuf[15]                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for risc16ba:risc16ba_inst|altshift_taps:FIFO_0_rtl_0|shift_taps_bdm:auto_generated|altsyncram_e581:altsyncram2 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for risc16ba:risc16ba_inst|altshift_taps:FIFO_1_rtl_0|shift_taps_tbm:auto_generated|altsyncram_i281:altsyncram2 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for risc16ba:risc16ba_inst|altshift_taps:FIFO_1_rtl_1|shift_taps_sbm:auto_generated|altsyncram_g281:altsyncram2 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for risc16ba:risc16ba_inst|altshift_taps:reg0_s0_rtl_0|shift_taps_bam:auto_generated|altsyncram_8v71:altsyncram2 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for risc16ba:risc16ba_inst|altshift_taps:FIFO_1_rtl_2|shift_taps_aam:auto_generated|altsyncram_6v71:altsyncram2 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clk_generator:clk_generator_inst|altpll:altpll_component ;
+-------------------------------+-------------------+---------------------------------------------------+
; Parameter Name                ; Value             ; Type                                              ;
+-------------------------------+-------------------+---------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                           ;
; PLL_TYPE                      ; AUTO              ; Untyped                                           ;
; LPM_HINT                      ; UNUSED            ; Untyped                                           ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                           ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                           ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                           ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                           ;
; INCLK0_INPUT_FREQUENCY        ; 41666             ; Signed Integer                                    ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                           ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                           ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                           ;
; LOCK_HIGH                     ; 1                 ; Untyped                                           ;
; LOCK_LOW                      ; 1                 ; Untyped                                           ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Signed Integer                                    ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Signed Integer                                    ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                           ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                           ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                           ;
; SKIP_VCO                      ; OFF               ; Untyped                                           ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                           ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                           ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                           ;
; BANDWIDTH                     ; 0                 ; Untyped                                           ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                           ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                           ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                           ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                           ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                           ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                           ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                           ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                           ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                           ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                           ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                           ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                           ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                           ;
; CLK1_MULTIPLY_BY              ; 1                 ; Signed Integer                                    ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                    ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                           ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                           ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                           ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                           ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                           ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                           ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                           ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                           ;
; CLK1_DIVIDE_BY                ; 1                 ; Signed Integer                                    ;
; CLK0_DIVIDE_BY                ; 1                 ; Signed Integer                                    ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                           ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                           ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                           ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                           ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                           ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                           ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                           ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                           ;
; CLK1_PHASE_SHIFT              ; -10417            ; Untyped                                           ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                           ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                           ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                           ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                           ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                           ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                           ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                           ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                           ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                           ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                           ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                           ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                           ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                           ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                           ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                           ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                                    ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                    ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                           ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                           ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                           ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                           ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                           ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                           ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                           ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                           ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                           ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                           ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                           ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                           ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                           ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                           ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                           ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                           ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                           ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                           ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                           ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                           ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                           ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                           ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                           ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                           ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                           ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                           ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                           ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                           ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                           ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                           ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                           ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                           ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                           ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                           ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                           ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                           ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                           ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                           ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                           ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                           ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                           ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                           ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                           ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                           ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                           ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                           ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                           ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                           ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                           ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                           ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                           ;
; VCO_MIN                       ; 0                 ; Untyped                                           ;
; VCO_MAX                       ; 0                 ; Untyped                                           ;
; VCO_CENTER                    ; 0                 ; Untyped                                           ;
; PFD_MIN                       ; 0                 ; Untyped                                           ;
; PFD_MAX                       ; 0                 ; Untyped                                           ;
; M_INITIAL                     ; 0                 ; Untyped                                           ;
; M                             ; 0                 ; Untyped                                           ;
; N                             ; 1                 ; Untyped                                           ;
; M2                            ; 1                 ; Untyped                                           ;
; N2                            ; 1                 ; Untyped                                           ;
; SS                            ; 1                 ; Untyped                                           ;
; C0_HIGH                       ; 0                 ; Untyped                                           ;
; C1_HIGH                       ; 0                 ; Untyped                                           ;
; C2_HIGH                       ; 0                 ; Untyped                                           ;
; C3_HIGH                       ; 0                 ; Untyped                                           ;
; C4_HIGH                       ; 0                 ; Untyped                                           ;
; C5_HIGH                       ; 0                 ; Untyped                                           ;
; C6_HIGH                       ; 0                 ; Untyped                                           ;
; C7_HIGH                       ; 0                 ; Untyped                                           ;
; C8_HIGH                       ; 0                 ; Untyped                                           ;
; C9_HIGH                       ; 0                 ; Untyped                                           ;
; C0_LOW                        ; 0                 ; Untyped                                           ;
; C1_LOW                        ; 0                 ; Untyped                                           ;
; C2_LOW                        ; 0                 ; Untyped                                           ;
; C3_LOW                        ; 0                 ; Untyped                                           ;
; C4_LOW                        ; 0                 ; Untyped                                           ;
; C5_LOW                        ; 0                 ; Untyped                                           ;
; C6_LOW                        ; 0                 ; Untyped                                           ;
; C7_LOW                        ; 0                 ; Untyped                                           ;
; C8_LOW                        ; 0                 ; Untyped                                           ;
; C9_LOW                        ; 0                 ; Untyped                                           ;
; C0_INITIAL                    ; 0                 ; Untyped                                           ;
; C1_INITIAL                    ; 0                 ; Untyped                                           ;
; C2_INITIAL                    ; 0                 ; Untyped                                           ;
; C3_INITIAL                    ; 0                 ; Untyped                                           ;
; C4_INITIAL                    ; 0                 ; Untyped                                           ;
; C5_INITIAL                    ; 0                 ; Untyped                                           ;
; C6_INITIAL                    ; 0                 ; Untyped                                           ;
; C7_INITIAL                    ; 0                 ; Untyped                                           ;
; C8_INITIAL                    ; 0                 ; Untyped                                           ;
; C9_INITIAL                    ; 0                 ; Untyped                                           ;
; C0_MODE                       ; BYPASS            ; Untyped                                           ;
; C1_MODE                       ; BYPASS            ; Untyped                                           ;
; C2_MODE                       ; BYPASS            ; Untyped                                           ;
; C3_MODE                       ; BYPASS            ; Untyped                                           ;
; C4_MODE                       ; BYPASS            ; Untyped                                           ;
; C5_MODE                       ; BYPASS            ; Untyped                                           ;
; C6_MODE                       ; BYPASS            ; Untyped                                           ;
; C7_MODE                       ; BYPASS            ; Untyped                                           ;
; C8_MODE                       ; BYPASS            ; Untyped                                           ;
; C9_MODE                       ; BYPASS            ; Untyped                                           ;
; C0_PH                         ; 0                 ; Untyped                                           ;
; C1_PH                         ; 0                 ; Untyped                                           ;
; C2_PH                         ; 0                 ; Untyped                                           ;
; C3_PH                         ; 0                 ; Untyped                                           ;
; C4_PH                         ; 0                 ; Untyped                                           ;
; C5_PH                         ; 0                 ; Untyped                                           ;
; C6_PH                         ; 0                 ; Untyped                                           ;
; C7_PH                         ; 0                 ; Untyped                                           ;
; C8_PH                         ; 0                 ; Untyped                                           ;
; C9_PH                         ; 0                 ; Untyped                                           ;
; L0_HIGH                       ; 1                 ; Untyped                                           ;
; L1_HIGH                       ; 1                 ; Untyped                                           ;
; G0_HIGH                       ; 1                 ; Untyped                                           ;
; G1_HIGH                       ; 1                 ; Untyped                                           ;
; G2_HIGH                       ; 1                 ; Untyped                                           ;
; G3_HIGH                       ; 1                 ; Untyped                                           ;
; E0_HIGH                       ; 1                 ; Untyped                                           ;
; E1_HIGH                       ; 1                 ; Untyped                                           ;
; E2_HIGH                       ; 1                 ; Untyped                                           ;
; E3_HIGH                       ; 1                 ; Untyped                                           ;
; L0_LOW                        ; 1                 ; Untyped                                           ;
; L1_LOW                        ; 1                 ; Untyped                                           ;
; G0_LOW                        ; 1                 ; Untyped                                           ;
; G1_LOW                        ; 1                 ; Untyped                                           ;
; G2_LOW                        ; 1                 ; Untyped                                           ;
; G3_LOW                        ; 1                 ; Untyped                                           ;
; E0_LOW                        ; 1                 ; Untyped                                           ;
; E1_LOW                        ; 1                 ; Untyped                                           ;
; E2_LOW                        ; 1                 ; Untyped                                           ;
; E3_LOW                        ; 1                 ; Untyped                                           ;
; L0_INITIAL                    ; 1                 ; Untyped                                           ;
; L1_INITIAL                    ; 1                 ; Untyped                                           ;
; G0_INITIAL                    ; 1                 ; Untyped                                           ;
; G1_INITIAL                    ; 1                 ; Untyped                                           ;
; G2_INITIAL                    ; 1                 ; Untyped                                           ;
; G3_INITIAL                    ; 1                 ; Untyped                                           ;
; E0_INITIAL                    ; 1                 ; Untyped                                           ;
; E1_INITIAL                    ; 1                 ; Untyped                                           ;
; E2_INITIAL                    ; 1                 ; Untyped                                           ;
; E3_INITIAL                    ; 1                 ; Untyped                                           ;
; L0_MODE                       ; BYPASS            ; Untyped                                           ;
; L1_MODE                       ; BYPASS            ; Untyped                                           ;
; G0_MODE                       ; BYPASS            ; Untyped                                           ;
; G1_MODE                       ; BYPASS            ; Untyped                                           ;
; G2_MODE                       ; BYPASS            ; Untyped                                           ;
; G3_MODE                       ; BYPASS            ; Untyped                                           ;
; E0_MODE                       ; BYPASS            ; Untyped                                           ;
; E1_MODE                       ; BYPASS            ; Untyped                                           ;
; E2_MODE                       ; BYPASS            ; Untyped                                           ;
; E3_MODE                       ; BYPASS            ; Untyped                                           ;
; L0_PH                         ; 0                 ; Untyped                                           ;
; L1_PH                         ; 0                 ; Untyped                                           ;
; G0_PH                         ; 0                 ; Untyped                                           ;
; G1_PH                         ; 0                 ; Untyped                                           ;
; G2_PH                         ; 0                 ; Untyped                                           ;
; G3_PH                         ; 0                 ; Untyped                                           ;
; E0_PH                         ; 0                 ; Untyped                                           ;
; E1_PH                         ; 0                 ; Untyped                                           ;
; E2_PH                         ; 0                 ; Untyped                                           ;
; E3_PH                         ; 0                 ; Untyped                                           ;
; M_PH                          ; 0                 ; Untyped                                           ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                           ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                           ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                           ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                           ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                           ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                           ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                           ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                           ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                           ;
; CLK0_COUNTER                  ; G0                ; Untyped                                           ;
; CLK1_COUNTER                  ; G0                ; Untyped                                           ;
; CLK2_COUNTER                  ; G0                ; Untyped                                           ;
; CLK3_COUNTER                  ; G0                ; Untyped                                           ;
; CLK4_COUNTER                  ; G0                ; Untyped                                           ;
; CLK5_COUNTER                  ; G0                ; Untyped                                           ;
; CLK6_COUNTER                  ; E0                ; Untyped                                           ;
; CLK7_COUNTER                  ; E1                ; Untyped                                           ;
; CLK8_COUNTER                  ; E2                ; Untyped                                           ;
; CLK9_COUNTER                  ; E3                ; Untyped                                           ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                           ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                           ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                           ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                           ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                           ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                           ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                           ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                           ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                           ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                           ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                           ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                           ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                           ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                           ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                           ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                           ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                           ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                           ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                           ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                           ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                           ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                           ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                           ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                           ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                           ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                           ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                           ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                           ;
; INTENDED_DEVICE_FAMILY        ; Cyclone           ; Untyped                                           ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                                           ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                                           ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                                           ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                                           ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                                           ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                                           ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                                           ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                                           ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                                           ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                                           ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                                           ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                                           ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                                           ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                                           ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                                           ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                                           ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                           ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                           ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                           ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                           ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                                           ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                                           ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                                           ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                                           ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                                           ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                                           ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                                           ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                                           ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                                           ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                                           ;
; PORT_ARESET                   ; PORT_UNUSED       ; Untyped                                           ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                                           ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                                           ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                                           ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                                           ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                                           ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_LOCKED                   ; PORT_USED         ; Untyped                                           ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped                                           ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                                           ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped                                           ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped                                           ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                                           ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                                           ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                           ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                           ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                           ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                           ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                           ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                           ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                           ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                           ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                           ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                           ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                           ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                           ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                                           ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                           ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                           ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                           ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                           ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                           ;
; DEVICE_FAMILY                 ; Cyclone           ; Untyped                                           ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                           ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                           ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                    ;
+-------------------------------+-------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: double_ff:double_ff_n_rst_sys ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                    ;
; INIT_VAL       ; 0     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: double_ff:double_ff_n_rst_usb ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                    ;
; INIT_VAL       ; 0     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: double_ff:double_ff_sw ;
+----------------+----------+-----------------------------------------+
; Parameter Name ; Value    ; Type                                    ;
+----------------+----------+-----------------------------------------+
; WIDTH          ; 8        ; Signed Integer                          ;
; INIT_VAL       ; 11111111 ; Unsigned Binary                         ;
+----------------+----------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: debouncer:debouncer_gen[0].debouncer_inst ;
+------------------+----------+----------------------------------------------------------+
; Parameter Name   ; Value    ; Type                                                     ;
+------------------+----------+----------------------------------------------------------+
; CLOCK_FREQ       ; 24000000 ; Signed Integer                                           ;
; MASK_DURATION_MS ; 100      ; Signed Integer                                           ;
; INIT_VAL         ; 1        ; Signed Integer                                           ;
+------------------+----------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: debouncer:debouncer_gen[1].debouncer_inst ;
+------------------+----------+----------------------------------------------------------+
; Parameter Name   ; Value    ; Type                                                     ;
+------------------+----------+----------------------------------------------------------+
; CLOCK_FREQ       ; 24000000 ; Signed Integer                                           ;
; MASK_DURATION_MS ; 100      ; Signed Integer                                           ;
; INIT_VAL         ; 1        ; Signed Integer                                           ;
+------------------+----------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: debouncer:debouncer_gen[2].debouncer_inst ;
+------------------+----------+----------------------------------------------------------+
; Parameter Name   ; Value    ; Type                                                     ;
+------------------+----------+----------------------------------------------------------+
; CLOCK_FREQ       ; 24000000 ; Signed Integer                                           ;
; MASK_DURATION_MS ; 100      ; Signed Integer                                           ;
; INIT_VAL         ; 1        ; Signed Integer                                           ;
+------------------+----------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: debouncer:debouncer_gen[3].debouncer_inst ;
+------------------+----------+----------------------------------------------------------+
; Parameter Name   ; Value    ; Type                                                     ;
+------------------+----------+----------------------------------------------------------+
; CLOCK_FREQ       ; 24000000 ; Signed Integer                                           ;
; MASK_DURATION_MS ; 100      ; Signed Integer                                           ;
; INIT_VAL         ; 1        ; Signed Integer                                           ;
+------------------+----------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: debouncer:debouncer_gen[4].debouncer_inst ;
+------------------+----------+----------------------------------------------------------+
; Parameter Name   ; Value    ; Type                                                     ;
+------------------+----------+----------------------------------------------------------+
; CLOCK_FREQ       ; 24000000 ; Signed Integer                                           ;
; MASK_DURATION_MS ; 100      ; Signed Integer                                           ;
; INIT_VAL         ; 1        ; Signed Integer                                           ;
+------------------+----------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: debouncer:debouncer_gen[5].debouncer_inst ;
+------------------+----------+----------------------------------------------------------+
; Parameter Name   ; Value    ; Type                                                     ;
+------------------+----------+----------------------------------------------------------+
; CLOCK_FREQ       ; 24000000 ; Signed Integer                                           ;
; MASK_DURATION_MS ; 100      ; Signed Integer                                           ;
; INIT_VAL         ; 1        ; Signed Integer                                           ;
+------------------+----------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: debouncer:debouncer_gen[6].debouncer_inst ;
+------------------+----------+----------------------------------------------------------+
; Parameter Name   ; Value    ; Type                                                     ;
+------------------+----------+----------------------------------------------------------+
; CLOCK_FREQ       ; 24000000 ; Signed Integer                                           ;
; MASK_DURATION_MS ; 100      ; Signed Integer                                           ;
; INIT_VAL         ; 1        ; Signed Integer                                           ;
+------------------+----------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: debouncer:debouncer_gen[7].debouncer_inst ;
+------------------+----------+----------------------------------------------------------+
; Parameter Name   ; Value    ; Type                                                     ;
+------------------+----------+----------------------------------------------------------+
; CLOCK_FREQ       ; 24000000 ; Signed Integer                                           ;
; MASK_DURATION_MS ; 100      ; Signed Integer                                           ;
; INIT_VAL         ; 1        ; Signed Integer                                           ;
+------------------+----------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sync_diff:sync_diff_inst_key0 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; INIT_VAL       ; 1     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: led_controller:led_controoler_inst ;
+----------------+----------+-----------------------------------------------------+
; Parameter Name ; Value    ; Type                                                ;
+----------------+----------+-----------------------------------------------------+
; CLOCK_FREQ     ; 24000000 ; Signed Integer                                      ;
; SWITCH_FREQ    ; 800      ; Signed Integer                                      ;
+----------------+----------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: risc16ba:risc16ba_inst|altshift_taps:FIFO_0_rtl_0 ;
+----------------+----------------+------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                             ;
+----------------+----------------+------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                          ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                          ;
; TAP_DISTANCE   ; 63             ; Untyped                                                          ;
; WIDTH          ; 16             ; Untyped                                                          ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                          ;
; CBXI_PARAMETER ; shift_taps_bdm ; Untyped                                                          ;
+----------------+----------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: risc16ba:risc16ba_inst|altshift_taps:FIFO_1_rtl_0 ;
+----------------+----------------+------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                             ;
+----------------+----------------+------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                          ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                          ;
; TAP_DISTANCE   ; 55             ; Untyped                                                          ;
; WIDTH          ; 8              ; Untyped                                                          ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                          ;
; CBXI_PARAMETER ; shift_taps_tbm ; Untyped                                                          ;
+----------------+----------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: risc16ba:risc16ba_inst|altshift_taps:FIFO_1_rtl_1 ;
+----------------+----------------+------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                             ;
+----------------+----------------+------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                          ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                          ;
; TAP_DISTANCE   ; 54             ; Untyped                                                          ;
; WIDTH          ; 8              ; Untyped                                                          ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                          ;
; CBXI_PARAMETER ; shift_taps_sbm ; Untyped                                                          ;
+----------------+----------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: risc16ba:risc16ba_inst|altshift_taps:reg0_s0_rtl_0 ;
+----------------+----------------+-------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                              ;
+----------------+----------------+-------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                           ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                           ;
; TAP_DISTANCE   ; 8              ; Untyped                                                           ;
; WIDTH          ; 8              ; Untyped                                                           ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                           ;
; CBXI_PARAMETER ; shift_taps_bam ; Untyped                                                           ;
+----------------+----------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: risc16ba:risc16ba_inst|altshift_taps:FIFO_1_rtl_2 ;
+----------------+----------------+------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                             ;
+----------------+----------------+------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                          ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                          ;
; TAP_DISTANCE   ; 7              ; Untyped                                                          ;
; WIDTH          ; 8              ; Untyped                                                          ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                          ;
; CBXI_PARAMETER ; shift_taps_aam ; Untyped                                                          ;
+----------------+----------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                             ;
+-------------------------------+----------------------------------------------------------+
; Name                          ; Value                                                    ;
+-------------------------------+----------------------------------------------------------+
; Number of entity instances    ; 1                                                        ;
; Entity Instance               ; clk_generator:clk_generator_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                   ;
;     -- PLL_TYPE               ; AUTO                                                     ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                   ;
;     -- INCLK0_INPUT_FREQUENCY ; 41666                                                    ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                        ;
;     -- VCO_MULTIPLY_BY        ; 0                                                        ;
;     -- VCO_DIVIDE_BY          ; 0                                                        ;
+-------------------------------+----------------------------------------------------------+


+---------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                             ;
+----------------------------+----------------------------------------------------+
; Name                       ; Value                                              ;
+----------------------------+----------------------------------------------------+
; Number of entity instances ; 5                                                  ;
; Entity Instance            ; risc16ba:risc16ba_inst|altshift_taps:FIFO_0_rtl_0  ;
;     -- NUMBER_OF_TAPS      ; 1                                                  ;
;     -- TAP_DISTANCE        ; 63                                                 ;
;     -- WIDTH               ; 16                                                 ;
; Entity Instance            ; risc16ba:risc16ba_inst|altshift_taps:FIFO_1_rtl_0  ;
;     -- NUMBER_OF_TAPS      ; 1                                                  ;
;     -- TAP_DISTANCE        ; 55                                                 ;
;     -- WIDTH               ; 8                                                  ;
; Entity Instance            ; risc16ba:risc16ba_inst|altshift_taps:FIFO_1_rtl_1  ;
;     -- NUMBER_OF_TAPS      ; 1                                                  ;
;     -- TAP_DISTANCE        ; 54                                                 ;
;     -- WIDTH               ; 8                                                  ;
; Entity Instance            ; risc16ba:risc16ba_inst|altshift_taps:reg0_s0_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                                                  ;
;     -- TAP_DISTANCE        ; 8                                                  ;
;     -- WIDTH               ; 8                                                  ;
; Entity Instance            ; risc16ba:risc16ba_inst|altshift_taps:FIFO_1_rtl_2  ;
;     -- NUMBER_OF_TAPS      ; 1                                                  ;
;     -- TAP_DISTANCE        ; 7                                                  ;
;     -- WIDTH               ; 8                                                  ;
+----------------------------+----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "risc16ba:risc16ba_inst"                                                                 ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; iaddr[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "debouncer:debouncer_gen[7].debouncer_inst"                                          ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; dout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "debouncer:debouncer_gen[6].debouncer_inst"                                          ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; dout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "debouncer:debouncer_gen[5].debouncer_inst"                                          ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; dout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "debouncer:debouncer_gen[4].debouncer_inst"                                          ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; dout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "debouncer:debouncer_gen[3].debouncer_inst"                                          ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; dout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "debouncer:debouncer_gen[2].debouncer_inst"                                          ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; dout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "debouncer:debouncer_gen[1].debouncer_inst"                                          ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; dout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:05     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Fri Mar  1 17:58:09 2019
Info: Command: quartus_map --family=Cyclone risc16ba_top
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 7 design units, including 7 entities, in source file risc16ba_top.sv
    Info (12023): Found entity 1: risc16ba_top
    Info (12023): Found entity 2: double_ff
    Info (12023): Found entity 3: debouncer
    Info (12023): Found entity 4: sync_diff
    Info (12023): Found entity 5: led_controller
    Info (12023): Found entity 6: usb_if
    Info (12023): Found entity 7: clk_generator
Info (12021): Found 1 design units, including 1 entities, in source file risc16ba.sv
    Info (12023): Found entity 1: risc16ba
Info (12127): Elaborating entity "risc16ba_top" for the top level hierarchy
Info (12128): Elaborating entity "clk_generator" for hierarchy "clk_generator:clk_generator_inst"
Info (12128): Elaborating entity "altpll" for hierarchy "clk_generator:clk_generator_inst|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "clk_generator:clk_generator_inst|altpll:altpll_component"
Info (12133): Instantiated megafunction "clk_generator:clk_generator_inst|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "-10417"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "41666"
    Info (12134): Parameter "intended_device_family" = "Cyclone"
    Info (12134): Parameter "invalid_lock_multiplier" = "5"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "valid_lock_multiplier" = "1"
Info (12128): Elaborating entity "double_ff" for hierarchy "double_ff:double_ff_n_rst_sys"
Info (12128): Elaborating entity "usb_if" for hierarchy "usb_if:usb_if_inst"
Info (12128): Elaborating entity "double_ff" for hierarchy "double_ff:double_ff_sw"
Info (12128): Elaborating entity "debouncer" for hierarchy "debouncer:debouncer_gen[0].debouncer_inst"
Info (12128): Elaborating entity "sync_diff" for hierarchy "sync_diff:sync_diff_inst_key0"
Info (12128): Elaborating entity "risc16ba" for hierarchy "risc16ba:risc16ba_inst"
Warning (10036): Verilog HDL or VHDL warning at risc16ba.sv(164): object "finish" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at risc16ba.sv(203): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at risc16ba.sv(204): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at risc16ba.sv(205): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at risc16ba.sv(214): truncated value with size 32 to match size of target (16)
Info (12128): Elaborating entity "led_controller" for hierarchy "led_controller:led_controoler_inst"
Info (19000): Inferred 5 megafunctions from design logic
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "risc16ba:risc16ba_inst|FIFO_0_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 63
        Info (286033): Parameter WIDTH set to 16
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "risc16ba:risc16ba_inst|FIFO_1_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 55
        Info (286033): Parameter WIDTH set to 8
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "risc16ba:risc16ba_inst|FIFO_1_rtl_1"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 54
        Info (286033): Parameter WIDTH set to 8
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "risc16ba:risc16ba_inst|reg0_s0_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 8
        Info (286033): Parameter WIDTH set to 8
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "risc16ba:risc16ba_inst|FIFO_1_rtl_2"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 7
        Info (286033): Parameter WIDTH set to 8
Info (12130): Elaborated megafunction instantiation "risc16ba:risc16ba_inst|altshift_taps:FIFO_0_rtl_0"
Info (12133): Instantiated megafunction "risc16ba:risc16ba_inst|altshift_taps:FIFO_0_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "63"
    Info (12134): Parameter "WIDTH" = "16"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_bdm.tdf
    Info (12023): Found entity 1: shift_taps_bdm
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_e581.tdf
    Info (12023): Found entity 1: altsyncram_e581
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_qef.tdf
    Info (12023): Found entity 1: cntr_qef
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_o4c.tdf
    Info (12023): Found entity 1: cmpr_o4c
Info (12130): Elaborated megafunction instantiation "risc16ba:risc16ba_inst|altshift_taps:FIFO_1_rtl_0"
Info (12133): Instantiated megafunction "risc16ba:risc16ba_inst|altshift_taps:FIFO_1_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "55"
    Info (12134): Parameter "WIDTH" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_tbm.tdf
    Info (12023): Found entity 1: shift_taps_tbm
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_i281.tdf
    Info (12023): Found entity 1: altsyncram_i281
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ref.tdf
    Info (12023): Found entity 1: cntr_ref
Info (12130): Elaborated megafunction instantiation "risc16ba:risc16ba_inst|altshift_taps:FIFO_1_rtl_1"
Info (12133): Instantiated megafunction "risc16ba:risc16ba_inst|altshift_taps:FIFO_1_rtl_1" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "54"
    Info (12134): Parameter "WIDTH" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_sbm.tdf
    Info (12023): Found entity 1: shift_taps_sbm
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_g281.tdf
    Info (12023): Found entity 1: altsyncram_g281
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_tef.tdf
    Info (12023): Found entity 1: cntr_tef
Info (12130): Elaborated megafunction instantiation "risc16ba:risc16ba_inst|altshift_taps:reg0_s0_rtl_0"
Info (12133): Instantiated megafunction "risc16ba:risc16ba_inst|altshift_taps:reg0_s0_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "8"
    Info (12134): Parameter "WIDTH" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_bam.tdf
    Info (12023): Found entity 1: shift_taps_bam
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8v71.tdf
    Info (12023): Found entity 1: altsyncram_8v71
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_6df.tdf
    Info (12023): Found entity 1: cntr_6df
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_l4c.tdf
    Info (12023): Found entity 1: cmpr_l4c
Info (12130): Elaborated megafunction instantiation "risc16ba:risc16ba_inst|altshift_taps:FIFO_1_rtl_2"
Info (12133): Instantiated megafunction "risc16ba:risc16ba_inst|altshift_taps:FIFO_1_rtl_2" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "7"
    Info (12134): Parameter "WIDTH" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_aam.tdf
    Info (12023): Found entity 1: shift_taps_aam
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6v71.tdf
    Info (12023): Found entity 1: altsyncram_6v71
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_5df.tdf
    Info (12023): Found entity 1: cntr_5df
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "seg_db[7]" is stuck at GND
    Warning (13410): Pin "usb_n_ack64" is stuck at GND
    Warning (13410): Pin "usb_n_ack" is stuck at GND
    Warning (13410): Pin "mem_a_addr[16]" is stuck at GND
    Warning (13410): Pin "mem_a_addr[17]" is stuck at GND
    Warning (13410): Pin "mem_a_n_ce" is stuck at GND
    Warning (13410): Pin "mem_b_addr[16]" is stuck at GND
    Warning (13410): Pin "mem_b_addr[17]" is stuck at GND
    Warning (13410): Pin "mem_b_n_ce" is stuck at GND
    Warning (13410): Pin "mem_b_n_lb" is stuck at GND
    Warning (13410): Pin "mem_b_n_ub" is stuck at GND
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 9 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "sw_in[1]"
    Warning (15610): No output dependent on input pin "sw_in[2]"
    Warning (15610): No output dependent on input pin "sw_in[3]"
    Warning (15610): No output dependent on input pin "sw_in[4]"
    Warning (15610): No output dependent on input pin "sw_in[5]"
    Warning (15610): No output dependent on input pin "sw_in[6]"
    Warning (15610): No output dependent on input pin "sw_in[7]"
    Warning (15610): No output dependent on input pin "usb_rg_dt"
    Warning (15610): No output dependent on input pin "usb_n_bulk"
Info (21057): Implemented 1614 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 16 input pins
    Info (21059): Implemented 70 output pins
    Info (21060): Implemented 40 bidirectional pins
    Info (21061): Implemented 1439 logic cells
    Info (21064): Implemented 48 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 27 warnings
    Info: Peak virtual memory: 363 megabytes
    Info: Processing ended: Fri Mar  1 17:58:19 2019
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:08


