drm/i915: Settle on "adl-x" in WA comments

jira LE-1907
Rebuild_History Non-Buildable kernel-4.18.0-365.el8
commit-author José Roberto de Souza <jose.souza@intel.com>
commit c492405860f78263e3a359c0a88385957a2729e9
Empty-Commit: Cherry-Pick Conflicts during history rebuild.
Will be included in final tarball splat. Ref for failed cherry-pick at:
ciq/ciq_backports/kernel-4.18.0-365.el8/c4924058.failed

Most of the places are using this format so lets consolidate it.

v2:
- split patch in two: display and non-display because of conflicts
between drm-intel-gt-next x drm-intel-next

	Reviewed-by: Matt Roper <matthew.d.roper@intel.com>
	Signed-off-by: José Roberto de Souza <jose.souza@intel.com>
	Signed-off-by: Lucas De Marchi <lucas.demarchi@intel.com>
Link: https://patchwork.freedesktop.org/patch/msgid/20210713003854.143197-2-jose.souza@intel.com
(cherry picked from commit c492405860f78263e3a359c0a88385957a2729e9)
	Signed-off-by: Jonathan Maple <jmaple@ciq.com>

# Conflicts:
#	drivers/gpu/drm/i915/gt/intel_workarounds.c
#	drivers/gpu/drm/i915/intel_pm.c
diff --cc drivers/gpu/drm/i915/gt/intel_workarounds.c
index ce9b1244604b,e5e3f820074a..000000000000
--- a/drivers/gpu/drm/i915/gt/intel_workarounds.c
+++ b/drivers/gpu/drm/i915/gt/intel_workarounds.c
@@@ -1119,15 -1076,10 +1119,20 @@@ static voi
  gen12_gt_workarounds_init(struct drm_i915_private *i915,
  			  struct i915_wa_list *wal)
  {
 -	icl_wa_init_mcr(i915, wal);
 +	wa_init_mcr(i915, wal);
  
++<<<<<<< HEAD
 +	/* RH note: this workaround came in quite late, so limit it to ADL-S to avoid potential
 +	 * regressions
 +	 */
 +	if (IS_ALDERLAKE_S(i915)) {
 +		/* Wa_14011060649:tgl,rkl,dg1,adls */
 +		wa_14011060649(i915, wal);
 +	}
++=======
+ 	/* Wa_14011060649:tgl,rkl,dg1,adl-s,adl-p */
+ 	wa_14011060649(i915, wal);
++>>>>>>> c492405860f7 (drm/i915: Settle on "adl-x" in WA comments)
  }
  
  static void
diff --cc drivers/gpu/drm/i915/intel_pm.c
index bac0c94e6962,37d6791e04c9..000000000000
--- a/drivers/gpu/drm/i915/intel_pm.c
+++ b/drivers/gpu/drm/i915/intel_pm.c
@@@ -7067,18 -7351,33 +7067,30 @@@ static void icl_init_clock_gating(struc
  
  static void gen12lp_init_clock_gating(struct drm_i915_private *dev_priv)
  {
++<<<<<<< HEAD
 +	/* Wa_1409120013:tgl,rkl,adl_s,dg1 */
 +	intel_uncore_write(&dev_priv->uncore, ILK_DPFC_CHICKEN,
 +			   ILK_DPFC_CHICKEN_COMP_DUMMY_PIXEL);
++=======
+ 	/* Wa_1409120013:tgl,rkl,adl-s,dg1 */
+ 	if (IS_TIGERLAKE(dev_priv) || IS_ROCKETLAKE(dev_priv) ||
+ 	    IS_ALDERLAKE_S(dev_priv) || IS_DG1(dev_priv))
+ 		intel_uncore_write(&dev_priv->uncore, ILK_DPFC_CHICKEN,
+ 				   ILK_DPFC_CHICKEN_COMP_DUMMY_PIXEL);
++>>>>>>> c492405860f7 (drm/i915: Settle on "adl-x" in WA comments)
  
  	/* Wa_1409825376:tgl (pre-prod)*/
  	if (IS_TGL_DISPLAY_STEP(dev_priv, STEP_A0, STEP_B1))
  		intel_uncore_write(&dev_priv->uncore, GEN9_CLKGATE_DIS_3, intel_uncore_read(&dev_priv->uncore, GEN9_CLKGATE_DIS_3) |
  			   TGL_VRH_GATING_DIS);
  
++<<<<<<< HEAD
 +	/* Wa_14011059788:tgl,rkl,adl_s,dg1 */
++=======
+ 	/* Wa_14011059788:tgl,rkl,adl-s,dg1,adl-p */
++>>>>>>> c492405860f7 (drm/i915: Settle on "adl-x" in WA comments)
  	intel_uncore_rmw(&dev_priv->uncore, GEN10_DFR_RATIO_EN_AND_CHICKEN,
  			 0, DFR_DISABLE);
 -
 -	/* Wa_14013723622:tgl,rkl,dg1,adl-s */
 -	if (DISPLAY_VER(dev_priv) == 12)
 -		intel_uncore_rmw(&dev_priv->uncore, CLKREQ_POLICY,
 -				 CLKREQ_POLICY_MEM_UP_OVRD, 0);
 -}
 -
 -static void adlp_init_clock_gating(struct drm_i915_private *dev_priv)
 -{
 -	gen12lp_init_clock_gating(dev_priv);
 -
 -	/* Wa_22011091694:adlp */
 -	intel_de_rmw(dev_priv, GEN9_CLKGATE_DIS_5, 0, DPCE_GATING_DIS);
  }
  
  static void dg1_init_clock_gating(struct drm_i915_private *dev_priv)
* Unmerged path drivers/gpu/drm/i915/gt/intel_workarounds.c
* Unmerged path drivers/gpu/drm/i915/intel_pm.c
