#! /foss/tools/iverilog/bin/vvp
:ivl_version "13.0 (devel)" "(s20250103-25-g99580cd0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/foss/tools/iverilog/lib/ivl/system.vpi";
:vpi_module "/foss/tools/iverilog/lib/ivl/vhdl_sys.vpi";
:vpi_module "/foss/tools/iverilog/lib/ivl/vhdl_textio.vpi";
:vpi_module "/foss/tools/iverilog/lib/ivl/v2005_math.vpi";
:vpi_module "/foss/tools/iverilog/lib/ivl/va_math.vpi";
:vpi_module "/foss/tools/iverilog/lib/ivl/v2009.vpi";
S_0x55bf14237f60 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55bf14211f00 .scope module, "top_level_alu_control_tb" "top_level_alu_control_tb" 3 4;
 .timescale -9 -12;
P_0x55bf1423e1b0 .param/l "CALC" 1 3 8, C4<10>;
P_0x55bf1423e1f0 .param/l "READ_A" 1 3 6, C4<00>;
P_0x55bf1423e230 .param/l "READ_B" 1 3 7, C4<01>;
P_0x55bf1423e270 .param/l "STATUS" 1 3 9, C4<11>;
v0x55bf1429cff0_0 .var "clk", 0 0;
v0x55bf1429d090_0 .var "reset", 0 0;
v0x55bf1429d160_0 .var "tb_alu_control_i", 7 0;
v0x55bf1429d260_0 .var "tb_alu_data_i", 7 0;
v0x55bf1429d330_0 .net "tb_alu_output", 7 0, L_0x55bf142a4db0;  1 drivers
E_0x55bf1410cc90 .event negedge, v0x55bf1429c3f0_0;
S_0x55bf1421e8d0 .scope module, "dut_top_level_alu_control" "top_level_alu_control" 3 17, 4 4 0, S_0x55bf14211f00;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "alu_in";
    .port_info 1 /INPUT 8 "ctrl_in";
    .port_info 2 /OUTPUT 8 "alu_out";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst_n";
P_0x55bf141df9b0 .param/l "CALC" 1 4 23, C4<10>;
P_0x55bf141df9f0 .param/l "READ_A" 1 4 21, C4<00>;
P_0x55bf141dfa30 .param/l "READ_B" 1 4 22, C4<01>;
P_0x55bf141dfa70 .param/l "STATUS" 1 4 24, C4<11>;
L_0x55bf142a4db0 .functor BUFZ 8, v0x55bf1429b920_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x55bf1429b920_0 .var "TEMP_alu_default_reg", 7 0;
v0x55bf1429ba20_0 .var "a_i", 7 0;
v0x55bf1429bae0_0 .net "alu_borrow_out", 0 0, L_0x55bf142a4aa0;  1 drivers
v0x55bf1429bb80_0 .net "alu_in", 7 0, v0x55bf1429d260_0;  1 drivers
v0x55bf1429bc20_0 .net "alu_out", 7 0, L_0x55bf142a4db0;  alias, 1 drivers
v0x55bf1429bce0_0 .net "alu_result", 7 0, L_0x55bf142a4310;  1 drivers
v0x55bf1429bda0_0 .var "alu_result_reg", 7 0;
v0x55bf1429be60_0 .net "alu_status_flag", 1 0, L_0x55bf142a4b60;  1 drivers
v0x55bf1429bf20_0 .var "b_i", 7 0;
v0x55bf1429bff0_0 .var "carry_borrow_out_reg", 0 0;
v0x55bf1429c090_0 .net "clk", 0 0, v0x55bf1429cff0_0;  1 drivers
v0x55bf1429c150_0 .net "ctrl_in", 7 0, v0x55bf1429d160_0;  1 drivers
v0x55bf1429c230_0 .var "next_state", 1 0;
v0x55bf1429c310_0 .var "prev_state", 1 0;
v0x55bf1429c3f0_0 .net "rst_n", 0 0, v0x55bf1429d090_0;  1 drivers
v0x55bf1429c4b0_0 .var "state", 1 0;
v0x55bf1429c590_0 .var "status_flag_reg", 1 0;
E_0x55bf1410cee0 .event anyedge, v0x55bf1429c4b0_0, v0x55bf1429c150_0;
E_0x55bf1410cb00 .event posedge, v0x55bf1429c090_0;
L_0x55bf142a4c20 .part v0x55bf1429d160_0, 3, 5;
L_0x55bf142a4d10 .part v0x55bf1429d160_0, 2, 1;
S_0x55bf1421ebc0 .scope module, "eight_bit_alu_inst" "eight_bit_alu" 4 31, 5 3 0, S_0x55bf1421e8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a8_i";
    .port_info 1 /INPUT 8 "b8_i";
    .port_info 2 /INPUT 5 "f8_i";
    .port_info 3 /INPUT 1 "carry_borrow_i";
    .port_info 4 /OUTPUT 8 "y8_o";
    .port_info 5 /OUTPUT 1 "carry_borrow_o";
    .port_info 6 /OUTPUT 2 "status_flag_o";
P_0x55bf141ebdf0 .param/l "F0" 0 5 4, C4<00>;
P_0x55bf141ebe30 .param/l "F1" 0 5 5, C4<01>;
P_0x55bf141ebe70 .param/l "F2" 0 5 6, C4<10>;
P_0x55bf141ebeb0 .param/l "F3" 0 5 7, C4<11>;
L_0x55bf142a4aa0 .functor BUFZ 1, v0x55bf1429b310_0, C4<0>, C4<0>, C4<0>;
L_0x55bf142a4b60 .functor BUFZ 2, v0x55bf1429b5a0_0, C4<00>, C4<00>, C4<00>;
v0x55bf1429ad20_0 .net "a8_i", 7 0, v0x55bf1429ba20_0;  1 drivers
v0x55bf1429ae20_0 .net "b8_i", 7 0, v0x55bf1429bf20_0;  1 drivers
v0x55bf1429af00_0 .net "borrow_bits", 7 0, L_0x55bf142a48a0;  1 drivers
v0x55bf1429afc0_0 .net "carry_bits", 7 0, L_0x55bf142a4590;  1 drivers
v0x55bf1429b0a0_0 .net "carry_borrow_i", 0 0, L_0x55bf142a4d10;  1 drivers
v0x55bf1429b250_0 .net "carry_borrow_o", 0 0, L_0x55bf142a4aa0;  alias, 1 drivers
v0x55bf1429b310_0 .var "carry_borrow_out", 0 0;
v0x55bf1429b3d0_0 .net "f8_i", 4 0, L_0x55bf142a4c20;  1 drivers
v0x55bf1429b5a0_0 .var "status_flag", 1 0;
v0x55bf1429b680_0 .net "status_flag_o", 1 0, L_0x55bf142a4b60;  alias, 1 drivers
v0x55bf1429b760_0 .net "y8_o", 7 0, L_0x55bf142a4310;  alias, 1 drivers
E_0x55bf1410cf20/0 .event anyedge, v0x55bf14251c00_0, v0x55bf1429afc0_0, v0x55bf1429af00_0, v0x55bf1429b310_0;
E_0x55bf1410cf20/1 .event anyedge, v0x55bf1429b760_0;
E_0x55bf1410cf20 .event/or E_0x55bf1410cf20/0, E_0x55bf1410cf20/1;
L_0x55bf1429e600 .part v0x55bf1429ba20_0, 0, 1;
L_0x55bf1429e6a0 .part v0x55bf1429bf20_0, 0, 1;
L_0x55bf1429ef60 .part v0x55bf1429ba20_0, 1, 1;
L_0x55bf1429f090 .part v0x55bf1429bf20_0, 1, 1;
L_0x55bf1429f160 .part L_0x55bf142a4590, 0, 1;
L_0x55bf1429f290 .part L_0x55bf142a48a0, 0, 1;
L_0x55bf1429fc50 .part v0x55bf1429ba20_0, 2, 1;
L_0x55bf1429fe10 .part v0x55bf1429bf20_0, 2, 1;
L_0x55bf1429ff90 .part L_0x55bf142a4590, 1, 1;
L_0x55bf142a00c0 .part L_0x55bf142a48a0, 1, 1;
L_0x55bf142a08c0 .part v0x55bf1429ba20_0, 3, 1;
L_0x55bf142a09f0 .part v0x55bf1429bf20_0, 3, 1;
L_0x55bf142a0b00 .part L_0x55bf142a4590, 2, 1;
L_0x55bf142a0c30 .part L_0x55bf142a48a0, 2, 1;
L_0x55bf142a1480 .part v0x55bf1429ba20_0, 4, 1;
L_0x55bf142a15b0 .part v0x55bf1429bf20_0, 4, 1;
L_0x55bf142a16e0 .part L_0x55bf142a4590, 3, 1;
L_0x55bf142a18a0 .part L_0x55bf142a48a0, 3, 1;
L_0x55bf142a2120 .part v0x55bf1429ba20_0, 5, 1;
L_0x55bf142a21c0 .part v0x55bf1429bf20_0, 5, 1;
L_0x55bf142a1a60 .part L_0x55bf142a4590, 4, 1;
L_0x55bf142a23a0 .part L_0x55bf142a48a0, 4, 1;
L_0x55bf142a2c50 .part v0x55bf1429ba20_0, 6, 1;
L_0x55bf142a2d80 .part v0x55bf1429bf20_0, 6, 1;
L_0x55bf142a3000 .part L_0x55bf142a4590, 5, 1;
L_0x55bf142a30a0 .part L_0x55bf142a48a0, 5, 1;
L_0x55bf142a3cf0 .part v0x55bf1429ba20_0, 7, 1;
L_0x55bf142a3e20 .part v0x55bf1429bf20_0, 7, 1;
L_0x55bf142a3fb0 .part L_0x55bf142a4590, 6, 1;
L_0x55bf142a40e0 .part L_0x55bf142a48a0, 6, 1;
LS_0x55bf142a4310_0_0 .concat8 [ 1 1 1 1], v0x55bf14250100_0, v0x55bf1425a5b0_0, v0x55bf14264a60_0, v0x55bf1426ef10_0;
LS_0x55bf142a4310_0_4 .concat8 [ 1 1 1 1], v0x55bf14279660_0, v0x55bf14283dd0_0, v0x55bf1428e500_0, v0x55bf14298d20_0;
L_0x55bf142a4310 .concat8 [ 4 4 0 0], LS_0x55bf142a4310_0_0, LS_0x55bf142a4310_0_4;
LS_0x55bf142a4590_0_0 .concat8 [ 1 1 1 1], v0x55bf14249f90_0, v0x55bf14253fe0_0, v0x55bf1425e490_0, v0x55bf14268940_0;
LS_0x55bf142a4590_0_4 .concat8 [ 1 1 1 1], v0x55bf14272f40_0, v0x55bf1427d6b0_0, v0x55bf14287de0_0, v0x55bf14292510_0;
L_0x55bf142a4590 .concat8 [ 4 4 0 0], LS_0x55bf142a4590_0_0, LS_0x55bf142a4590_0_4;
LS_0x55bf142a48a0_0_0 .concat8 [ 1 1 1 1], v0x55bf1424d250_0, v0x55bf14257710_0, v0x55bf14261bc0_0, v0x55bf1426c070_0;
LS_0x55bf142a48a0_0_4 .concat8 [ 1 1 1 1], v0x55bf14276670_0, v0x55bf14280de0_0, v0x55bf1428b510_0, v0x55bf14295c40_0;
L_0x55bf142a48a0 .concat8 [ 4 4 0 0], LS_0x55bf142a48a0_0_0, LS_0x55bf142a48a0_0_4;
S_0x55bf1422b2a0 .scope generate, "genblk1[0]" "genblk1[0]" 5 25, 5 25 0, S_0x55bf1421ebc0;
 .timescale 0 0;
P_0x55bf1412a7c0 .param/l "i" 1 5 25, +C4<00>;
S_0x55bf1422b590 .scope module, "one_bit_alu_inst" "one_bit_alu" 5 26, 6 1 0, S_0x55bf1422b2a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /INPUT 1 "carry_in_i";
    .port_info 3 /INPUT 1 "borrow_in_i";
    .port_info 4 /INPUT 5 "f_i";
    .port_info 5 /OUTPUT 1 "result_o";
    .port_info 6 /OUTPUT 1 "carry_out_o";
    .port_info 7 /OUTPUT 1 "borrow_out_o";
P_0x55bf142065a0 .param/l "F0" 0 6 2, +C4<00000000000000000000000000000000>;
P_0x55bf142065e0 .param/l "F1" 0 6 3, +C4<00000000000000000000000000000001>;
P_0x55bf14206620 .param/l "F2" 0 6 4, +C4<00000000000000000000000000000010>;
P_0x55bf14206660 .param/l "F3" 0 6 6, +C4<00000000000000000000000000000011>;
P_0x55bf142066a0 .param/l "F4" 0 6 8, +C4<00000000000000000000000000000100>;
v0x55bf142514a0_0 .net "a_i", 0 0, L_0x55bf1429e600;  1 drivers
v0x55bf14251570_0 .net "adder_o", 0 0, L_0x55bf1429e340;  1 drivers
v0x55bf14251660_0 .net "and_o", 0 0, v0x55bf141d7720_0;  1 drivers
v0x55bf14251750_0 .net "b_i", 0 0, L_0x55bf1429e6a0;  1 drivers
v0x55bf142517f0_0 .net "borrow_in_i", 0 0, L_0x55bf142a4d10;  alias, 1 drivers
v0x55bf142518e0_0 .net "borrow_out_o", 0 0, v0x55bf1424d250_0;  1 drivers
v0x55bf142519d0_0 .net "carry_in_i", 0 0, L_0x55bf142a4d10;  alias, 1 drivers
v0x55bf14251a70_0 .net "carry_out_o", 0 0, v0x55bf14249f90_0;  1 drivers
v0x55bf14251b60_0 .net "enable_b_o", 0 0, L_0x55bf1429e0f0;  1 drivers
v0x55bf14251c00_0 .net "f_i", 4 0, L_0x55bf142a4c20;  alias, 1 drivers
v0x55bf14251ca0_0 .net "inverter_a_o", 0 0, L_0x55bf1429ded0;  1 drivers
v0x55bf14251d40_0 .net "or_o", 0 0, v0x55bf14250be0_0;  1 drivers
v0x55bf14251de0_0 .net "result_o", 0 0, v0x55bf14250100_0;  1 drivers
v0x55bf14251e80_0 .net "subtractor_o", 0 0, v0x55bf1424da90_0;  1 drivers
v0x55bf14251f20_0 .net "xor_o", 0 0, v0x55bf14251380_0;  1 drivers
L_0x55bf1429dfe0 .part L_0x55bf142a4c20, 4, 1;
L_0x55bf1429e250 .part L_0x55bf142a4c20, 3, 1;
L_0x55bf1429e560 .part L_0x55bf142a4c20, 0, 3;
S_0x55bf14237c70 .scope module, "and_gate_inst" "and_gate" 6 36, 7 1 0, S_0x55bf1422b590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x55bf141e6660_0 .net "a_i", 0 0, L_0x55bf1429ded0;  alias, 1 drivers
v0x55bf141e4780_0 .net "b_i", 0 0, L_0x55bf1429e0f0;  alias, 1 drivers
v0x55bf141d7720_0 .var "result_o", 0 0;
E_0x55bf140e8770 .event anyedge, v0x55bf141e6660_0, v0x55bf141e4780_0;
S_0x55bf14205820 .scope begin, "and_logic" "and_logic" 7 9, 7 9 0, S_0x55bf14237c70;
 .timescale 0 0;
S_0x55bf141dfd50 .scope module, "enable_gate_inst" "enable_gate" 6 30, 8 3 0, S_0x55bf1422b590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_i";
    .port_info 1 /INPUT 1 "enable_i";
    .port_info 2 /OUTPUT 1 "output_o";
L_0x7fa69fb3a018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55bf141d6c20_0 .net/2u *"_ivl_0", 0 0, L_0x7fa69fb3a018;  1 drivers
v0x55bf141db4f0_0 .net "enable_i", 0 0, L_0x55bf1429e250;  1 drivers
v0x55bf141da100_0 .net "input_i", 0 0, L_0x55bf1429e6a0;  alias, 1 drivers
v0x55bf141d8220_0 .net "output_o", 0 0, L_0x55bf1429e0f0;  alias, 1 drivers
L_0x55bf1429e0f0 .functor MUXZ 1, L_0x7fa69fb3a018, L_0x55bf1429e6a0, L_0x55bf1429e250, C4<>;
S_0x55bf141ec190 .scope module, "full_adder_inst" "full_adder" 6 54, 9 1 0, S_0x55bf1422b590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /INPUT 1 "carry_in_i";
    .port_info 3 /OUTPUT 1 "carry_out_o";
    .port_info 4 /OUTPUT 1 "sum_o";
L_0x55bf1429e340 .functor BUFZ 1, v0x55bf1424b8e0_0, C4<0>, C4<0>, C4<0>;
v0x55bf1424b9c0_0 .net "a_i", 0 0, L_0x55bf1429ded0;  alias, 1 drivers
v0x55bf1424ba60_0 .net "b_i", 0 0, L_0x55bf1429e0f0;  alias, 1 drivers
v0x55bf1424bbb0_0 .net "carry_in_i", 0 0, L_0x55bf142a4d10;  alias, 1 drivers
v0x55bf1424bc80_0 .net "carry_out_o", 0 0, v0x55bf14249f90_0;  alias, 1 drivers
v0x55bf1424bd20_0 .net "first_and_o", 0 0, v0x55bf1424a3c0_0;  1 drivers
v0x55bf1424be60_0 .net "first_xor_o", 0 0, v0x55bf1424aad0_0;  1 drivers
v0x55bf1424bf00_0 .net "second_and_o", 0 0, v0x55bf1424b170_0;  1 drivers
v0x55bf1424bff0_0 .net "second_xor_o", 0 0, v0x55bf1424b8e0_0;  1 drivers
v0x55bf1424c090_0 .net "sum_o", 0 0, L_0x55bf1429e340;  alias, 1 drivers
S_0x55bf141ec480 .scope module, "carry_out_or" "or_gate" 9 29, 10 1 0, S_0x55bf141ec190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x55bf14249df0_0 .net "a_i", 0 0, v0x55bf1424a3c0_0;  alias, 1 drivers
v0x55bf14249ed0_0 .net "b_i", 0 0, v0x55bf1424b170_0;  alias, 1 drivers
v0x55bf14249f90_0 .var "result_o", 0 0;
E_0x55bf14249d00 .event anyedge, v0x55bf14249df0_0, v0x55bf14249ed0_0;
S_0x55bf141f8b60 .scope begin, "or_logic" "or_logic" 10 9, 10 9 0, S_0x55bf141ec480;
 .timescale 0 0;
S_0x55bf141f8e50 .scope module, "first_and" "and_gate" 9 22, 7 1 0, S_0x55bf141ec190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x55bf1424a220_0 .net "a_i", 0 0, L_0x55bf142a4d10;  alias, 1 drivers
v0x55bf1424a300_0 .net "b_i", 0 0, v0x55bf1424aad0_0;  alias, 1 drivers
v0x55bf1424a3c0_0 .var "result_o", 0 0;
E_0x55bf1424a130 .event anyedge, v0x55bf1424a220_0, v0x55bf1424a300_0;
S_0x55bf14205530 .scope begin, "and_logic" "and_logic" 7 9, 7 9 0, S_0x55bf141f8e50;
 .timescale 0 0;
S_0x55bf1424a500 .scope module, "first_xor" "xor_gate" 9 12, 11 1 0, S_0x55bf141ec190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x55bf1424a8f0_0 .net "a_i", 0 0, L_0x55bf1429ded0;  alias, 1 drivers
v0x55bf1424a9e0_0 .net "b_i", 0 0, L_0x55bf1429e0f0;  alias, 1 drivers
v0x55bf1424aad0_0 .var "result_o", 0 0;
S_0x55bf1424a710 .scope begin, "xor_logic" "xor_logic" 11 9, 11 9 0, S_0x55bf1424a500;
 .timescale 0 0;
S_0x55bf1424abc0 .scope module, "second_and" "and_gate" 9 25, 7 1 0, S_0x55bf141ec190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x55bf1424afa0_0 .net "a_i", 0 0, L_0x55bf1429ded0;  alias, 1 drivers
v0x55bf1424b0b0_0 .net "b_i", 0 0, L_0x55bf1429e0f0;  alias, 1 drivers
v0x55bf1424b170_0 .var "result_o", 0 0;
S_0x55bf1424ada0 .scope begin, "and_logic" "and_logic" 7 9, 7 9 0, S_0x55bf1424abc0;
 .timescale 0 0;
S_0x55bf1424b260 .scope module, "second_xor" "xor_gate" 9 15, 11 1 0, S_0x55bf141ec190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x55bf1424b710_0 .net "a_i", 0 0, v0x55bf1424aad0_0;  alias, 1 drivers
v0x55bf1424b820_0 .net "b_i", 0 0, L_0x55bf142a4d10;  alias, 1 drivers
v0x55bf1424b8e0_0 .var "result_o", 0 0;
E_0x55bf1424b490 .event anyedge, v0x55bf1424a300_0, v0x55bf1424a220_0;
S_0x55bf1424b510 .scope begin, "xor_logic" "xor_logic" 11 9, 11 9 0, S_0x55bf1424b260;
 .timescale 0 0;
S_0x55bf1424c200 .scope module, "full_subtractor_inst" "full_subtractor" 6 62, 12 1 0, S_0x55bf1422b590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /INPUT 1 "borrow_in_i";
    .port_info 3 /OUTPUT 1 "borrow_out_o";
    .port_info 4 /OUTPUT 1 "diff_o";
L_0x55bf1429e440 .functor NOT 1, L_0x55bf1429ded0, C4<0>, C4<0>, C4<0>;
L_0x55bf1429e4d0 .functor NOT 1, v0x55bf1424e9d0_0, C4<0>, C4<0>, C4<0>;
v0x55bf1424eac0_0 .net "a_b_xor_o", 0 0, v0x55bf1424e9d0_0;  1 drivers
v0x55bf1424eb60_0 .net "a_i", 0 0, L_0x55bf1429ded0;  alias, 1 drivers
v0x55bf1424ec20_0 .net "b_i", 0 0, L_0x55bf1429e0f0;  alias, 1 drivers
v0x55bf1424ecc0_0 .net "borrow_in_i", 0 0, L_0x55bf142a4d10;  alias, 1 drivers
v0x55bf1424ed60_0 .net "borrow_out_o", 0 0, v0x55bf1424d250_0;  alias, 1 drivers
v0x55bf1424ee50_0 .net "bout_and_o", 0 0, v0x55bf1424caf0_0;  1 drivers
v0x55bf1424ef40_0 .net "diff_o", 0 0, v0x55bf1424da90_0;  alias, 1 drivers
v0x55bf1424efe0_0 .net "nota_b_and_o", 0 0, v0x55bf1424e200_0;  1 drivers
S_0x55bf1424c440 .scope module, "bout_and" "and_gate" 12 18, 7 1 0, S_0x55bf1424c200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x55bf1424c950_0 .net "a_i", 0 0, L_0x55bf1429e4d0;  1 drivers
v0x55bf1424ca30_0 .net "b_i", 0 0, L_0x55bf142a4d10;  alias, 1 drivers
v0x55bf1424caf0_0 .var "result_o", 0 0;
E_0x55bf1424c6d0 .event anyedge, v0x55bf1424c950_0, v0x55bf1424a220_0;
S_0x55bf1424c750 .scope begin, "and_logic" "and_logic" 7 9, 7 9 0, S_0x55bf1424c440;
 .timescale 0 0;
S_0x55bf1424cbf0 .scope module, "bout_out_or" "or_gate" 12 21, 10 1 0, S_0x55bf1424c200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x55bf1424d0c0_0 .net "a_i", 0 0, v0x55bf1424caf0_0;  alias, 1 drivers
v0x55bf1424d1b0_0 .net "b_i", 0 0, v0x55bf1424e200_0;  alias, 1 drivers
v0x55bf1424d250_0 .var "result_o", 0 0;
E_0x55bf1424ce40 .event anyedge, v0x55bf1424caf0_0, v0x55bf1424d1b0_0;
S_0x55bf1424cec0 .scope begin, "or_logic" "or_logic" 10 9, 10 9 0, S_0x55bf1424cbf0;
 .timescale 0 0;
S_0x55bf1424d3a0 .scope module, "difference_out_xor" "xor_gate" 12 24, 11 1 0, S_0x55bf1424c200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x55bf1424d880_0 .net "a_i", 0 0, L_0x55bf142a4d10;  alias, 1 drivers
v0x55bf1424d9d0_0 .net "b_i", 0 0, v0x55bf1424e9d0_0;  alias, 1 drivers
v0x55bf1424da90_0 .var "result_o", 0 0;
E_0x55bf1424d620 .event anyedge, v0x55bf1424a220_0, v0x55bf1424d9d0_0;
S_0x55bf1424d680 .scope begin, "xor_logic" "xor_logic" 11 9, 11 9 0, S_0x55bf1424d3a0;
 .timescale 0 0;
S_0x55bf1424dbe0 .scope module, "first_and" "and_gate" 12 15, 7 1 0, S_0x55bf1424c200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x55bf1424e060_0 .net "a_i", 0 0, L_0x55bf1429e440;  1 drivers
v0x55bf1424e140_0 .net "b_i", 0 0, L_0x55bf1429e0f0;  alias, 1 drivers
v0x55bf1424e200_0 .var "result_o", 0 0;
E_0x55bf1424dde0 .event anyedge, v0x55bf1424e060_0, v0x55bf141e4780_0;
S_0x55bf1424de60 .scope begin, "and_logic" "and_logic" 7 9, 7 9 0, S_0x55bf1424dbe0;
 .timescale 0 0;
S_0x55bf1424e320 .scope module, "first_xor" "xor_gate" 12 12, 11 1 0, S_0x55bf1424c200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x55bf1424e7c0_0 .net "a_i", 0 0, L_0x55bf1429ded0;  alias, 1 drivers
v0x55bf1424e910_0 .net "b_i", 0 0, L_0x55bf1429e0f0;  alias, 1 drivers
v0x55bf1424e9d0_0 .var "result_o", 0 0;
S_0x55bf1424e5c0 .scope begin, "xor_logic" "xor_logic" 11 9, 11 9 0, S_0x55bf1424e320;
 .timescale 0 0;
S_0x55bf1424f0f0 .scope module, "inverter_gate_inst" "inverter_gate" 6 23, 13 3 0, S_0x55bf1422b590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_i";
    .port_info 1 /INPUT 1 "invert_i";
    .port_info 2 /OUTPUT 1 "output_o";
L_0x55bf1429de40 .functor NOT 1, L_0x55bf1429e600, C4<0>, C4<0>, C4<0>;
v0x55bf1424f3b0_0 .net *"_ivl_0", 0 0, L_0x55bf1429de40;  1 drivers
v0x55bf1424f4b0_0 .net "input_i", 0 0, L_0x55bf1429e600;  alias, 1 drivers
v0x55bf1424f570_0 .net "invert_i", 0 0, L_0x55bf1429dfe0;  1 drivers
v0x55bf1424f610_0 .net "output_o", 0 0, L_0x55bf1429ded0;  alias, 1 drivers
L_0x55bf1429ded0 .functor MUXZ 1, L_0x55bf1429e600, L_0x55bf1429de40, L_0x55bf1429dfe0, C4<>;
S_0x55bf1424f730 .scope module, "multiplexer_inst" "multiplexer" 6 71, 14 3 0, S_0x55bf1422b590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "and_r_i";
    .port_info 1 /INPUT 1 "or_r_i";
    .port_info 2 /INPUT 1 "xor_r_i";
    .port_info 3 /INPUT 1 "adder_r_i";
    .port_info 4 /INPUT 1 "subtractor_r_i";
    .port_info 5 /INPUT 3 "f_i";
    .port_info 6 /OUTPUT 1 "result_o";
P_0x55bf141ed200 .param/l "ADDER_OUTPUT" 0 14 7, C4<011>;
P_0x55bf141ed240 .param/l "AND_OUTPUT" 0 14 4, C4<000>;
P_0x55bf141ed280 .param/l "OR_OUTPUT" 0 14 5, C4<001>;
P_0x55bf141ed2c0 .param/l "SUBTRACTOR_OUTPUT" 0 14 8, C4<100>;
P_0x55bf141ed300 .param/l "XOR_OUTPUT" 0 14 6, C4<010>;
v0x55bf1424fe00_0 .net "adder_r_i", 0 0, L_0x55bf1429e340;  alias, 1 drivers
v0x55bf1424fec0_0 .net "and_r_i", 0 0, v0x55bf141d7720_0;  alias, 1 drivers
v0x55bf1424ff90_0 .net "f_i", 2 0, L_0x55bf1429e560;  1 drivers
v0x55bf14250060_0 .net "or_r_i", 0 0, v0x55bf14250be0_0;  alias, 1 drivers
v0x55bf14250100_0 .var "result_o", 0 0;
v0x55bf14250210_0 .net "subtractor_r_i", 0 0, v0x55bf1424da90_0;  alias, 1 drivers
v0x55bf14250300_0 .net "xor_r_i", 0 0, v0x55bf14251380_0;  alias, 1 drivers
E_0x55bf1424fb80/0 .event anyedge, v0x55bf1424ff90_0, v0x55bf141d7720_0, v0x55bf14250060_0, v0x55bf14250300_0;
E_0x55bf1424fb80/1 .event anyedge, v0x55bf1424c090_0, v0x55bf1424da90_0;
E_0x55bf1424fb80 .event/or E_0x55bf1424fb80/0, E_0x55bf1424fb80/1;
S_0x55bf1424fc00 .scope begin, "multiplexer" "multiplexer" 14 20, 14 20 0, S_0x55bf1424f730;
 .timescale 0 0;
S_0x55bf142504e0 .scope module, "or_gate_inst" "or_gate" 6 42, 10 1 0, S_0x55bf1422b590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x55bf14250950_0 .net "a_i", 0 0, L_0x55bf1429ded0;  alias, 1 drivers
v0x55bf14250a10_0 .net "b_i", 0 0, L_0x55bf1429e0f0;  alias, 1 drivers
v0x55bf14250be0_0 .var "result_o", 0 0;
S_0x55bf14250750 .scope begin, "or_logic" "or_logic" 10 9, 10 9 0, S_0x55bf142504e0;
 .timescale 0 0;
S_0x55bf14250ca0 .scope module, "xor_gate_inst" "xor_gate" 6 48, 11 1 0, S_0x55bf1422b590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x55bf142510f0_0 .net "a_i", 0 0, L_0x55bf1429ded0;  alias, 1 drivers
v0x55bf142512c0_0 .net "b_i", 0 0, L_0x55bf1429e0f0;  alias, 1 drivers
v0x55bf14251380_0 .var "result_o", 0 0;
S_0x55bf14250ef0 .scope begin, "xor_logic" "xor_logic" 11 9, 11 9 0, S_0x55bf14250ca0;
 .timescale 0 0;
S_0x55bf14252120 .scope generate, "genblk1[1]" "genblk1[1]" 5 25, 5 25 0, S_0x55bf1421ebc0;
 .timescale 0 0;
P_0x55bf142522f0 .param/l "i" 1 5 25, +C4<01>;
S_0x55bf142523b0 .scope module, "one_bit_alu_inst" "one_bit_alu" 5 26, 6 1 0, S_0x55bf14252120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /INPUT 1 "carry_in_i";
    .port_info 3 /INPUT 1 "borrow_in_i";
    .port_info 4 /INPUT 5 "f_i";
    .port_info 5 /OUTPUT 1 "result_o";
    .port_info 6 /OUTPUT 1 "carry_out_o";
    .port_info 7 /OUTPUT 1 "borrow_out_o";
P_0x55bf1422c310 .param/l "F0" 0 6 2, +C4<00000000000000000000000000000000>;
P_0x55bf1422c350 .param/l "F1" 0 6 3, +C4<00000000000000000000000000000001>;
P_0x55bf1422c390 .param/l "F2" 0 6 4, +C4<00000000000000000000000000000010>;
P_0x55bf1422c3d0 .param/l "F3" 0 6 6, +C4<00000000000000000000000000000011>;
P_0x55bf1422c410 .param/l "F4" 0 6 8, +C4<00000000000000000000000000000100>;
v0x55bf1425b950_0 .net "a_i", 0 0, L_0x55bf1429ef60;  1 drivers
v0x55bf1425ba20_0 .net "adder_o", 0 0, L_0x55bf1429eca0;  1 drivers
v0x55bf1425bb10_0 .net "and_o", 0 0, v0x55bf14252f20_0;  1 drivers
v0x55bf1425bc00_0 .net "b_i", 0 0, L_0x55bf1429f090;  1 drivers
v0x55bf1425bca0_0 .net "borrow_in_i", 0 0, L_0x55bf1429f290;  1 drivers
v0x55bf1425bd90_0 .net "borrow_out_o", 0 0, v0x55bf14257710_0;  1 drivers
v0x55bf1425be80_0 .net "carry_in_i", 0 0, L_0x55bf1429f160;  1 drivers
v0x55bf1425bf20_0 .net "carry_out_o", 0 0, v0x55bf14253fe0_0;  1 drivers
v0x55bf1425c010_0 .net "enable_b_o", 0 0, L_0x55bf1429ea70;  1 drivers
v0x55bf1425c0b0_0 .net "f_i", 4 0, L_0x55bf142a4c20;  alias, 1 drivers
v0x55bf1425c150_0 .net "inverter_a_o", 0 0, L_0x55bf1429e850;  1 drivers
v0x55bf1425c1f0_0 .net "or_o", 0 0, v0x55bf1425b090_0;  1 drivers
v0x55bf1425c290_0 .net "result_o", 0 0, v0x55bf1425a5b0_0;  1 drivers
v0x55bf1425c330_0 .net "subtractor_o", 0 0, v0x55bf14257ed0_0;  1 drivers
v0x55bf1425c3d0_0 .net "xor_o", 0 0, v0x55bf1425b830_0;  1 drivers
L_0x55bf1429e960 .part L_0x55bf142a4c20, 4, 1;
L_0x55bf1429ebb0 .part L_0x55bf142a4c20, 3, 1;
L_0x55bf1429eec0 .part L_0x55bf142a4c20, 0, 3;
S_0x55bf142528b0 .scope module, "and_gate_inst" "and_gate" 6 36, 7 1 0, S_0x55bf142523b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x55bf14252d80_0 .net "a_i", 0 0, L_0x55bf1429e850;  alias, 1 drivers
v0x55bf14252e60_0 .net "b_i", 0 0, L_0x55bf1429ea70;  alias, 1 drivers
v0x55bf14252f20_0 .var "result_o", 0 0;
E_0x55bf1424fb40 .event anyedge, v0x55bf14252d80_0, v0x55bf14252e60_0;
S_0x55bf14252b80 .scope begin, "and_logic" "and_logic" 7 9, 7 9 0, S_0x55bf142528b0;
 .timescale 0 0;
S_0x55bf14253070 .scope module, "enable_gate_inst" "enable_gate" 6 30, 8 3 0, S_0x55bf142523b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_i";
    .port_info 1 /INPUT 1 "enable_i";
    .port_info 2 /OUTPUT 1 "output_o";
L_0x7fa69fb3a060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55bf142532c0_0 .net/2u *"_ivl_0", 0 0, L_0x7fa69fb3a060;  1 drivers
v0x55bf142533c0_0 .net "enable_i", 0 0, L_0x55bf1429ebb0;  1 drivers
v0x55bf14253480_0 .net "input_i", 0 0, L_0x55bf1429f090;  alias, 1 drivers
v0x55bf14253550_0 .net "output_o", 0 0, L_0x55bf1429ea70;  alias, 1 drivers
L_0x55bf1429ea70 .functor MUXZ 1, L_0x7fa69fb3a060, L_0x55bf1429f090, L_0x55bf1429ebb0, C4<>;
S_0x55bf14253680 .scope module, "full_adder_inst" "full_adder" 6 54, 9 1 0, S_0x55bf142523b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /INPUT 1 "carry_in_i";
    .port_info 3 /OUTPUT 1 "carry_out_o";
    .port_info 4 /OUTPUT 1 "sum_o";
L_0x55bf1429eca0 .functor BUFZ 1, v0x55bf14255e10_0, C4<0>, C4<0>, C4<0>;
v0x55bf14255ef0_0 .net "a_i", 0 0, L_0x55bf1429e850;  alias, 1 drivers
v0x55bf14255f90_0 .net "b_i", 0 0, L_0x55bf1429ea70;  alias, 1 drivers
v0x55bf14256050_0 .net "carry_in_i", 0 0, L_0x55bf1429f160;  alias, 1 drivers
v0x55bf14256120_0 .net "carry_out_o", 0 0, v0x55bf14253fe0_0;  alias, 1 drivers
v0x55bf142561c0_0 .net "first_and_o", 0 0, v0x55bf142547a0_0;  1 drivers
v0x55bf14256300_0 .net "first_xor_o", 0 0, v0x55bf14254f20_0;  1 drivers
v0x55bf142563a0_0 .net "second_and_o", 0 0, v0x55bf14255630_0;  1 drivers
v0x55bf14256490_0 .net "second_xor_o", 0 0, v0x55bf14255e10_0;  1 drivers
v0x55bf14256530_0 .net "sum_o", 0 0, L_0x55bf1429eca0;  alias, 1 drivers
S_0x55bf14253970 .scope module, "carry_out_or" "or_gate" 9 29, 10 1 0, S_0x55bf14253680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x55bf14253e40_0 .net "a_i", 0 0, v0x55bf142547a0_0;  alias, 1 drivers
v0x55bf14253f20_0 .net "b_i", 0 0, v0x55bf14255630_0;  alias, 1 drivers
v0x55bf14253fe0_0 .var "result_o", 0 0;
E_0x55bf14253bc0 .event anyedge, v0x55bf14253e40_0, v0x55bf14253f20_0;
S_0x55bf14253c40 .scope begin, "or_logic" "or_logic" 10 9, 10 9 0, S_0x55bf14253970;
 .timescale 0 0;
S_0x55bf14254130 .scope module, "first_and" "and_gate" 9 22, 7 1 0, S_0x55bf14253680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x55bf14254600_0 .net "a_i", 0 0, L_0x55bf1429f160;  alias, 1 drivers
v0x55bf142546e0_0 .net "b_i", 0 0, v0x55bf14254f20_0;  alias, 1 drivers
v0x55bf142547a0_0 .var "result_o", 0 0;
E_0x55bf14254380 .event anyedge, v0x55bf14254600_0, v0x55bf142546e0_0;
S_0x55bf14254400 .scope begin, "and_logic" "and_logic" 7 9, 7 9 0, S_0x55bf14254130;
 .timescale 0 0;
S_0x55bf142548e0 .scope module, "first_xor" "xor_gate" 9 12, 11 1 0, S_0x55bf14253680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x55bf14254d40_0 .net "a_i", 0 0, L_0x55bf1429e850;  alias, 1 drivers
v0x55bf14254e30_0 .net "b_i", 0 0, L_0x55bf1429ea70;  alias, 1 drivers
v0x55bf14254f20_0 .var "result_o", 0 0;
S_0x55bf14254b60 .scope begin, "xor_logic" "xor_logic" 11 9, 11 9 0, S_0x55bf142548e0;
 .timescale 0 0;
S_0x55bf14255010 .scope module, "second_and" "and_gate" 9 25, 7 1 0, S_0x55bf14253680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x55bf14255460_0 .net "a_i", 0 0, L_0x55bf1429e850;  alias, 1 drivers
v0x55bf14255570_0 .net "b_i", 0 0, L_0x55bf1429ea70;  alias, 1 drivers
v0x55bf14255630_0 .var "result_o", 0 0;
S_0x55bf14255260 .scope begin, "and_logic" "and_logic" 7 9, 7 9 0, S_0x55bf14255010;
 .timescale 0 0;
S_0x55bf14255720 .scope module, "second_xor" "xor_gate" 9 15, 11 1 0, S_0x55bf14253680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x55bf14255c40_0 .net "a_i", 0 0, v0x55bf14254f20_0;  alias, 1 drivers
v0x55bf14255d50_0 .net "b_i", 0 0, L_0x55bf1429f160;  alias, 1 drivers
v0x55bf14255e10_0 .var "result_o", 0 0;
E_0x55bf142559c0 .event anyedge, v0x55bf142546e0_0, v0x55bf14254600_0;
S_0x55bf14255a40 .scope begin, "xor_logic" "xor_logic" 11 9, 11 9 0, S_0x55bf14255720;
 .timescale 0 0;
S_0x55bf142566a0 .scope module, "full_subtractor_inst" "full_subtractor" 6 62, 12 1 0, S_0x55bf142523b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /INPUT 1 "borrow_in_i";
    .port_info 3 /OUTPUT 1 "borrow_out_o";
    .port_info 4 /OUTPUT 1 "diff_o";
L_0x55bf1429eda0 .functor NOT 1, L_0x55bf1429e850, C4<0>, C4<0>, C4<0>;
L_0x55bf1429ee30 .functor NOT 1, v0x55bf14258e60_0, C4<0>, C4<0>, C4<0>;
v0x55bf14258f50_0 .net "a_b_xor_o", 0 0, v0x55bf14258e60_0;  1 drivers
v0x55bf14258ff0_0 .net "a_i", 0 0, L_0x55bf1429e850;  alias, 1 drivers
v0x55bf142590b0_0 .net "b_i", 0 0, L_0x55bf1429ea70;  alias, 1 drivers
v0x55bf14259150_0 .net "borrow_in_i", 0 0, L_0x55bf1429f290;  alias, 1 drivers
v0x55bf14259240_0 .net "borrow_out_o", 0 0, v0x55bf14257710_0;  alias, 1 drivers
v0x55bf14259330_0 .net "bout_and_o", 0 0, v0x55bf14256f90_0;  1 drivers
v0x55bf14259420_0 .net "diff_o", 0 0, v0x55bf14257ed0_0;  alias, 1 drivers
v0x55bf142594c0_0 .net "nota_b_and_o", 0 0, v0x55bf14258690_0;  1 drivers
S_0x55bf142568e0 .scope module, "bout_and" "and_gate" 12 18, 7 1 0, S_0x55bf142566a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x55bf14256df0_0 .net "a_i", 0 0, L_0x55bf1429ee30;  1 drivers
v0x55bf14256ed0_0 .net "b_i", 0 0, L_0x55bf1429f290;  alias, 1 drivers
v0x55bf14256f90_0 .var "result_o", 0 0;
E_0x55bf14256b70 .event anyedge, v0x55bf14256df0_0, v0x55bf14256ed0_0;
S_0x55bf14256bf0 .scope begin, "and_logic" "and_logic" 7 9, 7 9 0, S_0x55bf142568e0;
 .timescale 0 0;
S_0x55bf142570b0 .scope module, "bout_out_or" "or_gate" 12 21, 10 1 0, S_0x55bf142566a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x55bf14257580_0 .net "a_i", 0 0, v0x55bf14256f90_0;  alias, 1 drivers
v0x55bf14257670_0 .net "b_i", 0 0, v0x55bf14258690_0;  alias, 1 drivers
v0x55bf14257710_0 .var "result_o", 0 0;
E_0x55bf14257300 .event anyedge, v0x55bf14256f90_0, v0x55bf14257670_0;
S_0x55bf14257380 .scope begin, "or_logic" "or_logic" 10 9, 10 9 0, S_0x55bf142570b0;
 .timescale 0 0;
S_0x55bf14257860 .scope module, "difference_out_xor" "xor_gate" 12 24, 11 1 0, S_0x55bf142566a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x55bf14257d40_0 .net "a_i", 0 0, L_0x55bf1429f290;  alias, 1 drivers
v0x55bf14257e30_0 .net "b_i", 0 0, v0x55bf14258e60_0;  alias, 1 drivers
v0x55bf14257ed0_0 .var "result_o", 0 0;
E_0x55bf14257ae0 .event anyedge, v0x55bf14256ed0_0, v0x55bf14257e30_0;
S_0x55bf14257b40 .scope begin, "xor_logic" "xor_logic" 11 9, 11 9 0, S_0x55bf14257860;
 .timescale 0 0;
S_0x55bf14258020 .scope module, "first_and" "and_gate" 12 15, 7 1 0, S_0x55bf142566a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x55bf142584f0_0 .net "a_i", 0 0, L_0x55bf1429eda0;  1 drivers
v0x55bf142585d0_0 .net "b_i", 0 0, L_0x55bf1429ea70;  alias, 1 drivers
v0x55bf14258690_0 .var "result_o", 0 0;
E_0x55bf14258270 .event anyedge, v0x55bf142584f0_0, v0x55bf14252e60_0;
S_0x55bf142582f0 .scope begin, "and_logic" "and_logic" 7 9, 7 9 0, S_0x55bf14258020;
 .timescale 0 0;
S_0x55bf142587b0 .scope module, "first_xor" "xor_gate" 12 12, 11 1 0, S_0x55bf142566a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x55bf14258c50_0 .net "a_i", 0 0, L_0x55bf1429e850;  alias, 1 drivers
v0x55bf14258da0_0 .net "b_i", 0 0, L_0x55bf1429ea70;  alias, 1 drivers
v0x55bf14258e60_0 .var "result_o", 0 0;
S_0x55bf14258a50 .scope begin, "xor_logic" "xor_logic" 11 9, 11 9 0, S_0x55bf142587b0;
 .timescale 0 0;
S_0x55bf142595d0 .scope module, "inverter_gate_inst" "inverter_gate" 6 23, 13 3 0, S_0x55bf142523b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_i";
    .port_info 1 /INPUT 1 "invert_i";
    .port_info 2 /OUTPUT 1 "output_o";
L_0x55bf1429e790 .functor NOT 1, L_0x55bf1429ef60, C4<0>, C4<0>, C4<0>;
v0x55bf14259890_0 .net *"_ivl_0", 0 0, L_0x55bf1429e790;  1 drivers
v0x55bf14259990_0 .net "input_i", 0 0, L_0x55bf1429ef60;  alias, 1 drivers
v0x55bf14259a50_0 .net "invert_i", 0 0, L_0x55bf1429e960;  1 drivers
v0x55bf14259af0_0 .net "output_o", 0 0, L_0x55bf1429e850;  alias, 1 drivers
L_0x55bf1429e850 .functor MUXZ 1, L_0x55bf1429ef60, L_0x55bf1429e790, L_0x55bf1429e960, C4<>;
S_0x55bf14259c10 .scope module, "multiplexer_inst" "multiplexer" 6 71, 14 3 0, S_0x55bf142523b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "and_r_i";
    .port_info 1 /INPUT 1 "or_r_i";
    .port_info 2 /INPUT 1 "xor_r_i";
    .port_info 3 /INPUT 1 "adder_r_i";
    .port_info 4 /INPUT 1 "subtractor_r_i";
    .port_info 5 /INPUT 3 "f_i";
    .port_info 6 /OUTPUT 1 "result_o";
P_0x55bf1421f940 .param/l "ADDER_OUTPUT" 0 14 7, C4<011>;
P_0x55bf1421f980 .param/l "AND_OUTPUT" 0 14 4, C4<000>;
P_0x55bf1421f9c0 .param/l "OR_OUTPUT" 0 14 5, C4<001>;
P_0x55bf1421fa00 .param/l "SUBTRACTOR_OUTPUT" 0 14 8, C4<100>;
P_0x55bf1421fa40 .param/l "XOR_OUTPUT" 0 14 6, C4<010>;
v0x55bf1425a2e0_0 .net "adder_r_i", 0 0, L_0x55bf1429eca0;  alias, 1 drivers
v0x55bf1425a3a0_0 .net "and_r_i", 0 0, v0x55bf14252f20_0;  alias, 1 drivers
v0x55bf1425a440_0 .net "f_i", 2 0, L_0x55bf1429eec0;  1 drivers
v0x55bf1425a510_0 .net "or_r_i", 0 0, v0x55bf1425b090_0;  alias, 1 drivers
v0x55bf1425a5b0_0 .var "result_o", 0 0;
v0x55bf1425a6c0_0 .net "subtractor_r_i", 0 0, v0x55bf14257ed0_0;  alias, 1 drivers
v0x55bf1425a7b0_0 .net "xor_r_i", 0 0, v0x55bf1425b830_0;  alias, 1 drivers
E_0x55bf1425a060/0 .event anyedge, v0x55bf1425a440_0, v0x55bf14252f20_0, v0x55bf1425a510_0, v0x55bf1425a7b0_0;
E_0x55bf1425a060/1 .event anyedge, v0x55bf14256530_0, v0x55bf14257ed0_0;
E_0x55bf1425a060 .event/or E_0x55bf1425a060/0, E_0x55bf1425a060/1;
S_0x55bf1425a0e0 .scope begin, "multiplexer" "multiplexer" 14 20, 14 20 0, S_0x55bf14259c10;
 .timescale 0 0;
S_0x55bf1425a990 .scope module, "or_gate_inst" "or_gate" 6 42, 10 1 0, S_0x55bf142523b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x55bf1425ae00_0 .net "a_i", 0 0, L_0x55bf1429e850;  alias, 1 drivers
v0x55bf1425aec0_0 .net "b_i", 0 0, L_0x55bf1429ea70;  alias, 1 drivers
v0x55bf1425b090_0 .var "result_o", 0 0;
S_0x55bf1425ac00 .scope begin, "or_logic" "or_logic" 10 9, 10 9 0, S_0x55bf1425a990;
 .timescale 0 0;
S_0x55bf1425b150 .scope module, "xor_gate_inst" "xor_gate" 6 48, 11 1 0, S_0x55bf142523b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x55bf1425b5a0_0 .net "a_i", 0 0, L_0x55bf1429e850;  alias, 1 drivers
v0x55bf1425b770_0 .net "b_i", 0 0, L_0x55bf1429ea70;  alias, 1 drivers
v0x55bf1425b830_0 .var "result_o", 0 0;
S_0x55bf1425b3a0 .scope begin, "xor_logic" "xor_logic" 11 9, 11 9 0, S_0x55bf1425b150;
 .timescale 0 0;
S_0x55bf1425c590 .scope generate, "genblk1[2]" "genblk1[2]" 5 25, 5 25 0, S_0x55bf1421ebc0;
 .timescale 0 0;
P_0x55bf1425c740 .param/l "i" 1 5 25, +C4<010>;
S_0x55bf1425c800 .scope module, "one_bit_alu_inst" "one_bit_alu" 5 26, 6 1 0, S_0x55bf1425c590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /INPUT 1 "carry_in_i";
    .port_info 3 /INPUT 1 "borrow_in_i";
    .port_info 4 /INPUT 5 "f_i";
    .port_info 5 /OUTPUT 1 "result_o";
    .port_info 6 /OUTPUT 1 "carry_out_o";
    .port_info 7 /OUTPUT 1 "borrow_out_o";
P_0x55bf1422bff0 .param/l "F0" 0 6 2, +C4<00000000000000000000000000000000>;
P_0x55bf1422c030 .param/l "F1" 0 6 3, +C4<00000000000000000000000000000001>;
P_0x55bf1422c070 .param/l "F2" 0 6 4, +C4<00000000000000000000000000000010>;
P_0x55bf1422c0b0 .param/l "F3" 0 6 6, +C4<00000000000000000000000000000011>;
P_0x55bf1422c0f0 .param/l "F4" 0 6 8, +C4<00000000000000000000000000000100>;
v0x55bf14265e00_0 .net "a_i", 0 0, L_0x55bf1429fc50;  1 drivers
v0x55bf14265ed0_0 .net "adder_o", 0 0, L_0x55bf1429f9f0;  1 drivers
v0x55bf14265fc0_0 .net "and_o", 0 0, v0x55bf1425d3d0_0;  1 drivers
v0x55bf142660b0_0 .net "b_i", 0 0, L_0x55bf1429fe10;  1 drivers
v0x55bf14266150_0 .net "borrow_in_i", 0 0, L_0x55bf142a00c0;  1 drivers
v0x55bf14266240_0 .net "borrow_out_o", 0 0, v0x55bf14261bc0_0;  1 drivers
v0x55bf14266330_0 .net "carry_in_i", 0 0, L_0x55bf1429ff90;  1 drivers
v0x55bf142663d0_0 .net "carry_out_o", 0 0, v0x55bf1425e490_0;  1 drivers
v0x55bf142664c0_0 .net "enable_b_o", 0 0, L_0x55bf1429f5b0;  1 drivers
v0x55bf14266560_0 .net "f_i", 4 0, L_0x55bf142a4c20;  alias, 1 drivers
v0x55bf14266600_0 .net "inverter_a_o", 0 0, L_0x55bf1429f470;  1 drivers
v0x55bf142666a0_0 .net "or_o", 0 0, v0x55bf14265540_0;  1 drivers
v0x55bf14266790_0 .net "result_o", 0 0, v0x55bf14264a60_0;  1 drivers
v0x55bf14266830_0 .net "subtractor_o", 0 0, v0x55bf14262380_0;  1 drivers
v0x55bf142668d0_0 .net "xor_o", 0 0, v0x55bf14265ce0_0;  1 drivers
L_0x55bf1429f510 .part L_0x55bf142a4c20, 4, 1;
L_0x55bf1429f6f0 .part L_0x55bf142a4c20, 3, 1;
L_0x55bf1429fbb0 .part L_0x55bf142a4c20, 0, 3;
S_0x55bf1425cd60 .scope module, "and_gate_inst" "and_gate" 6 36, 7 1 0, S_0x55bf1425c800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x55bf1425d230_0 .net "a_i", 0 0, L_0x55bf1429f470;  alias, 1 drivers
v0x55bf1425d310_0 .net "b_i", 0 0, L_0x55bf1429f5b0;  alias, 1 drivers
v0x55bf1425d3d0_0 .var "result_o", 0 0;
E_0x55bf1425a020 .event anyedge, v0x55bf1425d230_0, v0x55bf1425d310_0;
S_0x55bf1425d030 .scope begin, "and_logic" "and_logic" 7 9, 7 9 0, S_0x55bf1425cd60;
 .timescale 0 0;
S_0x55bf1425d520 .scope module, "enable_gate_inst" "enable_gate" 6 30, 8 3 0, S_0x55bf1425c800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_i";
    .port_info 1 /INPUT 1 "enable_i";
    .port_info 2 /OUTPUT 1 "output_o";
L_0x7fa69fb3a0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55bf1425d770_0 .net/2u *"_ivl_0", 0 0, L_0x7fa69fb3a0a8;  1 drivers
v0x55bf1425d870_0 .net "enable_i", 0 0, L_0x55bf1429f6f0;  1 drivers
v0x55bf1425d930_0 .net "input_i", 0 0, L_0x55bf1429fe10;  alias, 1 drivers
v0x55bf1425da00_0 .net "output_o", 0 0, L_0x55bf1429f5b0;  alias, 1 drivers
L_0x55bf1429f5b0 .functor MUXZ 1, L_0x7fa69fb3a0a8, L_0x55bf1429fe10, L_0x55bf1429f6f0, C4<>;
S_0x55bf1425db30 .scope module, "full_adder_inst" "full_adder" 6 54, 9 1 0, S_0x55bf1425c800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /INPUT 1 "carry_in_i";
    .port_info 3 /OUTPUT 1 "carry_out_o";
    .port_info 4 /OUTPUT 1 "sum_o";
L_0x55bf1429f9f0 .functor BUFZ 1, v0x55bf142602c0_0, C4<0>, C4<0>, C4<0>;
v0x55bf142603a0_0 .net "a_i", 0 0, L_0x55bf1429f470;  alias, 1 drivers
v0x55bf14260440_0 .net "b_i", 0 0, L_0x55bf1429f5b0;  alias, 1 drivers
v0x55bf14260500_0 .net "carry_in_i", 0 0, L_0x55bf1429ff90;  alias, 1 drivers
v0x55bf142605d0_0 .net "carry_out_o", 0 0, v0x55bf1425e490_0;  alias, 1 drivers
v0x55bf14260670_0 .net "first_and_o", 0 0, v0x55bf1425ec50_0;  1 drivers
v0x55bf142607b0_0 .net "first_xor_o", 0 0, v0x55bf1425f3d0_0;  1 drivers
v0x55bf14260850_0 .net "second_and_o", 0 0, v0x55bf1425fae0_0;  1 drivers
v0x55bf14260940_0 .net "second_xor_o", 0 0, v0x55bf142602c0_0;  1 drivers
v0x55bf142609e0_0 .net "sum_o", 0 0, L_0x55bf1429f9f0;  alias, 1 drivers
S_0x55bf1425de20 .scope module, "carry_out_or" "or_gate" 9 29, 10 1 0, S_0x55bf1425db30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x55bf1425e2f0_0 .net "a_i", 0 0, v0x55bf1425ec50_0;  alias, 1 drivers
v0x55bf1425e3d0_0 .net "b_i", 0 0, v0x55bf1425fae0_0;  alias, 1 drivers
v0x55bf1425e490_0 .var "result_o", 0 0;
E_0x55bf1425e070 .event anyedge, v0x55bf1425e2f0_0, v0x55bf1425e3d0_0;
S_0x55bf1425e0f0 .scope begin, "or_logic" "or_logic" 10 9, 10 9 0, S_0x55bf1425de20;
 .timescale 0 0;
S_0x55bf1425e5e0 .scope module, "first_and" "and_gate" 9 22, 7 1 0, S_0x55bf1425db30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x55bf1425eab0_0 .net "a_i", 0 0, L_0x55bf1429ff90;  alias, 1 drivers
v0x55bf1425eb90_0 .net "b_i", 0 0, v0x55bf1425f3d0_0;  alias, 1 drivers
v0x55bf1425ec50_0 .var "result_o", 0 0;
E_0x55bf1425e830 .event anyedge, v0x55bf1425eab0_0, v0x55bf1425eb90_0;
S_0x55bf1425e8b0 .scope begin, "and_logic" "and_logic" 7 9, 7 9 0, S_0x55bf1425e5e0;
 .timescale 0 0;
S_0x55bf1425ed90 .scope module, "first_xor" "xor_gate" 9 12, 11 1 0, S_0x55bf1425db30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x55bf1425f1f0_0 .net "a_i", 0 0, L_0x55bf1429f470;  alias, 1 drivers
v0x55bf1425f2e0_0 .net "b_i", 0 0, L_0x55bf1429f5b0;  alias, 1 drivers
v0x55bf1425f3d0_0 .var "result_o", 0 0;
S_0x55bf1425f010 .scope begin, "xor_logic" "xor_logic" 11 9, 11 9 0, S_0x55bf1425ed90;
 .timescale 0 0;
S_0x55bf1425f4c0 .scope module, "second_and" "and_gate" 9 25, 7 1 0, S_0x55bf1425db30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x55bf1425f910_0 .net "a_i", 0 0, L_0x55bf1429f470;  alias, 1 drivers
v0x55bf1425fa20_0 .net "b_i", 0 0, L_0x55bf1429f5b0;  alias, 1 drivers
v0x55bf1425fae0_0 .var "result_o", 0 0;
S_0x55bf1425f710 .scope begin, "and_logic" "and_logic" 7 9, 7 9 0, S_0x55bf1425f4c0;
 .timescale 0 0;
S_0x55bf1425fbd0 .scope module, "second_xor" "xor_gate" 9 15, 11 1 0, S_0x55bf1425db30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x55bf142600f0_0 .net "a_i", 0 0, v0x55bf1425f3d0_0;  alias, 1 drivers
v0x55bf14260200_0 .net "b_i", 0 0, L_0x55bf1429ff90;  alias, 1 drivers
v0x55bf142602c0_0 .var "result_o", 0 0;
E_0x55bf1425fe70 .event anyedge, v0x55bf1425eb90_0, v0x55bf1425eab0_0;
S_0x55bf1425fef0 .scope begin, "xor_logic" "xor_logic" 11 9, 11 9 0, S_0x55bf1425fbd0;
 .timescale 0 0;
S_0x55bf14260b50 .scope module, "full_subtractor_inst" "full_subtractor" 6 62, 12 1 0, S_0x55bf1425c800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /INPUT 1 "borrow_in_i";
    .port_info 3 /OUTPUT 1 "borrow_out_o";
    .port_info 4 /OUTPUT 1 "diff_o";
L_0x55bf1429fab0 .functor NOT 1, L_0x55bf1429f470, C4<0>, C4<0>, C4<0>;
L_0x55bf1429fb20 .functor NOT 1, v0x55bf14263310_0, C4<0>, C4<0>, C4<0>;
v0x55bf14263400_0 .net "a_b_xor_o", 0 0, v0x55bf14263310_0;  1 drivers
v0x55bf142634a0_0 .net "a_i", 0 0, L_0x55bf1429f470;  alias, 1 drivers
v0x55bf14263560_0 .net "b_i", 0 0, L_0x55bf1429f5b0;  alias, 1 drivers
v0x55bf14263600_0 .net "borrow_in_i", 0 0, L_0x55bf142a00c0;  alias, 1 drivers
v0x55bf142636f0_0 .net "borrow_out_o", 0 0, v0x55bf14261bc0_0;  alias, 1 drivers
v0x55bf142637e0_0 .net "bout_and_o", 0 0, v0x55bf14261440_0;  1 drivers
v0x55bf142638d0_0 .net "diff_o", 0 0, v0x55bf14262380_0;  alias, 1 drivers
v0x55bf14263970_0 .net "nota_b_and_o", 0 0, v0x55bf14262b40_0;  1 drivers
S_0x55bf14260d90 .scope module, "bout_and" "and_gate" 12 18, 7 1 0, S_0x55bf14260b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x55bf142612a0_0 .net "a_i", 0 0, L_0x55bf1429fb20;  1 drivers
v0x55bf14261380_0 .net "b_i", 0 0, L_0x55bf142a00c0;  alias, 1 drivers
v0x55bf14261440_0 .var "result_o", 0 0;
E_0x55bf14261020 .event anyedge, v0x55bf142612a0_0, v0x55bf14261380_0;
S_0x55bf142610a0 .scope begin, "and_logic" "and_logic" 7 9, 7 9 0, S_0x55bf14260d90;
 .timescale 0 0;
S_0x55bf14261560 .scope module, "bout_out_or" "or_gate" 12 21, 10 1 0, S_0x55bf14260b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x55bf14261a30_0 .net "a_i", 0 0, v0x55bf14261440_0;  alias, 1 drivers
v0x55bf14261b20_0 .net "b_i", 0 0, v0x55bf14262b40_0;  alias, 1 drivers
v0x55bf14261bc0_0 .var "result_o", 0 0;
E_0x55bf142617b0 .event anyedge, v0x55bf14261440_0, v0x55bf14261b20_0;
S_0x55bf14261830 .scope begin, "or_logic" "or_logic" 10 9, 10 9 0, S_0x55bf14261560;
 .timescale 0 0;
S_0x55bf14261d10 .scope module, "difference_out_xor" "xor_gate" 12 24, 11 1 0, S_0x55bf14260b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x55bf142621f0_0 .net "a_i", 0 0, L_0x55bf142a00c0;  alias, 1 drivers
v0x55bf142622e0_0 .net "b_i", 0 0, v0x55bf14263310_0;  alias, 1 drivers
v0x55bf14262380_0 .var "result_o", 0 0;
E_0x55bf14261f90 .event anyedge, v0x55bf14261380_0, v0x55bf142622e0_0;
S_0x55bf14261ff0 .scope begin, "xor_logic" "xor_logic" 11 9, 11 9 0, S_0x55bf14261d10;
 .timescale 0 0;
S_0x55bf142624d0 .scope module, "first_and" "and_gate" 12 15, 7 1 0, S_0x55bf14260b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x55bf142629a0_0 .net "a_i", 0 0, L_0x55bf1429fab0;  1 drivers
v0x55bf14262a80_0 .net "b_i", 0 0, L_0x55bf1429f5b0;  alias, 1 drivers
v0x55bf14262b40_0 .var "result_o", 0 0;
E_0x55bf14262720 .event anyedge, v0x55bf142629a0_0, v0x55bf1425d310_0;
S_0x55bf142627a0 .scope begin, "and_logic" "and_logic" 7 9, 7 9 0, S_0x55bf142624d0;
 .timescale 0 0;
S_0x55bf14262c60 .scope module, "first_xor" "xor_gate" 12 12, 11 1 0, S_0x55bf14260b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x55bf14263100_0 .net "a_i", 0 0, L_0x55bf1429f470;  alias, 1 drivers
v0x55bf14263250_0 .net "b_i", 0 0, L_0x55bf1429f5b0;  alias, 1 drivers
v0x55bf14263310_0 .var "result_o", 0 0;
S_0x55bf14262f00 .scope begin, "xor_logic" "xor_logic" 11 9, 11 9 0, S_0x55bf14262c60;
 .timescale 0 0;
S_0x55bf14263a80 .scope module, "inverter_gate_inst" "inverter_gate" 6 23, 13 3 0, S_0x55bf1425c800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_i";
    .port_info 1 /INPUT 1 "invert_i";
    .port_info 2 /OUTPUT 1 "output_o";
L_0x55bf1429f400 .functor NOT 1, L_0x55bf1429fc50, C4<0>, C4<0>, C4<0>;
v0x55bf14263d40_0 .net *"_ivl_0", 0 0, L_0x55bf1429f400;  1 drivers
v0x55bf14263e40_0 .net "input_i", 0 0, L_0x55bf1429fc50;  alias, 1 drivers
v0x55bf14263f00_0 .net "invert_i", 0 0, L_0x55bf1429f510;  1 drivers
v0x55bf14263fa0_0 .net "output_o", 0 0, L_0x55bf1429f470;  alias, 1 drivers
L_0x55bf1429f470 .functor MUXZ 1, L_0x55bf1429fc50, L_0x55bf1429f400, L_0x55bf1429f510, C4<>;
S_0x55bf142640c0 .scope module, "multiplexer_inst" "multiplexer" 6 71, 14 3 0, S_0x55bf1425c800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "and_r_i";
    .port_info 1 /INPUT 1 "or_r_i";
    .port_info 2 /INPUT 1 "xor_r_i";
    .port_info 3 /INPUT 1 "adder_r_i";
    .port_info 4 /INPUT 1 "subtractor_r_i";
    .port_info 5 /INPUT 3 "f_i";
    .port_info 6 /OUTPUT 1 "result_o";
P_0x55bf14212c50 .param/l "ADDER_OUTPUT" 0 14 7, C4<011>;
P_0x55bf14212c90 .param/l "AND_OUTPUT" 0 14 4, C4<000>;
P_0x55bf14212cd0 .param/l "OR_OUTPUT" 0 14 5, C4<001>;
P_0x55bf14212d10 .param/l "SUBTRACTOR_OUTPUT" 0 14 8, C4<100>;
P_0x55bf14212d50 .param/l "XOR_OUTPUT" 0 14 6, C4<010>;
v0x55bf14264790_0 .net "adder_r_i", 0 0, L_0x55bf1429f9f0;  alias, 1 drivers
v0x55bf14264850_0 .net "and_r_i", 0 0, v0x55bf1425d3d0_0;  alias, 1 drivers
v0x55bf142648f0_0 .net "f_i", 2 0, L_0x55bf1429fbb0;  1 drivers
v0x55bf142649c0_0 .net "or_r_i", 0 0, v0x55bf14265540_0;  alias, 1 drivers
v0x55bf14264a60_0 .var "result_o", 0 0;
v0x55bf14264b70_0 .net "subtractor_r_i", 0 0, v0x55bf14262380_0;  alias, 1 drivers
v0x55bf14264c60_0 .net "xor_r_i", 0 0, v0x55bf14265ce0_0;  alias, 1 drivers
E_0x55bf14264510/0 .event anyedge, v0x55bf142648f0_0, v0x55bf1425d3d0_0, v0x55bf142649c0_0, v0x55bf14264c60_0;
E_0x55bf14264510/1 .event anyedge, v0x55bf142609e0_0, v0x55bf14262380_0;
E_0x55bf14264510 .event/or E_0x55bf14264510/0, E_0x55bf14264510/1;
S_0x55bf14264590 .scope begin, "multiplexer" "multiplexer" 14 20, 14 20 0, S_0x55bf142640c0;
 .timescale 0 0;
S_0x55bf14264e40 .scope module, "or_gate_inst" "or_gate" 6 42, 10 1 0, S_0x55bf1425c800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x55bf142652b0_0 .net "a_i", 0 0, L_0x55bf1429f470;  alias, 1 drivers
v0x55bf14265370_0 .net "b_i", 0 0, L_0x55bf1429f5b0;  alias, 1 drivers
v0x55bf14265540_0 .var "result_o", 0 0;
S_0x55bf142650b0 .scope begin, "or_logic" "or_logic" 10 9, 10 9 0, S_0x55bf14264e40;
 .timescale 0 0;
S_0x55bf14265600 .scope module, "xor_gate_inst" "xor_gate" 6 48, 11 1 0, S_0x55bf1425c800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x55bf14265a50_0 .net "a_i", 0 0, L_0x55bf1429f470;  alias, 1 drivers
v0x55bf14265c20_0 .net "b_i", 0 0, L_0x55bf1429f5b0;  alias, 1 drivers
v0x55bf14265ce0_0 .var "result_o", 0 0;
S_0x55bf14265850 .scope begin, "xor_logic" "xor_logic" 11 9, 11 9 0, S_0x55bf14265600;
 .timescale 0 0;
S_0x55bf14266ab0 .scope generate, "genblk1[3]" "genblk1[3]" 5 25, 5 25 0, S_0x55bf1421ebc0;
 .timescale 0 0;
P_0x55bf14266c60 .param/l "i" 1 5 25, +C4<011>;
S_0x55bf14266d40 .scope module, "one_bit_alu_inst" "one_bit_alu" 5 26, 6 1 0, S_0x55bf14266ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /INPUT 1 "carry_in_i";
    .port_info 3 /INPUT 1 "borrow_in_i";
    .port_info 4 /INPUT 5 "f_i";
    .port_info 5 /OUTPUT 1 "result_o";
    .port_info 6 /OUTPUT 1 "carry_out_o";
    .port_info 7 /OUTPUT 1 "borrow_out_o";
P_0x55bf14212f70 .param/l "F0" 0 6 2, +C4<00000000000000000000000000000000>;
P_0x55bf14212fb0 .param/l "F1" 0 6 3, +C4<00000000000000000000000000000001>;
P_0x55bf14212ff0 .param/l "F2" 0 6 4, +C4<00000000000000000000000000000010>;
P_0x55bf14213030 .param/l "F3" 0 6 6, +C4<00000000000000000000000000000011>;
P_0x55bf14213070 .param/l "F4" 0 6 8, +C4<00000000000000000000000000000100>;
v0x55bf142702b0_0 .net "a_i", 0 0, L_0x55bf142a08c0;  1 drivers
v0x55bf14270380_0 .net "adder_o", 0 0, L_0x55bf142a0600;  1 drivers
v0x55bf14270470_0 .net "and_o", 0 0, v0x55bf14267880_0;  1 drivers
v0x55bf14270560_0 .net "b_i", 0 0, L_0x55bf142a09f0;  1 drivers
v0x55bf14270600_0 .net "borrow_in_i", 0 0, L_0x55bf142a0c30;  1 drivers
v0x55bf142706f0_0 .net "borrow_out_o", 0 0, v0x55bf1426c070_0;  1 drivers
v0x55bf142707e0_0 .net "carry_in_i", 0 0, L_0x55bf142a0b00;  1 drivers
v0x55bf14270880_0 .net "carry_out_o", 0 0, v0x55bf14268940_0;  1 drivers
v0x55bf14270970_0 .net "enable_b_o", 0 0, L_0x55bf142a0420;  1 drivers
v0x55bf14270a10_0 .net "f_i", 4 0, L_0x55bf142a4c20;  alias, 1 drivers
v0x55bf14270ab0_0 .net "inverter_a_o", 0 0, L_0x55bf142a02c0;  1 drivers
v0x55bf14270b50_0 .net "or_o", 0 0, v0x55bf1426f9f0_0;  1 drivers
v0x55bf14270bf0_0 .net "result_o", 0 0, v0x55bf1426ef10_0;  1 drivers
v0x55bf14270c90_0 .net "subtractor_o", 0 0, v0x55bf1426c830_0;  1 drivers
v0x55bf14270d30_0 .net "xor_o", 0 0, v0x55bf14270190_0;  1 drivers
L_0x55bf142a0360 .part L_0x55bf142a4c20, 4, 1;
L_0x55bf142a0510 .part L_0x55bf142a4c20, 3, 1;
L_0x55bf142a0820 .part L_0x55bf142a4c20, 0, 3;
S_0x55bf14267210 .scope module, "and_gate_inst" "and_gate" 6 36, 7 1 0, S_0x55bf14266d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x55bf142676e0_0 .net "a_i", 0 0, L_0x55bf142a02c0;  alias, 1 drivers
v0x55bf142677c0_0 .net "b_i", 0 0, L_0x55bf142a0420;  alias, 1 drivers
v0x55bf14267880_0 .var "result_o", 0 0;
E_0x55bf142644d0 .event anyedge, v0x55bf142676e0_0, v0x55bf142677c0_0;
S_0x55bf142674e0 .scope begin, "and_logic" "and_logic" 7 9, 7 9 0, S_0x55bf14267210;
 .timescale 0 0;
S_0x55bf142679d0 .scope module, "enable_gate_inst" "enable_gate" 6 30, 8 3 0, S_0x55bf14266d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_i";
    .port_info 1 /INPUT 1 "enable_i";
    .port_info 2 /OUTPUT 1 "output_o";
L_0x7fa69fb3a0f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55bf14267c20_0 .net/2u *"_ivl_0", 0 0, L_0x7fa69fb3a0f0;  1 drivers
v0x55bf14267d20_0 .net "enable_i", 0 0, L_0x55bf142a0510;  1 drivers
v0x55bf14267de0_0 .net "input_i", 0 0, L_0x55bf142a09f0;  alias, 1 drivers
v0x55bf14267eb0_0 .net "output_o", 0 0, L_0x55bf142a0420;  alias, 1 drivers
L_0x55bf142a0420 .functor MUXZ 1, L_0x7fa69fb3a0f0, L_0x55bf142a09f0, L_0x55bf142a0510, C4<>;
S_0x55bf14267fe0 .scope module, "full_adder_inst" "full_adder" 6 54, 9 1 0, S_0x55bf14266d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /INPUT 1 "carry_in_i";
    .port_info 3 /OUTPUT 1 "carry_out_o";
    .port_info 4 /OUTPUT 1 "sum_o";
L_0x55bf142a0600 .functor BUFZ 1, v0x55bf1426a770_0, C4<0>, C4<0>, C4<0>;
v0x55bf1426a850_0 .net "a_i", 0 0, L_0x55bf142a02c0;  alias, 1 drivers
v0x55bf1426a8f0_0 .net "b_i", 0 0, L_0x55bf142a0420;  alias, 1 drivers
v0x55bf1426a9b0_0 .net "carry_in_i", 0 0, L_0x55bf142a0b00;  alias, 1 drivers
v0x55bf1426aa80_0 .net "carry_out_o", 0 0, v0x55bf14268940_0;  alias, 1 drivers
v0x55bf1426ab20_0 .net "first_and_o", 0 0, v0x55bf14269100_0;  1 drivers
v0x55bf1426ac60_0 .net "first_xor_o", 0 0, v0x55bf14269880_0;  1 drivers
v0x55bf1426ad00_0 .net "second_and_o", 0 0, v0x55bf14269f90_0;  1 drivers
v0x55bf1426adf0_0 .net "second_xor_o", 0 0, v0x55bf1426a770_0;  1 drivers
v0x55bf1426ae90_0 .net "sum_o", 0 0, L_0x55bf142a0600;  alias, 1 drivers
S_0x55bf142682d0 .scope module, "carry_out_or" "or_gate" 9 29, 10 1 0, S_0x55bf14267fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x55bf142687a0_0 .net "a_i", 0 0, v0x55bf14269100_0;  alias, 1 drivers
v0x55bf14268880_0 .net "b_i", 0 0, v0x55bf14269f90_0;  alias, 1 drivers
v0x55bf14268940_0 .var "result_o", 0 0;
E_0x55bf14268520 .event anyedge, v0x55bf142687a0_0, v0x55bf14268880_0;
S_0x55bf142685a0 .scope begin, "or_logic" "or_logic" 10 9, 10 9 0, S_0x55bf142682d0;
 .timescale 0 0;
S_0x55bf14268a90 .scope module, "first_and" "and_gate" 9 22, 7 1 0, S_0x55bf14267fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x55bf14268f60_0 .net "a_i", 0 0, L_0x55bf142a0b00;  alias, 1 drivers
v0x55bf14269040_0 .net "b_i", 0 0, v0x55bf14269880_0;  alias, 1 drivers
v0x55bf14269100_0 .var "result_o", 0 0;
E_0x55bf14268ce0 .event anyedge, v0x55bf14268f60_0, v0x55bf14269040_0;
S_0x55bf14268d60 .scope begin, "and_logic" "and_logic" 7 9, 7 9 0, S_0x55bf14268a90;
 .timescale 0 0;
S_0x55bf14269240 .scope module, "first_xor" "xor_gate" 9 12, 11 1 0, S_0x55bf14267fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x55bf142696a0_0 .net "a_i", 0 0, L_0x55bf142a02c0;  alias, 1 drivers
v0x55bf14269790_0 .net "b_i", 0 0, L_0x55bf142a0420;  alias, 1 drivers
v0x55bf14269880_0 .var "result_o", 0 0;
S_0x55bf142694c0 .scope begin, "xor_logic" "xor_logic" 11 9, 11 9 0, S_0x55bf14269240;
 .timescale 0 0;
S_0x55bf14269970 .scope module, "second_and" "and_gate" 9 25, 7 1 0, S_0x55bf14267fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x55bf14269dc0_0 .net "a_i", 0 0, L_0x55bf142a02c0;  alias, 1 drivers
v0x55bf14269ed0_0 .net "b_i", 0 0, L_0x55bf142a0420;  alias, 1 drivers
v0x55bf14269f90_0 .var "result_o", 0 0;
S_0x55bf14269bc0 .scope begin, "and_logic" "and_logic" 7 9, 7 9 0, S_0x55bf14269970;
 .timescale 0 0;
S_0x55bf1426a080 .scope module, "second_xor" "xor_gate" 9 15, 11 1 0, S_0x55bf14267fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x55bf1426a5a0_0 .net "a_i", 0 0, v0x55bf14269880_0;  alias, 1 drivers
v0x55bf1426a6b0_0 .net "b_i", 0 0, L_0x55bf142a0b00;  alias, 1 drivers
v0x55bf1426a770_0 .var "result_o", 0 0;
E_0x55bf1426a320 .event anyedge, v0x55bf14269040_0, v0x55bf14268f60_0;
S_0x55bf1426a3a0 .scope begin, "xor_logic" "xor_logic" 11 9, 11 9 0, S_0x55bf1426a080;
 .timescale 0 0;
S_0x55bf1426b000 .scope module, "full_subtractor_inst" "full_subtractor" 6 62, 12 1 0, S_0x55bf14266d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /INPUT 1 "borrow_in_i";
    .port_info 3 /OUTPUT 1 "borrow_out_o";
    .port_info 4 /OUTPUT 1 "diff_o";
L_0x55bf142a0700 .functor NOT 1, L_0x55bf142a02c0, C4<0>, C4<0>, C4<0>;
L_0x55bf142a0790 .functor NOT 1, v0x55bf1426d7c0_0, C4<0>, C4<0>, C4<0>;
v0x55bf1426d8b0_0 .net "a_b_xor_o", 0 0, v0x55bf1426d7c0_0;  1 drivers
v0x55bf1426d950_0 .net "a_i", 0 0, L_0x55bf142a02c0;  alias, 1 drivers
v0x55bf1426da10_0 .net "b_i", 0 0, L_0x55bf142a0420;  alias, 1 drivers
v0x55bf1426dab0_0 .net "borrow_in_i", 0 0, L_0x55bf142a0c30;  alias, 1 drivers
v0x55bf1426dba0_0 .net "borrow_out_o", 0 0, v0x55bf1426c070_0;  alias, 1 drivers
v0x55bf1426dc90_0 .net "bout_and_o", 0 0, v0x55bf1426b8f0_0;  1 drivers
v0x55bf1426dd80_0 .net "diff_o", 0 0, v0x55bf1426c830_0;  alias, 1 drivers
v0x55bf1426de20_0 .net "nota_b_and_o", 0 0, v0x55bf1426cff0_0;  1 drivers
S_0x55bf1426b240 .scope module, "bout_and" "and_gate" 12 18, 7 1 0, S_0x55bf1426b000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x55bf1426b750_0 .net "a_i", 0 0, L_0x55bf142a0790;  1 drivers
v0x55bf1426b830_0 .net "b_i", 0 0, L_0x55bf142a0c30;  alias, 1 drivers
v0x55bf1426b8f0_0 .var "result_o", 0 0;
E_0x55bf1426b4d0 .event anyedge, v0x55bf1426b750_0, v0x55bf1426b830_0;
S_0x55bf1426b550 .scope begin, "and_logic" "and_logic" 7 9, 7 9 0, S_0x55bf1426b240;
 .timescale 0 0;
S_0x55bf1426ba10 .scope module, "bout_out_or" "or_gate" 12 21, 10 1 0, S_0x55bf1426b000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x55bf1426bee0_0 .net "a_i", 0 0, v0x55bf1426b8f0_0;  alias, 1 drivers
v0x55bf1426bfd0_0 .net "b_i", 0 0, v0x55bf1426cff0_0;  alias, 1 drivers
v0x55bf1426c070_0 .var "result_o", 0 0;
E_0x55bf1426bc60 .event anyedge, v0x55bf1426b8f0_0, v0x55bf1426bfd0_0;
S_0x55bf1426bce0 .scope begin, "or_logic" "or_logic" 10 9, 10 9 0, S_0x55bf1426ba10;
 .timescale 0 0;
S_0x55bf1426c1c0 .scope module, "difference_out_xor" "xor_gate" 12 24, 11 1 0, S_0x55bf1426b000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x55bf1426c6a0_0 .net "a_i", 0 0, L_0x55bf142a0c30;  alias, 1 drivers
v0x55bf1426c790_0 .net "b_i", 0 0, v0x55bf1426d7c0_0;  alias, 1 drivers
v0x55bf1426c830_0 .var "result_o", 0 0;
E_0x55bf1426c440 .event anyedge, v0x55bf1426b830_0, v0x55bf1426c790_0;
S_0x55bf1426c4a0 .scope begin, "xor_logic" "xor_logic" 11 9, 11 9 0, S_0x55bf1426c1c0;
 .timescale 0 0;
S_0x55bf1426c980 .scope module, "first_and" "and_gate" 12 15, 7 1 0, S_0x55bf1426b000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x55bf1426ce50_0 .net "a_i", 0 0, L_0x55bf142a0700;  1 drivers
v0x55bf1426cf30_0 .net "b_i", 0 0, L_0x55bf142a0420;  alias, 1 drivers
v0x55bf1426cff0_0 .var "result_o", 0 0;
E_0x55bf1426cbd0 .event anyedge, v0x55bf1426ce50_0, v0x55bf142677c0_0;
S_0x55bf1426cc50 .scope begin, "and_logic" "and_logic" 7 9, 7 9 0, S_0x55bf1426c980;
 .timescale 0 0;
S_0x55bf1426d110 .scope module, "first_xor" "xor_gate" 12 12, 11 1 0, S_0x55bf1426b000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x55bf1426d5b0_0 .net "a_i", 0 0, L_0x55bf142a02c0;  alias, 1 drivers
v0x55bf1426d700_0 .net "b_i", 0 0, L_0x55bf142a0420;  alias, 1 drivers
v0x55bf1426d7c0_0 .var "result_o", 0 0;
S_0x55bf1426d3b0 .scope begin, "xor_logic" "xor_logic" 11 9, 11 9 0, S_0x55bf1426d110;
 .timescale 0 0;
S_0x55bf1426df30 .scope module, "inverter_gate_inst" "inverter_gate" 6 23, 13 3 0, S_0x55bf14266d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_i";
    .port_info 1 /INPUT 1 "invert_i";
    .port_info 2 /OUTPUT 1 "output_o";
L_0x55bf142a0250 .functor NOT 1, L_0x55bf142a08c0, C4<0>, C4<0>, C4<0>;
v0x55bf1426e1f0_0 .net *"_ivl_0", 0 0, L_0x55bf142a0250;  1 drivers
v0x55bf1426e2f0_0 .net "input_i", 0 0, L_0x55bf142a08c0;  alias, 1 drivers
v0x55bf1426e3b0_0 .net "invert_i", 0 0, L_0x55bf142a0360;  1 drivers
v0x55bf1426e450_0 .net "output_o", 0 0, L_0x55bf142a02c0;  alias, 1 drivers
L_0x55bf142a02c0 .functor MUXZ 1, L_0x55bf142a08c0, L_0x55bf142a0250, L_0x55bf142a0360, C4<>;
S_0x55bf1426e570 .scope module, "multiplexer_inst" "multiplexer" 6 71, 14 3 0, S_0x55bf14266d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "and_r_i";
    .port_info 1 /INPUT 1 "or_r_i";
    .port_info 2 /INPUT 1 "xor_r_i";
    .port_info 3 /INPUT 1 "adder_r_i";
    .port_info 4 /INPUT 1 "subtractor_r_i";
    .port_info 5 /INPUT 3 "f_i";
    .port_info 6 /OUTPUT 1 "result_o";
P_0x55bf14206280 .param/l "ADDER_OUTPUT" 0 14 7, C4<011>;
P_0x55bf142062c0 .param/l "AND_OUTPUT" 0 14 4, C4<000>;
P_0x55bf14206300 .param/l "OR_OUTPUT" 0 14 5, C4<001>;
P_0x55bf14206340 .param/l "SUBTRACTOR_OUTPUT" 0 14 8, C4<100>;
P_0x55bf14206380 .param/l "XOR_OUTPUT" 0 14 6, C4<010>;
v0x55bf1426ec40_0 .net "adder_r_i", 0 0, L_0x55bf142a0600;  alias, 1 drivers
v0x55bf1426ed00_0 .net "and_r_i", 0 0, v0x55bf14267880_0;  alias, 1 drivers
v0x55bf1426eda0_0 .net "f_i", 2 0, L_0x55bf142a0820;  1 drivers
v0x55bf1426ee70_0 .net "or_r_i", 0 0, v0x55bf1426f9f0_0;  alias, 1 drivers
v0x55bf1426ef10_0 .var "result_o", 0 0;
v0x55bf1426f020_0 .net "subtractor_r_i", 0 0, v0x55bf1426c830_0;  alias, 1 drivers
v0x55bf1426f110_0 .net "xor_r_i", 0 0, v0x55bf14270190_0;  alias, 1 drivers
E_0x55bf1426e9c0/0 .event anyedge, v0x55bf1426eda0_0, v0x55bf14267880_0, v0x55bf1426ee70_0, v0x55bf1426f110_0;
E_0x55bf1426e9c0/1 .event anyedge, v0x55bf1426ae90_0, v0x55bf1426c830_0;
E_0x55bf1426e9c0 .event/or E_0x55bf1426e9c0/0, E_0x55bf1426e9c0/1;
S_0x55bf1426ea40 .scope begin, "multiplexer" "multiplexer" 14 20, 14 20 0, S_0x55bf1426e570;
 .timescale 0 0;
S_0x55bf1426f2f0 .scope module, "or_gate_inst" "or_gate" 6 42, 10 1 0, S_0x55bf14266d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x55bf1426f760_0 .net "a_i", 0 0, L_0x55bf142a02c0;  alias, 1 drivers
v0x55bf1426f820_0 .net "b_i", 0 0, L_0x55bf142a0420;  alias, 1 drivers
v0x55bf1426f9f0_0 .var "result_o", 0 0;
S_0x55bf1426f560 .scope begin, "or_logic" "or_logic" 10 9, 10 9 0, S_0x55bf1426f2f0;
 .timescale 0 0;
S_0x55bf1426fab0 .scope module, "xor_gate_inst" "xor_gate" 6 48, 11 1 0, S_0x55bf14266d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x55bf1426ff00_0 .net "a_i", 0 0, L_0x55bf142a02c0;  alias, 1 drivers
v0x55bf142700d0_0 .net "b_i", 0 0, L_0x55bf142a0420;  alias, 1 drivers
v0x55bf14270190_0 .var "result_o", 0 0;
S_0x55bf1426fd00 .scope begin, "xor_logic" "xor_logic" 11 9, 11 9 0, S_0x55bf1426fab0;
 .timescale 0 0;
S_0x55bf14270f10 .scope generate, "genblk1[4]" "genblk1[4]" 5 25, 5 25 0, S_0x55bf1421ebc0;
 .timescale 0 0;
P_0x55bf14271110 .param/l "i" 1 5 25, +C4<0100>;
S_0x55bf142711f0 .scope module, "one_bit_alu_inst" "one_bit_alu" 5 26, 6 1 0, S_0x55bf14270f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /INPUT 1 "carry_in_i";
    .port_info 3 /INPUT 1 "borrow_in_i";
    .port_info 4 /INPUT 5 "f_i";
    .port_info 5 /OUTPUT 1 "result_o";
    .port_info 6 /OUTPUT 1 "carry_out_o";
    .port_info 7 /OUTPUT 1 "borrow_out_o";
P_0x55bf142713d0 .param/l "F0" 0 6 2, +C4<00000000000000000000000000000000>;
P_0x55bf14271410 .param/l "F1" 0 6 3, +C4<00000000000000000000000000000001>;
P_0x55bf14271450 .param/l "F2" 0 6 4, +C4<00000000000000000000000000000010>;
P_0x55bf14271490 .param/l "F3" 0 6 6, +C4<00000000000000000000000000000011>;
P_0x55bf142714d0 .param/l "F4" 0 6 8, +C4<00000000000000000000000000000100>;
v0x55bf1427aa00_0 .net "a_i", 0 0, L_0x55bf142a1480;  1 drivers
v0x55bf1427aad0_0 .net "adder_o", 0 0, L_0x55bf142a11c0;  1 drivers
v0x55bf1427abc0_0 .net "and_o", 0 0, v0x55bf14271e80_0;  1 drivers
v0x55bf1427acb0_0 .net "b_i", 0 0, L_0x55bf142a15b0;  1 drivers
v0x55bf1427ad50_0 .net "borrow_in_i", 0 0, L_0x55bf142a18a0;  1 drivers
v0x55bf1427ae40_0 .net "borrow_out_o", 0 0, v0x55bf14276670_0;  1 drivers
v0x55bf1427af30_0 .net "carry_in_i", 0 0, L_0x55bf142a16e0;  1 drivers
v0x55bf1427afd0_0 .net "carry_out_o", 0 0, v0x55bf14272f40_0;  1 drivers
v0x55bf1427b0c0_0 .net "enable_b_o", 0 0, L_0x55bf142a0f90;  1 drivers
v0x55bf1427b160_0 .net "f_i", 4 0, L_0x55bf142a4c20;  alias, 1 drivers
v0x55bf1427b200_0 .net "inverter_a_o", 0 0, L_0x55bf142a0de0;  1 drivers
v0x55bf1427b2a0_0 .net "or_o", 0 0, v0x55bf1427a140_0;  1 drivers
v0x55bf1427b340_0 .net "result_o", 0 0, v0x55bf14279660_0;  1 drivers
v0x55bf1427b3e0_0 .net "subtractor_o", 0 0, v0x55bf14276e30_0;  1 drivers
v0x55bf1427b480_0 .net "xor_o", 0 0, v0x55bf1427a8e0_0;  1 drivers
L_0x55bf142a0e80 .part L_0x55bf142a4c20, 4, 1;
L_0x55bf142a10d0 .part L_0x55bf142a4c20, 3, 1;
L_0x55bf142a13e0 .part L_0x55bf142a4c20, 0, 3;
S_0x55bf14271810 .scope module, "and_gate_inst" "and_gate" 6 36, 7 1 0, S_0x55bf142711f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x55bf14271ce0_0 .net "a_i", 0 0, L_0x55bf142a0de0;  alias, 1 drivers
v0x55bf14271dc0_0 .net "b_i", 0 0, L_0x55bf142a0f90;  alias, 1 drivers
v0x55bf14271e80_0 .var "result_o", 0 0;
E_0x55bf1426e980 .event anyedge, v0x55bf14271ce0_0, v0x55bf14271dc0_0;
S_0x55bf14271ae0 .scope begin, "and_logic" "and_logic" 7 9, 7 9 0, S_0x55bf14271810;
 .timescale 0 0;
S_0x55bf14271fd0 .scope module, "enable_gate_inst" "enable_gate" 6 30, 8 3 0, S_0x55bf142711f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_i";
    .port_info 1 /INPUT 1 "enable_i";
    .port_info 2 /OUTPUT 1 "output_o";
L_0x7fa69fb3a138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55bf14272220_0 .net/2u *"_ivl_0", 0 0, L_0x7fa69fb3a138;  1 drivers
v0x55bf14272320_0 .net "enable_i", 0 0, L_0x55bf142a10d0;  1 drivers
v0x55bf142723e0_0 .net "input_i", 0 0, L_0x55bf142a15b0;  alias, 1 drivers
v0x55bf142724b0_0 .net "output_o", 0 0, L_0x55bf142a0f90;  alias, 1 drivers
L_0x55bf142a0f90 .functor MUXZ 1, L_0x7fa69fb3a138, L_0x55bf142a15b0, L_0x55bf142a10d0, C4<>;
S_0x55bf142725e0 .scope module, "full_adder_inst" "full_adder" 6 54, 9 1 0, S_0x55bf142711f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /INPUT 1 "carry_in_i";
    .port_info 3 /OUTPUT 1 "carry_out_o";
    .port_info 4 /OUTPUT 1 "sum_o";
L_0x55bf142a11c0 .functor BUFZ 1, v0x55bf14274d70_0, C4<0>, C4<0>, C4<0>;
v0x55bf14274e50_0 .net "a_i", 0 0, L_0x55bf142a0de0;  alias, 1 drivers
v0x55bf14274ef0_0 .net "b_i", 0 0, L_0x55bf142a0f90;  alias, 1 drivers
v0x55bf14274fb0_0 .net "carry_in_i", 0 0, L_0x55bf142a16e0;  alias, 1 drivers
v0x55bf14275080_0 .net "carry_out_o", 0 0, v0x55bf14272f40_0;  alias, 1 drivers
v0x55bf14275120_0 .net "first_and_o", 0 0, v0x55bf14273700_0;  1 drivers
v0x55bf14275260_0 .net "first_xor_o", 0 0, v0x55bf14273e80_0;  1 drivers
v0x55bf14275300_0 .net "second_and_o", 0 0, v0x55bf14274590_0;  1 drivers
v0x55bf142753f0_0 .net "second_xor_o", 0 0, v0x55bf14274d70_0;  1 drivers
v0x55bf14275490_0 .net "sum_o", 0 0, L_0x55bf142a11c0;  alias, 1 drivers
S_0x55bf142728d0 .scope module, "carry_out_or" "or_gate" 9 29, 10 1 0, S_0x55bf142725e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x55bf14272da0_0 .net "a_i", 0 0, v0x55bf14273700_0;  alias, 1 drivers
v0x55bf14272e80_0 .net "b_i", 0 0, v0x55bf14274590_0;  alias, 1 drivers
v0x55bf14272f40_0 .var "result_o", 0 0;
E_0x55bf14272b20 .event anyedge, v0x55bf14272da0_0, v0x55bf14272e80_0;
S_0x55bf14272ba0 .scope begin, "or_logic" "or_logic" 10 9, 10 9 0, S_0x55bf142728d0;
 .timescale 0 0;
S_0x55bf14273090 .scope module, "first_and" "and_gate" 9 22, 7 1 0, S_0x55bf142725e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x55bf14273560_0 .net "a_i", 0 0, L_0x55bf142a16e0;  alias, 1 drivers
v0x55bf14273640_0 .net "b_i", 0 0, v0x55bf14273e80_0;  alias, 1 drivers
v0x55bf14273700_0 .var "result_o", 0 0;
E_0x55bf142732e0 .event anyedge, v0x55bf14273560_0, v0x55bf14273640_0;
S_0x55bf14273360 .scope begin, "and_logic" "and_logic" 7 9, 7 9 0, S_0x55bf14273090;
 .timescale 0 0;
S_0x55bf14273840 .scope module, "first_xor" "xor_gate" 9 12, 11 1 0, S_0x55bf142725e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x55bf14273ca0_0 .net "a_i", 0 0, L_0x55bf142a0de0;  alias, 1 drivers
v0x55bf14273d90_0 .net "b_i", 0 0, L_0x55bf142a0f90;  alias, 1 drivers
v0x55bf14273e80_0 .var "result_o", 0 0;
S_0x55bf14273ac0 .scope begin, "xor_logic" "xor_logic" 11 9, 11 9 0, S_0x55bf14273840;
 .timescale 0 0;
S_0x55bf14273f70 .scope module, "second_and" "and_gate" 9 25, 7 1 0, S_0x55bf142725e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x55bf142743c0_0 .net "a_i", 0 0, L_0x55bf142a0de0;  alias, 1 drivers
v0x55bf142744d0_0 .net "b_i", 0 0, L_0x55bf142a0f90;  alias, 1 drivers
v0x55bf14274590_0 .var "result_o", 0 0;
S_0x55bf142741c0 .scope begin, "and_logic" "and_logic" 7 9, 7 9 0, S_0x55bf14273f70;
 .timescale 0 0;
S_0x55bf14274680 .scope module, "second_xor" "xor_gate" 9 15, 11 1 0, S_0x55bf142725e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x55bf14274ba0_0 .net "a_i", 0 0, v0x55bf14273e80_0;  alias, 1 drivers
v0x55bf14274cb0_0 .net "b_i", 0 0, L_0x55bf142a16e0;  alias, 1 drivers
v0x55bf14274d70_0 .var "result_o", 0 0;
E_0x55bf14274920 .event anyedge, v0x55bf14273640_0, v0x55bf14273560_0;
S_0x55bf142749a0 .scope begin, "xor_logic" "xor_logic" 11 9, 11 9 0, S_0x55bf14274680;
 .timescale 0 0;
S_0x55bf14275600 .scope module, "full_subtractor_inst" "full_subtractor" 6 62, 12 1 0, S_0x55bf142711f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /INPUT 1 "borrow_in_i";
    .port_info 3 /OUTPUT 1 "borrow_out_o";
    .port_info 4 /OUTPUT 1 "diff_o";
L_0x55bf142a12c0 .functor NOT 1, L_0x55bf142a0de0, C4<0>, C4<0>, C4<0>;
L_0x55bf142a1350 .functor NOT 1, v0x55bf14277dc0_0, C4<0>, C4<0>, C4<0>;
v0x55bf14277eb0_0 .net "a_b_xor_o", 0 0, v0x55bf14277dc0_0;  1 drivers
v0x55bf14277f50_0 .net "a_i", 0 0, L_0x55bf142a0de0;  alias, 1 drivers
v0x55bf14278010_0 .net "b_i", 0 0, L_0x55bf142a0f90;  alias, 1 drivers
v0x55bf142780b0_0 .net "borrow_in_i", 0 0, L_0x55bf142a18a0;  alias, 1 drivers
v0x55bf142781a0_0 .net "borrow_out_o", 0 0, v0x55bf14276670_0;  alias, 1 drivers
v0x55bf14278290_0 .net "bout_and_o", 0 0, v0x55bf14275ef0_0;  1 drivers
v0x55bf14278380_0 .net "diff_o", 0 0, v0x55bf14276e30_0;  alias, 1 drivers
v0x55bf14278420_0 .net "nota_b_and_o", 0 0, v0x55bf142775f0_0;  1 drivers
S_0x55bf14275840 .scope module, "bout_and" "and_gate" 12 18, 7 1 0, S_0x55bf14275600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x55bf14275d50_0 .net "a_i", 0 0, L_0x55bf142a1350;  1 drivers
v0x55bf14275e30_0 .net "b_i", 0 0, L_0x55bf142a18a0;  alias, 1 drivers
v0x55bf14275ef0_0 .var "result_o", 0 0;
E_0x55bf14275ad0 .event anyedge, v0x55bf14275d50_0, v0x55bf14275e30_0;
S_0x55bf14275b50 .scope begin, "and_logic" "and_logic" 7 9, 7 9 0, S_0x55bf14275840;
 .timescale 0 0;
S_0x55bf14276010 .scope module, "bout_out_or" "or_gate" 12 21, 10 1 0, S_0x55bf14275600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x55bf142764e0_0 .net "a_i", 0 0, v0x55bf14275ef0_0;  alias, 1 drivers
v0x55bf142765d0_0 .net "b_i", 0 0, v0x55bf142775f0_0;  alias, 1 drivers
v0x55bf14276670_0 .var "result_o", 0 0;
E_0x55bf14276260 .event anyedge, v0x55bf14275ef0_0, v0x55bf142765d0_0;
S_0x55bf142762e0 .scope begin, "or_logic" "or_logic" 10 9, 10 9 0, S_0x55bf14276010;
 .timescale 0 0;
S_0x55bf142767c0 .scope module, "difference_out_xor" "xor_gate" 12 24, 11 1 0, S_0x55bf14275600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x55bf14276ca0_0 .net "a_i", 0 0, L_0x55bf142a18a0;  alias, 1 drivers
v0x55bf14276d90_0 .net "b_i", 0 0, v0x55bf14277dc0_0;  alias, 1 drivers
v0x55bf14276e30_0 .var "result_o", 0 0;
E_0x55bf14276a40 .event anyedge, v0x55bf14275e30_0, v0x55bf14276d90_0;
S_0x55bf14276aa0 .scope begin, "xor_logic" "xor_logic" 11 9, 11 9 0, S_0x55bf142767c0;
 .timescale 0 0;
S_0x55bf14276f80 .scope module, "first_and" "and_gate" 12 15, 7 1 0, S_0x55bf14275600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x55bf14277450_0 .net "a_i", 0 0, L_0x55bf142a12c0;  1 drivers
v0x55bf14277530_0 .net "b_i", 0 0, L_0x55bf142a0f90;  alias, 1 drivers
v0x55bf142775f0_0 .var "result_o", 0 0;
E_0x55bf142771d0 .event anyedge, v0x55bf14277450_0, v0x55bf14271dc0_0;
S_0x55bf14277250 .scope begin, "and_logic" "and_logic" 7 9, 7 9 0, S_0x55bf14276f80;
 .timescale 0 0;
S_0x55bf14277710 .scope module, "first_xor" "xor_gate" 12 12, 11 1 0, S_0x55bf14275600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x55bf14277bb0_0 .net "a_i", 0 0, L_0x55bf142a0de0;  alias, 1 drivers
v0x55bf14277d00_0 .net "b_i", 0 0, L_0x55bf142a0f90;  alias, 1 drivers
v0x55bf14277dc0_0 .var "result_o", 0 0;
S_0x55bf142779b0 .scope begin, "xor_logic" "xor_logic" 11 9, 11 9 0, S_0x55bf14277710;
 .timescale 0 0;
S_0x55bf14278530 .scope module, "inverter_gate_inst" "inverter_gate" 6 23, 13 3 0, S_0x55bf142711f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_i";
    .port_info 1 /INPUT 1 "invert_i";
    .port_info 2 /OUTPUT 1 "output_o";
L_0x55bf142a0a90 .functor NOT 1, L_0x55bf142a1480, C4<0>, C4<0>, C4<0>;
v0x55bf142787f0_0 .net *"_ivl_0", 0 0, L_0x55bf142a0a90;  1 drivers
v0x55bf142788f0_0 .net "input_i", 0 0, L_0x55bf142a1480;  alias, 1 drivers
v0x55bf142789b0_0 .net "invert_i", 0 0, L_0x55bf142a0e80;  1 drivers
v0x55bf14278a50_0 .net "output_o", 0 0, L_0x55bf142a0de0;  alias, 1 drivers
L_0x55bf142a0de0 .functor MUXZ 1, L_0x55bf142a1480, L_0x55bf142a0a90, L_0x55bf142a0e80, C4<>;
S_0x55bf14278b70 .scope module, "multiplexer_inst" "multiplexer" 6 71, 14 3 0, S_0x55bf142711f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "and_r_i";
    .port_info 1 /INPUT 1 "or_r_i";
    .port_info 2 /INPUT 1 "xor_r_i";
    .port_info 3 /INPUT 1 "adder_r_i";
    .port_info 4 /INPUT 1 "subtractor_r_i";
    .port_info 5 /INPUT 3 "f_i";
    .port_info 6 /OUTPUT 1 "result_o";
P_0x55bf14278d50 .param/l "ADDER_OUTPUT" 0 14 7, C4<011>;
P_0x55bf14278d90 .param/l "AND_OUTPUT" 0 14 4, C4<000>;
P_0x55bf14278dd0 .param/l "OR_OUTPUT" 0 14 5, C4<001>;
P_0x55bf14278e10 .param/l "SUBTRACTOR_OUTPUT" 0 14 8, C4<100>;
P_0x55bf14278e50 .param/l "XOR_OUTPUT" 0 14 6, C4<010>;
v0x55bf14279390_0 .net "adder_r_i", 0 0, L_0x55bf142a11c0;  alias, 1 drivers
v0x55bf14279450_0 .net "and_r_i", 0 0, v0x55bf14271e80_0;  alias, 1 drivers
v0x55bf142794f0_0 .net "f_i", 2 0, L_0x55bf142a13e0;  1 drivers
v0x55bf142795c0_0 .net "or_r_i", 0 0, v0x55bf1427a140_0;  alias, 1 drivers
v0x55bf14279660_0 .var "result_o", 0 0;
v0x55bf14279770_0 .net "subtractor_r_i", 0 0, v0x55bf14276e30_0;  alias, 1 drivers
v0x55bf14279860_0 .net "xor_r_i", 0 0, v0x55bf1427a8e0_0;  alias, 1 drivers
E_0x55bf14279110/0 .event anyedge, v0x55bf142794f0_0, v0x55bf14271e80_0, v0x55bf142795c0_0, v0x55bf14279860_0;
E_0x55bf14279110/1 .event anyedge, v0x55bf14275490_0, v0x55bf14276e30_0;
E_0x55bf14279110 .event/or E_0x55bf14279110/0, E_0x55bf14279110/1;
S_0x55bf14279190 .scope begin, "multiplexer" "multiplexer" 14 20, 14 20 0, S_0x55bf14278b70;
 .timescale 0 0;
S_0x55bf14279a40 .scope module, "or_gate_inst" "or_gate" 6 42, 10 1 0, S_0x55bf142711f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x55bf14279eb0_0 .net "a_i", 0 0, L_0x55bf142a0de0;  alias, 1 drivers
v0x55bf14279f70_0 .net "b_i", 0 0, L_0x55bf142a0f90;  alias, 1 drivers
v0x55bf1427a140_0 .var "result_o", 0 0;
S_0x55bf14279cb0 .scope begin, "or_logic" "or_logic" 10 9, 10 9 0, S_0x55bf14279a40;
 .timescale 0 0;
S_0x55bf1427a200 .scope module, "xor_gate_inst" "xor_gate" 6 48, 11 1 0, S_0x55bf142711f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x55bf1427a650_0 .net "a_i", 0 0, L_0x55bf142a0de0;  alias, 1 drivers
v0x55bf1427a820_0 .net "b_i", 0 0, L_0x55bf142a0f90;  alias, 1 drivers
v0x55bf1427a8e0_0 .var "result_o", 0 0;
S_0x55bf1427a450 .scope begin, "xor_logic" "xor_logic" 11 9, 11 9 0, S_0x55bf1427a200;
 .timescale 0 0;
S_0x55bf1427b610 .scope generate, "genblk1[5]" "genblk1[5]" 5 25, 5 25 0, S_0x55bf1421ebc0;
 .timescale 0 0;
P_0x55bf1427b7c0 .param/l "i" 1 5 25, +C4<0101>;
S_0x55bf1427b8a0 .scope module, "one_bit_alu_inst" "one_bit_alu" 5 26, 6 1 0, S_0x55bf1427b610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /INPUT 1 "carry_in_i";
    .port_info 3 /INPUT 1 "borrow_in_i";
    .port_info 4 /INPUT 5 "f_i";
    .port_info 5 /OUTPUT 1 "result_o";
    .port_info 6 /OUTPUT 1 "carry_out_o";
    .port_info 7 /OUTPUT 1 "borrow_out_o";
P_0x55bf1427ba80 .param/l "F0" 0 6 2, +C4<00000000000000000000000000000000>;
P_0x55bf1427bac0 .param/l "F1" 0 6 3, +C4<00000000000000000000000000000001>;
P_0x55bf1427bb00 .param/l "F2" 0 6 4, +C4<00000000000000000000000000000010>;
P_0x55bf1427bb40 .param/l "F3" 0 6 6, +C4<00000000000000000000000000000011>;
P_0x55bf1427bb80 .param/l "F4" 0 6 8, +C4<00000000000000000000000000000100>;
v0x55bf14285170_0 .net "a_i", 0 0, L_0x55bf142a2120;  1 drivers
v0x55bf14285240_0 .net "adder_o", 0 0, L_0x55bf142a1e60;  1 drivers
v0x55bf14285330_0 .net "and_o", 0 0, v0x55bf1427c5f0_0;  1 drivers
v0x55bf14285420_0 .net "b_i", 0 0, L_0x55bf142a21c0;  1 drivers
v0x55bf142854c0_0 .net "borrow_in_i", 0 0, L_0x55bf142a23a0;  1 drivers
v0x55bf142855b0_0 .net "borrow_out_o", 0 0, v0x55bf14280de0_0;  1 drivers
v0x55bf142856a0_0 .net "carry_in_i", 0 0, L_0x55bf142a1a60;  1 drivers
v0x55bf14285740_0 .net "carry_out_o", 0 0, v0x55bf1427d6b0_0;  1 drivers
v0x55bf14285830_0 .net "enable_b_o", 0 0, L_0x55bf142a1cd0;  1 drivers
v0x55bf142858d0_0 .net "f_i", 4 0, L_0x55bf142a4c20;  alias, 1 drivers
v0x55bf14285970_0 .net "inverter_a_o", 0 0, L_0x55bf142a1b70;  1 drivers
v0x55bf14285a10_0 .net "or_o", 0 0, v0x55bf142848b0_0;  1 drivers
v0x55bf14285ab0_0 .net "result_o", 0 0, v0x55bf14283dd0_0;  1 drivers
v0x55bf14285b50_0 .net "subtractor_o", 0 0, v0x55bf142815a0_0;  1 drivers
v0x55bf14285bf0_0 .net "xor_o", 0 0, v0x55bf14285050_0;  1 drivers
L_0x55bf142a1c10 .part L_0x55bf142a4c20, 4, 1;
L_0x55bf142a1d70 .part L_0x55bf142a4c20, 3, 1;
L_0x55bf142a2080 .part L_0x55bf142a4c20, 0, 3;
S_0x55bf1427bf80 .scope module, "and_gate_inst" "and_gate" 6 36, 7 1 0, S_0x55bf1427b8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x55bf1427c450_0 .net "a_i", 0 0, L_0x55bf142a1b70;  alias, 1 drivers
v0x55bf1427c530_0 .net "b_i", 0 0, L_0x55bf142a1cd0;  alias, 1 drivers
v0x55bf1427c5f0_0 .var "result_o", 0 0;
E_0x55bf142790d0 .event anyedge, v0x55bf1427c450_0, v0x55bf1427c530_0;
S_0x55bf1427c250 .scope begin, "and_logic" "and_logic" 7 9, 7 9 0, S_0x55bf1427bf80;
 .timescale 0 0;
S_0x55bf1427c740 .scope module, "enable_gate_inst" "enable_gate" 6 30, 8 3 0, S_0x55bf1427b8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_i";
    .port_info 1 /INPUT 1 "enable_i";
    .port_info 2 /OUTPUT 1 "output_o";
L_0x7fa69fb3a180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55bf1427c990_0 .net/2u *"_ivl_0", 0 0, L_0x7fa69fb3a180;  1 drivers
v0x55bf1427ca90_0 .net "enable_i", 0 0, L_0x55bf142a1d70;  1 drivers
v0x55bf1427cb50_0 .net "input_i", 0 0, L_0x55bf142a21c0;  alias, 1 drivers
v0x55bf1427cc20_0 .net "output_o", 0 0, L_0x55bf142a1cd0;  alias, 1 drivers
L_0x55bf142a1cd0 .functor MUXZ 1, L_0x7fa69fb3a180, L_0x55bf142a21c0, L_0x55bf142a1d70, C4<>;
S_0x55bf1427cd50 .scope module, "full_adder_inst" "full_adder" 6 54, 9 1 0, S_0x55bf1427b8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /INPUT 1 "carry_in_i";
    .port_info 3 /OUTPUT 1 "carry_out_o";
    .port_info 4 /OUTPUT 1 "sum_o";
L_0x55bf142a1e60 .functor BUFZ 1, v0x55bf1427f4e0_0, C4<0>, C4<0>, C4<0>;
v0x55bf1427f5c0_0 .net "a_i", 0 0, L_0x55bf142a1b70;  alias, 1 drivers
v0x55bf1427f660_0 .net "b_i", 0 0, L_0x55bf142a1cd0;  alias, 1 drivers
v0x55bf1427f720_0 .net "carry_in_i", 0 0, L_0x55bf142a1a60;  alias, 1 drivers
v0x55bf1427f7f0_0 .net "carry_out_o", 0 0, v0x55bf1427d6b0_0;  alias, 1 drivers
v0x55bf1427f890_0 .net "first_and_o", 0 0, v0x55bf1427de70_0;  1 drivers
v0x55bf1427f9d0_0 .net "first_xor_o", 0 0, v0x55bf1427e5f0_0;  1 drivers
v0x55bf1427fa70_0 .net "second_and_o", 0 0, v0x55bf1427ed00_0;  1 drivers
v0x55bf1427fb60_0 .net "second_xor_o", 0 0, v0x55bf1427f4e0_0;  1 drivers
v0x55bf1427fc00_0 .net "sum_o", 0 0, L_0x55bf142a1e60;  alias, 1 drivers
S_0x55bf1427d040 .scope module, "carry_out_or" "or_gate" 9 29, 10 1 0, S_0x55bf1427cd50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x55bf1427d510_0 .net "a_i", 0 0, v0x55bf1427de70_0;  alias, 1 drivers
v0x55bf1427d5f0_0 .net "b_i", 0 0, v0x55bf1427ed00_0;  alias, 1 drivers
v0x55bf1427d6b0_0 .var "result_o", 0 0;
E_0x55bf1427d290 .event anyedge, v0x55bf1427d510_0, v0x55bf1427d5f0_0;
S_0x55bf1427d310 .scope begin, "or_logic" "or_logic" 10 9, 10 9 0, S_0x55bf1427d040;
 .timescale 0 0;
S_0x55bf1427d800 .scope module, "first_and" "and_gate" 9 22, 7 1 0, S_0x55bf1427cd50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x55bf1427dcd0_0 .net "a_i", 0 0, L_0x55bf142a1a60;  alias, 1 drivers
v0x55bf1427ddb0_0 .net "b_i", 0 0, v0x55bf1427e5f0_0;  alias, 1 drivers
v0x55bf1427de70_0 .var "result_o", 0 0;
E_0x55bf1427da50 .event anyedge, v0x55bf1427dcd0_0, v0x55bf1427ddb0_0;
S_0x55bf1427dad0 .scope begin, "and_logic" "and_logic" 7 9, 7 9 0, S_0x55bf1427d800;
 .timescale 0 0;
S_0x55bf1427dfb0 .scope module, "first_xor" "xor_gate" 9 12, 11 1 0, S_0x55bf1427cd50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x55bf1427e410_0 .net "a_i", 0 0, L_0x55bf142a1b70;  alias, 1 drivers
v0x55bf1427e500_0 .net "b_i", 0 0, L_0x55bf142a1cd0;  alias, 1 drivers
v0x55bf1427e5f0_0 .var "result_o", 0 0;
S_0x55bf1427e230 .scope begin, "xor_logic" "xor_logic" 11 9, 11 9 0, S_0x55bf1427dfb0;
 .timescale 0 0;
S_0x55bf1427e6e0 .scope module, "second_and" "and_gate" 9 25, 7 1 0, S_0x55bf1427cd50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x55bf1427eb30_0 .net "a_i", 0 0, L_0x55bf142a1b70;  alias, 1 drivers
v0x55bf1427ec40_0 .net "b_i", 0 0, L_0x55bf142a1cd0;  alias, 1 drivers
v0x55bf1427ed00_0 .var "result_o", 0 0;
S_0x55bf1427e930 .scope begin, "and_logic" "and_logic" 7 9, 7 9 0, S_0x55bf1427e6e0;
 .timescale 0 0;
S_0x55bf1427edf0 .scope module, "second_xor" "xor_gate" 9 15, 11 1 0, S_0x55bf1427cd50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x55bf1427f310_0 .net "a_i", 0 0, v0x55bf1427e5f0_0;  alias, 1 drivers
v0x55bf1427f420_0 .net "b_i", 0 0, L_0x55bf142a1a60;  alias, 1 drivers
v0x55bf1427f4e0_0 .var "result_o", 0 0;
E_0x55bf1427f090 .event anyedge, v0x55bf1427ddb0_0, v0x55bf1427dcd0_0;
S_0x55bf1427f110 .scope begin, "xor_logic" "xor_logic" 11 9, 11 9 0, S_0x55bf1427edf0;
 .timescale 0 0;
S_0x55bf1427fd70 .scope module, "full_subtractor_inst" "full_subtractor" 6 62, 12 1 0, S_0x55bf1427b8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /INPUT 1 "borrow_in_i";
    .port_info 3 /OUTPUT 1 "borrow_out_o";
    .port_info 4 /OUTPUT 1 "diff_o";
L_0x55bf142a1f60 .functor NOT 1, L_0x55bf142a1b70, C4<0>, C4<0>, C4<0>;
L_0x55bf142a1ff0 .functor NOT 1, v0x55bf14282530_0, C4<0>, C4<0>, C4<0>;
v0x55bf14282620_0 .net "a_b_xor_o", 0 0, v0x55bf14282530_0;  1 drivers
v0x55bf142826c0_0 .net "a_i", 0 0, L_0x55bf142a1b70;  alias, 1 drivers
v0x55bf14282780_0 .net "b_i", 0 0, L_0x55bf142a1cd0;  alias, 1 drivers
v0x55bf14282820_0 .net "borrow_in_i", 0 0, L_0x55bf142a23a0;  alias, 1 drivers
v0x55bf14282910_0 .net "borrow_out_o", 0 0, v0x55bf14280de0_0;  alias, 1 drivers
v0x55bf14282a00_0 .net "bout_and_o", 0 0, v0x55bf14280660_0;  1 drivers
v0x55bf14282af0_0 .net "diff_o", 0 0, v0x55bf142815a0_0;  alias, 1 drivers
v0x55bf14282b90_0 .net "nota_b_and_o", 0 0, v0x55bf14281d60_0;  1 drivers
S_0x55bf1427ffb0 .scope module, "bout_and" "and_gate" 12 18, 7 1 0, S_0x55bf1427fd70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x55bf142804c0_0 .net "a_i", 0 0, L_0x55bf142a1ff0;  1 drivers
v0x55bf142805a0_0 .net "b_i", 0 0, L_0x55bf142a23a0;  alias, 1 drivers
v0x55bf14280660_0 .var "result_o", 0 0;
E_0x55bf14280240 .event anyedge, v0x55bf142804c0_0, v0x55bf142805a0_0;
S_0x55bf142802c0 .scope begin, "and_logic" "and_logic" 7 9, 7 9 0, S_0x55bf1427ffb0;
 .timescale 0 0;
S_0x55bf14280780 .scope module, "bout_out_or" "or_gate" 12 21, 10 1 0, S_0x55bf1427fd70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x55bf14280c50_0 .net "a_i", 0 0, v0x55bf14280660_0;  alias, 1 drivers
v0x55bf14280d40_0 .net "b_i", 0 0, v0x55bf14281d60_0;  alias, 1 drivers
v0x55bf14280de0_0 .var "result_o", 0 0;
E_0x55bf142809d0 .event anyedge, v0x55bf14280660_0, v0x55bf14280d40_0;
S_0x55bf14280a50 .scope begin, "or_logic" "or_logic" 10 9, 10 9 0, S_0x55bf14280780;
 .timescale 0 0;
S_0x55bf14280f30 .scope module, "difference_out_xor" "xor_gate" 12 24, 11 1 0, S_0x55bf1427fd70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x55bf14281410_0 .net "a_i", 0 0, L_0x55bf142a23a0;  alias, 1 drivers
v0x55bf14281500_0 .net "b_i", 0 0, v0x55bf14282530_0;  alias, 1 drivers
v0x55bf142815a0_0 .var "result_o", 0 0;
E_0x55bf142811b0 .event anyedge, v0x55bf142805a0_0, v0x55bf14281500_0;
S_0x55bf14281210 .scope begin, "xor_logic" "xor_logic" 11 9, 11 9 0, S_0x55bf14280f30;
 .timescale 0 0;
S_0x55bf142816f0 .scope module, "first_and" "and_gate" 12 15, 7 1 0, S_0x55bf1427fd70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x55bf14281bc0_0 .net "a_i", 0 0, L_0x55bf142a1f60;  1 drivers
v0x55bf14281ca0_0 .net "b_i", 0 0, L_0x55bf142a1cd0;  alias, 1 drivers
v0x55bf14281d60_0 .var "result_o", 0 0;
E_0x55bf14281940 .event anyedge, v0x55bf14281bc0_0, v0x55bf1427c530_0;
S_0x55bf142819c0 .scope begin, "and_logic" "and_logic" 7 9, 7 9 0, S_0x55bf142816f0;
 .timescale 0 0;
S_0x55bf14281e80 .scope module, "first_xor" "xor_gate" 12 12, 11 1 0, S_0x55bf1427fd70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x55bf14282320_0 .net "a_i", 0 0, L_0x55bf142a1b70;  alias, 1 drivers
v0x55bf14282470_0 .net "b_i", 0 0, L_0x55bf142a1cd0;  alias, 1 drivers
v0x55bf14282530_0 .var "result_o", 0 0;
S_0x55bf14282120 .scope begin, "xor_logic" "xor_logic" 11 9, 11 9 0, S_0x55bf14281e80;
 .timescale 0 0;
S_0x55bf14282ca0 .scope module, "inverter_gate_inst" "inverter_gate" 6 23, 13 3 0, S_0x55bf1427b8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_i";
    .port_info 1 /INPUT 1 "invert_i";
    .port_info 2 /OUTPUT 1 "output_o";
L_0x55bf142a1b00 .functor NOT 1, L_0x55bf142a2120, C4<0>, C4<0>, C4<0>;
v0x55bf14282f60_0 .net *"_ivl_0", 0 0, L_0x55bf142a1b00;  1 drivers
v0x55bf14283060_0 .net "input_i", 0 0, L_0x55bf142a2120;  alias, 1 drivers
v0x55bf14283120_0 .net "invert_i", 0 0, L_0x55bf142a1c10;  1 drivers
v0x55bf142831c0_0 .net "output_o", 0 0, L_0x55bf142a1b70;  alias, 1 drivers
L_0x55bf142a1b70 .functor MUXZ 1, L_0x55bf142a2120, L_0x55bf142a1b00, L_0x55bf142a1c10, C4<>;
S_0x55bf142832e0 .scope module, "multiplexer_inst" "multiplexer" 6 71, 14 3 0, S_0x55bf1427b8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "and_r_i";
    .port_info 1 /INPUT 1 "or_r_i";
    .port_info 2 /INPUT 1 "xor_r_i";
    .port_info 3 /INPUT 1 "adder_r_i";
    .port_info 4 /INPUT 1 "subtractor_r_i";
    .port_info 5 /INPUT 3 "f_i";
    .port_info 6 /OUTPUT 1 "result_o";
P_0x55bf142834c0 .param/l "ADDER_OUTPUT" 0 14 7, C4<011>;
P_0x55bf14283500 .param/l "AND_OUTPUT" 0 14 4, C4<000>;
P_0x55bf14283540 .param/l "OR_OUTPUT" 0 14 5, C4<001>;
P_0x55bf14283580 .param/l "SUBTRACTOR_OUTPUT" 0 14 8, C4<100>;
P_0x55bf142835c0 .param/l "XOR_OUTPUT" 0 14 6, C4<010>;
v0x55bf14283b00_0 .net "adder_r_i", 0 0, L_0x55bf142a1e60;  alias, 1 drivers
v0x55bf14283bc0_0 .net "and_r_i", 0 0, v0x55bf1427c5f0_0;  alias, 1 drivers
v0x55bf14283c60_0 .net "f_i", 2 0, L_0x55bf142a2080;  1 drivers
v0x55bf14283d30_0 .net "or_r_i", 0 0, v0x55bf142848b0_0;  alias, 1 drivers
v0x55bf14283dd0_0 .var "result_o", 0 0;
v0x55bf14283ee0_0 .net "subtractor_r_i", 0 0, v0x55bf142815a0_0;  alias, 1 drivers
v0x55bf14283fd0_0 .net "xor_r_i", 0 0, v0x55bf14285050_0;  alias, 1 drivers
E_0x55bf14283880/0 .event anyedge, v0x55bf14283c60_0, v0x55bf1427c5f0_0, v0x55bf14283d30_0, v0x55bf14283fd0_0;
E_0x55bf14283880/1 .event anyedge, v0x55bf1427fc00_0, v0x55bf142815a0_0;
E_0x55bf14283880 .event/or E_0x55bf14283880/0, E_0x55bf14283880/1;
S_0x55bf14283900 .scope begin, "multiplexer" "multiplexer" 14 20, 14 20 0, S_0x55bf142832e0;
 .timescale 0 0;
S_0x55bf142841b0 .scope module, "or_gate_inst" "or_gate" 6 42, 10 1 0, S_0x55bf1427b8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x55bf14284620_0 .net "a_i", 0 0, L_0x55bf142a1b70;  alias, 1 drivers
v0x55bf142846e0_0 .net "b_i", 0 0, L_0x55bf142a1cd0;  alias, 1 drivers
v0x55bf142848b0_0 .var "result_o", 0 0;
S_0x55bf14284420 .scope begin, "or_logic" "or_logic" 10 9, 10 9 0, S_0x55bf142841b0;
 .timescale 0 0;
S_0x55bf14284970 .scope module, "xor_gate_inst" "xor_gate" 6 48, 11 1 0, S_0x55bf1427b8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x55bf14284dc0_0 .net "a_i", 0 0, L_0x55bf142a1b70;  alias, 1 drivers
v0x55bf14284f90_0 .net "b_i", 0 0, L_0x55bf142a1cd0;  alias, 1 drivers
v0x55bf14285050_0 .var "result_o", 0 0;
S_0x55bf14284bc0 .scope begin, "xor_logic" "xor_logic" 11 9, 11 9 0, S_0x55bf14284970;
 .timescale 0 0;
S_0x55bf14285dd0 .scope generate, "genblk1[6]" "genblk1[6]" 5 25, 5 25 0, S_0x55bf1421ebc0;
 .timescale 0 0;
P_0x55bf14285f80 .param/l "i" 1 5 25, +C4<0110>;
S_0x55bf14286060 .scope module, "one_bit_alu_inst" "one_bit_alu" 5 26, 6 1 0, S_0x55bf14285dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /INPUT 1 "carry_in_i";
    .port_info 3 /INPUT 1 "borrow_in_i";
    .port_info 4 /INPUT 5 "f_i";
    .port_info 5 /OUTPUT 1 "result_o";
    .port_info 6 /OUTPUT 1 "carry_out_o";
    .port_info 7 /OUTPUT 1 "borrow_out_o";
P_0x55bf14286240 .param/l "F0" 0 6 2, +C4<00000000000000000000000000000000>;
P_0x55bf14286280 .param/l "F1" 0 6 3, +C4<00000000000000000000000000000001>;
P_0x55bf142862c0 .param/l "F2" 0 6 4, +C4<00000000000000000000000000000010>;
P_0x55bf14286300 .param/l "F3" 0 6 6, +C4<00000000000000000000000000000011>;
P_0x55bf14286340 .param/l "F4" 0 6 8, +C4<00000000000000000000000000000100>;
v0x55bf1428f8a0_0 .net "a_i", 0 0, L_0x55bf142a2c50;  1 drivers
v0x55bf1428f970_0 .net "adder_o", 0 0, L_0x55bf142a2990;  1 drivers
v0x55bf1428fa60_0 .net "and_o", 0 0, v0x55bf14286d20_0;  1 drivers
v0x55bf1428fb50_0 .net "b_i", 0 0, L_0x55bf142a2d80;  1 drivers
v0x55bf1428fbf0_0 .net "borrow_in_i", 0 0, L_0x55bf142a30a0;  1 drivers
v0x55bf1428fce0_0 .net "borrow_out_o", 0 0, v0x55bf1428b510_0;  1 drivers
v0x55bf1428fdd0_0 .net "carry_in_i", 0 0, L_0x55bf142a3000;  1 drivers
v0x55bf1428fe70_0 .net "carry_out_o", 0 0, v0x55bf14287de0_0;  1 drivers
v0x55bf1428ff60_0 .net "enable_b_o", 0 0, L_0x55bf142a2760;  1 drivers
v0x55bf14290000_0 .net "f_i", 4 0, L_0x55bf142a4c20;  alias, 1 drivers
v0x55bf142900a0_0 .net "inverter_a_o", 0 0, L_0x55bf142a2600;  1 drivers
v0x55bf14290140_0 .net "or_o", 0 0, v0x55bf1428efe0_0;  1 drivers
v0x55bf142901e0_0 .net "result_o", 0 0, v0x55bf1428e500_0;  1 drivers
v0x55bf14290280_0 .net "subtractor_o", 0 0, v0x55bf1428bcd0_0;  1 drivers
v0x55bf14290320_0 .net "xor_o", 0 0, v0x55bf1428f780_0;  1 drivers
L_0x55bf142a26a0 .part L_0x55bf142a4c20, 4, 1;
L_0x55bf142a28a0 .part L_0x55bf142a4c20, 3, 1;
L_0x55bf142a2bb0 .part L_0x55bf142a4c20, 0, 3;
S_0x55bf142866b0 .scope module, "and_gate_inst" "and_gate" 6 36, 7 1 0, S_0x55bf14286060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x55bf14286b80_0 .net "a_i", 0 0, L_0x55bf142a2600;  alias, 1 drivers
v0x55bf14286c60_0 .net "b_i", 0 0, L_0x55bf142a2760;  alias, 1 drivers
v0x55bf14286d20_0 .var "result_o", 0 0;
E_0x55bf14283840 .event anyedge, v0x55bf14286b80_0, v0x55bf14286c60_0;
S_0x55bf14286980 .scope begin, "and_logic" "and_logic" 7 9, 7 9 0, S_0x55bf142866b0;
 .timescale 0 0;
S_0x55bf14286e70 .scope module, "enable_gate_inst" "enable_gate" 6 30, 8 3 0, S_0x55bf14286060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_i";
    .port_info 1 /INPUT 1 "enable_i";
    .port_info 2 /OUTPUT 1 "output_o";
L_0x7fa69fb3a1c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55bf142870c0_0 .net/2u *"_ivl_0", 0 0, L_0x7fa69fb3a1c8;  1 drivers
v0x55bf142871c0_0 .net "enable_i", 0 0, L_0x55bf142a28a0;  1 drivers
v0x55bf14287280_0 .net "input_i", 0 0, L_0x55bf142a2d80;  alias, 1 drivers
v0x55bf14287350_0 .net "output_o", 0 0, L_0x55bf142a2760;  alias, 1 drivers
L_0x55bf142a2760 .functor MUXZ 1, L_0x7fa69fb3a1c8, L_0x55bf142a2d80, L_0x55bf142a28a0, C4<>;
S_0x55bf14287480 .scope module, "full_adder_inst" "full_adder" 6 54, 9 1 0, S_0x55bf14286060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /INPUT 1 "carry_in_i";
    .port_info 3 /OUTPUT 1 "carry_out_o";
    .port_info 4 /OUTPUT 1 "sum_o";
L_0x55bf142a2990 .functor BUFZ 1, v0x55bf14289c10_0, C4<0>, C4<0>, C4<0>;
v0x55bf14289cf0_0 .net "a_i", 0 0, L_0x55bf142a2600;  alias, 1 drivers
v0x55bf14289d90_0 .net "b_i", 0 0, L_0x55bf142a2760;  alias, 1 drivers
v0x55bf14289e50_0 .net "carry_in_i", 0 0, L_0x55bf142a3000;  alias, 1 drivers
v0x55bf14289f20_0 .net "carry_out_o", 0 0, v0x55bf14287de0_0;  alias, 1 drivers
v0x55bf14289fc0_0 .net "first_and_o", 0 0, v0x55bf142885a0_0;  1 drivers
v0x55bf1428a100_0 .net "first_xor_o", 0 0, v0x55bf14288d20_0;  1 drivers
v0x55bf1428a1a0_0 .net "second_and_o", 0 0, v0x55bf14289430_0;  1 drivers
v0x55bf1428a290_0 .net "second_xor_o", 0 0, v0x55bf14289c10_0;  1 drivers
v0x55bf1428a330_0 .net "sum_o", 0 0, L_0x55bf142a2990;  alias, 1 drivers
S_0x55bf14287770 .scope module, "carry_out_or" "or_gate" 9 29, 10 1 0, S_0x55bf14287480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x55bf14287c40_0 .net "a_i", 0 0, v0x55bf142885a0_0;  alias, 1 drivers
v0x55bf14287d20_0 .net "b_i", 0 0, v0x55bf14289430_0;  alias, 1 drivers
v0x55bf14287de0_0 .var "result_o", 0 0;
E_0x55bf142879c0 .event anyedge, v0x55bf14287c40_0, v0x55bf14287d20_0;
S_0x55bf14287a40 .scope begin, "or_logic" "or_logic" 10 9, 10 9 0, S_0x55bf14287770;
 .timescale 0 0;
S_0x55bf14287f30 .scope module, "first_and" "and_gate" 9 22, 7 1 0, S_0x55bf14287480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x55bf14288400_0 .net "a_i", 0 0, L_0x55bf142a3000;  alias, 1 drivers
v0x55bf142884e0_0 .net "b_i", 0 0, v0x55bf14288d20_0;  alias, 1 drivers
v0x55bf142885a0_0 .var "result_o", 0 0;
E_0x55bf14288180 .event anyedge, v0x55bf14288400_0, v0x55bf142884e0_0;
S_0x55bf14288200 .scope begin, "and_logic" "and_logic" 7 9, 7 9 0, S_0x55bf14287f30;
 .timescale 0 0;
S_0x55bf142886e0 .scope module, "first_xor" "xor_gate" 9 12, 11 1 0, S_0x55bf14287480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x55bf14288b40_0 .net "a_i", 0 0, L_0x55bf142a2600;  alias, 1 drivers
v0x55bf14288c30_0 .net "b_i", 0 0, L_0x55bf142a2760;  alias, 1 drivers
v0x55bf14288d20_0 .var "result_o", 0 0;
S_0x55bf14288960 .scope begin, "xor_logic" "xor_logic" 11 9, 11 9 0, S_0x55bf142886e0;
 .timescale 0 0;
S_0x55bf14288e10 .scope module, "second_and" "and_gate" 9 25, 7 1 0, S_0x55bf14287480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x55bf14289260_0 .net "a_i", 0 0, L_0x55bf142a2600;  alias, 1 drivers
v0x55bf14289370_0 .net "b_i", 0 0, L_0x55bf142a2760;  alias, 1 drivers
v0x55bf14289430_0 .var "result_o", 0 0;
S_0x55bf14289060 .scope begin, "and_logic" "and_logic" 7 9, 7 9 0, S_0x55bf14288e10;
 .timescale 0 0;
S_0x55bf14289520 .scope module, "second_xor" "xor_gate" 9 15, 11 1 0, S_0x55bf14287480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x55bf14289a40_0 .net "a_i", 0 0, v0x55bf14288d20_0;  alias, 1 drivers
v0x55bf14289b50_0 .net "b_i", 0 0, L_0x55bf142a3000;  alias, 1 drivers
v0x55bf14289c10_0 .var "result_o", 0 0;
E_0x55bf142897c0 .event anyedge, v0x55bf142884e0_0, v0x55bf14288400_0;
S_0x55bf14289840 .scope begin, "xor_logic" "xor_logic" 11 9, 11 9 0, S_0x55bf14289520;
 .timescale 0 0;
S_0x55bf1428a4a0 .scope module, "full_subtractor_inst" "full_subtractor" 6 62, 12 1 0, S_0x55bf14286060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /INPUT 1 "borrow_in_i";
    .port_info 3 /OUTPUT 1 "borrow_out_o";
    .port_info 4 /OUTPUT 1 "diff_o";
L_0x55bf142a2a90 .functor NOT 1, L_0x55bf142a2600, C4<0>, C4<0>, C4<0>;
L_0x55bf142a2b20 .functor NOT 1, v0x55bf1428cc60_0, C4<0>, C4<0>, C4<0>;
v0x55bf1428cd50_0 .net "a_b_xor_o", 0 0, v0x55bf1428cc60_0;  1 drivers
v0x55bf1428cdf0_0 .net "a_i", 0 0, L_0x55bf142a2600;  alias, 1 drivers
v0x55bf1428ceb0_0 .net "b_i", 0 0, L_0x55bf142a2760;  alias, 1 drivers
v0x55bf1428cf50_0 .net "borrow_in_i", 0 0, L_0x55bf142a30a0;  alias, 1 drivers
v0x55bf1428d040_0 .net "borrow_out_o", 0 0, v0x55bf1428b510_0;  alias, 1 drivers
v0x55bf1428d130_0 .net "bout_and_o", 0 0, v0x55bf1428ad90_0;  1 drivers
v0x55bf1428d220_0 .net "diff_o", 0 0, v0x55bf1428bcd0_0;  alias, 1 drivers
v0x55bf1428d2c0_0 .net "nota_b_and_o", 0 0, v0x55bf1428c490_0;  1 drivers
S_0x55bf1428a6e0 .scope module, "bout_and" "and_gate" 12 18, 7 1 0, S_0x55bf1428a4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x55bf1428abf0_0 .net "a_i", 0 0, L_0x55bf142a2b20;  1 drivers
v0x55bf1428acd0_0 .net "b_i", 0 0, L_0x55bf142a30a0;  alias, 1 drivers
v0x55bf1428ad90_0 .var "result_o", 0 0;
E_0x55bf1428a970 .event anyedge, v0x55bf1428abf0_0, v0x55bf1428acd0_0;
S_0x55bf1428a9f0 .scope begin, "and_logic" "and_logic" 7 9, 7 9 0, S_0x55bf1428a6e0;
 .timescale 0 0;
S_0x55bf1428aeb0 .scope module, "bout_out_or" "or_gate" 12 21, 10 1 0, S_0x55bf1428a4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x55bf1428b380_0 .net "a_i", 0 0, v0x55bf1428ad90_0;  alias, 1 drivers
v0x55bf1428b470_0 .net "b_i", 0 0, v0x55bf1428c490_0;  alias, 1 drivers
v0x55bf1428b510_0 .var "result_o", 0 0;
E_0x55bf1428b100 .event anyedge, v0x55bf1428ad90_0, v0x55bf1428b470_0;
S_0x55bf1428b180 .scope begin, "or_logic" "or_logic" 10 9, 10 9 0, S_0x55bf1428aeb0;
 .timescale 0 0;
S_0x55bf1428b660 .scope module, "difference_out_xor" "xor_gate" 12 24, 11 1 0, S_0x55bf1428a4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x55bf1428bb40_0 .net "a_i", 0 0, L_0x55bf142a30a0;  alias, 1 drivers
v0x55bf1428bc30_0 .net "b_i", 0 0, v0x55bf1428cc60_0;  alias, 1 drivers
v0x55bf1428bcd0_0 .var "result_o", 0 0;
E_0x55bf1428b8e0 .event anyedge, v0x55bf1428acd0_0, v0x55bf1428bc30_0;
S_0x55bf1428b940 .scope begin, "xor_logic" "xor_logic" 11 9, 11 9 0, S_0x55bf1428b660;
 .timescale 0 0;
S_0x55bf1428be20 .scope module, "first_and" "and_gate" 12 15, 7 1 0, S_0x55bf1428a4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x55bf1428c2f0_0 .net "a_i", 0 0, L_0x55bf142a2a90;  1 drivers
v0x55bf1428c3d0_0 .net "b_i", 0 0, L_0x55bf142a2760;  alias, 1 drivers
v0x55bf1428c490_0 .var "result_o", 0 0;
E_0x55bf1428c070 .event anyedge, v0x55bf1428c2f0_0, v0x55bf14286c60_0;
S_0x55bf1428c0f0 .scope begin, "and_logic" "and_logic" 7 9, 7 9 0, S_0x55bf1428be20;
 .timescale 0 0;
S_0x55bf1428c5b0 .scope module, "first_xor" "xor_gate" 12 12, 11 1 0, S_0x55bf1428a4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x55bf1428ca50_0 .net "a_i", 0 0, L_0x55bf142a2600;  alias, 1 drivers
v0x55bf1428cba0_0 .net "b_i", 0 0, L_0x55bf142a2760;  alias, 1 drivers
v0x55bf1428cc60_0 .var "result_o", 0 0;
S_0x55bf1428c850 .scope begin, "xor_logic" "xor_logic" 11 9, 11 9 0, S_0x55bf1428c5b0;
 .timescale 0 0;
S_0x55bf1428d3d0 .scope module, "inverter_gate_inst" "inverter_gate" 6 23, 13 3 0, S_0x55bf14286060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_i";
    .port_info 1 /INPUT 1 "invert_i";
    .port_info 2 /OUTPUT 1 "output_o";
L_0x55bf142a2590 .functor NOT 1, L_0x55bf142a2c50, C4<0>, C4<0>, C4<0>;
v0x55bf1428d690_0 .net *"_ivl_0", 0 0, L_0x55bf142a2590;  1 drivers
v0x55bf1428d790_0 .net "input_i", 0 0, L_0x55bf142a2c50;  alias, 1 drivers
v0x55bf1428d850_0 .net "invert_i", 0 0, L_0x55bf142a26a0;  1 drivers
v0x55bf1428d8f0_0 .net "output_o", 0 0, L_0x55bf142a2600;  alias, 1 drivers
L_0x55bf142a2600 .functor MUXZ 1, L_0x55bf142a2c50, L_0x55bf142a2590, L_0x55bf142a26a0, C4<>;
S_0x55bf1428da10 .scope module, "multiplexer_inst" "multiplexer" 6 71, 14 3 0, S_0x55bf14286060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "and_r_i";
    .port_info 1 /INPUT 1 "or_r_i";
    .port_info 2 /INPUT 1 "xor_r_i";
    .port_info 3 /INPUT 1 "adder_r_i";
    .port_info 4 /INPUT 1 "subtractor_r_i";
    .port_info 5 /INPUT 3 "f_i";
    .port_info 6 /OUTPUT 1 "result_o";
P_0x55bf1428dbf0 .param/l "ADDER_OUTPUT" 0 14 7, C4<011>;
P_0x55bf1428dc30 .param/l "AND_OUTPUT" 0 14 4, C4<000>;
P_0x55bf1428dc70 .param/l "OR_OUTPUT" 0 14 5, C4<001>;
P_0x55bf1428dcb0 .param/l "SUBTRACTOR_OUTPUT" 0 14 8, C4<100>;
P_0x55bf1428dcf0 .param/l "XOR_OUTPUT" 0 14 6, C4<010>;
v0x55bf1428e230_0 .net "adder_r_i", 0 0, L_0x55bf142a2990;  alias, 1 drivers
v0x55bf1428e2f0_0 .net "and_r_i", 0 0, v0x55bf14286d20_0;  alias, 1 drivers
v0x55bf1428e390_0 .net "f_i", 2 0, L_0x55bf142a2bb0;  1 drivers
v0x55bf1428e460_0 .net "or_r_i", 0 0, v0x55bf1428efe0_0;  alias, 1 drivers
v0x55bf1428e500_0 .var "result_o", 0 0;
v0x55bf1428e610_0 .net "subtractor_r_i", 0 0, v0x55bf1428bcd0_0;  alias, 1 drivers
v0x55bf1428e700_0 .net "xor_r_i", 0 0, v0x55bf1428f780_0;  alias, 1 drivers
E_0x55bf1428dfb0/0 .event anyedge, v0x55bf1428e390_0, v0x55bf14286d20_0, v0x55bf1428e460_0, v0x55bf1428e700_0;
E_0x55bf1428dfb0/1 .event anyedge, v0x55bf1428a330_0, v0x55bf1428bcd0_0;
E_0x55bf1428dfb0 .event/or E_0x55bf1428dfb0/0, E_0x55bf1428dfb0/1;
S_0x55bf1428e030 .scope begin, "multiplexer" "multiplexer" 14 20, 14 20 0, S_0x55bf1428da10;
 .timescale 0 0;
S_0x55bf1428e8e0 .scope module, "or_gate_inst" "or_gate" 6 42, 10 1 0, S_0x55bf14286060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x55bf1428ed50_0 .net "a_i", 0 0, L_0x55bf142a2600;  alias, 1 drivers
v0x55bf1428ee10_0 .net "b_i", 0 0, L_0x55bf142a2760;  alias, 1 drivers
v0x55bf1428efe0_0 .var "result_o", 0 0;
S_0x55bf1428eb50 .scope begin, "or_logic" "or_logic" 10 9, 10 9 0, S_0x55bf1428e8e0;
 .timescale 0 0;
S_0x55bf1428f0a0 .scope module, "xor_gate_inst" "xor_gate" 6 48, 11 1 0, S_0x55bf14286060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x55bf1428f4f0_0 .net "a_i", 0 0, L_0x55bf142a2600;  alias, 1 drivers
v0x55bf1428f6c0_0 .net "b_i", 0 0, L_0x55bf142a2760;  alias, 1 drivers
v0x55bf1428f780_0 .var "result_o", 0 0;
S_0x55bf1428f2f0 .scope begin, "xor_logic" "xor_logic" 11 9, 11 9 0, S_0x55bf1428f0a0;
 .timescale 0 0;
S_0x55bf14290500 .scope generate, "genblk1[7]" "genblk1[7]" 5 25, 5 25 0, S_0x55bf1421ebc0;
 .timescale 0 0;
P_0x55bf142906b0 .param/l "i" 1 5 25, +C4<0111>;
S_0x55bf14290790 .scope module, "one_bit_alu_inst" "one_bit_alu" 5 26, 6 1 0, S_0x55bf14290500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /INPUT 1 "carry_in_i";
    .port_info 3 /INPUT 1 "borrow_in_i";
    .port_info 4 /INPUT 5 "f_i";
    .port_info 5 /OUTPUT 1 "result_o";
    .port_info 6 /OUTPUT 1 "carry_out_o";
    .port_info 7 /OUTPUT 1 "borrow_out_o";
P_0x55bf14290970 .param/l "F0" 0 6 2, +C4<00000000000000000000000000000000>;
P_0x55bf142909b0 .param/l "F1" 0 6 3, +C4<00000000000000000000000000000001>;
P_0x55bf142909f0 .param/l "F2" 0 6 4, +C4<00000000000000000000000000000010>;
P_0x55bf14290a30 .param/l "F3" 0 6 6, +C4<00000000000000000000000000000011>;
P_0x55bf14290a70 .param/l "F4" 0 6 8, +C4<00000000000000000000000000000100>;
v0x55bf1429a0c0_0 .net "a_i", 0 0, L_0x55bf142a3cf0;  1 drivers
v0x55bf1429a190_0 .net "adder_o", 0 0, L_0x55bf142a3620;  1 drivers
v0x55bf1429a280_0 .net "and_o", 0 0, v0x55bf14291450_0;  1 drivers
v0x55bf1429a370_0 .net "b_i", 0 0, L_0x55bf142a3e20;  1 drivers
v0x55bf1429a410_0 .net "borrow_in_i", 0 0, L_0x55bf142a40e0;  1 drivers
v0x55bf1429a500_0 .net "borrow_out_o", 0 0, v0x55bf14295c40_0;  1 drivers
v0x55bf1429a5f0_0 .net "carry_in_i", 0 0, L_0x55bf142a3fb0;  1 drivers
v0x55bf1429a690_0 .net "carry_out_o", 0 0, v0x55bf14292510_0;  1 drivers
v0x55bf1429a780_0 .net "enable_b_o", 0 0, L_0x55bf142a33f0;  1 drivers
v0x55bf1429a820_0 .net "f_i", 4 0, L_0x55bf142a4c20;  alias, 1 drivers
v0x55bf1429a8c0_0 .net "inverter_a_o", 0 0, L_0x55bf142a3290;  1 drivers
v0x55bf1429a960_0 .net "or_o", 0 0, v0x55bf14299800_0;  1 drivers
v0x55bf1429aa00_0 .net "result_o", 0 0, v0x55bf14298d20_0;  1 drivers
v0x55bf1429aaa0_0 .net "subtractor_o", 0 0, v0x55bf14296400_0;  1 drivers
v0x55bf1429ab40_0 .net "xor_o", 0 0, v0x55bf14299fa0_0;  1 drivers
L_0x55bf142a3330 .part L_0x55bf142a4c20, 4, 1;
L_0x55bf142a3530 .part L_0x55bf142a4c20, 3, 1;
L_0x55bf142a3840 .part L_0x55bf142a4c20, 0, 3;
S_0x55bf14290de0 .scope module, "and_gate_inst" "and_gate" 6 36, 7 1 0, S_0x55bf14290790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x55bf142912b0_0 .net "a_i", 0 0, L_0x55bf142a3290;  alias, 1 drivers
v0x55bf14291390_0 .net "b_i", 0 0, L_0x55bf142a33f0;  alias, 1 drivers
v0x55bf14291450_0 .var "result_o", 0 0;
E_0x55bf1428df70 .event anyedge, v0x55bf142912b0_0, v0x55bf14291390_0;
S_0x55bf142910b0 .scope begin, "and_logic" "and_logic" 7 9, 7 9 0, S_0x55bf14290de0;
 .timescale 0 0;
S_0x55bf142915a0 .scope module, "enable_gate_inst" "enable_gate" 6 30, 8 3 0, S_0x55bf14290790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_i";
    .port_info 1 /INPUT 1 "enable_i";
    .port_info 2 /OUTPUT 1 "output_o";
L_0x7fa69fb3a210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55bf142917f0_0 .net/2u *"_ivl_0", 0 0, L_0x7fa69fb3a210;  1 drivers
v0x55bf142918f0_0 .net "enable_i", 0 0, L_0x55bf142a3530;  1 drivers
v0x55bf142919b0_0 .net "input_i", 0 0, L_0x55bf142a3e20;  alias, 1 drivers
v0x55bf14291a80_0 .net "output_o", 0 0, L_0x55bf142a33f0;  alias, 1 drivers
L_0x55bf142a33f0 .functor MUXZ 1, L_0x7fa69fb3a210, L_0x55bf142a3e20, L_0x55bf142a3530, C4<>;
S_0x55bf14291bb0 .scope module, "full_adder_inst" "full_adder" 6 54, 9 1 0, S_0x55bf14290790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /INPUT 1 "carry_in_i";
    .port_info 3 /OUTPUT 1 "carry_out_o";
    .port_info 4 /OUTPUT 1 "sum_o";
L_0x55bf142a3620 .functor BUFZ 1, v0x55bf14294340_0, C4<0>, C4<0>, C4<0>;
v0x55bf14294420_0 .net "a_i", 0 0, L_0x55bf142a3290;  alias, 1 drivers
v0x55bf142944c0_0 .net "b_i", 0 0, L_0x55bf142a33f0;  alias, 1 drivers
v0x55bf14294580_0 .net "carry_in_i", 0 0, L_0x55bf142a3fb0;  alias, 1 drivers
v0x55bf14294650_0 .net "carry_out_o", 0 0, v0x55bf14292510_0;  alias, 1 drivers
v0x55bf142946f0_0 .net "first_and_o", 0 0, v0x55bf14292cd0_0;  1 drivers
v0x55bf14294830_0 .net "first_xor_o", 0 0, v0x55bf14293450_0;  1 drivers
v0x55bf142948d0_0 .net "second_and_o", 0 0, v0x55bf14293b60_0;  1 drivers
v0x55bf142949c0_0 .net "second_xor_o", 0 0, v0x55bf14294340_0;  1 drivers
v0x55bf14294a60_0 .net "sum_o", 0 0, L_0x55bf142a3620;  alias, 1 drivers
S_0x55bf14291ea0 .scope module, "carry_out_or" "or_gate" 9 29, 10 1 0, S_0x55bf14291bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x55bf14292370_0 .net "a_i", 0 0, v0x55bf14292cd0_0;  alias, 1 drivers
v0x55bf14292450_0 .net "b_i", 0 0, v0x55bf14293b60_0;  alias, 1 drivers
v0x55bf14292510_0 .var "result_o", 0 0;
E_0x55bf142920f0 .event anyedge, v0x55bf14292370_0, v0x55bf14292450_0;
S_0x55bf14292170 .scope begin, "or_logic" "or_logic" 10 9, 10 9 0, S_0x55bf14291ea0;
 .timescale 0 0;
S_0x55bf14292660 .scope module, "first_and" "and_gate" 9 22, 7 1 0, S_0x55bf14291bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x55bf14292b30_0 .net "a_i", 0 0, L_0x55bf142a3fb0;  alias, 1 drivers
v0x55bf14292c10_0 .net "b_i", 0 0, v0x55bf14293450_0;  alias, 1 drivers
v0x55bf14292cd0_0 .var "result_o", 0 0;
E_0x55bf142928b0 .event anyedge, v0x55bf14292b30_0, v0x55bf14292c10_0;
S_0x55bf14292930 .scope begin, "and_logic" "and_logic" 7 9, 7 9 0, S_0x55bf14292660;
 .timescale 0 0;
S_0x55bf14292e10 .scope module, "first_xor" "xor_gate" 9 12, 11 1 0, S_0x55bf14291bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x55bf14293270_0 .net "a_i", 0 0, L_0x55bf142a3290;  alias, 1 drivers
v0x55bf14293360_0 .net "b_i", 0 0, L_0x55bf142a33f0;  alias, 1 drivers
v0x55bf14293450_0 .var "result_o", 0 0;
S_0x55bf14293090 .scope begin, "xor_logic" "xor_logic" 11 9, 11 9 0, S_0x55bf14292e10;
 .timescale 0 0;
S_0x55bf14293540 .scope module, "second_and" "and_gate" 9 25, 7 1 0, S_0x55bf14291bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x55bf14293990_0 .net "a_i", 0 0, L_0x55bf142a3290;  alias, 1 drivers
v0x55bf14293aa0_0 .net "b_i", 0 0, L_0x55bf142a33f0;  alias, 1 drivers
v0x55bf14293b60_0 .var "result_o", 0 0;
S_0x55bf14293790 .scope begin, "and_logic" "and_logic" 7 9, 7 9 0, S_0x55bf14293540;
 .timescale 0 0;
S_0x55bf14293c50 .scope module, "second_xor" "xor_gate" 9 15, 11 1 0, S_0x55bf14291bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x55bf14294170_0 .net "a_i", 0 0, v0x55bf14293450_0;  alias, 1 drivers
v0x55bf14294280_0 .net "b_i", 0 0, L_0x55bf142a3fb0;  alias, 1 drivers
v0x55bf14294340_0 .var "result_o", 0 0;
E_0x55bf14293ef0 .event anyedge, v0x55bf14292c10_0, v0x55bf14292b30_0;
S_0x55bf14293f70 .scope begin, "xor_logic" "xor_logic" 11 9, 11 9 0, S_0x55bf14293c50;
 .timescale 0 0;
S_0x55bf14294bd0 .scope module, "full_subtractor_inst" "full_subtractor" 6 62, 12 1 0, S_0x55bf14290790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /INPUT 1 "borrow_in_i";
    .port_info 3 /OUTPUT 1 "borrow_out_o";
    .port_info 4 /OUTPUT 1 "diff_o";
L_0x55bf142a3720 .functor NOT 1, L_0x55bf142a3290, C4<0>, C4<0>, C4<0>;
L_0x55bf142a37b0 .functor NOT 1, v0x55bf14297390_0, C4<0>, C4<0>, C4<0>;
v0x55bf14297480_0 .net "a_b_xor_o", 0 0, v0x55bf14297390_0;  1 drivers
v0x55bf14297520_0 .net "a_i", 0 0, L_0x55bf142a3290;  alias, 1 drivers
v0x55bf142975e0_0 .net "b_i", 0 0, L_0x55bf142a33f0;  alias, 1 drivers
v0x55bf14297680_0 .net "borrow_in_i", 0 0, L_0x55bf142a40e0;  alias, 1 drivers
v0x55bf14297770_0 .net "borrow_out_o", 0 0, v0x55bf14295c40_0;  alias, 1 drivers
v0x55bf14297860_0 .net "bout_and_o", 0 0, v0x55bf142954c0_0;  1 drivers
v0x55bf14297950_0 .net "diff_o", 0 0, v0x55bf14296400_0;  alias, 1 drivers
v0x55bf142979f0_0 .net "nota_b_and_o", 0 0, v0x55bf14296bc0_0;  1 drivers
S_0x55bf14294e10 .scope module, "bout_and" "and_gate" 12 18, 7 1 0, S_0x55bf14294bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x55bf14295320_0 .net "a_i", 0 0, L_0x55bf142a37b0;  1 drivers
v0x55bf14295400_0 .net "b_i", 0 0, L_0x55bf142a40e0;  alias, 1 drivers
v0x55bf142954c0_0 .var "result_o", 0 0;
E_0x55bf142950a0 .event anyedge, v0x55bf14295320_0, v0x55bf14295400_0;
S_0x55bf14295120 .scope begin, "and_logic" "and_logic" 7 9, 7 9 0, S_0x55bf14294e10;
 .timescale 0 0;
S_0x55bf142955e0 .scope module, "bout_out_or" "or_gate" 12 21, 10 1 0, S_0x55bf14294bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x55bf14295ab0_0 .net "a_i", 0 0, v0x55bf142954c0_0;  alias, 1 drivers
v0x55bf14295ba0_0 .net "b_i", 0 0, v0x55bf14296bc0_0;  alias, 1 drivers
v0x55bf14295c40_0 .var "result_o", 0 0;
E_0x55bf14295830 .event anyedge, v0x55bf142954c0_0, v0x55bf14295ba0_0;
S_0x55bf142958b0 .scope begin, "or_logic" "or_logic" 10 9, 10 9 0, S_0x55bf142955e0;
 .timescale 0 0;
S_0x55bf14295d90 .scope module, "difference_out_xor" "xor_gate" 12 24, 11 1 0, S_0x55bf14294bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x55bf14296270_0 .net "a_i", 0 0, L_0x55bf142a40e0;  alias, 1 drivers
v0x55bf14296360_0 .net "b_i", 0 0, v0x55bf14297390_0;  alias, 1 drivers
v0x55bf14296400_0 .var "result_o", 0 0;
E_0x55bf14296010 .event anyedge, v0x55bf14295400_0, v0x55bf14296360_0;
S_0x55bf14296070 .scope begin, "xor_logic" "xor_logic" 11 9, 11 9 0, S_0x55bf14295d90;
 .timescale 0 0;
S_0x55bf14296550 .scope module, "first_and" "and_gate" 12 15, 7 1 0, S_0x55bf14294bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x55bf14296a20_0 .net "a_i", 0 0, L_0x55bf142a3720;  1 drivers
v0x55bf14296b00_0 .net "b_i", 0 0, L_0x55bf142a33f0;  alias, 1 drivers
v0x55bf14296bc0_0 .var "result_o", 0 0;
E_0x55bf142967a0 .event anyedge, v0x55bf14296a20_0, v0x55bf14291390_0;
S_0x55bf14296820 .scope begin, "and_logic" "and_logic" 7 9, 7 9 0, S_0x55bf14296550;
 .timescale 0 0;
S_0x55bf14296ce0 .scope module, "first_xor" "xor_gate" 12 12, 11 1 0, S_0x55bf14294bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x55bf14297180_0 .net "a_i", 0 0, L_0x55bf142a3290;  alias, 1 drivers
v0x55bf142972d0_0 .net "b_i", 0 0, L_0x55bf142a33f0;  alias, 1 drivers
v0x55bf14297390_0 .var "result_o", 0 0;
S_0x55bf14296f80 .scope begin, "xor_logic" "xor_logic" 11 9, 11 9 0, S_0x55bf14296ce0;
 .timescale 0 0;
S_0x55bf14297b00 .scope module, "inverter_gate_inst" "inverter_gate" 6 23, 13 3 0, S_0x55bf14290790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_i";
    .port_info 1 /INPUT 1 "invert_i";
    .port_info 2 /OUTPUT 1 "output_o";
L_0x55bf142a3220 .functor NOT 1, L_0x55bf142a3cf0, C4<0>, C4<0>, C4<0>;
v0x55bf14297dc0_0 .net *"_ivl_0", 0 0, L_0x55bf142a3220;  1 drivers
v0x55bf14297ec0_0 .net "input_i", 0 0, L_0x55bf142a3cf0;  alias, 1 drivers
v0x55bf14297f80_0 .net "invert_i", 0 0, L_0x55bf142a3330;  1 drivers
v0x55bf14298020_0 .net "output_o", 0 0, L_0x55bf142a3290;  alias, 1 drivers
L_0x55bf142a3290 .functor MUXZ 1, L_0x55bf142a3cf0, L_0x55bf142a3220, L_0x55bf142a3330, C4<>;
S_0x55bf14298140 .scope module, "multiplexer_inst" "multiplexer" 6 71, 14 3 0, S_0x55bf14290790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "and_r_i";
    .port_info 1 /INPUT 1 "or_r_i";
    .port_info 2 /INPUT 1 "xor_r_i";
    .port_info 3 /INPUT 1 "adder_r_i";
    .port_info 4 /INPUT 1 "subtractor_r_i";
    .port_info 5 /INPUT 3 "f_i";
    .port_info 6 /OUTPUT 1 "result_o";
P_0x55bf14298320 .param/l "ADDER_OUTPUT" 0 14 7, C4<011>;
P_0x55bf14298360 .param/l "AND_OUTPUT" 0 14 4, C4<000>;
P_0x55bf142983a0 .param/l "OR_OUTPUT" 0 14 5, C4<001>;
P_0x55bf142983e0 .param/l "SUBTRACTOR_OUTPUT" 0 14 8, C4<100>;
P_0x55bf14298420 .param/l "XOR_OUTPUT" 0 14 6, C4<010>;
v0x55bf14298a50_0 .net "adder_r_i", 0 0, L_0x55bf142a3620;  alias, 1 drivers
v0x55bf14298b10_0 .net "and_r_i", 0 0, v0x55bf14291450_0;  alias, 1 drivers
v0x55bf14298bb0_0 .net "f_i", 2 0, L_0x55bf142a3840;  1 drivers
v0x55bf14298c80_0 .net "or_r_i", 0 0, v0x55bf14299800_0;  alias, 1 drivers
v0x55bf14298d20_0 .var "result_o", 0 0;
v0x55bf14298e30_0 .net "subtractor_r_i", 0 0, v0x55bf14296400_0;  alias, 1 drivers
v0x55bf14298f20_0 .net "xor_r_i", 0 0, v0x55bf14299fa0_0;  alias, 1 drivers
E_0x55bf142987d0/0 .event anyedge, v0x55bf14298bb0_0, v0x55bf14291450_0, v0x55bf14298c80_0, v0x55bf14298f20_0;
E_0x55bf142987d0/1 .event anyedge, v0x55bf14294a60_0, v0x55bf14296400_0;
E_0x55bf142987d0 .event/or E_0x55bf142987d0/0, E_0x55bf142987d0/1;
S_0x55bf14298850 .scope begin, "multiplexer" "multiplexer" 14 20, 14 20 0, S_0x55bf14298140;
 .timescale 0 0;
S_0x55bf14299100 .scope module, "or_gate_inst" "or_gate" 6 42, 10 1 0, S_0x55bf14290790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x55bf14299570_0 .net "a_i", 0 0, L_0x55bf142a3290;  alias, 1 drivers
v0x55bf14299630_0 .net "b_i", 0 0, L_0x55bf142a33f0;  alias, 1 drivers
v0x55bf14299800_0 .var "result_o", 0 0;
S_0x55bf14299370 .scope begin, "or_logic" "or_logic" 10 9, 10 9 0, S_0x55bf14299100;
 .timescale 0 0;
S_0x55bf142998c0 .scope module, "xor_gate_inst" "xor_gate" 6 48, 11 1 0, S_0x55bf14290790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x55bf14299d10_0 .net "a_i", 0 0, L_0x55bf142a3290;  alias, 1 drivers
v0x55bf14299ee0_0 .net "b_i", 0 0, L_0x55bf142a33f0;  alias, 1 drivers
v0x55bf14299fa0_0 .var "result_o", 0 0;
S_0x55bf14299b10 .scope begin, "xor_logic" "xor_logic" 11 9, 11 9 0, S_0x55bf142998c0;
 .timescale 0 0;
S_0x55bf1429c850 .scope task, "test_A_AND_B" "test_A_AND_B" 3 78, 3 78 0, S_0x55bf14211f00;
 .timescale -9 -12;
TD_top_level_alu_control_tb.test_A_AND_B ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %subi 1, 0, 32;
    %wait E_0x55bf1410cb00;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55bf1429d160_0, 4, 2;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x55bf1429d260_0, 0, 8;
    %pushi/vec4 5, 0, 32;
T_0.2 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_0.3, 5;
    %jmp/1 T_0.3, 4;
    %subi 1, 0, 32;
    %wait E_0x55bf1410cb00;
    %jmp T_0.2;
T_0.3 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55bf1429d160_0, 4, 2;
    %pushi/vec4 5, 0, 32;
T_0.4 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_0.5, 5;
    %jmp/1 T_0.5, 4;
    %subi 1, 0, 32;
    %wait E_0x55bf1410cb00;
    %jmp T_0.4;
T_0.5 ;
    %pop/vec4 1;
    %pushi/vec4 129, 0, 8;
    %store/vec4 v0x55bf1429d260_0, 0, 8;
    %pushi/vec4 5, 0, 32;
T_0.6 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_0.7, 5;
    %jmp/1 T_0.7, 4;
    %subi 1, 0, 32;
    %wait E_0x55bf1410cb00;
    %jmp T_0.6;
T_0.7 ;
    %pop/vec4 1;
    %pushi/vec4 8, 0, 5;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55bf1429d160_0, 4, 5;
    %pushi/vec4 2, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55bf1429d160_0, 4, 2;
    %pushi/vec4 5, 0, 32;
T_0.8 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_0.9, 5;
    %jmp/1 T_0.9, 4;
    %subi 1, 0, 32;
    %wait E_0x55bf1410cb00;
    %jmp T_0.8;
T_0.9 ;
    %pop/vec4 1;
    %pushi/vec4 9, 0, 5;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55bf1429d160_0, 4, 5;
    %pushi/vec4 5, 0, 32;
T_0.10 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_0.11, 5;
    %jmp/1 T_0.11, 4;
    %subi 1, 0, 32;
    %wait E_0x55bf1410cb00;
    %jmp T_0.10;
T_0.11 ;
    %pop/vec4 1;
    %pushi/vec4 10, 0, 5;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55bf1429d160_0, 4, 5;
    %pushi/vec4 5, 0, 32;
T_0.12 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_0.13, 5;
    %jmp/1 T_0.13, 4;
    %subi 1, 0, 32;
    %wait E_0x55bf1410cb00;
    %jmp T_0.12;
T_0.13 ;
    %pop/vec4 1;
    %end;
S_0x55bf1429ca00 .scope task, "test_addition" "test_addition" 3 98, 3 98 0, S_0x55bf14211f00;
 .timescale -9 -12;
TD_top_level_alu_control_tb.test_addition ;
    %pushi/vec4 5, 0, 32;
T_1.14 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_1.15, 5;
    %jmp/1 T_1.15, 4;
    %subi 1, 0, 32;
    %wait E_0x55bf1410cb00;
    %jmp T_1.14;
T_1.15 ;
    %pop/vec4 1;
    %pushi/vec4 11, 0, 5;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55bf1429d160_0, 4, 5;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55bf1429d160_0, 4, 2;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0x55bf1429d260_0, 0, 8;
    %pushi/vec4 5, 0, 32;
T_1.16 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_1.17, 5;
    %jmp/1 T_1.17, 4;
    %subi 1, 0, 32;
    %wait E_0x55bf1410cb00;
    %jmp T_1.16;
T_1.17 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55bf1429d160_0, 4, 2;
    %pushi/vec4 5, 0, 32;
T_1.18 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_1.19, 5;
    %jmp/1 T_1.19, 4;
    %subi 1, 0, 32;
    %wait E_0x55bf1410cb00;
    %jmp T_1.18;
T_1.19 ;
    %pop/vec4 1;
    %pushi/vec4 6, 0, 8;
    %store/vec4 v0x55bf1429d260_0, 0, 8;
    %pushi/vec4 5, 0, 32;
T_1.20 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_1.21, 5;
    %jmp/1 T_1.21, 4;
    %subi 1, 0, 32;
    %wait E_0x55bf1410cb00;
    %jmp T_1.20;
T_1.21 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55bf1429d160_0, 4, 2;
    %pushi/vec4 5, 0, 32;
T_1.22 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_1.23, 5;
    %jmp/1 T_1.23, 4;
    %subi 1, 0, 32;
    %wait E_0x55bf1410cb00;
    %jmp T_1.22;
T_1.23 ;
    %pop/vec4 1;
    %end;
S_0x55bf1429cbe0 .scope task, "test_output_a_not_a" "test_output_a_not_a" 3 51, 3 51 0, S_0x55bf14211f00;
 .timescale -9 -12;
TD_top_level_alu_control_tb.test_output_a_not_a ;
    %pushi/vec4 5, 0, 32;
T_2.24 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_2.25, 5;
    %jmp/1 T_2.25, 4;
    %subi 1, 0, 32;
    %wait E_0x55bf1410cb00;
    %jmp T_2.24;
T_2.25 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55bf1429d160_0, 4, 2;
    %pushi/vec4 240, 0, 8;
    %store/vec4 v0x55bf1429d260_0, 0, 8;
    %pushi/vec4 1, 0, 5;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55bf1429d160_0, 4, 5;
    %pushi/vec4 5, 0, 32;
T_2.26 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_2.27, 5;
    %jmp/1 T_2.27, 4;
    %subi 1, 0, 32;
    %wait E_0x55bf1410cb00;
    %jmp T_2.26;
T_2.27 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55bf1429d160_0, 4, 2;
    %pushi/vec4 5, 0, 32;
T_2.28 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_2.29, 5;
    %jmp/1 T_2.29, 4;
    %subi 1, 0, 32;
    %wait E_0x55bf1410cb00;
    %jmp T_2.28;
T_2.29 ;
    %pop/vec4 1;
    %pushi/vec4 3, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55bf1429d160_0, 4, 2;
    %pushi/vec4 5, 0, 32;
T_2.30 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_2.31, 5;
    %jmp/1 T_2.31, 4;
    %subi 1, 0, 32;
    %wait E_0x55bf1410cb00;
    %jmp T_2.30;
T_2.31 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55bf1429d160_0, 4, 2;
    %pushi/vec4 5, 0, 32;
T_2.32 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_2.33, 5;
    %jmp/1 T_2.33, 4;
    %subi 1, 0, 32;
    %wait E_0x55bf1410cb00;
    %jmp T_2.32;
T_2.33 ;
    %pop/vec4 1;
    %pushi/vec4 17, 0, 5;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55bf1429d160_0, 4, 5;
    %pushi/vec4 5, 0, 32;
T_2.34 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_2.35, 5;
    %jmp/1 T_2.35, 4;
    %subi 1, 0, 32;
    %wait E_0x55bf1410cb00;
    %jmp T_2.34;
T_2.35 ;
    %pop/vec4 1;
    %pushi/vec4 3, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55bf1429d160_0, 4, 2;
    %pushi/vec4 5, 0, 32;
T_2.36 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_2.37, 5;
    %jmp/1 T_2.37, 4;
    %subi 1, 0, 32;
    %wait E_0x55bf1410cb00;
    %jmp T_2.36;
T_2.37 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55bf1429d160_0, 4, 2;
    %pushi/vec4 5, 0, 32;
T_2.38 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_2.39, 5;
    %jmp/1 T_2.39, 4;
    %subi 1, 0, 32;
    %wait E_0x55bf1410cb00;
    %jmp T_2.38;
T_2.39 ;
    %pop/vec4 1;
    %end;
S_0x55bf1429cdc0 .scope task, "test_subtraction" "test_subtraction" 3 115, 3 115 0, S_0x55bf14211f00;
 .timescale -9 -12;
TD_top_level_alu_control_tb.test_subtraction ;
    %pushi/vec4 5, 0, 32;
T_3.40 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_3.41, 5;
    %jmp/1 T_3.41, 4;
    %subi 1, 0, 32;
    %wait E_0x55bf1410cb00;
    %jmp T_3.40;
T_3.41 ;
    %pop/vec4 1;
    %pushi/vec4 12, 0, 5;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55bf1429d160_0, 4, 5;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55bf1429d160_0, 4, 2;
    %pushi/vec4 10, 0, 8;
    %store/vec4 v0x55bf1429d260_0, 0, 8;
    %pushi/vec4 5, 0, 32;
T_3.42 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_3.43, 5;
    %jmp/1 T_3.43, 4;
    %subi 1, 0, 32;
    %wait E_0x55bf1410cb00;
    %jmp T_3.42;
T_3.43 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55bf1429d160_0, 4, 2;
    %pushi/vec4 5, 0, 32;
T_3.44 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_3.45, 5;
    %jmp/1 T_3.45, 4;
    %subi 1, 0, 32;
    %wait E_0x55bf1410cb00;
    %jmp T_3.44;
T_3.45 ;
    %pop/vec4 1;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x55bf1429d260_0, 0, 8;
    %pushi/vec4 5, 0, 32;
T_3.46 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_3.47, 5;
    %jmp/1 T_3.47, 4;
    %subi 1, 0, 32;
    %wait E_0x55bf1410cb00;
    %jmp T_3.46;
T_3.47 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55bf1429d160_0, 4, 2;
    %pushi/vec4 5, 0, 32;
T_3.48 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_3.49, 5;
    %jmp/1 T_3.49, 4;
    %subi 1, 0, 32;
    %wait E_0x55bf1410cb00;
    %jmp T_3.48;
T_3.49 ;
    %pop/vec4 1;
    %pushi/vec4 5, 0, 32;
T_3.50 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_3.51, 5;
    %jmp/1 T_3.51, 4;
    %subi 1, 0, 32;
    %wait E_0x55bf1410cb00;
    %jmp T_3.50;
T_3.51 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55bf1429d160_0, 4, 2;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x55bf1429d260_0, 0, 8;
    %pushi/vec4 5, 0, 32;
T_3.52 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_3.53, 5;
    %jmp/1 T_3.53, 4;
    %subi 1, 0, 32;
    %wait E_0x55bf1410cb00;
    %jmp T_3.52;
T_3.53 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55bf1429d160_0, 4, 2;
    %pushi/vec4 5, 0, 32;
T_3.54 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_3.55, 5;
    %jmp/1 T_3.55, 4;
    %subi 1, 0, 32;
    %wait E_0x55bf1410cb00;
    %jmp T_3.54;
T_3.55 ;
    %pop/vec4 1;
    %pushi/vec4 10, 0, 8;
    %store/vec4 v0x55bf1429d260_0, 0, 8;
    %pushi/vec4 5, 0, 32;
T_3.56 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_3.57, 5;
    %jmp/1 T_3.57, 4;
    %subi 1, 0, 32;
    %wait E_0x55bf1410cb00;
    %jmp T_3.56;
T_3.57 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55bf1429d160_0, 4, 2;
    %pushi/vec4 5, 0, 32;
T_3.58 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_3.59, 5;
    %jmp/1 T_3.59, 4;
    %subi 1, 0, 32;
    %wait E_0x55bf1410cb00;
    %jmp T_3.58;
T_3.59 ;
    %pop/vec4 1;
    %end;
S_0x55bf142121f0 .scope module, "tt_um_strasti" "tt_um_strasti" 15 8;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "ui_in";
    .port_info 1 /OUTPUT 8 "uo_out";
    .port_info 2 /INPUT 8 "uio_in";
    .port_info 3 /OUTPUT 8 "uio_out";
    .port_info 4 /OUTPUT 8 "uio_oe";
    .port_info 5 /INPUT 1 "ena";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /INPUT 1 "rst_n";
L_0x7fa69fb3a2e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55bf1429d420_0 .net/2u *"_ivl_6", 0 0, L_0x7fa69fb3a2e8;  1 drivers
v0x55bf1429d4c0_0 .net *"_ivl_8", 3 0, L_0x55bf142a4f80;  1 drivers
v0x55bf1429d580_0 .net "_unused", 0 0, L_0x55bf142a5020;  1 drivers
o0x7fa69fb8c9d8 .functor BUFZ 1, c4<z>; HiZ drive
v0x55bf1429d650_0 .net "clk", 0 0, o0x7fa69fb8c9d8;  0 drivers
o0x7fa69fb8ca08 .functor BUFZ 1, c4<z>; HiZ drive
v0x55bf1429d710_0 .net "ena", 0 0, o0x7fa69fb8ca08;  0 drivers
o0x7fa69fb8ca38 .functor BUFZ 1, c4<z>; HiZ drive
v0x55bf1429d820_0 .net "rst_n", 0 0, o0x7fa69fb8ca38;  0 drivers
o0x7fa69fb8ca68 .functor BUFZ 8, c4<zzzzzzzz>; HiZ drive
v0x55bf1429d8e0_0 .net "ui_in", 7 0, o0x7fa69fb8ca68;  0 drivers
o0x7fa69fb8ca98 .functor BUFZ 8, c4<zzzzzzzz>; HiZ drive
v0x55bf1429d9c0_0 .net "uio_in", 7 0, o0x7fa69fb8ca98;  0 drivers
L_0x7fa69fb3a2a0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55bf1429daa0_0 .net "uio_oe", 7 0, L_0x7fa69fb3a2a0;  1 drivers
L_0x7fa69fb3a258 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55bf1429db80_0 .net "uio_out", 7 0, L_0x7fa69fb3a258;  1 drivers
v0x55bf1429dc60_0 .net "uo_out", 7 0, L_0x55bf142a4e70;  1 drivers
L_0x55bf142a4e70 .arith/sum 8, o0x7fa69fb8ca68, o0x7fa69fb8ca98;
L_0x55bf142a4f80 .concat [ 1 1 1 1], L_0x7fa69fb3a2e8, o0x7fa69fb8ca38, o0x7fa69fb8c9d8, o0x7fa69fb8ca08;
L_0x55bf142a5020 .reduce/and L_0x55bf142a4f80;
    .scope S_0x55bf14237c70;
T_4 ;
    %wait E_0x55bf140e8770;
    %fork t_1, S_0x55bf14205820;
    %jmp t_0;
    .scope S_0x55bf14205820;
t_1 ;
    %load/vec4 v0x55bf141e6660_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_4.2, 4;
    %load/vec4 v0x55bf141e4780_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bf141d7720_0, 0, 1;
    %jmp T_4.1;
T_4.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bf141d7720_0, 0, 1;
T_4.1 ;
    %end;
    .scope S_0x55bf14237c70;
t_0 %join;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55bf142504e0;
T_5 ;
    %wait E_0x55bf140e8770;
    %fork t_3, S_0x55bf14250750;
    %jmp t_2;
    .scope S_0x55bf14250750;
t_3 ;
    %load/vec4 v0x55bf14250950_0;
    %cmpi/e 1, 0, 1;
    %jmp/1 T_5.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x55bf14250a10_0;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 8;
T_5.2;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bf14250be0_0, 0, 1;
    %jmp T_5.1;
T_5.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bf14250be0_0, 0, 1;
T_5.1 ;
    %end;
    .scope S_0x55bf142504e0;
t_2 %join;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x55bf14250ca0;
T_6 ;
    %wait E_0x55bf140e8770;
    %fork t_5, S_0x55bf14250ef0;
    %jmp t_4;
    .scope S_0x55bf14250ef0;
t_5 ;
    %load/vec4 v0x55bf142510f0_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.3, 4;
    %load/vec4 v0x55bf142512c0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.3;
    %flag_set/vec4 8;
    %jmp/1 T_6.2, 8;
    %load/vec4 v0x55bf142510f0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.4, 4;
    %load/vec4 v0x55bf142512c0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.2;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bf14251380_0, 0, 1;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bf14251380_0, 0, 1;
T_6.1 ;
    %end;
    .scope S_0x55bf14250ca0;
t_4 %join;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x55bf1424a500;
T_7 ;
    %wait E_0x55bf140e8770;
    %fork t_7, S_0x55bf1424a710;
    %jmp t_6;
    .scope S_0x55bf1424a710;
t_7 ;
    %load/vec4 v0x55bf1424a8f0_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_7.3, 4;
    %load/vec4 v0x55bf1424a9e0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.3;
    %flag_set/vec4 8;
    %jmp/1 T_7.2, 8;
    %load/vec4 v0x55bf1424a8f0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_7.4, 4;
    %load/vec4 v0x55bf1424a9e0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_7.2;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bf1424aad0_0, 0, 1;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bf1424aad0_0, 0, 1;
T_7.1 ;
    %end;
    .scope S_0x55bf1424a500;
t_6 %join;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x55bf1424b260;
T_8 ;
    %wait E_0x55bf1424b490;
    %fork t_9, S_0x55bf1424b510;
    %jmp t_8;
    .scope S_0x55bf1424b510;
t_9 ;
    %load/vec4 v0x55bf1424b710_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_8.3, 4;
    %load/vec4 v0x55bf1424b820_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_8.3;
    %flag_set/vec4 8;
    %jmp/1 T_8.2, 8;
    %load/vec4 v0x55bf1424b710_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_8.4, 4;
    %load/vec4 v0x55bf1424b820_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_8.4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_8.2;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bf1424b8e0_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bf1424b8e0_0, 0, 1;
T_8.1 ;
    %end;
    .scope S_0x55bf1424b260;
t_8 %join;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x55bf141f8e50;
T_9 ;
    %wait E_0x55bf1424a130;
    %fork t_11, S_0x55bf14205530;
    %jmp t_10;
    .scope S_0x55bf14205530;
t_11 ;
    %load/vec4 v0x55bf1424a220_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_9.2, 4;
    %load/vec4 v0x55bf1424a300_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_9.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bf1424a3c0_0, 0, 1;
    %jmp T_9.1;
T_9.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bf1424a3c0_0, 0, 1;
T_9.1 ;
    %end;
    .scope S_0x55bf141f8e50;
t_10 %join;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x55bf1424abc0;
T_10 ;
    %wait E_0x55bf140e8770;
    %fork t_13, S_0x55bf1424ada0;
    %jmp t_12;
    .scope S_0x55bf1424ada0;
t_13 ;
    %load/vec4 v0x55bf1424afa0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_10.2, 4;
    %load/vec4 v0x55bf1424b0b0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_10.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bf1424b170_0, 0, 1;
    %jmp T_10.1;
T_10.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bf1424b170_0, 0, 1;
T_10.1 ;
    %end;
    .scope S_0x55bf1424abc0;
t_12 %join;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x55bf141ec480;
T_11 ;
    %wait E_0x55bf14249d00;
    %fork t_15, S_0x55bf141f8b60;
    %jmp t_14;
    .scope S_0x55bf141f8b60;
t_15 ;
    %load/vec4 v0x55bf14249df0_0;
    %cmpi/e 1, 0, 1;
    %jmp/1 T_11.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x55bf14249ed0_0;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 8;
T_11.2;
    %jmp/0xz  T_11.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bf14249f90_0, 0, 1;
    %jmp T_11.1;
T_11.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bf14249f90_0, 0, 1;
T_11.1 ;
    %end;
    .scope S_0x55bf141ec480;
t_14 %join;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x55bf1424e320;
T_12 ;
    %wait E_0x55bf140e8770;
    %fork t_17, S_0x55bf1424e5c0;
    %jmp t_16;
    .scope S_0x55bf1424e5c0;
t_17 ;
    %load/vec4 v0x55bf1424e7c0_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_12.3, 4;
    %load/vec4 v0x55bf1424e910_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_12.3;
    %flag_set/vec4 8;
    %jmp/1 T_12.2, 8;
    %load/vec4 v0x55bf1424e7c0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_12.4, 4;
    %load/vec4 v0x55bf1424e910_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_12.4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_12.2;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bf1424e9d0_0, 0, 1;
    %jmp T_12.1;
T_12.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bf1424e9d0_0, 0, 1;
T_12.1 ;
    %end;
    .scope S_0x55bf1424e320;
t_16 %join;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x55bf1424dbe0;
T_13 ;
    %wait E_0x55bf1424dde0;
    %fork t_19, S_0x55bf1424de60;
    %jmp t_18;
    .scope S_0x55bf1424de60;
t_19 ;
    %load/vec4 v0x55bf1424e060_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_13.2, 4;
    %load/vec4 v0x55bf1424e140_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_13.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bf1424e200_0, 0, 1;
    %jmp T_13.1;
T_13.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bf1424e200_0, 0, 1;
T_13.1 ;
    %end;
    .scope S_0x55bf1424dbe0;
t_18 %join;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x55bf1424c440;
T_14 ;
    %wait E_0x55bf1424c6d0;
    %fork t_21, S_0x55bf1424c750;
    %jmp t_20;
    .scope S_0x55bf1424c750;
t_21 ;
    %load/vec4 v0x55bf1424c950_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_14.2, 4;
    %load/vec4 v0x55bf1424ca30_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_14.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bf1424caf0_0, 0, 1;
    %jmp T_14.1;
T_14.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bf1424caf0_0, 0, 1;
T_14.1 ;
    %end;
    .scope S_0x55bf1424c440;
t_20 %join;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x55bf1424cbf0;
T_15 ;
    %wait E_0x55bf1424ce40;
    %fork t_23, S_0x55bf1424cec0;
    %jmp t_22;
    .scope S_0x55bf1424cec0;
t_23 ;
    %load/vec4 v0x55bf1424d0c0_0;
    %cmpi/e 1, 0, 1;
    %jmp/1 T_15.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x55bf1424d1b0_0;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 8;
T_15.2;
    %jmp/0xz  T_15.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bf1424d250_0, 0, 1;
    %jmp T_15.1;
T_15.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bf1424d250_0, 0, 1;
T_15.1 ;
    %end;
    .scope S_0x55bf1424cbf0;
t_22 %join;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x55bf1424d3a0;
T_16 ;
    %wait E_0x55bf1424d620;
    %fork t_25, S_0x55bf1424d680;
    %jmp t_24;
    .scope S_0x55bf1424d680;
t_25 ;
    %load/vec4 v0x55bf1424d880_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_16.3, 4;
    %load/vec4 v0x55bf1424d9d0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_16.3;
    %flag_set/vec4 8;
    %jmp/1 T_16.2, 8;
    %load/vec4 v0x55bf1424d880_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_16.4, 4;
    %load/vec4 v0x55bf1424d9d0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_16.4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_16.2;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bf1424da90_0, 0, 1;
    %jmp T_16.1;
T_16.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bf1424da90_0, 0, 1;
T_16.1 ;
    %end;
    .scope S_0x55bf1424d3a0;
t_24 %join;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x55bf1424f730;
T_17 ;
    %wait E_0x55bf1424fb80;
    %fork t_27, S_0x55bf1424fc00;
    %jmp t_26;
    .scope S_0x55bf1424fc00;
t_27 ;
    %load/vec4 v0x55bf1424ff90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_17.4, 6;
    %load/vec4 v0x55bf1424fec0_0;
    %store/vec4 v0x55bf14250100_0, 0, 1;
    %jmp T_17.6;
T_17.0 ;
    %load/vec4 v0x55bf1424fec0_0;
    %store/vec4 v0x55bf14250100_0, 0, 1;
    %jmp T_17.6;
T_17.1 ;
    %load/vec4 v0x55bf14250060_0;
    %store/vec4 v0x55bf14250100_0, 0, 1;
    %jmp T_17.6;
T_17.2 ;
    %load/vec4 v0x55bf14250300_0;
    %store/vec4 v0x55bf14250100_0, 0, 1;
    %jmp T_17.6;
T_17.3 ;
    %load/vec4 v0x55bf1424fe00_0;
    %store/vec4 v0x55bf14250100_0, 0, 1;
    %jmp T_17.6;
T_17.4 ;
    %load/vec4 v0x55bf14250210_0;
    %store/vec4 v0x55bf14250100_0, 0, 1;
    %jmp T_17.6;
T_17.6 ;
    %pop/vec4 1;
    %end;
    .scope S_0x55bf1424f730;
t_26 %join;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x55bf142528b0;
T_18 ;
    %wait E_0x55bf1424fb40;
    %fork t_29, S_0x55bf14252b80;
    %jmp t_28;
    .scope S_0x55bf14252b80;
t_29 ;
    %load/vec4 v0x55bf14252d80_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_18.2, 4;
    %load/vec4 v0x55bf14252e60_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_18.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bf14252f20_0, 0, 1;
    %jmp T_18.1;
T_18.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bf14252f20_0, 0, 1;
T_18.1 ;
    %end;
    .scope S_0x55bf142528b0;
t_28 %join;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x55bf1425a990;
T_19 ;
    %wait E_0x55bf1424fb40;
    %fork t_31, S_0x55bf1425ac00;
    %jmp t_30;
    .scope S_0x55bf1425ac00;
t_31 ;
    %load/vec4 v0x55bf1425ae00_0;
    %cmpi/e 1, 0, 1;
    %jmp/1 T_19.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x55bf1425aec0_0;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 8;
T_19.2;
    %jmp/0xz  T_19.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bf1425b090_0, 0, 1;
    %jmp T_19.1;
T_19.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bf1425b090_0, 0, 1;
T_19.1 ;
    %end;
    .scope S_0x55bf1425a990;
t_30 %join;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x55bf1425b150;
T_20 ;
    %wait E_0x55bf1424fb40;
    %fork t_33, S_0x55bf1425b3a0;
    %jmp t_32;
    .scope S_0x55bf1425b3a0;
t_33 ;
    %load/vec4 v0x55bf1425b5a0_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_20.3, 4;
    %load/vec4 v0x55bf1425b770_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_20.3;
    %flag_set/vec4 8;
    %jmp/1 T_20.2, 8;
    %load/vec4 v0x55bf1425b5a0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_20.4, 4;
    %load/vec4 v0x55bf1425b770_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_20.4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_20.2;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bf1425b830_0, 0, 1;
    %jmp T_20.1;
T_20.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bf1425b830_0, 0, 1;
T_20.1 ;
    %end;
    .scope S_0x55bf1425b150;
t_32 %join;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x55bf142548e0;
T_21 ;
    %wait E_0x55bf1424fb40;
    %fork t_35, S_0x55bf14254b60;
    %jmp t_34;
    .scope S_0x55bf14254b60;
t_35 ;
    %load/vec4 v0x55bf14254d40_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_21.3, 4;
    %load/vec4 v0x55bf14254e30_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_21.3;
    %flag_set/vec4 8;
    %jmp/1 T_21.2, 8;
    %load/vec4 v0x55bf14254d40_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_21.4, 4;
    %load/vec4 v0x55bf14254e30_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_21.4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_21.2;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bf14254f20_0, 0, 1;
    %jmp T_21.1;
T_21.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bf14254f20_0, 0, 1;
T_21.1 ;
    %end;
    .scope S_0x55bf142548e0;
t_34 %join;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x55bf14255720;
T_22 ;
    %wait E_0x55bf142559c0;
    %fork t_37, S_0x55bf14255a40;
    %jmp t_36;
    .scope S_0x55bf14255a40;
t_37 ;
    %load/vec4 v0x55bf14255c40_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_22.3, 4;
    %load/vec4 v0x55bf14255d50_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_22.3;
    %flag_set/vec4 8;
    %jmp/1 T_22.2, 8;
    %load/vec4 v0x55bf14255c40_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_22.4, 4;
    %load/vec4 v0x55bf14255d50_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_22.4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_22.2;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bf14255e10_0, 0, 1;
    %jmp T_22.1;
T_22.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bf14255e10_0, 0, 1;
T_22.1 ;
    %end;
    .scope S_0x55bf14255720;
t_36 %join;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x55bf14254130;
T_23 ;
    %wait E_0x55bf14254380;
    %fork t_39, S_0x55bf14254400;
    %jmp t_38;
    .scope S_0x55bf14254400;
t_39 ;
    %load/vec4 v0x55bf14254600_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_23.2, 4;
    %load/vec4 v0x55bf142546e0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_23.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bf142547a0_0, 0, 1;
    %jmp T_23.1;
T_23.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bf142547a0_0, 0, 1;
T_23.1 ;
    %end;
    .scope S_0x55bf14254130;
t_38 %join;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x55bf14255010;
T_24 ;
    %wait E_0x55bf1424fb40;
    %fork t_41, S_0x55bf14255260;
    %jmp t_40;
    .scope S_0x55bf14255260;
t_41 ;
    %load/vec4 v0x55bf14255460_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_24.2, 4;
    %load/vec4 v0x55bf14255570_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_24.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bf14255630_0, 0, 1;
    %jmp T_24.1;
T_24.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bf14255630_0, 0, 1;
T_24.1 ;
    %end;
    .scope S_0x55bf14255010;
t_40 %join;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x55bf14253970;
T_25 ;
    %wait E_0x55bf14253bc0;
    %fork t_43, S_0x55bf14253c40;
    %jmp t_42;
    .scope S_0x55bf14253c40;
t_43 ;
    %load/vec4 v0x55bf14253e40_0;
    %cmpi/e 1, 0, 1;
    %jmp/1 T_25.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x55bf14253f20_0;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 8;
T_25.2;
    %jmp/0xz  T_25.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bf14253fe0_0, 0, 1;
    %jmp T_25.1;
T_25.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bf14253fe0_0, 0, 1;
T_25.1 ;
    %end;
    .scope S_0x55bf14253970;
t_42 %join;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x55bf142587b0;
T_26 ;
    %wait E_0x55bf1424fb40;
    %fork t_45, S_0x55bf14258a50;
    %jmp t_44;
    .scope S_0x55bf14258a50;
t_45 ;
    %load/vec4 v0x55bf14258c50_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_26.3, 4;
    %load/vec4 v0x55bf14258da0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_26.3;
    %flag_set/vec4 8;
    %jmp/1 T_26.2, 8;
    %load/vec4 v0x55bf14258c50_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_26.4, 4;
    %load/vec4 v0x55bf14258da0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_26.4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_26.2;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bf14258e60_0, 0, 1;
    %jmp T_26.1;
T_26.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bf14258e60_0, 0, 1;
T_26.1 ;
    %end;
    .scope S_0x55bf142587b0;
t_44 %join;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0x55bf14258020;
T_27 ;
    %wait E_0x55bf14258270;
    %fork t_47, S_0x55bf142582f0;
    %jmp t_46;
    .scope S_0x55bf142582f0;
t_47 ;
    %load/vec4 v0x55bf142584f0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_27.2, 4;
    %load/vec4 v0x55bf142585d0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_27.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bf14258690_0, 0, 1;
    %jmp T_27.1;
T_27.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bf14258690_0, 0, 1;
T_27.1 ;
    %end;
    .scope S_0x55bf14258020;
t_46 %join;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x55bf142568e0;
T_28 ;
    %wait E_0x55bf14256b70;
    %fork t_49, S_0x55bf14256bf0;
    %jmp t_48;
    .scope S_0x55bf14256bf0;
t_49 ;
    %load/vec4 v0x55bf14256df0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_28.2, 4;
    %load/vec4 v0x55bf14256ed0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_28.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bf14256f90_0, 0, 1;
    %jmp T_28.1;
T_28.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bf14256f90_0, 0, 1;
T_28.1 ;
    %end;
    .scope S_0x55bf142568e0;
t_48 %join;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x55bf142570b0;
T_29 ;
    %wait E_0x55bf14257300;
    %fork t_51, S_0x55bf14257380;
    %jmp t_50;
    .scope S_0x55bf14257380;
t_51 ;
    %load/vec4 v0x55bf14257580_0;
    %cmpi/e 1, 0, 1;
    %jmp/1 T_29.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x55bf14257670_0;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 8;
T_29.2;
    %jmp/0xz  T_29.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bf14257710_0, 0, 1;
    %jmp T_29.1;
T_29.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bf14257710_0, 0, 1;
T_29.1 ;
    %end;
    .scope S_0x55bf142570b0;
t_50 %join;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x55bf14257860;
T_30 ;
    %wait E_0x55bf14257ae0;
    %fork t_53, S_0x55bf14257b40;
    %jmp t_52;
    .scope S_0x55bf14257b40;
t_53 ;
    %load/vec4 v0x55bf14257d40_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_30.3, 4;
    %load/vec4 v0x55bf14257e30_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_30.3;
    %flag_set/vec4 8;
    %jmp/1 T_30.2, 8;
    %load/vec4 v0x55bf14257d40_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_30.4, 4;
    %load/vec4 v0x55bf14257e30_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_30.4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_30.2;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bf14257ed0_0, 0, 1;
    %jmp T_30.1;
T_30.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bf14257ed0_0, 0, 1;
T_30.1 ;
    %end;
    .scope S_0x55bf14257860;
t_52 %join;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x55bf14259c10;
T_31 ;
    %wait E_0x55bf1425a060;
    %fork t_55, S_0x55bf1425a0e0;
    %jmp t_54;
    .scope S_0x55bf1425a0e0;
t_55 ;
    %load/vec4 v0x55bf1425a440_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_31.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_31.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_31.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_31.4, 6;
    %load/vec4 v0x55bf1425a3a0_0;
    %store/vec4 v0x55bf1425a5b0_0, 0, 1;
    %jmp T_31.6;
T_31.0 ;
    %load/vec4 v0x55bf1425a3a0_0;
    %store/vec4 v0x55bf1425a5b0_0, 0, 1;
    %jmp T_31.6;
T_31.1 ;
    %load/vec4 v0x55bf1425a510_0;
    %store/vec4 v0x55bf1425a5b0_0, 0, 1;
    %jmp T_31.6;
T_31.2 ;
    %load/vec4 v0x55bf1425a7b0_0;
    %store/vec4 v0x55bf1425a5b0_0, 0, 1;
    %jmp T_31.6;
T_31.3 ;
    %load/vec4 v0x55bf1425a2e0_0;
    %store/vec4 v0x55bf1425a5b0_0, 0, 1;
    %jmp T_31.6;
T_31.4 ;
    %load/vec4 v0x55bf1425a6c0_0;
    %store/vec4 v0x55bf1425a5b0_0, 0, 1;
    %jmp T_31.6;
T_31.6 ;
    %pop/vec4 1;
    %end;
    .scope S_0x55bf14259c10;
t_54 %join;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x55bf1425cd60;
T_32 ;
    %wait E_0x55bf1425a020;
    %fork t_57, S_0x55bf1425d030;
    %jmp t_56;
    .scope S_0x55bf1425d030;
t_57 ;
    %load/vec4 v0x55bf1425d230_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_32.2, 4;
    %load/vec4 v0x55bf1425d310_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_32.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bf1425d3d0_0, 0, 1;
    %jmp T_32.1;
T_32.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bf1425d3d0_0, 0, 1;
T_32.1 ;
    %end;
    .scope S_0x55bf1425cd60;
t_56 %join;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x55bf14264e40;
T_33 ;
    %wait E_0x55bf1425a020;
    %fork t_59, S_0x55bf142650b0;
    %jmp t_58;
    .scope S_0x55bf142650b0;
t_59 ;
    %load/vec4 v0x55bf142652b0_0;
    %cmpi/e 1, 0, 1;
    %jmp/1 T_33.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x55bf14265370_0;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 8;
T_33.2;
    %jmp/0xz  T_33.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bf14265540_0, 0, 1;
    %jmp T_33.1;
T_33.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bf14265540_0, 0, 1;
T_33.1 ;
    %end;
    .scope S_0x55bf14264e40;
t_58 %join;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x55bf14265600;
T_34 ;
    %wait E_0x55bf1425a020;
    %fork t_61, S_0x55bf14265850;
    %jmp t_60;
    .scope S_0x55bf14265850;
t_61 ;
    %load/vec4 v0x55bf14265a50_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_34.3, 4;
    %load/vec4 v0x55bf14265c20_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_34.3;
    %flag_set/vec4 8;
    %jmp/1 T_34.2, 8;
    %load/vec4 v0x55bf14265a50_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_34.4, 4;
    %load/vec4 v0x55bf14265c20_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_34.4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_34.2;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bf14265ce0_0, 0, 1;
    %jmp T_34.1;
T_34.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bf14265ce0_0, 0, 1;
T_34.1 ;
    %end;
    .scope S_0x55bf14265600;
t_60 %join;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x55bf1425ed90;
T_35 ;
    %wait E_0x55bf1425a020;
    %fork t_63, S_0x55bf1425f010;
    %jmp t_62;
    .scope S_0x55bf1425f010;
t_63 ;
    %load/vec4 v0x55bf1425f1f0_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_35.3, 4;
    %load/vec4 v0x55bf1425f2e0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_35.3;
    %flag_set/vec4 8;
    %jmp/1 T_35.2, 8;
    %load/vec4 v0x55bf1425f1f0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_35.4, 4;
    %load/vec4 v0x55bf1425f2e0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_35.4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_35.2;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bf1425f3d0_0, 0, 1;
    %jmp T_35.1;
T_35.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bf1425f3d0_0, 0, 1;
T_35.1 ;
    %end;
    .scope S_0x55bf1425ed90;
t_62 %join;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x55bf1425fbd0;
T_36 ;
    %wait E_0x55bf1425fe70;
    %fork t_65, S_0x55bf1425fef0;
    %jmp t_64;
    .scope S_0x55bf1425fef0;
t_65 ;
    %load/vec4 v0x55bf142600f0_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_36.3, 4;
    %load/vec4 v0x55bf14260200_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_36.3;
    %flag_set/vec4 8;
    %jmp/1 T_36.2, 8;
    %load/vec4 v0x55bf142600f0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_36.4, 4;
    %load/vec4 v0x55bf14260200_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_36.4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_36.2;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bf142602c0_0, 0, 1;
    %jmp T_36.1;
T_36.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bf142602c0_0, 0, 1;
T_36.1 ;
    %end;
    .scope S_0x55bf1425fbd0;
t_64 %join;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x55bf1425e5e0;
T_37 ;
    %wait E_0x55bf1425e830;
    %fork t_67, S_0x55bf1425e8b0;
    %jmp t_66;
    .scope S_0x55bf1425e8b0;
t_67 ;
    %load/vec4 v0x55bf1425eab0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_37.2, 4;
    %load/vec4 v0x55bf1425eb90_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_37.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bf1425ec50_0, 0, 1;
    %jmp T_37.1;
T_37.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bf1425ec50_0, 0, 1;
T_37.1 ;
    %end;
    .scope S_0x55bf1425e5e0;
t_66 %join;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x55bf1425f4c0;
T_38 ;
    %wait E_0x55bf1425a020;
    %fork t_69, S_0x55bf1425f710;
    %jmp t_68;
    .scope S_0x55bf1425f710;
t_69 ;
    %load/vec4 v0x55bf1425f910_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_38.2, 4;
    %load/vec4 v0x55bf1425fa20_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_38.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bf1425fae0_0, 0, 1;
    %jmp T_38.1;
T_38.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bf1425fae0_0, 0, 1;
T_38.1 ;
    %end;
    .scope S_0x55bf1425f4c0;
t_68 %join;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0x55bf1425de20;
T_39 ;
    %wait E_0x55bf1425e070;
    %fork t_71, S_0x55bf1425e0f0;
    %jmp t_70;
    .scope S_0x55bf1425e0f0;
t_71 ;
    %load/vec4 v0x55bf1425e2f0_0;
    %cmpi/e 1, 0, 1;
    %jmp/1 T_39.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x55bf1425e3d0_0;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 8;
T_39.2;
    %jmp/0xz  T_39.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bf1425e490_0, 0, 1;
    %jmp T_39.1;
T_39.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bf1425e490_0, 0, 1;
T_39.1 ;
    %end;
    .scope S_0x55bf1425de20;
t_70 %join;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0x55bf14262c60;
T_40 ;
    %wait E_0x55bf1425a020;
    %fork t_73, S_0x55bf14262f00;
    %jmp t_72;
    .scope S_0x55bf14262f00;
t_73 ;
    %load/vec4 v0x55bf14263100_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_40.3, 4;
    %load/vec4 v0x55bf14263250_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_40.3;
    %flag_set/vec4 8;
    %jmp/1 T_40.2, 8;
    %load/vec4 v0x55bf14263100_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_40.4, 4;
    %load/vec4 v0x55bf14263250_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_40.4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_40.2;
    %jmp/0xz  T_40.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bf14263310_0, 0, 1;
    %jmp T_40.1;
T_40.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bf14263310_0, 0, 1;
T_40.1 ;
    %end;
    .scope S_0x55bf14262c60;
t_72 %join;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x55bf142624d0;
T_41 ;
    %wait E_0x55bf14262720;
    %fork t_75, S_0x55bf142627a0;
    %jmp t_74;
    .scope S_0x55bf142627a0;
t_75 ;
    %load/vec4 v0x55bf142629a0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_41.2, 4;
    %load/vec4 v0x55bf14262a80_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_41.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bf14262b40_0, 0, 1;
    %jmp T_41.1;
T_41.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bf14262b40_0, 0, 1;
T_41.1 ;
    %end;
    .scope S_0x55bf142624d0;
t_74 %join;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x55bf14260d90;
T_42 ;
    %wait E_0x55bf14261020;
    %fork t_77, S_0x55bf142610a0;
    %jmp t_76;
    .scope S_0x55bf142610a0;
t_77 ;
    %load/vec4 v0x55bf142612a0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_42.2, 4;
    %load/vec4 v0x55bf14261380_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_42.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bf14261440_0, 0, 1;
    %jmp T_42.1;
T_42.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bf14261440_0, 0, 1;
T_42.1 ;
    %end;
    .scope S_0x55bf14260d90;
t_76 %join;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0x55bf14261560;
T_43 ;
    %wait E_0x55bf142617b0;
    %fork t_79, S_0x55bf14261830;
    %jmp t_78;
    .scope S_0x55bf14261830;
t_79 ;
    %load/vec4 v0x55bf14261a30_0;
    %cmpi/e 1, 0, 1;
    %jmp/1 T_43.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x55bf14261b20_0;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 8;
T_43.2;
    %jmp/0xz  T_43.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bf14261bc0_0, 0, 1;
    %jmp T_43.1;
T_43.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bf14261bc0_0, 0, 1;
T_43.1 ;
    %end;
    .scope S_0x55bf14261560;
t_78 %join;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x55bf14261d10;
T_44 ;
    %wait E_0x55bf14261f90;
    %fork t_81, S_0x55bf14261ff0;
    %jmp t_80;
    .scope S_0x55bf14261ff0;
t_81 ;
    %load/vec4 v0x55bf142621f0_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_44.3, 4;
    %load/vec4 v0x55bf142622e0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_44.3;
    %flag_set/vec4 8;
    %jmp/1 T_44.2, 8;
    %load/vec4 v0x55bf142621f0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_44.4, 4;
    %load/vec4 v0x55bf142622e0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_44.4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_44.2;
    %jmp/0xz  T_44.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bf14262380_0, 0, 1;
    %jmp T_44.1;
T_44.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bf14262380_0, 0, 1;
T_44.1 ;
    %end;
    .scope S_0x55bf14261d10;
t_80 %join;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0x55bf142640c0;
T_45 ;
    %wait E_0x55bf14264510;
    %fork t_83, S_0x55bf14264590;
    %jmp t_82;
    .scope S_0x55bf14264590;
t_83 ;
    %load/vec4 v0x55bf142648f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_45.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_45.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_45.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_45.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_45.4, 6;
    %load/vec4 v0x55bf14264850_0;
    %store/vec4 v0x55bf14264a60_0, 0, 1;
    %jmp T_45.6;
T_45.0 ;
    %load/vec4 v0x55bf14264850_0;
    %store/vec4 v0x55bf14264a60_0, 0, 1;
    %jmp T_45.6;
T_45.1 ;
    %load/vec4 v0x55bf142649c0_0;
    %store/vec4 v0x55bf14264a60_0, 0, 1;
    %jmp T_45.6;
T_45.2 ;
    %load/vec4 v0x55bf14264c60_0;
    %store/vec4 v0x55bf14264a60_0, 0, 1;
    %jmp T_45.6;
T_45.3 ;
    %load/vec4 v0x55bf14264790_0;
    %store/vec4 v0x55bf14264a60_0, 0, 1;
    %jmp T_45.6;
T_45.4 ;
    %load/vec4 v0x55bf14264b70_0;
    %store/vec4 v0x55bf14264a60_0, 0, 1;
    %jmp T_45.6;
T_45.6 ;
    %pop/vec4 1;
    %end;
    .scope S_0x55bf142640c0;
t_82 %join;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0x55bf14267210;
T_46 ;
    %wait E_0x55bf142644d0;
    %fork t_85, S_0x55bf142674e0;
    %jmp t_84;
    .scope S_0x55bf142674e0;
t_85 ;
    %load/vec4 v0x55bf142676e0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_46.2, 4;
    %load/vec4 v0x55bf142677c0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_46.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bf14267880_0, 0, 1;
    %jmp T_46.1;
T_46.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bf14267880_0, 0, 1;
T_46.1 ;
    %end;
    .scope S_0x55bf14267210;
t_84 %join;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0x55bf1426f2f0;
T_47 ;
    %wait E_0x55bf142644d0;
    %fork t_87, S_0x55bf1426f560;
    %jmp t_86;
    .scope S_0x55bf1426f560;
t_87 ;
    %load/vec4 v0x55bf1426f760_0;
    %cmpi/e 1, 0, 1;
    %jmp/1 T_47.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x55bf1426f820_0;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 8;
T_47.2;
    %jmp/0xz  T_47.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bf1426f9f0_0, 0, 1;
    %jmp T_47.1;
T_47.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bf1426f9f0_0, 0, 1;
T_47.1 ;
    %end;
    .scope S_0x55bf1426f2f0;
t_86 %join;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0x55bf1426fab0;
T_48 ;
    %wait E_0x55bf142644d0;
    %fork t_89, S_0x55bf1426fd00;
    %jmp t_88;
    .scope S_0x55bf1426fd00;
t_89 ;
    %load/vec4 v0x55bf1426ff00_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_48.3, 4;
    %load/vec4 v0x55bf142700d0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_48.3;
    %flag_set/vec4 8;
    %jmp/1 T_48.2, 8;
    %load/vec4 v0x55bf1426ff00_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_48.4, 4;
    %load/vec4 v0x55bf142700d0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_48.4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_48.2;
    %jmp/0xz  T_48.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bf14270190_0, 0, 1;
    %jmp T_48.1;
T_48.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bf14270190_0, 0, 1;
T_48.1 ;
    %end;
    .scope S_0x55bf1426fab0;
t_88 %join;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0x55bf14269240;
T_49 ;
    %wait E_0x55bf142644d0;
    %fork t_91, S_0x55bf142694c0;
    %jmp t_90;
    .scope S_0x55bf142694c0;
t_91 ;
    %load/vec4 v0x55bf142696a0_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_49.3, 4;
    %load/vec4 v0x55bf14269790_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_49.3;
    %flag_set/vec4 8;
    %jmp/1 T_49.2, 8;
    %load/vec4 v0x55bf142696a0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_49.4, 4;
    %load/vec4 v0x55bf14269790_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_49.4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_49.2;
    %jmp/0xz  T_49.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bf14269880_0, 0, 1;
    %jmp T_49.1;
T_49.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bf14269880_0, 0, 1;
T_49.1 ;
    %end;
    .scope S_0x55bf14269240;
t_90 %join;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0x55bf1426a080;
T_50 ;
    %wait E_0x55bf1426a320;
    %fork t_93, S_0x55bf1426a3a0;
    %jmp t_92;
    .scope S_0x55bf1426a3a0;
t_93 ;
    %load/vec4 v0x55bf1426a5a0_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_50.3, 4;
    %load/vec4 v0x55bf1426a6b0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_50.3;
    %flag_set/vec4 8;
    %jmp/1 T_50.2, 8;
    %load/vec4 v0x55bf1426a5a0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_50.4, 4;
    %load/vec4 v0x55bf1426a6b0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_50.4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_50.2;
    %jmp/0xz  T_50.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bf1426a770_0, 0, 1;
    %jmp T_50.1;
T_50.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bf1426a770_0, 0, 1;
T_50.1 ;
    %end;
    .scope S_0x55bf1426a080;
t_92 %join;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0x55bf14268a90;
T_51 ;
    %wait E_0x55bf14268ce0;
    %fork t_95, S_0x55bf14268d60;
    %jmp t_94;
    .scope S_0x55bf14268d60;
t_95 ;
    %load/vec4 v0x55bf14268f60_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_51.2, 4;
    %load/vec4 v0x55bf14269040_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_51.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bf14269100_0, 0, 1;
    %jmp T_51.1;
T_51.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bf14269100_0, 0, 1;
T_51.1 ;
    %end;
    .scope S_0x55bf14268a90;
t_94 %join;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0x55bf14269970;
T_52 ;
    %wait E_0x55bf142644d0;
    %fork t_97, S_0x55bf14269bc0;
    %jmp t_96;
    .scope S_0x55bf14269bc0;
t_97 ;
    %load/vec4 v0x55bf14269dc0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_52.2, 4;
    %load/vec4 v0x55bf14269ed0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_52.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bf14269f90_0, 0, 1;
    %jmp T_52.1;
T_52.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bf14269f90_0, 0, 1;
T_52.1 ;
    %end;
    .scope S_0x55bf14269970;
t_96 %join;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0x55bf142682d0;
T_53 ;
    %wait E_0x55bf14268520;
    %fork t_99, S_0x55bf142685a0;
    %jmp t_98;
    .scope S_0x55bf142685a0;
t_99 ;
    %load/vec4 v0x55bf142687a0_0;
    %cmpi/e 1, 0, 1;
    %jmp/1 T_53.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x55bf14268880_0;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 8;
T_53.2;
    %jmp/0xz  T_53.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bf14268940_0, 0, 1;
    %jmp T_53.1;
T_53.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bf14268940_0, 0, 1;
T_53.1 ;
    %end;
    .scope S_0x55bf142682d0;
t_98 %join;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0x55bf1426d110;
T_54 ;
    %wait E_0x55bf142644d0;
    %fork t_101, S_0x55bf1426d3b0;
    %jmp t_100;
    .scope S_0x55bf1426d3b0;
t_101 ;
    %load/vec4 v0x55bf1426d5b0_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_54.3, 4;
    %load/vec4 v0x55bf1426d700_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_54.3;
    %flag_set/vec4 8;
    %jmp/1 T_54.2, 8;
    %load/vec4 v0x55bf1426d5b0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_54.4, 4;
    %load/vec4 v0x55bf1426d700_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_54.4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_54.2;
    %jmp/0xz  T_54.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bf1426d7c0_0, 0, 1;
    %jmp T_54.1;
T_54.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bf1426d7c0_0, 0, 1;
T_54.1 ;
    %end;
    .scope S_0x55bf1426d110;
t_100 %join;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_0x55bf1426c980;
T_55 ;
    %wait E_0x55bf1426cbd0;
    %fork t_103, S_0x55bf1426cc50;
    %jmp t_102;
    .scope S_0x55bf1426cc50;
t_103 ;
    %load/vec4 v0x55bf1426ce50_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_55.2, 4;
    %load/vec4 v0x55bf1426cf30_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_55.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bf1426cff0_0, 0, 1;
    %jmp T_55.1;
T_55.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bf1426cff0_0, 0, 1;
T_55.1 ;
    %end;
    .scope S_0x55bf1426c980;
t_102 %join;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_0x55bf1426b240;
T_56 ;
    %wait E_0x55bf1426b4d0;
    %fork t_105, S_0x55bf1426b550;
    %jmp t_104;
    .scope S_0x55bf1426b550;
t_105 ;
    %load/vec4 v0x55bf1426b750_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_56.2, 4;
    %load/vec4 v0x55bf1426b830_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_56.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bf1426b8f0_0, 0, 1;
    %jmp T_56.1;
T_56.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bf1426b8f0_0, 0, 1;
T_56.1 ;
    %end;
    .scope S_0x55bf1426b240;
t_104 %join;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0x55bf1426ba10;
T_57 ;
    %wait E_0x55bf1426bc60;
    %fork t_107, S_0x55bf1426bce0;
    %jmp t_106;
    .scope S_0x55bf1426bce0;
t_107 ;
    %load/vec4 v0x55bf1426bee0_0;
    %cmpi/e 1, 0, 1;
    %jmp/1 T_57.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x55bf1426bfd0_0;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 8;
T_57.2;
    %jmp/0xz  T_57.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bf1426c070_0, 0, 1;
    %jmp T_57.1;
T_57.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bf1426c070_0, 0, 1;
T_57.1 ;
    %end;
    .scope S_0x55bf1426ba10;
t_106 %join;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_0x55bf1426c1c0;
T_58 ;
    %wait E_0x55bf1426c440;
    %fork t_109, S_0x55bf1426c4a0;
    %jmp t_108;
    .scope S_0x55bf1426c4a0;
t_109 ;
    %load/vec4 v0x55bf1426c6a0_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_58.3, 4;
    %load/vec4 v0x55bf1426c790_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_58.3;
    %flag_set/vec4 8;
    %jmp/1 T_58.2, 8;
    %load/vec4 v0x55bf1426c6a0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_58.4, 4;
    %load/vec4 v0x55bf1426c790_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_58.4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_58.2;
    %jmp/0xz  T_58.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bf1426c830_0, 0, 1;
    %jmp T_58.1;
T_58.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bf1426c830_0, 0, 1;
T_58.1 ;
    %end;
    .scope S_0x55bf1426c1c0;
t_108 %join;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_0x55bf1426e570;
T_59 ;
    %wait E_0x55bf1426e9c0;
    %fork t_111, S_0x55bf1426ea40;
    %jmp t_110;
    .scope S_0x55bf1426ea40;
t_111 ;
    %load/vec4 v0x55bf1426eda0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_59.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_59.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_59.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_59.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_59.4, 6;
    %load/vec4 v0x55bf1426ed00_0;
    %store/vec4 v0x55bf1426ef10_0, 0, 1;
    %jmp T_59.6;
T_59.0 ;
    %load/vec4 v0x55bf1426ed00_0;
    %store/vec4 v0x55bf1426ef10_0, 0, 1;
    %jmp T_59.6;
T_59.1 ;
    %load/vec4 v0x55bf1426ee70_0;
    %store/vec4 v0x55bf1426ef10_0, 0, 1;
    %jmp T_59.6;
T_59.2 ;
    %load/vec4 v0x55bf1426f110_0;
    %store/vec4 v0x55bf1426ef10_0, 0, 1;
    %jmp T_59.6;
T_59.3 ;
    %load/vec4 v0x55bf1426ec40_0;
    %store/vec4 v0x55bf1426ef10_0, 0, 1;
    %jmp T_59.6;
T_59.4 ;
    %load/vec4 v0x55bf1426f020_0;
    %store/vec4 v0x55bf1426ef10_0, 0, 1;
    %jmp T_59.6;
T_59.6 ;
    %pop/vec4 1;
    %end;
    .scope S_0x55bf1426e570;
t_110 %join;
    %jmp T_59;
    .thread T_59, $push;
    .scope S_0x55bf14271810;
T_60 ;
    %wait E_0x55bf1426e980;
    %fork t_113, S_0x55bf14271ae0;
    %jmp t_112;
    .scope S_0x55bf14271ae0;
t_113 ;
    %load/vec4 v0x55bf14271ce0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_60.2, 4;
    %load/vec4 v0x55bf14271dc0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_60.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bf14271e80_0, 0, 1;
    %jmp T_60.1;
T_60.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bf14271e80_0, 0, 1;
T_60.1 ;
    %end;
    .scope S_0x55bf14271810;
t_112 %join;
    %jmp T_60;
    .thread T_60, $push;
    .scope S_0x55bf14279a40;
T_61 ;
    %wait E_0x55bf1426e980;
    %fork t_115, S_0x55bf14279cb0;
    %jmp t_114;
    .scope S_0x55bf14279cb0;
t_115 ;
    %load/vec4 v0x55bf14279eb0_0;
    %cmpi/e 1, 0, 1;
    %jmp/1 T_61.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x55bf14279f70_0;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 8;
T_61.2;
    %jmp/0xz  T_61.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bf1427a140_0, 0, 1;
    %jmp T_61.1;
T_61.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bf1427a140_0, 0, 1;
T_61.1 ;
    %end;
    .scope S_0x55bf14279a40;
t_114 %join;
    %jmp T_61;
    .thread T_61, $push;
    .scope S_0x55bf1427a200;
T_62 ;
    %wait E_0x55bf1426e980;
    %fork t_117, S_0x55bf1427a450;
    %jmp t_116;
    .scope S_0x55bf1427a450;
t_117 ;
    %load/vec4 v0x55bf1427a650_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_62.3, 4;
    %load/vec4 v0x55bf1427a820_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_62.3;
    %flag_set/vec4 8;
    %jmp/1 T_62.2, 8;
    %load/vec4 v0x55bf1427a650_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_62.4, 4;
    %load/vec4 v0x55bf1427a820_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_62.4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_62.2;
    %jmp/0xz  T_62.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bf1427a8e0_0, 0, 1;
    %jmp T_62.1;
T_62.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bf1427a8e0_0, 0, 1;
T_62.1 ;
    %end;
    .scope S_0x55bf1427a200;
t_116 %join;
    %jmp T_62;
    .thread T_62, $push;
    .scope S_0x55bf14273840;
T_63 ;
    %wait E_0x55bf1426e980;
    %fork t_119, S_0x55bf14273ac0;
    %jmp t_118;
    .scope S_0x55bf14273ac0;
t_119 ;
    %load/vec4 v0x55bf14273ca0_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_63.3, 4;
    %load/vec4 v0x55bf14273d90_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_63.3;
    %flag_set/vec4 8;
    %jmp/1 T_63.2, 8;
    %load/vec4 v0x55bf14273ca0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_63.4, 4;
    %load/vec4 v0x55bf14273d90_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_63.4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_63.2;
    %jmp/0xz  T_63.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bf14273e80_0, 0, 1;
    %jmp T_63.1;
T_63.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bf14273e80_0, 0, 1;
T_63.1 ;
    %end;
    .scope S_0x55bf14273840;
t_118 %join;
    %jmp T_63;
    .thread T_63, $push;
    .scope S_0x55bf14274680;
T_64 ;
    %wait E_0x55bf14274920;
    %fork t_121, S_0x55bf142749a0;
    %jmp t_120;
    .scope S_0x55bf142749a0;
t_121 ;
    %load/vec4 v0x55bf14274ba0_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_64.3, 4;
    %load/vec4 v0x55bf14274cb0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_64.3;
    %flag_set/vec4 8;
    %jmp/1 T_64.2, 8;
    %load/vec4 v0x55bf14274ba0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_64.4, 4;
    %load/vec4 v0x55bf14274cb0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_64.4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_64.2;
    %jmp/0xz  T_64.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bf14274d70_0, 0, 1;
    %jmp T_64.1;
T_64.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bf14274d70_0, 0, 1;
T_64.1 ;
    %end;
    .scope S_0x55bf14274680;
t_120 %join;
    %jmp T_64;
    .thread T_64, $push;
    .scope S_0x55bf14273090;
T_65 ;
    %wait E_0x55bf142732e0;
    %fork t_123, S_0x55bf14273360;
    %jmp t_122;
    .scope S_0x55bf14273360;
t_123 ;
    %load/vec4 v0x55bf14273560_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_65.2, 4;
    %load/vec4 v0x55bf14273640_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_65.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bf14273700_0, 0, 1;
    %jmp T_65.1;
T_65.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bf14273700_0, 0, 1;
T_65.1 ;
    %end;
    .scope S_0x55bf14273090;
t_122 %join;
    %jmp T_65;
    .thread T_65, $push;
    .scope S_0x55bf14273f70;
T_66 ;
    %wait E_0x55bf1426e980;
    %fork t_125, S_0x55bf142741c0;
    %jmp t_124;
    .scope S_0x55bf142741c0;
t_125 ;
    %load/vec4 v0x55bf142743c0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_66.2, 4;
    %load/vec4 v0x55bf142744d0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_66.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bf14274590_0, 0, 1;
    %jmp T_66.1;
T_66.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bf14274590_0, 0, 1;
T_66.1 ;
    %end;
    .scope S_0x55bf14273f70;
t_124 %join;
    %jmp T_66;
    .thread T_66, $push;
    .scope S_0x55bf142728d0;
T_67 ;
    %wait E_0x55bf14272b20;
    %fork t_127, S_0x55bf14272ba0;
    %jmp t_126;
    .scope S_0x55bf14272ba0;
t_127 ;
    %load/vec4 v0x55bf14272da0_0;
    %cmpi/e 1, 0, 1;
    %jmp/1 T_67.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x55bf14272e80_0;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 8;
T_67.2;
    %jmp/0xz  T_67.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bf14272f40_0, 0, 1;
    %jmp T_67.1;
T_67.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bf14272f40_0, 0, 1;
T_67.1 ;
    %end;
    .scope S_0x55bf142728d0;
t_126 %join;
    %jmp T_67;
    .thread T_67, $push;
    .scope S_0x55bf14277710;
T_68 ;
    %wait E_0x55bf1426e980;
    %fork t_129, S_0x55bf142779b0;
    %jmp t_128;
    .scope S_0x55bf142779b0;
t_129 ;
    %load/vec4 v0x55bf14277bb0_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_68.3, 4;
    %load/vec4 v0x55bf14277d00_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_68.3;
    %flag_set/vec4 8;
    %jmp/1 T_68.2, 8;
    %load/vec4 v0x55bf14277bb0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_68.4, 4;
    %load/vec4 v0x55bf14277d00_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_68.4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_68.2;
    %jmp/0xz  T_68.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bf14277dc0_0, 0, 1;
    %jmp T_68.1;
T_68.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bf14277dc0_0, 0, 1;
T_68.1 ;
    %end;
    .scope S_0x55bf14277710;
t_128 %join;
    %jmp T_68;
    .thread T_68, $push;
    .scope S_0x55bf14276f80;
T_69 ;
    %wait E_0x55bf142771d0;
    %fork t_131, S_0x55bf14277250;
    %jmp t_130;
    .scope S_0x55bf14277250;
t_131 ;
    %load/vec4 v0x55bf14277450_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_69.2, 4;
    %load/vec4 v0x55bf14277530_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_69.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bf142775f0_0, 0, 1;
    %jmp T_69.1;
T_69.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bf142775f0_0, 0, 1;
T_69.1 ;
    %end;
    .scope S_0x55bf14276f80;
t_130 %join;
    %jmp T_69;
    .thread T_69, $push;
    .scope S_0x55bf14275840;
T_70 ;
    %wait E_0x55bf14275ad0;
    %fork t_133, S_0x55bf14275b50;
    %jmp t_132;
    .scope S_0x55bf14275b50;
t_133 ;
    %load/vec4 v0x55bf14275d50_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_70.2, 4;
    %load/vec4 v0x55bf14275e30_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_70.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bf14275ef0_0, 0, 1;
    %jmp T_70.1;
T_70.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bf14275ef0_0, 0, 1;
T_70.1 ;
    %end;
    .scope S_0x55bf14275840;
t_132 %join;
    %jmp T_70;
    .thread T_70, $push;
    .scope S_0x55bf14276010;
T_71 ;
    %wait E_0x55bf14276260;
    %fork t_135, S_0x55bf142762e0;
    %jmp t_134;
    .scope S_0x55bf142762e0;
t_135 ;
    %load/vec4 v0x55bf142764e0_0;
    %cmpi/e 1, 0, 1;
    %jmp/1 T_71.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x55bf142765d0_0;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 8;
T_71.2;
    %jmp/0xz  T_71.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bf14276670_0, 0, 1;
    %jmp T_71.1;
T_71.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bf14276670_0, 0, 1;
T_71.1 ;
    %end;
    .scope S_0x55bf14276010;
t_134 %join;
    %jmp T_71;
    .thread T_71, $push;
    .scope S_0x55bf142767c0;
T_72 ;
    %wait E_0x55bf14276a40;
    %fork t_137, S_0x55bf14276aa0;
    %jmp t_136;
    .scope S_0x55bf14276aa0;
t_137 ;
    %load/vec4 v0x55bf14276ca0_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_72.3, 4;
    %load/vec4 v0x55bf14276d90_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.3;
    %flag_set/vec4 8;
    %jmp/1 T_72.2, 8;
    %load/vec4 v0x55bf14276ca0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_72.4, 4;
    %load/vec4 v0x55bf14276d90_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_72.2;
    %jmp/0xz  T_72.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bf14276e30_0, 0, 1;
    %jmp T_72.1;
T_72.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bf14276e30_0, 0, 1;
T_72.1 ;
    %end;
    .scope S_0x55bf142767c0;
t_136 %join;
    %jmp T_72;
    .thread T_72, $push;
    .scope S_0x55bf14278b70;
T_73 ;
    %wait E_0x55bf14279110;
    %fork t_139, S_0x55bf14279190;
    %jmp t_138;
    .scope S_0x55bf14279190;
t_139 ;
    %load/vec4 v0x55bf142794f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_73.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_73.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_73.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_73.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_73.4, 6;
    %load/vec4 v0x55bf14279450_0;
    %store/vec4 v0x55bf14279660_0, 0, 1;
    %jmp T_73.6;
T_73.0 ;
    %load/vec4 v0x55bf14279450_0;
    %store/vec4 v0x55bf14279660_0, 0, 1;
    %jmp T_73.6;
T_73.1 ;
    %load/vec4 v0x55bf142795c0_0;
    %store/vec4 v0x55bf14279660_0, 0, 1;
    %jmp T_73.6;
T_73.2 ;
    %load/vec4 v0x55bf14279860_0;
    %store/vec4 v0x55bf14279660_0, 0, 1;
    %jmp T_73.6;
T_73.3 ;
    %load/vec4 v0x55bf14279390_0;
    %store/vec4 v0x55bf14279660_0, 0, 1;
    %jmp T_73.6;
T_73.4 ;
    %load/vec4 v0x55bf14279770_0;
    %store/vec4 v0x55bf14279660_0, 0, 1;
    %jmp T_73.6;
T_73.6 ;
    %pop/vec4 1;
    %end;
    .scope S_0x55bf14278b70;
t_138 %join;
    %jmp T_73;
    .thread T_73, $push;
    .scope S_0x55bf1427bf80;
T_74 ;
    %wait E_0x55bf142790d0;
    %fork t_141, S_0x55bf1427c250;
    %jmp t_140;
    .scope S_0x55bf1427c250;
t_141 ;
    %load/vec4 v0x55bf1427c450_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_74.2, 4;
    %load/vec4 v0x55bf1427c530_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_74.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bf1427c5f0_0, 0, 1;
    %jmp T_74.1;
T_74.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bf1427c5f0_0, 0, 1;
T_74.1 ;
    %end;
    .scope S_0x55bf1427bf80;
t_140 %join;
    %jmp T_74;
    .thread T_74, $push;
    .scope S_0x55bf142841b0;
T_75 ;
    %wait E_0x55bf142790d0;
    %fork t_143, S_0x55bf14284420;
    %jmp t_142;
    .scope S_0x55bf14284420;
t_143 ;
    %load/vec4 v0x55bf14284620_0;
    %cmpi/e 1, 0, 1;
    %jmp/1 T_75.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x55bf142846e0_0;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 8;
T_75.2;
    %jmp/0xz  T_75.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bf142848b0_0, 0, 1;
    %jmp T_75.1;
T_75.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bf142848b0_0, 0, 1;
T_75.1 ;
    %end;
    .scope S_0x55bf142841b0;
t_142 %join;
    %jmp T_75;
    .thread T_75, $push;
    .scope S_0x55bf14284970;
T_76 ;
    %wait E_0x55bf142790d0;
    %fork t_145, S_0x55bf14284bc0;
    %jmp t_144;
    .scope S_0x55bf14284bc0;
t_145 ;
    %load/vec4 v0x55bf14284dc0_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_76.3, 4;
    %load/vec4 v0x55bf14284f90_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_76.3;
    %flag_set/vec4 8;
    %jmp/1 T_76.2, 8;
    %load/vec4 v0x55bf14284dc0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_76.4, 4;
    %load/vec4 v0x55bf14284f90_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_76.4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_76.2;
    %jmp/0xz  T_76.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bf14285050_0, 0, 1;
    %jmp T_76.1;
T_76.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bf14285050_0, 0, 1;
T_76.1 ;
    %end;
    .scope S_0x55bf14284970;
t_144 %join;
    %jmp T_76;
    .thread T_76, $push;
    .scope S_0x55bf1427dfb0;
T_77 ;
    %wait E_0x55bf142790d0;
    %fork t_147, S_0x55bf1427e230;
    %jmp t_146;
    .scope S_0x55bf1427e230;
t_147 ;
    %load/vec4 v0x55bf1427e410_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_77.3, 4;
    %load/vec4 v0x55bf1427e500_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_77.3;
    %flag_set/vec4 8;
    %jmp/1 T_77.2, 8;
    %load/vec4 v0x55bf1427e410_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_77.4, 4;
    %load/vec4 v0x55bf1427e500_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_77.4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_77.2;
    %jmp/0xz  T_77.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bf1427e5f0_0, 0, 1;
    %jmp T_77.1;
T_77.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bf1427e5f0_0, 0, 1;
T_77.1 ;
    %end;
    .scope S_0x55bf1427dfb0;
t_146 %join;
    %jmp T_77;
    .thread T_77, $push;
    .scope S_0x55bf1427edf0;
T_78 ;
    %wait E_0x55bf1427f090;
    %fork t_149, S_0x55bf1427f110;
    %jmp t_148;
    .scope S_0x55bf1427f110;
t_149 ;
    %load/vec4 v0x55bf1427f310_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_78.3, 4;
    %load/vec4 v0x55bf1427f420_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_78.3;
    %flag_set/vec4 8;
    %jmp/1 T_78.2, 8;
    %load/vec4 v0x55bf1427f310_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_78.4, 4;
    %load/vec4 v0x55bf1427f420_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_78.4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_78.2;
    %jmp/0xz  T_78.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bf1427f4e0_0, 0, 1;
    %jmp T_78.1;
T_78.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bf1427f4e0_0, 0, 1;
T_78.1 ;
    %end;
    .scope S_0x55bf1427edf0;
t_148 %join;
    %jmp T_78;
    .thread T_78, $push;
    .scope S_0x55bf1427d800;
T_79 ;
    %wait E_0x55bf1427da50;
    %fork t_151, S_0x55bf1427dad0;
    %jmp t_150;
    .scope S_0x55bf1427dad0;
t_151 ;
    %load/vec4 v0x55bf1427dcd0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_79.2, 4;
    %load/vec4 v0x55bf1427ddb0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_79.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bf1427de70_0, 0, 1;
    %jmp T_79.1;
T_79.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bf1427de70_0, 0, 1;
T_79.1 ;
    %end;
    .scope S_0x55bf1427d800;
t_150 %join;
    %jmp T_79;
    .thread T_79, $push;
    .scope S_0x55bf1427e6e0;
T_80 ;
    %wait E_0x55bf142790d0;
    %fork t_153, S_0x55bf1427e930;
    %jmp t_152;
    .scope S_0x55bf1427e930;
t_153 ;
    %load/vec4 v0x55bf1427eb30_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_80.2, 4;
    %load/vec4 v0x55bf1427ec40_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_80.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bf1427ed00_0, 0, 1;
    %jmp T_80.1;
T_80.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bf1427ed00_0, 0, 1;
T_80.1 ;
    %end;
    .scope S_0x55bf1427e6e0;
t_152 %join;
    %jmp T_80;
    .thread T_80, $push;
    .scope S_0x55bf1427d040;
T_81 ;
    %wait E_0x55bf1427d290;
    %fork t_155, S_0x55bf1427d310;
    %jmp t_154;
    .scope S_0x55bf1427d310;
t_155 ;
    %load/vec4 v0x55bf1427d510_0;
    %cmpi/e 1, 0, 1;
    %jmp/1 T_81.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x55bf1427d5f0_0;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 8;
T_81.2;
    %jmp/0xz  T_81.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bf1427d6b0_0, 0, 1;
    %jmp T_81.1;
T_81.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bf1427d6b0_0, 0, 1;
T_81.1 ;
    %end;
    .scope S_0x55bf1427d040;
t_154 %join;
    %jmp T_81;
    .thread T_81, $push;
    .scope S_0x55bf14281e80;
T_82 ;
    %wait E_0x55bf142790d0;
    %fork t_157, S_0x55bf14282120;
    %jmp t_156;
    .scope S_0x55bf14282120;
t_157 ;
    %load/vec4 v0x55bf14282320_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_82.3, 4;
    %load/vec4 v0x55bf14282470_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_82.3;
    %flag_set/vec4 8;
    %jmp/1 T_82.2, 8;
    %load/vec4 v0x55bf14282320_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_82.4, 4;
    %load/vec4 v0x55bf14282470_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_82.4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_82.2;
    %jmp/0xz  T_82.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bf14282530_0, 0, 1;
    %jmp T_82.1;
T_82.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bf14282530_0, 0, 1;
T_82.1 ;
    %end;
    .scope S_0x55bf14281e80;
t_156 %join;
    %jmp T_82;
    .thread T_82, $push;
    .scope S_0x55bf142816f0;
T_83 ;
    %wait E_0x55bf14281940;
    %fork t_159, S_0x55bf142819c0;
    %jmp t_158;
    .scope S_0x55bf142819c0;
t_159 ;
    %load/vec4 v0x55bf14281bc0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_83.2, 4;
    %load/vec4 v0x55bf14281ca0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_83.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bf14281d60_0, 0, 1;
    %jmp T_83.1;
T_83.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bf14281d60_0, 0, 1;
T_83.1 ;
    %end;
    .scope S_0x55bf142816f0;
t_158 %join;
    %jmp T_83;
    .thread T_83, $push;
    .scope S_0x55bf1427ffb0;
T_84 ;
    %wait E_0x55bf14280240;
    %fork t_161, S_0x55bf142802c0;
    %jmp t_160;
    .scope S_0x55bf142802c0;
t_161 ;
    %load/vec4 v0x55bf142804c0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_84.2, 4;
    %load/vec4 v0x55bf142805a0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_84.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bf14280660_0, 0, 1;
    %jmp T_84.1;
T_84.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bf14280660_0, 0, 1;
T_84.1 ;
    %end;
    .scope S_0x55bf1427ffb0;
t_160 %join;
    %jmp T_84;
    .thread T_84, $push;
    .scope S_0x55bf14280780;
T_85 ;
    %wait E_0x55bf142809d0;
    %fork t_163, S_0x55bf14280a50;
    %jmp t_162;
    .scope S_0x55bf14280a50;
t_163 ;
    %load/vec4 v0x55bf14280c50_0;
    %cmpi/e 1, 0, 1;
    %jmp/1 T_85.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x55bf14280d40_0;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 8;
T_85.2;
    %jmp/0xz  T_85.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bf14280de0_0, 0, 1;
    %jmp T_85.1;
T_85.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bf14280de0_0, 0, 1;
T_85.1 ;
    %end;
    .scope S_0x55bf14280780;
t_162 %join;
    %jmp T_85;
    .thread T_85, $push;
    .scope S_0x55bf14280f30;
T_86 ;
    %wait E_0x55bf142811b0;
    %fork t_165, S_0x55bf14281210;
    %jmp t_164;
    .scope S_0x55bf14281210;
t_165 ;
    %load/vec4 v0x55bf14281410_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_86.3, 4;
    %load/vec4 v0x55bf14281500_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_86.3;
    %flag_set/vec4 8;
    %jmp/1 T_86.2, 8;
    %load/vec4 v0x55bf14281410_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_86.4, 4;
    %load/vec4 v0x55bf14281500_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_86.4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_86.2;
    %jmp/0xz  T_86.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bf142815a0_0, 0, 1;
    %jmp T_86.1;
T_86.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bf142815a0_0, 0, 1;
T_86.1 ;
    %end;
    .scope S_0x55bf14280f30;
t_164 %join;
    %jmp T_86;
    .thread T_86, $push;
    .scope S_0x55bf142832e0;
T_87 ;
    %wait E_0x55bf14283880;
    %fork t_167, S_0x55bf14283900;
    %jmp t_166;
    .scope S_0x55bf14283900;
t_167 ;
    %load/vec4 v0x55bf14283c60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_87.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_87.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_87.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_87.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_87.4, 6;
    %load/vec4 v0x55bf14283bc0_0;
    %store/vec4 v0x55bf14283dd0_0, 0, 1;
    %jmp T_87.6;
T_87.0 ;
    %load/vec4 v0x55bf14283bc0_0;
    %store/vec4 v0x55bf14283dd0_0, 0, 1;
    %jmp T_87.6;
T_87.1 ;
    %load/vec4 v0x55bf14283d30_0;
    %store/vec4 v0x55bf14283dd0_0, 0, 1;
    %jmp T_87.6;
T_87.2 ;
    %load/vec4 v0x55bf14283fd0_0;
    %store/vec4 v0x55bf14283dd0_0, 0, 1;
    %jmp T_87.6;
T_87.3 ;
    %load/vec4 v0x55bf14283b00_0;
    %store/vec4 v0x55bf14283dd0_0, 0, 1;
    %jmp T_87.6;
T_87.4 ;
    %load/vec4 v0x55bf14283ee0_0;
    %store/vec4 v0x55bf14283dd0_0, 0, 1;
    %jmp T_87.6;
T_87.6 ;
    %pop/vec4 1;
    %end;
    .scope S_0x55bf142832e0;
t_166 %join;
    %jmp T_87;
    .thread T_87, $push;
    .scope S_0x55bf142866b0;
T_88 ;
    %wait E_0x55bf14283840;
    %fork t_169, S_0x55bf14286980;
    %jmp t_168;
    .scope S_0x55bf14286980;
t_169 ;
    %load/vec4 v0x55bf14286b80_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_88.2, 4;
    %load/vec4 v0x55bf14286c60_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_88.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bf14286d20_0, 0, 1;
    %jmp T_88.1;
T_88.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bf14286d20_0, 0, 1;
T_88.1 ;
    %end;
    .scope S_0x55bf142866b0;
t_168 %join;
    %jmp T_88;
    .thread T_88, $push;
    .scope S_0x55bf1428e8e0;
T_89 ;
    %wait E_0x55bf14283840;
    %fork t_171, S_0x55bf1428eb50;
    %jmp t_170;
    .scope S_0x55bf1428eb50;
t_171 ;
    %load/vec4 v0x55bf1428ed50_0;
    %cmpi/e 1, 0, 1;
    %jmp/1 T_89.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x55bf1428ee10_0;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 8;
T_89.2;
    %jmp/0xz  T_89.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bf1428efe0_0, 0, 1;
    %jmp T_89.1;
T_89.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bf1428efe0_0, 0, 1;
T_89.1 ;
    %end;
    .scope S_0x55bf1428e8e0;
t_170 %join;
    %jmp T_89;
    .thread T_89, $push;
    .scope S_0x55bf1428f0a0;
T_90 ;
    %wait E_0x55bf14283840;
    %fork t_173, S_0x55bf1428f2f0;
    %jmp t_172;
    .scope S_0x55bf1428f2f0;
t_173 ;
    %load/vec4 v0x55bf1428f4f0_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_90.3, 4;
    %load/vec4 v0x55bf1428f6c0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_90.3;
    %flag_set/vec4 8;
    %jmp/1 T_90.2, 8;
    %load/vec4 v0x55bf1428f4f0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_90.4, 4;
    %load/vec4 v0x55bf1428f6c0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_90.4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_90.2;
    %jmp/0xz  T_90.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bf1428f780_0, 0, 1;
    %jmp T_90.1;
T_90.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bf1428f780_0, 0, 1;
T_90.1 ;
    %end;
    .scope S_0x55bf1428f0a0;
t_172 %join;
    %jmp T_90;
    .thread T_90, $push;
    .scope S_0x55bf142886e0;
T_91 ;
    %wait E_0x55bf14283840;
    %fork t_175, S_0x55bf14288960;
    %jmp t_174;
    .scope S_0x55bf14288960;
t_175 ;
    %load/vec4 v0x55bf14288b40_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_91.3, 4;
    %load/vec4 v0x55bf14288c30_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_91.3;
    %flag_set/vec4 8;
    %jmp/1 T_91.2, 8;
    %load/vec4 v0x55bf14288b40_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_91.4, 4;
    %load/vec4 v0x55bf14288c30_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_91.4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_91.2;
    %jmp/0xz  T_91.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bf14288d20_0, 0, 1;
    %jmp T_91.1;
T_91.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bf14288d20_0, 0, 1;
T_91.1 ;
    %end;
    .scope S_0x55bf142886e0;
t_174 %join;
    %jmp T_91;
    .thread T_91, $push;
    .scope S_0x55bf14289520;
T_92 ;
    %wait E_0x55bf142897c0;
    %fork t_177, S_0x55bf14289840;
    %jmp t_176;
    .scope S_0x55bf14289840;
t_177 ;
    %load/vec4 v0x55bf14289a40_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_92.3, 4;
    %load/vec4 v0x55bf14289b50_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_92.3;
    %flag_set/vec4 8;
    %jmp/1 T_92.2, 8;
    %load/vec4 v0x55bf14289a40_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_92.4, 4;
    %load/vec4 v0x55bf14289b50_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_92.4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_92.2;
    %jmp/0xz  T_92.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bf14289c10_0, 0, 1;
    %jmp T_92.1;
T_92.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bf14289c10_0, 0, 1;
T_92.1 ;
    %end;
    .scope S_0x55bf14289520;
t_176 %join;
    %jmp T_92;
    .thread T_92, $push;
    .scope S_0x55bf14287f30;
T_93 ;
    %wait E_0x55bf14288180;
    %fork t_179, S_0x55bf14288200;
    %jmp t_178;
    .scope S_0x55bf14288200;
t_179 ;
    %load/vec4 v0x55bf14288400_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_93.2, 4;
    %load/vec4 v0x55bf142884e0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_93.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bf142885a0_0, 0, 1;
    %jmp T_93.1;
T_93.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bf142885a0_0, 0, 1;
T_93.1 ;
    %end;
    .scope S_0x55bf14287f30;
t_178 %join;
    %jmp T_93;
    .thread T_93, $push;
    .scope S_0x55bf14288e10;
T_94 ;
    %wait E_0x55bf14283840;
    %fork t_181, S_0x55bf14289060;
    %jmp t_180;
    .scope S_0x55bf14289060;
t_181 ;
    %load/vec4 v0x55bf14289260_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_94.2, 4;
    %load/vec4 v0x55bf14289370_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_94.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bf14289430_0, 0, 1;
    %jmp T_94.1;
T_94.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bf14289430_0, 0, 1;
T_94.1 ;
    %end;
    .scope S_0x55bf14288e10;
t_180 %join;
    %jmp T_94;
    .thread T_94, $push;
    .scope S_0x55bf14287770;
T_95 ;
    %wait E_0x55bf142879c0;
    %fork t_183, S_0x55bf14287a40;
    %jmp t_182;
    .scope S_0x55bf14287a40;
t_183 ;
    %load/vec4 v0x55bf14287c40_0;
    %cmpi/e 1, 0, 1;
    %jmp/1 T_95.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x55bf14287d20_0;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 8;
T_95.2;
    %jmp/0xz  T_95.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bf14287de0_0, 0, 1;
    %jmp T_95.1;
T_95.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bf14287de0_0, 0, 1;
T_95.1 ;
    %end;
    .scope S_0x55bf14287770;
t_182 %join;
    %jmp T_95;
    .thread T_95, $push;
    .scope S_0x55bf1428c5b0;
T_96 ;
    %wait E_0x55bf14283840;
    %fork t_185, S_0x55bf1428c850;
    %jmp t_184;
    .scope S_0x55bf1428c850;
t_185 ;
    %load/vec4 v0x55bf1428ca50_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_96.3, 4;
    %load/vec4 v0x55bf1428cba0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_96.3;
    %flag_set/vec4 8;
    %jmp/1 T_96.2, 8;
    %load/vec4 v0x55bf1428ca50_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_96.4, 4;
    %load/vec4 v0x55bf1428cba0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_96.4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_96.2;
    %jmp/0xz  T_96.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bf1428cc60_0, 0, 1;
    %jmp T_96.1;
T_96.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bf1428cc60_0, 0, 1;
T_96.1 ;
    %end;
    .scope S_0x55bf1428c5b0;
t_184 %join;
    %jmp T_96;
    .thread T_96, $push;
    .scope S_0x55bf1428be20;
T_97 ;
    %wait E_0x55bf1428c070;
    %fork t_187, S_0x55bf1428c0f0;
    %jmp t_186;
    .scope S_0x55bf1428c0f0;
t_187 ;
    %load/vec4 v0x55bf1428c2f0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_97.2, 4;
    %load/vec4 v0x55bf1428c3d0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_97.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bf1428c490_0, 0, 1;
    %jmp T_97.1;
T_97.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bf1428c490_0, 0, 1;
T_97.1 ;
    %end;
    .scope S_0x55bf1428be20;
t_186 %join;
    %jmp T_97;
    .thread T_97, $push;
    .scope S_0x55bf1428a6e0;
T_98 ;
    %wait E_0x55bf1428a970;
    %fork t_189, S_0x55bf1428a9f0;
    %jmp t_188;
    .scope S_0x55bf1428a9f0;
t_189 ;
    %load/vec4 v0x55bf1428abf0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_98.2, 4;
    %load/vec4 v0x55bf1428acd0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_98.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_98.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bf1428ad90_0, 0, 1;
    %jmp T_98.1;
T_98.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bf1428ad90_0, 0, 1;
T_98.1 ;
    %end;
    .scope S_0x55bf1428a6e0;
t_188 %join;
    %jmp T_98;
    .thread T_98, $push;
    .scope S_0x55bf1428aeb0;
T_99 ;
    %wait E_0x55bf1428b100;
    %fork t_191, S_0x55bf1428b180;
    %jmp t_190;
    .scope S_0x55bf1428b180;
t_191 ;
    %load/vec4 v0x55bf1428b380_0;
    %cmpi/e 1, 0, 1;
    %jmp/1 T_99.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x55bf1428b470_0;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 8;
T_99.2;
    %jmp/0xz  T_99.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bf1428b510_0, 0, 1;
    %jmp T_99.1;
T_99.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bf1428b510_0, 0, 1;
T_99.1 ;
    %end;
    .scope S_0x55bf1428aeb0;
t_190 %join;
    %jmp T_99;
    .thread T_99, $push;
    .scope S_0x55bf1428b660;
T_100 ;
    %wait E_0x55bf1428b8e0;
    %fork t_193, S_0x55bf1428b940;
    %jmp t_192;
    .scope S_0x55bf1428b940;
t_193 ;
    %load/vec4 v0x55bf1428bb40_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_100.3, 4;
    %load/vec4 v0x55bf1428bc30_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_100.3;
    %flag_set/vec4 8;
    %jmp/1 T_100.2, 8;
    %load/vec4 v0x55bf1428bb40_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_100.4, 4;
    %load/vec4 v0x55bf1428bc30_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_100.4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_100.2;
    %jmp/0xz  T_100.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bf1428bcd0_0, 0, 1;
    %jmp T_100.1;
T_100.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bf1428bcd0_0, 0, 1;
T_100.1 ;
    %end;
    .scope S_0x55bf1428b660;
t_192 %join;
    %jmp T_100;
    .thread T_100, $push;
    .scope S_0x55bf1428da10;
T_101 ;
    %wait E_0x55bf1428dfb0;
    %fork t_195, S_0x55bf1428e030;
    %jmp t_194;
    .scope S_0x55bf1428e030;
t_195 ;
    %load/vec4 v0x55bf1428e390_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_101.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_101.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_101.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_101.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_101.4, 6;
    %load/vec4 v0x55bf1428e2f0_0;
    %store/vec4 v0x55bf1428e500_0, 0, 1;
    %jmp T_101.6;
T_101.0 ;
    %load/vec4 v0x55bf1428e2f0_0;
    %store/vec4 v0x55bf1428e500_0, 0, 1;
    %jmp T_101.6;
T_101.1 ;
    %load/vec4 v0x55bf1428e460_0;
    %store/vec4 v0x55bf1428e500_0, 0, 1;
    %jmp T_101.6;
T_101.2 ;
    %load/vec4 v0x55bf1428e700_0;
    %store/vec4 v0x55bf1428e500_0, 0, 1;
    %jmp T_101.6;
T_101.3 ;
    %load/vec4 v0x55bf1428e230_0;
    %store/vec4 v0x55bf1428e500_0, 0, 1;
    %jmp T_101.6;
T_101.4 ;
    %load/vec4 v0x55bf1428e610_0;
    %store/vec4 v0x55bf1428e500_0, 0, 1;
    %jmp T_101.6;
T_101.6 ;
    %pop/vec4 1;
    %end;
    .scope S_0x55bf1428da10;
t_194 %join;
    %jmp T_101;
    .thread T_101, $push;
    .scope S_0x55bf14290de0;
T_102 ;
    %wait E_0x55bf1428df70;
    %fork t_197, S_0x55bf142910b0;
    %jmp t_196;
    .scope S_0x55bf142910b0;
t_197 ;
    %load/vec4 v0x55bf142912b0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_102.2, 4;
    %load/vec4 v0x55bf14291390_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_102.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bf14291450_0, 0, 1;
    %jmp T_102.1;
T_102.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bf14291450_0, 0, 1;
T_102.1 ;
    %end;
    .scope S_0x55bf14290de0;
t_196 %join;
    %jmp T_102;
    .thread T_102, $push;
    .scope S_0x55bf14299100;
T_103 ;
    %wait E_0x55bf1428df70;
    %fork t_199, S_0x55bf14299370;
    %jmp t_198;
    .scope S_0x55bf14299370;
t_199 ;
    %load/vec4 v0x55bf14299570_0;
    %cmpi/e 1, 0, 1;
    %jmp/1 T_103.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x55bf14299630_0;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 8;
T_103.2;
    %jmp/0xz  T_103.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bf14299800_0, 0, 1;
    %jmp T_103.1;
T_103.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bf14299800_0, 0, 1;
T_103.1 ;
    %end;
    .scope S_0x55bf14299100;
t_198 %join;
    %jmp T_103;
    .thread T_103, $push;
    .scope S_0x55bf142998c0;
T_104 ;
    %wait E_0x55bf1428df70;
    %fork t_201, S_0x55bf14299b10;
    %jmp t_200;
    .scope S_0x55bf14299b10;
t_201 ;
    %load/vec4 v0x55bf14299d10_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_104.3, 4;
    %load/vec4 v0x55bf14299ee0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_104.3;
    %flag_set/vec4 8;
    %jmp/1 T_104.2, 8;
    %load/vec4 v0x55bf14299d10_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_104.4, 4;
    %load/vec4 v0x55bf14299ee0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_104.4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_104.2;
    %jmp/0xz  T_104.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bf14299fa0_0, 0, 1;
    %jmp T_104.1;
T_104.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bf14299fa0_0, 0, 1;
T_104.1 ;
    %end;
    .scope S_0x55bf142998c0;
t_200 %join;
    %jmp T_104;
    .thread T_104, $push;
    .scope S_0x55bf14292e10;
T_105 ;
    %wait E_0x55bf1428df70;
    %fork t_203, S_0x55bf14293090;
    %jmp t_202;
    .scope S_0x55bf14293090;
t_203 ;
    %load/vec4 v0x55bf14293270_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_105.3, 4;
    %load/vec4 v0x55bf14293360_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_105.3;
    %flag_set/vec4 8;
    %jmp/1 T_105.2, 8;
    %load/vec4 v0x55bf14293270_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_105.4, 4;
    %load/vec4 v0x55bf14293360_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_105.4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_105.2;
    %jmp/0xz  T_105.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bf14293450_0, 0, 1;
    %jmp T_105.1;
T_105.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bf14293450_0, 0, 1;
T_105.1 ;
    %end;
    .scope S_0x55bf14292e10;
t_202 %join;
    %jmp T_105;
    .thread T_105, $push;
    .scope S_0x55bf14293c50;
T_106 ;
    %wait E_0x55bf14293ef0;
    %fork t_205, S_0x55bf14293f70;
    %jmp t_204;
    .scope S_0x55bf14293f70;
t_205 ;
    %load/vec4 v0x55bf14294170_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_106.3, 4;
    %load/vec4 v0x55bf14294280_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_106.3;
    %flag_set/vec4 8;
    %jmp/1 T_106.2, 8;
    %load/vec4 v0x55bf14294170_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_106.4, 4;
    %load/vec4 v0x55bf14294280_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_106.4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_106.2;
    %jmp/0xz  T_106.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bf14294340_0, 0, 1;
    %jmp T_106.1;
T_106.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bf14294340_0, 0, 1;
T_106.1 ;
    %end;
    .scope S_0x55bf14293c50;
t_204 %join;
    %jmp T_106;
    .thread T_106, $push;
    .scope S_0x55bf14292660;
T_107 ;
    %wait E_0x55bf142928b0;
    %fork t_207, S_0x55bf14292930;
    %jmp t_206;
    .scope S_0x55bf14292930;
t_207 ;
    %load/vec4 v0x55bf14292b30_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_107.2, 4;
    %load/vec4 v0x55bf14292c10_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_107.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_107.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bf14292cd0_0, 0, 1;
    %jmp T_107.1;
T_107.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bf14292cd0_0, 0, 1;
T_107.1 ;
    %end;
    .scope S_0x55bf14292660;
t_206 %join;
    %jmp T_107;
    .thread T_107, $push;
    .scope S_0x55bf14293540;
T_108 ;
    %wait E_0x55bf1428df70;
    %fork t_209, S_0x55bf14293790;
    %jmp t_208;
    .scope S_0x55bf14293790;
t_209 ;
    %load/vec4 v0x55bf14293990_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_108.2, 4;
    %load/vec4 v0x55bf14293aa0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_108.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_108.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bf14293b60_0, 0, 1;
    %jmp T_108.1;
T_108.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bf14293b60_0, 0, 1;
T_108.1 ;
    %end;
    .scope S_0x55bf14293540;
t_208 %join;
    %jmp T_108;
    .thread T_108, $push;
    .scope S_0x55bf14291ea0;
T_109 ;
    %wait E_0x55bf142920f0;
    %fork t_211, S_0x55bf14292170;
    %jmp t_210;
    .scope S_0x55bf14292170;
t_211 ;
    %load/vec4 v0x55bf14292370_0;
    %cmpi/e 1, 0, 1;
    %jmp/1 T_109.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x55bf14292450_0;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 8;
T_109.2;
    %jmp/0xz  T_109.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bf14292510_0, 0, 1;
    %jmp T_109.1;
T_109.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bf14292510_0, 0, 1;
T_109.1 ;
    %end;
    .scope S_0x55bf14291ea0;
t_210 %join;
    %jmp T_109;
    .thread T_109, $push;
    .scope S_0x55bf14296ce0;
T_110 ;
    %wait E_0x55bf1428df70;
    %fork t_213, S_0x55bf14296f80;
    %jmp t_212;
    .scope S_0x55bf14296f80;
t_213 ;
    %load/vec4 v0x55bf14297180_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_110.3, 4;
    %load/vec4 v0x55bf142972d0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_110.3;
    %flag_set/vec4 8;
    %jmp/1 T_110.2, 8;
    %load/vec4 v0x55bf14297180_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_110.4, 4;
    %load/vec4 v0x55bf142972d0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_110.4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_110.2;
    %jmp/0xz  T_110.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bf14297390_0, 0, 1;
    %jmp T_110.1;
T_110.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bf14297390_0, 0, 1;
T_110.1 ;
    %end;
    .scope S_0x55bf14296ce0;
t_212 %join;
    %jmp T_110;
    .thread T_110, $push;
    .scope S_0x55bf14296550;
T_111 ;
    %wait E_0x55bf142967a0;
    %fork t_215, S_0x55bf14296820;
    %jmp t_214;
    .scope S_0x55bf14296820;
t_215 ;
    %load/vec4 v0x55bf14296a20_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_111.2, 4;
    %load/vec4 v0x55bf14296b00_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_111.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_111.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bf14296bc0_0, 0, 1;
    %jmp T_111.1;
T_111.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bf14296bc0_0, 0, 1;
T_111.1 ;
    %end;
    .scope S_0x55bf14296550;
t_214 %join;
    %jmp T_111;
    .thread T_111, $push;
    .scope S_0x55bf14294e10;
T_112 ;
    %wait E_0x55bf142950a0;
    %fork t_217, S_0x55bf14295120;
    %jmp t_216;
    .scope S_0x55bf14295120;
t_217 ;
    %load/vec4 v0x55bf14295320_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_112.2, 4;
    %load/vec4 v0x55bf14295400_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_112.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_112.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bf142954c0_0, 0, 1;
    %jmp T_112.1;
T_112.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bf142954c0_0, 0, 1;
T_112.1 ;
    %end;
    .scope S_0x55bf14294e10;
t_216 %join;
    %jmp T_112;
    .thread T_112, $push;
    .scope S_0x55bf142955e0;
T_113 ;
    %wait E_0x55bf14295830;
    %fork t_219, S_0x55bf142958b0;
    %jmp t_218;
    .scope S_0x55bf142958b0;
t_219 ;
    %load/vec4 v0x55bf14295ab0_0;
    %cmpi/e 1, 0, 1;
    %jmp/1 T_113.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x55bf14295ba0_0;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 8;
T_113.2;
    %jmp/0xz  T_113.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bf14295c40_0, 0, 1;
    %jmp T_113.1;
T_113.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bf14295c40_0, 0, 1;
T_113.1 ;
    %end;
    .scope S_0x55bf142955e0;
t_218 %join;
    %jmp T_113;
    .thread T_113, $push;
    .scope S_0x55bf14295d90;
T_114 ;
    %wait E_0x55bf14296010;
    %fork t_221, S_0x55bf14296070;
    %jmp t_220;
    .scope S_0x55bf14296070;
t_221 ;
    %load/vec4 v0x55bf14296270_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_114.3, 4;
    %load/vec4 v0x55bf14296360_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_114.3;
    %flag_set/vec4 8;
    %jmp/1 T_114.2, 8;
    %load/vec4 v0x55bf14296270_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_114.4, 4;
    %load/vec4 v0x55bf14296360_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_114.4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_114.2;
    %jmp/0xz  T_114.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bf14296400_0, 0, 1;
    %jmp T_114.1;
T_114.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bf14296400_0, 0, 1;
T_114.1 ;
    %end;
    .scope S_0x55bf14295d90;
t_220 %join;
    %jmp T_114;
    .thread T_114, $push;
    .scope S_0x55bf14298140;
T_115 ;
    %wait E_0x55bf142987d0;
    %fork t_223, S_0x55bf14298850;
    %jmp t_222;
    .scope S_0x55bf14298850;
t_223 ;
    %load/vec4 v0x55bf14298bb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_115.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_115.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_115.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_115.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_115.4, 6;
    %load/vec4 v0x55bf14298b10_0;
    %store/vec4 v0x55bf14298d20_0, 0, 1;
    %jmp T_115.6;
T_115.0 ;
    %load/vec4 v0x55bf14298b10_0;
    %store/vec4 v0x55bf14298d20_0, 0, 1;
    %jmp T_115.6;
T_115.1 ;
    %load/vec4 v0x55bf14298c80_0;
    %store/vec4 v0x55bf14298d20_0, 0, 1;
    %jmp T_115.6;
T_115.2 ;
    %load/vec4 v0x55bf14298f20_0;
    %store/vec4 v0x55bf14298d20_0, 0, 1;
    %jmp T_115.6;
T_115.3 ;
    %load/vec4 v0x55bf14298a50_0;
    %store/vec4 v0x55bf14298d20_0, 0, 1;
    %jmp T_115.6;
T_115.4 ;
    %load/vec4 v0x55bf14298e30_0;
    %store/vec4 v0x55bf14298d20_0, 0, 1;
    %jmp T_115.6;
T_115.6 ;
    %pop/vec4 1;
    %end;
    .scope S_0x55bf14298140;
t_222 %join;
    %jmp T_115;
    .thread T_115, $push;
    .scope S_0x55bf1421ebc0;
T_116 ;
    %wait E_0x55bf1410cf20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bf1429b310_0, 0, 1;
    %load/vec4 v0x55bf1429b3d0_0;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_116.0, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_116.1, 6;
    %jmp T_116.2;
T_116.0 ;
    %load/vec4 v0x55bf1429afc0_0;
    %parti/s 1, 7, 4;
    %store/vec4 v0x55bf1429b310_0, 0, 1;
    %jmp T_116.2;
T_116.1 ;
    %load/vec4 v0x55bf1429af00_0;
    %parti/s 1, 7, 4;
    %store/vec4 v0x55bf1429b310_0, 0, 1;
    %jmp T_116.2;
T_116.2 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55bf1429b5a0_0, 0, 2;
    %load/vec4 v0x55bf1429b3d0_0;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_116.3, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_116.4, 6;
    %load/vec4 v0x55bf1429b760_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_116.7, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55bf1429b5a0_0, 0, 2;
T_116.7 ;
    %jmp T_116.6;
T_116.3 ;
    %load/vec4 v0x55bf1429b310_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_116.9, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x55bf1429b5a0_0, 0, 2;
    %jmp T_116.10;
T_116.9 ;
    %load/vec4 v0x55bf1429b760_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_116.11, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55bf1429b5a0_0, 0, 2;
T_116.11 ;
T_116.10 ;
    %jmp T_116.6;
T_116.4 ;
    %load/vec4 v0x55bf1429b310_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_116.13, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55bf1429b5a0_0, 0, 2;
    %jmp T_116.14;
T_116.13 ;
    %load/vec4 v0x55bf1429b760_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_116.15, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55bf1429b5a0_0, 0, 2;
T_116.15 ;
T_116.14 ;
    %jmp T_116.6;
T_116.6 ;
    %pop/vec4 1;
    %jmp T_116;
    .thread T_116, $push;
    .scope S_0x55bf1421e8d0;
T_117 ;
    %wait E_0x55bf1410cb00;
    %load/vec4 v0x55bf1429c3f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_117.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55bf1429c230_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55bf1429ba20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55bf1429bf20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55bf1429bda0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bf1429bff0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55bf1429c590_0, 0;
    %jmp T_117.1;
T_117.0 ;
    %load/vec4 v0x55bf1429c4b0_0;
    %assign/vec4 v0x55bf1429c310_0, 0;
    %load/vec4 v0x55bf1429c230_0;
    %assign/vec4 v0x55bf1429c4b0_0, 0;
    %load/vec4 v0x55bf1429c4b0_0;
    %load/vec4 v0x55bf1429c310_0;
    %cmp/ne;
    %jmp/0xz  T_117.2, 6;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55bf1429b920_0, 0;
T_117.2 ;
    %load/vec4 v0x55bf1429c4b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_117.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_117.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_117.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_117.7, 6;
    %jmp T_117.8;
T_117.4 ;
    %load/vec4 v0x55bf1429bb80_0;
    %assign/vec4 v0x55bf1429ba20_0, 0;
    %jmp T_117.8;
T_117.5 ;
    %load/vec4 v0x55bf1429bb80_0;
    %assign/vec4 v0x55bf1429bf20_0, 0;
    %jmp T_117.8;
T_117.6 ;
    %load/vec4 v0x55bf1429bce0_0;
    %assign/vec4 v0x55bf1429b920_0, 0;
    %jmp T_117.8;
T_117.7 ;
    %load/vec4 v0x55bf1429be60_0;
    %ix/load 5, 0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55bf1429b920_0, 4, 5;
    %load/vec4 v0x55bf1429bae0_0;
    %ix/load 5, 0, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55bf1429b920_0, 4, 5;
    %jmp T_117.8;
T_117.8 ;
    %pop/vec4 1;
T_117.1 ;
    %jmp T_117;
    .thread T_117;
    .scope S_0x55bf1421e8d0;
T_118 ;
    %wait E_0x55bf1410cee0;
    %load/vec4 v0x55bf1429c4b0_0;
    %assign/vec4 v0x55bf1429c230_0, 0;
    %load/vec4 v0x55bf1429c150_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_118.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_118.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_118.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_118.3, 6;
    %jmp T_118.4;
T_118.0 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55bf1429c230_0, 0;
    %jmp T_118.4;
T_118.1 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55bf1429c230_0, 0;
    %jmp T_118.4;
T_118.2 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x55bf1429c230_0, 0;
    %jmp T_118.4;
T_118.3 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x55bf1429c230_0, 0;
    %jmp T_118.4;
T_118.4 ;
    %pop/vec4 1;
    %jmp T_118;
    .thread T_118, $push;
    .scope S_0x55bf14211f00;
T_119 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55bf1429d160_0, 0, 8;
    %end;
    .thread T_119, $init;
    .scope S_0x55bf14211f00;
T_120 ;
    %vpi_call/w 3 26 "$dumpfile", "tb/top_level_alu_control_tb.vcd" {0 0 0};
    %vpi_call/w 3 27 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55bf14211f00 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bf1429cff0_0, 0, 1;
T_120.0 ;
    %delay 10000, 0;
    %load/vec4 v0x55bf1429cff0_0;
    %inv;
    %store/vec4 v0x55bf1429cff0_0, 0, 1;
    %jmp T_120.0;
T_120.1 ;
    %end;
    .thread T_120;
    .scope S_0x55bf14211f00;
T_121 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bf1429d090_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bf1429d090_0, 0, 1;
    %end;
    .thread T_121;
    .scope S_0x55bf14211f00;
T_122 ;
    %wait E_0x55bf1410cc90;
    %fork TD_top_level_alu_control_tb.test_subtraction, S_0x55bf1429cdc0;
    %join;
    %delay 100000, 0;
    %vpi_call/w 3 48 "$finish" {0 0 0};
    %end;
    .thread T_122;
# The file index is used to find the file name in the following table.
:file_names 16;
    "N/A";
    "<interactive>";
    "-";
    "tb/top_level_alu_control_tb.v";
    "/foss/designs/kv_entwurf_integr_schaltung/TinyTapeout2025/test/../src/top_level_alu_control.v";
    "/foss/designs/kv_entwurf_integr_schaltung/TinyTapeout2025/test/../src/eight_bit_alu.v";
    "/foss/designs/kv_entwurf_integr_schaltung/TinyTapeout2025/test/../src/modules/one_bit_alu.v";
    "/foss/designs/kv_entwurf_integr_schaltung/TinyTapeout2025/test/../src/modules/gates/and_gate.v";
    "/foss/designs/kv_entwurf_integr_schaltung/TinyTapeout2025/test/../src/modules/gates/enable_gate.v";
    "/foss/designs/kv_entwurf_integr_schaltung/TinyTapeout2025/test/../src/modules/full_adder.v";
    "/foss/designs/kv_entwurf_integr_schaltung/TinyTapeout2025/test/../src/modules/gates/or_gate.v";
    "/foss/designs/kv_entwurf_integr_schaltung/TinyTapeout2025/test/../src/modules/gates/xor_gate.v";
    "/foss/designs/kv_entwurf_integr_schaltung/TinyTapeout2025/test/../src/modules/full_subtractor.v";
    "/foss/designs/kv_entwurf_integr_schaltung/TinyTapeout2025/test/../src/modules/gates/inverter_gate.v";
    "/foss/designs/kv_entwurf_integr_schaltung/TinyTapeout2025/test/../src/modules/multiplexer.v";
    "/foss/designs/kv_entwurf_integr_schaltung/TinyTapeout2025/test/../src/tt_um_strasti.v";
