<?xml version="1.0" encoding="UTF-8"?>
<BaliProject version="3.2" title="ADCTest" device="LFE5U-85F-6BG381C" default_implementation="First_Implementation">
    <Options/>
    <Implementation title="First_Implementation" dir="First_Implementation" description="First_Implementation" synthesis="lse" default_strategy="Strategy1">
        <Options def_top="top" top="top"/>
        <Source name="First_Implementation/source/ADCTest.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="First_Implementation/source/top.v" type="Verilog" type_short="Verilog">
            <Options top_module="top"/>
        </Source>
        <Source name="IP/PLL/PLL.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="First_Implementation/constraints/ADCTest.lpf" type="Logic Preference" type_short="LPF">
            <Options/>
        </Source>
    </Implementation>
    <Strategy name="Strategy1" file="ADCTest1.sty"/>
</BaliProject>
