============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = D:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Daggal
   Run Date =   Wed May 15 19:24:05 2024

   Run on =     DESKTOP-I7CAGU2
============================================================
RUN-1002 : start command "open_project CortexM0_SoC.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/PLL.v(89)
HDL-1007 : analyze verilog file ../../al_ip/SDRAM_PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/SDRAM_PLL.v(72)
HDL-1007 : analyze verilog file ../../al_ip/PIXEL_PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/PIXEL_PLL.v(79)
HDL-1007 : analyze verilog file ../../al_ip/SDRAM_WRITE_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/SDRAM_READ_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../al_ip/RAM.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_LED.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Timer.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'rst_n', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(1360)
HDL-1007 : analyze verilog file ../../../rtl/Keyboard.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_SEG.v
HDL-1007 : analyze verilog file ../../../rtl/smg.v
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../../../rtl/HDMI/DVITransmitter.enc.vhd(13)
Copyright (c) 1998-2019 The OpenSSL Project.  All rights reserved.
This product includes software developed by the OpenSSL Project
for use in the OpenSSL Toolkit (http://www.openssl.org/)
Copyright (C) 1995-1998 Eric Young (eay@cryptsoft.com)
All rights reserved.
This product includes cryptographic software written by Eric Young (eay@cryptsoft.com)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../../../rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../../rtl/HDMI/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../../../rtl/HDMI/video_driver.v
HDL-1007 : analyze verilog file ../../../rtl/SD/SD_top.v
HDL-1007 : analyze verilog file ../../../rtl/SD/sd_init.v
HDL-1007 : analyze verilog file ../../../rtl/SD/sd_rd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/SD/sd_read.v
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_cmd.v
HDL-1007 : analyze included file ../../../rtl/DDR/sdram_para.v in ../../../rtl/DDR/sdram_cmd.v(45)
HDL-1007 : back to file '../../../rtl/DDR/sdram_cmd.v' in ../../../rtl/DDR/sdram_cmd.v(45)
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_controller.v
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_ctrl.v
HDL-1007 : analyze included file ../../../rtl/DDR/sdram_para.v in ../../../rtl/DDR/sdram_ctrl.v(19)
HDL-1007 : back to file '../../../rtl/DDR/sdram_ctrl.v' in ../../../rtl/DDR/sdram_ctrl.v(19)
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_data.v
HDL-1007 : analyze included file ../../../rtl/DDR/sdram_para.v in ../../../rtl/DDR/sdram_data.v(13)
HDL-1007 : back to file '../../../rtl/DDR/sdram_data.v' in ../../../rtl/DDR/sdram_data.v(13)
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_rw_top.v
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_top.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_SD.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Bayer2RGB.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_HistEQ.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_PINTO.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/Bayer2RGB.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/PINTO.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/line_shift.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/line_shift_5x5.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/med_filter_proc.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/vip_matrix_generate_3x3_8bit.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/vip_matrix_generate_5x5_8bit.v
HDL-1007 : analyze verilog file ../../../rtl/UART/UART_RX.v
HDL-1007 : analyze verilog file ../../../rtl/UART/UART_TX.v
HDL-1007 : analyze verilog file ../../../rtl/UART/clkuart_pwm.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_MedFilter.v
HDL-1007 : analyze verilog file ../../../rtl/UART/FIFO.v
RUN-1001 : Project manager successfully analyzed 56 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/CortexM0_SoC_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db ../syn_1/CortexM0_SoC_gate.db" in  1.857982s wall, 1.781250s user + 0.078125s system = 1.859375s CPU (100.1%)

RUN-1004 : used memory is 287 MB, reserved memory is 264 MB, peak memory is 292 MB
RUN-1002 : start command "read_sdc ../../sysclk_adc.sdc"
RUN-1002 : start command "get_nets  clk "
RUN-1002 : start command "create_clock -name clk -period 40 -waveform 0 20 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_ports System_clk"
RUN-1002 : start command "get_nets pixel_clk"
RUN-1002 : start command "create_generated_clock -name pclk -source  -master_clock System_clk -multiply_by 1 "
RUN-1002 : start command "get_ports System_clk"
RUN-1002 : start command "get_nets pixel_clk_5x"
RUN-1002 : start command "create_generated_clock -name sclk5 -source  -master_clock System_clk -multiply_by 5 "
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 5"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
SYN-1001 : 	kept net: med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb(med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb_syn_1)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[0](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[0](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[10](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[10]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[9](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[10](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[10]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[9](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[10](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[10]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[9](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[10](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[10]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[9](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[0](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[0](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: u3_hdmi_tx/PXLCLK_5X_I(u3_hdmi_tx/PXLCLK_5X_I_syn_1)
SYN-1001 : 	kept net: u_logic/SCLK(u_logic/SCLK_syn_1)
RUN-1104 : Import SDC file ../../sysclk_adc.sdc finished, there are 79 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 12 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net PIXEL_PLL_inst/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4016 : Net PLL_inst/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4016 : Net sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/clk_ref driven by BUFG (305 clock/control pins, 1 other pins).
SYN-4027 : Net med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb is clkc1 of pll PIXEL_PLL_inst/pll_inst.
SYN-4027 : Net u3_hdmi_tx/PXLCLK_5X_I is clkc2 of pll PIXEL_PLL_inst/pll_inst.
SYN-4019 : Net System_clk_dup_1 is refclk of pll PIXEL_PLL_inst/pll_inst.
SYN-4020 : Net System_clk_dup_1 is fbclk of pll PIXEL_PLL_inst/pll_inst.
SYN-4027 : Net u_logic/SCLK is clkc1 of pll PLL_inst/pll_inst.
SYN-4027 : Net SD_CLK_dup_1 is clkc2 of pll PLL_inst/pll_inst.
SYN-4019 : Net System_clk_dup_1 is refclk of pll PLL_inst/pll_inst.
SYN-4020 : Net System_clk_dup_1 is fbclk of pll PLL_inst/pll_inst.
SYN-4027 : Net sdram_rw_top_inst/clk_sdram is clkc1 of pll SDRAM_PLL_inst/pll_inst.
SYN-4019 : Net System_clk_dup_1 is refclk of pll SDRAM_PLL_inst/pll_inst.
SYN-4020 : Net System_clk_dup_1 is fbclk of pll SDRAM_PLL_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4024 : Net "LED_Interface/light_clk" drives clk pins.
SYN-4024 : Net "SEG_Interface/smg_inst/cnt_1ms[0]" drives clk pins.
SYN-4025 : Tag rtl::Net LED_Interface/light_clk as clock net
SYN-4025 : Tag rtl::Net PIXEL_PLL_inst/clk0_out as clock net
SYN-4025 : Tag rtl::Net PLL_inst/clk0_out as clock net
SYN-4025 : Tag rtl::Net SD_CLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net SEG_Interface/smg_inst/cnt_1ms[0] as clock net
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net System_clk_dup_1 as clock net
SYN-4025 : Tag rtl::Net med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb as clock net
SYN-4025 : Tag rtl::Net sdram_rw_top_inst/clk_sdram as clock net
SYN-4025 : Tag rtl::Net sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/clk_ref as clock net
SYN-4025 : Tag rtl::Net u3_hdmi_tx/PXLCLK_5X_I as clock net
SYN-4025 : Tag rtl::Net u_logic/SCLK as clock net
SYN-4026 : Tagged 12 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net SWCLK_dup_1 to drive 107 clock pins.
SYN-4015 : Create BUFG instance for clk Net LED_Interface/light_clk to drive 20 clock pins.
SYN-4015 : Create BUFG instance for clk Net SEG_Interface/smg_inst/cnt_1ms[0] to drive 2 clock pins.
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 13488 instances
RUN-0007 : 7617 luts, 4353 seqs, 1042 mslices, 310 lslices, 115 pads, 34 brams, 3 dsps
RUN-1001 : There are total 14696 nets
RUN-1001 : 8700 nets have 2 pins
RUN-1001 : 4149 nets have [3 - 5] pins
RUN-1001 : 1247 nets have [6 - 10] pins
RUN-1001 : 366 nets have [11 - 20] pins
RUN-1001 : 222 nets have [21 - 99] pins
RUN-1001 : 12 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |    1415     
RUN-1001 :   No   |  No   |  Yes  |    1659     
RUN-1001 :   No   |  Yes  |  No   |     100     
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |     397     
RUN-1001 :   Yes  |  Yes  |  No   |     11      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    40   |  53   |     81     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 177
PHY-3001 : Initial placement ...
PHY-3001 : design contains 13484 instances, 7617 luts, 4353 seqs, 1352 slices, 285 macros(1352 instances: 1042 mslices 310 lslices)
PHY-3001 : Huge net cpuresetn with 1393 pins
PHY-0007 : Cell area utilization is 52%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 61195, tnet num: 14648, tinst num: 13484, tnode num: 73469, tedge num: 98220.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.326310s wall, 1.265625s user + 0.046875s system = 1.312500s CPU (99.0%)

RUN-1004 : used memory is 426 MB, reserved memory is 407 MB, peak memory is 426 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 14648 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.810599s wall, 1.734375s user + 0.062500s system = 1.796875s CPU (99.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 3.52729e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 13484.
PHY-3001 : Level 1 #clusters 1890.
PHY-3001 : End clustering;  0.085418s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (109.8%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 52%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 991420, overlap = 509.188
PHY-3002 : Step(2): len = 831559, overlap = 612.844
PHY-3002 : Step(3): len = 608912, overlap = 739.781
PHY-3002 : Step(4): len = 548224, overlap = 755.75
PHY-3002 : Step(5): len = 428402, overlap = 856.719
PHY-3002 : Step(6): len = 386156, overlap = 870.5
PHY-3002 : Step(7): len = 331534, overlap = 909.438
PHY-3002 : Step(8): len = 310894, overlap = 945.531
PHY-3002 : Step(9): len = 263150, overlap = 1001.19
PHY-3002 : Step(10): len = 244236, overlap = 1032.62
PHY-3002 : Step(11): len = 215103, overlap = 1064.28
PHY-3002 : Step(12): len = 207032, overlap = 1090.91
PHY-3002 : Step(13): len = 191420, overlap = 1139.09
PHY-3002 : Step(14): len = 183627, overlap = 1160.91
PHY-3002 : Step(15): len = 165671, overlap = 1184.44
PHY-3002 : Step(16): len = 156139, overlap = 1198.31
PHY-3002 : Step(17): len = 138841, overlap = 1198.47
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.29314e-06
PHY-3002 : Step(18): len = 142347, overlap = 1167.28
PHY-3002 : Step(19): len = 169178, overlap = 1116.91
PHY-3002 : Step(20): len = 179021, overlap = 1044.12
PHY-3002 : Step(21): len = 186894, overlap = 1017.5
PHY-3002 : Step(22): len = 183329, overlap = 990.094
PHY-3002 : Step(23): len = 184062, overlap = 986.719
PHY-3002 : Step(24): len = 180223, overlap = 943.781
PHY-3002 : Step(25): len = 180443, overlap = 952.781
PHY-3002 : Step(26): len = 177839, overlap = 958.219
PHY-3002 : Step(27): len = 176645, overlap = 961.906
PHY-3002 : Step(28): len = 175191, overlap = 950.594
PHY-3002 : Step(29): len = 174708, overlap = 951.312
PHY-3002 : Step(30): len = 172770, overlap = 952.875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.58627e-06
PHY-3002 : Step(31): len = 180361, overlap = 926.25
PHY-3002 : Step(32): len = 196904, overlap = 910.531
PHY-3002 : Step(33): len = 204884, overlap = 855.219
PHY-3002 : Step(34): len = 210048, overlap = 830.562
PHY-3002 : Step(35): len = 209022, overlap = 836.969
PHY-3002 : Step(36): len = 210830, overlap = 829.594
PHY-3002 : Step(37): len = 210163, overlap = 866.969
PHY-3002 : Step(38): len = 209460, overlap = 861.031
PHY-3002 : Step(39): len = 208384, overlap = 877.375
PHY-3002 : Step(40): len = 207748, overlap = 878.781
PHY-3002 : Step(41): len = 207129, overlap = 833.562
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.17255e-06
PHY-3002 : Step(42): len = 223090, overlap = 817.5
PHY-3002 : Step(43): len = 236383, overlap = 773.5
PHY-3002 : Step(44): len = 239942, overlap = 737.125
PHY-3002 : Step(45): len = 241865, overlap = 703.094
PHY-3002 : Step(46): len = 240633, overlap = 684.281
PHY-3002 : Step(47): len = 240489, overlap = 689.719
PHY-3002 : Step(48): len = 239526, overlap = 694.625
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.03451e-05
PHY-3002 : Step(49): len = 260315, overlap = 643.125
PHY-3002 : Step(50): len = 275925, overlap = 604.219
PHY-3002 : Step(51): len = 282873, overlap = 583.75
PHY-3002 : Step(52): len = 285065, overlap = 577.875
PHY-3002 : Step(53): len = 283660, overlap = 572.406
PHY-3002 : Step(54): len = 283075, overlap = 563.5
PHY-3002 : Step(55): len = 282270, overlap = 551.906
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.06902e-05
PHY-3002 : Step(56): len = 303173, overlap = 545.875
PHY-3002 : Step(57): len = 321963, overlap = 495.062
PHY-3002 : Step(58): len = 330453, overlap = 479
PHY-3002 : Step(59): len = 335000, overlap = 482.5
PHY-3002 : Step(60): len = 335082, overlap = 471.594
PHY-3002 : Step(61): len = 335228, overlap = 464.531
PHY-3002 : Step(62): len = 333104, overlap = 444.094
PHY-3002 : Step(63): len = 332709, overlap = 435.844
PHY-3002 : Step(64): len = 332332, overlap = 433.281
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 4.13804e-05
PHY-3002 : Step(65): len = 356537, overlap = 392.625
PHY-3002 : Step(66): len = 374726, overlap = 358.438
PHY-3002 : Step(67): len = 380372, overlap = 336.406
PHY-3002 : Step(68): len = 382420, overlap = 336.594
PHY-3002 : Step(69): len = 382391, overlap = 342.75
PHY-3002 : Step(70): len = 382983, overlap = 356.312
PHY-3002 : Step(71): len = 381568, overlap = 340.125
PHY-3002 : Step(72): len = 382369, overlap = 344.469
PHY-3002 : Step(73): len = 382349, overlap = 336.969
PHY-3002 : Step(74): len = 382775, overlap = 331.219
PHY-3002 : Step(75): len = 382815, overlap = 337.219
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 8.27607e-05
PHY-3002 : Step(76): len = 403519, overlap = 307.844
PHY-3002 : Step(77): len = 415638, overlap = 273.75
PHY-3002 : Step(78): len = 418279, overlap = 272.438
PHY-3002 : Step(79): len = 420421, overlap = 262.25
PHY-3002 : Step(80): len = 422502, overlap = 255.125
PHY-3002 : Step(81): len = 426277, overlap = 238.25
PHY-3002 : Step(82): len = 425935, overlap = 252.344
PHY-3002 : Step(83): len = 427066, overlap = 257.188
PHY-3002 : Step(84): len = 430014, overlap = 240.062
PHY-3002 : Step(85): len = 431984, overlap = 235.188
PHY-3002 : Step(86): len = 430458, overlap = 253.844
PHY-3002 : Step(87): len = 429952, overlap = 249.719
PHY-3002 : Step(88): len = 429594, overlap = 241.531
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000165521
PHY-3002 : Step(89): len = 445349, overlap = 223.406
PHY-3002 : Step(90): len = 452730, overlap = 214.875
PHY-3002 : Step(91): len = 454317, overlap = 209.188
PHY-3002 : Step(92): len = 456179, overlap = 205.719
PHY-3002 : Step(93): len = 458962, overlap = 200.938
PHY-3002 : Step(94): len = 461478, overlap = 201.688
PHY-3002 : Step(95): len = 460030, overlap = 195.344
PHY-3002 : Step(96): len = 460169, overlap = 190.719
PHY-3002 : Step(97): len = 461433, overlap = 186.5
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000331043
PHY-3002 : Step(98): len = 470832, overlap = 183.219
PHY-3002 : Step(99): len = 477794, overlap = 180.125
PHY-3002 : Step(100): len = 480536, overlap = 175.156
PHY-3002 : Step(101): len = 482274, overlap = 178.062
PHY-3002 : Step(102): len = 484092, overlap = 179.906
PHY-3002 : Step(103): len = 485689, overlap = 178.406
PHY-3002 : Step(104): len = 486007, overlap = 167.719
PHY-3002 : Step(105): len = 487006, overlap = 175.531
PHY-3002 : Step(106): len = 488437, overlap = 178.5
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000647079
PHY-3002 : Step(107): len = 493384, overlap = 175.594
PHY-3002 : Step(108): len = 498084, overlap = 176.094
PHY-3002 : Step(109): len = 499752, overlap = 178.156
PHY-3002 : Step(110): len = 501002, overlap = 163.812
PHY-3002 : Step(111): len = 502901, overlap = 159.281
PHY-3002 : Step(112): len = 505140, overlap = 152.625
PHY-3002 : Step(113): len = 505958, overlap = 158.312
PHY-3002 : Step(114): len = 506808, overlap = 164
PHY-3002 : Step(115): len = 507838, overlap = 161.5
PHY-3002 : Step(116): len = 507829, overlap = 163.469
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00120555
PHY-3002 : Step(117): len = 510359, overlap = 153.531
PHY-3002 : Step(118): len = 512518, overlap = 151.469
PHY-3002 : Step(119): len = 513876, overlap = 152.75
PHY-3002 : Step(120): len = 515186, overlap = 154.656
PHY-3002 : Step(121): len = 516182, overlap = 141.938
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00198147
PHY-3002 : Step(122): len = 517753, overlap = 140.25
PHY-3002 : Step(123): len = 520153, overlap = 127.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.026027s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (240.1%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 59%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/14696.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 683336, over cnt = 1695(4%), over = 9606, worst = 50
PHY-1001 : End global iterations;  0.707429s wall, 1.015625s user + 0.062500s system = 1.078125s CPU (152.4%)

PHY-1001 : Congestion index: top1 = 98.32, top5 = 72.65, top10 = 60.70, top15 = 53.68.
PHY-3001 : End congestion estimation;  0.934335s wall, 1.234375s user + 0.078125s system = 1.312500s CPU (140.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14648 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.547591s wall, 0.531250s user + 0.015625s system = 0.546875s CPU (99.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000154606
PHY-3002 : Step(124): len = 570453, overlap = 114.781
PHY-3002 : Step(125): len = 571258, overlap = 109.375
PHY-3002 : Step(126): len = 569900, overlap = 103.625
PHY-3002 : Step(127): len = 568895, overlap = 107.312
PHY-3002 : Step(128): len = 569477, overlap = 100.406
PHY-3002 : Step(129): len = 569375, overlap = 95.2188
PHY-3002 : Step(130): len = 567103, overlap = 89.5938
PHY-3002 : Step(131): len = 562609, overlap = 89.0312
PHY-3002 : Step(132): len = 558097, overlap = 87.7188
PHY-3002 : Step(133): len = 553090, overlap = 89
PHY-3002 : Step(134): len = 549238, overlap = 88.75
PHY-3002 : Step(135): len = 545231, overlap = 86.0312
PHY-3002 : Step(136): len = 541999, overlap = 81.875
PHY-3002 : Step(137): len = 538430, overlap = 81.5
PHY-3002 : Step(138): len = 535374, overlap = 76.375
PHY-3002 : Step(139): len = 532247, overlap = 77.1875
PHY-3002 : Step(140): len = 529510, overlap = 77.7812
PHY-3002 : Step(141): len = 527712, overlap = 78.4688
PHY-3002 : Step(142): len = 526270, overlap = 77.0938
PHY-3002 : Step(143): len = 524644, overlap = 78.125
PHY-3002 : Step(144): len = 523263, overlap = 77.5312
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000309213
PHY-3002 : Step(145): len = 525163, overlap = 79.6562
PHY-3002 : Step(146): len = 528284, overlap = 76.4062
PHY-3002 : Step(147): len = 531000, overlap = 71.125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000618426
PHY-3002 : Step(148): len = 535914, overlap = 69.9688
PHY-3002 : Step(149): len = 549251, overlap = 66.4688
PHY-3002 : Step(150): len = 554474, overlap = 70
PHY-3002 : Step(151): len = 555161, overlap = 63.8438
PHY-3002 : Step(152): len = 555099, overlap = 64.8125
PHY-3002 : Step(153): len = 554834, overlap = 57.625
PHY-3002 : Step(154): len = 554545, overlap = 57.4375
PHY-3002 : Step(155): len = 553699, overlap = 56.8438
PHY-3002 : Step(156): len = 553056, overlap = 61.0938
PHY-3002 : Step(157): len = 551939, overlap = 61.5312
PHY-3002 : Step(158): len = 548880, overlap = 70.1562
PHY-3002 : Step(159): len = 546718, overlap = 68.7812
PHY-3002 : Step(160): len = 544519, overlap = 68.4375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00123685
PHY-3002 : Step(161): len = 545245, overlap = 69.5
PHY-3002 : Step(162): len = 547109, overlap = 73.7188
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 59%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 112/14696.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 650208, over cnt = 2228(6%), over = 9893, worst = 38
PHY-1001 : End global iterations;  0.843552s wall, 1.468750s user + 0.078125s system = 1.546875s CPU (183.4%)

PHY-1001 : Congestion index: top1 = 76.75, top5 = 61.67, top10 = 54.10, top15 = 49.28.
PHY-3001 : End congestion estimation;  1.049716s wall, 1.671875s user + 0.078125s system = 1.750000s CPU (166.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14648 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.553886s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (98.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000221966
PHY-3002 : Step(163): len = 558059, overlap = 263.125
PHY-3002 : Step(164): len = 561106, overlap = 192.562
PHY-3002 : Step(165): len = 560065, overlap = 173.781
PHY-3002 : Step(166): len = 558162, overlap = 162.531
PHY-3002 : Step(167): len = 556653, overlap = 143.094
PHY-3002 : Step(168): len = 556265, overlap = 139.438
PHY-3002 : Step(169): len = 554823, overlap = 139.75
PHY-3002 : Step(170): len = 552962, overlap = 144.281
PHY-3002 : Step(171): len = 551197, overlap = 141.969
PHY-3002 : Step(172): len = 550286, overlap = 142.719
PHY-3002 : Step(173): len = 549279, overlap = 141.469
PHY-3002 : Step(174): len = 547816, overlap = 147.562
PHY-3002 : Step(175): len = 545877, overlap = 152.438
PHY-3002 : Step(176): len = 543926, overlap = 162.062
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000443931
PHY-3002 : Step(177): len = 548740, overlap = 139.469
PHY-3002 : Step(178): len = 551429, overlap = 135.625
PHY-3002 : Step(179): len = 554190, overlap = 130.781
PHY-3002 : Step(180): len = 555272, overlap = 125.969
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000887862
PHY-3002 : Step(181): len = 559111, overlap = 116.75
PHY-3002 : Step(182): len = 565643, overlap = 108.906
PHY-3002 : Step(183): len = 569359, overlap = 105.156
PHY-3002 : Step(184): len = 571181, overlap = 98.3438
PHY-3002 : Step(185): len = 571834, overlap = 100.625
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00177572
PHY-3002 : Step(186): len = 573888, overlap = 99.2188
PHY-3002 : Step(187): len = 577305, overlap = 92.7188
PHY-3002 : Step(188): len = 581550, overlap = 91.5312
PHY-3002 : Step(189): len = 584136, overlap = 89.6875
PHY-3002 : Step(190): len = 585044, overlap = 88.875
PHY-3002 : Step(191): len = 586447, overlap = 86.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00300196
PHY-3002 : Step(192): len = 587814, overlap = 86.2188
PHY-3002 : Step(193): len = 588993, overlap = 84.9688
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 61195, tnet num: 14648, tinst num: 13484, tnode num: 73469, tedge num: 98220.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.469527s wall, 1.406250s user + 0.046875s system = 1.453125s CPU (98.9%)

RUN-1004 : used memory is 471 MB, reserved memory is 457 MB, peak memory is 559 MB
OPT-1001 : Total overflow 404.00 peak overflow 4.06
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 452/14696.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 711624, over cnt = 2611(7%), over = 9333, worst = 31
PHY-1001 : End global iterations;  0.954588s wall, 1.796875s user + 0.046875s system = 1.843750s CPU (193.1%)

PHY-1001 : Congestion index: top1 = 72.16, top5 = 58.78, top10 = 51.96, top15 = 47.85.
PHY-1001 : End incremental global routing;  1.146539s wall, 1.968750s user + 0.062500s system = 2.031250s CPU (177.2%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14648 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.577065s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (100.2%)

OPT-1001 : 14 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 115 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 13345 has valid locations, 114 needs to be replaced
PHY-3001 : design contains 13584 instances, 7630 luts, 4440 seqs, 1352 slices, 285 macros(1352 instances: 1042 mslices 310 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 598488
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 59%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 12339/14796.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 720008, over cnt = 2630(7%), over = 9383, worst = 31
PHY-1001 : End global iterations;  0.150208s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (93.6%)

PHY-1001 : Congestion index: top1 = 72.54, top5 = 58.87, top10 = 52.18, top15 = 48.04.
PHY-3001 : End congestion estimation;  0.359746s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (99.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 61588, tnet num: 14748, tinst num: 13584, tnode num: 74123, tedge num: 98806.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.464398s wall, 1.437500s user + 0.031250s system = 1.468750s CPU (100.3%)

RUN-1004 : used memory is 517 MB, reserved memory is 513 MB, peak memory is 565 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14748 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.073511s wall, 2.031250s user + 0.046875s system = 2.078125s CPU (100.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(194): len = 598035, overlap = 1
PHY-3002 : Step(195): len = 597576, overlap = 1
PHY-3002 : Step(196): len = 597385, overlap = 1
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00105345
PHY-3002 : Step(197): len = 597278, overlap = 1
PHY-3002 : Step(198): len = 597349, overlap = 1
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00210689
PHY-3002 : Step(199): len = 597436, overlap = 1
PHY-3002 : Step(200): len = 597598, overlap = 1
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 59%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 12361/14796.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 718760, over cnt = 2632(7%), over = 9414, worst = 31
PHY-1001 : End global iterations;  0.137490s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (102.3%)

PHY-1001 : Congestion index: top1 = 72.16, top5 = 58.73, top10 = 52.08, top15 = 47.95.
PHY-3001 : End congestion estimation;  0.346068s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (99.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14748 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.595567s wall, 0.578125s user + 0.015625s system = 0.593750s CPU (99.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00199686
PHY-3002 : Step(201): len = 597468, overlap = 85.375
PHY-3002 : Step(202): len = 597466, overlap = 85.1562
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00399372
PHY-3002 : Step(203): len = 597437, overlap = 85.0938
PHY-3002 : Step(204): len = 597450, overlap = 85.0938
PHY-3001 : Final: Len = 597450, Over = 85.0938
PHY-3001 : End incremental placement;  4.081824s wall, 4.187500s user + 0.390625s system = 4.578125s CPU (112.2%)

OPT-1001 : Total overflow 404.56 peak overflow 4.06
OPT-1001 : End high-fanout net optimization;  6.179607s wall, 7.093750s user + 0.468750s system = 7.562500s CPU (122.4%)

OPT-1001 : Current memory(MB): used = 564, reserve = 553, peak = 577.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 12400/14796.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 718816, over cnt = 2619(7%), over = 9228, worst = 31
PHY-1002 : len = 757352, over cnt = 1931(5%), over = 5450, worst = 26
PHY-1002 : len = 799352, over cnt = 833(2%), over = 1894, worst = 19
PHY-1002 : len = 812360, over cnt = 295(0%), over = 674, worst = 15
PHY-1002 : len = 820528, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.402013s wall, 1.984375s user + 0.000000s system = 1.984375s CPU (141.5%)

PHY-1001 : Congestion index: top1 = 57.13, top5 = 50.71, top10 = 47.03, top15 = 44.60.
OPT-1001 : End congestion update;  1.610398s wall, 2.187500s user + 0.000000s system = 2.187500s CPU (135.8%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 14748 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.475280s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (98.6%)

OPT-0007 : Start: WNS 2112 TNS 0 NUM_FEPS 0
OPT-0007 : Iter 1: improved WNS 2112 TNS 0 NUM_FEPS 0 with 16 cells processed and 1400 slack improved
OPT-0007 : Iter 2: improved WNS 2112 TNS 0 NUM_FEPS 0 with 1 cells processed and 100 slack improved
OPT-1001 : End global optimization;  2.104992s wall, 2.671875s user + 0.000000s system = 2.671875s CPU (126.9%)

OPT-1001 : Current memory(MB): used = 563, reserve = 551, peak = 577.
OPT-1001 : End physical optimization;  10.047738s wall, 11.640625s user + 0.515625s system = 12.156250s CPU (121.0%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 7630 LUT to BLE ...
SYN-4008 : Packed 7630 LUT and 2362 SEQ to BLE.
SYN-4003 : Packing 2078 remaining SEQ's ...
SYN-4005 : Packed 1578 SEQ with LUT/SLICE
SYN-4006 : 3948 single LUT's are left
SYN-4006 : 500 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 8130/9806 primitive instances ...
PHY-3001 : End packing;  0.901034s wall, 0.906250s user + 0.000000s system = 0.906250s CPU (100.6%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 5954 instances
RUN-1001 : 2894 mslices, 2894 lslices, 115 pads, 34 brams, 3 dsps
RUN-1001 : There are total 12702 nets
RUN-1001 : 6460 nets have 2 pins
RUN-1001 : 4197 nets have [3 - 5] pins
RUN-1001 : 1348 nets have [6 - 10] pins
RUN-1001 : 408 nets have [11 - 20] pins
RUN-1001 : 283 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : design contains 5950 instances, 5788 slices, 285 macros(1352 instances: 1042 mslices 310 lslices)
PHY-3001 : Cell area utilization is 65%
PHY-3001 : After packing: Len = 612337, Over = 192.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 65%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 6193/12702.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 788208, over cnt = 1619(4%), over = 2643, worst = 9
PHY-1002 : len = 796024, over cnt = 977(2%), over = 1341, worst = 9
PHY-1002 : len = 802232, over cnt = 610(1%), over = 818, worst = 6
PHY-1002 : len = 813680, over cnt = 109(0%), over = 140, worst = 4
PHY-1002 : len = 815600, over cnt = 8(0%), over = 9, worst = 2
PHY-1001 : End global iterations;  1.462288s wall, 2.125000s user + 0.046875s system = 2.171875s CPU (148.5%)

PHY-1001 : Congestion index: top1 = 59.81, top5 = 52.09, top10 = 47.88, top15 = 45.12.
PHY-3001 : End congestion estimation;  1.753961s wall, 2.390625s user + 0.046875s system = 2.437500s CPU (139.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 55784, tnet num: 12654, tinst num: 5950, tnode num: 65738, tedge num: 93777.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  2.066716s wall, 2.046875s user + 0.000000s system = 2.046875s CPU (99.0%)

RUN-1004 : used memory is 506 MB, reserved memory is 494 MB, peak memory is 577 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12654 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.682159s wall, 2.609375s user + 0.031250s system = 2.640625s CPU (98.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.66552e-05
PHY-3002 : Step(205): len = 594307, overlap = 187.25
PHY-3002 : Step(206): len = 583976, overlap = 210
PHY-3002 : Step(207): len = 578581, overlap = 230.5
PHY-3002 : Step(208): len = 575035, overlap = 234.5
PHY-3002 : Step(209): len = 572102, overlap = 244
PHY-3002 : Step(210): len = 571148, overlap = 251.5
PHY-3002 : Step(211): len = 570036, overlap = 254.25
PHY-3002 : Step(212): len = 568817, overlap = 250.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00015331
PHY-3002 : Step(213): len = 579553, overlap = 232.75
PHY-3002 : Step(214): len = 584229, overlap = 223.75
PHY-3002 : Step(215): len = 590139, overlap = 214.25
PHY-3002 : Step(216): len = 591267, overlap = 209.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000306621
PHY-3002 : Step(217): len = 599467, overlap = 200.5
PHY-3002 : Step(218): len = 608940, overlap = 180.5
PHY-3002 : Step(219): len = 612182, overlap = 180.5
PHY-3002 : Step(220): len = 613575, overlap = 175.25
PHY-3002 : Step(221): len = 615097, overlap = 172
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.946322s wall, 1.187500s user + 1.718750s system = 2.906250s CPU (307.1%)

PHY-3001 : Trial Legalized: Len = 669165
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 64%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 641/12702.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 812768, over cnt = 2255(6%), over = 3904, worst = 7
PHY-1002 : len = 826688, over cnt = 1458(4%), over = 2222, worst = 7
PHY-1002 : len = 841552, over cnt = 658(1%), over = 1004, worst = 7
PHY-1002 : len = 852592, over cnt = 232(0%), over = 348, worst = 5
PHY-1002 : len = 861728, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.914710s wall, 3.078125s user + 0.031250s system = 3.109375s CPU (162.4%)

PHY-1001 : Congestion index: top1 = 59.61, top5 = 53.12, top10 = 49.32, top15 = 46.54.
PHY-3001 : End congestion estimation;  2.227485s wall, 3.390625s user + 0.031250s system = 3.421875s CPU (153.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12654 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.566464s wall, 0.562500s user + 0.000000s system = 0.562500s CPU (99.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000179678
PHY-3002 : Step(222): len = 645653, overlap = 30
PHY-3002 : Step(223): len = 633326, overlap = 54
PHY-3002 : Step(224): len = 624801, overlap = 71.75
PHY-3002 : Step(225): len = 618428, overlap = 83.75
PHY-3002 : Step(226): len = 615372, overlap = 97.25
PHY-3002 : Step(227): len = 613821, overlap = 104
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000359356
PHY-3002 : Step(228): len = 622816, overlap = 95
PHY-3002 : Step(229): len = 626950, overlap = 90.75
PHY-3002 : Step(230): len = 629714, overlap = 89.25
PHY-3002 : Step(231): len = 631718, overlap = 86.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.021747s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (71.8%)

PHY-3001 : Legalized: Len = 648862, Over = 0
PHY-3001 : Spreading special nets. 122 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.047038s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (99.7%)

PHY-3001 : 184 instances has been re-located, deltaX = 38, deltaY = 106, maxDist = 2.
PHY-3001 : Final: Len = 651708, Over = 0
PHY-3001 : BANK 6 DIFFRESISTOR:NONE VOD:350M VCM:1.2
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 55784, tnet num: 12654, tinst num: 5951, tnode num: 65738, tedge num: 93777.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.961803s wall, 1.953125s user + 0.000000s system = 1.953125s CPU (99.6%)

RUN-1004 : used memory is 549 MB, reserved memory is 541 MB, peak memory is 584 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3880/12702.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 812576, over cnt = 2094(5%), over = 3494, worst = 9
PHY-1002 : len = 824664, over cnt = 1258(3%), over = 1808, worst = 6
PHY-1002 : len = 840648, over cnt = 414(1%), over = 558, worst = 6
PHY-1002 : len = 847320, over cnt = 92(0%), over = 111, worst = 4
PHY-1002 : len = 849480, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End global iterations;  1.776252s wall, 2.812500s user + 0.109375s system = 2.921875s CPU (164.5%)

PHY-1001 : Congestion index: top1 = 57.82, top5 = 52.01, top10 = 48.65, top15 = 46.02.
PHY-1001 : End incremental global routing;  2.033529s wall, 3.093750s user + 0.109375s system = 3.203125s CPU (157.5%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12654 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.562481s wall, 0.562500s user + 0.000000s system = 0.562500s CPU (100.0%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  2.938748s wall, 3.984375s user + 0.109375s system = 4.093750s CPU (139.3%)

OPT-1001 : Current memory(MB): used = 569, reserve = 562, peak = 584.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 11591/12702.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 849480, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 849480, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 849480, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 849480, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End global iterations;  0.447464s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (101.3%)

PHY-1001 : Congestion index: top1 = 57.82, top5 = 52.01, top10 = 48.65, top15 = 46.02.
OPT-1001 : End congestion update;  0.699338s wall, 0.703125s user + 0.000000s system = 0.703125s CPU (100.5%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 12654 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.454136s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (99.8%)

OPT-0007 : Start: WNS 2389 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 2 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 115 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 5825 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 5951 instances, 5788 slices, 285 macros(1352 instances: 1042 mslices 310 lslices)
PHY-3001 : Cell area utilization is 65%
PHY-3001 : Initial: Len = 652319, Over = 0
PHY-3001 : Spreading special nets. 2 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.036408s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (85.8%)

PHY-3001 : 2 instances has been re-located, deltaX = 1, deltaY = 1, maxDist = 1.
PHY-3001 : Final: Len = 652303, Over = 0
PHY-3001 : End incremental legalization;  0.300324s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (98.9%)

OPT-0007 : Iter 1: improved WNS 2881 TNS 0 NUM_FEPS 0 with 15 cells processed and 2091 slack improved
OPT-0007 : Iter 2: improved WNS 2881 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  1.537976s wall, 1.546875s user + 0.000000s system = 1.546875s CPU (100.6%)

OPT-1001 : Current memory(MB): used = 586, reserve = 576, peak = 589.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 12654 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.462819s wall, 0.453125s user + 0.015625s system = 0.468750s CPU (101.3%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 11532/12702.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 850008, over cnt = 25(0%), over = 27, worst = 2
PHY-1002 : len = 850000, over cnt = 16(0%), over = 16, worst = 1
PHY-1002 : len = 850184, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 850232, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 850280, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.588642s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (98.2%)

PHY-1001 : Congestion index: top1 = 57.82, top5 = 52.02, top10 = 48.67, top15 = 46.07.
PHY-1001 : End incremental global routing;  0.848703s wall, 0.843750s user + 0.000000s system = 0.843750s CPU (99.4%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12654 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.555510s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (98.4%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 11590/12702.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 850280, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.105913s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (88.5%)

PHY-1001 : Congestion index: top1 = 57.82, top5 = 52.02, top10 = 48.67, top15 = 46.07.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 12654 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.537049s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (98.9%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2872 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 57.379310
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack 2872ps with logic level 1 
RUN-1001 :       #2 path slack 2881ps with logic level 1 
RUN-1001 :       #3 path slack 2917ps with logic level 1 
RUN-1001 :       #4 path slack 2931ps with logic level 1 
RUN-1001 :       #5 path slack 2939ps with logic level 1 
RUN-1001 :       #6 path slack 2939ps with logic level 1 
RUN-1001 :       #7 path slack 2939ps with logic level 1 
RUN-1001 :       #8 path slack 2967ps with logic level 1 
RUN-1001 :       #9 path slack 2972ps with logic level 1 
OPT-1001 : End physical optimization;  9.347117s wall, 10.375000s user + 0.125000s system = 10.500000s CPU (112.3%)

RUN-1003 : finish command "place" in  42.184176s wall, 68.562500s user + 8.453125s system = 77.015625s CPU (182.6%)

RUN-1004 : used memory is 541 MB, reserved memory is 528 MB, peak memory is 589 MB
RUN-1002 : start command "export_db CortexM0_SoC_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db CortexM0_SoC_place.db" in  1.565422s wall, 2.687500s user + 0.031250s system = 2.718750s CPU (173.7%)

RUN-1004 : used memory is 541 MB, reserved memory is 529 MB, peak memory is 596 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 5955 instances
RUN-1001 : 2894 mslices, 2894 lslices, 115 pads, 34 brams, 3 dsps
RUN-1001 : There are total 12702 nets
RUN-1001 : 6460 nets have 2 pins
RUN-1001 : 4197 nets have [3 - 5] pins
RUN-1001 : 1348 nets have [6 - 10] pins
RUN-1001 : 408 nets have [11 - 20] pins
RUN-1001 : 283 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 55784, tnet num: 12654, tinst num: 5951, tnode num: 65738, tedge num: 93777.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.772731s wall, 1.765625s user + 0.000000s system = 1.765625s CPU (99.6%)

RUN-1004 : used memory is 553 MB, reserved memory is 543 MB, peak memory is 596 MB
PHY-1001 : 2894 mslices, 2894 lslices, 115 pads, 34 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 12654 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 786640, over cnt = 2167(6%), over = 3835, worst = 8
PHY-1002 : len = 804416, over cnt = 1236(3%), over = 1872, worst = 6
PHY-1002 : len = 823960, over cnt = 333(0%), over = 458, worst = 5
PHY-1002 : len = 830488, over cnt = 12(0%), over = 13, worst = 2
PHY-1002 : len = 831040, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.879845s wall, 2.859375s user + 0.078125s system = 2.937500s CPU (156.3%)

PHY-1001 : Congestion index: top1 = 57.95, top5 = 51.95, top10 = 48.24, top15 = 45.47.
PHY-1001 : End global routing;  2.169301s wall, 3.156250s user + 0.078125s system = 3.234375s CPU (149.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 584, reserve = 573, peak = 596.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SD_CLK_dup_1 will be routed on clock mesh
PHY-1001 : clock net SWCLK_syn_4 will be merged with clock SWCLK_dup_1
PHY-1001 : net System_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net LED_Interface/light_clk_syn_4 will be merged with clock LED_Interface/light_clk
PHY-1001 : clock net PIXEL_PLL_inst/clk0_out will be merged with clock PIXEL_PLL_inst/clk0_buf
PHY-1001 : clock net PLL_inst/clk0_out will be merged with clock PLL_inst/clk0_buf
PHY-1001 : clock net SEG_Interface/smg_inst/cnt_1ms[0]_syn_6 will be merged with clock SEG_Interface/smg_inst/cnt_1ms[0]
PHY-1001 : net med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb will be routed on clock mesh
PHY-1001 : net sdram_rw_top_inst/clk_sdram will be routed on clock mesh
PHY-1001 : net u_logic/SCLK will be routed on clock mesh
PHY-1001 : clock net sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/clk_ref will be merged with clock SDRAM_PLL_inst/clk0_buf
PHY-1001 : net u3_hdmi_tx/PXLCLK_5X_I will be routed on clock mesh
PHY-1001 : Current memory(MB): used = 850, reserve = 843, peak = 850.
PHY-1001 : End build detailed router design. 4.508504s wall, 4.421875s user + 0.093750s system = 4.515625s CPU (100.2%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 168176, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 2.914879s wall, 2.890625s user + 0.015625s system = 2.906250s CPU (99.7%)

PHY-1001 : Current memory(MB): used = 886, reserve = 880, peak = 886.
PHY-1001 : End phase 1; 2.921299s wall, 2.890625s user + 0.015625s system = 2.906250s CPU (99.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 23% nets.
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Patch 6420 net; 10.416863s wall, 10.406250s user + 0.000000s system = 10.406250s CPU (99.9%)

PHY-1022 : len = 1.80606e+06, over cnt = 2178(0%), over = 2198, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 893, reserve = 887, peak = 893.
PHY-1001 : End initial routed; 52.155759s wall, 67.250000s user + 0.203125s system = 67.453125s CPU (129.3%)

PHY-1001 : Update timing.....
PHY-1001 : 0/11541(0%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |   2.320   |   0.000   |   0   
RUN-1001 :   Hold   |  -0.026   |  -0.136   |  12   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 2.879917s wall, 2.875000s user + 0.015625s system = 2.890625s CPU (100.4%)

PHY-1001 : Current memory(MB): used = 905, reserve = 899, peak = 905.
PHY-1001 : End phase 2; 55.035758s wall, 70.125000s user + 0.218750s system = 70.343750s CPU (127.8%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 1.80606e+06, over cnt = 2178(0%), over = 2198, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.135620s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (103.7%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.76434e+06, over cnt = 850(0%), over = 852, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 2.628726s wall, 3.359375s user + 0.000000s system = 3.359375s CPU (127.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.75898e+06, over cnt = 274(0%), over = 274, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 1.223980s wall, 1.296875s user + 0.000000s system = 1.296875s CPU (106.0%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.75826e+06, over cnt = 69(0%), over = 69, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.564161s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (102.5%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.75966e+06, over cnt = 11(0%), over = 11, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.394439s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (99.0%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 1.75999e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 5; 0.221001s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (99.0%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1022 : len = 1.75993e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 6; 0.219859s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (99.5%)

PHY-1001 : Update timing.....
PHY-1001 : 0/11541(0%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |   2.319   |   0.000   |   0   
RUN-1001 :   Hold   |  -0.026   |  -0.224   |  12   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 2.875962s wall, 2.875000s user + 0.000000s system = 2.875000s CPU (100.0%)

PHY-1001 : Commit to database.....
PHY-1001 : 678 feed throughs used by 466 nets
PHY-1001 : End commit to database; 2.110206s wall, 2.109375s user + 0.000000s system = 2.109375s CPU (100.0%)

PHY-1001 : Current memory(MB): used = 974, reserve = 970, peak = 974.
PHY-1001 : End phase 3; 10.763604s wall, 11.578125s user + 0.000000s system = 11.578125s CPU (107.6%)

PHY-1003 : Routed, final wirelength = 1.75993e+06
PHY-1001 : Current memory(MB): used = 978, reserve = 974, peak = 978.
PHY-1001 : End export database. 0.045664s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (102.7%)

PHY-1001 : End detail routing;  73.638294s wall, 89.437500s user + 0.328125s system = 89.765625s CPU (121.9%)

RUN-1003 : finish command "route" in  78.276952s wall, 95.046875s user + 0.406250s system = 95.453125s CPU (121.9%)

RUN-1004 : used memory is 973 MB, reserved memory is 970 MB, peak memory is 978 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SoC_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        56
  #input                   19
  #output                  36
  #inout                    1

Utilization Statistics
#lut                    10642   out of  19600   54.30%
#reg                     4442   out of  19600   22.66%
#le                     11142
  #lut only              6700   out of  11142   60.13%
  #reg only               500   out of  11142    4.49%
  #lut&reg               3942   out of  11142   35.38%
#dsp                        3   out of     29   10.34%
#bram                      26   out of     64   40.62%
  #bram9k                  26
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       60   out of    188   31.91%
  #ireg                     0
  #oreg                     4
  #treg                     0
#pll                        3   out of      4   75.00%
#gclk                      12   out of     16   75.00%

Clock Resource Statistics
Index     ClockNet                                                                                    Type               DriverType         Driver                                    Fanout
#1        u_logic/SCLK                                                                                GCLK               pll                PLL_inst/pll_inst.clkc1                   1480
#2        med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb    GCLK               pll                PIXEL_PLL_inst/pll_inst.clkc1             1088
#3        SDRAM_PLL_inst/clk0_buf                                                                     GCLK               pll                SDRAM_PLL_inst/pll_inst.clkc0             196
#4        SWCLK_dup_1                                                                                 GCLK               io                 SWCLK_syn_2.di                            83
#5        SD_CLK_dup_1                                                                                GCLK               pll                PLL_inst/pll_inst.clkc2                   56
#6        u3_hdmi_tx/PXLCLK_5X_I                                                                      GCLK               pll                PIXEL_PLL_inst/pll_inst.clkc2             43
#7        LED_Interface/light_clk                                                                     GCLK               lslice             LED_Interface/light_clk_reg_syn_9.q1      17
#8        System_clk_dup_1                                                                            GCLK               io                 System_clk_syn_2.di                       3
#9        SEG_Interface/smg_inst/cnt_1ms[0]                                                           GCLK               mslice             SEG_Interface/smg_inst/reg0_syn_124.q1    1
#10       PIXEL_PLL_inst/clk0_buf                                                                     GCLK               pll                PIXEL_PLL_inst/pll_inst.clkc0             0
#11       PLL_inst/clk0_buf                                                                           GCLK               pll                PLL_inst/pll_inst.clkc0                   0
#12       sdram_rw_top_inst/clk_sdram                                                                 GCLK               pll                SDRAM_PLL_inst/pll_inst.clkc1             0


Detailed IO Report

      Name         Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     Col[3]          INPUT        F10        LVCMOS25          N/A          PULLUP      NONE    
     Col[2]          INPUT        C11        LVCMOS25          N/A          PULLUP      NONE    
     Col[1]          INPUT        D11        LVCMOS25          N/A          PULLUP      NONE    
     Col[0]          INPUT        E11        LVCMOS25          N/A          PULLUP      NONE    
      RSTn           INPUT        P15        LVCMOS25          N/A          PULLUP      NONE    
      RXD_1          INPUT        H16        LVCMOS25          N/A           N/A        NONE    
      SWCLK          INPUT         P2        LVCMOS33          N/A          PULLUP      NONE    
   System_clk        INPUT         R7        LVCMOS25          N/A          PULLUP      NONE    
     key[7]          INPUT        A14        LVCMOS25          N/A          PULLUP      NONE    
     key[6]          INPUT        A13        LVCMOS25          N/A          PULLUP      NONE    
     key[5]          INPUT        B12        LVCMOS25          N/A          PULLUP      NONE    
     key[4]          INPUT        A12        LVCMOS25          N/A          PULLUP      NONE    
     key[3]          INPUT        A11        LVCMOS25          N/A          PULLUP      NONE    
     key[2]          INPUT        B10        LVCMOS25          N/A          PULLUP      NONE    
     key[1]          INPUT        A10        LVCMOS25          N/A          PULLUP      NONE    
     key[0]          INPUT         A9        LVCMOS25          N/A          PULLUP      NONE    
      miso           INPUT         G1        LVCMOS33          N/A          PULLUP      NONE    
   HDMI_CLK_P       OUTPUT         P4         LVDS33           NA            NONE      ODDRX1   
  HDMI_CLK_P(n)     OUTPUT         N4         LVDS33           NA            NONE      ODDRX1   
    HDMI_D0_P       OUTPUT         J3         LVDS33           NA            NONE      ODDRX1   
  HDMI_D0_P(n)      OUTPUT         J4         LVDS33           NA            NONE      ODDRX1   
    HDMI_D1_P       OUTPUT         N1         LVDS33           NA            NONE      ODDRX1   
  HDMI_D1_P(n)      OUTPUT         M1         LVDS33           NA            NONE      ODDRX1   
    HDMI_D2_P       OUTPUT         P1         LVDS33           NA            NONE      ODDRX1   
  HDMI_D2_P(n)      OUTPUT         R1         LVDS33           NA            NONE      ODDRX1   
     LED[7]         OUTPUT        F16        LVCMOS25           8            NONE       NONE    
     LED[6]         OUTPUT        E16        LVCMOS25           8            NONE       NONE    
     LED[5]         OUTPUT        E13        LVCMOS25           8            NONE       NONE    
     LED[4]         OUTPUT        C16        LVCMOS25           8            NONE       NONE    
     LED[3]         OUTPUT        C15        LVCMOS25           8            NONE       NONE    
     LED[2]         OUTPUT        B16        LVCMOS25           8            NONE       NONE    
     LED[1]         OUTPUT        B15        LVCMOS25           8            NONE       NONE    
     LED[0]         OUTPUT        B14        LVCMOS25           8            NONE       NONE    
     Row[3]         OUTPUT         D9        LVCMOS25           8            NONE       NONE    
     Row[2]         OUTPUT         F9        LVCMOS25           8            NONE       NONE    
     Row[1]         OUTPUT        C10        LVCMOS25           8            NONE       NONE    
     Row[0]         OUTPUT        E10        LVCMOS25           8            NONE       NONE    
     SD_CLK         OUTPUT         J1        LVCMOS33           8            NONE       NONE    
      TXD_1         OUTPUT        N16        LVCMOS25           8            N/A        NONE    
      cs_n          OUTPUT         K2        LVCMOS33           8            NONE       NONE    
      mosi          OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   seg_led[7]       OUTPUT         C8        LVCMOS25           8            NONE       NONE    
   seg_led[6]       OUTPUT         A8        LVCMOS25           8            NONE       NONE    
   seg_led[5]       OUTPUT         B5        LVCMOS25           8            NONE       NONE    
   seg_led[4]       OUTPUT         A7        LVCMOS25           8            NONE       NONE    
   seg_led[3]       OUTPUT         E8        LVCMOS25           8            NONE       NONE    
   seg_led[2]       OUTPUT         B8        LVCMOS25           8            NONE       NONE    
   seg_led[1]       OUTPUT         A6        LVCMOS25           8            NONE       NONE    
   seg_led[0]       OUTPUT         A4        LVCMOS25           8            NONE       NONE    
   seg_sel[3]       OUTPUT         A3        LVCMOS25           8            NONE       NONE    
   seg_sel[2]       OUTPUT         A5        LVCMOS25           8            NONE       NONE    
   seg_sel[1]       OUTPUT         B6        LVCMOS25           8            NONE       NONE    
   seg_sel[0]       OUTPUT         C9        LVCMOS25           8            NONE       NONE    
  signal_LED[3]     OUTPUT         C2        LVCMOS33           8            NONE       NONE    
  signal_LED[2]     OUTPUT         C1        LVCMOS33           8            NONE       NONE    
  signal_LED[1]     OUTPUT         E4        LVCMOS33           8            NONE       NONE    
  signal_LED[0]     OUTPUT         D3        LVCMOS33           8            NONE       NONE    
      SWDIO          INOUT         R2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+-------------------------------------------------------------------------------------------------------------------------------------------+
|Instance                          |Module                                             |le     |lut     |ripple  |seq     |bram    |dsp     |
+-------------------------------------------------------------------------------------------------------------------------------------------+
|top                               |CortexM0_SoC                                       |11142  |9302    |1340    |4446    |34      |3       |
|  AHBlite_SD_Interface            |AHBlite_SD                                         |546    |438     |75      |324     |0       |0       |
|    SD_top_inst                   |SD_top                                             |509    |403     |75      |292     |0       |0       |
|      sd_init_inst                |sd_init                                            |142    |109     |18      |72      |0       |0       |
|      sd_rd_ctrl_inst             |sd_rd_ctrl                                         |152    |123     |17      |108     |0       |0       |
|      sd_read_inst                |sd_read                                            |215    |171     |40      |112     |0       |0       |
|  Bayer2RGB_Interface             |AHBlite_Bayer2RGB                                  |4      |4       |0       |2       |0       |0       |
|  Bayer2RGB_inst                  |Bayer2RGB                                          |403    |247     |71      |299     |4       |0       |
|    Matrix_Generate_3x3_8Bit_inst |vip_matrix_generate_3x3_8bit                       |146    |101     |3       |142     |4       |0       |
|      u_line_shift_ram_8bit       |line_shift                                         |64     |28      |3       |60      |4       |0       |
|        DRAM_inst1                |DRAM                                               |0      |0       |0       |0       |2       |0       |
|        DRAM_inst2                |DRAM                                               |0      |0       |0       |0       |2       |0       |
|  Gamma_Interface                 |AHBlite_Gamma                                      |2      |2       |0       |2       |0       |0       |
|  HistEQ_Interface                |AHBlite_HistEQ                                     |2      |2       |0       |2       |0       |0       |
|  Interconncet                    |AHBlite_Interconnect                               |14     |14      |0       |12      |0       |0       |
|    Decoder                       |AHBlite_Decoder                                    |2      |2       |0       |0       |0       |0       |
|    SlaveMUX                      |AHBlite_SlaveMUX                                   |12     |12      |0       |12      |0       |0       |
|  LED_Interface                   |AHBlite_LED                                        |97     |85      |9       |55      |0       |0       |
|  Matrix_Key_Interface            |AHBlite_Matrix_Key                                 |6      |6       |0       |5       |0       |0       |
|  MedFilter_Interface             |AHBlite_MedFilter                                  |2      |2       |0       |0       |0       |0       |
|  PINTO_Interface                 |AHBlite_PINTO                                      |3      |3       |0       |2       |0       |0       |
|  PINTO_inst                      |PINTO                                              |1168   |720     |269     |683     |8       |0       |
|    vip_matrix_generate_5x5_8bit  |vip_matrix_generate_5x5_8bit                       |327    |228     |3       |323     |8       |0       |
|      u_line_shift_5x5_ram_8bit   |line_shift_5x5                                     |109    |27      |3       |105     |8       |0       |
|        DRAM_inst1                |DRAM                                               |0      |0       |0       |0       |2       |0       |
|        DRAM_inst2                |DRAM                                               |0      |0       |0       |0       |2       |0       |
|        DRAM_inst3                |DRAM                                               |0      |0       |0       |0       |2       |0       |
|        DRAM_inst4                |DRAM                                               |0      |0       |0       |0       |2       |0       |
|  PIXEL_PLL_inst                  |PIXEL_PLL                                          |0      |0       |0       |0       |0       |0       |
|  PLL_inst                        |PLL                                                |0      |0       |0       |0       |0       |0       |
|  RAMCODE_Interface               |AHBlite_Block_RAM                                  |10     |10      |0       |8       |0       |0       |
|  RAMDATA_Interface               |AHBlite_Block_RAM                                  |29     |22      |0       |14      |0       |0       |
|  RAM_CODE                        |Block_RAM                                          |4      |4       |0       |1       |4       |0       |
|  RAM_DATA                        |Block_RAM                                          |3      |3       |0       |1       |4       |0       |
|  SDRAM_PLL_inst                  |SDRAM_PLL                                          |0      |0       |0       |0       |0       |0       |
|  SEG_Interface                   |AHBlite_SEG                                        |47     |41      |5       |32      |0       |0       |
|    smg_inst                      |smg                                                |33     |27      |5       |18      |0       |0       |
|  Timer_Interface                 |AHBlite_Timer                                      |91     |73      |18      |54      |0       |0       |
|  UART1_RX                        |UART_RX                                            |26     |20      |0       |17      |0       |0       |
|  UART1_TX                        |UART_TX                                            |76     |76      |0       |15      |0       |0       |
|    FIFO                          |FIFO                                               |51     |51      |0       |11      |0       |0       |
|  UART_Interface                  |AHBlite_UART                                       |24     |24      |0       |10      |0       |0       |
|  clkuart1_pwm                    |clkuart_pwm                                        |18     |15      |3       |9       |0       |0       |
|  kb                              |Keyboard                                           |277    |229     |48      |136     |0       |0       |
|  med_filter_proc__red_inst       |med_filter_proc                                    |687    |458     |193     |306     |10      |0       |
|    Matrix_Generate_3x3_8Bit_inst |vip_matrix_generate_3x3_8bit                       |148    |127     |3       |144     |10      |0       |
|      u_line_shift_ram_8bit       |line_shift                                         |63     |48      |3       |59      |10      |0       |
|        DRAM_inst1                |DRAM                                               |0      |0       |0       |0       |5       |0       |
|        DRAM_inst2                |DRAM                                               |0      |0       |0       |0       |5       |0       |
|  med_filter_proc_green_inst      |med_filter_proc                                    |626    |412     |190     |259     |0       |0       |
|    Matrix_Generate_3x3_8Bit_inst |vip_matrix_generate_3x3_8bit                       |99     |91      |0       |99      |0       |0       |
|      u_line_shift_ram_8bit       |line_shift                                         |25     |22      |0       |25      |0       |0       |
|  med_filter_proc_inst            |med_filter_proc                                    |501    |299     |190     |151     |0       |0       |
|    Matrix_Generate_3x3_8Bit_inst |vip_matrix_generate_3x3_8bit                       |49     |49      |0       |49      |0       |0       |
|      u_line_shift_ram_8bit       |line_shift                                         |10     |10      |0       |10      |0       |0       |
|  sdram_rw_top_inst               |sdram_rw_top                                       |626    |447     |101     |362     |4       |0       |
|    SDRAM_inst                    |SDRAM                                              |0      |0       |0       |0       |0       |0       |
|    u_sdram_top                   |sdram_top                                          |626    |447     |101     |362     |4       |0       |
|      u_sdram_controller          |sdram_controller                                   |268    |220     |40      |117     |0       |0       |
|        u_sdram_cmd               |sdram_cmd                                          |49     |49      |0       |17      |0       |0       |
|        u_sdram_ctrl              |sdram_ctrl                                         |179    |139     |40      |61      |0       |0       |
|        u_sdram_data              |sdram_data                                         |40     |32      |0       |39      |0       |0       |
|      u_sdram_fifo_ctrl           |sdram_fifo_ctrl                                    |358    |227     |61      |245     |4       |0       |
|        rdfifo                    |SDRAM_READ_FIFO                                    |116    |68      |17      |91      |2       |0       |
|          ram_inst                |ram_infer_SDRAM_READ_FIFO                          |8      |8       |0       |8       |2       |0       |
|          rd_to_wr_cross_inst     |fifo_cross_domain_addr_process_al_SDRAM_READ_FIFO  |34     |19      |0       |34      |0       |0       |
|          wr_to_rd_cross_inst     |fifo_cross_domain_addr_process_al_SDRAM_READ_FIFO  |24     |20      |0       |24      |0       |0       |
|        wrfifo                    |SDRAM_WRITE_FIFO                                   |136    |79      |18      |109     |2       |0       |
|          ram_inst                |ram_infer_SDRAM_WRITE_FIFO                         |20     |16      |0       |20      |2       |0       |
|          rd_to_wr_cross_inst     |fifo_cross_domain_addr_process_al_SDRAM_WRITE_FIFO |32     |21      |0       |32      |0       |0       |
|          wr_to_rd_cross_inst     |fifo_cross_domain_addr_process_al_SDRAM_WRITE_FIFO |27     |20      |0       |27      |0       |0       |
|  u3_hdmi_tx                      |hdmi_tx                                            |327    |266     |54      |159     |0       |0       |
|    Inst_DVITransmitter           |DVITransmitter                                     |327    |266     |54      |159     |0       |0       |
|      Inst_TMDSEncoder_blue       |TMDSEncoder                                        |86     |66      |18      |43      |0       |0       |
|      Inst_TMDSEncoder_green      |TMDSEncoder                                        |106    |85      |18      |41      |0       |0       |
|      Inst_TMDSEncoder_red        |TMDSEncoder                                        |102    |84      |18      |42      |0       |0       |
|      Inst_blue_serializer_10_1   |Serial_N_1_lvds_dat                                |13     |11      |0       |13      |0       |0       |
|      Inst_clk_serializer_10_1    |Serial_N_1_lvds                                    |4      |4       |0       |4       |0       |0       |
|      Inst_green_serializer_10_1  |Serial_N_1_lvds_dat                                |9      |9       |0       |9       |0       |0       |
|      Inst_red_serializer_10_1    |Serial_N_1_lvds_dat                                |7      |7       |0       |7       |0       |0       |
|  u_logic                         |cortexm0ds_logic                                   |5326   |5272    |46      |1462    |0       |3       |
|  video_driver_inst               |video_driver                                       |154    |84      |68      |37      |0       |0       |
+-------------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       6400  
    #2          2       2611  
    #3          3       831   
    #4          4       722   
    #5        5-10      1432  
    #6        11-50     591   
    #7       51-100      12   
    #8       101-500     1    
  Average     3.18            

RUN-1002 : start command "export_db CortexM0_SoC_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db CortexM0_SoC_pr.db" in  1.884483s wall, 3.171875s user + 0.031250s system = 3.203125s CPU (170.0%)

RUN-1004 : used memory is 970 MB, reserved memory is 967 MB, peak memory is 1029 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 55784, tnet num: 12654, tinst num: 5951, tnode num: 65738, tedge num: 93777.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.752509s wall, 1.750000s user + 0.000000s system = 1.750000s CPU (99.9%)

RUN-1004 : used memory is 970 MB, reserved memory is 967 MB, peak memory is 1029 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file CortexM0_SoC_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 12654 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 4. Number of clock nets = 12 (8 unconstrainted).
TMR-5009 WARNING: No clock constraint on 8 clock net(s): 
		LED_Interface/light_clk_syn_4
		PIXEL_PLL_inst/clk0_out
		PLL_inst/clk0_out
		SD_CLK_dup_1
		SEG_Interface/smg_inst/cnt_1ms[0]_syn_6
		SWCLK_syn_4
		sdram_rw_top_inst/clk_sdram
		sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/clk_ref
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in CortexM0_SoC_phy.timing, timing summary in CortexM0_SoC_phy.tsm.
RUN-1002 : start command "export_bid CortexM0_SoC_inst.bid"
RUN-1002 : start command "bitgen -bit CortexM0_SoC.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 12 threads.
BIT-1002 : Init instances completely, inst num: 5951
BIT-1002 : Init pips with 12 threads.
BIT-1002 : Init pips completely, net num: 12702, pip num: 135927
BIT-1002 : Init feedthrough with 12 threads.
BIT-1002 : Init feedthrough completely, num: 678
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 3178 valid insts, and 392386 bits set as '1'.
BIT-1004 : the usercode register value: 00000000100100000000000000000000
BIT-1004 : PLL setting string = 0111
BIT-1004 : Generate bits file CortexM0_SoC.bit.
RUN-1003 : finish command "bitgen -bit CortexM0_SoC.bit" in  11.882561s wall, 120.640625s user + 0.281250s system = 120.921875s CPU (1017.6%)

RUN-1004 : used memory is 998 MB, reserved memory is 1005 MB, peak memory is 1175 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240515_192405.log"
