TOPLEVEL_LANG ?= verilog

VERILOG_SOURCES += $(SPINALROOT)/LFSR_Top.v

TOPLEVEL=LFSR_Top
MODULE=LFSR_Tester

include ../../common/Makefile.sim
