#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55bc5fe85ac0 .scope module, "TestBench" "TestBench" 2 3;
 .timescale 0 0;
P_0x55bc5fe67180 .param/l "num_cycles" 0 2 10, +C4<00000000000000000000000001000000>;
v0x55bc5fedbd80_0 .var "Clk", 0 0;
v0x55bc5fedbf30_0 .var "Reset", 0 0;
v0x55bc5fedc040_0 .var "Start", 0 0;
v0x55bc5fedc130_0 .var/i "counter", 31 0;
v0x55bc5fedc1d0_0 .var/i "flush", 31 0;
v0x55bc5fedc300_0 .var/i "i", 31 0;
v0x55bc5fedc3e0_0 .var/i "outfile", 31 0;
v0x55bc5fedc4c0_0 .var/i "stall", 31 0;
S_0x55bc5fe8bc00 .scope module, "CPU" "CPU" 2 14, 3 3 0, S_0x55bc5fe85ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 1 "start_i"
v0x55bc5fedb7e0_0 .net *"_s12", 6 0, L_0x55bc5feefcc0;  1 drivers
v0x55bc5fedb8e0_0 .net *"_s13", 2 0, L_0x55bc5feeffb0;  1 drivers
v0x55bc5fedb9c0_0 .net *"_s4", 30 0, L_0x55bc5feec960;  1 drivers
L_0x7f2ec1289060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55bc5fedba80_0 .net *"_s6", 0 0, L_0x7f2ec1289060;  1 drivers
v0x55bc5fedbb60_0 .net "clk_i", 0 0, v0x55bc5fedbd80_0;  1 drivers
v0x55bc5fedbc00_0 .net "rst_i", 0 0, v0x55bc5fedbf30_0;  1 drivers
v0x55bc5fedbca0_0 .net "start_i", 0 0, v0x55bc5fedc040_0;  1 drivers
L_0x55bc5feeca50 .concat [ 1 31 0 0], L_0x7f2ec1289060, L_0x55bc5feec960;
L_0x55bc5fef0050 .concat [ 3 7 0 0], L_0x55bc5feeffb0, L_0x55bc5feefcc0;
S_0x55bc5fe8a480 .scope module, "ALU" "ALU" 3 118, 4 3 0, S_0x55bc5fe8bc00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 3 "ALUCtrl_i"
    .port_info 3 /OUTPUT 32 "data_o"
v0x55bc5feb56e0_0 .net "ALUCtrl_i", 2 0, v0x55bc5fea0d90_0;  1 drivers
v0x55bc5fe8c690_0 .net/s "data1_i", 31 0, v0x55bc5fed7a00_0;  1 drivers
v0x55bc5fea3b60_0 .net/s "data2_i", 31 0, v0x55bc5fed81d0_0;  1 drivers
v0x55bc5fe9fc30_0 .var/s "data_o", 31 0;
E_0x55bc5fe270d0 .event edge, v0x55bc5feb56e0_0, v0x55bc5fe8c690_0, v0x55bc5fea3b60_0;
S_0x55bc5fecc8e0 .scope module, "ALU_Control" "ALU_Control" 3 126, 5 3 0, S_0x55bc5fe8bc00;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "funct_i"
    .port_info 1 /INPUT 2 "ALUOp_i"
    .port_info 2 /OUTPUT 3 "ALUCtrl_o"
v0x55bc5fea0d90_0 .var "ALUCtrl_o", 2 0;
v0x55bc5fea3060_0 .net "ALUOp_i", 1 0, v0x55bc5fed1ea0_0;  1 drivers
v0x55bc5feccbc0_0 .net *"_s1", 2 0, L_0x55bc5feef540;  1 drivers
v0x55bc5feccc80_0 .net "funct3", 0 0, L_0x55bc5feef630;  1 drivers
v0x55bc5feccd40_0 .net "funct_i", 9 0, v0x55bc5fed3130_0;  1 drivers
E_0x55bc5fe26c50 .event edge, v0x55bc5fea3060_0, v0x55bc5feccc80_0, v0x55bc5feccd40_0;
L_0x55bc5feef540 .part v0x55bc5fed3130_0, 0, 3;
L_0x55bc5feef630 .part L_0x55bc5feef540, 0, 1;
S_0x55bc5feccef0 .scope module, "Add_PC" "Adder" 3 29, 6 1 0, S_0x55bc5fe8bc00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /OUTPUT 32 "data_o"
v0x55bc5fecd110_0 .net/s "data1_i", 31 0, v0x55bc5fed9e70_0;  1 drivers
L_0x7f2ec1289018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55bc5fecd1f0_0 .net/s "data2_i", 31 0, L_0x7f2ec1289018;  1 drivers
v0x55bc5fecd2d0_0 .net/s "data_o", 31 0, L_0x55bc5fedc690;  1 drivers
L_0x55bc5fedc690 .arith/sum 32, v0x55bc5fed9e70_0, L_0x7f2ec1289018;
S_0x55bc5fecd440 .scope module, "Add_PC_Branch" "Adder" 3 36, 6 1 0, S_0x55bc5fe8bc00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /OUTPUT 32 "data_o"
v0x55bc5fecd660_0 .net/s "data1_i", 31 0, L_0x55bc5feeca50;  1 drivers
v0x55bc5fecd760_0 .net/s "data2_i", 31 0, v0x55bc5fed3c20_0;  1 drivers
v0x55bc5fecd840_0 .net/s "data_o", 31 0, L_0x55bc5feec820;  1 drivers
L_0x55bc5feec820 .arith/sum 32, L_0x55bc5feeca50, v0x55bc5fed3c20_0;
S_0x55bc5fecd9b0 .scope module, "Control" "Control" 3 16, 7 3 0, S_0x55bc5fe8bc00;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "Op_i"
    .port_info 1 /INPUT 1 "NoOp_i"
    .port_info 2 /OUTPUT 2 "ALUOp_o"
    .port_info 3 /OUTPUT 1 "ALUSrc_o"
    .port_info 4 /OUTPUT 1 "RegWrite_o"
    .port_info 5 /OUTPUT 1 "MemtoReg_o"
    .port_info 6 /OUTPUT 1 "MemRead_o"
    .port_info 7 /OUTPUT 1 "MemWrite_o"
    .port_info 8 /OUTPUT 1 "Branch_o"
v0x55bc5fecdc40_0 .var "ALUOp_o", 1 0;
v0x55bc5fecdd40_0 .var "ALUSrc_o", 0 0;
v0x55bc5fecde00_0 .var "Branch_o", 0 0;
v0x55bc5fecdea0_0 .var "MemRead_o", 0 0;
v0x55bc5fecdf60_0 .var "MemWrite_o", 0 0;
v0x55bc5fece070_0 .var "MemtoReg_o", 0 0;
v0x55bc5fece130_0 .net "NoOp_i", 0 0, v0x55bc5fed1390_0;  1 drivers
v0x55bc5fece1f0_0 .net "Op_i", 6 0, L_0x55bc5fedc5a0;  1 drivers
v0x55bc5fece2d0_0 .var "RegWrite_o", 0 0;
E_0x55bc5fe26e90 .event edge, v0x55bc5fece130_0, v0x55bc5fece1f0_0;
S_0x55bc5fece4b0 .scope module, "Data_Memory" "Data_Memory" 3 133, 8 1 0, S_0x55bc5fe8bc00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 32 "addr_i"
    .port_info 2 /INPUT 1 "MemRead_i"
    .port_info 3 /INPUT 1 "MemWrite_i"
    .port_info 4 /INPUT 32 "data_i"
    .port_info 5 /OUTPUT 32 "data_o"
v0x55bc5fece710_0 .net "MemRead_i", 0 0, v0x55bc5fecfa00_0;  1 drivers
v0x55bc5fece7f0_0 .net "MemWrite_i", 0 0, v0x55bc5fecfb40_0;  1 drivers
v0x55bc5fece8b0_0 .net *"_s0", 31 0, L_0x55bc5feef720;  1 drivers
v0x55bc5fece970_0 .net *"_s2", 31 0, L_0x55bc5feef860;  1 drivers
v0x55bc5fecea50_0 .net *"_s4", 29 0, L_0x55bc5feef7c0;  1 drivers
L_0x7f2ec1289258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55bc5feceb80_0 .net *"_s6", 1 0, L_0x7f2ec1289258;  1 drivers
L_0x7f2ec12892a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55bc5fecec60_0 .net/2u *"_s8", 31 0, L_0x7f2ec12892a0;  1 drivers
v0x55bc5feced40_0 .net "addr_i", 31 0, v0x55bc5fecf680_0;  1 drivers
v0x55bc5fecee20_0 .net "clk_i", 0 0, v0x55bc5fedbd80_0;  alias, 1 drivers
v0x55bc5fecef70_0 .net "data_i", 31 0, v0x55bc5fecf820_0;  1 drivers
v0x55bc5fecf050_0 .net "data_o", 31 0, L_0x55bc5feef9a0;  1 drivers
v0x55bc5fecf130 .array "memory", 1023 0, 31 0;
E_0x55bc5feb51b0 .event posedge, v0x55bc5fecee20_0;
L_0x55bc5feef720 .array/port v0x55bc5fecf130, L_0x55bc5feef860;
L_0x55bc5feef7c0 .part v0x55bc5fecf680_0, 2, 30;
L_0x55bc5feef860 .concat [ 30 2 0 0], L_0x55bc5feef7c0, L_0x7f2ec1289258;
L_0x55bc5feef9a0 .functor MUXZ 32, L_0x7f2ec12892a0, L_0x55bc5feef720, v0x55bc5fecfa00_0, C4<>;
S_0x55bc5fecf2b0 .scope module, "EXMEM" "EXMEM" 3 210, 9 1 0, S_0x55bc5fe8bc00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "RegWrite_i"
    .port_info 2 /INPUT 1 "MemtoReg_i"
    .port_info 3 /INPUT 1 "MemRead_i"
    .port_info 4 /INPUT 1 "MemWrite_i"
    .port_info 5 /INPUT 32 "ALUResult_i"
    .port_info 6 /INPUT 32 "MUX_B_i"
    .port_info 7 /INPUT 5 "RDaddr_i"
    .port_info 8 /OUTPUT 1 "RegWrite_o"
    .port_info 9 /OUTPUT 1 "MemtoReg_o"
    .port_info 10 /OUTPUT 1 "MemRead_o"
    .port_info 11 /OUTPUT 1 "MemWrite_o"
    .port_info 12 /OUTPUT 32 "ALUResult_o"
    .port_info 13 /OUTPUT 32 "MUX_B_o"
    .port_info 14 /OUTPUT 5 "RDaddr_o"
v0x55bc5fecf5a0_0 .net/s "ALUResult_i", 31 0, v0x55bc5fe9fc30_0;  1 drivers
v0x55bc5fecf680_0 .var/s "ALUResult_o", 31 0;
v0x55bc5fecf750_0 .net/s "MUX_B_i", 31 0, v0x55bc5fed8900_0;  1 drivers
v0x55bc5fecf820_0 .var/s "MUX_B_o", 31 0;
v0x55bc5fecf910_0 .net "MemRead_i", 0 0, v0x55bc5fed2200_0;  1 drivers
v0x55bc5fecfa00_0 .var "MemRead_o", 0 0;
v0x55bc5fecfaa0_0 .net "MemWrite_i", 0 0, v0x55bc5fed2390_0;  1 drivers
v0x55bc5fecfb40_0 .var "MemWrite_o", 0 0;
v0x55bc5fecfc10_0 .net "MemtoReg_i", 0 0, v0x55bc5fed25c0_0;  1 drivers
v0x55bc5fecfd40_0 .var "MemtoReg_o", 0 0;
v0x55bc5fecfe00_0 .net "RDaddr_i", 4 0, v0x55bc5fed2730_0;  1 drivers
v0x55bc5fecfee0_0 .var "RDaddr_o", 4 0;
v0x55bc5fecffc0_0 .net "RegWrite_i", 0 0, v0x55bc5fed2b70_0;  1 drivers
v0x55bc5fed0080_0 .var "RegWrite_o", 0 0;
v0x55bc5fed0140_0 .net "clk_i", 0 0, v0x55bc5fedbd80_0;  alias, 1 drivers
S_0x55bc5fed03d0 .scope module, "Forward_Unit" "Forward_Unit" 3 152, 10 1 0, S_0x55bc5fe8bc00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "MemRegWrite_i"
    .port_info 1 /INPUT 5 "MemRd_i"
    .port_info 2 /INPUT 1 "WBRegWrite_i"
    .port_info 3 /INPUT 5 "WBRd_i"
    .port_info 4 /INPUT 5 "EXRs1_i"
    .port_info 5 /INPUT 5 "EXRs2_i"
    .port_info 6 /OUTPUT 2 "ForwardA_o"
    .port_info 7 /OUTPUT 2 "ForwardB_o"
v0x55bc5fed06d0_0 .net "EXRs1_i", 4 0, v0x55bc5fed2870_0;  1 drivers
v0x55bc5fed07d0_0 .net "EXRs2_i", 4 0, v0x55bc5fed29b0_0;  1 drivers
v0x55bc5fed08b0_0 .var "ForwardA_o", 1 0;
v0x55bc5fed09a0_0 .var "ForwardB_o", 1 0;
v0x55bc5fed0a80_0 .net "MemRd_i", 4 0, v0x55bc5fecfee0_0;  1 drivers
v0x55bc5fed0b90_0 .net "MemRegWrite_i", 0 0, v0x55bc5fed0080_0;  1 drivers
v0x55bc5fed0c60_0 .net "WBRd_i", 4 0, v0x55bc5fed6f50_0;  1 drivers
v0x55bc5fed0d00_0 .net "WBRegWrite_i", 0 0, v0x55bc5fed7210_0;  1 drivers
E_0x55bc5fe27310/0 .event edge, v0x55bc5fed0080_0, v0x55bc5fecfee0_0, v0x55bc5fed06d0_0, v0x55bc5fed07d0_0;
E_0x55bc5fe27310/1 .event edge, v0x55bc5fed0d00_0, v0x55bc5fed0c60_0;
E_0x55bc5fe27310 .event/or E_0x55bc5fe27310/0, E_0x55bc5fe27310/1;
S_0x55bc5fed0f10 .scope module, "Hazard_Detection" "Hazard_Detection" 3 142, 11 1 0, S_0x55bc5fe8bc00;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "data1_i"
    .port_info 1 /INPUT 5 "data2_i"
    .port_info 2 /INPUT 5 "data3_i"
    .port_info 3 /INPUT 1 "MemRead_i"
    .port_info 4 /OUTPUT 1 "PCWrite_o"
    .port_info 5 /OUTPUT 1 "Stall_o"
    .port_info 6 /OUTPUT 1 "NoOp_o"
v0x55bc5fed12a0_0 .net "MemRead_i", 0 0, v0x55bc5fed2200_0;  alias, 1 drivers
v0x55bc5fed1390_0 .var "NoOp_o", 0 0;
v0x55bc5fed1460_0 .var "PCWrite_o", 0 0;
v0x55bc5fed1530_0 .var "Stall_o", 0 0;
v0x55bc5fed15d0_0 .net "data1_i", 4 0, L_0x55bc5feefb80;  1 drivers
v0x55bc5fed1690_0 .net "data2_i", 4 0, L_0x55bc5feefc20;  1 drivers
v0x55bc5fed1770_0 .net "data3_i", 4 0, v0x55bc5fed2730_0;  alias, 1 drivers
E_0x55bc5fed1210 .event edge, v0x55bc5fecf910_0, v0x55bc5fed15d0_0, v0x55bc5fecfe00_0, v0x55bc5fed1690_0;
S_0x55bc5fed1930 .scope module, "IDEX" "IDEX" 3 175, 12 1 0, S_0x55bc5fe8bc00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 2 "ALUOp_i"
    .port_info 2 /INPUT 1 "ALUSrc_i"
    .port_info 3 /INPUT 1 "RegWrite_i"
    .port_info 4 /INPUT 1 "MemtoReg_i"
    .port_info 5 /INPUT 1 "MemRead_i"
    .port_info 6 /INPUT 1 "MemWrite_i"
    .port_info 7 /INPUT 32 "data1_i"
    .port_info 8 /INPUT 32 "data2_i"
    .port_info 9 /INPUT 32 "imm_i"
    .port_info 10 /INPUT 10 "funct_i"
    .port_info 11 /INPUT 5 "RS1addr_i"
    .port_info 12 /INPUT 5 "RS2addr_i"
    .port_info 13 /INPUT 5 "RDaddr_i"
    .port_info 14 /OUTPUT 2 "ALUOp_o"
    .port_info 15 /OUTPUT 1 "ALUSrc_o"
    .port_info 16 /OUTPUT 1 "RegWrite_o"
    .port_info 17 /OUTPUT 1 "MemtoReg_o"
    .port_info 18 /OUTPUT 1 "MemRead_o"
    .port_info 19 /OUTPUT 1 "MemWrite_o"
    .port_info 20 /OUTPUT 32 "data1_o"
    .port_info 21 /OUTPUT 32 "data2_o"
    .port_info 22 /OUTPUT 32 "imm_o"
    .port_info 23 /OUTPUT 10 "funct_o"
    .port_info 24 /OUTPUT 5 "RS1addr_o"
    .port_info 25 /OUTPUT 5 "RS2addr_o"
    .port_info 26 /OUTPUT 5 "RDaddr_o"
v0x55bc5fed1d90_0 .net "ALUOp_i", 1 0, v0x55bc5fecdc40_0;  1 drivers
v0x55bc5fed1ea0_0 .var "ALUOp_o", 1 0;
v0x55bc5fed1f70_0 .net "ALUSrc_i", 0 0, v0x55bc5fecdd40_0;  1 drivers
v0x55bc5fed2070_0 .var "ALUSrc_o", 0 0;
v0x55bc5fed2110_0 .net "MemRead_i", 0 0, v0x55bc5fecdea0_0;  1 drivers
v0x55bc5fed2200_0 .var "MemRead_o", 0 0;
v0x55bc5fed22f0_0 .net "MemWrite_i", 0 0, v0x55bc5fecdf60_0;  1 drivers
v0x55bc5fed2390_0 .var "MemWrite_o", 0 0;
v0x55bc5fed2460_0 .net "MemtoReg_i", 0 0, v0x55bc5fece070_0;  1 drivers
v0x55bc5fed25c0_0 .var "MemtoReg_o", 0 0;
v0x55bc5fed2690_0 .net "RDaddr_i", 4 0, L_0x55bc5fef0320;  1 drivers
v0x55bc5fed2730_0 .var "RDaddr_o", 4 0;
v0x55bc5fed27d0_0 .net "RS1addr_i", 4 0, L_0x55bc5fef0190;  1 drivers
v0x55bc5fed2870_0 .var "RS1addr_o", 4 0;
v0x55bc5fed2910_0 .net "RS2addr_i", 4 0, L_0x55bc5fef0280;  1 drivers
v0x55bc5fed29b0_0 .var "RS2addr_o", 4 0;
v0x55bc5fed2aa0_0 .net "RegWrite_i", 0 0, v0x55bc5fece2d0_0;  1 drivers
v0x55bc5fed2b70_0 .var "RegWrite_o", 0 0;
v0x55bc5fed2c40_0 .net "clk_i", 0 0, v0x55bc5fedbd80_0;  alias, 1 drivers
v0x55bc5fed2d30_0 .net/s "data1_i", 31 0, L_0x55bc5feed320;  1 drivers
v0x55bc5fed2dd0_0 .var/s "data1_o", 31 0;
v0x55bc5fed2e90_0 .net/s "data2_i", 31 0, L_0x55bc5feed8b0;  1 drivers
v0x55bc5fed2f70_0 .var/s "data2_o", 31 0;
v0x55bc5fed3050_0 .net "funct_i", 9 0, L_0x55bc5fef0050;  1 drivers
v0x55bc5fed3130_0 .var "funct_o", 9 0;
v0x55bc5fed31f0_0 .net/s "imm_i", 31 0, L_0x55bc5feeef60;  1 drivers
v0x55bc5fed32b0_0 .var/s "imm_o", 31 0;
S_0x55bc5fed37d0 .scope module, "IFID" "IFID" 3 164, 13 1 0, S_0x55bc5fe8bc00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "Stall_i"
    .port_info 2 /INPUT 1 "Flush_i"
    .port_info 3 /INPUT 32 "PC_i"
    .port_info 4 /INPUT 32 "instr_i"
    .port_info 5 /OUTPUT 32 "PC_o"
    .port_info 6 /OUTPUT 32 "instr_o"
v0x55bc5fed3a50_0 .net "Flush_i", 0 0, v0x55bc5fed46e0_0;  1 drivers
v0x55bc5fed3b30_0 .net "PC_i", 31 0, v0x55bc5fed9e70_0;  alias, 1 drivers
v0x55bc5fed3c20_0 .var "PC_o", 31 0;
v0x55bc5fed3d20_0 .net "Stall_i", 0 0, v0x55bc5fed1530_0;  1 drivers
v0x55bc5fed3df0_0 .net "clk_i", 0 0, v0x55bc5fedbd80_0;  alias, 1 drivers
v0x55bc5fed3ee0_0 .net "instr_i", 31 0, L_0x55bc5fedc730;  1 drivers
v0x55bc5fed3f80_0 .var "instr_o", 31 0;
L_0x55bc5fedc5a0 .part v0x55bc5fed3f80_0, 0, 7;
L_0x55bc5feeda40 .part v0x55bc5fed3f80_0, 15, 5;
L_0x55bc5feedae0 .part v0x55bc5fed3f80_0, 20, 5;
L_0x55bc5feefb80 .part v0x55bc5fed3f80_0, 15, 5;
L_0x55bc5feefc20 .part v0x55bc5fed3f80_0, 20, 5;
L_0x55bc5feefcc0 .part v0x55bc5fed3f80_0, 25, 7;
L_0x55bc5feeffb0 .part v0x55bc5fed3f80_0, 12, 3;
L_0x55bc5fef0190 .part v0x55bc5fed3f80_0, 15, 5;
L_0x55bc5fef0280 .part v0x55bc5fed3f80_0, 20, 5;
L_0x55bc5fef0320 .part v0x55bc5fed3f80_0, 7, 5;
S_0x55bc5fed4160 .scope module, "If_Branch" "If_Branch" 3 244, 14 1 0, S_0x55bc5fe8bc00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 1 "Branch_i"
    .port_info 3 /OUTPUT 1 "data_o"
v0x55bc5fed4380_0 .net "Branch_i", 0 0, v0x55bc5fecde00_0;  1 drivers
v0x55bc5fed4470_0 .var "compare", 0 0;
v0x55bc5fed4510_0 .net/s "data1_i", 31 0, L_0x55bc5feed320;  alias, 1 drivers
v0x55bc5fed4610_0 .net/s "data2_i", 31 0, L_0x55bc5feed8b0;  alias, 1 drivers
v0x55bc5fed46e0_0 .var "data_o", 0 0;
E_0x55bc5fed1120 .event edge, v0x55bc5fed2d30_0, v0x55bc5fed2e90_0, v0x55bc5fed4470_0, v0x55bc5fecde00_0;
S_0x55bc5fed4840 .scope module, "Imm_Gen" "Imm_Gen" 3 112, 15 3 0, S_0x55bc5fe8bc00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data_i"
    .port_info 1 /OUTPUT 32 "data_o"
v0x55bc5fed4a70_0 .net *"_s11", 0 0, L_0x55bc5feede40;  1 drivers
v0x55bc5fed4b50_0 .net *"_s14", 11 0, L_0x55bc5feedf30;  1 drivers
L_0x7f2ec1289210 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v0x55bc5fed4c30_0 .net/2u *"_s15", 6 0, L_0x7f2ec1289210;  1 drivers
v0x55bc5fed4cf0_0 .net *"_s17", 0 0, L_0x55bc5feee010;  1 drivers
v0x55bc5fed4db0_0 .net *"_s20", 6 0, L_0x55bc5feee140;  1 drivers
v0x55bc5fed4ee0_0 .net *"_s22", 4 0, L_0x55bc5feee340;  1 drivers
v0x55bc5fed4fc0_0 .net *"_s23", 11 0, L_0x55bc5feee3e0;  1 drivers
v0x55bc5fed50a0_0 .net *"_s26", 0 0, L_0x55bc5feee580;  1 drivers
v0x55bc5fed5180_0 .net *"_s28", 0 0, L_0x55bc5feee620;  1 drivers
L_0x7f2ec1289180 .functor BUFT 1, C4<0010011>, C4<0>, C4<0>, C4<0>;
v0x55bc5fed5260_0 .net/2u *"_s3", 6 0, L_0x7f2ec1289180;  1 drivers
v0x55bc5fed5340_0 .net *"_s30", 5 0, L_0x55bc5feee730;  1 drivers
v0x55bc5fed5420_0 .net *"_s32", 3 0, L_0x55bc5feee7d0;  1 drivers
v0x55bc5fed5500_0 .net *"_s33", 11 0, L_0x55bc5feee920;  1 drivers
v0x55bc5fed55e0_0 .net *"_s35", 11 0, L_0x55bc5feeeb10;  1 drivers
v0x55bc5fed56c0_0 .net *"_s37", 11 0, L_0x55bc5feeed30;  1 drivers
v0x55bc5fed57a0_0 .net *"_s42", 0 0, L_0x55bc5feef0f0;  1 drivers
v0x55bc5fed5880_0 .net *"_s43", 19 0, L_0x55bc5feef1e0;  1 drivers
v0x55bc5fed5960_0 .net *"_s5", 0 0, L_0x55bc5feedcb0;  1 drivers
v0x55bc5fed5a20_0 .net *"_s8", 11 0, L_0x55bc5feedda0;  1 drivers
L_0x7f2ec12891c8 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v0x55bc5fed5b00_0 .net/2u *"_s9", 6 0, L_0x7f2ec12891c8;  1 drivers
v0x55bc5fed5be0_0 .net/s "data_i", 31 0, v0x55bc5fed3f80_0;  1 drivers
v0x55bc5fed5ca0_0 .net/s "data_o", 31 0, L_0x55bc5feeef60;  alias, 1 drivers
v0x55bc5fed5d70_0 .net "imme", 11 0, L_0x55bc5feeeec0;  1 drivers
v0x55bc5fed5e30_0 .net "opcode", 6 0, L_0x55bc5feedc10;  1 drivers
L_0x55bc5feec960 .part L_0x55bc5feeef60, 0, 31;
L_0x55bc5feedc10 .part v0x55bc5fed3f80_0, 0, 7;
L_0x55bc5feedcb0 .cmp/eq 7, L_0x55bc5feedc10, L_0x7f2ec1289180;
L_0x55bc5feedda0 .part v0x55bc5fed3f80_0, 20, 12;
L_0x55bc5feede40 .cmp/eq 7, L_0x55bc5feedc10, L_0x7f2ec12891c8;
L_0x55bc5feedf30 .part v0x55bc5fed3f80_0, 20, 12;
L_0x55bc5feee010 .cmp/eq 7, L_0x55bc5feedc10, L_0x7f2ec1289210;
L_0x55bc5feee140 .part v0x55bc5fed3f80_0, 25, 7;
L_0x55bc5feee340 .part v0x55bc5fed3f80_0, 7, 5;
L_0x55bc5feee3e0 .concat [ 5 7 0 0], L_0x55bc5feee340, L_0x55bc5feee140;
L_0x55bc5feee580 .part v0x55bc5fed3f80_0, 31, 1;
L_0x55bc5feee620 .part v0x55bc5fed3f80_0, 7, 1;
L_0x55bc5feee730 .part v0x55bc5fed3f80_0, 25, 6;
L_0x55bc5feee7d0 .part v0x55bc5fed3f80_0, 8, 4;
L_0x55bc5feee920 .concat [ 4 6 1 1], L_0x55bc5feee7d0, L_0x55bc5feee730, L_0x55bc5feee620, L_0x55bc5feee580;
L_0x55bc5feeeb10 .functor MUXZ 12, L_0x55bc5feee920, L_0x55bc5feee3e0, L_0x55bc5feee010, C4<>;
L_0x55bc5feeed30 .functor MUXZ 12, L_0x55bc5feeeb10, L_0x55bc5feedf30, L_0x55bc5feede40, C4<>;
L_0x55bc5feeeec0 .functor MUXZ 12, L_0x55bc5feeed30, L_0x55bc5feedda0, L_0x55bc5feedcb0, C4<>;
L_0x55bc5feef0f0 .part L_0x55bc5feeeec0, 11, 1;
LS_0x55bc5feef1e0_0_0 .concat [ 1 1 1 1], L_0x55bc5feef0f0, L_0x55bc5feef0f0, L_0x55bc5feef0f0, L_0x55bc5feef0f0;
LS_0x55bc5feef1e0_0_4 .concat [ 1 1 1 1], L_0x55bc5feef0f0, L_0x55bc5feef0f0, L_0x55bc5feef0f0, L_0x55bc5feef0f0;
LS_0x55bc5feef1e0_0_8 .concat [ 1 1 1 1], L_0x55bc5feef0f0, L_0x55bc5feef0f0, L_0x55bc5feef0f0, L_0x55bc5feef0f0;
LS_0x55bc5feef1e0_0_12 .concat [ 1 1 1 1], L_0x55bc5feef0f0, L_0x55bc5feef0f0, L_0x55bc5feef0f0, L_0x55bc5feef0f0;
LS_0x55bc5feef1e0_0_16 .concat [ 1 1 1 1], L_0x55bc5feef0f0, L_0x55bc5feef0f0, L_0x55bc5feef0f0, L_0x55bc5feef0f0;
LS_0x55bc5feef1e0_1_0 .concat [ 4 4 4 4], LS_0x55bc5feef1e0_0_0, LS_0x55bc5feef1e0_0_4, LS_0x55bc5feef1e0_0_8, LS_0x55bc5feef1e0_0_12;
LS_0x55bc5feef1e0_1_4 .concat [ 4 0 0 0], LS_0x55bc5feef1e0_0_16;
L_0x55bc5feef1e0 .concat [ 16 4 0 0], LS_0x55bc5feef1e0_1_0, LS_0x55bc5feef1e0_1_4;
L_0x55bc5feeef60 .concat [ 12 20 0 0], L_0x55bc5feeeec0, L_0x55bc5feef1e0;
S_0x55bc5fed5f70 .scope module, "Instruction_Memory" "Instruction_Memory" 3 53, 16 1 0, S_0x55bc5fe8bc00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr_i"
    .port_info 1 /OUTPUT 32 "instr_o"
L_0x55bc5fedc730 .functor BUFZ 32, L_0x55bc5feecc00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55bc5fed6130_0 .net *"_s0", 31 0, L_0x55bc5feecc00;  1 drivers
v0x55bc5fed6230_0 .net *"_s2", 31 0, L_0x55bc5feecd60;  1 drivers
v0x55bc5fed6310_0 .net *"_s4", 29 0, L_0x55bc5feeccc0;  1 drivers
L_0x7f2ec12890a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55bc5fed6400_0 .net *"_s6", 1 0, L_0x7f2ec12890a8;  1 drivers
v0x55bc5fed64e0_0 .net "addr_i", 31 0, v0x55bc5fed9e70_0;  alias, 1 drivers
v0x55bc5fed6640_0 .net "instr_o", 31 0, L_0x55bc5fedc730;  alias, 1 drivers
v0x55bc5fed6700 .array "memory", 255 0, 31 0;
L_0x55bc5feecc00 .array/port v0x55bc5fed6700, L_0x55bc5feecd60;
L_0x55bc5feeccc0 .part v0x55bc5fed9e70_0, 2, 30;
L_0x55bc5feecd60 .concat [ 30 2 0 0], L_0x55bc5feeccc0, L_0x7f2ec12890a8;
S_0x55bc5fed6800 .scope module, "MEMWB" "MEMWB" 3 229, 17 1 0, S_0x55bc5fe8bc00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "RegWrite_i"
    .port_info 2 /INPUT 1 "MemtoReg_i"
    .port_info 3 /INPUT 32 "ALUResult_i"
    .port_info 4 /INPUT 32 "ReadData_i"
    .port_info 5 /INPUT 5 "RDaddr_i"
    .port_info 6 /OUTPUT 1 "RegWrite_o"
    .port_info 7 /OUTPUT 1 "MemtoReg_o"
    .port_info 8 /OUTPUT 32 "ALUResult_o"
    .port_info 9 /OUTPUT 32 "ReadData_o"
    .port_info 10 /OUTPUT 5 "RDaddr_o"
v0x55bc5fed6ae0_0 .net/s "ALUResult_i", 31 0, v0x55bc5fecf680_0;  alias, 1 drivers
v0x55bc5fed6bf0_0 .var/s "ALUResult_o", 31 0;
v0x55bc5fed6cd0_0 .net "MemtoReg_i", 0 0, v0x55bc5fecfd40_0;  1 drivers
v0x55bc5fed6d70_0 .var "MemtoReg_o", 0 0;
v0x55bc5fed6e10_0 .net "RDaddr_i", 4 0, v0x55bc5fecfee0_0;  alias, 1 drivers
v0x55bc5fed6f50_0 .var "RDaddr_o", 4 0;
v0x55bc5fed7010_0 .net/s "ReadData_i", 31 0, L_0x55bc5feef9a0;  alias, 1 drivers
v0x55bc5fed70b0_0 .var/s "ReadData_o", 31 0;
v0x55bc5fed7170_0 .net "RegWrite_i", 0 0, v0x55bc5fed0080_0;  alias, 1 drivers
v0x55bc5fed7210_0 .var "RegWrite_o", 0 0;
v0x55bc5fed72b0_0 .net "clk_i", 0 0, v0x55bc5fedbd80_0;  alias, 1 drivers
S_0x55bc5fed7520 .scope module, "MUX_A" "MUX2" 3 94, 18 1 0, S_0x55bc5fe8bc00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data0_i"
    .port_info 1 /INPUT 32 "data1_i"
    .port_info 2 /INPUT 32 "data2_i"
    .port_info 3 /INPUT 2 "forward_i"
    .port_info 4 /OUTPUT 32 "data_o"
v0x55bc5fed7760_0 .net/s "data0_i", 31 0, v0x55bc5fed2dd0_0;  1 drivers
v0x55bc5fed7870_0 .net/s "data1_i", 31 0, v0x55bc5fed8fd0_0;  1 drivers
v0x55bc5fed7930_0 .net/s "data2_i", 31 0, v0x55bc5fecf680_0;  alias, 1 drivers
v0x55bc5fed7a00_0 .var/s "data_o", 31 0;
v0x55bc5fed7af0_0 .net "forward_i", 1 0, v0x55bc5fed08b0_0;  1 drivers
E_0x55bc5fed76d0 .event edge, v0x55bc5fed08b0_0, v0x55bc5fed2dd0_0, v0x55bc5fed7870_0, v0x55bc5feced40_0;
S_0x55bc5fed7c90 .scope module, "MUX_ALUSrc" "MUX32" 3 70, 19 1 0, S_0x55bc5fe8bc00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
v0x55bc5fed7ff0_0 .net/s "data1_i", 31 0, v0x55bc5fed8900_0;  alias, 1 drivers
v0x55bc5fed8100_0 .net/s "data2_i", 31 0, v0x55bc5fed32b0_0;  1 drivers
v0x55bc5fed81d0_0 .var "data_o", 31 0;
v0x55bc5fed82d0_0 .net "select_i", 0 0, v0x55bc5fed2070_0;  1 drivers
E_0x55bc5fed7f70 .event edge, v0x55bc5fed2070_0, v0x55bc5fed32b0_0, v0x55bc5fecf750_0;
S_0x55bc5fed83f0 .scope module, "MUX_B" "MUX2" 3 103, 18 1 0, S_0x55bc5fe8bc00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data0_i"
    .port_info 1 /INPUT 32 "data1_i"
    .port_info 2 /INPUT 32 "data2_i"
    .port_info 3 /INPUT 2 "forward_i"
    .port_info 4 /OUTPUT 32 "data_o"
v0x55bc5fed8650_0 .net/s "data0_i", 31 0, v0x55bc5fed2f70_0;  1 drivers
v0x55bc5fed8760_0 .net/s "data1_i", 31 0, v0x55bc5fed8fd0_0;  alias, 1 drivers
v0x55bc5fed8830_0 .net/s "data2_i", 31 0, v0x55bc5fecf680_0;  alias, 1 drivers
v0x55bc5fed8900_0 .var/s "data_o", 31 0;
v0x55bc5fed89a0_0 .net "forward_i", 1 0, v0x55bc5fed09a0_0;  1 drivers
E_0x55bc5fed85c0 .event edge, v0x55bc5fed09a0_0, v0x55bc5fed2f70_0, v0x55bc5fed7870_0, v0x55bc5feced40_0;
S_0x55bc5fed8b30 .scope module, "MUX_Mem2Reg" "MUX32" 3 78, 19 1 0, S_0x55bc5fe8bc00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
v0x55bc5fed8df0_0 .net/s "data1_i", 31 0, v0x55bc5fed6bf0_0;  1 drivers
v0x55bc5fed8f00_0 .net/s "data2_i", 31 0, v0x55bc5fed70b0_0;  1 drivers
v0x55bc5fed8fd0_0 .var "data_o", 31 0;
v0x55bc5fed90f0_0 .net "select_i", 0 0, v0x55bc5fed6d70_0;  1 drivers
E_0x55bc5fed8d70 .event edge, v0x55bc5fed6d70_0, v0x55bc5fed70b0_0, v0x55bc5fed6bf0_0;
S_0x55bc5fed9200 .scope module, "MUX_PCSource" "MUX32" 3 86, 19 1 0, S_0x55bc5fe8bc00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
v0x55bc5fed94c0_0 .net/s "data1_i", 31 0, L_0x55bc5fedc690;  alias, 1 drivers
v0x55bc5fed95d0_0 .net/s "data2_i", 31 0, L_0x55bc5feec820;  alias, 1 drivers
v0x55bc5fed96a0_0 .var "data_o", 31 0;
v0x55bc5fed9770_0 .net "select_i", 0 0, v0x55bc5fed46e0_0;  alias, 1 drivers
E_0x55bc5fed9440 .event edge, v0x55bc5fed3a50_0, v0x55bc5fecd840_0, v0x55bc5fecd2d0_0;
S_0x55bc5fed98e0 .scope module, "PC" "PC" 3 43, 20 1 0, S_0x55bc5fe8bc00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 1 "start_i"
    .port_info 3 /INPUT 1 "PCWrite_i"
    .port_info 4 /INPUT 32 "pc_i"
    .port_info 5 /OUTPUT 32 "pc_o"
v0x55bc5fed9c10_0 .net "PCWrite_i", 0 0, v0x55bc5fed1460_0;  1 drivers
v0x55bc5fed9cd0_0 .net "clk_i", 0 0, v0x55bc5fedbd80_0;  alias, 1 drivers
v0x55bc5fed9d70_0 .net "pc_i", 31 0, v0x55bc5fed96a0_0;  1 drivers
v0x55bc5fed9e70_0 .var "pc_o", 31 0;
v0x55bc5fed9f10_0 .net "rst_i", 0 0, v0x55bc5fedbf30_0;  alias, 1 drivers
v0x55bc5feda000_0 .net "start_i", 0 0, v0x55bc5fedc040_0;  alias, 1 drivers
E_0x55bc5fed9b90 .event posedge, v0x55bc5fed9f10_0, v0x55bc5fecee20_0;
S_0x55bc5feda1c0 .scope module, "Registers" "Registers" 3 59, 21 1 0, S_0x55bc5fe8bc00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 5 "RS1addr_i"
    .port_info 2 /INPUT 5 "RS2addr_i"
    .port_info 3 /INPUT 5 "RDaddr_i"
    .port_info 4 /INPUT 32 "RDdata_i"
    .port_info 5 /INPUT 1 "RegWrite_i"
    .port_info 6 /OUTPUT 32 "RS1data_o"
    .port_info 7 /OUTPUT 32 "RS2data_o"
L_0x55bc5feed030 .functor AND 1, L_0x55bc5feecf90, v0x55bc5fed7210_0, C4<1>, C4<1>;
L_0x55bc5feed590 .functor AND 1, L_0x55bc5feed460, v0x55bc5fed7210_0, C4<1>, C4<1>;
v0x55bc5feda4b0_0 .net "RDaddr_i", 4 0, v0x55bc5fed6f50_0;  alias, 1 drivers
v0x55bc5feda5e0_0 .net "RDdata_i", 31 0, v0x55bc5fed8fd0_0;  alias, 1 drivers
v0x55bc5feda6a0_0 .net "RS1addr_i", 4 0, L_0x55bc5feeda40;  1 drivers
v0x55bc5feda760_0 .net "RS1data_o", 31 0, L_0x55bc5feed320;  alias, 1 drivers
v0x55bc5feda870_0 .net "RS2addr_i", 4 0, L_0x55bc5feedae0;  1 drivers
v0x55bc5feda9a0_0 .net "RS2data_o", 31 0, L_0x55bc5feed8b0;  alias, 1 drivers
v0x55bc5fedaab0_0 .net "RegWrite_i", 0 0, v0x55bc5fed7210_0;  alias, 1 drivers
v0x55bc5fedaba0_0 .net *"_s0", 0 0, L_0x55bc5feecf90;  1 drivers
v0x55bc5fedac60_0 .net *"_s12", 0 0, L_0x55bc5feed460;  1 drivers
v0x55bc5fedadb0_0 .net *"_s14", 0 0, L_0x55bc5feed590;  1 drivers
v0x55bc5fedae70_0 .net *"_s16", 31 0, L_0x55bc5feed690;  1 drivers
v0x55bc5fedaf50_0 .net *"_s18", 6 0, L_0x55bc5feed770;  1 drivers
v0x55bc5fedb030_0 .net *"_s2", 0 0, L_0x55bc5feed030;  1 drivers
L_0x7f2ec1289138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55bc5fedb0f0_0 .net *"_s21", 1 0, L_0x7f2ec1289138;  1 drivers
v0x55bc5fedb1d0_0 .net *"_s4", 31 0, L_0x55bc5feed0f0;  1 drivers
v0x55bc5fedb2b0_0 .net *"_s6", 6 0, L_0x55bc5feed190;  1 drivers
L_0x7f2ec12890f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55bc5fedb390_0 .net *"_s9", 1 0, L_0x7f2ec12890f0;  1 drivers
v0x55bc5fedb580_0 .net "clk_i", 0 0, v0x55bc5fedbd80_0;  alias, 1 drivers
v0x55bc5fedb620 .array/s "register", 31 0, 31 0;
L_0x55bc5feecf90 .cmp/eq 5, L_0x55bc5feeda40, v0x55bc5fed6f50_0;
L_0x55bc5feed0f0 .array/port v0x55bc5fedb620, L_0x55bc5feed190;
L_0x55bc5feed190 .concat [ 5 2 0 0], L_0x55bc5feeda40, L_0x7f2ec12890f0;
L_0x55bc5feed320 .functor MUXZ 32, L_0x55bc5feed0f0, v0x55bc5fed8fd0_0, L_0x55bc5feed030, C4<>;
L_0x55bc5feed460 .cmp/eq 5, L_0x55bc5feedae0, v0x55bc5fed6f50_0;
L_0x55bc5feed690 .array/port v0x55bc5fedb620, L_0x55bc5feed770;
L_0x55bc5feed770 .concat [ 5 2 0 0], L_0x55bc5feedae0, L_0x7f2ec1289138;
L_0x55bc5feed8b0 .functor MUXZ 32, L_0x55bc5feed690, v0x55bc5fed8fd0_0, L_0x55bc5feed590, C4<>;
    .scope S_0x55bc5fecd9b0;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bc5fecdd40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bc5fece2d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bc5fece070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bc5fecdea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bc5fecdf60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bc5fecde00_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x55bc5fecd9b0;
T_1 ;
    %wait E_0x55bc5fe26e90;
    %load/vec4 v0x55bc5fece130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55bc5fecdc40_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bc5fecdd40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bc5fece2d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bc5fece070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bc5fecdea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bc5fecdf60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bc5fecde00_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55bc5fece1f0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bc5fecdd40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bc5fece2d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bc5fece070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bc5fecdea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bc5fecdf60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bc5fecde00_0, 0, 1;
    %jmp T_1.8;
T_1.2 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55bc5fecdc40_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bc5fecdd40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bc5fece2d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bc5fece070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bc5fecdea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bc5fecdf60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bc5fecde00_0, 0, 1;
    %jmp T_1.8;
T_1.3 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55bc5fecdc40_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bc5fecdd40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bc5fece2d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bc5fece070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bc5fecdea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bc5fecdf60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bc5fecde00_0, 0, 1;
    %jmp T_1.8;
T_1.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55bc5fecdc40_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bc5fecdd40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bc5fece2d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bc5fece070_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bc5fecdea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bc5fecdf60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bc5fecde00_0, 0, 1;
    %jmp T_1.8;
T_1.5 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55bc5fecdc40_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bc5fecdd40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bc5fece2d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bc5fece070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bc5fecdea0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bc5fecdf60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bc5fecde00_0, 0, 1;
    %jmp T_1.8;
T_1.6 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55bc5fecdc40_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bc5fecdd40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bc5fece2d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bc5fece070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bc5fecdea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bc5fecdf60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bc5fecde00_0, 0, 1;
    %jmp T_1.8;
T_1.8 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x55bc5fed98e0;
T_2 ;
    %wait E_0x55bc5fed9b90;
    %load/vec4 v0x55bc5fed9f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55bc5fed9e70_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x55bc5fed9c10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x55bc5feda000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x55bc5fed9d70_0;
    %assign/vec4 v0x55bc5fed9e70_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0x55bc5fed9e70_0;
    %assign/vec4 v0x55bc5fed9e70_0, 0;
T_2.5 ;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55bc5feda1c0;
T_3 ;
    %wait E_0x55bc5feb51b0;
    %load/vec4 v0x55bc5fedaab0_0;
    %load/vec4 v0x55bc5feda4b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x55bc5feda5e0_0;
    %load/vec4 v0x55bc5feda4b0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55bc5fedb620, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55bc5fed7c90;
T_4 ;
    %wait E_0x55bc5fed7f70;
    %load/vec4 v0x55bc5fed82d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0x55bc5fed7ff0_0;
    %store/vec4 v0x55bc5fed81d0_0, 0, 32;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x55bc5fed8100_0;
    %store/vec4 v0x55bc5fed81d0_0, 0, 32;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55bc5fed8b30;
T_5 ;
    %wait E_0x55bc5fed8d70;
    %load/vec4 v0x55bc5fed90f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x55bc5fed8df0_0;
    %store/vec4 v0x55bc5fed8fd0_0, 0, 32;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55bc5fed8f00_0;
    %store/vec4 v0x55bc5fed8fd0_0, 0, 32;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x55bc5fed9200;
T_6 ;
    %wait E_0x55bc5fed9440;
    %load/vec4 v0x55bc5fed9770_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x55bc5fed94c0_0;
    %store/vec4 v0x55bc5fed96a0_0, 0, 32;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x55bc5fed95d0_0;
    %store/vec4 v0x55bc5fed96a0_0, 0, 32;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x55bc5fed7520;
T_7 ;
    %wait E_0x55bc5fed76d0;
    %load/vec4 v0x55bc5fed7af0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %jmp T_7.3;
T_7.0 ;
    %load/vec4 v0x55bc5fed7760_0;
    %store/vec4 v0x55bc5fed7a00_0, 0, 32;
    %jmp T_7.3;
T_7.1 ;
    %load/vec4 v0x55bc5fed7870_0;
    %store/vec4 v0x55bc5fed7a00_0, 0, 32;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x55bc5fed7930_0;
    %store/vec4 v0x55bc5fed7a00_0, 0, 32;
    %jmp T_7.3;
T_7.3 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x55bc5fed83f0;
T_8 ;
    %wait E_0x55bc5fed85c0;
    %load/vec4 v0x55bc5fed89a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %jmp T_8.3;
T_8.0 ;
    %load/vec4 v0x55bc5fed8650_0;
    %store/vec4 v0x55bc5fed8900_0, 0, 32;
    %jmp T_8.3;
T_8.1 ;
    %load/vec4 v0x55bc5fed8760_0;
    %store/vec4 v0x55bc5fed8900_0, 0, 32;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x55bc5fed8830_0;
    %store/vec4 v0x55bc5fed8900_0, 0, 32;
    %jmp T_8.3;
T_8.3 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x55bc5fe8a480;
T_9 ;
    %wait E_0x55bc5fe270d0;
    %load/vec4 v0x55bc5feb56e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %jmp T_9.8;
T_9.0 ;
    %load/vec4 v0x55bc5fe8c690_0;
    %load/vec4 v0x55bc5fea3b60_0;
    %and;
    %store/vec4 v0x55bc5fe9fc30_0, 0, 32;
    %jmp T_9.8;
T_9.1 ;
    %load/vec4 v0x55bc5fe8c690_0;
    %load/vec4 v0x55bc5fea3b60_0;
    %xor;
    %store/vec4 v0x55bc5fe9fc30_0, 0, 32;
    %jmp T_9.8;
T_9.2 ;
    %load/vec4 v0x55bc5fe8c690_0;
    %load/vec4 v0x55bc5fea3b60_0;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x55bc5fe9fc30_0, 0, 32;
    %jmp T_9.8;
T_9.3 ;
    %load/vec4 v0x55bc5fe8c690_0;
    %load/vec4 v0x55bc5fea3b60_0;
    %add;
    %store/vec4 v0x55bc5fe9fc30_0, 0, 32;
    %jmp T_9.8;
T_9.4 ;
    %load/vec4 v0x55bc5fe8c690_0;
    %load/vec4 v0x55bc5fea3b60_0;
    %sub;
    %store/vec4 v0x55bc5fe9fc30_0, 0, 32;
    %jmp T_9.8;
T_9.5 ;
    %load/vec4 v0x55bc5fe8c690_0;
    %load/vec4 v0x55bc5fea3b60_0;
    %mul;
    %store/vec4 v0x55bc5fe9fc30_0, 0, 32;
    %jmp T_9.8;
T_9.6 ;
    %load/vec4 v0x55bc5fe8c690_0;
    %load/vec4 v0x55bc5fea3b60_0;
    %add;
    %store/vec4 v0x55bc5fe9fc30_0, 0, 32;
    %jmp T_9.8;
T_9.7 ;
    %load/vec4 v0x55bc5fe8c690_0;
    %load/vec4 v0x55bc5fea3b60_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x55bc5fe9fc30_0, 0, 32;
    %jmp T_9.8;
T_9.8 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x55bc5fecc8e0;
T_10 ;
    %wait E_0x55bc5fe26c50;
    %load/vec4 v0x55bc5fea3060_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %jmp T_10.3;
T_10.0 ;
    %load/vec4 v0x55bc5feccc80_0;
    %pad/u 3;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_10.4, 4;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x55bc5fea0d90_0, 0, 3;
    %jmp T_10.5;
T_10.4 ;
    %load/vec4 v0x55bc5feccc80_0;
    %pad/u 3;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_10.6, 4;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x55bc5fea0d90_0, 0, 3;
    %jmp T_10.7;
T_10.6 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55bc5fea0d90_0, 0, 3;
T_10.7 ;
T_10.5 ;
    %jmp T_10.3;
T_10.1 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x55bc5fea0d90_0, 0, 3;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x55bc5feccd40_0;
    %dup/vec4;
    %pushi/vec4 7, 0, 10;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 10;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 10;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 10;
    %cmp/u;
    %jmp/1 T_10.11, 6;
    %dup/vec4;
    %pushi/vec4 256, 0, 10;
    %cmp/u;
    %jmp/1 T_10.12, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 10;
    %cmp/u;
    %jmp/1 T_10.13, 6;
    %jmp T_10.14;
T_10.8 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55bc5fea0d90_0, 0, 3;
    %jmp T_10.14;
T_10.9 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55bc5fea0d90_0, 0, 3;
    %jmp T_10.14;
T_10.10 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55bc5fea0d90_0, 0, 3;
    %jmp T_10.14;
T_10.11 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55bc5fea0d90_0, 0, 3;
    %jmp T_10.14;
T_10.12 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x55bc5fea0d90_0, 0, 3;
    %jmp T_10.14;
T_10.13 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x55bc5fea0d90_0, 0, 3;
    %jmp T_10.14;
T_10.14 ;
    %pop/vec4 1;
    %jmp T_10.3;
T_10.3 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x55bc5fece4b0;
T_11 ;
    %wait E_0x55bc5feb51b0;
    %load/vec4 v0x55bc5fece7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x55bc5fecef70_0;
    %load/vec4 v0x55bc5feced40_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55bc5fecf130, 0, 4;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x55bc5fed0f10;
T_12 ;
    %wait E_0x55bc5fed1210;
    %load/vec4 v0x55bc5fed12a0_0;
    %load/vec4 v0x55bc5fed15d0_0;
    %load/vec4 v0x55bc5fed1770_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55bc5fed1690_0;
    %load/vec4 v0x55bc5fed1770_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bc5fed1460_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bc5fed1530_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bc5fed1390_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bc5fed1460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bc5fed1530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bc5fed1390_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x55bc5fed03d0;
T_13 ;
    %wait E_0x55bc5fe27310;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55bc5fed08b0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55bc5fed09a0_0, 0, 2;
    %load/vec4 v0x55bc5fed0b90_0;
    %load/vec4 v0x55bc5fed0a80_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x55bc5fed0a80_0;
    %load/vec4 v0x55bc5fed06d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55bc5fed08b0_0, 0, 2;
T_13.0 ;
    %load/vec4 v0x55bc5fed0b90_0;
    %load/vec4 v0x55bc5fed0a80_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x55bc5fed0a80_0;
    %load/vec4 v0x55bc5fed07d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55bc5fed09a0_0, 0, 2;
T_13.2 ;
    %load/vec4 v0x55bc5fed0d00_0;
    %load/vec4 v0x55bc5fed0d00_0;
    %pad/u 5;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x55bc5fed0b90_0;
    %load/vec4 v0x55bc5fed0a80_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x55bc5fed0a80_0;
    %load/vec4 v0x55bc5fed06d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %nor/r;
    %and;
    %load/vec4 v0x55bc5fed0c60_0;
    %load/vec4 v0x55bc5fed06d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55bc5fed08b0_0, 0, 2;
T_13.4 ;
    %load/vec4 v0x55bc5fed0d00_0;
    %load/vec4 v0x55bc5fed0d00_0;
    %pad/u 5;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x55bc5fed0b90_0;
    %load/vec4 v0x55bc5fed0a80_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x55bc5fed0a80_0;
    %load/vec4 v0x55bc5fed07d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %nor/r;
    %and;
    %load/vec4 v0x55bc5fed0c60_0;
    %load/vec4 v0x55bc5fed07d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55bc5fed09a0_0, 0, 2;
T_13.6 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x55bc5fed37d0;
T_14 ;
    %wait E_0x55bc5feb51b0;
    %load/vec4 v0x55bc5fed3d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55bc5fed3c20_0, 0;
    %load/vec4 v0x55bc5fed3f80_0;
    %assign/vec4 v0x55bc5fed3f80_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x55bc5fed3b30_0;
    %assign/vec4 v0x55bc5fed3c20_0, 0;
    %load/vec4 v0x55bc5fed3a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55bc5fed3f80_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x55bc5fed3ee0_0;
    %assign/vec4 v0x55bc5fed3f80_0, 0;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x55bc5fed1930;
T_15 ;
    %wait E_0x55bc5feb51b0;
    %load/vec4 v0x55bc5fed1d90_0;
    %assign/vec4 v0x55bc5fed1ea0_0, 0;
    %load/vec4 v0x55bc5fed1f70_0;
    %assign/vec4 v0x55bc5fed2070_0, 0;
    %load/vec4 v0x55bc5fed2aa0_0;
    %assign/vec4 v0x55bc5fed2b70_0, 0;
    %load/vec4 v0x55bc5fed2460_0;
    %assign/vec4 v0x55bc5fed25c0_0, 0;
    %load/vec4 v0x55bc5fed2110_0;
    %assign/vec4 v0x55bc5fed2200_0, 0;
    %load/vec4 v0x55bc5fed22f0_0;
    %assign/vec4 v0x55bc5fed2390_0, 0;
    %load/vec4 v0x55bc5fed2d30_0;
    %assign/vec4 v0x55bc5fed2dd0_0, 0;
    %load/vec4 v0x55bc5fed2e90_0;
    %assign/vec4 v0x55bc5fed2f70_0, 0;
    %load/vec4 v0x55bc5fed31f0_0;
    %assign/vec4 v0x55bc5fed32b0_0, 0;
    %load/vec4 v0x55bc5fed3050_0;
    %assign/vec4 v0x55bc5fed3130_0, 0;
    %load/vec4 v0x55bc5fed27d0_0;
    %assign/vec4 v0x55bc5fed2870_0, 0;
    %load/vec4 v0x55bc5fed2910_0;
    %assign/vec4 v0x55bc5fed29b0_0, 0;
    %load/vec4 v0x55bc5fed2690_0;
    %assign/vec4 v0x55bc5fed2730_0, 0;
    %jmp T_15;
    .thread T_15;
    .scope S_0x55bc5fecf2b0;
T_16 ;
    %wait E_0x55bc5feb51b0;
    %load/vec4 v0x55bc5fecffc0_0;
    %assign/vec4 v0x55bc5fed0080_0, 0;
    %load/vec4 v0x55bc5fecfc10_0;
    %assign/vec4 v0x55bc5fecfd40_0, 0;
    %load/vec4 v0x55bc5fecf910_0;
    %assign/vec4 v0x55bc5fecfa00_0, 0;
    %load/vec4 v0x55bc5fecfaa0_0;
    %assign/vec4 v0x55bc5fecfb40_0, 0;
    %load/vec4 v0x55bc5fecf5a0_0;
    %assign/vec4 v0x55bc5fecf680_0, 0;
    %load/vec4 v0x55bc5fecf750_0;
    %assign/vec4 v0x55bc5fecf820_0, 0;
    %load/vec4 v0x55bc5fecfe00_0;
    %assign/vec4 v0x55bc5fecfee0_0, 0;
    %jmp T_16;
    .thread T_16;
    .scope S_0x55bc5fed6800;
T_17 ;
    %wait E_0x55bc5feb51b0;
    %load/vec4 v0x55bc5fed7170_0;
    %assign/vec4 v0x55bc5fed7210_0, 0;
    %load/vec4 v0x55bc5fed6cd0_0;
    %assign/vec4 v0x55bc5fed6d70_0, 0;
    %load/vec4 v0x55bc5fed6ae0_0;
    %assign/vec4 v0x55bc5fed6bf0_0, 0;
    %load/vec4 v0x55bc5fed7010_0;
    %assign/vec4 v0x55bc5fed70b0_0, 0;
    %load/vec4 v0x55bc5fed6e10_0;
    %assign/vec4 v0x55bc5fed6f50_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_0x55bc5fed4160;
T_18 ;
    %wait E_0x55bc5fed1120;
    %load/vec4 v0x55bc5fed4510_0;
    %load/vec4 v0x55bc5fed4610_0;
    %cmp/e;
    %jmp/0xz  T_18.0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bc5fed4470_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bc5fed4470_0, 0;
T_18.1 ;
    %load/vec4 v0x55bc5fed4470_0;
    %load/vec4 v0x55bc5fed4380_0;
    %and;
    %assign/vec4 v0x55bc5fed46e0_0, 0;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x55bc5fe85ac0;
T_19 ;
    %delay 25, 0;
    %load/vec4 v0x55bc5fedbd80_0;
    %inv;
    %store/vec4 v0x55bc5fedbd80_0, 0, 1;
    %jmp T_19;
    .thread T_19;
    .scope S_0x55bc5fe85ac0;
T_20 ;
    %vpi_call 2 21 "$dumpfile", "CPU.vcd" {0 0 0};
    %vpi_call 2 22 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55bc5fedc130_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55bc5fedc4c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55bc5fedc1d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55bc5fedc300_0, 0, 32;
T_20.0 ;
    %load/vec4 v0x55bc5fedc300_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_20.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x55bc5fedc300_0;
    %store/vec4a v0x55bc5fed6700, 4, 0;
    %load/vec4 v0x55bc5fedc300_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55bc5fedc300_0, 0, 32;
    %jmp T_20.0;
T_20.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55bc5fedc300_0, 0, 32;
T_20.2 ;
    %load/vec4 v0x55bc5fedc300_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_20.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x55bc5fedc300_0;
    %store/vec4a v0x55bc5fecf130, 4, 0;
    %load/vec4 v0x55bc5fedc300_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55bc5fedc300_0, 0, 32;
    %jmp T_20.2;
T_20.3 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bc5fecf130, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55bc5fedc300_0, 0, 32;
T_20.4 ;
    %load/vec4 v0x55bc5fedc300_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_20.5, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x55bc5fedc300_0;
    %store/vec4a v0x55bc5fedb620, 4, 0;
    %load/vec4 v0x55bc5fedc300_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55bc5fedc300_0, 0, 32;
    %jmp T_20.4;
T_20.5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55bc5fed3c20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55bc5fed3f80_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55bc5fed1ea0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bc5fed2070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bc5fed2b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bc5fed25c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bc5fed2200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bc5fed2390_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55bc5fed2dd0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55bc5fed2f70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55bc5fed32b0_0, 0, 32;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x55bc5fed3130_0, 0, 10;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55bc5fed2870_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55bc5fed29b0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55bc5fed2730_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bc5fed0080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bc5fecfd40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bc5fecfa00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bc5fecfb40_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55bc5fecf680_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55bc5fecf820_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55bc5fecfee0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bc5fed7210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bc5fed6d70_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55bc5fed6bf0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55bc5fed70b0_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55bc5fed6f50_0, 0, 5;
    %vpi_call 2 79 "$readmemb", "testdata_2020/instruction_4.txt", v0x55bc5fed6700 {0 0 0};
    %vpi_func 2 83 "$fopen" 32, "output.txt" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v0x55bc5fedc3e0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bc5fedbd80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bc5fedbf30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bc5fedc040_0, 0, 1;
    %delay 12, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bc5fedbf30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bc5fedc040_0, 0, 1;
    %end;
    .thread T_20;
    .scope S_0x55bc5fe85ac0;
T_21 ;
    %wait E_0x55bc5feb51b0;
    %load/vec4 v0x55bc5fedc130_0;
    %cmpi/e 64, 0, 32;
    %jmp/0xz  T_21.0, 4;
    %vpi_call 2 98 "$finish" {0 0 0};
T_21.0 ;
    %load/vec4 v0x55bc5fed1530_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55bc5fecde00_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x55bc5fedc4c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55bc5fedc4c0_0, 0, 32;
T_21.2 ;
    %load/vec4 v0x55bc5fed46e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_21.4, 4;
    %load/vec4 v0x55bc5fedc1d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55bc5fedc1d0_0, 0, 32;
T_21.4 ;
    %vpi_call 2 106 "$fdisplay", v0x55bc5fedc3e0_0, "cycle = %d, Start = %0d, Stall = %0d, Flush = %0d\012PC = %d", v0x55bc5fedc130_0, v0x55bc5fedc040_0, v0x55bc5fedc4c0_0, v0x55bc5fedc1d0_0, v0x55bc5fed9e70_0 {0 0 0};
    %vpi_call 2 110 "$fdisplay", v0x55bc5fedc3e0_0, "Registers" {0 0 0};
    %vpi_call 2 111 "$fdisplay", v0x55bc5fedc3e0_0, "x0 = %d, x8  = %d, x16 = %d, x24 = %d", &A<v0x55bc5fedb620, 0>, &A<v0x55bc5fedb620, 8>, &A<v0x55bc5fedb620, 16>, &A<v0x55bc5fedb620, 24> {0 0 0};
    %vpi_call 2 112 "$fdisplay", v0x55bc5fedc3e0_0, "x1 = %d, x9  = %d, x17 = %d, x25 = %d", &A<v0x55bc5fedb620, 1>, &A<v0x55bc5fedb620, 9>, &A<v0x55bc5fedb620, 17>, &A<v0x55bc5fedb620, 25> {0 0 0};
    %vpi_call 2 113 "$fdisplay", v0x55bc5fedc3e0_0, "x2 = %d, x10 = %d, x18 = %d, x26 = %d", &A<v0x55bc5fedb620, 2>, &A<v0x55bc5fedb620, 10>, &A<v0x55bc5fedb620, 18>, &A<v0x55bc5fedb620, 26> {0 0 0};
    %vpi_call 2 114 "$fdisplay", v0x55bc5fedc3e0_0, "x3 = %d, x11 = %d, x19 = %d, x27 = %d", &A<v0x55bc5fedb620, 3>, &A<v0x55bc5fedb620, 11>, &A<v0x55bc5fedb620, 19>, &A<v0x55bc5fedb620, 27> {0 0 0};
    %vpi_call 2 115 "$fdisplay", v0x55bc5fedc3e0_0, "x4 = %d, x12 = %d, x20 = %d, x28 = %d", &A<v0x55bc5fedb620, 4>, &A<v0x55bc5fedb620, 12>, &A<v0x55bc5fedb620, 20>, &A<v0x55bc5fedb620, 28> {0 0 0};
    %vpi_call 2 116 "$fdisplay", v0x55bc5fedc3e0_0, "x5 = %d, x13 = %d, x21 = %d, x29 = %d", &A<v0x55bc5fedb620, 5>, &A<v0x55bc5fedb620, 13>, &A<v0x55bc5fedb620, 21>, &A<v0x55bc5fedb620, 29> {0 0 0};
    %vpi_call 2 117 "$fdisplay", v0x55bc5fedc3e0_0, "x6 = %d, x14 = %d, x22 = %d, x30 = %d", &A<v0x55bc5fedb620, 6>, &A<v0x55bc5fedb620, 14>, &A<v0x55bc5fedb620, 22>, &A<v0x55bc5fedb620, 30> {0 0 0};
    %vpi_call 2 118 "$fdisplay", v0x55bc5fedc3e0_0, "x7 = %d, x15 = %d, x23 = %d, x31 = %d", &A<v0x55bc5fedb620, 7>, &A<v0x55bc5fedb620, 15>, &A<v0x55bc5fedb620, 23>, &A<v0x55bc5fedb620, 31> {0 0 0};
    %vpi_call 2 149 "$fdisplay", v0x55bc5fedc3e0_0, "Data Memory: 0x00 = %10d", &A<v0x55bc5fecf130, 0> {0 0 0};
    %vpi_call 2 150 "$fdisplay", v0x55bc5fedc3e0_0, "Data Memory: 0x04 = %10d", &A<v0x55bc5fecf130, 1> {0 0 0};
    %vpi_call 2 151 "$fdisplay", v0x55bc5fedc3e0_0, "Data Memory: 0x08 = %10d", &A<v0x55bc5fecf130, 2> {0 0 0};
    %vpi_call 2 152 "$fdisplay", v0x55bc5fedc3e0_0, "Data Memory: 0x0C = %10d", &A<v0x55bc5fecf130, 3> {0 0 0};
    %vpi_call 2 153 "$fdisplay", v0x55bc5fedc3e0_0, "Data Memory: 0x10 = %10d", &A<v0x55bc5fecf130, 4> {0 0 0};
    %vpi_call 2 154 "$fdisplay", v0x55bc5fedc3e0_0, "Data Memory: 0x14 = %10d", &A<v0x55bc5fecf130, 5> {0 0 0};
    %vpi_call 2 155 "$fdisplay", v0x55bc5fedc3e0_0, "Data Memory: 0x18 = %10d", &A<v0x55bc5fecf130, 6> {0 0 0};
    %vpi_call 2 156 "$fdisplay", v0x55bc5fedc3e0_0, "Data Memory: 0x1C = %10d", &A<v0x55bc5fecf130, 7> {0 0 0};
    %vpi_call 2 158 "$fdisplay", v0x55bc5fedc3e0_0, "\012" {0 0 0};
    %load/vec4 v0x55bc5fedc130_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55bc5fedc130_0, 0, 32;
    %jmp T_21;
    .thread T_21;
# The file index is used to find the file name in the following table.
:file_names 22;
    "N/A";
    "<interactive>";
    "testbench.v";
    "CPU.v";
    "ALU.v";
    "ALU_Control.v";
    "Adder.v";
    "Control.v";
    "Data_Memory.v";
    "EXMEM.v";
    "Forward_Unit.v";
    "Hazard_Detection.v";
    "IDEX.v";
    "IFID.v";
    "If_Branch.v";
    "Imm_Gen.v";
    "Instruction_Memory.v";
    "MEMWB.v";
    "MUX2.v";
    "MUX32.v";
    "PC.v";
    "Registers.v";
