vendor_name = ModelSim
source_file = 1, /media/aluno/RF/PARTE1_AEAEAEAEAEAEAEAEAEAEAE/LAB4.out.sdc
source_file = 1, /media/aluno/RF/PARTE1_AEAEAEAEAEAEAEAEAEAEAE/VGA_pixelLogic.v
source_file = 1, /media/aluno/RF/PARTE1_AEAEAEAEAEAEAEAEAEAEAE/VGA_module.v
source_file = 1, /media/aluno/RF/PARTE1_AEAEAEAEAEAEAEAEAEAEAE/VGA_controller.v
source_file = 1, /media/aluno/RF/PARTE1_AEAEAEAEAEAEAEAEAEAEAE/LAB4.bdf
source_file = 1, /media/aluno/RF/PARTE1_AEAEAEAEAEAEAEAEAEAEAE/sdram.v
source_file = 1, /media/aluno/RF/PARTE1_AEAEAEAEAEAEAEAEAEAEAE/image_controller.v
source_file = 1, /media/aluno/RF/PARTE1_AEAEAEAEAEAEAEAEAEAEAE/fl_controller.v
source_file = 1, /media/aluno/RF/PARTE1_AEAEAEAEAEAEAEAEAEAEAE/DE2_115_GOLDEN_TOP.v
source_file = 1, /media/aluno/RF/PARTE1_AEAEAEAEAEAEAEAEAEAEAE/Waveform.vwf
source_file = 1, /media/aluno/RF/PARTE1_AEAEAEAEAEAEAEAEAEAEAE/Waveform1.vwf
source_file = 1, /media/aluno/RF/PARTE1_AEAEAEAEAEAEAEAEAEAEAE/lab4.stp
source_file = 1, /media/aluno/RF/PARTE1_AEAEAEAEAEAEAEAEAEAEAE/clk_133.qip
source_file = 1, /media/aluno/RF/PARTE1_AEAEAEAEAEAEAEAEAEAEAE/clk_133.v
source_file = 1, /media/aluno/RF/PARTE1_AEAEAEAEAEAEAEAEAEAEAE/clk_25.qip
source_file = 1, /media/aluno/RF/PARTE1_AEAEAEAEAEAEAEAEAEAEAE/clk_25.v
source_file = 1, /media/aluno/RF/PARTE1_AEAEAEAEAEAEAEAEAEAEAE/teste2.bdf
source_file = 1, /media/aluno/RF/PARTE1_AEAEAEAEAEAEAEAEAEAEAE/Waveform2.vwf
source_file = 1, /media/aluno/RF/PARTE1_AEAEAEAEAEAEAEAEAEAEAE/VGA_fifoIP.qip
source_file = 1, /media/aluno/RF/PARTE1_AEAEAEAEAEAEAEAEAEAEAE/VGA_fifoIP.v
source_file = 1, /home/aluno/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf
source_file = 1, /home/aluno/altera_lite/16.0/quartus/libraries/megafunctions/aglobal160.inc
source_file = 1, /home/aluno/altera_lite/16.0/quartus/libraries/megafunctions/stratix_pll.inc
source_file = 1, /home/aluno/altera_lite/16.0/quartus/libraries/megafunctions/stratixii_pll.inc
source_file = 1, /home/aluno/altera_lite/16.0/quartus/libraries/megafunctions/cycloneii_pll.inc
source_file = 1, /home/aluno/altera_lite/16.0/quartus/libraries/megafunctions/cbx.lst
source_file = 1, /media/aluno/RF/PARTE1_AEAEAEAEAEAEAEAEAEAEAE/db/clk_25_altpll.v
source_file = 1, /media/aluno/RF/PARTE1_AEAEAEAEAEAEAEAEAEAEAE/db/clk_133_altpll.v
source_file = 1, /home/aluno/altera_lite/16.0/quartus/libraries/megafunctions/dcfifo.tdf
source_file = 1, /home/aluno/altera_lite/16.0/quartus/libraries/megafunctions/lpm_counter.inc
source_file = 1, /home/aluno/altera_lite/16.0/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, /home/aluno/altera_lite/16.0/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, /home/aluno/altera_lite/16.0/quartus/libraries/megafunctions/a_graycounter.inc
source_file = 1, /home/aluno/altera_lite/16.0/quartus/libraries/megafunctions/a_fefifo.inc
source_file = 1, /home/aluno/altera_lite/16.0/quartus/libraries/megafunctions/a_gray2bin.inc
source_file = 1, /home/aluno/altera_lite/16.0/quartus/libraries/megafunctions/dffpipe.inc
source_file = 1, /home/aluno/altera_lite/16.0/quartus/libraries/megafunctions/alt_sync_fifo.inc
source_file = 1, /home/aluno/altera_lite/16.0/quartus/libraries/megafunctions/lpm_compare.inc
source_file = 1, /home/aluno/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram_fifo.inc
source_file = 1, /media/aluno/RF/PARTE1_AEAEAEAEAEAEAEAEAEAEAE/db/dcfifo_23n1.tdf
source_file = 1, /media/aluno/RF/PARTE1_AEAEAEAEAEAEAEAEAEAEAE/db/a_gray2bin_sgb.tdf
source_file = 1, /media/aluno/RF/PARTE1_AEAEAEAEAEAEAEAEAEAEAE/db/a_graycounter_r57.tdf
source_file = 1, /media/aluno/RF/PARTE1_AEAEAEAEAEAEAEAEAEAEAE/db/a_graycounter_njc.tdf
source_file = 1, /media/aluno/RF/PARTE1_AEAEAEAEAEAEAEAEAEAEAE/db/altsyncram_gv61.tdf
source_file = 1, /media/aluno/RF/PARTE1_AEAEAEAEAEAEAEAEAEAEAE/db/alt_synch_pipe_unl.tdf
source_file = 1, /media/aluno/RF/PARTE1_AEAEAEAEAEAEAEAEAEAEAE/db/dffpipe_fd9.tdf
source_file = 1, /media/aluno/RF/PARTE1_AEAEAEAEAEAEAEAEAEAEAE/db/dffpipe_8d9.tdf
source_file = 1, /media/aluno/RF/PARTE1_AEAEAEAEAEAEAEAEAEAEAE/db/dffpipe_ed9.tdf
source_file = 1, /media/aluno/RF/PARTE1_AEAEAEAEAEAEAEAEAEAEAE/db/alt_synch_pipe_vnl.tdf
source_file = 1, /media/aluno/RF/PARTE1_AEAEAEAEAEAEAEAEAEAEAE/db/dffpipe_gd9.tdf
source_file = 1, /media/aluno/RF/PARTE1_AEAEAEAEAEAEAEAEAEAEAE/db/cmpr_d66.tdf
design_name = LAB4
instance = comp, \FL_CE_N~output , FL_CE_N~output, LAB4, 1
instance = comp, \FL_OE_N~output , FL_OE_N~output, LAB4, 1
instance = comp, \FL_RST_N~output , FL_RST_N~output, LAB4, 1
instance = comp, \FL_WE_N~output , FL_WE_N~output, LAB4, 1
instance = comp, \DRAM_CAS_N~output , DRAM_CAS_N~output, LAB4, 1
instance = comp, \DRAM_CKE~output , DRAM_CKE~output, LAB4, 1
instance = comp, \DRAM_CS_N~output , DRAM_CS_N~output, LAB4, 1
instance = comp, \DRAM_RAS_N~output , DRAM_RAS_N~output, LAB4, 1
instance = comp, \DRAM_WE_N~output , DRAM_WE_N~output, LAB4, 1
instance = comp, \VGA_HS~output , VGA_HS~output, LAB4, 1
instance = comp, \VGA_VS~output , VGA_VS~output, LAB4, 1
instance = comp, \VGA_SYNC_N~output , VGA_SYNC_N~output, LAB4, 1
instance = comp, \VGA_BLANK_N~output , VGA_BLANK_N~output, LAB4, 1
instance = comp, \VGA_CLK~output , VGA_CLK~output, LAB4, 1
instance = comp, \DRAM_CLK~output , DRAM_CLK~output, LAB4, 1
instance = comp, \column[9]~output , column[9]~output, LAB4, 1
instance = comp, \column[8]~output , column[8]~output, LAB4, 1
instance = comp, \column[7]~output , column[7]~output, LAB4, 1
instance = comp, \column[6]~output , column[6]~output, LAB4, 1
instance = comp, \column[5]~output , column[5]~output, LAB4, 1
instance = comp, \column[4]~output , column[4]~output, LAB4, 1
instance = comp, \column[3]~output , column[3]~output, LAB4, 1
instance = comp, \column[2]~output , column[2]~output, LAB4, 1
instance = comp, \column[1]~output , column[1]~output, LAB4, 1
instance = comp, \column[0]~output , column[0]~output, LAB4, 1
instance = comp, \DRAM_ADDR[12]~output , DRAM_ADDR[12]~output, LAB4, 1
instance = comp, \DRAM_ADDR[11]~output , DRAM_ADDR[11]~output, LAB4, 1
instance = comp, \DRAM_ADDR[10]~output , DRAM_ADDR[10]~output, LAB4, 1
instance = comp, \DRAM_ADDR[9]~output , DRAM_ADDR[9]~output, LAB4, 1
instance = comp, \DRAM_ADDR[8]~output , DRAM_ADDR[8]~output, LAB4, 1
instance = comp, \DRAM_ADDR[7]~output , DRAM_ADDR[7]~output, LAB4, 1
instance = comp, \DRAM_ADDR[6]~output , DRAM_ADDR[6]~output, LAB4, 1
instance = comp, \DRAM_ADDR[5]~output , DRAM_ADDR[5]~output, LAB4, 1
instance = comp, \DRAM_ADDR[4]~output , DRAM_ADDR[4]~output, LAB4, 1
instance = comp, \DRAM_ADDR[3]~output , DRAM_ADDR[3]~output, LAB4, 1
instance = comp, \DRAM_ADDR[2]~output , DRAM_ADDR[2]~output, LAB4, 1
instance = comp, \DRAM_ADDR[1]~output , DRAM_ADDR[1]~output, LAB4, 1
instance = comp, \DRAM_ADDR[0]~output , DRAM_ADDR[0]~output, LAB4, 1
instance = comp, \DRAM_BA[1]~output , DRAM_BA[1]~output, LAB4, 1
instance = comp, \DRAM_BA[0]~output , DRAM_BA[0]~output, LAB4, 1
instance = comp, \DRAM_DQM[3]~output , DRAM_DQM[3]~output, LAB4, 1
instance = comp, \DRAM_DQM[2]~output , DRAM_DQM[2]~output, LAB4, 1
instance = comp, \DRAM_DQM[1]~output , DRAM_DQM[1]~output, LAB4, 1
instance = comp, \DRAM_DQM[0]~output , DRAM_DQM[0]~output, LAB4, 1
instance = comp, \FL_ADDR[22]~output , FL_ADDR[22]~output, LAB4, 1
instance = comp, \FL_ADDR[21]~output , FL_ADDR[21]~output, LAB4, 1
instance = comp, \FL_ADDR[20]~output , FL_ADDR[20]~output, LAB4, 1
instance = comp, \FL_ADDR[19]~output , FL_ADDR[19]~output, LAB4, 1
instance = comp, \FL_ADDR[18]~output , FL_ADDR[18]~output, LAB4, 1
instance = comp, \FL_ADDR[17]~output , FL_ADDR[17]~output, LAB4, 1
instance = comp, \FL_ADDR[16]~output , FL_ADDR[16]~output, LAB4, 1
instance = comp, \FL_ADDR[15]~output , FL_ADDR[15]~output, LAB4, 1
instance = comp, \FL_ADDR[14]~output , FL_ADDR[14]~output, LAB4, 1
instance = comp, \FL_ADDR[13]~output , FL_ADDR[13]~output, LAB4, 1
instance = comp, \FL_ADDR[12]~output , FL_ADDR[12]~output, LAB4, 1
instance = comp, \FL_ADDR[11]~output , FL_ADDR[11]~output, LAB4, 1
instance = comp, \FL_ADDR[10]~output , FL_ADDR[10]~output, LAB4, 1
instance = comp, \FL_ADDR[9]~output , FL_ADDR[9]~output, LAB4, 1
instance = comp, \FL_ADDR[8]~output , FL_ADDR[8]~output, LAB4, 1
instance = comp, \FL_ADDR[7]~output , FL_ADDR[7]~output, LAB4, 1
instance = comp, \FL_ADDR[6]~output , FL_ADDR[6]~output, LAB4, 1
instance = comp, \FL_ADDR[5]~output , FL_ADDR[5]~output, LAB4, 1
instance = comp, \FL_ADDR[4]~output , FL_ADDR[4]~output, LAB4, 1
instance = comp, \FL_ADDR[3]~output , FL_ADDR[3]~output, LAB4, 1
instance = comp, \FL_ADDR[2]~output , FL_ADDR[2]~output, LAB4, 1
instance = comp, \FL_ADDR[1]~output , FL_ADDR[1]~output, LAB4, 1
instance = comp, \FL_ADDR[0]~output , FL_ADDR[0]~output, LAB4, 1
instance = comp, \LEDG[1]~output , LEDG[1]~output, LAB4, 1
instance = comp, \LEDG[0]~output , LEDG[0]~output, LAB4, 1
instance = comp, \LEDR[6]~output , LEDR[6]~output, LAB4, 1
instance = comp, \LEDR[5]~output , LEDR[5]~output, LAB4, 1
instance = comp, \LEDR[4]~output , LEDR[4]~output, LAB4, 1
instance = comp, \LEDR[3]~output , LEDR[3]~output, LAB4, 1
instance = comp, \LEDR[2]~output , LEDR[2]~output, LAB4, 1
instance = comp, \LEDR[1]~output , LEDR[1]~output, LAB4, 1
instance = comp, \LEDR[0]~output , LEDR[0]~output, LAB4, 1
instance = comp, \row[8]~output , row[8]~output, LAB4, 1
instance = comp, \row[7]~output , row[7]~output, LAB4, 1
instance = comp, \row[6]~output , row[6]~output, LAB4, 1
instance = comp, \row[5]~output , row[5]~output, LAB4, 1
instance = comp, \row[4]~output , row[4]~output, LAB4, 1
instance = comp, \row[3]~output , row[3]~output, LAB4, 1
instance = comp, \row[2]~output , row[2]~output, LAB4, 1
instance = comp, \row[1]~output , row[1]~output, LAB4, 1
instance = comp, \row[0]~output , row[0]~output, LAB4, 1
instance = comp, \VGA_B[7]~output , VGA_B[7]~output, LAB4, 1
instance = comp, \VGA_B[6]~output , VGA_B[6]~output, LAB4, 1
instance = comp, \VGA_B[5]~output , VGA_B[5]~output, LAB4, 1
instance = comp, \VGA_B[4]~output , VGA_B[4]~output, LAB4, 1
instance = comp, \VGA_B[3]~output , VGA_B[3]~output, LAB4, 1
instance = comp, \VGA_B[2]~output , VGA_B[2]~output, LAB4, 1
instance = comp, \VGA_B[1]~output , VGA_B[1]~output, LAB4, 1
instance = comp, \VGA_B[0]~output , VGA_B[0]~output, LAB4, 1
instance = comp, \VGA_G[7]~output , VGA_G[7]~output, LAB4, 1
instance = comp, \VGA_G[6]~output , VGA_G[6]~output, LAB4, 1
instance = comp, \VGA_G[5]~output , VGA_G[5]~output, LAB4, 1
instance = comp, \VGA_G[4]~output , VGA_G[4]~output, LAB4, 1
instance = comp, \VGA_G[3]~output , VGA_G[3]~output, LAB4, 1
instance = comp, \VGA_G[2]~output , VGA_G[2]~output, LAB4, 1
instance = comp, \VGA_G[1]~output , VGA_G[1]~output, LAB4, 1
instance = comp, \VGA_G[0]~output , VGA_G[0]~output, LAB4, 1
instance = comp, \VGA_R[7]~output , VGA_R[7]~output, LAB4, 1
instance = comp, \VGA_R[6]~output , VGA_R[6]~output, LAB4, 1
instance = comp, \VGA_R[5]~output , VGA_R[5]~output, LAB4, 1
instance = comp, \VGA_R[4]~output , VGA_R[4]~output, LAB4, 1
instance = comp, \VGA_R[3]~output , VGA_R[3]~output, LAB4, 1
instance = comp, \VGA_R[2]~output , VGA_R[2]~output, LAB4, 1
instance = comp, \VGA_R[1]~output , VGA_R[1]~output, LAB4, 1
instance = comp, \VGA_R[0]~output , VGA_R[0]~output, LAB4, 1
instance = comp, \DRAM_DQ[23]~output , DRAM_DQ[23]~output, LAB4, 1
instance = comp, \DRAM_DQ[22]~output , DRAM_DQ[22]~output, LAB4, 1
instance = comp, \DRAM_DQ[21]~output , DRAM_DQ[21]~output, LAB4, 1
instance = comp, \DRAM_DQ[20]~output , DRAM_DQ[20]~output, LAB4, 1
instance = comp, \DRAM_DQ[19]~output , DRAM_DQ[19]~output, LAB4, 1
instance = comp, \DRAM_DQ[18]~output , DRAM_DQ[18]~output, LAB4, 1
instance = comp, \DRAM_DQ[17]~output , DRAM_DQ[17]~output, LAB4, 1
instance = comp, \DRAM_DQ[16]~output , DRAM_DQ[16]~output, LAB4, 1
instance = comp, \DRAM_DQ[15]~output , DRAM_DQ[15]~output, LAB4, 1
instance = comp, \DRAM_DQ[14]~output , DRAM_DQ[14]~output, LAB4, 1
instance = comp, \DRAM_DQ[13]~output , DRAM_DQ[13]~output, LAB4, 1
instance = comp, \DRAM_DQ[12]~output , DRAM_DQ[12]~output, LAB4, 1
instance = comp, \DRAM_DQ[11]~output , DRAM_DQ[11]~output, LAB4, 1
instance = comp, \DRAM_DQ[10]~output , DRAM_DQ[10]~output, LAB4, 1
instance = comp, \DRAM_DQ[9]~output , DRAM_DQ[9]~output, LAB4, 1
instance = comp, \DRAM_DQ[8]~output , DRAM_DQ[8]~output, LAB4, 1
instance = comp, \DRAM_DQ[7]~output , DRAM_DQ[7]~output, LAB4, 1
instance = comp, \DRAM_DQ[6]~output , DRAM_DQ[6]~output, LAB4, 1
instance = comp, \DRAM_DQ[5]~output , DRAM_DQ[5]~output, LAB4, 1
instance = comp, \DRAM_DQ[4]~output , DRAM_DQ[4]~output, LAB4, 1
instance = comp, \DRAM_DQ[3]~output , DRAM_DQ[3]~output, LAB4, 1
instance = comp, \DRAM_DQ[2]~output , DRAM_DQ[2]~output, LAB4, 1
instance = comp, \DRAM_DQ[1]~output , DRAM_DQ[1]~output, LAB4, 1
instance = comp, \DRAM_DQ[0]~output , DRAM_DQ[0]~output, LAB4, 1
instance = comp, \CLOCK_50~input , CLOCK_50~input, LAB4, 1
instance = comp, \inst|altpll_component|auto_generated|pll1 , inst|altpll_component|auto_generated|pll1, LAB4, 1
instance = comp, \inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl , inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl, LAB4, 1
instance = comp, \inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl , inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl, LAB4, 1
instance = comp, \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl , inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl, LAB4, 1
instance = comp, \SW[2]~input , SW[2]~input, LAB4, 1
instance = comp, \inst3|state.AtTheBegging , inst3|state.AtTheBegging, LAB4, 1
instance = comp, \inst3|state.ResetingMemory , inst3|state.ResetingMemory, LAB4, 1
instance = comp, \inst3|support_count[0]~7 , inst3|support_count[0]~7, LAB4, 1
instance = comp, \inst3|IMG_COUNT_Y[0]~9 , inst3|IMG_COUNT_Y[0]~9, LAB4, 1
instance = comp, \inst3|support_count[1]~9 , inst3|support_count[1]~9, LAB4, 1
instance = comp, \inst3|support_count[2]~11 , inst3|support_count[2]~11, LAB4, 1
instance = comp, \SW[1]~input , SW[1]~input, LAB4, 1
instance = comp, \SW[0]~input , SW[0]~input, LAB4, 1
instance = comp, \inst3|tipo~2 , inst3|tipo~2, LAB4, 1
instance = comp, \inst3|support_count[3]~13 , inst3|support_count[3]~13, LAB4, 1
instance = comp, \inst3|support_count[3] , inst3|support_count[3], LAB4, 1
instance = comp, \inst3|support_count[4]~27 , inst3|support_count[4]~27, LAB4, 1
instance = comp, \inst3|support_count[4] , inst3|support_count[4], LAB4, 1
instance = comp, \inst3|Equal0~0 , inst3|Equal0~0, LAB4, 1
instance = comp, \inst3|Equal4~0 , inst3|Equal4~0, LAB4, 1
instance = comp, \inst3|IMG_COUNT_Y[3]~17 , inst3|IMG_COUNT_Y[3]~17, LAB4, 1
instance = comp, \inst3|IMG_COUNT_Y[4]~19 , inst3|IMG_COUNT_Y[4]~19, LAB4, 1
instance = comp, \inst3|IMG_COUNT_X[0]~10 , inst3|IMG_COUNT_X[0]~10, LAB4, 1
instance = comp, \inst3|IMG_COUNT_X[6]~22 , inst3|IMG_COUNT_X[6]~22, LAB4, 1
instance = comp, \inst3|IMG_COUNT_X[7]~24 , inst3|IMG_COUNT_X[7]~24, LAB4, 1
instance = comp, \inst3|state~19 , inst3|state~19, LAB4, 1
instance = comp, \inst3|state.ItsOver , inst3|state.ItsOver, LAB4, 1
instance = comp, \inst3|FREE[0]~7 , inst3|FREE[0]~7, LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|_~3 , inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|_~3, LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 , inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0, LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 , inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a1, LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|_~0 , inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|_~0, LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 , inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0, LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 , inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a3, LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 , inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0, LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 , inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a4, LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|_~1 , inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|_~1, LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 , inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0, LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 , inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a6, LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|wrptr_g[6] , inst1|buffer|dcfifo_component|auto_generated|wrptr_g[6], LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|wrptr_g[4]~feeder , inst1|buffer|dcfifo_component|auto_generated|wrptr_g[4]~feeder, LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|wrptr_g[4] , inst1|buffer|dcfifo_component|auto_generated|wrptr_g[4], LAB4, 1
instance = comp, \inst1|dac_interface|vcount[0]~10 , inst1|dac_interface|vcount[0]~10, LAB4, 1
instance = comp, \inst1|dac_interface|vcount[3]~16 , inst1|dac_interface|vcount[3]~16, LAB4, 1
instance = comp, \inst1|dac_interface|vcount[4]~18 , inst1|dac_interface|vcount[4]~18, LAB4, 1
instance = comp, \inst1|dac_interface|hcount[0]~10 , inst1|dac_interface|hcount[0]~10, LAB4, 1
instance = comp, \inst1|dac_interface|hcount[1]~12 , inst1|dac_interface|hcount[1]~12, LAB4, 1
instance = comp, \inst1|dac_interface|hcount[1] , inst1|dac_interface|hcount[1], LAB4, 1
instance = comp, \inst1|dac_interface|hcount[2]~14 , inst1|dac_interface|hcount[2]~14, LAB4, 1
instance = comp, \inst1|dac_interface|hcount[2] , inst1|dac_interface|hcount[2], LAB4, 1
instance = comp, \inst1|dac_interface|hcount[3]~16 , inst1|dac_interface|hcount[3]~16, LAB4, 1
instance = comp, \inst1|dac_interface|hcount[3] , inst1|dac_interface|hcount[3], LAB4, 1
instance = comp, \inst1|dac_interface|hcount[4]~18 , inst1|dac_interface|hcount[4]~18, LAB4, 1
instance = comp, \inst1|dac_interface|hcount[4] , inst1|dac_interface|hcount[4], LAB4, 1
instance = comp, \inst1|dac_interface|hcount[5]~20 , inst1|dac_interface|hcount[5]~20, LAB4, 1
instance = comp, \inst1|dac_interface|hcount[5] , inst1|dac_interface|hcount[5], LAB4, 1
instance = comp, \inst1|dac_interface|hcount[6]~22 , inst1|dac_interface|hcount[6]~22, LAB4, 1
instance = comp, \inst1|dac_interface|hcount[6] , inst1|dac_interface|hcount[6], LAB4, 1
instance = comp, \inst1|dac_interface|hcount[7]~24 , inst1|dac_interface|hcount[7]~24, LAB4, 1
instance = comp, \inst1|dac_interface|hcount[7] , inst1|dac_interface|hcount[7], LAB4, 1
instance = comp, \inst1|dac_interface|hcount[8]~26 , inst1|dac_interface|hcount[8]~26, LAB4, 1
instance = comp, \inst1|dac_interface|hcount[8] , inst1|dac_interface|hcount[8], LAB4, 1
instance = comp, \inst1|dac_interface|Equal0~0 , inst1|dac_interface|Equal0~0, LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|rdptr_g[3]~feeder , inst1|buffer|dcfifo_component|auto_generated|rdptr_g[3]~feeder, LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|rdptr_g[3] , inst1|buffer|dcfifo_component|auto_generated|rdptr_g[3], LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|rdptr_g[0]~0 , inst1|buffer|dcfifo_component|auto_generated|rdptr_g[0]~0, LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|rdptr_g[0] , inst1|buffer|dcfifo_component|auto_generated|rdptr_g[0], LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|wrptr_g[3] , inst1|buffer|dcfifo_component|auto_generated|wrptr_g[3], LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder , inst1|buffer|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder, LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|delayed_wrptr_g[3] , inst1|buffer|dcfifo_component|auto_generated|delayed_wrptr_g[3], LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3]~feeder , inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3]~feeder, LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3] , inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3], LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[3] , inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[3], LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|wrptr_g[0]~0 , inst1|buffer|dcfifo_component|auto_generated|wrptr_g[0]~0, LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|wrptr_g[0] , inst1|buffer|dcfifo_component|auto_generated|wrptr_g[0], LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|delayed_wrptr_g[0] , inst1|buffer|dcfifo_component|auto_generated|delayed_wrptr_g[0], LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0]~feeder , inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0]~feeder, LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0] , inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0], LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[0]~feeder , inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[0]~feeder, LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[0] , inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[0], LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 , inst1|buffer|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2, LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|_~3 , inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|_~3, LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 , inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0, LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 , inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a2, LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0 , inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0, LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 , inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0, LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 , inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a6, LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|rdptr_g[6]~feeder , inst1|buffer|dcfifo_component|auto_generated|rdptr_g[6]~feeder, LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|rdptr_g[6] , inst1|buffer|dcfifo_component|auto_generated|rdptr_g[6], LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder , inst1|buffer|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder, LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|delayed_wrptr_g[6] , inst1|buffer|dcfifo_component|auto_generated|delayed_wrptr_g[6], LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6] , inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6], LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[6] , inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[6], LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder , inst1|buffer|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder, LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|delayed_wrptr_g[4] , inst1|buffer|dcfifo_component|auto_generated|delayed_wrptr_g[4], LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4] , inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4], LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[4]~feeder , inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[4]~feeder, LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[4] , inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[4], LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 , inst1|buffer|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0, LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|rdptr_g[1] , inst1|buffer|dcfifo_component|auto_generated|rdptr_g[1], LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|wrptr_g[1]~feeder , inst1|buffer|dcfifo_component|auto_generated|wrptr_g[1]~feeder, LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|wrptr_g[1] , inst1|buffer|dcfifo_component|auto_generated|wrptr_g[1], LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|delayed_wrptr_g[1] , inst1|buffer|dcfifo_component|auto_generated|delayed_wrptr_g[1], LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1]~feeder , inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1]~feeder, LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1] , inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1], LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[1] , inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[1], LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[0]~0 , inst1|buffer|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[0]~0, LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 , inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0, LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 , inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a5, LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|rdptr_g[5] , inst1|buffer|dcfifo_component|auto_generated|rdptr_g[5], LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|rdptr_g[2] , inst1|buffer|dcfifo_component|auto_generated|rdptr_g[2], LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 , inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0, LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 , inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a5, LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|wrptr_g[5] , inst1|buffer|dcfifo_component|auto_generated|wrptr_g[5], LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder , inst1|buffer|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder, LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|delayed_wrptr_g[5] , inst1|buffer|dcfifo_component|auto_generated|delayed_wrptr_g[5], LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5] , inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5], LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[5] , inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[5], LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|delayed_wrptr_g[2] , inst1|buffer|dcfifo_component|auto_generated|delayed_wrptr_g[2], LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2]~feeder , inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2]~feeder, LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2] , inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2], LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[2]~feeder , inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[2]~feeder, LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[2] , inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[2], LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 , inst1|buffer|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1, LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3 , inst1|buffer|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3, LAB4, 1
instance = comp, \inst1|controller|rstVGA~0 , inst1|controller|rstVGA~0, LAB4, 1
instance = comp, \inst1|controller|rstVGA , inst1|controller|rstVGA, LAB4, 1
instance = comp, \inst1|dac_interface|hcount[0]~30 , inst1|dac_interface|hcount[0]~30, LAB4, 1
instance = comp, \inst1|dac_interface|hcount[0] , inst1|dac_interface|hcount[0], LAB4, 1
instance = comp, \inst1|dac_interface|hcount[9]~28 , inst1|dac_interface|hcount[9]~28, LAB4, 1
instance = comp, \inst1|dac_interface|hcount[9] , inst1|dac_interface|hcount[9], LAB4, 1
instance = comp, \inst1|dac_interface|Equal0~1 , inst1|dac_interface|Equal0~1, LAB4, 1
instance = comp, \inst1|dac_interface|Equal0~2 , inst1|dac_interface|Equal0~2, LAB4, 1
instance = comp, \inst1|dac_interface|Equal1~0 , inst1|dac_interface|Equal1~0, LAB4, 1
instance = comp, \inst1|dac_interface|vcount[6]~29 , inst1|dac_interface|vcount[6]~29, LAB4, 1
instance = comp, \inst1|dac_interface|vcount[4] , inst1|dac_interface|vcount[4], LAB4, 1
instance = comp, \inst1|dac_interface|vcount[5]~20 , inst1|dac_interface|vcount[5]~20, LAB4, 1
instance = comp, \inst1|dac_interface|vcount[5] , inst1|dac_interface|vcount[5], LAB4, 1
instance = comp, \inst1|dac_interface|Equal2~0 , inst1|dac_interface|Equal2~0, LAB4, 1
instance = comp, \inst1|dac_interface|vcount[6]~22 , inst1|dac_interface|vcount[6]~22, LAB4, 1
instance = comp, \inst1|dac_interface|vcount[6] , inst1|dac_interface|vcount[6], LAB4, 1
instance = comp, \inst1|dac_interface|vcount[7]~24 , inst1|dac_interface|vcount[7]~24, LAB4, 1
instance = comp, \inst1|dac_interface|vcount[7] , inst1|dac_interface|vcount[7], LAB4, 1
instance = comp, \inst1|dac_interface|vcount[8]~26 , inst1|dac_interface|vcount[8]~26, LAB4, 1
instance = comp, \inst1|dac_interface|vcount[8] , inst1|dac_interface|vcount[8], LAB4, 1
instance = comp, \inst1|dac_interface|vcount[9]~30 , inst1|dac_interface|vcount[9]~30, LAB4, 1
instance = comp, \inst1|dac_interface|vcount[9] , inst1|dac_interface|vcount[9], LAB4, 1
instance = comp, \inst1|dac_interface|Equal2~2 , inst1|dac_interface|Equal2~2, LAB4, 1
instance = comp, \inst1|dac_interface|Equal2~1 , inst1|dac_interface|Equal2~1, LAB4, 1
instance = comp, \inst1|dac_interface|vcount[6]~28 , inst1|dac_interface|vcount[6]~28, LAB4, 1
instance = comp, \inst1|dac_interface|vcount[0] , inst1|dac_interface|vcount[0], LAB4, 1
instance = comp, \inst1|dac_interface|vcount[1]~12 , inst1|dac_interface|vcount[1]~12, LAB4, 1
instance = comp, \inst1|dac_interface|vcount[1] , inst1|dac_interface|vcount[1], LAB4, 1
instance = comp, \inst1|dac_interface|vcount[2]~14 , inst1|dac_interface|vcount[2]~14, LAB4, 1
instance = comp, \inst1|dac_interface|vcount[2] , inst1|dac_interface|vcount[2], LAB4, 1
instance = comp, \inst1|dac_interface|vcount[3] , inst1|dac_interface|vcount[3], LAB4, 1
instance = comp, \inst1|dac_interface|LessThan1~1 , inst1|dac_interface|LessThan1~1, LAB4, 1
instance = comp, \inst1|dac_interface|LessThan1~2 , inst1|dac_interface|LessThan1~2, LAB4, 1
instance = comp, \inst1|dac_interface|LessThan1~0 , inst1|dac_interface|LessThan1~0, LAB4, 1
instance = comp, \inst1|dac_interface|LessThan1~3 , inst1|dac_interface|LessThan1~3, LAB4, 1
instance = comp, \inst1|dac_interface|LessThan0~0 , inst1|dac_interface|LessThan0~0, LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|_~0 , inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|_~0, LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 , inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0, LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 , inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a1, LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|_~7 , inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|_~7, LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] , inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0], LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|_~6 , inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|_~6, LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] , inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1], LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|_~5 , inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|_~5, LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|parity6 , inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|parity6, LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|_~2 , inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|_~2, LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 , inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a0, LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|_~4 , inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|_~4, LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 , inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0, LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 , inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a3, LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 , inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0, LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 , inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a4, LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|rdptr_g[4]~feeder , inst1|buffer|dcfifo_component|auto_generated|rdptr_g[4]~feeder, LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|rdptr_g[4] , inst1|buffer|dcfifo_component|auto_generated|rdptr_g[4], LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe18a[4] , inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe18a[4], LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a[4] , inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a[4], LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe18a[6] , inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe18a[6], LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a[6]~feeder , inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a[6]~feeder, LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a[6] , inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a[6], LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 , inst1|buffer|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0, LAB4, 1
instance = comp, \inst3|RAM_next~0 , inst3|RAM_next~0, LAB4, 1
instance = comp, \inst3|RAM_next , inst3|RAM_next, LAB4, 1
instance = comp, \inst4|Equal2~1 , inst4|Equal2~1, LAB4, 1
instance = comp, \inst4|LessThan0~3 , inst4|LessThan0~3, LAB4, 1
instance = comp, \inst4|Add0~0 , inst4|Add0~0, LAB4, 1
instance = comp, \inst4|Selector31~4 , inst4|Selector31~4, LAB4, 1
instance = comp, \inst2|Add0~46 , inst2|Add0~46, LAB4, 1
instance = comp, \inst2|Add0~115 , inst2|Add0~115, LAB4, 1
instance = comp, \inst2|FL_ADDR[0] , inst2|FL_ADDR[0], LAB4, 1
instance = comp, \inst2|Add0~48 , inst2|Add0~48, LAB4, 1
instance = comp, \inst2|Add0~114 , inst2|Add0~114, LAB4, 1
instance = comp, \inst2|FL_ADDR[1] , inst2|FL_ADDR[1], LAB4, 1
instance = comp, \inst2|Add0~50 , inst2|Add0~50, LAB4, 1
instance = comp, \inst2|Add0~113 , inst2|Add0~113, LAB4, 1
instance = comp, \inst2|FL_ADDR[2] , inst2|FL_ADDR[2], LAB4, 1
instance = comp, \inst2|Add0~52 , inst2|Add0~52, LAB4, 1
instance = comp, \inst2|Add0~112 , inst2|Add0~112, LAB4, 1
instance = comp, \inst2|FL_ADDR[3] , inst2|FL_ADDR[3], LAB4, 1
instance = comp, \inst2|Add0~54 , inst2|Add0~54, LAB4, 1
instance = comp, \inst2|Add0~111 , inst2|Add0~111, LAB4, 1
instance = comp, \inst2|FL_ADDR[4] , inst2|FL_ADDR[4], LAB4, 1
instance = comp, \inst2|Add0~56 , inst2|Add0~56, LAB4, 1
instance = comp, \inst2|Add0~110 , inst2|Add0~110, LAB4, 1
instance = comp, \inst2|FL_ADDR[5] , inst2|FL_ADDR[5], LAB4, 1
instance = comp, \inst2|Add0~58 , inst2|Add0~58, LAB4, 1
instance = comp, \inst2|Add0~109 , inst2|Add0~109, LAB4, 1
instance = comp, \inst2|FL_ADDR[6] , inst2|FL_ADDR[6], LAB4, 1
instance = comp, \inst2|always0~6 , inst2|always0~6, LAB4, 1
instance = comp, \inst2|always0~7 , inst2|always0~7, LAB4, 1
instance = comp, \inst4|nextstate.Activating~0 , inst4|nextstate.Activating~0, LAB4, 1
instance = comp, \inst4|state~43 , inst4|state~43, LAB4, 1
instance = comp, \inst4|state.Activating , inst4|state.Activating, LAB4, 1
instance = comp, \inst4|Selector6~0 , inst4|Selector6~0, LAB4, 1
instance = comp, \inst4|state.NOPTIME2 , inst4|state.NOPTIME2, LAB4, 1
instance = comp, \inst4|nextstate.Writing_PRE~0 , inst4|nextstate.Writing_PRE~0, LAB4, 1
instance = comp, \inst4|state~38 , inst4|state~38, LAB4, 1
instance = comp, \inst4|state.Writing_PRE , inst4|state.Writing_PRE, LAB4, 1
instance = comp, \inst4|Selector7~0 , inst4|Selector7~0, LAB4, 1
instance = comp, \inst4|CFL_ack , inst4|CFL_ack, LAB4, 1
instance = comp, \inst2|always0~8 , inst2|always0~8, LAB4, 1
instance = comp, \inst2|Selector24~0 , inst2|Selector24~0, LAB4, 1
instance = comp, \inst2|wait_count[3]~5 , inst2|wait_count[3]~5, LAB4, 1
instance = comp, \inst4|state.Reseting_FL , inst4|state.Reseting_FL, LAB4, 1
instance = comp, \inst4|Selector17~0 , inst4|Selector17~0, LAB4, 1
instance = comp, \inst4|Selector17~1 , inst4|Selector17~1, LAB4, 1
instance = comp, \inst4|CFL_start , inst4|CFL_start, LAB4, 1
instance = comp, \inst2|Add1~1 , inst2|Add1~1, LAB4, 1
instance = comp, \inst2|wait_count[2]~8 , inst2|wait_count[2]~8, LAB4, 1
instance = comp, \inst2|wait_count[2] , inst2|wait_count[2], LAB4, 1
instance = comp, \inst2|Add1~0 , inst2|Add1~0, LAB4, 1
instance = comp, \inst2|wait_count[3]~7 , inst2|wait_count[3]~7, LAB4, 1
instance = comp, \inst2|wait_count[3] , inst2|wait_count[3], LAB4, 1
instance = comp, \inst2|Selector25~3 , inst2|Selector25~3, LAB4, 1
instance = comp, \inst2|Selector27~0 , inst2|Selector27~0, LAB4, 1
instance = comp, \inst2|state.Reseting , inst2|state.Reseting, LAB4, 1
instance = comp, \inst2|wait_count[3]~1 , inst2|wait_count[3]~1, LAB4, 1
instance = comp, \inst2|Add0~92 , inst2|Add0~92, LAB4, 1
instance = comp, \inst2|wait_count[0]~0 , inst2|wait_count[0]~0, LAB4, 1
instance = comp, \inst2|wait_count[0]~2 , inst2|wait_count[0]~2, LAB4, 1
instance = comp, \inst2|wait_count[0]~10 , inst2|wait_count[0]~10, LAB4, 1
instance = comp, \inst2|wait_count[0] , inst2|wait_count[0], LAB4, 1
instance = comp, \inst2|Selector26~0 , inst2|Selector26~0, LAB4, 1
instance = comp, \inst2|Selector26~1 , inst2|Selector26~1, LAB4, 1
instance = comp, \inst2|state.Pre_Read , inst2|state.Pre_Read, LAB4, 1
instance = comp, \inst2|wait_count[3]~3 , inst2|wait_count[3]~3, LAB4, 1
instance = comp, \inst2|state~20 , inst2|state~20, LAB4, 1
instance = comp, \inst2|state~21 , inst2|state~21, LAB4, 1
instance = comp, \inst2|state.Reading2 , inst2|state.Reading2, LAB4, 1
instance = comp, \inst2|wait_count[3]~4 , inst2|wait_count[3]~4, LAB4, 1
instance = comp, \inst2|wait_count[3]~6 , inst2|wait_count[3]~6, LAB4, 1
instance = comp, \inst2|wait_count[1]~9 , inst2|wait_count[1]~9, LAB4, 1
instance = comp, \inst2|wait_count[1] , inst2|wait_count[1], LAB4, 1
instance = comp, \inst2|LessThan1~0 , inst2|LessThan1~0, LAB4, 1
instance = comp, \inst2|Selector25~2 , inst2|Selector25~2, LAB4, 1
instance = comp, \inst2|Selector25~4 , inst2|Selector25~4, LAB4, 1
instance = comp, \inst2|state.Getting_ready , inst2|state.Getting_ready, LAB4, 1
instance = comp, \inst2|Selector34~0 , inst2|Selector34~0, LAB4, 1
instance = comp, \inst2|Selector34~1 , inst2|Selector34~1, LAB4, 1
instance = comp, \inst2|buffer , inst2|buffer, LAB4, 1
instance = comp, \inst2|state~24 , inst2|state~24, LAB4, 1
instance = comp, \inst2|state.Reading1 , inst2|state.Reading1, LAB4, 1
instance = comp, \inst2|Selector24~1 , inst2|Selector24~1, LAB4, 1
instance = comp, \inst2|state.Addressing , inst2|state.Addressing, LAB4, 1
instance = comp, \inst2|Add0~60 , inst2|Add0~60, LAB4, 1
instance = comp, \inst2|Add0~108 , inst2|Add0~108, LAB4, 1
instance = comp, \inst2|FL_ADDR[7] , inst2|FL_ADDR[7], LAB4, 1
instance = comp, \inst2|Add0~62 , inst2|Add0~62, LAB4, 1
instance = comp, \inst2|Add0~107 , inst2|Add0~107, LAB4, 1
instance = comp, \inst2|FL_ADDR[8] , inst2|FL_ADDR[8], LAB4, 1
instance = comp, \inst2|Add0~64 , inst2|Add0~64, LAB4, 1
instance = comp, \inst2|Add0~106 , inst2|Add0~106, LAB4, 1
instance = comp, \inst2|FL_ADDR[9] , inst2|FL_ADDR[9], LAB4, 1
instance = comp, \inst2|Add0~66 , inst2|Add0~66, LAB4, 1
instance = comp, \inst2|Add0~105 , inst2|Add0~105, LAB4, 1
instance = comp, \inst2|FL_ADDR[10] , inst2|FL_ADDR[10], LAB4, 1
instance = comp, \inst2|always0~3 , inst2|always0~3, LAB4, 1
instance = comp, \inst2|Add0~68 , inst2|Add0~68, LAB4, 1
instance = comp, \inst2|Add0~104 , inst2|Add0~104, LAB4, 1
instance = comp, \inst2|FL_ADDR[11] , inst2|FL_ADDR[11], LAB4, 1
instance = comp, \inst2|Add0~70 , inst2|Add0~70, LAB4, 1
instance = comp, \inst2|Add0~103 , inst2|Add0~103, LAB4, 1
instance = comp, \inst2|FL_ADDR[12] , inst2|FL_ADDR[12], LAB4, 1
instance = comp, \inst2|Add0~72 , inst2|Add0~72, LAB4, 1
instance = comp, \inst2|Add0~102 , inst2|Add0~102, LAB4, 1
instance = comp, \inst2|FL_ADDR[13] , inst2|FL_ADDR[13], LAB4, 1
instance = comp, \inst2|Add0~74 , inst2|Add0~74, LAB4, 1
instance = comp, \inst2|Add0~101 , inst2|Add0~101, LAB4, 1
instance = comp, \inst2|FL_ADDR[14] , inst2|FL_ADDR[14], LAB4, 1
instance = comp, \inst2|always0~2 , inst2|always0~2, LAB4, 1
instance = comp, \inst2|Add0~76 , inst2|Add0~76, LAB4, 1
instance = comp, \inst2|Add0~100 , inst2|Add0~100, LAB4, 1
instance = comp, \inst2|FL_ADDR[15] , inst2|FL_ADDR[15], LAB4, 1
instance = comp, \inst2|Add0~78 , inst2|Add0~78, LAB4, 1
instance = comp, \inst2|Add0~99 , inst2|Add0~99, LAB4, 1
instance = comp, \inst2|FL_ADDR[16] , inst2|FL_ADDR[16], LAB4, 1
instance = comp, \inst2|Add0~80 , inst2|Add0~80, LAB4, 1
instance = comp, \inst2|Add0~98 , inst2|Add0~98, LAB4, 1
instance = comp, \inst2|FL_ADDR[17] , inst2|FL_ADDR[17], LAB4, 1
instance = comp, \inst2|Add0~82 , inst2|Add0~82, LAB4, 1
instance = comp, \inst2|Add0~97 , inst2|Add0~97, LAB4, 1
instance = comp, \inst2|FL_ADDR[18] , inst2|FL_ADDR[18], LAB4, 1
instance = comp, \inst2|Add0~84 , inst2|Add0~84, LAB4, 1
instance = comp, \inst2|Add0~96 , inst2|Add0~96, LAB4, 1
instance = comp, \inst2|FL_ADDR[19] , inst2|FL_ADDR[19], LAB4, 1
instance = comp, \inst2|Add0~86 , inst2|Add0~86, LAB4, 1
instance = comp, \inst2|Add0~95 , inst2|Add0~95, LAB4, 1
instance = comp, \inst2|FL_ADDR[20] , inst2|FL_ADDR[20], LAB4, 1
instance = comp, \inst2|Add0~88 , inst2|Add0~88, LAB4, 1
instance = comp, \inst2|Add0~94 , inst2|Add0~94, LAB4, 1
instance = comp, \inst2|FL_ADDR[21] , inst2|FL_ADDR[21], LAB4, 1
instance = comp, \inst2|Add0~90 , inst2|Add0~90, LAB4, 1
instance = comp, \inst2|Add0~93 , inst2|Add0~93, LAB4, 1
instance = comp, \inst2|FL_ADDR[22] , inst2|FL_ADDR[22], LAB4, 1
instance = comp, \inst2|always0~0 , inst2|always0~0, LAB4, 1
instance = comp, \inst2|always0~1 , inst2|always0~1, LAB4, 1
instance = comp, \inst2|always0~4 , inst2|always0~4, LAB4, 1
instance = comp, \inst2|always0~5 , inst2|always0~5, LAB4, 1
instance = comp, \inst2|state~16 , inst2|state~16, LAB4, 1
instance = comp, \inst2|state~17 , inst2|state~17, LAB4, 1
instance = comp, \inst2|state~18 , inst2|state~18, LAB4, 1
instance = comp, \inst2|state.IDLE , inst2|state.IDLE, LAB4, 1
instance = comp, \inst4|LessThan4~0 , inst4|LessThan4~0, LAB4, 1
instance = comp, \inst4|LessThan1~0 , inst4|LessThan1~0, LAB4, 1
instance = comp, \inst4|Add4~6 , inst4|Add4~6, LAB4, 1
instance = comp, \inst4|Add4~8 , inst4|Add4~8, LAB4, 1
instance = comp, \inst4|state~44 , inst4|state~44, LAB4, 1
instance = comp, \inst4|state.NOPTIME6 , inst4|state.NOPTIME6, LAB4, 1
instance = comp, \inst4|Selector9~0 , inst4|Selector9~0, LAB4, 1
instance = comp, \inst4|state.NOPTIME5 , inst4|state.NOPTIME5, LAB4, 1
instance = comp, \inst4|Selector0~0 , inst4|Selector0~0, LAB4, 1
instance = comp, \inst4|Selector2~0 , inst4|Selector2~0, LAB4, 1
instance = comp, \inst4|Selector0~1 , inst4|Selector0~1, LAB4, 1
instance = comp, \inst4|state~42 , inst4|state~42, LAB4, 1
instance = comp, \inst4|CGRAM_rdy , inst4|CGRAM_rdy, LAB4, 1
instance = comp, \inst4|Selector8~0 , inst4|Selector8~0, LAB4, 1
instance = comp, \inst4|state.NOPTIME4 , inst4|state.NOPTIME4, LAB4, 1
instance = comp, \inst4|Refresh_count[3]~2 , inst4|Refresh_count[3]~2, LAB4, 1
instance = comp, \inst4|Refresh_count[3]~3 , inst4|Refresh_count[3]~3, LAB4, 1
instance = comp, \inst4|LessThan4~1 , inst4|LessThan4~1, LAB4, 1
instance = comp, \inst4|LessThan4~2 , inst4|LessThan4~2, LAB4, 1
instance = comp, \inst4|Selector11~0 , inst4|Selector11~0, LAB4, 1
instance = comp, \inst4|state.REFTIME0 , inst4|state.REFTIME0, LAB4, 1
instance = comp, \inst4|Selector5~0 , inst4|Selector5~0, LAB4, 1
instance = comp, \inst3|Selector2~0 , inst3|Selector2~0, LAB4, 1
instance = comp, \inst3|RAM_start , inst3|RAM_start, LAB4, 1
instance = comp, \inst4|DRAM_CKE~0 , inst4|DRAM_CKE~0, LAB4, 1
instance = comp, \inst4|state.Desligado~feeder , inst4|state.Desligado~feeder, LAB4, 1
instance = comp, \inst4|state.Desligado , inst4|state.Desligado, LAB4, 1
instance = comp, \inst4|Selector3~0 , inst4|Selector3~0, LAB4, 1
instance = comp, \inst4|state.InicializandoNOP , inst4|state.InicializandoNOP, LAB4, 1
instance = comp, \inst4|always0~2 , inst4|always0~2, LAB4, 1
instance = comp, \inst4|always0~3 , inst4|always0~3, LAB4, 1
instance = comp, \inst4|always0~4 , inst4|always0~4, LAB4, 1
instance = comp, \inst4|next_support_count2[1]~0 , inst4|next_support_count2[1]~0, LAB4, 1
instance = comp, \inst4|support_count2[0]~1 , inst4|support_count2[0]~1, LAB4, 1
instance = comp, \inst4|support_count2[0] , inst4|support_count2[0], LAB4, 1
instance = comp, \inst4|Selector4~0 , inst4|Selector4~0, LAB4, 1
instance = comp, \inst4|state~33 , inst4|state~33, LAB4, 1
instance = comp, \inst4|state.InicializandoPRE , inst4|state.InicializandoPRE, LAB4, 1
instance = comp, \inst4|state~39 , inst4|state~39, LAB4, 1
instance = comp, \inst4|state.InicializandoREF , inst4|state.InicializandoREF, LAB4, 1
instance = comp, \inst4|Refresh_count[3]~4 , inst4|Refresh_count[3]~4, LAB4, 1
instance = comp, \inst4|state~41 , inst4|state~41, LAB4, 1
instance = comp, \inst4|state.RefreshWrite , inst4|state.RefreshWrite, LAB4, 1
instance = comp, \inst4|Selector13~0 , inst4|Selector13~0, LAB4, 1
instance = comp, \inst4|state.REFTIME2 , inst4|state.REFTIME2, LAB4, 1
instance = comp, \inst4|Selector21~2 , inst4|Selector21~2, LAB4, 1
instance = comp, \inst4|Selector30~5 , inst4|Selector30~5, LAB4, 1
instance = comp, \inst4|Refresh_count[3]~5 , inst4|Refresh_count[3]~5, LAB4, 1
instance = comp, \inst4|Refresh_count[3]~6 , inst4|Refresh_count[3]~6, LAB4, 1
instance = comp, \inst4|Add0~2 , inst4|Add0~2, LAB4, 1
instance = comp, \inst4|Add0~4 , inst4|Add0~4, LAB4, 1
instance = comp, \inst4|Add0~6 , inst4|Add0~6, LAB4, 1
instance = comp, \inst4|Add0~8 , inst4|Add0~8, LAB4, 1
instance = comp, \inst4|Add0~10 , inst4|Add0~10, LAB4, 1
instance = comp, \inst4|Add0~12 , inst4|Add0~12, LAB4, 1
instance = comp, \inst4|Add0~14 , inst4|Add0~14, LAB4, 1
instance = comp, \inst4|Refresh_count[3]~31 , inst4|Refresh_count[3]~31, LAB4, 1
instance = comp, \inst4|Refresh_count~25 , inst4|Refresh_count~25, LAB4, 1
instance = comp, \inst4|Add5~6 , inst4|Add5~6, LAB4, 1
instance = comp, \inst4|Add5~8 , inst4|Add5~8, LAB4, 1
instance = comp, \inst4|Add5~10 , inst4|Add5~10, LAB4, 1
instance = comp, \inst4|Add5~12 , inst4|Add5~12, LAB4, 1
instance = comp, \inst4|Add3~0 , inst4|Add3~0, LAB4, 1
instance = comp, \inst4|Add3~2 , inst4|Add3~2, LAB4, 1
instance = comp, \inst4|Add3~4 , inst4|Add3~4, LAB4, 1
instance = comp, \inst4|Add3~6 , inst4|Add3~6, LAB4, 1
instance = comp, \inst4|Add3~8 , inst4|Add3~8, LAB4, 1
instance = comp, \inst4|Add3~10 , inst4|Add3~10, LAB4, 1
instance = comp, \inst4|Refresh_count~26 , inst4|Refresh_count~26, LAB4, 1
instance = comp, \inst4|Refresh_count[3]~9 , inst4|Refresh_count[3]~9, LAB4, 1
instance = comp, \inst4|Refresh_count~27 , inst4|Refresh_count~27, LAB4, 1
instance = comp, \inst4|Refresh_count[3]~11 , inst4|Refresh_count[3]~11, LAB4, 1
instance = comp, \inst4|support_count[1]~8 , inst4|support_count[1]~8, LAB4, 1
instance = comp, \inst4|Selector30~4 , inst4|Selector30~4, LAB4, 1
instance = comp, \inst4|Selector22~20 , inst4|Selector22~20, LAB4, 1
instance = comp, \inst4|Refresh_count[3]~12 , inst4|Refresh_count[3]~12, LAB4, 1
instance = comp, \inst4|Refresh_count[3]~13 , inst4|Refresh_count[3]~13, LAB4, 1
instance = comp, \inst4|Selector5~1 , inst4|Selector5~1, LAB4, 1
instance = comp, \inst4|state~32 , inst4|state~32, LAB4, 1
instance = comp, \inst4|Refresh_count[3]~14 , inst4|Refresh_count[3]~14, LAB4, 1
instance = comp, \inst4|Refresh_count[3]~15 , inst4|Refresh_count[3]~15, LAB4, 1
instance = comp, \inst4|Refresh_count[7] , inst4|Refresh_count[7], LAB4, 1
instance = comp, \inst4|Add0~16 , inst4|Add0~16, LAB4, 1
instance = comp, \inst4|Add3~12 , inst4|Add3~12, LAB4, 1
instance = comp, \inst4|Refresh_count~22 , inst4|Refresh_count~22, LAB4, 1
instance = comp, \inst4|Add5~14 , inst4|Add5~14, LAB4, 1
instance = comp, \inst4|Add4~10 , inst4|Add4~10, LAB4, 1
instance = comp, \inst4|Refresh_count~23 , inst4|Refresh_count~23, LAB4, 1
instance = comp, \inst4|Refresh_count~24 , inst4|Refresh_count~24, LAB4, 1
instance = comp, \inst4|Refresh_count[8] , inst4|Refresh_count[8], LAB4, 1
instance = comp, \inst4|LessThan1~1 , inst4|LessThan1~1, LAB4, 1
instance = comp, \inst4|always0~0 , inst4|always0~0, LAB4, 1
instance = comp, \inst4|always0~1 , inst4|always0~1, LAB4, 1
instance = comp, \inst4|Selector15~0 , inst4|Selector15~0, LAB4, 1
instance = comp, \inst4|state~40 , inst4|state~40, LAB4, 1
instance = comp, \inst4|state.Refresh , inst4|state.Refresh, LAB4, 1
instance = comp, \inst4|Selector12~0 , inst4|Selector12~0, LAB4, 1
instance = comp, \inst4|state.REFTIME1 , inst4|state.REFTIME1, LAB4, 1
instance = comp, \inst4|Selector2~1 , inst4|Selector2~1, LAB4, 1
instance = comp, \inst4|Selector2~2 , inst4|Selector2~2, LAB4, 1
instance = comp, \inst4|state.IDLE , inst4|state.IDLE, LAB4, 1
instance = comp, \inst4|Selector31~3 , inst4|Selector31~3, LAB4, 1
instance = comp, \inst4|Selector29~2 , inst4|Selector29~2, LAB4, 1
instance = comp, \inst4|state~37 , inst4|state~37, LAB4, 1
instance = comp, \inst4|state.LoadMODE , inst4|state.LoadMODE, LAB4, 1
instance = comp, \inst4|Selector31~12 , inst4|Selector31~12, LAB4, 1
instance = comp, \inst4|Selector31~13 , inst4|Selector31~13, LAB4, 1
instance = comp, \inst4|LessThan7~0 , inst4|LessThan7~0, LAB4, 1
instance = comp, \inst4|Selector31~9 , inst4|Selector31~9, LAB4, 1
instance = comp, \inst4|Selector31~10 , inst4|Selector31~10, LAB4, 1
instance = comp, \inst4|Selector31~5 , inst4|Selector31~5, LAB4, 1
instance = comp, \inst4|Selector31~6 , inst4|Selector31~6, LAB4, 1
instance = comp, \inst4|Selector31~7 , inst4|Selector31~7, LAB4, 1
instance = comp, \inst4|Selector21~7 , inst4|Selector21~7, LAB4, 1
instance = comp, \inst4|WideOr23~0 , inst4|WideOr23~0, LAB4, 1
instance = comp, \inst4|Selector31~8 , inst4|Selector31~8, LAB4, 1
instance = comp, \inst4|Selector18~0 , inst4|Selector18~0, LAB4, 1
instance = comp, \inst4|state~35 , inst4|state~35, LAB4, 1
instance = comp, \inst4|state.RandomAcess2 , inst4|state.RandomAcess2, LAB4, 1
instance = comp, \inst4|Selector31~11 , inst4|Selector31~11, LAB4, 1
instance = comp, \inst4|Selector31~14 , inst4|Selector31~14, LAB4, 1
instance = comp, \inst4|nextstate~1 , inst4|nextstate~1, LAB4, 1
instance = comp, \inst4|Selector31~0 , inst4|Selector31~0, LAB4, 1
instance = comp, \inst4|Selector31~1 , inst4|Selector31~1, LAB4, 1
instance = comp, \inst4|Selector31~2 , inst4|Selector31~2, LAB4, 1
instance = comp, \inst4|Selector31~15 , inst4|Selector31~15, LAB4, 1
instance = comp, \inst4|Refresh_count[0] , inst4|Refresh_count[0], LAB4, 1
instance = comp, \inst4|Selector1~0 , inst4|Selector1~0, LAB4, 1
instance = comp, \inst4|Selector30~10 , inst4|Selector30~10, LAB4, 1
instance = comp, \inst4|Add5~0 , inst4|Add5~0, LAB4, 1
instance = comp, \inst4|Selector30~8 , inst4|Selector30~8, LAB4, 1
instance = comp, \inst4|Selector30~6 , inst4|Selector30~6, LAB4, 1
instance = comp, \inst4|WideOr24~0 , inst4|WideOr24~0, LAB4, 1
instance = comp, \inst4|Selector30~7 , inst4|Selector30~7, LAB4, 1
instance = comp, \inst4|Selector30~11 , inst4|Selector30~11, LAB4, 1
instance = comp, \inst4|Selector4~2 , inst4|Selector4~2, LAB4, 1
instance = comp, \inst4|Selector22~23 , inst4|Selector22~23, LAB4, 1
instance = comp, \inst4|Selector22~8 , inst4|Selector22~8, LAB4, 1
instance = comp, \inst4|support_count[1]~9 , inst4|support_count[1]~9, LAB4, 1
instance = comp, \inst4|Selector22~15 , inst4|Selector22~15, LAB4, 1
instance = comp, \inst4|Selector22~16 , inst4|Selector22~16, LAB4, 1
instance = comp, \inst4|Selector22~17 , inst4|Selector22~17, LAB4, 1
instance = comp, \inst4|Selector29~5 , inst4|Selector29~5, LAB4, 1
instance = comp, \inst4|Selector30~9 , inst4|Selector30~9, LAB4, 1
instance = comp, \inst4|Refresh_count[1] , inst4|Refresh_count[1], LAB4, 1
instance = comp, \inst4|Add5~2 , inst4|Add5~2, LAB4, 1
instance = comp, \inst4|Selector29~7 , inst4|Selector29~7, LAB4, 1
instance = comp, \inst4|Selector29~4 , inst4|Selector29~4, LAB4, 1
instance = comp, \inst4|Selector29~3 , inst4|Selector29~3, LAB4, 1
instance = comp, \inst4|Selector29~6 , inst4|Selector29~6, LAB4, 1
instance = comp, \inst4|Refresh_count[2] , inst4|Refresh_count[2], LAB4, 1
instance = comp, \inst4|Add5~4 , inst4|Add5~4, LAB4, 1
instance = comp, \inst4|Add4~0 , inst4|Add4~0, LAB4, 1
instance = comp, \inst4|Refresh_count~19 , inst4|Refresh_count~19, LAB4, 1
instance = comp, \inst4|Refresh_count~20 , inst4|Refresh_count~20, LAB4, 1
instance = comp, \inst4|Refresh_count~21 , inst4|Refresh_count~21, LAB4, 1
instance = comp, \inst4|Refresh_count[3] , inst4|Refresh_count[3], LAB4, 1
instance = comp, \inst4|Add4~2 , inst4|Add4~2, LAB4, 1
instance = comp, \inst4|Refresh_count~16 , inst4|Refresh_count~16, LAB4, 1
instance = comp, \inst4|Refresh_count~17 , inst4|Refresh_count~17, LAB4, 1
instance = comp, \inst4|Refresh_count~18 , inst4|Refresh_count~18, LAB4, 1
instance = comp, \inst4|Refresh_count[4] , inst4|Refresh_count[4], LAB4, 1
instance = comp, \inst4|Add4~4 , inst4|Add4~4, LAB4, 1
instance = comp, \inst4|Refresh_count~7 , inst4|Refresh_count~7, LAB4, 1
instance = comp, \inst4|Refresh_count~8 , inst4|Refresh_count~8, LAB4, 1
instance = comp, \inst4|Refresh_count~10 , inst4|Refresh_count~10, LAB4, 1
instance = comp, \inst4|Refresh_count[5] , inst4|Refresh_count[5], LAB4, 1
instance = comp, \inst4|Refresh_count~28 , inst4|Refresh_count~28, LAB4, 1
instance = comp, \inst4|Refresh_count~29 , inst4|Refresh_count~29, LAB4, 1
instance = comp, \inst4|Refresh_count~30 , inst4|Refresh_count~30, LAB4, 1
instance = comp, \inst4|Refresh_count[6] , inst4|Refresh_count[6], LAB4, 1
instance = comp, \inst4|LessThan0~0 , inst4|LessThan0~0, LAB4, 1
instance = comp, \inst4|LessThan0~1 , inst4|LessThan0~1, LAB4, 1
instance = comp, \inst4|LessThan0~2 , inst4|LessThan0~2, LAB4, 1
instance = comp, \inst4|Selector1~1 , inst4|Selector1~1, LAB4, 1
instance = comp, \inst4|Selector1~2 , inst4|Selector1~2, LAB4, 1
instance = comp, \inst4|Selector1~3 , inst4|Selector1~3, LAB4, 1
instance = comp, \inst4|Selector1~4 , inst4|Selector1~4, LAB4, 1
instance = comp, \inst4|state.ForeverWaiting , inst4|state.ForeverWaiting, LAB4, 1
instance = comp, \inst4|Selector22~9 , inst4|Selector22~9, LAB4, 1
instance = comp, \inst4|support_count[1]~16 , inst4|support_count[1]~16, LAB4, 1
instance = comp, \inst4|support_count[1]~10 , inst4|support_count[1]~10, LAB4, 1
instance = comp, \inst4|support_count[1]~11 , inst4|support_count[1]~11, LAB4, 1
instance = comp, \inst4|support_count[1]~12 , inst4|support_count[1]~12, LAB4, 1
instance = comp, \inst4|support_count[1]~13 , inst4|support_count[1]~13, LAB4, 1
instance = comp, \inst4|support_count[1]~14 , inst4|support_count[1]~14, LAB4, 1
instance = comp, \inst4|support_count[1]~15 , inst4|support_count[1]~15, LAB4, 1
instance = comp, \inst4|support_count[1]~17 , inst4|support_count[1]~17, LAB4, 1
instance = comp, \inst4|support_count[2]~18 , inst4|support_count[2]~18, LAB4, 1
instance = comp, \inst4|support_count[2] , inst4|support_count[2], LAB4, 1
instance = comp, \inst4|nextstate~0 , inst4|nextstate~0, LAB4, 1
instance = comp, \inst4|Selector14~0 , inst4|Selector14~0, LAB4, 1
instance = comp, \inst4|state~34 , inst4|state~34, LAB4, 1
instance = comp, \inst4|state.RandomAcess , inst4|state.RandomAcess, LAB4, 1
instance = comp, \inst4|state~36 , inst4|state~36, LAB4, 1
instance = comp, \inst4|state.PRECHARGIN , inst4|state.PRECHARGIN, LAB4, 1
instance = comp, \inst4|Selector18~1 , inst4|Selector18~1, LAB4, 1
instance = comp, \inst4|Selector10~0 , inst4|Selector10~0, LAB4, 1
instance = comp, \inst4|Selector44~0 , inst4|Selector44~0, LAB4, 1
instance = comp, \inst4|Selector44~1 , inst4|Selector44~1, LAB4, 1
instance = comp, \inst4|FIFO_re , inst4|FIFO_re, LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe18a[1] , inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe18a[1], LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a[1] , inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a[1], LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe18a[0]~feeder , inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe18a[0]~feeder, LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe18a[0] , inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe18a[0], LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a[0] , inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a[0], LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe18a[3]~feeder , inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe18a[3]~feeder, LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe18a[3] , inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe18a[3], LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a[3] , inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a[3], LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 , inst1|buffer|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2, LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 , inst1|buffer|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3, LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe18a[2] , inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe18a[2], LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a[2]~feeder , inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a[2]~feeder, LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a[2] , inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a[2], LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe18a[5]~feeder , inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe18a[5]~feeder, LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe18a[5] , inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe18a[5], LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a[5]~feeder , inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a[5]~feeder, LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a[5] , inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a[5], LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 , inst1|buffer|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1, LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|valid_wrreq~0 , inst1|buffer|dcfifo_component|auto_generated|valid_wrreq~0, LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 , inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a0, LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|_~6 , inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|_~6, LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] , inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0], LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|_~5 , inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|_~5, LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] , inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1], LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|_~4 , inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|_~4, LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|parity9 , inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|parity9, LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|_~2 , inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|_~2, LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 , inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0, LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 , inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a2, LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|wrptr_g[2] , inst1|buffer|dcfifo_component|auto_generated|wrptr_g[2], LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3 , inst1|buffer|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3, LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0 , inst1|buffer|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0, LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|ws_bwp|dffe16a[0] , inst1|buffer|dcfifo_component|auto_generated|ws_bwp|dffe16a[0], LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3 , inst1|buffer|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3, LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0 , inst1|buffer|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0, LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|ws_brp|dffe16a[0] , inst1|buffer|dcfifo_component|auto_generated|ws_brp|dffe16a[0], LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|op_1~0 , inst1|buffer|dcfifo_component|auto_generated|op_1~0, LAB4, 1
instance = comp, \inst3|FREE[0]~9 , inst3|FREE[0]~9, LAB4, 1
instance = comp, \inst3|FREE[0] , inst3|FREE[0], LAB4, 1
instance = comp, \inst3|FREE[1]~10 , inst3|FREE[1]~10, LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1 , inst1|buffer|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1, LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|ws_brp|dffe16a[1] , inst1|buffer|dcfifo_component|auto_generated|ws_brp|dffe16a[1], LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1 , inst1|buffer|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1, LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|ws_bwp|dffe16a[1] , inst1|buffer|dcfifo_component|auto_generated|ws_bwp|dffe16a[1], LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|op_1~2 , inst1|buffer|dcfifo_component|auto_generated|op_1~2, LAB4, 1
instance = comp, \inst1|Add0~1 , inst1|Add0~1, LAB4, 1
instance = comp, \inst1|Add0~2 , inst1|Add0~2, LAB4, 1
instance = comp, \inst3|FREE[1] , inst3|FREE[1], LAB4, 1
instance = comp, \inst3|FREE[2]~12 , inst3|FREE[2]~12, LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2 , inst1|buffer|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2, LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|ws_brp|dffe16a[2] , inst1|buffer|dcfifo_component|auto_generated|ws_brp|dffe16a[2], LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2 , inst1|buffer|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2, LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|ws_bwp|dffe16a[2] , inst1|buffer|dcfifo_component|auto_generated|ws_bwp|dffe16a[2], LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|op_1~4 , inst1|buffer|dcfifo_component|auto_generated|op_1~4, LAB4, 1
instance = comp, \inst1|Add0~4 , inst1|Add0~4, LAB4, 1
instance = comp, \inst3|FREE[2] , inst3|FREE[2], LAB4, 1
instance = comp, \inst3|FREE[3]~14 , inst3|FREE[3]~14, LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|ws_bwp|dffe16a[3] , inst1|buffer|dcfifo_component|auto_generated|ws_bwp|dffe16a[3], LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|ws_brp|dffe16a[3] , inst1|buffer|dcfifo_component|auto_generated|ws_brp|dffe16a[3], LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|op_1~6 , inst1|buffer|dcfifo_component|auto_generated|op_1~6, LAB4, 1
instance = comp, \inst1|Add0~6 , inst1|Add0~6, LAB4, 1
instance = comp, \inst3|FREE[3] , inst3|FREE[3], LAB4, 1
instance = comp, \inst3|FREE[4]~16 , inst3|FREE[4]~16, LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4 , inst1|buffer|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4, LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|ws_bwp|dffe16a[4] , inst1|buffer|dcfifo_component|auto_generated|ws_bwp|dffe16a[4], LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4 , inst1|buffer|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4, LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|ws_brp|dffe16a[4] , inst1|buffer|dcfifo_component|auto_generated|ws_brp|dffe16a[4], LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|op_1~8 , inst1|buffer|dcfifo_component|auto_generated|op_1~8, LAB4, 1
instance = comp, \inst1|Add0~8 , inst1|Add0~8, LAB4, 1
instance = comp, \inst3|FREE[4] , inst3|FREE[4], LAB4, 1
instance = comp, \inst3|FREE[5]~18 , inst3|FREE[5]~18, LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5 , inst1|buffer|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5, LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|ws_bwp|dffe16a[5] , inst1|buffer|dcfifo_component|auto_generated|ws_bwp|dffe16a[5], LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5 , inst1|buffer|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5, LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|ws_brp|dffe16a[5] , inst1|buffer|dcfifo_component|auto_generated|ws_brp|dffe16a[5], LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|op_1~10 , inst1|buffer|dcfifo_component|auto_generated|op_1~10, LAB4, 1
instance = comp, \inst1|Add0~10 , inst1|Add0~10, LAB4, 1
instance = comp, \inst3|FREE[5] , inst3|FREE[5], LAB4, 1
instance = comp, \inst3|FREE[6]~20 , inst3|FREE[6]~20, LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4 , inst1|buffer|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4, LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|wrfull_reg|dffe15a[0] , inst1|buffer|dcfifo_component|auto_generated|wrfull_reg|dffe15a[0], LAB4, 1
instance = comp, \inst1|Add0~12 , inst1|Add0~12, LAB4, 1
instance = comp, \inst3|FREE[6] , inst3|FREE[6], LAB4, 1
instance = comp, \inst3|LessThan2~0 , inst3|LessThan2~0, LAB4, 1
instance = comp, \inst3|LessThan2~1 , inst3|LessThan2~1, LAB4, 1
instance = comp, \inst3|tipo~0 , inst3|tipo~0, LAB4, 1
instance = comp, \inst3|tipo[0] , inst3|tipo[0], LAB4, 1
instance = comp, \inst3|Selector51~2 , inst3|Selector51~2, LAB4, 1
instance = comp, \inst3|Selector51~3 , inst3|Selector51~3, LAB4, 1
instance = comp, \inst3|Selector51~4 , inst3|Selector51~4, LAB4, 1
instance = comp, \inst3|Selector4~0 , inst3|Selector4~0, LAB4, 1
instance = comp, \inst3|Selector51~9 , inst3|Selector51~9, LAB4, 1
instance = comp, \inst3|always0~4 , inst3|always0~4, LAB4, 1
instance = comp, \inst3|Add5~0 , inst3|Add5~0, LAB4, 1
instance = comp, \inst3|Selector51~5 , inst3|Selector51~5, LAB4, 1
instance = comp, \inst3|LessThan4~1 , inst3|LessThan4~1, LAB4, 1
instance = comp, \inst3|Add6~16 , inst3|Add6~16, LAB4, 1
instance = comp, \inst3|Add6~18 , inst3|Add6~18, LAB4, 1
instance = comp, \inst3|Add5~12 , inst3|Add5~12, LAB4, 1
instance = comp, \inst3|Add5~14 , inst3|Add5~14, LAB4, 1
instance = comp, \inst3|Add5~16 , inst3|Add5~16, LAB4, 1
instance = comp, \inst3|Add5~18 , inst3|Add5~18, LAB4, 1
instance = comp, \inst3|Add10~14 , inst3|Add10~14, LAB4, 1
instance = comp, \inst3|Add10~16 , inst3|Add10~16, LAB4, 1
instance = comp, \inst3|Add10~18 , inst3|Add10~18, LAB4, 1
instance = comp, \inst3|Selector51~7 , inst3|Selector51~7, LAB4, 1
instance = comp, \inst3|Selector51~8 , inst3|Selector51~8, LAB4, 1
instance = comp, \inst3|column~28 , inst3|column~28, LAB4, 1
instance = comp, \inst3|column[9] , inst3|column[9], LAB4, 1
instance = comp, \inst3|LessThan4~0 , inst3|LessThan4~0, LAB4, 1
instance = comp, \inst3|Selector40~0 , inst3|Selector40~0, LAB4, 1
instance = comp, \inst3|Selector51~6 , inst3|Selector51~6, LAB4, 1
instance = comp, \inst3|Add10~0 , inst3|Add10~0, LAB4, 1
instance = comp, \inst3|Selector60~0 , inst3|Selector60~0, LAB4, 1
instance = comp, \inst3|Add6~0 , inst3|Add6~0, LAB4, 1
instance = comp, \inst3|Selector60~1 , inst3|Selector60~1, LAB4, 1
instance = comp, \inst3|column~27 , inst3|column~27, LAB4, 1
instance = comp, \inst3|column[0] , inst3|column[0], LAB4, 1
instance = comp, \inst3|Add5~2 , inst3|Add5~2, LAB4, 1
instance = comp, \inst3|Add6~2 , inst3|Add6~2, LAB4, 1
instance = comp, \inst3|Add10~2 , inst3|Add10~2, LAB4, 1
instance = comp, \inst3|Selector59~0 , inst3|Selector59~0, LAB4, 1
instance = comp, \inst3|Selector59~1 , inst3|Selector59~1, LAB4, 1
instance = comp, \inst3|column~26 , inst3|column~26, LAB4, 1
instance = comp, \inst3|column[1] , inst3|column[1], LAB4, 1
instance = comp, \inst3|Add6~4 , inst3|Add6~4, LAB4, 1
instance = comp, \inst3|Add10~4 , inst3|Add10~4, LAB4, 1
instance = comp, \inst3|Selector58~0 , inst3|Selector58~0, LAB4, 1
instance = comp, \inst3|Add5~4 , inst3|Add5~4, LAB4, 1
instance = comp, \inst3|Selector58~1 , inst3|Selector58~1, LAB4, 1
instance = comp, \inst3|column~25 , inst3|column~25, LAB4, 1
instance = comp, \inst3|column[2] , inst3|column[2], LAB4, 1
instance = comp, \inst3|Add6~6 , inst3|Add6~6, LAB4, 1
instance = comp, \inst3|Add5~6 , inst3|Add5~6, LAB4, 1
instance = comp, \inst3|Add10~6 , inst3|Add10~6, LAB4, 1
instance = comp, \inst3|Selector57~0 , inst3|Selector57~0, LAB4, 1
instance = comp, \inst3|Selector57~1 , inst3|Selector57~1, LAB4, 1
instance = comp, \inst3|column~24 , inst3|column~24, LAB4, 1
instance = comp, \inst3|column[3] , inst3|column[3], LAB4, 1
instance = comp, \inst3|Add6~8 , inst3|Add6~8, LAB4, 1
instance = comp, \inst3|Add5~8 , inst3|Add5~8, LAB4, 1
instance = comp, \inst3|Add10~8 , inst3|Add10~8, LAB4, 1
instance = comp, \inst3|Selector56~0 , inst3|Selector56~0, LAB4, 1
instance = comp, \inst3|Selector56~1 , inst3|Selector56~1, LAB4, 1
instance = comp, \inst3|column~23 , inst3|column~23, LAB4, 1
instance = comp, \inst3|column[4] , inst3|column[4], LAB4, 1
instance = comp, \inst3|Add5~10 , inst3|Add5~10, LAB4, 1
instance = comp, \inst3|Add6~10 , inst3|Add6~10, LAB4, 1
instance = comp, \inst3|Add10~10 , inst3|Add10~10, LAB4, 1
instance = comp, \inst3|Selector55~0 , inst3|Selector55~0, LAB4, 1
instance = comp, \inst3|Selector55~1 , inst3|Selector55~1, LAB4, 1
instance = comp, \inst3|column~22 , inst3|column~22, LAB4, 1
instance = comp, \inst3|column[5] , inst3|column[5], LAB4, 1
instance = comp, \inst3|Add6~12 , inst3|Add6~12, LAB4, 1
instance = comp, \inst3|Add10~12 , inst3|Add10~12, LAB4, 1
instance = comp, \inst3|Selector54~0 , inst3|Selector54~0, LAB4, 1
instance = comp, \inst3|Selector54~1 , inst3|Selector54~1, LAB4, 1
instance = comp, \inst3|column~21 , inst3|column~21, LAB4, 1
instance = comp, \inst3|column[6] , inst3|column[6], LAB4, 1
instance = comp, \inst3|Selector53~0 , inst3|Selector53~0, LAB4, 1
instance = comp, \inst3|Add6~14 , inst3|Add6~14, LAB4, 1
instance = comp, \inst3|Selector53~1 , inst3|Selector53~1, LAB4, 1
instance = comp, \inst3|column~20 , inst3|column~20, LAB4, 1
instance = comp, \inst3|column[7] , inst3|column[7], LAB4, 1
instance = comp, \inst3|Selector52~0 , inst3|Selector52~0, LAB4, 1
instance = comp, \inst3|Selector52~1 , inst3|Selector52~1, LAB4, 1
instance = comp, \inst3|column~29 , inst3|column~29, LAB4, 1
instance = comp, \inst3|column[8] , inst3|column[8], LAB4, 1
instance = comp, \inst3|LessThan5~0 , inst3|LessThan5~0, LAB4, 1
instance = comp, \inst3|state~17 , inst3|state~17, LAB4, 1
instance = comp, \inst3|state~18 , inst3|state~18, LAB4, 1
instance = comp, \inst3|state.NewAddrLine , inst3|state.NewAddrLine, LAB4, 1
instance = comp, \inst3|Selector3~0 , inst3|Selector3~0, LAB4, 1
instance = comp, \inst3|Selector4~1 , inst3|Selector4~1, LAB4, 1
instance = comp, \inst3|Equal6~0 , inst3|Equal6~0, LAB4, 1
instance = comp, \inst3|Equal6~1 , inst3|Equal6~1, LAB4, 1
instance = comp, \inst3|always0~6 , inst3|always0~6, LAB4, 1
instance = comp, \inst3|Selector4~2 , inst3|Selector4~2, LAB4, 1
instance = comp, \inst3|Selector4~3 , inst3|Selector4~3, LAB4, 1
instance = comp, \inst3|state.WaitingFIFO , inst3|state.WaitingFIFO, LAB4, 1
instance = comp, \inst3|Selector3~1 , inst3|Selector3~1, LAB4, 1
instance = comp, \inst3|Selector3~2 , inst3|Selector3~2, LAB4, 1
instance = comp, \inst3|state~16 , inst3|state~16, LAB4, 1
instance = comp, \inst3|state.WaitToRead , inst3|state.WaitToRead, LAB4, 1
instance = comp, \inst3|Selector0~0 , inst3|Selector0~0, LAB4, 1
instance = comp, \inst3|state.ALittleWait , inst3|state.ALittleWait, LAB4, 1
instance = comp, \inst3|IMG_COUNT_X[2]~31 , inst3|IMG_COUNT_X[2]~31, LAB4, 1
instance = comp, \inst3|IMG_COUNT_X[2]~32 , inst3|IMG_COUNT_X[2]~32, LAB4, 1
instance = comp, \inst3|IMG_COUNT_X[9]~33 , inst3|IMG_COUNT_X[9]~33, LAB4, 1
instance = comp, \inst3|IMG_COUNT_X[7] , inst3|IMG_COUNT_X[7], LAB4, 1
instance = comp, \inst3|IMG_COUNT_X[8]~26 , inst3|IMG_COUNT_X[8]~26, LAB4, 1
instance = comp, \inst3|IMG_COUNT_X[8] , inst3|IMG_COUNT_X[8], LAB4, 1
instance = comp, \inst3|IMG_COUNT_X[9]~28 , inst3|IMG_COUNT_X[9]~28, LAB4, 1
instance = comp, \inst3|IMG_COUNT_X[9] , inst3|IMG_COUNT_X[9], LAB4, 1
instance = comp, \inst3|always0~2 , inst3|always0~2, LAB4, 1
instance = comp, \inst3|nextstate.NewAddrLine~0 , inst3|nextstate.NewAddrLine~0, LAB4, 1
instance = comp, \inst3|state~20 , inst3|state~20, LAB4, 1
instance = comp, \inst3|state.NewVGALine , inst3|state.NewVGALine, LAB4, 1
instance = comp, \inst3|IMG_COUNT_X[9]~30 , inst3|IMG_COUNT_X[9]~30, LAB4, 1
instance = comp, \inst3|IMG_COUNT_X[0] , inst3|IMG_COUNT_X[0], LAB4, 1
instance = comp, \inst3|IMG_COUNT_X[1]~12 , inst3|IMG_COUNT_X[1]~12, LAB4, 1
instance = comp, \inst3|IMG_COUNT_X[1] , inst3|IMG_COUNT_X[1], LAB4, 1
instance = comp, \inst3|IMG_COUNT_X[2]~14 , inst3|IMG_COUNT_X[2]~14, LAB4, 1
instance = comp, \inst3|IMG_COUNT_X[2] , inst3|IMG_COUNT_X[2], LAB4, 1
instance = comp, \inst3|IMG_COUNT_X[3]~16 , inst3|IMG_COUNT_X[3]~16, LAB4, 1
instance = comp, \inst3|IMG_COUNT_X[3] , inst3|IMG_COUNT_X[3], LAB4, 1
instance = comp, \inst3|IMG_COUNT_X[4]~18 , inst3|IMG_COUNT_X[4]~18, LAB4, 1
instance = comp, \inst3|IMG_COUNT_X[4] , inst3|IMG_COUNT_X[4], LAB4, 1
instance = comp, \inst3|IMG_COUNT_X[5]~20 , inst3|IMG_COUNT_X[5]~20, LAB4, 1
instance = comp, \inst3|IMG_COUNT_X[5] , inst3|IMG_COUNT_X[5], LAB4, 1
instance = comp, \inst3|IMG_COUNT_X[6] , inst3|IMG_COUNT_X[6], LAB4, 1
instance = comp, \inst3|Equal9~1 , inst3|Equal9~1, LAB4, 1
instance = comp, \inst3|Equal9~0 , inst3|Equal9~0, LAB4, 1
instance = comp, \inst3|Equal9~2 , inst3|Equal9~2, LAB4, 1
instance = comp, \inst3|nextstate~0 , inst3|nextstate~0, LAB4, 1
instance = comp, \inst3|IMG_COUNT_Y[8]~12 , inst3|IMG_COUNT_Y[8]~12, LAB4, 1
instance = comp, \inst3|IMG_COUNT_Y[4] , inst3|IMG_COUNT_Y[4], LAB4, 1
instance = comp, \inst3|IMG_COUNT_Y[5]~21 , inst3|IMG_COUNT_Y[5]~21, LAB4, 1
instance = comp, \inst3|IMG_COUNT_Y[5] , inst3|IMG_COUNT_Y[5], LAB4, 1
instance = comp, \inst3|IMG_COUNT_Y[6]~23 , inst3|IMG_COUNT_Y[6]~23, LAB4, 1
instance = comp, \inst3|IMG_COUNT_Y[6] , inst3|IMG_COUNT_Y[6], LAB4, 1
instance = comp, \inst3|IMG_COUNT_Y[7]~25 , inst3|IMG_COUNT_Y[7]~25, LAB4, 1
instance = comp, \inst3|IMG_COUNT_Y[7] , inst3|IMG_COUNT_Y[7], LAB4, 1
instance = comp, \inst3|Equal2~1 , inst3|Equal2~1, LAB4, 1
instance = comp, \inst3|IMG_COUNT_Y[8]~27 , inst3|IMG_COUNT_Y[8]~27, LAB4, 1
instance = comp, \inst3|IMG_COUNT_Y[8] , inst3|IMG_COUNT_Y[8], LAB4, 1
instance = comp, \inst3|nextstate.ItsOver~0 , inst3|nextstate.ItsOver~0, LAB4, 1
instance = comp, \inst3|tipo[1]~1 , inst3|tipo[1]~1, LAB4, 1
instance = comp, \inst3|tipo[1] , inst3|tipo[1], LAB4, 1
instance = comp, \inst3|support_count[1]~20 , inst3|support_count[1]~20, LAB4, 1
instance = comp, \inst3|support_count[1]~21 , inst3|support_count[1]~21, LAB4, 1
instance = comp, \inst3|support_count[1]~19 , inst3|support_count[1]~19, LAB4, 1
instance = comp, \inst3|support_count[1]~22 , inst3|support_count[1]~22, LAB4, 1
instance = comp, \inst3|support_count[1]~18 , inst3|support_count[1]~18, LAB4, 1
instance = comp, \inst3|support_count[1]~23 , inst3|support_count[1]~23, LAB4, 1
instance = comp, \inst3|support_count[1]~24 , inst3|support_count[1]~24, LAB4, 1
instance = comp, \inst3|support_count[1]~25 , inst3|support_count[1]~25, LAB4, 1
instance = comp, \inst3|support_count[1]~26 , inst3|support_count[1]~26, LAB4, 1
instance = comp, \inst3|support_count[2] , inst3|support_count[2], LAB4, 1
instance = comp, \inst3|Equal0~1 , inst3|Equal0~1, LAB4, 1
instance = comp, \inst3|always0~3 , inst3|always0~3, LAB4, 1
instance = comp, \inst3|support_count[1]~6 , inst3|support_count[1]~6, LAB4, 1
instance = comp, \inst3|state~21 , inst3|state~21, LAB4, 1
instance = comp, \inst3|state.Writing , inst3|state.Writing, LAB4, 1
instance = comp, \inst3|IMG_COUNT_Y[8]~11 , inst3|IMG_COUNT_Y[8]~11, LAB4, 1
instance = comp, \inst3|IMG_COUNT_Y[0] , inst3|IMG_COUNT_Y[0], LAB4, 1
instance = comp, \inst3|IMG_COUNT_Y[1]~13 , inst3|IMG_COUNT_Y[1]~13, LAB4, 1
instance = comp, \inst3|IMG_COUNT_Y[1] , inst3|IMG_COUNT_Y[1], LAB4, 1
instance = comp, \inst3|IMG_COUNT_Y[2]~15 , inst3|IMG_COUNT_Y[2]~15, LAB4, 1
instance = comp, \inst3|IMG_COUNT_Y[2] , inst3|IMG_COUNT_Y[2], LAB4, 1
instance = comp, \inst3|IMG_COUNT_Y[3] , inst3|IMG_COUNT_Y[3], LAB4, 1
instance = comp, \inst3|Equal2~0 , inst3|Equal2~0, LAB4, 1
instance = comp, \inst3|support_count[1]~5 , inst3|support_count[1]~5, LAB4, 1
instance = comp, \inst3|Selector3~3 , inst3|Selector3~3, LAB4, 1
instance = comp, \inst3|support_count[1]~16 , inst3|support_count[1]~16, LAB4, 1
instance = comp, \inst3|support_count[1]~15 , inst3|support_count[1]~15, LAB4, 1
instance = comp, \inst3|support_count[1]~17 , inst3|support_count[1]~17, LAB4, 1
instance = comp, \inst3|support_count[0] , inst3|support_count[0], LAB4, 1
instance = comp, \inst3|support_count[1] , inst3|support_count[1], LAB4, 1
instance = comp, \inst3|LessThan0~0 , inst3|LessThan0~0, LAB4, 1
instance = comp, \inst3|RAM_reset_n~0 , inst3|RAM_reset_n~0, LAB4, 1
instance = comp, \inst3|RAM_reset_n , inst3|RAM_reset_n, LAB4, 1
instance = comp, \inst4|support_count2[1]~0 , inst4|support_count2[1]~0, LAB4, 1
instance = comp, \inst4|support_count2[1] , inst4|support_count2[1], LAB4, 1
instance = comp, \inst4|Equal0~0 , inst4|Equal0~0, LAB4, 1
instance = comp, \inst4|Selector21~6 , inst4|Selector21~6, LAB4, 1
instance = comp, \inst4|Selector21~11 , inst4|Selector21~11, LAB4, 1
instance = comp, \inst4|Selector21~8 , inst4|Selector21~8, LAB4, 1
instance = comp, \inst4|Selector21~5 , inst4|Selector21~5, LAB4, 1
instance = comp, \inst4|Selector21~3 , inst4|Selector21~3, LAB4, 1
instance = comp, \inst4|Selector21~4 , inst4|Selector21~4, LAB4, 1
instance = comp, \inst4|Selector21~9 , inst4|Selector21~9, LAB4, 1
instance = comp, \inst4|support_count[0] , inst4|support_count[0], LAB4, 1
instance = comp, \inst4|Equal2~0 , inst4|Equal2~0, LAB4, 1
instance = comp, \inst4|Add3~14 , inst4|Add3~14, LAB4, 1
instance = comp, \inst4|Selector22~21 , inst4|Selector22~21, LAB4, 1
instance = comp, \inst4|Add5~16 , inst4|Add5~16, LAB4, 1
instance = comp, \inst4|Add4~12 , inst4|Add4~12, LAB4, 1
instance = comp, \inst4|Selector22~22 , inst4|Selector22~22, LAB4, 1
instance = comp, \inst4|Selector22~12 , inst4|Selector22~12, LAB4, 1
instance = comp, \inst4|Selector21~10 , inst4|Selector21~10, LAB4, 1
instance = comp, \inst4|Selector22~10 , inst4|Selector22~10, LAB4, 1
instance = comp, \inst4|Selector22~11 , inst4|Selector22~11, LAB4, 1
instance = comp, \inst4|Selector22~13 , inst4|Selector22~13, LAB4, 1
instance = comp, \inst4|Selector22~14 , inst4|Selector22~14, LAB4, 1
instance = comp, \inst4|LessThan1~3 , inst4|LessThan1~3, LAB4, 1
instance = comp, \inst4|Selector22~18 , inst4|Selector22~18, LAB4, 1
instance = comp, \inst4|Add0~18 , inst4|Add0~18, LAB4, 1
instance = comp, \inst4|Selector22~19 , inst4|Selector22~19, LAB4, 1
instance = comp, \inst4|Refresh_count[9] , inst4|Refresh_count[9], LAB4, 1
instance = comp, \inst4|LessThan1~2 , inst4|LessThan1~2, LAB4, 1
instance = comp, \inst4|support_count[1]~5 , inst4|support_count[1]~5, LAB4, 1
instance = comp, \inst4|support_count[1]~4 , inst4|support_count[1]~4, LAB4, 1
instance = comp, \inst4|support_count[1]~3 , inst4|support_count[1]~3, LAB4, 1
instance = comp, \inst4|support_count[1]~6 , inst4|support_count[1]~6, LAB4, 1
instance = comp, \inst4|support_count[1]~0 , inst4|support_count[1]~0, LAB4, 1
instance = comp, \inst4|support_count[1]~1 , inst4|support_count[1]~1, LAB4, 1
instance = comp, \inst4|support_count[1]~2 , inst4|support_count[1]~2, LAB4, 1
instance = comp, \inst4|support_count[1]~7 , inst4|support_count[1]~7, LAB4, 1
instance = comp, \inst4|support_count[1]~19 , inst4|support_count[1]~19, LAB4, 1
instance = comp, \inst4|support_count[1] , inst4|support_count[1], LAB4, 1
instance = comp, \inst4|LessThan5~0 , inst4|LessThan5~0, LAB4, 1
instance = comp, \inst4|CFL_rst_n~0 , inst4|CFL_rst_n~0, LAB4, 1
instance = comp, \inst4|CFL_rst_n~feeder , inst4|CFL_rst_n~feeder, LAB4, 1
instance = comp, \inst4|CFL_rst_n , inst4|CFL_rst_n, LAB4, 1
instance = comp, \inst2|state~22 , inst2|state~22, LAB4, 1
instance = comp, \inst2|state.Stabilizing , inst2|state.Stabilizing, LAB4, 1
instance = comp, \inst2|Selector28~0 , inst2|Selector28~0, LAB4, 1
instance = comp, \inst2|state.Sending , inst2|state.Sending, LAB4, 1
instance = comp, \inst2|Selector33~1 , inst2|Selector33~1, LAB4, 1
instance = comp, \inst2|Selector33~0 , inst2|Selector33~0, LAB4, 1
instance = comp, \inst2|Selector33~2 , inst2|Selector33~2, LAB4, 1
instance = comp, \inst2|buffer_count , inst2|buffer_count, LAB4, 1
instance = comp, \inst2|state~19 , inst2|state~19, LAB4, 1
instance = comp, \inst2|state~23 , inst2|state~23, LAB4, 1
instance = comp, \inst2|state.Reading0 , inst2|state.Reading0, LAB4, 1
instance = comp, \FL_DQ[7]~input , FL_DQ[7]~input, LAB4, 1
instance = comp, \inst2|current_data~0 , inst2|current_data~0, LAB4, 1
instance = comp, \inst2|current_data[23] , inst2|current_data[23], LAB4, 1
instance = comp, \FL_DQ[6]~input , FL_DQ[6]~input, LAB4, 1
instance = comp, \inst2|current_data~1 , inst2|current_data~1, LAB4, 1
instance = comp, \inst2|current_data[22] , inst2|current_data[22], LAB4, 1
instance = comp, \FL_DQ[5]~input , FL_DQ[5]~input, LAB4, 1
instance = comp, \inst2|current_data~2 , inst2|current_data~2, LAB4, 1
instance = comp, \inst2|current_data[21] , inst2|current_data[21], LAB4, 1
instance = comp, \FL_DQ[4]~input , FL_DQ[4]~input, LAB4, 1
instance = comp, \inst2|current_data~3 , inst2|current_data~3, LAB4, 1
instance = comp, \inst2|current_data[20] , inst2|current_data[20], LAB4, 1
instance = comp, \FL_DQ[3]~input , FL_DQ[3]~input, LAB4, 1
instance = comp, \inst2|current_data~4 , inst2|current_data~4, LAB4, 1
instance = comp, \inst2|current_data[19] , inst2|current_data[19], LAB4, 1
instance = comp, \FL_DQ[2]~input , FL_DQ[2]~input, LAB4, 1
instance = comp, \inst2|current_data~5 , inst2|current_data~5, LAB4, 1
instance = comp, \inst2|current_data[18] , inst2|current_data[18], LAB4, 1
instance = comp, \FL_DQ[1]~input , FL_DQ[1]~input, LAB4, 1
instance = comp, \inst2|current_data~6 , inst2|current_data~6, LAB4, 1
instance = comp, \inst2|current_data[17] , inst2|current_data[17], LAB4, 1
instance = comp, \FL_DQ[0]~input , FL_DQ[0]~input, LAB4, 1
instance = comp, \inst2|current_data~7 , inst2|current_data~7, LAB4, 1
instance = comp, \inst2|current_data[16] , inst2|current_data[16], LAB4, 1
instance = comp, \inst2|current_data~8 , inst2|current_data~8, LAB4, 1
instance = comp, \inst2|current_data[15] , inst2|current_data[15], LAB4, 1
instance = comp, \inst2|current_data~9 , inst2|current_data~9, LAB4, 1
instance = comp, \inst2|current_data[14] , inst2|current_data[14], LAB4, 1
instance = comp, \inst2|current_data~10 , inst2|current_data~10, LAB4, 1
instance = comp, \inst2|current_data[13] , inst2|current_data[13], LAB4, 1
instance = comp, \inst2|current_data~11 , inst2|current_data~11, LAB4, 1
instance = comp, \inst2|current_data[12] , inst2|current_data[12], LAB4, 1
instance = comp, \inst2|current_data~12 , inst2|current_data~12, LAB4, 1
instance = comp, \inst2|current_data[11] , inst2|current_data[11], LAB4, 1
instance = comp, \inst2|current_data~13 , inst2|current_data~13, LAB4, 1
instance = comp, \inst2|current_data[10] , inst2|current_data[10], LAB4, 1
instance = comp, \inst2|current_data~14 , inst2|current_data~14, LAB4, 1
instance = comp, \inst2|current_data[9] , inst2|current_data[9], LAB4, 1
instance = comp, \inst2|current_data~15 , inst2|current_data~15, LAB4, 1
instance = comp, \inst2|current_data[8] , inst2|current_data[8], LAB4, 1
instance = comp, \inst2|current_data~16 , inst2|current_data~16, LAB4, 1
instance = comp, \inst2|current_data[7] , inst2|current_data[7], LAB4, 1
instance = comp, \inst2|current_data~17 , inst2|current_data~17, LAB4, 1
instance = comp, \inst2|current_data[6] , inst2|current_data[6], LAB4, 1
instance = comp, \inst2|current_data~18 , inst2|current_data~18, LAB4, 1
instance = comp, \inst2|current_data[5] , inst2|current_data[5], LAB4, 1
instance = comp, \inst2|current_data~19 , inst2|current_data~19, LAB4, 1
instance = comp, \inst2|current_data[4] , inst2|current_data[4], LAB4, 1
instance = comp, \inst2|current_data~20 , inst2|current_data~20, LAB4, 1
instance = comp, \inst2|current_data[3] , inst2|current_data[3], LAB4, 1
instance = comp, \inst2|current_data~21 , inst2|current_data~21, LAB4, 1
instance = comp, \inst2|current_data[2] , inst2|current_data[2], LAB4, 1
instance = comp, \inst2|current_data~22 , inst2|current_data~22, LAB4, 1
instance = comp, \inst2|current_data[1] , inst2|current_data[1], LAB4, 1
instance = comp, \inst2|current_data~23 , inst2|current_data~23, LAB4, 1
instance = comp, \inst2|current_data[0] , inst2|current_data[0], LAB4, 1
instance = comp, \inst2|FL_CE_N~0 , inst2|FL_CE_N~0, LAB4, 1
instance = comp, \inst4|WideOr33~0 , inst4|WideOr33~0, LAB4, 1
instance = comp, \inst4|WideOr24 , inst4|WideOr24, LAB4, 1
instance = comp, \inst4|DRAM_CAS_N~feeder , inst4|DRAM_CAS_N~feeder, LAB4, 1
instance = comp, \inst4|DRAM_CAS_N , inst4|DRAM_CAS_N, LAB4, 1
instance = comp, \inst4|DRAM_CKE~feeder , inst4|DRAM_CKE~feeder, LAB4, 1
instance = comp, \inst4|DRAM_CKE , inst4|DRAM_CKE, LAB4, 1
instance = comp, \inst4|DRAM_CS_N~0 , inst4|DRAM_CS_N~0, LAB4, 1
instance = comp, \inst4|DRAM_CS_N , inst4|DRAM_CS_N, LAB4, 1
instance = comp, \inst4|WideOr25~0 , inst4|WideOr25~0, LAB4, 1
instance = comp, \inst4|Selector4~1 , inst4|Selector4~1, LAB4, 1
instance = comp, \inst4|WideOr25~1 , inst4|WideOr25~1, LAB4, 1
instance = comp, \inst4|DRAM_RAS_N~feeder , inst4|DRAM_RAS_N~feeder, LAB4, 1
instance = comp, \inst4|DRAM_RAS_N , inst4|DRAM_RAS_N, LAB4, 1
instance = comp, \inst4|WideOr26 , inst4|WideOr26, LAB4, 1
instance = comp, \inst4|DRAM_WE_N~feeder , inst4|DRAM_WE_N~feeder, LAB4, 1
instance = comp, \inst4|DRAM_WE_N , inst4|DRAM_WE_N, LAB4, 1
instance = comp, \inst1|dac_interface|hsync~0 , inst1|dac_interface|hsync~0, LAB4, 1
instance = comp, \inst1|dac_interface|hsync~1 , inst1|dac_interface|hsync~1, LAB4, 1
instance = comp, \inst1|dac_interface|hsync~2 , inst1|dac_interface|hsync~2, LAB4, 1
instance = comp, \inst1|dac_interface|hsync~3 , inst1|dac_interface|hsync~3, LAB4, 1
instance = comp, \inst1|dac_interface|hsync , inst1|dac_interface|hsync, LAB4, 1
instance = comp, \inst1|dac_interface|vsync~1 , inst1|dac_interface|vsync~1, LAB4, 1
instance = comp, \inst1|dac_interface|vsync~0 , inst1|dac_interface|vsync~0, LAB4, 1
instance = comp, \inst1|dac_interface|vsync~2 , inst1|dac_interface|vsync~2, LAB4, 1
instance = comp, \inst1|dac_interface|vsync , inst1|dac_interface|vsync, LAB4, 1
instance = comp, \inst1|VGA_BLANK_N , inst1|VGA_BLANK_N, LAB4, 1
instance = comp, \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_DRAM_CLK , inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_DRAM_CLK, LAB4, 1
instance = comp, \inst1|dac_interface|column[9]~0 , inst1|dac_interface|column[9]~0, LAB4, 1
instance = comp, \inst1|dac_interface|column[8]~1 , inst1|dac_interface|column[8]~1, LAB4, 1
instance = comp, \inst1|dac_interface|column[7]~2 , inst1|dac_interface|column[7]~2, LAB4, 1
instance = comp, \inst1|dac_interface|column[6]~3 , inst1|dac_interface|column[6]~3, LAB4, 1
instance = comp, \inst1|dac_interface|column[5]~4 , inst1|dac_interface|column[5]~4, LAB4, 1
instance = comp, \inst1|dac_interface|column[4]~5 , inst1|dac_interface|column[4]~5, LAB4, 1
instance = comp, \inst1|dac_interface|column[3]~6 , inst1|dac_interface|column[3]~6, LAB4, 1
instance = comp, \inst1|dac_interface|column[2]~7 , inst1|dac_interface|column[2]~7, LAB4, 1
instance = comp, \inst1|dac_interface|column[1]~8 , inst1|dac_interface|column[1]~8, LAB4, 1
instance = comp, \inst1|dac_interface|column[0]~9 , inst1|dac_interface|column[0]~9, LAB4, 1
instance = comp, \inst3|row~11 , inst3|row~11, LAB4, 1
instance = comp, \inst3|row[11] , inst3|row[11], LAB4, 1
instance = comp, \inst3|Selector40~2 , inst3|Selector40~2, LAB4, 1
instance = comp, \inst3|Selector40~3 , inst3|Selector40~3, LAB4, 1
instance = comp, \inst3|RAM_addr~4 , inst3|RAM_addr~4, LAB4, 1
instance = comp, \inst3|always0~5 , inst3|always0~5, LAB4, 1
instance = comp, \inst3|Selector40~1 , inst3|Selector40~1, LAB4, 1
instance = comp, \inst3|Add9~0 , inst3|Add9~0, LAB4, 1
instance = comp, \inst3|Add3~0 , inst3|Add3~0, LAB4, 1
instance = comp, \inst3|Selector41~0 , inst3|Selector41~0, LAB4, 1
instance = comp, \inst3|next_row~0 , inst3|next_row~0, LAB4, 1
instance = comp, \inst3|next_row~1 , inst3|next_row~1, LAB4, 1
instance = comp, \inst3|Selector41~1 , inst3|Selector41~1, LAB4, 1
instance = comp, \inst3|row~22 , inst3|row~22, LAB4, 1
instance = comp, \inst3|row[0] , inst3|row[0], LAB4, 1
instance = comp, \inst3|Add9~2 , inst3|Add9~2, LAB4, 1
instance = comp, \inst3|Add7~0 , inst3|Add7~0, LAB4, 1
instance = comp, \inst3|Selector40~4 , inst3|Selector40~4, LAB4, 1
instance = comp, \inst3|Add3~2 , inst3|Add3~2, LAB4, 1
instance = comp, \inst3|Add4~0 , inst3|Add4~0, LAB4, 1
instance = comp, \inst3|Selector40~5 , inst3|Selector40~5, LAB4, 1
instance = comp, \inst3|row~10 , inst3|row~10, LAB4, 1
instance = comp, \inst3|row~21 , inst3|row~21, LAB4, 1
instance = comp, \inst3|row[1] , inst3|row[1], LAB4, 1
instance = comp, \inst3|Add3~4 , inst3|Add3~4, LAB4, 1
instance = comp, \inst3|Add9~4 , inst3|Add9~4, LAB4, 1
instance = comp, \inst3|Add4~2 , inst3|Add4~2, LAB4, 1
instance = comp, \inst3|Add7~2 , inst3|Add7~2, LAB4, 1
instance = comp, \inst3|Selector39~0 , inst3|Selector39~0, LAB4, 1
instance = comp, \inst3|Selector39~1 , inst3|Selector39~1, LAB4, 1
instance = comp, \inst3|row~9 , inst3|row~9, LAB4, 1
instance = comp, \inst3|row~20 , inst3|row~20, LAB4, 1
instance = comp, \inst3|row[2] , inst3|row[2], LAB4, 1
instance = comp, \inst3|Add3~6 , inst3|Add3~6, LAB4, 1
instance = comp, \inst3|Add9~6 , inst3|Add9~6, LAB4, 1
instance = comp, \inst3|Add7~4 , inst3|Add7~4, LAB4, 1
instance = comp, \inst3|Selector38~0 , inst3|Selector38~0, LAB4, 1
instance = comp, \inst3|Add4~4 , inst3|Add4~4, LAB4, 1
instance = comp, \inst3|Selector38~1 , inst3|Selector38~1, LAB4, 1
instance = comp, \inst3|row~8 , inst3|row~8, LAB4, 1
instance = comp, \inst3|row~19 , inst3|row~19, LAB4, 1
instance = comp, \inst3|row[3] , inst3|row[3], LAB4, 1
instance = comp, \inst3|Add3~8 , inst3|Add3~8, LAB4, 1
instance = comp, \inst3|Add9~8 , inst3|Add9~8, LAB4, 1
instance = comp, \inst3|Add7~6 , inst3|Add7~6, LAB4, 1
instance = comp, \inst3|Add4~6 , inst3|Add4~6, LAB4, 1
instance = comp, \inst3|Selector37~0 , inst3|Selector37~0, LAB4, 1
instance = comp, \inst3|Selector37~1 , inst3|Selector37~1, LAB4, 1
instance = comp, \inst3|row~7 , inst3|row~7, LAB4, 1
instance = comp, \inst3|row~18 , inst3|row~18, LAB4, 1
instance = comp, \inst3|row[4] , inst3|row[4], LAB4, 1
instance = comp, \inst3|Add3~10 , inst3|Add3~10, LAB4, 1
instance = comp, \inst3|Add7~8 , inst3|Add7~8, LAB4, 1
instance = comp, \inst3|Add9~10 , inst3|Add9~10, LAB4, 1
instance = comp, \inst3|Selector36~0 , inst3|Selector36~0, LAB4, 1
instance = comp, \inst3|Add4~8 , inst3|Add4~8, LAB4, 1
instance = comp, \inst3|Selector36~1 , inst3|Selector36~1, LAB4, 1
instance = comp, \inst3|row~6 , inst3|row~6, LAB4, 1
instance = comp, \inst3|row~17 , inst3|row~17, LAB4, 1
instance = comp, \inst3|row[5] , inst3|row[5], LAB4, 1
instance = comp, \inst3|Add9~12 , inst3|Add9~12, LAB4, 1
instance = comp, \inst3|Add3~12 , inst3|Add3~12, LAB4, 1
instance = comp, \inst3|Add7~10 , inst3|Add7~10, LAB4, 1
instance = comp, \inst3|Add4~10 , inst3|Add4~10, LAB4, 1
instance = comp, \inst3|Selector35~0 , inst3|Selector35~0, LAB4, 1
instance = comp, \inst3|Selector35~1 , inst3|Selector35~1, LAB4, 1
instance = comp, \inst3|row~5 , inst3|row~5, LAB4, 1
instance = comp, \inst3|row~16 , inst3|row~16, LAB4, 1
instance = comp, \inst3|row[6] , inst3|row[6], LAB4, 1
instance = comp, \inst3|Add4~12 , inst3|Add4~12, LAB4, 1
instance = comp, \inst3|Add3~14 , inst3|Add3~14, LAB4, 1
instance = comp, \inst3|Add9~14 , inst3|Add9~14, LAB4, 1
instance = comp, \inst3|Add7~12 , inst3|Add7~12, LAB4, 1
instance = comp, \inst3|Selector34~0 , inst3|Selector34~0, LAB4, 1
instance = comp, \inst3|Selector34~1 , inst3|Selector34~1, LAB4, 1
instance = comp, \inst3|row~4 , inst3|row~4, LAB4, 1
instance = comp, \inst3|row~15 , inst3|row~15, LAB4, 1
instance = comp, \inst3|row[7] , inst3|row[7], LAB4, 1
instance = comp, \inst3|Add9~16 , inst3|Add9~16, LAB4, 1
instance = comp, \inst3|Add3~16 , inst3|Add3~16, LAB4, 1
instance = comp, \inst3|Add4~14 , inst3|Add4~14, LAB4, 1
instance = comp, \inst3|Add7~14 , inst3|Add7~14, LAB4, 1
instance = comp, \inst3|Selector33~0 , inst3|Selector33~0, LAB4, 1
instance = comp, \inst3|Selector33~1 , inst3|Selector33~1, LAB4, 1
instance = comp, \inst3|row~3 , inst3|row~3, LAB4, 1
instance = comp, \inst3|row~14 , inst3|row~14, LAB4, 1
instance = comp, \inst3|row[8] , inst3|row[8], LAB4, 1
instance = comp, \inst3|Add3~18 , inst3|Add3~18, LAB4, 1
instance = comp, \inst3|Add9~18 , inst3|Add9~18, LAB4, 1
instance = comp, \inst3|Add4~16 , inst3|Add4~16, LAB4, 1
instance = comp, \inst3|Add7~16 , inst3|Add7~16, LAB4, 1
instance = comp, \inst3|Selector32~0 , inst3|Selector32~0, LAB4, 1
instance = comp, \inst3|Selector32~1 , inst3|Selector32~1, LAB4, 1
instance = comp, \inst3|row~2 , inst3|row~2, LAB4, 1
instance = comp, \inst3|row~13 , inst3|row~13, LAB4, 1
instance = comp, \inst3|row[9] , inst3|row[9], LAB4, 1
instance = comp, \inst3|Add9~20 , inst3|Add9~20, LAB4, 1
instance = comp, \inst3|Add4~18 , inst3|Add4~18, LAB4, 1
instance = comp, \inst3|Add7~18 , inst3|Add7~18, LAB4, 1
instance = comp, \inst3|Selector31~0 , inst3|Selector31~0, LAB4, 1
instance = comp, \inst3|Add3~20 , inst3|Add3~20, LAB4, 1
instance = comp, \inst3|Selector31~1 , inst3|Selector31~1, LAB4, 1
instance = comp, \inst3|row~1 , inst3|row~1, LAB4, 1
instance = comp, \inst3|row~12 , inst3|row~12, LAB4, 1
instance = comp, \inst3|row[10] , inst3|row[10], LAB4, 1
instance = comp, \inst3|Add9~22 , inst3|Add9~22, LAB4, 1
instance = comp, \inst3|Add3~22 , inst3|Add3~22, LAB4, 1
instance = comp, \inst3|Add4~20 , inst3|Add4~20, LAB4, 1
instance = comp, \inst3|Add7~20 , inst3|Add7~20, LAB4, 1
instance = comp, \inst3|Selector30~0 , inst3|Selector30~0, LAB4, 1
instance = comp, \inst3|Selector30~1 , inst3|Selector30~1, LAB4, 1
instance = comp, \inst3|row~0 , inst3|row~0, LAB4, 1
instance = comp, \inst3|RAM_addr~5 , inst3|RAM_addr~5, LAB4, 1
instance = comp, \inst3|RAM_addr[11] , inst3|RAM_addr[11], LAB4, 1
instance = comp, \inst4|row_data[0]~12 , inst4|row_data[0]~12, LAB4, 1
instance = comp, \inst4|column_data[0]~10 , inst4|column_data[0]~10, LAB4, 1
instance = comp, \inst4|column_data[2]~30 , inst4|column_data[2]~30, LAB4, 1
instance = comp, \inst4|column_data[2]~31 , inst4|column_data[2]~31, LAB4, 1
instance = comp, \inst4|column_data[0] , inst4|column_data[0], LAB4, 1
instance = comp, \inst4|column_data[1]~12 , inst4|column_data[1]~12, LAB4, 1
instance = comp, \inst4|column_data[1] , inst4|column_data[1], LAB4, 1
instance = comp, \inst4|column_data[2]~14 , inst4|column_data[2]~14, LAB4, 1
instance = comp, \inst4|column_data[2] , inst4|column_data[2], LAB4, 1
instance = comp, \inst4|column_data[3]~16 , inst4|column_data[3]~16, LAB4, 1
instance = comp, \inst4|column_data[3] , inst4|column_data[3], LAB4, 1
instance = comp, \inst4|column_data[4]~18 , inst4|column_data[4]~18, LAB4, 1
instance = comp, \inst4|column_data[4] , inst4|column_data[4], LAB4, 1
instance = comp, \inst4|column_data[5]~20 , inst4|column_data[5]~20, LAB4, 1
instance = comp, \inst4|column_data[5] , inst4|column_data[5], LAB4, 1
instance = comp, \inst4|Equal5~1 , inst4|Equal5~1, LAB4, 1
instance = comp, \inst4|column_data[6]~22 , inst4|column_data[6]~22, LAB4, 1
instance = comp, \inst4|column_data[6] , inst4|column_data[6], LAB4, 1
instance = comp, \inst4|column_data[7]~24 , inst4|column_data[7]~24, LAB4, 1
instance = comp, \inst4|column_data[7] , inst4|column_data[7], LAB4, 1
instance = comp, \inst4|column_data[8]~26 , inst4|column_data[8]~26, LAB4, 1
instance = comp, \inst4|column_data[8] , inst4|column_data[8], LAB4, 1
instance = comp, \inst4|column_data[9]~28 , inst4|column_data[9]~28, LAB4, 1
instance = comp, \inst4|column_data[9] , inst4|column_data[9], LAB4, 1
instance = comp, \inst4|Equal5~0 , inst4|Equal5~0, LAB4, 1
instance = comp, \inst4|Equal5~2 , inst4|Equal5~2, LAB4, 1
instance = comp, \inst4|row_data[11]~36 , inst4|row_data[11]~36, LAB4, 1
instance = comp, \inst4|row_data[0] , inst4|row_data[0], LAB4, 1
instance = comp, \inst4|row_data[1]~14 , inst4|row_data[1]~14, LAB4, 1
instance = comp, \inst4|row_data[1] , inst4|row_data[1], LAB4, 1
instance = comp, \inst4|row_data[2]~16 , inst4|row_data[2]~16, LAB4, 1
instance = comp, \inst4|row_data[2] , inst4|row_data[2], LAB4, 1
instance = comp, \inst4|row_data[3]~18 , inst4|row_data[3]~18, LAB4, 1
instance = comp, \inst4|row_data[3] , inst4|row_data[3], LAB4, 1
instance = comp, \inst4|row_data[4]~20 , inst4|row_data[4]~20, LAB4, 1
instance = comp, \inst4|row_data[4] , inst4|row_data[4], LAB4, 1
instance = comp, \inst4|row_data[5]~22 , inst4|row_data[5]~22, LAB4, 1
instance = comp, \inst4|row_data[5] , inst4|row_data[5], LAB4, 1
instance = comp, \inst4|row_data[6]~24 , inst4|row_data[6]~24, LAB4, 1
instance = comp, \inst4|row_data[6] , inst4|row_data[6], LAB4, 1
instance = comp, \inst4|row_data[7]~26 , inst4|row_data[7]~26, LAB4, 1
instance = comp, \inst4|row_data[7] , inst4|row_data[7], LAB4, 1
instance = comp, \inst4|row_data[8]~28 , inst4|row_data[8]~28, LAB4, 1
instance = comp, \inst4|row_data[8] , inst4|row_data[8], LAB4, 1
instance = comp, \inst4|row_data[9]~30 , inst4|row_data[9]~30, LAB4, 1
instance = comp, \inst4|row_data[9] , inst4|row_data[9], LAB4, 1
instance = comp, \inst4|row_data[10]~32 , inst4|row_data[10]~32, LAB4, 1
instance = comp, \inst4|row_data[10] , inst4|row_data[10], LAB4, 1
instance = comp, \inst4|row_data[11]~34 , inst4|row_data[11]~34, LAB4, 1
instance = comp, \inst4|row_data[11] , inst4|row_data[11], LAB4, 1
instance = comp, \inst4|Selector32~0 , inst4|Selector32~0, LAB4, 1
instance = comp, \inst4|DRAM_ADDR[11] , inst4|DRAM_ADDR[11], LAB4, 1
instance = comp, \inst3|RAM_addr~6 , inst3|RAM_addr~6, LAB4, 1
instance = comp, \inst3|RAM_addr[10] , inst3|RAM_addr[10], LAB4, 1
instance = comp, \inst4|Selector33~0 , inst4|Selector33~0, LAB4, 1
instance = comp, \inst4|Selector33~1 , inst4|Selector33~1, LAB4, 1
instance = comp, \inst4|DRAM_ADDR[10] , inst4|DRAM_ADDR[10], LAB4, 1
instance = comp, \inst4|WideOr30 , inst4|WideOr30, LAB4, 1
instance = comp, \inst3|Selector70~0 , inst3|Selector70~0, LAB4, 1
instance = comp, \inst3|Selector61~0 , inst3|Selector61~0, LAB4, 1
instance = comp, \inst3|RAM_addr[9] , inst3|RAM_addr[9], LAB4, 1
instance = comp, \inst4|DRAM_ADDR~8 , inst4|DRAM_ADDR~8, LAB4, 1
instance = comp, \inst4|DRAM_ADDR~9 , inst4|DRAM_ADDR~9, LAB4, 1
instance = comp, \inst4|DRAM_ADDR[9] , inst4|DRAM_ADDR[9], LAB4, 1
instance = comp, \inst3|Selector62~0 , inst3|Selector62~0, LAB4, 1
instance = comp, \inst3|RAM_addr[8] , inst3|RAM_addr[8], LAB4, 1
instance = comp, \inst4|DRAM_ADDR[8]~0 , inst4|DRAM_ADDR[8]~0, LAB4, 1
instance = comp, \inst4|DRAM_ADDR[1]~10 , inst4|DRAM_ADDR[1]~10, LAB4, 1
instance = comp, \inst4|DRAM_ADDR[8] , inst4|DRAM_ADDR[8], LAB4, 1
instance = comp, \inst3|Selector63~0 , inst3|Selector63~0, LAB4, 1
instance = comp, \inst3|RAM_addr[7] , inst3|RAM_addr[7], LAB4, 1
instance = comp, \inst4|DRAM_ADDR[7]~1 , inst4|DRAM_ADDR[7]~1, LAB4, 1
instance = comp, \inst4|DRAM_ADDR[7] , inst4|DRAM_ADDR[7], LAB4, 1
instance = comp, \inst3|Selector64~0 , inst3|Selector64~0, LAB4, 1
instance = comp, \inst3|RAM_addr[6] , inst3|RAM_addr[6], LAB4, 1
instance = comp, \inst4|DRAM_ADDR[6]~2 , inst4|DRAM_ADDR[6]~2, LAB4, 1
instance = comp, \inst4|DRAM_ADDR[6] , inst4|DRAM_ADDR[6], LAB4, 1
instance = comp, \inst3|Selector65~0 , inst3|Selector65~0, LAB4, 1
instance = comp, \inst3|RAM_addr[5] , inst3|RAM_addr[5], LAB4, 1
instance = comp, \inst4|DRAM_ADDR~11 , inst4|DRAM_ADDR~11, LAB4, 1
instance = comp, \inst4|DRAM_ADDR~12 , inst4|DRAM_ADDR~12, LAB4, 1
instance = comp, \inst4|DRAM_ADDR[5] , inst4|DRAM_ADDR[5], LAB4, 1
instance = comp, \inst3|Selector66~0 , inst3|Selector66~0, LAB4, 1
instance = comp, \inst3|RAM_addr[4] , inst3|RAM_addr[4], LAB4, 1
instance = comp, \inst4|DRAM_ADDR[4]~3 , inst4|DRAM_ADDR[4]~3, LAB4, 1
instance = comp, \inst4|DRAM_ADDR[4] , inst4|DRAM_ADDR[4], LAB4, 1
instance = comp, \inst3|Selector67~0 , inst3|Selector67~0, LAB4, 1
instance = comp, \inst3|RAM_addr[3] , inst3|RAM_addr[3], LAB4, 1
instance = comp, \inst4|DRAM_ADDR[3]~4 , inst4|DRAM_ADDR[3]~4, LAB4, 1
instance = comp, \inst4|DRAM_ADDR[3] , inst4|DRAM_ADDR[3], LAB4, 1
instance = comp, \inst3|Selector68~0 , inst3|Selector68~0, LAB4, 1
instance = comp, \inst3|RAM_addr[2] , inst3|RAM_addr[2], LAB4, 1
instance = comp, \inst4|DRAM_ADDR[2]~5 , inst4|DRAM_ADDR[2]~5, LAB4, 1
instance = comp, \inst4|DRAM_ADDR[2] , inst4|DRAM_ADDR[2], LAB4, 1
instance = comp, \inst3|Selector69~0 , inst3|Selector69~0, LAB4, 1
instance = comp, \inst3|RAM_addr[1] , inst3|RAM_addr[1], LAB4, 1
instance = comp, \inst4|DRAM_ADDR[1]~6 , inst4|DRAM_ADDR[1]~6, LAB4, 1
instance = comp, \inst4|DRAM_ADDR[1] , inst4|DRAM_ADDR[1], LAB4, 1
instance = comp, \inst3|Selector41~2 , inst3|Selector41~2, LAB4, 1
instance = comp, \inst3|Selector70~1 , inst3|Selector70~1, LAB4, 1
instance = comp, \inst3|RAM_addr[0] , inst3|RAM_addr[0], LAB4, 1
instance = comp, \inst4|DRAM_ADDR[0]~7 , inst4|DRAM_ADDR[0]~7, LAB4, 1
instance = comp, \inst4|DRAM_ADDR[0] , inst4|DRAM_ADDR[0], LAB4, 1
instance = comp, \inst4|DRAM_DQM0~0 , inst4|DRAM_DQM0~0, LAB4, 1
instance = comp, \inst4|DRAM_DQM3~feeder , inst4|DRAM_DQM3~feeder, LAB4, 1
instance = comp, \inst4|DRAM_DQM3 , inst4|DRAM_DQM3, LAB4, 1
instance = comp, \inst4|DRAM_DQM2~feeder , inst4|DRAM_DQM2~feeder, LAB4, 1
instance = comp, \inst4|DRAM_DQM2 , inst4|DRAM_DQM2, LAB4, 1
instance = comp, \inst4|DRAM_DQM1~feeder , inst4|DRAM_DQM1~feeder, LAB4, 1
instance = comp, \inst4|DRAM_DQM1 , inst4|DRAM_DQM1, LAB4, 1
instance = comp, \inst4|DRAM_DQM0 , inst4|DRAM_DQM0, LAB4, 1
instance = comp, \inst1|dac_interface|row[8]~0 , inst1|dac_interface|row[8]~0, LAB4, 1
instance = comp, \inst1|dac_interface|row[7]~1 , inst1|dac_interface|row[7]~1, LAB4, 1
instance = comp, \inst1|dac_interface|row[6]~2 , inst1|dac_interface|row[6]~2, LAB4, 1
instance = comp, \inst1|dac_interface|row[5]~3 , inst1|dac_interface|row[5]~3, LAB4, 1
instance = comp, \inst1|dac_interface|row[4]~4 , inst1|dac_interface|row[4]~4, LAB4, 1
instance = comp, \inst1|dac_interface|row[3]~5 , inst1|dac_interface|row[3]~5, LAB4, 1
instance = comp, \inst1|dac_interface|row[2]~6 , inst1|dac_interface|row[2]~6, LAB4, 1
instance = comp, \inst1|dac_interface|row[1]~7 , inst1|dac_interface|row[1]~7, LAB4, 1
instance = comp, \inst1|dac_interface|row[0]~8 , inst1|dac_interface|row[0]~8, LAB4, 1
instance = comp, \DRAM_DQ[16]~input , DRAM_DQ[16]~input, LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell , inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell, LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|_~1 , inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|_~1, LAB4, 1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, LAB4, 1
instance = comp, \DRAM_DQ[17]~input , DRAM_DQ[17]~input, LAB4, 1
instance = comp, \DRAM_DQ[18]~input , DRAM_DQ[18]~input, LAB4, 1
instance = comp, \DRAM_DQ[19]~input , DRAM_DQ[19]~input, LAB4, 1
instance = comp, \DRAM_DQ[20]~input , DRAM_DQ[20]~input, LAB4, 1
instance = comp, \DRAM_DQ[21]~input , DRAM_DQ[21]~input, LAB4, 1
instance = comp, \DRAM_DQ[22]~input , DRAM_DQ[22]~input, LAB4, 1
instance = comp, \DRAM_DQ[23]~input , DRAM_DQ[23]~input, LAB4, 1
instance = comp, \DRAM_DQ[8]~input , DRAM_DQ[8]~input, LAB4, 1
instance = comp, \DRAM_DQ[9]~input , DRAM_DQ[9]~input, LAB4, 1
instance = comp, \DRAM_DQ[10]~input , DRAM_DQ[10]~input, LAB4, 1
instance = comp, \DRAM_DQ[11]~input , DRAM_DQ[11]~input, LAB4, 1
instance = comp, \DRAM_DQ[12]~input , DRAM_DQ[12]~input, LAB4, 1
instance = comp, \DRAM_DQ[13]~input , DRAM_DQ[13]~input, LAB4, 1
instance = comp, \DRAM_DQ[14]~input , DRAM_DQ[14]~input, LAB4, 1
instance = comp, \DRAM_DQ[15]~input , DRAM_DQ[15]~input, LAB4, 1
instance = comp, \DRAM_DQ[0]~input , DRAM_DQ[0]~input, LAB4, 1
instance = comp, \DRAM_DQ[1]~input , DRAM_DQ[1]~input, LAB4, 1
instance = comp, \DRAM_DQ[2]~input , DRAM_DQ[2]~input, LAB4, 1
instance = comp, \DRAM_DQ[3]~input , DRAM_DQ[3]~input, LAB4, 1
instance = comp, \DRAM_DQ[4]~input , DRAM_DQ[4]~input, LAB4, 1
instance = comp, \DRAM_DQ[5]~input , DRAM_DQ[5]~input, LAB4, 1
instance = comp, \DRAM_DQ[6]~input , DRAM_DQ[6]~input, LAB4, 1
instance = comp, \DRAM_DQ[7]~input , DRAM_DQ[7]~input, LAB4, 1
instance = comp, \inst1|buffer|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 , inst1|buffer|dcfifo_component|auto_generated|fifo_ram|ram_block11a0, LAB4, 1
instance = comp, \inst1|dac_interface|b[7]~0 , inst1|dac_interface|b[7]~0, LAB4, 1
instance = comp, \inst1|dac_interface|b[6]~1 , inst1|dac_interface|b[6]~1, LAB4, 1
instance = comp, \inst1|dac_interface|b[5]~2 , inst1|dac_interface|b[5]~2, LAB4, 1
instance = comp, \inst1|dac_interface|b[4]~3 , inst1|dac_interface|b[4]~3, LAB4, 1
instance = comp, \inst1|dac_interface|b[3]~4 , inst1|dac_interface|b[3]~4, LAB4, 1
instance = comp, \inst1|dac_interface|b[2]~5 , inst1|dac_interface|b[2]~5, LAB4, 1
instance = comp, \inst1|dac_interface|b[1]~6 , inst1|dac_interface|b[1]~6, LAB4, 1
instance = comp, \inst1|dac_interface|b[0]~7 , inst1|dac_interface|b[0]~7, LAB4, 1
instance = comp, \inst1|dac_interface|g[7]~0 , inst1|dac_interface|g[7]~0, LAB4, 1
instance = comp, \inst1|dac_interface|g[6]~1 , inst1|dac_interface|g[6]~1, LAB4, 1
instance = comp, \inst1|dac_interface|g[5]~2 , inst1|dac_interface|g[5]~2, LAB4, 1
instance = comp, \inst1|dac_interface|g[4]~3 , inst1|dac_interface|g[4]~3, LAB4, 1
instance = comp, \inst1|dac_interface|g[3]~4 , inst1|dac_interface|g[3]~4, LAB4, 1
instance = comp, \inst1|dac_interface|g[2]~5 , inst1|dac_interface|g[2]~5, LAB4, 1
instance = comp, \inst1|dac_interface|g[1]~6 , inst1|dac_interface|g[1]~6, LAB4, 1
instance = comp, \inst1|dac_interface|g[0]~7 , inst1|dac_interface|g[0]~7, LAB4, 1
instance = comp, \inst1|dac_interface|r[7]~0 , inst1|dac_interface|r[7]~0, LAB4, 1
instance = comp, \inst1|dac_interface|r[6]~1 , inst1|dac_interface|r[6]~1, LAB4, 1
instance = comp, \inst1|dac_interface|r[5]~2 , inst1|dac_interface|r[5]~2, LAB4, 1
instance = comp, \inst1|dac_interface|r[4]~3 , inst1|dac_interface|r[4]~3, LAB4, 1
instance = comp, \inst1|dac_interface|r[3]~4 , inst1|dac_interface|r[3]~4, LAB4, 1
instance = comp, \inst1|dac_interface|r[2]~5 , inst1|dac_interface|r[2]~5, LAB4, 1
instance = comp, \inst1|dac_interface|r[1]~6 , inst1|dac_interface|r[1]~6, LAB4, 1
instance = comp, \inst1|dac_interface|r[0]~7 , inst1|dac_interface|r[0]~7, LAB4, 1
instance = comp, \KEY[3]~input , KEY[3]~input, LAB4, 1
instance = comp, \KEY[2]~input , KEY[2]~input, LAB4, 1
instance = comp, \KEY[1]~input , KEY[1]~input, LAB4, 1
instance = comp, \KEY[0]~input , KEY[0]~input, LAB4, 1
