# do MU0a.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:26:39 on Jun 11,2020
# vlog -work work TASK_1.vo 
# -- Compiling module LNK_RND_FBCV_Project_MU0_Basic_V1
# 
# Top level modules:
# 	LNK_RND_FBCV_Project_MU0_Basic_V1
# End time: 17:26:40 on Jun 11,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:26:40 on Jun 11,2020
# vlog -work work Waveform27.vwf.vt 
# -- Compiling module LNK_RND_FBCV_Project_MU0_Basic_V1_vlg_vec_tst
# 
# Top level modules:
# 	LNK_RND_FBCV_Project_MU0_Basic_V1_vlg_vec_tst
# End time: 17:26:41 on Jun 11,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.LNK_RND_FBCV_Project_MU0_Basic_V1_vlg_vec_tst 
# Start time: 17:26:41 on Jun 11,2020
# Loading work.LNK_RND_FBCV_Project_MU0_Basic_V1_vlg_vec_tst
# Loading work.LNK_RND_FBCV_Project_MU0_Basic_V1
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading altera_ver.PRIM_GDFF_LOW
# after#25
# ** Note: $finish    : Waveform27.vwf.vt(87)
#    Time: 1 us  Iteration: 0  Instance: /LNK_RND_FBCV_Project_MU0_Basic_V1_vlg_vec_tst
# End time: 17:26:42 on Jun 11,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
