<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 225</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:21px;font-family:Times;color:#0860a8;}
	.ft02{font-size:11px;font-family:Times;color:#000000;}
	.ft03{font-size:18px;font-family:Times;color:#0860a8;}
	.ft04{font-size:18px;font-family:Times;color:#000000;}
	.ft05{font-size:11px;font-family:Times;color:#000000;}
	.ft06{font-size:11px;font-family:Times;color:#000000;}
	.ft07{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft08{font-size:11px;line-height:23px;font-family:Times;color:#000000;}
	.ft09{font-size:11px;line-height:24px;font-family:Times;color:#000000;}
	.ft010{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page225-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_7281d5ea06a5b67a225.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:782px;white-space:nowrap" class="ft00">Vol. 1&#160;9-1</p>
<p style="position:absolute;top:96px;left:714px;white-space:nowrap" class="ft01">CHAPTER 9</p>
<p style="position:absolute;top:120px;left:308px;white-space:nowrap" class="ft01">PROGRAMMING WITH INTEL¬Æ MMX‚Ñ¢ TECHNOLOGY</p>
<p style="position:absolute;top:190px;left:68px;white-space:nowrap" class="ft07">The Intel&#160;MMX technology&#160;was introduced into&#160;the IA-32&#160;architecture&#160;in the&#160;Pentium&#160;II processor family and&#160;<br/>Pentium&#160;processor&#160;with&#160;MMX technology. The extensions&#160;introduced in MMX technology support a&#160;single-instruc-</p>
<p style="position:absolute;top:223px;left:68px;white-space:nowrap" class="ft08">tion, multiple-data (SIMD) execution model that&#160;is&#160;designed to accelerate the performance of&#160;advanced media and&#160;<br/>communications applications.<br/>This chapter describes MMX&#160;technology.</p>
<p style="position:absolute;top:319px;left:68px;white-space:nowrap" class="ft03">9.1&#160;</p>
<p style="position:absolute;top:319px;left:147px;white-space:nowrap" class="ft03">OVERVIEW OF&#160;MMX TECHNOLOGY</p>
<p style="position:absolute;top:355px;left:68px;white-space:nowrap" class="ft07">MMX&#160;technology defines a&#160;simple&#160;and flexible&#160;SIMD&#160;execution model to&#160;handle 64-bit&#160;packed&#160;integer&#160;data. This&#160;<br/>model adds the following features&#160;to the IA-32 architecture, while maintaining backwards compatibility with all IA-<br/>32 applications and operating-system code:</p>
<p style="position:absolute;top:410px;left:68px;white-space:nowrap" class="ft04">‚Ä¢</p>
<p style="position:absolute;top:411px;left:93px;white-space:nowrap" class="ft02">Eight&#160;new 64-bit data registers, called MMX registers</p>
<p style="position:absolute;top:433px;left:68px;white-space:nowrap" class="ft04">‚Ä¢</p>
<p style="position:absolute;top:433px;left:93px;white-space:nowrap" class="ft09">Three new packed&#160;data&#160;types:<br/>‚Äî&#160;64-bit packed&#160;byte integers&#160;(signed&#160;and&#160;unsigned)<br/>‚Äî&#160;64-bit packed&#160;word&#160;integers (signed&#160;and unsigned)<br/>‚Äî&#160;64-bit packed&#160;doubleword&#160;integers (signed and&#160;unsigned)</p>
<p style="position:absolute;top:527px;left:68px;white-space:nowrap" class="ft04">‚Ä¢</p>
<p style="position:absolute;top:528px;left:93px;white-space:nowrap" class="ft02">Instructions that&#160;support the new data&#160;types and&#160;to handle&#160;MMX state management</p>
<p style="position:absolute;top:550px;left:68px;white-space:nowrap" class="ft04">‚Ä¢</p>
<p style="position:absolute;top:550px;left:93px;white-space:nowrap" class="ft02">Extensions to&#160;the CPUID instruction</p>
<p style="position:absolute;top:574px;left:68px;white-space:nowrap" class="ft09">MMX technology&#160;is accessible from&#160;all&#160;the IA32-architecture&#160;execution modes (protected&#160;mode, real&#160;address mode,&#160;<br/>and&#160;virtual&#160;8086&#160;mode).&#160;It does not&#160;add&#160;any new modes to the&#160;architecture.<br/>The&#160;following sections&#160;of&#160;this chapter describe&#160;MMX&#160;technology‚Äôs&#160;programming environment,&#160;including&#160;MMX&#160;<br/>register&#160;set, data types, and&#160;instruction set.&#160;Additional&#160;instructions that&#160;operate on MMX&#160;registers have&#160;been&#160;added&#160;<br/>to&#160;the IA-32 architecture by the&#160;SSE/SSE2 extensions.<br/>For&#160;more information, see:</p>
<p style="position:absolute;top:694px;left:68px;white-space:nowrap" class="ft04">‚Ä¢</p>
<p style="position:absolute;top:694px;left:93px;white-space:nowrap" class="ft07"><a href="o_7281d5ea06a5b67a-247.html">Section 10.4.4, ‚ÄúSSE&#160;64-Bit SIMD&#160;Integer Instructions,‚Äù</a>&#160;describes MMX instructions added&#160;to the&#160;IA-32&#160;archi-<br/>tecture&#160;with the SSE extensions.</p>
<p style="position:absolute;top:733px;left:68px;white-space:nowrap" class="ft04">‚Ä¢</p>
<p style="position:absolute;top:733px;left:93px;white-space:nowrap" class="ft07"><a href="o_7281d5ea06a5b67a-264.html">Section 11.4.2, ‚ÄúSSE2 64-Bit and&#160;128-Bit SIMD&#160;Integer Instructions,‚Äù&#160;de</a>scribes MMX instructions&#160;added to the&#160;<br/>IA-32&#160;architecture with SSE2&#160;extensions.</p>
<p style="position:absolute;top:772px;left:68px;white-space:nowrap" class="ft04">‚Ä¢</p>
<p style="position:absolute;top:772px;left:93px;white-space:nowrap" class="ft07"><i>Intel¬Æ 64&#160;and&#160;IA-32&#160;Architectures Software&#160;Developer‚Äôs&#160;Manual,&#160;Volumes 2A&#160;&amp;&#160;2B,</i>&#160;give&#160;detailed descriptions&#160;<br/>of MMX&#160;instructions.</p>
<p style="position:absolute;top:811px;left:68px;white-space:nowrap" class="ft04">‚Ä¢</p>
<p style="position:absolute;top:811px;left:93px;white-space:nowrap" class="ft07"><a href="˛ˇ">Chapter&#160;12, ‚ÄúIntel¬Æ&#160;MMX‚Ñ¢ Technology&#160;System&#160;Programming,‚Äù in&#160;</a>the&#160;<i>Intel¬Æ 64&#160;and&#160;IA-32&#160;Architectures&#160;<br/>Software Developer‚Äôs Manual, Volume&#160;3B,</i>&#160;describes the&#160;manner in which MMX&#160;technology&#160;is integrated into&#160;the&#160;<br/>IA-32 system&#160;programming model.</p>
<p style="position:absolute;top:900px;left:68px;white-space:nowrap" class="ft03">9.2&#160;</p>
<p style="position:absolute;top:900px;left:147px;white-space:nowrap" class="ft03">THE MMX TECHNOLOGY PROGRAMMING ENVIRONMENT&#160;</p>
<p style="position:absolute;top:936px;left:68px;white-space:nowrap" class="ft07"><a href="o_7281d5ea06a5b67a-226.html">Figure 9-1 shows the&#160;</a>execution environment&#160;for&#160;MMX technology. All MMX&#160;instructions&#160;operate&#160;on&#160;MMX registers,&#160;<br/>the&#160;general-purpose&#160;registers,&#160;and/or&#160;memory as&#160;follows:&#160;</p>
<p style="position:absolute;top:974px;left:68px;white-space:nowrap" class="ft04">‚Ä¢</p>
<p style="position:absolute;top:975px;left:93px;white-space:nowrap" class="ft07"><b>MMX registers ‚Äî</b>&#160;These&#160;eight&#160;re<a href="o_7281d5ea06a5b67a-226.html">gisters (see Figure&#160;9-1</a>)&#160;are used to&#160;perform operations on 64-bit&#160;packed&#160;<br/>integer&#160;data. They&#160;are named MM0 through&#160;MM7.</p>
</div>
</body>
</html>
