# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../FA.srcs/sources_1/imports/Vivado_Projects/HA/HA.srcs/sources_1/new/HA.vhd" \
"../../../../FA.srcs/sources_1/imports/Vivado_Projects/OR_GATE/OR_GATE.srcs/sources_1/new/OR_GATE.vhd" \
"../../../../FA.srcs/sources_1/new/FA.vhd" \

# Do not sort compile order
nosort
