<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1396" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1396{left:735px;bottom:68px;letter-spacing:0.1px;}
#t2_1396{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t3_1396{left:69px;bottom:68px;letter-spacing:0.12px;}
#t4_1396{left:110px;bottom:68px;letter-spacing:0.1px;}
#t5_1396{left:69px;bottom:1083px;letter-spacing:0.15px;word-spacing:0.01px;}
#t6_1396{left:359px;bottom:933px;letter-spacing:0.13px;word-spacing:0.02px;}
#t7_1396{left:69px;bottom:845px;letter-spacing:0.13px;}
#t8_1396{left:69px;bottom:820px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t9_1396{left:69px;bottom:804px;letter-spacing:-0.15px;word-spacing:-0.51px;}
#ta_1396{left:69px;bottom:779px;letter-spacing:-0.11px;word-spacing:-1.34px;}
#tb_1396{left:102px;bottom:779px;letter-spacing:-0.14px;word-spacing:-1.27px;}
#tc_1396{left:69px;bottom:762px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#td_1396{left:69px;bottom:745px;letter-spacing:-0.13px;word-spacing:-0.8px;}
#te_1396{left:69px;bottom:729px;letter-spacing:-0.14px;word-spacing:-1.21px;}
#tf_1396{left:69px;bottom:712px;letter-spacing:-0.15px;word-spacing:-0.55px;}
#tg_1396{left:69px;bottom:695px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#th_1396{left:69px;bottom:671px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ti_1396{left:69px;bottom:654px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#tj_1396{left:69px;bottom:637px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#tk_1396{left:69px;bottom:613px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tl_1396{left:69px;bottom:586px;}
#tm_1396{left:95px;bottom:590px;letter-spacing:-0.18px;word-spacing:-0.47px;}
#tn_1396{left:174px;bottom:590px;letter-spacing:-0.15px;word-spacing:-0.33px;}
#to_1396{left:69px;bottom:563px;}
#tp_1396{left:95px;bottom:567px;letter-spacing:-0.19px;word-spacing:-0.47px;}
#tq_1396{left:179px;bottom:567px;letter-spacing:-0.16px;word-spacing:-0.33px;}
#tr_1396{left:69px;bottom:542px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#ts_1396{left:69px;bottom:525px;letter-spacing:-0.2px;word-spacing:-0.41px;}
#tt_1396{left:69px;bottom:501px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tu_1396{left:69px;bottom:484px;letter-spacing:-0.37px;}
#tv_1396{left:74px;bottom:1065px;letter-spacing:-0.15px;}
#tw_1396{left:225px;bottom:1065px;letter-spacing:-0.12px;}
#tx_1396{left:396px;bottom:1065px;letter-spacing:-0.08px;}
#ty_1396{left:396px;bottom:1050px;letter-spacing:-0.09px;}
#tz_1396{left:434px;bottom:1065px;letter-spacing:-0.1px;}
#t10_1396{left:434px;bottom:1050px;letter-spacing:-0.15px;}
#t11_1396{left:507px;bottom:1065px;letter-spacing:-0.15px;}
#t12_1396{left:507px;bottom:1050px;letter-spacing:-0.14px;word-spacing:-0.04px;}
#t13_1396{left:579px;bottom:1065px;letter-spacing:-0.12px;}
#t14_1396{left:74px;bottom:1027px;letter-spacing:-0.21px;}
#t15_1396{left:225px;bottom:1027px;letter-spacing:-0.12px;}
#t16_1396{left:396px;bottom:1027px;letter-spacing:-0.1px;}
#t17_1396{left:434px;bottom:1027px;letter-spacing:-0.1px;}
#t18_1396{left:507px;bottom:1027px;letter-spacing:-0.11px;}
#t19_1396{left:579px;bottom:1027px;letter-spacing:-0.11px;}
#t1a_1396{left:579px;bottom:1010px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1b_1396{left:579px;bottom:993px;letter-spacing:-0.1px;}
#t1c_1396{left:84px;bottom:912px;letter-spacing:-0.14px;}
#t1d_1396{left:192px;bottom:912px;letter-spacing:-0.15px;word-spacing:-0.02px;}
#t1e_1396{left:366px;bottom:912px;letter-spacing:-0.14px;word-spacing:0.05px;}
#t1f_1396{left:543px;bottom:912px;letter-spacing:-0.14px;word-spacing:0.05px;}
#t1g_1396{left:726px;bottom:912px;letter-spacing:-0.15px;word-spacing:-0.02px;}
#t1h_1396{left:95px;bottom:888px;letter-spacing:-0.17px;}
#t1i_1396{left:213px;bottom:888px;letter-spacing:-0.15px;}
#t1j_1396{left:387px;bottom:888px;letter-spacing:-0.17px;}
#t1k_1396{left:565px;bottom:888px;letter-spacing:-0.15px;}
#t1l_1396{left:747px;bottom:888px;letter-spacing:-0.12px;}
#t1m_1396{left:316px;bottom:450px;letter-spacing:0.11px;word-spacing:-0.06px;}
#t1n_1396{left:402px;bottom:450px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t1o_1396{left:150px;bottom:431px;letter-spacing:-0.18px;}
#t1p_1396{left:349px;bottom:431px;letter-spacing:-0.13px;}
#t1q_1396{left:523px;bottom:431px;letter-spacing:-0.14px;}
#t1r_1396{left:723px;bottom:431px;letter-spacing:-0.13px;word-spacing:-0.03px;}
#t1s_1396{left:130px;bottom:408px;letter-spacing:-0.12px;}
#t1t_1396{left:355px;bottom:408px;}
#t1u_1396{left:364px;bottom:415px;}
#t1v_1396{left:70px;bottom:150px;letter-spacing:-0.14px;}
#t1w_1396{left:69px;bottom:131px;letter-spacing:-0.11px;}
#t1x_1396{left:554px;bottom:408px;}
#t1y_1396{left:737px;bottom:408px;letter-spacing:-0.09px;}
#t1z_1396{left:752px;bottom:408px;}
#t20_1396{left:762px;bottom:408px;}
#t21_1396{left:111px;bottom:373px;letter-spacing:-0.11px;}
#t22_1396{left:217px;bottom:380px;}
#t23_1396{left:347px;bottom:385px;}
#t24_1396{left:357px;bottom:385px;letter-spacing:-0.14px;}
#t25_1396{left:554px;bottom:385px;}
#t26_1396{left:738px;bottom:385px;letter-spacing:-0.15px;}
#t27_1396{left:752px;bottom:386px;}
#t28_1396{left:762px;bottom:385px;}
#t29_1396{left:347px;bottom:363px;}
#t2a_1396{left:357px;bottom:362px;letter-spacing:-0.13px;}
#t2b_1396{left:554px;bottom:362px;}
#t2c_1396{left:726px;bottom:362px;letter-spacing:-0.12px;}
#t2d_1396{left:122px;bottom:316px;letter-spacing:-0.11px;}
#t2e_1396{left:206px;bottom:323px;}
#t2f_1396{left:359px;bottom:339px;}
#t2g_1396{left:554px;bottom:339px;}
#t2h_1396{left:738px;bottom:339px;letter-spacing:-0.06px;}
#t2i_1396{left:752px;bottom:340px;}
#t2j_1396{left:762px;bottom:339px;}
#t2k_1396{left:352px;bottom:305px;letter-spacing:-0.12px;}
#t2l_1396{left:554px;bottom:316px;}
#t2m_1396{left:733px;bottom:316px;letter-spacing:-0.1px;}
#t2n_1396{left:756px;bottom:317px;}
#t2o_1396{left:767px;bottom:316px;}
#t2p_1396{left:554px;bottom:293px;}
#t2q_1396{left:726px;bottom:293px;letter-spacing:-0.12px;}
#t2r_1396{left:99px;bottom:259px;letter-spacing:-0.12px;}
#t2s_1396{left:229px;bottom:266px;}
#t2t_1396{left:359px;bottom:270px;}
#t2u_1396{left:554px;bottom:270px;}
#t2v_1396{left:738px;bottom:270px;letter-spacing:-0.06px;}
#t2w_1396{left:752px;bottom:271px;}
#t2x_1396{left:762px;bottom:270px;}
#t2y_1396{left:352px;bottom:247px;letter-spacing:-0.13px;}
#t2z_1396{left:554px;bottom:247px;}
#t30_1396{left:726px;bottom:247px;letter-spacing:-0.11px;}
#t31_1396{left:110px;bottom:202px;letter-spacing:-0.12px;}
#t32_1396{left:218px;bottom:208px;}
#t33_1396{left:359px;bottom:224px;}
#t34_1396{left:554px;bottom:224px;}
#t35_1396{left:738px;bottom:224px;letter-spacing:-0.06px;}
#t36_1396{left:752px;bottom:225px;}
#t37_1396{left:762px;bottom:224px;}
#t38_1396{left:352px;bottom:190px;letter-spacing:-0.12px;}
#t39_1396{left:554px;bottom:202px;}
#t3a_1396{left:733px;bottom:202px;letter-spacing:-0.1px;}
#t3b_1396{left:756px;bottom:202px;}
#t3c_1396{left:767px;bottom:202px;}
#t3d_1396{left:554px;bottom:179px;}
#t3e_1396{left:726px;bottom:179px;letter-spacing:-0.12px;}

.s1_1396{font-size:12px;font-family:NeoSansIntel_34d0;color:#000;}
.s2_1396{font-size:14px;font-family:NeoSansIntel_34d0;color:#0860A8;}
.s3_1396{font-size:18px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s4_1396{font-size:15px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s5_1396{font-size:14px;font-family:Verdana_5k9;color:#000;}
.s6_1396{font-size:21px;font-family:TimesNewRoman_5ke;color:#000;}
.s7_1396{font-size:14px;font-family:Verdana-Bold_5ka;color:#000;}
.s8_1396{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#000;}
.s9_1396{font-size:14px;font-family:NeoSansIntel_34d0;color:#000;}
.sa_1396{font-size:11px;font-family:NeoSansIntel_34d0;color:#000;}
.sb_1396{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.sc_1396{font-size:14px;font-family:Symbol_5kh;color:#000;}
.sd_1396{font-size:12px;font-family:Symbol_5kh;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1396" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_34c-;
	src: url("fonts/NeoSansIntelMedium_34c-.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_34d0;
	src: url("fonts/NeoSansIntel_34d0.woff") format("woff");
}

@font-face {
	font-family: Symbol_5kh;
	src: url("fonts/Symbol_5kh.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_5ke;
	src: url("fonts/TimesNewRoman_5ke.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_5ka;
	src: url("fonts/Verdana-Bold_5ka.woff") format("woff");
}

@font-face {
	font-family: Verdana_5k9;
	src: url("fonts/Verdana_5k9.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1396Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1396" style="-webkit-user-select: none;"><object width="935" height="1210" data="1396/1396.svg" type="image/svg+xml" id="pdf1396" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1396" class="t s1_1396">STI—Set Interrupt Flag </span>
<span id="t2_1396" class="t s2_1396">INSTRUCTION SET REFERENCE, M-U </span>
<span id="t3_1396" class="t s1_1396">4-662 </span><span id="t4_1396" class="t s1_1396">Vol. 2B </span>
<span id="t5_1396" class="t s3_1396">STI—Set Interrupt Flag </span>
<span id="t6_1396" class="t s4_1396">Instruction Operand Encoding </span>
<span id="t7_1396" class="t s4_1396">Description </span>
<span id="t8_1396" class="t s5_1396">In most cases, STI sets the interrupt flag (IF) in the EFLAGS register. This allows the processor to respond to </span>
<span id="t9_1396" class="t s5_1396">maskable hardware interrupts. </span>
<span id="ta_1396" class="t s5_1396">If IF </span><span id="tb_1396" class="t s5_1396">= 0, maskable hardware interrupts remain inhibited on the instruction boundary following an execution of STI. </span>
<span id="tc_1396" class="t s5_1396">(The delayed effect of this instruction is provided to allow interrupts to be enabled just before returning from a </span>
<span id="td_1396" class="t s5_1396">procedure or subroutine. For instance, if an STI instruction is followed by an RET instruction, the RET instruction is </span>
<span id="te_1396" class="t s5_1396">allowed to execute before external interrupts are recognized. No interrupts can be recognized if an execution of CLI </span>
<span id="tf_1396" class="t s5_1396">immediately follow such an execution of STI.) The inhibition ends after delivery of another event (e.g., exception) </span>
<span id="tg_1396" class="t s5_1396">or the execution of the next instruction. </span>
<span id="th_1396" class="t s5_1396">The IF flag and the STI and CLI instructions do not prohibit the generation of exceptions and nonmaskable inter- </span>
<span id="ti_1396" class="t s5_1396">rupts (NMIs). However, NMIs (and system-management interrupts) may be inhibited on the instruction boundary </span>
<span id="tj_1396" class="t s5_1396">following an execution of STI that begins with IF = 0. </span>
<span id="tk_1396" class="t s5_1396">Operation is different in two modes defined as follows: </span>
<span id="tl_1396" class="t s6_1396">• </span><span id="tm_1396" class="t s7_1396">PVI mode </span><span id="tn_1396" class="t s5_1396">(protected-mode virtual interrupts): CR0.PE = 1, EFLAGS.VM = 0, CPL = 3, and CR4.PVI = 1; </span>
<span id="to_1396" class="t s6_1396">• </span><span id="tp_1396" class="t s7_1396">VME mode </span><span id="tq_1396" class="t s5_1396">(virtual-8086 mode extensions): CR0.PE = 1, EFLAGS.VM = 1, and CR4.VME = 1. </span>
<span id="tr_1396" class="t s5_1396">If IOPL &lt; 3, EFLAGS.VIP = 1, and either VME mode or PVI mode is active, STI sets the VIF flag in the EFLAGS </span>
<span id="ts_1396" class="t s5_1396">register, leaving IF unaffected. </span>
<span id="tt_1396" class="t s5_1396">Table 4-19 indicates the action of the STI instruction depending on the processor operating mode, IOPL, CPL, and </span>
<span id="tu_1396" class="t s5_1396">EFLAGS.VIP. </span>
<span id="tv_1396" class="t s8_1396">Opcode </span><span id="tw_1396" class="t s8_1396">Instruction </span><span id="tx_1396" class="t s8_1396">Op/ </span>
<span id="ty_1396" class="t s8_1396">En </span>
<span id="tz_1396" class="t s8_1396">64-Bit </span>
<span id="t10_1396" class="t s8_1396">Mode </span>
<span id="t11_1396" class="t s8_1396">Compat/ </span>
<span id="t12_1396" class="t s8_1396">Leg Mode </span>
<span id="t13_1396" class="t s8_1396">Description </span>
<span id="t14_1396" class="t s9_1396">FB </span><span id="t15_1396" class="t s9_1396">STI </span><span id="t16_1396" class="t s9_1396">ZO </span><span id="t17_1396" class="t s9_1396">Valid </span><span id="t18_1396" class="t s9_1396">Valid </span><span id="t19_1396" class="t s9_1396">Set interrupt flag; external, maskable </span>
<span id="t1a_1396" class="t s9_1396">interrupts enabled at the end of the next </span>
<span id="t1b_1396" class="t s9_1396">instruction. </span>
<span id="t1c_1396" class="t s8_1396">Op/En </span><span id="t1d_1396" class="t s8_1396">Operand 1 </span><span id="t1e_1396" class="t s8_1396">Operand 2 </span><span id="t1f_1396" class="t s8_1396">Operand 3 </span><span id="t1g_1396" class="t s8_1396">Operand 4 </span>
<span id="t1h_1396" class="t s9_1396">ZO </span><span id="t1i_1396" class="t s9_1396">N/A </span><span id="t1j_1396" class="t s9_1396">N/A </span><span id="t1k_1396" class="t s9_1396">N/A </span><span id="t1l_1396" class="t s9_1396">N/A </span>
<span id="t1m_1396" class="t s4_1396">Table 4-19. </span><span id="t1n_1396" class="t s4_1396">Decision Table for STI Results </span>
<span id="t1o_1396" class="t s8_1396">Mode </span><span id="t1p_1396" class="t s8_1396">IOPL </span><span id="t1q_1396" class="t s8_1396">EFLAGS.VIP </span><span id="t1r_1396" class="t s8_1396">STI Result </span>
<span id="t1s_1396" class="t s9_1396">Real-address </span><span id="t1t_1396" class="t s9_1396">X </span>
<span id="t1u_1396" class="t sa_1396">1 </span>
<span id="t1v_1396" class="t sb_1396">NOTES: </span>
<span id="t1w_1396" class="t s9_1396">1. X = This setting has no effect on instruction operation. </span>
<span id="t1x_1396" class="t s9_1396">X </span><span id="t1y_1396" class="t s9_1396">IF </span><span id="t1z_1396" class="t s1_1396">= </span><span id="t20_1396" class="t s9_1396">1 </span>
<span id="t21_1396" class="t s9_1396">Protected, not PVI </span>
<span id="t22_1396" class="t sa_1396">2 </span>
<span id="t23_1396" class="t sc_1396">≥ </span><span id="t24_1396" class="t s9_1396">CPL </span><span id="t25_1396" class="t s9_1396">X </span><span id="t26_1396" class="t s9_1396">IF </span><span id="t27_1396" class="t s1_1396">= </span><span id="t28_1396" class="t s9_1396">1 </span>
<span id="t29_1396" class="t sd_1396">&lt; </span><span id="t2a_1396" class="t s9_1396">CPL </span><span id="t2b_1396" class="t s9_1396">X </span><span id="t2c_1396" class="t s9_1396">#GP fault </span>
<span id="t2d_1396" class="t s9_1396">Protected, PVI </span>
<span id="t2e_1396" class="t sa_1396">3 </span>
<span id="t2f_1396" class="t s9_1396">3 </span><span id="t2g_1396" class="t s9_1396">X </span><span id="t2h_1396" class="t s9_1396">IF </span><span id="t2i_1396" class="t s1_1396">= </span><span id="t2j_1396" class="t s9_1396">1 </span>
<span id="t2k_1396" class="t s9_1396">0–2 </span>
<span id="t2l_1396" class="t s9_1396">0 </span><span id="t2m_1396" class="t s9_1396">VIF </span><span id="t2n_1396" class="t s1_1396">= </span><span id="t2o_1396" class="t s9_1396">1 </span>
<span id="t2p_1396" class="t s9_1396">1 </span><span id="t2q_1396" class="t s9_1396">#GP fault </span>
<span id="t2r_1396" class="t s9_1396">Virtual-8086, not VME </span>
<span id="t2s_1396" class="t sa_1396">3 </span>
<span id="t2t_1396" class="t s9_1396">3 </span><span id="t2u_1396" class="t s9_1396">X </span><span id="t2v_1396" class="t s9_1396">IF </span><span id="t2w_1396" class="t s1_1396">= </span><span id="t2x_1396" class="t s9_1396">1 </span>
<span id="t2y_1396" class="t s9_1396">0–2 </span><span id="t2z_1396" class="t s9_1396">X </span><span id="t30_1396" class="t s9_1396">#GP fault </span>
<span id="t31_1396" class="t s9_1396">Virtual-8086, VME </span>
<span id="t32_1396" class="t sa_1396">3 </span>
<span id="t33_1396" class="t s9_1396">3 </span><span id="t34_1396" class="t s9_1396">X </span><span id="t35_1396" class="t s9_1396">IF </span><span id="t36_1396" class="t s1_1396">= </span><span id="t37_1396" class="t s9_1396">1 </span>
<span id="t38_1396" class="t s9_1396">0–2 </span>
<span id="t39_1396" class="t s9_1396">0 </span><span id="t3a_1396" class="t s9_1396">VIF </span><span id="t3b_1396" class="t s1_1396">= </span><span id="t3c_1396" class="t s9_1396">1 </span>
<span id="t3d_1396" class="t s9_1396">1 </span><span id="t3e_1396" class="t s9_1396">#GP fault </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
