/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire [4:0] _06_;
  wire [14:0] _07_;
  wire [14:0] _08_;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [5:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_34z;
  wire celloutsig_0_39z;
  wire celloutsig_0_42z;
  wire celloutsig_0_44z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire [6:0] celloutsig_1_12z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [10:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [7:0] celloutsig_1_3z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [19:0] celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_0z = !(in_data[123] ? in_data[123] : in_data[129]);
  assign celloutsig_1_7z = !(celloutsig_1_3z[7] ? in_data[157] : celloutsig_1_6z);
  assign celloutsig_0_5z = !(celloutsig_0_15z ? celloutsig_0_1z : in_data[14]);
  assign celloutsig_1_19z = !(in_data[176] ? celloutsig_1_1z[8] : celloutsig_1_3z[0]);
  assign celloutsig_0_8z = !(celloutsig_0_5z ? celloutsig_0_6z : in_data[16]);
  assign celloutsig_0_16z = !(in_data[8] ? celloutsig_0_14z : celloutsig_0_14z);
  assign celloutsig_0_22z = !(celloutsig_0_21z ? celloutsig_0_16z : celloutsig_0_21z);
  assign celloutsig_0_26z = !(in_data[62] ? celloutsig_0_23z[3] : _02_);
  assign celloutsig_1_2z = celloutsig_1_0z ^ in_data[100];
  assign celloutsig_0_10z = celloutsig_0_1z ^ celloutsig_0_5z;
  assign celloutsig_0_11z = celloutsig_0_5z ^ _04_;
  assign celloutsig_0_14z = celloutsig_0_1z ^ celloutsig_0_7z;
  assign celloutsig_0_1z = in_data[62] ^ _02_;
  assign celloutsig_0_27z = celloutsig_0_24z ^ celloutsig_0_8z;
  assign celloutsig_0_29z = celloutsig_0_10z ^ in_data[12];
  assign celloutsig_0_2z = in_data[20] ^ _03_;
  assign celloutsig_0_44z = ~(celloutsig_0_29z ^ celloutsig_0_39z);
  assign celloutsig_0_12z = ~(celloutsig_0_6z ^ celloutsig_0_5z);
  assign celloutsig_0_20z = ~(celloutsig_0_11z ^ _05_);
  assign celloutsig_0_25z = ~(celloutsig_0_5z ^ celloutsig_0_11z);
  assign celloutsig_0_34z = ~(celloutsig_0_27z ^ celloutsig_0_8z);
  reg [7:0] _30_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _30_ <= 8'h00;
    else _30_ <= in_data[29:22];
  assign { _02_, _07_[7:2], _03_ } = _30_;
  reg [3:0] _31_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _31_ <= 4'h0;
    else _31_ <= { celloutsig_0_29z, celloutsig_0_12z, celloutsig_0_42z, celloutsig_0_19z };
  assign out_data[35:32] = _31_;
  reg [4:0] _32_;
  always_ff @(negedge clkin_data[64], negedge clkin_data[128])
    if (!clkin_data[128]) _32_ <= 5'h00;
    else _32_ <= celloutsig_1_1z[4:0];
  assign { _00_, _06_[3:1], _01_ } = _32_;
  reg [14:0] _33_;
  always_ff @(posedge clkin_data[32], negedge clkin_data[96])
    if (!clkin_data[96]) _33_ <= 15'h0000;
    else _33_ <= { in_data[21:16], _02_, _07_[7:2], _03_, celloutsig_0_7z };
  assign { _05_, _08_[13:7], _04_, _08_[5:0] } = _33_;
  assign celloutsig_0_42z = | { celloutsig_0_31z, celloutsig_0_27z, _02_, celloutsig_0_26z, celloutsig_0_25z, celloutsig_0_24z, celloutsig_0_22z, celloutsig_0_18z, celloutsig_0_16z, celloutsig_0_15z, celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_12z, _04_, celloutsig_0_10z, _08_[11:7], _08_[5], _07_[7:2], celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_4z, _03_, celloutsig_0_2z, celloutsig_0_1z, in_data[94:86] };
  assign celloutsig_0_6z = | { celloutsig_0_15z, celloutsig_0_5z, celloutsig_0_4z, in_data[93:91] };
  assign celloutsig_0_7z = | { _02_, celloutsig_0_15z, _07_[7:2], celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_1z, in_data[93:91] };
  assign celloutsig_0_17z = | { _02_, celloutsig_0_15z, _04_, _08_[11:7], _08_[5], _07_[7:2], celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_1z, in_data[93:91] };
  assign celloutsig_0_19z = | { _02_, celloutsig_0_15z, celloutsig_0_14z, celloutsig_0_12z, _04_, celloutsig_0_10z, _08_[11:7], _08_[5], _07_[7:2], celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_4z, _03_, celloutsig_0_2z, celloutsig_0_1z, in_data[93:91] };
  assign celloutsig_0_21z = | { _02_, celloutsig_0_15z, celloutsig_0_14z, celloutsig_0_12z, _04_, celloutsig_0_10z, _08_[11:7], _08_[5:2], _07_[7:2], celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_4z, _03_, celloutsig_0_2z, celloutsig_0_1z, in_data[93:91] };
  assign celloutsig_0_39z = ^ { celloutsig_0_29z, celloutsig_0_8z, celloutsig_0_22z, celloutsig_0_8z, celloutsig_0_19z, celloutsig_0_31z, celloutsig_0_29z, celloutsig_0_1z, celloutsig_0_22z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_34z };
  assign celloutsig_0_4z = ^ in_data[74:61];
  assign celloutsig_1_6z = ^ celloutsig_1_3z[6:1];
  assign celloutsig_1_18z = ^ celloutsig_1_12z[4:2];
  assign celloutsig_0_13z = ^ _08_[4:1];
  assign celloutsig_0_15z = ^ _07_[6:3];
  assign celloutsig_0_18z = ^ { _07_[7:2], celloutsig_0_1z, celloutsig_0_12z, celloutsig_0_15z, celloutsig_0_7z };
  assign celloutsig_0_24z = ^ { in_data[66:34], celloutsig_0_19z, celloutsig_0_5z, celloutsig_0_20z, celloutsig_0_10z };
  assign celloutsig_0_28z = ^ { _08_[12:7], _04_, _08_[5:1], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_22z, celloutsig_0_27z, celloutsig_0_18z, celloutsig_0_21z };
  assign celloutsig_0_31z = ^ { in_data[68:60], celloutsig_0_2z, celloutsig_0_28z, celloutsig_0_7z, celloutsig_0_23z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_16z, celloutsig_0_12z, celloutsig_0_17z };
  assign celloutsig_1_1z = in_data[170:160] >> { in_data[186:178], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_3z = celloutsig_1_1z[8:1] >> celloutsig_1_1z[7:0];
  assign celloutsig_1_9z = { _06_[3:2], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_3z } >> { celloutsig_1_1z[10:9], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_7z };
  assign celloutsig_1_12z = celloutsig_1_1z[6:0] >> celloutsig_1_9z[7:1];
  assign celloutsig_0_23z = { celloutsig_0_14z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_19z, celloutsig_0_10z, celloutsig_0_13z } >> { _08_[5:3], celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_17z };
  assign { _06_[4], _06_[0] } = { _00_, _01_ };
  assign { _07_[14:8], _07_[1:0] } = { in_data[21:16], _02_, _03_, celloutsig_0_7z };
  assign { _08_[14], _08_[6] } = { _05_, _04_ };
  assign { out_data[128], out_data[96], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_44z };
endmodule
