/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:29313:5: warning: Added loop label VITIS_LOOP_676_1:   [xilinx-label-all-loops]
    for (unsigned i = low; i != high+1; ++i) {
    ^~~
    VITIS_LOOP_676_1: 
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:29313:5: note: FIX-IT applied suggested code changes
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:29327:5: warning: Added loop label VITIS_LOOP_690_1:   [xilinx-label-all-loops]
    for (unsigned i = low; i != high+1; ++i) {
    ^~~
    VITIS_LOOP_690_1: 
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:29327:5: note: FIX-IT applied suggested code changes
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:29341:5: warning: Added loop label VITIS_LOOP_704_1:   [xilinx-label-all-loops]
    for (unsigned i = low; i != high+1; ++i) {
    ^~~
    VITIS_LOOP_704_1: 
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:29341:5: note: FIX-IT applied suggested code changes
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:30963:7: warning: Added loop label VITIS_LOOP_1248_1:   [xilinx-label-all-loops]
      for (i = 0; i < __N - 1; ++i) {
      ^~~
      VITIS_LOOP_1248_1: 
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:30963:7: note: FIX-IT applied suggested code changes
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:32950:9: warning: Added loop label VITIS_LOOP_27_1:   [xilinx-label-all-loops]
        for (unsigned i = 0; i < N; i++) {
        ^~~
        VITIS_LOOP_27_1: 
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:32950:9: note: FIX-IT applied suggested code changes
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:32963:9: warning: Added loop label VITIS_LOOP_40_1:   [xilinx-label-all-loops]
        for (size_t i = 0; i < N; i++) {
        ^~~
        VITIS_LOOP_40_1: 
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:32963:9: note: FIX-IT applied suggested code changes
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:56163:5: warning: Added loop label VITIS_LOOP_265_1:   [xilinx-label-all-loops]
    for (typename std::vector<src_T>::const_iterator i = in_begin; i != in_end; ++i) {
    ^~~
    VITIS_LOOP_265_1: 
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:56163:5: note: FIX-IT applied suggested code changes
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:56173:5: warning: Added loop label VITIS_LOOP_275_1:   [xilinx-label-all-loops]
    for (auto i = 0; i < SIZE; i++)
    ^~~
    VITIS_LOOP_275_1: 
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:56173:5: note: FIX-IT applied suggested code changes
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:56184:5: warning: Added loop label VITIS_LOOP_286_1:   [xilinx-label-all-loops]
    for (int i = 0; i < SIZE; i++) {
    ^~~
    VITIS_LOOP_286_1: 
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:56184:5: note: FIX-IT applied suggested code changes
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:56191:5: warning: Added loop label VITIS_LOOP_293_1:   [xilinx-label-all-loops]
    for (int i = 0; i < SIZE / res_T::size; i++) {
    ^~~
    VITIS_LOOP_293_1: 
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:56191:5: note: FIX-IT applied suggested code changes
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:56193:9: warning: Added loop label VITIS_LOOP_295_2:   [xilinx-label-all-loops]
        for (int j = 0; j < res_T::size; j++) {
        ^~~
        VITIS_LOOP_295_2: 
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:56193:9: note: FIX-IT applied suggested code changes
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:56205:5: warning: Added loop label VITIS_LOOP_307_1:   [xilinx-label-all-loops]
    for (int i = 0; i < SIZE / data_T::size; i++) {
    ^~~
    VITIS_LOOP_307_1: 
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:56205:5: note: FIX-IT applied suggested code changes
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:56207:9: warning: Added loop label VITIS_LOOP_309_2:   [xilinx-label-all-loops]
        for (int j = 0; j < data_T::size; j++) {
        ^~~
        VITIS_LOOP_309_2: 
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:56207:9: note: FIX-IT applied suggested code changes
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:56222:5: warning: Added loop label VITIS_LOOP_324_1:   [xilinx-label-all-loops]
    for (int ii = 0; ii < nrows; ii++) {
    ^~~
    VITIS_LOOP_324_1: 
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:56222:5: note: FIX-IT applied suggested code changes
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:56242:5: warning: Added loop label VITIS_LOOP_344_1:   [xilinx-label-all-loops]
    for (int ii = 0; ii < nrows; ii++) {
    ^~~
    VITIS_LOOP_344_1: 
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:56242:5: note: FIX-IT applied suggested code changes
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:56243:9: warning: Added loop label VITIS_LOOP_345_2:   [xilinx-label-all-loops]
        for (int jj = 0; jj < ncols; jj++) {
        ^~~
        VITIS_LOOP_345_2: 
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:56243:9: note: FIX-IT applied suggested code changes
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:56258:5: warning: Added loop label VITIS_LOOP_360_1:   [xilinx-label-all-loops]
    for (int ii = 0; ii < N_IN; ii++) {
    ^~~
    VITIS_LOOP_360_1: 
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:56258:5: note: FIX-IT applied suggested code changes
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:56265:5: warning: Added loop label VITIS_LOOP_367_1:   [xilinx-label-all-loops]
    for (int ii = 0; ii < N_IN; ii++) {
    ^~~
    VITIS_LOOP_367_1: 
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:56265:5: note: FIX-IT applied suggested code changes
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:56575:5: warning: Added loop label VITIS_LOOP_136_1:   [xilinx-label-all-loops]
    for (int ii = 0; ii < CONFIG_T::out_width / CONFIG_T::reuse_factor; ii++) {
    ^~~
    VITIS_LOOP_136_1: 
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:56575:5: note: FIX-IT applied suggested code changes
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:56576:9: warning: Added loop label VITIS_LOOP_137_2:   [xilinx-label-all-loops]
        for (int ff = 0; ff < CONFIG_T::n_filt; ff++) {
        ^~~
        VITIS_LOOP_137_2: 
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:56576:9: note: FIX-IT applied suggested code changes
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:56597:5: warning: Added loop label VITIS_LOOP_158_3:   [xilinx-label-all-loops]
    for (int ii = 0; ii < CONFIG_T::out_width / CONFIG_T::reuse_factor; ii++) {
    ^~~
    VITIS_LOOP_158_3: 
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:56597:5: note: FIX-IT applied suggested code changes
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:56598:9: warning: Added loop label VITIS_LOOP_159_4:   [xilinx-label-all-loops]
        for (int ff = 0; ff < CONFIG_T::n_filt; ff++) {
        ^~~
        VITIS_LOOP_159_4: 
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:56598:9: note: FIX-IT applied suggested code changes
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:56716:2: warning: Added loop label VITIS_LOOP_31_1:   [xilinx-label-all-loops]
 for (int ii = 0; ii < CONFIG_T::n_in; ii++) {
 ^~~
 VITIS_LOOP_31_1: 
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:56716:2: note: FIX-IT applied suggested code changes
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:56728:5: warning: Added loop label VITIS_LOOP_43_1:   [xilinx-label-all-loops]
    for (int ii = 0; ii < CONFIG_T::n_in; ii++) {
    ^~~
    VITIS_LOOP_43_1: 
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:56728:5: note: FIX-IT applied suggested code changes
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:56742:5: warning: Added loop label VITIS_LOOP_57_1:   [xilinx-label-all-loops]
    for (int ii = 0; ii < CONFIG_T::n_in; ii++) {
    ^~~
    VITIS_LOOP_57_1: 
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:56742:5: note: FIX-IT applied suggested code changes
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:56769:5: warning: Added loop label VITIS_LOOP_84_1:   [xilinx-label-all-loops]
    for (int ii = 0; ii < N_TABLE; ii++) {
    ^~~
    VITIS_LOOP_84_1: 
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:56769:5: note: FIX-IT applied suggested code changes
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:56799:5: warning: Added loop label VITIS_LOOP_114_1:   [xilinx-label-all-loops]
    for (int ii = 0; ii < CONFIG_T::n_in; ii++) {
    ^~~
    VITIS_LOOP_114_1: 
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:56799:5: note: FIX-IT applied suggested code changes
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:56836:5: warning: Added loop label VITIS_LOOP_151_1:   [xilinx-label-all-loops]
    for (unsigned i = 0; i < CONFIG_T::table_size; i++) {
    ^~~
    VITIS_LOOP_151_1: 
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:56836:5: note: FIX-IT applied suggested code changes
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:56847:5: warning: Added loop label VITIS_LOOP_162_1:   [xilinx-label-all-loops]
    for (unsigned i = 0; i < CONFIG_T::table_size; i++) {
    ^~~
    VITIS_LOOP_162_1: 
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:56847:5: note: FIX-IT applied suggested code changes
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:56880:5: warning: Added loop label VITIS_LOOP_195_1:   [xilinx-label-all-loops]
    for (unsigned i = 0; i < CONFIG_T::n_in; i++) {
    ^~~
    VITIS_LOOP_195_1: 
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:56880:5: note: FIX-IT applied suggested code changes
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:56894:5: warning: Added loop label VITIS_LOOP_209_2:   [xilinx-label-all-loops]
    for (unsigned i = 0; i < CONFIG_T::n_in; i++) {
    ^~~
    VITIS_LOOP_209_2: 
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:56894:5: note: FIX-IT applied suggested code changes
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:56928:5: warning: Added loop label VITIS_LOOP_243_1:   [xilinx-label-all-loops]
    for (unsigned i = 0; i < CONFIG_T::n_in; i++) {
    ^~~
    VITIS_LOOP_243_1: 
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:56928:5: note: FIX-IT applied suggested code changes
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:56937:5: warning: Added loop label VITIS_LOOP_252_2:   [xilinx-label-all-loops]
    for (unsigned i = 0; i < CONFIG_T::n_in; i++) {
    ^~~
    VITIS_LOOP_252_2: 
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:56937:5: note: FIX-IT applied suggested code changes
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:56951:5: warning: Added loop label VITIS_LOOP_266_3:   [xilinx-label-all-loops]
    for (unsigned i = 0; i < CONFIG_T::n_in; i++) {
    ^~~
    VITIS_LOOP_266_3: 
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:56951:5: note: FIX-IT applied suggested code changes
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:56958:5: warning: Added loop label VITIS_LOOP_273_1:   [xilinx-label-all-loops]
    for (int ii = 0; ii < N_TABLE; ii++) {
    ^~~
    VITIS_LOOP_273_1: 
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:56958:5: note: FIX-IT applied suggested code changes
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:56971:5: warning: Added loop label VITIS_LOOP_286_1:   [xilinx-label-all-loops]
    for (int ii = 0; ii < N_TABLE; ii++) {
    ^~~
    VITIS_LOOP_286_1: 
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:56971:5: note: FIX-IT applied suggested code changes
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:57008:5: warning: Added loop label VITIS_LOOP_323_1:   [xilinx-label-all-loops]
    for (int ii = 0; ii < CONFIG_T::n_in; ii++) {
    ^~~
    VITIS_LOOP_323_1: 
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:57008:5: note: FIX-IT applied suggested code changes
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:57013:5: warning: Added loop label VITIS_LOOP_328_2:   [xilinx-label-all-loops]
    for (int ii = 0; ii < CONFIG_T::n_in; ii++) {
    ^~~
    VITIS_LOOP_328_2: 
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:57013:5: note: FIX-IT applied suggested code changes
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:57014:9: warning: Added loop label VITIS_LOOP_329_3:   [xilinx-label-all-loops]
        for (int jj = 0; jj < CONFIG_T::n_in; jj++) {
        ^~~
        VITIS_LOOP_329_3: 
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:57014:9: note: FIX-IT applied suggested code changes
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:57031:5: warning: Added loop label VITIS_LOOP_346_4:   [xilinx-label-all-loops]
    for (int ii = 0; ii < CONFIG_T::n_in; ii++) {
    ^~~
    VITIS_LOOP_346_4: 
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:57031:5: note: FIX-IT applied suggested code changes
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:57044:5: warning: Added loop label VITIS_LOOP_359_1:   [xilinx-label-all-loops]
    for (int i = 0; i < CONFIG_T::n_in; i++) {
    ^~~
    VITIS_LOOP_359_1: 
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:57044:5: note: FIX-IT applied suggested code changes
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:57052:5: warning: Added loop label VITIS_LOOP_367_2:   [xilinx-label-all-loops]
    for (int i = 1; i < CONFIG_T::n_in; i++) {
    ^~~
    VITIS_LOOP_367_2: 
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:57052:5: note: FIX-IT applied suggested code changes
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:57087:5: warning: Added loop label VITIS_LOOP_402_1:   [xilinx-label-all-loops]
    for (int ii = 0; ii < N_TABLE; ii++) {
    ^~~
    VITIS_LOOP_402_1: 
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:57087:5: note: FIX-IT applied suggested code changes
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:57117:5: warning: Added loop label VITIS_LOOP_432_1:   [xilinx-label-all-loops]
    for (int ii = 0; ii < CONFIG_T::n_in; ii++) {
    ^~~
    VITIS_LOOP_432_1: 
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:57117:5: note: FIX-IT applied suggested code changes
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:57144:2: warning: Added loop label VITIS_LOOP_459_1:   [xilinx-label-all-loops]
 for (int ii = 0; ii < CONFIG_T::n_in; ii++) {
 ^~~
 VITIS_LOOP_459_1: 
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:57144:2: note: FIX-IT applied suggested code changes
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:57158:2: warning: Added loop label VITIS_LOOP_473_1:   [xilinx-label-all-loops]
 for (int ii = 0; ii < CONFIG_T::n_in; ii++) {
 ^~~
 VITIS_LOOP_473_1: 
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:57158:2: note: FIX-IT applied suggested code changes
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:57174:5: warning: Added loop label VITIS_LOOP_489_1:   [xilinx-label-all-loops]
    for (int ii = 0; ii < CONFIG_T::n_in; ii++) {
    ^~~
    VITIS_LOOP_489_1: 
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:57174:5: note: FIX-IT applied suggested code changes
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:57192:5: warning: Added loop label VITIS_LOOP_507_1:   [xilinx-label-all-loops]
    for (int ii = 0; ii < CONFIG_T::n_in; ii++) {
    ^~~
    VITIS_LOOP_507_1: 
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:57192:5: note: FIX-IT applied suggested code changes
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:57209:5: warning: Added loop label VITIS_LOOP_524_1:   [xilinx-label-all-loops]
    for (int ii = 0; ii < CONFIG_T::n_in; ii++) {
    ^~~
    VITIS_LOOP_524_1: 
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:57209:5: note: FIX-IT applied suggested code changes
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:57226:5: warning: Added loop label VITIS_LOOP_541_1:   [xilinx-label-all-loops]
    for (int ii = 0; ii < N_TABLE; ii++) {
    ^~~
    VITIS_LOOP_541_1: 
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:57226:5: note: FIX-IT applied suggested code changes
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:57256:5: warning: Added loop label VITIS_LOOP_571_1:   [xilinx-label-all-loops]
    for (int ii = 0; ii < CONFIG_T::n_in; ii++) {
    ^~~
    VITIS_LOOP_571_1: 
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:57256:5: note: FIX-IT applied suggested code changes
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:57275:5: warning: Added loop label VITIS_LOOP_590_1:   [xilinx-label-all-loops]
    for (int ii = 0; ii < N_TABLE; ii++) {
    ^~~
    VITIS_LOOP_590_1: 
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:57275:5: note: FIX-IT applied suggested code changes
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:57305:5: warning: Added loop label VITIS_LOOP_620_1:   [xilinx-label-all-loops]
    for (int ii = 0; ii < CONFIG_T::n_in; ii++) {
    ^~~
    VITIS_LOOP_620_1: 
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:57305:5: note: FIX-IT applied suggested code changes
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:57324:5: warning: Added loop label VITIS_LOOP_639_1:   [xilinx-label-all-loops]
    for (int ii = 0; ii < N_TABLE; ii++) {
    ^~~
    VITIS_LOOP_639_1: 
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:57324:5: note: FIX-IT applied suggested code changes
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:57354:5: warning: Added loop label VITIS_LOOP_669_1:   [xilinx-label-all-loops]
    for (int ii = 0; ii < CONFIG_T::n_in; ii++) {
    ^~~
    VITIS_LOOP_669_1: 
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:57354:5: note: FIX-IT applied suggested code changes
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:57381:5: warning: Added loop label VITIS_LOOP_696_1:   [xilinx-label-all-loops]
    for (int ii = 0; ii < N_TABLE; ii++) {
    ^~~
    VITIS_LOOP_696_1: 
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:57381:5: note: FIX-IT applied suggested code changes
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:57410:5: warning: Added loop label VITIS_LOOP_725_1:   [xilinx-label-all-loops]
    for (int ii = 0; ii < CONFIG_T::n_in; ii++) {
    ^~~
    VITIS_LOOP_725_1: 
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:57410:5: note: FIX-IT applied suggested code changes
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:57431:5: warning: Added loop label VITIS_LOOP_746_1:   [xilinx-label-all-loops]
    for (int ii = 0; ii < CONFIG_T::n_in; ii++) {
    ^~~
    VITIS_LOOP_746_1: 
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:57431:5: note: FIX-IT applied suggested code changes
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:57449:5: warning: Added loop label VITIS_LOOP_764_1:   [xilinx-label-all-loops]
    for (int ii = 0; ii < CONFIG_T::n_in; ii++) {
    ^~~
    VITIS_LOOP_764_1: 
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:57449:5: note: FIX-IT applied suggested code changes
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:57469:5: warning: Added loop label VITIS_LOOP_784_1:   [xilinx-label-all-loops]
    for (int ii = 0; ii < CONFIG_T::n_in; ii++) {
    ^~~
    VITIS_LOOP_784_1: 
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:57469:5: note: FIX-IT applied suggested code changes
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:57565:9: warning: Added loop label VITIS_LOOP_73_1:   [xilinx-label-all-loops]
        for (int i = 0; i < N / data_T::size; i++) {
        ^~~
        VITIS_LOOP_73_1: 
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:57565:9: note: FIX-IT applied suggested code changes
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:57572:13: warning: Added loop label VITIS_LOOP_80_2:   [xilinx-label-all-loops]
            for (int j = 0; j < data_T::size; j++) {
            ^~~
            VITIS_LOOP_80_2: 
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:57572:13: note: FIX-IT applied suggested code changes
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:57581:9: warning: Added loop label VITIS_LOOP_89_3:   [xilinx-label-all-loops]
        for (int i = 0; i < N / data_T::size; i++) {
        ^~~
        VITIS_LOOP_89_3: 
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:57581:9: note: FIX-IT applied suggested code changes
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:57590:13: warning: Added loop label VITIS_LOOP_98_4:   [xilinx-label-all-loops]
            for (int j = 0; j < pack_diff; j++) {
            ^~~
            VITIS_LOOP_98_4: 
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:57590:13: note: FIX-IT applied suggested code changes
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:57594:17: warning: Added loop label VITIS_LOOP_102_5:   [xilinx-label-all-loops]
                for (int k = 0; k < res_T::size; k++) {
                ^~~
                VITIS_LOOP_102_5: 
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:57594:17: note: FIX-IT applied suggested code changes
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:57605:9: warning: Added loop label VITIS_LOOP_113_6:   [xilinx-label-all-loops]
        for (int i = 0; i < N / data_T::size; i++) {
        ^~~
        VITIS_LOOP_113_6: 
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:57605:9: note: FIX-IT applied suggested code changes
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:57609:13: warning: Added loop label VITIS_LOOP_117_7:   [xilinx-label-all-loops]
            for (int j = 0; j < data_T::size; j++) {
            ^~~
            VITIS_LOOP_117_7: 
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:57609:13: note: FIX-IT applied suggested code changes
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:57633:9: warning: Added loop label VITIS_LOOP_141_1:   [xilinx-label-all-loops]
        for (int j = 0; j < n_dupl; j++) {
        ^~~
        VITIS_LOOP_141_1: 
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:57633:9: note: FIX-IT applied suggested code changes
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:57637:13: warning: Added loop label VITIS_LOOP_145_2:   [xilinx-label-all-loops]
            for (int k = 0; k < res_T::size; k++) {
            ^~~
            VITIS_LOOP_145_2: 
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:57637:13: note: FIX-IT applied suggested code changes
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:57656:9: warning: Added loop label VITIS_LOOP_164_1:   [xilinx-label-all-loops]
        for (int k = 0; k < res_T::size; k++) {
        ^~~
        VITIS_LOOP_164_1: 
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:57656:9: note: FIX-IT applied suggested code changes
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:57882:9: warning: Added loop label VITIS_LOOP_213_1:   [xilinx-label-all-loops]
        for (unsigned j = 0; j < data_T::size; j++) {
        ^~~
        VITIS_LOOP_213_1: 
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:57882:9: note: FIX-IT applied suggested code changes
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:57891:9: warning: Added loop label VITIS_LOOP_222_2:   [xilinx-label-all-loops]
        for (unsigned j = 0; j < data_T::size; j++) {
        ^~~
        VITIS_LOOP_222_2: 
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:57891:9: note: FIX-IT applied suggested code changes
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:57997:5: warning: Added loop label VITIS_LOOP_328_1:   [xilinx-label-all-loops]
    for (int i = 0; i < CONFIG_T::n_in / res_T::size; i++) {
    ^~~
    VITIS_LOOP_328_1: 
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:57997:5: note: FIX-IT applied suggested code changes
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:58002:9: warning: Added loop label VITIS_LOOP_333_2:   [xilinx-label-all-loops]
        for (int i = 0; i < res_T::size; i++) {
        ^~~
        VITIS_LOOP_333_2: 
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:58002:9: note: FIX-IT applied suggested code changes
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:58010:9: warning: Added loop label VITIS_LOOP_341_3:   [xilinx-label-all-loops]
        for (int i = 1; i < res_T::size; i++) {
        ^~~
        VITIS_LOOP_341_3: 
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:58010:9: note: FIX-IT applied suggested code changes
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:58691:9: error: Resource with core_name: ROM_nP_BRAM pragma is ignored, because this core doesn't exist at all  [clang-diagnostic-error]
#pragma HLS RESOURCE variable=weights core=ROM_nP_BRAM
        ^
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:58765:9: error: Resource with core_name: ROM_nP_BRAM pragma is ignored, because this core doesn't exist at all  [clang-diagnostic-error]
#pragma HLS RESOURCE variable=weights core=ROM_nP_BRAM
        ^
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:58847:9: error: Resource with core_name: ROM_nP_BRAM pragma is ignored, because this core doesn't exist at all  [clang-diagnostic-error]
#pragma HLS RESOURCE variable=weights core=ROM_nP_BRAM
        ^
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:59209:9: warning: Added loop label VITIS_LOOP_64_1:   [xilinx-label-all-loops]
        for (unsigned i = 0; i < __SHIFT_DEPTH__; ++i)
        ^~~
        VITIS_LOOP_64_1: 
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:59209:9: note: FIX-IT applied suggested code changes
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:59216:9: warning: Added loop label VITIS_LOOP_71_1:   [xilinx-label-all-loops]
        for (unsigned i = 0; i < __SHIFT_DEPTH__; ++i)
        ^~~
        VITIS_LOOP_71_1: 
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:59216:9: note: FIX-IT applied suggested code changes
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:59729:5: warning: Added loop label VITIS_LOOP_14_1:   [xilinx-label-all-loops]
    for (unsigned k = 0; k < CONFIG_T::n_out; k++) {
    ^~~
    VITIS_LOOP_14_1: 
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:59729:5: note: FIX-IT applied suggested code changes
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:59789:9: warning: Added loop label VITIS_LOOP_74_1:   [xilinx-label-all-loops]
        for (int im = 0; im < CONFIG_T::n_out; im++) {
        ^~~
        VITIS_LOOP_74_1: 
/home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:59789:9: note: FIX-IT applied suggested code changes
