// generated from rosidl_adapter/resource/msg.idl.em
// with input from my_intermediate_interfaces/msg/VertexConstraint.msg
// generated code does not contain a copyright notice


module my_intermediate_interfaces {
  module msg {
    struct VertexConstraint {
      int64 cell_index;

      int64 time_step;
    };
  };
};
