File: neorv32_cpu_frontend.vhd
Original file: /home/balevision/workspace/bleviet/fpga_lib/fpga_lib/tests/parser/hdl/../resources/vhdl/neorv32_core/neorv32_cpu_frontend.vhd

Entity: neorv32_cpu_frontend
Ports (6):
  - clk_i : PortDirection.IN std_ulogic
  - rstn_i : PortDirection.IN std_ulogic
  - ctrl_i : PortDirection.IN ctrl_bus_t
  - ibus_req_o : PortDirection.OUT bus_req_t
  - ibus_rsp_i : PortDirection.IN bus_rsp_t
  - frontend_o : PortDirection.OUT if_bus_t

Generated VHDL:
library ieee;
use ieee.std_logic_1164.all;

entity neorv32_cpu_frontend is
    generic (
        RVC_EN : boolean
    );
    port (
        clk_i : in std_ulogic;
        rstn_i : in std_ulogic;
        ctrl_i : in ctrl_bus_t;
        ibus_req_o : out bus_req_t;
        ibus_rsp_i : in bus_rsp_t;
        frontend_o : out if_bus_t
    );
end entity neorv32_cpu_frontend;
Validation: âœ… PASS
