<html><body><samp><pre>
<!@TC:1733855779>

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03LR-1
Install: C:\lscc\radiant\2023.1\synpbase
OS: Windows 10 or later
Hostname: LAB223F

Implementation : impl_1

# Written on Tue Dec 10 13:36:19 2024

##### DESIGN INFO #######################################################

Top View:                "top"
Constraint File(s):      "Z:\es4\Final-20241122T182447Z-001\Final\impl_1\Final_impl_1_cpe.ldc"




##### SUMMARY ############################################################

Found 0 issues in 0 out of 1 constraints


##### DETAILS ############################################################



<a name=clockRelationships59></a>Clock Relationships</a>
*******************

Starting                                                      Ending                                                        |     rise to rise     |     fall to fall     |     rise to fall     |     fall to rise                     
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                        System                                                        |     5.000            |     No paths         |     No paths         |     No paths                         
mypll_ipgen_lscc_pll_Z1_layer1|outglobal_o_inferred_clock     mypll_ipgen_lscc_pll_Z1_layer1|outglobal_o_inferred_clock     |     5.000            |     No paths         |     No paths         |     No paths                         
mypll_ipgen_lscc_pll_Z1_layer1|outglobal_o_inferred_clock     pattern_gen|op_or_6_result_2_inferred_clock                   |     Diff grp         |     No paths         |     Diff grp         |     No paths                         
randomizer|clk_inferred_clock                                 mypll_ipgen_lscc_pll_Z1_layer1|outglobal_o_inferred_clock     |     Diff grp         |     No paths         |     No paths         |     No paths                         
randomizer|clk_inferred_clock                                 randomizer|clk_inferred_clock                                 |     5.000            |     No paths         |     No paths         |     No paths                         
NES_controller_0|op_le_un7_outclock_inferred_clock            mypll_ipgen_lscc_pll_Z1_layer1|outglobal_o_inferred_clock     |     Diff grp         |     No paths         |     No paths         |     No paths                         
NES_controller_0|op_le_un7_outclock_inferred_clock            NES_controller_0|op_le_un7_outclock_inferred_clock            |     5.000            |     No paths         |     No paths         |     No paths                         
NES_controller_1|op_le_un7_outclock_inferred_clock            mypll_ipgen_lscc_pll_Z1_layer1|outglobal_o_inferred_clock     |     Diff grp         |     No paths         |     No paths         |     No paths                         
NES_controller_1|op_le_un7_outclock_inferred_clock            NES_controller_1|op_le_un7_outclock_inferred_clock            |     5.000            |     No paths         |     No paths         |     No paths                         
=======================================================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.


<a name=UnconstrainedStartEndPointsCCK60></a>Unconstrained Start/End Points</a>
******************************

p:dataNesOne
p:dataNesTwo
p:hsync
p:vgaclk
p:vgaclkout
p:vsync


<a name=InapplicableconstraintsCCK61></a>Inapplicable constraints</a>
************************

(none)


<a name=ApplicableConstraintsWithIssuesCCK62></a>Applicable constraints with issues</a>
**********************************

(none)


<a name=ConstraintsWithMatchingWildcardExpressionsCCK63></a>Constraints with matching wildcard expressions</a>
**********************************************

(none)


<a name=LibraryReportCCK64></a>Library Report</a>
**************


# End of Constraint Checker Report

</pre></samp></body></html>

