
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//free_gcc_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004010f0 <.init>:
  4010f0:	stp	x29, x30, [sp, #-16]!
  4010f4:	mov	x29, sp
  4010f8:	bl	401c24 <ferror@plt+0x954>
  4010fc:	ldp	x29, x30, [sp], #16
  401100:	ret

Disassembly of section .plt:

0000000000401110 <_exit@plt-0x20>:
  401110:	stp	x16, x30, [sp, #-16]!
  401114:	adrp	x16, 415000 <ferror@plt+0x13d30>
  401118:	ldr	x17, [x16, #4088]
  40111c:	add	x16, x16, #0xff8
  401120:	br	x17
  401124:	nop
  401128:	nop
  40112c:	nop

0000000000401130 <_exit@plt>:
  401130:	adrp	x16, 416000 <ferror@plt+0x14d30>
  401134:	ldr	x17, [x16]
  401138:	add	x16, x16, #0x0
  40113c:	br	x17

0000000000401140 <fputs@plt>:
  401140:	adrp	x16, 416000 <ferror@plt+0x14d30>
  401144:	ldr	x17, [x16, #8]
  401148:	add	x16, x16, #0x8
  40114c:	br	x17

0000000000401150 <exit@plt>:
  401150:	adrp	x16, 416000 <ferror@plt+0x14d30>
  401154:	ldr	x17, [x16, #16]
  401158:	add	x16, x16, #0x10
  40115c:	br	x17

0000000000401160 <error@plt>:
  401160:	adrp	x16, 416000 <ferror@plt+0x14d30>
  401164:	ldr	x17, [x16, #24]
  401168:	add	x16, x16, #0x18
  40116c:	br	x17

0000000000401170 <strtod@plt>:
  401170:	adrp	x16, 416000 <ferror@plt+0x14d30>
  401174:	ldr	x17, [x16, #32]
  401178:	add	x16, x16, #0x20
  40117c:	br	x17

0000000000401180 <meminfo@plt>:
  401180:	adrp	x16, 416000 <ferror@plt+0x14d30>
  401184:	ldr	x17, [x16, #40]
  401188:	add	x16, x16, #0x28
  40118c:	br	x17

0000000000401190 <__cxa_atexit@plt>:
  401190:	adrp	x16, 416000 <ferror@plt+0x14d30>
  401194:	ldr	x17, [x16, #48]
  401198:	add	x16, x16, #0x30
  40119c:	br	x17

00000000004011a0 <__fpending@plt>:
  4011a0:	adrp	x16, 416000 <ferror@plt+0x14d30>
  4011a4:	ldr	x17, [x16, #56]
  4011a8:	add	x16, x16, #0x38
  4011ac:	br	x17

00000000004011b0 <snprintf@plt>:
  4011b0:	adrp	x16, 416000 <ferror@plt+0x14d30>
  4011b4:	ldr	x17, [x16, #64]
  4011b8:	add	x16, x16, #0x40
  4011bc:	br	x17

00000000004011c0 <fclose@plt>:
  4011c0:	adrp	x16, 416000 <ferror@plt+0x14d30>
  4011c4:	ldr	x17, [x16, #72]
  4011c8:	add	x16, x16, #0x48
  4011cc:	br	x17

00000000004011d0 <bindtextdomain@plt>:
  4011d0:	adrp	x16, 416000 <ferror@plt+0x14d30>
  4011d4:	ldr	x17, [x16, #80]
  4011d8:	add	x16, x16, #0x50
  4011dc:	br	x17

00000000004011e0 <__libc_start_main@plt>:
  4011e0:	adrp	x16, 416000 <ferror@plt+0x14d30>
  4011e4:	ldr	x17, [x16, #88]
  4011e8:	add	x16, x16, #0x58
  4011ec:	br	x17

00000000004011f0 <__gmon_start__@plt>:
  4011f0:	adrp	x16, 416000 <ferror@plt+0x14d30>
  4011f4:	ldr	x17, [x16, #96]
  4011f8:	add	x16, x16, #0x60
  4011fc:	br	x17

0000000000401200 <abort@plt>:
  401200:	adrp	x16, 416000 <ferror@plt+0x14d30>
  401204:	ldr	x17, [x16, #104]
  401208:	add	x16, x16, #0x68
  40120c:	br	x17

0000000000401210 <textdomain@plt>:
  401210:	adrp	x16, 416000 <ferror@plt+0x14d30>
  401214:	ldr	x17, [x16, #112]
  401218:	add	x16, x16, #0x70
  40121c:	br	x17

0000000000401220 <getopt_long@plt>:
  401220:	adrp	x16, 416000 <ferror@plt+0x14d30>
  401224:	ldr	x17, [x16, #120]
  401228:	add	x16, x16, #0x78
  40122c:	br	x17

0000000000401230 <__ctype_b_loc@plt>:
  401230:	adrp	x16, 416000 <ferror@plt+0x14d30>
  401234:	ldr	x17, [x16, #128]
  401238:	add	x16, x16, #0x80
  40123c:	br	x17

0000000000401240 <strtol@plt>:
  401240:	adrp	x16, 416000 <ferror@plt+0x14d30>
  401244:	ldr	x17, [x16, #136]
  401248:	add	x16, x16, #0x88
  40124c:	br	x17

0000000000401250 <fflush@plt>:
  401250:	adrp	x16, 416000 <ferror@plt+0x14d30>
  401254:	ldr	x17, [x16, #144]
  401258:	add	x16, x16, #0x90
  40125c:	br	x17

0000000000401260 <usleep@plt>:
  401260:	adrp	x16, 416000 <ferror@plt+0x14d30>
  401264:	ldr	x17, [x16, #152]
  401268:	add	x16, x16, #0x98
  40126c:	br	x17

0000000000401270 <dcgettext@plt>:
  401270:	adrp	x16, 416000 <ferror@plt+0x14d30>
  401274:	ldr	x17, [x16, #160]
  401278:	add	x16, x16, #0xa0
  40127c:	br	x17

0000000000401280 <printf@plt>:
  401280:	adrp	x16, 416000 <ferror@plt+0x14d30>
  401284:	ldr	x17, [x16, #168]
  401288:	add	x16, x16, #0xa8
  40128c:	br	x17

0000000000401290 <__errno_location@plt>:
  401290:	adrp	x16, 416000 <ferror@plt+0x14d30>
  401294:	ldr	x17, [x16, #176]
  401298:	add	x16, x16, #0xb0
  40129c:	br	x17

00000000004012a0 <putchar@plt>:
  4012a0:	adrp	x16, 416000 <ferror@plt+0x14d30>
  4012a4:	ldr	x17, [x16, #184]
  4012a8:	add	x16, x16, #0xb8
  4012ac:	br	x17

00000000004012b0 <fprintf@plt>:
  4012b0:	adrp	x16, 416000 <ferror@plt+0x14d30>
  4012b4:	ldr	x17, [x16, #192]
  4012b8:	add	x16, x16, #0xc0
  4012bc:	br	x17

00000000004012c0 <setlocale@plt>:
  4012c0:	adrp	x16, 416000 <ferror@plt+0x14d30>
  4012c4:	ldr	x17, [x16, #200]
  4012c8:	add	x16, x16, #0xc8
  4012cc:	br	x17

00000000004012d0 <ferror@plt>:
  4012d0:	adrp	x16, 416000 <ferror@plt+0x14d30>
  4012d4:	ldr	x17, [x16, #208]
  4012d8:	add	x16, x16, #0xd0
  4012dc:	br	x17

Disassembly of section .text:

00000000004012e0 <.text>:
  4012e0:	stp	x29, x30, [sp, #-224]!
  4012e4:	adrp	x2, 416000 <ferror@plt+0x14d30>
  4012e8:	mov	x29, sp
  4012ec:	stp	x27, x28, [sp, #80]
  4012f0:	adrp	x28, 416000 <ferror@plt+0x14d30>
  4012f4:	adrp	x27, 405000 <ferror@plt+0x3d30>
  4012f8:	ldr	x3, [x28, #360]
  4012fc:	str	x3, [x2, #248]
  401300:	stp	x19, x20, [sp, #16]
  401304:	adrp	x19, 405000 <ferror@plt+0x3d30>
  401308:	add	x19, x19, #0xd8
  40130c:	stp	x21, x22, [sp, #32]
  401310:	add	x27, x27, #0xe8
  401314:	adrp	x22, 405000 <ferror@plt+0x3d30>
  401318:	stp	x23, x24, [sp, #48]
  40131c:	mov	w24, w0
  401320:	mov	x23, x1
  401324:	mov	w0, #0x6                   	// #6
  401328:	adrp	x1, 404000 <ferror@plt+0x2d30>
  40132c:	add	x1, x1, #0xc10
  401330:	stp	x25, x26, [sp, #64]
  401334:	adrp	x21, 405000 <ferror@plt+0x3d30>
  401338:	stp	d8, d9, [sp, #96]
  40133c:	bl	4012c0 <setlocale@plt>
  401340:	adrp	x1, 405000 <ferror@plt+0x3d30>
  401344:	add	x1, x1, #0xc0
  401348:	mov	x0, x19
  40134c:	bl	4011d0 <bindtextdomain@plt>
  401350:	adrp	x26, 405000 <ferror@plt+0x3d30>
  401354:	mov	x0, x19
  401358:	add	x22, x22, #0x340
  40135c:	bl	401210 <textdomain@plt>
  401360:	str	wzr, [sp, #120]
  401364:	adrp	x0, 402000 <ferror@plt+0xd30>
  401368:	add	x0, x0, #0x9c8
  40136c:	bl	404bd0 <ferror@plt+0x3900>
  401370:	add	x21, x21, #0x1a0
  401374:	mov	w0, #0x2400                	// #9216
  401378:	add	x26, x26, #0x130
  40137c:	movk	w0, #0x4974, lsl #16
  401380:	fmov	s8, w0
  401384:	mov	x0, #0x848000000000        	// #145685290680320
  401388:	mov	w20, #0x0                   	// #0
  40138c:	movk	x0, #0x412e, lsl #48
  401390:	mov	w25, #0x0                   	// #0
  401394:	mov	w19, #0x0                   	// #0
  401398:	fmov	d9, x0
  40139c:	nop
  4013a0:	mov	x3, x22
  4013a4:	mov	x2, x21
  4013a8:	mov	x1, x23
  4013ac:	mov	w0, w24
  4013b0:	mov	x4, #0x0                   	// #0
  4013b4:	bl	401220 <getopt_long@plt>
  4013b8:	cmn	w0, #0x1
  4013bc:	b.eq	401654 <ferror@plt+0x384>  // b.none
  4013c0:	cmp	w0, #0x77
  4013c4:	b.eq	4015fc <ferror@plt+0x32c>  // b.none
  4013c8:	b.gt	4013fc <ferror@plt+0x12c>
  4013cc:	cmp	w0, #0x6b
  4013d0:	b.eq	4015f4 <ferror@plt+0x324>  // b.none
  4013d4:	b.gt	401448 <ferror@plt+0x178>
  4013d8:	cmp	w0, #0x63
  4013dc:	b.eq	401588 <ferror@plt+0x2b8>  // b.none
  4013e0:	b.le	401428 <ferror@plt+0x158>
  4013e4:	cmp	w0, #0x67
  4013e8:	b.eq	401644 <ferror@plt+0x374>  // b.none
  4013ec:	cmp	w0, #0x68
  4013f0:	b.ne	40157c <ferror@plt+0x2ac>  // b.any
  4013f4:	orr	w19, w19, #0x2
  4013f8:	b	4013a0 <ferror@plt+0xd0>
  4013fc:	cmp	w0, #0x104
  401400:	b.eq	401570 <ferror@plt+0x2a0>  // b.none
  401404:	b.le	401484 <ferror@plt+0x1b4>
  401408:	cmp	w0, #0x107
  40140c:	b.eq	401560 <ferror@plt+0x290>  // b.none
  401410:	b.le	401464 <ferror@plt+0x194>
  401414:	cmp	w0, #0x108
  401418:	b.ne	40157c <ferror@plt+0x2ac>  // b.any
  40141c:	adrp	x0, 416000 <ferror@plt+0x14d30>
  401420:	ldr	x0, [x0, #272]
  401424:	bl	401ce0 <ferror@plt+0xa10>
  401428:	cmp	w0, #0x56
  40142c:	b.eq	401618 <ferror@plt+0x348>  // b.none
  401430:	cmp	w0, #0x62
  401434:	b.ne	40157c <ferror@plt+0x2ac>  // b.any
  401438:	cbnz	w25, 4015f8 <ferror@plt+0x328>
  40143c:	mov	w20, #0x1                   	// #1
  401440:	mov	w25, w20
  401444:	b	4013a0 <ferror@plt+0xd0>
  401448:	cmp	w0, #0x73
  40144c:	b.eq	4014fc <ferror@plt+0x22c>  // b.none
  401450:	b.le	4014ac <ferror@plt+0x1dc>
  401454:	cmp	w0, #0x74
  401458:	b.ne	40157c <ferror@plt+0x2ac>  // b.any
  40145c:	orr	w19, w19, #0x10
  401460:	b	4013a0 <ferror@plt+0xd0>
  401464:	cmp	w0, #0x105
  401468:	b.eq	40160c <ferror@plt+0x33c>  // b.none
  40146c:	cmp	w0, #0x106
  401470:	b.ne	40157c <ferror@plt+0x2ac>  // b.any
  401474:	cbnz	w25, 4015f8 <ferror@plt+0x328>
  401478:	mov	w20, #0x5                   	// #5
  40147c:	mov	w25, #0x1                   	// #1
  401480:	b	4013a0 <ferror@plt+0xd0>
  401484:	cmp	w0, #0x102
  401488:	b.eq	4014f0 <ferror@plt+0x220>  // b.none
  40148c:	b.le	4014cc <ferror@plt+0x1fc>
  401490:	cmp	w0, #0x103
  401494:	b.ne	40157c <ferror@plt+0x2ac>  // b.any
  401498:	cbnz	w25, 4015f8 <ferror@plt+0x328>
  40149c:	orr	w19, w19, #0x20
  4014a0:	mov	w20, #0x4                   	// #4
  4014a4:	mov	w25, #0x1                   	// #1
  4014a8:	b	4013a0 <ferror@plt+0xd0>
  4014ac:	cmp	w0, #0x6c
  4014b0:	b.eq	40164c <ferror@plt+0x37c>  // b.none
  4014b4:	cmp	w0, #0x6d
  4014b8:	b.ne	40157c <ferror@plt+0x2ac>  // b.any
  4014bc:	cbnz	w25, 4015f8 <ferror@plt+0x328>
  4014c0:	mov	w20, #0x3                   	// #3
  4014c4:	mov	w25, #0x1                   	// #1
  4014c8:	b	4013a0 <ferror@plt+0xd0>
  4014cc:	cmp	w0, #0x100
  4014d0:	b.eq	401604 <ferror@plt+0x334>  // b.none
  4014d4:	cmp	w0, #0x101
  4014d8:	b.ne	40157c <ferror@plt+0x2ac>  // b.any
  4014dc:	cbnz	w25, 4015f8 <ferror@plt+0x328>
  4014e0:	orr	w19, w19, #0x20
  4014e4:	mov	w20, #0x2                   	// #2
  4014e8:	mov	w25, #0x1                   	// #1
  4014ec:	b	4013a0 <ferror@plt+0xd0>
  4014f0:	cbnz	w25, 4015f8 <ferror@plt+0x328>
  4014f4:	orr	w19, w19, #0x20
  4014f8:	b	4014c0 <ferror@plt+0x1f0>
  4014fc:	bl	401290 <__errno_location@plt>
  401500:	mov	x2, x0
  401504:	adrp	x0, 416000 <ferror@plt+0x14d30>
  401508:	mov	x1, x27
  40150c:	orr	w19, w19, #0x40
  401510:	ldr	x0, [x0, #264]
  401514:	str	wzr, [x2]
  401518:	bl	4026e8 <ferror@plt+0x1418>
  40151c:	fmul	d8, d0, d9
  401520:	fmov	s1, #1.000000000000000000e+00
  401524:	fcvt	s8, d8
  401528:	fcmpe	s8, s1
  40152c:	b.pl	4013a0 <ferror@plt+0xd0>  // b.nfrst
  401530:	mov	w2, #0x5                   	// #5
  401534:	adrp	x1, 405000 <ferror@plt+0x3d30>
  401538:	mov	x0, #0x0                   	// #0
  40153c:	add	x1, x1, #0x100
  401540:	bl	401270 <dcgettext@plt>
  401544:	mov	x2, x0
  401548:	adrp	x1, 416000 <ferror@plt+0x14d30>
  40154c:	add	x1, x1, #0x108
  401550:	mov	w0, #0x1                   	// #1
  401554:	ldr	x3, [x1]
  401558:	mov	w1, #0x0                   	// #0
  40155c:	bl	401160 <error@plt>
  401560:	cbnz	w25, 4015f8 <ferror@plt+0x328>
  401564:	mov	w20, #0x6                   	// #6
  401568:	mov	w25, #0x1                   	// #1
  40156c:	b	4013a0 <ferror@plt+0xd0>
  401570:	cbnz	w25, 4015f8 <ferror@plt+0x328>
  401574:	orr	w19, w19, #0x20
  401578:	b	401478 <ferror@plt+0x1a8>
  40157c:	adrp	x0, 416000 <ferror@plt+0x14d30>
  401580:	ldr	x0, [x0, #256]
  401584:	bl	401ce0 <ferror@plt+0xa10>
  401588:	adrp	x0, 416000 <ferror@plt+0x14d30>
  40158c:	mov	x1, x26
  401590:	mov	w2, #0x5                   	// #5
  401594:	orr	w19, w19, #0xc0
  401598:	ldr	x3, [x0, #264]
  40159c:	mov	x0, #0x0                   	// #0
  4015a0:	str	x3, [sp, #120]
  4015a4:	bl	401270 <dcgettext@plt>
  4015a8:	mov	x1, x0
  4015ac:	ldr	x3, [sp, #120]
  4015b0:	mov	x0, x3
  4015b4:	bl	4025c8 <ferror@plt+0x12f8>
  4015b8:	str	w0, [sp, #120]
  4015bc:	cmp	w0, #0x0
  4015c0:	b.gt	4013a0 <ferror@plt+0xd0>
  4015c4:	mov	w2, #0x5                   	// #5
  4015c8:	adrp	x1, 405000 <ferror@plt+0x3d30>
  4015cc:	mov	x0, #0x0                   	// #0
  4015d0:	add	x1, x1, #0x150
  4015d4:	bl	401270 <dcgettext@plt>
  4015d8:	mov	x2, x0
  4015dc:	adrp	x1, 416000 <ferror@plt+0x14d30>
  4015e0:	add	x1, x1, #0x108
  4015e4:	mov	w0, #0x1                   	// #1
  4015e8:	ldr	x3, [x1]
  4015ec:	mov	w1, #0x22                  	// #34
  4015f0:	bl	401160 <error@plt>
  4015f4:	cbz	w25, 4014e4 <ferror@plt+0x214>
  4015f8:	bl	401fd8 <ferror@plt+0xd08>
  4015fc:	orr	w19, w19, #0x8
  401600:	b	4013a0 <ferror@plt+0xd0>
  401604:	orr	w19, w19, #0x20
  401608:	b	4013a0 <ferror@plt+0xd0>
  40160c:	cbnz	w25, 4015f8 <ferror@plt+0x328>
  401610:	orr	w19, w19, #0x20
  401614:	b	401564 <ferror@plt+0x294>
  401618:	mov	w2, #0x5                   	// #5
  40161c:	adrp	x1, 405000 <ferror@plt+0x3d30>
  401620:	mov	x0, #0x0                   	// #0
  401624:	add	x1, x1, #0x178
  401628:	bl	401270 <dcgettext@plt>
  40162c:	ldr	x1, [x28, #360]
  401630:	adrp	x2, 405000 <ferror@plt+0x3d30>
  401634:	add	x2, x2, #0x188
  401638:	bl	401280 <printf@plt>
  40163c:	mov	w0, #0x0                   	// #0
  401640:	bl	401150 <exit@plt>
  401644:	cbz	w25, 4014a0 <ferror@plt+0x1d0>
  401648:	bl	401fd8 <ferror@plt+0xd08>
  40164c:	orr	w19, w19, #0x4
  401650:	b	4013a0 <ferror@plt+0xd0>
  401654:	adrp	x0, 416000 <ferror@plt+0x14d30>
  401658:	add	x0, x0, #0x110
  40165c:	str	x0, [sp, #168]
  401660:	adrp	x0, 416000 <ferror@plt+0x14d30>
  401664:	add	x0, x0, #0x198
  401668:	str	x0, [sp, #144]
  40166c:	adrp	x0, 416000 <ferror@plt+0x14d30>
  401670:	add	x0, x0, #0x160
  401674:	str	x0, [sp, #136]
  401678:	adrp	x0, 416000 <ferror@plt+0x14d30>
  40167c:	add	x0, x0, #0x148
  401680:	str	x0, [sp, #200]
  401684:	adrp	x0, 416000 <ferror@plt+0x14d30>
  401688:	add	x0, x0, #0x158
  40168c:	str	x0, [sp, #184]
  401690:	adrp	x0, 416000 <ferror@plt+0x14d30>
  401694:	add	x0, x0, #0x138
  401698:	str	x0, [sp, #176]
  40169c:	adrp	x0, 405000 <ferror@plt+0x3d30>
  4016a0:	add	x0, x0, #0x228
  4016a4:	str	x0, [sp, #216]
  4016a8:	and	w0, w19, #0x8
  4016ac:	adrp	x1, 416000 <ferror@plt+0x14d30>
  4016b0:	add	x1, x1, #0x180
  4016b4:	str	w0, [sp, #156]
  4016b8:	and	w0, w19, #0x4
  4016bc:	str	x1, [sp, #128]
  4016c0:	adrp	x1, 416000 <ferror@plt+0x14d30>
  4016c4:	add	x1, x1, #0x120
  4016c8:	str	w0, [sp, #160]
  4016cc:	and	w0, w19, #0x10
  4016d0:	adrp	x25, 405000 <ferror@plt+0x3d30>
  4016d4:	adrp	x22, 405000 <ferror@plt+0x3d30>
  4016d8:	adrp	x21, 405000 <ferror@plt+0x3d30>
  4016dc:	adrp	x24, 405000 <ferror@plt+0x3d30>
  4016e0:	adrp	x23, 416000 <ferror@plt+0x14d30>
  4016e4:	adrp	x28, 416000 <ferror@plt+0x14d30>
  4016e8:	add	x25, x25, #0x210
  4016ec:	add	x22, x22, #0x218
  4016f0:	add	x21, x21, #0x220
  4016f4:	add	x24, x24, #0x288
  4016f8:	add	x23, x23, #0x188
  4016fc:	add	x28, x28, #0x140
  401700:	str	w0, [sp, #164]
  401704:	and	w0, w19, #0x80
  401708:	str	x1, [sp, #192]
  40170c:	adrp	x1, 416000 <ferror@plt+0x14d30>
  401710:	add	x26, x1, #0x170
  401714:	str	w0, [sp, #208]
  401718:	and	w0, w19, #0x40
  40171c:	str	w0, [sp, #212]
  401720:	bl	401180 <meminfo@plt>
  401724:	ldr	w0, [sp, #156]
  401728:	cbz	w0, 401910 <ferror@plt+0x640>
  40172c:	adrp	x0, 405000 <ferror@plt+0x3d30>
  401730:	add	x1, x0, #0x1b0
  401734:	mov	w2, #0x5                   	// #5
  401738:	mov	x0, #0x0                   	// #0
  40173c:	bl	401270 <dcgettext@plt>
  401740:	bl	401280 <printf@plt>
  401744:	mov	w0, #0xa                   	// #10
  401748:	bl	4012a0 <putchar@plt>
  40174c:	mov	w2, #0x5                   	// #5
  401750:	mov	x1, x25
  401754:	mov	x0, #0x0                   	// #0
  401758:	bl	401270 <dcgettext@plt>
  40175c:	mov	x1, x0
  401760:	mov	x0, x22
  401764:	bl	401280 <printf@plt>
  401768:	ldr	x0, [sp, #144]
  40176c:	mov	w2, w20
  401770:	mov	w1, w19
  401774:	ldr	x0, [x0]
  401778:	bl	402048 <ferror@plt+0xd78>
  40177c:	mov	x1, x0
  401780:	mov	x0, x21
  401784:	bl	401280 <printf@plt>
  401788:	ldr	x0, [sp, #136]
  40178c:	mov	w2, w20
  401790:	mov	w1, w19
  401794:	ldr	x0, [x0]
  401798:	bl	402048 <ferror@plt+0xd78>
  40179c:	mov	x1, x0
  4017a0:	mov	x0, x21
  4017a4:	bl	401280 <printf@plt>
  4017a8:	ldr	x0, [sp, #128]
  4017ac:	mov	w2, w20
  4017b0:	mov	w1, w19
  4017b4:	ldr	x0, [x0]
  4017b8:	bl	402048 <ferror@plt+0xd78>
  4017bc:	mov	x1, x0
  4017c0:	mov	x0, x21
  4017c4:	bl	401280 <printf@plt>
  4017c8:	ldr	x0, [sp, #200]
  4017cc:	mov	w2, w20
  4017d0:	mov	w1, w19
  4017d4:	ldr	x0, [x0]
  4017d8:	bl	402048 <ferror@plt+0xd78>
  4017dc:	mov	x1, x0
  4017e0:	mov	x0, x21
  4017e4:	bl	401280 <printf@plt>
  4017e8:	ldr	x0, [sp, #192]
  4017ec:	mov	w2, w20
  4017f0:	mov	w1, w19
  4017f4:	ldr	x0, [x0]
  4017f8:	bl	402048 <ferror@plt+0xd78>
  4017fc:	mov	x1, x0
  401800:	mov	x0, x21
  401804:	bl	401280 <printf@plt>
  401808:	ldr	x0, [sp, #184]
  40180c:	mov	w2, w20
  401810:	mov	w1, w19
  401814:	ldr	x0, [x0]
  401818:	bl	402048 <ferror@plt+0xd78>
  40181c:	mov	x1, x0
  401820:	mov	x0, x21
  401824:	bl	401280 <printf@plt>
  401828:	ldr	x0, [sp, #176]
  40182c:	mov	w2, w20
  401830:	mov	w1, w19
  401834:	ldr	x0, [x0]
  401838:	bl	402048 <ferror@plt+0xd78>
  40183c:	mov	x1, x0
  401840:	mov	x0, x21
  401844:	bl	401280 <printf@plt>
  401848:	mov	w0, #0xa                   	// #10
  40184c:	bl	4012a0 <putchar@plt>
  401850:	ldr	w0, [sp, #160]
  401854:	cbnz	w0, 4019f8 <ferror@plt+0x728>
  401858:	mov	w2, #0x5                   	// #5
  40185c:	mov	x1, x24
  401860:	mov	x0, #0x0                   	// #0
  401864:	bl	401270 <dcgettext@plt>
  401868:	mov	x1, x0
  40186c:	mov	x0, x22
  401870:	bl	401280 <printf@plt>
  401874:	ldr	x0, [x23]
  401878:	mov	w2, w20
  40187c:	mov	w1, w19
  401880:	bl	402048 <ferror@plt+0xd78>
  401884:	mov	x1, x0
  401888:	mov	x0, x21
  40188c:	bl	401280 <printf@plt>
  401890:	ldr	x0, [x28]
  401894:	mov	w2, w20
  401898:	mov	w1, w19
  40189c:	bl	402048 <ferror@plt+0xd78>
  4018a0:	mov	x1, x0
  4018a4:	mov	x0, x21
  4018a8:	bl	401280 <printf@plt>
  4018ac:	ldr	x0, [x26]
  4018b0:	mov	w2, w20
  4018b4:	mov	w1, w19
  4018b8:	bl	402048 <ferror@plt+0xd78>
  4018bc:	mov	x1, x0
  4018c0:	mov	x0, x21
  4018c4:	bl	401280 <printf@plt>
  4018c8:	mov	w0, #0xa                   	// #10
  4018cc:	bl	4012a0 <putchar@plt>
  4018d0:	ldr	w0, [sp, #164]
  4018d4:	cbnz	w0, 401b1c <ferror@plt+0x84c>
  4018d8:	ldr	x0, [sp, #168]
  4018dc:	ldr	x0, [x0]
  4018e0:	bl	401250 <fflush@plt>
  4018e4:	ldr	w0, [sp, #208]
  4018e8:	cbz	w0, 401900 <ferror@plt+0x630>
  4018ec:	ldr	w0, [sp, #120]
  4018f0:	sub	w0, w0, #0x1
  4018f4:	str	w0, [sp, #120]
  4018f8:	cmp	w0, #0x0
  4018fc:	b.le	401908 <ferror@plt+0x638>
  401900:	ldr	w0, [sp, #212]
  401904:	cbnz	w0, 401bc0 <ferror@plt+0x8f0>
  401908:	mov	w0, #0x0                   	// #0
  40190c:	bl	401150 <exit@plt>
  401910:	ldr	x1, [sp, #216]
  401914:	mov	w2, #0x5                   	// #5
  401918:	mov	x0, #0x0                   	// #0
  40191c:	bl	401270 <dcgettext@plt>
  401920:	bl	401280 <printf@plt>
  401924:	mov	w0, #0xa                   	// #10
  401928:	bl	4012a0 <putchar@plt>
  40192c:	mov	w2, #0x5                   	// #5
  401930:	mov	x1, x25
  401934:	mov	x0, #0x0                   	// #0
  401938:	bl	401270 <dcgettext@plt>
  40193c:	mov	x1, x0
  401940:	mov	x0, x22
  401944:	bl	401280 <printf@plt>
  401948:	ldr	x0, [sp, #144]
  40194c:	mov	w2, w20
  401950:	mov	w1, w19
  401954:	ldr	x0, [x0]
  401958:	bl	402048 <ferror@plt+0xd78>
  40195c:	mov	x1, x0
  401960:	mov	x0, x21
  401964:	bl	401280 <printf@plt>
  401968:	ldr	x0, [sp, #136]
  40196c:	mov	w2, w20
  401970:	mov	w1, w19
  401974:	ldr	x0, [x0]
  401978:	bl	402048 <ferror@plt+0xd78>
  40197c:	mov	x1, x0
  401980:	mov	x0, x21
  401984:	bl	401280 <printf@plt>
  401988:	ldr	x0, [sp, #128]
  40198c:	mov	w2, w20
  401990:	mov	w1, w19
  401994:	ldr	x0, [x0]
  401998:	bl	402048 <ferror@plt+0xd78>
  40199c:	mov	x1, x0
  4019a0:	mov	x0, x21
  4019a4:	bl	401280 <printf@plt>
  4019a8:	ldr	x0, [sp, #200]
  4019ac:	mov	w2, w20
  4019b0:	mov	w1, w19
  4019b4:	ldr	x0, [x0]
  4019b8:	bl	402048 <ferror@plt+0xd78>
  4019bc:	mov	x1, x0
  4019c0:	mov	x0, x21
  4019c4:	bl	401280 <printf@plt>
  4019c8:	ldr	x0, [sp, #192]
  4019cc:	mov	w2, w20
  4019d0:	mov	w1, w19
  4019d4:	ldr	x3, [x0]
  4019d8:	ldr	x0, [sp, #184]
  4019dc:	ldr	x0, [x0]
  4019e0:	add	x0, x3, x0
  4019e4:	bl	402048 <ferror@plt+0xd78>
  4019e8:	mov	x1, x0
  4019ec:	mov	x0, x21
  4019f0:	bl	401280 <printf@plt>
  4019f4:	b	401828 <ferror@plt+0x558>
  4019f8:	mov	w2, #0x5                   	// #5
  4019fc:	adrp	x1, 405000 <ferror@plt+0x3d30>
  401a00:	mov	x0, #0x0                   	// #0
  401a04:	add	x1, x1, #0x278
  401a08:	bl	401270 <dcgettext@plt>
  401a0c:	mov	x1, x0
  401a10:	mov	x0, x22
  401a14:	bl	401280 <printf@plt>
  401a18:	adrp	x0, 416000 <ferror@plt+0x14d30>
  401a1c:	mov	w2, w20
  401a20:	mov	w1, w19
  401a24:	adrp	x27, 416000 <ferror@plt+0x14d30>
  401a28:	ldr	x0, [x0, #400]
  401a2c:	bl	402048 <ferror@plt+0xd78>
  401a30:	mov	x1, x0
  401a34:	mov	x0, x21
  401a38:	bl	401280 <printf@plt>
  401a3c:	adrp	x0, 416000 <ferror@plt+0x14d30>
  401a40:	mov	w2, w20
  401a44:	mov	w1, w19
  401a48:	ldr	x4, [x0, #400]
  401a4c:	ldr	x0, [x27, #240]
  401a50:	sub	x0, x4, x0
  401a54:	bl	402048 <ferror@plt+0xd78>
  401a58:	mov	x1, x0
  401a5c:	mov	x0, x21
  401a60:	bl	401280 <printf@plt>
  401a64:	ldr	x0, [x27, #240]
  401a68:	mov	w2, w20
  401a6c:	mov	w1, w19
  401a70:	adrp	x27, 416000 <ferror@plt+0x14d30>
  401a74:	bl	402048 <ferror@plt+0xd78>
  401a78:	mov	x1, x0
  401a7c:	mov	x0, x21
  401a80:	bl	401280 <printf@plt>
  401a84:	mov	w0, #0xa                   	// #10
  401a88:	bl	4012a0 <putchar@plt>
  401a8c:	mov	w2, #0x5                   	// #5
  401a90:	adrp	x1, 405000 <ferror@plt+0x3d30>
  401a94:	mov	x0, #0x0                   	// #0
  401a98:	add	x1, x1, #0x280
  401a9c:	bl	401270 <dcgettext@plt>
  401aa0:	mov	x1, x0
  401aa4:	mov	x0, x22
  401aa8:	bl	401280 <printf@plt>
  401aac:	adrp	x0, 416000 <ferror@plt+0x14d30>
  401ab0:	mov	w2, w20
  401ab4:	mov	w1, w19
  401ab8:	ldr	x0, [x0, #336]
  401abc:	bl	402048 <ferror@plt+0xd78>
  401ac0:	mov	x1, x0
  401ac4:	mov	x0, x21
  401ac8:	bl	401280 <printf@plt>
  401acc:	adrp	x0, 416000 <ferror@plt+0x14d30>
  401ad0:	mov	w2, w20
  401ad4:	mov	w1, w19
  401ad8:	ldr	x3, [x0, #336]
  401adc:	ldr	x0, [x27, #304]
  401ae0:	sub	x0, x3, x0
  401ae4:	bl	402048 <ferror@plt+0xd78>
  401ae8:	mov	x1, x0
  401aec:	mov	x0, x21
  401af0:	bl	401280 <printf@plt>
  401af4:	ldr	x0, [x27, #304]
  401af8:	mov	w2, w20
  401afc:	mov	w1, w19
  401b00:	bl	402048 <ferror@plt+0xd78>
  401b04:	mov	x1, x0
  401b08:	mov	x0, x21
  401b0c:	bl	401280 <printf@plt>
  401b10:	mov	w0, #0xa                   	// #10
  401b14:	bl	4012a0 <putchar@plt>
  401b18:	b	401858 <ferror@plt+0x588>
  401b1c:	mov	w2, #0x5                   	// #5
  401b20:	adrp	x1, 405000 <ferror@plt+0x3d30>
  401b24:	mov	x0, #0x0                   	// #0
  401b28:	add	x1, x1, #0x290
  401b2c:	bl	401270 <dcgettext@plt>
  401b30:	mov	x1, x0
  401b34:	mov	x0, x22
  401b38:	bl	401280 <printf@plt>
  401b3c:	ldr	x0, [sp, #144]
  401b40:	mov	w2, w20
  401b44:	mov	w1, w19
  401b48:	ldr	x3, [x0]
  401b4c:	ldr	x0, [x23]
  401b50:	add	x0, x3, x0
  401b54:	bl	402048 <ferror@plt+0xd78>
  401b58:	mov	x1, x0
  401b5c:	mov	x0, x21
  401b60:	bl	401280 <printf@plt>
  401b64:	ldr	x0, [sp, #136]
  401b68:	mov	w2, w20
  401b6c:	mov	w1, w19
  401b70:	ldr	x3, [x0]
  401b74:	ldr	x0, [x28]
  401b78:	add	x0, x3, x0
  401b7c:	bl	402048 <ferror@plt+0xd78>
  401b80:	mov	x1, x0
  401b84:	mov	x0, x21
  401b88:	bl	401280 <printf@plt>
  401b8c:	ldr	x0, [sp, #128]
  401b90:	mov	w2, w20
  401b94:	mov	w1, w19
  401b98:	ldr	x3, [x0]
  401b9c:	ldr	x0, [x26]
  401ba0:	add	x0, x3, x0
  401ba4:	bl	402048 <ferror@plt+0xd78>
  401ba8:	mov	x1, x0
  401bac:	mov	x0, x21
  401bb0:	bl	401280 <printf@plt>
  401bb4:	mov	w0, #0xa                   	// #10
  401bb8:	bl	4012a0 <putchar@plt>
  401bbc:	b	4018d8 <ferror@plt+0x608>
  401bc0:	mov	w0, #0xa                   	// #10
  401bc4:	bl	4012a0 <putchar@plt>
  401bc8:	fcvtzu	w0, s8
  401bcc:	bl	401260 <usleep@plt>
  401bd0:	b	401720 <ferror@plt+0x450>
  401bd4:	mov	x29, #0x0                   	// #0
  401bd8:	mov	x30, #0x0                   	// #0
  401bdc:	mov	x5, x0
  401be0:	ldr	x1, [sp]
  401be4:	add	x2, sp, #0x8
  401be8:	mov	x6, sp
  401bec:	movz	x0, #0x0, lsl #48
  401bf0:	movk	x0, #0x0, lsl #32
  401bf4:	movk	x0, #0x40, lsl #16
  401bf8:	movk	x0, #0x12e0
  401bfc:	movz	x3, #0x0, lsl #48
  401c00:	movk	x3, #0x0, lsl #32
  401c04:	movk	x3, #0x40, lsl #16
  401c08:	movk	x3, #0x4b48
  401c0c:	movz	x4, #0x0, lsl #48
  401c10:	movk	x4, #0x0, lsl #32
  401c14:	movk	x4, #0x40, lsl #16
  401c18:	movk	x4, #0x4bc8
  401c1c:	bl	4011e0 <__libc_start_main@plt>
  401c20:	bl	401200 <abort@plt>
  401c24:	adrp	x0, 415000 <ferror@plt+0x13d30>
  401c28:	ldr	x0, [x0, #4064]
  401c2c:	cbz	x0, 401c34 <ferror@plt+0x964>
  401c30:	b	4011f0 <__gmon_start__@plt>
  401c34:	ret
  401c38:	adrp	x0, 416000 <ferror@plt+0x14d30>
  401c3c:	add	x0, x0, #0xf0
  401c40:	adrp	x1, 416000 <ferror@plt+0x14d30>
  401c44:	add	x1, x1, #0xf0
  401c48:	cmp	x1, x0
  401c4c:	b.eq	401c64 <ferror@plt+0x994>  // b.none
  401c50:	adrp	x1, 404000 <ferror@plt+0x2d30>
  401c54:	ldr	x1, [x1, #3064]
  401c58:	cbz	x1, 401c64 <ferror@plt+0x994>
  401c5c:	mov	x16, x1
  401c60:	br	x16
  401c64:	ret
  401c68:	adrp	x0, 416000 <ferror@plt+0x14d30>
  401c6c:	add	x0, x0, #0xf0
  401c70:	adrp	x1, 416000 <ferror@plt+0x14d30>
  401c74:	add	x1, x1, #0xf0
  401c78:	sub	x1, x1, x0
  401c7c:	lsr	x2, x1, #63
  401c80:	add	x1, x2, x1, asr #3
  401c84:	cmp	xzr, x1, asr #1
  401c88:	asr	x1, x1, #1
  401c8c:	b.eq	401ca4 <ferror@plt+0x9d4>  // b.none
  401c90:	adrp	x2, 404000 <ferror@plt+0x2d30>
  401c94:	ldr	x2, [x2, #3072]
  401c98:	cbz	x2, 401ca4 <ferror@plt+0x9d4>
  401c9c:	mov	x16, x2
  401ca0:	br	x16
  401ca4:	ret
  401ca8:	stp	x29, x30, [sp, #-32]!
  401cac:	mov	x29, sp
  401cb0:	str	x19, [sp, #16]
  401cb4:	adrp	x19, 416000 <ferror@plt+0x14d30>
  401cb8:	ldrb	w0, [x19, #416]
  401cbc:	cbnz	w0, 401ccc <ferror@plt+0x9fc>
  401cc0:	bl	401c38 <ferror@plt+0x968>
  401cc4:	mov	w0, #0x1                   	// #1
  401cc8:	strb	w0, [x19, #416]
  401ccc:	ldr	x19, [sp, #16]
  401cd0:	ldp	x29, x30, [sp], #32
  401cd4:	ret
  401cd8:	b	401c68 <ferror@plt+0x998>
  401cdc:	nop
  401ce0:	stp	x29, x30, [sp, #-32]!
  401ce4:	mov	w2, #0x5                   	// #5
  401ce8:	adrp	x1, 404000 <ferror@plt+0x2d30>
  401cec:	mov	x29, sp
  401cf0:	add	x1, x1, #0xc08
  401cf4:	str	x19, [sp, #16]
  401cf8:	mov	x19, x0
  401cfc:	mov	x0, #0x0                   	// #0
  401d00:	bl	401270 <dcgettext@plt>
  401d04:	mov	x1, x19
  401d08:	bl	401140 <fputs@plt>
  401d0c:	mov	w2, #0x5                   	// #5
  401d10:	adrp	x1, 404000 <ferror@plt+0x2d30>
  401d14:	mov	x0, #0x0                   	// #0
  401d18:	add	x1, x1, #0xc18
  401d1c:	bl	401270 <dcgettext@plt>
  401d20:	mov	x1, x0
  401d24:	adrp	x2, 416000 <ferror@plt+0x14d30>
  401d28:	mov	x0, x19
  401d2c:	ldr	x2, [x2, #360]
  401d30:	bl	4012b0 <fprintf@plt>
  401d34:	mov	w2, #0x5                   	// #5
  401d38:	adrp	x1, 404000 <ferror@plt+0x2d30>
  401d3c:	mov	x0, #0x0                   	// #0
  401d40:	add	x1, x1, #0xc28
  401d44:	bl	401270 <dcgettext@plt>
  401d48:	mov	x1, x19
  401d4c:	bl	401140 <fputs@plt>
  401d50:	mov	w2, #0x5                   	// #5
  401d54:	adrp	x1, 404000 <ferror@plt+0x2d30>
  401d58:	mov	x0, #0x0                   	// #0
  401d5c:	add	x1, x1, #0xc38
  401d60:	bl	401270 <dcgettext@plt>
  401d64:	mov	x1, x19
  401d68:	bl	401140 <fputs@plt>
  401d6c:	mov	w2, #0x5                   	// #5
  401d70:	adrp	x1, 404000 <ferror@plt+0x2d30>
  401d74:	mov	x0, #0x0                   	// #0
  401d78:	add	x1, x1, #0xc68
  401d7c:	bl	401270 <dcgettext@plt>
  401d80:	mov	x1, x19
  401d84:	bl	401140 <fputs@plt>
  401d88:	mov	w2, #0x5                   	// #5
  401d8c:	adrp	x1, 404000 <ferror@plt+0x2d30>
  401d90:	mov	x0, #0x0                   	// #0
  401d94:	add	x1, x1, #0xc98
  401d98:	bl	401270 <dcgettext@plt>
  401d9c:	mov	x1, x19
  401da0:	bl	401140 <fputs@plt>
  401da4:	mov	w2, #0x5                   	// #5
  401da8:	adrp	x1, 404000 <ferror@plt+0x2d30>
  401dac:	mov	x0, #0x0                   	// #0
  401db0:	add	x1, x1, #0xcc8
  401db4:	bl	401270 <dcgettext@plt>
  401db8:	mov	x1, x19
  401dbc:	bl	401140 <fputs@plt>
  401dc0:	mov	w2, #0x5                   	// #5
  401dc4:	adrp	x1, 404000 <ferror@plt+0x2d30>
  401dc8:	mov	x0, #0x0                   	// #0
  401dcc:	add	x1, x1, #0xcf8
  401dd0:	bl	401270 <dcgettext@plt>
  401dd4:	mov	x1, x19
  401dd8:	bl	401140 <fputs@plt>
  401ddc:	mov	w2, #0x5                   	// #5
  401de0:	adrp	x1, 404000 <ferror@plt+0x2d30>
  401de4:	mov	x0, #0x0                   	// #0
  401de8:	add	x1, x1, #0xd28
  401dec:	bl	401270 <dcgettext@plt>
  401df0:	mov	x1, x19
  401df4:	bl	401140 <fputs@plt>
  401df8:	mov	w2, #0x5                   	// #5
  401dfc:	adrp	x1, 404000 <ferror@plt+0x2d30>
  401e00:	mov	x0, #0x0                   	// #0
  401e04:	add	x1, x1, #0xd58
  401e08:	bl	401270 <dcgettext@plt>
  401e0c:	mov	x1, x19
  401e10:	bl	401140 <fputs@plt>
  401e14:	mov	w2, #0x5                   	// #5
  401e18:	adrp	x1, 404000 <ferror@plt+0x2d30>
  401e1c:	mov	x0, #0x0                   	// #0
  401e20:	add	x1, x1, #0xd88
  401e24:	bl	401270 <dcgettext@plt>
  401e28:	mov	x1, x19
  401e2c:	bl	401140 <fputs@plt>
  401e30:	mov	w2, #0x5                   	// #5
  401e34:	adrp	x1, 404000 <ferror@plt+0x2d30>
  401e38:	mov	x0, #0x0                   	// #0
  401e3c:	add	x1, x1, #0xdb8
  401e40:	bl	401270 <dcgettext@plt>
  401e44:	mov	x1, x19
  401e48:	bl	401140 <fputs@plt>
  401e4c:	mov	w2, #0x5                   	// #5
  401e50:	adrp	x1, 404000 <ferror@plt+0x2d30>
  401e54:	mov	x0, #0x0                   	// #0
  401e58:	add	x1, x1, #0xde8
  401e5c:	bl	401270 <dcgettext@plt>
  401e60:	mov	x1, x19
  401e64:	bl	401140 <fputs@plt>
  401e68:	mov	w2, #0x5                   	// #5
  401e6c:	adrp	x1, 404000 <ferror@plt+0x2d30>
  401e70:	mov	x0, #0x0                   	// #0
  401e74:	add	x1, x1, #0xe18
  401e78:	bl	401270 <dcgettext@plt>
  401e7c:	mov	x1, x19
  401e80:	bl	401140 <fputs@plt>
  401e84:	mov	w2, #0x5                   	// #5
  401e88:	adrp	x1, 404000 <ferror@plt+0x2d30>
  401e8c:	mov	x0, #0x0                   	// #0
  401e90:	add	x1, x1, #0xe48
  401e94:	bl	401270 <dcgettext@plt>
  401e98:	mov	x1, x19
  401e9c:	bl	401140 <fputs@plt>
  401ea0:	mov	w2, #0x5                   	// #5
  401ea4:	adrp	x1, 404000 <ferror@plt+0x2d30>
  401ea8:	mov	x0, #0x0                   	// #0
  401eac:	add	x1, x1, #0xe80
  401eb0:	bl	401270 <dcgettext@plt>
  401eb4:	mov	x1, x19
  401eb8:	bl	401140 <fputs@plt>
  401ebc:	mov	w2, #0x5                   	// #5
  401ec0:	adrp	x1, 404000 <ferror@plt+0x2d30>
  401ec4:	mov	x0, #0x0                   	// #0
  401ec8:	add	x1, x1, #0xeb8
  401ecc:	bl	401270 <dcgettext@plt>
  401ed0:	mov	x1, x19
  401ed4:	bl	401140 <fputs@plt>
  401ed8:	mov	w2, #0x5                   	// #5
  401edc:	adrp	x1, 404000 <ferror@plt+0x2d30>
  401ee0:	mov	x0, #0x0                   	// #0
  401ee4:	add	x1, x1, #0xf00
  401ee8:	bl	401270 <dcgettext@plt>
  401eec:	mov	x1, x19
  401ef0:	bl	401140 <fputs@plt>
  401ef4:	mov	w2, #0x5                   	// #5
  401ef8:	adrp	x1, 404000 <ferror@plt+0x2d30>
  401efc:	mov	x0, #0x0                   	// #0
  401f00:	add	x1, x1, #0xf30
  401f04:	bl	401270 <dcgettext@plt>
  401f08:	mov	x1, x19
  401f0c:	bl	401140 <fputs@plt>
  401f10:	mov	w2, #0x5                   	// #5
  401f14:	adrp	x1, 404000 <ferror@plt+0x2d30>
  401f18:	mov	x0, #0x0                   	// #0
  401f1c:	add	x1, x1, #0xf68
  401f20:	bl	401270 <dcgettext@plt>
  401f24:	mov	x1, x19
  401f28:	bl	401140 <fputs@plt>
  401f2c:	mov	w2, #0x5                   	// #5
  401f30:	adrp	x1, 404000 <ferror@plt+0x2d30>
  401f34:	mov	x0, #0x0                   	// #0
  401f38:	add	x1, x1, #0xfa8
  401f3c:	bl	401270 <dcgettext@plt>
  401f40:	mov	x1, x19
  401f44:	bl	401140 <fputs@plt>
  401f48:	mov	w2, #0x5                   	// #5
  401f4c:	adrp	x1, 404000 <ferror@plt+0x2d30>
  401f50:	mov	x0, #0x0                   	// #0
  401f54:	add	x1, x1, #0xeb0
  401f58:	bl	401270 <dcgettext@plt>
  401f5c:	mov	x1, x19
  401f60:	bl	401140 <fputs@plt>
  401f64:	mov	w2, #0x5                   	// #5
  401f68:	adrp	x1, 404000 <ferror@plt+0x2d30>
  401f6c:	mov	x0, #0x0                   	// #0
  401f70:	add	x1, x1, #0xfd0
  401f74:	bl	401270 <dcgettext@plt>
  401f78:	mov	x1, x19
  401f7c:	bl	401140 <fputs@plt>
  401f80:	mov	w2, #0x5                   	// #5
  401f84:	adrp	x1, 405000 <ferror@plt+0x3d30>
  401f88:	mov	x0, #0x0                   	// #0
  401f8c:	add	x1, x1, #0x0
  401f90:	bl	401270 <dcgettext@plt>
  401f94:	mov	x1, x19
  401f98:	bl	401140 <fputs@plt>
  401f9c:	mov	w2, #0x5                   	// #5
  401fa0:	adrp	x1, 405000 <ferror@plt+0x3d30>
  401fa4:	mov	x0, #0x0                   	// #0
  401fa8:	add	x1, x1, #0x38
  401fac:	bl	401270 <dcgettext@plt>
  401fb0:	mov	x1, x0
  401fb4:	adrp	x2, 405000 <ferror@plt+0x3d30>
  401fb8:	mov	x0, x19
  401fbc:	add	x2, x2, #0x58
  401fc0:	bl	4012b0 <fprintf@plt>
  401fc4:	adrp	x0, 416000 <ferror@plt+0x14d30>
  401fc8:	ldr	x0, [x0, #256]
  401fcc:	cmp	x0, x19
  401fd0:	cset	w0, eq  // eq = none
  401fd4:	bl	401150 <exit@plt>
  401fd8:	stp	x29, x30, [sp, #-16]!
  401fdc:	mov	w2, #0x5                   	// #5
  401fe0:	adrp	x1, 405000 <ferror@plt+0x3d30>
  401fe4:	mov	x29, sp
  401fe8:	add	x1, x1, #0x60
  401fec:	mov	x0, #0x0                   	// #0
  401ff0:	bl	401270 <dcgettext@plt>
  401ff4:	mov	x2, x0
  401ff8:	mov	w1, #0x0                   	// #0
  401ffc:	mov	w0, #0x1                   	// #1
  402000:	bl	401160 <error@plt>
  402004:	nop
  402008:	stp	x29, x30, [sp, #-32]!
  40200c:	subs	w1, w1, #0x1
  402010:	mov	x29, sp
  402014:	str	d8, [sp, #16]
  402018:	ucvtf	d8, w0
  40201c:	b.ne	402030 <ferror@plt+0xd60>  // b.any
  402020:	fmov	d0, d8
  402024:	ldr	d8, [sp, #16]
  402028:	ldp	x29, x30, [sp], #32
  40202c:	ret
  402030:	bl	402008 <ferror@plt+0xd38>
  402034:	fmul	d8, d8, d0
  402038:	fmov	d0, d8
  40203c:	ldr	d8, [sp, #16]
  402040:	ldp	x29, x30, [sp], #32
  402044:	ret
  402048:	stp	x29, x30, [sp, #-144]!
  40204c:	mov	x3, #0x4270000000000000    	// #4787326403894837248
  402050:	fmov	d1, x3
  402054:	adrp	x3, 405000 <ferror@plt+0x3d30>
  402058:	mov	x29, sp
  40205c:	mov	x4, #0xcd6500000000        	// #225833675390976
  402060:	stp	x21, x22, [sp, #32]
  402064:	ands	w21, w1, #0x20
  402068:	movk	x4, #0x41cd, lsl #48
  40206c:	stp	d12, d13, [sp, #128]
  402070:	mov	w5, #0x400                 	// #1024
  402074:	ldr	d13, [x3, #824]
  402078:	stp	d10, d11, [sp, #112]
  40207c:	fmov	d11, x4
  402080:	mov	x4, #0x848000000000        	// #145685290680320
  402084:	fcsel	d13, d13, d1, ne  // ne = any
  402088:	mov	x3, #0x41d0000000000000    	// #4742290407621132288
  40208c:	cmp	w21, #0x0
  402090:	movk	x4, #0x412e, lsl #48
  402094:	fmov	d0, x3
  402098:	fmov	d12, x4
  40209c:	mov	x3, #0x4130000000000000    	// #4697254411347427328
  4020a0:	mov	x4, #0x400000000000        	// #70368744177664
  4020a4:	fmov	d1, x3
  4020a8:	movk	x4, #0x408f, lsl #48
  4020ac:	mov	x3, #0x4090000000000000    	// #4652218415073722368
  4020b0:	fmov	d10, x4
  4020b4:	fcsel	d11, d11, d0, ne  // ne = any
  4020b8:	fcsel	d12, d12, d1, ne  // ne = any
  4020bc:	fmov	d0, x3
  4020c0:	mov	w4, #0x447a0000            	// #1148846080
  4020c4:	mov	w3, #0x44800000            	// #1149239296
  4020c8:	fmov	s1, w3
  4020cc:	str	x27, [sp, #80]
  4020d0:	fcsel	d10, d10, d0, ne  // ne = any
  4020d4:	stp	d8, d9, [sp, #96]
  4020d8:	fmov	s9, w4
  4020dc:	mov	w27, #0x3e8                 	// #1000
  4020e0:	fcsel	s9, s9, s1, ne  // ne = any
  4020e4:	and	w1, w1, #0x2
  4020e8:	csel	w27, w27, w5, ne  // ne = any
  4020ec:	cbnz	w2, 4022a0 <ferror@plt+0xfd0>
  4020f0:	cbz	w1, 402324 <ferror@plt+0x1054>
  4020f4:	adrp	x1, 416000 <ferror@plt+0x14d30>
  4020f8:	stp	x19, x20, [sp, #16]
  4020fc:	add	x20, x1, #0xe8
  402100:	ldrb	w4, [x1, #232]
  402104:	cbz	w4, 4024f4 <ferror@plt+0x1224>
  402108:	adrp	x22, 416000 <ferror@plt+0x14d30>
  40210c:	mov	w19, #0x1                   	// #1
  402110:	add	x22, x22, #0x1b0
  402114:	stp	x23, x24, [sp, #48]
  402118:	lsr	x23, x0, #10
  40211c:	lsl	x24, x0, #10
  402120:	stp	x25, x26, [sp, #64]
  402124:	adrp	x25, 405000 <ferror@plt+0x3d30>
  402128:	adrp	x26, 405000 <ferror@plt+0x3d30>
  40212c:	add	x25, x25, #0xa0
  402130:	add	x26, x26, #0xb8
  402134:	b	402194 <ferror@plt+0xec4>
  402138:	cmp	w19, #0x2
  40213c:	b.ne	402234 <ferror@plt+0xf64>  // b.any
  402140:	fmov	d0, d8
  402144:	mov	w3, w4
  402148:	mov	x0, x22
  40214c:	adrp	x2, 405000 <ferror@plt+0x3d30>
  402150:	mov	x1, #0x2000                	// #8192
  402154:	add	x2, x2, #0xa8
  402158:	bl	4011b0 <snprintf@plt>
  40215c:	cmp	w0, #0x5
  402160:	b.eq	402200 <ferror@plt+0xf30>  // b.none
  402164:	fcvtzs	x3, d8
  402168:	ldrb	w4, [x20]
  40216c:	mov	x0, x22
  402170:	adrp	x2, 405000 <ferror@plt+0x3d30>
  402174:	mov	x1, #0x2000                	// #8192
  402178:	add	x2, x2, #0xb0
  40217c:	bl	4011b0 <snprintf@plt>
  402180:	cmp	w0, #0x5
  402184:	b.le	402200 <ferror@plt+0xf30>
  402188:	ldrb	w4, [x20, #1]!
  40218c:	add	w19, w19, #0x1
  402190:	cbz	w4, 402200 <ferror@plt+0xf30>
  402194:	cmp	w19, #0x1
  402198:	b.eq	40222c <ferror@plt+0xf5c>  // b.none
  40219c:	sub	w0, w19, #0x2
  4021a0:	cmp	w0, #0x4
  4021a4:	b.hi	402188 <ferror@plt+0xeb8>  // b.pmore
  4021a8:	scvtf	s0, x23
  4021ac:	fmul	s0, s0, s9
  4021b0:	fcvt	d8, s0
  4021b4:	cbz	w21, 402138 <ferror@plt+0xe68>
  4021b8:	cmp	w19, #0x2
  4021bc:	b.ne	40226c <ferror@plt+0xf9c>  // b.any
  4021c0:	fmov	d0, d8
  4021c4:	mov	w3, w4
  4021c8:	mov	x2, x26
  4021cc:	mov	x0, x22
  4021d0:	mov	x1, #0x2000                	// #8192
  4021d4:	bl	4011b0 <snprintf@plt>
  4021d8:	cmp	w0, #0x4
  4021dc:	b.eq	402200 <ferror@plt+0xf30>  // b.none
  4021e0:	fcvtzs	x3, d8
  4021e4:	ldrb	w4, [x20]
  4021e8:	mov	x2, x25
  4021ec:	mov	x0, x22
  4021f0:	mov	x1, #0x2000                	// #8192
  4021f4:	bl	4011b0 <snprintf@plt>
  4021f8:	cmp	w0, #0x4
  4021fc:	b.gt	402188 <ferror@plt+0xeb8>
  402200:	ldp	x19, x20, [sp, #16]
  402204:	ldp	x23, x24, [sp, #48]
  402208:	ldp	x25, x26, [sp, #64]
  40220c:	mov	x0, x22
  402210:	ldp	x21, x22, [sp, #32]
  402214:	ldr	x27, [sp, #80]
  402218:	ldp	d8, d9, [sp, #96]
  40221c:	ldp	d10, d11, [sp, #112]
  402220:	ldp	d12, d13, [sp, #128]
  402224:	ldp	x29, x30, [sp], #144
  402228:	ret
  40222c:	mov	x3, x24
  402230:	b	4021e8 <ferror@plt+0xf18>
  402234:	cmp	w19, #0x3
  402238:	b.ne	402314 <ferror@plt+0x1044>  // b.any
  40223c:	fdiv	d8, d8, d10
  402240:	fcvt	s0, d8
  402244:	mov	w3, w4
  402248:	mov	x0, x22
  40224c:	adrp	x2, 405000 <ferror@plt+0x3d30>
  402250:	mov	x1, #0x2000                	// #8192
  402254:	add	x2, x2, #0xa8
  402258:	fcvt	d0, s0
  40225c:	bl	4011b0 <snprintf@plt>
  402260:	cmp	w0, #0x5
  402264:	b.ne	402164 <ferror@plt+0xe94>  // b.any
  402268:	b	402200 <ferror@plt+0xf30>
  40226c:	cmp	w19, #0x3
  402270:	b.ne	402304 <ferror@plt+0x1034>  // b.any
  402274:	fdiv	d8, d8, d10
  402278:	fcvt	s0, d8
  40227c:	mov	w3, w4
  402280:	mov	x2, x26
  402284:	mov	x0, x22
  402288:	mov	x1, #0x2000                	// #8192
  40228c:	fcvt	d0, s0
  402290:	bl	4011b0 <snprintf@plt>
  402294:	cmp	w0, #0x4
  402298:	b.ne	4021e0 <ferror@plt+0xf10>  // b.any
  40229c:	b	402200 <ferror@plt+0xf30>
  4022a0:	cbnz	w1, 4020f4 <ferror@plt+0xe24>
  4022a4:	cmp	w2, #0x1
  4022a8:	b.eq	402408 <ferror@plt+0x1138>  // b.none
  4022ac:	b.le	4020f4 <ferror@plt+0xe24>
  4022b0:	ucvtf	d1, x0
  4022b4:	cmp	w2, #0x2
  4022b8:	fmul	d1, d1, d0
  4022bc:	b.ne	40242c <ferror@plt+0x115c>  // b.any
  4022c0:	fdiv	d1, d1, d10
  4022c4:	adrp	x22, 416000 <ferror@plt+0x14d30>
  4022c8:	add	x22, x22, #0x1b0
  4022cc:	mov	x1, #0x2000                	// #8192
  4022d0:	mov	x0, x22
  4022d4:	adrp	x2, 405000 <ferror@plt+0x3d30>
  4022d8:	add	x2, x2, #0x90
  4022dc:	fcvtzs	x3, d1
  4022e0:	bl	4011b0 <snprintf@plt>
  4022e4:	mov	x0, x22
  4022e8:	ldp	x21, x22, [sp, #32]
  4022ec:	ldr	x27, [sp, #80]
  4022f0:	ldp	d8, d9, [sp, #96]
  4022f4:	ldp	d10, d11, [sp, #112]
  4022f8:	ldp	d12, d13, [sp, #128]
  4022fc:	ldp	x29, x30, [sp], #144
  402300:	ret
  402304:	cmp	w19, #0x4
  402308:	b.ne	4023b8 <ferror@plt+0x10e8>  // b.any
  40230c:	fdiv	d8, d8, d12
  402310:	b	402278 <ferror@plt+0xfa8>
  402314:	cmp	w19, #0x4
  402318:	b.ne	402364 <ferror@plt+0x1094>  // b.any
  40231c:	fdiv	d8, d8, d12
  402320:	b	402240 <ferror@plt+0xf70>
  402324:	adrp	x22, 416000 <ferror@plt+0x14d30>
  402328:	add	x22, x22, #0x1b0
  40232c:	mov	x3, x0
  402330:	mov	x1, #0x2000                	// #8192
  402334:	mov	x0, x22
  402338:	adrp	x2, 405000 <ferror@plt+0x3d30>
  40233c:	add	x2, x2, #0x90
  402340:	bl	4011b0 <snprintf@plt>
  402344:	mov	x0, x22
  402348:	ldp	x21, x22, [sp, #32]
  40234c:	ldr	x27, [sp, #80]
  402350:	ldp	d8, d9, [sp, #96]
  402354:	ldp	d10, d11, [sp, #112]
  402358:	ldp	d12, d13, [sp, #128]
  40235c:	ldp	x29, x30, [sp], #144
  402360:	ret
  402364:	fmov	d0, d11
  402368:	cmp	w19, #0x5
  40236c:	b.ne	4024bc <ferror@plt+0x11ec>  // b.any
  402370:	fdiv	d8, d8, d0
  402374:	mov	w3, w4
  402378:	mov	x0, x22
  40237c:	adrp	x2, 405000 <ferror@plt+0x3d30>
  402380:	mov	x1, #0x2000                	// #8192
  402384:	add	x2, x2, #0xa8
  402388:	fcvt	s0, d8
  40238c:	fcvt	d0, s0
  402390:	bl	4011b0 <snprintf@plt>
  402394:	cmp	w0, #0x5
  402398:	b.eq	402200 <ferror@plt+0xf30>  // b.none
  40239c:	sub	w0, w19, #0x4
  4023a0:	cmp	w0, #0x2
  4023a4:	b.ls	402164 <ferror@plt+0xe94>  // b.plast
  4023a8:	sub	w1, w19, #0x9
  4023ac:	mov	w0, w27
  4023b0:	bl	402008 <ferror@plt+0xd38>
  4023b4:	b	402164 <ferror@plt+0xe94>
  4023b8:	fmov	d0, d11
  4023bc:	cmp	w19, #0x5
  4023c0:	b.ne	402484 <ferror@plt+0x11b4>  // b.any
  4023c4:	fdiv	d8, d8, d0
  4023c8:	mov	w3, w4
  4023cc:	mov	x2, x26
  4023d0:	mov	x0, x22
  4023d4:	mov	x1, #0x2000                	// #8192
  4023d8:	fcvt	s0, d8
  4023dc:	fcvt	d0, s0
  4023e0:	bl	4011b0 <snprintf@plt>
  4023e4:	cmp	w0, #0x4
  4023e8:	b.eq	402200 <ferror@plt+0xf30>  // b.none
  4023ec:	sub	w0, w19, #0x4
  4023f0:	cmp	w0, #0x2
  4023f4:	b.ls	4021e0 <ferror@plt+0xf10>  // b.plast
  4023f8:	sub	w1, w19, #0x9
  4023fc:	mov	w0, w27
  402400:	bl	402008 <ferror@plt+0xd38>
  402404:	b	4021e0 <ferror@plt+0xf10>
  402408:	adrp	x22, 416000 <ferror@plt+0x14d30>
  40240c:	add	x22, x22, #0x1b0
  402410:	lsl	x3, x0, #10
  402414:	adrp	x2, 405000 <ferror@plt+0x3d30>
  402418:	mov	x0, x22
  40241c:	add	x2, x2, #0x98
  402420:	mov	x1, #0x2000                	// #8192
  402424:	bl	4011b0 <snprintf@plt>
  402428:	b	40220c <ferror@plt+0xf3c>
  40242c:	cmp	w2, #0x3
  402430:	b.ne	40243c <ferror@plt+0x116c>  // b.any
  402434:	fmov	d10, d12
  402438:	b	4022c0 <ferror@plt+0xff0>
  40243c:	cmp	w2, #0x4
  402440:	b.ne	402450 <ferror@plt+0x1180>  // b.any
  402444:	fmov	d12, d11
  402448:	fmov	d10, d12
  40244c:	b	4022c0 <ferror@plt+0xff0>
  402450:	fmov	d11, d13
  402454:	cmp	w2, #0x5
  402458:	b.eq	402444 <ferror@plt+0x1174>  // b.none
  40245c:	subs	w1, w2, #0x6
  402460:	fmov	d0, #1.000000000000000000e+00
  402464:	b.ne	402504 <ferror@plt+0x1234>  // b.any
  402468:	fmul	d11, d10, d0
  40246c:	fmul	d11, d11, d10
  402470:	fmul	d11, d11, d10
  402474:	fmul	d11, d11, d10
  402478:	fmul	d11, d11, d10
  40247c:	fmov	d12, d11
  402480:	b	402448 <ferror@plt+0x1178>
  402484:	fmov	d0, d13
  402488:	cmp	w19, #0x6
  40248c:	b.eq	4023c4 <ferror@plt+0x10f4>  // b.none
  402490:	sub	w1, w19, #0x9
  402494:	mov	w0, w27
  402498:	bl	402008 <ferror@plt+0xd38>
  40249c:	fmul	d0, d10, d0
  4024a0:	fmul	d0, d0, d10
  4024a4:	fmul	d0, d0, d10
  4024a8:	fmul	d0, d0, d10
  4024ac:	fmul	d0, d0, d10
  4024b0:	fmul	d0, d0, d10
  4024b4:	fmul	d0, d0, d10
  4024b8:	b	4023c4 <ferror@plt+0x10f4>
  4024bc:	fmov	d0, d13
  4024c0:	cmp	w19, #0x6
  4024c4:	b.eq	402370 <ferror@plt+0x10a0>  // b.none
  4024c8:	sub	w1, w19, #0x9
  4024cc:	mov	w0, w27
  4024d0:	bl	402008 <ferror@plt+0xd38>
  4024d4:	fmul	d0, d10, d0
  4024d8:	fmul	d0, d0, d10
  4024dc:	fmul	d0, d0, d10
  4024e0:	fmul	d0, d0, d10
  4024e4:	fmul	d0, d0, d10
  4024e8:	fmul	d0, d0, d10
  4024ec:	fmul	d0, d0, d10
  4024f0:	b	402370 <ferror@plt+0x10a0>
  4024f4:	adrp	x22, 416000 <ferror@plt+0x14d30>
  4024f8:	add	x22, x22, #0x1b0
  4024fc:	ldp	x19, x20, [sp, #16]
  402500:	b	40220c <ferror@plt+0xf3c>
  402504:	mov	w0, w27
  402508:	bl	402008 <ferror@plt+0xd38>
  40250c:	b	402468 <ferror@plt+0x1198>
  402510:	fmov	d1, #1.000000000000000000e+00
  402514:	cbnz	w1, 402520 <ferror@plt+0x1250>
  402518:	fmov	d0, d1
  40251c:	ret
  402520:	ucvtf	d1, w0
  402524:	cmp	w1, #0x1
  402528:	b.eq	402518 <ferror@plt+0x1248>  // b.none
  40252c:	fmov	d0, d1
  402530:	cmp	w1, #0x2
  402534:	b.ne	402540 <ferror@plt+0x1270>  // b.any
  402538:	fmul	d1, d1, d0
  40253c:	b	402518 <ferror@plt+0x1248>
  402540:	cmp	w1, #0x3
  402544:	b.ne	402554 <ferror@plt+0x1284>  // b.any
  402548:	fmul	d0, d1, d0
  40254c:	fmul	d1, d1, d0
  402550:	b	402518 <ferror@plt+0x1248>
  402554:	cmp	w1, #0x4
  402558:	b.ne	402568 <ferror@plt+0x1298>  // b.any
  40255c:	fmul	d0, d1, d0
  402560:	fmul	d0, d1, d0
  402564:	b	40254c <ferror@plt+0x127c>
  402568:	cmp	w1, #0x5
  40256c:	b.ne	40257c <ferror@plt+0x12ac>  // b.any
  402570:	fmul	d0, d0, d1
  402574:	fmul	d0, d1, d0
  402578:	b	402560 <ferror@plt+0x1290>
  40257c:	subs	w1, w1, #0x6
  402580:	fmov	d0, #1.000000000000000000e+00
  402584:	b.ne	402598 <ferror@plt+0x12c8>  // b.any
  402588:	fmul	d0, d1, d0
  40258c:	fmul	d0, d0, d1
  402590:	fmul	d0, d0, d1
  402594:	b	402574 <ferror@plt+0x12a4>
  402598:	stp	x29, x30, [sp, #-16]!
  40259c:	mov	x29, sp
  4025a0:	bl	402008 <ferror@plt+0xd38>
  4025a4:	fmul	d0, d1, d0
  4025a8:	ldp	x29, x30, [sp], #16
  4025ac:	fmul	d0, d0, d1
  4025b0:	fmul	d0, d0, d1
  4025b4:	fmul	d0, d1, d0
  4025b8:	fmul	d0, d1, d0
  4025bc:	fmul	d1, d1, d0
  4025c0:	fmov	d0, d1
  4025c4:	ret
  4025c8:	stp	x29, x30, [sp, #-64]!
  4025cc:	mov	x29, sp
  4025d0:	stp	x19, x20, [sp, #16]
  4025d4:	mov	x19, x0
  4025d8:	str	x21, [sp, #32]
  4025dc:	mov	x21, x1
  4025e0:	str	xzr, [sp, #56]
  4025e4:	bl	401290 <__errno_location@plt>
  4025e8:	mov	x20, x0
  4025ec:	cbz	x19, 40263c <ferror@plt+0x136c>
  4025f0:	ldrb	w0, [x19]
  4025f4:	cbz	w0, 40263c <ferror@plt+0x136c>
  4025f8:	str	wzr, [x20]
  4025fc:	add	x1, sp, #0x38
  402600:	mov	x0, x19
  402604:	mov	w2, #0xa                   	// #10
  402608:	bl	401240 <strtol@plt>
  40260c:	ldr	w1, [x20]
  402610:	cbnz	w1, 402640 <ferror@plt+0x1370>
  402614:	ldr	x2, [sp, #56]
  402618:	cmp	x2, #0x0
  40261c:	ccmp	x2, x19, #0x4, ne  // ne = any
  402620:	b.eq	402640 <ferror@plt+0x1370>  // b.none
  402624:	ldrb	w2, [x2]
  402628:	cbnz	w2, 402640 <ferror@plt+0x1370>
  40262c:	ldp	x19, x20, [sp, #16]
  402630:	ldr	x21, [sp, #32]
  402634:	ldp	x29, x30, [sp], #64
  402638:	ret
  40263c:	ldr	w1, [x20]
  402640:	adrp	x2, 405000 <ferror@plt+0x3d30>
  402644:	mov	x4, x19
  402648:	mov	x3, x21
  40264c:	add	x2, x2, #0x5e0
  402650:	mov	w0, #0x1                   	// #1
  402654:	bl	401160 <error@plt>
  402658:	stp	x29, x30, [sp, #-64]!
  40265c:	mov	x29, sp
  402660:	stp	x19, x20, [sp, #16]
  402664:	mov	x19, x0
  402668:	str	x21, [sp, #32]
  40266c:	mov	x21, x1
  402670:	str	xzr, [sp, #56]
  402674:	bl	401290 <__errno_location@plt>
  402678:	mov	x20, x0
  40267c:	cbz	x19, 4026c8 <ferror@plt+0x13f8>
  402680:	ldrb	w0, [x19]
  402684:	cbz	w0, 4026c8 <ferror@plt+0x13f8>
  402688:	str	wzr, [x20]
  40268c:	add	x1, sp, #0x38
  402690:	mov	x0, x19
  402694:	bl	401170 <strtod@plt>
  402698:	ldr	w1, [x20]
  40269c:	cbnz	w1, 4026cc <ferror@plt+0x13fc>
  4026a0:	ldr	x0, [sp, #56]
  4026a4:	cmp	x0, #0x0
  4026a8:	ccmp	x0, x19, #0x4, ne  // ne = any
  4026ac:	b.eq	4026cc <ferror@plt+0x13fc>  // b.none
  4026b0:	ldrb	w0, [x0]
  4026b4:	cbnz	w0, 4026cc <ferror@plt+0x13fc>
  4026b8:	ldp	x19, x20, [sp, #16]
  4026bc:	ldr	x21, [sp, #32]
  4026c0:	ldp	x29, x30, [sp], #64
  4026c4:	ret
  4026c8:	ldr	w1, [x20]
  4026cc:	adrp	x2, 405000 <ferror@plt+0x3d30>
  4026d0:	mov	x4, x19
  4026d4:	mov	x3, x21
  4026d8:	add	x2, x2, #0x5e0
  4026dc:	mov	w0, #0x1                   	// #1
  4026e0:	bl	401160 <error@plt>
  4026e4:	nop
  4026e8:	stp	x29, x30, [sp, #-112]!
  4026ec:	mov	x29, sp
  4026f0:	stp	x19, x20, [sp, #16]
  4026f4:	stp	x21, x22, [sp, #32]
  4026f8:	stp	x23, x24, [sp, #48]
  4026fc:	mov	x24, x0
  402700:	stp	x25, x26, [sp, #64]
  402704:	mov	x25, x1
  402708:	cbz	x0, 4028fc <ferror@plt+0x162c>
  40270c:	ldrb	w21, [x0]
  402710:	cbz	w21, 4028fc <ferror@plt+0x162c>
  402714:	bl	401230 <__ctype_b_loc@plt>
  402718:	mov	x22, x24
  40271c:	ldr	x23, [x0]
  402720:	ubfiz	x1, x21, #1, #8
  402724:	ldrh	w0, [x23, x1]
  402728:	tbz	w0, #13, 402740 <ferror@plt+0x1470>
  40272c:	nop
  402730:	ldrb	w21, [x22, #1]!
  402734:	ubfiz	x0, x21, #1, #8
  402738:	ldrh	w0, [x23, x0]
  40273c:	tbnz	w0, #13, 402730 <ferror@plt+0x1460>
  402740:	cmp	w21, #0x2d
  402744:	b.eq	4028e4 <ferror@plt+0x1614>  // b.none
  402748:	cmp	w21, #0x2b
  40274c:	mov	w26, #0x0                   	// #0
  402750:	b.eq	4028c4 <ferror@plt+0x15f4>  // b.none
  402754:	tbz	w0, #11, 4028d8 <ferror@plt+0x1608>
  402758:	adrp	x0, 405000 <ferror@plt+0x3d30>
  40275c:	add	x0, x0, #0x5f0
  402760:	mov	x19, x22
  402764:	ldr	q2, [x0]
  402768:	adrp	x0, 405000 <ferror@plt+0x3d30>
  40276c:	add	x0, x0, #0x600
  402770:	mov	v0.16b, v2.16b
  402774:	ldr	q1, [x0]
  402778:	bl	403f50 <ferror@plt+0x2c80>
  40277c:	mov	v2.16b, v0.16b
  402780:	ldrb	w0, [x19, #1]!
  402784:	ldrh	w0, [x23, x0, lsl #1]
  402788:	tbnz	w0, #11, 402768 <ferror@plt+0x1498>
  40278c:	mov	x20, #0x0                   	// #0
  402790:	mov	x19, #0x0                   	// #0
  402794:	nop
  402798:	sub	w0, w21, #0x30
  40279c:	str	q2, [sp, #80]
  4027a0:	bl	404738 <ferror@plt+0x3468>
  4027a4:	ldr	q2, [sp, #80]
  4027a8:	mov	v1.16b, v2.16b
  4027ac:	str	q2, [sp, #96]
  4027b0:	bl	403f50 <ferror@plt+0x2c80>
  4027b4:	stp	x20, x19, [sp, #80]
  4027b8:	mov	v1.16b, v0.16b
  4027bc:	ldr	q0, [sp, #80]
  4027c0:	bl	402af8 <ferror@plt+0x1828>
  4027c4:	str	q0, [sp, #80]
  4027c8:	adrp	x0, 405000 <ferror@plt+0x3d30>
  4027cc:	add	x0, x0, #0x600
  4027d0:	ldr	q2, [sp, #96]
  4027d4:	ldr	q1, [x0]
  4027d8:	mov	v0.16b, v2.16b
  4027dc:	bl	403620 <ferror@plt+0x2350>
  4027e0:	ldrb	w21, [x22, #1]!
  4027e4:	mov	v2.16b, v0.16b
  4027e8:	ldp	x20, x19, [sp, #80]
  4027ec:	ubfiz	x0, x21, #1, #8
  4027f0:	ldrh	w0, [x23, x0]
  4027f4:	tbnz	w0, #11, 402798 <ferror@plt+0x14c8>
  4027f8:	cbz	w21, 402894 <ferror@plt+0x15c4>
  4027fc:	and	w21, w21, #0xfffffffd
  402800:	and	w21, w21, #0xff
  402804:	cmp	w21, #0x2c
  402808:	b.ne	402920 <ferror@plt+0x1650>  // b.any
  40280c:	ldrb	w0, [x22, #1]
  402810:	add	x22, x22, #0x1
  402814:	ubfiz	x1, x0, #1, #8
  402818:	ldrh	w1, [x23, x1]
  40281c:	tbz	w1, #11, 402890 <ferror@plt+0x15c0>
  402820:	adrp	x1, 405000 <ferror@plt+0x3d30>
  402824:	add	x1, x1, #0x5f0
  402828:	ldr	q2, [x1]
  40282c:	nop
  402830:	sub	w0, w0, #0x30
  402834:	str	q2, [sp, #80]
  402838:	bl	404738 <ferror@plt+0x3468>
  40283c:	ldr	q2, [sp, #80]
  402840:	mov	v1.16b, v2.16b
  402844:	str	q2, [sp, #96]
  402848:	bl	403f50 <ferror@plt+0x2c80>
  40284c:	stp	x20, x19, [sp, #80]
  402850:	mov	v1.16b, v0.16b
  402854:	ldr	q0, [sp, #80]
  402858:	bl	402af8 <ferror@plt+0x1828>
  40285c:	str	q0, [sp, #80]
  402860:	adrp	x0, 405000 <ferror@plt+0x3d30>
  402864:	add	x0, x0, #0x600
  402868:	ldr	q2, [sp, #96]
  40286c:	ldr	q1, [x0]
  402870:	mov	v0.16b, v2.16b
  402874:	bl	403620 <ferror@plt+0x2350>
  402878:	mov	v2.16b, v0.16b
  40287c:	ldrb	w0, [x22, #1]!
  402880:	ldp	x20, x19, [sp, #80]
  402884:	ubfiz	x1, x0, #1, #8
  402888:	ldrh	w1, [x23, x1]
  40288c:	tbnz	w1, #11, 402830 <ferror@plt+0x1560>
  402890:	cbnz	w0, 4028fc <ferror@plt+0x162c>
  402894:	cmp	w26, #0x0
  402898:	eor	x0, x19, #0x8000000000000000
  40289c:	csel	x0, x0, x19, ne  // ne = any
  4028a0:	stp	x20, x0, [sp, #80]
  4028a4:	ldr	q0, [sp, #80]
  4028a8:	bl	4047b8 <ferror@plt+0x34e8>
  4028ac:	ldp	x19, x20, [sp, #16]
  4028b0:	ldp	x21, x22, [sp, #32]
  4028b4:	ldp	x23, x24, [sp, #48]
  4028b8:	ldp	x25, x26, [sp, #64]
  4028bc:	ldp	x29, x30, [sp], #112
  4028c0:	ret
  4028c4:	ldrb	w21, [x22, #1]
  4028c8:	add	x22, x22, #0x1
  4028cc:	ubfiz	x0, x21, #1, #8
  4028d0:	ldrh	w0, [x23, x0]
  4028d4:	tbnz	w0, #11, 402758 <ferror@plt+0x1488>
  4028d8:	mov	x20, #0x0                   	// #0
  4028dc:	mov	x19, #0x0                   	// #0
  4028e0:	b	4027f8 <ferror@plt+0x1528>
  4028e4:	ldrb	w21, [x22, #1]
  4028e8:	mov	w26, #0x1                   	// #1
  4028ec:	add	x22, x22, #0x1
  4028f0:	ubfiz	x0, x21, #1, #8
  4028f4:	ldrh	w0, [x23, x0]
  4028f8:	b	402754 <ferror@plt+0x1484>
  4028fc:	bl	401290 <__errno_location@plt>
  402900:	mov	x1, x0
  402904:	adrp	x2, 405000 <ferror@plt+0x3d30>
  402908:	mov	x4, x24
  40290c:	mov	x3, x25
  402910:	add	x2, x2, #0x5e0
  402914:	ldr	w1, [x1]
  402918:	mov	w0, #0x1                   	// #1
  40291c:	bl	401160 <error@plt>
  402920:	adrp	x2, 405000 <ferror@plt+0x3d30>
  402924:	mov	x4, x24
  402928:	mov	x3, x25
  40292c:	add	x2, x2, #0x5e0
  402930:	mov	w1, #0x16                  	// #22
  402934:	mov	w0, #0x1                   	// #1
  402938:	bl	401160 <error@plt>
  40293c:	nop
  402940:	stp	x29, x30, [sp, #-32]!
  402944:	mov	x29, sp
  402948:	stp	x19, x20, [sp, #16]
  40294c:	mov	x19, x0
  402950:	bl	4011a0 <__fpending@plt>
  402954:	mov	x20, x0
  402958:	mov	x0, x19
  40295c:	bl	4012d0 <ferror@plt>
  402960:	mov	w1, w0
  402964:	mov	x0, x19
  402968:	mov	w19, w1
  40296c:	bl	4011c0 <fclose@plt>
  402970:	cbnz	w19, 402998 <ferror@plt+0x16c8>
  402974:	cbz	w0, 40298c <ferror@plt+0x16bc>
  402978:	cbnz	x20, 4029bc <ferror@plt+0x16ec>
  40297c:	bl	401290 <__errno_location@plt>
  402980:	ldr	w0, [x0]
  402984:	cmp	w0, #0x9
  402988:	csetm	w0, ne  // ne = any
  40298c:	ldp	x19, x20, [sp, #16]
  402990:	ldp	x29, x30, [sp], #32
  402994:	ret
  402998:	cbnz	w0, 4029bc <ferror@plt+0x16ec>
  40299c:	bl	401290 <__errno_location@plt>
  4029a0:	mov	x1, x0
  4029a4:	mov	w0, #0xffffffff            	// #-1
  4029a8:	ldr	w2, [x1]
  4029ac:	cmp	w2, #0x20
  4029b0:	b.eq	40298c <ferror@plt+0x16bc>  // b.none
  4029b4:	str	wzr, [x1]
  4029b8:	b	40298c <ferror@plt+0x16bc>
  4029bc:	mov	w0, #0xffffffff            	// #-1
  4029c0:	b	40298c <ferror@plt+0x16bc>
  4029c4:	nop
  4029c8:	stp	x29, x30, [sp, #-48]!
  4029cc:	adrp	x0, 416000 <ferror@plt+0x14d30>
  4029d0:	mov	x29, sp
  4029d4:	stp	x19, x20, [sp, #16]
  4029d8:	ldr	x19, [x0, #272]
  4029dc:	str	x21, [sp, #32]
  4029e0:	mov	x0, x19
  4029e4:	bl	4011a0 <__fpending@plt>
  4029e8:	mov	x21, x0
  4029ec:	mov	x0, x19
  4029f0:	bl	4012d0 <ferror@plt>
  4029f4:	mov	w20, w0
  4029f8:	mov	x0, x19
  4029fc:	bl	4011c0 <fclose@plt>
  402a00:	mov	w19, w0
  402a04:	cbnz	w20, 402ad4 <ferror@plt+0x1804>
  402a08:	cbz	w0, 402a24 <ferror@plt+0x1754>
  402a0c:	bl	401290 <__errno_location@plt>
  402a10:	mov	x20, x0
  402a14:	ldr	w0, [x0]
  402a18:	cbnz	x21, 402a78 <ferror@plt+0x17a8>
  402a1c:	cmp	w0, #0x9
  402a20:	b.ne	402a78 <ferror@plt+0x17a8>  // b.any
  402a24:	adrp	x0, 416000 <ferror@plt+0x14d30>
  402a28:	ldr	x20, [x0, #256]
  402a2c:	mov	x0, x20
  402a30:	bl	4011a0 <__fpending@plt>
  402a34:	mov	x21, x0
  402a38:	mov	x0, x20
  402a3c:	bl	4012d0 <ferror@plt>
  402a40:	mov	w19, w0
  402a44:	mov	x0, x20
  402a48:	bl	4011c0 <fclose@plt>
  402a4c:	cbnz	w19, 402ab4 <ferror@plt+0x17e4>
  402a50:	cbz	w0, 402a68 <ferror@plt+0x1798>
  402a54:	cbnz	x21, 402acc <ferror@plt+0x17fc>
  402a58:	bl	401290 <__errno_location@plt>
  402a5c:	ldr	w0, [x0]
  402a60:	cmp	w0, #0x9
  402a64:	b.ne	402acc <ferror@plt+0x17fc>  // b.any
  402a68:	ldp	x19, x20, [sp, #16]
  402a6c:	ldr	x21, [sp, #32]
  402a70:	ldp	x29, x30, [sp], #48
  402a74:	ret
  402a78:	cmp	w0, #0x20
  402a7c:	b.eq	402a24 <ferror@plt+0x1754>  // b.none
  402a80:	mov	w2, #0x5                   	// #5
  402a84:	adrp	x1, 405000 <ferror@plt+0x3d30>
  402a88:	mov	x0, #0x0                   	// #0
  402a8c:	add	x1, x1, #0x610
  402a90:	bl	401270 <dcgettext@plt>
  402a94:	mov	x3, x0
  402a98:	ldr	w1, [x20]
  402a9c:	adrp	x2, 405000 <ferror@plt+0x3d30>
  402aa0:	add	x2, x2, #0x620
  402aa4:	mov	w0, #0x0                   	// #0
  402aa8:	bl	401160 <error@plt>
  402aac:	mov	w0, #0x1                   	// #1
  402ab0:	bl	401130 <_exit@plt>
  402ab4:	cbnz	w0, 402acc <ferror@plt+0x17fc>
  402ab8:	bl	401290 <__errno_location@plt>
  402abc:	ldr	w1, [x0]
  402ac0:	cmp	w1, #0x20
  402ac4:	b.eq	402acc <ferror@plt+0x17fc>  // b.none
  402ac8:	str	wzr, [x0]
  402acc:	mov	w0, #0x1                   	// #1
  402ad0:	bl	401130 <_exit@plt>
  402ad4:	bl	401290 <__errno_location@plt>
  402ad8:	mov	x20, x0
  402adc:	ldr	w0, [x0]
  402ae0:	cbnz	w19, 402a78 <ferror@plt+0x17a8>
  402ae4:	cmp	w0, #0x20
  402ae8:	b.eq	402a24 <ferror@plt+0x1754>  // b.none
  402aec:	str	wzr, [x20]
  402af0:	b	402a80 <ferror@plt+0x17b0>
  402af4:	nop
  402af8:	stp	x29, x30, [sp, #-48]!
  402afc:	mov	x29, sp
  402b00:	str	q0, [sp, #16]
  402b04:	str	q1, [sp, #32]
  402b08:	ldp	x4, x1, [sp, #16]
  402b0c:	ldp	x0, x3, [sp, #32]
  402b10:	mrs	x15, fpcr
  402b14:	mov	x11, x0
  402b18:	ubfiz	x0, x3, #3, #48
  402b1c:	lsr	x6, x1, #63
  402b20:	lsr	x5, x3, #63
  402b24:	ubfiz	x2, x1, #3, #48
  402b28:	orr	x9, x0, x11, lsr #61
  402b2c:	ubfx	x7, x1, #48, #15
  402b30:	ubfx	x0, x3, #48, #15
  402b34:	mov	x12, x6
  402b38:	and	w10, w6, #0xff
  402b3c:	mov	x16, x6
  402b40:	cmp	x6, x5
  402b44:	orr	x2, x2, x4, lsr #61
  402b48:	and	w6, w5, #0xff
  402b4c:	mov	x1, x7
  402b50:	lsl	x8, x4, #3
  402b54:	mov	x3, x0
  402b58:	lsl	x13, x11, #3
  402b5c:	b.eq	402d08 <ferror@plt+0x1a38>  // b.none
  402b60:	sub	w0, w7, w0
  402b64:	cmp	w0, #0x0
  402b68:	b.le	402cb4 <ferror@plt+0x19e4>
  402b6c:	cbz	x3, 402d68 <ferror@plt+0x1a98>
  402b70:	orr	x9, x9, #0x8000000000000
  402b74:	mov	x3, #0x7fff                	// #32767
  402b78:	cmp	x1, x3
  402b7c:	b.eq	402f6c <ferror@plt+0x1c9c>  // b.none
  402b80:	cmp	w0, #0x74
  402b84:	b.gt	402ff0 <ferror@plt+0x1d20>
  402b88:	cmp	w0, #0x3f
  402b8c:	b.gt	403150 <ferror@plt+0x1e80>
  402b90:	mov	w3, #0x40                  	// #64
  402b94:	sub	w3, w3, w0
  402b98:	lsr	x5, x13, x0
  402b9c:	lsl	x13, x13, x3
  402ba0:	cmp	x13, #0x0
  402ba4:	cset	x4, ne  // ne = any
  402ba8:	lsl	x3, x9, x3
  402bac:	orr	x3, x3, x5
  402bb0:	lsr	x0, x9, x0
  402bb4:	orr	x3, x3, x4
  402bb8:	sub	x2, x2, x0
  402bbc:	subs	x8, x8, x3
  402bc0:	sbc	x2, x2, xzr
  402bc4:	and	x3, x2, #0x7ffffffffffff
  402bc8:	tbz	x2, #51, 402da8 <ferror@plt+0x1ad8>
  402bcc:	cbz	x3, 402fd4 <ferror@plt+0x1d04>
  402bd0:	clz	x0, x3
  402bd4:	sub	w0, w0, #0xc
  402bd8:	neg	w2, w0
  402bdc:	lsl	x4, x3, x0
  402be0:	lsl	x3, x8, x0
  402be4:	lsr	x8, x8, x2
  402be8:	orr	x2, x8, x4
  402bec:	cmp	x1, w0, sxtw
  402bf0:	sxtw	x4, w0
  402bf4:	b.gt	402fb4 <ferror@plt+0x1ce4>
  402bf8:	sub	w1, w0, w1
  402bfc:	add	w0, w1, #0x1
  402c00:	cmp	w0, #0x3f
  402c04:	b.gt	403118 <ferror@plt+0x1e48>
  402c08:	mov	w1, #0x40                  	// #64
  402c0c:	sub	w1, w1, w0
  402c10:	lsr	x4, x3, x0
  402c14:	lsl	x3, x3, x1
  402c18:	cmp	x3, #0x0
  402c1c:	lsl	x8, x2, x1
  402c20:	cset	x1, ne  // ne = any
  402c24:	orr	x8, x8, x4
  402c28:	lsr	x2, x2, x0
  402c2c:	orr	x8, x8, x1
  402c30:	orr	x5, x8, x2
  402c34:	cbz	x5, 402dbc <ferror@plt+0x1aec>
  402c38:	and	x3, x8, #0x7
  402c3c:	mov	x1, #0x0                   	// #0
  402c40:	mov	w7, #0x1                   	// #1
  402c44:	cbz	x3, 403000 <ferror@plt+0x1d30>
  402c48:	and	x3, x15, #0xc00000
  402c4c:	cmp	x3, #0x400, lsl #12
  402c50:	b.eq	402f44 <ferror@plt+0x1c74>  // b.none
  402c54:	cmp	x3, #0x800, lsl #12
  402c58:	b.eq	402f24 <ferror@plt+0x1c54>  // b.none
  402c5c:	cbz	x3, 402f50 <ferror@plt+0x1c80>
  402c60:	and	x3, x2, #0x8000000000000
  402c64:	mov	w0, #0x10                  	// #16
  402c68:	cbz	w7, 402c70 <ferror@plt+0x19a0>
  402c6c:	orr	w0, w0, #0x8
  402c70:	cbz	x3, 402f88 <ferror@plt+0x1cb8>
  402c74:	add	x1, x1, #0x1
  402c78:	mov	x3, #0x7fff                	// #32767
  402c7c:	cmp	x1, x3
  402c80:	b.eq	402e6c <ferror@plt+0x1b9c>  // b.none
  402c84:	ubfx	x5, x2, #3, #48
  402c88:	extr	x8, x2, x8, #3
  402c8c:	and	w1, w1, #0x7fff
  402c90:	mov	x7, #0x0                   	// #0
  402c94:	orr	w1, w1, w10, lsl #15
  402c98:	bfxil	x7, x5, #0, #48
  402c9c:	fmov	d0, x8
  402ca0:	bfi	x7, x1, #48, #16
  402ca4:	fmov	v0.d[1], x7
  402ca8:	cbnz	w0, 402ec8 <ferror@plt+0x1bf8>
  402cac:	ldp	x29, x30, [sp], #48
  402cb0:	ret
  402cb4:	mov	x14, x5
  402cb8:	b.eq	402dd4 <ferror@plt+0x1b04>  // b.none
  402cbc:	cbnz	x7, 403058 <ferror@plt+0x1d88>
  402cc0:	orr	x1, x2, x8
  402cc4:	cbz	x1, 402d84 <ferror@plt+0x1ab4>
  402cc8:	cmn	w0, #0x1
  402ccc:	b.eq	403474 <ferror@plt+0x21a4>  // b.none
  402cd0:	mov	x1, #0x7fff                	// #32767
  402cd4:	mvn	w0, w0
  402cd8:	cmp	x3, x1
  402cdc:	b.ne	40306c <ferror@plt+0x1d9c>  // b.any
  402ce0:	orr	x0, x9, x13
  402ce4:	cbnz	x0, 4033cc <ferror@plt+0x20fc>
  402ce8:	mov	x16, x14
  402cec:	nop
  402cf0:	mov	x6, #0x0                   	// #0
  402cf4:	fmov	d0, x6
  402cf8:	lsl	x16, x16, #63
  402cfc:	orr	x7, x16, #0x7fff000000000000
  402d00:	fmov	v0.d[1], x7
  402d04:	b	402cac <ferror@plt+0x19dc>
  402d08:	sub	w7, w7, w0
  402d0c:	cmp	w7, #0x0
  402d10:	b.le	402edc <ferror@plt+0x1c0c>
  402d14:	cbz	x0, 402e1c <ferror@plt+0x1b4c>
  402d18:	orr	x9, x9, #0x8000000000000
  402d1c:	mov	x0, #0x7fff                	// #32767
  402d20:	cmp	x1, x0
  402d24:	b.eq	402f6c <ferror@plt+0x1c9c>  // b.none
  402d28:	cmp	w7, #0x74
  402d2c:	b.gt	403100 <ferror@plt+0x1e30>
  402d30:	cmp	w7, #0x3f
  402d34:	b.gt	403200 <ferror@plt+0x1f30>
  402d38:	mov	w0, #0x40                  	// #64
  402d3c:	sub	w0, w0, w7
  402d40:	lsr	x5, x13, x7
  402d44:	lsl	x13, x13, x0
  402d48:	cmp	x13, #0x0
  402d4c:	lsl	x3, x9, x0
  402d50:	cset	x4, ne  // ne = any
  402d54:	orr	x3, x3, x5
  402d58:	lsr	x0, x9, x7
  402d5c:	orr	x3, x3, x4
  402d60:	add	x2, x2, x0
  402d64:	b	40310c <ferror@plt+0x1e3c>
  402d68:	orr	x3, x9, x13
  402d6c:	cbz	x3, 4030dc <ferror@plt+0x1e0c>
  402d70:	subs	w0, w0, #0x1
  402d74:	b.ne	402b74 <ferror@plt+0x18a4>  // b.any
  402d78:	subs	x8, x8, x13
  402d7c:	sbc	x2, x2, x9
  402d80:	b	402bc4 <ferror@plt+0x18f4>
  402d84:	mov	x0, #0x7fff                	// #32767
  402d88:	cmp	x3, x0
  402d8c:	b.eq	4034c0 <ferror@plt+0x21f0>  // b.none
  402d90:	mov	w10, w6
  402d94:	mov	x2, x9
  402d98:	mov	x8, x13
  402d9c:	mov	x1, x3
  402da0:	mov	x12, x5
  402da4:	nop
  402da8:	orr	x5, x8, x2
  402dac:	and	x3, x8, #0x7
  402db0:	mov	w7, #0x0                   	// #0
  402db4:	cbnz	x1, 402c44 <ferror@plt+0x1974>
  402db8:	cbnz	x5, 402c38 <ferror@plt+0x1968>
  402dbc:	mov	x8, #0x0                   	// #0
  402dc0:	mov	x1, #0x0                   	// #0
  402dc4:	mov	w0, #0x0                   	// #0
  402dc8:	and	x5, x5, #0xffffffffffff
  402dcc:	and	w1, w1, #0x7fff
  402dd0:	b	402c90 <ferror@plt+0x19c0>
  402dd4:	add	x5, x7, #0x1
  402dd8:	tst	x5, #0x7ffe
  402ddc:	b.ne	4030ac <ferror@plt+0x1ddc>  // b.any
  402de0:	orr	x7, x2, x8
  402de4:	orr	x5, x9, x13
  402de8:	cbnz	x1, 40326c <ferror@plt+0x1f9c>
  402dec:	cbz	x7, 403314 <ferror@plt+0x2044>
  402df0:	cbz	x5, 403328 <ferror@plt+0x2058>
  402df4:	subs	x4, x8, x13
  402df8:	cmp	x8, x13
  402dfc:	sbc	x3, x2, x9
  402e00:	tbz	x3, #51, 4034f4 <ferror@plt+0x2224>
  402e04:	subs	x8, x13, x8
  402e08:	mov	w10, w6
  402e0c:	sbc	x2, x9, x2
  402e10:	mov	x12, x14
  402e14:	orr	x5, x8, x2
  402e18:	b	402c34 <ferror@plt+0x1964>
  402e1c:	orr	x0, x9, x13
  402e20:	cbz	x0, 4032f4 <ferror@plt+0x2024>
  402e24:	subs	w7, w7, #0x1
  402e28:	b.ne	402d1c <ferror@plt+0x1a4c>  // b.any
  402e2c:	adds	x8, x8, x13
  402e30:	adc	x2, x9, x2
  402e34:	nop
  402e38:	tbz	x2, #51, 402da8 <ferror@plt+0x1ad8>
  402e3c:	add	x1, x1, #0x1
  402e40:	mov	x0, #0x7fff                	// #32767
  402e44:	cmp	x1, x0
  402e48:	b.eq	403334 <ferror@plt+0x2064>  // b.none
  402e4c:	and	x0, x8, #0x1
  402e50:	and	x3, x2, #0xfff7ffffffffffff
  402e54:	orr	x8, x0, x8, lsr #1
  402e58:	mov	w7, #0x0                   	// #0
  402e5c:	orr	x8, x8, x2, lsl #63
  402e60:	lsr	x2, x3, #1
  402e64:	and	x3, x8, #0x7
  402e68:	b	402c44 <ferror@plt+0x1974>
  402e6c:	and	x3, x15, #0xc00000
  402e70:	cbz	x3, 402ea8 <ferror@plt+0x1bd8>
  402e74:	cmp	x3, #0x400, lsl #12
  402e78:	b.eq	402ea0 <ferror@plt+0x1bd0>  // b.none
  402e7c:	cmp	x3, #0x800, lsl #12
  402e80:	csel	w12, w12, wzr, eq  // eq = none
  402e84:	cbnz	w12, 402ea8 <ferror@plt+0x1bd8>
  402e88:	mov	w1, #0x14                  	// #20
  402e8c:	mov	x8, #0xffffffffffffffff    	// #-1
  402e90:	orr	w0, w0, w1
  402e94:	mov	x5, #0x1fffffffffffffff    	// #2305843009213693951
  402e98:	mov	x1, #0x7ffe                	// #32766
  402e9c:	b	402dc8 <ferror@plt+0x1af8>
  402ea0:	cbnz	x12, 402e88 <ferror@plt+0x1bb8>
  402ea4:	nop
  402ea8:	mov	w1, #0x14                  	// #20
  402eac:	and	x16, x10, #0xff
  402eb0:	orr	w0, w0, w1
  402eb4:	mov	x6, #0x0                   	// #0
  402eb8:	fmov	d0, x6
  402ebc:	lsl	x16, x16, #63
  402ec0:	orr	x7, x16, #0x7fff000000000000
  402ec4:	fmov	v0.d[1], x7
  402ec8:	str	q0, [sp, #16]
  402ecc:	bl	404ad8 <ferror@plt+0x3808>
  402ed0:	ldr	q0, [sp, #16]
  402ed4:	ldp	x29, x30, [sp], #48
  402ed8:	ret
  402edc:	b.eq	40301c <ferror@plt+0x1d4c>  // b.none
  402ee0:	cbnz	x1, 4031a0 <ferror@plt+0x1ed0>
  402ee4:	orr	x0, x2, x8
  402ee8:	cbz	x0, 40340c <ferror@plt+0x213c>
  402eec:	cmn	w7, #0x1
  402ef0:	b.eq	40356c <ferror@plt+0x229c>  // b.none
  402ef4:	mov	x0, #0x7fff                	// #32767
  402ef8:	mvn	w7, w7
  402efc:	cmp	x3, x0
  402f00:	b.ne	4031b4 <ferror@plt+0x1ee4>  // b.any
  402f04:	orr	x0, x9, x13
  402f08:	cbz	x0, 402cf0 <ferror@plt+0x1a20>
  402f0c:	lsr	x7, x9, #50
  402f10:	mov	x8, x13
  402f14:	eor	x7, x7, #0x1
  402f18:	mov	x2, x9
  402f1c:	and	w7, w7, #0x1
  402f20:	b	402f80 <ferror@plt+0x1cb0>
  402f24:	mov	w0, #0x10                  	// #16
  402f28:	cbz	x12, 402f34 <ferror@plt+0x1c64>
  402f2c:	adds	x8, x8, #0x8
  402f30:	cinc	x2, x2, cs  // cs = hs, nlast
  402f34:	and	x3, x2, #0x8000000000000
  402f38:	cbz	w7, 402c70 <ferror@plt+0x19a0>
  402f3c:	orr	w0, w0, #0x8
  402f40:	b	402c70 <ferror@plt+0x19a0>
  402f44:	mov	w0, #0x10                  	// #16
  402f48:	cbnz	x12, 402f34 <ferror@plt+0x1c64>
  402f4c:	b	402f2c <ferror@plt+0x1c5c>
  402f50:	and	x3, x8, #0xf
  402f54:	mov	w0, #0x10                  	// #16
  402f58:	cmp	x3, #0x4
  402f5c:	b.eq	402f34 <ferror@plt+0x1c64>  // b.none
  402f60:	adds	x8, x8, #0x4
  402f64:	cinc	x2, x2, cs  // cs = hs, nlast
  402f68:	b	402f34 <ferror@plt+0x1c64>
  402f6c:	orr	x0, x2, x8
  402f70:	cbz	x0, 402cf0 <ferror@plt+0x1a20>
  402f74:	lsr	x7, x2, #50
  402f78:	eor	x7, x7, #0x1
  402f7c:	and	w7, w7, #0x1
  402f80:	mov	w0, w7
  402f84:	mov	x1, #0x7fff                	// #32767
  402f88:	lsr	x5, x2, #3
  402f8c:	extr	x8, x2, x8, #3
  402f90:	mov	x2, #0x7fff                	// #32767
  402f94:	cmp	x1, x2
  402f98:	b.ne	402dc8 <ferror@plt+0x1af8>  // b.any
  402f9c:	orr	x1, x5, x8
  402fa0:	cbz	x1, 40360c <ferror@plt+0x233c>
  402fa4:	orr	x5, x5, #0x800000000000
  402fa8:	mov	w1, #0x7fff                	// #32767
  402fac:	and	x5, x5, #0xffffffffffff
  402fb0:	b	402c90 <ferror@plt+0x19c0>
  402fb4:	mov	x8, x3
  402fb8:	and	x2, x2, #0xfff7ffffffffffff
  402fbc:	sub	x1, x1, x4
  402fc0:	orr	x5, x8, x2
  402fc4:	and	x3, x8, #0x7
  402fc8:	mov	w7, #0x0                   	// #0
  402fcc:	cbz	x1, 402db8 <ferror@plt+0x1ae8>
  402fd0:	b	402c44 <ferror@plt+0x1974>
  402fd4:	clz	x2, x8
  402fd8:	add	w0, w2, #0x34
  402fdc:	cmp	w0, #0x3f
  402fe0:	b.le	402bd8 <ferror@plt+0x1908>
  402fe4:	sub	w2, w2, #0xc
  402fe8:	lsl	x2, x8, x2
  402fec:	b	402bec <ferror@plt+0x191c>
  402ff0:	orr	x0, x9, x13
  402ff4:	cmp	x0, #0x0
  402ff8:	cset	x3, ne  // ne = any
  402ffc:	b	402bbc <ferror@plt+0x18ec>
  403000:	and	x3, x2, #0x8000000000000
  403004:	mov	w0, #0x0                   	// #0
  403008:	cbz	w7, 402c70 <ferror@plt+0x19a0>
  40300c:	mov	w0, #0x0                   	// #0
  403010:	tbz	w15, #11, 402c70 <ferror@plt+0x19a0>
  403014:	orr	w0, w0, #0x8
  403018:	b	402c70 <ferror@plt+0x19a0>
  40301c:	add	x0, x1, #0x1
  403020:	tst	x0, #0x7ffe
  403024:	b.ne	40322c <ferror@plt+0x1f5c>  // b.any
  403028:	orr	x14, x2, x8
  40302c:	cbnz	x1, 4033e8 <ferror@plt+0x2118>
  403030:	orr	x5, x9, x13
  403034:	cbz	x14, 40343c <ferror@plt+0x216c>
  403038:	cbz	x5, 403328 <ferror@plt+0x2058>
  40303c:	adds	x8, x8, x13
  403040:	adc	x2, x9, x2
  403044:	tbz	x2, #51, 402e14 <ferror@plt+0x1b44>
  403048:	and	x2, x2, #0xfff7ffffffffffff
  40304c:	and	x3, x8, #0x7
  403050:	mov	x1, #0x1                   	// #1
  403054:	b	402c44 <ferror@plt+0x1974>
  403058:	mov	x1, #0x7fff                	// #32767
  40305c:	neg	w0, w0
  403060:	orr	x2, x2, #0x8000000000000
  403064:	cmp	x3, x1
  403068:	b.eq	402ce0 <ferror@plt+0x1a10>  // b.none
  40306c:	cmp	w0, #0x74
  403070:	b.gt	40317c <ferror@plt+0x1eac>
  403074:	cmp	w0, #0x3f
  403078:	b.gt	403398 <ferror@plt+0x20c8>
  40307c:	mov	w1, #0x40                  	// #64
  403080:	sub	w1, w1, w0
  403084:	lsr	x4, x8, x0
  403088:	lsl	x8, x8, x1
  40308c:	cmp	x8, #0x0
  403090:	lsl	x8, x2, x1
  403094:	cset	x1, ne  // ne = any
  403098:	orr	x8, x8, x4
  40309c:	lsr	x0, x2, x0
  4030a0:	orr	x8, x8, x1
  4030a4:	sub	x9, x9, x0
  4030a8:	b	403188 <ferror@plt+0x1eb8>
  4030ac:	subs	x4, x8, x13
  4030b0:	cmp	x8, x13
  4030b4:	sbc	x3, x2, x9
  4030b8:	tbnz	x3, #51, 403254 <ferror@plt+0x1f84>
  4030bc:	orr	x5, x4, x3
  4030c0:	cbnz	x5, 403380 <ferror@plt+0x20b0>
  4030c4:	and	x15, x15, #0xc00000
  4030c8:	mov	x8, #0x0                   	// #0
  4030cc:	cmp	x15, #0x800, lsl #12
  4030d0:	mov	x1, #0x0                   	// #0
  4030d4:	cset	w10, eq  // eq = none
  4030d8:	b	402dc8 <ferror@plt+0x1af8>
  4030dc:	mov	x0, #0x7fff                	// #32767
  4030e0:	cmp	x7, x0
  4030e4:	b.ne	402da8 <ferror@plt+0x1ad8>  // b.any
  4030e8:	orr	x0, x2, x8
  4030ec:	cbnz	x0, 402f74 <ferror@plt+0x1ca4>
  4030f0:	mov	x8, #0x0                   	// #0
  4030f4:	mov	x5, #0x0                   	// #0
  4030f8:	mov	w0, #0x0                   	// #0
  4030fc:	b	402f9c <ferror@plt+0x1ccc>
  403100:	orr	x0, x9, x13
  403104:	cmp	x0, #0x0
  403108:	cset	x3, ne  // ne = any
  40310c:	adds	x8, x3, x8
  403110:	cinc	x2, x2, cs  // cs = hs, nlast
  403114:	b	402e38 <ferror@plt+0x1b68>
  403118:	mov	w4, #0x80                  	// #128
  40311c:	sub	w4, w4, w0
  403120:	cmp	w0, #0x40
  403124:	sub	w8, w1, #0x3f
  403128:	lsl	x0, x2, x4
  40312c:	orr	x0, x3, x0
  403130:	csel	x3, x0, x3, ne  // ne = any
  403134:	lsr	x8, x2, x8
  403138:	cmp	x3, #0x0
  40313c:	mov	x2, #0x0                   	// #0
  403140:	cset	x0, ne  // ne = any
  403144:	orr	x8, x0, x8
  403148:	mov	x5, x8
  40314c:	b	402c34 <ferror@plt+0x1964>
  403150:	mov	w4, #0x80                  	// #128
  403154:	sub	w4, w4, w0
  403158:	subs	w0, w0, #0x40
  40315c:	lsl	x4, x9, x4
  403160:	orr	x4, x13, x4
  403164:	csel	x13, x4, x13, ne  // ne = any
  403168:	lsr	x0, x9, x0
  40316c:	cmp	x13, #0x0
  403170:	cset	x3, ne  // ne = any
  403174:	orr	x3, x3, x0
  403178:	b	402bbc <ferror@plt+0x18ec>
  40317c:	orr	x2, x2, x8
  403180:	cmp	x2, #0x0
  403184:	cset	x8, ne  // ne = any
  403188:	subs	x8, x13, x8
  40318c:	mov	w10, w6
  403190:	sbc	x2, x9, xzr
  403194:	mov	x1, x3
  403198:	mov	x12, x14
  40319c:	b	402bc4 <ferror@plt+0x18f4>
  4031a0:	mov	x0, #0x7fff                	// #32767
  4031a4:	neg	w7, w7
  4031a8:	orr	x2, x2, #0x8000000000000
  4031ac:	cmp	x3, x0
  4031b0:	b.eq	402f04 <ferror@plt+0x1c34>  // b.none
  4031b4:	cmp	w7, #0x74
  4031b8:	b.gt	403388 <ferror@plt+0x20b8>
  4031bc:	cmp	w7, #0x3f
  4031c0:	b.gt	403448 <ferror@plt+0x2178>
  4031c4:	mov	w1, #0x40                  	// #64
  4031c8:	sub	w1, w1, w7
  4031cc:	lsr	x4, x8, x7
  4031d0:	lsl	x8, x8, x1
  4031d4:	cmp	x8, #0x0
  4031d8:	cset	x0, ne  // ne = any
  4031dc:	lsl	x8, x2, x1
  4031e0:	orr	x8, x8, x4
  4031e4:	lsr	x7, x2, x7
  4031e8:	orr	x8, x8, x0
  4031ec:	add	x9, x9, x7
  4031f0:	adds	x8, x8, x13
  4031f4:	mov	x1, x3
  4031f8:	cinc	x2, x9, cs  // cs = hs, nlast
  4031fc:	b	402e38 <ferror@plt+0x1b68>
  403200:	mov	w3, #0x80                  	// #128
  403204:	sub	w3, w3, w7
  403208:	subs	w0, w7, #0x40
  40320c:	lsl	x3, x9, x3
  403210:	orr	x3, x13, x3
  403214:	csel	x13, x3, x13, ne  // ne = any
  403218:	lsr	x0, x9, x0
  40321c:	cmp	x13, #0x0
  403220:	cset	x3, ne  // ne = any
  403224:	orr	x3, x3, x0
  403228:	b	40310c <ferror@plt+0x1e3c>
  40322c:	mov	x1, #0x7fff                	// #32767
  403230:	cmp	x0, x1
  403234:	b.eq	403490 <ferror@plt+0x21c0>  // b.none
  403238:	adds	x8, x8, x13
  40323c:	mov	x1, x0
  403240:	adc	x2, x9, x2
  403244:	ubfx	x3, x8, #1, #3
  403248:	extr	x8, x2, x8, #1
  40324c:	lsr	x2, x2, #1
  403250:	b	402c44 <ferror@plt+0x1974>
  403254:	cmp	x13, x8
  403258:	mov	w10, w6
  40325c:	sbc	x3, x9, x2
  403260:	sub	x8, x13, x8
  403264:	mov	x12, x14
  403268:	b	402bcc <ferror@plt+0x18fc>
  40326c:	mov	x12, #0x7fff                	// #32767
  403270:	cmp	x1, x12
  403274:	b.eq	4032a0 <ferror@plt+0x1fd0>  // b.none
  403278:	cmp	x3, x12
  40327c:	b.eq	4034d0 <ferror@plt+0x2200>  // b.none
  403280:	cbnz	x7, 4032b8 <ferror@plt+0x1fe8>
  403284:	mov	w7, w0
  403288:	cbnz	x5, 4035b0 <ferror@plt+0x22e0>
  40328c:	mov	x8, #0xffffffffffffffff    	// #-1
  403290:	mov	x5, #0xffffffffffff        	// #281474976710655
  403294:	mov	w0, #0x1                   	// #1
  403298:	mov	w10, #0x0                   	// #0
  40329c:	b	402fa4 <ferror@plt+0x1cd4>
  4032a0:	cbz	x7, 4035cc <ferror@plt+0x22fc>
  4032a4:	lsr	x0, x2, #50
  4032a8:	cmp	x3, x1
  4032ac:	eor	x0, x0, #0x1
  4032b0:	and	w0, w0, #0x1
  4032b4:	b.eq	4034d0 <ferror@plt+0x2200>  // b.none
  4032b8:	cbz	x5, 4034ec <ferror@plt+0x221c>
  4032bc:	bfi	x4, x2, #61, #3
  4032c0:	lsr	x5, x2, #3
  4032c4:	mov	x8, x4
  4032c8:	tbz	x2, #50, 4032e4 <ferror@plt+0x2014>
  4032cc:	lsr	x1, x9, #3
  4032d0:	tbnz	x9, #50, 4032e4 <ferror@plt+0x2014>
  4032d4:	mov	x8, x11
  4032d8:	mov	w10, w6
  4032dc:	bfi	x8, x9, #61, #3
  4032e0:	mov	x5, x1
  4032e4:	extr	x5, x5, x8, #61
  4032e8:	bfi	x8, x5, #61, #3
  4032ec:	lsr	x5, x5, #3
  4032f0:	b	402f9c <ferror@plt+0x1ccc>
  4032f4:	mov	x0, #0x7fff                	// #32767
  4032f8:	cmp	x1, x0
  4032fc:	b.ne	402da8 <ferror@plt+0x1ad8>  // b.any
  403300:	orr	x0, x2, x8
  403304:	cbz	x0, 4030f0 <ferror@plt+0x1e20>
  403308:	lsr	x7, x2, #50
  40330c:	eor	w7, w7, #0x1
  403310:	b	402f80 <ferror@plt+0x1cb0>
  403314:	cbz	x5, 403428 <ferror@plt+0x2158>
  403318:	mov	w10, w6
  40331c:	mov	x2, x9
  403320:	mov	x8, x13
  403324:	mov	x12, x14
  403328:	mov	x1, #0x0                   	// #0
  40332c:	mov	x3, #0x0                   	// #0
  403330:	b	40300c <ferror@plt+0x1d3c>
  403334:	ands	x3, x15, #0xc00000
  403338:	b.eq	4033c4 <ferror@plt+0x20f4>  // b.none
  40333c:	cmp	x3, #0x400, lsl #12
  403340:	eor	w0, w10, #0x1
  403344:	cset	w1, eq  // eq = none
  403348:	tst	w1, w0
  40334c:	b.ne	4035e8 <ferror@plt+0x2318>  // b.any
  403350:	cmp	x3, #0x800, lsl #12
  403354:	b.eq	403594 <ferror@plt+0x22c4>  // b.none
  403358:	cmp	x3, #0x400, lsl #12
  40335c:	mov	w0, #0x14                  	// #20
  403360:	b.ne	402e70 <ferror@plt+0x1ba0>  // b.any
  403364:	mov	x2, #0xffffffffffffffff    	// #-1
  403368:	mov	x1, #0x7ffe                	// #32766
  40336c:	mov	x8, x2
  403370:	mov	w7, #0x0                   	// #0
  403374:	mov	w0, #0x14                  	// #20
  403378:	cbnz	x12, 402f34 <ferror@plt+0x1c64>
  40337c:	b	402f2c <ferror@plt+0x1c5c>
  403380:	mov	x8, x4
  403384:	b	402bcc <ferror@plt+0x18fc>
  403388:	orr	x2, x2, x8
  40338c:	cmp	x2, #0x0
  403390:	cset	x8, ne  // ne = any
  403394:	b	4031f0 <ferror@plt+0x1f20>
  403398:	mov	w1, #0x80                  	// #128
  40339c:	sub	w1, w1, w0
  4033a0:	subs	w0, w0, #0x40
  4033a4:	lsl	x1, x2, x1
  4033a8:	orr	x1, x8, x1
  4033ac:	csel	x8, x1, x8, ne  // ne = any
  4033b0:	lsr	x2, x2, x0
  4033b4:	cmp	x8, #0x0
  4033b8:	cset	x8, ne  // ne = any
  4033bc:	orr	x8, x8, x2
  4033c0:	b	403188 <ferror@plt+0x1eb8>
  4033c4:	mov	w0, #0x14                  	// #20
  4033c8:	b	402eb4 <ferror@plt+0x1be4>
  4033cc:	lsr	x7, x9, #50
  4033d0:	mov	w10, w6
  4033d4:	eor	x7, x7, #0x1
  4033d8:	mov	x8, x13
  4033dc:	and	w7, w7, #0x1
  4033e0:	mov	x2, x9
  4033e4:	b	402f80 <ferror@plt+0x1cb0>
  4033e8:	mov	x0, #0x7fff                	// #32767
  4033ec:	cmp	x1, x0
  4033f0:	b.eq	403510 <ferror@plt+0x2240>  // b.none
  4033f4:	cmp	x3, x0
  4033f8:	b.eq	403584 <ferror@plt+0x22b4>  // b.none
  4033fc:	cbnz	x14, 403528 <ferror@plt+0x2258>
  403400:	mov	x2, x9
  403404:	mov	x8, x13
  403408:	b	402f80 <ferror@plt+0x1cb0>
  40340c:	mov	x0, #0x7fff                	// #32767
  403410:	cmp	x3, x0
  403414:	b.eq	4035c0 <ferror@plt+0x22f0>  // b.none
  403418:	mov	x2, x9
  40341c:	mov	x8, x13
  403420:	mov	x1, x3
  403424:	b	402da8 <ferror@plt+0x1ad8>
  403428:	and	x15, x15, #0xc00000
  40342c:	mov	x8, #0x0                   	// #0
  403430:	cmp	x15, #0x800, lsl #12
  403434:	cset	w10, eq  // eq = none
  403438:	b	402dc8 <ferror@plt+0x1af8>
  40343c:	mov	x2, x9
  403440:	mov	x8, x13
  403444:	b	402c34 <ferror@plt+0x1964>
  403448:	mov	w0, #0x80                  	// #128
  40344c:	sub	w0, w0, w7
  403450:	subs	w7, w7, #0x40
  403454:	lsl	x0, x2, x0
  403458:	orr	x0, x8, x0
  40345c:	csel	x8, x0, x8, ne  // ne = any
  403460:	lsr	x2, x2, x7
  403464:	cmp	x8, #0x0
  403468:	cset	x8, ne  // ne = any
  40346c:	orr	x8, x8, x2
  403470:	b	4031f0 <ferror@plt+0x1f20>
  403474:	cmp	x13, x8
  403478:	mov	w10, w6
  40347c:	sbc	x2, x9, x2
  403480:	sub	x8, x13, x8
  403484:	mov	x1, x3
  403488:	mov	x12, x5
  40348c:	b	402bc4 <ferror@plt+0x18f4>
  403490:	ands	x3, x15, #0xc00000
  403494:	b.eq	4033c4 <ferror@plt+0x20f4>  // b.none
  403498:	cmp	x3, #0x400, lsl #12
  40349c:	eor	w0, w10, #0x1
  4034a0:	csel	w0, w0, wzr, eq  // eq = none
  4034a4:	cbnz	w0, 4035e8 <ferror@plt+0x2318>
  4034a8:	cmp	x3, #0x800, lsl #12
  4034ac:	b.ne	403358 <ferror@plt+0x2088>  // b.any
  4034b0:	cbz	x12, 403598 <ferror@plt+0x22c8>
  4034b4:	mov	w0, #0x14                  	// #20
  4034b8:	mov	x16, #0x1                   	// #1
  4034bc:	b	402eb4 <ferror@plt+0x1be4>
  4034c0:	orr	x0, x9, x13
  4034c4:	cbnz	x0, 4033cc <ferror@plt+0x20fc>
  4034c8:	mov	w10, w6
  4034cc:	b	4030f0 <ferror@plt+0x1e20>
  4034d0:	cbz	x5, 4035dc <ferror@plt+0x230c>
  4034d4:	tst	x9, #0x4000000000000
  4034d8:	csinc	w0, w0, wzr, ne  // ne = any
  4034dc:	cbnz	x7, 4032bc <ferror@plt+0x1fec>
  4034e0:	mov	w10, w6
  4034e4:	mov	x2, x9
  4034e8:	mov	x8, x13
  4034ec:	mov	w7, w0
  4034f0:	b	402f80 <ferror@plt+0x1cb0>
  4034f4:	orr	x5, x4, x3
  4034f8:	cbz	x5, 403428 <ferror@plt+0x2158>
  4034fc:	mov	x2, x3
  403500:	mov	x8, x4
  403504:	and	x3, x4, #0x7
  403508:	mov	w7, #0x1                   	// #1
  40350c:	b	402c44 <ferror@plt+0x1974>
  403510:	cbz	x14, 40357c <ferror@plt+0x22ac>
  403514:	lsr	x7, x2, #50
  403518:	cmp	x3, x1
  40351c:	eor	x7, x7, #0x1
  403520:	and	w7, w7, #0x1
  403524:	b.eq	4035f4 <ferror@plt+0x2324>  // b.none
  403528:	orr	x13, x9, x13
  40352c:	cbz	x13, 402f80 <ferror@plt+0x1cb0>
  403530:	bfi	x4, x2, #61, #3
  403534:	lsr	x5, x2, #3
  403538:	mov	x8, x4
  40353c:	tbz	x2, #50, 403558 <ferror@plt+0x2288>
  403540:	lsr	x0, x9, #3
  403544:	tbnz	x9, #50, 403558 <ferror@plt+0x2288>
  403548:	and	x8, x11, #0x1fffffffffffffff
  40354c:	mov	w10, w6
  403550:	orr	x8, x8, x9, lsl #61
  403554:	mov	x5, x0
  403558:	mov	w0, w7
  40355c:	extr	x5, x5, x8, #61
  403560:	bfi	x8, x5, #61, #3
  403564:	lsr	x5, x5, #3
  403568:	b	402f9c <ferror@plt+0x1ccc>
  40356c:	adds	x8, x8, x13
  403570:	mov	x1, x3
  403574:	adc	x2, x9, x2
  403578:	b	402e38 <ferror@plt+0x1b68>
  40357c:	cmp	x3, x1
  403580:	b.ne	403400 <ferror@plt+0x2130>  // b.any
  403584:	orr	x0, x9, x13
  403588:	cbnz	x0, 4035fc <ferror@plt+0x232c>
  40358c:	cbz	x14, 4030f0 <ferror@plt+0x1e20>
  403590:	b	402f80 <ferror@plt+0x1cb0>
  403594:	cbnz	x16, 4034b4 <ferror@plt+0x21e4>
  403598:	mov	x2, #0xffffffffffffffff    	// #-1
  40359c:	mov	w10, #0x0                   	// #0
  4035a0:	mov	x8, x2
  4035a4:	mov	x1, #0x7ffe                	// #32766
  4035a8:	mov	w0, #0x14                  	// #20
  4035ac:	b	402c74 <ferror@plt+0x19a4>
  4035b0:	mov	w10, w6
  4035b4:	mov	x2, x9
  4035b8:	mov	x8, x13
  4035bc:	b	402f80 <ferror@plt+0x1cb0>
  4035c0:	orr	x0, x9, x13
  4035c4:	cbz	x0, 4030f0 <ferror@plt+0x1e20>
  4035c8:	b	402f0c <ferror@plt+0x1c3c>
  4035cc:	cmp	x3, x1
  4035d0:	b.eq	4034d0 <ferror@plt+0x2200>  // b.none
  4035d4:	mov	w7, #0x0                   	// #0
  4035d8:	b	403288 <ferror@plt+0x1fb8>
  4035dc:	cbnz	x7, 4034ec <ferror@plt+0x221c>
  4035e0:	mov	w7, w0
  4035e4:	b	403288 <ferror@plt+0x1fb8>
  4035e8:	mov	w0, #0x14                  	// #20
  4035ec:	mov	x16, #0x0                   	// #0
  4035f0:	b	402eb4 <ferror@plt+0x1be4>
  4035f4:	orr	x0, x9, x13
  4035f8:	cbz	x0, 402f80 <ferror@plt+0x1cb0>
  4035fc:	tst	x9, #0x4000000000000
  403600:	csinc	w7, w7, wzr, ne  // ne = any
  403604:	cbnz	x14, 403530 <ferror@plt+0x2260>
  403608:	b	403400 <ferror@plt+0x2130>
  40360c:	mov	x8, #0x0                   	// #0
  403610:	mov	w1, #0x7fff                	// #32767
  403614:	mov	x5, #0x0                   	// #0
  403618:	b	402c90 <ferror@plt+0x19c0>
  40361c:	nop
  403620:	stp	x29, x30, [sp, #-48]!
  403624:	mov	x29, sp
  403628:	str	q0, [sp, #16]
  40362c:	str	q1, [sp, #32]
  403630:	ldp	x2, x0, [sp, #16]
  403634:	ldp	x5, x3, [sp, #32]
  403638:	mrs	x11, fpcr
  40363c:	lsr	x1, x0, #63
  403640:	ubfx	x6, x0, #0, #48
  403644:	and	w13, w1, #0xff
  403648:	mov	x9, x1
  40364c:	ubfx	x7, x0, #48, #15
  403650:	cbz	w7, 403a68 <ferror@plt+0x2798>
  403654:	mov	w1, #0x7fff                	// #32767
  403658:	cmp	w7, w1
  40365c:	b.eq	403aa8 <ferror@plt+0x27d8>  // b.none
  403660:	and	x7, x7, #0xffff
  403664:	extr	x6, x6, x2, #61
  403668:	mov	x15, #0xffffffffffffc001    	// #-16383
  40366c:	orr	x4, x6, #0x8000000000000
  403670:	add	x7, x7, x15
  403674:	lsl	x2, x2, #3
  403678:	mov	x14, #0x2                   	// #2
  40367c:	mov	x12, #0x1                   	// #1
  403680:	mov	x1, #0x3                   	// #3
  403684:	mov	x16, #0x0                   	// #0
  403688:	mov	x17, #0x0                   	// #0
  40368c:	mov	w0, #0x0                   	// #0
  403690:	lsr	x8, x3, #63
  403694:	ubfx	x6, x3, #0, #48
  403698:	and	w15, w8, #0xff
  40369c:	ubfx	x10, x3, #48, #15
  4036a0:	cbz	w10, 403a20 <ferror@plt+0x2750>
  4036a4:	mov	w12, #0x7fff                	// #32767
  4036a8:	cmp	w10, w12
  4036ac:	b.eq	4039ec <ferror@plt+0x271c>  // b.none
  4036b0:	and	x10, x10, #0xffff
  4036b4:	extr	x6, x6, x5, #61
  4036b8:	mov	x14, #0xffffffffffffc001    	// #-16383
  4036bc:	add	x10, x10, x14
  4036c0:	orr	x6, x6, #0x8000000000000
  4036c4:	sub	x7, x7, x10
  4036c8:	lsl	x5, x5, #3
  4036cc:	mov	x1, x16
  4036d0:	mov	x3, #0x0                   	// #0
  4036d4:	eor	w10, w13, w15
  4036d8:	cmp	x1, #0x9
  4036dc:	and	x12, x10, #0xff
  4036e0:	mov	x14, x12
  4036e4:	b.gt	4037ac <ferror@plt+0x24dc>
  4036e8:	cmp	x1, #0x7
  4036ec:	b.gt	403b64 <ferror@plt+0x2894>
  4036f0:	cmp	x1, #0x3
  4036f4:	b.eq	403710 <ferror@plt+0x2440>  // b.none
  4036f8:	b.le	4037d4 <ferror@plt+0x2504>
  4036fc:	cmp	x1, #0x5
  403700:	b.eq	4037bc <ferror@plt+0x24ec>  // b.none
  403704:	b.le	403804 <ferror@plt+0x2534>
  403708:	cmp	x1, #0x6
  40370c:	b.eq	403778 <ferror@plt+0x24a8>  // b.none
  403710:	cmp	x3, #0x1
  403714:	b.eq	403774 <ferror@plt+0x24a4>  // b.none
  403718:	cbz	x3, 40372c <ferror@plt+0x245c>
  40371c:	cmp	x3, #0x2
  403720:	b.eq	403b60 <ferror@plt+0x2890>  // b.none
  403724:	cmp	x3, #0x3
  403728:	b.eq	403d58 <ferror@plt+0x2a88>  // b.none
  40372c:	mov	x1, #0x3fff                	// #16383
  403730:	mov	w10, w15
  403734:	mov	x14, x8
  403738:	add	x3, x7, x1
  40373c:	cmp	x3, #0x0
  403740:	b.le	403c30 <ferror@plt+0x2960>
  403744:	tst	x5, #0x7
  403748:	b.ne	403b90 <ferror@plt+0x28c0>  // b.any
  40374c:	tbz	x6, #52, 403758 <ferror@plt+0x2488>
  403750:	and	x6, x6, #0xffefffffffffffff
  403754:	add	x3, x7, #0x4, lsl #12
  403758:	mov	x1, #0x7ffe                	// #32766
  40375c:	cmp	x3, x1
  403760:	b.gt	403d14 <ferror@plt+0x2a44>
  403764:	and	w1, w3, #0x7fff
  403768:	extr	x2, x6, x5, #3
  40376c:	ubfx	x6, x6, #3, #48
  403770:	b	403784 <ferror@plt+0x24b4>
  403774:	mov	w10, w15
  403778:	mov	w1, #0x0                   	// #0
  40377c:	mov	x6, #0x0                   	// #0
  403780:	mov	x2, #0x0                   	// #0
  403784:	mov	x5, #0x0                   	// #0
  403788:	orr	w1, w1, w10, lsl #15
  40378c:	bfxil	x5, x6, #0, #48
  403790:	fmov	d0, x2
  403794:	bfi	x5, x1, #48, #16
  403798:	fmov	v0.d[1], x5
  40379c:	cbnz	w0, 4037f4 <ferror@plt+0x2524>
  4037a0:	ldp	x29, x30, [sp], #48
  4037a4:	ret
  4037a8:	mov	x3, #0x3                   	// #3
  4037ac:	cmp	x1, #0xb
  4037b0:	b.gt	403ad4 <ferror@plt+0x2804>
  4037b4:	cmp	x1, #0xa
  4037b8:	b.ne	403710 <ferror@plt+0x2440>  // b.any
  4037bc:	mov	w10, #0x0                   	// #0
  4037c0:	mov	x6, #0xffffffffffff        	// #281474976710655
  4037c4:	mov	x2, #0xffffffffffffffff    	// #-1
  4037c8:	mov	w0, #0x1                   	// #1
  4037cc:	mov	w1, #0x7fff                	// #32767
  4037d0:	b	403784 <ferror@plt+0x24b4>
  4037d4:	cmp	x1, #0x1
  4037d8:	b.ne	4039e0 <ferror@plt+0x2710>  // b.any
  4037dc:	mov	x4, #0x0                   	// #0
  4037e0:	fmov	d0, x4
  4037e4:	lsl	x12, x12, #63
  4037e8:	orr	w0, w0, #0x2
  4037ec:	orr	x5, x12, #0x7fff000000000000
  4037f0:	fmov	v0.d[1], x5
  4037f4:	str	q0, [sp, #16]
  4037f8:	bl	404ad8 <ferror@plt+0x3808>
  4037fc:	ldr	q0, [sp, #16]
  403800:	b	4037a0 <ferror@plt+0x24d0>
  403804:	cmp	x1, #0x4
  403808:	b.eq	403778 <ferror@plt+0x24a8>  // b.none
  40380c:	cmp	x4, x6
  403810:	b.ls	403b74 <ferror@plt+0x28a4>  // b.plast
  403814:	lsr	x3, x4, #1
  403818:	extr	x8, x4, x2, #1
  40381c:	lsl	x2, x2, #63
  403820:	ubfx	x13, x6, #20, #32
  403824:	extr	x9, x6, x5, #52
  403828:	lsl	x12, x5, #12
  40382c:	and	x15, x9, #0xffffffff
  403830:	udiv	x5, x3, x13
  403834:	msub	x3, x5, x13, x3
  403838:	mul	x1, x15, x5
  40383c:	extr	x3, x3, x8, #32
  403840:	cmp	x1, x3
  403844:	b.ls	403858 <ferror@plt+0x2588>  // b.plast
  403848:	adds	x3, x9, x3
  40384c:	ccmp	x1, x3, #0x0, cc  // cc = lo, ul, last
  403850:	b.hi	403e30 <ferror@plt+0x2b60>  // b.pmore
  403854:	sub	x5, x5, #0x1
  403858:	sub	x3, x3, x1
  40385c:	mov	x4, x8
  403860:	udiv	x1, x3, x13
  403864:	msub	x3, x1, x13, x3
  403868:	mul	x6, x15, x1
  40386c:	bfi	x4, x3, #32, #32
  403870:	cmp	x6, x4
  403874:	b.ls	403888 <ferror@plt+0x25b8>  // b.plast
  403878:	adds	x4, x9, x4
  40387c:	ccmp	x6, x4, #0x0, cc  // cc = lo, ul, last
  403880:	b.hi	403e3c <ferror@plt+0x2b6c>  // b.pmore
  403884:	sub	x1, x1, #0x1
  403888:	orr	x8, x1, x5, lsl #32
  40388c:	and	x17, x12, #0xffffffff
  403890:	and	x1, x8, #0xffffffff
  403894:	lsr	x16, x12, #32
  403898:	lsr	x5, x8, #32
  40389c:	sub	x4, x4, x6
  4038a0:	mov	x18, #0x100000000           	// #4294967296
  4038a4:	mul	x3, x1, x17
  4038a8:	mul	x30, x5, x17
  4038ac:	madd	x6, x16, x1, x30
  4038b0:	and	x1, x3, #0xffffffff
  4038b4:	mul	x5, x5, x16
  4038b8:	add	x3, x6, x3, lsr #32
  4038bc:	add	x6, x5, x18
  4038c0:	cmp	x30, x3
  4038c4:	csel	x5, x6, x5, hi  // hi = pmore
  4038c8:	add	x1, x1, x3, lsl #32
  4038cc:	add	x5, x5, x3, lsr #32
  4038d0:	cmp	x4, x5
  4038d4:	b.cc	403bfc <ferror@plt+0x292c>  // b.lo, b.ul, b.last
  4038d8:	ccmp	x2, x1, #0x2, eq  // eq = none
  4038dc:	mov	x6, x8
  4038e0:	b.cc	403bfc <ferror@plt+0x292c>  // b.lo, b.ul, b.last
  4038e4:	subs	x8, x2, x1
  4038e8:	mov	x3, #0x3fff                	// #16383
  4038ec:	cmp	x2, x1
  4038f0:	add	x3, x7, x3
  4038f4:	sbc	x4, x4, x5
  4038f8:	cmp	x9, x4
  4038fc:	b.eq	403e48 <ferror@plt+0x2b78>  // b.none
  403900:	udiv	x5, x4, x13
  403904:	msub	x4, x5, x13, x4
  403908:	mul	x2, x15, x5
  40390c:	extr	x1, x4, x8, #32
  403910:	cmp	x2, x1
  403914:	b.ls	403928 <ferror@plt+0x2658>  // b.plast
  403918:	adds	x1, x9, x1
  40391c:	ccmp	x2, x1, #0x0, cc  // cc = lo, ul, last
  403920:	b.hi	403f00 <ferror@plt+0x2c30>  // b.pmore
  403924:	sub	x5, x5, #0x1
  403928:	sub	x1, x1, x2
  40392c:	udiv	x2, x1, x13
  403930:	msub	x1, x2, x13, x1
  403934:	mul	x15, x15, x2
  403938:	bfi	x8, x1, #32, #32
  40393c:	mov	x1, x8
  403940:	cmp	x15, x8
  403944:	b.ls	403958 <ferror@plt+0x2688>  // b.plast
  403948:	adds	x1, x9, x8
  40394c:	ccmp	x15, x1, #0x0, cc  // cc = lo, ul, last
  403950:	b.hi	403f0c <ferror@plt+0x2c3c>  // b.pmore
  403954:	sub	x2, x2, #0x1
  403958:	orr	x5, x2, x5, lsl #32
  40395c:	sub	x1, x1, x15
  403960:	and	x4, x5, #0xffffffff
  403964:	mov	x13, #0x100000000           	// #4294967296
  403968:	lsr	x15, x5, #32
  40396c:	mul	x2, x17, x4
  403970:	mul	x17, x15, x17
  403974:	madd	x4, x16, x4, x17
  403978:	and	x8, x2, #0xffffffff
  40397c:	mul	x16, x16, x15
  403980:	add	x2, x4, x2, lsr #32
  403984:	add	x4, x16, x13
  403988:	cmp	x17, x2
  40398c:	csel	x16, x4, x16, hi  // hi = pmore
  403990:	add	x4, x8, x2, lsl #32
  403994:	add	x16, x16, x2, lsr #32
  403998:	cmp	x1, x16
  40399c:	b.cs	403d80 <ferror@plt+0x2ab0>  // b.hs, b.nlast
  4039a0:	adds	x2, x9, x1
  4039a4:	sub	x8, x5, #0x1
  4039a8:	mov	x1, x2
  4039ac:	b.cs	4039c0 <ferror@plt+0x26f0>  // b.hs, b.nlast
  4039b0:	cmp	x2, x16
  4039b4:	b.cc	403e80 <ferror@plt+0x2bb0>  // b.lo, b.ul, b.last
  4039b8:	ccmp	x12, x4, #0x2, eq  // eq = none
  4039bc:	b.cc	403e80 <ferror@plt+0x2bb0>  // b.lo, b.ul, b.last
  4039c0:	cmp	x12, x4
  4039c4:	mov	x5, x8
  4039c8:	cset	w2, ne  // ne = any
  4039cc:	cmp	w2, #0x0
  4039d0:	orr	x2, x5, #0x1
  4039d4:	ccmp	x1, x16, #0x0, eq  // eq = none
  4039d8:	csel	x5, x2, x5, ne  // ne = any
  4039dc:	b	40373c <ferror@plt+0x246c>
  4039e0:	cmp	x1, #0x2
  4039e4:	b.eq	403778 <ferror@plt+0x24a8>  // b.none
  4039e8:	b	40380c <ferror@plt+0x253c>
  4039ec:	mov	x10, #0xffffffffffff8001    	// #-32767
  4039f0:	orr	x3, x6, x5
  4039f4:	add	x7, x7, x10
  4039f8:	cbz	x3, 403b4c <ferror@plt+0x287c>
  4039fc:	eor	w10, w13, w15
  403a00:	ands	x3, x6, #0x800000000000
  403a04:	and	x12, x10, #0xff
  403a08:	csinc	w0, w0, wzr, ne  // ne = any
  403a0c:	mov	x14, x12
  403a10:	cmp	x1, #0x9
  403a14:	b.gt	403bc4 <ferror@plt+0x28f4>
  403a18:	mov	x3, #0x3                   	// #3
  403a1c:	b	4036e8 <ferror@plt+0x2418>
  403a20:	orr	x1, x6, x5
  403a24:	cbz	x1, 403b38 <ferror@plt+0x2868>
  403a28:	cbz	x6, 403ccc <ferror@plt+0x29fc>
  403a2c:	clz	x1, x6
  403a30:	sub	x3, x1, #0xf
  403a34:	add	w12, w3, #0x3
  403a38:	mov	w10, #0x3d                  	// #61
  403a3c:	sub	w3, w10, w3
  403a40:	lsl	x6, x6, x12
  403a44:	lsr	x3, x5, x3
  403a48:	orr	x6, x3, x6
  403a4c:	lsl	x5, x5, x12
  403a50:	add	x7, x1, x7
  403a54:	mov	x12, #0x3fef                	// #16367
  403a58:	mov	x1, x16
  403a5c:	add	x7, x7, x12
  403a60:	mov	x3, #0x0                   	// #0
  403a64:	b	4036d4 <ferror@plt+0x2404>
  403a68:	orr	x4, x6, x2
  403a6c:	cbz	x4, 403b14 <ferror@plt+0x2844>
  403a70:	cbz	x6, 403cf0 <ferror@plt+0x2a20>
  403a74:	clz	x0, x6
  403a78:	sub	x4, x0, #0xf
  403a7c:	add	w7, w4, #0x3
  403a80:	mov	w1, #0x3d                  	// #61
  403a84:	sub	w4, w1, w4
  403a88:	lsl	x6, x6, x7
  403a8c:	lsr	x4, x2, x4
  403a90:	orr	x4, x4, x6
  403a94:	lsl	x2, x2, x7
  403a98:	mov	x7, #0xffffffffffffc011    	// #-16367
  403a9c:	mov	x14, #0x2                   	// #2
  403aa0:	sub	x7, x7, x0
  403aa4:	b	40367c <ferror@plt+0x23ac>
  403aa8:	orr	x4, x6, x2
  403aac:	cbnz	x4, 403aec <ferror@plt+0x281c>
  403ab0:	mov	x2, #0x0                   	// #0
  403ab4:	mov	x14, #0xa                   	// #10
  403ab8:	mov	x12, #0x9                   	// #9
  403abc:	mov	x1, #0xb                   	// #11
  403ac0:	mov	x16, #0x8                   	// #8
  403ac4:	mov	x7, #0x7fff                	// #32767
  403ac8:	mov	x17, #0x2                   	// #2
  403acc:	mov	w0, #0x0                   	// #0
  403ad0:	b	403690 <ferror@plt+0x23c0>
  403ad4:	mov	w15, w13
  403ad8:	mov	x6, x4
  403adc:	mov	x5, x2
  403ae0:	mov	x8, x9
  403ae4:	mov	x3, x17
  403ae8:	b	403710 <ferror@plt+0x2440>
  403aec:	lsr	x0, x6, #47
  403af0:	mov	x4, x6
  403af4:	eor	w0, w0, #0x1
  403af8:	mov	x14, #0xe                   	// #14
  403afc:	mov	x12, #0xd                   	// #13
  403b00:	mov	x1, #0xf                   	// #15
  403b04:	mov	x16, #0xc                   	// #12
  403b08:	mov	x7, #0x7fff                	// #32767
  403b0c:	mov	x17, #0x3                   	// #3
  403b10:	b	403690 <ferror@plt+0x23c0>
  403b14:	mov	x2, #0x0                   	// #0
  403b18:	mov	x14, #0x6                   	// #6
  403b1c:	mov	x12, #0x5                   	// #5
  403b20:	mov	x1, #0x7                   	// #7
  403b24:	mov	x16, #0x4                   	// #4
  403b28:	mov	x7, #0x0                   	// #0
  403b2c:	mov	x17, #0x1                   	// #1
  403b30:	mov	w0, #0x0                   	// #0
  403b34:	b	403690 <ferror@plt+0x23c0>
  403b38:	mov	x1, x12
  403b3c:	mov	x6, #0x0                   	// #0
  403b40:	mov	x5, #0x0                   	// #0
  403b44:	mov	x3, #0x1                   	// #1
  403b48:	b	4036d4 <ferror@plt+0x2404>
  403b4c:	mov	x1, x14
  403b50:	mov	x6, #0x0                   	// #0
  403b54:	mov	x5, #0x0                   	// #0
  403b58:	mov	x3, #0x2                   	// #2
  403b5c:	b	4036d4 <ferror@plt+0x2404>
  403b60:	mov	w10, w15
  403b64:	mov	w1, #0x7fff                	// #32767
  403b68:	mov	x6, #0x0                   	// #0
  403b6c:	mov	x2, #0x0                   	// #0
  403b70:	b	403784 <ferror@plt+0x24b4>
  403b74:	ccmp	x5, x2, #0x2, eq  // eq = none
  403b78:	b.ls	403814 <ferror@plt+0x2544>  // b.plast
  403b7c:	mov	x8, x2
  403b80:	sub	x7, x7, #0x1
  403b84:	mov	x3, x4
  403b88:	mov	x2, #0x0                   	// #0
  403b8c:	b	403820 <ferror@plt+0x2550>
  403b90:	and	x1, x11, #0xc00000
  403b94:	orr	w0, w0, #0x10
  403b98:	cmp	x1, #0x400, lsl #12
  403b9c:	b.eq	403ecc <ferror@plt+0x2bfc>  // b.none
  403ba0:	cmp	x1, #0x800, lsl #12
  403ba4:	b.eq	403dfc <ferror@plt+0x2b2c>  // b.none
  403ba8:	cbnz	x1, 40374c <ferror@plt+0x247c>
  403bac:	and	x1, x5, #0xf
  403bb0:	cmp	x1, #0x4
  403bb4:	b.eq	40374c <ferror@plt+0x247c>  // b.none
  403bb8:	adds	x5, x5, #0x4
  403bbc:	cinc	x6, x6, cs  // cs = hs, nlast
  403bc0:	b	40374c <ferror@plt+0x247c>
  403bc4:	cmp	x1, #0xf
  403bc8:	b.ne	4037a8 <ferror@plt+0x24d8>  // b.any
  403bcc:	tbz	x4, #47, 403be8 <ferror@plt+0x2918>
  403bd0:	cbnz	x3, 403be8 <ferror@plt+0x2918>
  403bd4:	orr	x6, x6, #0x800000000000
  403bd8:	mov	w10, w15
  403bdc:	mov	x2, x5
  403be0:	mov	w1, #0x7fff                	// #32767
  403be4:	b	403784 <ferror@plt+0x24b4>
  403be8:	orr	x6, x4, #0x800000000000
  403bec:	mov	w10, w13
  403bf0:	and	x6, x6, #0xffffffffffff
  403bf4:	mov	w1, #0x7fff                	// #32767
  403bf8:	b	403784 <ferror@plt+0x24b4>
  403bfc:	adds	x3, x2, x12
  403c00:	sub	x6, x8, #0x1
  403c04:	adc	x4, x4, x9
  403c08:	cset	x18, cs  // cs = hs, nlast
  403c0c:	mov	x2, x3
  403c10:	cmp	x9, x4
  403c14:	b.cs	403d70 <ferror@plt+0x2aa0>  // b.hs, b.nlast
  403c18:	cmp	x5, x4
  403c1c:	b.ls	403d98 <ferror@plt+0x2ac8>  // b.plast
  403c20:	adds	x2, x12, x3
  403c24:	sub	x6, x8, #0x2
  403c28:	adc	x4, x4, x9
  403c2c:	b	4038e4 <ferror@plt+0x2614>
  403c30:	mov	x1, #0x1                   	// #1
  403c34:	sub	x1, x1, x3
  403c38:	cmp	x1, #0x74
  403c3c:	b.le	403c58 <ferror@plt+0x2988>
  403c40:	orr	x2, x5, x6
  403c44:	cbnz	x2, 403e64 <ferror@plt+0x2b94>
  403c48:	orr	w0, w0, #0x8
  403c4c:	mov	w1, #0x0                   	// #0
  403c50:	mov	x6, #0x0                   	// #0
  403c54:	b	403d3c <ferror@plt+0x2a6c>
  403c58:	cmp	x1, #0x3f
  403c5c:	b.le	403da4 <ferror@plt+0x2ad4>
  403c60:	mov	w2, #0x80                  	// #128
  403c64:	sub	w2, w2, w1
  403c68:	cmp	x1, #0x40
  403c6c:	sub	w1, w1, #0x40
  403c70:	lsl	x2, x6, x2
  403c74:	orr	x2, x5, x2
  403c78:	csel	x5, x2, x5, ne  // ne = any
  403c7c:	lsr	x6, x6, x1
  403c80:	cmp	x5, #0x0
  403c84:	cset	x2, ne  // ne = any
  403c88:	orr	x2, x2, x6
  403c8c:	ands	x6, x2, #0x7
  403c90:	b.eq	403dd8 <ferror@plt+0x2b08>  // b.none
  403c94:	mov	x6, #0x0                   	// #0
  403c98:	and	x11, x11, #0xc00000
  403c9c:	orr	w0, w0, #0x10
  403ca0:	cmp	x11, #0x400, lsl #12
  403ca4:	b.eq	403f18 <ferror@plt+0x2c48>  // b.none
  403ca8:	cmp	x11, #0x800, lsl #12
  403cac:	b.eq	403f38 <ferror@plt+0x2c68>  // b.none
  403cb0:	cbz	x11, 403ea0 <ferror@plt+0x2bd0>
  403cb4:	tbnz	x6, #51, 403eb8 <ferror@plt+0x2be8>
  403cb8:	orr	w0, w0, #0x8
  403cbc:	extr	x2, x6, x2, #3
  403cc0:	mov	w1, #0x0                   	// #0
  403cc4:	ubfx	x6, x6, #3, #48
  403cc8:	b	403d3c <ferror@plt+0x2a6c>
  403ccc:	clz	x1, x5
  403cd0:	add	x3, x1, #0x31
  403cd4:	add	x1, x1, #0x40
  403cd8:	cmp	x3, #0x3c
  403cdc:	b.le	403a34 <ferror@plt+0x2764>
  403ce0:	sub	w6, w3, #0x3d
  403ce4:	lsl	x6, x5, x6
  403ce8:	mov	x5, #0x0                   	// #0
  403cec:	b	403a50 <ferror@plt+0x2780>
  403cf0:	clz	x7, x2
  403cf4:	add	x4, x7, #0x31
  403cf8:	add	x0, x7, #0x40
  403cfc:	cmp	x4, #0x3c
  403d00:	b.le	403a7c <ferror@plt+0x27ac>
  403d04:	sub	w4, w4, #0x3d
  403d08:	lsl	x4, x2, x4
  403d0c:	mov	x2, #0x0                   	// #0
  403d10:	b	403a98 <ferror@plt+0x27c8>
  403d14:	and	x2, x11, #0xc00000
  403d18:	cmp	x2, #0x400, lsl #12
  403d1c:	b.eq	403ee4 <ferror@plt+0x2c14>  // b.none
  403d20:	cmp	x2, #0x800, lsl #12
  403d24:	b.eq	403e14 <ferror@plt+0x2b44>  // b.none
  403d28:	cbz	x2, 403df0 <ferror@plt+0x2b20>
  403d2c:	mov	x6, #0xffffffffffff        	// #281474976710655
  403d30:	mov	x2, #0xffffffffffffffff    	// #-1
  403d34:	mov	w3, #0x14                  	// #20
  403d38:	orr	w0, w0, w3
  403d3c:	mov	x5, #0x0                   	// #0
  403d40:	orr	w1, w1, w10, lsl #15
  403d44:	bfxil	x5, x6, #0, #48
  403d48:	fmov	d0, x2
  403d4c:	bfi	x5, x1, #48, #16
  403d50:	fmov	v0.d[1], x5
  403d54:	b	4037f4 <ferror@plt+0x2524>
  403d58:	orr	x6, x6, #0x800000000000
  403d5c:	mov	w10, w15
  403d60:	and	x6, x6, #0xffffffffffff
  403d64:	mov	x2, x5
  403d68:	mov	w1, #0x7fff                	// #32767
  403d6c:	b	403784 <ferror@plt+0x24b4>
  403d70:	cmp	x18, #0x0
  403d74:	ccmp	x9, x4, #0x0, eq  // eq = none
  403d78:	b.ne	4038e4 <ferror@plt+0x2614>  // b.any
  403d7c:	b	403c18 <ferror@plt+0x2948>
  403d80:	cmp	x4, #0x0
  403d84:	cset	w2, ne  // ne = any
  403d88:	cmp	w2, #0x0
  403d8c:	ccmp	x1, x16, #0x0, ne  // ne = any
  403d90:	b.ne	4039cc <ferror@plt+0x26fc>  // b.any
  403d94:	b	4039a0 <ferror@plt+0x26d0>
  403d98:	ccmp	x1, x3, #0x0, eq  // eq = none
  403d9c:	b.ls	4038e4 <ferror@plt+0x2614>  // b.plast
  403da0:	b	403c20 <ferror@plt+0x2950>
  403da4:	mov	w2, #0x40                  	// #64
  403da8:	sub	w2, w2, w1
  403dac:	lsr	x4, x5, x1
  403db0:	lsl	x5, x5, x2
  403db4:	cmp	x5, #0x0
  403db8:	cset	x3, ne  // ne = any
  403dbc:	lsl	x2, x6, x2
  403dc0:	orr	x2, x2, x4
  403dc4:	lsr	x6, x6, x1
  403dc8:	orr	x2, x2, x3
  403dcc:	tst	x2, #0x7
  403dd0:	b.ne	403c98 <ferror@plt+0x29c8>  // b.any
  403dd4:	tbnz	x6, #51, 403f44 <ferror@plt+0x2c74>
  403dd8:	mov	w1, #0x0                   	// #0
  403ddc:	extr	x2, x6, x2, #3
  403de0:	ubfx	x6, x6, #3, #48
  403de4:	tbz	w11, #11, 403784 <ferror@plt+0x24b4>
  403de8:	orr	w0, w0, #0x8
  403dec:	b	403d3c <ferror@plt+0x2a6c>
  403df0:	mov	w1, #0x7fff                	// #32767
  403df4:	mov	x6, #0x0                   	// #0
  403df8:	b	403d34 <ferror@plt+0x2a64>
  403dfc:	mov	w10, #0x0                   	// #0
  403e00:	cbz	x14, 40374c <ferror@plt+0x247c>
  403e04:	adds	x5, x5, #0x8
  403e08:	mov	w10, #0x1                   	// #1
  403e0c:	cinc	x6, x6, cs  // cs = hs, nlast
  403e10:	b	40374c <ferror@plt+0x247c>
  403e14:	cmp	x14, #0x0
  403e18:	mov	w2, #0x7fff                	// #32767
  403e1c:	mov	x6, #0xffffffffffff        	// #281474976710655
  403e20:	csel	w1, w1, w2, eq  // eq = none
  403e24:	csel	x6, x6, xzr, eq  // eq = none
  403e28:	csetm	x2, eq  // eq = none
  403e2c:	b	403d34 <ferror@plt+0x2a64>
  403e30:	sub	x5, x5, #0x2
  403e34:	add	x3, x3, x9
  403e38:	b	403858 <ferror@plt+0x2588>
  403e3c:	sub	x1, x1, #0x2
  403e40:	add	x4, x4, x9
  403e44:	b	403888 <ferror@plt+0x25b8>
  403e48:	cmp	x3, #0x0
  403e4c:	mov	x5, #0xffffffffffffffff    	// #-1
  403e50:	b.gt	403b90 <ferror@plt+0x28c0>
  403e54:	mov	x1, #0x1                   	// #1
  403e58:	sub	x1, x1, x3
  403e5c:	cmp	x1, #0x74
  403e60:	b.le	403c58 <ferror@plt+0x2988>
  403e64:	and	x11, x11, #0xc00000
  403e68:	orr	w0, w0, #0x10
  403e6c:	cmp	x11, #0x400, lsl #12
  403e70:	b.eq	403f2c <ferror@plt+0x2c5c>  // b.none
  403e74:	cmp	x11, #0x800, lsl #12
  403e78:	csel	x2, x14, xzr, eq  // eq = none
  403e7c:	b	403c48 <ferror@plt+0x2978>
  403e80:	lsl	x8, x12, #1
  403e84:	sub	x5, x5, #0x2
  403e88:	cmp	x12, x8
  403e8c:	cinc	x1, x9, hi  // hi = pmore
  403e90:	cmp	x4, x8
  403e94:	add	x1, x2, x1
  403e98:	cset	w2, ne  // ne = any
  403e9c:	b	4039cc <ferror@plt+0x26fc>
  403ea0:	and	x1, x2, #0xf
  403ea4:	cmp	x1, #0x4
  403ea8:	b.eq	403eb4 <ferror@plt+0x2be4>  // b.none
  403eac:	adds	x2, x2, #0x4
  403eb0:	cinc	x6, x6, cs  // cs = hs, nlast
  403eb4:	tbz	x6, #51, 403cb8 <ferror@plt+0x29e8>
  403eb8:	orr	w0, w0, #0x8
  403ebc:	mov	w1, #0x1                   	// #1
  403ec0:	mov	x6, #0x0                   	// #0
  403ec4:	mov	x2, #0x0                   	// #0
  403ec8:	b	403d3c <ferror@plt+0x2a6c>
  403ecc:	mov	w10, #0x1                   	// #1
  403ed0:	cbnz	x14, 40374c <ferror@plt+0x247c>
  403ed4:	adds	x5, x5, #0x8
  403ed8:	mov	w10, #0x0                   	// #0
  403edc:	cinc	x6, x6, cs  // cs = hs, nlast
  403ee0:	b	40374c <ferror@plt+0x247c>
  403ee4:	cmp	x14, #0x0
  403ee8:	mov	w2, #0x7fff                	// #32767
  403eec:	mov	x6, #0xffffffffffff        	// #281474976710655
  403ef0:	csel	w1, w1, w2, ne  // ne = any
  403ef4:	csel	x6, x6, xzr, ne  // ne = any
  403ef8:	csetm	x2, ne  // ne = any
  403efc:	b	403d34 <ferror@plt+0x2a64>
  403f00:	sub	x5, x5, #0x2
  403f04:	add	x1, x1, x9
  403f08:	b	403928 <ferror@plt+0x2658>
  403f0c:	sub	x2, x2, #0x2
  403f10:	add	x1, x1, x9
  403f14:	b	403958 <ferror@plt+0x2688>
  403f18:	cbnz	x14, 403eb4 <ferror@plt+0x2be4>
  403f1c:	adds	x2, x2, #0x8
  403f20:	cinc	x6, x6, cs  // cs = hs, nlast
  403f24:	tbnz	x6, #51, 403eb8 <ferror@plt+0x2be8>
  403f28:	b	403cb8 <ferror@plt+0x29e8>
  403f2c:	mov	x2, #0x1                   	// #1
  403f30:	sub	x2, x2, x14
  403f34:	b	403c48 <ferror@plt+0x2978>
  403f38:	cbnz	x14, 403f1c <ferror@plt+0x2c4c>
  403f3c:	tbnz	x6, #51, 403eb8 <ferror@plt+0x2be8>
  403f40:	b	403cb8 <ferror@plt+0x29e8>
  403f44:	orr	w0, w0, #0x10
  403f48:	b	403eb8 <ferror@plt+0x2be8>
  403f4c:	nop
  403f50:	stp	x29, x30, [sp, #-80]!
  403f54:	mov	x29, sp
  403f58:	str	q0, [sp, #48]
  403f5c:	str	q1, [sp, #64]
  403f60:	ldp	x1, x0, [sp, #48]
  403f64:	ldp	x3, x2, [sp, #64]
  403f68:	mrs	x12, fpcr
  403f6c:	lsr	x4, x0, #63
  403f70:	ubfx	x8, x0, #0, #48
  403f74:	and	w16, w4, #0xff
  403f78:	mov	x14, x4
  403f7c:	ubfx	x10, x0, #48, #15
  403f80:	cbz	w10, 404304 <ferror@plt+0x3034>
  403f84:	mov	w4, #0x7fff                	// #32767
  403f88:	cmp	w10, w4
  403f8c:	b.eq	404344 <ferror@plt+0x3074>  // b.none
  403f90:	and	x10, x10, #0xffff
  403f94:	extr	x4, x8, x1, #61
  403f98:	mov	x5, #0xffffffffffffc001    	// #-16383
  403f9c:	orr	x8, x4, #0x8000000000000
  403fa0:	add	x10, x10, x5
  403fa4:	lsl	x7, x1, #3
  403fa8:	mov	x11, #0x2                   	// #2
  403fac:	mov	x9, #0x1                   	// #1
  403fb0:	mov	x6, #0x3                   	// #3
  403fb4:	mov	x1, #0x0                   	// #0
  403fb8:	mov	x17, #0x0                   	// #0
  403fbc:	mov	w0, #0x0                   	// #0
  403fc0:	lsr	x5, x2, #63
  403fc4:	ubfx	x4, x2, #0, #48
  403fc8:	and	w15, w5, #0xff
  403fcc:	mov	x13, x5
  403fd0:	ubfx	x5, x2, #48, #15
  403fd4:	cbz	w5, 404388 <ferror@plt+0x30b8>
  403fd8:	mov	w9, #0x7fff                	// #32767
  403fdc:	cmp	w5, w9
  403fe0:	b.eq	404070 <ferror@plt+0x2da0>  // b.none
  403fe4:	and	x5, x5, #0xffff
  403fe8:	extr	x2, x4, x3, #61
  403fec:	mov	x4, #0xffffffffffffc001    	// #-16383
  403ff0:	add	x5, x5, x4
  403ff4:	add	x10, x10, x5
  403ff8:	orr	x4, x2, #0x8000000000000
  403ffc:	lsl	x5, x3, #3
  404000:	mov	x6, #0x0                   	// #0
  404004:	eor	w3, w16, w15
  404008:	cmp	x1, #0xa
  40400c:	and	w11, w3, #0xff
  404010:	and	x9, x3, #0xff
  404014:	add	x18, x10, #0x1
  404018:	b.gt	4042f0 <ferror@plt+0x3020>
  40401c:	cmp	x1, #0x2
  404020:	b.gt	4040b0 <ferror@plt+0x2de0>
  404024:	sub	x1, x1, #0x1
  404028:	cmp	x1, #0x1
  40402c:	b.hi	404110 <ferror@plt+0x2e40>  // b.pmore
  404030:	cmp	x6, #0x2
  404034:	b.eq	4043cc <ferror@plt+0x30fc>  // b.none
  404038:	cmp	x6, #0x1
  40403c:	b.ne	404270 <ferror@plt+0x2fa0>  // b.any
  404040:	mov	w1, #0x0                   	// #0
  404044:	mov	x4, #0x0                   	// #0
  404048:	mov	x7, #0x0                   	// #0
  40404c:	mov	x3, #0x0                   	// #0
  404050:	orr	w1, w1, w11, lsl #15
  404054:	bfxil	x3, x4, #0, #48
  404058:	fmov	d0, x7
  40405c:	bfi	x3, x1, #48, #16
  404060:	fmov	v0.d[1], x3
  404064:	cbnz	w0, 404578 <ferror@plt+0x32a8>
  404068:	ldp	x29, x30, [sp], #80
  40406c:	ret
  404070:	mov	x2, #0x7fff                	// #32767
  404074:	orr	x5, x4, x3
  404078:	add	x2, x10, x2
  40407c:	cbz	x5, 4043dc <ferror@plt+0x310c>
  404080:	ands	x1, x4, #0x800000000000
  404084:	eor	w9, w16, w15
  404088:	csinc	w0, w0, wzr, ne  // ne = any
  40408c:	and	w11, w9, #0xff
  404090:	add	x18, x10, #0x8, lsl #12
  404094:	cmp	x6, #0xa
  404098:	and	x9, x9, #0xff
  40409c:	b.gt	4044d4 <ferror@plt+0x3204>
  4040a0:	mov	x10, x2
  4040a4:	mov	x5, x3
  4040a8:	mov	x1, x6
  4040ac:	mov	x6, #0x3                   	// #3
  4040b0:	mov	x2, #0x1                   	// #1
  4040b4:	mov	x3, #0x530                 	// #1328
  4040b8:	lsl	x1, x2, x1
  4040bc:	tst	x1, x3
  4040c0:	b.ne	4042e4 <ferror@plt+0x3014>  // b.any
  4040c4:	mov	x3, #0x240                 	// #576
  4040c8:	tst	x1, x3
  4040cc:	b.ne	4042cc <ferror@plt+0x2ffc>  // b.any
  4040d0:	mov	x2, #0x88                  	// #136
  4040d4:	tst	x1, x2
  4040d8:	b.eq	404110 <ferror@plt+0x2e40>  // b.none
  4040dc:	mov	x8, x4
  4040e0:	mov	x7, x5
  4040e4:	mov	x17, x6
  4040e8:	cmp	x17, #0x2
  4040ec:	b.eq	404724 <ferror@plt+0x3454>  // b.none
  4040f0:	mov	x6, x17
  4040f4:	mov	w11, w15
  4040f8:	cmp	x17, #0x3
  4040fc:	mov	x4, x8
  404100:	mov	x5, x7
  404104:	mov	x9, x13
  404108:	b.ne	404038 <ferror@plt+0x2d68>  // b.any
  40410c:	b	40451c <ferror@plt+0x324c>
  404110:	lsr	x13, x7, #32
  404114:	and	x6, x5, #0xffffffff
  404118:	and	x17, x4, #0xffffffff
  40411c:	and	x7, x7, #0xffffffff
  404120:	stp	x21, x22, [sp, #32]
  404124:	lsr	x22, x5, #32
  404128:	lsr	x2, x4, #32
  40412c:	stp	x19, x20, [sp, #16]
  404130:	mul	x19, x13, x6
  404134:	lsr	x4, x8, #32
  404138:	mul	x1, x13, x17
  40413c:	and	x3, x8, #0xffffffff
  404140:	madd	x5, x22, x7, x19
  404144:	mov	x14, #0x100000000           	// #4294967296
  404148:	mul	x15, x6, x7
  40414c:	mul	x16, x7, x17
  404150:	madd	x7, x2, x7, x1
  404154:	and	x30, x15, #0xffffffff
  404158:	mul	x21, x4, x6
  40415c:	add	x15, x5, x15, lsr #32
  404160:	mul	x20, x4, x17
  404164:	cmp	x19, x15
  404168:	mul	x5, x13, x22
  40416c:	add	x30, x30, x15, lsl #32
  404170:	mul	x19, x13, x2
  404174:	add	x13, x7, x16, lsr #32
  404178:	mul	x6, x6, x3
  40417c:	add	x8, x5, x14
  404180:	mul	x17, x3, x17
  404184:	csel	x5, x8, x5, hi  // hi = pmore
  404188:	madd	x7, x22, x3, x21
  40418c:	cmp	x1, x13
  404190:	madd	x3, x2, x3, x20
  404194:	and	x16, x16, #0xffffffff
  404198:	mul	x8, x22, x4
  40419c:	add	x16, x16, x13, lsl #32
  4041a0:	add	x7, x7, x6, lsr #32
  4041a4:	mul	x2, x2, x4
  4041a8:	add	x3, x3, x17, lsr #32
  4041ac:	add	x4, x19, x14
  4041b0:	csel	x19, x4, x19, hi  // hi = pmore
  4041b4:	and	x1, x17, #0xffffffff
  4041b8:	cmp	x21, x7
  4041bc:	add	x4, x8, x14
  4041c0:	csel	x8, x4, x8, hi  // hi = pmore
  4041c4:	add	x1, x1, x3, lsl #32
  4041c8:	cmp	x20, x3
  4041cc:	add	x15, x16, x15, lsr #32
  4041d0:	add	x13, x19, x13, lsr #32
  4041d4:	add	x14, x2, x14
  4041d8:	add	x15, x5, x15
  4041dc:	csel	x2, x14, x2, hi  // hi = pmore
  4041e0:	adds	x1, x1, x13
  4041e4:	and	x6, x6, #0xffffffff
  4041e8:	cset	x5, cs  // cs = hs, nlast
  4041ec:	cmp	x15, x16
  4041f0:	cset	x4, cc  // cc = lo, ul, last
  4041f4:	add	x6, x6, x7, lsl #32
  4041f8:	adds	x1, x1, x4
  4041fc:	lsr	x3, x3, #32
  404200:	cset	x4, cs  // cs = hs, nlast
  404204:	cmp	x5, #0x0
  404208:	ccmp	x4, #0x0, #0x0, eq  // eq = none
  40420c:	add	x7, x8, x7, lsr #32
  404210:	cinc	x3, x3, ne  // ne = any
  404214:	adds	x5, x15, x6
  404218:	cset	x4, cs  // cs = hs, nlast
  40421c:	adds	x1, x1, x7
  404220:	cset	x6, cs  // cs = hs, nlast
  404224:	adds	x1, x1, x4
  404228:	cset	x4, cs  // cs = hs, nlast
  40422c:	cmp	x6, #0x0
  404230:	ccmp	x4, #0x0, #0x0, eq  // eq = none
  404234:	orr	x30, x30, x5, lsl #13
  404238:	cinc	x2, x2, ne  // ne = any
  40423c:	cmp	x30, #0x0
  404240:	add	x2, x2, x3
  404244:	cset	x3, ne  // ne = any
  404248:	orr	x5, x3, x5, lsr #51
  40424c:	orr	x5, x5, x1, lsl #13
  404250:	extr	x4, x2, x1, #51
  404254:	tbz	x2, #39, 404600 <ferror@plt+0x3330>
  404258:	ldp	x19, x20, [sp, #16]
  40425c:	and	x1, x5, #0x1
  404260:	ldp	x21, x22, [sp, #32]
  404264:	orr	x5, x1, x5, lsr #1
  404268:	orr	x5, x5, x4, lsl #63
  40426c:	lsr	x4, x4, #1
  404270:	mov	x1, #0x3fff                	// #16383
  404274:	add	x2, x18, x1
  404278:	cmp	x2, #0x0
  40427c:	b.le	404450 <ferror@plt+0x3180>
  404280:	tst	x5, #0x7
  404284:	b.eq	4042a4 <ferror@plt+0x2fd4>  // b.none
  404288:	and	x1, x12, #0xc00000
  40428c:	orr	w0, w0, #0x10
  404290:	cmp	x1, #0x400, lsl #12
  404294:	b.eq	4046d8 <ferror@plt+0x3408>  // b.none
  404298:	cmp	x1, #0x800, lsl #12
  40429c:	b.eq	404668 <ferror@plt+0x3398>  // b.none
  4042a0:	cbz	x1, 404694 <ferror@plt+0x33c4>
  4042a4:	tbz	x4, #52, 4042b0 <ferror@plt+0x2fe0>
  4042a8:	and	x4, x4, #0xffefffffffffffff
  4042ac:	add	x2, x18, #0x4, lsl #12
  4042b0:	mov	x1, #0x7ffe                	// #32766
  4042b4:	cmp	x2, x1
  4042b8:	b.gt	4045d4 <ferror@plt+0x3304>
  4042bc:	and	w1, w2, #0x7fff
  4042c0:	extr	x7, x4, x5, #3
  4042c4:	ubfx	x4, x4, #3, #48
  4042c8:	b	40404c <ferror@plt+0x2d7c>
  4042cc:	mov	w0, w2
  4042d0:	mov	w11, #0x0                   	// #0
  4042d4:	mov	x4, #0xffffffffffff        	// #281474976710655
  4042d8:	mov	x7, #0xffffffffffffffff    	// #-1
  4042dc:	mov	w1, #0x7fff                	// #32767
  4042e0:	b	40404c <ferror@plt+0x2d7c>
  4042e4:	mov	w15, w11
  4042e8:	mov	x13, x9
  4042ec:	b	4040e8 <ferror@plt+0x2e18>
  4042f0:	cmp	x1, #0xb
  4042f4:	b.eq	4040dc <ferror@plt+0x2e0c>  // b.none
  4042f8:	mov	w15, w16
  4042fc:	mov	x13, x14
  404300:	b	4040e8 <ferror@plt+0x2e18>
  404304:	orr	x7, x8, x1
  404308:	cbz	x7, 40442c <ferror@plt+0x315c>
  40430c:	cbz	x8, 40458c <ferror@plt+0x32bc>
  404310:	clz	x0, x8
  404314:	sub	x4, x0, #0xf
  404318:	add	w7, w4, #0x3
  40431c:	mov	w5, #0x3d                  	// #61
  404320:	sub	w5, w5, w4
  404324:	lsl	x4, x8, x7
  404328:	lsr	x5, x1, x5
  40432c:	orr	x8, x5, x4
  404330:	lsl	x7, x1, x7
  404334:	mov	x10, #0xffffffffffffc011    	// #-16367
  404338:	mov	x11, #0x2                   	// #2
  40433c:	sub	x10, x10, x0
  404340:	b	403fac <ferror@plt+0x2cdc>
  404344:	orr	x7, x8, x1
  404348:	cbnz	x7, 404400 <ferror@plt+0x3130>
  40434c:	lsr	x5, x2, #63
  404350:	ubfx	x4, x2, #0, #48
  404354:	and	w15, w5, #0xff
  404358:	mov	x13, x5
  40435c:	mov	x8, #0x0                   	// #0
  404360:	ubfx	x5, x2, #48, #15
  404364:	mov	x11, #0xa                   	// #10
  404368:	mov	x9, #0x9                   	// #9
  40436c:	mov	x6, #0xb                   	// #11
  404370:	mov	x1, #0x8                   	// #8
  404374:	mov	x10, #0x7fff                	// #32767
  404378:	mov	x17, #0x2                   	// #2
  40437c:	mov	w0, #0x0                   	// #0
  404380:	cbnz	w5, 403fd8 <ferror@plt+0x2d08>
  404384:	nop
  404388:	orr	x5, x4, x3
  40438c:	cbz	x5, 4043f0 <ferror@plt+0x3120>
  404390:	cbz	x4, 4045b0 <ferror@plt+0x32e0>
  404394:	clz	x6, x4
  404398:	sub	x2, x6, #0xf
  40439c:	add	w5, w2, #0x3
  4043a0:	mov	w9, #0x3d                  	// #61
  4043a4:	sub	w9, w9, w2
  4043a8:	lsl	x2, x4, x5
  4043ac:	lsr	x9, x3, x9
  4043b0:	orr	x4, x9, x2
  4043b4:	lsl	x5, x3, x5
  4043b8:	sub	x10, x10, x6
  4043bc:	mov	x3, #0xffffffffffffc011    	// #-16367
  4043c0:	mov	x6, #0x0                   	// #0
  4043c4:	add	x10, x10, x3
  4043c8:	b	404004 <ferror@plt+0x2d34>
  4043cc:	mov	w1, #0x7fff                	// #32767
  4043d0:	mov	x4, #0x0                   	// #0
  4043d4:	mov	x7, #0x0                   	// #0
  4043d8:	b	40404c <ferror@plt+0x2d7c>
  4043dc:	mov	x1, x11
  4043e0:	mov	x10, x2
  4043e4:	mov	x4, #0x0                   	// #0
  4043e8:	mov	x6, #0x2                   	// #2
  4043ec:	b	404004 <ferror@plt+0x2d34>
  4043f0:	mov	x1, x9
  4043f4:	mov	x4, #0x0                   	// #0
  4043f8:	mov	x6, #0x1                   	// #1
  4043fc:	b	404004 <ferror@plt+0x2d34>
  404400:	lsr	x0, x8, #47
  404404:	mov	x7, x1
  404408:	eor	x0, x0, #0x1
  40440c:	mov	x11, #0xe                   	// #14
  404410:	and	w0, w0, #0x1
  404414:	mov	x9, #0xd                   	// #13
  404418:	mov	x6, #0xf                   	// #15
  40441c:	mov	x1, #0xc                   	// #12
  404420:	mov	x10, #0x7fff                	// #32767
  404424:	mov	x17, #0x3                   	// #3
  404428:	b	403fc0 <ferror@plt+0x2cf0>
  40442c:	mov	x8, #0x0                   	// #0
  404430:	mov	x11, #0x6                   	// #6
  404434:	mov	x9, #0x5                   	// #5
  404438:	mov	x6, #0x7                   	// #7
  40443c:	mov	x1, #0x4                   	// #4
  404440:	mov	x10, #0x0                   	// #0
  404444:	mov	x17, #0x1                   	// #1
  404448:	mov	w0, #0x0                   	// #0
  40444c:	b	403fc0 <ferror@plt+0x2cf0>
  404450:	mov	x1, #0x1                   	// #1
  404454:	sub	x2, x1, x2
  404458:	cmp	x2, #0x74
  40445c:	b.gt	404530 <ferror@plt+0x3260>
  404460:	cmp	x2, #0x3f
  404464:	b.le	404610 <ferror@plt+0x3340>
  404468:	mov	w1, #0x80                  	// #128
  40446c:	sub	w1, w1, w2
  404470:	cmp	x2, #0x40
  404474:	sub	w2, w2, #0x40
  404478:	lsl	x1, x4, x1
  40447c:	orr	x1, x5, x1
  404480:	csel	x5, x1, x5, ne  // ne = any
  404484:	lsr	x2, x4, x2
  404488:	cmp	x5, #0x0
  40448c:	cset	x7, ne  // ne = any
  404490:	orr	x7, x7, x2
  404494:	ands	x4, x7, #0x7
  404498:	b.eq	404644 <ferror@plt+0x3374>  // b.none
  40449c:	mov	x4, #0x0                   	// #0
  4044a0:	and	x12, x12, #0xc00000
  4044a4:	orr	w0, w0, #0x10
  4044a8:	cmp	x12, #0x400, lsl #12
  4044ac:	b.eq	404710 <ferror@plt+0x3440>  // b.none
  4044b0:	cmp	x12, #0x800, lsl #12
  4044b4:	b.eq	4046fc <ferror@plt+0x342c>  // b.none
  4044b8:	cbz	x12, 4046ac <ferror@plt+0x33dc>
  4044bc:	tbnz	x4, #51, 4046c4 <ferror@plt+0x33f4>
  4044c0:	orr	w0, w0, #0x8
  4044c4:	extr	x7, x4, x7, #3
  4044c8:	mov	w1, #0x0                   	// #0
  4044cc:	ubfx	x4, x4, #3, #48
  4044d0:	b	404560 <ferror@plt+0x3290>
  4044d4:	cmp	x6, #0xf
  4044d8:	b.ne	40450c <ferror@plt+0x323c>  // b.any
  4044dc:	tbz	x8, #47, 4044f8 <ferror@plt+0x3228>
  4044e0:	cbnz	x1, 4044f8 <ferror@plt+0x3228>
  4044e4:	orr	x4, x4, #0x800000000000
  4044e8:	mov	w11, w15
  4044ec:	mov	x7, x3
  4044f0:	mov	w1, #0x7fff                	// #32767
  4044f4:	b	40404c <ferror@plt+0x2d7c>
  4044f8:	orr	x4, x8, #0x800000000000
  4044fc:	mov	w11, w16
  404500:	and	x4, x4, #0xffffffffffff
  404504:	mov	w1, #0x7fff                	// #32767
  404508:	b	40404c <ferror@plt+0x2d7c>
  40450c:	cmp	x6, #0xb
  404510:	b.ne	4042f8 <ferror@plt+0x3028>  // b.any
  404514:	mov	w11, w15
  404518:	mov	x5, x3
  40451c:	orr	x4, x4, #0x800000000000
  404520:	mov	x7, x5
  404524:	and	x4, x4, #0xffffffffffff
  404528:	mov	w1, #0x7fff                	// #32767
  40452c:	b	40404c <ferror@plt+0x2d7c>
  404530:	orr	x7, x5, x4
  404534:	cbz	x7, 404554 <ferror@plt+0x3284>
  404538:	and	x12, x12, #0xc00000
  40453c:	orr	w0, w0, #0x10
  404540:	cmp	x12, #0x400, lsl #12
  404544:	sub	x7, x1, x9
  404548:	b.eq	404554 <ferror@plt+0x3284>  // b.none
  40454c:	cmp	x12, #0x800, lsl #12
  404550:	csel	x7, x9, xzr, eq  // eq = none
  404554:	orr	w0, w0, #0x8
  404558:	mov	w1, #0x0                   	// #0
  40455c:	mov	x4, #0x0                   	// #0
  404560:	mov	x3, #0x0                   	// #0
  404564:	fmov	d0, x7
  404568:	bfxil	x3, x4, #0, #48
  40456c:	bfi	x3, x1, #48, #15
  404570:	bfi	x3, x11, #63, #1
  404574:	fmov	v0.d[1], x3
  404578:	str	q0, [sp, #48]
  40457c:	bl	404ad8 <ferror@plt+0x3808>
  404580:	ldr	q0, [sp, #48]
  404584:	ldp	x29, x30, [sp], #80
  404588:	ret
  40458c:	clz	x10, x1
  404590:	add	x4, x10, #0x31
  404594:	add	x0, x10, #0x40
  404598:	cmp	x4, #0x3c
  40459c:	b.le	404318 <ferror@plt+0x3048>
  4045a0:	sub	w4, w4, #0x3d
  4045a4:	mov	x7, #0x0                   	// #0
  4045a8:	lsl	x8, x1, x4
  4045ac:	b	404334 <ferror@plt+0x3064>
  4045b0:	clz	x6, x3
  4045b4:	add	x2, x6, #0x31
  4045b8:	add	x6, x6, #0x40
  4045bc:	cmp	x2, #0x3c
  4045c0:	b.le	40439c <ferror@plt+0x30cc>
  4045c4:	sub	w2, w2, #0x3d
  4045c8:	mov	x5, #0x0                   	// #0
  4045cc:	lsl	x4, x3, x2
  4045d0:	b	4043b8 <ferror@plt+0x30e8>
  4045d4:	and	x7, x12, #0xc00000
  4045d8:	cmp	x7, #0x400, lsl #12
  4045dc:	b.eq	4046e0 <ferror@plt+0x3410>  // b.none
  4045e0:	cmp	x7, #0x800, lsl #12
  4045e4:	b.eq	404678 <ferror@plt+0x33a8>  // b.none
  4045e8:	cbz	x7, 40465c <ferror@plt+0x338c>
  4045ec:	mov	x4, #0xffffffffffff        	// #281474976710655
  4045f0:	mov	x7, #0xffffffffffffffff    	// #-1
  4045f4:	mov	w2, #0x14                  	// #20
  4045f8:	orr	w0, w0, w2
  4045fc:	b	404560 <ferror@plt+0x3290>
  404600:	mov	x18, x10
  404604:	ldp	x19, x20, [sp, #16]
  404608:	ldp	x21, x22, [sp, #32]
  40460c:	b	404270 <ferror@plt+0x2fa0>
  404610:	mov	w1, #0x40                  	// #64
  404614:	sub	w1, w1, w2
  404618:	lsr	x3, x5, x2
  40461c:	lsl	x5, x5, x1
  404620:	cmp	x5, #0x0
  404624:	lsl	x7, x4, x1
  404628:	cset	x1, ne  // ne = any
  40462c:	orr	x7, x7, x3
  404630:	lsr	x4, x4, x2
  404634:	orr	x7, x7, x1
  404638:	tst	x7, #0x7
  40463c:	b.ne	4044a0 <ferror@plt+0x31d0>  // b.any
  404640:	tbnz	x4, #51, 40471c <ferror@plt+0x344c>
  404644:	mov	w1, #0x0                   	// #0
  404648:	extr	x7, x4, x7, #3
  40464c:	ubfx	x4, x4, #3, #48
  404650:	tbz	w12, #11, 40404c <ferror@plt+0x2d7c>
  404654:	orr	w0, w0, #0x8
  404658:	b	404560 <ferror@plt+0x3290>
  40465c:	mov	w1, #0x7fff                	// #32767
  404660:	mov	x4, #0x0                   	// #0
  404664:	b	4045f4 <ferror@plt+0x3324>
  404668:	cbz	x9, 4042a4 <ferror@plt+0x2fd4>
  40466c:	adds	x5, x5, #0x8
  404670:	cinc	x4, x4, cs  // cs = hs, nlast
  404674:	b	4042a4 <ferror@plt+0x2fd4>
  404678:	cmp	x9, #0x0
  40467c:	mov	w2, #0x7fff                	// #32767
  404680:	mov	x4, #0xffffffffffff        	// #281474976710655
  404684:	csel	w1, w1, w2, eq  // eq = none
  404688:	csel	x4, x4, xzr, eq  // eq = none
  40468c:	csetm	x7, eq  // eq = none
  404690:	b	4045f4 <ferror@plt+0x3324>
  404694:	and	x1, x5, #0xf
  404698:	cmp	x1, #0x4
  40469c:	b.eq	4042a4 <ferror@plt+0x2fd4>  // b.none
  4046a0:	adds	x5, x5, #0x4
  4046a4:	cinc	x4, x4, cs  // cs = hs, nlast
  4046a8:	b	4042a4 <ferror@plt+0x2fd4>
  4046ac:	and	x1, x7, #0xf
  4046b0:	cmp	x1, #0x4
  4046b4:	b.eq	4046c0 <ferror@plt+0x33f0>  // b.none
  4046b8:	adds	x7, x7, #0x4
  4046bc:	cinc	x4, x4, cs  // cs = hs, nlast
  4046c0:	tbz	x4, #51, 4044c0 <ferror@plt+0x31f0>
  4046c4:	orr	w0, w0, #0x8
  4046c8:	mov	w1, #0x1                   	// #1
  4046cc:	mov	x4, #0x0                   	// #0
  4046d0:	mov	x7, #0x0                   	// #0
  4046d4:	b	404560 <ferror@plt+0x3290>
  4046d8:	cbnz	x9, 4042a4 <ferror@plt+0x2fd4>
  4046dc:	b	40466c <ferror@plt+0x339c>
  4046e0:	cmp	x9, #0x0
  4046e4:	mov	w2, #0x7fff                	// #32767
  4046e8:	mov	x4, #0xffffffffffff        	// #281474976710655
  4046ec:	csel	w1, w1, w2, ne  // ne = any
  4046f0:	csel	x4, x4, xzr, ne  // ne = any
  4046f4:	csetm	x7, ne  // ne = any
  4046f8:	b	4045f4 <ferror@plt+0x3324>
  4046fc:	cbz	x9, 4046c0 <ferror@plt+0x33f0>
  404700:	adds	x7, x7, #0x8
  404704:	cinc	x4, x4, cs  // cs = hs, nlast
  404708:	tbnz	x4, #51, 4046c4 <ferror@plt+0x33f4>
  40470c:	b	4044c0 <ferror@plt+0x31f0>
  404710:	cbz	x9, 404700 <ferror@plt+0x3430>
  404714:	tbnz	x4, #51, 4046c4 <ferror@plt+0x33f4>
  404718:	b	4044c0 <ferror@plt+0x31f0>
  40471c:	orr	w0, w0, #0x10
  404720:	b	4046c4 <ferror@plt+0x33f4>
  404724:	mov	w11, w15
  404728:	mov	w1, #0x7fff                	// #32767
  40472c:	mov	x4, #0x0                   	// #0
  404730:	mov	x7, #0x0                   	// #0
  404734:	b	40404c <ferror@plt+0x2d7c>
  404738:	cmp	w0, #0x0
  40473c:	cbz	w0, 404788 <ferror@plt+0x34b8>
  404740:	cneg	w1, w0, lt  // lt = tstop
  404744:	mov	w4, #0x403e                	// #16446
  404748:	clz	x3, x1
  40474c:	mov	w2, #0x402f                	// #16431
  404750:	sub	w4, w4, w3
  404754:	lsr	w0, w0, #31
  404758:	sub	w2, w2, w4
  40475c:	mov	x3, #0x0                   	// #0
  404760:	and	w4, w4, #0x7fff
  404764:	lsl	x1, x1, x2
  404768:	and	x1, x1, #0xffffffffffff
  40476c:	orr	w0, w4, w0, lsl #15
  404770:	mov	x2, #0x0                   	// #0
  404774:	bfxil	x3, x1, #0, #48
  404778:	fmov	d0, x2
  40477c:	bfi	x3, x0, #48, #16
  404780:	fmov	v0.d[1], x3
  404784:	ret
  404788:	mov	w4, #0x0                   	// #0
  40478c:	mov	x1, #0x0                   	// #0
  404790:	mov	w0, #0x0                   	// #0
  404794:	mov	x3, #0x0                   	// #0
  404798:	orr	w0, w4, w0, lsl #15
  40479c:	bfxil	x3, x1, #0, #48
  4047a0:	mov	x2, #0x0                   	// #0
  4047a4:	fmov	d0, x2
  4047a8:	bfi	x3, x0, #48, #16
  4047ac:	fmov	v0.d[1], x3
  4047b0:	ret
  4047b4:	nop
  4047b8:	stp	x29, x30, [sp, #-48]!
  4047bc:	mov	x29, sp
  4047c0:	str	x19, [sp, #16]
  4047c4:	str	q0, [sp, #32]
  4047c8:	ldp	x3, x0, [sp, #32]
  4047cc:	mrs	x6, fpcr
  4047d0:	ubfx	x2, x0, #48, #15
  4047d4:	lsr	x4, x0, #63
  4047d8:	add	x1, x2, #0x1
  4047dc:	ubfiz	x0, x0, #3, #48
  4047e0:	tst	x1, #0x7ffe
  4047e4:	and	w4, w4, #0xff
  4047e8:	orr	x0, x0, x3, lsr #61
  4047ec:	lsl	x5, x3, #3
  4047f0:	b.eq	404870 <ferror@plt+0x35a0>  // b.none
  4047f4:	mov	x1, #0xffffffffffffc400    	// #-15360
  4047f8:	add	x2, x2, x1
  4047fc:	cmp	x2, #0x7fe
  404800:	b.le	4048d8 <ferror@plt+0x3608>
  404804:	ands	x0, x6, #0xc00000
  404808:	b.eq	404970 <ferror@plt+0x36a0>  // b.none
  40480c:	cmp	x0, #0x400, lsl #12
  404810:	b.eq	404a90 <ferror@plt+0x37c0>  // b.none
  404814:	cmp	x0, #0x800, lsl #12
  404818:	csel	w7, w4, wzr, eq  // eq = none
  40481c:	cbnz	w7, 404970 <ferror@plt+0x36a0>
  404820:	mov	w0, #0x14                  	// #20
  404824:	mov	x1, #0xffffffffffffffff    	// #-1
  404828:	mov	x2, #0x7fe                 	// #2046
  40482c:	b.ne	40491c <ferror@plt+0x364c>  // b.any
  404830:	cmp	w4, #0x0
  404834:	add	x3, x1, #0x8
  404838:	csel	x1, x3, x1, ne  // ne = any
  40483c:	and	x3, x1, #0x80000000000000
  404840:	cbnz	w7, 404924 <ferror@plt+0x3654>
  404844:	cbnz	x3, 40492c <ferror@plt+0x365c>
  404848:	lsr	x1, x1, #3
  40484c:	and	w3, w2, #0x7ff
  404850:	and	x4, x4, #0xff
  404854:	bfi	x1, x3, #52, #12
  404858:	orr	x19, x1, x4, lsl #63
  40485c:	bl	404ad8 <ferror@plt+0x3808>
  404860:	fmov	d0, x19
  404864:	ldr	x19, [sp, #16]
  404868:	ldp	x29, x30, [sp], #48
  40486c:	ret
  404870:	orr	x1, x0, x5
  404874:	cbnz	x2, 40488c <ferror@plt+0x35bc>
  404878:	cbnz	x1, 404948 <ferror@plt+0x3678>
  40487c:	mov	w2, #0x0                   	// #0
  404880:	mov	w0, #0x0                   	// #0
  404884:	mov	x1, #0x0                   	// #0
  404888:	b	4048b8 <ferror@plt+0x35e8>
  40488c:	cbz	x1, 404980 <ferror@plt+0x36b0>
  404890:	mov	x3, #0x7fff                	// #32767
  404894:	extr	x1, x0, x5, #60
  404898:	lsr	x0, x0, #50
  40489c:	cmp	x2, x3
  4048a0:	lsr	x1, x1, #3
  4048a4:	eor	w0, w0, #0x1
  4048a8:	orr	x1, x1, #0x8000000000000
  4048ac:	csel	w0, w0, wzr, eq  // eq = none
  4048b0:	mov	w2, #0x7ff                 	// #2047
  4048b4:	nop
  4048b8:	and	x4, x4, #0xff
  4048bc:	bfi	x1, x2, #52, #12
  4048c0:	orr	x19, x1, x4, lsl #63
  4048c4:	cbnz	w0, 40485c <ferror@plt+0x358c>
  4048c8:	fmov	d0, x19
  4048cc:	ldr	x19, [sp, #16]
  4048d0:	ldp	x29, x30, [sp], #48
  4048d4:	ret
  4048d8:	cmp	x2, #0x0
  4048dc:	b.le	404990 <ferror@plt+0x36c0>
  4048e0:	cmp	xzr, x3, lsl #7
  4048e4:	mov	w7, #0x0                   	// #0
  4048e8:	cset	x1, ne  // ne = any
  4048ec:	orr	x5, x1, x5, lsr #60
  4048f0:	orr	x1, x5, x0, lsl #4
  4048f4:	mov	w0, #0x0                   	// #0
  4048f8:	tst	x5, #0x7
  4048fc:	b.eq	404a48 <ferror@plt+0x3778>  // b.none
  404900:	and	x3, x6, #0xc00000
  404904:	cmp	x3, #0x400, lsl #12
  404908:	b.eq	404960 <ferror@plt+0x3690>  // b.none
  40490c:	cmp	x3, #0x800, lsl #12
  404910:	mov	w0, #0x10                  	// #16
  404914:	b.eq	404830 <ferror@plt+0x3560>  // b.none
  404918:	cbz	x3, 404a54 <ferror@plt+0x3784>
  40491c:	and	x3, x1, #0x80000000000000
  404920:	cbz	w7, 404928 <ferror@plt+0x3658>
  404924:	orr	w0, w0, #0x8
  404928:	cbz	x3, 404a48 <ferror@plt+0x3778>
  40492c:	cmp	x2, #0x7fe
  404930:	add	x2, x2, #0x1
  404934:	b.eq	4049f0 <ferror@plt+0x3720>  // b.none
  404938:	mov	x3, #0x1fefffffffffffff    	// #2301339409586323455
  40493c:	and	w2, w2, #0x7ff
  404940:	and	x1, x3, x1, lsr #3
  404944:	b	4048b8 <ferror@plt+0x35e8>
  404948:	and	x3, x6, #0xc00000
  40494c:	mov	w7, #0x1                   	// #1
  404950:	cmp	x3, #0x400, lsl #12
  404954:	mov	x2, #0x0                   	// #0
  404958:	mov	x1, #0x1                   	// #1
  40495c:	b.ne	40490c <ferror@plt+0x363c>  // b.any
  404960:	cbnz	w4, 404968 <ferror@plt+0x3698>
  404964:	add	x1, x1, #0x8
  404968:	mov	w0, #0x10                  	// #16
  40496c:	b	40483c <ferror@plt+0x356c>
  404970:	mov	w2, #0x7ff                 	// #2047
  404974:	mov	w0, #0x14                  	// #20
  404978:	mov	x1, #0x0                   	// #0
  40497c:	b	4048b8 <ferror@plt+0x35e8>
  404980:	mov	w2, #0x7ff                 	// #2047
  404984:	mov	w0, #0x0                   	// #0
  404988:	mov	x1, #0x0                   	// #0
  40498c:	b	4048b8 <ferror@plt+0x35e8>
  404990:	cmn	x2, #0x34
  404994:	b.lt	404948 <ferror@plt+0x3678>  // b.tstop
  404998:	mov	x3, #0x3d                  	// #61
  40499c:	sub	x7, x3, x2
  4049a0:	orr	x0, x0, #0x8000000000000
  4049a4:	cmp	x7, #0x3f
  4049a8:	b.le	404a68 <ferror@plt+0x3798>
  4049ac:	add	w1, w2, #0x43
  4049b0:	cmp	x7, #0x40
  4049b4:	mov	w3, #0xfffffffd            	// #-3
  4049b8:	sub	w2, w3, w2
  4049bc:	lsl	x1, x0, x1
  4049c0:	orr	x1, x5, x1
  4049c4:	csel	x5, x1, x5, ne  // ne = any
  4049c8:	lsr	x0, x0, x2
  4049cc:	cmp	x5, #0x0
  4049d0:	cset	x1, ne  // ne = any
  4049d4:	orr	x1, x1, x0
  4049d8:	cmp	x1, #0x0
  4049dc:	cset	w7, ne  // ne = any
  4049e0:	tst	x1, #0x7
  4049e4:	b.eq	404a2c <ferror@plt+0x375c>  // b.none
  4049e8:	mov	x2, #0x0                   	// #0
  4049ec:	b	404900 <ferror@plt+0x3630>
  4049f0:	mov	w3, w2
  4049f4:	ands	x1, x6, #0xc00000
  4049f8:	b.eq	404a20 <ferror@plt+0x3750>  // b.none
  4049fc:	cmp	x1, #0x400, lsl #12
  404a00:	b.eq	404aa8 <ferror@plt+0x37d8>  // b.none
  404a04:	cmp	x1, #0x800, lsl #12
  404a08:	mov	w5, #0x7fe                 	// #2046
  404a0c:	csel	w1, w4, wzr, eq  // eq = none
  404a10:	mov	x2, #0x1fffffffffffffff    	// #2305843009213693951
  404a14:	cmp	w1, #0x0
  404a18:	csel	w3, w3, w5, ne  // ne = any
  404a1c:	csel	x1, xzr, x2, ne  // ne = any
  404a20:	mov	w2, #0x14                  	// #20
  404a24:	orr	w0, w0, w2
  404a28:	b	404850 <ferror@plt+0x3580>
  404a2c:	and	x3, x1, #0x80000000000000
  404a30:	cbnz	x1, 404ac0 <ferror@plt+0x37f0>
  404a34:	nop
  404a38:	mov	w0, #0x0                   	// #0
  404a3c:	mov	x2, #0x1                   	// #1
  404a40:	cbnz	x3, 404938 <ferror@plt+0x3668>
  404a44:	mov	x2, #0x0                   	// #0
  404a48:	and	w2, w2, #0x7ff
  404a4c:	lsr	x1, x1, #3
  404a50:	b	4048b8 <ferror@plt+0x35e8>
  404a54:	and	x3, x1, #0xf
  404a58:	cmp	x3, #0x4
  404a5c:	add	x3, x1, #0x4
  404a60:	csel	x1, x3, x1, ne  // ne = any
  404a64:	b	40483c <ferror@plt+0x356c>
  404a68:	add	w1, w2, #0x3
  404a6c:	sub	w2, w3, w2
  404a70:	lsl	x3, x5, x1
  404a74:	cmp	x3, #0x0
  404a78:	cset	x3, ne  // ne = any
  404a7c:	lsr	x2, x5, x2
  404a80:	orr	x2, x2, x3
  404a84:	lsl	x0, x0, x1
  404a88:	orr	x1, x0, x2
  404a8c:	b	4049d8 <ferror@plt+0x3708>
  404a90:	cbz	w4, 404970 <ferror@plt+0x36a0>
  404a94:	mov	w7, #0x0                   	// #0
  404a98:	mov	w0, #0x14                  	// #20
  404a9c:	mov	x2, #0x7fe                 	// #2046
  404aa0:	mov	x1, #0xffffffffffffffff    	// #-1
  404aa4:	b	40483c <ferror@plt+0x356c>
  404aa8:	cmp	w4, #0x0
  404aac:	mov	w1, #0x7fe                 	// #2046
  404ab0:	csel	w3, w2, w1, eq  // eq = none
  404ab4:	mov	x2, #0x1fffffffffffffff    	// #2305843009213693951
  404ab8:	csel	x1, xzr, x2, eq  // eq = none
  404abc:	b	404a20 <ferror@plt+0x3750>
  404ac0:	tbz	w6, #11, 404a38 <ferror@plt+0x3768>
  404ac4:	mov	w0, #0x0                   	// #0
  404ac8:	mov	x2, #0x0                   	// #0
  404acc:	orr	w0, w0, #0x8
  404ad0:	b	404928 <ferror@plt+0x3658>
  404ad4:	nop
  404ad8:	tbz	w0, #0, 404ae8 <ferror@plt+0x3818>
  404adc:	movi	v1.2s, #0x0
  404ae0:	fdiv	s0, s1, s1
  404ae4:	mrs	x1, fpsr
  404ae8:	tbz	w0, #1, 404afc <ferror@plt+0x382c>
  404aec:	fmov	s1, #1.000000000000000000e+00
  404af0:	movi	v2.2s, #0x0
  404af4:	fdiv	s0, s1, s2
  404af8:	mrs	x1, fpsr
  404afc:	tbz	w0, #2, 404b1c <ferror@plt+0x384c>
  404b00:	mov	w2, #0xc5ae                	// #50606
  404b04:	mov	w1, #0x7f7fffff            	// #2139095039
  404b08:	movk	w2, #0x749d, lsl #16
  404b0c:	fmov	s1, w1
  404b10:	fmov	s2, w2
  404b14:	fadd	s0, s1, s2
  404b18:	mrs	x1, fpsr
  404b1c:	tbz	w0, #3, 404b2c <ferror@plt+0x385c>
  404b20:	movi	v1.2s, #0x80, lsl #16
  404b24:	fmul	s0, s1, s1
  404b28:	mrs	x1, fpsr
  404b2c:	tbz	w0, #4, 404b44 <ferror@plt+0x3874>
  404b30:	mov	w0, #0x7f7fffff            	// #2139095039
  404b34:	fmov	s2, #1.000000000000000000e+00
  404b38:	fmov	s1, w0
  404b3c:	fsub	s0, s1, s2
  404b40:	mrs	x0, fpsr
  404b44:	ret
  404b48:	stp	x29, x30, [sp, #-64]!
  404b4c:	mov	x29, sp
  404b50:	stp	x19, x20, [sp, #16]
  404b54:	adrp	x20, 415000 <ferror@plt+0x13d30>
  404b58:	add	x20, x20, #0xdd0
  404b5c:	stp	x21, x22, [sp, #32]
  404b60:	adrp	x21, 415000 <ferror@plt+0x13d30>
  404b64:	add	x21, x21, #0xdc8
  404b68:	sub	x20, x20, x21
  404b6c:	mov	w22, w0
  404b70:	stp	x23, x24, [sp, #48]
  404b74:	mov	x23, x1
  404b78:	mov	x24, x2
  404b7c:	bl	4010f0 <_exit@plt-0x40>
  404b80:	cmp	xzr, x20, asr #3
  404b84:	b.eq	404bb0 <ferror@plt+0x38e0>  // b.none
  404b88:	asr	x20, x20, #3
  404b8c:	mov	x19, #0x0                   	// #0
  404b90:	ldr	x3, [x21, x19, lsl #3]
  404b94:	mov	x2, x24
  404b98:	add	x19, x19, #0x1
  404b9c:	mov	x1, x23
  404ba0:	mov	w0, w22
  404ba4:	blr	x3
  404ba8:	cmp	x20, x19
  404bac:	b.ne	404b90 <ferror@plt+0x38c0>  // b.any
  404bb0:	ldp	x19, x20, [sp, #16]
  404bb4:	ldp	x21, x22, [sp, #32]
  404bb8:	ldp	x23, x24, [sp, #48]
  404bbc:	ldp	x29, x30, [sp], #64
  404bc0:	ret
  404bc4:	nop
  404bc8:	ret
  404bcc:	nop
  404bd0:	adrp	x2, 416000 <ferror@plt+0x14d30>
  404bd4:	mov	x1, #0x0                   	// #0
  404bd8:	ldr	x2, [x2, #224]
  404bdc:	b	401190 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000404be0 <.fini>:
  404be0:	stp	x29, x30, [sp, #-16]!
  404be4:	mov	x29, sp
  404be8:	ldp	x29, x30, [sp], #16
  404bec:	ret
