INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AC/partea1/partea1.srcs/sources_1/new/instr_dcd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_dcd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AC/partea1/partea1.srcs/sim_1/new/tb_instr_dcd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_instr_dcd
