#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000024ccea13ba0 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 22;
 .timescale 0 0;
v0000024cceac8920_0 .net "PC", 31 0, v0000024cceabcf70_0;  1 drivers
v0000024cceac7660_0 .var "clk", 0 0;
v0000024cceac8d80_0 .net "clkout", 0 0, L_0000024ccea05550;  1 drivers
v0000024cceac7520_0 .net "cycles_consumed", 31 0, v0000024cceac5290_0;  1 drivers
v0000024cceac8e20_0 .net "regs0", 31 0, L_0000024ccea04ec0;  1 drivers
v0000024cceac7ac0_0 .net "regs1", 31 0, L_0000024ccea052b0;  1 drivers
v0000024cceac7700_0 .net "regs2", 31 0, L_0000024ccea05080;  1 drivers
v0000024cceac72a0_0 .net "regs3", 31 0, L_0000024ccea04f30;  1 drivers
v0000024cceac8740_0 .net "regs4", 31 0, L_0000024ccea058d0;  1 drivers
v0000024cceac7340_0 .net "regs5", 31 0, L_0000024ccea04fa0;  1 drivers
v0000024cceac7d40_0 .var "rst", 0 0;
S_0000024ccea16c60 .scope module, "cpu" "processor" 2 35, 3 4 0, S_0000024ccea13ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "regs0";
    .port_info 4 /OUTPUT 32 "regs1";
    .port_info 5 /OUTPUT 32 "regs2";
    .port_info 6 /OUTPUT 32 "regs3";
    .port_info 7 /OUTPUT 32 "regs4";
    .port_info 8 /OUTPUT 32 "regs5";
    .port_info 9 /OUTPUT 32 "cycles_consumed";
    .port_info 10 /OUTPUT 1 "clk";
P_0000024ccea16df0 .param/l "RType" 0 4 2, C4<000000>;
P_0000024ccea16e28 .param/l "add" 0 4 5, C4<100000>;
P_0000024ccea16e60 .param/l "addi" 0 4 8, C4<001000>;
P_0000024ccea16e98 .param/l "addu" 0 4 5, C4<100001>;
P_0000024ccea16ed0 .param/l "and_" 0 4 5, C4<100100>;
P_0000024ccea16f08 .param/l "andi" 0 4 8, C4<001100>;
P_0000024ccea16f40 .param/l "beq" 0 4 10, C4<000100>;
P_0000024ccea16f78 .param/l "bne" 0 4 10, C4<000101>;
P_0000024ccea16fb0 .param/l "handler_addr" 0 3 7, C4<00000000000000000000001111101000>;
P_0000024ccea16fe8 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000024ccea17020 .param/l "j" 0 4 12, C4<000010>;
P_0000024ccea17058 .param/l "jal" 0 4 12, C4<000011>;
P_0000024ccea17090 .param/l "jr" 0 4 6, C4<001000>;
P_0000024ccea170c8 .param/l "lw" 0 4 8, C4<100011>;
P_0000024ccea17100 .param/l "nor_" 0 4 5, C4<100111>;
P_0000024ccea17138 .param/l "or_" 0 4 5, C4<100101>;
P_0000024ccea17170 .param/l "ori" 0 4 8, C4<001101>;
P_0000024ccea171a8 .param/l "sgt" 0 4 6, C4<101011>;
P_0000024ccea171e0 .param/l "sll" 0 4 6, C4<000000>;
P_0000024ccea17218 .param/l "slt" 0 4 5, C4<101010>;
P_0000024ccea17250 .param/l "slti" 0 4 8, C4<101010>;
P_0000024ccea17288 .param/l "srl" 0 4 6, C4<000010>;
P_0000024ccea172c0 .param/l "sub" 0 4 5, C4<100010>;
P_0000024ccea172f8 .param/l "subu" 0 4 5, C4<100011>;
P_0000024ccea17330 .param/l "sw" 0 4 8, C4<101011>;
P_0000024ccea17368 .param/l "xor_" 0 4 5, C4<100110>;
P_0000024ccea173a0 .param/l "xori" 0 4 8, C4<001110>;
L_0000024ccea04d70 .functor NOT 1, v0000024cceac7d40_0, C4<0>, C4<0>, C4<0>;
L_0000024ccea05320 .functor NOT 1, v0000024cceac7d40_0, C4<0>, C4<0>, C4<0>;
L_0000024ccea04de0 .functor NOT 1, v0000024cceac7d40_0, C4<0>, C4<0>, C4<0>;
L_0000024ccea05a90 .functor NOT 1, v0000024cceac7d40_0, C4<0>, C4<0>, C4<0>;
L_0000024ccea04bb0 .functor NOT 1, v0000024cceac7d40_0, C4<0>, C4<0>, C4<0>;
L_0000024ccea05390 .functor NOT 1, v0000024cceac7d40_0, C4<0>, C4<0>, C4<0>;
L_0000024ccea059b0 .functor NOT 1, v0000024cceac7d40_0, C4<0>, C4<0>, C4<0>;
L_0000024ccea04c90 .functor NOT 1, v0000024cceac7d40_0, C4<0>, C4<0>, C4<0>;
L_0000024ccea05550 .functor OR 1, v0000024cceac7660_0, v0000024cce9fad50_0, C4<0>, C4<0>;
L_0000024ccea04e50 .functor OR 1, L_0000024cceac81a0, L_0000024cceac8240, C4<0>, C4<0>;
L_0000024ccea05710 .functor AND 1, L_0000024cceb221d0, L_0000024cceb22db0, C4<1>, C4<1>;
L_0000024ccea04c20 .functor NOT 1, v0000024cceac7d40_0, C4<0>, C4<0>, C4<0>;
L_0000024ccea05860 .functor OR 1, L_0000024cceb212d0, L_0000024cceb21cd0, C4<0>, C4<0>;
L_0000024ccea04d00 .functor OR 1, L_0000024ccea05860, L_0000024cceb22090, C4<0>, C4<0>;
L_0000024ccea05010 .functor OR 1, L_0000024cceb21b90, L_0000024cceb21f50, C4<0>, C4<0>;
L_0000024ccea05240 .functor AND 1, L_0000024cceb22d10, L_0000024ccea05010, C4<1>, C4<1>;
L_0000024ccea05470 .functor OR 1, L_0000024cceb22a90, L_0000024cceb22b30, C4<0>, C4<0>;
L_0000024ccea054e0 .functor AND 1, L_0000024cceb229f0, L_0000024ccea05470, C4<1>, C4<1>;
v0000024cceabcd90_0 .net "ALUOp", 3 0, v0000024cce9fc970_0;  1 drivers
v0000024cceabdc90_0 .net "ALUResult", 31 0, v0000024ccea2cbe0_0;  1 drivers
v0000024cceabc1b0_0 .net "ALUSrc", 0 0, v0000024cce9facb0_0;  1 drivers
v0000024cceabd1f0_0 .net "ALUin2", 31 0, L_0000024cceb21ff0;  1 drivers
v0000024cceabd650_0 .net "MemReadEn", 0 0, v0000024cce9fc010_0;  1 drivers
v0000024cceabd010_0 .net "MemWriteEn", 0 0, v0000024cce9fb9d0_0;  1 drivers
v0000024cceabd970_0 .net "MemtoReg", 0 0, v0000024cce9fc470_0;  1 drivers
v0000024cceabda10_0 .net "PC", 31 0, v0000024cceabcf70_0;  alias, 1 drivers
v0000024cceabdab0_0 .net "PCPlus1", 31 0, L_0000024cceac8100;  1 drivers
v0000024cceabd470_0 .net "PCsrc", 1 0, v0000024ccea2d5e0_0;  1 drivers
v0000024cceabd6f0_0 .net "RegDst", 0 0, v0000024cce9fbed0_0;  1 drivers
v0000024cceabce30_0 .net "RegWriteEn", 0 0, v0000024cce9fbb10_0;  1 drivers
v0000024cceabd290_0 .net "WriteRegister", 4 0, L_0000024cceb21e10;  1 drivers
v0000024cceabd790_0 .net *"_ivl_0", 0 0, L_0000024ccea04d70;  1 drivers
L_0000024cceac90d0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000024cceabd330_0 .net/2u *"_ivl_10", 4 0, L_0000024cceac90d0;  1 drivers
L_0000024cceac94c0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024cceabddd0_0 .net *"_ivl_101", 15 0, L_0000024cceac94c0;  1 drivers
v0000024cceabc9d0_0 .net *"_ivl_102", 31 0, L_0000024cceb22c70;  1 drivers
L_0000024cceac9508 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024cceabd3d0_0 .net *"_ivl_105", 25 0, L_0000024cceac9508;  1 drivers
L_0000024cceac9550 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024cceabc610_0 .net/2u *"_ivl_106", 31 0, L_0000024cceac9550;  1 drivers
v0000024cceabca70_0 .net *"_ivl_108", 0 0, L_0000024cceb221d0;  1 drivers
L_0000024cceac9598 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0000024cceabde70_0 .net/2u *"_ivl_110", 5 0, L_0000024cceac9598;  1 drivers
v0000024cceabd510_0 .net *"_ivl_112", 0 0, L_0000024cceb22db0;  1 drivers
v0000024cceabcc50_0 .net *"_ivl_115", 0 0, L_0000024ccea05710;  1 drivers
v0000024cceabdf10_0 .net *"_ivl_116", 47 0, L_0000024cceb226d0;  1 drivers
L_0000024cceac95e0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024cceabcb10_0 .net *"_ivl_119", 15 0, L_0000024cceac95e0;  1 drivers
L_0000024cceac9118 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000024cceabccf0_0 .net/2u *"_ivl_12", 5 0, L_0000024cceac9118;  1 drivers
v0000024cceabc570_0 .net *"_ivl_120", 47 0, L_0000024cceb22770;  1 drivers
L_0000024cceac9628 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024cceabced0_0 .net *"_ivl_123", 15 0, L_0000024cceac9628;  1 drivers
v0000024cceabc2f0_0 .net *"_ivl_125", 0 0, L_0000024cceb22590;  1 drivers
v0000024cceabd5b0_0 .net *"_ivl_126", 31 0, L_0000024cceb22ef0;  1 drivers
v0000024cceabdb50_0 .net *"_ivl_128", 47 0, L_0000024cceb22810;  1 drivers
v0000024cceabd0b0_0 .net *"_ivl_130", 47 0, L_0000024cceb21870;  1 drivers
v0000024cceabd830_0 .net *"_ivl_132", 47 0, L_0000024cceb21a50;  1 drivers
v0000024cceabc430_0 .net *"_ivl_134", 47 0, L_0000024cceb22130;  1 drivers
L_0000024cceac9670 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000024cceabdbf0_0 .net/2u *"_ivl_138", 1 0, L_0000024cceac9670;  1 drivers
v0000024cceabd150_0 .net *"_ivl_14", 0 0, L_0000024cceac7b60;  1 drivers
v0000024cceabd8d0_0 .net *"_ivl_140", 0 0, L_0000024cceb219b0;  1 drivers
L_0000024cceac96b8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000024cceabc070_0 .net/2u *"_ivl_142", 1 0, L_0000024cceac96b8;  1 drivers
v0000024cceabc250_0 .net *"_ivl_144", 0 0, L_0000024cceb22950;  1 drivers
L_0000024cceac9700 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000024cceabc6b0_0 .net/2u *"_ivl_146", 1 0, L_0000024cceac9700;  1 drivers
v0000024cceabc750_0 .net *"_ivl_148", 0 0, L_0000024cceb21190;  1 drivers
L_0000024cceac9748 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v0000024cceabc7f0_0 .net/2u *"_ivl_150", 31 0, L_0000024cceac9748;  1 drivers
L_0000024cceac9790 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v0000024cceabc890_0 .net/2u *"_ivl_152", 31 0, L_0000024cceac9790;  1 drivers
v0000024cceac44a0_0 .net *"_ivl_154", 31 0, L_0000024cceb21410;  1 drivers
v0000024cceac31e0_0 .net *"_ivl_156", 31 0, L_0000024cceb21af0;  1 drivers
L_0000024cceac9160 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0000024cceac49a0_0 .net/2u *"_ivl_16", 4 0, L_0000024cceac9160;  1 drivers
v0000024cceac3780_0 .net *"_ivl_160", 0 0, L_0000024ccea04c20;  1 drivers
L_0000024cceac9820 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024cceac35a0_0 .net/2u *"_ivl_162", 31 0, L_0000024cceac9820;  1 drivers
L_0000024cceac98f8 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v0000024cceac4540_0 .net/2u *"_ivl_166", 5 0, L_0000024cceac98f8;  1 drivers
v0000024cceac4a40_0 .net *"_ivl_168", 0 0, L_0000024cceb212d0;  1 drivers
L_0000024cceac9940 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0000024cceac33c0_0 .net/2u *"_ivl_170", 5 0, L_0000024cceac9940;  1 drivers
v0000024cceac3460_0 .net *"_ivl_172", 0 0, L_0000024cceb21cd0;  1 drivers
v0000024cceac4ae0_0 .net *"_ivl_175", 0 0, L_0000024ccea05860;  1 drivers
L_0000024cceac9988 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v0000024cceac45e0_0 .net/2u *"_ivl_176", 5 0, L_0000024cceac9988;  1 drivers
v0000024cceac4680_0 .net *"_ivl_178", 0 0, L_0000024cceb22090;  1 drivers
v0000024cceac4d60_0 .net *"_ivl_181", 0 0, L_0000024ccea04d00;  1 drivers
L_0000024cceac99d0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024cceac4ea0_0 .net/2u *"_ivl_182", 15 0, L_0000024cceac99d0;  1 drivers
v0000024cceac4360_0 .net *"_ivl_184", 31 0, L_0000024cceb21eb0;  1 drivers
v0000024cceac4180_0 .net *"_ivl_187", 0 0, L_0000024cceb22270;  1 drivers
v0000024cceac4cc0_0 .net *"_ivl_188", 15 0, L_0000024cceb21550;  1 drivers
v0000024cceac3640_0 .net *"_ivl_19", 4 0, L_0000024cceac8ba0;  1 drivers
v0000024cceac4720_0 .net *"_ivl_190", 31 0, L_0000024cceb22630;  1 drivers
v0000024cceac3c80_0 .net *"_ivl_194", 31 0, L_0000024cceb22450;  1 drivers
L_0000024cceac9a18 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024cceac4b80_0 .net *"_ivl_197", 25 0, L_0000024cceac9a18;  1 drivers
L_0000024cceac9a60 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024cceac4f40_0 .net/2u *"_ivl_198", 31 0, L_0000024cceac9a60;  1 drivers
L_0000024cceac9088 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000024cceac4400_0 .net/2u *"_ivl_2", 5 0, L_0000024cceac9088;  1 drivers
v0000024cceac3aa0_0 .net *"_ivl_20", 4 0, L_0000024cceac84c0;  1 drivers
v0000024cceac30a0_0 .net *"_ivl_200", 0 0, L_0000024cceb22d10;  1 drivers
L_0000024cceac9aa8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000024cceac40e0_0 .net/2u *"_ivl_202", 5 0, L_0000024cceac9aa8;  1 drivers
v0000024cceac42c0_0 .net *"_ivl_204", 0 0, L_0000024cceb21b90;  1 drivers
L_0000024cceac9af0 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000024cceac3820_0 .net/2u *"_ivl_206", 5 0, L_0000024cceac9af0;  1 drivers
v0000024cceac36e0_0 .net *"_ivl_208", 0 0, L_0000024cceb21f50;  1 drivers
v0000024cceac47c0_0 .net *"_ivl_211", 0 0, L_0000024ccea05010;  1 drivers
v0000024cceac3e60_0 .net *"_ivl_213", 0 0, L_0000024ccea05240;  1 drivers
L_0000024cceac9b38 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000024cceac4c20_0 .net/2u *"_ivl_214", 5 0, L_0000024cceac9b38;  1 drivers
v0000024cceac38c0_0 .net *"_ivl_216", 0 0, L_0000024cceb22310;  1 drivers
L_0000024cceac9b80 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000024cceac4040_0 .net/2u *"_ivl_218", 31 0, L_0000024cceac9b80;  1 drivers
v0000024cceac3140_0 .net *"_ivl_220", 31 0, L_0000024cceb224f0;  1 drivers
v0000024cceac4860_0 .net *"_ivl_224", 31 0, L_0000024cceb21690;  1 drivers
L_0000024cceac9bc8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024cceac4e00_0 .net *"_ivl_227", 25 0, L_0000024cceac9bc8;  1 drivers
L_0000024cceac9c10 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024cceac3280_0 .net/2u *"_ivl_228", 31 0, L_0000024cceac9c10;  1 drivers
v0000024cceac4900_0 .net *"_ivl_230", 0 0, L_0000024cceb229f0;  1 drivers
L_0000024cceac9c58 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000024cceac3500_0 .net/2u *"_ivl_232", 5 0, L_0000024cceac9c58;  1 drivers
v0000024cceac3320_0 .net *"_ivl_234", 0 0, L_0000024cceb22a90;  1 drivers
L_0000024cceac9ca0 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000024cceac3960_0 .net/2u *"_ivl_236", 5 0, L_0000024cceac9ca0;  1 drivers
v0000024cceac3a00_0 .net *"_ivl_238", 0 0, L_0000024cceb22b30;  1 drivers
v0000024cceac3b40_0 .net *"_ivl_24", 0 0, L_0000024ccea04de0;  1 drivers
v0000024cceac3be0_0 .net *"_ivl_241", 0 0, L_0000024ccea05470;  1 drivers
v0000024cceac4220_0 .net *"_ivl_243", 0 0, L_0000024ccea054e0;  1 drivers
L_0000024cceac9ce8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000024cceac3d20_0 .net/2u *"_ivl_244", 5 0, L_0000024cceac9ce8;  1 drivers
v0000024cceac3dc0_0 .net *"_ivl_246", 0 0, L_0000024cceb210f0;  1 drivers
v0000024cceac3f00_0 .net *"_ivl_248", 31 0, L_0000024cceb21730;  1 drivers
L_0000024cceac91a8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000024cceac3fa0_0 .net/2u *"_ivl_26", 4 0, L_0000024cceac91a8;  1 drivers
v0000024cceac6410_0 .net *"_ivl_29", 4 0, L_0000024cceac70c0;  1 drivers
v0000024cceac5b50_0 .net *"_ivl_32", 0 0, L_0000024ccea05a90;  1 drivers
L_0000024cceac91f0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000024cceac5bf0_0 .net/2u *"_ivl_34", 4 0, L_0000024cceac91f0;  1 drivers
v0000024cceac5dd0_0 .net *"_ivl_37", 4 0, L_0000024cceac8a60;  1 drivers
v0000024cceac6af0_0 .net *"_ivl_40", 0 0, L_0000024ccea04bb0;  1 drivers
L_0000024cceac9238 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024cceac64b0_0 .net/2u *"_ivl_42", 15 0, L_0000024cceac9238;  1 drivers
v0000024cceac6730_0 .net *"_ivl_45", 15 0, L_0000024cceac7c00;  1 drivers
v0000024cceac69b0_0 .net *"_ivl_48", 0 0, L_0000024ccea05390;  1 drivers
v0000024cceac65f0_0 .net *"_ivl_5", 5 0, L_0000024cceac82e0;  1 drivers
L_0000024cceac9280 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024cceac6a50_0 .net/2u *"_ivl_50", 36 0, L_0000024cceac9280;  1 drivers
L_0000024cceac92c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024cceac5510_0 .net/2u *"_ivl_52", 31 0, L_0000024cceac92c8;  1 drivers
v0000024cceac6d70_0 .net *"_ivl_55", 4 0, L_0000024cceac87e0;  1 drivers
v0000024cceac6b90_0 .net *"_ivl_56", 36 0, L_0000024cceac8560;  1 drivers
v0000024cceac6050_0 .net *"_ivl_58", 36 0, L_0000024cceac7e80;  1 drivers
v0000024cceac5d30_0 .net *"_ivl_62", 0 0, L_0000024ccea059b0;  1 drivers
L_0000024cceac9310 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000024cceac56f0_0 .net/2u *"_ivl_64", 5 0, L_0000024cceac9310;  1 drivers
v0000024cceac6870_0 .net *"_ivl_67", 5 0, L_0000024cceac7fc0;  1 drivers
v0000024cceac53d0_0 .net *"_ivl_70", 0 0, L_0000024ccea04c90;  1 drivers
L_0000024cceac9358 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024cceac5f10_0 .net/2u *"_ivl_72", 57 0, L_0000024cceac9358;  1 drivers
L_0000024cceac93a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024cceac5ab0_0 .net/2u *"_ivl_74", 31 0, L_0000024cceac93a0;  1 drivers
v0000024cceac6eb0_0 .net *"_ivl_77", 25 0, L_0000024cceac78e0;  1 drivers
v0000024cceac60f0_0 .net *"_ivl_78", 57 0, L_0000024cceac7160;  1 drivers
v0000024cceac5e70_0 .net *"_ivl_8", 0 0, L_0000024ccea05320;  1 drivers
v0000024cceac6550_0 .net *"_ivl_80", 57 0, L_0000024cceac7980;  1 drivers
L_0000024cceac93e8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000024cceac6c30_0 .net/2u *"_ivl_84", 31 0, L_0000024cceac93e8;  1 drivers
L_0000024cceac9430 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000024cceac6190_0 .net/2u *"_ivl_88", 5 0, L_0000024cceac9430;  1 drivers
v0000024cceac62d0_0 .net *"_ivl_90", 0 0, L_0000024cceac81a0;  1 drivers
L_0000024cceac9478 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000024cceac5330_0 .net/2u *"_ivl_92", 5 0, L_0000024cceac9478;  1 drivers
v0000024cceac5fb0_0 .net *"_ivl_94", 0 0, L_0000024cceac8240;  1 drivers
v0000024cceac5470_0 .net *"_ivl_97", 0 0, L_0000024ccea04e50;  1 drivers
v0000024cceac5970_0 .net *"_ivl_98", 47 0, L_0000024cceac89c0;  1 drivers
v0000024cceac6e10_0 .net "adderResult", 31 0, L_0000024cceb217d0;  1 drivers
v0000024cceac6230_0 .net "address", 31 0, L_0000024cceac8880;  1 drivers
v0000024cceac6910_0 .net "clk", 0 0, L_0000024ccea05550;  alias, 1 drivers
v0000024cceac5290_0 .var "cycles_consumed", 31 0;
o0000024ccea71888 .functor BUFZ 1, C4<z>; HiZ drive
v0000024cceac6cd0_0 .net "excep_flag", 0 0, o0000024ccea71888;  0 drivers
v0000024cceac5c90_0 .net "extImm", 31 0, L_0000024cceb215f0;  1 drivers
v0000024cceac6370_0 .net "funct", 5 0, L_0000024cceac77a0;  1 drivers
v0000024cceac6690_0 .net "hlt", 0 0, v0000024cce9fad50_0;  1 drivers
v0000024cceac6f50_0 .net "imm", 15 0, L_0000024cceac7a20;  1 drivers
v0000024cceac50b0_0 .net "immediate", 31 0, L_0000024cceb21c30;  1 drivers
v0000024cceac5150_0 .net "input_clk", 0 0, v0000024cceac7660_0;  1 drivers
v0000024cceac51f0_0 .net "instruction", 31 0, L_0000024cceb22bd0;  1 drivers
v0000024cceac67d0_0 .net "memoryReadData", 31 0, v0000024cceabc390_0;  1 drivers
v0000024cceac55b0_0 .net "nextPC", 31 0, L_0000024cceb21230;  1 drivers
v0000024cceac5650_0 .net "opcode", 5 0, L_0000024cceac73e0;  1 drivers
v0000024cceac5790_0 .net "rd", 4 0, L_0000024cceac7480;  1 drivers
v0000024cceac5830_0 .net "readData1", 31 0, L_0000024ccea05940;  1 drivers
v0000024cceac58d0_0 .net "readData1_w", 31 0, L_0000024cceb24790;  1 drivers
v0000024cceac5a10_0 .net "readData2", 31 0, L_0000024ccea050f0;  1 drivers
v0000024cceac86a0_0 .net "regs0", 31 0, L_0000024ccea04ec0;  alias, 1 drivers
v0000024cceac8380_0 .net "regs1", 31 0, L_0000024ccea052b0;  alias, 1 drivers
v0000024cceac8ec0_0 .net "regs2", 31 0, L_0000024ccea05080;  alias, 1 drivers
v0000024cceac8ce0_0 .net "regs3", 31 0, L_0000024ccea04f30;  alias, 1 drivers
v0000024cceac75c0_0 .net "regs4", 31 0, L_0000024ccea058d0;  alias, 1 drivers
v0000024cceac8600_0 .net "regs5", 31 0, L_0000024ccea04fa0;  alias, 1 drivers
v0000024cceac7ca0_0 .net "rs", 4 0, L_0000024cceac7de0;  1 drivers
v0000024cceac8b00_0 .net "rst", 0 0, v0000024cceac7d40_0;  1 drivers
v0000024cceac7840_0 .net "rt", 4 0, L_0000024cceac8c40;  1 drivers
v0000024cceac8f60_0 .net "shamt", 31 0, L_0000024cceac7f20;  1 drivers
v0000024cceac7200_0 .net "wire_instruction", 31 0, L_0000024ccea056a0;  1 drivers
v0000024cceac8420_0 .net "writeData", 31 0, L_0000024cceb248d0;  1 drivers
v0000024cceac8060_0 .net "zero", 0 0, L_0000024cceb23930;  1 drivers
L_0000024cceac82e0 .part L_0000024cceb22bd0, 26, 6;
L_0000024cceac73e0 .functor MUXZ 6, L_0000024cceac82e0, L_0000024cceac9088, L_0000024ccea04d70, C4<>;
L_0000024cceac7b60 .cmp/eq 6, L_0000024cceac73e0, L_0000024cceac9118;
L_0000024cceac8ba0 .part L_0000024cceb22bd0, 11, 5;
L_0000024cceac84c0 .functor MUXZ 5, L_0000024cceac8ba0, L_0000024cceac9160, L_0000024cceac7b60, C4<>;
L_0000024cceac7480 .functor MUXZ 5, L_0000024cceac84c0, L_0000024cceac90d0, L_0000024ccea05320, C4<>;
L_0000024cceac70c0 .part L_0000024cceb22bd0, 21, 5;
L_0000024cceac7de0 .functor MUXZ 5, L_0000024cceac70c0, L_0000024cceac91a8, L_0000024ccea04de0, C4<>;
L_0000024cceac8a60 .part L_0000024cceb22bd0, 16, 5;
L_0000024cceac8c40 .functor MUXZ 5, L_0000024cceac8a60, L_0000024cceac91f0, L_0000024ccea05a90, C4<>;
L_0000024cceac7c00 .part L_0000024cceb22bd0, 0, 16;
L_0000024cceac7a20 .functor MUXZ 16, L_0000024cceac7c00, L_0000024cceac9238, L_0000024ccea04bb0, C4<>;
L_0000024cceac87e0 .part L_0000024cceb22bd0, 6, 5;
L_0000024cceac8560 .concat [ 5 32 0 0], L_0000024cceac87e0, L_0000024cceac92c8;
L_0000024cceac7e80 .functor MUXZ 37, L_0000024cceac8560, L_0000024cceac9280, L_0000024ccea05390, C4<>;
L_0000024cceac7f20 .part L_0000024cceac7e80, 0, 32;
L_0000024cceac7fc0 .part L_0000024cceb22bd0, 0, 6;
L_0000024cceac77a0 .functor MUXZ 6, L_0000024cceac7fc0, L_0000024cceac9310, L_0000024ccea059b0, C4<>;
L_0000024cceac78e0 .part L_0000024cceb22bd0, 0, 26;
L_0000024cceac7160 .concat [ 26 32 0 0], L_0000024cceac78e0, L_0000024cceac93a0;
L_0000024cceac7980 .functor MUXZ 58, L_0000024cceac7160, L_0000024cceac9358, L_0000024ccea04c90, C4<>;
L_0000024cceac8880 .part L_0000024cceac7980, 0, 32;
L_0000024cceac8100 .arith/sum 32, v0000024cceabcf70_0, L_0000024cceac93e8;
L_0000024cceac81a0 .cmp/eq 6, L_0000024cceac73e0, L_0000024cceac9430;
L_0000024cceac8240 .cmp/eq 6, L_0000024cceac73e0, L_0000024cceac9478;
L_0000024cceac89c0 .concat [ 32 16 0 0], L_0000024cceac8880, L_0000024cceac94c0;
L_0000024cceb22c70 .concat [ 6 26 0 0], L_0000024cceac73e0, L_0000024cceac9508;
L_0000024cceb221d0 .cmp/eq 32, L_0000024cceb22c70, L_0000024cceac9550;
L_0000024cceb22db0 .cmp/eq 6, L_0000024cceac77a0, L_0000024cceac9598;
L_0000024cceb226d0 .concat [ 32 16 0 0], L_0000024ccea05940, L_0000024cceac95e0;
L_0000024cceb22770 .concat [ 32 16 0 0], v0000024cceabcf70_0, L_0000024cceac9628;
L_0000024cceb22590 .part L_0000024cceac7a20, 15, 1;
LS_0000024cceb22ef0_0_0 .concat [ 1 1 1 1], L_0000024cceb22590, L_0000024cceb22590, L_0000024cceb22590, L_0000024cceb22590;
LS_0000024cceb22ef0_0_4 .concat [ 1 1 1 1], L_0000024cceb22590, L_0000024cceb22590, L_0000024cceb22590, L_0000024cceb22590;
LS_0000024cceb22ef0_0_8 .concat [ 1 1 1 1], L_0000024cceb22590, L_0000024cceb22590, L_0000024cceb22590, L_0000024cceb22590;
LS_0000024cceb22ef0_0_12 .concat [ 1 1 1 1], L_0000024cceb22590, L_0000024cceb22590, L_0000024cceb22590, L_0000024cceb22590;
LS_0000024cceb22ef0_0_16 .concat [ 1 1 1 1], L_0000024cceb22590, L_0000024cceb22590, L_0000024cceb22590, L_0000024cceb22590;
LS_0000024cceb22ef0_0_20 .concat [ 1 1 1 1], L_0000024cceb22590, L_0000024cceb22590, L_0000024cceb22590, L_0000024cceb22590;
LS_0000024cceb22ef0_0_24 .concat [ 1 1 1 1], L_0000024cceb22590, L_0000024cceb22590, L_0000024cceb22590, L_0000024cceb22590;
LS_0000024cceb22ef0_0_28 .concat [ 1 1 1 1], L_0000024cceb22590, L_0000024cceb22590, L_0000024cceb22590, L_0000024cceb22590;
LS_0000024cceb22ef0_1_0 .concat [ 4 4 4 4], LS_0000024cceb22ef0_0_0, LS_0000024cceb22ef0_0_4, LS_0000024cceb22ef0_0_8, LS_0000024cceb22ef0_0_12;
LS_0000024cceb22ef0_1_4 .concat [ 4 4 4 4], LS_0000024cceb22ef0_0_16, LS_0000024cceb22ef0_0_20, LS_0000024cceb22ef0_0_24, LS_0000024cceb22ef0_0_28;
L_0000024cceb22ef0 .concat [ 16 16 0 0], LS_0000024cceb22ef0_1_0, LS_0000024cceb22ef0_1_4;
L_0000024cceb22810 .concat [ 16 32 0 0], L_0000024cceac7a20, L_0000024cceb22ef0;
L_0000024cceb21870 .arith/sum 48, L_0000024cceb22770, L_0000024cceb22810;
L_0000024cceb21a50 .functor MUXZ 48, L_0000024cceb21870, L_0000024cceb226d0, L_0000024ccea05710, C4<>;
L_0000024cceb22130 .functor MUXZ 48, L_0000024cceb21a50, L_0000024cceac89c0, L_0000024ccea04e50, C4<>;
L_0000024cceb217d0 .part L_0000024cceb22130, 0, 32;
L_0000024cceb219b0 .cmp/eq 2, v0000024ccea2d5e0_0, L_0000024cceac9670;
L_0000024cceb22950 .cmp/eq 2, v0000024ccea2d5e0_0, L_0000024cceac96b8;
L_0000024cceb21190 .cmp/eq 2, v0000024ccea2d5e0_0, L_0000024cceac9700;
L_0000024cceb21410 .functor MUXZ 32, L_0000024cceac9790, L_0000024cceac9748, L_0000024cceb21190, C4<>;
L_0000024cceb21af0 .functor MUXZ 32, L_0000024cceb21410, L_0000024cceb217d0, L_0000024cceb22950, C4<>;
L_0000024cceb21230 .functor MUXZ 32, L_0000024cceb21af0, L_0000024cceac8100, L_0000024cceb219b0, C4<>;
L_0000024cceb22bd0 .functor MUXZ 32, L_0000024ccea056a0, L_0000024cceac9820, L_0000024ccea04c20, C4<>;
L_0000024cceb212d0 .cmp/eq 6, L_0000024cceac73e0, L_0000024cceac98f8;
L_0000024cceb21cd0 .cmp/eq 6, L_0000024cceac73e0, L_0000024cceac9940;
L_0000024cceb22090 .cmp/eq 6, L_0000024cceac73e0, L_0000024cceac9988;
L_0000024cceb21eb0 .concat [ 16 16 0 0], L_0000024cceac7a20, L_0000024cceac99d0;
L_0000024cceb22270 .part L_0000024cceac7a20, 15, 1;
LS_0000024cceb21550_0_0 .concat [ 1 1 1 1], L_0000024cceb22270, L_0000024cceb22270, L_0000024cceb22270, L_0000024cceb22270;
LS_0000024cceb21550_0_4 .concat [ 1 1 1 1], L_0000024cceb22270, L_0000024cceb22270, L_0000024cceb22270, L_0000024cceb22270;
LS_0000024cceb21550_0_8 .concat [ 1 1 1 1], L_0000024cceb22270, L_0000024cceb22270, L_0000024cceb22270, L_0000024cceb22270;
LS_0000024cceb21550_0_12 .concat [ 1 1 1 1], L_0000024cceb22270, L_0000024cceb22270, L_0000024cceb22270, L_0000024cceb22270;
L_0000024cceb21550 .concat [ 4 4 4 4], LS_0000024cceb21550_0_0, LS_0000024cceb21550_0_4, LS_0000024cceb21550_0_8, LS_0000024cceb21550_0_12;
L_0000024cceb22630 .concat [ 16 16 0 0], L_0000024cceac7a20, L_0000024cceb21550;
L_0000024cceb215f0 .functor MUXZ 32, L_0000024cceb22630, L_0000024cceb21eb0, L_0000024ccea04d00, C4<>;
L_0000024cceb22450 .concat [ 6 26 0 0], L_0000024cceac73e0, L_0000024cceac9a18;
L_0000024cceb22d10 .cmp/eq 32, L_0000024cceb22450, L_0000024cceac9a60;
L_0000024cceb21b90 .cmp/eq 6, L_0000024cceac77a0, L_0000024cceac9aa8;
L_0000024cceb21f50 .cmp/eq 6, L_0000024cceac77a0, L_0000024cceac9af0;
L_0000024cceb22310 .cmp/eq 6, L_0000024cceac73e0, L_0000024cceac9b38;
L_0000024cceb224f0 .functor MUXZ 32, L_0000024cceb215f0, L_0000024cceac9b80, L_0000024cceb22310, C4<>;
L_0000024cceb21c30 .functor MUXZ 32, L_0000024cceb224f0, L_0000024cceac7f20, L_0000024ccea05240, C4<>;
L_0000024cceb21690 .concat [ 6 26 0 0], L_0000024cceac73e0, L_0000024cceac9bc8;
L_0000024cceb229f0 .cmp/eq 32, L_0000024cceb21690, L_0000024cceac9c10;
L_0000024cceb22a90 .cmp/eq 6, L_0000024cceac77a0, L_0000024cceac9c58;
L_0000024cceb22b30 .cmp/eq 6, L_0000024cceac77a0, L_0000024cceac9ca0;
L_0000024cceb210f0 .cmp/eq 6, L_0000024cceac73e0, L_0000024cceac9ce8;
L_0000024cceb21730 .functor MUXZ 32, L_0000024ccea05940, v0000024cceabcf70_0, L_0000024cceb210f0, C4<>;
L_0000024cceb24790 .functor MUXZ 32, L_0000024cceb21730, L_0000024ccea050f0, L_0000024ccea054e0, C4<>;
S_0000024cce990b80 .scope module, "ALUMux" "mux2x1" 3 94, 5 1 0, S_0000024ccea16c60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000024ccea08150 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000024ccea05400 .functor NOT 1, v0000024cce9facb0_0, C4<0>, C4<0>, C4<0>;
v0000024cce9fc5b0_0 .net *"_ivl_0", 0 0, L_0000024ccea05400;  1 drivers
v0000024cce9fc3d0_0 .net "in1", 31 0, L_0000024ccea050f0;  alias, 1 drivers
v0000024cce9fb7f0_0 .net "in2", 31 0, L_0000024cceb21c30;  alias, 1 drivers
v0000024cce9fb250_0 .net "out", 31 0, L_0000024cceb21ff0;  alias, 1 drivers
v0000024cce9fc650_0 .net "s", 0 0, v0000024cce9facb0_0;  alias, 1 drivers
L_0000024cceb21ff0 .functor MUXZ 32, L_0000024cceb21c30, L_0000024ccea050f0, L_0000024ccea05400, C4<>;
S_0000024cce990d10 .scope module, "CU" "controlUnit" 3 78, 6 1 0, S_0000024ccea16c60;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_0000024ccea2b450 .param/l "RType" 0 4 2, C4<000000>;
P_0000024ccea2b488 .param/l "add" 0 4 5, C4<100000>;
P_0000024ccea2b4c0 .param/l "addi" 0 4 8, C4<001000>;
P_0000024ccea2b4f8 .param/l "addu" 0 4 5, C4<100001>;
P_0000024ccea2b530 .param/l "and_" 0 4 5, C4<100100>;
P_0000024ccea2b568 .param/l "andi" 0 4 8, C4<001100>;
P_0000024ccea2b5a0 .param/l "beq" 0 4 10, C4<000100>;
P_0000024ccea2b5d8 .param/l "bne" 0 4 10, C4<000101>;
P_0000024ccea2b610 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000024ccea2b648 .param/l "j" 0 4 12, C4<000010>;
P_0000024ccea2b680 .param/l "jal" 0 4 12, C4<000011>;
P_0000024ccea2b6b8 .param/l "jr" 0 4 6, C4<001000>;
P_0000024ccea2b6f0 .param/l "lw" 0 4 8, C4<100011>;
P_0000024ccea2b728 .param/l "nor_" 0 4 5, C4<100111>;
P_0000024ccea2b760 .param/l "or_" 0 4 5, C4<100101>;
P_0000024ccea2b798 .param/l "ori" 0 4 8, C4<001101>;
P_0000024ccea2b7d0 .param/l "sgt" 0 4 6, C4<101011>;
P_0000024ccea2b808 .param/l "sll" 0 4 6, C4<000000>;
P_0000024ccea2b840 .param/l "slt" 0 4 5, C4<101010>;
P_0000024ccea2b878 .param/l "slti" 0 4 8, C4<101010>;
P_0000024ccea2b8b0 .param/l "srl" 0 4 6, C4<000010>;
P_0000024ccea2b8e8 .param/l "sub" 0 4 5, C4<100010>;
P_0000024ccea2b920 .param/l "subu" 0 4 5, C4<100011>;
P_0000024ccea2b958 .param/l "sw" 0 4 8, C4<101011>;
P_0000024ccea2b990 .param/l "xor_" 0 4 5, C4<100110>;
P_0000024ccea2b9c8 .param/l "xori" 0 4 8, C4<001110>;
v0000024cce9fc970_0 .var "ALUOp", 3 0;
v0000024cce9facb0_0 .var "ALUSrc", 0 0;
v0000024cce9fc010_0 .var "MemReadEn", 0 0;
v0000024cce9fb9d0_0 .var "MemWriteEn", 0 0;
v0000024cce9fc470_0 .var "MemtoReg", 0 0;
v0000024cce9fbed0_0 .var "RegDst", 0 0;
v0000024cce9fbb10_0 .var "RegWriteEn", 0 0;
v0000024cce9fb070_0 .net "funct", 5 0, L_0000024cceac77a0;  alias, 1 drivers
v0000024cce9fad50_0 .var "hlt", 0 0;
v0000024cce9fc6f0_0 .net "opcode", 5 0, L_0000024cceac73e0;  alias, 1 drivers
v0000024cce9fadf0_0 .net "rst", 0 0, v0000024cceac7d40_0;  alias, 1 drivers
E_0000024ccea08710 .event anyedge, v0000024cce9fadf0_0, v0000024cce9fc6f0_0, v0000024cce9fb070_0;
S_0000024cce9aa350 .scope module, "InstMem" "IM" 3 74, 7 2 0, S_0000024ccea16c60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "q";
L_0000024ccea056a0 .functor BUFZ 32, L_0000024cceb214b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000024cce9fc790 .array "InstMem", 0 1023, 31 0;
v0000024cce9fbf70_0 .net *"_ivl_0", 31 0, L_0000024cceb214b0;  1 drivers
v0000024cce9fba70_0 .net *"_ivl_3", 9 0, L_0000024cceb21d70;  1 drivers
v0000024cce9fbc50_0 .net *"_ivl_4", 11 0, L_0000024cceb21910;  1 drivers
L_0000024cceac97d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000024cce9fc830_0 .net *"_ivl_7", 1 0, L_0000024cceac97d8;  1 drivers
v0000024cce9fae90_0 .net "address", 31 0, v0000024cceabcf70_0;  alias, 1 drivers
v0000024cce9faf30_0 .var/i "i", 31 0;
v0000024cce9fb110_0 .net "q", 31 0, L_0000024ccea056a0;  alias, 1 drivers
L_0000024cceb214b0 .array/port v0000024cce9fc790, L_0000024cceb21910;
L_0000024cceb21d70 .part v0000024cceabcf70_0, 0, 10;
L_0000024cceb21910 .concat [ 10 2 0 0], L_0000024cceb21d70, L_0000024cceac97d8;
S_0000024cce9aa4e0 .scope module, "RF" "registerFile" 3 84, 8 1 0, S_0000024ccea16c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
    .port_info 9 /OUTPUT 32 "regs0";
    .port_info 10 /OUTPUT 32 "regs1";
    .port_info 11 /OUTPUT 32 "regs2";
    .port_info 12 /OUTPUT 32 "regs3";
    .port_info 13 /OUTPUT 32 "regs4";
    .port_info 14 /OUTPUT 32 "regs5";
L_0000024ccea05940 .functor BUFZ 32, L_0000024cceb223b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000024ccea050f0 .functor BUFZ 32, L_0000024cceb21370, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000024ccea2ce60_1 .array/port v0000024ccea2ce60, 1;
L_0000024ccea04ec0 .functor BUFZ 32, v0000024ccea2ce60_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000024ccea2ce60_2 .array/port v0000024ccea2ce60, 2;
L_0000024ccea052b0 .functor BUFZ 32, v0000024ccea2ce60_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000024ccea2ce60_3 .array/port v0000024ccea2ce60, 3;
L_0000024ccea05080 .functor BUFZ 32, v0000024ccea2ce60_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000024ccea2ce60_4 .array/port v0000024ccea2ce60, 4;
L_0000024ccea04f30 .functor BUFZ 32, v0000024ccea2ce60_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000024ccea2ce60_5 .array/port v0000024ccea2ce60, 5;
L_0000024ccea058d0 .functor BUFZ 32, v0000024ccea2ce60_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000024ccea2ce60_6 .array/port v0000024ccea2ce60, 6;
L_0000024ccea04fa0 .functor BUFZ 32, v0000024ccea2ce60_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000024cce9d8c50_0 .net *"_ivl_0", 31 0, L_0000024cceb223b0;  1 drivers
v0000024ccea2cd20_0 .net *"_ivl_10", 6 0, L_0000024cceb22e50;  1 drivers
L_0000024cceac98b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000024ccea2d680_0 .net *"_ivl_13", 1 0, L_0000024cceac98b0;  1 drivers
v0000024ccea2bd80_0 .net *"_ivl_2", 6 0, L_0000024cceb228b0;  1 drivers
L_0000024cceac9868 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000024ccea2ba60_0 .net *"_ivl_5", 1 0, L_0000024cceac9868;  1 drivers
v0000024ccea2d360_0 .net *"_ivl_8", 31 0, L_0000024cceb21370;  1 drivers
v0000024ccea2caa0_0 .net "clk", 0 0, L_0000024ccea05550;  alias, 1 drivers
v0000024ccea2bc40_0 .var/i "i", 31 0;
v0000024ccea2d040_0 .net "readData1", 31 0, L_0000024ccea05940;  alias, 1 drivers
v0000024ccea2bce0_0 .net "readData2", 31 0, L_0000024ccea050f0;  alias, 1 drivers
v0000024ccea2c780_0 .net "readRegister1", 4 0, L_0000024cceac7de0;  alias, 1 drivers
v0000024ccea2c280_0 .net "readRegister2", 4 0, L_0000024cceac8c40;  alias, 1 drivers
v0000024ccea2ce60 .array "registers", 31 0, 31 0;
v0000024ccea2d7c0_0 .net "regs0", 31 0, L_0000024ccea04ec0;  alias, 1 drivers
v0000024ccea2d720_0 .net "regs1", 31 0, L_0000024ccea052b0;  alias, 1 drivers
v0000024ccea2d860_0 .net "regs2", 31 0, L_0000024ccea05080;  alias, 1 drivers
v0000024ccea2bb00_0 .net "regs3", 31 0, L_0000024ccea04f30;  alias, 1 drivers
v0000024ccea2cf00_0 .net "regs4", 31 0, L_0000024ccea058d0;  alias, 1 drivers
v0000024ccea2bba0_0 .net "regs5", 31 0, L_0000024ccea04fa0;  alias, 1 drivers
v0000024ccea2d400_0 .net "rst", 0 0, v0000024cceac7d40_0;  alias, 1 drivers
v0000024ccea2be20_0 .net "we", 0 0, v0000024cce9fbb10_0;  alias, 1 drivers
v0000024ccea2c500_0 .net "writeData", 31 0, L_0000024cceb248d0;  alias, 1 drivers
v0000024ccea2d900_0 .net "writeRegister", 4 0, L_0000024cceb21e10;  alias, 1 drivers
E_0000024ccea08390/0 .event negedge, v0000024cce9fadf0_0;
E_0000024ccea08390/1 .event posedge, v0000024ccea2caa0_0;
E_0000024ccea08390 .event/or E_0000024ccea08390/0, E_0000024ccea08390/1;
L_0000024cceb223b0 .array/port v0000024ccea2ce60, L_0000024cceb228b0;
L_0000024cceb228b0 .concat [ 5 2 0 0], L_0000024cceac7de0, L_0000024cceac9868;
L_0000024cceb21370 .array/port v0000024ccea2ce60, L_0000024cceb22e50;
L_0000024cceb22e50 .concat [ 5 2 0 0], L_0000024cceac8c40, L_0000024cceac98b0;
S_0000024cce990240 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 29, 8 29 0, S_0000024cce9aa4e0;
 .timescale 0 0;
v0000024cce9d7210_0 .var/i "i", 31 0;
S_0000024cce9903d0 .scope module, "RFMux" "mux2x1" 3 82, 5 1 0, S_0000024ccea16c60;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_0000024ccea08290 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_0000024ccea051d0 .functor NOT 1, v0000024cce9fbed0_0, C4<0>, C4<0>, C4<0>;
v0000024ccea2d220_0 .net *"_ivl_0", 0 0, L_0000024ccea051d0;  1 drivers
v0000024ccea2c140_0 .net "in1", 4 0, L_0000024cceac8c40;  alias, 1 drivers
v0000024ccea2bec0_0 .net "in2", 4 0, L_0000024cceac7480;  alias, 1 drivers
v0000024ccea2cb40_0 .net "out", 4 0, L_0000024cceb21e10;  alias, 1 drivers
v0000024ccea2ca00_0 .net "s", 0 0, v0000024cce9fbed0_0;  alias, 1 drivers
L_0000024cceb21e10 .functor MUXZ 5, L_0000024cceac7480, L_0000024cceac8c40, L_0000024ccea051d0, C4<>;
S_0000024cce9c2980 .scope module, "WBMux" "mux2x1" 3 105, 5 1 0, S_0000024ccea16c60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000024ccea07f50 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000024cce9c67d0 .functor NOT 1, v0000024cce9fc470_0, C4<0>, C4<0>, C4<0>;
v0000024ccea2bf60_0 .net *"_ivl_0", 0 0, L_0000024cce9c67d0;  1 drivers
v0000024ccea2cdc0_0 .net "in1", 31 0, v0000024ccea2cbe0_0;  alias, 1 drivers
v0000024ccea2cfa0_0 .net "in2", 31 0, v0000024cceabc390_0;  alias, 1 drivers
v0000024ccea2c0a0_0 .net "out", 31 0, L_0000024cceb248d0;  alias, 1 drivers
v0000024ccea2d180_0 .net "s", 0 0, v0000024cce9fc470_0;  alias, 1 drivers
L_0000024cceb248d0 .functor MUXZ 32, v0000024cceabc390_0, v0000024ccea2cbe0_0, L_0000024cce9c67d0, C4<>;
S_0000024cce9c2b10 .scope module, "alu" "ALU" 3 99, 9 1 0, S_0000024ccea16c60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_0000024cce976af0 .param/l "ADD" 0 9 12, C4<0000>;
P_0000024cce976b28 .param/l "AND" 0 9 12, C4<0010>;
P_0000024cce976b60 .param/l "NOR" 0 9 12, C4<0101>;
P_0000024cce976b98 .param/l "OR" 0 9 12, C4<0011>;
P_0000024cce976bd0 .param/l "SGT" 0 9 12, C4<0111>;
P_0000024cce976c08 .param/l "SLL" 0 9 12, C4<1000>;
P_0000024cce976c40 .param/l "SLT" 0 9 12, C4<0110>;
P_0000024cce976c78 .param/l "SRL" 0 9 12, C4<1001>;
P_0000024cce976cb0 .param/l "SUB" 0 9 12, C4<0001>;
P_0000024cce976ce8 .param/l "XOR" 0 9 12, C4<0100>;
P_0000024cce976d20 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_0000024cce976d58 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_0000024cceac9d30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024ccea2d540_0 .net/2u *"_ivl_0", 31 0, L_0000024cceac9d30;  1 drivers
v0000024ccea2c000_0 .net "opSel", 3 0, v0000024cce9fc970_0;  alias, 1 drivers
v0000024ccea2c960_0 .net "operand1", 31 0, L_0000024cceb24790;  alias, 1 drivers
v0000024ccea2d4a0_0 .net "operand2", 31 0, L_0000024cceb21ff0;  alias, 1 drivers
v0000024ccea2cbe0_0 .var "result", 31 0;
v0000024ccea2c1e0_0 .net "zero", 0 0, L_0000024cceb23930;  alias, 1 drivers
E_0000024ccea07ed0 .event anyedge, v0000024cce9fc970_0, v0000024ccea2c960_0, v0000024cce9fb250_0;
L_0000024cceb23930 .cmp/eq 32, v0000024ccea2cbe0_0, L_0000024cceac9d30;
S_0000024cce976da0 .scope module, "branchcontroller" "BranchController" 3 54, 10 1 0, S_0000024ccea16c60;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /INPUT 1 "excep_flag";
    .port_info 6 /OUTPUT 2 "PCsrc";
P_0000024ccea2da20 .param/l "RType" 0 4 2, C4<000000>;
P_0000024ccea2da58 .param/l "add" 0 4 5, C4<100000>;
P_0000024ccea2da90 .param/l "addi" 0 4 8, C4<001000>;
P_0000024ccea2dac8 .param/l "addu" 0 4 5, C4<100001>;
P_0000024ccea2db00 .param/l "and_" 0 4 5, C4<100100>;
P_0000024ccea2db38 .param/l "andi" 0 4 8, C4<001100>;
P_0000024ccea2db70 .param/l "beq" 0 4 10, C4<000100>;
P_0000024ccea2dba8 .param/l "bne" 0 4 10, C4<000101>;
P_0000024ccea2dbe0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000024ccea2dc18 .param/l "j" 0 4 12, C4<000010>;
P_0000024ccea2dc50 .param/l "jal" 0 4 12, C4<000011>;
P_0000024ccea2dc88 .param/l "jr" 0 4 6, C4<001000>;
P_0000024ccea2dcc0 .param/l "lw" 0 4 8, C4<100011>;
P_0000024ccea2dcf8 .param/l "nor_" 0 4 5, C4<100111>;
P_0000024ccea2dd30 .param/l "or_" 0 4 5, C4<100101>;
P_0000024ccea2dd68 .param/l "ori" 0 4 8, C4<001101>;
P_0000024ccea2dda0 .param/l "sgt" 0 4 6, C4<101011>;
P_0000024ccea2ddd8 .param/l "sll" 0 4 6, C4<000000>;
P_0000024ccea2de10 .param/l "slt" 0 4 5, C4<101010>;
P_0000024ccea2de48 .param/l "slti" 0 4 8, C4<101010>;
P_0000024ccea2de80 .param/l "srl" 0 4 6, C4<000010>;
P_0000024ccea2deb8 .param/l "sub" 0 4 5, C4<100010>;
P_0000024ccea2def0 .param/l "subu" 0 4 5, C4<100011>;
P_0000024ccea2df28 .param/l "sw" 0 4 8, C4<101011>;
P_0000024ccea2df60 .param/l "xor_" 0 4 5, C4<100110>;
P_0000024ccea2df98 .param/l "xori" 0 4 8, C4<001110>;
v0000024ccea2d5e0_0 .var "PCsrc", 1 0;
v0000024ccea2cc80_0 .net "excep_flag", 0 0, o0000024ccea71888;  alias, 0 drivers
v0000024ccea2c6e0_0 .net "funct", 5 0, L_0000024cceac77a0;  alias, 1 drivers
v0000024ccea2c320_0 .net "opcode", 5 0, L_0000024cceac73e0;  alias, 1 drivers
v0000024ccea2c820_0 .net "operand1", 31 0, L_0000024ccea05940;  alias, 1 drivers
v0000024ccea2c8c0_0 .net "operand2", 31 0, L_0000024cceb21ff0;  alias, 1 drivers
v0000024ccea2c3c0_0 .net "rst", 0 0, v0000024cceac7d40_0;  alias, 1 drivers
E_0000024ccea07dd0/0 .event anyedge, v0000024cce9fadf0_0, v0000024ccea2cc80_0, v0000024cce9fc6f0_0, v0000024ccea2d040_0;
E_0000024ccea07dd0/1 .event anyedge, v0000024cce9fb250_0, v0000024cce9fb070_0;
E_0000024ccea07dd0 .event/or E_0000024ccea07dd0/0, E_0000024ccea07dd0/1;
S_0000024cce9a95c0 .scope module, "dataMem" "DM" 3 103, 11 2 0, S_0000024ccea16c60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v0000024ccea2d2c0 .array "DataMem", 0 1023, 31 0;
v0000024ccea2d0e0_0 .net "address", 31 0, v0000024ccea2cbe0_0;  alias, 1 drivers
v0000024ccea2c460_0 .net "clock", 0 0, L_0000024ccea05550;  alias, 1 drivers
v0000024ccea2c5a0_0 .net "data", 31 0, L_0000024ccea050f0;  alias, 1 drivers
v0000024ccea2c640_0 .var/i "i", 31 0;
v0000024cceabc390_0 .var "q", 31 0;
v0000024cceabc110_0 .net "rden", 0 0, v0000024cce9fc010_0;  alias, 1 drivers
v0000024cceabcbb0_0 .net "wren", 0 0, v0000024cce9fb9d0_0;  alias, 1 drivers
E_0000024ccea07d90 .event negedge, v0000024ccea2caa0_0;
S_0000024cce9a9750 .scope module, "pc" "programCounter" 3 71, 12 1 0, S_0000024ccea16c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_0000024ccea07d10 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v0000024cceabc4d0_0 .net "PCin", 31 0, L_0000024cceb21230;  alias, 1 drivers
v0000024cceabcf70_0 .var "PCout", 31 0;
v0000024cceabc930_0 .net "clk", 0 0, L_0000024ccea05550;  alias, 1 drivers
v0000024cceabdd30_0 .net "rst", 0 0, v0000024cceac7d40_0;  alias, 1 drivers
    .scope S_0000024cce976da0;
T_0 ;
    %wait E_0000024ccea07dd0;
    %load/vec4 v0000024ccea2c3c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000024ccea2d5e0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000024ccea2cc80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000024ccea2d5e0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0000024ccea2c320_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.10, 4;
    %load/vec4 v0000024ccea2c820_0;
    %load/vec4 v0000024ccea2c8c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.10;
    %flag_set/vec4 8;
    %jmp/1 T_0.9, 8;
    %load/vec4 v0000024ccea2c320_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.11, 4;
    %load/vec4 v0000024ccea2c820_0;
    %load/vec4 v0000024ccea2c8c0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.11;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.9;
    %jmp/1 T_0.8, 8;
    %load/vec4 v0000024ccea2c320_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.8;
    %jmp/1 T_0.7, 8;
    %load/vec4 v0000024ccea2c320_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.7;
    %jmp/1 T_0.6, 8;
    %load/vec4 v0000024ccea2c320_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.12, 4;
    %load/vec4 v0000024ccea2c6e0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.12;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.6;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000024ccea2d5e0_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000024ccea2d5e0_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000024cce9a9750;
T_1 ;
    %wait E_0000024ccea08390;
    %load/vec4 v0000024cceabdd30_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000024cceabcf70_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000024cceabc4d0_0;
    %assign/vec4 v0000024cceabcf70_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000024cce9aa350;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024cce9faf30_0, 0, 32;
T_2.0 ;
    %load/vec4 v0000024cce9faf30_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000024cce9faf30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024cce9fc790, 0, 4;
    %load/vec4 v0000024cce9faf30_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024cce9faf30_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 872546305, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024cce9fc790, 0, 4;
    %pushi/vec4 872611840, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024cce9fc790, 0, 4;
    %pushi/vec4 872677386, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024cce9fc790, 0, 4;
    %pushi/vec4 6428704, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024cce9fc790, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024cce9fc790, 0, 4;
    %pushi/vec4 8529962, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024cce9fc790, 0, 4;
    %pushi/vec4 278986749, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024cce9fc790, 0, 4;
    %pushi/vec4 2885877760, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024cce9fc790, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024cce9fc790, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024cce9fc790, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024cce9fc790, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024cce9fc790, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024cce9fc790, 0, 4;
    %end;
    .thread T_2;
    .scope S_0000024cce990d10;
T_3 ;
    %wait E_0000024ccea08710;
    %load/vec4 v0000024cce9fadf0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v0000024cce9fad50_0, 0;
    %split/vec4 4;
    %assign/vec4 v0000024cce9fc970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024cce9facb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024cce9fbb10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024cce9fb9d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024cce9fc470_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024cce9fc010_0, 0;
    %assign/vec4 v0000024cce9fbed0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v0000024cce9fad50_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v0000024cce9fc970_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0000024cce9facb0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000024cce9fbb10_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000024cce9fb9d0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000024cce9fc470_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000024cce9fc010_0, 0, 1;
    %store/vec4 v0000024cce9fbed0_0, 0, 1;
    %load/vec4 v0000024cce9fc6f0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024cce9fad50_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024cce9fbed0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024cce9fbb10_0, 0;
    %load/vec4 v0000024cce9fb070_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000024cce9fc970_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000024cce9fc970_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000024cce9fc970_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000024cce9fc970_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000024cce9fc970_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000024cce9fc970_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000024cce9fc970_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000024cce9fc970_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000024cce9fc970_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000024cce9fc970_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024cce9facb0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000024cce9fc970_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024cce9facb0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000024cce9fc970_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000024cce9fc970_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024cce9fbb10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024cce9fbed0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024cce9facb0_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024cce9fbb10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024cce9fbed0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024cce9facb0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000024cce9fc970_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024cce9fbb10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024cce9facb0_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000024cce9fc970_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024cce9fbb10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024cce9facb0_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000024cce9fc970_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024cce9fbb10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024cce9facb0_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000024cce9fc970_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024cce9fbb10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024cce9facb0_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024cce9fc010_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024cce9fbb10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024cce9facb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024cce9fc470_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024cce9fb9d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024cce9facb0_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000024cce9fc970_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000024cce9fc970_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000024cce9aa4e0;
T_4 ;
    %wait E_0000024ccea08390;
    %fork t_1, S_0000024cce990240;
    %jmp t_0;
    .scope S_0000024cce990240;
t_1 ;
    %load/vec4 v0000024ccea2d400_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024cce9d7210_0, 0, 32;
T_4.2 ;
    %load/vec4 v0000024cce9d7210_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000024cce9d7210_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024ccea2ce60, 0, 4;
    %load/vec4 v0000024cce9d7210_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024cce9d7210_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000024ccea2be20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0000024ccea2c500_0;
    %load/vec4 v0000024ccea2d900_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024ccea2ce60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024ccea2ce60, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_0000024cce9aa4e0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_0000024cce9aa4e0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 61 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024ccea2bc40_0, 0, 32;
T_5.0 ;
    %load/vec4 v0000024ccea2bc40_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v0000024ccea2bc40_0;
    %ix/getv/s 4, v0000024ccea2bc40_0;
    %load/vec4a v0000024ccea2ce60, 4;
    %ix/getv/s 4, v0000024ccea2bc40_0;
    %load/vec4a v0000024ccea2ce60, 4;
    %vpi_call 8 63 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000024ccea2bc40_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024ccea2bc40_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0000024cce9c2b10;
T_6 ;
    %wait E_0000024ccea07ed0;
    %load/vec4 v0000024ccea2c000_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000024ccea2cbe0_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v0000024ccea2c960_0;
    %load/vec4 v0000024ccea2d4a0_0;
    %add;
    %assign/vec4 v0000024ccea2cbe0_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v0000024ccea2c960_0;
    %load/vec4 v0000024ccea2d4a0_0;
    %sub;
    %assign/vec4 v0000024ccea2cbe0_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v0000024ccea2c960_0;
    %load/vec4 v0000024ccea2d4a0_0;
    %and;
    %assign/vec4 v0000024ccea2cbe0_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v0000024ccea2c960_0;
    %load/vec4 v0000024ccea2d4a0_0;
    %or;
    %assign/vec4 v0000024ccea2cbe0_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v0000024ccea2c960_0;
    %load/vec4 v0000024ccea2d4a0_0;
    %xor;
    %assign/vec4 v0000024ccea2cbe0_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v0000024ccea2c960_0;
    %load/vec4 v0000024ccea2d4a0_0;
    %or;
    %inv;
    %assign/vec4 v0000024ccea2cbe0_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v0000024ccea2c960_0;
    %load/vec4 v0000024ccea2d4a0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v0000024ccea2cbe0_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v0000024ccea2d4a0_0;
    %load/vec4 v0000024ccea2c960_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v0000024ccea2cbe0_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v0000024ccea2c960_0;
    %ix/getv 4, v0000024ccea2d4a0_0;
    %shiftl 4;
    %assign/vec4 v0000024ccea2cbe0_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v0000024ccea2c960_0;
    %ix/getv 4, v0000024ccea2d4a0_0;
    %shiftr 4;
    %assign/vec4 v0000024ccea2cbe0_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000024cce9a95c0;
T_7 ;
    %wait E_0000024ccea07d90;
    %load/vec4 v0000024cceabc110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000024ccea2d0e0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000024ccea2d2c0, 4;
    %assign/vec4 v0000024cceabc390_0, 0;
T_7.0 ;
    %load/vec4 v0000024cceabcbb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000024ccea2c5a0_0;
    %ix/getv 3, v0000024ccea2d0e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024ccea2d2c0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000024cce9a95c0;
T_8 ;
    %end;
    .thread T_8;
    .scope S_0000024cce9a95c0;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 31 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024ccea2c640_0, 0, 32;
T_9.0 ;
    %load/vec4 v0000024ccea2c640_0;
    %cmpi/s 19, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v0000024ccea2c640_0;
    %load/vec4a v0000024ccea2d2c0, 4;
    %vpi_call 11 33 "$display", "Mem[%d] = %d", &PV<v0000024ccea2c640_0, 0, 5>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000024ccea2c640_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024ccea2c640_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0000024ccea16c60;
T_10 ;
    %wait E_0000024ccea08390;
    %load/vec4 v0000024cceac8b00_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000024cceac5290_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000024cceac5290_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000024cceac5290_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000024ccea13ba0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024cceac7660_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024cceac7d40_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0000024ccea13ba0;
T_12 ;
    %delay 1, 0;
    %load/vec4 v0000024cceac7660_0;
    %inv;
    %assign/vec4 v0000024cceac7660_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0000024ccea13ba0;
T_13 ;
    %vpi_call 2 41 "$dumpfile", "./SumOfNumbers/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 42 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024cceac7d40_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024cceac7d40_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 48 "$display", "Number of cycles consumed: %d", v0000024cceac7520_0 {0 0 0};
    %vpi_call 2 49 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//processor.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
