Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Dec 10 16:22:07 2024
| Host         : LAPTOP-807191P6 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file uart_loop_control_sets_placed.rpt
| Design       : uart_loop
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    15 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            2 |
|      8 |            1 |
|      9 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              56 |           17 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              25 |            8 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------+------------------+------------------+----------------+
|  Clock Signal  |          Enable Signal         | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+--------------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG | uart_rx/data_cnt0              | uart_rx/reset_n  |                1 |              4 |
|  clk_IBUF_BUFG | uart_tx/data_cnt[3]_i_1__0_n_0 | uart_rx/reset_n  |                3 |              4 |
|  clk_IBUF_BUFG | uart_rx/rx_flag0               | uart_rx/reset_n  |                2 |              8 |
|  clk_IBUF_BUFG | uart_tx/tx_tem_data[7]_i_1_n_0 | uart_rx/reset_n  |                2 |              9 |
|  clk_IBUF_BUFG |                                | uart_rx/reset_n  |               17 |             56 |
+----------------+--------------------------------+------------------+------------------+----------------+


