Source Block: hdl/library/util_do_ram/util_do_ram.v@87:97@HdlIdDef
localparam RAM_LATENCY = 2;

localparam SRC_ADDR_ALIGN = $clog2(SRC_DATA_WIDTH/8);
localparam DST_ADDR_ALIGN = $clog2(DST_DATA_WIDTH/8);

localparam SRC_ADDRESS_WIDTH = LENGTH_WIDTH - SRC_ADDR_ALIGN;
localparam DST_ADDRESS_WIDTH = LENGTH_WIDTH - DST_ADDR_ALIGN;

wire  wr_enable;
wire  [DST_DATA_WIDTH-1:0]    rd_data;
wire  [1:0] rd_fifo_room;

Diff Content:
- 92 localparam SRC_ADDRESS_WIDTH = LENGTH_WIDTH - SRC_ADDR_ALIGN;

Clone Blocks:
Clone Blocks 1:
hdl/library/util_do_ram/util_do_ram.v@88:98

localparam SRC_ADDR_ALIGN = $clog2(SRC_DATA_WIDTH/8);
localparam DST_ADDR_ALIGN = $clog2(DST_DATA_WIDTH/8);

localparam SRC_ADDRESS_WIDTH = LENGTH_WIDTH - SRC_ADDR_ALIGN;
localparam DST_ADDRESS_WIDTH = LENGTH_WIDTH - DST_ADDR_ALIGN;

wire  wr_enable;
wire  [DST_DATA_WIDTH-1:0]    rd_data;
wire  [1:0] rd_fifo_room;
wire        rd_enable;

