// Seed: 1132958381
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  inout tri1 id_1;
  assign id_1 = $unsigned(46);
  ;
  assign id_1 = 1;
endmodule
module module_1 (
    output wand id_0,
    output supply0 id_1
);
  logic id_3 = id_3, id_4;
  not primCall (id_0, id_3);
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4
  );
endmodule
module module_2 #(
    parameter id_18 = 32'd2
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    _id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27
);
  output wire id_27;
  input wire id_26;
  input wire id_25;
  inout wire id_24;
  output wire id_23;
  output wire id_22;
  inout wire id_21;
  input wire id_20;
  inout wire id_19;
  input wire _id_18;
  output wire id_17;
  input wire id_16;
  inout wire id_15;
  input wire id_14;
  output wire id_13;
  output wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  output wire id_7;
  output logic [7:0] id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  logic id_28;
  logic [id_18 : 1] id_29;
  ;
  module_0 modCall_1 (
      id_24,
      id_24,
      id_4
  );
  assign modCall_1.id_1 = 0;
  initial begin : LABEL_0
    $unsigned(38);
    ;
  end
endmodule
