// Seed: 2013418083
module module_0;
  assign id_1 = 1;
  wire id_2, id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_1 = id_2;
  always begin
    begin
      $display(id_5, id_3, {1}, 1, 1);
      case (id_5)
        1: id_1 <= 1;
        1: id_3 = 1;
        1: id_3 <= id_3;
        1: $display(id_3, id_3, 1, (1));
      endcase
    end
    begin
      id_4 <= id_6;
      $display(1, 1, id_2, 1'b0, 1'd0);
    end
    id_4 <= {id_5, 1, id_5, 1'b0, 1};
  end
  assign id_1 = id_2;
  tri1 id_7;
  wire id_8;
  wor  id_9;
  for (id_10 = id_9 - 1'b0; id_10; id_10 = 1'd0) wire id_11;
  wire id_12;
  wire id_13;
  assign {1'b0, 1} = 1'b0;
  module_0();
  wire id_14;
  wire id_15;
  assign id_7 = 1;
endmodule
