<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_U_A_S_5205c437_R7</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_U_A_S_5205c437_R7'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_U_A_S_5205c437_R7')">rsnoc_z_H_R_U_A_S_5205c437_R7</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 97.92</td>
<td class="s10 cl rt"><a href="mod582.html#Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod582.html#Toggle" > 93.75</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod582.html#Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/main_top_regression/gemini_reg_uart_atb/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/main_top_regression/gemini_reg_uart_atb/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod582.html#inst_tag_32700"  onclick="showContent('inst_tag_32700')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.SwitchResp001_main.Mux_Switch50Resp001.us5205c437</a></td>
<td class="s9 cl rt"> 93.75</td>
<td class="s10 cl rt"><a href="mod582.html#inst_tag_32700_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod582.html#inst_tag_32700_Toggle" > 81.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod582.html#inst_tag_32700_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod582.html#inst_tag_32701"  onclick="showContent('inst_tag_32701')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch23_main.Mux_sram_axi_s0_T.us5205c437</a></td>
<td class="s9 cl rt"> 96.88</td>
<td class="s10 cl rt"><a href="mod582.html#inst_tag_32701_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod582.html#inst_tag_32701_Toggle" > 90.62</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod582.html#inst_tag_32701_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod582.html#inst_tag_32702"  onclick="showContent('inst_tag_32702')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch20_main.Mux_sram_axi_s3_T.us5205c437</a></td>
<td class="s9 cl rt"> 96.88</td>
<td class="s10 cl rt"><a href="mod582.html#inst_tag_32702_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod582.html#inst_tag_32702_Toggle" > 90.62</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod582.html#inst_tag_32702_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod582.html#inst_tag_32703"  onclick="showContent('inst_tag_32703')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch14_main.Mux_sram_axi_s2_T.us5205c437</a></td>
<td class="s9 cl rt"> 96.88</td>
<td class="s10 cl rt"><a href="mod582.html#inst_tag_32703_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod582.html#inst_tag_32703_Toggle" > 90.62</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod582.html#inst_tag_32703_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod582.html#inst_tag_32704"  onclick="showContent('inst_tag_32704')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch50Resp001_main.Mux_fpga_axi_m1_I.us5205c437</a></td>
<td class="s9 cl rt"> 96.88</td>
<td class="s10 cl rt"><a href="mod582.html#inst_tag_32704_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod582.html#inst_tag_32704_Toggle" > 90.62</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod582.html#inst_tag_32704_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod582.html#inst_tag_32706"  onclick="showContent('inst_tag_32706')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch13_main.Mux_sram_axi_s1_T.us5205c437</a></td>
<td class="s9 cl rt"> 96.88</td>
<td class="s10 cl rt"><a href="mod582.html#inst_tag_32706_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod582.html#inst_tag_32706_Toggle" > 90.62</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod582.html#inst_tag_32706_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod582.html#inst_tag_32705"  onclick="showContent('inst_tag_32705')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch41Resp001_main.Mux_pufcc_axi_m0_I.us5205c437</a></td>
<td class="s9 cl rt"> 97.92</td>
<td class="s10 cl rt"><a href="mod582.html#inst_tag_32705_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod582.html#inst_tag_32705_Toggle" > 93.75</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod582.html#inst_tag_32705_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_32700'>
<hr>
<a name="inst_tag_32700"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy33.html#tag_urg_inst_32700" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.SwitchResp001_main.Mux_Switch50Resp001.us5205c437</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 93.75</td>
<td class="s10 cl rt"><a href="mod582.html#inst_tag_32700_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod582.html#inst_tag_32700_Toggle" > 81.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod582.html#inst_tag_32700_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 85.56</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.69</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 53.50</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 53.50</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2306.html#inst_tag_227913" >Mux_Switch50Resp001</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1474.html#inst_tag_127387" id="tag_urg_inst_127387">uco</a></td>
<td class="s5 cl rt"> 51.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 51.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1694.html#inst_tag_164936" id="tag_urg_inst_164936">ut77</a></td>
<td class="s8 cl rt"> 85.71</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 85.71</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1694.html#inst_tag_164937" id="tag_urg_inst_164937">ut7720</a></td>
<td class="s2 cl rt"> 22.45</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 22.45</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_32701'>
<hr>
<a name="inst_tag_32701"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_32701" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch23_main.Mux_sram_axi_s0_T.us5205c437</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 96.88</td>
<td class="s10 cl rt"><a href="mod582.html#inst_tag_32701_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod582.html#inst_tag_32701_Toggle" > 90.62</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod582.html#inst_tag_32701_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 88.73</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.20</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 64.89</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 64.89</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod617.html#inst_tag_36683" >Mux_sram_axi_s0_T</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1474.html#inst_tag_127388" id="tag_urg_inst_127388">uco</a></td>
<td class="s6 cl rt"> 60.71</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.71</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1694.html#inst_tag_164938" id="tag_urg_inst_164938">ut77</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1694.html#inst_tag_164939" id="tag_urg_inst_164939">ut7720</a></td>
<td class="s2 cl rt"> 27.55</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 27.55</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_32702'>
<hr>
<a name="inst_tag_32702"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_32702" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch20_main.Mux_sram_axi_s3_T.us5205c437</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 96.88</td>
<td class="s10 cl rt"><a href="mod582.html#inst_tag_32702_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod582.html#inst_tag_32702_Toggle" > 90.62</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod582.html#inst_tag_32702_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 90.61</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.83</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 74.03</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 74.03</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod617.html#inst_tag_36684" >Mux_sram_axi_s3_T</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1474.html#inst_tag_127389" id="tag_urg_inst_127389">uco</a></td>
<td class="s7 cl rt"> 73.21</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 73.21</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1694.html#inst_tag_164940" id="tag_urg_inst_164940">ut77</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1694.html#inst_tag_164941" id="tag_urg_inst_164941">ut7720</a></td>
<td class="s3 cl rt"> 36.73</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 36.73</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_32703'>
<hr>
<a name="inst_tag_32703"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_32703" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch14_main.Mux_sram_axi_s2_T.us5205c437</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 96.88</td>
<td class="s10 cl rt"><a href="mod582.html#inst_tag_32703_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod582.html#inst_tag_32703_Toggle" > 90.62</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod582.html#inst_tag_32703_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 88.26</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 64.79</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 63.11</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.11</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod617.html#inst_tag_36685" >Mux_sram_axi_s2_T</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1474.html#inst_tag_127390" id="tag_urg_inst_127390">uco</a></td>
<td class="s5 cl rt"> 57.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1694.html#inst_tag_164942" id="tag_urg_inst_164942">ut77</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1694.html#inst_tag_164943" id="tag_urg_inst_164943">ut7720</a></td>
<td class="s2 cl rt"> 25.51</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 25.51</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_32704'>
<hr>
<a name="inst_tag_32704"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_32704" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch50Resp001_main.Mux_fpga_axi_m1_I.us5205c437</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 96.88</td>
<td class="s10 cl rt"><a href="mod582.html#inst_tag_32704_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod582.html#inst_tag_32704_Toggle" > 90.62</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod582.html#inst_tag_32704_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 90.02</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.07</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 63.29</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.29</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2306.html#inst_tag_227914" >Mux_fpga_axi_m1_I</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1474.html#inst_tag_127391" id="tag_urg_inst_127391">uco</a></td>
<td class="s6 cl rt"> 69.64</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 69.64</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1694.html#inst_tag_164944" id="tag_urg_inst_164944">ut77</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1694.html#inst_tag_164945" id="tag_urg_inst_164945">ut7720</a></td>
<td class="s3 cl rt"> 33.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_32706'>
<hr>
<a name="inst_tag_32706"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_32706" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch13_main.Mux_sram_axi_s1_T.us5205c437</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 96.88</td>
<td class="s10 cl rt"><a href="mod582.html#inst_tag_32706_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod582.html#inst_tag_32706_Toggle" > 90.62</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod582.html#inst_tag_32706_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 87.79</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.38</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 61.40</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 61.40</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod617.html#inst_tag_36686" >Mux_sram_axi_s1_T</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1474.html#inst_tag_127393" id="tag_urg_inst_127393">uco</a></td>
<td class="s5 cl rt"> 53.57</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 53.57</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1694.html#inst_tag_164948" id="tag_urg_inst_164948">ut77</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1694.html#inst_tag_164949" id="tag_urg_inst_164949">ut7720</a></td>
<td class="s2 cl rt"> 23.47</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 23.47</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_32705'>
<hr>
<a name="inst_tag_32705"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_32705" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch41Resp001_main.Mux_pufcc_axi_m0_I.us5205c437</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 97.92</td>
<td class="s10 cl rt"><a href="mod582.html#inst_tag_32705_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod582.html#inst_tag_32705_Toggle" > 93.75</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod582.html#inst_tag_32705_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 90.96</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.89</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 53.18</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 53.18</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2306.html#inst_tag_227915" >Mux_pufcc_axi_m0_I</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1474.html#inst_tag_127392" id="tag_urg_inst_127392">uco</a></td>
<td class="s7 cl rt"> 76.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 76.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1694.html#inst_tag_164946" id="tag_urg_inst_164946">ut77</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1694.html#inst_tag_164947" id="tag_urg_inst_164947">ut7720</a></td>
<td class="s3 cl rt"> 36.73</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 36.73</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_U_A_S_5205c437_R7'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod582.html" >rsnoc_z_H_R_U_A_S_5205c437_R7</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>8</td><td>8</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>79606</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>79612</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>79625</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>79640</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
79605                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
79606      1/1          		if ( ! Sys_Clk_RstN )
79607      1/1          			PrvReq &lt;= #1.0 ( 7'b0 );
79608      1/1          		else if ( Ce )
79609      1/1          			PrvReq &lt;= #1.0 ( ReqArbIn &amp; ~ UpdGnt );
                        MISSING_ELSE
79610                   	rsnoc_z_T_C_S_C_L_R_T_N77 ut77( .I( Set ) , .O( Clr ) );
79611                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
79612      1/1          		if ( ! Sys_Clk_RstN )
79613      1/1          			LowSij &lt;= #1.0 ( 49'b0 );
79614      1/1          		else if ( Ce )
79615      1/1          			LowSij &lt;= #1.0 ( 49'b0111111001111100011110000111000001100000010000000 &amp; ~ Clr &amp; ( Set | LowSij ) );
                        MISSING_ELSE
79616                   	rsnoc_z_T_C_S_C_L_R_T_N77 ut7720( .I( LowSij ^ 49'b0111111001111100011110000111000001100000010000000 ) , .O( u_9376 ) );
79617                   	rsnoc_z_T_C_S_C_L_R_Co_I49o7 uco( .I( Sij &amp; { 7 { Req }  } ) , .O( u_686c ) );
79618                   	assign Sys_Pwr_Idle = 1'b1;
79619                   	assign Sys_Pwr_WakeUp = 1'b0;
79620                   	assign Vld = ( | Req );
79621                   	assign IllReq = ( | ( ~ ReqArbIn &amp; PrvReq ) );
79622                   	// synopsys translate_off
79623                   	// synthesis translate_off
79624                   	always @( posedge Sys_Clk )
79625      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
79626      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllReq ) !== 1'b0 ) begin
79627      <font color = "grey">unreachable  </font>				dontStop = 0;
79628      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
79629      <font color = "grey">unreachable  </font>				if (!dontStop) begin
79630      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;FIFO selector: ReqArbIn retractation.&quot; );
79631      <font color = "grey">unreachable  </font>					$stop;
79632                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
79633                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
79634                   	// synthesis translate_on
79635                   	// synopsys translate_on
79636                   	assign DeadLock = ( | Req ) &amp; ~ ( | Gnt );
79637                   	// synopsys translate_off
79638                   	// synthesis translate_off
79639                   	always @( posedge Sys_Clk )
79640      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
79641      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( DeadLock ) !== 1'b0 ) begin
79642      <font color = "grey">unreachable  </font>				dontStop = 0;
79643      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
79644      <font color = "grey">unreachable  </font>				if (!dontStop) begin
79645      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;FIFO selector: DeadLock detected =&gt; Req without Grant.&quot; );
79646      <font color = "grey">unreachable  </font>					$stop;
79647                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
79648                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod582.html" >rsnoc_z_H_R_U_A_S_5205c437_R7</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Totals</td>
<td class="rt">14</td>
<td class="rt">12</td>
<td class="rt">85.71 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">64</td>
<td class="rt">60</td>
<td class="rt">93.75 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">32</td>
<td class="rt">30</td>
<td class="rt">93.75 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">32</td>
<td class="rt">30</td>
<td class="rt">93.75 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s8">
<td>Ports</td>
<td class="rt">14</td>
<td class="rt">12</td>
<td class="rt">85.71 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">64</td>
<td class="rt">60</td>
<td class="rt">93.75 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">32</td>
<td class="rt">30</td>
<td class="rt">93.75 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">32</td>
<td class="rt">30</td>
<td class="rt">93.75 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Gnt[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Req[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ReqArbIn[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod582.html" >rsnoc_z_H_R_U_A_S_5205c437_R7</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">6</td>
<td class="rt">6</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">79606</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">79612</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
79606      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
79607      			PrvReq <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
79608      		else if ( Ce )
           		     <font color = "green">-2-</font>  
79609      			PrvReq <= #1.0 ( ReqArbIn & ~ UpdGnt );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
79612      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
79613      			LowSij <= #1.0 ( 49'b0 );
           <font color = "green">			==></font>
79614      		else if ( Ce )
           		     <font color = "green">-2-</font>  
79615      			LowSij <= #1.0 ( 49'b0111111001111100011110000111000001100000010000000 & ~ Clr & ( Set | LowSij ) );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_32700'>
<a name="inst_tag_32700_Line"></a>
<b>Line Coverage for Instance : <a href="mod582.html#inst_tag_32700" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.SwitchResp001_main.Mux_Switch50Resp001.us5205c437</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>8</td><td>8</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>79606</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>79612</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>79625</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>79640</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
79605                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
79606      1/1          		if ( ! Sys_Clk_RstN )
79607      1/1          			PrvReq &lt;= #1.0 ( 7'b0 );
79608      1/1          		else if ( Ce )
79609      1/1          			PrvReq &lt;= #1.0 ( ReqArbIn &amp; ~ UpdGnt );
                        MISSING_ELSE
79610                   	rsnoc_z_T_C_S_C_L_R_T_N77 ut77( .I( Set ) , .O( Clr ) );
79611                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
79612      1/1          		if ( ! Sys_Clk_RstN )
79613      1/1          			LowSij &lt;= #1.0 ( 49'b0 );
79614      1/1          		else if ( Ce )
79615      1/1          			LowSij &lt;= #1.0 ( 49'b0111111001111100011110000111000001100000010000000 &amp; ~ Clr &amp; ( Set | LowSij ) );
                        MISSING_ELSE
79616                   	rsnoc_z_T_C_S_C_L_R_T_N77 ut7720( .I( LowSij ^ 49'b0111111001111100011110000111000001100000010000000 ) , .O( u_9376 ) );
79617                   	rsnoc_z_T_C_S_C_L_R_Co_I49o7 uco( .I( Sij &amp; { 7 { Req }  } ) , .O( u_686c ) );
79618                   	assign Sys_Pwr_Idle = 1'b1;
79619                   	assign Sys_Pwr_WakeUp = 1'b0;
79620                   	assign Vld = ( | Req );
79621                   	assign IllReq = ( | ( ~ ReqArbIn &amp; PrvReq ) );
79622                   	// synopsys translate_off
79623                   	// synthesis translate_off
79624                   	always @( posedge Sys_Clk )
79625      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
79626      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllReq ) !== 1'b0 ) begin
79627      <font color = "grey">unreachable  </font>				dontStop = 0;
79628      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
79629      <font color = "grey">unreachable  </font>				if (!dontStop) begin
79630      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;FIFO selector: ReqArbIn retractation.&quot; );
79631      <font color = "grey">unreachable  </font>					$stop;
79632                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
79633                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
79634                   	// synthesis translate_on
79635                   	// synopsys translate_on
79636                   	assign DeadLock = ( | Req ) &amp; ~ ( | Gnt );
79637                   	// synopsys translate_off
79638                   	// synthesis translate_off
79639                   	always @( posedge Sys_Clk )
79640      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
79641      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( DeadLock ) !== 1'b0 ) begin
79642      <font color = "grey">unreachable  </font>				dontStop = 0;
79643      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
79644      <font color = "grey">unreachable  </font>				if (!dontStop) begin
79645      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;FIFO selector: DeadLock detected =&gt; Req without Grant.&quot; );
79646      <font color = "grey">unreachable  </font>					$stop;
79647                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
79648                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_32700_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod582.html#inst_tag_32700" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.SwitchResp001_main.Mux_Switch50Resp001.us5205c437</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">14</td>
<td class="rt">8</td>
<td class="rt">57.14 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">64</td>
<td class="rt">52</td>
<td class="rt">81.25 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">32</td>
<td class="rt">26</td>
<td class="rt">81.25 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">32</td>
<td class="rt">26</td>
<td class="rt">81.25 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">14</td>
<td class="rt">8</td>
<td class="rt">57.14 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">64</td>
<td class="rt">52</td>
<td class="rt">81.25 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">32</td>
<td class="rt">26</td>
<td class="rt">81.25 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">32</td>
<td class="rt">26</td>
<td class="rt">81.25 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Gnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gnt[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gnt[6:4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Req[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Req[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Req[6:4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ReqArbIn[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ReqArbIn[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ReqArbIn[6:4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_32700_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod582.html#inst_tag_32700" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.SwitchResp001_main.Mux_Switch50Resp001.us5205c437</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">6</td>
<td class="rt">6</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">79606</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">79612</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
79606      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
79607      			PrvReq <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
79608      		else if ( Ce )
           		     <font color = "green">-2-</font>  
79609      			PrvReq <= #1.0 ( ReqArbIn & ~ UpdGnt );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
79612      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
79613      			LowSij <= #1.0 ( 49'b0 );
           <font color = "green">			==></font>
79614      		else if ( Ce )
           		     <font color = "green">-2-</font>  
79615      			LowSij <= #1.0 ( 49'b0111111001111100011110000111000001100000010000000 & ~ Clr & ( Set | LowSij ) );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_32701'>
<a name="inst_tag_32701_Line"></a>
<b>Line Coverage for Instance : <a href="mod582.html#inst_tag_32701" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch23_main.Mux_sram_axi_s0_T.us5205c437</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>8</td><td>8</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>79606</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>79612</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>79625</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>79640</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
79605                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
79606      1/1          		if ( ! Sys_Clk_RstN )
79607      1/1          			PrvReq &lt;= #1.0 ( 7'b0 );
79608      1/1          		else if ( Ce )
79609      1/1          			PrvReq &lt;= #1.0 ( ReqArbIn &amp; ~ UpdGnt );
                        MISSING_ELSE
79610                   	rsnoc_z_T_C_S_C_L_R_T_N77 ut77( .I( Set ) , .O( Clr ) );
79611                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
79612      1/1          		if ( ! Sys_Clk_RstN )
79613      1/1          			LowSij &lt;= #1.0 ( 49'b0 );
79614      1/1          		else if ( Ce )
79615      1/1          			LowSij &lt;= #1.0 ( 49'b0111111001111100011110000111000001100000010000000 &amp; ~ Clr &amp; ( Set | LowSij ) );
                        MISSING_ELSE
79616                   	rsnoc_z_T_C_S_C_L_R_T_N77 ut7720( .I( LowSij ^ 49'b0111111001111100011110000111000001100000010000000 ) , .O( u_9376 ) );
79617                   	rsnoc_z_T_C_S_C_L_R_Co_I49o7 uco( .I( Sij &amp; { 7 { Req }  } ) , .O( u_686c ) );
79618                   	assign Sys_Pwr_Idle = 1'b1;
79619                   	assign Sys_Pwr_WakeUp = 1'b0;
79620                   	assign Vld = ( | Req );
79621                   	assign IllReq = ( | ( ~ ReqArbIn &amp; PrvReq ) );
79622                   	// synopsys translate_off
79623                   	// synthesis translate_off
79624                   	always @( posedge Sys_Clk )
79625      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
79626      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllReq ) !== 1'b0 ) begin
79627      <font color = "grey">unreachable  </font>				dontStop = 0;
79628      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
79629      <font color = "grey">unreachable  </font>				if (!dontStop) begin
79630      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;FIFO selector: ReqArbIn retractation.&quot; );
79631      <font color = "grey">unreachable  </font>					$stop;
79632                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
79633                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
79634                   	// synthesis translate_on
79635                   	// synopsys translate_on
79636                   	assign DeadLock = ( | Req ) &amp; ~ ( | Gnt );
79637                   	// synopsys translate_off
79638                   	// synthesis translate_off
79639                   	always @( posedge Sys_Clk )
79640      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
79641      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( DeadLock ) !== 1'b0 ) begin
79642      <font color = "grey">unreachable  </font>				dontStop = 0;
79643      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
79644      <font color = "grey">unreachable  </font>				if (!dontStop) begin
79645      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;FIFO selector: DeadLock detected =&gt; Req without Grant.&quot; );
79646      <font color = "grey">unreachable  </font>					$stop;
79647                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
79648                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_32701_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod582.html#inst_tag_32701" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch23_main.Mux_sram_axi_s0_T.us5205c437</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">14</td>
<td class="rt">11</td>
<td class="rt">78.57 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">64</td>
<td class="rt">58</td>
<td class="rt">90.62 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">32</td>
<td class="rt">29</td>
<td class="rt">90.62 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">32</td>
<td class="rt">29</td>
<td class="rt">90.62 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">14</td>
<td class="rt">11</td>
<td class="rt">78.57 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">64</td>
<td class="rt">58</td>
<td class="rt">90.62 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">32</td>
<td class="rt">29</td>
<td class="rt">90.62 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">32</td>
<td class="rt">29</td>
<td class="rt">90.62 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Gnt[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Req[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ReqArbIn[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_32701_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod582.html#inst_tag_32701" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch23_main.Mux_sram_axi_s0_T.us5205c437</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">6</td>
<td class="rt">6</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">79606</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">79612</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
79606      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
79607      			PrvReq <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
79608      		else if ( Ce )
           		     <font color = "green">-2-</font>  
79609      			PrvReq <= #1.0 ( ReqArbIn & ~ UpdGnt );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
79612      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
79613      			LowSij <= #1.0 ( 49'b0 );
           <font color = "green">			==></font>
79614      		else if ( Ce )
           		     <font color = "green">-2-</font>  
79615      			LowSij <= #1.0 ( 49'b0111111001111100011110000111000001100000010000000 & ~ Clr & ( Set | LowSij ) );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_32702'>
<a name="inst_tag_32702_Line"></a>
<b>Line Coverage for Instance : <a href="mod582.html#inst_tag_32702" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch20_main.Mux_sram_axi_s3_T.us5205c437</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>8</td><td>8</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>79606</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>79612</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>79625</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>79640</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
79605                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
79606      1/1          		if ( ! Sys_Clk_RstN )
79607      1/1          			PrvReq &lt;= #1.0 ( 7'b0 );
79608      1/1          		else if ( Ce )
79609      1/1          			PrvReq &lt;= #1.0 ( ReqArbIn &amp; ~ UpdGnt );
                        MISSING_ELSE
79610                   	rsnoc_z_T_C_S_C_L_R_T_N77 ut77( .I( Set ) , .O( Clr ) );
79611                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
79612      1/1          		if ( ! Sys_Clk_RstN )
79613      1/1          			LowSij &lt;= #1.0 ( 49'b0 );
79614      1/1          		else if ( Ce )
79615      1/1          			LowSij &lt;= #1.0 ( 49'b0111111001111100011110000111000001100000010000000 &amp; ~ Clr &amp; ( Set | LowSij ) );
                        MISSING_ELSE
79616                   	rsnoc_z_T_C_S_C_L_R_T_N77 ut7720( .I( LowSij ^ 49'b0111111001111100011110000111000001100000010000000 ) , .O( u_9376 ) );
79617                   	rsnoc_z_T_C_S_C_L_R_Co_I49o7 uco( .I( Sij &amp; { 7 { Req }  } ) , .O( u_686c ) );
79618                   	assign Sys_Pwr_Idle = 1'b1;
79619                   	assign Sys_Pwr_WakeUp = 1'b0;
79620                   	assign Vld = ( | Req );
79621                   	assign IllReq = ( | ( ~ ReqArbIn &amp; PrvReq ) );
79622                   	// synopsys translate_off
79623                   	// synthesis translate_off
79624                   	always @( posedge Sys_Clk )
79625      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
79626      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllReq ) !== 1'b0 ) begin
79627      <font color = "grey">unreachable  </font>				dontStop = 0;
79628      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
79629      <font color = "grey">unreachable  </font>				if (!dontStop) begin
79630      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;FIFO selector: ReqArbIn retractation.&quot; );
79631      <font color = "grey">unreachable  </font>					$stop;
79632                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
79633                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
79634                   	// synthesis translate_on
79635                   	// synopsys translate_on
79636                   	assign DeadLock = ( | Req ) &amp; ~ ( | Gnt );
79637                   	// synopsys translate_off
79638                   	// synthesis translate_off
79639                   	always @( posedge Sys_Clk )
79640      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
79641      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( DeadLock ) !== 1'b0 ) begin
79642      <font color = "grey">unreachable  </font>				dontStop = 0;
79643      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
79644      <font color = "grey">unreachable  </font>				if (!dontStop) begin
79645      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;FIFO selector: DeadLock detected =&gt; Req without Grant.&quot; );
79646      <font color = "grey">unreachable  </font>					$stop;
79647                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
79648                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_32702_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod582.html#inst_tag_32702" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch20_main.Mux_sram_axi_s3_T.us5205c437</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">14</td>
<td class="rt">11</td>
<td class="rt">78.57 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">64</td>
<td class="rt">58</td>
<td class="rt">90.62 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">32</td>
<td class="rt">29</td>
<td class="rt">90.62 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">32</td>
<td class="rt">29</td>
<td class="rt">90.62 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">14</td>
<td class="rt">11</td>
<td class="rt">78.57 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">64</td>
<td class="rt">58</td>
<td class="rt">90.62 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">32</td>
<td class="rt">29</td>
<td class="rt">90.62 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">32</td>
<td class="rt">29</td>
<td class="rt">90.62 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Gnt[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Req[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ReqArbIn[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_32702_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod582.html#inst_tag_32702" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch20_main.Mux_sram_axi_s3_T.us5205c437</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">6</td>
<td class="rt">6</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">79606</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">79612</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
79606      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
79607      			PrvReq <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
79608      		else if ( Ce )
           		     <font color = "green">-2-</font>  
79609      			PrvReq <= #1.0 ( ReqArbIn & ~ UpdGnt );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
79612      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
79613      			LowSij <= #1.0 ( 49'b0 );
           <font color = "green">			==></font>
79614      		else if ( Ce )
           		     <font color = "green">-2-</font>  
79615      			LowSij <= #1.0 ( 49'b0111111001111100011110000111000001100000010000000 & ~ Clr & ( Set | LowSij ) );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_32703'>
<a name="inst_tag_32703_Line"></a>
<b>Line Coverage for Instance : <a href="mod582.html#inst_tag_32703" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch14_main.Mux_sram_axi_s2_T.us5205c437</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>8</td><td>8</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>79606</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>79612</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>79625</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>79640</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
79605                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
79606      1/1          		if ( ! Sys_Clk_RstN )
79607      1/1          			PrvReq &lt;= #1.0 ( 7'b0 );
79608      1/1          		else if ( Ce )
79609      1/1          			PrvReq &lt;= #1.0 ( ReqArbIn &amp; ~ UpdGnt );
                        MISSING_ELSE
79610                   	rsnoc_z_T_C_S_C_L_R_T_N77 ut77( .I( Set ) , .O( Clr ) );
79611                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
79612      1/1          		if ( ! Sys_Clk_RstN )
79613      1/1          			LowSij &lt;= #1.0 ( 49'b0 );
79614      1/1          		else if ( Ce )
79615      1/1          			LowSij &lt;= #1.0 ( 49'b0111111001111100011110000111000001100000010000000 &amp; ~ Clr &amp; ( Set | LowSij ) );
                        MISSING_ELSE
79616                   	rsnoc_z_T_C_S_C_L_R_T_N77 ut7720( .I( LowSij ^ 49'b0111111001111100011110000111000001100000010000000 ) , .O( u_9376 ) );
79617                   	rsnoc_z_T_C_S_C_L_R_Co_I49o7 uco( .I( Sij &amp; { 7 { Req }  } ) , .O( u_686c ) );
79618                   	assign Sys_Pwr_Idle = 1'b1;
79619                   	assign Sys_Pwr_WakeUp = 1'b0;
79620                   	assign Vld = ( | Req );
79621                   	assign IllReq = ( | ( ~ ReqArbIn &amp; PrvReq ) );
79622                   	// synopsys translate_off
79623                   	// synthesis translate_off
79624                   	always @( posedge Sys_Clk )
79625      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
79626      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllReq ) !== 1'b0 ) begin
79627      <font color = "grey">unreachable  </font>				dontStop = 0;
79628      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
79629      <font color = "grey">unreachable  </font>				if (!dontStop) begin
79630      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;FIFO selector: ReqArbIn retractation.&quot; );
79631      <font color = "grey">unreachable  </font>					$stop;
79632                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
79633                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
79634                   	// synthesis translate_on
79635                   	// synopsys translate_on
79636                   	assign DeadLock = ( | Req ) &amp; ~ ( | Gnt );
79637                   	// synopsys translate_off
79638                   	// synthesis translate_off
79639                   	always @( posedge Sys_Clk )
79640      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
79641      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( DeadLock ) !== 1'b0 ) begin
79642      <font color = "grey">unreachable  </font>				dontStop = 0;
79643      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
79644      <font color = "grey">unreachable  </font>				if (!dontStop) begin
79645      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;FIFO selector: DeadLock detected =&gt; Req without Grant.&quot; );
79646      <font color = "grey">unreachable  </font>					$stop;
79647                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
79648                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_32703_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod582.html#inst_tag_32703" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch14_main.Mux_sram_axi_s2_T.us5205c437</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">14</td>
<td class="rt">11</td>
<td class="rt">78.57 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">64</td>
<td class="rt">58</td>
<td class="rt">90.62 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">32</td>
<td class="rt">29</td>
<td class="rt">90.62 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">32</td>
<td class="rt">29</td>
<td class="rt">90.62 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">14</td>
<td class="rt">11</td>
<td class="rt">78.57 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">64</td>
<td class="rt">58</td>
<td class="rt">90.62 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">32</td>
<td class="rt">29</td>
<td class="rt">90.62 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">32</td>
<td class="rt">29</td>
<td class="rt">90.62 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Gnt[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Req[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ReqArbIn[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_32703_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod582.html#inst_tag_32703" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch14_main.Mux_sram_axi_s2_T.us5205c437</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">6</td>
<td class="rt">6</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">79606</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">79612</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
79606      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
79607      			PrvReq <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
79608      		else if ( Ce )
           		     <font color = "green">-2-</font>  
79609      			PrvReq <= #1.0 ( ReqArbIn & ~ UpdGnt );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
79612      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
79613      			LowSij <= #1.0 ( 49'b0 );
           <font color = "green">			==></font>
79614      		else if ( Ce )
           		     <font color = "green">-2-</font>  
79615      			LowSij <= #1.0 ( 49'b0111111001111100011110000111000001100000010000000 & ~ Clr & ( Set | LowSij ) );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_32704'>
<a name="inst_tag_32704_Line"></a>
<b>Line Coverage for Instance : <a href="mod582.html#inst_tag_32704" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch50Resp001_main.Mux_fpga_axi_m1_I.us5205c437</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>8</td><td>8</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>79606</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>79612</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>79625</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>79640</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
79605                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
79606      1/1          		if ( ! Sys_Clk_RstN )
79607      1/1          			PrvReq &lt;= #1.0 ( 7'b0 );
79608      1/1          		else if ( Ce )
79609      1/1          			PrvReq &lt;= #1.0 ( ReqArbIn &amp; ~ UpdGnt );
                        MISSING_ELSE
79610                   	rsnoc_z_T_C_S_C_L_R_T_N77 ut77( .I( Set ) , .O( Clr ) );
79611                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
79612      1/1          		if ( ! Sys_Clk_RstN )
79613      1/1          			LowSij &lt;= #1.0 ( 49'b0 );
79614      1/1          		else if ( Ce )
79615      1/1          			LowSij &lt;= #1.0 ( 49'b0111111001111100011110000111000001100000010000000 &amp; ~ Clr &amp; ( Set | LowSij ) );
                        MISSING_ELSE
79616                   	rsnoc_z_T_C_S_C_L_R_T_N77 ut7720( .I( LowSij ^ 49'b0111111001111100011110000111000001100000010000000 ) , .O( u_9376 ) );
79617                   	rsnoc_z_T_C_S_C_L_R_Co_I49o7 uco( .I( Sij &amp; { 7 { Req }  } ) , .O( u_686c ) );
79618                   	assign Sys_Pwr_Idle = 1'b1;
79619                   	assign Sys_Pwr_WakeUp = 1'b0;
79620                   	assign Vld = ( | Req );
79621                   	assign IllReq = ( | ( ~ ReqArbIn &amp; PrvReq ) );
79622                   	// synopsys translate_off
79623                   	// synthesis translate_off
79624                   	always @( posedge Sys_Clk )
79625      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
79626      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllReq ) !== 1'b0 ) begin
79627      <font color = "grey">unreachable  </font>				dontStop = 0;
79628      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
79629      <font color = "grey">unreachable  </font>				if (!dontStop) begin
79630      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;FIFO selector: ReqArbIn retractation.&quot; );
79631      <font color = "grey">unreachable  </font>					$stop;
79632                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
79633                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
79634                   	// synthesis translate_on
79635                   	// synopsys translate_on
79636                   	assign DeadLock = ( | Req ) &amp; ~ ( | Gnt );
79637                   	// synopsys translate_off
79638                   	// synthesis translate_off
79639                   	always @( posedge Sys_Clk )
79640      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
79641      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( DeadLock ) !== 1'b0 ) begin
79642      <font color = "grey">unreachable  </font>				dontStop = 0;
79643      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
79644      <font color = "grey">unreachable  </font>				if (!dontStop) begin
79645      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;FIFO selector: DeadLock detected =&gt; Req without Grant.&quot; );
79646      <font color = "grey">unreachable  </font>					$stop;
79647                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
79648                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_32704_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod582.html#inst_tag_32704" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch50Resp001_main.Mux_fpga_axi_m1_I.us5205c437</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">14</td>
<td class="rt">11</td>
<td class="rt">78.57 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">64</td>
<td class="rt">58</td>
<td class="rt">90.62 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">32</td>
<td class="rt">29</td>
<td class="rt">90.62 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">32</td>
<td class="rt">29</td>
<td class="rt">90.62 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">14</td>
<td class="rt">11</td>
<td class="rt">78.57 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">64</td>
<td class="rt">58</td>
<td class="rt">90.62 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">32</td>
<td class="rt">29</td>
<td class="rt">90.62 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">32</td>
<td class="rt">29</td>
<td class="rt">90.62 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Gnt[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Req[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ReqArbIn[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_32704_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod582.html#inst_tag_32704" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch50Resp001_main.Mux_fpga_axi_m1_I.us5205c437</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">6</td>
<td class="rt">6</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">79606</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">79612</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
79606      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
79607      			PrvReq <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
79608      		else if ( Ce )
           		     <font color = "green">-2-</font>  
79609      			PrvReq <= #1.0 ( ReqArbIn & ~ UpdGnt );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
79612      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
79613      			LowSij <= #1.0 ( 49'b0 );
           <font color = "green">			==></font>
79614      		else if ( Ce )
           		     <font color = "green">-2-</font>  
79615      			LowSij <= #1.0 ( 49'b0111111001111100011110000111000001100000010000000 & ~ Clr & ( Set | LowSij ) );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_32706'>
<a name="inst_tag_32706_Line"></a>
<b>Line Coverage for Instance : <a href="mod582.html#inst_tag_32706" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch13_main.Mux_sram_axi_s1_T.us5205c437</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>8</td><td>8</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>79606</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>79612</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>79625</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>79640</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
79605                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
79606      1/1          		if ( ! Sys_Clk_RstN )
79607      1/1          			PrvReq &lt;= #1.0 ( 7'b0 );
79608      1/1          		else if ( Ce )
79609      1/1          			PrvReq &lt;= #1.0 ( ReqArbIn &amp; ~ UpdGnt );
                        MISSING_ELSE
79610                   	rsnoc_z_T_C_S_C_L_R_T_N77 ut77( .I( Set ) , .O( Clr ) );
79611                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
79612      1/1          		if ( ! Sys_Clk_RstN )
79613      1/1          			LowSij &lt;= #1.0 ( 49'b0 );
79614      1/1          		else if ( Ce )
79615      1/1          			LowSij &lt;= #1.0 ( 49'b0111111001111100011110000111000001100000010000000 &amp; ~ Clr &amp; ( Set | LowSij ) );
                        MISSING_ELSE
79616                   	rsnoc_z_T_C_S_C_L_R_T_N77 ut7720( .I( LowSij ^ 49'b0111111001111100011110000111000001100000010000000 ) , .O( u_9376 ) );
79617                   	rsnoc_z_T_C_S_C_L_R_Co_I49o7 uco( .I( Sij &amp; { 7 { Req }  } ) , .O( u_686c ) );
79618                   	assign Sys_Pwr_Idle = 1'b1;
79619                   	assign Sys_Pwr_WakeUp = 1'b0;
79620                   	assign Vld = ( | Req );
79621                   	assign IllReq = ( | ( ~ ReqArbIn &amp; PrvReq ) );
79622                   	// synopsys translate_off
79623                   	// synthesis translate_off
79624                   	always @( posedge Sys_Clk )
79625      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
79626      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllReq ) !== 1'b0 ) begin
79627      <font color = "grey">unreachable  </font>				dontStop = 0;
79628      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
79629      <font color = "grey">unreachable  </font>				if (!dontStop) begin
79630      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;FIFO selector: ReqArbIn retractation.&quot; );
79631      <font color = "grey">unreachable  </font>					$stop;
79632                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
79633                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
79634                   	// synthesis translate_on
79635                   	// synopsys translate_on
79636                   	assign DeadLock = ( | Req ) &amp; ~ ( | Gnt );
79637                   	// synopsys translate_off
79638                   	// synthesis translate_off
79639                   	always @( posedge Sys_Clk )
79640      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
79641      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( DeadLock ) !== 1'b0 ) begin
79642      <font color = "grey">unreachable  </font>				dontStop = 0;
79643      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
79644      <font color = "grey">unreachable  </font>				if (!dontStop) begin
79645      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;FIFO selector: DeadLock detected =&gt; Req without Grant.&quot; );
79646      <font color = "grey">unreachable  </font>					$stop;
79647                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
79648                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_32706_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod582.html#inst_tag_32706" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch13_main.Mux_sram_axi_s1_T.us5205c437</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">14</td>
<td class="rt">11</td>
<td class="rt">78.57 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">64</td>
<td class="rt">58</td>
<td class="rt">90.62 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">32</td>
<td class="rt">29</td>
<td class="rt">90.62 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">32</td>
<td class="rt">29</td>
<td class="rt">90.62 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">14</td>
<td class="rt">11</td>
<td class="rt">78.57 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">64</td>
<td class="rt">58</td>
<td class="rt">90.62 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">32</td>
<td class="rt">29</td>
<td class="rt">90.62 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">32</td>
<td class="rt">29</td>
<td class="rt">90.62 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Gnt[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Req[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ReqArbIn[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_32706_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod582.html#inst_tag_32706" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch13_main.Mux_sram_axi_s1_T.us5205c437</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">6</td>
<td class="rt">6</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">79606</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">79612</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
79606      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
79607      			PrvReq <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
79608      		else if ( Ce )
           		     <font color = "green">-2-</font>  
79609      			PrvReq <= #1.0 ( ReqArbIn & ~ UpdGnt );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
79612      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
79613      			LowSij <= #1.0 ( 49'b0 );
           <font color = "green">			==></font>
79614      		else if ( Ce )
           		     <font color = "green">-2-</font>  
79615      			LowSij <= #1.0 ( 49'b0111111001111100011110000111000001100000010000000 & ~ Clr & ( Set | LowSij ) );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_32705'>
<a name="inst_tag_32705_Line"></a>
<b>Line Coverage for Instance : <a href="mod582.html#inst_tag_32705" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch41Resp001_main.Mux_pufcc_axi_m0_I.us5205c437</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>8</td><td>8</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>79606</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>79612</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>79625</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>79640</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
79605                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
79606      1/1          		if ( ! Sys_Clk_RstN )
79607      1/1          			PrvReq &lt;= #1.0 ( 7'b0 );
79608      1/1          		else if ( Ce )
79609      1/1          			PrvReq &lt;= #1.0 ( ReqArbIn &amp; ~ UpdGnt );
                        MISSING_ELSE
79610                   	rsnoc_z_T_C_S_C_L_R_T_N77 ut77( .I( Set ) , .O( Clr ) );
79611                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
79612      1/1          		if ( ! Sys_Clk_RstN )
79613      1/1          			LowSij &lt;= #1.0 ( 49'b0 );
79614      1/1          		else if ( Ce )
79615      1/1          			LowSij &lt;= #1.0 ( 49'b0111111001111100011110000111000001100000010000000 &amp; ~ Clr &amp; ( Set | LowSij ) );
                        MISSING_ELSE
79616                   	rsnoc_z_T_C_S_C_L_R_T_N77 ut7720( .I( LowSij ^ 49'b0111111001111100011110000111000001100000010000000 ) , .O( u_9376 ) );
79617                   	rsnoc_z_T_C_S_C_L_R_Co_I49o7 uco( .I( Sij &amp; { 7 { Req }  } ) , .O( u_686c ) );
79618                   	assign Sys_Pwr_Idle = 1'b1;
79619                   	assign Sys_Pwr_WakeUp = 1'b0;
79620                   	assign Vld = ( | Req );
79621                   	assign IllReq = ( | ( ~ ReqArbIn &amp; PrvReq ) );
79622                   	// synopsys translate_off
79623                   	// synthesis translate_off
79624                   	always @( posedge Sys_Clk )
79625      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
79626      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllReq ) !== 1'b0 ) begin
79627      <font color = "grey">unreachable  </font>				dontStop = 0;
79628      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
79629      <font color = "grey">unreachable  </font>				if (!dontStop) begin
79630      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;FIFO selector: ReqArbIn retractation.&quot; );
79631      <font color = "grey">unreachable  </font>					$stop;
79632                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
79633                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
79634                   	// synthesis translate_on
79635                   	// synopsys translate_on
79636                   	assign DeadLock = ( | Req ) &amp; ~ ( | Gnt );
79637                   	// synopsys translate_off
79638                   	// synthesis translate_off
79639                   	always @( posedge Sys_Clk )
79640      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
79641      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( DeadLock ) !== 1'b0 ) begin
79642      <font color = "grey">unreachable  </font>				dontStop = 0;
79643      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
79644      <font color = "grey">unreachable  </font>				if (!dontStop) begin
79645      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;FIFO selector: DeadLock detected =&gt; Req without Grant.&quot; );
79646      <font color = "grey">unreachable  </font>					$stop;
79647                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
79648                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_32705_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod582.html#inst_tag_32705" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch41Resp001_main.Mux_pufcc_axi_m0_I.us5205c437</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Totals</td>
<td class="rt">14</td>
<td class="rt">12</td>
<td class="rt">85.71 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">64</td>
<td class="rt">60</td>
<td class="rt">93.75 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">32</td>
<td class="rt">30</td>
<td class="rt">93.75 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">32</td>
<td class="rt">30</td>
<td class="rt">93.75 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s8">
<td>Ports</td>
<td class="rt">14</td>
<td class="rt">12</td>
<td class="rt">85.71 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">64</td>
<td class="rt">60</td>
<td class="rt">93.75 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">32</td>
<td class="rt">30</td>
<td class="rt">93.75 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">32</td>
<td class="rt">30</td>
<td class="rt">93.75 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Gnt[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Req[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ReqArbIn[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_32705_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod582.html#inst_tag_32705" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch41Resp001_main.Mux_pufcc_axi_m0_I.us5205c437</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">6</td>
<td class="rt">6</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">79606</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">79612</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
79606      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
79607      			PrvReq <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
79608      		else if ( Ce )
           		     <font color = "green">-2-</font>  
79609      			PrvReq <= #1.0 ( ReqArbIn & ~ UpdGnt );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
79612      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
79613      			LowSij <= #1.0 ( 49'b0 );
           <font color = "green">			==></font>
79614      		else if ( Ce )
           		     <font color = "green">-2-</font>  
79615      			LowSij <= #1.0 ( 49'b0111111001111100011110000111000001100000010000000 & ~ Clr & ( Set | LowSij ) );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_32700">
    <li>
      <a href="#inst_tag_32700_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_32700_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_32700_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_32701">
    <li>
      <a href="#inst_tag_32701_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_32701_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_32701_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_32702">
    <li>
      <a href="#inst_tag_32702_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_32702_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_32702_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_32703">
    <li>
      <a href="#inst_tag_32703_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_32703_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_32703_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_32704">
    <li>
      <a href="#inst_tag_32704_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_32704_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_32704_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_32705">
    <li>
      <a href="#inst_tag_32705_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_32705_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_32705_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_32706">
    <li>
      <a href="#inst_tag_32706_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_32706_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_32706_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_U_A_S_5205c437_R7">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
