
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.137691                       # Number of seconds simulated
sim_ticks                                137691000000                       # Number of ticks simulated
final_tick                               151426261500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  36059                       # Simulator instruction rate (inst/s)
host_op_rate                                    73749                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              248250112                       # Simulator tick rate (ticks/s)
host_mem_usage                                2282292                       # Number of bytes of host memory used
host_seconds                                   554.65                       # Real time elapsed on the host
sim_insts                                    20000002                       # Number of instructions simulated
sim_ops                                      40904519                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 151426261500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::switch_cpus.data     43384064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           43384064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     43384064                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        43384064                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.data       677876                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              677876                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        677876                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             677876                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.data    315082787                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             315082787                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       315082787                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            315082787                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       315082787                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    315082787                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            630165574                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      677876                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     677876                       # Number of write requests accepted
system.mem_ctrls.readBursts                    677876                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   677876                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               43384064                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                43383104                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                43384064                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             43384064                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             42337                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             42272                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             42198                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             42261                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             42240                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             42482                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             42417                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             42365                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             42326                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             42357                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            42368                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            42485                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            42567                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            42496                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            42348                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            42357                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             42424                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             42485                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             42399                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             42240                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             42262                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             42357                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             42333                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             42485                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             42454                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             42368                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            42319                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            42310                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            42324                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            42397                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            42271                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            42433                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  137689338500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                677876                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               677876                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  677876                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   7805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  41650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  41381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  41373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  41372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  41378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  41372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  41373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  41372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  41372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  41372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  41372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  41372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  41372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  41372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  41372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  41372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       615974                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    140.859244                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   107.616633                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   119.593777                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       360089     58.46%     58.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       119262     19.36%     77.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        89353     14.51%     92.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        32202      5.23%     97.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        12751      2.07%     99.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1877      0.30%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          384      0.06%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           37      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           19      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       615974                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        41372                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.384898                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.366816                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      0.790019                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14-15             7      0.02%      0.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-17         33560     81.12%     81.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18-19          7804     18.86%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-33             1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         41372                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        41372                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.384535                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.365909                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.801539                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            33563     81.12%     81.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      0.01%     81.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             7512     18.16%     99.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              294      0.71%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         41372                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  19150446000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             31860621000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 3389380000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     28250.66                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                47000.66                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       315.08                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       315.08                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    315.08                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    315.08                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.92                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.46                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.46                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.64                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   232333                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  507421                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 34.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                74.85                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     101559.38                       # Average gap between requests
system.mem_ctrls.pageHitRate                    54.56                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               2194157700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               1166207295                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              2417404080                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             1769501700                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         10868679120.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          13874475450                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            243978720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     46782362970                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      1549922400                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            80866689435                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            587.305557                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         106617182000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    112229500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    4597580000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   4031894250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   26364008500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 102585287750                       # Time in different power states
system.mem_ctrls_1.actEnergy               2203960920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               1171414035                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              2422630560                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             1768932720                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         10868679120.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          13881887730                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            242980320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     46796832990                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      1532493600                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            80889811995                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            587.473488                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         106603806750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    107632000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    4597580000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   3986529500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   26381981250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 102617277250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 151426261500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 151426261500                       # Cumulative time (in ticks) in various power states
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 151426261500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 151426261500                       # Cumulative time (in ticks) in various power states
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    151426261500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 151426261500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           4584626                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1728796                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           4585138                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              0.377043                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data     0.625680                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::switch_cpus.data   511.374320                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.001222                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.998778                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          182                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          309                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          17206718                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         17206718                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 151426261500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::switch_cpus.data       519076                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          519076                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data      1207344                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1207344                       # number of WriteReq hits
system.cpu.dcache.demand_hits::switch_cpus.data      1726420                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1726420                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data      1726420                       # number of overall hits
system.cpu.dcache.overall_hits::total         1726420                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data         3669                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          3669                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data      4580957                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      4580957                       # number of WriteReq misses
system.cpu.dcache.demand_misses::switch_cpus.data      4584626                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        4584626                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data      4584626                       # number of overall misses
system.cpu.dcache.overall_misses::total       4584626                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data     47697000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     47697000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data 118874576500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 118874576500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 118922273500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 118922273500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 118922273500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 118922273500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data       522745                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       522745                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data      5788301                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      5788301                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data      6311046                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      6311046                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data      6311046                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      6311046                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.007019                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.007019                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.791417                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.791417                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.726445                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.726445                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.726445                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.726445                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data        13000                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total        13000                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 25949.725461                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 25949.725461                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 25939.362011                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 25939.362011                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 25939.362011                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 25939.362011                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      4584626                       # number of writebacks
system.cpu.dcache.writebacks::total           4584626                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data         3669                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3669                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data      4580957                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      4580957                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      4584626                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      4584626                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      4584626                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      4584626                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data     44028000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     44028000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data 114293619500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 114293619500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data 114337647500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 114337647500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data 114337647500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 114337647500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.007019                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007019                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.791417                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.791417                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.726445                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.726445                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.726445                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.726445                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data        12000                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total        12000                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 24949.725461                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 24949.725461                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 24939.362011                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 24939.362011                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 24939.362011                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 24939.362011                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 151426261500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 151426261500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 151426261500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements                 0                       # number of replacements
system.cpu.icache.tags.tagsinuse                  443                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            34031849                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               443                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          76821.329571                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst          443                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.865234                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.865234                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          443                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          443                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.865234                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          34084558                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         34084558                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 151426261500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::switch_cpus.inst     17042279                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        17042279                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst     17042279                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         17042279                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst     17042279                       # number of overall hits
system.cpu.icache.overall_hits::total        17042279                       # number of overall hits
system.cpu.icache.ReadReq_accesses::switch_cpus.inst     17042279                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     17042279                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst     17042279                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     17042279                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst     17042279                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     17042279                       # number of overall (read+write) accesses
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 151426261500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 151426261500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 151426261500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                    677876                       # number of replacements
system.l2.tags.tagsinuse                         4096                       # Cycle average of tags in use
system.l2.tags.total_refs                     8550510                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    681972                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     12.537919                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::cpu.data         21.676077                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data  4074.323923                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::cpu.data         0.005292                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.994708                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          447                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3593                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            9                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  74031892                       # Number of tag accesses
system.l2.tags.data_accesses                 74031892                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 151426261500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      4584626                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4584626                       # number of WritebackDirty hits
system.l2.ReadExReq_hits::switch_cpus.data      3903081                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               3903081                       # number of ReadExReq hits
system.l2.ReadSharedReq_hits::switch_cpus.data         3669                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              3669                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus.data       3906750                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3906750                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.data      3906750                       # number of overall hits
system.l2.overall_hits::total                 3906750                       # number of overall hits
system.l2.ReadExReq_misses::switch_cpus.data       677876                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              677876                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.data       677876                       # number of demand (read+write) misses
system.l2.demand_misses::total                 677876                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.data       677876                       # number of overall misses
system.l2.overall_misses::total                677876                       # number of overall misses
system.l2.ReadExReq_miss_latency::switch_cpus.data  66439833500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   66439833500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.data  66439833500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      66439833500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.data  66439833500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     66439833500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      4584626                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4584626                       # number of WritebackDirty accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data      4580957                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           4580957                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus.data         3669                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          3669                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.data      4584626                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4584626                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      4584626                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4584626                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.147977                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.147977                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.data     0.147859                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.147859                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.data     0.147859                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.147859                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 98011.780178                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98011.780178                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 98011.780178                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 98011.780178                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 98011.780178                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 98011.780178                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               677876                       # number of writebacks
system.l2.writebacks::total                    677876                       # number of writebacks
system.l2.ReadExReq_mshr_misses::switch_cpus.data       677876                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         677876                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data       677876                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            677876                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data       677876                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           677876                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data  59661073500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  59661073500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data  59661073500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  59661073500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data  59661073500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  59661073500                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.147977                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.147977                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.147859                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.147859                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.147859                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.147859                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 88011.780178                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88011.780178                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 88011.780178                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 88011.780178                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 88011.780178                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 88011.780178                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests       1355752                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       677876                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 151426261500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::WritebackDirty       677876                       # Transaction distribution
system.membus.trans_dist::ReadExReq            677876                       # Transaction distribution
system.membus.trans_dist::ReadExResp           677876                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2033628                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2033628                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2033628                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     86768128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     86768128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                86768128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            677876                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  677876    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              677876                       # Request fanout histogram
system.membus.reqLayer2.occupancy          4067256500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               3.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3735854000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.7                       # Layer utilization (%)
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 151426261500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 151426261500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.pwrStateResidencyTicks::ON 151426261500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.numCycles                275382000                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.committedInsts            10000001                       # Number of instructions committed
system.switch_cpus.committedOps              20451923                       # Number of ops (including micro ops) committed
system.switch_cpus.num_int_alu_accesses      20400205                       # Number of integer alu accesses
system.switch_cpus.num_fp_alu_accesses         153960                       # Number of float alu accesses
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_conditional_control_insts       790068                       # number of instructions that are conditional controls
system.switch_cpus.num_int_insts             20400205                       # number of integer instructions
system.switch_cpus.num_fp_insts                153960                       # number of float instructions
system.switch_cpus.num_int_register_reads     34286183                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes     13795977                       # number of times the integer registers were written
system.switch_cpus.num_fp_register_reads       231139                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes        77577                       # number of times the floating registers were written
system.switch_cpus.num_cc_register_reads      4103892                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes      6377838                       # number of times the CC registers were written
system.switch_cpus.num_mem_refs               6311046                       # number of memory refs
system.switch_cpus.num_load_insts              522745                       # Number of load instructions
system.switch_cpus.num_store_insts            5788301                       # Number of store instructions
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_busy_cycles          275382000                       # Number of busy cycles
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.Branches                    790068                       # Number of branches fetched
system.switch_cpus.op_class::No_OpClass             0      0.00%      0.00% # Class of executed instruction
system.switch_cpus.op_class::IntAlu          14063698     68.76%     68.76% # Class of executed instruction
system.switch_cpus.op_class::IntMult                0      0.00%     68.76% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0      0.00%     68.76% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd           77179      0.38%     69.14% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     69.14% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0      0.00%     69.14% # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0      0.00%     69.14% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     69.14% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     69.14% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     69.14% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     69.14% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     69.14% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     69.14% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0      0.00%     69.14% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     69.14% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0      0.00%     69.14% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0      0.00%     69.14% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     69.14% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     69.14% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     69.14% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     69.14% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     69.14% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0      0.00%     69.14% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     69.14% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     69.14% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0      0.00%     69.14% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0      0.00%     69.14% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     69.14% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0      0.00%     69.14% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     69.14% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     69.14% # Class of executed instruction
system.switch_cpus.op_class::MemRead           522347      2.55%     71.70% # Class of executed instruction
system.switch_cpus.op_class::MemWrite         5711918     27.93%     99.62% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead          398      0.00%     99.63% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite        76383      0.37%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total           20451923                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests      9169252                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      4584626                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 151426261500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              3669                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5262502                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          4580957                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         4580957                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         3669                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     13753878                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              13753878                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    586832128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              586832128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          677876                       # Total snoops (count)
system.tol2bus.snoopTraffic                  43384064                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          5262502                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5262502    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            5262502                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         9169252000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        6876939000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
