// Seed: 3698907504
`timescale 1ps / 1 ps
module module_0 (
    input id_0,
    output id_1,
    input id_2,
    output id_3,
    output id_4
    , id_7,
    input id_5
    , id_8,
    output logic id_6
);
  logic id_9;
  assign id_1 = 1'b0 & 1 & id_2 - 1 & 1;
endmodule
