

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-031156e66de9d631709a7db882a973ad8f0cec52_modified_0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        4,1,1,4,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-tlb_size                            4096 # Number of tlb entries per SM.
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           11 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_geforcegtx1080ti.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    0 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1481.0:2962.0:1481.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-gddr_size                       2.0599MB # Size of GDDR in MB/GB.(GLOBAL_HEAP_START, GLOBAL_HEAP_START + gddr_size) would be used for unmanged memory, (GLOBAL_HEAP_START + gddr_size, GLOBAL_HEAP_START + gddr_size*2) would be used for managed memory. 
-page_table_walk_latency                  100 # Average page table walk latency (in core cycle).
-eviction_policy                        0 # Select page eviction policy
-reserve_accessed_page_percent                    0 # Percentage of accessed pages reserved from eviction in hope that they will be accessed in next iteration.
-percentage_of_free_page_buffer                    0 # Percentage of free page buffer to trigger the page eviction.
-page_size                            4KB # GDDR page size, only 4KB/2MB avaliable.
-pcie_bandwidth                  16.0GB/s # PCI-e bandwidth per direction, in GB/s.
-enable_nvlink                          0 # Enable nvlink 2.0, 150.0GB/s
-enable_rdma                            0 # Enable remote direct memory access
-migrate_threshold                     10 # Access counter threshold for migrating the page from cpu to gpu
-sim_prof_enable                        1 # Enable gpgpu-sim profiler
-hardware_prefetch                      1 # Select gpgpu-sim hardware prefetcher
-hwprefetch_oversub                     0 # Select gpgpu-sim hardware prefetcher under over-subscription
-page_fault_latency                 66645 # Average fault latency (in core cycle).
-enable_accurate_simulation                    0 # Enable page fault functional simulation.
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency               222150 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 22
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1481000000.000000:2962000000.000000:1481000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000067521944632:0.00000000033760972316:0.00000000067521944632:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
f8e9dd553a5b2cb4d1d1565df99196f2  /home/gpuser/Desktop/gpgpu-sim_UVMSmart/benchmarks/Managed/backprop/backprop
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/gpuser/Desktop/gpgpu-sim_UVMSmart/benchmarks/Managed/backprop/backprop
Running md5sum using "md5sum /home/gpuser/Desktop/gpgpu-sim_UVMSmart/benchmarks/Managed/backprop/backprop "
Parsing file _cuobjdump_complete_output_Wl88bh
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: default
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z24bpnn_adjust_weights_cudaPfiS_iS_S_ : hostFun 0x0x402d5b, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating shared region for "_Z22bpnn_layerforward_CUDAPfS_S_S_ii$__cuda_local_var_17900_34_non_const_input_node" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z22bpnn_layerforward_CUDAPfS_S_S_ii$__cuda_local_var_17901_34_non_const_weight_matrix" from 0x80 to 0x480 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: reconvergence points for _Z22bpnn_layerforward_CUDAPfS_S_S_ii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x068 (_1.ptx:47) @%p2 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0a0 (_1.ptx:57) cvta.to.global.u64 %rd3, %rd8;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x168 (_1.ptx:82) @%p3 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x250 (_1.ptx:119) setp.eq.s32%p1, %r3, 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1c8 (_1.ptx:97) @%p4 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x228 (_1.ptx:112) bar.sync 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x248 (_1.ptx:116) @%p5 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x250 (_1.ptx:119) setp.eq.s32%p1, %r3, 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x270 (_1.ptx:123) @!%p1 bra BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c8 (_1.ptx:138) ret;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x278 (_1.ptx:124) bra.uni BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x280 (_1.ptx:127) cvt.u32.u64%r20, %rd1;
GPGPU-Sim PTX: ... end of reconvergence points for _Z22bpnn_layerforward_CUDAPfS_S_S_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'.
GPGPU-Sim PTX: instruction assembly for function '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: reconvergence points for _Z24bpnn_adjust_weights_cudaPfiS_iS_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x470 (_1.ptx:210) @%p1 bra BB1_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x530 (_1.ptx:237) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z24bpnn_adjust_weights_cudaPfiS_iS_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_CEDM36"
Running: cat _ptx_CEDM36 | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_sajrVW
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_sajrVW --output-file  /dev/null 2> _ptx_CEDM36info"
GPGPU-Sim PTX: Kernel '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_' : regs=22, lmem=0, smem=0, cmem=80
GPGPU-Sim PTX: Kernel '_Z22bpnn_layerforward_CUDAPfS_S_S_ii' : regs=11, lmem=0, smem=1088, cmem=72
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_CEDM36 _ptx2_sajrVW _ptx_CEDM36info"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z22bpnn_layerforward_CUDAPfS_S_S_ii : hostFun 0x0x402c0a, fat_cubin_handle = 1
Random number generator seed: 7
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
Input layer size : 18000
Starting training kernel
Performing GPU computation

GPGPU-Sim PTX: cudaLaunch for 0x0x402c0a (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z22bpnn_layerforward_CUDAPfS_S_S_ii' to stream 0, gridDim= (1,1125,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
Destroy streams for kernel 1: size 0
kernel_name = _Z22bpnn_layerforward_CUDAPfS_S_S_ii 
kernel_launch_uid = 1 
gpu_sim_cycle = 383081
gpu_sim_insn = 30888000
gpu_ipc =      80.6305
gpu_tot_sim_cycle = 605231
gpu_tot_sim_insn = 30888000
gpu_tot_ipc =      51.0351
gpu_tot_issued_cta = 1125
max_total_param_size = 0
gpu_stall_dramfull = 1136
gpu_stall_icnt2sh    = 62173
partiton_reqs_in_parallel = 8426646
partiton_reqs_in_parallel_total    = 0
partiton_level_parallism =      21.9970
partiton_level_parallism_total  =      13.9230
partiton_reqs_in_parallel_util = 8426646
partiton_reqs_in_parallel_util_total    = 0
gpu_sim_cycle_parition_util = 383081
gpu_tot_sim_cycle_parition_util    = 0
partiton_level_parallism_util =      21.9970
partiton_level_parallism_util_total  =      21.9970
partiton_replys_in_parallel = 54758
partiton_replys_in_parallel_total    = 0
L2_BW  =      13.5485 GB/Sec
L2_BW_total  =       8.5755 GB/Sec
gpu_total_sim_rate=29930

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 642375
	L1I_total_cache_misses = 3489
	L1I_total_cache_miss_rate = 0.0054
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 36000
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0498
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 34208
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 638886
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3489
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 36000
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 642375
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1082, 858, 931, 855, 1010, 856, 938, 863, 1083, 858, 930, 856, 1009, 857, 937, 861, 904, 717, 779, 716, 844, 714, 785, 720, 903, 716, 778, 712, 843, 713, 783, 721, 904, 716, 779, 714, 844, 716, 783, 726, 902, 711, 777, 714, 842, 714, 783, 720, 723, 574, 623, 575, 675, 573, 625, 577, 719, 570, 619, 570, 672, 570, 627, 577, 
gpgpu_n_tot_thrd_icount = 39060000
gpgpu_n_tot_w_icount = 1220625
gpgpu_n_stall_shd_mem = 47946
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 27562
gpgpu_n_mem_write_global = 27000
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 306000
gpgpu_n_store_insn = 306000
gpgpu_n_shmem_insn = 2286000
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1152000
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 37372
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 5688
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:55095	W0_Idle:776885	W0_Scoreboard:19564847	W1:0	W2:144000	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:185625	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:891000
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 220496 {8:27562,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2087968 {40:13501,72:4499,136:9000,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2200496 {40:12375,72:5624,136:9563,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 216000 {8:27000,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 414 
maxdqlatency = 0 
maxmflatency = 202306 
averagemflatency = 12218 
max_icnt2mem_latency = 201941 
max_icnt2sh_latency = 605230 
mrq_lat_table:6392 	403 	755 	2394 	2357 	1853 	1966 	1659 	718 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	24054 	15234 	341 	152 	1379 	360 	2513 	2603 	6601 	0 	1353 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	8224 	16066 	1483 	15 	13388 	621 	0 	0 	276 	1351 	264 	2513 	2603 	6601 	0 	1353 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	5371 	13304 	8214 	700 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	2032 	21176 	3792 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	42 	14 	0 	0 	7 	2 	3 	7 	5 	0 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        68        68        78        94        26        34        16        16        16        16        16        16        16        16        16        16 
dram[1]:        68        68        86        70        34        34        16        16        16        16        16        16        16        16        16        16 
dram[2]:        68        68        86        78        26        34        16        16        16        16        16        16        16        16        16        16 
dram[3]:        68        68        78       103        34        34        16        16        16        16        16        16        16        16        16        16 
dram[4]:        68        68       111       103        26        34        16        16        16        16        16        16        16        16        16        16 
dram[5]:        68        68       103       100        26        18        16        16        16        16        16        16        16        16        16        16 
dram[6]:        68        68        90        95        34        26        16        16        16        16        16        16        16        16        16        16 
dram[7]:        85        85       100       111        17        17        16        16        16        16        16        16        16        16        16        16 
dram[8]:        85        85       103       111        17        17        16        16        16        16        16        16        16        16        16        16 
dram[9]:        85        85       116       110        16        17        16        16        16        16        16        16        16        16        16        16 
dram[10]:        85        85        96       114        17        17        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    188637    188609    206485    206384    201625    201548    207138    207138     71347     71346    113845    113841    102329    102329     67128     67129 
dram[1]:    188594    188627    206569    206410    201552    201458    207133    207136     71348     71310    113839    113839    102328    102352     67122     67110 
dram[2]:    188653    188618    206335    206405    201472    201534    207142    207136     71351     71350    113848    113848    102354    102485     67106     67106 
dram[3]:    188641    188645    206376    206603    201300    201386    207132    207124     71350     71349    113846    113836    102485    102483     67112     67101 
dram[4]:    188644    188641    206600    206421    201463    201461    207136    207136     71350     71351    113842    113843    102485    102484     67100     67106 
dram[5]:    188735    188747    206701    206446    201471    201531    207154    207108     71348     71321    113839    113839    102481    102480     67099     67272 
dram[6]:    188746    188744    206666    206659    201426    201419    207109    207101     71286     71260    113841    113843    102447    102450     67192     67088 
dram[7]:    188729    188631    206439    206594    201466    201528    207099    207101     71255     71257    113841    113849    102347    102348     64289     64063 
dram[8]:    188630    188628    206541    206456    201448    201490    207131    207133     71258     71340    113848    113847    102357    102358     64013     63990 
dram[9]:    188627    188629    206593    206626    201407    200849    207127    207096     71343     71390    113852    113831    102356    102357     63992     63962 
dram[10]:    188634    188638    206675    206426    200853    200880    207117    207109     71400     71388    113832    113847    102349    102328     63929     67128 
average row accesses per activate:
dram[0]: 17.714285 17.571428 32.000000 33.333332 26.333334 26.333334 15.750000 15.750000 16.000000 16.000000 16.000000 16.000000  9.166667  9.166667  5.333333  5.333333 
dram[1]: 17.571428 17.571428 32.777779 31.111111 26.333334 26.333334 15.750000 15.750000 16.000000 16.000000 16.000000 16.000000  9.166667  9.166667  5.333333  5.333333 
dram[2]: 17.571428 17.571428 34.666668 33.777779 23.666666 23.500000 15.750000 15.750000 16.000000 16.000000 16.000000 16.000000  9.166667  9.166667  5.333333  5.333333 
dram[3]: 17.571428 17.428572 30.222221 31.111111 24.833334 23.500000 15.750000 15.750000 16.000000 16.000000 16.000000 16.000000  9.166667  9.166667  5.333333  5.333333 
dram[4]: 17.428572 17.428572 33.777779 32.555557 22.166666 24.833334 15.500000 15.500000 16.000000 16.000000 16.000000 16.000000  9.166667  9.166667  5.000000  5.000000 
dram[5]: 17.428572 17.428572 33.111111 31.777779 22.166666 22.166666 15.500000 15.500000 16.000000 16.000000 16.000000 16.000000  9.166667  9.166667  5.000000  5.000000 
dram[6]: 17.428572 17.428572 31.444445 31.555555 23.500000 22.166666 15.500000 15.500000 16.000000 16.000000 16.000000 16.000000  9.166667  9.166667  5.000000  5.000000 
dram[7]: 20.000000 23.333334 30.777779 33.777779 23.500000 22.166666 15.500000 15.500000 16.000000 16.000000 16.000000 16.000000  9.166667  9.166667  5.333333  5.333333 
dram[8]: 23.333334 23.333334 29.444445 27.636364 22.166666 23.500000 15.500000 15.500000 16.000000 16.000000 16.000000 16.000000  9.333333  9.333333  5.333333  5.333333 
dram[9]: 23.333334 23.333334 28.818182 25.363636 20.833334 22.166666 15.500000 15.500000 16.000000 16.000000 16.000000 16.000000  9.333333  9.333333  5.333333  5.333333 
dram[10]: 23.333334 23.333334 33.333332 34.111111 23.500000 23.500000 15.500000 15.500000 16.000000 16.000000 16.000000 16.000000  9.333333  9.333333  5.333333  4.571429 
average row locality = 18497/1107 = 16.709124
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        60        59        80        80        70        70        63        63        48        48        48        48        55        55        64        64 
dram[1]:        59        59        80        80        70        70        63        63        48        48        48        48        55        55        64        64 
dram[2]:        59        59        80        80        70        69        63        63        48        48        48        48        55        55        64        64 
dram[3]:        59        58        80        80        69        69        63        63        48        48        48        48        55        55        64        64 
dram[4]:        58        58        80        80        69        69        62        62        48        48        48        48        55        55        65        65 
dram[5]:        58        58        80        80        69        69        62        62        48        48        48        48        55        55        65        65 
dram[6]:        58        58        80        80        69        69        62        62        48        48        48        48        55        55        65        65 
dram[7]:        60        60        80        80        69        69        62        62        48        48        48        48        55        55        64        64 
dram[8]:        60        60        80        80        69        69        62        62        48        48        48        48        56        56        64        64 
dram[9]:        60        60        80        80        69        69        62        62        48        48        48        48        56        56        64        64 
dram[10]:        60        60        80        80        69        69        62        62        48        48        48        48        56        56        64        64 
total reads: 10697
bank skew: 80/48 = 1.67
chip skew: 975/970 = 1.01
number of total write accesses:
dram[0]:        64        64       208       220        88        88         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64       215       200        88        88         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64       232       224        72        72         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64       192       200        80        72         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64       224       213        64        80         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64       218       206        64        64         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64       203       204        72        64         0         0         0         0         0         0         0         0         0         0 
dram[7]:        80        80       197       224        72        64         0         0         0         0         0         0         0         0         0         0 
dram[8]:        80        80       185       224        64        72         0         0         0         0         0         0         0         0         0         0 
dram[9]:        80        80       237       199        56        64         0         0         0         0         0         0         0         0         0         0 
dram[10]:        80        80       220       227        72        72         0         0         0         0         0         0         0         0         0         0 
total reads: 7800
min_bank_accesses = 0!
chip skew: 751/671 = 1.12
average mf latency per bank:
dram[0]:      65820     65014     27181     26179     19236     19196     21237     22116     47090     45072     64564     64652     53099     53795     25083     25159
dram[1]:      65777     65899     27287     28730     16741     15408     21976     21992     45003     45068     64565     64666     53757     53804     26126     26108
dram[2]:      67051     67147     25123     25788     18284     18279     21807     21818     44946     46349     65363     65483     54968     54243     26127     25206
dram[3]:      65463     65977     28779     28103     17347     18372     22094     21526     47542     47600     64544     64653     54841     54856     25140     26093
dram[4]:      65749     67328     25915     26773     19709     17613     22391     22177     47543     47595     64561     64659     54855     54976     25673     25802
dram[5]:      70416     67811     26264     27381     19714     19728     22142     22794     47531     46297     65885     65973     54857     54908     24817     24819
dram[6]:      66699     66839     27644     27604     18831     20069     22214     22463     47546     47607     64550     64646     55878     55936     25726     25776
dram[7]:      63589     63654     28273     25756     17124     18181     22378     22397     47523     47600     64571     64658     55473     56620     26692     25749
dram[8]:      62070     62099     28995     25307     19700     18533     21573     21059     47016     48400     64578     64674     56452     55354     25129     25142
dram[9]:      62058     62337     24320     28352     20924     18257     21877     21294     47637     47702     64558     64648     52856     52236     25132     25144
dram[10]:      62399     62124     26329     25087     17408     18948     21254     21037     47638     47661     64565     65479     52183     52155     24059     24171
maximum mf latency per bank:
dram[0]:     202183    202251    202143    202195    199492    199479     38916     38918     63716     63760     63701     63815     63574     63629     63355     63316
dram[1]:     202188    202248    202205    202258    199475    199382     38925     38956     63711     63745     63708     63779     63567     63622     63338     63290
dram[2]:     202172    202306    202137    202209    199391    199413     38924     38935     63691     63740     63713     63810     63578     63635     63330     63342
dram[3]:     202171    202267    202127    202253    199398    199416     38936     38947     63695     63729     63690     63777     63589     63620     63359     63205
dram[4]:     202176    202234    202246    202243    199433    199442     38948     38942     63700     63787     63709     63766     63610     63645     63342     63330
dram[5]:     202192    202276    202199    202232    199433    199406     38931     38949     63740     63787     63718     63765     63560     63669     63347     63361
dram[6]:     202181    202261    202181    202220    199444    199464     38935     38943     63752     63747     63681     63714     63601     63661     63336     63356
dram[7]:     202199    202255    202094    202181    199422    199423     38936     38955     63706     63755     63669     63748     63610     63648     63349     63347
dram[8]:     202207    202252    202081    202171    199410    199420     38937     38941     63714     63773     63676     63757     63603     63642     63386     63452
dram[9]:     202187    202254    202135    202232    199425    199460     38918     38934     63718     63762     63678     63759     63572     63630     63381     63448
dram[10]:     202196    202245    202162    202199    199409    199440     38919     38940     63703     63777     63667     63784     63581     63642     63282     63287
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=711324 n_nop=706506 n_act=101 n_pre=85 n_req=1707 n_rd=3900 n_write=732 bw_util=0.01302
n_activity=13081 dram_eff=0.7082
bk0: 240a 709892i bk1: 236a 709399i bk2: 320a 708498i bk3: 320a 707959i bk4: 280a 709100i bk5: 280a 708726i bk6: 252a 709771i bk7: 252a 709405i bk8: 192a 710790i bk9: 192a 710453i bk10: 192a 710487i bk11: 192a 710135i bk12: 220a 710059i bk13: 220a 709885i bk14: 256a 710002i bk15: 256a 709578i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.201682
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=711324 n_nop=706525 n_act=100 n_pre=84 n_req=1693 n_rd=3896 n_write=719 bw_util=0.01298
n_activity=12930 dram_eff=0.7138
bk0: 236a 709922i bk1: 236a 709401i bk2: 320a 708535i bk3: 320a 708045i bk4: 280a 709134i bk5: 280a 708883i bk6: 252a 709834i bk7: 252a 709501i bk8: 192a 710746i bk9: 192a 710422i bk10: 192a 710476i bk11: 192a 710105i bk12: 220a 709939i bk13: 220a 709651i bk14: 256a 709954i bk15: 256a 709656i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.205078
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=711324 n_nop=706520 n_act=100 n_pre=84 n_req=1701 n_rd=3892 n_write=728 bw_util=0.01299
n_activity=13018 dram_eff=0.7098
bk0: 236a 709904i bk1: 236a 709344i bk2: 320a 708306i bk3: 320a 707931i bk4: 280a 709250i bk5: 276a 708838i bk6: 252a 709821i bk7: 252a 709517i bk8: 192a 710767i bk9: 192a 710429i bk10: 192a 710400i bk11: 192a 710085i bk12: 220a 709912i bk13: 220a 709750i bk14: 256a 709956i bk15: 256a 709609i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.207169
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=711324 n_nop=706584 n_act=100 n_pre=84 n_req=1643 n_rd=3884 n_write=672 bw_util=0.01281
n_activity=12677 dram_eff=0.7188
bk0: 236a 709966i bk1: 232a 709363i bk2: 320a 708556i bk3: 320a 707853i bk4: 276a 709291i bk5: 276a 708887i bk6: 252a 709756i bk7: 252a 709476i bk8: 192a 710782i bk9: 192a 710417i bk10: 192a 710404i bk11: 192a 710052i bk12: 220a 710097i bk13: 220a 709781i bk14: 256a 709892i bk15: 256a 709775i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.201159
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=711324 n_nop=706547 n_act=102 n_pre=86 n_req=1679 n_rd=3880 n_write=709 bw_util=0.0129
n_activity=12753 dram_eff=0.7197
bk0: 232a 709939i bk1: 232a 709451i bk2: 320a 708302i bk3: 320a 707557i bk4: 276a 709276i bk5: 276a 708848i bk6: 248a 709854i bk7: 248a 709550i bk8: 192a 710711i bk9: 192a 710391i bk10: 192a 710409i bk11: 192a 710078i bk12: 220a 710090i bk13: 220a 709760i bk14: 260a 709926i bk15: 260a 709521i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.206028
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=711324 n_nop=706576 n_act=102 n_pre=86 n_req=1650 n_rd=3880 n_write=680 bw_util=0.01282
n_activity=12913 dram_eff=0.7063
bk0: 232a 709916i bk1: 232a 709456i bk2: 320a 708438i bk3: 320a 707856i bk4: 276a 709256i bk5: 276a 708876i bk6: 248a 709951i bk7: 248a 709641i bk8: 192a 710739i bk9: 192a 710384i bk10: 192a 710429i bk11: 192a 710100i bk12: 220a 710146i bk13: 220a 709888i bk14: 260a 709881i bk15: 260a 709535i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.203512
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=711324 n_nop=706585 n_act=102 n_pre=86 n_req=1641 n_rd=3880 n_write=671 bw_util=0.0128
n_activity=12930 dram_eff=0.7039
bk0: 232a 710005i bk1: 232a 709389i bk2: 320a 708471i bk3: 320a 707877i bk4: 276a 709200i bk5: 276a 708828i bk6: 248a 709886i bk7: 248a 709613i bk8: 192a 710686i bk9: 192a 710394i bk10: 192a 710440i bk11: 192a 710113i bk12: 220a 710173i bk13: 220a 709928i bk14: 260a 709947i bk15: 260a 709560i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.203932
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=711324 n_nop=706537 n_act=99 n_pre=83 n_req=1689 n_rd=3888 n_write=717 bw_util=0.01295
n_activity=12693 dram_eff=0.7256
bk0: 240a 709825i bk1: 240a 709231i bk2: 320a 708417i bk3: 320a 707980i bk4: 276a 709319i bk5: 276a 708992i bk6: 248a 709812i bk7: 248a 709504i bk8: 192a 710665i bk9: 192a 710294i bk10: 192a 710444i bk11: 192a 710093i bk12: 220a 710152i bk13: 220a 709856i bk14: 256a 709914i bk15: 256a 709578i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.204621
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=711324 n_nop=706539 n_act=100 n_pre=84 n_req=1679 n_rd=3896 n_write=705 bw_util=0.01294
n_activity=13211 dram_eff=0.6965
bk0: 240a 709858i bk1: 240a 709314i bk2: 320a 708655i bk3: 320a 707998i bk4: 276a 709357i bk5: 276a 708999i bk6: 248a 709912i bk7: 248a 709500i bk8: 192a 710729i bk9: 192a 710364i bk10: 192a 710475i bk11: 192a 710131i bk12: 224a 710141i bk13: 224a 709817i bk14: 256a 710021i bk15: 256a 709725i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.202944
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=711324 n_nop=706524 n_act=102 n_pre=86 n_req=1690 n_rd=3896 n_write=716 bw_util=0.01297
n_activity=12882 dram_eff=0.716
bk0: 240a 709820i bk1: 240a 709298i bk2: 320a 708321i bk3: 320a 708047i bk4: 276a 709292i bk5: 276a 708980i bk6: 248a 709930i bk7: 248a 709549i bk8: 192a 710718i bk9: 192a 710487i bk10: 192a 710468i bk11: 192a 710130i bk12: 224a 710141i bk13: 224a 709831i bk14: 256a 709950i bk15: 256a 709574i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.203823
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=711324 n_nop=706493 n_act=100 n_pre=84 n_req=1725 n_rd=3896 n_write=751 bw_util=0.01307
n_activity=13005 dram_eff=0.7146
bk0: 240a 709798i bk1: 240a 709271i bk2: 320a 708332i bk3: 320a 708001i bk4: 276a 709279i bk5: 276a 708832i bk6: 248a 709871i bk7: 248a 709477i bk8: 192a 710764i bk9: 192a 710436i bk10: 192a 710423i bk11: 192a 710089i bk12: 224a 710119i bk13: 224a 709824i bk14: 256a 710018i bk15: 256a 709676i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.205598

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2524, Miss = 488, Miss_rate = 0.193, Pending_hits = 1117, Reservation_fails = 0
L2_cache_bank[1]: Access = 2496, Miss = 487, Miss_rate = 0.195, Pending_hits = 1120, Reservation_fails = 0
L2_cache_bank[2]: Access = 2496, Miss = 487, Miss_rate = 0.195, Pending_hits = 1106, Reservation_fails = 0
L2_cache_bank[3]: Access = 2496, Miss = 487, Miss_rate = 0.195, Pending_hits = 1104, Reservation_fails = 0
L2_cache_bank[4]: Access = 2488, Miss = 487, Miss_rate = 0.196, Pending_hits = 1098, Reservation_fails = 0
L2_cache_bank[5]: Access = 2480, Miss = 486, Miss_rate = 0.196, Pending_hits = 1104, Reservation_fails = 0
L2_cache_bank[6]: Access = 2470, Miss = 486, Miss_rate = 0.197, Pending_hits = 1057, Reservation_fails = 0
L2_cache_bank[7]: Access = 2461, Miss = 485, Miss_rate = 0.197, Pending_hits = 1055, Reservation_fails = 0
L2_cache_bank[8]: Access = 2487, Miss = 485, Miss_rate = 0.195, Pending_hits = 1095, Reservation_fails = 0
L2_cache_bank[9]: Access = 2487, Miss = 485, Miss_rate = 0.195, Pending_hits = 1115, Reservation_fails = 0
L2_cache_bank[10]: Access = 2487, Miss = 485, Miss_rate = 0.195, Pending_hits = 1097, Reservation_fails = 0
L2_cache_bank[11]: Access = 2485, Miss = 485, Miss_rate = 0.195, Pending_hits = 1078, Reservation_fails = 0
L2_cache_bank[12]: Access = 2487, Miss = 485, Miss_rate = 0.195, Pending_hits = 1086, Reservation_fails = 0
L2_cache_bank[13]: Access = 2487, Miss = 485, Miss_rate = 0.195, Pending_hits = 1069, Reservation_fails = 0
L2_cache_bank[14]: Access = 2477, Miss = 486, Miss_rate = 0.196, Pending_hits = 1054, Reservation_fails = 0
L2_cache_bank[15]: Access = 2479, Miss = 486, Miss_rate = 0.196, Pending_hits = 1099, Reservation_fails = 0
L2_cache_bank[16]: Access = 2493, Miss = 487, Miss_rate = 0.195, Pending_hits = 1076, Reservation_fails = 0
L2_cache_bank[17]: Access = 2496, Miss = 487, Miss_rate = 0.195, Pending_hits = 1104, Reservation_fails = 0
L2_cache_bank[18]: Access = 2496, Miss = 487, Miss_rate = 0.195, Pending_hits = 1096, Reservation_fails = 0
L2_cache_bank[19]: Access = 2496, Miss = 487, Miss_rate = 0.195, Pending_hits = 1072, Reservation_fails = 0
L2_cache_bank[20]: Access = 2496, Miss = 487, Miss_rate = 0.195, Pending_hits = 1068, Reservation_fails = 0
L2_cache_bank[21]: Access = 2494, Miss = 487, Miss_rate = 0.195, Pending_hits = 1100, Reservation_fails = 0
L2_total_cache_accesses = 54758
L2_total_cache_misses = 10697
L2_total_cache_miss_rate = 0.1954
L2_total_cache_pending_hits = 23970
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 861
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16574
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10127
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 19200
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7237
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 563
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 30
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 132
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 27562
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 27000
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.006
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=117361
icnt_total_pkts_simt_to_mem=113257
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 19.0117
	minimum = 6
	maximum = 142
Network latency average = 14.0772
	minimum = 6
	maximum = 106
Slowest packet = 27
Flit latency average = 13.4839
	minimum = 6
	maximum = 102
Slowest flit = 73263
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00285883
	minimum = 0.00246815 (at node 11)
	maximum = 0.00329435 (at node 28)
Accepted packet rate average = 0.00285883
	minimum = 0.00246815 (at node 11)
	maximum = 0.00329435 (at node 28)
Injected flit rate average = 0.0060201
	minimum = 0.00509554 (at node 11)
	maximum = 0.00705336 (at node 28)
Accepted flit rate average= 0.0060201
	minimum = 0.00530176 (at node 11)
	maximum = 0.00677665 (at node 28)
Injected packet length average = 2.10579
Accepted packet length average = 2.10579
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.0117 (1 samples)
	minimum = 6 (1 samples)
	maximum = 142 (1 samples)
Network latency average = 14.0772 (1 samples)
	minimum = 6 (1 samples)
	maximum = 106 (1 samples)
Flit latency average = 13.4839 (1 samples)
	minimum = 6 (1 samples)
	maximum = 102 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00285883 (1 samples)
	minimum = 0.00246815 (1 samples)
	maximum = 0.00329435 (1 samples)
Accepted packet rate average = 0.00285883 (1 samples)
	minimum = 0.00246815 (1 samples)
	maximum = 0.00329435 (1 samples)
Injected flit rate average = 0.0060201 (1 samples)
	minimum = 0.00509554 (1 samples)
	maximum = 0.00705336 (1 samples)
Accepted flit rate average = 0.0060201 (1 samples)
	minimum = 0.00530176 (1 samples)
	maximum = 0.00677665 (1 samples)
Injected packet size average = 2.10579 (1 samples)
Accepted packet size average = 2.10579 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 17 min, 12 sec (1032 sec)
gpgpu_simulation_rate = 29930 (inst/sec)
gpgpu_simulation_rate = 586 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x402d5b (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_' to stream 0, gridDim= (1,1125,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
Destroy streams for kernel 2: size 0
kernel_name = _Z24bpnn_adjust_weights_cudaPfiS_iS_S_ 
kernel_launch_uid = 2 
gpu_sim_cycle = 1588956
gpu_sim_insn = 15552352
gpu_ipc =       9.7878
gpu_tot_sim_cycle = 2570459
gpu_tot_sim_insn = 46440352
gpu_tot_ipc =      18.0669
gpu_tot_issued_cta = 2250
max_total_param_size = 0
gpu_stall_dramfull = 56403
gpu_stall_icnt2sh    = 65488
partiton_reqs_in_parallel = 34901765
partiton_reqs_in_parallel_total    = 8426646
partiton_level_parallism =      21.9652
partiton_level_parallism_total  =      16.8563
partiton_reqs_in_parallel_util = 34901765
partiton_reqs_in_parallel_util_total    = 8426646
gpu_sim_cycle_parition_util = 1588956
gpu_tot_sim_cycle_parition_util    = 383081
partiton_level_parallism_util =      21.9652
partiton_level_parallism_util_total  =      21.9714
partiton_replys_in_parallel = 127244
partiton_replys_in_parallel_total    = 54758
L2_BW  =       7.5903 GB/Sec
L2_BW_total  =       6.7112 GB/Sec
gpu_total_sim_rate=8251

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 894386
	L1I_total_cache_misses = 6599
	L1I_total_cache_miss_rate = 0.0074
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 61448
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 81000
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0221
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 79208
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 887787
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6599
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 61448
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 81000
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 894386
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1389, 1167, 1240, 1163, 1319, 1165, 1247, 1171, 1392, 1167, 1239, 1164, 1318, 1166, 1246, 1169, 1213, 1027, 1088, 1024, 1153, 1023, 1094, 1028, 1212, 1025, 1087, 1020, 1152, 1022, 1092, 1029, 1213, 1024, 1088, 1018, 1153, 1022, 1092, 1031, 1211, 1017, 1086, 1020, 1151, 1020, 1092, 1027, 1032, 882, 929, 885, 981, 881, 931, 885, 1025, 880, 923, 880, 977, 876, 932, 883, 
gpgpu_n_tot_thrd_icount = 54612736
gpgpu_n_tot_w_icount = 1706648
gpgpu_n_stall_shd_mem = 1083750
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 118691
gpgpu_n_mem_write_global = 63002
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2322080
gpgpu_n_store_insn = 882032
gpgpu_n_shmem_insn = 2286000
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2592000
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 919763
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 159101
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1376625	W0_Idle:4228833	W0_Scoreboard:102923318	W1:0	W2:144000	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:185648	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1377000
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 949528 {8:118691,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5544176 {40:22503,72:13497,136:27002,}
traffic_breakdown_coretomem[INST_ACC_R] = 2248 {8:281,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 10778136 {40:41626,72:21371,136:55694,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 504016 {8:63002,}
traffic_breakdown_memtocore[INST_ACC_R] = 38216 {136:281,}
maxmrqlatency = 414 
maxdqlatency = 0 
maxmflatency = 202306 
averagemflatency = 26070 
max_icnt2mem_latency = 201941 
max_icnt2sh_latency = 2570458 
mrq_lat_table:24622 	1389 	1819 	4234 	5669 	2559 	1966 	1659 	718 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	98679 	15952 	4307 	6820 	4881 	2847 	4344 	4604 	10431 	7823 	21033 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	62048 	34472 	3108 	956 	14057 	690 	422 	4061 	7735 	3530 	2829 	4237 	4582 	10441 	7826 	21008 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	65228 	28224 	23750 	1516 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	2032 	21176 	3792 	21798 	14204 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	477 	19 	17 	39 	29 	24 	32 	51 	221 	191 	144 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        68        68        78        94        68        60        16        16        16        16        16        16        16        16        16        16 
dram[1]:        68        68        86        70        60        60        16        16        16        16        16        16        16        16        16        16 
dram[2]:        68        68        86        78        52        43        16        16        16        16        16        16        16        16        16        16 
dram[3]:        68        68        78       103        51        43        16        16        16        16        16        16        16        16        16        16 
dram[4]:        68        68       111       103        43        51        16        16        16        16        16        16        16        16        16        16 
dram[5]:        68        68       103       100        43        51        16        16        16        16        16        16        16        16        16        16 
dram[6]:        68        68        90        95        43        43        16        16        16        16        16        16        16        16        16        16 
dram[7]:        85        85       100       111        60        52        16        16        16        16        16        16        16        16        16        16 
dram[8]:        85        85       103       111        52        60        16        16        16        16        16        16        16        16        16        16 
dram[9]:        85        85       116       110        52        52        16        16        16        16        16        16        16        16        16        16 
dram[10]:        85        85        96       114        60        60        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    394031    394035    377641    377643    378960    378962    456606    456607    224947    224940    258804    258814    271834    271833    254294    254295 
dram[1]:    394034    394070    377643    377641    378962    378962    455499    455499    224941    224947    258813    258813    271840    271831    254294    254291 
dram[2]:    395332    395331    377642    377643    378960    378962    457191    457190    224942    224948    258807    258810    271831    271838    254291    254288 
dram[3]:    395329    395359    377641    377649    378961    378961    457191    457199    224945    224938    258811    258809    271838    271837    254288    254298 
dram[4]:    395326    395289    377642    377642    378971    378960    457199    456064    224943    224941    258810    258808    271837    271830    254299    254292 
dram[5]:    395329    395329    377642    377642    378962    378955    456074    456078    224943    224941    258808    258808    271831    271828    254296    254298 
dram[6]:    395329    395329    377646    335648    378955    378963    456081    456080    224941    224941    258806    258801    271828    271827    254303    254302 
dram[7]:    395329    395329    335648    335644    378963    378963    456080    456657    224944    224939    258809    258812    271837    271837    254295    254295 
dram[8]:    395291    393567    335646    335639    378963    378955    456050    456570    224936    224936    258808    258805    271834    271833    254309    254299 
dram[9]:    394163    394029    335271    335111    378961    378960    456820    456605    224937    224956    258813    258805    271838    271838    254292    254291 
dram[10]:    394032    394031    335112    335110    378960    378962    455501    456057    224943    224945    258806    258805    271838    271838    254285    254294 
average row accesses per activate:
dram[0]:  5.647059  5.627451  7.106061  7.415385  6.078432  6.200000  7.481482  7.481482  5.264706  5.774194  8.045455  8.045455  4.947369  4.947369  4.148148  4.148148 
dram[1]:  5.627451  5.627451  7.000000  6.270270  6.140000  6.140000  7.481482  7.481482  5.774194  5.774194  8.045455  8.045455  4.921052  4.921052  4.148148  4.148148 
dram[2]:  5.627451  5.627451  7.553846  7.318182  5.820000  5.800000  7.481482  7.481482  5.264706  5.264706  8.045455  8.045455  4.921052  4.894737  4.148148  4.148148 
dram[3]:  5.627451  5.836735  6.319445  6.628572  5.960000  5.800000  7.481482  7.481482  4.972222  5.933333  8.045455  8.045455  4.894737  4.894737  4.148148  4.148148 
dram[4]:  5.836735  5.836735  7.333333  6.970588  5.222222  5.518518  6.312500  6.121212  5.562500  5.933333  8.045455  8.045455  4.650000  4.650000  3.847458  3.847458 
dram[5]:  5.396226  5.396226  6.842857  6.513889  5.529412  5.640000  6.121212  6.516129  5.235294  5.235294  8.045455  8.045455  4.894737  4.769231  3.847458  3.847458 
dram[6]:  5.296296  5.396226  6.591549  6.486111  5.800000  5.640000  6.965517  7.481482  5.235294  5.235294  8.045455  8.090909  4.769231  4.769231  3.982456  3.913793 
dram[7]:  5.754717  5.865385  6.388889  7.208955  5.800000  5.640000  5.800000  5.800000  6.137931  6.137931  8.090909  8.090909  4.769231  4.769231  3.783333  3.847458 
dram[8]:  5.754717  5.865385  5.921052  6.750000  5.640000  5.800000  5.800000  5.800000  6.137931  6.137931  8.090909  8.090909  4.820513  4.820513  3.783333  3.783333 
dram[9]:  5.350877  5.865385  7.279412  6.092105  5.829787  6.000000  6.548387  7.481482  5.294117  6.137931  8.090909  8.090909  5.081081  5.081081  4.053571  4.109091 
dram[10]:  5.980392  6.100000  6.857143  7.161765  6.170213  6.304348  7.481482  7.481482  6.137931  5.741935  8.090909  8.090909  5.081081  5.081081  4.109091  4.035714 
average row locality = 44635/7690 = 5.804291
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       188       187       208       208       182       182       159       159       144       144       144       144       151       151       182       182 
dram[1]:       187       187       208       208       180       180       159       159       144       144       144       144       151       151       182       182 
dram[2]:       187       187       208       208       180       179       159       159       144       144       144       144       151       151       182       182 
dram[3]:       187       186       208       208       179       179       159       159       144       144       144       144       151       151       182       182 
dram[4]:       186       186       208       208       179       179       158       158       144       144       144       144       151       151       185       185 
dram[5]:       186       186       208       208       179       179       158       158       144       144       144       144       151       151       185       185 
dram[6]:       186       186       208       208       179       179       158       158       144       144       144       144       151       151       185       185 
dram[7]:       188       188       208       208       179       179       158       158       144       144       144       144       151       151       185       185 
dram[8]:       188       188       208       208       179       179       158       158       144       144       144       144       152       152       185       185 
dram[9]:       188       188       208       208       179       179       158       158       145       144       144       144       152       152       185       184 
dram[10]:       188       188       208       208       179       179       158       158       144       144       144       144       152       152       184       184 
total reads: 29831
bank skew: 208/144 = 1.44
chip skew: 2716/2707 = 1.00
number of total write accesses:
dram[0]:       100       100       261       274       128       128        43        43        35        35        33        33        37        37        42        42 
dram[1]:       100       100       268       256       127       127        43        43        35        35        33        33        36        36        42        42 
dram[2]:       100       100       283       275       111       111        43        43        35        35        33        33        36        35        42        42 
dram[3]:       100       100       247       256       119       111        43        43        35        34        33        33        35        35        42        42 
dram[4]:       100       100       276       266       103       119        44        44        34        34        33        33        35        35        42        42 
dram[5]:       100       100       271       261       103       103        44        44        34        34        33        33        35        35        42        42 
dram[6]:       100       100       260       259       111       103        44        44        34        34        33        34        35        35        42        42 
dram[7]:       117       117       252       275       111       103        45        45        34        34        34        34        35        35        42        42 
dram[8]:       117       117       242       278       103       111        45        45        34        34        34        34        36        36        42        42 
dram[9]:       117       117       287       255        95       103        45        44        35        34        34        34        36        36        42        42 
dram[10]:       117       117       272       279       111       111        44        44        34        34        34        34        36        36        42        42 
total reads: 14804
bank skew: 287/33 = 8.70
chip skew: 1387/1308 = 1.06
average mf latency per bank:
dram[0]:     124580    124571     82629     79790     79980     79135    117919    117888    117548    116969    120313    120173    125372    125761    113520    114931
dram[1]:     124641    124404     80469     82550     78972     78358    117785    117429    116025    117532    121730    121387    127387    127361    115125    113872
dram[2]:     125026    124701     77829     79557     84291     84505    120036    119930    117200    116751    120085    120782    125862    126390    114250    114200
dram[3]:     124875    125699     84776     82587     81299     83546    117802    117957    117644    118345    120188    119777    127087    128200    115607    116092
dram[4]:     125421    125657     78767     80602     86145     81343    117996    119707    117624    118755    120651    121144    128274    127296    114914    115156
dram[5]:     126954    126526     79720     81826     85618     84807    119008    117879    118152    116389    120074    119844    128285    127976    113404    113504
dram[6]:     127601    126795     81259     80427     81922     83923    115613    116393    117168    117374    118895    118385    127850    129357    114075    112430
dram[7]:     121108    120756     81700     77799     81282     83710    116675    117367    122299    120352    119221    119225    131117    129787    112225    111027
dram[8]:     119511    120751     84038     78339     85684     83189    116827    115321    116919    118063    118669    118776    128693    128076    110710    111088
dram[9]:     120503    119962     76435     81534     87211     83899    116404    117246    255973    117863    119614    120616    126950    128273    115006    115435
dram[10]:     119857    119800     78577     77074     81766     83388    116836    118087    117883    116150    120527    119668    128210    126818    113753    113472
maximum mf latency per bank:
dram[0]:     202183    202251    202143    202195    199492    199479    156361    156367    156265    156268    153696    153677    153671    153682    156264    156269
dram[1]:     202188    202248    202205    202258    199475    199382    156349    156361    156261    156272    153677    153680    153667    153673    156261    156269
dram[2]:     202172    202306    202137    202209    199391    199413    156360    156359    156268    156267    153682    153679    153671    153670    156260    156269
dram[3]:     202171    202267    202127    202253    199398    199416    156361    156358    156266    156265    153668    153678    153674    153691    156257    156270
dram[4]:     202176    202234    202246    202243    199433    199442    156359    156361    156260    156263    153680    153668    153676    153678    156266    156271
dram[5]:     202192    202276    202199    202232    199433    199406    156353    156360    156260    156266    153678    153677    153675    153683    156257    156259
dram[6]:     202181    202261    202181    202220    199444    199464    156362    156337    156269    156268    153672    153676    153674    153683    156262    156262
dram[7]:     202199    202255    202094    202181    199422    199423    156363    156376    156260    156273    153678    153682    153681    153680    156263    156260
dram[8]:     202207    202252    202081    202171    199410    199420    156362    156372    156260    156265    153684    153670    153670    153676    156260    156286
dram[9]:     202187    202254    202135    202232    199425    199460    156354    156360    156258    156268    153665    153680    153666    153675    156268    156263
dram[10]:     202196    202245    202162    202199    199409    199440    156360    156370    156260    156267    153680    153673    153667    153676    156259    156267
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3661781 n_nop=3646285 n_act=682 n_pre=666 n_req=4086 n_rd=10860 n_write=3288 bw_util=0.007727
n_activity=46376 dram_eff=0.6101
bk0: 752a 3657695i bk1: 748a 3656551i bk2: 832a 3655715i bk3: 832a 3654294i bk4: 728a 3656769i bk5: 728a 3655713i bk6: 636a 3657761i bk7: 636a 3656733i bk8: 576a 3659088i bk9: 576a 3658159i bk10: 576a 3658925i bk11: 576a 3657932i bk12: 604a 3658304i bk13: 604a 3657410i bk14: 728a 3657833i bk15: 728a 3656643i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0450598
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3661781 n_nop=3646314 n_act=688 n_pre=672 n_req=4066 n_rd=10840 n_write=3267 bw_util=0.007705
n_activity=46132 dram_eff=0.6116
bk0: 748a 3657808i bk1: 748a 3656585i bk2: 832a 3655654i bk3: 832a 3654234i bk4: 720a 3656832i bk5: 720a 3655939i bk6: 636a 3657870i bk7: 636a 3656851i bk8: 576a 3659140i bk9: 576a 3658061i bk10: 576a 3658930i bk11: 576a 3657894i bk12: 604a 3658166i bk13: 604a 3657281i bk14: 728a 3657777i bk15: 728a 3656723i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0456734
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3661781 n_nop=3646351 n_act=683 n_pre=667 n_req=4066 n_rd=10836 n_write=3244 bw_util=0.00769
n_activity=46304 dram_eff=0.6082
bk0: 748a 3657842i bk1: 748a 3656556i bk2: 832a 3655524i bk3: 832a 3654368i bk4: 720a 3657013i bk5: 716a 3656006i bk6: 636a 3657907i bk7: 636a 3656927i bk8: 576a 3659001i bk9: 576a 3657996i bk10: 576a 3658870i bk11: 576a 3657928i bk12: 604a 3658172i bk13: 604a 3657415i bk14: 728a 3657779i bk15: 728a 3656641i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0459853
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3661781 n_nop=3646373 n_act=690 n_pre=674 n_req=4015 n_rd=10828 n_write=3216 bw_util=0.007671
n_activity=46251 dram_eff=0.6073
bk0: 748a 3657837i bk1: 744a 3656454i bk2: 832a 3655480i bk3: 832a 3654061i bk4: 716a 3657068i bk5: 716a 3656008i bk6: 636a 3657849i bk7: 636a 3656853i bk8: 576a 3658878i bk9: 576a 3658139i bk10: 576a 3658956i bk11: 576a 3657849i bk12: 604a 3658351i bk13: 604a 3657429i bk14: 728a 3657675i bk15: 728a 3656802i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0447763
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3661781 n_nop=3646306 n_act=709 n_pre=693 n_req=4050 n_rd=10840 n_write=3233 bw_util=0.007686
n_activity=46460 dram_eff=0.6058
bk0: 744a 3657735i bk1: 744a 3656656i bk2: 832a 3655489i bk3: 832a 3653906i bk4: 716a 3656849i bk5: 716a 3655851i bk6: 632a 3657746i bk7: 632a 3656781i bk8: 576a 3658900i bk9: 576a 3658030i bk10: 576a 3658883i bk11: 576a 3657921i bk12: 604a 3658195i bk13: 604a 3657284i bk14: 740a 3657625i bk15: 740a 3656406i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.045518
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3661781 n_nop=3646301 n_act=720 n_pre=704 n_req=4024 n_rd=10840 n_write=3216 bw_util=0.007677
n_activity=46673 dram_eff=0.6023
bk0: 744a 3657638i bk1: 744a 3656548i bk2: 832a 3655476i bk3: 832a 3654066i bk4: 716a 3656914i bk5: 716a 3656023i bk6: 632a 3657790i bk7: 632a 3656931i bk8: 576a 3658912i bk9: 576a 3657920i bk10: 576a 3658923i bk11: 576a 3657929i bk12: 604a 3658401i bk13: 604a 3657464i bk14: 740a 3657610i bk15: 740a 3656464i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.044986
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3661781 n_nop=3646308 n_act=711 n_pre=695 n_req=4020 n_rd=10840 n_write=3227 bw_util=0.007683
n_activity=46813 dram_eff=0.601
bk0: 744a 3657671i bk1: 744a 3656561i bk2: 832a 3655435i bk3: 832a 3654128i bk4: 716a 3656983i bk5: 716a 3655959i bk6: 632a 3657883i bk7: 632a 3657022i bk8: 576a 3658849i bk9: 576a 3657973i bk10: 576a 3658887i bk11: 576a 3657966i bk12: 604a 3658338i bk13: 604a 3657535i bk14: 740a 3657727i bk15: 740a 3656499i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0453047
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3661781 n_nop=3646246 n_act=713 n_pre=697 n_req=4069 n_rd=10856 n_write=3269 bw_util=0.007715
n_activity=46185 dram_eff=0.6117
bk0: 752a 3657593i bk1: 752a 3656278i bk2: 832a 3655373i bk3: 832a 3654323i bk4: 716a 3657078i bk5: 716a 3656150i bk6: 632a 3657577i bk7: 632a 3656543i bk8: 576a 3659028i bk9: 576a 3657995i bk10: 576a 3658976i bk11: 576a 3657983i bk12: 604a 3658352i bk13: 604a 3657378i bk14: 740a 3657500i bk15: 740a 3656383i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0455292
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3661781 n_nop=3646202 n_act=723 n_pre=707 n_req=4066 n_rd=10864 n_write=3285 bw_util=0.007728
n_activity=47012 dram_eff=0.6019
bk0: 752a 3657469i bk1: 752a 3656378i bk2: 832a 3655514i bk3: 832a 3654327i bk4: 716a 3657111i bk5: 716a 3656179i bk6: 632a 3657624i bk7: 632a 3656559i bk8: 576a 3659060i bk9: 576a 3658080i bk10: 576a 3659029i bk11: 576a 3657987i bk12: 608a 3658368i bk13: 608a 3657428i bk14: 740a 3657543i bk15: 740a 3656507i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.045305
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3661781 n_nop=3646263 n_act=697 n_pre=681 n_req=4072 n_rd=10864 n_write=3276 bw_util=0.007723
n_activity=47258 dram_eff=0.5984
bk0: 752a 3657400i bk1: 752a 3656433i bk2: 832a 3655570i bk3: 832a 3654316i bk4: 716a 3657136i bk5: 716a 3656140i bk6: 632a 3657874i bk7: 632a 3656917i bk8: 580a 3658895i bk9: 576a 3658234i bk10: 576a 3658962i bk11: 576a 3658034i bk12: 608a 3658409i bk13: 608a 3657485i bk14: 740a 3657705i bk15: 736a 3656562i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0455688
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3661781 n_nop=3646296 n_act=675 n_pre=659 n_req=4101 n_rd=10856 n_write=3295 bw_util=0.007729
n_activity=46462 dram_eff=0.6091
bk0: 752a 3657518i bk1: 752a 3656428i bk2: 832a 3655406i bk3: 832a 3654362i bk4: 716a 3657142i bk5: 716a 3656040i bk6: 632a 3657885i bk7: 632a 3656909i bk8: 576a 3659189i bk9: 576a 3658112i bk10: 576a 3658831i bk11: 576a 3657888i bk12: 608a 3658440i bk13: 608a 3657522i bk14: 736a 3657803i bk15: 736a 3656645i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0458239

========= L2 cache stats =========
L2_cache_bank[0]: Access = 7498, Miss = 1358, Miss_rate = 0.181, Pending_hits = 1877, Reservation_fails = 0
L2_cache_bank[1]: Access = 7470, Miss = 1357, Miss_rate = 0.182, Pending_hits = 1882, Reservation_fails = 0
L2_cache_bank[2]: Access = 7465, Miss = 1355, Miss_rate = 0.182, Pending_hits = 1867, Reservation_fails = 0
L2_cache_bank[3]: Access = 7465, Miss = 1355, Miss_rate = 0.182, Pending_hits = 1864, Reservation_fails = 0
L2_cache_bank[4]: Access = 7457, Miss = 1355, Miss_rate = 0.182, Pending_hits = 1858, Reservation_fails = 0
L2_cache_bank[5]: Access = 7444, Miss = 1354, Miss_rate = 0.182, Pending_hits = 1863, Reservation_fails = 0
L2_cache_bank[6]: Access = 7423, Miss = 1354, Miss_rate = 0.182, Pending_hits = 1817, Reservation_fails = 0
L2_cache_bank[7]: Access = 7396, Miss = 1353, Miss_rate = 0.183, Pending_hits = 1814, Reservation_fails = 0
L2_cache_bank[8]: Access = 7432, Miss = 1355, Miss_rate = 0.182, Pending_hits = 1854, Reservation_fails = 0
L2_cache_bank[9]: Access = 7432, Miss = 1355, Miss_rate = 0.182, Pending_hits = 1877, Reservation_fails = 0
L2_cache_bank[10]: Access = 7427, Miss = 1355, Miss_rate = 0.182, Pending_hits = 1854, Reservation_fails = 0
L2_cache_bank[11]: Access = 7430, Miss = 1355, Miss_rate = 0.182, Pending_hits = 1839, Reservation_fails = 0
L2_cache_bank[12]: Access = 7432, Miss = 1355, Miss_rate = 0.182, Pending_hits = 1846, Reservation_fails = 0
L2_cache_bank[13]: Access = 7432, Miss = 1355, Miss_rate = 0.182, Pending_hits = 1826, Reservation_fails = 0
L2_cache_bank[14]: Access = 7450, Miss = 1357, Miss_rate = 0.182, Pending_hits = 1840, Reservation_fails = 0
L2_cache_bank[15]: Access = 7447, Miss = 1357, Miss_rate = 0.182, Pending_hits = 1881, Reservation_fails = 0
L2_cache_bank[16]: Access = 7498, Miss = 1358, Miss_rate = 0.181, Pending_hits = 1838, Reservation_fails = 0
L2_cache_bank[17]: Access = 7476, Miss = 1358, Miss_rate = 0.182, Pending_hits = 1862, Reservation_fails = 0
L2_cache_bank[18]: Access = 25505, Miss = 1359, Miss_rate = 0.053, Pending_hits = 1980, Reservation_fails = 0
L2_cache_bank[19]: Access = 7475, Miss = 1357, Miss_rate = 0.182, Pending_hits = 1831, Reservation_fails = 0
L2_cache_bank[20]: Access = 7475, Miss = 1357, Miss_rate = 0.182, Pending_hits = 1825, Reservation_fails = 0
L2_cache_bank[21]: Access = 7473, Miss = 1357, Miss_rate = 0.182, Pending_hits = 1861, Reservation_fails = 0
L2_total_cache_accesses = 182002
L2_total_cache_misses = 29831
L2_total_cache_miss_rate = 0.1639
L2_total_cache_pending_hits = 40856
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 56034
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 33401
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 29256
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 55202
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7237
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 563
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 79
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 191
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 11
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 118691
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 63002
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 281
L2_cache_data_port_util = 0.008
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=490326
icnt_total_pkts_simt_to_mem=339507
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 156.082
	minimum = 6
	maximum = 5481
Network latency average = 82.4261
	minimum = 6
	maximum = 3045
Slowest packet = 109965
Flit latency average = 41.5266
	minimum = 6
	maximum = 3045
Slowest flit = 231179
Fragmentation average = 6.28713e-05
	minimum = 0
	maximum = 4
Injected packet rate average = 0.00160161
	minimum = 0.00138519 (at node 21)
	maximum = 0.00724029 (at node 46)
Accepted packet rate average = 0.00160161
	minimum = 0.00138519 (at node 21)
	maximum = 0.00724029 (at node 46)
Injected flit rate average = 0.00377113
	minimum = 0.00245948 (at node 21)
	maximum = 0.0324194 (at node 46)
Accepted flit rate average= 0.00377113
	minimum = 0.00296704 (at node 35)
	maximum = 0.00865695 (at node 46)
Injected packet length average = 2.35459
Accepted packet length average = 2.35459
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 87.5467 (2 samples)
	minimum = 6 (2 samples)
	maximum = 2811.5 (2 samples)
Network latency average = 48.2516 (2 samples)
	minimum = 6 (2 samples)
	maximum = 1575.5 (2 samples)
Flit latency average = 27.5053 (2 samples)
	minimum = 6 (2 samples)
	maximum = 1573.5 (2 samples)
Fragmentation average = 3.14357e-05 (2 samples)
	minimum = 0 (2 samples)
	maximum = 2 (2 samples)
Injected packet rate average = 0.00223022 (2 samples)
	minimum = 0.00192667 (2 samples)
	maximum = 0.00526732 (2 samples)
Accepted packet rate average = 0.00223022 (2 samples)
	minimum = 0.00192667 (2 samples)
	maximum = 0.00526732 (2 samples)
Injected flit rate average = 0.00489561 (2 samples)
	minimum = 0.00377751 (2 samples)
	maximum = 0.0197364 (2 samples)
Accepted flit rate average = 0.00489561 (2 samples)
	minimum = 0.0041344 (2 samples)
	maximum = 0.0077168 (2 samples)
Injected packet size average = 2.19513 (2 samples)
Accepted packet size average = 2.19513 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 33 min, 48 sec (5628 sec)
gpgpu_simulation_rate = 8251 (inst/sec)
gpgpu_simulation_rate = 456 (cycle/sec)
Training done
========================================UVM statistics==============================
========================================TLB statistics(access)==============================
Shader0: Tlb_access: 6481 Tlb_hit: 4061 Tlb_miss: 2420 Tlb_hit_rate: 0.626601
Shader1: Tlb_access: 6495 Tlb_hit: 4069 Tlb_miss: 2426 Tlb_hit_rate: 0.626482
Shader2: Tlb_access: 6523 Tlb_hit: 4116 Tlb_miss: 2407 Tlb_hit_rate: 0.630998
Shader3: Tlb_access: 6490 Tlb_hit: 4084 Tlb_miss: 2406 Tlb_hit_rate: 0.629276
Shader4: Tlb_access: 6595 Tlb_hit: 4211 Tlb_miss: 2384 Tlb_hit_rate: 0.638514
Shader5: Tlb_access: 6560 Tlb_hit: 4142 Tlb_miss: 2418 Tlb_hit_rate: 0.631402
Shader6: Tlb_access: 6589 Tlb_hit: 4138 Tlb_miss: 2451 Tlb_hit_rate: 0.628016
Shader7: Tlb_access: 6612 Tlb_hit: 4120 Tlb_miss: 2492 Tlb_hit_rate: 0.623110
Shader8: Tlb_access: 6588 Tlb_hit: 4110 Tlb_miss: 2478 Tlb_hit_rate: 0.623862
Shader9: Tlb_access: 6554 Tlb_hit: 4101 Tlb_miss: 2453 Tlb_hit_rate: 0.625725
Shader10: Tlb_access: 6585 Tlb_hit: 4129 Tlb_miss: 2456 Tlb_hit_rate: 0.627031
Shader11: Tlb_access: 6508 Tlb_hit: 4088 Tlb_miss: 2420 Tlb_hit_rate: 0.628150
Shader12: Tlb_access: 6534 Tlb_hit: 4108 Tlb_miss: 2426 Tlb_hit_rate: 0.628711
Shader13: Tlb_access: 6396 Tlb_hit: 3947 Tlb_miss: 2449 Tlb_hit_rate: 0.617104
Shader14: Tlb_access: 6475 Tlb_hit: 4030 Tlb_miss: 2445 Tlb_hit_rate: 0.622394
Shader15: Tlb_access: 6496 Tlb_hit: 4046 Tlb_miss: 2450 Tlb_hit_rate: 0.622845
Shader16: Tlb_access: 6473 Tlb_hit: 4053 Tlb_miss: 2420 Tlb_hit_rate: 0.626139
Shader17: Tlb_access: 6557 Tlb_hit: 4079 Tlb_miss: 2478 Tlb_hit_rate: 0.622083
Shader18: Tlb_access: 6476 Tlb_hit: 4071 Tlb_miss: 2405 Tlb_hit_rate: 0.628629
Shader19: Tlb_access: 6450 Tlb_hit: 4021 Tlb_miss: 2429 Tlb_hit_rate: 0.623411
Shader20: Tlb_access: 6362 Tlb_hit: 3974 Tlb_miss: 2388 Tlb_hit_rate: 0.624646
Shader21: Tlb_access: 6331 Tlb_hit: 3947 Tlb_miss: 2384 Tlb_hit_rate: 0.623440
Shader22: Tlb_access: 6360 Tlb_hit: 3949 Tlb_miss: 2411 Tlb_hit_rate: 0.620912
Shader23: Tlb_access: 6332 Tlb_hit: 3947 Tlb_miss: 2385 Tlb_hit_rate: 0.623342
Shader24: Tlb_access: 6410 Tlb_hit: 3962 Tlb_miss: 2448 Tlb_hit_rate: 0.618097
Shader25: Tlb_access: 6492 Tlb_hit: 4037 Tlb_miss: 2455 Tlb_hit_rate: 0.621842
Shader26: Tlb_access: 6526 Tlb_hit: 4070 Tlb_miss: 2456 Tlb_hit_rate: 0.623659
Shader27: Tlb_access: 6443 Tlb_hit: 4024 Tlb_miss: 2419 Tlb_hit_rate: 0.624554
Tlb_tot_access: 181693 Tlb_tot_hit: 113634, Tlb_tot_miss: 68059, Tlb_tot_hit_rate: 0.625418
========================================TLB statistics(validate)==============================
Shader0: Tlb_validate: 188 Tlb_invalidate: 170 Tlb_evict: 0 Tlb_page_evict: 170
Shader1: Tlb_validate: 198 Tlb_invalidate: 180 Tlb_evict: 0 Tlb_page_evict: 180
Shader2: Tlb_validate: 194 Tlb_invalidate: 176 Tlb_evict: 0 Tlb_page_evict: 176
Shader3: Tlb_validate: 197 Tlb_invalidate: 179 Tlb_evict: 0 Tlb_page_evict: 179
Shader4: Tlb_validate: 190 Tlb_invalidate: 172 Tlb_evict: 0 Tlb_page_evict: 172
Shader5: Tlb_validate: 187 Tlb_invalidate: 169 Tlb_evict: 0 Tlb_page_evict: 169
Shader6: Tlb_validate: 195 Tlb_invalidate: 177 Tlb_evict: 0 Tlb_page_evict: 177
Shader7: Tlb_validate: 194 Tlb_invalidate: 176 Tlb_evict: 0 Tlb_page_evict: 176
Shader8: Tlb_validate: 198 Tlb_invalidate: 180 Tlb_evict: 0 Tlb_page_evict: 180
Shader9: Tlb_validate: 196 Tlb_invalidate: 178 Tlb_evict: 0 Tlb_page_evict: 178
Shader10: Tlb_validate: 192 Tlb_invalidate: 174 Tlb_evict: 0 Tlb_page_evict: 174
Shader11: Tlb_validate: 197 Tlb_invalidate: 179 Tlb_evict: 0 Tlb_page_evict: 179
Shader12: Tlb_validate: 194 Tlb_invalidate: 176 Tlb_evict: 0 Tlb_page_evict: 176
Shader13: Tlb_validate: 188 Tlb_invalidate: 170 Tlb_evict: 0 Tlb_page_evict: 170
Shader14: Tlb_validate: 191 Tlb_invalidate: 173 Tlb_evict: 0 Tlb_page_evict: 173
Shader15: Tlb_validate: 190 Tlb_invalidate: 172 Tlb_evict: 0 Tlb_page_evict: 172
Shader16: Tlb_validate: 190 Tlb_invalidate: 172 Tlb_evict: 0 Tlb_page_evict: 172
Shader17: Tlb_validate: 189 Tlb_invalidate: 171 Tlb_evict: 0 Tlb_page_evict: 171
Shader18: Tlb_validate: 188 Tlb_invalidate: 170 Tlb_evict: 0 Tlb_page_evict: 170
Shader19: Tlb_validate: 191 Tlb_invalidate: 173 Tlb_evict: 0 Tlb_page_evict: 173
Shader20: Tlb_validate: 187 Tlb_invalidate: 169 Tlb_evict: 0 Tlb_page_evict: 169
Shader21: Tlb_validate: 189 Tlb_invalidate: 171 Tlb_evict: 0 Tlb_page_evict: 171
Shader22: Tlb_validate: 183 Tlb_invalidate: 165 Tlb_evict: 0 Tlb_page_evict: 165
Shader23: Tlb_validate: 193 Tlb_invalidate: 175 Tlb_evict: 0 Tlb_page_evict: 175
Shader24: Tlb_validate: 188 Tlb_invalidate: 170 Tlb_evict: 0 Tlb_page_evict: 170
Shader25: Tlb_validate: 191 Tlb_invalidate: 173 Tlb_evict: 0 Tlb_page_evict: 173
Shader26: Tlb_validate: 190 Tlb_invalidate: 172 Tlb_evict: 0 Tlb_page_evict: 172
Shader27: Tlb_validate: 200 Tlb_invalidate: 182 Tlb_evict: 0 Tlb_page_evict: 182
Tlb_tot_valiate: 5368 Tlb_invalidate: 4864, Tlb_tot_evict: 0, Tlb_tot_evict page: 4864
========================================TLB statistics(thrashing)==============================
Shader0: Page: 524816 Trashed: 1 | Page: 524817 Trashed: 1 | Page: 524818 Trashed: 1 | Total 3
Shader1: Page: 524816 Trashed: 1 | Page: 524817 Trashed: 1 | Page: 524818 Trashed: 1 | Total 3
Shader2: Page: 524816 Trashed: 1 | Page: 524817 Trashed: 1 | Page: 524818 Trashed: 1 | Total 3
Shader3: Page: 524816 Trashed: 1 | Page: 524817 Trashed: 1 | Page: 524818 Trashed: 1 | Total 3
Shader4: Page: 524816 Trashed: 1 | Page: 524817 Trashed: 1 | Page: 524818 Trashed: 1 | Total 3
Shader5: Page: 524816 Trashed: 1 | Page: 524817 Trashed: 1 | Page: 524818 Trashed: 1 | Total 3
Shader6: Page: 524816 Trashed: 1 | Page: 524817 Trashed: 1 | Page: 524818 Trashed: 1 | Total 3
Shader7: Page: 524816 Trashed: 1 | Page: 524817 Trashed: 1 | Page: 524818 Trashed: 1 | Total 3
Shader8: Page: 524816 Trashed: 1 | Page: 524817 Trashed: 1 | Page: 524818 Trashed: 1 | Total 3
Shader9: Page: 524816 Trashed: 1 | Page: 524817 Trashed: 1 | Page: 524818 Trashed: 1 | Total 3
Shader10: Page: 524816 Trashed: 1 | Page: 524817 Trashed: 1 | Page: 524818 Trashed: 1 | Total 3
Shader11: Page: 524816 Trashed: 1 | Page: 524817 Trashed: 1 | Page: 524818 Trashed: 1 | Total 3
Shader12: Page: 524816 Trashed: 1 | Page: 524817 Trashed: 1 | Page: 524818 Trashed: 1 | Total 3
Shader13: Page: 524816 Trashed: 1 | Page: 524817 Trashed: 1 | Page: 524818 Trashed: 1 | Total 3
Shader14: Page: 524816 Trashed: 1 | Page: 524817 Trashed: 1 | Page: 524818 Trashed: 1 | Total 3
Shader15: Page: 524816 Trashed: 1 | Page: 524817 Trashed: 1 | Page: 524818 Trashed: 1 | Total 3
Shader16: Page: 524816 Trashed: 1 | Page: 524817 Trashed: 1 | Page: 524818 Trashed: 1 | Total 3
Shader17: Page: 524816 Trashed: 1 | Page: 524817 Trashed: 1 | Page: 524818 Trashed: 1 | Total 3
Shader18: Page: 524816 Trashed: 1 | Page: 524817 Trashed: 1 | Page: 524818 Trashed: 1 | Total 3
Shader19: Page: 524816 Trashed: 1 | Page: 524817 Trashed: 1 | Page: 524818 Trashed: 1 | Total 3
Shader20: Page: 524816 Trashed: 1 | Page: 524817 Trashed: 1 | Page: 524818 Trashed: 1 | Total 3
Shader21: Page: 524816 Trashed: 1 | Page: 524817 Trashed: 1 | Page: 524818 Trashed: 1 | Total 3
Shader22: Page: 524816 Trashed: 1 | Page: 524817 Trashed: 1 | Page: 524818 Trashed: 1 | Total 3
Shader23: Page: 524816 Trashed: 1 | Page: 524817 Trashed: 1 | Page: 524818 Trashed: 1 | Total 3
Shader24: Page: 524816 Trashed: 1 | Page: 524817 Trashed: 1 | Page: 524818 Trashed: 1 | Total 3
Shader25: Page: 524816 Trashed: 1 | Page: 524817 Trashed: 1 | Page: 524818 Trashed: 1 | Total 3
Shader26: Page: 524816 Trashed: 1 | Page: 524817 Trashed: 1 | Page: 524818 Trashed: 1 | Total 3
Shader27: Page: 524816 Trashed: 1 | Page: 524817 Trashed: 1 | Page: 524818 Trashed: 1 | Total 3
Tlb_tot_thrash: 84
========================================Page fault statistics==============================
Shader0: Page_table_access:2420 Page_hit: 499 Page_miss: 1921 Page_hit_rate: 0.206198
Shader1: Page_table_access:2426 Page_hit: 563 Page_miss: 1863 Page_hit_rate: 0.232069
Shader2: Page_table_access:2407 Page_hit: 535 Page_miss: 1872 Page_hit_rate: 0.222268
Shader3: Page_table_access:2406 Page_hit: 543 Page_miss: 1863 Page_hit_rate: 0.225686
Shader4: Page_table_access:2384 Page_hit: 576 Page_miss: 1808 Page_hit_rate: 0.241611
Shader5: Page_table_access:2418 Page_hit: 569 Page_miss: 1849 Page_hit_rate: 0.235318
Shader6: Page_table_access:2451 Page_hit: 497 Page_miss: 1954 Page_hit_rate: 0.202774
Shader7: Page_table_access:2492 Page_hit: 519 Page_miss: 1973 Page_hit_rate: 0.208266
Shader8: Page_table_access:2478 Page_hit: 510 Page_miss: 1968 Page_hit_rate: 0.205811
Shader9: Page_table_access:2453 Page_hit: 475 Page_miss: 1978 Page_hit_rate: 0.193640
Shader10: Page_table_access:2456 Page_hit: 462 Page_miss: 1994 Page_hit_rate: 0.188111
Shader11: Page_table_access:2420 Page_hit: 493 Page_miss: 1927 Page_hit_rate: 0.203719
Shader12: Page_table_access:2426 Page_hit: 498 Page_miss: 1928 Page_hit_rate: 0.205276
Shader13: Page_table_access:2449 Page_hit: 525 Page_miss: 1924 Page_hit_rate: 0.214373
Shader14: Page_table_access:2445 Page_hit: 491 Page_miss: 1954 Page_hit_rate: 0.200818
Shader15: Page_table_access:2450 Page_hit: 518 Page_miss: 1932 Page_hit_rate: 0.211429
Shader16: Page_table_access:2420 Page_hit: 519 Page_miss: 1901 Page_hit_rate: 0.214463
Shader17: Page_table_access:2478 Page_hit: 524 Page_miss: 1954 Page_hit_rate: 0.211461
Shader18: Page_table_access:2405 Page_hit: 492 Page_miss: 1913 Page_hit_rate: 0.204574
Shader19: Page_table_access:2429 Page_hit: 485 Page_miss: 1944 Page_hit_rate: 0.199671
Shader20: Page_table_access:2388 Page_hit: 498 Page_miss: 1890 Page_hit_rate: 0.208543
Shader21: Page_table_access:2384 Page_hit: 486 Page_miss: 1898 Page_hit_rate: 0.203859
Shader22: Page_table_access:2411 Page_hit: 501 Page_miss: 1910 Page_hit_rate: 0.207798
Shader23: Page_table_access:2385 Page_hit: 522 Page_miss: 1863 Page_hit_rate: 0.218868
Shader24: Page_table_access:2448 Page_hit: 487 Page_miss: 1961 Page_hit_rate: 0.198938
Shader25: Page_table_access:2455 Page_hit: 479 Page_miss: 1976 Page_hit_rate: 0.195112
Shader26: Page_table_access:2456 Page_hit: 480 Page_miss: 1976 Page_hit_rate: 0.195440
Shader27: Page_table_access:2419 Page_hit: 494 Page_miss: 1925 Page_hit_rate: 0.204217
Page_table_tot_access: 68059 Page_tot_hit: 14240, Page_tot_miss 53819, Page_tot_hit_rate: 0.209230 Page_tot_fault: 614 Page_tot_pending: 53205
Total_memory_access_page_fault: 614, Average_latency: 1752683.250000
========================================Page thrashing statistics==============================
Page_validate: 1164 Page_evict_dirty: 104 Page_evict_not_dirty: 4
Page: 524816 Thrashed: 1
Page: 524817 Thrashed: 1
Page: 524818 Thrashed: 1
Page_tot_thrash: 3
========================================Memory access statistics==============================
========================================Prefetch statistics==============================
Tot_page_hit: 0, Tot_page_miss: 0, Tot_page_fault: 0
Avg_page_latency: 0.000000, Avg_prefetch_size: -nan, Avg_prefetch_latency: 0.000000
========================================Rdma statistics==============================
Rdma_read: 0
Rdma_migration_read 0
Rdma_migration_write 0
========================================PCI-e statistics==============================
Pcie_read_utilization: 0.334301
[0-25]: 0.851081, [26-50]: 0.004499, [51-75]: 0.002042, [76-100]: 0.142379
Pcie_write_utilization: 0.203145
[0-25]: 1.000000, [26-50]: 0.000000, [51-75]: 0.000000, [76-100]: 0.000000
F:   222150----T:   605231 	 	 	 Kl: 1 	 Sm: 0 	 T: kernel_launch(258.663727)
F:   223063----T:   225668 	 St: 80210000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   225668----T:   233908 	 St: 80211000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   233908----T:   237720 	 St: 80280000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:   237720----T:   244132 	 St: 80285000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:   244132----T:   246737 	 St: 80290000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   246737----T:   254977 	 St: 80291000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   254977----T:   257777 	 St: 802a0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   257777----T:   273003 	 St: 802a2000 Sz: 122880 	 Sm: 0 	 T: memcpy_h2d(10.280891)
F:   273003----T:   275608 	 St: 808b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   275608----T:   283848 	 St: 808b1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   284579----T:   287379 	 St: 802c0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   287379----T:   290179 	 St: 802c2000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   290179----T:   319491 	 St: 802c4000 Sz: 245760 	 Sm: 0 	 T: memcpy_h2d(19.792032)
F:   323425----T:   326030 	 St: 80300000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   326030----T:   386866 	 St: 80301000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F:   395699----T:   398304 	 St: 80220000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   395789----T:   398394 	 St: 80210000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   398304----T:   406544 	 St: 80221000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   398394----T:   400999 	 St: 80211000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   400999----T:   403604 	 St: 80212000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   403604----T:   406209 	 St: 80280000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   406209----T:   408814 	 St: 80282000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   406544----T:   409149 	 St: 80380000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   408814----T:   411419 	 St: 80281000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   411419----T:   414024 	 St: 80283000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   414024----T:   416629 	 St: 80289000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   416629----T:   419234 	 St: 8028a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   419234----T:   421839 	 St: 8028b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   421839----T:   424444 	 St: 80288000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   424444----T:   427049 	 St: 80284000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   427049----T:   429654 	 St: 80287000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   429654----T:   432259 	 St: 80285000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   432259----T:   434864 	 St: 80286000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   434864----T:   437469 	 St: 8028c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   437469----T:   440074 	 St: 8028d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   440074----T:   442679 	 St: 8028e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   442679----T:   445284 	 St: 8028f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   445284----T:   447889 	 St: 80290000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   447889----T:   450494 	 St: 80297000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   450494----T:   453099 	 St: 80292000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   453099----T:   455704 	 St: 80293000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   455704----T:   458309 	 St: 80294000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   458309----T:   460914 	 St: 80295000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   460914----T:   463519 	 St: 80296000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   463519----T:   466124 	 St: 80291000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   466124----T:   468729 	 St: 80298000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   468729----T:   471334 	 St: 8029e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   471334----T:   473939 	 St: 8029b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   473939----T:   476544 	 St: 80299000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   476545----T:   597634 	 St: 80381000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F:   476545----T:   479150 	 St: 8029d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   599709----T:   602314 	 St: 808c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   599709----T:   602314 	 St: 8029c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   602315----T:   604920 	 St: 808c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   602315----T:   604920 	 St: 8029a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   605231----T:   607836 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:   605231----T:   613471 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:   616076----T:   618681 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:   616076----T:   624316 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:   626921----T:   629526 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:   626921----T:   642616 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:   645221----T:   647826 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:   645221----T:   675944 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:   678549----T:   681154 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:   678549----T:   739385 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:   741990----T:   744595 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:   741990----T:   756748 	 St: 0 Sz: 118784 	 Sm: 0 	 T: device_sync(9.964889)
F:   981503----T:  2570459 	 	 	 Kl: 2 	 Sm: 0 	 T: kernel_launch(1072.894043)
F:   982282----T:   984887 	 St: 80250000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   993153----T:   995758 	 St: 80210000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   995758----T:   998363 	 St: 80211000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   998363----T:  1000968 	 St: 80212000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1000968----T:  1003573 	 St: 806c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1003573----T:  1006178 	 St: 806c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1006178----T:  1008783 	 St: 806c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1008783----T:  1011388 	 St: 806c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1011388----T:  1013993 	 St: 806ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1013993----T:  1016598 	 St: 806c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1016598----T:  1019203 	 St: 806cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1019203----T:  1021808 	 St: 806c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1021808----T:  1024413 	 St: 806c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1024413----T:  1027018 	 St: 80691000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1027018----T:  1029623 	 St: 80693000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1029623----T:  1032228 	 St: 80694000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1032228----T:  1034833 	 St: 80695000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1034833----T:  1037438 	 St: 80696000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1037438----T:  1040043 	 St: 80697000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1040043----T:  1042648 	 St: 80690000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1042648----T:  1045253 	 St: 80692000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1045253----T:  1047858 	 St: 8069e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1047858----T:  1050463 	 St: 80698000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1050463----T:  1053068 	 St: 80699000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1053068----T:  1055673 	 St: 8069a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1055673----T:  1058278 	 St: 8069b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1058278----T:  1060883 	 St: 8069c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1060883----T:  1063488 	 St: 8069d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1063488----T:  1066093 	 St: 806a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1066093----T:  1068698 	 St: 8069f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1068698----T:  1071303 	 St: 806a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1071303----T:  1073908 	 St: 806a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1073908----T:  1076513 	 St: 806a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1076513----T:  1079118 	 St: 806a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1079118----T:  1081723 	 St: 806a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1081723----T:  1084328 	 St: 806a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1084328----T:  1086933 	 St: 806a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1086933----T:  1089538 	 St: 806a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1089538----T:  1092143 	 St: 806ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1092143----T:  1094748 	 St: 806a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1094748----T:  1097353 	 St: 806aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1097353----T:  1099958 	 St: 806ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1099958----T:  1102563 	 St: 806ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1102563----T:  1105168 	 St: 806ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1105168----T:  1107773 	 St: 806af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1107773----T:  1110378 	 St: 806b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1110378----T:  1112983 	 St: 806b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1112983----T:  1115588 	 St: 806b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1115588----T:  1118193 	 St: 806b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1118193----T:  1120798 	 St: 806b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1120798----T:  1123403 	 St: 806b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1123403----T:  1126008 	 St: 806b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1126008----T:  1128613 	 St: 806b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1128613----T:  1131218 	 St: 806b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1131218----T:  1133823 	 St: 806b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1133823----T:  1136428 	 St: 806bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1136428----T:  1139033 	 St: 806ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1139033----T:  1141638 	 St: 806bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1141638----T:  1144243 	 St: 806bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1144243----T:  1146848 	 St: 806be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1146848----T:  1149453 	 St: 806bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1149453----T:  1152058 	 St: 806c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1152058----T:  1154663 	 St: 806c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1154663----T:  1157268 	 St: 806c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1157268----T:  1159873 	 St: 804b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1159873----T:  1162478 	 St: 804b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1162478----T:  1165083 	 St: 804b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1165083----T:  1167688 	 St: 804b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1167688----T:  1170293 	 St: 804ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1170293----T:  1172898 	 St: 804b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1172898----T:  1175503 	 St: 804bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1175503----T:  1178108 	 St: 804b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1178108----T:  1180713 	 St: 804b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1180713----T:  1183318 	 St: 80481000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1183318----T:  1185923 	 St: 80483000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1185923----T:  1188528 	 St: 80484000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1188528----T:  1191133 	 St: 80485000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1191133----T:  1193738 	 St: 80486000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1193738----T:  1196343 	 St: 80487000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1196343----T:  1198948 	 St: 80480000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1198948----T:  1201553 	 St: 80482000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1201553----T:  1204158 	 St: 8048e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1204158----T:  1206763 	 St: 80488000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1206763----T:  1209368 	 St: 80489000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1209368----T:  1211973 	 St: 8048a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1211973----T:  1214578 	 St: 8048b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1214578----T:  1217183 	 St: 8048c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1217183----T:  1219788 	 St: 8048d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1219788----T:  1222393 	 St: 80490000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1222393----T:  1224998 	 St: 8048f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1224998----T:  1227603 	 St: 80491000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1227603----T:  1230208 	 St: 80492000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1230208----T:  1232813 	 St: 80493000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1232813----T:  1235418 	 St: 80495000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1235418----T:  1238023 	 St: 80497000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1238023----T:  1240628 	 St: 80496000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1240628----T:  1243233 	 St: 80494000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1243233----T:  1245838 	 St: 80498000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1245838----T:  1248443 	 St: 8049e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1248443----T:  1251048 	 St: 80499000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1251048----T:  1253653 	 St: 8049a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1253653----T:  1256258 	 St: 8049c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1256258----T:  1258863 	 St: 8049b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1258863----T:  1261468 	 St: 8049d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1261468----T:  1264073 	 St: 8049f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1264073----T:  1266678 	 St: 804a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1266678----T:  1269283 	 St: 804a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1269283----T:  1271888 	 St: 804a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1271888----T:  1274493 	 St: 804a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1274493----T:  1277098 	 St: 804a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1277098----T:  1279703 	 St: 804a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1279703----T:  1282308 	 St: 804a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1282308----T:  1284913 	 St: 804a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1284913----T:  1287518 	 St: 804a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1287518----T:  1290123 	 St: 804a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1290123----T:  1292728 	 St: 804ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1292728----T:  1295333 	 St: 804aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1295333----T:  1297938 	 St: 804ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1297938----T:  1300543 	 St: 804ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1300543----T:  1303148 	 St: 804ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1303148----T:  1305753 	 St: 804af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1305753----T:  1308358 	 St: 804b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1308358----T:  1310963 	 St: 804b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1310963----T:  1313568 	 St: 804b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1315799----T:  1318404 	 St: 806de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1318404----T:  1321009 	 St: 806d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1321009----T:  1323614 	 St: 806cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1323614----T:  1326219 	 St: 806d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1326219----T:  1328824 	 St: 806d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1328824----T:  1331429 	 St: 806df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1331429----T:  1334034 	 St: 806d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1334034----T:  1336639 	 St: 806e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1336639----T:  1339244 	 St: 806d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1339244----T:  1341849 	 St: 806cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1341849----T:  1344454 	 St: 806cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1344454----T:  1347059 	 St: 806ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1347059----T:  1349664 	 St: 806da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1349664----T:  1352269 	 St: 806d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1352269----T:  1354874 	 St: 806e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1354874----T:  1357479 	 St: 806d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1357479----T:  1360084 	 St: 806d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1360084----T:  1362689 	 St: 806e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1362689----T:  1365294 	 St: 806e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1365294----T:  1367899 	 St: 806db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1367899----T:  1370504 	 St: 806e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1370504----T:  1373109 	 St: 806e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1373109----T:  1375714 	 St: 806e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1375714----T:  1378319 	 St: 806d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1378319----T:  1380924 	 St: 806d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1380924----T:  1383529 	 St: 806dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1383529----T:  1386134 	 St: 806dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1386134----T:  1388739 	 St: 806f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1388739----T:  1391344 	 St: 806e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1391344----T:  1393949 	 St: 806e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1393949----T:  1396554 	 St: 806e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1396554----T:  1399159 	 St: 806ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1399159----T:  1401764 	 St: 806f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1401764----T:  1404369 	 St: 806ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1404369----T:  1406974 	 St: 806f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1406974----T:  1409579 	 St: 806f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1409579----T:  1412184 	 St: 806ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1412184----T:  1414789 	 St: 806eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1414789----T:  1417394 	 St: 806f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1417394----T:  1419999 	 St: 806f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1419999----T:  1422604 	 St: 806f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1422604----T:  1425209 	 St: 806ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1425209----T:  1427814 	 St: 806f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1427814----T:  1430419 	 St: 806f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1430419----T:  1433024 	 St: 806fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1433024----T:  1435629 	 St: 806ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1435629----T:  1438234 	 St: 806fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1438234----T:  1440839 	 St: 806fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1440839----T:  1443444 	 St: 806fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1443444----T:  1446049 	 St: 806ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1446049----T:  1448654 	 St: 80704000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1448654----T:  1451259 	 St: 80705000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1451259----T:  1453864 	 St: 806f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1453864----T:  1456469 	 St: 80700000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1456469----T:  1459074 	 St: 80701000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1459074----T:  1461679 	 St: 806fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1461679----T:  1464284 	 St: 80703000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1464284----T:  1466889 	 St: 804c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1466889----T:  1469494 	 St: 804ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1469494----T:  1472099 	 St: 80702000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1472099----T:  1474704 	 St: 804bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1474704----T:  1477309 	 St: 804c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1477309----T:  1479914 	 St: 804c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1479914----T:  1482519 	 St: 804cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1482519----T:  1485124 	 St: 804c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1485124----T:  1487729 	 St: 804d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1487729----T:  1490334 	 St: 804c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1490334----T:  1492939 	 St: 804bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1492939----T:  1495544 	 St: 804bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1495544----T:  1498149 	 St: 804be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1498149----T:  1500754 	 St: 804ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1500754----T:  1503359 	 St: 804c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1503359----T:  1505964 	 St: 804d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1505964----T:  1508569 	 St: 804c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1508569----T:  1511174 	 St: 804c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1511174----T:  1513779 	 St: 804d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1513779----T:  1516384 	 St: 804d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1516384----T:  1518989 	 St: 804cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1518989----T:  1521594 	 St: 804d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1521594----T:  1524199 	 St: 804d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1524199----T:  1526804 	 St: 804d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1526804----T:  1529409 	 St: 804c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1529409----T:  1532014 	 St: 804c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1532014----T:  1534619 	 St: 804cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1534619----T:  1537224 	 St: 804cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1537224----T:  1539829 	 St: 804e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1539829----T:  1542434 	 St: 804d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1542434----T:  1545039 	 St: 804d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1545039----T:  1547644 	 St: 804d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1547644----T:  1550249 	 St: 804de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1550249----T:  1552854 	 St: 804e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1552854----T:  1555459 	 St: 804df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1555459----T:  1558064 	 St: 804e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1558064----T:  1560669 	 St: 804e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1560669----T:  1563274 	 St: 804da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1563274----T:  1565879 	 St: 804db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1565879----T:  1568484 	 St: 804e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1568484----T:  1571089 	 St: 804e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1571089----T:  1573694 	 St: 804e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1573694----T:  1576299 	 St: 804dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1576299----T:  1578904 	 St: 804e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1578904----T:  1581509 	 St: 804e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1581509----T:  1584114 	 St: 804ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1584114----T:  1586719 	 St: 804dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1586719----T:  1589324 	 St: 804ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1589324----T:  1591929 	 St: 804ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1591929----T:  1594534 	 St: 804eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1594534----T:  1597139 	 St: 804ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1597139----T:  1599744 	 St: 804f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1599744----T:  1602349 	 St: 804f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1602349----T:  1604954 	 St: 804e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1604954----T:  1607559 	 St: 804f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1607559----T:  1610164 	 St: 804f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1610164----T:  1612769 	 St: 804ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1612769----T:  1615374 	 St: 804f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1615374----T:  1617979 	 St: 804f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1619589----T:  1622194 	 St: 80717000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1622194----T:  1624799 	 St: 80716000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1624799----T:  1627404 	 St: 80708000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1627404----T:  1630009 	 St: 80709000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1630009----T:  1632614 	 St: 8070f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1632614----T:  1635219 	 St: 80710000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1635219----T:  1637824 	 St: 8070b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1637824----T:  1640429 	 St: 8070c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1640429----T:  1643034 	 St: 8070a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1643034----T:  1645639 	 St: 8070d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1645639----T:  1648244 	 St: 80706000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1648244----T:  1650849 	 St: 80707000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1650849----T:  1653454 	 St: 80713000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1653454----T:  1656059 	 St: 80714000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1656059----T:  1658664 	 St: 8071e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1658664----T:  1661269 	 St: 8071f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1661269----T:  1663874 	 St: 80711000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1663874----T:  1666479 	 St: 80712000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1666479----T:  1669084 	 St: 80718000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1669084----T:  1671689 	 St: 8071a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1671689----T:  1674294 	 St: 80719000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1674294----T:  1676899 	 St: 80720000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1676899----T:  1679504 	 St: 8071b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1679504----T:  1682109 	 St: 80721000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1682109----T:  1684714 	 St: 80722000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1684714----T:  1687319 	 St: 8070e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1687319----T:  1689924 	 St: 80723000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1689924----T:  1692529 	 St: 80715000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1692529----T:  1695134 	 St: 8071c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1695134----T:  1697739 	 St: 8071d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1697739----T:  1700344 	 St: 80726000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1700344----T:  1702949 	 St: 8072e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1702949----T:  1705554 	 St: 80724000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1705554----T:  1708159 	 St: 8072c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1708159----T:  1710764 	 St: 80729000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1710764----T:  1713369 	 St: 8072a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1713369----T:  1715974 	 St: 80731000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1715974----T:  1718579 	 St: 8072b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1718579----T:  1721184 	 St: 80727000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1721184----T:  1723789 	 St: 80728000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1723789----T:  1726394 	 St: 8072f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1726394----T:  1728999 	 St: 80730000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1728999----T:  1731604 	 St: 80507000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1731604----T:  1734209 	 St: 80725000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1734209----T:  1736814 	 St: 8072d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1736814----T:  1739419 	 St: 80732000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1739419----T:  1742024 	 St: 8073f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1742024----T:  1744629 	 St: 80738000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1744629----T:  1747234 	 St: 80739000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1747234----T:  1749839 	 St: 80736000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1749839----T:  1752444 	 St: 80734000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1752444----T:  1755049 	 St: 80735000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1755049----T:  1757654 	 St: 8073e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1757654----T:  1760259 	 St: 80737000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1760259----T:  1762864 	 St: 8073c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1762864----T:  1765469 	 St: 80733000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1765469----T:  1768074 	 St: 8073d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1768074----T:  1770679 	 St: 8073a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1770679----T:  1773284 	 St: 80506000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1773284----T:  1775889 	 St: 8073b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1775889----T:  1778494 	 St: 80740000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1778494----T:  1781099 	 St: 804f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1781099----T:  1783704 	 St: 804f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1783704----T:  1786309 	 St: 804ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1786309----T:  1788914 	 St: 80500000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1788914----T:  1791519 	 St: 804fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1791519----T:  1794124 	 St: 804fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1794124----T:  1796729 	 St: 804fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1796729----T:  1799334 	 St: 804fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1799334----T:  1801939 	 St: 804f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1801939----T:  1804544 	 St: 804f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1804544----T:  1807149 	 St: 80503000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1807149----T:  1809754 	 St: 80504000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1809754----T:  1812359 	 St: 8050e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1812359----T:  1814964 	 St: 8050f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1814964----T:  1817569 	 St: 80501000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1817569----T:  1820174 	 St: 80502000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1820174----T:  1822779 	 St: 80508000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1822779----T:  1825384 	 St: 8050a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1825384----T:  1827989 	 St: 80509000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1827989----T:  1830594 	 St: 80510000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1830594----T:  1833199 	 St: 8050b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1833199----T:  1835804 	 St: 80511000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1835804----T:  1838409 	 St: 80512000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1838409----T:  1841014 	 St: 804fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1841014----T:  1843619 	 St: 80513000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1843619----T:  1846224 	 St: 80505000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1846224----T:  1848829 	 St: 8050c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1848829----T:  1851434 	 St: 8050d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1851434----T:  1854039 	 St: 80516000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1854039----T:  1856644 	 St: 8051e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1856644----T:  1859249 	 St: 80514000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1859249----T:  1861854 	 St: 8051c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1861854----T:  1864459 	 St: 80519000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1864459----T:  1867064 	 St: 8051a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1867064----T:  1869669 	 St: 80521000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1869669----T:  1872274 	 St: 8051b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1872274----T:  1874879 	 St: 80517000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1874879----T:  1877484 	 St: 80518000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1877484----T:  1880089 	 St: 8051f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1880089----T:  1882694 	 St: 80520000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1882694----T:  1885299 	 St: 80515000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1885299----T:  1887904 	 St: 8051d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1887904----T:  1890509 	 St: 80522000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1890509----T:  1893114 	 St: 8052f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1893114----T:  1895719 	 St: 80528000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1895719----T:  1898324 	 St: 80529000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1898324----T:  1900929 	 St: 80526000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1900929----T:  1903534 	 St: 80524000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1903534----T:  1906139 	 St: 80525000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1906139----T:  1908744 	 St: 8052e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1908744----T:  1911349 	 St: 80527000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1911349----T:  1913954 	 St: 8052c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1913954----T:  1916559 	 St: 80523000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1916559----T:  1919164 	 St: 8052d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1919164----T:  1921769 	 St: 8052a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1921769----T:  1924374 	 St: 8052b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1924374----T:  1926979 	 St: 80530000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1930496----T:  1933101 	 St: 8074e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1933101----T:  1935706 	 St: 80747000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1935706----T:  1938311 	 St: 80741000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1938311----T:  1940916 	 St: 80742000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1940916----T:  1943521 	 St: 80743000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1943521----T:  1946126 	 St: 80744000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1946126----T:  1948731 	 St: 80749000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1948731----T:  1951336 	 St: 80748000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1951336----T:  1953941 	 St: 8074a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1953941----T:  1956546 	 St: 80745000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1956546----T:  1959151 	 St: 80746000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1959151----T:  1961756 	 St: 80756000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1961756----T:  1964361 	 St: 8075d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1964361----T:  1966966 	 St: 8074f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1966966----T:  1969571 	 St: 80750000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1969571----T:  1972176 	 St: 80751000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1972176----T:  1974781 	 St: 80757000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1974781----T:  1977386 	 St: 80758000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1977386----T:  1979991 	 St: 8074c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1979991----T:  1982596 	 St: 8074d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1982596----T:  1985201 	 St: 80754000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1985201----T:  1987806 	 St: 80755000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1987806----T:  1990411 	 St: 8075b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1990411----T:  1993016 	 St: 8074b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1993016----T:  1995621 	 St: 8075c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1995621----T:  1998226 	 St: 80752000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1998226----T:  2000831 	 St: 80759000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2000831----T:  2003436 	 St: 80753000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2003436----T:  2006041 	 St: 8075a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2006041----T:  2008646 	 St: 8075f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2008646----T:  2011251 	 St: 80763000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2011251----T:  2013856 	 St: 8076c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2013856----T:  2016461 	 St: 8076b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2016461----T:  2019066 	 St: 8076a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2019066----T:  2021671 	 St: 80764000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2021671----T:  2024276 	 St: 8075e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2024276----T:  2026881 	 St: 80760000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2026881----T:  2029486 	 St: 80761000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2029486----T:  2032091 	 St: 80762000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2032091----T:  2034696 	 St: 80765000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2034696----T:  2037301 	 St: 80777000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2037301----T:  2039906 	 St: 80778000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2039906----T:  2042511 	 St: 8076d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2042511----T:  2045116 	 St: 80766000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2045116----T:  2047721 	 St: 80767000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2047721----T:  2050326 	 St: 80775000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2050326----T:  2052931 	 St: 80770000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2052931----T:  2055536 	 St: 80768000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2055536----T:  2058141 	 St: 80769000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2058141----T:  2060746 	 St: 8076e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2060746----T:  2063351 	 St: 80773000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2063351----T:  2065956 	 St: 8077a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2065956----T:  2068561 	 St: 8076f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2068561----T:  2071166 	 St: 80771000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2071166----T:  2073771 	 St: 80772000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2073771----T:  2076376 	 St: 80779000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2076376----T:  2078981 	 St: 80776000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2078981----T:  2081586 	 St: 80774000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2081586----T:  2084191 	 St: 8053e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2084191----T:  2086796 	 St: 8077b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2086796----T:  2089401 	 St: 80537000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2089401----T:  2092006 	 St: 80531000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2092006----T:  2094611 	 St: 80532000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2094611----T:  2097216 	 St: 80533000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2097216----T:  2099821 	 St: 80534000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2099821----T:  2102426 	 St: 80539000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2102426----T:  2105031 	 St: 80538000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2105031----T:  2107636 	 St: 8053a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2107636----T:  2110241 	 St: 80535000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2110241----T:  2112846 	 St: 80536000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2112846----T:  2115451 	 St: 80546000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2115451----T:  2118056 	 St: 8054d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2118056----T:  2120661 	 St: 8053f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2120661----T:  2123266 	 St: 80540000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2123266----T:  2125871 	 St: 80541000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2125871----T:  2128476 	 St: 80547000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2128476----T:  2131081 	 St: 80548000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2131081----T:  2133686 	 St: 8053c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2133686----T:  2136291 	 St: 8053d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2136291----T:  2138896 	 St: 80544000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2138896----T:  2141501 	 St: 80545000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2141501----T:  2144106 	 St: 8054b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2144106----T:  2146711 	 St: 8053b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2146711----T:  2149316 	 St: 8054c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2149316----T:  2151921 	 St: 80542000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2151921----T:  2154526 	 St: 80549000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2154526----T:  2157131 	 St: 80543000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2157131----T:  2159736 	 St: 8054a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2159736----T:  2162341 	 St: 8054f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2162341----T:  2164946 	 St: 80553000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2164946----T:  2167551 	 St: 8055c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2167551----T:  2170156 	 St: 8055b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2170156----T:  2172761 	 St: 8055a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2172761----T:  2175366 	 St: 80554000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2175366----T:  2177971 	 St: 8054e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2177971----T:  2180576 	 St: 80550000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2180576----T:  2183181 	 St: 80551000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2183181----T:  2185786 	 St: 80552000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2185786----T:  2188391 	 St: 80555000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2188391----T:  2190996 	 St: 80567000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2190996----T:  2193601 	 St: 80568000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2193601----T:  2196206 	 St: 8055d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2196206----T:  2198811 	 St: 80556000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2198811----T:  2201416 	 St: 80557000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2201416----T:  2204021 	 St: 80565000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2204021----T:  2206626 	 St: 80560000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2206626----T:  2209231 	 St: 80558000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2209231----T:  2211836 	 St: 80559000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2211836----T:  2214441 	 St: 8055e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2214441----T:  2217046 	 St: 80563000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2217046----T:  2219651 	 St: 8056a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2219651----T:  2222256 	 St: 8055f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2222256----T:  2224861 	 St: 80561000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2224861----T:  2227466 	 St: 80562000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2227466----T:  2230071 	 St: 80569000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2230071----T:  2232676 	 St: 80566000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2232676----T:  2235281 	 St: 80564000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2235281----T:  2237886 	 St: 8056b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2240718----T:  2243323 	 St: 80782000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2243323----T:  2245928 	 St: 80789000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2244294----T:  2246899 	 St: 804b8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2245928----T:  2248533 	 St: 80791000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2246899----T:  2249504 	 St: 806c8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2248533----T:  2251138 	 St: 8078a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2249504----T:  2252109 	 St: 804b9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2251138----T:  2253743 	 St: 8077d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2252109----T:  2254714 	 St: 806c9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2253743----T:  2256348 	 St: 8077e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2254714----T:  2257319 	 St: 804ba000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2256348----T:  2258953 	 St: 8077c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2257319----T:  2259924 	 St: 806ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2258953----T:  2261558 	 St: 8077f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2259924----T:  2262529 	 St: 804b4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2261558----T:  2264163 	 St: 80780000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2262529----T:  2265134 	 St: 806c4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2264163----T:  2266768 	 St: 80785000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2265134----T:  2267739 	 St: 804b5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2266768----T:  2269373 	 St: 80786000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2267739----T:  2270344 	 St: 804b7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2269373----T:  2271978 	 St: 80781000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2270344----T:  2272949 	 St: 804b6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2271978----T:  2274583 	 St: 80787000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2272949----T:  2275554 	 St: 806c5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2274583----T:  2277188 	 St: 80798000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2275554----T:  2278159 	 St: 806c7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2277188----T:  2279793 	 St: 80783000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2278159----T:  2280764 	 St: 806c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2279793----T:  2282398 	 St: 80784000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2280764----T:  2283369 	 St: 80484000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2282398----T:  2285003 	 St: 8078c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2283369----T:  2285974 	 St: 80694000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2285003----T:  2287608 	 St: 8078b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2285974----T:  2288579 	 St: 80485000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2287608----T:  2290213 	 St: 8078d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2288579----T:  2291184 	 St: 80695000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2290213----T:  2292818 	 St: 80792000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2291184----T:  2293789 	 St: 80486000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2292818----T:  2295423 	 St: 80793000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2293789----T:  2296394 	 St: 80696000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2295423----T:  2298028 	 St: 80788000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2296394----T:  2298999 	 St: 80480000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2298028----T:  2300633 	 St: 80794000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2298999----T:  2301604 	 St: 80690000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2300633----T:  2303238 	 St: 80790000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2301604----T:  2304209 	 St: 80481000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2303238----T:  2305843 	 St: 8078f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2304209----T:  2306814 	 St: 80483000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2305843----T:  2308448 	 St: 8078e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2306814----T:  2309419 	 St: 80482000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2308448----T:  2311053 	 St: 80795000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2309419----T:  2312024 	 St: 80691000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2311053----T:  2313658 	 St: 80797000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2312024----T:  2314629 	 St: 80693000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2313658----T:  2316263 	 St: 80796000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2314629----T:  2317234 	 St: 80692000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2316263----T:  2318868 	 St: 807a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2317234----T:  2319839 	 St: 80487000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2318868----T:  2321473 	 St: 807a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2319839----T:  2322444 	 St: 80697000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2321473----T:  2324078 	 St: 807ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2322444----T:  2325049 	 St: 80488000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2324078----T:  2326683 	 St: 807af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2325049----T:  2327654 	 St: 80698000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2326683----T:  2329288 	 St: 80799000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2327654----T:  2330259 	 St: 80489000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2329288----T:  2331893 	 St: 8079a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2330259----T:  2332864 	 St: 80699000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2331893----T:  2334498 	 St: 8079d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2332864----T:  2335469 	 St: 8048a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2334498----T:  2337103 	 St: 8079b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2335469----T:  2338074 	 St: 8069a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2337103----T:  2339708 	 St: 8079c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2338074----T:  2340679 	 St: 8048b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2339708----T:  2342313 	 St: 807a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2340679----T:  2343284 	 St: 8048c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2342313----T:  2344918 	 St: 8079e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2343284----T:  2345889 	 St: 8069b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2344918----T:  2347523 	 St: 807a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2345889----T:  2348494 	 St: 8069c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2347523----T:  2350128 	 St: 807a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2348494----T:  2351099 	 St: 8048d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2350128----T:  2352733 	 St: 807a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2351099----T:  2353704 	 St: 8069d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2352733----T:  2355338 	 St: 807a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2353704----T:  2356309 	 St: 8048e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2355338----T:  2357943 	 St: 807a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2356309----T:  2358914 	 St: 8048f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2357943----T:  2360548 	 St: 8079f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2358914----T:  2361519 	 St: 8069e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2360548----T:  2363153 	 St: 807b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2361519----T:  2364124 	 St: 8069f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2363153----T:  2365758 	 St: 807b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2364124----T:  2366729 	 St: 80490000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2365758----T:  2368363 	 St: 807ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2366729----T:  2369334 	 St: 80210000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2368363----T:  2370968 	 St: 807aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2369334----T:  2371939 	 St: 806a0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2370968----T:  2373573 	 St: 807b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2371939----T:  2374544 	 St: 80491000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2373573----T:  2376178 	 St: 807a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2374544----T:  2377149 	 St: 806a1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2376178----T:  2378783 	 St: 807ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2377149----T:  2379754 	 St: 80492000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2378783----T:  2381388 	 St: 807ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2379754----T:  2382359 	 St: 806a2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2381388----T:  2383993 	 St: 807a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2382359----T:  2384964 	 St: 80496000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2383993----T:  2386598 	 St: 807b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2384964----T:  2387569 	 St: 806a6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2386598----T:  2389203 	 St: 807b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2387569----T:  2390174 	 St: 80493000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2389203----T:  2391808 	 St: 80572000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2390174----T:  2392779 	 St: 80495000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2391808----T:  2394413 	 St: 807b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2392779----T:  2395384 	 St: 80494000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2394413----T:  2397018 	 St: 807b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2395384----T:  2397989 	 St: 806a3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2397018----T:  2399623 	 St: 80579000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2397989----T:  2400594 	 St: 806a5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2399623----T:  2402228 	 St: 80581000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2400594----T:  2403199 	 St: 806a4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2402228----T:  2404833 	 St: 8057a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2403199----T:  2405804 	 St: 80497000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2404833----T:  2407438 	 St: 8056d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2405804----T:  2408409 	 St: 806a7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2407438----T:  2410043 	 St: 8056e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2408409----T:  2411014 	 St: 80498000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2410043----T:  2412648 	 St: 8056c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2411014----T:  2413619 	 St: 806a8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2412648----T:  2415253 	 St: 8056f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2413620----T:  2416225 	 St: 80499000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2415253----T:  2417858 	 St: 80570000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2417858----T:  2420463 	 St: 80575000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2420463----T:  2423068 	 St: 80576000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2423068----T:  2425673 	 St: 80571000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2425673----T:  2428278 	 St: 80577000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2428278----T:  2430883 	 St: 80588000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2430883----T:  2433488 	 St: 80573000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2433488----T:  2436093 	 St: 80574000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2436093----T:  2438698 	 St: 8057c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2438698----T:  2441303 	 St: 8057b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2441303----T:  2443908 	 St: 8057d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2443908----T:  2446513 	 St: 80582000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2446513----T:  2449118 	 St: 80583000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2449118----T:  2451723 	 St: 80578000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2451723----T:  2454328 	 St: 80584000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2454328----T:  2456933 	 St: 80580000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2456933----T:  2459538 	 St: 8057f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2459538----T:  2462143 	 St: 8057e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2462143----T:  2464748 	 St: 80585000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2464748----T:  2467353 	 St: 80587000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2467353----T:  2469958 	 St: 80586000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2469958----T:  2472563 	 St: 80590000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2472563----T:  2475168 	 St: 80597000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2475168----T:  2477773 	 St: 8059e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2477773----T:  2480378 	 St: 8059f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2480378----T:  2482983 	 St: 80589000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2482983----T:  2485588 	 St: 8058a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2485588----T:  2488193 	 St: 8058d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2488193----T:  2490798 	 St: 8058b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2490798----T:  2493403 	 St: 8058c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2493403----T:  2496008 	 St: 80595000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2496008----T:  2498613 	 St: 8058e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2498613----T:  2501218 	 St: 80593000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2501218----T:  2503823 	 St: 80596000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2503823----T:  2506428 	 St: 80591000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2506428----T:  2509033 	 St: 80594000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2509033----T:  2511638 	 St: 80592000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2511638----T:  2514243 	 St: 8058f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2514243----T:  2516848 	 St: 805a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2516848----T:  2519453 	 St: 805a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2519453----T:  2522058 	 St: 8059b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2522058----T:  2524663 	 St: 8059a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2524663----T:  2527268 	 St: 805a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2527268----T:  2529873 	 St: 80599000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2529873----T:  2532478 	 St: 8059d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2532478----T:  2535083 	 St: 8059c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2535083----T:  2537688 	 St: 80598000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2537688----T:  2540293 	 St: 805a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2540293----T:  2542898 	 St: 805a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2542898----T:  2545503 	 St: 805a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2545503----T:  2548108 	 St: 805a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2548629----T:  2551234 	 St: 807b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2548629----T:  2551234 	 St: 806a9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2551234----T:  2553839 	 St: 807b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2551234----T:  2553839 	 St: 8049a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2553839----T:  2556444 	 St: 807b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2553839----T:  2556444 	 St: 8049b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2556444----T:  2559049 	 St: 807ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2556444----T:  2559049 	 St: 806aa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2559049----T:  2561654 	 St: 805a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2559049----T:  2561654 	 St: 806ab000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2561654----T:  2564259 	 St: 805a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2561654----T:  2564259 	 St: 8049c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2564259----T:  2566864 	 St: 805a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2564259----T:  2566864 	 St: 8049d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2566865----T:  2569470 	 St: 805aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2566865----T:  2569470 	 St: 806ac000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2570459----T:  2573064 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2570459----T:  2578699 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  2581304----T:  2583909 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2581304----T:  2589544 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  2592149----T:  2594754 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2592149----T:  2607844 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  2610449----T:  2613054 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2610449----T:  2641172 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  2643777----T:  2646382 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2643777----T:  2704613 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  2707218----T:  2709823 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2707218----T:  2828307 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F:  2830912----T:  2833517 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2830912----T:  2837777 	 St: 0 Sz: 49152 	 Sm: 0 	 T: device_sync(4.635382)
Tot_prefetch_time: 0(cycle), 0.000000(us)
Tot_kernel_exec_time: 1972037(cycle), 1331.557739(us)
Tot_kernel_exec_time_and_fault_time: 42892067(cycle), 28961.558594(us)
Tot_memcpy_h2d_time: 1867097(cycle), 1260.700195(us)
Tot_memcpy_d2h_time: 0(cycle), 0.000000(us)
Tot_memcpy_time: 1867097(cycle), 1260.700195(us)
Tot_devicesync_time: 424045(cycle), 286.323425(us)
Tot_writeback_time: 281340(cycle), 189.966232(us)
Tot_rdma_time: 0(cycle), 0.000000(us)
Tot_memcpy_d2h_sync_wb_time: 705385(cycle), 476.289673(us)
GPGPU-Sim: *** exit detected ***
