
---------- Begin Simulation Statistics ----------
final_tick                                32270566500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  93509                       # Simulator instruction rate (inst/s)
host_mem_usage                                 724096                       # Number of bytes of host memory used
host_op_rate                                   145059                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1069.42                       # Real time elapsed on the host
host_tick_rate                               30175900                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     155128130                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.032271                       # Number of seconds simulated
sim_ticks                                 32270566500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  87443165                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 85204048                       # number of cc regfile writes
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     155128130                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.645411                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.645411                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   7505704                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  5751850                       # number of floating regfile writes
system.cpu.idleCycles                          134068                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               548344                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 11983131                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.664855                       # Inst execution rate
system.cpu.iew.exec_refs                     45764219                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   13741020                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 4194636                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              34694151                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                920                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              2189                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             13983794                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           184899681                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              32023199                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1328419                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             171992783                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  10957                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               2306285                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 481552                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               2321012                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents           1904                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       287299                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         261045                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 228996281                       # num instructions consuming a value
system.cpu.iew.wb_count                     170884115                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.560928                       # average fanout of values written-back
system.cpu.iew.wb_producers                 128450419                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.647678                       # insts written-back per cycle
system.cpu.iew.wb_sent                      171353317                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                290100003                       # number of integer regfile reads
system.cpu.int_regfile_writes               137913256                       # number of integer regfile writes
system.cpu.ipc                               1.549399                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.549399                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           2083748      1.20%      1.20% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             119942396     69.20%     70.40% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   53      0.00%     70.40% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 43973      0.03%     70.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             1677019      0.97%     71.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     71.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1399      0.00%     71.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     71.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     71.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     71.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     71.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     71.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 9032      0.01%     71.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     71.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               128149      0.07%     71.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     71.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                19896      0.01%     71.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc             3357423      1.94%     73.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     73.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     73.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               4679      0.00%     73.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     73.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     73.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     73.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     73.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     73.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     73.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           47684      0.03%     73.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     73.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     73.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult          23952      0.01%     73.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     73.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     73.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     73.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     73.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     73.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     73.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     73.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     73.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     73.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     73.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     73.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     73.47% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             32075164     18.51%     91.98% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            12658802      7.30%     99.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          113828      0.07%     99.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        1134000      0.65%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              173321203                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 7352897                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            14291067                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      6885998                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            7460314                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     2897692                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.016719                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 1202483     41.50%     41.50% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     41.50% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     41.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     41.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     41.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     41.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     41.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     41.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     41.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     41.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     41.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      3      0.00%     41.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     41.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    158      0.01%     41.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     41.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                   1066      0.04%     41.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                412319     14.23%     55.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     55.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     55.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   74      0.00%     55.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     55.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     55.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     55.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     55.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     55.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     55.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     55.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     55.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     55.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     55.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     55.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     55.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     55.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     55.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     55.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     55.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     55.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     55.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     55.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     55.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     55.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     55.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     55.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     55.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     55.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     55.77% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                1271064     43.86%     99.64% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  9079      0.31%     99.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               637      0.02%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite              809      0.03%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              166782250                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          399762102                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    163998117                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         207212728                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  184898343                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 173321203                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1338                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        29771475                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            106006                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            135                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     54644351                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      64407066                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.691028                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.201817                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            13027033     20.23%     20.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             9785259     15.19%     35.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            10649939     16.54%     51.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            10660747     16.55%     68.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             5753422      8.93%     77.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             5333961      8.28%     85.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             5691197      8.84%     94.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             1620914      2.52%     97.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             1884594      2.93%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        64407066                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.685438                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads           2941192                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          1032811                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             34694151                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            13983794                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                71145858                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    702                       # number of misc regfile writes
system.cpu.numCycles                         64541134                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1501                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        41404                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         91442                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            7                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        92814                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          895                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       186649                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            895                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                17729405                       # Number of BP lookups
system.cpu.branchPred.condPredicted          12882935                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            480062                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              8968368                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 8959843                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.904944                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 2155713                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           22090                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              11525                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            10565                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1915                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        29765311                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            1203                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            479300                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     60421189                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     2.567446                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.512668                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        12017933     19.89%     19.89% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        14265837     23.61%     43.50% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2        12683467     20.99%     64.49% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         6995005     11.58%     76.07% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         1456643      2.41%     78.48% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         3951355      6.54%     85.02% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         1327774      2.20%     87.22% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          825047      1.37%     88.58% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         6898128     11.42%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     60421189                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            100000000                       # Number of instructions committed
system.cpu.commit.opsCommitted              155128130                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    42889622                       # Number of memory references committed
system.cpu.commit.loads                      29551957                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                         334                       # Number of memory barriers committed
system.cpu.commit.branches                   10777716                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    6695446                       # Number of committed floating point instructions.
system.cpu.commit.integer                   149356127                       # Number of committed integer instructions.
system.cpu.commit.functionCalls               1895863                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      1916377      1.24%      1.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    105159033     67.79%     69.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult           38      0.00%     69.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        40525      0.03%     69.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd      1674103      1.08%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt         1248      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         7936      0.01%     70.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     70.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        35475      0.02%     70.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            6      0.00%     70.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        16320      0.01%     70.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc      3353871      2.16%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         2037      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt        21026      0.01%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult        10513      0.01%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     29509372     19.02%     91.37% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite     12227119      7.88%     99.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        42585      0.03%     99.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite      1110546      0.72%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    155128130                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       6898128                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     34466324                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         34466324                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     34466324                       # number of overall hits
system.cpu.dcache.overall_hits::total        34466324                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       163542                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         163542                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       163542                       # number of overall misses
system.cpu.dcache.overall_misses::total        163542                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6674277995                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6674277995                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6674277995                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6674277995                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     34629866                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     34629866                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     34629866                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     34629866                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004723                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004723                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004723                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004723                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 40810.788635                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 40810.788635                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 40810.788635                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 40810.788635                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        28993                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          134                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               791                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              24                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    36.653603                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets     5.583333                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        72719                       # number of writebacks
system.cpu.dcache.writebacks::total             72719                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        72249                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        72249                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        72249                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        72249                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        91293                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        91293                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        91293                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        91293                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4069745495                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4069745495                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4069745495                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4069745495                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002636                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002636                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002636                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002636                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 44578.943566                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 44578.943566                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 44578.943566                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 44578.943566                       # average overall mshr miss latency
system.cpu.dcache.replacements                  90781                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     21169126                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21169126                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       123066                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        123066                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3762799000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3762799000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     21292192                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21292192                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005780                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005780                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 30575.455447                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 30575.455447                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        72234                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        72234                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        50832                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        50832                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1199465500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1199465500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002387                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002387                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 23596.661552                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 23596.661552                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     13297198                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       13297198                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        40476                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        40476                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2911478995                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2911478995                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     13337674                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13337674                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003035                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003035                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 71930.996022                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71930.996022                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           15                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           15                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        40461                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        40461                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2870279995                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2870279995                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003034                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003034                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70939.423025                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70939.423025                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  32270566500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.476317                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            34557617                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             91293                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            378.535233                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.476317                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998977                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998977                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          132                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          340                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           23                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          69351025                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         69351025                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  32270566500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 10052513                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              27547266                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  19114153                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               7211582                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 481552                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              8554436                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  1658                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              192457659                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                  8132                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    32021710                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    13741033                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          3210                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         16762                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  32270566500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  32270566500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  32270566500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           10791170                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      122592370                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    17729405                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           11127081                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      53125781                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  966328                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  880                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          6020                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           26                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           25                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                  10440506                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                104473                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           64407066                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              3.064003                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.499880                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 32434134     50.36%     50.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  1297830      2.02%     52.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  3160163      4.91%     57.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  1749073      2.72%     60.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  1514744      2.35%     62.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  2273995      3.53%     65.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  3904922      6.06%     71.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   958058      1.49%     73.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 17114147     26.57%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             64407066                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.274699                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.899446                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     10437255                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10437255                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10437255                       # number of overall hits
system.cpu.icache.overall_hits::total        10437255                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3251                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3251                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3251                       # number of overall misses
system.cpu.icache.overall_misses::total          3251                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    200064000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    200064000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    200064000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    200064000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10440506                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10440506                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10440506                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10440506                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000311                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000311                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000311                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000311                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61539.218702                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61539.218702                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61539.218702                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61539.218702                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          661                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                10                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    66.100000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2033                       # number of writebacks
system.cpu.icache.writebacks::total              2033                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          709                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          709                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          709                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          709                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2542                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2542                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2542                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2542                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    159479500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    159479500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    159479500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    159479500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000243                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000243                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000243                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000243                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 62737.804878                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 62737.804878                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 62737.804878                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 62737.804878                       # average overall mshr miss latency
system.cpu.icache.replacements                   2033                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10437255                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10437255                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3251                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3251                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    200064000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    200064000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10440506                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10440506                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000311                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000311                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61539.218702                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61539.218702                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          709                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          709                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2542                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2542                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    159479500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    159479500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000243                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000243                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 62737.804878                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 62737.804878                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  32270566500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           507.628238                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10439797                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2542                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           4106.922502                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   507.628238                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.991461                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.991461                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          509                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          20883554                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         20883554                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  32270566500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    10441476                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1283                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  32270566500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  32270566500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  32270566500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                    10727637                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 5142164                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 9664                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                1904                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 646129                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                    9                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    640                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  32270566500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 481552                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 12996508                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 7027724                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          13928                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  23269017                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              20618337                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              189805038                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 15671                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                7118833                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents               10012428                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                4019627                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents              20                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands           251741637                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   521246144                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                321375747                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   7843108                       # Number of floating rename lookups
system.cpu.rename.committedMaps             211750085                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 39991380                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     742                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 721                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  36397489                       # count of insts added to the skid buffer
system.cpu.rob.reads                        238403970                       # The number of ROB reads
system.cpu.rob.writes                       373778894                       # The number of ROB writes
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  155128130                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  448                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                43348                       # number of demand (read+write) hits
system.l2.demand_hits::total                    43796                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 448                       # number of overall hits
system.l2.overall_hits::.cpu.data               43348                       # number of overall hits
system.l2.overall_hits::total                   43796                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2093                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              47945                       # number of demand (read+write) misses
system.l2.demand_misses::total                  50038                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2093                       # number of overall misses
system.l2.overall_misses::.cpu.data             47945                       # number of overall misses
system.l2.overall_misses::total                 50038                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    150830000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3469434000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3620264000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    150830000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3469434000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3620264000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             2541                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            91293                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                93834                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2541                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           91293                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               93834                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.823691                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.525177                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.533261                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.823691                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.525177                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.533261                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 72064.022934                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 72362.790698                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 72350.293777                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 72064.022934                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 72362.790698                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 72350.293777                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               31274                       # number of writebacks
system.l2.writebacks::total                     31274                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          2093                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         47945                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             50038                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2093                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        47945                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            50038                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    129448500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2979456500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3108905000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    129448500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2979456500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3108905000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.823691                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.525177                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.533261                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.823691                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.525177                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.533261                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 61848.303870                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 62143.216185                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 62130.880531                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 61848.303870                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 62143.216185                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 62130.880531                       # average overall mshr miss latency
system.l2.replacements                          42298                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        72719                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            72719                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        72719                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        72719                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2030                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2030                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2030                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2030                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              1655                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1655                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           38808                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               38808                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2789896000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2789896000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         40463                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             40463                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.959098                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.959098                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 71889.713461                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 71889.713461                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        38808                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          38808                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2393128750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2393128750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.959098                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.959098                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 61665.861420                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 61665.861420                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            448                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                448                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2093                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2093                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    150830000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    150830000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         2541                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2541                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.823691                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.823691                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 72064.022934                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 72064.022934                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2093                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2093                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    129448500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    129448500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.823691                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.823691                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 61848.303870                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 61848.303870                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         41693                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             41693                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         9137                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            9137                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    679538000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    679538000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        50830                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         50830                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.179756                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.179756                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 74372.113385                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 74372.113385                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         9137                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         9137                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    586327750                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    586327750                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.179756                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.179756                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 64170.707015                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 64170.707015                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  32270566500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8101.470877                       # Cycle average of tags in use
system.l2.tags.total_refs                      186641                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     50490                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.696593                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      64.743966                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       112.791468                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7923.935442                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.007903                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.013768                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.967277                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.988949                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          126                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1208                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         6844                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1543626                       # Number of tag accesses
system.l2.tags.data_accesses                  1543626                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  32270566500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     31274.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2093.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     47938.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003070037250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1920                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1920                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              137548                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              29361                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       50038                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      31274                       # Number of write requests accepted
system.mem_ctrls.readBursts                     50038                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    31274                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      7                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.64                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 50038                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                31274                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   46959                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2337                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     594                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     131                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1920                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      26.050521                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.166525                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    162.037097                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          1912     99.58%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            7      0.36%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6912-7167            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1920                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1920                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.273438                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.259293                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.699678                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1661     86.51%     86.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                6      0.31%     86.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              240     12.50%     99.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               13      0.68%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1920                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     448                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 3202432                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2001536                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     99.24                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     62.02                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   32269058500                       # Total gap between requests
system.mem_ctrls.avgGap                     396854.81                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       133952                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      3068032                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      1999680                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 4150903.269702439196                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 95072145.696605607867                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 61966064.339155621827                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2093                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        47945                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        31274                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     60377750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1397338000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 731793704000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28847.47                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     29144.60                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  23399427.77                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       133952                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      3068480                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       3202432                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       133952                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       133952                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      2001536                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      2001536                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2093                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        47945                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          50038                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        31274                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         31274                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      4150903                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     95086028                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         99236932                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      4150903                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      4150903                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     62023578                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        62023578                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     62023578                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      4150903                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     95086028                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       161260510                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                50031                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               31245                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         3357                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         3415                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         3240                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         3258                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         3228                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         3322                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         3318                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         3103                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         3168                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         3053                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         3155                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         3137                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         3029                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2708                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2860                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2680                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         2025                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         2290                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         2132                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         2113                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1973                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         1765                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         1860                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         1849                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         1985                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         2019                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         2061                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1950                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         2000                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1787                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         1806                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1630                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               519634500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             250155000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1457715750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10386.25                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           29136.25                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               40114                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              28249                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            80.18                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           90.41                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        12912                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   402.850062                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   207.954818                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   407.480946                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         5730     44.38%     44.38% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         1472     11.40%     55.78% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          667      5.17%     60.94% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          497      3.85%     64.79% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          503      3.90%     68.69% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          334      2.59%     71.27% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          241      1.87%     73.14% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          294      2.28%     75.42% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         3174     24.58%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        12912                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               3201984                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            1999680                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               99.223049                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               61.966064                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.26                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.78                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.48                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               84.11                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  32270566500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        50222760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        26694030                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      187360740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      83556540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 2547068160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   3804435360                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   9188162880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   15887500470                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   492.321710                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  23826137500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1077440000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   7366989000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        41976060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        22307010                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      169860600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      79542360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 2547068160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   3131002590                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   9755264160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   15747020940                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   487.968531                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  25312047000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1077440000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   5881079500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  32270566500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              11230                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        31274                       # Transaction distribution
system.membus.trans_dist::CleanEvict            10130                       # Transaction distribution
system.membus.trans_dist::ReadExReq             38808                       # Transaction distribution
system.membus.trans_dist::ReadExResp            38808                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         11230                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       141480                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       141480                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 141480                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      5203968                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      5203968                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 5203968                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             50038                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   50038    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               50038                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  32270566500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            54134500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           62547500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             53372                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       103993                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2033                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           29086                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            40463                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           40463                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2542                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        50830                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         7116                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       273367                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                280483                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       292736                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     10496768                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               10789504                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           42299                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2001600                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           136133                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.006626                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.081130                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 135231     99.34%     99.34% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    902      0.66%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             136133                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  32270566500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          168076500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3814996                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         136939500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
