
****** PlanAhead v14.7
  **** Build 321239 by xbuild on Fri Sep 27 19:31:35 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source E:/2D/Digital/finalAssignment/Final_Assignment_Digital_SmartHome/pa.fromHdl.tcl
# create_project -name Final_Assignment_Digital_SmartHome -dir "E:/2D/Digital/finalAssignment/Final_Assignment_Digital_SmartHome/planAhead_run_4" -part xc6slx9tqg144-3
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "AllComps.ucf" [current_fileset -constrset]
Adding file 'E:/2D/Digital/finalAssignment/Final_Assignment_Digital_SmartHome/AllComps.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {CLK_DIV_10.vf}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {CLK_DIV_10M.vf}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Decoder_FullStep_OnePhase.vf}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Counter_UP_0_3_withTC.vf}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Counter_Up_0_3.vf}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Counter_Down_3_0.vf}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {CLK_DIV_20M.vf}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {CLK_DIV_100K.vf}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Regular_LED_V3.vf}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {LDR_LED_V3.vf}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Garage_Door_V6.vf}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Alarm_Garage_V6.vf}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {AllComps.vf}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top AllComps $srcset
# add_files [list {AllComps.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc6slx9tqg144-3
Using Verific elaboration
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "E:/2D/Digital/finalAssignment/Final_Assignment_Digital_SmartHome/AllComps.vf" into library work
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockBuffers.xml
Loading package pin functions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/tqg144/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [E:/2D/Digital/finalAssignment/Final_Assignment_Digital_SmartHome/AllComps.ucf]
Finished Parsing UCF File [E:/2D/Digital/finalAssignment/Final_Assignment_Digital_SmartHome/AllComps.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 0ac05824
update_compile_order -fileset sim_1
startgroup
set_property package_pin P142 [get_ports BD1_1_K3_3_P142]
endgroup
startgroup
set_property package_pin P140 [get_ports BD1_2_K3_5_P140]
endgroup
startgroup
set_property package_pin P138 [get_ports BD1_3__K3_7_P138]
endgroup
startgroup
set_property package_pin P134 [get_ports BD1_4_K3_9_P134]
endgroup
startgroup
set_property package_pin P143 [get_ports BD2_1_K4_3_P143]
endgroup
startgroup
set_property package_pin P141 [get_ports BD2_2_K4_5_P141]
endgroup
startgroup
set_property package_pin P139 [get_ports BD2_3_K4_7_P139]
endgroup
startgroup
set_property package_pin P137 [get_ports BD2_4_K4_9_P137]
endgroup
startgroup
set_property package_pin P83 [get_ports BUZZER_P83]
endgroup
startgroup
set_property package_pin P123 [get_ports CLK_IN_P123]
endgroup
startgroup
set_property package_pin P121 [get_ports ESP1_K5_1_P121]
endgroup
startgroup
set_property package_pin P120 [get_ports ESP2_K5_3_P120]
endgroup
startgroup
set_property package_pin P119 [get_ports ESP3_K5_5_P119]
endgroup
startgroup
set_property package_pin P118 [get_ports ESP4_K5_7_P118]
endgroup
startgroup
set_property package_pin P117 [get_ports ESP5_K5_9_P117]
endgroup
startgroup
set_property package_pin P116 [get_ports ESP6_K5_11_P116]
endgroup
startgroup
set_property package_pin P115 [get_ports ESP7_K5_13_P115]
endgroup
startgroup
set_property package_pin P114 [get_ports ESP8_K5_15_P114]
endgroup
startgroup
set_property package_pin P111 [get_ports IR1_K6_3_P111]
endgroup
startgroup
set_property package_pin P112 [get_ports IR2_K6_1_P112]
endgroup
startgroup
set_property package_pin P104 [get_ports IR3_K6_7_P104]
endgroup
startgroup
set_property package_pin P105 [get_ports IR4_K6_5_P105]
endgroup
startgroup
set_property package_pin P102 [get_ports IR5_K6_9_P102]
endgroup
startgroup
set_property package_pin P99 [get_ports LDR_SS_K6_15_P99]
endgroup
startgroup
set_property package_pin P67 [get_ports LED_Alarm_GR_P67]
endgroup
startgroup
set_property package_pin P82 [get_ports LED_Alarm_Status_P82]
endgroup
set_property package_pin "" [get_ports [list  LED_Garage_K1_11_P9_A]]
startgroup
set_property package_pin P9 [get_ports LED_Garage_K1_11_P9_A]
endgroup
startgroup
set_property package_pin P21 [get_ports LED_Kitchen_K1_3_P21]
endgroup
startgroup
set_property package_pin P7 [get_ports LED_LDR_K1_13_P7]
endgroup
startgroup
set_property package_pin P11 [get_ports LED_LivingRoom_K1_9_P11]
endgroup
startgroup
set_property package_pin P16 [get_ports LED_Room1_K1_5_P16]
endgroup
startgroup
set_property package_pin P14 [get_ports LED_Room2_K1_7_P14]
endgroup
startgroup
set_property package_pin P66 [get_ports SW0_P66]
endgroup
startgroup
set_property package_pin P62 [get_ports SW1_P62]
endgroup
startgroup
set_property package_pin P61 [get_ports SW2_P61]
endgroup
startgroup
set_property package_pin P59 [get_ports SW3_P59]
endgroup
startgroup
set_property package_pin P58 [get_ports SW4_P58]
endgroup
save_constraints
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Fri Dec 17 17:40:33 2021...
INFO: [Common 17-83] Releasing license: PlanAhead
