<module name="CKGEN_CM2" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="CM_CLKSEL_MPU_M3_ISS_ROOT" acronym="CM_CLKSEL_MPU_M3_ISS_ROOT" offset="0x0" width="32" description="MPU_A3/ISS root clock selection (MPU_A3_ISS_CLK).">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="CLKSEL" width="1" begin="0" end="0" resetval="0" description="Select the source for the root clock of MPU_A3/ISS" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CLKSEL_0" description="Root clock is sourced from CORE_CLK"/>
      <bitenum value="1" id="1" token="CLKSEL_1" description="Functional clock is sourced from DPLL_PER"/>
    </bitfield>
  </register>
  <register id="CM_CLKSEL_USB_60MHZ" acronym="CM_CLKSEL_USB_60MHZ" offset="0x4" width="32" description="Selects the configuration of the divider generating 60MHz clock for USB from the DPLL_USB o/p.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="CLKSEL" width="1" begin="0" end="0" resetval="1" description="Select the configuration of the divider" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CLKSEL_0" description="Set the divider in bypass mode to support bypass clock from DPLL_USB to pass through without division."/>
      <bitenum value="1" id="1" token="CLKSEL_1" description="Set the divider to divide the DPLL o/p (480 MHz typical) by 8 to generate 60-MHz clock, to be used for OPP100 and OPP50."/>
    </bitfield>
  </register>
  <register id="CM_SCALE_FCLK" acronym="CM_SCALE_FCLK" offset="0x8" width="32" description="This register can be used to scale PER_ABE_NC_FCLK, 96M_FCLK, 48M_FCLK, and 64M_FCLK to half their respective typical frequencies.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="SCALE_FCLK" width="1" begin="0" end="0" resetval="0" description="Enable or disable the functional clock scaling." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SCALE_FCLK_0" description="The functional clocks run at their default frequencies"/>
      <bitenum value="1" id="1" token="SCALE_FCLK_1" description="The functional clocks run at half their typical frequencies"/>
    </bitfield>
  </register>
  <register id="CM_CORE_DVFS_PERF1" acronym="CM_CORE_DVFS_PERF1" offset="0x10" width="32" description="This register allows to system master #1 to specify which level of performance is required from CORE domain (mainly external memory throughput?)">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x000000" description="" range="" rwaccess="R"/>
    <bitfield id="PERF_REQ" width="8" begin="7" end="0" resetval="0x00" description="Current performance request. Unit to be defined by user." range="" rwaccess="RW"/>
  </register>
  <register id="CM_CORE_DVFS_PERF2" acronym="CM_CORE_DVFS_PERF2" offset="0x14" width="32" description="This register allows to system master #2 to specify which level of performance is require from CORE domain (mainly external memory throughput?)">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x000000" description="" range="" rwaccess="R"/>
    <bitfield id="PERF_REQ" width="8" begin="7" end="0" resetval="0x00" description="Current performance request. Unit to be defined by user." range="" rwaccess="RW"/>
  </register>
  <register id="CM_CORE_DVFS_PERF3" acronym="CM_CORE_DVFS_PERF3" offset="0x18" width="32" description="This register allows to system master #3 to specify which level of performance is require from CORE domain (mainly external memory throughput?)">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x000000" description="" range="" rwaccess="R"/>
    <bitfield id="PERF_REQ" width="8" begin="7" end="0" resetval="0x00" description="Current performance request. Unit to be defined by user." range="" rwaccess="RW"/>
  </register>
  <register id="CM_CORE_DVFS_PERF4" acronym="CM_CORE_DVFS_PERF4" offset="0x1C" width="32" description="This register allows to system master #4 to specify which level of performance is require from CORE domain (mainly external memory throughput?)">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x000000" description="" range="" rwaccess="R"/>
    <bitfield id="PERF_REQ" width="8" begin="7" end="0" resetval="0x00" description="Current performance request. Unit to be defined by user." range="" rwaccess="RW"/>
  </register>
  <register id="CM_CORE_DVFS_CURRENT" acronym="CM_CORE_DVFS_CURRENT" offset="0x24" width="32" description="This register hold the current level of performance achievable by the CORE domain, according to the current OPP setting">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x000000" description="" range="" rwaccess="R"/>
    <bitfield id="PERF_CURRENT" width="8" begin="7" end="0" resetval="0x00" description="Current achievable performance level. Unit to be defined by user." range="" rwaccess="RW"/>
  </register>
  <register id="CM_IVA_DVFS_PERF_DSP" acronym="CM_IVA_DVFS_PERF_DSP" offset="0x28" width="32" description="This register allows to specify which level of performance is required from IVA domain for DSP to operate.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x000000" description="" range="" rwaccess="R"/>
    <bitfield id="PERF_REQ" width="8" begin="7" end="0" resetval="0x00" description="Current performance request. Unit to be defined by user." range="" rwaccess="RW"/>
  </register>
  <register id="CM_IVA_DVFS_PERF_IVAHD" acronym="CM_IVA_DVFS_PERF_IVAHD" offset="0x2C" width="32" description="This register allows to specify which level of performance is required from IVA domain for IVAHD to operate.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x000000" description="" range="" rwaccess="R"/>
    <bitfield id="PERF_REQ" width="8" begin="7" end="0" resetval="0x00" description="Current performance request. Unit to be defined by user." range="" rwaccess="RW"/>
  </register>
  <register id="CM_IVA_DVFS_PERF_ABE" acronym="CM_IVA_DVFS_PERF_ABE" offset="0x30" width="32" description="This register allows to specify which level of performance is required from IVA domain for ABE to operate.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x000000" description="" range="" rwaccess="R"/>
    <bitfield id="PERF_REQ" width="8" begin="7" end="0" resetval="0x00" description="Current performance request. Unit to be defined by user." range="" rwaccess="RW"/>
  </register>
  <register id="CM_IVA_DVFS_CURRENT" acronym="CM_IVA_DVFS_CURRENT" offset="0x38" width="32" description="This register hold the current level of performance achievable by the IVA domain, according to the current OPP setting">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x000000" description="" range="" rwaccess="R"/>
    <bitfield id="PERF_CURRENT" width="8" begin="7" end="0" resetval="0x00" description="Current achievable performance level. Unit to be defined by user." range="" rwaccess="RW"/>
  </register>
  <register id="CM_CLKMODE_DPLL_PER" acronym="CM_CLKMODE_DPLL_PER" offset="0x40" width="32" description="This register allows controlling the DPLL modes.">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0x00000" description="" range="" rwaccess="R"/>
    <bitfield id="DPLL_SSC_DOWNSPREAD" width="1" begin="14" end="14" resetval="0" description="Control if only low frequency spread is required" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DPLL_SSC_DOWNSPREAD_0" description="When SSC is enabled, clock frequency is spread on both sides of the programmed frequency"/>
      <bitenum value="1" id="1" token="DPLL_SSC_DOWNSPREAD_1" description="When SSC is enabled, clock frequency is spread only on the lower side of the programmed frequency"/>
    </bitfield>
    <bitfield id="DPLL_SSC_ACK" width="1" begin="13" end="13" resetval="0" description="Acknowledgement from the DPLL regarding start and stop of Spread Spectrum Clocking feature" range="" rwaccess="R">
      <bitenum value="0" id="0" token="DPLL_SSC_ACK_0_r" description="SSC has been turned off on PLL o/ps"/>
      <bitenum value="1" id="1" token="DPLL_SSC_ACK_1_r" description="SSC has been turned on on PLL o/ps"/>
    </bitfield>
    <bitfield id="DPLL_SSC_EN" width="1" begin="12" end="12" resetval="0" description="Enable or disable Spread Spectrum Clocking" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DPLL_SSC_EN_0" description="SSC disabled"/>
      <bitenum value="1" id="1" token="DPLL_SSC_EN_1" description="SSC enabled"/>
    </bitfield>
    <bitfield id="DPLL_REGM4XEN" width="1" begin="11" end="11" resetval="0" description="Enable the REGM4XEN mode of the DPLL. Please check the DPLL documentation to check when this mode can be enabled." range="" rwaccess="R">
      <bitenum value="0" id="0" token="DPLL_REGM4XEN_0_r" description="REGM4XEN mode of the DPLL is disabled"/>
    </bitfield>
    <bitfield id="DPLL_LPMODE_EN" width="1" begin="10" end="10" resetval="0" description="Set the DPLL in low-power mode. Check the DPLL documentation to see when this can be enabled." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DPLL_LPMODE_EN_0" description="Low-power mode of the DPLL is disabled"/>
      <bitenum value="1" id="1" token="DPLL_LPMODE_EN_1" description="Low-power mode of the DPLL is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="9" end="9" resetval="0" description="" range="" rwaccess="RW"/>
    <bitfield id="DPLL_DRIFTGUARD_EN" width="1" begin="8" end="8" resetval="0" description="This bit allows to enable or disable the automatic recalibration feature of the DPLL. The DPLL will automatically start a recalibration process upon assertion of the DPLL's RECAL flag if this bit is set." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DPLL_DRIFTGUARD_EN_0" description="DRIFTGUARD feature is disabled"/>
      <bitenum value="1" id="1" token="DPLL_DRIFTGUARD_EN_1" description="DRIFTGUARD feature is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="5" begin="7" end="3" resetval="0x00" description="" range="" rwaccess="RW"/>
    <bitfield id="DPLL_EN" width="3" begin="2" end="0" resetval="0x4" description="DPLL control. Upon Warm Reset, the PRCM DPLL control state machine updates this register to reflect MN bypass mode." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DPLL_EN_0" description="Reserved"/>
      <bitenum value="1" id="1" token="DPLL_EN_1" description="Reserved"/>
      <bitenum value="2" id="2" token="DPLL_EN_2" description="Reserved"/>
      <bitenum value="3" id="3" token="DPLL_EN_3" description="Reserved"/>
      <bitenum value="4" id="4" token="DPLL_EN_4" description="Put the DPLL in MN bypass mode. The DPLL_MULT register bits are reset to 0 automatically by putting the DPLL in this mode."/>
      <bitenum value="5" id="5" token="DPLL_EN_5" description="Put the DPLL in idle bypass low-power mode."/>
      <bitenum value="6" id="6" token="DPLL_EN_6" description="Put the DPLL in idle bypass fast-relock mode."/>
      <bitenum value="7" id="7" token="DPLL_EN_7" description="Enables the DPLL in lock mode"/>
    </bitfield>
  </register>
  <register id="CM_IDLEST_DPLL_PER" acronym="CM_IDLEST_DPLL_PER" offset="0x44" width="32" description="This register allows monitoring DPLL activity. This register is read only and automatically updated. [warm reset insensitive]">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x000000" description="" range="" rwaccess="R"/>
    <bitfield id="ST_MN_BYPASS" width="1" begin="8" end="8" resetval="0" description="DPLL MN_BYPASS status" range="" rwaccess="R">
      <bitenum value="1" id="1" token="ST_MN_BYPASS_1_r" description="DPLL is in MN_Bypass"/>
      <bitenum value="0" id="0" token="ST_MN_BYPASS_0_r" description="DPLL is not in MN_Bypass"/>
    </bitfield>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="ST_DPLL_CLK" width="1" begin="0" end="0" resetval="0" description="DPLL lock status" range="" rwaccess="R">
      <bitenum value="1" id="1" token="ST_DPLL_CLK_1_r" description="DPLL is LOCKED"/>
      <bitenum value="0" id="0" token="ST_DPLL_CLK_0_r" description="DPLL is either in bypass mode or in stop mode."/>
    </bitfield>
  </register>
  <register id="CM_AUTOIDLE_DPLL_PER" acronym="CM_AUTOIDLE_DPLL_PER" offset="0x48" width="32" description="This register provides automatic control over the DPLL activity.">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0000000" description="" range="" rwaccess="R"/>
    <bitfield id="AUTO_DPLL_MODE" width="3" begin="2" end="0" resetval="0x0" description="DPLL automatic control;" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="AUTO_DPLL_MODE_0" description="DPLL auto control disabled"/>
      <bitenum value="1" id="1" token="AUTO_DPLL_MODE_1" description="The DPLL is automatically put in low-power stop mode when its DPLL generated clocks are not required anymore. It is also restarted automatically."/>
      <bitenum value="2" id="2" token="AUTO_DPLL_MODE_2" description="The DPLL is automatically put in fast-relock stop mode when its DPLL generated clocks are not required anymore. It is also restarted automatically."/>
      <bitenum value="3" id="3" token="AUTO_DPLL_MODE_3" description="Reserved"/>
      <bitenum value="4" id="4" token="AUTO_DPLL_MODE_4" description="Reserved"/>
      <bitenum value="5" id="5" token="AUTO_DPLL_MODE_5" description="The DPLL is automatically put in idle bypass low-power mode when its DPLL generated clocks are not required anymore. It is also restarted automatically."/>
      <bitenum value="6" id="6" token="AUTO_DPLL_MODE_6" description="The DPLL is automatically put in idle bypass fast-relock mode when its DPLL generated clocks are not required anymore. It is also restarted automatically."/>
      <bitenum value="7" id="7" token="AUTO_DPLL_MODE_7" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_CLKSEL_DPLL_PER" acronym="CM_CLKSEL_DPLL_PER" offset="0x4C" width="32" description="This register provides controls over the DPLL.">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="DPLL_BYP_CLKSEL" width="1" begin="23" end="23" resetval="0" description="Allows control of the BYPASS clock of the PLL and the associated HSDIVIDER. Same as ULOWCLKEN on DPLL. In DPLL Locked mode, 0 - No impact 1 - No impact In DPLL Bypass mode, 0 - CLKINP is selected as the BYPASS clock for CLKOUT/CLKOUTX2 1 - CLKINPULOW is selected as the BYPASS clock for CLKOUT/CLKOUTX2" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="22" end="19" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DPLL_MULT" width="11" begin="18" end="8" resetval="0x000" description="DPLL multiplier factor (2 to 2047). This register is automatically cleared to 0 when the DPLL_EN field in the *CLKMODE_DPLL* register is set to select MN bypass mode. (equal to input M of DPLL; M=2 to 2047 = DPLL multiplies by M)." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DPLL_MULT_0" description="Reserved"/>
      <bitenum value="1" id="1" token="DPLL_MULT_1" description="Reserved"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="DPLL_DIV" width="7" begin="6" end="0" resetval="0x00" description="DPLL divider factor (0 to 127) (equal to input N of DPLL; actual division factor is N+1)." range="" rwaccess="RW"/>
  </register>
  <register id="CM_DIV_M2_DPLL_PER" acronym="CM_DIV_M2_DPLL_PER" offset="0x50" width="32" description="This register provides controls over the M2 divider of the DPLL.">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x00000" description="" range="" rwaccess="R"/>
    <bitfield id="ST_DPLL_CLKOUTX2" width="1" begin="11" end="11" resetval="0" description="DPLL CLKOUTX2 status" range="" rwaccess="R">
      <bitenum value="0" id="0" token="ST_DPLL_CLKOUTX2_0_r" description="The clock output is gated"/>
      <bitenum value="1" id="1" token="ST_DPLL_CLKOUTX2_1_r" description="The clock output is enabled"/>
    </bitfield>
    <bitfield id="DPLL_CLKOUTX2_GATE_CTRL" width="1" begin="10" end="10" resetval="0" description="Control gating of DPLL CLKOUTX2" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DPLL_CLKOUTX2_GATE_CTRL_0" description="Automatically gate this clock when there is no dependency for it"/>
      <bitenum value="1" id="1" token="DPLL_CLKOUTX2_GATE_CTRL_1" description="Force this clock to stay enabled even if there is no request"/>
    </bitfield>
    <bitfield id="ST_DPLL_CLKOUT" width="1" begin="9" end="9" resetval="0" description="DPLL CLKOUT status" range="" rwaccess="R">
      <bitenum value="0" id="0" token="ST_DPLL_CLKOUT_0_r" description="The clock output is gated"/>
      <bitenum value="1" id="1" token="ST_DPLL_CLKOUT_1_r" description="The clock output is enabled"/>
    </bitfield>
    <bitfield id="DPLL_CLKOUT_GATE_CTRL" width="1" begin="8" end="8" resetval="0" description="Control gating of DPLL CLKOUT" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DPLL_CLKOUT_GATE_CTRL_0" description="Automatically gate this clock when there is no dependency for it"/>
      <bitenum value="1" id="1" token="DPLL_CLKOUT_GATE_CTRL_1" description="Force this clock to stay enabled even if there is no request"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DPLL_CLKOUT_DIVCHACK" width="1" begin="5" end="5" resetval="0" description="Toggle on this status bit after changing DPLL_CLKOUT_DIV indicates that the change in divider value has taken effect" range="" rwaccess="R"/>
    <bitfield id="DPLL_CLKOUT_DIV" width="5" begin="4" end="0" resetval="0x01" description="DPLL post-divider factor, M2, for internal clock generation (1 to 31)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DPLL_CLKOUT_DIV_0" description="Reserved"/>
      <bitenum value="4" id="4" token="DPLL_CLKOUT_DIV_4" description="4, to be used for OPP100 and OPP50 (when DPLL_PER is locked at 768 MHz)"/>
      <bitenum value="8" id="8" token="DPLL_CLKOUT_DIV_8" description="8, to be used for OPP100 and OPP50 (when DPLL_PER is locked at 1536 MHz)"/>
    </bitfield>
  </register>
  <register id="CM_DIV_M3_DPLL_PER" acronym="CM_DIV_M3_DPLL_PER" offset="0x54" width="32" description="This register provides controls over the M3 divider of the DPLL.">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x000000" description="" range="" rwaccess="R"/>
    <bitfield id="ST_DPLL_CLKOUTHIF" width="1" begin="9" end="9" resetval="0" description="DPLL CLKOUTHIF status" range="" rwaccess="R">
      <bitenum value="0" id="0" token="ST_DPLL_CLKOUTHIF_0_r" description="The clock output is gated"/>
      <bitenum value="1" id="1" token="ST_DPLL_CLKOUTHIF_1_r" description="The clock output is enabled"/>
    </bitfield>
    <bitfield id="DPLL_CLKOUTHIF_GATE_CTRL" width="1" begin="8" end="8" resetval="0" description="Control gating of DPLL CLKOUTHIF" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DPLL_CLKOUTHIF_GATE_CTRL_0" description="Gate unconditionnaly this clock and stop requesting it"/>
      <bitenum value="1" id="1" token="DPLL_CLKOUTHIF_GATE_CTRL_1" description="Request this clock and un-gate it when available"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DPLL_CLKOUTHIF_DIVCHACK" width="1" begin="5" end="5" resetval="0" description="Toggle on this status bit after changing DPLL_CLKOUTHIF_DIV indicates that the change in divider value has taken effect" range="" rwaccess="R"/>
    <bitfield id="DPLL_CLKOUTHIF_DIV" width="5" begin="4" end="0" resetval="0x01" description="DPLL post-divider factor, M3, for internal clock generation (1 to 31). The values listed below (3, 4, 6 and 8) are used for maximum supported frequency at each OPP. Higher dividers (max 31), thus lower frequencies, are also supported." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DPLL_CLKOUTHIF_DIV_0" description="Reserved"/>
      <bitenum value="3" id="3" token="DPLL_CLKOUTHIF_DIV_3" description="3, to be used for OPP100 (when DPLL_PER is locked at 768 MHz)"/>
      <bitenum value="4" id="4" token="DPLL_CLKOUTHIF_DIV_4" description="4, to be used for OPP50 (when DPLL_PER is locked at 768 MHz)"/>
      <bitenum value="6" id="6" token="DPLL_CLKOUTHIF_DIV_6" description="6, to be used for OPP100 (when DPLL_PER is locked at 1536 MHz)"/>
      <bitenum value="8" id="8" token="DPLL_CLKOUTHIF_DIV_8" description="8, to be used for OPP50 (when DPLL_PER is locked at 1536 MHz)"/>
    </bitfield>
  </register>
  <register id="CM_DIV_M4_DPLL_PER" acronym="CM_DIV_M4_DPLL_PER" offset="0x58" width="32" description="This register provides controls over the CLKOUT1 o/p of the HSDIVIDER.">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x00000" description="" range="" rwaccess="R"/>
    <bitfield id="HSDIVIDER_CLKOUT1_PWDN" width="1" begin="12" end="12" resetval="0" description="Automatic power down for HSDIVIDER M4 divider and hence CLKOUT1 output when the o/p clock is gated." range="" rwaccess="R">
      <bitenum value="0" id="0" token="HSDIVIDER_CLKOUT1_PWDN_0_r" description="Keep M4 divider powered on even when CLKOUT1 is gated."/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="11" end="10" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="ST_HSDIVIDER_CLKOUT1" width="1" begin="9" end="9" resetval="0" description="HSDIVIDER CLKOUT1 status" range="" rwaccess="R">
      <bitenum value="0" id="0" token="ST_HSDIVIDER_CLKOUT1_0_r" description="The clock output is gated"/>
      <bitenum value="1" id="1" token="ST_HSDIVIDER_CLKOUT1_1_r" description="The clock output is enabled"/>
    </bitfield>
    <bitfield id="HSDIVIDER_CLKOUT1_GATE_CTRL" width="1" begin="8" end="8" resetval="0" description="Control gating of HSDIVIDER CLKOUT1" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="HSDIVIDER_CLKOUT1_GATE_CTRL_0" description="Automatically gate this clock when there is no dependency for it"/>
      <bitenum value="1" id="1" token="HSDIVIDER_CLKOUT1_GATE_CTRL_1" description="Force this clock to stay enabled even if there is no request"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="HSDIVIDER_CLKOUT1_DIVCHACK" width="1" begin="5" end="5" resetval="0" description="Toggle on this status bit after changing HSDIVIDER_CLKOUT1_DIV indicates that the change in divider value has taken effect" range="" rwaccess="R"/>
    <bitfield id="HSDIVIDER_CLKOUT1_DIV" width="5" begin="4" end="0" resetval="0x04" description="DPLL M4 post-divider factor (1 to 31)." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="HSDIVIDER_CLKOUT1_DIV_0" description="Reserved"/>
      <bitenum value="6" id="6" token="HSDIVIDER_CLKOUT1_DIV_6" description="6, to be used for OPP100 and OPP50 (when DPLL_PER is locked at 768 MHz)"/>
      <bitenum value="12" id="12" token="HSDIVIDER_CLKOUT1_DIV_12" description="12, to be used for OPP100 and OPP50 (when DPLL_PER is locked at 1536 MHz)"/>
    </bitfield>
  </register>
  <register id="CM_DIV_M5_DPLL_PER" acronym="CM_DIV_M5_DPLL_PER" offset="0x5C" width="32" description="This register provides controls over the CLKOUT2 o/p of the HSDIVIDER.">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x00000" description="" range="" rwaccess="R"/>
    <bitfield id="HSDIVIDER_CLKOUT2_PWDN" width="1" begin="12" end="12" resetval="0" description="Automatic power down for HSDIVIDER M5 divider and hence CLKOUT2 output when the o/p clock is gated." range="" rwaccess="R">
      <bitenum value="0" id="0" token="HSDIVIDER_CLKOUT2_PWDN_0_r" description="Keep M5 divider powered on even when CLKOUT2 is gated."/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="11" end="10" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="ST_HSDIVIDER_CLKOUT2" width="1" begin="9" end="9" resetval="0" description="HSDIVIDER CLKOUT2 status" range="" rwaccess="R">
      <bitenum value="0" id="0" token="ST_HSDIVIDER_CLKOUT2_0_r" description="The clock output is gated"/>
      <bitenum value="1" id="1" token="ST_HSDIVIDER_CLKOUT2_1_r" description="The clock output is enabled"/>
    </bitfield>
    <bitfield id="HSDIVIDER_CLKOUT2_GATE_CTRL" width="1" begin="8" end="8" resetval="0" description="Control gating of HSDIVIDER CLKOUT2" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="HSDIVIDER_CLKOUT2_GATE_CTRL_0" description="Automatically gate this clock when there is no dependency for it"/>
      <bitenum value="1" id="1" token="HSDIVIDER_CLKOUT2_GATE_CTRL_1" description="Force this clock to stay enabled even if there is no request"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="HSDIVIDER_CLKOUT2_DIVCHACK" width="1" begin="5" end="5" resetval="0" description="Toggle on this status bit after changing HSDIVIDER_CLKOUT2_DIV indicates that the change in divider value has taken effect" range="" rwaccess="R"/>
    <bitfield id="HSDIVIDER_CLKOUT2_DIV" width="5" begin="4" end="0" resetval="0x04" description="DPLL M5 post-divider factor (1 to 31)." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="HSDIVIDER_CLKOUT2_DIV_0" description="Reserved"/>
      <bitenum value="5" id="5" token="HSDIVIDER_CLKOUT2_DIV_5" description="5, to be used for OPP100 and OPP50 (when DPLL_PER is locked at 768 MHz)"/>
      <bitenum value="9" id="9" token="HSDIVIDER_CLKOUT2_DIV_9" description="9, to be used for OPP100 and OPP50 (when DPLL_PER is locked at 1536 MHz)"/>
    </bitfield>
  </register>
  <register id="CM_DIV_M6_DPLL_PER" acronym="CM_DIV_M6_DPLL_PER" offset="0x60" width="32" description="This register provides controls over the CLKOUT3 o/p of the HSDIVIDER.">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x00000" description="" range="" rwaccess="R"/>
    <bitfield id="HSDIVIDER_CLKOUT3_PWDN" width="1" begin="12" end="12" resetval="0" description="Automatic power down for HSDIVIDER M6 divider and hence CLKOUT3 output when the o/p clock is gated." range="" rwaccess="R">
      <bitenum value="0" id="0" token="HSDIVIDER_CLKOUT3_PWDN_0_r" description="Keep M6 divider powered on even when CLKOUT3 is gated."/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="11" end="10" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="ST_HSDIVIDER_CLKOUT3" width="1" begin="9" end="9" resetval="0" description="HSDIVIDER CLKOUT3 status" range="" rwaccess="R">
      <bitenum value="0" id="0" token="ST_HSDIVIDER_CLKOUT3_0_r" description="The clock output is gated"/>
      <bitenum value="1" id="1" token="ST_HSDIVIDER_CLKOUT3_1_r" description="The clock output is enabled"/>
    </bitfield>
    <bitfield id="HSDIVIDER_CLKOUT3_GATE_CTRL" width="1" begin="8" end="8" resetval="0" description="Control gating of HSDIVIDER CLKOUT3" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="HSDIVIDER_CLKOUT3_GATE_CTRL_0" description="Automatically gate this clock when there is no dependency for it"/>
      <bitenum value="1" id="1" token="HSDIVIDER_CLKOUT3_GATE_CTRL_1" description="Force this clock to stay enabled even if there is no request"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="HSDIVIDER_CLKOUT3_DIVCHACK" width="1" begin="5" end="5" resetval="0" description="Toggle on this status bit after changing HSDIVIDER_CLKOUT3_DIV indicates that the change in divider value has taken effect" range="" rwaccess="R"/>
    <bitfield id="HSDIVIDER_CLKOUT3_DIV" width="5" begin="4" end="0" resetval="0x04" description="DPLL M6 post-divider factor (1 to 31)." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="HSDIVIDER_CLKOUT3_DIV_0" description="Reserved"/>
      <bitenum value="2" id="2" token="HSDIVIDER_CLKOUT3_DIV_2" description="2, to be used for OPP100 (when DPLL_PER is locked at 768 MHz)"/>
      <bitenum value="4" id="4" token="HSDIVIDER_CLKOUT3_DIV_4" description="4, to be used for OPP100 (when DPLL_PER is locked at 1536 MHz) and for OPP50 (when DPLL_PER is locked at 768 MHz)"/>
      <bitenum value="8" id="8" token="HSDIVIDER_CLKOUT3_DIV_8" description="8, to be used for OPP50 (when DPLL_PER is locked at 1536 MHz)"/>
    </bitfield>
  </register>
  <register id="CM_DIV_M7_DPLL_PER" acronym="CM_DIV_M7_DPLL_PER" offset="0x64" width="32" description="This register provides controls over the CLKOUT4 o/p of the HSDIVIDER.">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x00000" description="" range="" rwaccess="R"/>
    <bitfield id="HSDIVIDER_CLKOUT4_PWDN" width="1" begin="12" end="12" resetval="0" description="Automatic power down for HSDIVIDER M7 divider and hence CLKOUT4 output when the o/p clock is gated." range="" rwaccess="R">
      <bitenum value="0" id="0" token="HSDIVIDER_CLKOUT4_PWDN_0_r" description="Keep M7 divider powered on even when CLKOUT4 is gated."/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="11" end="10" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="ST_HSDIVIDER_CLKOUT4" width="1" begin="9" end="9" resetval="0" description="HSDIVIDER CLKOUT4 status" range="" rwaccess="R">
      <bitenum value="0" id="0" token="ST_HSDIVIDER_CLKOUT4_0_r" description="The clock output is gated"/>
      <bitenum value="1" id="1" token="ST_HSDIVIDER_CLKOUT4_1_r" description="The clock output is enabled"/>
    </bitfield>
    <bitfield id="HSDIVIDER_CLKOUT4_GATE_CTRL" width="1" begin="8" end="8" resetval="0" description="Control gating of HSDIVIDER CLKOUT4" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="HSDIVIDER_CLKOUT4_GATE_CTRL_0" description="Automatically gate this clock when there is no dependency for it"/>
      <bitenum value="1" id="1" token="HSDIVIDER_CLKOUT4_GATE_CTRL_1" description="Force this clock to stay enabled even if there is no request"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="HSDIVIDER_CLKOUT4_DIVCHACK" width="1" begin="5" end="5" resetval="0" description="Toggle on this status bit after changing HSDIVIDER_CLKOUT4_DIV indicates that the change in divider value has taken effect" range="" rwaccess="R"/>
    <bitfield id="HSDIVIDER_CLKOUT4_DIV" width="5" begin="4" end="0" resetval="0x04" description="DPLL M7 post-divider factor (1 to 31)." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="HSDIVIDER_CLKOUT4_DIV_0" description="Reserved"/>
      <bitenum value="3" id="3" token="HSDIVIDER_CLKOUT4_DIV_3" description="3, to be used for OPP100 (when DPLL_PER is locked at 768 MHz)"/>
      <bitenum value="5" id="5" token="HSDIVIDER_CLKOUT4_DIV_5" description="5, to be used for OPP100 (when DPLL_PER is locked at 1536 MHz)"/>
      <bitenum value="6" id="6" token="HSDIVIDER_CLKOUT4_DIV_6" description="6, to be used for OPP50 (when DPLL_PER is locked at 768 MHz)"/>
      <bitenum value="10" id="10" token="HSDIVIDER_CLKOUT4_DIV_10" description="10, to be used for OPP50 (when DPLL_PER is locked at 1536 MHz)"/>
    </bitfield>
  </register>
  <register id="CM_SSC_DELTAMSTEP_DPLL_PER" acronym="CM_SSC_DELTAMSTEP_DPLL_PER" offset="0x68" width="32" description="Control the DeltaMStep parameter for Spread Spectrum Clocking. [warm reset insensitive]">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x000" description="" range="" rwaccess="R"/>
    <bitfield id="DELTAMSTEP" width="20" begin="19" end="0" resetval="0x00000" description="DeltaMStep is split into fractional and integer part. For Triangular Spread Spectrum: [19:18] for integer part, [17:0] for fractional part For Square Wave Spread Spectrum [19:14] for integer part, [13:0] for fractional part" range="" rwaccess="RW"/>
  </register>
  <register id="CM_SSC_MODFREQDIV_DPLL_PER" acronym="CM_SSC_MODFREQDIV_DPLL_PER" offset="0x6C" width="32" description="Control the Modulation Frequency (Fm) for Spread Spectrum. [warm reset insensitive]">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x000000" description="" range="" rwaccess="R"/>
    <bitfield id="MODFREQDIV_EXPONENT" width="3" begin="10" end="8" resetval="0x0" description="Set the Exponent component of MODFREQDIV factor" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="MODFREQDIV_MANTISSA" width="7" begin="6" end="0" resetval="0x00" description="Set the Mantissa component of MODFREQDIV factor" range="" rwaccess="RW"/>
  </register>
  <register id="CM_CLKMODE_DPLL_USB" acronym="CM_CLKMODE_DPLL_USB" offset="0x80" width="32" description="This register allows controlling the DPLL modes.">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0x00000" description="" range="" rwaccess="R"/>
    <bitfield id="DPLL_SSC_DOWNSPREAD" width="1" begin="14" end="14" resetval="0" description="Control if only low frequency spread is required" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DPLL_SSC_DOWNSPREAD_0" description="When SSC is enabled, clock frequency is spread on both sides of the programmed frequency"/>
      <bitenum value="1" id="1" token="DPLL_SSC_DOWNSPREAD_1" description="When SSC is enabled, clock frequency is spread only on the lower side of the programmed frequency"/>
    </bitfield>
    <bitfield id="DPLL_SSC_ACK" width="1" begin="13" end="13" resetval="0" description="Acknowledgement from the DPLL regarding start and stop of Spread Spectrum Clocking feature" range="" rwaccess="R">
      <bitenum value="0" id="0" token="DPLL_SSC_ACK_0_r" description="SSC has been turned off on PLL o/ps"/>
      <bitenum value="1" id="1" token="DPLL_SSC_ACK_1_r" description="SSC has been turned on on PLL o/ps"/>
    </bitfield>
    <bitfield id="DPLL_SSC_EN" width="1" begin="12" end="12" resetval="0" description="Enable or disable Spread Spectrum Clocking" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DPLL_SSC_EN_0" description="SSC disabled"/>
      <bitenum value="1" id="1" token="DPLL_SSC_EN_1" description="SSC enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="9" begin="11" end="3" resetval="0x000" description="" range="" rwaccess="R"/>
    <bitfield id="DPLL_EN" width="3" begin="2" end="0" resetval="0x4" description="DPLL control. Upon Warm Reset, the PRCM DPLL control state machine updates this register to reflect DPLL low-power stop mode." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DPLL_EN_0" description="Reserved"/>
      <bitenum value="1" id="1" token="DPLL_EN_1" description="Put the DPLL in low-power stop mode"/>
      <bitenum value="2" id="2" token="DPLL_EN_2" description="Reserved2"/>
      <bitenum value="3" id="3" token="DPLL_EN_3" description="Reserved"/>
      <bitenum value="4" id="4" token="DPLL_EN_4" description="Put the DPLL in MN bypass mode. The DPLL_MULT register bits are reset to 0 automatically by putting the DPLL in this mode."/>
      <bitenum value="5" id="5" token="DPLL_EN_5" description="Put the DPLL in idle bypass low-power mode."/>
      <bitenum value="6" id="6" token="DPLL_EN_6" description="Reserved"/>
      <bitenum value="7" id="7" token="DPLL_EN_7" description="Enables the DPLL in lock mode"/>
    </bitfield>
  </register>
  <register id="CM_IDLEST_DPLL_USB" acronym="CM_IDLEST_DPLL_USB" offset="0x84" width="32" description="This register allows monitoring DPLL activity. This register is read only and automatically updated. [warm reset insensitive]">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x000000" description="" range="" rwaccess="R"/>
    <bitfield id="ST_MN_BYPASS" width="1" begin="8" end="8" resetval="0" description="DPLL MN_BYPASS status" range="" rwaccess="R">
      <bitenum value="1" id="1" token="ST_MN_BYPASS_1_r" description="DPLL is in MN_Bypass"/>
      <bitenum value="0" id="0" token="ST_MN_BYPASS_0_r" description="DPLL is not in MN_Bypass"/>
    </bitfield>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="ST_DPLL_CLK" width="1" begin="0" end="0" resetval="0" description="DPLL lock status" range="" rwaccess="R">
      <bitenum value="1" id="1" token="ST_DPLL_CLK_1_r" description="DPLL is LOCKED"/>
      <bitenum value="0" id="0" token="ST_DPLL_CLK_0_r" description="DPLL is either in bypass mode or in stop mode."/>
    </bitfield>
  </register>
  <register id="CM_AUTOIDLE_DPLL_USB" acronym="CM_AUTOIDLE_DPLL_USB" offset="0x88" width="32" description="This register provides automatic control over the DPLL activity.">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="AUTO_DPLL_MODE" width="3" begin="2" end="0" resetval="0x0" description="DPLL automatic control;" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="AUTO_DPLL_MODE_0" description="DPLL auto control disabled"/>
      <bitenum value="1" id="1" token="AUTO_DPLL_MODE_1" description="The DPLL is automatically put in low-power stop mode when its DPLL generated clocks are not required anymore. It is also restarted automatically."/>
      <bitenum value="2" id="2" token="AUTO_DPLL_MODE_2" description="Reserved"/>
      <bitenum value="3" id="3" token="AUTO_DPLL_MODE_3" description="Reserved"/>
      <bitenum value="4" id="4" token="AUTO_DPLL_MODE_4" description="Reserved"/>
      <bitenum value="5" id="5" token="AUTO_DPLL_MODE_5" description="The DPLL is automatically put in idle bypass low-power mode when its DPLL generated clocks are not required anymore. It is also restarted automatically."/>
      <bitenum value="6" id="6" token="AUTO_DPLL_MODE_6" description="Reserved"/>
      <bitenum value="7" id="7" token="AUTO_DPLL_MODE_7" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_CLKSEL_DPLL_USB" acronym="CM_CLKSEL_DPLL_USB" offset="0x8C" width="32" description="This register provides controls over the DPLL.">
    <bitfield id="DPLL_SD_DIV" width="8" begin="31" end="24" resetval="0x00" description="Sigma-Delta divider select (2-255). This factor must be set by s/w to ensure optimum jitter performance. DPLL_SD_DIV = CEILING ([DPLL_MULT/(DPLL_DIV+1)] * CLKINP / 250), where CLKINP is the input clock of the DPLL in MHz). Must be set with M and N factors, and must not be changed once DPLL is locked." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DPLL_SD_DIV_0" description="Reserved"/>
      <bitenum value="1" id="1" token="DPLL_SD_DIV_1" description="Reserved"/>
    </bitfield>
    <bitfield id="DPLL_BYP_CLKSEL" width="1" begin="23" end="23" resetval="0" description="Allows control of the BYPASS clock of the PLL and the associated HSDIVIDER. Same as ULOWCLKEN on DPLL. In DPLL locked mode, 0 - No impact 1 - No impact In DPLL bypass mode, 0 - CLKINP is selected as the BYPASS clock for CLKOUT 1 - CLKINPULOW is selected as the BYPASS clock for CLKOUT" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="22" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DPLL_MULT" width="12" begin="19" end="8" resetval="0x000" description="DPLL multiplier factor (2 to 4095). This register is automatically cleared to 0 when the DPLL_EN field in the *CLKMODE_DPLL* register is set to select MN bypass mode. (equal to input M of DPLL; M=2 to 4095 = DPLL multiplies by M)." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DPLL_MULT_0" description="Reserved"/>
      <bitenum value="1" id="1" token="DPLL_MULT_1" description="Reserved"/>
    </bitfield>
    <bitfield id="DPLL_DIV" width="8" begin="7" end="0" resetval="0x00" description="DPLL divider factor (0 to 255) (equal to input N of DPLL; actual division factor is N+1)." range="" rwaccess="RW"/>
  </register>
  <register id="CM_DIV_M2_DPLL_USB" acronym="CM_DIV_M2_DPLL_USB" offset="0x90" width="32" description="This register provides controls over the M2 divider of the DPLL.">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x00000" description="" range="" rwaccess="R"/>
    <bitfield id="ST_DPLL_CLKOUT" width="1" begin="9" end="9" resetval="0" description="DPLL CLKOUT status" range="" rwaccess="R">
      <bitenum value="0" id="0" token="ST_DPLL_CLKOUT_0_r" description="The clock output is gated"/>
      <bitenum value="1" id="1" token="ST_DPLL_CLKOUT_1_r" description="The clock output is enabled"/>
    </bitfield>
    <bitfield id="DPLL_CLKOUT_GATE_CTRL" width="1" begin="8" end="8" resetval="0" description="Control gating of DPLL CLKOUT" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DPLL_CLKOUT_GATE_CTRL_0" description="Automatically gate this clock when there is no dependency for it"/>
      <bitenum value="1" id="1" token="DPLL_CLKOUT_GATE_CTRL_1" description="Force this clock to stay enabled even if there is no request"/>
    </bitfield>
    <bitfield id="DPLL_CLKOUT_DIVCHACK" width="1" begin="7" end="7" resetval="0" description="Toggle on this status bit after changing DPLL_CLKOUT_DIV indicates that the change in divider value has taken effect" range="" rwaccess="R"/>
    <bitfield id="DPLL_CLKOUT_DIV" width="7" begin="6" end="0" resetval="0x01" description="DPLL post-divider factor, M2, for internal clock generation (1 to 127)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DPLL_CLKOUT_DIV_0" description="Reserved"/>
      <bitenum value="2" id="2" token="DPLL_CLKOUT_DIV_2" description="2, to be used for OPP100 and OPP50"/>
    </bitfield>
  </register>
  <register id="CM_SSC_DELTAMSTEP_DPLL_USB" acronym="CM_SSC_DELTAMSTEP_DPLL_USB" offset="0xA8" width="32" description="Control the DeltaMStep parameter for Spread Spectrum Clocking. [warm reset insensitive]">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x000" description="" range="" rwaccess="R"/>
    <bitfield id="DELTAMSTEP" width="20" begin="19" end="0" resetval="0x00000" description="DeltaMStep is split into fractional and integer part. For Triangular Spread Spectrum: [19:18] for integer part, [17:0] for fractional part For Square Wave Spread Spectrum [19:14] for integer part, [13:0] for fractional part" range="" rwaccess="RW"/>
  </register>
  <register id="CM_SSC_MODFREQDIV_DPLL_USB" acronym="CM_SSC_MODFREQDIV_DPLL_USB" offset="0xAC" width="32" description="Control the Modulation Frequency (Fm) for Spread Spectrum. [warm reset insensitive]">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x000000" description="" range="" rwaccess="R"/>
    <bitfield id="MODFREQDIV_EXPONENT" width="3" begin="10" end="8" resetval="0x0" description="Set the Exponent component of MODFREQDIV factor" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="MODFREQDIV_MANTISSA" width="7" begin="6" end="0" resetval="0x00" description="Set the Mantissa component of MODFREQDIV factor" range="" rwaccess="RW"/>
  </register>
  <register id="CM_CLKDCOLDO_DPLL_USB" acronym="CM_CLKDCOLDO_DPLL_USB" offset="0xB4" width="32" description="This register provides controls over the CLKDCOLDO output of the DPLL.">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x000000" description="" range="" rwaccess="R"/>
    <bitfield id="ST_DPLL_CLKDCOLDO" width="1" begin="9" end="9" resetval="0" description="DPLL CLKDCOLDO status" range="" rwaccess="R">
      <bitenum value="0" id="0" token="ST_DPLL_CLKDCOLDO_0_r" description="The clock output is gated"/>
      <bitenum value="1" id="1" token="ST_DPLL_CLKDCOLDO_1_r" description="The clock output is enabled"/>
    </bitfield>
    <bitfield id="DPLL_CLKDCOLDO_GATE_CTRL" width="1" begin="8" end="8" resetval="0" description="Control gating of DPLL CLKDCOLDO" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DPLL_CLKDCOLDO_GATE_CTRL_0" description="Automatically gate this clock when there is no request for it"/>
      <bitenum value="1" id="1" token="DPLL_CLKDCOLDO_GATE_CTRL_1" description="Force this clock to stay enabled even if there is no request"/>
    </bitfield>
    <bitfield id="RESERVED" width="8" begin="7" end="0" resetval="0x00" description="" range="" rwaccess="R"/>
  </register>
</module>
