$date
	Sun May 22 18:55:20 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module BitIDCount_tb $end
$var wire 1 ! charReceived $end
$var reg 1 " clk $end
$var reg 1 # enable $end
$var reg 1 $ rst $end
$scope module uut $end
$var wire 1 ! charReceived $end
$var wire 1 " clk $end
$var wire 1 # enable $end
$var wire 1 $ rst $end
$var reg 4 % count [3:0] $end
$var reg 1 & isReceived $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1&
b0 %
0$
0#
1"
1!
$end
#1
0"
#2
1$
0!
0&
1"
#3
0"
#4
1#
1"
#5
0"
#6
b1 %
1"
#7
0"
#8
b10 %
0#
1"
#9
0"
#10
1#
1"
#11
0"
#12
b11 %
1"
#13
0"
#14
0#
b100 %
1"
#15
0"
#16
1#
1"
#17
0"
#18
0#
b101 %
1"
#19
0"
#20
1#
1"
#21
0"
#22
0#
b110 %
1"
#23
0"
#24
1#
1"
#25
0"
#26
b111 %
1"
#27
0"
#28
b1000 %
1"
#29
0"
#30
b1001 %
1"
#31
0"
#32
b1010 %
0#
1"
#33
0"
#34
b0 %
1!
1&
1"
#35
0"
#36
0!
0&
1"
#37
0"
#38
1"
#39
0"
#40
1"
#41
0"
#42
1#
1"
#43
0"
#44
b1 %
1"
#45
0"
#46
b10 %
1"
#47
0"
#48
b11 %
1"
#49
0"
#50
b100 %
1"
#51
0"
#52
b101 %
1"
#53
0"
#54
b110 %
1"
#55
0"
#56
b111 %
1"
#57
0"
#58
b1000 %
1"
#59
0"
#60
b1001 %
1"
#61
0"
#62
b1010 %
1"
#63
0"
#64
b0 %
1!
1&
1"
#65
0"
#66
b1 %
0!
0&
1"
