// Seed: 1848976447
module module_0;
  wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input logic [7:0] id_1;
  assign id_3 = id_1[-1'b0];
  module_0 modCall_1 ();
  static logic id_5;
  ;
endmodule
module module_2 #(
    parameter id_0 = 32'd26,
    parameter id_2 = 32'd18
) (
    input wand _id_0
);
  wire [-1 'b0 : ""] _id_2;
  module_0 modCall_1 ();
  logic [id_0 : -1  &  id_0] id_3 = id_0;
  wire [1 : id_2] id_4;
  assign id_3 = id_4;
endmodule
