

================================================================
== Vitis HLS Report for 'test_symm'
================================================================
* Date:           Tue Nov  7 17:14:39 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        output.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  4.405 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |    Latency (cycles)   |   Latency (absolute)  |        Interval       | Pipeline|
    |    min    |    max    |    min    |    max    |    min    |    max    |   Type  |
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |  182400011|  182400011|  0.803 sec|  0.803 sec|  182400012|  182400012|       no|
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+-----------+-----------+----------+-----------+-----------+---------+----------+
        |                                                   |    Latency (cycles)   | Iteration|  Initiation Interval  |   Trip  |          |
        |                     Loop Name                     |    min    |    max    |  Latency |  achieved |   target  |  Count  | Pipelined|
        +---------------------------------------------------+-----------+-----------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_40_1_VITIS_LOOP_41_2_VITIS_LOOP_42_3  |  182400009|  182400009|        29|         19|         13|  9600000|       yes|
        +---------------------------------------------------+-----------+-----------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     1|        -|        -|    -|
|Expression           |        -|     -|        0|      596|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        0|     5|      816|      880|    0|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      391|    -|
|Register             |        -|     -|      730|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     6|     1546|     1867|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance             |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |ctrl_s_axi_U                       |ctrl_s_axi                      |        0|   0|  112|  168|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U2    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U3   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |mul_8ns_9ns_16_1_1_U4              |mul_8ns_9ns_16_1_1              |        0|   0|    0|   49|    0|
    |mul_8ns_9ns_16_1_1_U5              |mul_8ns_9ns_16_1_1              |        0|   0|    0|   49|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                              |                                |        0|   5|  816|  880|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    +----------------------------------+-------------------------------+--------------+
    |             Instance             |             Module            |  Expression  |
    +----------------------------------+-------------------------------+--------------+
    |mac_muladd_8ns_8ns_8ns_16_4_1_U6  |mac_muladd_8ns_8ns_8ns_16_4_1  |  i0 * i1 + i2|
    +----------------------------------+-------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln40_1_fu_359_p2     |         +|   0|  0|  31|          24|           1|
    |add_ln40_fu_371_p2       |         +|   0|  0|  15|           8|           1|
    |add_ln41_1_fu_535_p2     |         +|   0|  0|  23|          16|           1|
    |add_ln41_fu_482_p2       |         +|   0|  0|  15|           8|           1|
    |add_ln42_fu_529_p2       |         +|   0|  0|  15|           8|           1|
    |add_ln55_fu_638_p2       |         +|   0|  0|  16|          16|          16|
    |add_ln60_fu_609_p2       |         +|   0|  0|  23|          16|          16|
    |empty_12_fu_342_p2       |         +|   0|  0|  16|          16|          16|
    |empty_17_fu_596_p2       |         +|   0|  0|  23|          16|          16|
    |empty_11_fu_332_p2       |         -|   0|  0|  16|          16|          16|
    |empty_15_fu_411_p2       |         -|   0|  0|  23|          16|          16|
    |empty_16_fu_454_p2       |         -|   0|  0|  23|          16|          16|
    |sub_ln47_fu_514_p2       |         -|   0|  0|  16|           9|           9|
    |sub_ln55_fu_632_p2       |         -|   0|  0|  16|          16|          16|
    |and_ln40_fu_476_p2       |       and|   0|  0|   2|           1|           1|
    |ap_condition_1034        |       and|   0|  0|   2|           1|           1|
    |ap_condition_1038        |       and|   0|  0|   2|           1|           1|
    |icmp_ln40_fu_353_p2      |      icmp|   0|  0|  16|          24|          24|
    |icmp_ln41_fu_377_p2      |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln42_fu_470_p2      |      icmp|   0|  0|  11|           8|           7|
    |icmp_ln45_fu_662_p2      |      icmp|   0|  0|  11|           8|           1|
    |icmp_ln47_fu_520_p2      |      icmp|   0|  0|  11|           9|           1|
    |icmp_ln70_fu_667_p2      |      icmp|   0|  0|  11|           8|           7|
    |or_ln41_fu_488_p2        |        or|   0|  0|   2|           1|           1|
    |select_ln40_1_fu_422_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln40_2_fu_694_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln40_3_fu_699_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln40_4_fu_731_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln40_fu_383_p3    |    select|   0|  0|   8|           1|           1|
    |select_ln41_1_fu_502_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln41_2_fu_706_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln41_3_fu_742_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln41_4_fu_541_p3  |    select|   0|  0|  16|           1|           1|
    |select_ln41_fu_494_p3    |    select|   0|  0|   8|           1|           1|
    |v10_fu_714_p3            |    select|   0|  0|  32|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |xor_ln40_fu_464_p2       |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 596|         291|         386|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+-----+-----------+-----+-----------+
    |           Name          | LUT | Input Size| Bits| Total Bits|
    +-------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                |  107|         22|    1|         22|
    |ap_enable_reg_pp0_iter1  |    9|          2|    1|          2|
    |grp_fu_223_p0            |   20|          4|   32|        128|
    |grp_fu_223_p1            |   14|          3|   32|         96|
    |grp_fu_228_p0            |   59|         11|   32|        352|
    |grp_fu_228_p1            |   43|          8|   32|        256|
    |indvar_flatten29_fu_114  |    9|          2|   24|         48|
    |indvar_flatten_fu_106    |    9|          2|   16|         32|
    |reg_237                  |    9|          2|   32|         64|
    |v0_address0              |   20|          4|   16|         64|
    |v1_address0              |   14|          3|   16|         48|
    |v1_address1              |   14|          3|   16|         48|
    |v2_address0              |   14|          3|   16|         48|
    |v2_d0                    |   14|          3|   32|         96|
    |v5_fu_94                 |    9|          2|   32|         64|
    |v6_fu_110                |    9|          2|    8|         16|
    |v7_fu_102                |    9|          2|    8|         16|
    |v8_fu_98                 |    9|          2|    8|         16|
    +-------------------------+-----+-----------+-----+-----------+
    |Total                    |  391|         80|  354|       1416|
    +-------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |add_ln40_reg_845                 |   8|   0|    8|          0|
    |add_ln41_reg_879                 |   8|   0|    8|          0|
    |add_ln60_reg_922                 |  16|   0|   16|          0|
    |and_ln40_reg_873                 |   1|   0|    1|          0|
    |ap_CS_fsm                        |  21|   0|   21|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |empty_16_reg_862                 |  12|   0|   16|          4|
    |icmp_ln40_reg_841                |   1|   0|    1|          0|
    |icmp_ln41_reg_850                |   1|   0|    1|          0|
    |icmp_ln45_reg_953                |   1|   0|    1|          0|
    |icmp_ln47_reg_898                |   1|   0|    1|          0|
    |icmp_ln70_reg_963                |   1|   0|    1|          0|
    |icmp_ln70_reg_963_pp0_iter1_reg  |   1|   0|    1|          0|
    |indvar_flatten29_fu_114          |  24|   0|   24|          0|
    |indvar_flatten_fu_106            |  16|   0|   16|          0|
    |reg_237                          |  32|   0|   32|          0|
    |reg_242                          |  32|   0|   32|          0|
    |reg_247                          |  32|   0|   32|          0|
    |reg_253                          |  32|   0|   32|          0|
    |reg_258                          |  32|   0|   32|          0|
    |select_ln40_2_reg_993            |  32|   0|   32|          0|
    |select_ln41_1_reg_893            |   8|   0|    8|          0|
    |select_ln41_3_reg_1023           |  32|   0|   32|          0|
    |select_ln41_reg_884              |   8|   0|    8|          0|
    |v0_load_reg_902                  |  32|   0|   32|          0|
    |v10_reg_1003                     |  32|   0|   32|          0|
    |v14_reg_977                      |  32|   0|   32|          0|
    |v18_reg_1008                     |  32|   0|   32|          0|
    |v1_load_1_reg_958                |  32|   0|   32|          0|
    |v24_mid1_reg_937                 |  32|   0|   32|          0|
    |v24_reg_987                      |  32|   0|   32|          0|
    |v2_addr_1_reg_932                |  16|   0|   16|          0|
    |v2_addr_reg_1018                 |  16|   0|   16|          0|
    |v3_read_reg_826                  |  32|   0|   32|          0|
    |v4_read_reg_821                  |  32|   0|   32|          0|
    |v5_fu_94                         |  32|   0|   32|          0|
    |v6_fu_110                        |   8|   0|    8|          0|
    |v7_fu_102                        |   8|   0|    8|          0|
    |v8_fu_98                         |   8|   0|    8|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 730|   0|  734|          4|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|s_axi_ctrl_AWVALID  |   in|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_AWREADY  |  out|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_AWADDR   |   in|    5|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_WVALID   |   in|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_WREADY   |  out|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_WDATA    |   in|   32|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_WSTRB    |   in|    4|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_ARVALID  |   in|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_ARREADY  |  out|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_ARADDR   |   in|    5|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_RVALID   |  out|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_RREADY   |   in|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_RDATA    |  out|   32|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_RRESP    |  out|    2|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_BVALID   |  out|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_BREADY   |   in|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_BRESP    |  out|    2|       s_axi|          ctrl|        scalar|
|ap_clk              |   in|    1|  ap_ctrl_hs|     test_symm|  return value|
|ap_rst_n            |   in|    1|  ap_ctrl_hs|     test_symm|  return value|
|interrupt           |  out|    1|  ap_ctrl_hs|     test_symm|  return value|
|v0_address0         |  out|   16|   ap_memory|            v0|         array|
|v0_ce0              |  out|    1|   ap_memory|            v0|         array|
|v0_q0               |   in|   32|   ap_memory|            v0|         array|
|v1_address0         |  out|   16|   ap_memory|            v1|         array|
|v1_ce0              |  out|    1|   ap_memory|            v1|         array|
|v1_q0               |   in|   32|   ap_memory|            v1|         array|
|v1_address1         |  out|   16|   ap_memory|            v1|         array|
|v1_ce1              |  out|    1|   ap_memory|            v1|         array|
|v1_q1               |   in|   32|   ap_memory|            v1|         array|
|v2_address0         |  out|   16|   ap_memory|            v2|         array|
|v2_ce0              |  out|    1|   ap_memory|            v2|         array|
|v2_we0              |  out|    1|   ap_memory|            v2|         array|
|v2_d0               |  out|   32|   ap_memory|            v2|         array|
|v2_q0               |   in|   32|   ap_memory|            v2|         array|
+--------------------+-----+-----+------------+--------------+--------------+

