# Generated by Yosys 0.7+459 (git sha1 b0b08da, i686-w64-mingw32-g++ 5.3.0 -Os)

.model top
.inputs serial_rx clk16 rst
.outputs serial_tx
.names $false
.names $true
1
.names $undef
.gate SB_LUT4 I0=interface_dat_w[4] I1=$abc$32570$n2997 I2=$false I3=$false O=$abc$32570$n1
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$32570$n2438 I1=$abc$32570$n2439_1 I2=$abc$32570$n2440 I3=$false O=$abc$32570$n2997
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$32570$n72 I1=$abc$32570$n74 I2=$abc$32570$n76 I3=$abc$32570$n78 O=$abc$32570$n2438
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$32570$n64 I1=$abc$32570$n66 I2=$abc$32570$n68 I3=$abc$32570$n70 O=$abc$32570$n2439_1
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$32570$n56 I1=$abc$32570$n58 I2=$abc$32570$n60 I3=$abc$32570$n62 O=$abc$32570$n2440
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=interface_dat_w[6] I1=$abc$32570$n2997 I2=$false I3=$false O=$abc$32570$n3
.param LUT_INIT 0100
.gate SB_LUT4 I0=csrbank0_rxempty_r I1=$abc$32570$n2997 I2=$false I3=$false O=$abc$32570$n5
.param LUT_INIT 0100
.gate SB_LUT4 I0=interface_dat_w[2] I1=$abc$32570$n2997 I2=$false I3=$false O=$abc$32570$n7
.param LUT_INIT 0100
.gate SB_LUT4 I0=interface_dat_w[5] I1=$abc$32570$n2997 I2=$false I3=$false O=$abc$32570$n9
.param LUT_INIT 0100
.gate SB_LUT4 I0=interface_dat_w[1] I1=$abc$32570$n2997 I2=$false I3=$false O=$abc$32570$n11
.param LUT_INIT 0100
.gate SB_LUT4 I0=rst I1=$abc$32570$n3702 I2=$false I3=$false O=$abc$32570$n13
.param LUT_INIT 1011
.gate SB_LUT4 I0=rst I1=$abc$32570$n58 I2=$false I3=$false O=$abc$32570$n15
.param LUT_INIT 1011
.gate SB_LUT4 I0=rst I1=$abc$32570$n3703 I2=$false I3=$false O=$abc$32570$n17
.param LUT_INIT 1011
.gate SB_LUT4 I0=rst I1=$abc$32570$n3704 I2=$false I3=$false O=$abc$32570$n19
.param LUT_INIT 1011
.gate SB_LUT4 I0=rst I1=$abc$32570$n3705 I2=$false I3=$false O=$abc$32570$n21
.param LUT_INIT 1011
.gate SB_LUT4 I0=rst I1=$abc$32570$n3706 I2=$false I3=$false O=$abc$32570$n23
.param LUT_INIT 1011
.gate SB_LUT4 I0=rst I1=$abc$32570$n3707 I2=$false I3=$false O=$abc$32570$n25
.param LUT_INIT 1011
.gate SB_LUT4 I0=rst I1=$abc$32570$n3708 I2=$false I3=$false O=$abc$32570$n27
.param LUT_INIT 1011
.gate SB_LUT4 I0=rst I1=$abc$32570$n3709 I2=$false I3=$false O=$abc$32570$n29
.param LUT_INIT 1011
.gate SB_LUT4 I0=rst I1=$abc$32570$n3710 I2=$false I3=$false O=$abc$32570$n31
.param LUT_INIT 1011
.gate SB_LUT4 I0=rst I1=$abc$32570$n3711 I2=$false I3=$false O=$abc$32570$n33
.param LUT_INIT 1011
.gate SB_LUT4 I0=rst I1=$abc$32570$n3712 I2=$false I3=$false O=$abc$32570$n35
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$32570$n4975 I1=lm32_cpu.write_idx_w[1] I2=$abc$32570$n2527_1 I3=$abc$32570$n2459_1 O=$abc$32570$n105
.param LUT_INIT 0110111111111111
.gate SB_LUT4 I0=$abc$32570$n4979 I1=lm32_cpu.write_idx_w[3] I2=lm32_cpu.write_idx_w[2] I3=$abc$32570$n4977 O=$abc$32570$n2459_1
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.instruction_d[24] I1=lm32_cpu.instruction_unit.wb_data_f[24] I2=$abc$32570$n2461_1 I3=$abc$32570$n2997 O=$abc$32570$n4979
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$32570$n2462 I1=$abc$32570$n2517_1 I2=$abc$32570$n2521_1 I3=$false O=$abc$32570$n2461_1
.param LUT_INIT 00000001
.gate SB_LUT4 I0=$abc$32570$n2505_1 I1=$abc$32570$n2490 I2=$abc$32570$n2463_1 I3=$abc$32570$n2503_1 O=$abc$32570$n2462
.param LUT_INIT 0000000011111110
.gate SB_LUT4 I0=lm32_cpu.decoder.load I1=$abc$32570$n4713 I2=$abc$32570$n2464 I3=$abc$32570$n2487_1 O=$abc$32570$n2463_1
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=$abc$32570$n2465_1 I1=$abc$32570$n2473_1 I2=lm32_cpu.write_enable_x I3=lm32_cpu.valid_x O=$abc$32570$n2464
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=lm32_cpu.load_store_unit.d_cyc_o I1=$abc$32570$n2466 I2=$abc$32570$n2470 I3=$abc$32570$n2472 O=$abc$32570$n2465_1
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=$abc$32570$n2467_1 I1=$abc$32570$n2468 I2=lm32_cpu.store_x I3=$abc$32570$n2469_1 O=$abc$32570$n2466
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=uart_storage_full[1] I1=uart_rx_pending I2=uart_storage_full[0] I3=uart_tx_pending O=$abc$32570$n2467_1
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=lm32_cpu.interrupt_unit.ie I1=lm32_cpu.interrupt_unit.im[2] I2=$false I3=$false O=$abc$32570$n2468
.param LUT_INIT 1000
.gate SB_LUT4 I0=lm32_cpu.store_m I1=lm32_cpu.load_m I2=lm32_cpu.load_x I3=$false O=$abc$32570$n2469_1
.param LUT_INIT 00000001
.gate SB_LUT4 I0=$abc$32570$n2471_1 I1=lm32_cpu.valid_m I2=lm32_cpu.branch_m I3=lm32_cpu.exception_m O=$abc$32570$n2470
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=lm32_cpu.branch_predict_m I1=lm32_cpu.branch_predict_taken_m I2=lm32_cpu.condition_met_m I3=$false O=$abc$32570$n2471_1
.param LUT_INIT 00000111
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.i_cyc_o I1=lm32_cpu.load_store_unit.stall_wb_load I2=$false I3=$false O=$abc$32570$n2472
.param LUT_INIT 0001
.gate SB_LUT4 I0=lm32_cpu.write_idx_x[2] I1=lm32_cpu.instruction_unit.instruction_d[23] I2=$abc$32570$n2474 I3=$abc$32570$n2475_1 O=$abc$32570$n2473_1
.param LUT_INIT 1001000000000000
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.instruction_d[21] I1=lm32_cpu.write_idx_x[0] I2=lm32_cpu.write_idx_x[1] I3=lm32_cpu.instruction_unit.instruction_d[22] O=$abc$32570$n2474
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=lm32_cpu.write_idx_x[3] I1=lm32_cpu.instruction_unit.instruction_d[24] I2=lm32_cpu.write_idx_x[4] I3=lm32_cpu.instruction_unit.instruction_d[25] O=$abc$32570$n2475_1
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=lm32_cpu.write_idx_x[2] I1=lm32_cpu.instruction_unit.instruction_d[18] I2=$false I3=$false O=$abc$32570$n2480
.param LUT_INIT 0110
.gate SB_LUT4 I0=$abc$32570$n2486 I1=$abc$32570$n2483_1 I2=lm32_cpu.decoder.select_call_immediate I3=lm32_cpu.instruction_unit.instruction_d[30] O=lm32_cpu.decoder.load
.param LUT_INIT 0000110000000101
.gate SB_LUT4 I0=$abc$32570$n2484 I1=$abc$32570$n2485_1 I2=$false I3=$false O=$abc$32570$n2483_1
.param LUT_INIT 1000
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.instruction_d[26] I1=lm32_cpu.instruction_unit.instruction_d[27] I2=$false I3=$false O=$abc$32570$n2484
.param LUT_INIT 0001
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.instruction_d[29] I1=lm32_cpu.decoder.sign_extend I2=$false I3=$false O=$abc$32570$n2485_1
.param LUT_INIT 0001
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.instruction_d[26] I1=lm32_cpu.instruction_unit.instruction_d[29] I2=lm32_cpu.instruction_unit.instruction_d[27] I3=lm32_cpu.decoder.sign_extend O=$abc$32570$n2486
.param LUT_INIT 1101111000111111
.gate SB_LUT4 I0=$abc$32570$n2489_1 I1=$abc$32570$n2488 I2=lm32_cpu.x_bypass_enable_x I3=$false O=$abc$32570$n2487_1
.param LUT_INIT 00001011
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.instruction_d[30] I1=lm32_cpu.decoder.select_call_immediate I2=$false I3=$false O=$abc$32570$n2488
.param LUT_INIT 1000
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.instruction_d[26] I1=lm32_cpu.decoder.sign_extend I2=lm32_cpu.instruction_unit.instruction_d[27] I3=lm32_cpu.instruction_unit.instruction_d[29] O=$abc$32570$n2489_1
.param LUT_INIT 1011111011111111
.gate SB_LUT4 I0=$abc$32570$n2502 I1=$abc$32570$n2491_1 I2=$abc$32570$n2499_1 I3=$abc$32570$n2492 O=$abc$32570$n2490
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=$abc$32570$n2465_1 I1=lm32_cpu.valid_x I2=$false I3=$false O=$abc$32570$n2491_1
.param LUT_INIT 0100
.gate SB_LUT4 I0=lm32_cpu.eret_d I1=lm32_cpu.scall_d I2=lm32_cpu.instruction_unit.bus_error_d I3=$false O=$abc$32570$n2492
.param LUT_INIT 00000001
.gate SB_LUT4 I0=$abc$32570$n2483_1 I1=$abc$32570$n2488 I2=$abc$32570$n2494 I3=lm32_cpu.instruction_unit.instruction_d[24] O=lm32_cpu.eret_d
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.instruction_d[21] I1=lm32_cpu.instruction_unit.instruction_d[22] I2=lm32_cpu.instruction_unit.instruction_d[23] I3=lm32_cpu.instruction_unit.instruction_d[25] O=$abc$32570$n2494
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$32570$n2496 I1=lm32_cpu.instruction_unit.instruction_d[2] I2=$false I3=$false O=lm32_cpu.scall_d
.param LUT_INIT 1000
.gate SB_LUT4 I0=lm32_cpu.decoder.sign_extend I1=$abc$32570$n2498 I2=lm32_cpu.instruction_unit.instruction_d[29] I3=$abc$32570$n2497_1 O=$abc$32570$n2496
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.instruction_d[26] I1=lm32_cpu.instruction_unit.instruction_d[27] I2=$false I3=$false O=$abc$32570$n2497_1
.param LUT_INIT 1000
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.instruction_d[30] I1=lm32_cpu.decoder.select_call_immediate I2=$false I3=$false O=$abc$32570$n2498
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$32570$n2500 I1=$abc$32570$n2501_1 I2=lm32_cpu.load_store_unit.d_cyc_o I3=$false O=$abc$32570$n2499_1
.param LUT_INIT 00000001
.gate SB_LUT4 I0=lm32_cpu.exception_m I1=lm32_cpu.valid_m I2=lm32_cpu.load_m I3=$false O=$abc$32570$n2500
.param LUT_INIT 01000000
.gate SB_LUT4 I0=lm32_cpu.exception_m I1=lm32_cpu.valid_m I2=lm32_cpu.store_m I3=$false O=$abc$32570$n2501_1
.param LUT_INIT 01000000
.gate SB_LUT4 I0=lm32_cpu.store_x I1=lm32_cpu.load_x I2=$false I3=$false O=$abc$32570$n2502
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$32570$n2504 I1=$abc$32570$n2465_1 I2=$false I3=$false O=$abc$32570$n2503_1
.param LUT_INIT 0100
.gate SB_LUT4 I0=lm32_cpu.branch_predict_m I1=lm32_cpu.condition_met_m I2=lm32_cpu.exception_m I3=lm32_cpu.branch_predict_taken_m O=$abc$32570$n2504
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=lm32_cpu.decoder.load I1=$abc$32570$n2512 I2=$abc$32570$n4717_1 I3=$abc$32570$n2516 O=$abc$32570$n2505_1
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=$abc$32570$n2513_1 I1=$abc$32570$n2514 I2=$abc$32570$n2515_1 I3=$false O=$abc$32570$n2512
.param LUT_INIT 10000000
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.instruction_d[17] I1=lm32_cpu.write_idx_m[1] I2=lm32_cpu.instruction_unit.instruction_d[19] I3=lm32_cpu.write_idx_m[3] O=$abc$32570$n2513_1
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.instruction_d[16] I1=lm32_cpu.write_idx_m[0] I2=lm32_cpu.write_enable_m I3=lm32_cpu.valid_m O=$abc$32570$n2514
.param LUT_INIT 1001000000000000
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.instruction_d[18] I1=lm32_cpu.write_idx_m[2] I2=lm32_cpu.instruction_unit.instruction_d[20] I3=lm32_cpu.write_idx_m[4] O=$abc$32570$n2515_1
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$abc$32570$n2489_1 I1=$abc$32570$n2488 I2=lm32_cpu.m_bypass_enable_m I3=$false O=$abc$32570$n2516
.param LUT_INIT 00001011
.gate SB_LUT4 I0=$abc$32570$n2518 I1=$abc$32570$n2465_1 I2=$false I3=$false O=$abc$32570$n2517_1
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$32570$n2519_1 I1=$abc$32570$n2520 I2=$false I3=$false O=$abc$32570$n2518
.param LUT_INIT 1000
.gate SB_LUT4 I0=lm32_cpu.load_store_unit.d_cyc_o I1=$abc$32570$n2466 I2=$abc$32570$n2472 I3=$false O=$abc$32570$n2519_1
.param LUT_INIT 11010000
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.state[2] I1=lm32_cpu.mc_arithmetic.state[0] I2=lm32_cpu.mc_arithmetic.state[1] I3=$false O=$abc$32570$n2520
.param LUT_INIT 00000001
.gate SB_LUT4 I0=$abc$32570$n2491_1 I1=lm32_cpu.csr_write_enable_d I2=lm32_cpu.load_x I3=$false O=$abc$32570$n2521_1
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$32570$n2523_1 I1=$abc$32570$n2488 I2=$false I3=$false O=lm32_cpu.csr_write_enable_d
.param LUT_INIT 1000
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.instruction_d[29] I1=$abc$32570$n2484 I2=lm32_cpu.decoder.sign_extend I3=$false O=$abc$32570$n2523_1
.param LUT_INIT 01000000
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.instruction_d[23] I1=lm32_cpu.instruction_unit.wb_data_f[23] I2=$abc$32570$n2461_1 I3=$abc$32570$n2997 O=$abc$32570$n4977
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$32570$n4974 I1=$abc$32570$n2997 I2=$false I3=$false O=$abc$32570$n4975
.param LUT_INIT 1000
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.instruction_d[22] I1=lm32_cpu.instruction_unit.wb_data_f[22] I2=$abc$32570$n2461_1 I3=$false O=$abc$32570$n4974
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$32570$n4973 I1=lm32_cpu.write_idx_w[0] I2=$abc$32570$n4981 I3=lm32_cpu.write_idx_w[4] O=$abc$32570$n2527_1
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.instruction_d[21] I1=lm32_cpu.instruction_unit.wb_data_f[21] I2=$abc$32570$n2461_1 I3=$abc$32570$n2997 O=$abc$32570$n4973
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.instruction_d[25] I1=lm32_cpu.instruction_unit.wb_data_f[25] I2=$abc$32570$n2461_1 I3=$abc$32570$n2997 O=$abc$32570$n4981
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$0\uart_rx_fifo_consume[3:0][1] I1=uart_rx_fifo_produce[1] I2=$abc$32570$n2531_1 I3=$abc$32570$n2543_1 O=$abc$32570$n112
.param LUT_INIT 0110111111111111
.gate SB_LUT4 I0=$0\uart_rx_fifo_consume[3:0][0] I1=uart_rx_fifo_produce[0] I2=$0\uart_rx_fifo_consume[3:0][3] I3=uart_rx_fifo_produce[3] O=$abc$32570$n2531_1
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$abc$32570$n3473 I1=$abc$32570$n2997 I2=$false I3=$false O=$0\uart_rx_fifo_consume[3:0][0]
.param LUT_INIT 1000
.gate SB_LUT4 I0=uart_rx_fifo_consume[0] I1=$abc$32570$n3472 I2=$abc$32570$n2534 I3=$false O=$abc$32570$n3473
.param LUT_INIT 11001010
.gate SB_LUT4 I0=csrbank0_rxempty_w I1=$abc$32570$n2535_1 I2=interface_dat_w[1] I3=$false O=$abc$32570$n2534
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$32570$n2536 I1=$abc$32570$n2538 I2=interface_adr[2] I3=interface_we O=$abc$32570$n2535_1
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=interface_adr[9] I1=$abc$32570$n2537_1 I2=interface_adr[10] I3=$false O=$abc$32570$n2536
.param LUT_INIT 01000000
.gate SB_LUT4 I0=interface_adr[13] I1=interface_adr[11] I2=interface_adr[12] I3=$false O=$abc$32570$n2537_1
.param LUT_INIT 00000001
.gate SB_LUT4 I0=interface_adr[0] I1=interface_adr[1] I2=$false I3=$false O=$abc$32570$n2538
.param LUT_INIT 0001
.gate SB_LUT4 I0=uart_rx_fifo_level[4] I1=$abc$32570$n2540 I2=$false I3=$false O=csrbank0_rxempty_w
.param LUT_INIT 0100
.gate SB_LUT4 I0=uart_rx_fifo_level[0] I1=uart_rx_fifo_level[1] I2=uart_rx_fifo_level[2] I3=uart_rx_fifo_level[3] O=$abc$32570$n2540
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$32570$n3482 I1=$abc$32570$n2997 I2=$false I3=$false O=$0\uart_rx_fifo_consume[3:0][3]
.param LUT_INIT 1000
.gate SB_LUT4 I0=uart_rx_fifo_consume[3] I1=$abc$32570$n3481 I2=$abc$32570$n2534 I3=$false O=$abc$32570$n3482
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$0\uart_rx_fifo_consume[3:0][2] I1=uart_rx_fifo_produce[2] I2=$false I3=$false O=$abc$32570$n2543_1
.param LUT_INIT 1001
.gate SB_LUT4 I0=$abc$32570$n3479 I1=$abc$32570$n2997 I2=$false I3=$false O=$0\uart_rx_fifo_consume[3:0][2]
.param LUT_INIT 1000
.gate SB_LUT4 I0=uart_rx_fifo_consume[2] I1=$abc$32570$n3478 I2=$abc$32570$n2534 I3=$false O=$abc$32570$n3479
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$32570$n3476 I1=$abc$32570$n2997 I2=$false I3=$false O=$0\uart_rx_fifo_consume[3:0][1]
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$32570$n2534 I1=uart_rx_fifo_consume[0] I2=uart_rx_fifo_consume[1] I3=$false O=$abc$32570$n3476
.param LUT_INIT 01111000
.gate SB_LUT4 I0=$0\uart_tx_fifo_consume[3:0][1] I1=uart_tx_fifo_produce[1] I2=$abc$32570$n2549_1 I3=$abc$32570$n2556 O=$abc$32570$n119
.param LUT_INIT 0110111111111111
.gate SB_LUT4 I0=$0\uart_tx_fifo_consume[3:0][0] I1=uart_tx_fifo_produce[0] I2=$0\uart_tx_fifo_consume[3:0][3] I3=uart_tx_fifo_produce[3] O=$abc$32570$n2549_1
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$abc$32570$n3501 I1=$abc$32570$n2997 I2=$false I3=$false O=$0\uart_tx_fifo_consume[3:0][0]
.param LUT_INIT 1000
.gate SB_LUT4 I0=uart_tx_fifo_consume[0] I1=$abc$32570$n3500 I2=$abc$32570$n2552_1 I3=$false O=$abc$32570$n3501
.param LUT_INIT 11001010
.gate SB_LUT4 I0=uart_tx_fifo_level[4] I1=$abc$32570$n2553 I2=uart_phy_sink_ready I3=$false O=$abc$32570$n2552_1
.param LUT_INIT 10110000
.gate SB_LUT4 I0=uart_tx_fifo_level[0] I1=uart_tx_fifo_level[1] I2=uart_tx_fifo_level[2] I3=uart_tx_fifo_level[3] O=$abc$32570$n2553
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$32570$n3510 I1=$abc$32570$n2997 I2=$false I3=$false O=$0\uart_tx_fifo_consume[3:0][3]
.param LUT_INIT 1000
.gate SB_LUT4 I0=uart_tx_fifo_consume[3] I1=$abc$32570$n3509 I2=$abc$32570$n2552_1 I3=$false O=$abc$32570$n3510
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$0\uart_tx_fifo_consume[3:0][2] I1=uart_tx_fifo_produce[2] I2=$false I3=$false O=$abc$32570$n2556
.param LUT_INIT 1001
.gate SB_LUT4 I0=$abc$32570$n3507 I1=$abc$32570$n2997 I2=$false I3=$false O=$0\uart_tx_fifo_consume[3:0][2]
.param LUT_INIT 1000
.gate SB_LUT4 I0=uart_tx_fifo_consume[2] I1=$abc$32570$n3506 I2=$abc$32570$n2552_1 I3=$false O=$abc$32570$n3507
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$32570$n3504 I1=$abc$32570$n2997 I2=$false I3=$false O=$0\uart_tx_fifo_consume[3:0][1]
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$32570$n2552_1 I1=uart_tx_fifo_consume[0] I2=uart_tx_fifo_consume[1] I3=$false O=$abc$32570$n3504
.param LUT_INIT 01111000
.gate SB_LUT4 I0=grant I1=lm32_cpu.instruction_unit.i_cyc_o I2=lm32_cpu.load_store_unit.d_cyc_o I3=$false O=$abc$32570$n423
.param LUT_INIT 10110010
.gate SB_LUT4 I0=$abc$32570$n2563_1 I1=lm32_cpu.mc_arithmetic.state[2] I2=$abc$32570$n2565 I3=$false O=$abc$32570$n548
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$32570$n2564_1 I1=lm32_cpu.mc_arithmetic.b[31] I2=$false I3=$false O=$abc$32570$n2563_1
.param LUT_INIT 1000
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.state[1] I1=lm32_cpu.mc_arithmetic.state[0] I2=$false I3=$false O=$abc$32570$n2564_1
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$32570$n2567_1 I1=lm32_cpu.mc_arithmetic.p[31] I2=$abc$32570$n2566_1 I3=lm32_cpu.mc_arithmetic.a[31] O=$abc$32570$n2565
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.state[2] I1=lm32_cpu.mc_arithmetic.state[0] I2=lm32_cpu.mc_arithmetic.state[1] I3=$false O=$abc$32570$n2566_1
.param LUT_INIT 01000010
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.state[2] I1=lm32_cpu.mc_arithmetic.state[0] I2=lm32_cpu.mc_arithmetic.state[1] I3=$false O=$abc$32570$n2567_1
.param LUT_INIT 11101011
.gate SB_LUT4 I0=$abc$32570$n2569_1 I1=lm32_cpu.mc_arithmetic.state[2] I2=$abc$32570$n2570_1 I3=$false O=$abc$32570$n553
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$32570$n2564_1 I1=lm32_cpu.mc_arithmetic.b[30] I2=$false I3=$false O=$abc$32570$n2569_1
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$32570$n2567_1 I1=lm32_cpu.mc_arithmetic.p[30] I2=$abc$32570$n2566_1 I3=lm32_cpu.mc_arithmetic.a[30] O=$abc$32570$n2570_1
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$32570$n2572_1 I1=lm32_cpu.mc_arithmetic.state[2] I2=$abc$32570$n2573_1 I3=$false O=$abc$32570$n558
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$32570$n2564_1 I1=lm32_cpu.mc_arithmetic.b[29] I2=$false I3=$false O=$abc$32570$n2572_1
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$32570$n2567_1 I1=lm32_cpu.mc_arithmetic.p[29] I2=$abc$32570$n2566_1 I3=lm32_cpu.mc_arithmetic.a[29] O=$abc$32570$n2573_1
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$32570$n2575_1 I1=lm32_cpu.mc_arithmetic.state[2] I2=$abc$32570$n2576_1 I3=$false O=$abc$32570$n563
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$32570$n2564_1 I1=lm32_cpu.mc_arithmetic.b[28] I2=$false I3=$false O=$abc$32570$n2575_1
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$32570$n2567_1 I1=lm32_cpu.mc_arithmetic.p[28] I2=$abc$32570$n2566_1 I3=lm32_cpu.mc_arithmetic.a[28] O=$abc$32570$n2576_1
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$32570$n2578_1 I1=lm32_cpu.mc_arithmetic.state[2] I2=$abc$32570$n2579_1 I3=$false O=$abc$32570$n568
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$32570$n2564_1 I1=lm32_cpu.mc_arithmetic.b[27] I2=$false I3=$false O=$abc$32570$n2578_1
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$32570$n2567_1 I1=lm32_cpu.mc_arithmetic.p[27] I2=$abc$32570$n2566_1 I3=lm32_cpu.mc_arithmetic.a[27] O=$abc$32570$n2579_1
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$32570$n2581_1 I1=lm32_cpu.mc_arithmetic.state[2] I2=$abc$32570$n2582_1 I3=$false O=$abc$32570$n573
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$32570$n2564_1 I1=lm32_cpu.mc_arithmetic.b[26] I2=$false I3=$false O=$abc$32570$n2581_1
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$32570$n2567_1 I1=lm32_cpu.mc_arithmetic.p[26] I2=$abc$32570$n2566_1 I3=lm32_cpu.mc_arithmetic.a[26] O=$abc$32570$n2582_1
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$32570$n2584_1 I1=lm32_cpu.mc_arithmetic.state[2] I2=$abc$32570$n2585_1 I3=$false O=$abc$32570$n578
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$32570$n2564_1 I1=lm32_cpu.mc_arithmetic.b[25] I2=$false I3=$false O=$abc$32570$n2584_1
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$32570$n2567_1 I1=lm32_cpu.mc_arithmetic.p[25] I2=$abc$32570$n2566_1 I3=lm32_cpu.mc_arithmetic.a[25] O=$abc$32570$n2585_1
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$32570$n2587_1 I1=lm32_cpu.mc_arithmetic.state[2] I2=$abc$32570$n2588_1 I3=$false O=$abc$32570$n583
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$32570$n2564_1 I1=lm32_cpu.mc_arithmetic.b[24] I2=$false I3=$false O=$abc$32570$n2587_1
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$32570$n2567_1 I1=lm32_cpu.mc_arithmetic.p[24] I2=$abc$32570$n2566_1 I3=lm32_cpu.mc_arithmetic.a[24] O=$abc$32570$n2588_1
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$32570$n2590_1 I1=lm32_cpu.mc_arithmetic.state[2] I2=$abc$32570$n2591_1 I3=$false O=$abc$32570$n588
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$32570$n2564_1 I1=lm32_cpu.mc_arithmetic.b[23] I2=$false I3=$false O=$abc$32570$n2590_1
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$32570$n2567_1 I1=lm32_cpu.mc_arithmetic.p[23] I2=$abc$32570$n2566_1 I3=lm32_cpu.mc_arithmetic.a[23] O=$abc$32570$n2591_1
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$32570$n2593_1 I1=lm32_cpu.mc_arithmetic.state[2] I2=$abc$32570$n2594_1 I3=$false O=$abc$32570$n593
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$32570$n2564_1 I1=lm32_cpu.mc_arithmetic.b[22] I2=$false I3=$false O=$abc$32570$n2593_1
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$32570$n2567_1 I1=lm32_cpu.mc_arithmetic.p[22] I2=$abc$32570$n2566_1 I3=lm32_cpu.mc_arithmetic.a[22] O=$abc$32570$n2594_1
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$32570$n2596_1 I1=lm32_cpu.mc_arithmetic.state[2] I2=$abc$32570$n2597_1 I3=$false O=$abc$32570$n598
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$32570$n2564_1 I1=lm32_cpu.mc_arithmetic.b[21] I2=$false I3=$false O=$abc$32570$n2596_1
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$32570$n2567_1 I1=lm32_cpu.mc_arithmetic.p[21] I2=$abc$32570$n2566_1 I3=lm32_cpu.mc_arithmetic.a[21] O=$abc$32570$n2597_1
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$32570$n2599_1 I1=lm32_cpu.mc_arithmetic.state[2] I2=$abc$32570$n2600_1 I3=$false O=$abc$32570$n603
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$32570$n2564_1 I1=lm32_cpu.mc_arithmetic.b[20] I2=$false I3=$false O=$abc$32570$n2599_1
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$32570$n2567_1 I1=lm32_cpu.mc_arithmetic.p[20] I2=$abc$32570$n2566_1 I3=lm32_cpu.mc_arithmetic.a[20] O=$abc$32570$n2600_1
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$32570$n2602_1 I1=lm32_cpu.mc_arithmetic.state[2] I2=$abc$32570$n2603_1 I3=$false O=$abc$32570$n608
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$32570$n2564_1 I1=lm32_cpu.mc_arithmetic.b[19] I2=$false I3=$false O=$abc$32570$n2602_1
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$32570$n2567_1 I1=lm32_cpu.mc_arithmetic.p[19] I2=$abc$32570$n2566_1 I3=lm32_cpu.mc_arithmetic.a[19] O=$abc$32570$n2603_1
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$32570$n2605_1 I1=lm32_cpu.mc_arithmetic.state[2] I2=$abc$32570$n2606_1 I3=$false O=$abc$32570$n613
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$32570$n2564_1 I1=lm32_cpu.mc_arithmetic.b[18] I2=$false I3=$false O=$abc$32570$n2605_1
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$32570$n2567_1 I1=lm32_cpu.mc_arithmetic.p[18] I2=$abc$32570$n2566_1 I3=lm32_cpu.mc_arithmetic.a[18] O=$abc$32570$n2606_1
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$32570$n2608_1 I1=lm32_cpu.mc_arithmetic.state[2] I2=$abc$32570$n2609_1 I3=$false O=$abc$32570$n618
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$32570$n2564_1 I1=lm32_cpu.mc_arithmetic.b[17] I2=$false I3=$false O=$abc$32570$n2608_1
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$32570$n2567_1 I1=lm32_cpu.mc_arithmetic.p[17] I2=$abc$32570$n2566_1 I3=lm32_cpu.mc_arithmetic.a[17] O=$abc$32570$n2609_1
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$32570$n2611_1 I1=lm32_cpu.mc_arithmetic.state[2] I2=$abc$32570$n2612_1 I3=$false O=$abc$32570$n623
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$32570$n2564_1 I1=lm32_cpu.mc_arithmetic.b[16] I2=$false I3=$false O=$abc$32570$n2611_1
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$32570$n2567_1 I1=lm32_cpu.mc_arithmetic.p[16] I2=$abc$32570$n2566_1 I3=lm32_cpu.mc_arithmetic.a[16] O=$abc$32570$n2612_1
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$32570$n2614_1 I1=lm32_cpu.mc_arithmetic.state[2] I2=$abc$32570$n2615_1 I3=$false O=$abc$32570$n628
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$32570$n2564_1 I1=lm32_cpu.mc_arithmetic.b[15] I2=$false I3=$false O=$abc$32570$n2614_1
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$32570$n2567_1 I1=lm32_cpu.mc_arithmetic.p[15] I2=$abc$32570$n2566_1 I3=lm32_cpu.mc_arithmetic.a[15] O=$abc$32570$n2615_1
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$32570$n2617_1 I1=lm32_cpu.mc_arithmetic.state[2] I2=$abc$32570$n2618_1 I3=$false O=$abc$32570$n633
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$32570$n2564_1 I1=lm32_cpu.mc_arithmetic.b[14] I2=$false I3=$false O=$abc$32570$n2617_1
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$32570$n2567_1 I1=lm32_cpu.mc_arithmetic.p[14] I2=$abc$32570$n2566_1 I3=lm32_cpu.mc_arithmetic.a[14] O=$abc$32570$n2618_1
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$32570$n2620_1 I1=lm32_cpu.mc_arithmetic.state[2] I2=$abc$32570$n2621_1 I3=$false O=$abc$32570$n638
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$32570$n2564_1 I1=lm32_cpu.mc_arithmetic.b[13] I2=$false I3=$false O=$abc$32570$n2620_1
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$32570$n2567_1 I1=lm32_cpu.mc_arithmetic.p[13] I2=$abc$32570$n2566_1 I3=lm32_cpu.mc_arithmetic.a[13] O=$abc$32570$n2621_1
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$32570$n2623_1 I1=lm32_cpu.mc_arithmetic.state[2] I2=$abc$32570$n2624_1 I3=$false O=$abc$32570$n643
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$32570$n2564_1 I1=lm32_cpu.mc_arithmetic.b[12] I2=$false I3=$false O=$abc$32570$n2623_1
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$32570$n2567_1 I1=lm32_cpu.mc_arithmetic.p[12] I2=$abc$32570$n2566_1 I3=lm32_cpu.mc_arithmetic.a[12] O=$abc$32570$n2624_1
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$32570$n2626_1 I1=lm32_cpu.mc_arithmetic.state[2] I2=$abc$32570$n2627_1 I3=$false O=$abc$32570$n648
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$32570$n2564_1 I1=lm32_cpu.mc_arithmetic.b[11] I2=$false I3=$false O=$abc$32570$n2626_1
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$32570$n2567_1 I1=lm32_cpu.mc_arithmetic.p[11] I2=$abc$32570$n2566_1 I3=lm32_cpu.mc_arithmetic.a[11] O=$abc$32570$n2627_1
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$32570$n2629_1 I1=lm32_cpu.mc_arithmetic.state[2] I2=$abc$32570$n2630_1 I3=$false O=$abc$32570$n653
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$32570$n2564_1 I1=lm32_cpu.mc_arithmetic.b[10] I2=$false I3=$false O=$abc$32570$n2629_1
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$32570$n2567_1 I1=lm32_cpu.mc_arithmetic.p[10] I2=$abc$32570$n2566_1 I3=lm32_cpu.mc_arithmetic.a[10] O=$abc$32570$n2630_1
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$32570$n2632_1 I1=lm32_cpu.mc_arithmetic.state[2] I2=$abc$32570$n2633_1 I3=$false O=$abc$32570$n658
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$32570$n2564_1 I1=lm32_cpu.mc_arithmetic.b[9] I2=$false I3=$false O=$abc$32570$n2632_1
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$32570$n2567_1 I1=lm32_cpu.mc_arithmetic.p[9] I2=$abc$32570$n2566_1 I3=lm32_cpu.mc_arithmetic.a[9] O=$abc$32570$n2633_1
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$32570$n2635_1 I1=lm32_cpu.mc_arithmetic.state[2] I2=$abc$32570$n2636_1 I3=$false O=$abc$32570$n663
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$32570$n2564_1 I1=lm32_cpu.mc_arithmetic.b[8] I2=$false I3=$false O=$abc$32570$n2635_1
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$32570$n2567_1 I1=lm32_cpu.mc_arithmetic.p[8] I2=$abc$32570$n2566_1 I3=lm32_cpu.mc_arithmetic.a[8] O=$abc$32570$n2636_1
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$32570$n2638_1 I1=lm32_cpu.mc_arithmetic.state[2] I2=$abc$32570$n2639 I3=$false O=$abc$32570$n668
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$32570$n2564_1 I1=lm32_cpu.mc_arithmetic.b[7] I2=$false I3=$false O=$abc$32570$n2638_1
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$32570$n2567_1 I1=lm32_cpu.mc_arithmetic.p[7] I2=$abc$32570$n2566_1 I3=lm32_cpu.mc_arithmetic.a[7] O=$abc$32570$n2639
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$32570$n2641 I1=lm32_cpu.mc_arithmetic.state[2] I2=$abc$32570$n2642 I3=$false O=$abc$32570$n673
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$32570$n2564_1 I1=lm32_cpu.mc_arithmetic.b[6] I2=$false I3=$false O=$abc$32570$n2641
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$32570$n2567_1 I1=lm32_cpu.mc_arithmetic.p[6] I2=$abc$32570$n2566_1 I3=lm32_cpu.mc_arithmetic.a[6] O=$abc$32570$n2642
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$32570$n2644 I1=lm32_cpu.mc_arithmetic.state[2] I2=$abc$32570$n2645 I3=$false O=$abc$32570$n678
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$32570$n2564_1 I1=lm32_cpu.mc_arithmetic.b[5] I2=$false I3=$false O=$abc$32570$n2644
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$32570$n2567_1 I1=lm32_cpu.mc_arithmetic.p[5] I2=$abc$32570$n2566_1 I3=lm32_cpu.mc_arithmetic.a[5] O=$abc$32570$n2645
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$32570$n2647 I1=lm32_cpu.mc_arithmetic.state[2] I2=$abc$32570$n2648 I3=$false O=$abc$32570$n683
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$32570$n2564_1 I1=lm32_cpu.mc_arithmetic.b[4] I2=$false I3=$false O=$abc$32570$n2647
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$32570$n2567_1 I1=lm32_cpu.mc_arithmetic.p[4] I2=$abc$32570$n2566_1 I3=lm32_cpu.mc_arithmetic.a[4] O=$abc$32570$n2648
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$32570$n2650 I1=lm32_cpu.mc_arithmetic.state[2] I2=$abc$32570$n2651 I3=$false O=$abc$32570$n688
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$32570$n2564_1 I1=lm32_cpu.mc_arithmetic.b[3] I2=$false I3=$false O=$abc$32570$n2650
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$32570$n2567_1 I1=lm32_cpu.mc_arithmetic.p[3] I2=$abc$32570$n2566_1 I3=lm32_cpu.mc_arithmetic.a[3] O=$abc$32570$n2651
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.b[2] I1=$abc$32570$n2564_1 I2=lm32_cpu.mc_arithmetic.state[2] I3=$abc$32570$n2653 O=$abc$32570$n693
.param LUT_INIT 1000000011111111
.gate SB_LUT4 I0=$abc$32570$n2567_1 I1=lm32_cpu.mc_arithmetic.p[2] I2=$abc$32570$n2566_1 I3=lm32_cpu.mc_arithmetic.a[2] O=$abc$32570$n2653
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.b[1] I1=$abc$32570$n2564_1 I2=lm32_cpu.mc_arithmetic.state[2] I3=$abc$32570$n2655 O=$abc$32570$n698
.param LUT_INIT 1000000011111111
.gate SB_LUT4 I0=$abc$32570$n2567_1 I1=lm32_cpu.mc_arithmetic.p[1] I2=$abc$32570$n2566_1 I3=lm32_cpu.mc_arithmetic.a[1] O=$abc$32570$n2655
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.b[0] I1=$abc$32570$n2564_1 I2=lm32_cpu.mc_arithmetic.state[2] I3=$abc$32570$n2657 O=$abc$32570$n703
.param LUT_INIT 1000000011111111
.gate SB_LUT4 I0=$abc$32570$n2567_1 I1=lm32_cpu.mc_arithmetic.p[0] I2=$abc$32570$n2566_1 I3=lm32_cpu.mc_arithmetic.a[0] O=$abc$32570$n2657
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$32570$n2461_1 I1=$abc$32570$n2520 I2=lm32_cpu.mc_arithmetic.p[31] I3=$abc$32570$n2659 O=$abc$32570$n713
.param LUT_INIT 0100000011111111
.gate SB_LUT4 I0=$abc$32570$n2662 I1=lm32_cpu.mc_arithmetic.state[2] I2=lm32_cpu.mc_arithmetic.state[1] I3=$abc$32570$n2660 O=$abc$32570$n2659
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.p[31] I1=$abc$32570$n2543 I2=lm32_cpu.mc_arithmetic.b[0] I3=$abc$32570$n2661 O=$abc$32570$n2660
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.state[2] I1=$abc$32570$n2564_1 I2=$false I3=$false O=$abc$32570$n2661
.param LUT_INIT 0100
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.t[31] I1=lm32_cpu.mc_arithmetic.p[30] I2=lm32_cpu.mc_arithmetic.t[32] I3=$false O=$abc$32570$n2662
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$32570$n2461_1 I1=$abc$32570$n2520 I2=lm32_cpu.mc_arithmetic.p[30] I3=$abc$32570$n2664 O=$abc$32570$n718
.param LUT_INIT 0100000011111111
.gate SB_LUT4 I0=$abc$32570$n2666 I1=lm32_cpu.mc_arithmetic.state[2] I2=lm32_cpu.mc_arithmetic.state[1] I3=$abc$32570$n2665 O=$abc$32570$n2664
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.p[30] I1=$abc$32570$n2541 I2=lm32_cpu.mc_arithmetic.b[0] I3=$abc$32570$n2661 O=$abc$32570$n2665
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.t[30] I1=lm32_cpu.mc_arithmetic.p[29] I2=lm32_cpu.mc_arithmetic.t[32] I3=$false O=$abc$32570$n2666
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$32570$n2461_1 I1=$abc$32570$n2520 I2=lm32_cpu.mc_arithmetic.p[29] I3=$abc$32570$n2668 O=$abc$32570$n723
.param LUT_INIT 0100000011111111
.gate SB_LUT4 I0=$abc$32570$n2670 I1=lm32_cpu.mc_arithmetic.state[2] I2=lm32_cpu.mc_arithmetic.state[1] I3=$abc$32570$n2669 O=$abc$32570$n2668
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.p[29] I1=$abc$32570$n2539 I2=lm32_cpu.mc_arithmetic.b[0] I3=$abc$32570$n2661 O=$abc$32570$n2669
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.t[29] I1=lm32_cpu.mc_arithmetic.p[28] I2=lm32_cpu.mc_arithmetic.t[32] I3=$false O=$abc$32570$n2670
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$32570$n2461_1 I1=$abc$32570$n2520 I2=lm32_cpu.mc_arithmetic.p[28] I3=$abc$32570$n2672 O=$abc$32570$n728
.param LUT_INIT 0100000011111111
.gate SB_LUT4 I0=$abc$32570$n2674 I1=lm32_cpu.mc_arithmetic.state[2] I2=lm32_cpu.mc_arithmetic.state[1] I3=$abc$32570$n2673 O=$abc$32570$n2672
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.p[28] I1=$abc$32570$n2537 I2=lm32_cpu.mc_arithmetic.b[0] I3=$abc$32570$n2661 O=$abc$32570$n2673
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.t[28] I1=lm32_cpu.mc_arithmetic.p[27] I2=lm32_cpu.mc_arithmetic.t[32] I3=$false O=$abc$32570$n2674
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$32570$n2461_1 I1=$abc$32570$n2520 I2=lm32_cpu.mc_arithmetic.p[27] I3=$abc$32570$n2676 O=$abc$32570$n733
.param LUT_INIT 0100000011111111
.gate SB_LUT4 I0=$abc$32570$n2678 I1=lm32_cpu.mc_arithmetic.state[2] I2=lm32_cpu.mc_arithmetic.state[1] I3=$abc$32570$n2677 O=$abc$32570$n2676
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.p[27] I1=$abc$32570$n2535 I2=lm32_cpu.mc_arithmetic.b[0] I3=$abc$32570$n2661 O=$abc$32570$n2677
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.t[27] I1=lm32_cpu.mc_arithmetic.p[26] I2=lm32_cpu.mc_arithmetic.t[32] I3=$false O=$abc$32570$n2678
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$32570$n2461_1 I1=$abc$32570$n2520 I2=lm32_cpu.mc_arithmetic.p[26] I3=$abc$32570$n2680 O=$abc$32570$n738
.param LUT_INIT 0100000011111111
.gate SB_LUT4 I0=$abc$32570$n2682 I1=lm32_cpu.mc_arithmetic.state[2] I2=lm32_cpu.mc_arithmetic.state[1] I3=$abc$32570$n2681 O=$abc$32570$n2680
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.p[26] I1=$abc$32570$n2533 I2=lm32_cpu.mc_arithmetic.b[0] I3=$abc$32570$n2661 O=$abc$32570$n2681
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.t[26] I1=lm32_cpu.mc_arithmetic.p[25] I2=lm32_cpu.mc_arithmetic.t[32] I3=$false O=$abc$32570$n2682
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$32570$n2461_1 I1=$abc$32570$n2520 I2=lm32_cpu.mc_arithmetic.p[25] I3=$abc$32570$n2684 O=$abc$32570$n743
.param LUT_INIT 0100000011111111
.gate SB_LUT4 I0=$abc$32570$n2686 I1=lm32_cpu.mc_arithmetic.state[2] I2=lm32_cpu.mc_arithmetic.state[1] I3=$abc$32570$n2685 O=$abc$32570$n2684
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.p[25] I1=$abc$32570$n2531 I2=lm32_cpu.mc_arithmetic.b[0] I3=$abc$32570$n2661 O=$abc$32570$n2685
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.t[25] I1=lm32_cpu.mc_arithmetic.p[24] I2=lm32_cpu.mc_arithmetic.t[32] I3=$false O=$abc$32570$n2686
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$32570$n2461_1 I1=$abc$32570$n2520 I2=lm32_cpu.mc_arithmetic.p[24] I3=$abc$32570$n2688 O=$abc$32570$n748
.param LUT_INIT 0100000011111111
.gate SB_LUT4 I0=$abc$32570$n2690 I1=lm32_cpu.mc_arithmetic.state[2] I2=lm32_cpu.mc_arithmetic.state[1] I3=$abc$32570$n2689 O=$abc$32570$n2688
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.p[24] I1=$abc$32570$n2529 I2=lm32_cpu.mc_arithmetic.b[0] I3=$abc$32570$n2661 O=$abc$32570$n2689
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.t[24] I1=lm32_cpu.mc_arithmetic.p[23] I2=lm32_cpu.mc_arithmetic.t[32] I3=$false O=$abc$32570$n2690
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$32570$n2461_1 I1=$abc$32570$n2520 I2=lm32_cpu.mc_arithmetic.p[23] I3=$abc$32570$n2692 O=$abc$32570$n753
.param LUT_INIT 0100000011111111
.gate SB_LUT4 I0=$abc$32570$n2694 I1=lm32_cpu.mc_arithmetic.state[2] I2=lm32_cpu.mc_arithmetic.state[1] I3=$abc$32570$n2693 O=$abc$32570$n2692
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.p[23] I1=$abc$32570$n2527 I2=lm32_cpu.mc_arithmetic.b[0] I3=$abc$32570$n2661 O=$abc$32570$n2693
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.t[23] I1=lm32_cpu.mc_arithmetic.p[22] I2=lm32_cpu.mc_arithmetic.t[32] I3=$false O=$abc$32570$n2694
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$32570$n2461_1 I1=$abc$32570$n2520 I2=lm32_cpu.mc_arithmetic.p[22] I3=$abc$32570$n2696 O=$abc$32570$n758
.param LUT_INIT 0100000011111111
.gate SB_LUT4 I0=$abc$32570$n2698 I1=lm32_cpu.mc_arithmetic.state[2] I2=lm32_cpu.mc_arithmetic.state[1] I3=$abc$32570$n2697 O=$abc$32570$n2696
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.p[22] I1=$abc$32570$n2525 I2=lm32_cpu.mc_arithmetic.b[0] I3=$abc$32570$n2661 O=$abc$32570$n2697
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.t[22] I1=lm32_cpu.mc_arithmetic.p[21] I2=lm32_cpu.mc_arithmetic.t[32] I3=$false O=$abc$32570$n2698
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$32570$n2461_1 I1=$abc$32570$n2520 I2=lm32_cpu.mc_arithmetic.p[21] I3=$abc$32570$n2700 O=$abc$32570$n763
.param LUT_INIT 0100000011111111
.gate SB_LUT4 I0=$abc$32570$n2702 I1=lm32_cpu.mc_arithmetic.state[2] I2=lm32_cpu.mc_arithmetic.state[1] I3=$abc$32570$n2701 O=$abc$32570$n2700
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.p[21] I1=$abc$32570$n2523 I2=lm32_cpu.mc_arithmetic.b[0] I3=$abc$32570$n2661 O=$abc$32570$n2701
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.t[21] I1=lm32_cpu.mc_arithmetic.p[20] I2=lm32_cpu.mc_arithmetic.t[32] I3=$false O=$abc$32570$n2702
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$32570$n2461_1 I1=$abc$32570$n2520 I2=lm32_cpu.mc_arithmetic.p[20] I3=$abc$32570$n2704 O=$abc$32570$n768
.param LUT_INIT 0100000011111111
.gate SB_LUT4 I0=$abc$32570$n2706 I1=lm32_cpu.mc_arithmetic.state[2] I2=lm32_cpu.mc_arithmetic.state[1] I3=$abc$32570$n2705 O=$abc$32570$n2704
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.p[20] I1=$abc$32570$n2521 I2=lm32_cpu.mc_arithmetic.b[0] I3=$abc$32570$n2661 O=$abc$32570$n2705
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.t[20] I1=lm32_cpu.mc_arithmetic.p[19] I2=lm32_cpu.mc_arithmetic.t[32] I3=$false O=$abc$32570$n2706
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$32570$n2461_1 I1=$abc$32570$n2520 I2=lm32_cpu.mc_arithmetic.p[19] I3=$abc$32570$n2708 O=$abc$32570$n773
.param LUT_INIT 0100000011111111
.gate SB_LUT4 I0=$abc$32570$n2710 I1=lm32_cpu.mc_arithmetic.state[2] I2=lm32_cpu.mc_arithmetic.state[1] I3=$abc$32570$n2709 O=$abc$32570$n2708
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.p[19] I1=$abc$32570$n2519 I2=lm32_cpu.mc_arithmetic.b[0] I3=$abc$32570$n2661 O=$abc$32570$n2709
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.t[19] I1=lm32_cpu.mc_arithmetic.p[18] I2=lm32_cpu.mc_arithmetic.t[32] I3=$false O=$abc$32570$n2710
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$32570$n2461_1 I1=$abc$32570$n2520 I2=lm32_cpu.mc_arithmetic.p[18] I3=$abc$32570$n2712 O=$abc$32570$n778
.param LUT_INIT 0100000011111111
.gate SB_LUT4 I0=$abc$32570$n2714 I1=lm32_cpu.mc_arithmetic.state[2] I2=lm32_cpu.mc_arithmetic.state[1] I3=$abc$32570$n2713 O=$abc$32570$n2712
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.p[18] I1=$abc$32570$n2517 I2=lm32_cpu.mc_arithmetic.b[0] I3=$abc$32570$n2661 O=$abc$32570$n2713
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.t[18] I1=lm32_cpu.mc_arithmetic.p[17] I2=lm32_cpu.mc_arithmetic.t[32] I3=$false O=$abc$32570$n2714
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$32570$n2461_1 I1=$abc$32570$n2520 I2=lm32_cpu.mc_arithmetic.p[17] I3=$abc$32570$n2716 O=$abc$32570$n783
.param LUT_INIT 0100000011111111
.gate SB_LUT4 I0=$abc$32570$n2718 I1=lm32_cpu.mc_arithmetic.state[2] I2=lm32_cpu.mc_arithmetic.state[1] I3=$abc$32570$n2717 O=$abc$32570$n2716
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.p[17] I1=$abc$32570$n2515 I2=lm32_cpu.mc_arithmetic.b[0] I3=$abc$32570$n2661 O=$abc$32570$n2717
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.t[17] I1=lm32_cpu.mc_arithmetic.p[16] I2=lm32_cpu.mc_arithmetic.t[32] I3=$false O=$abc$32570$n2718
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$32570$n2461_1 I1=$abc$32570$n2520 I2=lm32_cpu.mc_arithmetic.p[16] I3=$abc$32570$n2720 O=$abc$32570$n788
.param LUT_INIT 0100000011111111
.gate SB_LUT4 I0=$abc$32570$n2722 I1=lm32_cpu.mc_arithmetic.state[2] I2=lm32_cpu.mc_arithmetic.state[1] I3=$abc$32570$n2721 O=$abc$32570$n2720
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.p[16] I1=$abc$32570$n2513 I2=lm32_cpu.mc_arithmetic.b[0] I3=$abc$32570$n2661 O=$abc$32570$n2721
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.t[16] I1=lm32_cpu.mc_arithmetic.p[15] I2=lm32_cpu.mc_arithmetic.t[32] I3=$false O=$abc$32570$n2722
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$32570$n2461_1 I1=$abc$32570$n2520 I2=lm32_cpu.mc_arithmetic.p[15] I3=$abc$32570$n2724 O=$abc$32570$n793
.param LUT_INIT 0100000011111111
.gate SB_LUT4 I0=$abc$32570$n2726 I1=lm32_cpu.mc_arithmetic.state[2] I2=lm32_cpu.mc_arithmetic.state[1] I3=$abc$32570$n2725 O=$abc$32570$n2724
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.p[15] I1=$abc$32570$n2511 I2=lm32_cpu.mc_arithmetic.b[0] I3=$abc$32570$n2661 O=$abc$32570$n2725
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.t[15] I1=lm32_cpu.mc_arithmetic.p[14] I2=lm32_cpu.mc_arithmetic.t[32] I3=$false O=$abc$32570$n2726
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$32570$n2461_1 I1=$abc$32570$n2520 I2=lm32_cpu.mc_arithmetic.p[14] I3=$abc$32570$n2728 O=$abc$32570$n798
.param LUT_INIT 0100000011111111
.gate SB_LUT4 I0=$abc$32570$n2730 I1=lm32_cpu.mc_arithmetic.state[2] I2=lm32_cpu.mc_arithmetic.state[1] I3=$abc$32570$n2729 O=$abc$32570$n2728
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.p[14] I1=$abc$32570$n2509 I2=lm32_cpu.mc_arithmetic.b[0] I3=$abc$32570$n2661 O=$abc$32570$n2729
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.t[14] I1=lm32_cpu.mc_arithmetic.p[13] I2=lm32_cpu.mc_arithmetic.t[32] I3=$false O=$abc$32570$n2730
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$32570$n2461_1 I1=$abc$32570$n2520 I2=lm32_cpu.mc_arithmetic.p[13] I3=$abc$32570$n2732 O=$abc$32570$n803
.param LUT_INIT 0100000011111111
.gate SB_LUT4 I0=$abc$32570$n2734 I1=lm32_cpu.mc_arithmetic.state[2] I2=lm32_cpu.mc_arithmetic.state[1] I3=$abc$32570$n2733 O=$abc$32570$n2732
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.p[13] I1=$abc$32570$n2507 I2=lm32_cpu.mc_arithmetic.b[0] I3=$abc$32570$n2661 O=$abc$32570$n2733
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.t[13] I1=lm32_cpu.mc_arithmetic.p[12] I2=lm32_cpu.mc_arithmetic.t[32] I3=$false O=$abc$32570$n2734
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$32570$n2461_1 I1=$abc$32570$n2520 I2=lm32_cpu.mc_arithmetic.p[12] I3=$abc$32570$n2736 O=$abc$32570$n808
.param LUT_INIT 0100000011111111
.gate SB_LUT4 I0=$abc$32570$n2738_1 I1=lm32_cpu.mc_arithmetic.state[2] I2=lm32_cpu.mc_arithmetic.state[1] I3=$abc$32570$n2737_1 O=$abc$32570$n2736
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.p[12] I1=$abc$32570$n2505 I2=lm32_cpu.mc_arithmetic.b[0] I3=$abc$32570$n2661 O=$abc$32570$n2737_1
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.t[12] I1=lm32_cpu.mc_arithmetic.p[11] I2=lm32_cpu.mc_arithmetic.t[32] I3=$false O=$abc$32570$n2738_1
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$32570$n2461_1 I1=$abc$32570$n2520 I2=lm32_cpu.mc_arithmetic.p[11] I3=$abc$32570$n2740_1 O=$abc$32570$n813
.param LUT_INIT 0100000011111111
.gate SB_LUT4 I0=$abc$32570$n2742_1 I1=lm32_cpu.mc_arithmetic.state[2] I2=lm32_cpu.mc_arithmetic.state[1] I3=$abc$32570$n2741_1 O=$abc$32570$n2740_1
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.p[11] I1=$abc$32570$n2503 I2=lm32_cpu.mc_arithmetic.b[0] I3=$abc$32570$n2661 O=$abc$32570$n2741_1
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.t[11] I1=lm32_cpu.mc_arithmetic.p[10] I2=lm32_cpu.mc_arithmetic.t[32] I3=$false O=$abc$32570$n2742_1
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$32570$n2461_1 I1=$abc$32570$n2520 I2=lm32_cpu.mc_arithmetic.p[10] I3=$abc$32570$n2744_1 O=$abc$32570$n818
.param LUT_INIT 0100000011111111
.gate SB_LUT4 I0=$abc$32570$n2746_1 I1=lm32_cpu.mc_arithmetic.state[2] I2=lm32_cpu.mc_arithmetic.state[1] I3=$abc$32570$n2745_1 O=$abc$32570$n2744_1
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.p[10] I1=$abc$32570$n2501 I2=lm32_cpu.mc_arithmetic.b[0] I3=$abc$32570$n2661 O=$abc$32570$n2745_1
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.t[10] I1=lm32_cpu.mc_arithmetic.p[9] I2=lm32_cpu.mc_arithmetic.t[32] I3=$false O=$abc$32570$n2746_1
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$32570$n2461_1 I1=$abc$32570$n2520 I2=lm32_cpu.mc_arithmetic.p[9] I3=$abc$32570$n2748_1 O=$abc$32570$n823
.param LUT_INIT 0100000011111111
.gate SB_LUT4 I0=$abc$32570$n2750_1 I1=lm32_cpu.mc_arithmetic.state[2] I2=lm32_cpu.mc_arithmetic.state[1] I3=$abc$32570$n2749_1 O=$abc$32570$n2748_1
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.p[9] I1=$abc$32570$n2499 I2=lm32_cpu.mc_arithmetic.b[0] I3=$abc$32570$n2661 O=$abc$32570$n2749_1
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.t[9] I1=lm32_cpu.mc_arithmetic.p[8] I2=lm32_cpu.mc_arithmetic.t[32] I3=$false O=$abc$32570$n2750_1
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$32570$n2461_1 I1=$abc$32570$n2520 I2=lm32_cpu.mc_arithmetic.p[8] I3=$abc$32570$n2752_1 O=$abc$32570$n828
.param LUT_INIT 0100000011111111
.gate SB_LUT4 I0=$abc$32570$n2754_1 I1=lm32_cpu.mc_arithmetic.state[2] I2=lm32_cpu.mc_arithmetic.state[1] I3=$abc$32570$n2753_1 O=$abc$32570$n2752_1
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.p[8] I1=$abc$32570$n2497 I2=lm32_cpu.mc_arithmetic.b[0] I3=$abc$32570$n2661 O=$abc$32570$n2753_1
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.t[8] I1=lm32_cpu.mc_arithmetic.p[7] I2=lm32_cpu.mc_arithmetic.t[32] I3=$false O=$abc$32570$n2754_1
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$32570$n2461_1 I1=$abc$32570$n2520 I2=lm32_cpu.mc_arithmetic.p[7] I3=$abc$32570$n2756_1 O=$abc$32570$n833
.param LUT_INIT 0100000011111111
.gate SB_LUT4 I0=$abc$32570$n2758_1 I1=lm32_cpu.mc_arithmetic.state[2] I2=lm32_cpu.mc_arithmetic.state[1] I3=$abc$32570$n2757_1 O=$abc$32570$n2756_1
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.p[7] I1=$abc$32570$n2495 I2=lm32_cpu.mc_arithmetic.b[0] I3=$abc$32570$n2661 O=$abc$32570$n2757_1
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.t[7] I1=lm32_cpu.mc_arithmetic.p[6] I2=lm32_cpu.mc_arithmetic.t[32] I3=$false O=$abc$32570$n2758_1
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$32570$n2461_1 I1=$abc$32570$n2520 I2=lm32_cpu.mc_arithmetic.p[6] I3=$abc$32570$n2760_1 O=$abc$32570$n838
.param LUT_INIT 0100000011111111
.gate SB_LUT4 I0=$abc$32570$n2762_1 I1=lm32_cpu.mc_arithmetic.state[2] I2=lm32_cpu.mc_arithmetic.state[1] I3=$abc$32570$n2761_1 O=$abc$32570$n2760_1
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.p[6] I1=$abc$32570$n2493 I2=lm32_cpu.mc_arithmetic.b[0] I3=$abc$32570$n2661 O=$abc$32570$n2761_1
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.t[6] I1=lm32_cpu.mc_arithmetic.p[5] I2=lm32_cpu.mc_arithmetic.t[32] I3=$false O=$abc$32570$n2762_1
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$32570$n2461_1 I1=$abc$32570$n2520 I2=lm32_cpu.mc_arithmetic.p[5] I3=$abc$32570$n2764_1 O=$abc$32570$n843
.param LUT_INIT 0100000011111111
.gate SB_LUT4 I0=$abc$32570$n2766_1 I1=lm32_cpu.mc_arithmetic.state[2] I2=lm32_cpu.mc_arithmetic.state[1] I3=$abc$32570$n2765_1 O=$abc$32570$n2764_1
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.p[5] I1=$abc$32570$n2491 I2=lm32_cpu.mc_arithmetic.b[0] I3=$abc$32570$n2661 O=$abc$32570$n2765_1
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.t[5] I1=lm32_cpu.mc_arithmetic.p[4] I2=lm32_cpu.mc_arithmetic.t[32] I3=$false O=$abc$32570$n2766_1
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$32570$n2461_1 I1=$abc$32570$n2520 I2=lm32_cpu.mc_arithmetic.p[4] I3=$abc$32570$n2768_1 O=$abc$32570$n848
.param LUT_INIT 0100000011111111
.gate SB_LUT4 I0=$abc$32570$n2770_1 I1=lm32_cpu.mc_arithmetic.state[2] I2=lm32_cpu.mc_arithmetic.state[1] I3=$abc$32570$n2769_1 O=$abc$32570$n2768_1
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.p[4] I1=$abc$32570$n2489 I2=lm32_cpu.mc_arithmetic.b[0] I3=$abc$32570$n2661 O=$abc$32570$n2769_1
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.t[4] I1=lm32_cpu.mc_arithmetic.p[3] I2=lm32_cpu.mc_arithmetic.t[32] I3=$false O=$abc$32570$n2770_1
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$32570$n2461_1 I1=$abc$32570$n2520 I2=lm32_cpu.mc_arithmetic.p[3] I3=$abc$32570$n2772 O=$abc$32570$n853
.param LUT_INIT 0100000011111111
.gate SB_LUT4 I0=$abc$32570$n2774_1 I1=lm32_cpu.mc_arithmetic.state[2] I2=lm32_cpu.mc_arithmetic.state[1] I3=$abc$32570$n2773_1 O=$abc$32570$n2772
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.p[3] I1=$abc$32570$n2487 I2=lm32_cpu.mc_arithmetic.b[0] I3=$abc$32570$n2661 O=$abc$32570$n2773_1
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.t[3] I1=lm32_cpu.mc_arithmetic.p[2] I2=lm32_cpu.mc_arithmetic.t[32] I3=$false O=$abc$32570$n2774_1
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$32570$n2461_1 I1=$abc$32570$n2520 I2=lm32_cpu.mc_arithmetic.p[2] I3=$abc$32570$n2776_1 O=$abc$32570$n858
.param LUT_INIT 0100000011111111
.gate SB_LUT4 I0=$abc$32570$n2778 I1=lm32_cpu.mc_arithmetic.state[2] I2=lm32_cpu.mc_arithmetic.state[1] I3=$abc$32570$n2777_1 O=$abc$32570$n2776_1
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.p[2] I1=$abc$32570$n2485 I2=lm32_cpu.mc_arithmetic.b[0] I3=$abc$32570$n2661 O=$abc$32570$n2777_1
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.t[2] I1=lm32_cpu.mc_arithmetic.p[1] I2=lm32_cpu.mc_arithmetic.t[32] I3=$false O=$abc$32570$n2778
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$32570$n2461_1 I1=$abc$32570$n2520 I2=lm32_cpu.mc_arithmetic.p[1] I3=$abc$32570$n2780_1 O=$abc$32570$n863
.param LUT_INIT 0100000011111111
.gate SB_LUT4 I0=$abc$32570$n2782 I1=lm32_cpu.mc_arithmetic.state[2] I2=lm32_cpu.mc_arithmetic.state[1] I3=$abc$32570$n2781 O=$abc$32570$n2780_1
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.p[1] I1=$abc$32570$n2483 I2=lm32_cpu.mc_arithmetic.b[0] I3=$abc$32570$n2661 O=$abc$32570$n2781
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.t[1] I1=lm32_cpu.mc_arithmetic.p[0] I2=lm32_cpu.mc_arithmetic.t[32] I3=$false O=$abc$32570$n2782
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$32570$n2461_1 I1=$abc$32570$n2520 I2=lm32_cpu.mc_arithmetic.p[0] I3=$abc$32570$n2784 O=$abc$32570$n868
.param LUT_INIT 0100000011111111
.gate SB_LUT4 I0=$abc$32570$n2786 I1=lm32_cpu.mc_arithmetic.state[2] I2=lm32_cpu.mc_arithmetic.state[1] I3=$abc$32570$n2785 O=$abc$32570$n2784
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.p[0] I1=$abc$32570$n2481 I2=lm32_cpu.mc_arithmetic.b[0] I3=$abc$32570$n2661 O=$abc$32570$n2785
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.a[31] I1=lm32_cpu.mc_arithmetic.t[0] I2=lm32_cpu.mc_arithmetic.t[32] I3=$false O=$abc$32570$n2786
.param LUT_INIT 01010011
.gate SB_LUT4 I0=$abc$32570$n2834_1 I1=lm32_cpu.mc_arithmetic.a[30] I2=$abc$32570$n2788 I3=$false O=$abc$32570$n878
.param LUT_INIT 11110100
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.a[31] I1=lm32_cpu.d_result_0[31] I2=$abc$32570$n2461_1 I3=$abc$32570$n2520 O=$abc$32570$n2788
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.pc_f[31] I1=$abc$32570$n4721_1 I2=$abc$32570$n2832_1 I3=$false O=lm32_cpu.d_result_0[31]
.param LUT_INIT 10100011
.gate SB_LUT4 I0=$abc$32570$n2793 I1=$abc$32570$n2799 I2=$abc$32570$n2803 I3=$abc$32570$n2806 O=lm32_cpu.w_result[31]
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=lm32_cpu.load_store_unit.sign_extend_w I1=$abc$32570$n2794 I2=lm32_cpu.w_result_sel_load_w I3=$false O=$abc$32570$n2793
.param LUT_INIT 11010000
.gate SB_LUT4 I0=lm32_cpu.load_store_unit.data_w[15] I1=$abc$32570$n2798 I2=$abc$32570$n2795 I3=$false O=$abc$32570$n2794
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$32570$n2797 I1=lm32_cpu.load_store_unit.data_w[23] I2=$abc$32570$n2796 I3=lm32_cpu.load_store_unit.data_w[31] O=$abc$32570$n2795
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=lm32_cpu.operand_w[0] I1=lm32_cpu.operand_w[1] I2=lm32_cpu.load_store_unit.size_w[0] I3=lm32_cpu.load_store_unit.size_w[1] O=$abc$32570$n2796
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=lm32_cpu.operand_w[1] I1=lm32_cpu.load_store_unit.size_w[0] I2=lm32_cpu.load_store_unit.size_w[1] I3=lm32_cpu.operand_w[0] O=$abc$32570$n2797
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=lm32_cpu.operand_w[0] I1=lm32_cpu.load_store_unit.size_w[0] I2=lm32_cpu.load_store_unit.size_w[1] I3=lm32_cpu.operand_w[1] O=$abc$32570$n2798
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$32570$n2802 I1=$abc$32570$n2800 I2=lm32_cpu.load_store_unit.sign_extend_w I3=$false O=$abc$32570$n2799
.param LUT_INIT 00011111
.gate SB_LUT4 I0=$abc$32570$n2801 I1=lm32_cpu.load_store_unit.data_w[7] I2=$false I3=$false O=$abc$32570$n2800
.param LUT_INIT 1000
.gate SB_LUT4 I0=lm32_cpu.operand_w[1] I1=lm32_cpu.operand_w[0] I2=lm32_cpu.load_store_unit.size_w[0] I3=lm32_cpu.load_store_unit.size_w[1] O=$abc$32570$n2801
.param LUT_INIT 0000000011111000
.gate SB_LUT4 I0=lm32_cpu.operand_w[1] I1=lm32_cpu.load_store_unit.size_w[0] I2=lm32_cpu.load_store_unit.size_w[1] I3=lm32_cpu.load_store_unit.data_w[15] O=$abc$32570$n2802
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=lm32_cpu.load_store_unit.size_w[0] I1=lm32_cpu.load_store_unit.size_w[1] I2=lm32_cpu.load_store_unit.data_w[31] I3=$abc$32570$n2804 O=$abc$32570$n2803
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=$abc$32570$n2805 I1=lm32_cpu.load_store_unit.sign_extend_w I2=lm32_cpu.load_store_unit.data_w[31] I3=$false O=$abc$32570$n2804
.param LUT_INIT 10000000
.gate SB_LUT4 I0=lm32_cpu.operand_w[1] I1=lm32_cpu.load_store_unit.size_w[0] I2=lm32_cpu.load_store_unit.size_w[1] I3=$false O=$abc$32570$n2805
.param LUT_INIT 01000000
.gate SB_LUT4 I0=lm32_cpu.w_result_sel_load_w I1=lm32_cpu.operand_w[31] I2=$false I3=$false O=$abc$32570$n2806
.param LUT_INIT 0001
.gate SB_LUT4 I0=lm32_cpu.write_enable_w I1=lm32_cpu.valid_w I2=$false I3=$false O=lm32_cpu.write_enable_q_w
.param LUT_INIT 1000
.gate SB_LUT4 I0=lm32_cpu.x_result_sel_sext_x I1=$abc$32570$n2820 I2=lm32_cpu.x_result_sel_csr_x I3=$false O=$abc$32570$n2819
.param LUT_INIT 00001101
.gate SB_LUT4 I0=lm32_cpu.operand_0_x[15] I1=lm32_cpu.operand_0_x[7] I2=$abc$32570$n2821 I3=$false O=$abc$32570$n2820
.param LUT_INIT 00110101
.gate SB_LUT4 I0=lm32_cpu.size_x[0] I1=lm32_cpu.size_x[1] I2=$false I3=$false O=$abc$32570$n2821
.param LUT_INIT 0001
.gate SB_LUT4 I0=lm32_cpu.cc[31] I1=$abc$32570$n2830 I2=lm32_cpu.x_result_sel_csr_x I3=$abc$32570$n2827 O=$abc$32570$n2826_1
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=lm32_cpu.eba[31] I1=$abc$32570$n2829_1 I2=$abc$32570$n2828_1 I3=lm32_cpu.interrupt_unit.im[31] O=$abc$32570$n2827
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=lm32_cpu.csr_x[2] I1=lm32_cpu.csr_x[1] I2=lm32_cpu.csr_x[0] I3=$false O=$abc$32570$n2828_1
.param LUT_INIT 00010000
.gate SB_LUT4 I0=lm32_cpu.csr_x[2] I1=lm32_cpu.csr_x[1] I2=lm32_cpu.csr_x[0] I3=$false O=$abc$32570$n2829_1
.param LUT_INIT 10000000
.gate SB_LUT4 I0=lm32_cpu.csr_x[1] I1=lm32_cpu.csr_x[2] I2=lm32_cpu.csr_x[0] I3=$false O=$abc$32570$n2830
.param LUT_INIT 01000000
.gate SB_LUT4 I0=lm32_cpu.adder.addsub.tmp_subResult[31] I1=lm32_cpu.adder.addsub.tmp_addResult[31] I2=lm32_cpu.adder_op_x_n I3=$false O=$abc$32570$n2831_1
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$32570$n2488 I1=$abc$32570$n2833 I2=lm32_cpu.decoder.sign_extend I3=$false O=$abc$32570$n2832_1
.param LUT_INIT 10000000
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.instruction_d[26] I1=lm32_cpu.instruction_unit.instruction_d[27] I2=$false I3=$false O=$abc$32570$n2833
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$32570$n2566_1 I1=$abc$32570$n2567_1 I2=$false I3=$false O=$abc$32570$n2834_1
.param LUT_INIT 0100
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.pc_f[30] I1=$abc$32570$n4733_1 I2=$abc$32570$n2832_1 I3=$false O=lm32_cpu.d_result_0[30]
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$32570$n2804 I1=$abc$32570$n2841_1 I2=$abc$32570$n2793 I3=$abc$32570$n2799 O=$abc$32570$n2840
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=lm32_cpu.load_store_unit.size_w[0] I1=lm32_cpu.load_store_unit.size_w[1] I2=lm32_cpu.load_store_unit.data_w[30] I3=$false O=$abc$32570$n2841_1
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$32570$n5005 I1=$abc$32570$n3869 I2=$abc$32570$n4983_1 I3=$abc$32570$n2334 O=$abc$32570$n2843
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=lm32_cpu.w_result_sel_load_w I1=lm32_cpu.operand_w[30] I2=$false I3=$false O=$abc$32570$n2844_1
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$32570$n2853_1 I1=$abc$32570$n2852 I2=lm32_cpu.x_result_sel_csr_x I3=lm32_cpu.x_result_sel_add_x O=$abc$32570$n2851_1
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=lm32_cpu.eba[30] I1=$abc$32570$n2829_1 I2=$abc$32570$n2828_1 I3=lm32_cpu.interrupt_unit.im[30] O=$abc$32570$n2852
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$32570$n2830 I1=lm32_cpu.cc[30] I2=$false I3=$false O=$abc$32570$n2853_1
.param LUT_INIT 1000
.gate SB_LUT4 I0=lm32_cpu.adder.addsub.tmp_subResult[30] I1=lm32_cpu.adder.addsub.tmp_addResult[30] I2=lm32_cpu.adder_op_x_n I3=lm32_cpu.x_result_sel_add_x O=$abc$32570$n2854_1
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$32570$n2834_1 I1=lm32_cpu.mc_arithmetic.a[29] I2=$false I3=$false O=$abc$32570$n2856_1
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$32570$n2834_1 I1=lm32_cpu.mc_arithmetic.a[28] I2=$abc$32570$n2858 I3=$false O=$abc$32570$n888
.param LUT_INIT 11110100
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.a[29] I1=lm32_cpu.d_result_0[29] I2=$abc$32570$n2461_1 I3=$abc$32570$n2520 O=$abc$32570$n2858
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.pc_f[29] I1=$abc$32570$n4740_1 I2=$abc$32570$n2832_1 I3=$false O=lm32_cpu.d_result_0[29]
.param LUT_INIT 10100011
.gate SB_LUT4 I0=$abc$32570$n2804 I1=$abc$32570$n2863_1 I2=$abc$32570$n2793 I3=$abc$32570$n2799 O=$abc$32570$n2862_1
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=lm32_cpu.load_store_unit.size_w[0] I1=lm32_cpu.load_store_unit.size_w[1] I2=lm32_cpu.load_store_unit.data_w[29] I3=$false O=$abc$32570$n2863_1
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$32570$n5006 I1=$abc$32570$n4766 I2=$abc$32570$n4983_1 I3=$abc$32570$n2334 O=$abc$32570$n2865
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=lm32_cpu.w_result_sel_load_w I1=lm32_cpu.operand_w[29] I2=$false I3=$false O=$abc$32570$n2866_1
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$32570$n2874 I1=$abc$32570$n2873_1 I2=lm32_cpu.x_result_sel_csr_x I3=lm32_cpu.x_result_sel_add_x O=$abc$32570$n2872_1
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=lm32_cpu.eba[29] I1=$abc$32570$n2829_1 I2=$abc$32570$n2828_1 I3=lm32_cpu.interrupt_unit.im[29] O=$abc$32570$n2873_1
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$32570$n2830 I1=lm32_cpu.cc[29] I2=$false I3=$false O=$abc$32570$n2874
.param LUT_INIT 1000
.gate SB_LUT4 I0=lm32_cpu.adder.addsub.tmp_subResult[29] I1=lm32_cpu.adder.addsub.tmp_addResult[29] I2=lm32_cpu.adder_op_x_n I3=lm32_cpu.x_result_sel_add_x O=$abc$32570$n2875_1
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$32570$n2834_1 I1=lm32_cpu.mc_arithmetic.a[27] I2=$abc$32570$n2878_1 I3=$false O=$abc$32570$n893
.param LUT_INIT 11110100
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.a[28] I1=lm32_cpu.d_result_0[28] I2=$abc$32570$n2461_1 I3=$abc$32570$n2520 O=$abc$32570$n2878_1
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.pc_f[28] I1=$abc$32570$n4747 I2=$abc$32570$n2832_1 I3=$false O=lm32_cpu.d_result_0[28]
.param LUT_INIT 10100011
.gate SB_LUT4 I0=$abc$32570$n2804 I1=$abc$32570$n2883_1 I2=$abc$32570$n2793 I3=$abc$32570$n2799 O=$abc$32570$n2882_1
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=lm32_cpu.load_store_unit.size_w[0] I1=lm32_cpu.load_store_unit.size_w[1] I2=lm32_cpu.load_store_unit.data_w[28] I3=$false O=$abc$32570$n2883_1
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$32570$n5106 I1=$abc$32570$n4768 I2=$abc$32570$n4983_1 I3=$abc$32570$n2334 O=$abc$32570$n2885_1
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=lm32_cpu.w_result_sel_load_w I1=lm32_cpu.operand_w[28] I2=$false I3=$false O=$abc$32570$n2886_1
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$32570$n2894_1 I1=$abc$32570$n2893_1 I2=lm32_cpu.x_result_sel_csr_x I3=lm32_cpu.x_result_sel_add_x O=$abc$32570$n2892_1
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=$abc$32570$n2830 I1=lm32_cpu.cc[28] I2=$abc$32570$n2829_1 I3=lm32_cpu.eba[28] O=$abc$32570$n2893_1
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$32570$n2828_1 I1=lm32_cpu.interrupt_unit.im[28] I2=$false I3=$false O=$abc$32570$n2894_1
.param LUT_INIT 1000
.gate SB_LUT4 I0=lm32_cpu.adder.addsub.tmp_subResult[28] I1=lm32_cpu.adder.addsub.tmp_addResult[28] I2=lm32_cpu.adder_op_x_n I3=lm32_cpu.x_result_sel_add_x O=$abc$32570$n2895_1
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.pc_f[27] I1=$abc$32570$n4756 I2=$abc$32570$n2832_1 I3=$false O=lm32_cpu.d_result_0[27]
.param LUT_INIT 10100011
.gate SB_LUT4 I0=$abc$32570$n2804 I1=$abc$32570$n2903_1 I2=$abc$32570$n2793 I3=$abc$32570$n2799 O=$abc$32570$n2902
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=lm32_cpu.load_store_unit.size_w[0] I1=lm32_cpu.load_store_unit.size_w[1] I2=lm32_cpu.load_store_unit.data_w[27] I3=$false O=$abc$32570$n2903_1
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$32570$n5107 I1=$abc$32570$n4773 I2=$abc$32570$n4983_1 I3=$abc$32570$n2334 O=$abc$32570$n2905
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=lm32_cpu.w_result_sel_load_w I1=lm32_cpu.operand_w[27] I2=$false I3=$false O=$abc$32570$n2906_1
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$32570$n2914 I1=$abc$32570$n2916_1 I2=$abc$32570$n2915_1 I3=lm32_cpu.x_result_sel_add_x O=$abc$32570$n2913_1
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=$abc$32570$n2830 I1=lm32_cpu.cc[27] I2=$false I3=$false O=$abc$32570$n2914
.param LUT_INIT 1000
.gate SB_LUT4 I0=lm32_cpu.eba[27] I1=$abc$32570$n2829_1 I2=$abc$32570$n2828_1 I3=lm32_cpu.interrupt_unit.im[27] O=$abc$32570$n2915_1
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=lm32_cpu.csr_x[0] I1=lm32_cpu.csr_x[1] I2=lm32_cpu.csr_x[2] I3=lm32_cpu.x_result_sel_csr_x O=$abc$32570$n2916_1
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=lm32_cpu.adder.addsub.tmp_subResult[27] I1=lm32_cpu.adder.addsub.tmp_addResult[27] I2=lm32_cpu.adder_op_x_n I3=lm32_cpu.x_result_sel_add_x O=$abc$32570$n2917
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$32570$n2834_1 I1=lm32_cpu.mc_arithmetic.a[26] I2=$false I3=$false O=$abc$32570$n2919_1
.param LUT_INIT 0100
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.pc_f[26] I1=$abc$32570$n4765_1 I2=$abc$32570$n2832_1 I3=$false O=lm32_cpu.d_result_0[26]
.param LUT_INIT 10100011
.gate SB_LUT4 I0=$abc$32570$n2804 I1=$abc$32570$n2926 I2=$abc$32570$n2793 I3=$abc$32570$n2799 O=$abc$32570$n2925_1
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=lm32_cpu.load_store_unit.size_w[0] I1=lm32_cpu.load_store_unit.size_w[1] I2=lm32_cpu.load_store_unit.data_w[26] I3=$false O=$abc$32570$n2926
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$32570$n5108 I1=$abc$32570$n4775 I2=$abc$32570$n4983_1 I3=$abc$32570$n2334 O=$abc$32570$n2928_1
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=lm32_cpu.w_result_sel_load_w I1=lm32_cpu.operand_w[26] I2=$false I3=$false O=$abc$32570$n2929
.param LUT_INIT 0001
.gate SB_LUT4 I0=lm32_cpu.cc[26] I1=$abc$32570$n2830 I2=lm32_cpu.x_result_sel_csr_x I3=$abc$32570$n2937_1 O=$abc$32570$n2936_1
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=lm32_cpu.eba[26] I1=$abc$32570$n2829_1 I2=$abc$32570$n2828_1 I3=lm32_cpu.interrupt_unit.im[26] O=$abc$32570$n2937_1
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=lm32_cpu.adder.addsub.tmp_subResult[26] I1=lm32_cpu.adder.addsub.tmp_addResult[26] I2=lm32_cpu.adder_op_x_n I3=$false O=$abc$32570$n2938
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$32570$n2834_1 I1=lm32_cpu.mc_arithmetic.a[25] I2=$false I3=$false O=$abc$32570$n2941
.param LUT_INIT 0100
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.pc_f[25] I1=$abc$32570$n4775_1 I2=$abc$32570$n2832_1 I3=$false O=lm32_cpu.d_result_0[25]
.param LUT_INIT 10100011
.gate SB_LUT4 I0=$abc$32570$n2804 I1=$abc$32570$n2948_1 I2=$abc$32570$n2793 I3=$abc$32570$n2799 O=$abc$32570$n2947
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=lm32_cpu.load_store_unit.size_w[0] I1=lm32_cpu.load_store_unit.size_w[1] I2=lm32_cpu.load_store_unit.data_w[25] I3=$false O=$abc$32570$n2948_1
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$32570$n5109 I1=$abc$32570$n4777 I2=$abc$32570$n4983_1 I3=$abc$32570$n2334 O=$abc$32570$n2950
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=lm32_cpu.w_result_sel_load_w I1=lm32_cpu.operand_w[25] I2=$false I3=$false O=$abc$32570$n2951_1
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$32570$n2960_1 I1=$abc$32570$n2959 I2=lm32_cpu.x_result_sel_csr_x I3=lm32_cpu.x_result_sel_add_x O=$abc$32570$n2958_1
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=lm32_cpu.eba[25] I1=$abc$32570$n2829_1 I2=$abc$32570$n2828_1 I3=lm32_cpu.interrupt_unit.im[25] O=$abc$32570$n2959
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$32570$n2830 I1=lm32_cpu.cc[25] I2=$false I3=$false O=$abc$32570$n2960_1
.param LUT_INIT 1000
.gate SB_LUT4 I0=lm32_cpu.adder.addsub.tmp_subResult[25] I1=lm32_cpu.adder.addsub.tmp_addResult[25] I2=lm32_cpu.adder_op_x_n I3=lm32_cpu.x_result_sel_add_x O=$abc$32570$n2961_1
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$32570$n2834_1 I1=lm32_cpu.mc_arithmetic.a[24] I2=$false I3=$false O=$abc$32570$n2963_1
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$32570$n2834_1 I1=lm32_cpu.mc_arithmetic.a[23] I2=$abc$32570$n2965 I3=$false O=$abc$32570$n913
.param LUT_INIT 11110100
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.a[24] I1=lm32_cpu.d_result_0[24] I2=$abc$32570$n2461_1 I3=$abc$32570$n2520 O=$abc$32570$n2965
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.pc_f[24] I1=$abc$32570$n4782_1 I2=$abc$32570$n2832_1 I3=$false O=lm32_cpu.d_result_0[24]
.param LUT_INIT 10100011
.gate SB_LUT4 I0=$abc$32570$n2804 I1=$abc$32570$n2970_1 I2=$abc$32570$n2793 I3=$abc$32570$n2799 O=$abc$32570$n2969_1
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=lm32_cpu.load_store_unit.size_w[0] I1=lm32_cpu.load_store_unit.size_w[1] I2=lm32_cpu.load_store_unit.data_w[24] I3=$false O=$abc$32570$n2970_1
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$32570$n5110 I1=$abc$32570$n4779 I2=$abc$32570$n4983_1 I3=$abc$32570$n2334 O=$abc$32570$n2972_1
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=lm32_cpu.w_result_sel_load_w I1=lm32_cpu.operand_w[24] I2=$false I3=$false O=$abc$32570$n2973_1
.param LUT_INIT 0001
.gate SB_LUT4 I0=lm32_cpu.cc[24] I1=$abc$32570$n2830 I2=lm32_cpu.x_result_sel_csr_x I3=$abc$32570$n2981_1 O=$abc$32570$n2980
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=lm32_cpu.eba[24] I1=$abc$32570$n2829_1 I2=$abc$32570$n2828_1 I3=lm32_cpu.interrupt_unit.im[24] O=$abc$32570$n2981_1
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=lm32_cpu.adder.addsub.tmp_subResult[24] I1=lm32_cpu.adder.addsub.tmp_addResult[24] I2=lm32_cpu.adder_op_x_n I3=$false O=$abc$32570$n2982_1
.param LUT_INIT 00110101
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.pc_f[23] I1=$abc$32570$n4792 I2=$abc$32570$n2832_1 I3=$false O=lm32_cpu.d_result_0[23]
.param LUT_INIT 10100011
.gate SB_LUT4 I0=$abc$32570$n2804 I1=$abc$32570$n2990_1 I2=$abc$32570$n2793 I3=$abc$32570$n2799 O=$abc$32570$n2989_1
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=lm32_cpu.load_store_unit.size_w[0] I1=lm32_cpu.load_store_unit.size_w[1] I2=lm32_cpu.load_store_unit.data_w[23] I3=$false O=$abc$32570$n2990_1
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$32570$n5111 I1=$abc$32570$n5002 I2=$abc$32570$n4983_1 I3=$abc$32570$n2334 O=$abc$32570$n2992_1
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=lm32_cpu.w_result_sel_load_w I1=lm32_cpu.operand_w[23] I2=$false I3=$false O=$abc$32570$n2993
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$32570$n3002_1 I1=$abc$32570$n3001_1 I2=lm32_cpu.x_result_sel_csr_x I3=lm32_cpu.x_result_sel_add_x O=$abc$32570$n3000_1
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=$abc$32570$n2830 I1=lm32_cpu.cc[23] I2=$abc$32570$n2829_1 I3=lm32_cpu.eba[23] O=$abc$32570$n3001_1
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$32570$n2828_1 I1=lm32_cpu.interrupt_unit.im[23] I2=$false I3=$false O=$abc$32570$n3002_1
.param LUT_INIT 1000
.gate SB_LUT4 I0=lm32_cpu.adder.addsub.tmp_subResult[23] I1=lm32_cpu.adder.addsub.tmp_addResult[23] I2=lm32_cpu.adder_op_x_n I3=lm32_cpu.x_result_sel_add_x O=$abc$32570$n3003
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$32570$n2834_1 I1=lm32_cpu.mc_arithmetic.a[22] I2=$false I3=$false O=$abc$32570$n3005
.param LUT_INIT 0100
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.pc_f[22] I1=$abc$32570$n4801 I2=$abc$32570$n2832_1 I3=$false O=lm32_cpu.d_result_0[22]
.param LUT_INIT 10100011
.gate SB_LUT4 I0=$abc$32570$n2804 I1=$abc$32570$n3012 I2=$abc$32570$n2793 I3=$abc$32570$n2799 O=$abc$32570$n3011
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=lm32_cpu.load_store_unit.size_w[0] I1=lm32_cpu.load_store_unit.size_w[1] I2=lm32_cpu.load_store_unit.data_w[22] I3=$false O=$abc$32570$n3012
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$32570$n5112 I1=$abc$32570$n3415 I2=$abc$32570$n4983_1 I3=$abc$32570$n2334 O=$abc$32570$n3014
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=lm32_cpu.w_result_sel_load_w I1=lm32_cpu.operand_w[22] I2=$false I3=$false O=$abc$32570$n3015
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$32570$n3024 I1=$abc$32570$n3023 I2=lm32_cpu.x_result_sel_csr_x I3=lm32_cpu.x_result_sel_add_x O=$abc$32570$n3022
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=lm32_cpu.eba[22] I1=$abc$32570$n2829_1 I2=$abc$32570$n2828_1 I3=lm32_cpu.interrupt_unit.im[22] O=$abc$32570$n3023
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$32570$n2830 I1=lm32_cpu.cc[22] I2=$false I3=$false O=$abc$32570$n3024
.param LUT_INIT 1000
.gate SB_LUT4 I0=lm32_cpu.adder.addsub.tmp_subResult[22] I1=lm32_cpu.adder.addsub.tmp_addResult[22] I2=lm32_cpu.adder_op_x_n I3=lm32_cpu.x_result_sel_add_x O=$abc$32570$n3025
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$32570$n2834_1 I1=lm32_cpu.mc_arithmetic.a[21] I2=$false I3=$false O=$abc$32570$n3027
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$32570$n2834_1 I1=lm32_cpu.mc_arithmetic.a[20] I2=$abc$32570$n3029 I3=$false O=$abc$32570$n928
.param LUT_INIT 11110100
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.a[21] I1=lm32_cpu.d_result_0[21] I2=$abc$32570$n2461_1 I3=$abc$32570$n2520 O=$abc$32570$n3029
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.pc_f[21] I1=$abc$32570$n4808 I2=$abc$32570$n2832_1 I3=$false O=lm32_cpu.d_result_0[21]
.param LUT_INIT 10100011
.gate SB_LUT4 I0=$abc$32570$n2804 I1=$abc$32570$n3034 I2=$abc$32570$n2793 I3=$abc$32570$n2799 O=$abc$32570$n3033
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=lm32_cpu.load_store_unit.size_w[0] I1=lm32_cpu.load_store_unit.size_w[1] I2=lm32_cpu.load_store_unit.data_w[21] I3=$false O=$abc$32570$n3034
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$32570$n5113 I1=$abc$32570$n3418 I2=$abc$32570$n4983_1 I3=$abc$32570$n2334 O=$abc$32570$n3036
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=lm32_cpu.w_result_sel_load_w I1=lm32_cpu.operand_w[21] I2=$false I3=$false O=$abc$32570$n3037
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$32570$n3045 I1=$abc$32570$n3044 I2=lm32_cpu.x_result_sel_csr_x I3=lm32_cpu.x_result_sel_add_x O=$abc$32570$n3043
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=$abc$32570$n2830 I1=lm32_cpu.cc[21] I2=$abc$32570$n2829_1 I3=lm32_cpu.eba[21] O=$abc$32570$n3044
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$32570$n2828_1 I1=lm32_cpu.interrupt_unit.im[21] I2=$false I3=$false O=$abc$32570$n3045
.param LUT_INIT 1000
.gate SB_LUT4 I0=lm32_cpu.adder.addsub.tmp_subResult[21] I1=lm32_cpu.adder.addsub.tmp_addResult[21] I2=lm32_cpu.adder_op_x_n I3=lm32_cpu.x_result_sel_add_x O=$abc$32570$n3046
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$32570$n2834_1 I1=lm32_cpu.mc_arithmetic.a[19] I2=$abc$32570$n3049 I3=$false O=$abc$32570$n933
.param LUT_INIT 11110100
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.a[20] I1=lm32_cpu.d_result_0[20] I2=$abc$32570$n2461_1 I3=$abc$32570$n2520 O=$abc$32570$n3049
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.pc_f[20] I1=$abc$32570$n4815_1 I2=$abc$32570$n2832_1 I3=$false O=lm32_cpu.d_result_0[20]
.param LUT_INIT 10100011
.gate SB_LUT4 I0=$abc$32570$n2804 I1=$abc$32570$n3054 I2=$abc$32570$n2793 I3=$abc$32570$n2799 O=$abc$32570$n3053
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=lm32_cpu.load_store_unit.size_w[0] I1=lm32_cpu.load_store_unit.size_w[1] I2=lm32_cpu.load_store_unit.data_w[20] I3=$false O=$abc$32570$n3054
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$32570$n5114 I1=$abc$32570$n3421 I2=$abc$32570$n4983_1 I3=$abc$32570$n2334 O=$abc$32570$n3056
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=lm32_cpu.w_result_sel_load_w I1=lm32_cpu.operand_w[20] I2=$false I3=$false O=$abc$32570$n3057
.param LUT_INIT 0001
.gate SB_LUT4 I0=lm32_cpu.cc[20] I1=$abc$32570$n2830 I2=lm32_cpu.x_result_sel_csr_x I3=$abc$32570$n3065 O=$abc$32570$n3064
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=lm32_cpu.eba[20] I1=$abc$32570$n2829_1 I2=$abc$32570$n2828_1 I3=lm32_cpu.interrupt_unit.im[20] O=$abc$32570$n3065
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=lm32_cpu.adder.addsub.tmp_subResult[20] I1=lm32_cpu.adder.addsub.tmp_addResult[20] I2=lm32_cpu.adder_op_x_n I3=$false O=$abc$32570$n3066
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$32570$n2834_1 I1=lm32_cpu.mc_arithmetic.a[18] I2=$abc$32570$n3069 I3=$false O=$abc$32570$n938
.param LUT_INIT 11110100
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.a[19] I1=lm32_cpu.d_result_0[19] I2=$abc$32570$n2461_1 I3=$abc$32570$n2520 O=$abc$32570$n3069
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.pc_f[19] I1=$abc$32570$n4823 I2=$abc$32570$n2832_1 I3=$false O=lm32_cpu.d_result_0[19]
.param LUT_INIT 10100011
.gate SB_LUT4 I0=$abc$32570$n2804 I1=$abc$32570$n3074 I2=$abc$32570$n2793 I3=$abc$32570$n2799 O=$abc$32570$n3073_1
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=lm32_cpu.load_store_unit.size_w[0] I1=lm32_cpu.load_store_unit.size_w[1] I2=lm32_cpu.load_store_unit.data_w[19] I3=$false O=$abc$32570$n3074
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$32570$n5115 I1=$abc$32570$n3424 I2=$abc$32570$n4983_1 I3=$abc$32570$n2334 O=$abc$32570$n3076
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=lm32_cpu.w_result_sel_load_w I1=lm32_cpu.operand_w[19] I2=$false I3=$false O=$abc$32570$n3077
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$32570$n3085 I1=$abc$32570$n3084 I2=lm32_cpu.x_result_sel_csr_x I3=lm32_cpu.x_result_sel_add_x O=$abc$32570$n3083
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=lm32_cpu.eba[19] I1=$abc$32570$n2829_1 I2=$abc$32570$n2828_1 I3=lm32_cpu.interrupt_unit.im[19] O=$abc$32570$n3084
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$32570$n2830 I1=lm32_cpu.cc[19] I2=$false I3=$false O=$abc$32570$n3085
.param LUT_INIT 1000
.gate SB_LUT4 I0=lm32_cpu.adder.addsub.tmp_subResult[19] I1=lm32_cpu.adder.addsub.tmp_addResult[19] I2=lm32_cpu.adder_op_x_n I3=lm32_cpu.x_result_sel_add_x O=$abc$32570$n3086
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.pc_f[18] I1=$abc$32570$n4832 I2=$abc$32570$n2832_1 I3=$false O=lm32_cpu.d_result_0[18]
.param LUT_INIT 10100011
.gate SB_LUT4 I0=$abc$32570$n2804 I1=$abc$32570$n3094 I2=$abc$32570$n2793 I3=$abc$32570$n2799 O=$abc$32570$n3093
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=lm32_cpu.load_store_unit.size_w[0] I1=lm32_cpu.load_store_unit.size_w[1] I2=lm32_cpu.load_store_unit.data_w[18] I3=$false O=$abc$32570$n3094
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$32570$n5116 I1=$abc$32570$n3427 I2=$abc$32570$n4983_1 I3=$abc$32570$n2334 O=$abc$32570$n3096
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=lm32_cpu.w_result_sel_load_w I1=lm32_cpu.operand_w[18] I2=$false I3=$false O=$abc$32570$n3097
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$32570$n3106 I1=$abc$32570$n3105 I2=lm32_cpu.x_result_sel_csr_x I3=lm32_cpu.x_result_sel_add_x O=$abc$32570$n3104_1
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=lm32_cpu.eba[18] I1=$abc$32570$n2829_1 I2=$abc$32570$n2828_1 I3=lm32_cpu.interrupt_unit.im[18] O=$abc$32570$n3105
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$32570$n2830 I1=lm32_cpu.cc[18] I2=$false I3=$false O=$abc$32570$n3106
.param LUT_INIT 1000
.gate SB_LUT4 I0=lm32_cpu.adder.addsub.tmp_subResult[18] I1=lm32_cpu.adder.addsub.tmp_addResult[18] I2=lm32_cpu.adder_op_x_n I3=lm32_cpu.x_result_sel_add_x O=$abc$32570$n3107
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$32570$n2834_1 I1=lm32_cpu.mc_arithmetic.a[17] I2=$false I3=$false O=$abc$32570$n3109
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$32570$n2834_1 I1=lm32_cpu.mc_arithmetic.a[16] I2=$abc$32570$n3111 I3=$false O=$abc$32570$n948
.param LUT_INIT 11110100
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.a[17] I1=lm32_cpu.d_result_0[17] I2=$abc$32570$n2461_1 I3=$abc$32570$n2520 O=$abc$32570$n3111
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.pc_f[17] I1=$abc$32570$n4839_1 I2=$abc$32570$n2832_1 I3=$false O=lm32_cpu.d_result_0[17]
.param LUT_INIT 10100011
.gate SB_LUT4 I0=$abc$32570$n2804 I1=$abc$32570$n3116 I2=$abc$32570$n2793 I3=$abc$32570$n2799 O=$abc$32570$n3115
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=lm32_cpu.load_store_unit.size_w[0] I1=lm32_cpu.load_store_unit.size_w[1] I2=lm32_cpu.load_store_unit.data_w[17] I3=$false O=$abc$32570$n3116
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$32570$n2333 I1=$abc$32570$n2332 I2=$abc$32570$n4983_1 I3=$abc$32570$n2334 O=$abc$32570$n3118
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=lm32_cpu.w_result_sel_load_w I1=lm32_cpu.operand_w[17] I2=$false I3=$false O=$abc$32570$n3119_1
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$32570$n3126_1 I1=$abc$32570$n2916_1 I2=$abc$32570$n3127_1 I3=lm32_cpu.x_result_sel_add_x O=$abc$32570$n3125_1
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=$abc$32570$n2829_1 I1=lm32_cpu.eba[17] I2=$false I3=$false O=$abc$32570$n3126_1
.param LUT_INIT 1000
.gate SB_LUT4 I0=lm32_cpu.cc[17] I1=$abc$32570$n2830 I2=$abc$32570$n2828_1 I3=lm32_cpu.interrupt_unit.im[17] O=$abc$32570$n3127_1
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=lm32_cpu.adder.addsub.tmp_subResult[17] I1=lm32_cpu.adder.addsub.tmp_addResult[17] I2=lm32_cpu.adder_op_x_n I3=lm32_cpu.x_result_sel_add_x O=$abc$32570$n3128_1
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.pc_f[16] I1=$abc$32570$n4848_1 I2=$abc$32570$n2832_1 I3=$false O=lm32_cpu.d_result_0[16]
.param LUT_INIT 10100011
.gate SB_LUT4 I0=$abc$32570$n2804 I1=$abc$32570$n3136_1 I2=$abc$32570$n2793 I3=$abc$32570$n2799 O=$abc$32570$n3135_1
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=lm32_cpu.load_store_unit.size_w[0] I1=lm32_cpu.load_store_unit.size_w[1] I2=lm32_cpu.load_store_unit.data_w[16] I3=$false O=$abc$32570$n3136_1
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$32570$n5117 I1=$abc$32570$n4227 I2=$abc$32570$n4983_1 I3=$abc$32570$n2334 O=$abc$32570$n3138_1
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=lm32_cpu.w_result_sel_load_w I1=lm32_cpu.operand_w[16] I2=$false I3=$false O=$abc$32570$n3139_1
.param LUT_INIT 0001
.gate SB_LUT4 I0=lm32_cpu.cc[16] I1=$abc$32570$n2830 I2=lm32_cpu.x_result_sel_csr_x I3=$abc$32570$n3147_1 O=$abc$32570$n3146_1
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=lm32_cpu.eba[16] I1=$abc$32570$n2829_1 I2=$abc$32570$n2828_1 I3=lm32_cpu.interrupt_unit.im[16] O=$abc$32570$n3147_1
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=lm32_cpu.adder.addsub.tmp_subResult[16] I1=lm32_cpu.adder.addsub.tmp_addResult[16] I2=lm32_cpu.adder_op_x_n I3=$false O=$abc$32570$n3148_1
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$32570$n2834_1 I1=lm32_cpu.mc_arithmetic.a[15] I2=$false I3=$false O=$abc$32570$n3151
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$32570$n2834_1 I1=lm32_cpu.mc_arithmetic.a[14] I2=$abc$32570$n3153 I3=$false O=$abc$32570$n958
.param LUT_INIT 11110100
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.a[15] I1=lm32_cpu.d_result_0[15] I2=$abc$32570$n2461_1 I3=$abc$32570$n2520 O=$abc$32570$n3153
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.pc_f[15] I1=$abc$32570$n3155 I2=$abc$32570$n2832_1 I3=$false O=lm32_cpu.d_result_0[15]
.param LUT_INIT 10100011
.gate SB_LUT4 I0=$abc$32570$n3163_1 I1=$abc$32570$n3156 I2=lm32_cpu.x_result[15] I3=$abc$32570$n2464 O=$abc$32570$n3155
.param LUT_INIT 0000111111101110
.gate SB_LUT4 I0=$abc$32570$n3162 I1=lm32_cpu.w_result[15] I2=$abc$32570$n4717_1 I3=$abc$32570$n4983_1 O=$abc$32570$n3156
.param LUT_INIT 0000001100001010
.gate SB_LUT4 I0=lm32_cpu.w_result_sel_load_w I1=lm32_cpu.operand_w[15] I2=$abc$32570$n2793 I3=$abc$32570$n3158 O=lm32_cpu.w_result[15]
.param LUT_INIT 0000111011101110
.gate SB_LUT4 I0=lm32_cpu.load_store_unit.data_w[31] I1=$abc$32570$n2805 I2=$abc$32570$n3159_1 I3=$abc$32570$n3160_1 O=$abc$32570$n3158
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=$abc$32570$n2800 I1=lm32_cpu.load_store_unit.sign_extend_w I2=$false I3=$false O=$abc$32570$n3159_1
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$32570$n3161_1 I1=lm32_cpu.load_store_unit.data_w[15] I2=$false I3=$false O=$abc$32570$n3160_1
.param LUT_INIT 0100
.gate SB_LUT4 I0=lm32_cpu.operand_w[1] I1=lm32_cpu.load_store_unit.size_w[0] I2=lm32_cpu.load_store_unit.size_w[1] I3=$false O=$abc$32570$n3161_1
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$32570$n3396 I1=$abc$32570$n3391 I2=$abc$32570$n2334 I3=$false O=$abc$32570$n3162
.param LUT_INIT 00110101
.gate SB_LUT4 I0=lm32_cpu.operand_m[15] I1=lm32_cpu.m_result_sel_compare_m I2=$abc$32570$n4717_1 I3=$false O=$abc$32570$n3163_1
.param LUT_INIT 11010000
.gate SB_LUT4 I0=$abc$32570$n3171_1 I1=$abc$32570$n3170 I2=lm32_cpu.x_result_sel_csr_x I3=lm32_cpu.x_result_sel_add_x O=$abc$32570$n3169
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=lm32_cpu.eba[15] I1=$abc$32570$n2829_1 I2=$abc$32570$n2828_1 I3=lm32_cpu.interrupt_unit.im[15] O=$abc$32570$n3170
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$32570$n2830 I1=lm32_cpu.cc[15] I2=$false I3=$false O=$abc$32570$n3171_1
.param LUT_INIT 1000
.gate SB_LUT4 I0=lm32_cpu.adder.addsub.tmp_subResult[15] I1=lm32_cpu.adder.addsub.tmp_addResult[15] I2=lm32_cpu.adder_op_x_n I3=lm32_cpu.x_result_sel_add_x O=$abc$32570$n3172
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$32570$n2834_1 I1=lm32_cpu.mc_arithmetic.a[13] I2=$abc$32570$n3174 I3=$false O=$abc$32570$n963
.param LUT_INIT 11110100
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.a[14] I1=lm32_cpu.d_result_0[14] I2=$abc$32570$n2461_1 I3=$abc$32570$n2520 O=$abc$32570$n3174
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.pc_f[14] I1=$abc$32570$n3176_1 I2=$abc$32570$n2832_1 I3=$false O=lm32_cpu.d_result_0[14]
.param LUT_INIT 10100011
.gate SB_LUT4 I0=$abc$32570$n3182 I1=$abc$32570$n3177 I2=lm32_cpu.x_result[14] I3=$abc$32570$n2464 O=$abc$32570$n3176_1
.param LUT_INIT 0000111111101110
.gate SB_LUT4 I0=$abc$32570$n3181_1 I1=lm32_cpu.w_result[14] I2=$abc$32570$n4717_1 I3=$abc$32570$n4983_1 O=$abc$32570$n3177
.param LUT_INIT 0000001100001010
.gate SB_LUT4 I0=$abc$32570$n3159_1 I1=$abc$32570$n3179 I2=$abc$32570$n2793 I3=$abc$32570$n3180 O=lm32_cpu.w_result[14]
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=$abc$32570$n3161_1 I1=lm32_cpu.load_store_unit.data_w[14] I2=$abc$32570$n2805 I3=lm32_cpu.load_store_unit.data_w[30] O=$abc$32570$n3179
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=lm32_cpu.w_result_sel_load_w I1=lm32_cpu.operand_w[14] I2=$false I3=$false O=$abc$32570$n3180
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$32570$n4761 I1=$abc$32570$n3394 I2=$abc$32570$n2334 I3=$false O=$abc$32570$n3181_1
.param LUT_INIT 00110101
.gate SB_LUT4 I0=lm32_cpu.operand_m[14] I1=lm32_cpu.m_result_sel_compare_m I2=$abc$32570$n4717_1 I3=$false O=$abc$32570$n3182
.param LUT_INIT 11010000
.gate SB_LUT4 I0=$abc$32570$n3190 I1=$abc$32570$n4861 I2=$abc$32570$n3192 I3=lm32_cpu.x_result_sel_add_x O=lm32_cpu.x_result[14]
.param LUT_INIT 0000111100010001
.gate SB_LUT4 I0=lm32_cpu.operand_0_x[14] I1=lm32_cpu.operand_0_x[7] I2=$abc$32570$n2821 I3=lm32_cpu.x_result_sel_sext_x O=$abc$32570$n3185
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=lm32_cpu.cc[14] I1=$abc$32570$n2830 I2=lm32_cpu.x_result_sel_csr_x I3=$abc$32570$n3191_1 O=$abc$32570$n3190
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=lm32_cpu.eba[14] I1=$abc$32570$n2829_1 I2=$abc$32570$n2828_1 I3=lm32_cpu.interrupt_unit.im[14] O=$abc$32570$n3191_1
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=lm32_cpu.adder.addsub.tmp_subResult[14] I1=lm32_cpu.adder.addsub.tmp_addResult[14] I2=lm32_cpu.adder_op_x_n I3=$false O=$abc$32570$n3192
.param LUT_INIT 00110101
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.pc_f[13] I1=$abc$32570$n3196_1 I2=$abc$32570$n2832_1 I3=$false O=lm32_cpu.d_result_0[13]
.param LUT_INIT 10100011
.gate SB_LUT4 I0=lm32_cpu.x_result[13] I1=$abc$32570$n3197 I2=$abc$32570$n2464 I3=$false O=$abc$32570$n3196_1
.param LUT_INIT 01011100
.gate SB_LUT4 I0=$abc$32570$n3202 I1=$abc$32570$n3198_1 I2=$abc$32570$n3203_1 I3=$abc$32570$n4717_1 O=$abc$32570$n3197
.param LUT_INIT 0000111111101110
.gate SB_LUT4 I0=$abc$32570$n3199 I1=$abc$32570$n2793 I2=$abc$32570$n3201_1 I3=$abc$32570$n4983_1 O=$abc$32570$n3198_1
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=lm32_cpu.load_store_unit.data_w[29] I1=$abc$32570$n2805 I2=$abc$32570$n3159_1 I3=$abc$32570$n3200 O=$abc$32570$n3199
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=$abc$32570$n3161_1 I1=lm32_cpu.load_store_unit.data_w[13] I2=$false I3=$false O=$abc$32570$n3200
.param LUT_INIT 0100
.gate SB_LUT4 I0=lm32_cpu.w_result_sel_load_w I1=lm32_cpu.operand_w[13] I2=$false I3=$false O=$abc$32570$n3201_1
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$32570$n2986 I1=$abc$32570$n2987 I2=$abc$32570$n4983_1 I3=$abc$32570$n2334 O=$abc$32570$n3202
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=lm32_cpu.m_result_sel_compare_m I1=lm32_cpu.operand_m[13] I2=$false I3=$false O=$abc$32570$n3203_1
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$32570$n3211_1 I1=$abc$32570$n4867 I2=$abc$32570$n3213_1 I3=lm32_cpu.x_result_sel_add_x O=lm32_cpu.x_result[13]
.param LUT_INIT 0000111100010001
.gate SB_LUT4 I0=lm32_cpu.operand_0_x[13] I1=lm32_cpu.operand_0_x[7] I2=$abc$32570$n2821 I3=lm32_cpu.x_result_sel_sext_x O=$abc$32570$n3206_1
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=lm32_cpu.cc[13] I1=$abc$32570$n2830 I2=lm32_cpu.x_result_sel_csr_x I3=$abc$32570$n3212 O=$abc$32570$n3211_1
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=lm32_cpu.eba[13] I1=$abc$32570$n2829_1 I2=$abc$32570$n2828_1 I3=lm32_cpu.interrupt_unit.im[13] O=$abc$32570$n3212
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=lm32_cpu.adder.addsub.tmp_subResult[13] I1=lm32_cpu.adder.addsub.tmp_addResult[13] I2=lm32_cpu.adder_op_x_n I3=$false O=$abc$32570$n3213_1
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$32570$n2834_1 I1=lm32_cpu.mc_arithmetic.a[12] I2=$false I3=$false O=$abc$32570$n3215
.param LUT_INIT 0100
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.pc_f[12] I1=$abc$32570$n3219 I2=$abc$32570$n2832_1 I3=$false O=lm32_cpu.d_result_0[12]
.param LUT_INIT 10100011
.gate SB_LUT4 I0=lm32_cpu.x_result[12] I1=$abc$32570$n3220 I2=$abc$32570$n2464 I3=$false O=$abc$32570$n3219
.param LUT_INIT 01011100
.gate SB_LUT4 I0=$abc$32570$n3225 I1=$abc$32570$n3221_1 I2=$abc$32570$n3226_1 I3=$abc$32570$n4717_1 O=$abc$32570$n3220
.param LUT_INIT 0000111111101110
.gate SB_LUT4 I0=$abc$32570$n3222 I1=$abc$32570$n2793 I2=$abc$32570$n3224 I3=$abc$32570$n4983_1 O=$abc$32570$n3221_1
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=lm32_cpu.load_store_unit.data_w[28] I1=$abc$32570$n2805 I2=$abc$32570$n3159_1 I3=$abc$32570$n3223_1 O=$abc$32570$n3222
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=$abc$32570$n3161_1 I1=lm32_cpu.load_store_unit.data_w[12] I2=$false I3=$false O=$abc$32570$n3223_1
.param LUT_INIT 0100
.gate SB_LUT4 I0=lm32_cpu.w_result_sel_load_w I1=lm32_cpu.operand_w[12] I2=$false I3=$false O=$abc$32570$n3224
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$32570$n2822 I1=$abc$32570$n2823 I2=$abc$32570$n4983_1 I3=$abc$32570$n2334 O=$abc$32570$n3225
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=lm32_cpu.m_result_sel_compare_m I1=lm32_cpu.operand_m[12] I2=$false I3=$false O=$abc$32570$n3226_1
.param LUT_INIT 0100
.gate SB_LUT4 I0=lm32_cpu.operand_0_x[12] I1=lm32_cpu.operand_0_x[7] I2=$abc$32570$n2821 I3=lm32_cpu.x_result_sel_sext_x O=$abc$32570$n3233_1
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$abc$32570$n3236_1 I1=$abc$32570$n3235 I2=lm32_cpu.x_result_sel_csr_x I3=lm32_cpu.x_result_sel_add_x O=$abc$32570$n3234
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=lm32_cpu.eba[12] I1=$abc$32570$n2829_1 I2=$abc$32570$n2828_1 I3=lm32_cpu.interrupt_unit.im[12] O=$abc$32570$n3235
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$32570$n2830 I1=lm32_cpu.cc[12] I2=$false I3=$false O=$abc$32570$n3236_1
.param LUT_INIT 1000
.gate SB_LUT4 I0=lm32_cpu.adder.addsub.tmp_subResult[12] I1=lm32_cpu.adder.addsub.tmp_addResult[12] I2=lm32_cpu.adder_op_x_n I3=lm32_cpu.x_result_sel_add_x O=$abc$32570$n3237
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$32570$n2834_1 I1=lm32_cpu.mc_arithmetic.a[11] I2=$false I3=$false O=$abc$32570$n3239
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$32570$n2834_1 I1=lm32_cpu.mc_arithmetic.a[10] I2=$abc$32570$n3241_1 I3=$false O=$abc$32570$n978
.param LUT_INIT 11110100
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.a[11] I1=lm32_cpu.d_result_0[11] I2=$abc$32570$n2461_1 I3=$abc$32570$n2520 O=$abc$32570$n3241_1
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.pc_f[11] I1=$abc$32570$n3243_1 I2=$abc$32570$n2832_1 I3=$false O=lm32_cpu.d_result_0[11]
.param LUT_INIT 10100011
.gate SB_LUT4 I0=$abc$32570$n3244 I1=$abc$32570$n3260 I2=lm32_cpu.x_result[11] I3=$abc$32570$n2464 O=$abc$32570$n3243_1
.param LUT_INIT 0000111111101110
.gate SB_LUT4 I0=$abc$32570$n3248_1 I1=lm32_cpu.w_result[11] I2=$abc$32570$n4717_1 I3=$abc$32570$n4983_1 O=$abc$32570$n3244
.param LUT_INIT 0000001100001010
.gate SB_LUT4 I0=$abc$32570$n3159_1 I1=$abc$32570$n3246_1 I2=$abc$32570$n2793 I3=$abc$32570$n3247 O=lm32_cpu.w_result[11]
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=$abc$32570$n3161_1 I1=lm32_cpu.load_store_unit.data_w[11] I2=$abc$32570$n2805 I3=lm32_cpu.load_store_unit.data_w[27] O=$abc$32570$n3246_1
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=lm32_cpu.w_result_sel_load_w I1=lm32_cpu.operand_w[11] I2=$false I3=$false O=$abc$32570$n3247
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$32570$n3847 I1=$abc$32570$n3842 I2=$abc$32570$n2334 I3=$false O=$abc$32570$n3248_1
.param LUT_INIT 00110101
.gate SB_LUT4 I0=lm32_cpu.operand_0_x[11] I1=lm32_cpu.operand_0_x[7] I2=$abc$32570$n2821 I3=lm32_cpu.x_result_sel_sext_x O=$abc$32570$n3255
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$abc$32570$n3258_1 I1=$abc$32570$n3257 I2=lm32_cpu.x_result_sel_csr_x I3=lm32_cpu.x_result_sel_add_x O=$abc$32570$n3256_1
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=lm32_cpu.eba[11] I1=$abc$32570$n2829_1 I2=$abc$32570$n2828_1 I3=lm32_cpu.interrupt_unit.im[11] O=$abc$32570$n3257
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$32570$n2830 I1=lm32_cpu.cc[11] I2=$false I3=$false O=$abc$32570$n3258_1
.param LUT_INIT 1000
.gate SB_LUT4 I0=lm32_cpu.adder.addsub.tmp_subResult[11] I1=lm32_cpu.adder.addsub.tmp_addResult[11] I2=lm32_cpu.adder_op_x_n I3=lm32_cpu.x_result_sel_add_x O=$abc$32570$n3259
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=lm32_cpu.operand_m[11] I1=lm32_cpu.m_result_sel_compare_m I2=$abc$32570$n4717_1 I3=$false O=$abc$32570$n3260
.param LUT_INIT 11010000
.gate SB_LUT4 I0=$abc$32570$n2834_1 I1=lm32_cpu.mc_arithmetic.a[9] I2=$abc$32570$n3262 I3=$false O=$abc$32570$n983
.param LUT_INIT 11110100
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.a[10] I1=lm32_cpu.d_result_0[10] I2=$abc$32570$n2461_1 I3=$abc$32570$n2520 O=$abc$32570$n3262
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.pc_f[10] I1=$abc$32570$n3264 I2=$abc$32570$n2832_1 I3=$false O=lm32_cpu.d_result_0[10]
.param LUT_INIT 10100011
.gate SB_LUT4 I0=$abc$32570$n3265 I1=$abc$32570$n3281_1 I2=lm32_cpu.x_result[10] I3=$abc$32570$n2464 O=$abc$32570$n3264
.param LUT_INIT 0000111111101110
.gate SB_LUT4 I0=$abc$32570$n3269 I1=lm32_cpu.w_result[10] I2=$abc$32570$n4717_1 I3=$abc$32570$n4983_1 O=$abc$32570$n3265
.param LUT_INIT 0000001100001010
.gate SB_LUT4 I0=$abc$32570$n3159_1 I1=$abc$32570$n3267 I2=$abc$32570$n2793 I3=$abc$32570$n3268_1 O=lm32_cpu.w_result[10]
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=$abc$32570$n3161_1 I1=lm32_cpu.load_store_unit.data_w[10] I2=$abc$32570$n2805 I3=lm32_cpu.load_store_unit.data_w[26] O=$abc$32570$n3267
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=lm32_cpu.w_result_sel_load_w I1=lm32_cpu.operand_w[10] I2=$false I3=$false O=$abc$32570$n3268_1
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$32570$n3853 I1=$abc$32570$n3845 I2=$abc$32570$n2334 I3=$false O=$abc$32570$n3269
.param LUT_INIT 00110101
.gate SB_LUT4 I0=lm32_cpu.operand_0_x[10] I1=lm32_cpu.operand_0_x[7] I2=$abc$32570$n2821 I3=lm32_cpu.x_result_sel_sext_x O=$abc$32570$n3276_1
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$abc$32570$n3279 I1=$abc$32570$n3278_1 I2=lm32_cpu.x_result_sel_csr_x I3=lm32_cpu.x_result_sel_add_x O=$abc$32570$n3277
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=lm32_cpu.eba[10] I1=$abc$32570$n2829_1 I2=$abc$32570$n2828_1 I3=lm32_cpu.interrupt_unit.im[10] O=$abc$32570$n3278_1
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$32570$n2830 I1=lm32_cpu.cc[10] I2=$false I3=$false O=$abc$32570$n3279
.param LUT_INIT 1000
.gate SB_LUT4 I0=lm32_cpu.adder.addsub.tmp_subResult[10] I1=lm32_cpu.adder.addsub.tmp_addResult[10] I2=lm32_cpu.adder_op_x_n I3=lm32_cpu.x_result_sel_add_x O=$abc$32570$n3280
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=lm32_cpu.operand_m[10] I1=lm32_cpu.m_result_sel_compare_m I2=$abc$32570$n4717_1 I3=$false O=$abc$32570$n3281_1
.param LUT_INIT 11010000
.gate SB_LUT4 I0=$abc$32570$n2834_1 I1=lm32_cpu.mc_arithmetic.a[8] I2=$abc$32570$n3283_1 I3=$false O=$abc$32570$n988
.param LUT_INIT 11110100
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.a[9] I1=lm32_cpu.d_result_0[9] I2=$abc$32570$n2461_1 I3=$abc$32570$n2520 O=$abc$32570$n3283_1
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.pc_f[9] I1=$abc$32570$n3285 I2=$abc$32570$n2832_1 I3=$false O=lm32_cpu.d_result_0[9]
.param LUT_INIT 10100011
.gate SB_LUT4 I0=$abc$32570$n3291_1 I1=$abc$32570$n3286_1 I2=lm32_cpu.x_result[9] I3=$abc$32570$n2464 O=$abc$32570$n3285
.param LUT_INIT 0000111111101110
.gate SB_LUT4 I0=$abc$32570$n3290 I1=lm32_cpu.w_result[9] I2=$abc$32570$n4717_1 I3=$abc$32570$n4983_1 O=$abc$32570$n3286_1
.param LUT_INIT 0000001100001010
.gate SB_LUT4 I0=$abc$32570$n3159_1 I1=$abc$32570$n3288_1 I2=$abc$32570$n2793 I3=$abc$32570$n3289 O=lm32_cpu.w_result[9]
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=$abc$32570$n3161_1 I1=lm32_cpu.load_store_unit.data_w[9] I2=$abc$32570$n2805 I3=lm32_cpu.load_store_unit.data_w[25] O=$abc$32570$n3288_1
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=lm32_cpu.w_result_sel_load_w I1=lm32_cpu.operand_w[9] I2=$false I3=$false O=$abc$32570$n3289
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$32570$n3440 I1=$abc$32570$n3441 I2=$abc$32570$n2334 I3=$false O=$abc$32570$n3290
.param LUT_INIT 00110101
.gate SB_LUT4 I0=lm32_cpu.operand_m[9] I1=lm32_cpu.m_result_sel_compare_m I2=$abc$32570$n4717_1 I3=$false O=$abc$32570$n3291_1
.param LUT_INIT 11010000
.gate SB_LUT4 I0=$abc$32570$n3299 I1=$abc$32570$n4888_1 I2=$abc$32570$n3301_1 I3=lm32_cpu.x_result_sel_add_x O=lm32_cpu.x_result[9]
.param LUT_INIT 0000111100010001
.gate SB_LUT4 I0=lm32_cpu.operand_0_x[9] I1=lm32_cpu.operand_0_x[7] I2=$abc$32570$n2821 I3=lm32_cpu.x_result_sel_sext_x O=$abc$32570$n3294
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=lm32_cpu.cc[9] I1=$abc$32570$n2830 I2=lm32_cpu.x_result_sel_csr_x I3=$abc$32570$n3300 O=$abc$32570$n3299
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=lm32_cpu.eba[9] I1=$abc$32570$n2829_1 I2=$abc$32570$n2828_1 I3=lm32_cpu.interrupt_unit.im[9] O=$abc$32570$n3300
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=lm32_cpu.adder.addsub.tmp_subResult[9] I1=lm32_cpu.adder.addsub.tmp_addResult[9] I2=lm32_cpu.adder_op_x_n I3=$false O=$abc$32570$n3301_1
.param LUT_INIT 00110101
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.pc_f[8] I1=$abc$32570$n3305 I2=$abc$32570$n2832_1 I3=$false O=lm32_cpu.d_result_0[8]
.param LUT_INIT 10100011
.gate SB_LUT4 I0=lm32_cpu.x_result[8] I1=$abc$32570$n3306_1 I2=$abc$32570$n2464 I3=$false O=$abc$32570$n3305
.param LUT_INIT 01011100
.gate SB_LUT4 I0=$abc$32570$n3311_1 I1=$abc$32570$n3307 I2=$abc$32570$n3312 I3=$abc$32570$n4717_1 O=$abc$32570$n3306_1
.param LUT_INIT 0000111111101110
.gate SB_LUT4 I0=$abc$32570$n3308_1 I1=$abc$32570$n2793 I2=$abc$32570$n3310 I3=$abc$32570$n4983_1 O=$abc$32570$n3307
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=lm32_cpu.load_store_unit.data_w[24] I1=$abc$32570$n2805 I2=$abc$32570$n3159_1 I3=$abc$32570$n3309 O=$abc$32570$n3308_1
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=$abc$32570$n3161_1 I1=lm32_cpu.load_store_unit.data_w[8] I2=$false I3=$false O=$abc$32570$n3309
.param LUT_INIT 0100
.gate SB_LUT4 I0=lm32_cpu.w_result_sel_load_w I1=lm32_cpu.operand_w[8] I2=$false I3=$false O=$abc$32570$n3310
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$32570$n2989 I1=$abc$32570$n2990 I2=$abc$32570$n4983_1 I3=$abc$32570$n2334 O=$abc$32570$n3311_1
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=lm32_cpu.m_result_sel_compare_m I1=lm32_cpu.operand_m[8] I2=$false I3=$false O=$abc$32570$n3312
.param LUT_INIT 0100
.gate SB_LUT4 I0=lm32_cpu.operand_0_x[8] I1=lm32_cpu.operand_0_x[7] I2=$abc$32570$n2821 I3=lm32_cpu.x_result_sel_sext_x O=$abc$32570$n3319
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=lm32_cpu.adder.addsub.tmp_subResult[8] I1=lm32_cpu.adder.addsub.tmp_addResult[8] I2=lm32_cpu.adder_op_x_n I3=lm32_cpu.x_result_sel_add_x O=$abc$32570$n3322_1
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$32570$n2834_1 I1=lm32_cpu.mc_arithmetic.a[7] I2=$false I3=$false O=$abc$32570$n3324_1
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$32570$n2834_1 I1=lm32_cpu.mc_arithmetic.a[6] I2=$abc$32570$n3326_1 I3=$false O=$abc$32570$n998
.param LUT_INIT 11110100
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.a[7] I1=lm32_cpu.d_result_0[7] I2=$abc$32570$n2461_1 I3=$abc$32570$n2520 O=$abc$32570$n3326_1
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.pc_f[7] I1=$abc$32570$n3328_1 I2=$abc$32570$n2832_1 I3=$false O=lm32_cpu.d_result_0[7]
.param LUT_INIT 10100011
.gate SB_LUT4 I0=lm32_cpu.x_result[7] I1=$abc$32570$n3329 I2=$abc$32570$n2464 I3=$false O=$abc$32570$n3328_1
.param LUT_INIT 01011100
.gate SB_LUT4 I0=lm32_cpu.m_result_sel_compare_m I1=lm32_cpu.operand_m[7] I2=$abc$32570$n3330_1 I3=$abc$32570$n4717_1 O=$abc$32570$n3329
.param LUT_INIT 1011101111110000
.gate SB_LUT4 I0=$abc$32570$n3335 I1=lm32_cpu.w_result[7] I2=$abc$32570$n4983_1 I3=$false O=$abc$32570$n3330_1
.param LUT_INIT 00111010
.gate SB_LUT4 I0=lm32_cpu.load_store_unit.size_w[0] I1=lm32_cpu.operand_w[1] I2=lm32_cpu.load_store_unit.size_w[1] I3=lm32_cpu.load_store_unit.data_w[7] O=$abc$32570$n3334_1
.param LUT_INIT 1101000000000000
.gate SB_LUT4 I0=$abc$32570$n5003 I1=$abc$32570$n3856 I2=$abc$32570$n2334 I3=$false O=$abc$32570$n3335
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$32570$n3342 I1=$abc$32570$n3337 I2=$abc$32570$n3344 I3=lm32_cpu.x_result_sel_add_x O=lm32_cpu.x_result[7]
.param LUT_INIT 0000111100010001
.gate SB_LUT4 I0=lm32_cpu.x_result_sel_sext_x I1=lm32_cpu.operand_0_x[7] I2=lm32_cpu.x_result_sel_csr_x I3=$abc$32570$n4900_1 O=$abc$32570$n3337
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=lm32_cpu.interrupt_unit.im[7] I1=$abc$32570$n2828_1 I2=$abc$32570$n3343 I3=$false O=$abc$32570$n3342
.param LUT_INIT 01110000
.gate SB_LUT4 I0=lm32_cpu.cc[7] I1=$abc$32570$n2830 I2=lm32_cpu.x_result_sel_csr_x I3=$false O=$abc$32570$n3343
.param LUT_INIT 01110000
.gate SB_LUT4 I0=lm32_cpu.adder.addsub.tmp_subResult[7] I1=lm32_cpu.adder.addsub.tmp_addResult[7] I2=lm32_cpu.adder_op_x_n I3=$false O=$abc$32570$n3344
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$32570$n2834_1 I1=lm32_cpu.mc_arithmetic.a[5] I2=$abc$32570$n3346 I3=$false O=$abc$32570$n1003
.param LUT_INIT 11110100
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.a[6] I1=lm32_cpu.d_result_0[6] I2=$abc$32570$n2461_1 I3=$abc$32570$n2520 O=$abc$32570$n3346
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.pc_f[6] I1=$abc$32570$n3348 I2=$abc$32570$n2832_1 I3=$false O=lm32_cpu.d_result_0[6]
.param LUT_INIT 10100011
.gate SB_LUT4 I0=lm32_cpu.x_result[6] I1=$abc$32570$n3349 I2=$abc$32570$n2464 I3=$false O=$abc$32570$n3348
.param LUT_INIT 01011100
.gate SB_LUT4 I0=lm32_cpu.m_result_sel_compare_m I1=lm32_cpu.operand_m[6] I2=$abc$32570$n3350 I3=$abc$32570$n4717_1 O=$abc$32570$n3349
.param LUT_INIT 1011101111110000
.gate SB_LUT4 I0=$abc$32570$n3356 I1=lm32_cpu.w_result[6] I2=$abc$32570$n4983_1 I3=$false O=$abc$32570$n3350
.param LUT_INIT 00111010
.gate SB_LUT4 I0=$abc$32570$n3354 I1=$abc$32570$n3352 I2=lm32_cpu.operand_w[6] I3=lm32_cpu.w_result_sel_load_w O=lm32_cpu.w_result[6]
.param LUT_INIT 0111011111110000
.gate SB_LUT4 I0=$abc$32570$n3353 I1=lm32_cpu.load_store_unit.data_w[6] I2=$abc$32570$n2798 I3=lm32_cpu.load_store_unit.data_w[14] O=$abc$32570$n3352
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=lm32_cpu.operand_w[0] I1=lm32_cpu.operand_w[1] I2=lm32_cpu.load_store_unit.size_w[0] I3=lm32_cpu.load_store_unit.size_w[1] O=$abc$32570$n3353
.param LUT_INIT 0011000000000111
.gate SB_LUT4 I0=$abc$32570$n3355 I1=lm32_cpu.load_store_unit.data_w[22] I2=$abc$32570$n2796 I3=lm32_cpu.load_store_unit.data_w[30] O=$abc$32570$n3354
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=lm32_cpu.operand_w[0] I1=lm32_cpu.operand_w[1] I2=lm32_cpu.load_store_unit.size_w[0] I3=lm32_cpu.load_store_unit.size_w[1] O=$abc$32570$n3355
.param LUT_INIT 1100111111111101
.gate SB_LUT4 I0=$abc$32570$n3864 I1=$abc$32570$n3859 I2=$abc$32570$n2334 I3=$false O=$abc$32570$n3356
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$32570$n3363_1 I1=$abc$32570$n3358 I2=$abc$32570$n3365 I3=lm32_cpu.x_result_sel_add_x O=lm32_cpu.x_result[6]
.param LUT_INIT 0000111100010001
.gate SB_LUT4 I0=lm32_cpu.x_result_sel_sext_x I1=lm32_cpu.operand_0_x[6] I2=lm32_cpu.x_result_sel_csr_x I3=$abc$32570$n4903_1 O=$abc$32570$n3358
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=lm32_cpu.interrupt_unit.im[6] I1=$abc$32570$n2828_1 I2=$abc$32570$n3364_1 I3=$false O=$abc$32570$n3363_1
.param LUT_INIT 01110000
.gate SB_LUT4 I0=lm32_cpu.cc[6] I1=$abc$32570$n2830 I2=lm32_cpu.x_result_sel_csr_x I3=$false O=$abc$32570$n3364_1
.param LUT_INIT 01110000
.gate SB_LUT4 I0=lm32_cpu.adder.addsub.tmp_subResult[6] I1=lm32_cpu.adder.addsub.tmp_addResult[6] I2=lm32_cpu.adder_op_x_n I3=$false O=$abc$32570$n3365
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$32570$n2834_1 I1=lm32_cpu.mc_arithmetic.a[4] I2=$abc$32570$n3367_1 I3=$false O=$abc$32570$n1008
.param LUT_INIT 11110100
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.a[5] I1=lm32_cpu.d_result_0[5] I2=$abc$32570$n2461_1 I3=$abc$32570$n2520 O=$abc$32570$n3367_1
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.pc_f[5] I1=$abc$32570$n3369_1 I2=$abc$32570$n2832_1 I3=$false O=lm32_cpu.d_result_0[5]
.param LUT_INIT 10100011
.gate SB_LUT4 I0=lm32_cpu.x_result[5] I1=$abc$32570$n3370 I2=$abc$32570$n2464 I3=$false O=$abc$32570$n3369_1
.param LUT_INIT 01011100
.gate SB_LUT4 I0=lm32_cpu.m_result_sel_compare_m I1=lm32_cpu.operand_m[5] I2=$abc$32570$n3371_1 I3=$abc$32570$n4717_1 O=$abc$32570$n3370
.param LUT_INIT 1011101111110000
.gate SB_LUT4 I0=$abc$32570$n3375_1 I1=lm32_cpu.w_result[5] I2=$abc$32570$n4983_1 I3=$false O=$abc$32570$n3371_1
.param LUT_INIT 00111010
.gate SB_LUT4 I0=$abc$32570$n3374_1 I1=$abc$32570$n3373 I2=lm32_cpu.operand_w[5] I3=lm32_cpu.w_result_sel_load_w O=lm32_cpu.w_result[5]
.param LUT_INIT 0111011111110000
.gate SB_LUT4 I0=$abc$32570$n3353 I1=lm32_cpu.load_store_unit.data_w[5] I2=$abc$32570$n2798 I3=lm32_cpu.load_store_unit.data_w[13] O=$abc$32570$n3373
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$32570$n3355 I1=lm32_cpu.load_store_unit.data_w[21] I2=$abc$32570$n2796 I3=lm32_cpu.load_store_unit.data_w[29] O=$abc$32570$n3374_1
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$32570$n3861 I1=$abc$32570$n3862 I2=$abc$32570$n2334 I3=$false O=$abc$32570$n3375_1
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$32570$n3382_1 I1=$abc$32570$n3377_1 I2=$abc$32570$n3384_1 I3=lm32_cpu.x_result_sel_add_x O=lm32_cpu.x_result[5]
.param LUT_INIT 0000111100010001
.gate SB_LUT4 I0=lm32_cpu.operand_0_x[5] I1=lm32_cpu.x_result_sel_sext_x I2=$abc$32570$n4906_1 I3=lm32_cpu.x_result_sel_csr_x O=$abc$32570$n3377_1
.param LUT_INIT 0000000011110100
.gate SB_LUT4 I0=lm32_cpu.cc[5] I1=$abc$32570$n2830 I2=$abc$32570$n3383 I3=$false O=$abc$32570$n3382_1
.param LUT_INIT 01110000
.gate SB_LUT4 I0=lm32_cpu.interrupt_unit.im[5] I1=$abc$32570$n2828_1 I2=$abc$32570$n2916_1 I3=$false O=$abc$32570$n3383
.param LUT_INIT 01110000
.gate SB_LUT4 I0=lm32_cpu.adder.addsub.tmp_subResult[5] I1=lm32_cpu.adder.addsub.tmp_addResult[5] I2=lm32_cpu.adder_op_x_n I3=$false O=$abc$32570$n3384_1
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$32570$n2834_1 I1=lm32_cpu.mc_arithmetic.a[3] I2=$abc$32570$n3386 I3=$false O=$abc$32570$n1013
.param LUT_INIT 11110100
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.a[4] I1=lm32_cpu.d_result_0[4] I2=$abc$32570$n2461_1 I3=$abc$32570$n2520 O=$abc$32570$n3386
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.pc_f[4] I1=$abc$32570$n3388_1 I2=$abc$32570$n2832_1 I3=$false O=lm32_cpu.d_result_0[4]
.param LUT_INIT 10100011
.gate SB_LUT4 I0=lm32_cpu.x_result[4] I1=$abc$32570$n3389 I2=$abc$32570$n2464 I3=$false O=$abc$32570$n3388_1
.param LUT_INIT 01011100
.gate SB_LUT4 I0=lm32_cpu.m_result_sel_compare_m I1=lm32_cpu.operand_m[4] I2=$abc$32570$n3390_1 I3=$abc$32570$n4717_1 O=$abc$32570$n3389
.param LUT_INIT 1011101111110000
.gate SB_LUT4 I0=$abc$32570$n3394_1 I1=lm32_cpu.w_result[4] I2=$abc$32570$n4983_1 I3=$false O=$abc$32570$n3390_1
.param LUT_INIT 00111010
.gate SB_LUT4 I0=$abc$32570$n3393_1 I1=$abc$32570$n3392 I2=lm32_cpu.operand_w[4] I3=lm32_cpu.w_result_sel_load_w O=lm32_cpu.w_result[4]
.param LUT_INIT 0111011111110000
.gate SB_LUT4 I0=$abc$32570$n3355 I1=lm32_cpu.load_store_unit.data_w[20] I2=$abc$32570$n2798 I3=lm32_cpu.load_store_unit.data_w[12] O=$abc$32570$n3392
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$32570$n3353 I1=lm32_cpu.load_store_unit.data_w[4] I2=$abc$32570$n2796 I3=lm32_cpu.load_store_unit.data_w[28] O=$abc$32570$n3393_1
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$32570$n3437 I1=$abc$32570$n3438 I2=$abc$32570$n2334 I3=$false O=$abc$32570$n3394_1
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$32570$n3401_1 I1=$abc$32570$n3396_1 I2=$abc$32570$n3403 I3=lm32_cpu.x_result_sel_add_x O=lm32_cpu.x_result[4]
.param LUT_INIT 0000111100010001
.gate SB_LUT4 I0=lm32_cpu.x_result_sel_sext_x I1=lm32_cpu.operand_0_x[4] I2=lm32_cpu.x_result_sel_csr_x I3=$abc$32570$n4909_1 O=$abc$32570$n3396_1
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=lm32_cpu.interrupt_unit.im[4] I1=$abc$32570$n2828_1 I2=$abc$32570$n3402_1 I3=$false O=$abc$32570$n3401_1
.param LUT_INIT 01110000
.gate SB_LUT4 I0=lm32_cpu.cc[4] I1=$abc$32570$n2830 I2=lm32_cpu.x_result_sel_csr_x I3=$false O=$abc$32570$n3402_1
.param LUT_INIT 01110000
.gate SB_LUT4 I0=lm32_cpu.adder.addsub.tmp_subResult[4] I1=lm32_cpu.adder.addsub.tmp_addResult[4] I2=lm32_cpu.adder_op_x_n I3=$false O=$abc$32570$n3403
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$32570$n2834_1 I1=lm32_cpu.mc_arithmetic.a[2] I2=$abc$32570$n3405_1 I3=$false O=$abc$32570$n1018
.param LUT_INIT 11110100
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.a[3] I1=lm32_cpu.d_result_0[3] I2=$abc$32570$n2461_1 I3=$abc$32570$n2520 O=$abc$32570$n3405_1
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.pc_f[3] I1=$abc$32570$n3407_1 I2=$abc$32570$n2832_1 I3=$false O=lm32_cpu.d_result_0[3]
.param LUT_INIT 10100011
.gate SB_LUT4 I0=lm32_cpu.x_result[3] I1=$abc$32570$n3408_1 I2=$abc$32570$n2464 I3=$false O=$abc$32570$n3407_1
.param LUT_INIT 01011100
.gate SB_LUT4 I0=lm32_cpu.m_result_sel_compare_m I1=lm32_cpu.operand_m[3] I2=$abc$32570$n3409 I3=$abc$32570$n4717_1 O=$abc$32570$n3408_1
.param LUT_INIT 1011101111110000
.gate SB_LUT4 I0=$abc$32570$n3413 I1=lm32_cpu.w_result[3] I2=$abc$32570$n4983_1 I3=$false O=$abc$32570$n3409
.param LUT_INIT 00111010
.gate SB_LUT4 I0=$abc$32570$n3412_1 I1=$abc$32570$n3411 I2=lm32_cpu.operand_w[3] I3=lm32_cpu.w_result_sel_load_w O=lm32_cpu.w_result[3]
.param LUT_INIT 0111011111110000
.gate SB_LUT4 I0=$abc$32570$n3353 I1=lm32_cpu.load_store_unit.data_w[3] I2=$abc$32570$n2798 I3=lm32_cpu.load_store_unit.data_w[11] O=$abc$32570$n3411
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$32570$n3355 I1=lm32_cpu.load_store_unit.data_w[19] I2=$abc$32570$n2796 I3=lm32_cpu.load_store_unit.data_w[27] O=$abc$32570$n3412_1
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$32570$n3369 I1=$abc$32570$n3364 I2=$abc$32570$n2334 I3=$false O=$abc$32570$n3413
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$32570$n3420_1 I1=$abc$32570$n3415_1 I2=$abc$32570$n3422 I3=lm32_cpu.x_result_sel_add_x O=lm32_cpu.x_result[3]
.param LUT_INIT 0000111100010001
.gate SB_LUT4 I0=lm32_cpu.operand_0_x[3] I1=lm32_cpu.x_result_sel_sext_x I2=$abc$32570$n4912_1 I3=lm32_cpu.x_result_sel_csr_x O=$abc$32570$n3415_1
.param LUT_INIT 0000000011110100
.gate SB_LUT4 I0=$abc$32570$n3421_1 I1=$abc$32570$n2916_1 I2=$false I3=$false O=$abc$32570$n3420_1
.param LUT_INIT 1000
.gate SB_LUT4 I0=lm32_cpu.cc[3] I1=$abc$32570$n2830 I2=$abc$32570$n2828_1 I3=lm32_cpu.interrupt_unit.im[3] O=$abc$32570$n3421_1
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=lm32_cpu.adder.addsub.tmp_subResult[3] I1=lm32_cpu.adder.addsub.tmp_addResult[3] I2=lm32_cpu.adder_op_x_n I3=$false O=$abc$32570$n3422
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$32570$n2834_1 I1=lm32_cpu.mc_arithmetic.a[1] I2=$abc$32570$n3424_1 I3=$false O=$abc$32570$n1023
.param LUT_INIT 11110100
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.a[2] I1=lm32_cpu.d_result_0[2] I2=$abc$32570$n2461_1 I3=$abc$32570$n2520 O=$abc$32570$n3424_1
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.pc_f[2] I1=$abc$32570$n3426_1 I2=$abc$32570$n2832_1 I3=$false O=lm32_cpu.d_result_0[2]
.param LUT_INIT 10100011
.gate SB_LUT4 I0=lm32_cpu.x_result[2] I1=$abc$32570$n3427_1 I2=$abc$32570$n2464 I3=$false O=$abc$32570$n3426_1
.param LUT_INIT 01011100
.gate SB_LUT4 I0=lm32_cpu.m_result_sel_compare_m I1=lm32_cpu.operand_m[2] I2=$abc$32570$n3428 I3=$abc$32570$n4717_1 O=$abc$32570$n3427_1
.param LUT_INIT 1011101111110000
.gate SB_LUT4 I0=$abc$32570$n3432_1 I1=lm32_cpu.w_result[2] I2=$abc$32570$n4983_1 I3=$false O=$abc$32570$n3428
.param LUT_INIT 00111010
.gate SB_LUT4 I0=$abc$32570$n3431_1 I1=$abc$32570$n3430 I2=lm32_cpu.operand_w[2] I3=lm32_cpu.w_result_sel_load_w O=lm32_cpu.w_result[2]
.param LUT_INIT 0111011111110000
.gate SB_LUT4 I0=$abc$32570$n3353 I1=lm32_cpu.load_store_unit.data_w[2] I2=$abc$32570$n2798 I3=lm32_cpu.load_store_unit.data_w[10] O=$abc$32570$n3430
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$32570$n3355 I1=lm32_cpu.load_store_unit.data_w[18] I2=$abc$32570$n2796 I3=lm32_cpu.load_store_unit.data_w[26] O=$abc$32570$n3431_1
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$32570$n3366 I1=$abc$32570$n3367 I2=$abc$32570$n2334 I3=$false O=$abc$32570$n3432_1
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$32570$n3439 I1=$abc$32570$n3434_1 I2=$abc$32570$n3442 I3=lm32_cpu.x_result_sel_add_x O=lm32_cpu.x_result[2]
.param LUT_INIT 0000111100010001
.gate SB_LUT4 I0=lm32_cpu.x_result_sel_sext_x I1=lm32_cpu.operand_0_x[2] I2=lm32_cpu.x_result_sel_csr_x I3=$abc$32570$n4915_1 O=$abc$32570$n3434_1
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=$abc$32570$n3440_1 I1=$abc$32570$n3441_1 I2=$abc$32570$n2916_1 I3=$false O=$abc$32570$n3439
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$32570$n2467_1 I1=lm32_cpu.csr_x[0] I2=lm32_cpu.csr_x[1] I3=$false O=$abc$32570$n3440_1
.param LUT_INIT 00010000
.gate SB_LUT4 I0=lm32_cpu.cc[2] I1=$abc$32570$n2830 I2=$abc$32570$n2828_1 I3=lm32_cpu.interrupt_unit.im[2] O=$abc$32570$n3441_1
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=lm32_cpu.adder.addsub.tmp_subResult[2] I1=lm32_cpu.adder.addsub.tmp_addResult[2] I2=lm32_cpu.adder_op_x_n I3=$false O=$abc$32570$n3442
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$32570$n2834_1 I1=lm32_cpu.mc_arithmetic.a[0] I2=$abc$32570$n3444_1 I3=$false O=$abc$32570$n1028
.param LUT_INIT 11110100
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.a[1] I1=lm32_cpu.d_result_0[1] I2=$abc$32570$n2461_1 I3=$abc$32570$n2520 O=$abc$32570$n3444_1
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=lm32_cpu.x_result[1] I1=$abc$32570$n3446_1 I2=$abc$32570$n2832_1 I3=$abc$32570$n2464 O=lm32_cpu.d_result_0[1]
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=$abc$32570$n3452_1 I1=$abc$32570$n3447_1 I2=$abc$32570$n4717_1 I3=$false O=$abc$32570$n3446_1
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$32570$n3451_1 I1=lm32_cpu.w_result[1] I2=$abc$32570$n4983_1 I3=$false O=$abc$32570$n3447_1
.param LUT_INIT 11000101
.gate SB_LUT4 I0=$abc$32570$n3450_1 I1=$abc$32570$n3449_1 I2=lm32_cpu.operand_w[1] I3=lm32_cpu.w_result_sel_load_w O=lm32_cpu.w_result[1]
.param LUT_INIT 0111011111110000
.gate SB_LUT4 I0=$abc$32570$n3355 I1=lm32_cpu.load_store_unit.data_w[17] I2=$abc$32570$n2796 I3=lm32_cpu.load_store_unit.data_w[25] O=$abc$32570$n3449_1
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$32570$n3353 I1=lm32_cpu.load_store_unit.data_w[1] I2=$abc$32570$n2798 I3=lm32_cpu.load_store_unit.data_w[9] O=$abc$32570$n3450_1
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$32570$n3412 I1=$abc$32570$n3375 I2=$abc$32570$n2334 I3=$false O=$abc$32570$n3451_1
.param LUT_INIT 00110101
.gate SB_LUT4 I0=lm32_cpu.m_result_sel_compare_m I1=lm32_cpu.operand_m[1] I2=$false I3=$false O=$abc$32570$n3452_1
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$32570$n3459 I1=$abc$32570$n3454_1 I2=$abc$32570$n3463 I3=lm32_cpu.x_result_sel_add_x O=lm32_cpu.x_result[1]
.param LUT_INIT 0000111100010001
.gate SB_LUT4 I0=lm32_cpu.x_result_sel_sext_x I1=lm32_cpu.operand_0_x[1] I2=lm32_cpu.x_result_sel_csr_x I3=$abc$32570$n4918_1 O=$abc$32570$n3454_1
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=lm32_cpu.cc[1] I1=$abc$32570$n2830 I2=$abc$32570$n3460 I3=$abc$32570$n2916_1 O=$abc$32570$n3459
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$abc$32570$n2828_1 I1=lm32_cpu.interrupt_unit.im[1] I2=$abc$32570$n3461 I3=$abc$32570$n3462_1 O=$abc$32570$n3460
.param LUT_INIT 0000000011111000
.gate SB_LUT4 I0=lm32_cpu.csr_x[1] I1=lm32_cpu.csr_x[0] I2=lm32_cpu.interrupt_unit.eie I3=$false O=$abc$32570$n3461
.param LUT_INIT 10010000
.gate SB_LUT4 I0=lm32_cpu.csr_x[0] I1=lm32_cpu.csr_x[2] I2=$false I3=$false O=$abc$32570$n3462_1
.param LUT_INIT 1000
.gate SB_LUT4 I0=lm32_cpu.adder.addsub.tmp_subResult[1] I1=lm32_cpu.adder.addsub.tmp_addResult[1] I2=lm32_cpu.adder_op_x_n I3=$false O=$abc$32570$n3463
.param LUT_INIT 00110101
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.state[2] I1=lm32_cpu.mc_arithmetic.t[32] I2=lm32_cpu.mc_arithmetic.state[1] I3=$abc$32570$n3465_1 O=$abc$32570$n1031
.param LUT_INIT 1111111100010000
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.a[0] I1=lm32_cpu.d_result_0[0] I2=$abc$32570$n2461_1 I3=$abc$32570$n2520 O=$abc$32570$n3465_1
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$32570$n2464 I1=lm32_cpu.x_result[0] I2=$abc$32570$n3467_1 I3=$abc$32570$n2832_1 O=lm32_cpu.d_result_0[0]
.param LUT_INIT 0000000000001101
.gate SB_LUT4 I0=$abc$32570$n3473_1 I1=$abc$32570$n3468_1 I2=$abc$32570$n2464 I3=$abc$32570$n4717_1 O=$abc$32570$n3467_1
.param LUT_INIT 0000101000000011
.gate SB_LUT4 I0=$abc$32570$n3472_1 I1=lm32_cpu.w_result[0] I2=$abc$32570$n4983_1 I3=$false O=$abc$32570$n3468_1
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$32570$n3471_1 I1=$abc$32570$n3470 I2=lm32_cpu.operand_w[0] I3=lm32_cpu.w_result_sel_load_w O=lm32_cpu.w_result[0]
.param LUT_INIT 0111011111110000
.gate SB_LUT4 I0=$abc$32570$n3355 I1=lm32_cpu.load_store_unit.data_w[16] I2=$abc$32570$n2798 I3=lm32_cpu.load_store_unit.data_w[8] O=$abc$32570$n3470
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$32570$n3353 I1=lm32_cpu.load_store_unit.data_w[0] I2=$abc$32570$n2796 I3=lm32_cpu.load_store_unit.data_w[24] O=$abc$32570$n3471_1
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$32570$n3410 I1=$abc$32570$n3372 I2=$abc$32570$n2334 I3=$false O=$abc$32570$n3472_1
.param LUT_INIT 11001010
.gate SB_LUT4 I0=lm32_cpu.operand_m[0] I1=lm32_cpu.condition_met_m I2=lm32_cpu.m_result_sel_compare_m I3=$false O=$abc$32570$n3473_1
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$32570$n3480_1 I1=$abc$32570$n3475 I2=$abc$32570$n3483_1 I3=lm32_cpu.x_result_sel_add_x O=lm32_cpu.x_result[0]
.param LUT_INIT 0000111100010001
.gate SB_LUT4 I0=lm32_cpu.x_result_sel_sext_x I1=lm32_cpu.operand_0_x[0] I2=lm32_cpu.x_result_sel_csr_x I3=$abc$32570$n4921_1 O=$abc$32570$n3475
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=lm32_cpu.cc[0] I1=$abc$32570$n2830 I2=$abc$32570$n3481_1 I3=$abc$32570$n2916_1 O=$abc$32570$n3480_1
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$abc$32570$n2828_1 I1=lm32_cpu.interrupt_unit.im_csr_read_data I2=$abc$32570$n3482_1 I3=$abc$32570$n3462_1 O=$abc$32570$n3481_1
.param LUT_INIT 0000000011111000
.gate SB_LUT4 I0=lm32_cpu.csr_x[1] I1=lm32_cpu.csr_x[0] I2=lm32_cpu.interrupt_unit.ie I3=$false O=$abc$32570$n3482_1
.param LUT_INIT 10010000
.gate SB_LUT4 I0=lm32_cpu.adder.addsub.tmp_subResult[0] I1=lm32_cpu.adder.addsub.tmp_addResult[0] I2=lm32_cpu.adder_op_x_n I3=$false O=$abc$32570$n3483_1
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$32570$n3511_1 I1=$abc$32570$n3485_1 I2=$abc$32570$n2520 I3=$abc$32570$n3512_1 O=$abc$32570$n1037
.param LUT_INIT 1111111111100000
.gate SB_LUT4 I0=lm32_cpu.d_result_1[31] I1=lm32_cpu.d_result_0[31] I2=$abc$32570$n3505_1 I3=$abc$32570$n2461_1 O=$abc$32570$n3485_1
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$abc$32570$n2832_1 I1=lm32_cpu.bypass_data_1[31] I2=$abc$32570$n3501_1 I3=$abc$32570$n3495_1 O=lm32_cpu.d_result_1[31]
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$32570$n3488_1 I1=$abc$32570$n3494_1 I2=lm32_cpu.x_result[31] I3=$abc$32570$n4713 O=lm32_cpu.bypass_data_1[31]
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=$abc$32570$n3493_1 I1=lm32_cpu.w_result[31] I2=$abc$32570$n2512 I3=$abc$32570$n3489_1 O=$abc$32570$n3488_1
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$abc$32570$n3490_1 I1=$abc$32570$n3491_1 I2=$abc$32570$n3492_1 I3=$false O=$abc$32570$n3489_1
.param LUT_INIT 10000000
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.instruction_d[16] I1=lm32_cpu.write_idx_w[0] I2=lm32_cpu.write_enable_q_w I3=$false O=$abc$32570$n3490_1
.param LUT_INIT 10010000
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.instruction_d[17] I1=lm32_cpu.write_idx_w[1] I2=lm32_cpu.instruction_unit.instruction_d[19] I3=lm32_cpu.write_idx_w[3] O=$abc$32570$n3491_1
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.instruction_d[18] I1=lm32_cpu.write_idx_w[2] I2=lm32_cpu.instruction_unit.instruction_d[20] I3=lm32_cpu.write_idx_w[4] O=$abc$32570$n3492_1
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$abc$32570$n2879 I1=$abc$32570$n2878 I2=$abc$32570$n2880 I3=$false O=$abc$32570$n3493_1
.param LUT_INIT 10101100
.gate SB_LUT4 I0=lm32_cpu.operand_m[31] I1=lm32_cpu.m_result_sel_compare_m I2=$abc$32570$n2512 I3=$false O=$abc$32570$n3494_1
.param LUT_INIT 11010000
.gate SB_LUT4 I0=lm32_cpu.decoder.select_call_immediate I1=$abc$32570$n3496_1 I2=$false I3=$false O=$abc$32570$n3495_1
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$32570$n2488 I1=$abc$32570$n2483_1 I2=lm32_cpu.branch_predict_d I3=$false O=$abc$32570$n3496_1
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$32570$n3499_1 I1=$abc$32570$n3500_1 I2=$abc$32570$n3498_1 I3=$false O=lm32_cpu.branch_predict_d
.param LUT_INIT 11110100
.gate SB_LUT4 I0=lm32_cpu.decoder.sign_extend I1=$abc$32570$n2488 I2=lm32_cpu.instruction_unit.instruction_d[29] I3=$abc$32570$n2484 O=$abc$32570$n3498_1
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.instruction_d[26] I1=lm32_cpu.decoder.sign_extend I2=lm32_cpu.instruction_unit.instruction_d[27] I3=$false O=$abc$32570$n3499_1
.param LUT_INIT 01000001
.gate SB_LUT4 I0=lm32_cpu.decoder.select_call_immediate I1=lm32_cpu.instruction_unit.instruction_d[29] I2=lm32_cpu.instruction_unit.instruction_d[30] I3=$false O=$abc$32570$n3500_1
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$32570$n3502_1 I1=$abc$32570$n3504_1 I2=lm32_cpu.instruction_unit.instruction_d[15] I3=$false O=$abc$32570$n3501_1
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$32570$n3503 I1=lm32_cpu.instruction_unit.instruction_d[30] I2=$false I3=$false O=$abc$32570$n3502_1
.param LUT_INIT 0001
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.instruction_d[29] I1=lm32_cpu.instruction_unit.instruction_d[26] I2=lm32_cpu.decoder.sign_extend I3=lm32_cpu.instruction_unit.instruction_d[27] O=$abc$32570$n3503
.param LUT_INIT 1100111111110001
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.instruction_d[27] I1=lm32_cpu.instruction_unit.instruction_d[29] I2=lm32_cpu.decoder.sign_extend I3=lm32_cpu.instruction_unit.instruction_d[30] O=$abc$32570$n3504_1
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$32570$n3507_1 I1=$abc$32570$n3509_1 I2=$abc$32570$n3506_1 I3=$false O=$abc$32570$n3505_1
.param LUT_INIT 00011111
.gate SB_LUT4 I0=$abc$32570$n2503_1 I1=lm32_cpu.valid_d I2=$false I3=$false O=$abc$32570$n3506_1
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$32570$n3508_1 I1=lm32_cpu.instruction_unit.instruction_d[30] I2=$false I3=$false O=$abc$32570$n3507_1
.param LUT_INIT 0001
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.instruction_d[29] I1=lm32_cpu.instruction_unit.instruction_d[27] I2=lm32_cpu.decoder.sign_extend I3=lm32_cpu.instruction_unit.instruction_d[26] O=$abc$32570$n3508_1
.param LUT_INIT 1110111111111110
.gate SB_LUT4 I0=$abc$32570$n2497_1 I1=$abc$32570$n3510_1 I2=$false I3=$false O=$abc$32570$n3509_1
.param LUT_INIT 1000
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.instruction_d[30] I1=lm32_cpu.instruction_unit.instruction_d[29] I2=lm32_cpu.decoder.sign_extend I3=$false O=$abc$32570$n3510_1
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$32570$n2461_1 I1=lm32_cpu.mc_arithmetic.b[31] I2=$false I3=$false O=$abc$32570$n3511_1
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$32570$n2563_1 I1=lm32_cpu.mc_arithmetic.state[2] I2=lm32_cpu.mc_arithmetic.sign_extend_x I3=$false O=$abc$32570$n3512_1
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$32570$n3523_1 I1=$abc$32570$n3514_1 I2=$abc$32570$n2520 I3=$abc$32570$n2563_1 O=$abc$32570$n1041
.param LUT_INIT 1111111111100000
.gate SB_LUT4 I0=lm32_cpu.d_result_1[30] I1=lm32_cpu.d_result_0[30] I2=$abc$32570$n3505_1 I3=$abc$32570$n2461_1 O=$abc$32570$n3514_1
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$abc$32570$n2832_1 I1=lm32_cpu.bypass_data_1[30] I2=$abc$32570$n3521_1 I3=$abc$32570$n3495_1 O=lm32_cpu.d_result_1[30]
.param LUT_INIT 0000111101000100
.gate SB_LUT4 I0=$abc$32570$n3868 I1=$abc$32570$n3869 I2=$abc$32570$n3489_1 I3=$abc$32570$n2880 O=$abc$32570$n3519_1
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.instruction_d[14] I1=$abc$32570$n3501_1 I2=$abc$32570$n3522_1 I3=$false O=$abc$32570$n3521_1
.param LUT_INIT 01010011
.gate SB_LUT4 I0=$abc$32570$n2489_1 I1=lm32_cpu.decoder.select_call_immediate I2=lm32_cpu.instruction_unit.instruction_d[30] I3=$false O=$abc$32570$n3522_1
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$32570$n2461_1 I1=lm32_cpu.mc_arithmetic.b[30] I2=$false I3=$false O=$abc$32570$n3523_1
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$32570$n3533 I1=$abc$32570$n3525_1 I2=$abc$32570$n2520 I3=$abc$32570$n2569_1 O=$abc$32570$n1045
.param LUT_INIT 1111111111100000
.gate SB_LUT4 I0=lm32_cpu.d_result_1[29] I1=lm32_cpu.d_result_0[29] I2=$abc$32570$n3505_1 I3=$abc$32570$n2461_1 O=$abc$32570$n3525_1
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$abc$32570$n2832_1 I1=lm32_cpu.bypass_data_1[29] I2=$abc$32570$n3532_1 I3=$abc$32570$n3495_1 O=lm32_cpu.d_result_1[29]
.param LUT_INIT 0000111101000100
.gate SB_LUT4 I0=$abc$32570$n4765 I1=$abc$32570$n4766 I2=$abc$32570$n3489_1 I3=$abc$32570$n2880 O=$abc$32570$n3530_1
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.instruction_d[13] I1=$abc$32570$n3501_1 I2=$abc$32570$n3522_1 I3=$false O=$abc$32570$n3532_1
.param LUT_INIT 01010011
.gate SB_LUT4 I0=$abc$32570$n2461_1 I1=lm32_cpu.mc_arithmetic.b[29] I2=$false I3=$false O=$abc$32570$n3533
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$32570$n3543_1 I1=$abc$32570$n3535_1 I2=$abc$32570$n2520 I3=$abc$32570$n2572_1 O=$abc$32570$n1049
.param LUT_INIT 1111111111100000
.gate SB_LUT4 I0=lm32_cpu.d_result_1[28] I1=lm32_cpu.d_result_0[28] I2=$abc$32570$n3505_1 I3=$abc$32570$n2461_1 O=$abc$32570$n3535_1
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$abc$32570$n2832_1 I1=lm32_cpu.bypass_data_1[28] I2=$abc$32570$n3542_1 I3=$abc$32570$n3495_1 O=lm32_cpu.d_result_1[28]
.param LUT_INIT 0000111101000100
.gate SB_LUT4 I0=$abc$32570$n4767 I1=$abc$32570$n4768 I2=$abc$32570$n3489_1 I3=$abc$32570$n2880 O=$abc$32570$n3540_1
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.instruction_d[12] I1=$abc$32570$n3501_1 I2=$abc$32570$n3522_1 I3=$false O=$abc$32570$n3542_1
.param LUT_INIT 01010011
.gate SB_LUT4 I0=$abc$32570$n2461_1 I1=lm32_cpu.mc_arithmetic.b[28] I2=$false I3=$false O=$abc$32570$n3543_1
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$32570$n3553_1 I1=$abc$32570$n3545_1 I2=$abc$32570$n2520 I3=$abc$32570$n2575_1 O=$abc$32570$n1053
.param LUT_INIT 1111111111100000
.gate SB_LUT4 I0=lm32_cpu.d_result_1[27] I1=lm32_cpu.d_result_0[27] I2=$abc$32570$n3505_1 I3=$abc$32570$n2461_1 O=$abc$32570$n3545_1
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$abc$32570$n2832_1 I1=lm32_cpu.bypass_data_1[27] I2=$abc$32570$n3552_1 I3=$abc$32570$n3495_1 O=lm32_cpu.d_result_1[27]
.param LUT_INIT 0000111101000100
.gate SB_LUT4 I0=$abc$32570$n4772 I1=$abc$32570$n4773 I2=$abc$32570$n3489_1 I3=$abc$32570$n2880 O=$abc$32570$n3550_1
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.instruction_d[11] I1=$abc$32570$n3501_1 I2=$abc$32570$n3522_1 I3=$false O=$abc$32570$n3552_1
.param LUT_INIT 01010011
.gate SB_LUT4 I0=$abc$32570$n2461_1 I1=lm32_cpu.mc_arithmetic.b[27] I2=$false I3=$false O=$abc$32570$n3553_1
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$32570$n3563_1 I1=$abc$32570$n3555_1 I2=$abc$32570$n2520 I3=$abc$32570$n2578_1 O=$abc$32570$n1057
.param LUT_INIT 1111111111100000
.gate SB_LUT4 I0=lm32_cpu.d_result_1[26] I1=lm32_cpu.d_result_0[26] I2=$abc$32570$n3505_1 I3=$abc$32570$n2461_1 O=$abc$32570$n3555_1
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$abc$32570$n2832_1 I1=lm32_cpu.bypass_data_1[26] I2=$abc$32570$n3562_1 I3=$abc$32570$n3495_1 O=lm32_cpu.d_result_1[26]
.param LUT_INIT 0000111101000100
.gate SB_LUT4 I0=$abc$32570$n4774 I1=$abc$32570$n4775 I2=$abc$32570$n3489_1 I3=$abc$32570$n2880 O=$abc$32570$n3560_1
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.instruction_d[10] I1=$abc$32570$n3501_1 I2=$abc$32570$n3522_1 I3=$false O=$abc$32570$n3562_1
.param LUT_INIT 01010011
.gate SB_LUT4 I0=$abc$32570$n2461_1 I1=lm32_cpu.mc_arithmetic.b[26] I2=$false I3=$false O=$abc$32570$n3563_1
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$32570$n3573_1 I1=$abc$32570$n3565_1 I2=$abc$32570$n2520 I3=$abc$32570$n2581_1 O=$abc$32570$n1061
.param LUT_INIT 1111111111100000
.gate SB_LUT4 I0=lm32_cpu.d_result_1[25] I1=lm32_cpu.d_result_0[25] I2=$abc$32570$n3505_1 I3=$abc$32570$n2461_1 O=$abc$32570$n3565_1
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$abc$32570$n2832_1 I1=lm32_cpu.bypass_data_1[25] I2=$abc$32570$n3572_1 I3=$abc$32570$n3495_1 O=lm32_cpu.d_result_1[25]
.param LUT_INIT 0000111101000100
.gate SB_LUT4 I0=$abc$32570$n4776 I1=$abc$32570$n4777 I2=$abc$32570$n3489_1 I3=$abc$32570$n2880 O=$abc$32570$n3570_1
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.instruction_d[9] I1=$abc$32570$n3501_1 I2=$abc$32570$n3522_1 I3=$false O=$abc$32570$n3572_1
.param LUT_INIT 01010011
.gate SB_LUT4 I0=$abc$32570$n2461_1 I1=lm32_cpu.mc_arithmetic.b[25] I2=$false I3=$false O=$abc$32570$n3573_1
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$32570$n3583_1 I1=$abc$32570$n3575_1 I2=$abc$32570$n2520 I3=$abc$32570$n2584_1 O=$abc$32570$n1065
.param LUT_INIT 1111111111100000
.gate SB_LUT4 I0=lm32_cpu.d_result_1[24] I1=lm32_cpu.d_result_0[24] I2=$abc$32570$n3505_1 I3=$abc$32570$n2461_1 O=$abc$32570$n3575_1
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$abc$32570$n2832_1 I1=lm32_cpu.bypass_data_1[24] I2=$abc$32570$n3582_1 I3=$abc$32570$n3495_1 O=lm32_cpu.d_result_1[24]
.param LUT_INIT 0000111101000100
.gate SB_LUT4 I0=$abc$32570$n4778 I1=$abc$32570$n4779 I2=$abc$32570$n3489_1 I3=$abc$32570$n2880 O=$abc$32570$n3580_1
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.instruction_d[8] I1=$abc$32570$n3501_1 I2=$abc$32570$n3522_1 I3=$false O=$abc$32570$n3582_1
.param LUT_INIT 01010011
.gate SB_LUT4 I0=$abc$32570$n2461_1 I1=lm32_cpu.mc_arithmetic.b[24] I2=$false I3=$false O=$abc$32570$n3583_1
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$32570$n3593_1 I1=$abc$32570$n3585_1 I2=$abc$32570$n2520 I3=$abc$32570$n2587_1 O=$abc$32570$n1069
.param LUT_INIT 1111111111100000
.gate SB_LUT4 I0=lm32_cpu.d_result_1[23] I1=lm32_cpu.d_result_0[23] I2=$abc$32570$n3505_1 I3=$abc$32570$n2461_1 O=$abc$32570$n3585_1
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$abc$32570$n2832_1 I1=lm32_cpu.bypass_data_1[23] I2=$abc$32570$n3592_1 I3=$abc$32570$n3495_1 O=lm32_cpu.d_result_1[23]
.param LUT_INIT 0000111101000100
.gate SB_LUT4 I0=$abc$32570$n5001 I1=$abc$32570$n5002 I2=$abc$32570$n3489_1 I3=$abc$32570$n2880 O=$abc$32570$n3590_1
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.instruction_d[7] I1=$abc$32570$n3501_1 I2=$abc$32570$n3522_1 I3=$false O=$abc$32570$n3592_1
.param LUT_INIT 01010011
.gate SB_LUT4 I0=$abc$32570$n2461_1 I1=lm32_cpu.mc_arithmetic.b[23] I2=$false I3=$false O=$abc$32570$n3593_1
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$32570$n3603_1 I1=$abc$32570$n3595_1 I2=$abc$32570$n2520 I3=$abc$32570$n2590_1 O=$abc$32570$n1073
.param LUT_INIT 1111111111100000
.gate SB_LUT4 I0=lm32_cpu.d_result_1[22] I1=lm32_cpu.d_result_0[22] I2=$abc$32570$n3505_1 I3=$abc$32570$n2461_1 O=$abc$32570$n3595_1
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$abc$32570$n2832_1 I1=lm32_cpu.bypass_data_1[22] I2=$abc$32570$n3602_1 I3=$abc$32570$n3495_1 O=lm32_cpu.d_result_1[22]
.param LUT_INIT 0000111101000100
.gate SB_LUT4 I0=$abc$32570$n3414 I1=$abc$32570$n3415 I2=$abc$32570$n3489_1 I3=$abc$32570$n2880 O=$abc$32570$n3600_1
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.instruction_d[6] I1=$abc$32570$n3501_1 I2=$abc$32570$n3522_1 I3=$false O=$abc$32570$n3602_1
.param LUT_INIT 01010011
.gate SB_LUT4 I0=$abc$32570$n2461_1 I1=lm32_cpu.mc_arithmetic.b[22] I2=$false I3=$false O=$abc$32570$n3603_1
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$32570$n3613_1 I1=$abc$32570$n3605_1 I2=$abc$32570$n2520 I3=$abc$32570$n2593_1 O=$abc$32570$n1077
.param LUT_INIT 1111111111100000
.gate SB_LUT4 I0=lm32_cpu.d_result_1[21] I1=lm32_cpu.d_result_0[21] I2=$abc$32570$n3505_1 I3=$abc$32570$n2461_1 O=$abc$32570$n3605_1
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$abc$32570$n2832_1 I1=lm32_cpu.bypass_data_1[21] I2=$abc$32570$n3612_1 I3=$abc$32570$n3495_1 O=lm32_cpu.d_result_1[21]
.param LUT_INIT 0000111101000100
.gate SB_LUT4 I0=$abc$32570$n3417 I1=$abc$32570$n3418 I2=$abc$32570$n3489_1 I3=$abc$32570$n2880 O=$abc$32570$n3610_1
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.instruction_d[5] I1=$abc$32570$n3501_1 I2=$abc$32570$n3522_1 I3=$false O=$abc$32570$n3612_1
.param LUT_INIT 01010011
.gate SB_LUT4 I0=$abc$32570$n2461_1 I1=lm32_cpu.mc_arithmetic.b[21] I2=$false I3=$false O=$abc$32570$n3613_1
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$32570$n3623_1 I1=$abc$32570$n3615_1 I2=$abc$32570$n2520 I3=$abc$32570$n2596_1 O=$abc$32570$n1081
.param LUT_INIT 1111111111100000
.gate SB_LUT4 I0=lm32_cpu.d_result_1[20] I1=lm32_cpu.d_result_0[20] I2=$abc$32570$n3505_1 I3=$abc$32570$n2461_1 O=$abc$32570$n3615_1
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$abc$32570$n2832_1 I1=lm32_cpu.bypass_data_1[20] I2=$abc$32570$n3622_1 I3=$abc$32570$n3495_1 O=lm32_cpu.d_result_1[20]
.param LUT_INIT 0000111101000100
.gate SB_LUT4 I0=$abc$32570$n3420 I1=$abc$32570$n3421 I2=$abc$32570$n3489_1 I3=$abc$32570$n2880 O=$abc$32570$n3620_1
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.instruction_d[4] I1=$abc$32570$n3501_1 I2=$abc$32570$n3522_1 I3=$false O=$abc$32570$n3622_1
.param LUT_INIT 01010011
.gate SB_LUT4 I0=$abc$32570$n2461_1 I1=lm32_cpu.mc_arithmetic.b[20] I2=$false I3=$false O=$abc$32570$n3623_1
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$32570$n3633_1 I1=$abc$32570$n3625_1 I2=$abc$32570$n2520 I3=$abc$32570$n2599_1 O=$abc$32570$n1085
.param LUT_INIT 1111111111100000
.gate SB_LUT4 I0=lm32_cpu.d_result_1[19] I1=lm32_cpu.d_result_0[19] I2=$abc$32570$n3505_1 I3=$abc$32570$n2461_1 O=$abc$32570$n3625_1
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$abc$32570$n2832_1 I1=lm32_cpu.bypass_data_1[19] I2=$abc$32570$n3632_1 I3=$abc$32570$n3495_1 O=lm32_cpu.d_result_1[19]
.param LUT_INIT 0000111101000100
.gate SB_LUT4 I0=$abc$32570$n3423 I1=$abc$32570$n3424 I2=$abc$32570$n3489_1 I3=$abc$32570$n2880 O=$abc$32570$n3630_1
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.instruction_d[3] I1=$abc$32570$n3501_1 I2=$abc$32570$n3522_1 I3=$false O=$abc$32570$n3632_1
.param LUT_INIT 01010011
.gate SB_LUT4 I0=$abc$32570$n2461_1 I1=lm32_cpu.mc_arithmetic.b[19] I2=$false I3=$false O=$abc$32570$n3633_1
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$32570$n3643_1 I1=$abc$32570$n3635_1 I2=$abc$32570$n2520 I3=$abc$32570$n2602_1 O=$abc$32570$n1089
.param LUT_INIT 1111111111100000
.gate SB_LUT4 I0=lm32_cpu.d_result_1[18] I1=lm32_cpu.d_result_0[18] I2=$abc$32570$n3505_1 I3=$abc$32570$n2461_1 O=$abc$32570$n3635_1
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$abc$32570$n2832_1 I1=lm32_cpu.bypass_data_1[18] I2=$abc$32570$n3642_1 I3=$abc$32570$n3495_1 O=lm32_cpu.d_result_1[18]
.param LUT_INIT 0000111101000100
.gate SB_LUT4 I0=$abc$32570$n3426 I1=$abc$32570$n3427 I2=$abc$32570$n3489_1 I3=$abc$32570$n2880 O=$abc$32570$n3640_1
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.instruction_d[2] I1=$abc$32570$n3501_1 I2=$abc$32570$n3522_1 I3=$false O=$abc$32570$n3642_1
.param LUT_INIT 01010011
.gate SB_LUT4 I0=$abc$32570$n2461_1 I1=lm32_cpu.mc_arithmetic.b[18] I2=$false I3=$false O=$abc$32570$n3643_1
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$32570$n3653_1 I1=$abc$32570$n3645_1 I2=$abc$32570$n2520 I3=$abc$32570$n2605_1 O=$abc$32570$n1093
.param LUT_INIT 1111111111100000
.gate SB_LUT4 I0=lm32_cpu.d_result_1[17] I1=lm32_cpu.d_result_0[17] I2=$abc$32570$n3505_1 I3=$abc$32570$n2461_1 O=$abc$32570$n3645_1
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$abc$32570$n2832_1 I1=lm32_cpu.bypass_data_1[17] I2=$abc$32570$n3652_1 I3=$abc$32570$n3495_1 O=lm32_cpu.d_result_1[17]
.param LUT_INIT 0000111101000100
.gate SB_LUT4 I0=$abc$32570$n3429 I1=$abc$32570$n2333 I2=$abc$32570$n3489_1 I3=$abc$32570$n2880 O=$abc$32570$n3650_1
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.instruction_d[1] I1=$abc$32570$n3501_1 I2=$abc$32570$n3522_1 I3=$false O=$abc$32570$n3652_1
.param LUT_INIT 01010011
.gate SB_LUT4 I0=$abc$32570$n2461_1 I1=lm32_cpu.mc_arithmetic.b[17] I2=$false I3=$false O=$abc$32570$n3653_1
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$32570$n3663_1 I1=$abc$32570$n3655_1 I2=$abc$32570$n2520 I3=$abc$32570$n2608_1 O=$abc$32570$n1097
.param LUT_INIT 1111111111100000
.gate SB_LUT4 I0=lm32_cpu.d_result_1[16] I1=lm32_cpu.d_result_0[16] I2=$abc$32570$n3505_1 I3=$abc$32570$n2461_1 O=$abc$32570$n3655_1
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$abc$32570$n2832_1 I1=lm32_cpu.bypass_data_1[16] I2=$abc$32570$n3662_1 I3=$abc$32570$n3495_1 O=lm32_cpu.d_result_1[16]
.param LUT_INIT 0000111101000100
.gate SB_LUT4 I0=$abc$32570$n4226 I1=$abc$32570$n4227 I2=$abc$32570$n3489_1 I3=$abc$32570$n2880 O=$abc$32570$n3660_1
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.instruction_d[0] I1=$abc$32570$n3501_1 I2=$abc$32570$n3522_1 I3=$false O=$abc$32570$n3662_1
.param LUT_INIT 01010011
.gate SB_LUT4 I0=$abc$32570$n2461_1 I1=lm32_cpu.mc_arithmetic.b[16] I2=$false I3=$false O=$abc$32570$n3663_1
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$32570$n3673_1 I1=$abc$32570$n3665_1 I2=$abc$32570$n2520 I3=$abc$32570$n2611_1 O=$abc$32570$n1101
.param LUT_INIT 1111111111100000
.gate SB_LUT4 I0=lm32_cpu.d_result_1[15] I1=lm32_cpu.d_result_0[15] I2=$abc$32570$n3505_1 I3=$abc$32570$n2461_1 O=$abc$32570$n3665_1
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$abc$32570$n3671_1 I1=lm32_cpu.bypass_data_1[15] I2=$abc$32570$n3672_1 I3=$false O=lm32_cpu.d_result_1[15]
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$32570$n3668_1 I1=$abc$32570$n3670_1 I2=lm32_cpu.x_result[15] I3=$abc$32570$n4713 O=lm32_cpu.bypass_data_1[15]
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=$abc$32570$n3669_1 I1=lm32_cpu.w_result[15] I2=$abc$32570$n2512 I3=$abc$32570$n3489_1 O=$abc$32570$n3668_1
.param LUT_INIT 0000001100001010
.gate SB_LUT4 I0=$abc$32570$n3390 I1=$abc$32570$n3391 I2=$abc$32570$n2880 I3=$false O=$abc$32570$n3669_1
.param LUT_INIT 00110101
.gate SB_LUT4 I0=lm32_cpu.operand_m[15] I1=lm32_cpu.m_result_sel_compare_m I2=$abc$32570$n2512 I3=$false O=$abc$32570$n3670_1
.param LUT_INIT 11010000
.gate SB_LUT4 I0=$abc$32570$n3495_1 I1=$abc$32570$n2832_1 I2=$false I3=$false O=$abc$32570$n3671_1
.param LUT_INIT 0001
.gate SB_LUT4 I0=lm32_cpu.branch_predict_d I1=$abc$32570$n3522_1 I2=lm32_cpu.decoder.select_call_immediate I3=lm32_cpu.instruction_unit.instruction_d[15] O=$abc$32570$n3672_1
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$32570$n2461_1 I1=lm32_cpu.mc_arithmetic.b[15] I2=$false I3=$false O=$abc$32570$n3673_1
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$32570$n3682_1 I1=$abc$32570$n3675_1 I2=$abc$32570$n2520 I3=$abc$32570$n2614_1 O=$abc$32570$n1105
.param LUT_INIT 1111111111100000
.gate SB_LUT4 I0=lm32_cpu.d_result_1[14] I1=lm32_cpu.d_result_0[14] I2=$abc$32570$n3505_1 I3=$abc$32570$n2461_1 O=$abc$32570$n3675_1
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$abc$32570$n3681_1 I1=lm32_cpu.instruction_unit.instruction_d[14] I2=lm32_cpu.bypass_data_1[14] I3=$abc$32570$n3671_1 O=lm32_cpu.d_result_1[14]
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=$abc$32570$n3678_1 I1=$abc$32570$n3680_1 I2=lm32_cpu.x_result[14] I3=$abc$32570$n4713 O=lm32_cpu.bypass_data_1[14]
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=$abc$32570$n3679_1 I1=lm32_cpu.w_result[14] I2=$abc$32570$n2512 I3=$abc$32570$n3489_1 O=$abc$32570$n3678_1
.param LUT_INIT 0000001100001010
.gate SB_LUT4 I0=$abc$32570$n3393 I1=$abc$32570$n3394 I2=$abc$32570$n2880 I3=$false O=$abc$32570$n3679_1
.param LUT_INIT 00110101
.gate SB_LUT4 I0=lm32_cpu.operand_m[14] I1=lm32_cpu.m_result_sel_compare_m I2=$abc$32570$n2512 I3=$false O=$abc$32570$n3680_1
.param LUT_INIT 11010000
.gate SB_LUT4 I0=$abc$32570$n3522_1 I1=$abc$32570$n3495_1 I2=$false I3=$false O=$abc$32570$n3681_1
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$32570$n2461_1 I1=lm32_cpu.mc_arithmetic.b[14] I2=$false I3=$false O=$abc$32570$n3682_1
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$32570$n3690_1 I1=$abc$32570$n3684_1 I2=$abc$32570$n2520 I3=$abc$32570$n2617_1 O=$abc$32570$n1109
.param LUT_INIT 1111111111100000
.gate SB_LUT4 I0=lm32_cpu.d_result_1[13] I1=lm32_cpu.d_result_0[13] I2=$abc$32570$n3505_1 I3=$abc$32570$n2461_1 O=$abc$32570$n3684_1
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$abc$32570$n3681_1 I1=lm32_cpu.instruction_unit.instruction_d[13] I2=lm32_cpu.bypass_data_1[13] I3=$abc$32570$n3671_1 O=lm32_cpu.d_result_1[13]
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=lm32_cpu.x_result[13] I1=$abc$32570$n3687_1 I2=$abc$32570$n4713 I3=$false O=lm32_cpu.bypass_data_1[13]
.param LUT_INIT 10100011
.gate SB_LUT4 I0=$abc$32570$n3689_1 I1=$abc$32570$n3688_1 I2=$abc$32570$n3203_1 I3=$abc$32570$n2512 O=$abc$32570$n3687_1
.param LUT_INIT 0000111111101110
.gate SB_LUT4 I0=$abc$32570$n3199 I1=$abc$32570$n2793 I2=$abc$32570$n3201_1 I3=$abc$32570$n3489_1 O=$abc$32570$n3688_1
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=$abc$32570$n3837 I1=$abc$32570$n2987 I2=$abc$32570$n3489_1 I3=$abc$32570$n2880 O=$abc$32570$n3689_1
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$abc$32570$n2461_1 I1=lm32_cpu.mc_arithmetic.b[13] I2=$false I3=$false O=$abc$32570$n3690_1
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$32570$n3698_1 I1=$abc$32570$n3692_1 I2=$abc$32570$n2520 I3=$abc$32570$n2620_1 O=$abc$32570$n1113
.param LUT_INIT 1111111111100000
.gate SB_LUT4 I0=lm32_cpu.d_result_1[12] I1=lm32_cpu.d_result_0[12] I2=$abc$32570$n3505_1 I3=$abc$32570$n2461_1 O=$abc$32570$n3692_1
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$abc$32570$n3681_1 I1=lm32_cpu.instruction_unit.instruction_d[12] I2=lm32_cpu.bypass_data_1[12] I3=$abc$32570$n3671_1 O=lm32_cpu.d_result_1[12]
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=lm32_cpu.x_result[12] I1=$abc$32570$n3695_1 I2=$abc$32570$n4713 I3=$false O=lm32_cpu.bypass_data_1[12]
.param LUT_INIT 10100011
.gate SB_LUT4 I0=$abc$32570$n3697_1 I1=$abc$32570$n3696 I2=$abc$32570$n3226_1 I3=$abc$32570$n2512 O=$abc$32570$n3695_1
.param LUT_INIT 0000111111101110
.gate SB_LUT4 I0=$abc$32570$n3222 I1=$abc$32570$n2793 I2=$abc$32570$n3224 I3=$abc$32570$n3489_1 O=$abc$32570$n3696
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=$abc$32570$n3839 I1=$abc$32570$n2823 I2=$abc$32570$n3489_1 I3=$abc$32570$n2880 O=$abc$32570$n3697_1
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$abc$32570$n2461_1 I1=lm32_cpu.mc_arithmetic.b[12] I2=$false I3=$false O=$abc$32570$n3698_1
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$32570$n3706_1 I1=$abc$32570$n3700 I2=$abc$32570$n2520 I3=$abc$32570$n2623_1 O=$abc$32570$n1117
.param LUT_INIT 1111111111100000
.gate SB_LUT4 I0=lm32_cpu.d_result_1[11] I1=lm32_cpu.d_result_0[11] I2=$abc$32570$n3505_1 I3=$abc$32570$n2461_1 O=$abc$32570$n3700
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$abc$32570$n3681_1 I1=lm32_cpu.instruction_unit.instruction_d[11] I2=lm32_cpu.bypass_data_1[11] I3=$abc$32570$n3671_1 O=lm32_cpu.d_result_1[11]
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=$abc$32570$n3703_1 I1=$abc$32570$n3705_1 I2=lm32_cpu.x_result[11] I3=$abc$32570$n4713 O=lm32_cpu.bypass_data_1[11]
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=$abc$32570$n3704_1 I1=lm32_cpu.w_result[11] I2=$abc$32570$n2512 I3=$abc$32570$n3489_1 O=$abc$32570$n3703_1
.param LUT_INIT 0000001100001010
.gate SB_LUT4 I0=$abc$32570$n3841 I1=$abc$32570$n3842 I2=$abc$32570$n2880 I3=$false O=$abc$32570$n3704_1
.param LUT_INIT 00110101
.gate SB_LUT4 I0=lm32_cpu.operand_m[11] I1=lm32_cpu.m_result_sel_compare_m I2=$abc$32570$n2512 I3=$false O=$abc$32570$n3705_1
.param LUT_INIT 11010000
.gate SB_LUT4 I0=$abc$32570$n2461_1 I1=lm32_cpu.mc_arithmetic.b[11] I2=$false I3=$false O=$abc$32570$n3706_1
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$32570$n3714_1 I1=$abc$32570$n3708_1 I2=$abc$32570$n2520 I3=$abc$32570$n2626_1 O=$abc$32570$n1121
.param LUT_INIT 1111111111100000
.gate SB_LUT4 I0=lm32_cpu.d_result_1[10] I1=lm32_cpu.d_result_0[10] I2=$abc$32570$n3505_1 I3=$abc$32570$n2461_1 O=$abc$32570$n3708_1
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$abc$32570$n3681_1 I1=lm32_cpu.instruction_unit.instruction_d[10] I2=lm32_cpu.bypass_data_1[10] I3=$abc$32570$n3671_1 O=lm32_cpu.d_result_1[10]
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=$abc$32570$n3711_1 I1=$abc$32570$n3713_1 I2=lm32_cpu.x_result[10] I3=$abc$32570$n4713 O=lm32_cpu.bypass_data_1[10]
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=$abc$32570$n3712_1 I1=lm32_cpu.w_result[10] I2=$abc$32570$n2512 I3=$abc$32570$n3489_1 O=$abc$32570$n3711_1
.param LUT_INIT 0000001100001010
.gate SB_LUT4 I0=$abc$32570$n3844 I1=$abc$32570$n3845 I2=$abc$32570$n2880 I3=$false O=$abc$32570$n3712_1
.param LUT_INIT 00110101
.gate SB_LUT4 I0=lm32_cpu.operand_m[10] I1=lm32_cpu.m_result_sel_compare_m I2=$abc$32570$n2512 I3=$false O=$abc$32570$n3713_1
.param LUT_INIT 11010000
.gate SB_LUT4 I0=$abc$32570$n2461_1 I1=lm32_cpu.mc_arithmetic.b[10] I2=$false I3=$false O=$abc$32570$n3714_1
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$32570$n3722 I1=$abc$32570$n3716 I2=$abc$32570$n2520 I3=$abc$32570$n2629_1 O=$abc$32570$n1125
.param LUT_INIT 1111111111100000
.gate SB_LUT4 I0=lm32_cpu.d_result_1[9] I1=lm32_cpu.d_result_0[9] I2=$abc$32570$n3505_1 I3=$abc$32570$n2461_1 O=$abc$32570$n3716
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$abc$32570$n3681_1 I1=lm32_cpu.instruction_unit.instruction_d[9] I2=lm32_cpu.bypass_data_1[9] I3=$abc$32570$n3671_1 O=lm32_cpu.d_result_1[9]
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=$abc$32570$n3719_1 I1=$abc$32570$n3721_1 I2=lm32_cpu.x_result[9] I3=$abc$32570$n4713 O=lm32_cpu.bypass_data_1[9]
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=$abc$32570$n3720 I1=lm32_cpu.w_result[9] I2=$abc$32570$n2512 I3=$abc$32570$n3489_1 O=$abc$32570$n3719_1
.param LUT_INIT 0000001100001010
.gate SB_LUT4 I0=$abc$32570$n3849 I1=$abc$32570$n3441 I2=$abc$32570$n2880 I3=$false O=$abc$32570$n3720
.param LUT_INIT 00110101
.gate SB_LUT4 I0=lm32_cpu.operand_m[9] I1=lm32_cpu.m_result_sel_compare_m I2=$abc$32570$n2512 I3=$false O=$abc$32570$n3721_1
.param LUT_INIT 11010000
.gate SB_LUT4 I0=$abc$32570$n2461_1 I1=lm32_cpu.mc_arithmetic.b[9] I2=$false I3=$false O=$abc$32570$n3722
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$32570$n3730_1 I1=$abc$32570$n3724 I2=$abc$32570$n2520 I3=$abc$32570$n2632_1 O=$abc$32570$n1129
.param LUT_INIT 1111111111100000
.gate SB_LUT4 I0=lm32_cpu.d_result_1[8] I1=lm32_cpu.d_result_0[8] I2=$abc$32570$n3505_1 I3=$abc$32570$n2461_1 O=$abc$32570$n3724
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$abc$32570$n3681_1 I1=lm32_cpu.instruction_unit.instruction_d[8] I2=lm32_cpu.bypass_data_1[8] I3=$abc$32570$n3671_1 O=lm32_cpu.d_result_1[8]
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=lm32_cpu.x_result[8] I1=$abc$32570$n3727_1 I2=$abc$32570$n4713 I3=$false O=lm32_cpu.bypass_data_1[8]
.param LUT_INIT 10100011
.gate SB_LUT4 I0=$abc$32570$n3729_1 I1=$abc$32570$n3728_1 I2=$abc$32570$n3312 I3=$abc$32570$n2512 O=$abc$32570$n3727_1
.param LUT_INIT 0000111111101110
.gate SB_LUT4 I0=$abc$32570$n3308_1 I1=$abc$32570$n2793 I2=$abc$32570$n3310 I3=$abc$32570$n3489_1 O=$abc$32570$n3728_1
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=$abc$32570$n3851 I1=$abc$32570$n2990 I2=$abc$32570$n3489_1 I3=$abc$32570$n2880 O=$abc$32570$n3729_1
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$abc$32570$n2461_1 I1=lm32_cpu.mc_arithmetic.b[8] I2=$false I3=$false O=$abc$32570$n3730_1
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$32570$n3738_1 I1=$abc$32570$n3732_1 I2=$abc$32570$n2520 I3=$abc$32570$n2635_1 O=$abc$32570$n1133
.param LUT_INIT 1111111111100000
.gate SB_LUT4 I0=lm32_cpu.d_result_1[7] I1=lm32_cpu.d_result_0[7] I2=$abc$32570$n3505_1 I3=$abc$32570$n2461_1 O=$abc$32570$n3732_1
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$abc$32570$n3681_1 I1=lm32_cpu.instruction_unit.instruction_d[7] I2=lm32_cpu.bypass_data_1[7] I3=$abc$32570$n3671_1 O=lm32_cpu.d_result_1[7]
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=lm32_cpu.x_result[7] I1=$abc$32570$n3735_1 I2=$abc$32570$n4713 I3=$false O=lm32_cpu.bypass_data_1[7]
.param LUT_INIT 10100011
.gate SB_LUT4 I0=lm32_cpu.m_result_sel_compare_m I1=lm32_cpu.operand_m[7] I2=$abc$32570$n3736_1 I3=$abc$32570$n2512 O=$abc$32570$n3735_1
.param LUT_INIT 1011101111110000
.gate SB_LUT4 I0=$abc$32570$n3737_1 I1=lm32_cpu.w_result[7] I2=$abc$32570$n3489_1 I3=$false O=$abc$32570$n3736_1
.param LUT_INIT 00111010
.gate SB_LUT4 I0=$abc$32570$n3855 I1=$abc$32570$n3856 I2=$abc$32570$n2880 I3=$false O=$abc$32570$n3737_1
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$32570$n2461_1 I1=lm32_cpu.mc_arithmetic.b[7] I2=$false I3=$false O=$abc$32570$n3738_1
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$32570$n3746_1 I1=$abc$32570$n3740_1 I2=$abc$32570$n2520 I3=$abc$32570$n2638_1 O=$abc$32570$n1137
.param LUT_INIT 1111111111100000
.gate SB_LUT4 I0=lm32_cpu.d_result_1[6] I1=lm32_cpu.d_result_0[6] I2=$abc$32570$n3505_1 I3=$abc$32570$n2461_1 O=$abc$32570$n3740_1
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$abc$32570$n3681_1 I1=lm32_cpu.instruction_unit.instruction_d[6] I2=$abc$32570$n3671_1 I3=lm32_cpu.bypass_data_1[6] O=lm32_cpu.d_result_1[6]
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=$abc$32570$n3743_1 I1=lm32_cpu.x_result[6] I2=$abc$32570$n4713 I3=$false O=lm32_cpu.bypass_data_1[6]
.param LUT_INIT 11000101
.gate SB_LUT4 I0=lm32_cpu.m_result_sel_compare_m I1=lm32_cpu.operand_m[6] I2=$abc$32570$n3744_1 I3=$abc$32570$n2512 O=$abc$32570$n3743_1
.param LUT_INIT 1011101111110000
.gate SB_LUT4 I0=$abc$32570$n3745_1 I1=lm32_cpu.w_result[6] I2=$abc$32570$n3489_1 I3=$false O=$abc$32570$n3744_1
.param LUT_INIT 00111010
.gate SB_LUT4 I0=$abc$32570$n3858 I1=$abc$32570$n3859 I2=$abc$32570$n2880 I3=$false O=$abc$32570$n3745_1
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$32570$n2461_1 I1=lm32_cpu.mc_arithmetic.b[6] I2=$false I3=$false O=$abc$32570$n3746_1
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$32570$n3754_1 I1=$abc$32570$n3748_1 I2=$abc$32570$n2520 I3=$abc$32570$n2641 O=$abc$32570$n1141
.param LUT_INIT 1111111111100000
.gate SB_LUT4 I0=lm32_cpu.d_result_1[5] I1=lm32_cpu.d_result_0[5] I2=$abc$32570$n3505_1 I3=$abc$32570$n2461_1 O=$abc$32570$n3748_1
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$abc$32570$n3681_1 I1=lm32_cpu.instruction_unit.instruction_d[5] I2=$abc$32570$n3671_1 I3=lm32_cpu.bypass_data_1[5] O=lm32_cpu.d_result_1[5]
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=$abc$32570$n3751_1 I1=lm32_cpu.x_result[5] I2=$abc$32570$n4713 I3=$false O=lm32_cpu.bypass_data_1[5]
.param LUT_INIT 11000101
.gate SB_LUT4 I0=lm32_cpu.m_result_sel_compare_m I1=lm32_cpu.operand_m[5] I2=$abc$32570$n3752_1 I3=$abc$32570$n2512 O=$abc$32570$n3751_1
.param LUT_INIT 1011101111110000
.gate SB_LUT4 I0=$abc$32570$n3753_1 I1=lm32_cpu.w_result[5] I2=$abc$32570$n3489_1 I3=$false O=$abc$32570$n3752_1
.param LUT_INIT 00111010
.gate SB_LUT4 I0=$abc$32570$n3871 I1=$abc$32570$n3862 I2=$abc$32570$n2880 I3=$false O=$abc$32570$n3753_1
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$32570$n2461_1 I1=lm32_cpu.mc_arithmetic.b[5] I2=$false I3=$false O=$abc$32570$n3754_1
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$32570$n3762_1 I1=$abc$32570$n3756_1 I2=$abc$32570$n2520 I3=$abc$32570$n2644 O=$abc$32570$n1145
.param LUT_INIT 1111111111100000
.gate SB_LUT4 I0=lm32_cpu.d_result_1[4] I1=lm32_cpu.d_result_0[4] I2=$abc$32570$n3505_1 I3=$abc$32570$n2461_1 O=$abc$32570$n3756_1
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$abc$32570$n3681_1 I1=lm32_cpu.instruction_unit.instruction_d[4] I2=$abc$32570$n3671_1 I3=lm32_cpu.bypass_data_1[4] O=lm32_cpu.d_result_1[4]
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=$abc$32570$n3759_1 I1=lm32_cpu.x_result[4] I2=$abc$32570$n4713 I3=$false O=lm32_cpu.bypass_data_1[4]
.param LUT_INIT 11000101
.gate SB_LUT4 I0=lm32_cpu.m_result_sel_compare_m I1=lm32_cpu.operand_m[4] I2=$abc$32570$n3760_1 I3=$abc$32570$n2512 O=$abc$32570$n3759_1
.param LUT_INIT 1011101111110000
.gate SB_LUT4 I0=$abc$32570$n3761_1 I1=lm32_cpu.w_result[4] I2=$abc$32570$n3489_1 I3=$false O=$abc$32570$n3760_1
.param LUT_INIT 00111010
.gate SB_LUT4 I0=$abc$32570$n3873 I1=$abc$32570$n3438 I2=$abc$32570$n2880 I3=$false O=$abc$32570$n3761_1
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$32570$n2461_1 I1=lm32_cpu.mc_arithmetic.b[4] I2=$false I3=$false O=$abc$32570$n3762_1
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$32570$n3770_1 I1=$abc$32570$n3764_1 I2=$abc$32570$n2520 I3=$abc$32570$n2647 O=$abc$32570$n1149
.param LUT_INIT 1111111111100000
.gate SB_LUT4 I0=lm32_cpu.d_result_1[3] I1=lm32_cpu.d_result_0[3] I2=$abc$32570$n3505_1 I3=$abc$32570$n2461_1 O=$abc$32570$n3764_1
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$abc$32570$n3681_1 I1=lm32_cpu.instruction_unit.instruction_d[3] I2=$abc$32570$n3671_1 I3=lm32_cpu.bypass_data_1[3] O=lm32_cpu.d_result_1[3]
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=$abc$32570$n3767_1 I1=lm32_cpu.x_result[3] I2=$abc$32570$n4713 I3=$false O=lm32_cpu.bypass_data_1[3]
.param LUT_INIT 11000101
.gate SB_LUT4 I0=lm32_cpu.m_result_sel_compare_m I1=lm32_cpu.operand_m[3] I2=$abc$32570$n3768_1 I3=$abc$32570$n2512 O=$abc$32570$n3767_1
.param LUT_INIT 1011101111110000
.gate SB_LUT4 I0=$abc$32570$n3769_1 I1=lm32_cpu.w_result[3] I2=$abc$32570$n3489_1 I3=$false O=$abc$32570$n3768_1
.param LUT_INIT 00111010
.gate SB_LUT4 I0=$abc$32570$n3363 I1=$abc$32570$n3364 I2=$abc$32570$n2880 I3=$false O=$abc$32570$n3769_1
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$32570$n2461_1 I1=lm32_cpu.mc_arithmetic.b[3] I2=$false I3=$false O=$abc$32570$n3770_1
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$32570$n3778_1 I1=$abc$32570$n3772_1 I2=$abc$32570$n2520 I3=$abc$32570$n2650 O=$abc$32570$n1153
.param LUT_INIT 1111111111100000
.gate SB_LUT4 I0=lm32_cpu.d_result_1[2] I1=lm32_cpu.d_result_0[2] I2=$abc$32570$n3505_1 I3=$abc$32570$n2461_1 O=$abc$32570$n3772_1
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$abc$32570$n3681_1 I1=lm32_cpu.instruction_unit.instruction_d[2] I2=$abc$32570$n3671_1 I3=lm32_cpu.bypass_data_1[2] O=lm32_cpu.d_result_1[2]
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=$abc$32570$n3775_1 I1=lm32_cpu.x_result[2] I2=$abc$32570$n4713 I3=$false O=lm32_cpu.bypass_data_1[2]
.param LUT_INIT 11000101
.gate SB_LUT4 I0=lm32_cpu.m_result_sel_compare_m I1=lm32_cpu.operand_m[2] I2=$abc$32570$n3776_1 I3=$abc$32570$n2512 O=$abc$32570$n3775_1
.param LUT_INIT 1011101111110000
.gate SB_LUT4 I0=$abc$32570$n3777_1 I1=lm32_cpu.w_result[2] I2=$abc$32570$n3489_1 I3=$false O=$abc$32570$n3776_1
.param LUT_INIT 00111010
.gate SB_LUT4 I0=$abc$32570$n3866 I1=$abc$32570$n3367 I2=$abc$32570$n2880 I3=$false O=$abc$32570$n3777_1
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$32570$n2461_1 I1=lm32_cpu.mc_arithmetic.b[2] I2=$false I3=$false O=$abc$32570$n3778_1
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$32570$n2564_1 I1=lm32_cpu.mc_arithmetic.b[2] I2=$abc$32570$n3780_1 I3=$false O=$abc$32570$n1157
.param LUT_INIT 11111000
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.b[1] I1=$abc$32570$n3781_1 I2=$abc$32570$n2461_1 I3=$abc$32570$n2520 O=$abc$32570$n3780_1
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=lm32_cpu.d_result_0[1] I1=lm32_cpu.d_result_1[1] I2=$abc$32570$n3505_1 I3=$false O=$abc$32570$n3781_1
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$32570$n3681_1 I1=lm32_cpu.instruction_unit.instruction_d[1] I2=$abc$32570$n3671_1 I3=lm32_cpu.bypass_data_1[1] O=lm32_cpu.d_result_1[1]
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=$abc$32570$n3784_1 I1=lm32_cpu.x_result[1] I2=$abc$32570$n4713 I3=$false O=lm32_cpu.bypass_data_1[1]
.param LUT_INIT 11000101
.gate SB_LUT4 I0=$abc$32570$n3452_1 I1=$abc$32570$n3785_1 I2=$abc$32570$n2512 I3=$false O=$abc$32570$n3784_1
.param LUT_INIT 01011100
.gate SB_LUT4 I0=$abc$32570$n3786_1 I1=lm32_cpu.w_result[1] I2=$abc$32570$n3489_1 I3=$false O=$abc$32570$n3785_1
.param LUT_INIT 00111010
.gate SB_LUT4 I0=$abc$32570$n3374 I1=$abc$32570$n3375 I2=$abc$32570$n2880 I3=$false O=$abc$32570$n3786_1
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$32570$n2564_1 I1=lm32_cpu.mc_arithmetic.b[1] I2=$abc$32570$n3788_1 I3=$abc$32570$n3794_1 O=$abc$32570$n1161
.param LUT_INIT 1000111110001000
.gate SB_LUT4 I0=lm32_cpu.d_result_0[0] I1=lm32_cpu.d_result_1[0] I2=$abc$32570$n3505_1 I3=$abc$32570$n2461_1 O=$abc$32570$n3788_1
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$abc$32570$n3681_1 I1=lm32_cpu.instruction_unit.instruction_d[0] I2=$abc$32570$n3671_1 I3=lm32_cpu.bypass_data_1[0] O=lm32_cpu.d_result_1[0]
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=$abc$32570$n3791_1 I1=lm32_cpu.x_result[0] I2=$abc$32570$n4713 I3=$false O=lm32_cpu.bypass_data_1[0]
.param LUT_INIT 11000101
.gate SB_LUT4 I0=$abc$32570$n3473_1 I1=$abc$32570$n3792_1 I2=$abc$32570$n2512 I3=$false O=$abc$32570$n3791_1
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$32570$n3793_1 I1=lm32_cpu.w_result[0] I2=$abc$32570$n3489_1 I3=$false O=$abc$32570$n3792_1
.param LUT_INIT 00111010
.gate SB_LUT4 I0=$abc$32570$n3371 I1=$abc$32570$n3372 I2=$abc$32570$n2880 I3=$false O=$abc$32570$n3793_1
.param LUT_INIT 00110101
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.b[0] I1=$abc$32570$n2461_1 I2=$abc$32570$n2520 I3=$false O=$abc$32570$n3794_1
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$32570$n3505_1 I1=$abc$32570$n2520 I2=$abc$32570$n2461_1 I3=$abc$32570$n3801_1 O=$abc$32570$n1166
.param LUT_INIT 1111111101000000
.gate SB_LUT4 I0=$abc$32570$n3798_1 I1=$abc$32570$n3799_1 I2=$abc$32570$n3506_1 I3=$false O=$abc$32570$n3797_1
.param LUT_INIT 00011111
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.instruction_d[27] I1=$abc$32570$n2488 I2=lm32_cpu.instruction_unit.instruction_d[26] I3=$abc$32570$n2485_1 O=$abc$32570$n3798_1
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$32570$n2485_1 I1=$abc$32570$n2497_1 I2=$abc$32570$n2498 I3=$false O=$abc$32570$n3799_1
.param LUT_INIT 10000000
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.state[1] I1=lm32_cpu.mc_arithmetic.state[2] I2=$abc$32570$n3802_1 I3=$false O=$abc$32570$n3801_1
.param LUT_INIT 01000000
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.cycles[0] I1=lm32_cpu.mc_arithmetic.cycles[1] I2=$abc$32570$n3803_1 I3=$abc$32570$n2465_1 O=$abc$32570$n3802_1
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.cycles[2] I1=lm32_cpu.mc_arithmetic.cycles[3] I2=lm32_cpu.mc_arithmetic.cycles[4] I3=lm32_cpu.mc_arithmetic.cycles[5] O=$abc$32570$n3803_1
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$32570$n3808_1 I1=$abc$32570$n2461_1 I2=$abc$32570$n2520 I3=$abc$32570$n3811_1 O=$abc$32570$n1172
.param LUT_INIT 1111111101000000
.gate SB_LUT4 I0=$abc$32570$n3507_1 I1=$abc$32570$n4483_1 I2=$abc$32570$n3506_1 I3=$false O=$abc$32570$n3808_1
.param LUT_INIT 01001111
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.state[1] I1=lm32_cpu.mc_arithmetic.state[2] I2=lm32_cpu.mc_arithmetic.state[0] I3=$abc$32570$n3802_1 O=$abc$32570$n3811_1
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=$abc$32570$n3814_1 I1=$abc$32570$n5355 I2=$abc$32570$n3813_1 I3=$false O=$abc$32570$n1175
.param LUT_INIT 11110100
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.cycles[5] I1=$abc$32570$n3505_1 I2=$abc$32570$n2461_1 I3=$abc$32570$n2520 O=$abc$32570$n3813_1
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.state[0] I1=lm32_cpu.mc_arithmetic.state[2] I2=lm32_cpu.mc_arithmetic.state[1] I3=$false O=$abc$32570$n3814_1
.param LUT_INIT 11000001
.gate SB_LUT4 I0=$abc$32570$n2461_1 I1=$abc$32570$n2520 I2=lm32_cpu.mc_arithmetic.cycles[1] I3=$abc$32570$n3825_1 O=$abc$32570$n1187
.param LUT_INIT 0100000011111111
.gate SB_LUT4 I0=$abc$32570$n3814_1 I1=lm32_cpu.mc_arithmetic.cycles[0] I2=lm32_cpu.mc_arithmetic.cycles[1] I3=$abc$32570$n3826_1 O=$abc$32570$n3825_1
.param LUT_INIT 0000000010111110
.gate SB_LUT4 I0=$abc$32570$n3505_1 I1=lm32_cpu.d_result_1[1] I2=$abc$32570$n2461_1 I3=$abc$32570$n2520 O=$abc$32570$n3826_1
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$32570$n1423 I1=lm32_cpu.mc_arithmetic.state[1] I2=$false I3=$false O=$abc$32570$n1420
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$32570$n2997 I1=lm32_cpu.mc_arithmetic.state[2] I2=$false I3=$false O=$abc$32570$n1423
.param LUT_INIT 0111
.gate SB_LUT4 I0=$abc$32570$n2520 I1=$abc$32570$n2564_1 I2=$abc$32570$n2997 I3=$false O=$abc$32570$n1421
.param LUT_INIT 11101111
.gate SB_LUT4 I0=$abc$32570$n2520 I1=$abc$32570$n2834_1 I2=$abc$32570$n2997 I3=$false O=$abc$32570$n1422
.param LUT_INIT 10111111
.gate SB_LUT4 I0=$abc$32570$n2997 I1=$abc$32570$n3814_1 I2=$false I3=$false O=$abc$32570$n1424
.param LUT_INIT 0111
.gate SB_LUT4 I0=$abc$32570$n2461_1 I1=$abc$32570$n2997 I2=$false I3=$false O=$abc$32570$n1433
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$32570$n3505_1 I1=$abc$32570$n2461_1 I2=$abc$32570$n2520 I3=$abc$32570$n2997 O=$abc$32570$n1438
.param LUT_INIT 0100000011111111
.gate SB_LUT4 I0=$abc$32570$n3838 I1=grant I2=lm32_cpu.load_store_unit.d_cyc_o I3=$abc$32570$n2997 O=$abc$32570$n1441
.param LUT_INIT 0100000011111111
.gate SB_LUT4 I0=rom_bus_ack I1=sram_bus_ack I2=bus_wishbone_ack I3=$false O=$abc$32570$n3838
.param LUT_INIT 00000001
.gate SB_LUT4 I0=$abc$32570$n3838 I1=grant I2=lm32_cpu.load_store_unit.d_cyc_o I3=$abc$32570$n1625 O=$abc$32570$n1449
.param LUT_INIT 1111111101000000
.gate SB_LUT4 I0=$abc$32570$n2519_1 I1=$abc$32570$n2997 I2=$false I3=$false O=$abc$32570$n1625
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$32570$n3842_1 I1=lm32_cpu.load_store_unit.d_cyc_o I2=$abc$32570$n1441 I3=$false O=$abc$32570$n1452
.param LUT_INIT 11110001
.gate SB_LUT4 I0=lm32_cpu.load_store_unit.wb_load_complete I1=lm32_cpu.load_store_unit.wb_select_m I2=$abc$32570$n2500 I3=$abc$32570$n1460 O=$abc$32570$n3842_1
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=$abc$32570$n2519_1 I1=$abc$32570$n2501_1 I2=$false I3=$false O=$abc$32570$n1460
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$32570$n3842_1 I1=lm32_cpu.load_store_unit.d_cyc_o I2=$abc$32570$n2997 I3=$false O=$abc$32570$n1456
.param LUT_INIT 00011111
.gate SB_LUT4 I0=$abc$32570$n1460 I1=$abc$32570$n2997 I2=$false I3=$false O=$abc$32570$n1458
.param LUT_INIT 1011
.gate SB_LUT4 I0=lm32_cpu.exception_m I1=$abc$32570$n2997 I2=$false I3=$false O=$abc$32570$n1464
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$32570$n3850 I1=$abc$32570$n2992 I2=lm32_cpu.load_store_unit.d_cyc_o I3=$abc$32570$n1464 O=$abc$32570$n1475
.param LUT_INIT 1111111100001110
.gate SB_LUT4 I0=$abc$32570$n4212 I1=lm32_cpu.load_x I2=$false I3=$false O=$abc$32570$n2992
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$32570$n2518 I1=$abc$32570$n2491_1 I2=$false I3=$false O=$abc$32570$n4212
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$32570$n1460 I1=lm32_cpu.load_store_unit.wb_load_complete I2=lm32_cpu.load_store_unit.wb_select_m I3=$abc$32570$n2500 O=$abc$32570$n3850
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$32570$n1500 I1=$abc$32570$n3853_1 I2=$abc$32570$n2997 I3=$false O=$abc$32570$n1477
.param LUT_INIT 11101111
.gate SB_LUT4 I0=uart_tx_fifo_level[4] I1=$abc$32570$n2553 I2=uart_phy_tx_busy I3=uart_phy_sink_ready O=$abc$32570$n1500
.param LUT_INIT 0000000000001011
.gate SB_LUT4 I0=uart_phy_tx_busy I1=uart_phy_uart_clk_txen I2=$false I3=$false O=$abc$32570$n3853_1
.param LUT_INIT 1000
.gate SB_LUT4 I0=counter[1] I1=$abc$32570$n2997 I2=$false I3=$false O=$abc$32570$n1481
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$32570$n3859_1 I1=slave_sel[2] I2=$abc$32570$n1481 I3=counter[0] O=$abc$32570$n1485
.param LUT_INIT 1111111111111000
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.i_adr_o[29] I1=lm32_cpu.load_store_unit.d_adr_o[29] I2=grant I3=$abc$32570$n3857 O=slave_sel[2]
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.i_adr_o[28] I1=lm32_cpu.load_store_unit.d_adr_o[28] I2=$abc$32570$n3858_1 I3=grant O=$abc$32570$n3857
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.i_adr_o[30] I1=lm32_cpu.load_store_unit.d_adr_o[30] I2=grant I3=$false O=$abc$32570$n3858_1
.param LUT_INIT 00110101
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.i_cyc_o I1=lm32_cpu.load_store_unit.d_cyc_o I2=grant I3=$abc$32570$n3860 O=$abc$32570$n3859_1
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.i_stb_o I1=lm32_cpu.load_store_unit.d_stb_o I2=grant I3=$false O=$abc$32570$n3860
.param LUT_INIT 11001010
.gate SB_LUT4 I0=interface_we I1=$abc$32570$n3862_1 I2=$abc$32570$n3863 I3=$abc$32570$n2997 O=$abc$32570$n1487
.param LUT_INIT 1000000011111111
.gate SB_LUT4 I0=interface_adr[10] I1=interface_adr[9] I2=$abc$32570$n2537_1 I3=$false O=$abc$32570$n3862_1
.param LUT_INIT 01000000
.gate SB_LUT4 I0=interface_adr[0] I1=interface_adr[1] I2=$false I3=$false O=$abc$32570$n3863
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$32570$n3865 I1=$abc$32570$n2997 I2=$false I3=$false O=$abc$32570$n1489
.param LUT_INIT 1011
.gate SB_LUT4 I0=interface_adr[0] I1=$abc$32570$n3862_1 I2=interface_adr[1] I3=interface_we O=$abc$32570$n3865
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=interface_we I1=$abc$32570$n3862_1 I2=$abc$32570$n3867 I3=$abc$32570$n2997 O=$abc$32570$n1491
.param LUT_INIT 1000000011111111
.gate SB_LUT4 I0=interface_adr[1] I1=interface_adr[0] I2=$false I3=$false O=$abc$32570$n3867
.param LUT_INIT 0100
.gate SB_LUT4 I0=interface_we I1=$abc$32570$n3862_1 I2=$abc$32570$n2538 I3=$abc$32570$n2997 O=$abc$32570$n1493
.param LUT_INIT 1000000011111111
.gate SB_LUT4 I0=$abc$32570$n3870 I1=$abc$32570$n1500 I2=$abc$32570$n3853_1 I3=$abc$32570$n2997 O=$abc$32570$n1498
.param LUT_INIT 0101110011111111
.gate SB_LUT4 I0=uart_phy_tx_bitcount[1] I1=uart_phy_tx_bitcount[2] I2=uart_phy_tx_bitcount[3] I3=$false O=$abc$32570$n3870
.param LUT_INIT 00010000
.gate SB_LUT4 I0=uart_phy_tx_bitcount[0] I1=$abc$32570$n3853_1 I2=$abc$32570$n1500 I3=$abc$32570$n2997 O=$abc$32570$n1505
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$32570$n3873_1 I1=$abc$32570$n1500 I2=$abc$32570$n3853_1 I3=$abc$32570$n2997 O=$abc$32570$n1515
.param LUT_INIT 1010110011111111
.gate SB_LUT4 I0=$abc$32570$n3870 I1=uart_phy_tx_bitcount[0] I2=$false I3=$false O=$abc$32570$n3873_1
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$32570$n3462 I1=$abc$32570$n2997 I2=$false I3=$false O=$abc$32570$n1536
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$32570$n3876_1 I1=$abc$32570$n3877 I2=regs1 I3=$false O=$abc$32570$n3462
.param LUT_INIT 10000000
.gate SB_LUT4 I0=uart_phy_rx_bitcount[1] I1=uart_phy_rx_bitcount[2] I2=uart_phy_rx_bitcount[0] I3=uart_phy_rx_bitcount[3] O=$abc$32570$n3876_1
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=uart_phy_rx_busy I1=uart_phy_uart_clk_rxen I2=$false I3=$false O=$abc$32570$n3877
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$32570$n3876_1 I1=$abc$32570$n3879_1 I2=$abc$32570$n3877 I3=$abc$32570$n2997 O=$abc$32570$n1545
.param LUT_INIT 0001000011111111
.gate SB_LUT4 I0=uart_phy_rx_bitcount[0] I1=uart_phy_rx_bitcount[1] I2=uart_phy_rx_bitcount[2] I3=uart_phy_rx_bitcount[3] O=$abc$32570$n3879_1
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$32570$n3877 I1=$abc$32570$n3881 I2=$false I3=$false O=$abc$32570$n1548
.param LUT_INIT 1011
.gate SB_LUT4 I0=regs1 I1=uart_phy_rx_busy I2=uart_phy_rx_r I3=$abc$32570$n2997 O=$abc$32570$n3881
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=$abc$32570$n3877 I1=uart_phy_rx_bitcount[0] I2=$abc$32570$n3881 I3=$false O=$abc$32570$n1554
.param LUT_INIT 10001111
.gate SB_LUT4 I0=csrbank0_txfull_w I1=uart_tx_old_trigger I2=$false I3=$false O=$abc$32570$n1557
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$32570$n2553 I1=uart_tx_fifo_level[4] I2=$false I3=$false O=csrbank0_txfull_w
.param LUT_INIT 1000
.gate SB_LUT4 I0=csrbank0_rxempty_r I1=$abc$32570$n2535_1 I2=$abc$32570$n1557 I3=$abc$32570$n2997 O=$abc$32570$n1559
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=csrbank0_rxempty_w I1=uart_rx_old_trigger I2=$false I3=$false O=$abc$32570$n1561
.param LUT_INIT 0100
.gate SB_LUT4 I0=interface_dat_w[1] I1=$abc$32570$n2535_1 I2=$abc$32570$n1561 I3=$abc$32570$n2997 O=$abc$32570$n1563
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=interface_we I1=$abc$32570$n2536 I2=$abc$32570$n3889 I3=$abc$32570$n2997 O=$abc$32570$n1565
.param LUT_INIT 1000000011111111
.gate SB_LUT4 I0=$abc$32570$n3867 I1=interface_adr[2] I2=$false I3=$false O=$abc$32570$n3889
.param LUT_INIT 1000
.gate SB_LUT4 I0=csrbank0_txfull_w I1=$abc$32570$n3891_1 I2=interface_we I3=$false O=uart_tx_fifo_wrport_we
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$32570$n2536 I1=$abc$32570$n3892 I2=$false I3=$false O=$abc$32570$n3891_1
.param LUT_INIT 1000
.gate SB_LUT4 I0=interface_adr[2] I1=$abc$32570$n2538 I2=$false I3=$false O=$abc$32570$n3892
.param LUT_INIT 0100
.gate SB_LUT4 I0=uart_tx_fifo_wrport_we I1=$abc$32570$n2552_1 I2=$abc$32570$n2997 I3=$false O=$abc$32570$n1579
.param LUT_INIT 01101111
.gate SB_LUT4 I0=$abc$32570$n2997 I1=uart_tx_fifo_wrport_we I2=uart_tx_fifo_level[0] I3=$abc$32570$n2552_1 O=$abc$32570$n1580
.param LUT_INIT 0101011111010101
.gate SB_LUT4 I0=uart_tx_fifo_wrport_we I1=$abc$32570$n2997 I2=$false I3=$false O=$abc$32570$n1588
.param LUT_INIT 1011
.gate SB_LUT4 I0=uart_tx_fifo_wrport_we I1=uart_tx_fifo_produce[0] I2=$abc$32570$n2997 I3=$false O=$abc$32570$n1589
.param LUT_INIT 10001111
.gate SB_LUT4 I0=uart_rx_fifo_level[4] I1=$abc$32570$n2540 I2=uart_phy_source_valid I3=$false O=uart_rx_fifo_wrport_we
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$32570$n2534 I1=uart_rx_fifo_wrport_we I2=$abc$32570$n2997 I3=$false O=$abc$32570$n1606
.param LUT_INIT 01101111
.gate SB_LUT4 I0=$abc$32570$n2997 I1=$abc$32570$n2534 I2=uart_rx_fifo_wrport_we I3=uart_rx_fifo_level[0] O=$abc$32570$n1607
.param LUT_INIT 0111010101011101
.gate SB_LUT4 I0=uart_rx_fifo_wrport_we I1=$abc$32570$n2997 I2=$false I3=$false O=$abc$32570$n1612
.param LUT_INIT 1011
.gate SB_LUT4 I0=uart_rx_fifo_wrport_we I1=uart_rx_fifo_produce[0] I2=$abc$32570$n2997 I3=$false O=$abc$32570$n1613
.param LUT_INIT 10001111
.gate SB_LUT4 I0=rst I1=$abc$32570$n2997 I2=$false I3=$false O=$abc$32570$n1619
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$32570$n2997 I1=$abc$32570$n56 I2=rst I3=$false O=$abc$32570$n1620
.param LUT_INIT 11110100
.gate SB_LUT4 I0=lm32_cpu.cc[0] I1=$abc$32570$n2997 I2=$false I3=$false O=$abc$32570$n1622
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$32570$n2829_1 I1=$abc$32570$n2518 I2=$abc$32570$n3906_1 I3=$abc$32570$n2997 O=$abc$32570$n1624
.param LUT_INIT 1000000011111111
.gate SB_LUT4 I0=$abc$32570$n2491_1 I1=lm32_cpu.csr_write_enable_x I2=$false I3=$false O=$abc$32570$n3906_1
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$32570$n2517_1 I1=$abc$32570$n2997 I2=$false I3=$false O=$abc$32570$n1631
.param LUT_INIT 0111
.gate SB_LUT4 I0=$abc$32570$n2461_1 I1=$abc$32570$n3909_1 I2=$false I3=$false O=$abc$32570$n1636
.param LUT_INIT 1110
.gate SB_LUT4 I0=lm32_cpu.branch_predict_taken_d I1=lm32_cpu.valid_d I2=$false I3=$false O=$abc$32570$n3909_1
.param LUT_INIT 1000
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.instruction_d[15] I1=$abc$32570$n3498_1 I2=lm32_cpu.branch_predict_d I3=$false O=lm32_cpu.branch_predict_taken_d
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$32570$n1636 I1=$abc$32570$n2997 I2=$false I3=$false O=$abc$32570$n1638
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$32570$n3913 I1=lm32_cpu.data_bus_error_seen I2=$abc$32570$n2519_1 I3=$abc$32570$n2997 O=$abc$32570$n1640
.param LUT_INIT 0001000011111111
.gate SB_LUT4 I0=$abc$32570$n2500 I1=$abc$32570$n2501_1 I2=$false I3=$false O=$abc$32570$n3913
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$32570$n3917 I1=$abc$32570$n3915_1 I2=$abc$32570$n3918_1 I3=$false O=$abc$32570$n1650
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$32570$n2517_1 I1=$abc$32570$n3916 I2=$false I3=$false O=$abc$32570$n3915_1
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$32570$n2491_1 I1=lm32_cpu.eret_x I2=$false I3=$false O=$abc$32570$n3916
.param LUT_INIT 1000
.gate SB_LUT4 I0=lm32_cpu.csr_x[2] I1=lm32_cpu.csr_x[1] I2=lm32_cpu.csr_x[0] I3=$abc$32570$n3906_1 O=$abc$32570$n3917
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$32570$n3919 I1=$abc$32570$n2997 I2=$false I3=$false O=$abc$32570$n3918_1
.param LUT_INIT 0100
.gate SB_LUT4 I0=lm32_cpu.valid_w I1=lm32_cpu.exception_w I2=$false I3=$false O=$abc$32570$n3919
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$32570$n3922 I1=$abc$32570$n2828_1 I2=$abc$32570$n3906_1 I3=$abc$32570$n2997 O=$abc$32570$n1669
.param LUT_INIT 1000000011111111
.gate SB_LUT4 I0=$abc$32570$n2517_1 I1=$abc$32570$n3919 I2=lm32_cpu.eret_x I3=$false O=$abc$32570$n3922
.param LUT_INIT 00000001
.gate SB_LUT4 I0=$abc$32570$n3917 I1=$abc$32570$n3916 I2=$abc$32570$n2517_1 I3=$abc$32570$n3918_1 O=$abc$32570$n1672
.param LUT_INIT 0000111011111111
.gate SB_LUT4 I0=$abc$32570$n3925 I1=lm32_cpu.instruction_unit.i_cyc_o I2=$abc$32570$n2997 I3=$false O=$abc$32570$n1686
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$32570$n3838 I1=grant I2=$false I3=$false O=$abc$32570$n3925
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$32570$n3925 I1=$abc$32570$n2461_1 I2=lm32_cpu.instruction_unit.i_cyc_o I3=$abc$32570$n2997 O=$abc$32570$n1688
.param LUT_INIT 1010110011111111
.gate SB_LUT4 I0=counter[1] I1=counter[0] I2=$false I3=$false O=$abc$32570$n1759
.param LUT_INIT 0111
.gate SB_LUT4 I0=$abc$32570$n4971 I1=lm32_cpu.write_idx_w[4] I2=$abc$32570$n3934 I3=$abc$32570$n3929 O=$abc$32570$n1775
.param LUT_INIT 0110111111111111
.gate SB_LUT4 I0=$abc$32570$n4963 I1=lm32_cpu.write_idx_w[0] I2=$abc$32570$n4965 I3=lm32_cpu.write_idx_w[1] O=$abc$32570$n3929
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.instruction_d[16] I1=lm32_cpu.instruction_unit.wb_data_f[16] I2=$abc$32570$n2461_1 I3=$abc$32570$n2997 O=$abc$32570$n4963
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.instruction_d[17] I1=lm32_cpu.instruction_unit.wb_data_f[17] I2=$abc$32570$n2461_1 I3=$abc$32570$n2997 O=$abc$32570$n4965
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$32570$n4970 I1=$abc$32570$n2997 I2=$false I3=$false O=$abc$32570$n4971
.param LUT_INIT 1000
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.instruction_d[20] I1=lm32_cpu.instruction_unit.wb_data_f[20] I2=$abc$32570$n2461_1 I3=$false O=$abc$32570$n4970
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$32570$n4967 I1=lm32_cpu.write_idx_w[2] I2=$abc$32570$n4969 I3=lm32_cpu.write_idx_w[3] O=$abc$32570$n3934
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.instruction_d[18] I1=lm32_cpu.instruction_unit.wb_data_f[18] I2=$abc$32570$n2461_1 I3=$abc$32570$n2997 O=$abc$32570$n4967
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.instruction_d[19] I1=lm32_cpu.instruction_unit.wb_data_f[19] I2=$abc$32570$n2461_1 I3=$abc$32570$n2997 O=$abc$32570$n4969
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.i_adr_o[28] I1=lm32_cpu.load_store_unit.d_adr_o[28] I2=grant I3=$abc$32570$n3938 O=slave_sel[0]
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.i_adr_o[29] I1=lm32_cpu.load_store_unit.d_adr_o[29] I2=grant I3=$abc$32570$n3858_1 O=$abc$32570$n3938
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.i_adr_o[28] I1=lm32_cpu.load_store_unit.d_adr_o[28] I2=grant I3=$abc$32570$n3938 O=slave_sel[1]
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$32570$n2523_1 I1=$abc$32570$n2498 I2=$false I3=$false O=lm32_cpu.decoder.op_rcsr
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$32570$n3942_1 I1=$abc$32570$n4212 I2=$false I3=$false O=$abc$32570$n2219
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$32570$n2501_1 I1=lm32_cpu.load_store_unit.d_cyc_o I2=$abc$32570$n3943 I3=$abc$32570$n3944 O=$abc$32570$n3942_1
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=$abc$32570$n2467_1 I1=$abc$32570$n2468 I2=$false I3=$false O=$abc$32570$n3943
.param LUT_INIT 0100
.gate SB_LUT4 I0=lm32_cpu.scall_x I1=lm32_cpu.valid_x I2=lm32_cpu.mc_arithmetic.divide_by_zero_x I3=$abc$32570$n3945_1 O=$abc$32570$n3944
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=lm32_cpu.bus_error_x I1=lm32_cpu.valid_x I2=lm32_cpu.data_bus_error_seen I3=$false O=$abc$32570$n3945_1
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$32570$n3802_1 I1=$abc$32570$n3947 I2=$abc$32570$n3954_1 I3=$false O=$abc$32570$n2337
.param LUT_INIT 01000000
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.state[2] I1=$abc$32570$n3953 I2=$abc$32570$n3948_1 I3=lm32_cpu.mc_arithmetic.state[1] O=$abc$32570$n3947
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$32570$n3949 I1=$abc$32570$n3950 I2=$abc$32570$n3951_1 I3=$abc$32570$n3952 O=$abc$32570$n3948_1
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.b[8] I1=lm32_cpu.mc_arithmetic.b[9] I2=lm32_cpu.mc_arithmetic.b[10] I3=lm32_cpu.mc_arithmetic.b[11] O=$abc$32570$n3949
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.b[4] I1=lm32_cpu.mc_arithmetic.b[5] I2=lm32_cpu.mc_arithmetic.b[6] I3=lm32_cpu.mc_arithmetic.b[7] O=$abc$32570$n3950
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.b[16] I1=lm32_cpu.mc_arithmetic.b[17] I2=lm32_cpu.mc_arithmetic.b[18] I3=lm32_cpu.mc_arithmetic.b[19] O=$abc$32570$n3951_1
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.b[12] I1=lm32_cpu.mc_arithmetic.b[13] I2=lm32_cpu.mc_arithmetic.b[14] I3=lm32_cpu.mc_arithmetic.b[15] O=$abc$32570$n3952
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.b[0] I1=lm32_cpu.mc_arithmetic.b[1] I2=lm32_cpu.mc_arithmetic.b[2] I3=lm32_cpu.mc_arithmetic.b[3] O=$abc$32570$n3953
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$32570$n3955 I1=$abc$32570$n3956 I2=$abc$32570$n3957_1 I3=$false O=$abc$32570$n3954_1
.param LUT_INIT 10000000
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.b[28] I1=lm32_cpu.mc_arithmetic.b[29] I2=lm32_cpu.mc_arithmetic.b[30] I3=lm32_cpu.mc_arithmetic.b[31] O=$abc$32570$n3955
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.b[24] I1=lm32_cpu.mc_arithmetic.b[25] I2=lm32_cpu.mc_arithmetic.b[26] I3=lm32_cpu.mc_arithmetic.b[27] O=$abc$32570$n3956
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.b[20] I1=lm32_cpu.mc_arithmetic.b[21] I2=lm32_cpu.mc_arithmetic.b[22] I3=lm32_cpu.mc_arithmetic.b[23] O=$abc$32570$n3957_1
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$32570$n3838 I1=grant I2=$abc$32570$n3842_1 I3=lm32_cpu.load_store_unit.d_cyc_o O=$abc$32570$n2995
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=$abc$32570$n2519_1 I1=lm32_cpu.load_store_unit.d_we_o I2=$false I3=$false O=$abc$32570$n2996
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$32570$n3483_1 I1=$abc$32570$n3463 I2=lm32_cpu.size_x[0] I3=lm32_cpu.size_x[1] O=lm32_cpu.load_store_unit.byte_enable_x[0]
.param LUT_INIT 0011111111110001
.gate SB_LUT4 I0=$abc$32570$n3483_1 I1=lm32_cpu.size_x[1] I2=$abc$32570$n3463 I3=lm32_cpu.size_x[0] O=lm32_cpu.load_store_unit.byte_enable_x[1]
.param LUT_INIT 0000110011001110
.gate SB_LUT4 I0=$abc$32570$n3483_1 I1=lm32_cpu.size_x[1] I2=lm32_cpu.size_x[0] I3=$abc$32570$n3463 O=lm32_cpu.load_store_unit.byte_enable_x[2]
.param LUT_INIT 1100110100001100
.gate SB_LUT4 I0=$abc$32570$n3483_1 I1=lm32_cpu.size_x[1] I2=lm32_cpu.size_x[0] I3=$abc$32570$n3463 O=lm32_cpu.load_store_unit.byte_enable_x[3]
.param LUT_INIT 1100111000001100
.gate SB_LUT4 I0=$abc$32570$n3965 I1=$abc$32570$n4009 I2=$abc$32570$n4011 I3=$false O=lm32_cpu.condition_met_x
.param LUT_INIT 11101111
.gate SB_LUT4 I0=$abc$32570$n2831_1 I1=lm32_cpu.adder.a_sign I2=lm32_cpu.adder.b_sign I3=$abc$32570$n3966_1 O=$abc$32570$n3965
.param LUT_INIT 1011001000000000
.gate SB_LUT4 I0=lm32_cpu.condition_x[0] I1=$abc$32570$n3967 I2=lm32_cpu.condition_x[2] I3=lm32_cpu.condition_x[1] O=$abc$32570$n3966_1
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=$abc$32570$n3968 I1=$abc$32570$n3989 I2=$abc$32570$n3999 I3=$abc$32570$n4004 O=$abc$32570$n3967
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$32570$n3969_1 I1=$abc$32570$n3979 I2=$abc$32570$n3984 I3=$false O=$abc$32570$n3968
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$32570$n5484 I1=$abc$32570$n5480 I2=$abc$32570$n3970 I3=$abc$32570$n3975 O=$abc$32570$n3969_1
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$32570$n5454 I1=$abc$32570$n5482 I2=$abc$32570$n5490 I3=$abc$32570$n5478 O=$abc$32570$n3970
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=lm32_cpu.operand_1_x[6] I1=lm32_cpu.operand_0_x[6] I2=$false I3=$false O=$abc$32570$n5454
.param LUT_INIT 0110
.gate SB_LUT4 I0=lm32_cpu.operand_1_x[20] I1=lm32_cpu.operand_0_x[20] I2=$false I3=$false O=$abc$32570$n5482
.param LUT_INIT 0110
.gate SB_LUT4 I0=lm32_cpu.operand_1_x[24] I1=lm32_cpu.operand_0_x[24] I2=$false I3=$false O=$abc$32570$n5490
.param LUT_INIT 0110
.gate SB_LUT4 I0=lm32_cpu.operand_1_x[18] I1=lm32_cpu.operand_0_x[18] I2=$false I3=$false O=$abc$32570$n5478
.param LUT_INIT 0110
.gate SB_LUT4 I0=$abc$32570$n5448 I1=lm32_cpu.operand_1_x[1] I2=lm32_cpu.operand_0_x[1] I3=$false O=$abc$32570$n3975
.param LUT_INIT 01000001
.gate SB_LUT4 I0=lm32_cpu.operand_1_x[3] I1=lm32_cpu.operand_0_x[3] I2=$false I3=$false O=$abc$32570$n5448
.param LUT_INIT 0110
.gate SB_LUT4 I0=lm32_cpu.operand_1_x[21] I1=lm32_cpu.operand_0_x[21] I2=$false I3=$false O=$abc$32570$n5484
.param LUT_INIT 0110
.gate SB_LUT4 I0=lm32_cpu.operand_1_x[19] I1=lm32_cpu.operand_0_x[19] I2=$false I3=$false O=$abc$32570$n5480
.param LUT_INIT 0110
.gate SB_LUT4 I0=$abc$32570$n5492 I1=$abc$32570$n5474 I2=$abc$32570$n5464 I3=$abc$32570$n5494 O=$abc$32570$n3979
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=lm32_cpu.operand_1_x[25] I1=lm32_cpu.operand_0_x[25] I2=$false I3=$false O=$abc$32570$n5492
.param LUT_INIT 0110
.gate SB_LUT4 I0=lm32_cpu.operand_1_x[16] I1=lm32_cpu.operand_0_x[16] I2=$false I3=$false O=$abc$32570$n5474
.param LUT_INIT 0110
.gate SB_LUT4 I0=lm32_cpu.operand_1_x[11] I1=lm32_cpu.operand_0_x[11] I2=$false I3=$false O=$abc$32570$n5464
.param LUT_INIT 0110
.gate SB_LUT4 I0=lm32_cpu.operand_1_x[26] I1=lm32_cpu.operand_0_x[26] I2=$false I3=$false O=$abc$32570$n5494
.param LUT_INIT 0110
.gate SB_LUT4 I0=$abc$32570$n5504 I1=$abc$32570$n5496 I2=$abc$32570$n5456 I3=$abc$32570$n5502 O=$abc$32570$n3984
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=lm32_cpu.adder.a_sign I1=lm32_cpu.adder.b_sign I2=$false I3=$false O=$abc$32570$n5504
.param LUT_INIT 0110
.gate SB_LUT4 I0=lm32_cpu.operand_1_x[27] I1=lm32_cpu.operand_0_x[27] I2=$false I3=$false O=$abc$32570$n5496
.param LUT_INIT 0110
.gate SB_LUT4 I0=lm32_cpu.operand_1_x[7] I1=lm32_cpu.operand_0_x[7] I2=$false I3=$false O=$abc$32570$n5456
.param LUT_INIT 0110
.gate SB_LUT4 I0=lm32_cpu.operand_1_x[30] I1=lm32_cpu.operand_0_x[30] I2=$false I3=$false O=$abc$32570$n5502
.param LUT_INIT 0110
.gate SB_LUT4 I0=$abc$32570$n5468 I1=$abc$32570$n5462 I2=$abc$32570$n3990 I3=$abc$32570$n3992 O=$abc$32570$n3989
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$32570$n5466 I1=lm32_cpu.operand_1_x[0] I2=lm32_cpu.operand_0_x[0] I3=$false O=$abc$32570$n3990
.param LUT_INIT 01000001
.gate SB_LUT4 I0=lm32_cpu.operand_1_x[12] I1=lm32_cpu.operand_0_x[12] I2=$false I3=$false O=$abc$32570$n5466
.param LUT_INIT 0110
.gate SB_LUT4 I0=$abc$32570$n5450 I1=$abc$32570$n5476 I2=$abc$32570$n5486 I3=$abc$32570$n5498 O=$abc$32570$n3992
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=lm32_cpu.operand_1_x[4] I1=lm32_cpu.operand_0_x[4] I2=$false I3=$false O=$abc$32570$n5450
.param LUT_INIT 0110
.gate SB_LUT4 I0=lm32_cpu.operand_1_x[17] I1=lm32_cpu.operand_0_x[17] I2=$false I3=$false O=$abc$32570$n5476
.param LUT_INIT 0110
.gate SB_LUT4 I0=lm32_cpu.operand_1_x[22] I1=lm32_cpu.operand_0_x[22] I2=$false I3=$false O=$abc$32570$n5486
.param LUT_INIT 0110
.gate SB_LUT4 I0=lm32_cpu.operand_1_x[28] I1=lm32_cpu.operand_0_x[28] I2=$false I3=$false O=$abc$32570$n5498
.param LUT_INIT 0110
.gate SB_LUT4 I0=lm32_cpu.operand_1_x[13] I1=lm32_cpu.operand_0_x[13] I2=$false I3=$false O=$abc$32570$n5468
.param LUT_INIT 0110
.gate SB_LUT4 I0=lm32_cpu.operand_1_x[10] I1=lm32_cpu.operand_0_x[10] I2=$false I3=$false O=$abc$32570$n5462
.param LUT_INIT 0110
.gate SB_LUT4 I0=$abc$32570$n5458 I1=$abc$32570$n5488 I2=$abc$32570$n5500 I3=$abc$32570$n5470 O=$abc$32570$n3999
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=lm32_cpu.operand_1_x[8] I1=lm32_cpu.operand_0_x[8] I2=$false I3=$false O=$abc$32570$n5458
.param LUT_INIT 0110
.gate SB_LUT4 I0=lm32_cpu.operand_1_x[23] I1=lm32_cpu.operand_0_x[23] I2=$false I3=$false O=$abc$32570$n5488
.param LUT_INIT 0110
.gate SB_LUT4 I0=lm32_cpu.operand_1_x[29] I1=lm32_cpu.operand_0_x[29] I2=$false I3=$false O=$abc$32570$n5500
.param LUT_INIT 0110
.gate SB_LUT4 I0=lm32_cpu.operand_1_x[14] I1=lm32_cpu.operand_0_x[14] I2=$false I3=$false O=$abc$32570$n5470
.param LUT_INIT 0110
.gate SB_LUT4 I0=$abc$32570$n5472 I1=$abc$32570$n5452 I2=$abc$32570$n5446 I3=$abc$32570$n5460 O=$abc$32570$n4004
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=lm32_cpu.operand_1_x[15] I1=lm32_cpu.operand_0_x[15] I2=$false I3=$false O=$abc$32570$n5472
.param LUT_INIT 0110
.gate SB_LUT4 I0=lm32_cpu.operand_1_x[5] I1=lm32_cpu.operand_0_x[5] I2=$false I3=$false O=$abc$32570$n5452
.param LUT_INIT 0110
.gate SB_LUT4 I0=lm32_cpu.operand_1_x[2] I1=lm32_cpu.operand_0_x[2] I2=$false I3=$false O=$abc$32570$n5446
.param LUT_INIT 0110
.gate SB_LUT4 I0=lm32_cpu.operand_1_x[9] I1=lm32_cpu.operand_0_x[9] I2=$false I3=$false O=$abc$32570$n5460
.param LUT_INIT 0110
.gate SB_LUT4 I0=lm32_cpu.condition_x[0] I1=$abc$32570$n3967 I2=lm32_cpu.condition_x[2] I3=$abc$32570$n4010 O=$abc$32570$n4009
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=lm32_cpu.adder.addsub.tmp_addResult[32] I1=lm32_cpu.adder.addsub.tmp_subResult[32] I2=lm32_cpu.condition_x[1] I3=lm32_cpu.adder_op_x_n O=$abc$32570$n4010
.param LUT_INIT 0000101000000011
.gate SB_LUT4 I0=lm32_cpu.condition_x[2] I1=$abc$32570$n3967 I2=lm32_cpu.condition_x[0] I3=lm32_cpu.condition_x[1] O=$abc$32570$n4011
.param LUT_INIT 1101010110111010
.gate SB_LUT4 I0=lm32_cpu.store_operand_x[0] I1=lm32_cpu.store_operand_x[8] I2=lm32_cpu.size_x[1] I3=$false O=lm32_cpu.load_store_unit.store_data_x[8]
.param LUT_INIT 11001010
.gate SB_LUT4 I0=lm32_cpu.store_operand_x[1] I1=lm32_cpu.store_operand_x[9] I2=lm32_cpu.size_x[1] I3=$false O=lm32_cpu.load_store_unit.store_data_x[9]
.param LUT_INIT 11001010
.gate SB_LUT4 I0=lm32_cpu.store_operand_x[2] I1=lm32_cpu.store_operand_x[10] I2=lm32_cpu.size_x[1] I3=$false O=lm32_cpu.load_store_unit.store_data_x[10]
.param LUT_INIT 11001010
.gate SB_LUT4 I0=lm32_cpu.store_operand_x[3] I1=lm32_cpu.store_operand_x[11] I2=lm32_cpu.size_x[1] I3=$false O=lm32_cpu.load_store_unit.store_data_x[11]
.param LUT_INIT 11001010
.gate SB_LUT4 I0=lm32_cpu.store_operand_x[4] I1=lm32_cpu.store_operand_x[12] I2=lm32_cpu.size_x[1] I3=$false O=lm32_cpu.load_store_unit.store_data_x[12]
.param LUT_INIT 11001010
.gate SB_LUT4 I0=lm32_cpu.store_operand_x[5] I1=lm32_cpu.store_operand_x[13] I2=lm32_cpu.size_x[1] I3=$false O=lm32_cpu.load_store_unit.store_data_x[13]
.param LUT_INIT 11001010
.gate SB_LUT4 I0=lm32_cpu.store_operand_x[6] I1=lm32_cpu.store_operand_x[14] I2=lm32_cpu.size_x[1] I3=$false O=lm32_cpu.load_store_unit.store_data_x[14]
.param LUT_INIT 11001010
.gate SB_LUT4 I0=lm32_cpu.store_operand_x[7] I1=lm32_cpu.store_operand_x[15] I2=lm32_cpu.size_x[1] I3=$false O=lm32_cpu.load_store_unit.store_data_x[15]
.param LUT_INIT 11001010
.gate SB_LUT4 I0=lm32_cpu.store_operand_x[16] I1=lm32_cpu.store_operand_x[0] I2=lm32_cpu.size_x[0] I3=lm32_cpu.size_x[1] O=lm32_cpu.load_store_unit.store_data_x[16]
.param LUT_INIT 1100101011001100
.gate SB_LUT4 I0=lm32_cpu.store_operand_x[17] I1=lm32_cpu.store_operand_x[1] I2=lm32_cpu.size_x[0] I3=lm32_cpu.size_x[1] O=lm32_cpu.load_store_unit.store_data_x[17]
.param LUT_INIT 1100101011001100
.gate SB_LUT4 I0=lm32_cpu.store_operand_x[18] I1=lm32_cpu.store_operand_x[2] I2=lm32_cpu.size_x[0] I3=lm32_cpu.size_x[1] O=lm32_cpu.load_store_unit.store_data_x[18]
.param LUT_INIT 1100101011001100
.gate SB_LUT4 I0=lm32_cpu.store_operand_x[19] I1=lm32_cpu.store_operand_x[3] I2=lm32_cpu.size_x[0] I3=lm32_cpu.size_x[1] O=lm32_cpu.load_store_unit.store_data_x[19]
.param LUT_INIT 1100101011001100
.gate SB_LUT4 I0=lm32_cpu.store_operand_x[20] I1=lm32_cpu.store_operand_x[4] I2=lm32_cpu.size_x[0] I3=lm32_cpu.size_x[1] O=lm32_cpu.load_store_unit.store_data_x[20]
.param LUT_INIT 1100101011001100
.gate SB_LUT4 I0=lm32_cpu.store_operand_x[21] I1=lm32_cpu.store_operand_x[5] I2=lm32_cpu.size_x[0] I3=lm32_cpu.size_x[1] O=lm32_cpu.load_store_unit.store_data_x[21]
.param LUT_INIT 1100101011001100
.gate SB_LUT4 I0=lm32_cpu.store_operand_x[22] I1=lm32_cpu.store_operand_x[6] I2=lm32_cpu.size_x[0] I3=lm32_cpu.size_x[1] O=lm32_cpu.load_store_unit.store_data_x[22]
.param LUT_INIT 1100101011001100
.gate SB_LUT4 I0=lm32_cpu.store_operand_x[23] I1=lm32_cpu.store_operand_x[7] I2=lm32_cpu.size_x[0] I3=lm32_cpu.size_x[1] O=lm32_cpu.load_store_unit.store_data_x[23]
.param LUT_INIT 1100101011001100
.gate SB_LUT4 I0=lm32_cpu.store_operand_x[24] I1=lm32_cpu.load_store_unit.store_data_x[8] I2=lm32_cpu.size_x[0] I3=lm32_cpu.size_x[1] O=lm32_cpu.load_store_unit.store_data_x[24]
.param LUT_INIT 1100101011001100
.gate SB_LUT4 I0=lm32_cpu.store_operand_x[25] I1=lm32_cpu.load_store_unit.store_data_x[9] I2=lm32_cpu.size_x[0] I3=lm32_cpu.size_x[1] O=lm32_cpu.load_store_unit.store_data_x[25]
.param LUT_INIT 1100101011001100
.gate SB_LUT4 I0=lm32_cpu.store_operand_x[26] I1=lm32_cpu.load_store_unit.store_data_x[10] I2=lm32_cpu.size_x[0] I3=lm32_cpu.size_x[1] O=lm32_cpu.load_store_unit.store_data_x[26]
.param LUT_INIT 1100101011001100
.gate SB_LUT4 I0=lm32_cpu.store_operand_x[27] I1=lm32_cpu.load_store_unit.store_data_x[11] I2=lm32_cpu.size_x[0] I3=lm32_cpu.size_x[1] O=lm32_cpu.load_store_unit.store_data_x[27]
.param LUT_INIT 1100101011001100
.gate SB_LUT4 I0=lm32_cpu.store_operand_x[28] I1=lm32_cpu.load_store_unit.store_data_x[12] I2=lm32_cpu.size_x[0] I3=lm32_cpu.size_x[1] O=lm32_cpu.load_store_unit.store_data_x[28]
.param LUT_INIT 1100101011001100
.gate SB_LUT4 I0=lm32_cpu.store_operand_x[29] I1=lm32_cpu.load_store_unit.store_data_x[13] I2=lm32_cpu.size_x[0] I3=lm32_cpu.size_x[1] O=lm32_cpu.load_store_unit.store_data_x[29]
.param LUT_INIT 1100101011001100
.gate SB_LUT4 I0=lm32_cpu.store_operand_x[30] I1=lm32_cpu.load_store_unit.store_data_x[14] I2=lm32_cpu.size_x[0] I3=lm32_cpu.size_x[1] O=lm32_cpu.load_store_unit.store_data_x[30]
.param LUT_INIT 1100101011001100
.gate SB_LUT4 I0=lm32_cpu.store_operand_x[31] I1=lm32_cpu.load_store_unit.store_data_x[15] I2=lm32_cpu.size_x[0] I3=lm32_cpu.size_x[1] O=lm32_cpu.load_store_unit.store_data_x[31]
.param LUT_INIT 1100101011001100
.gate SB_LUT4 I0=$abc$32570$n4038_1 I1=$abc$32570$n4037_1 I2=$abc$32570$n3862_1 I3=$false O=$abc$32570$n3443
.param LUT_INIT 01110000
.gate SB_LUT4 I0=uart_phy_storage_full[0] I1=$abc$32570$n48 I2=interface_adr[1] I3=interface_adr[0] O=$abc$32570$n4037_1
.param LUT_INIT 0101110011111111
.gate SB_LUT4 I0=uart_phy_storage_full[24] I1=uart_phy_storage_full[8] I2=interface_adr[0] I3=interface_adr[1] O=$abc$32570$n4038_1
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=$abc$32570$n4041_1 I1=$abc$32570$n4040_1 I2=$abc$32570$n3862_1 I3=$false O=$abc$32570$n3444
.param LUT_INIT 01110000
.gate SB_LUT4 I0=uart_phy_storage_full[1] I1=$abc$32570$n54 I2=interface_adr[1] I3=interface_adr[0] O=$abc$32570$n4040_1
.param LUT_INIT 0101110011111111
.gate SB_LUT4 I0=uart_phy_storage_full[25] I1=$abc$32570$n46 I2=interface_adr[0] I3=interface_adr[1] O=$abc$32570$n4041_1
.param LUT_INIT 1111110011110101
.gate SB_LUT4 I0=$abc$32570$n4044_1 I1=$abc$32570$n4043_1 I2=$abc$32570$n3862_1 I3=$false O=$abc$32570$n3445
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$32570$n50 I1=$abc$32570$n42 I2=interface_adr[1] I3=interface_adr[0] O=$abc$32570$n4043_1
.param LUT_INIT 1100101011111111
.gate SB_LUT4 I0=uart_phy_storage_full[26] I1=uart_phy_storage_full[10] I2=interface_adr[0] I3=interface_adr[1] O=$abc$32570$n4044_1
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=$abc$32570$n4047_1 I1=$abc$32570$n4046_1 I2=$abc$32570$n3862_1 I3=$false O=$abc$32570$n3446
.param LUT_INIT 01110000
.gate SB_LUT4 I0=uart_phy_storage_full[19] I1=uart_phy_storage_full[3] I2=interface_adr[1] I3=interface_adr[0] O=$abc$32570$n4046_1
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=uart_phy_storage_full[27] I1=uart_phy_storage_full[11] I2=interface_adr[0] I3=interface_adr[1] O=$abc$32570$n4047_1
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=$abc$32570$n4050 I1=$abc$32570$n4049_1 I2=$abc$32570$n3862_1 I3=$false O=$abc$32570$n3447
.param LUT_INIT 01110000
.gate SB_LUT4 I0=uart_phy_storage_full[20] I1=$abc$32570$n40 I2=interface_adr[1] I3=interface_adr[0] O=$abc$32570$n4049_1
.param LUT_INIT 1100010111111111
.gate SB_LUT4 I0=uart_phy_storage_full[28] I1=$abc$32570$n36 I2=interface_adr[0] I3=interface_adr[1] O=$abc$32570$n4050
.param LUT_INIT 1111110011110101
.gate SB_LUT4 I0=$abc$32570$n4053 I1=$abc$32570$n4052_1 I2=$abc$32570$n3862_1 I3=$false O=$abc$32570$n3448
.param LUT_INIT 01110000
.gate SB_LUT4 I0=uart_phy_storage_full[5] I1=$abc$32570$n52 I2=interface_adr[1] I3=interface_adr[0] O=$abc$32570$n4052_1
.param LUT_INIT 0101110011111111
.gate SB_LUT4 I0=uart_phy_storage_full[29] I1=uart_phy_storage_full[13] I2=interface_adr[0] I3=interface_adr[1] O=$abc$32570$n4053
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=$abc$32570$n4056 I1=$abc$32570$n4055_1 I2=$abc$32570$n3862_1 I3=$false O=$abc$32570$n3449
.param LUT_INIT 01110000
.gate SB_LUT4 I0=uart_phy_storage_full[22] I1=$abc$32570$n44 I2=interface_adr[1] I3=interface_adr[0] O=$abc$32570$n4055_1
.param LUT_INIT 1100010111111111
.gate SB_LUT4 I0=uart_phy_storage_full[30] I1=$abc$32570$n38 I2=interface_adr[0] I3=interface_adr[1] O=$abc$32570$n4056
.param LUT_INIT 1111110011110101
.gate SB_LUT4 I0=$abc$32570$n4059_1 I1=$abc$32570$n4058 I2=$abc$32570$n3862_1 I3=$false O=$abc$32570$n3450
.param LUT_INIT 01110000
.gate SB_LUT4 I0=uart_phy_storage_full[23] I1=uart_phy_storage_full[7] I2=interface_adr[1] I3=interface_adr[0] O=$abc$32570$n4058
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=uart_phy_storage_full[31] I1=uart_phy_storage_full[15] I2=interface_adr[0] I3=interface_adr[1] O=$abc$32570$n4059_1
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=csrbank0_rxempty_w I1=interface_adr[1] I2=csrbank0_txfull_w I3=interface_adr[0] O=$abc$32570$n4062
.param LUT_INIT 0000111101110111
.gate SB_LUT4 I0=$abc$32570$n3889 I1=uart_storage_full[1] I2=$abc$32570$n4067_1 I3=$abc$32570$n2536 O=$abc$32570$n3452
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=interface_adr[2] I1=$abc$32570$n3863 I2=csrbank0_rxempty_w I3=$abc$32570$n4068 O=$abc$32570$n4067_1
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=uart_rx_pending I1=$abc$32570$n4069_1 I2=interface_adr[2] I3=$abc$32570$n2538 O=$abc$32570$n4068
.param LUT_INIT 0101110011111111
.gate SB_LUT4 I0=$abc$32570$n2856 I1=$abc$32570$n2857 I2=$abc$32570$n2839 I3=$false O=$abc$32570$n4069_1
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$32570$n2853 I1=$abc$32570$n2854 I2=$abc$32570$n2839 I3=$abc$32570$n3891_1 O=$abc$32570$n3453
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$32570$n2850 I1=$abc$32570$n2851 I2=$abc$32570$n2839 I3=$abc$32570$n3891_1 O=$abc$32570$n3454
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$32570$n2847 I1=$abc$32570$n2848 I2=$abc$32570$n2839 I3=$abc$32570$n3891_1 O=$abc$32570$n3455
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$32570$n2844 I1=$abc$32570$n2845 I2=$abc$32570$n2839 I3=$abc$32570$n3891_1 O=$abc$32570$n3456
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$32570$n2841 I1=$abc$32570$n2842 I2=$abc$32570$n2839 I3=$abc$32570$n3891_1 O=$abc$32570$n3457
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$32570$n2838 I1=$abc$32570$n2837 I2=$abc$32570$n2839 I3=$abc$32570$n3891_1 O=$abc$32570$n3458
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$abc$32570$n3873_1 I1=$abc$32570$n3853_1 I2=$false I3=$false O=$abc$32570$n3465
.param LUT_INIT 1000
.gate SB_LUT4 I0=counter[1] I1=grant I2=counter[0] I3=lm32_cpu.load_store_unit.d_we_o O=$abc$32570$n3467
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$32570$n3487 I1=$abc$32570$n3488 I2=uart_rx_fifo_wrport_we I3=$false O=$abc$32570$n3489
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$32570$n3490 I1=$abc$32570$n3491 I2=uart_rx_fifo_wrport_we I3=$false O=$abc$32570$n3492
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$32570$n3493 I1=$abc$32570$n3494 I2=uart_rx_fifo_wrport_we I3=$false O=$abc$32570$n3495
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$32570$n3496 I1=$abc$32570$n3497 I2=uart_rx_fifo_wrport_we I3=$false O=$abc$32570$n3498
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$32570$n3515 I1=$abc$32570$n3516 I2=uart_tx_fifo_wrport_we I3=$false O=$abc$32570$n3517
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$32570$n3518 I1=$abc$32570$n3519 I2=uart_tx_fifo_wrport_we I3=$false O=$abc$32570$n3520
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$32570$n3521 I1=$abc$32570$n3522 I2=uart_tx_fifo_wrport_we I3=$false O=$abc$32570$n3523
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$32570$n3524 I1=$abc$32570$n3525 I2=uart_tx_fifo_wrport_we I3=$false O=$abc$32570$n3526
.param LUT_INIT 11001010
.gate SB_LUT4 I0=regs1 I1=uart_phy_rx_r I2=$abc$32570$n4087_1 I3=uart_phy_rx_busy O=$abc$32570$n3530
.param LUT_INIT 0000111101000100
.gate SB_LUT4 I0=$abc$32570$n3879_1 I1=regs1 I2=$abc$32570$n3876_1 I3=uart_phy_uart_clk_rxen O=$abc$32570$n4087_1
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=uart_phy_rx_busy I1=$abc$32570$n3531 I2=$false I3=$false O=$abc$32570$n3532
.param LUT_INIT 1000
.gate SB_LUT4 I0=uart_phy_rx_bitcount[1] I1=uart_phy_rx_busy I2=$false I3=$false O=$abc$32570$n3534
.param LUT_INIT 0100
.gate SB_LUT4 I0=uart_phy_rx_busy I1=$abc$32570$n3535 I2=$false I3=$false O=$abc$32570$n3536
.param LUT_INIT 1000
.gate SB_LUT4 I0=uart_phy_rx_busy I1=$abc$32570$n3537 I2=$false I3=$false O=$abc$32570$n3538
.param LUT_INIT 1000
.gate SB_LUT4 I0=uart_phy_tx_busy I1=$abc$32570$n3540 I2=$false I3=$false O=$abc$32570$n3541
.param LUT_INIT 1000
.gate SB_LUT4 I0=uart_phy_rx_busy I1=$abc$32570$n3542 I2=$false I3=$false O=$abc$32570$n3543
.param LUT_INIT 1000
.gate SB_LUT4 I0=uart_phy_rx_busy I1=$abc$32570$n3544 I2=$false I3=$false O=$abc$32570$n3545
.param LUT_INIT 1000
.gate SB_LUT4 I0=uart_phy_rx_busy I1=$abc$32570$n3546 I2=$false I3=$false O=$abc$32570$n3547
.param LUT_INIT 1000
.gate SB_LUT4 I0=uart_phy_rx_busy I1=$abc$32570$n3548 I2=$false I3=$false O=$abc$32570$n3549
.param LUT_INIT 1000
.gate SB_LUT4 I0=uart_phy_rx_busy I1=$abc$32570$n3550 I2=$false I3=$false O=$abc$32570$n3551
.param LUT_INIT 1000
.gate SB_LUT4 I0=uart_phy_rx_busy I1=$abc$32570$n3552 I2=$false I3=$false O=$abc$32570$n3553
.param LUT_INIT 1000
.gate SB_LUT4 I0=uart_phy_rx_busy I1=$abc$32570$n3554 I2=$false I3=$false O=$abc$32570$n3555
.param LUT_INIT 1000
.gate SB_LUT4 I0=uart_phy_rx_busy I1=$abc$32570$n3556 I2=$false I3=$false O=$abc$32570$n3557
.param LUT_INIT 1000
.gate SB_LUT4 I0=uart_phy_rx_busy I1=$abc$32570$n3558 I2=$false I3=$false O=$abc$32570$n3559
.param LUT_INIT 1000
.gate SB_LUT4 I0=uart_phy_rx_busy I1=$abc$32570$n3560 I2=$false I3=$false O=$abc$32570$n3561
.param LUT_INIT 1000
.gate SB_LUT4 I0=uart_phy_rx_busy I1=$abc$32570$n3562 I2=$false I3=$false O=$abc$32570$n3563
.param LUT_INIT 1000
.gate SB_LUT4 I0=uart_phy_rx_busy I1=$abc$32570$n3564 I2=$false I3=$false O=$abc$32570$n3565
.param LUT_INIT 1000
.gate SB_LUT4 I0=uart_phy_rx_busy I1=$abc$32570$n3566 I2=$false I3=$false O=$abc$32570$n3567
.param LUT_INIT 1000
.gate SB_LUT4 I0=uart_phy_rx_busy I1=$abc$32570$n3568 I2=$false I3=$false O=$abc$32570$n3569
.param LUT_INIT 1000
.gate SB_LUT4 I0=uart_phy_rx_busy I1=$abc$32570$n3570 I2=$false I3=$false O=$abc$32570$n3571
.param LUT_INIT 1000
.gate SB_LUT4 I0=uart_phy_rx_busy I1=$abc$32570$n3572 I2=$false I3=$false O=$abc$32570$n3573
.param LUT_INIT 1000
.gate SB_LUT4 I0=uart_phy_rx_busy I1=$abc$32570$n3574 I2=$false I3=$false O=$abc$32570$n3575
.param LUT_INIT 1000
.gate SB_LUT4 I0=uart_phy_rx_busy I1=$abc$32570$n3576 I2=$false I3=$false O=$abc$32570$n3577
.param LUT_INIT 1000
.gate SB_LUT4 I0=uart_phy_rx_busy I1=$abc$32570$n3578 I2=$false I3=$false O=$abc$32570$n3579
.param LUT_INIT 1000
.gate SB_LUT4 I0=uart_phy_rx_busy I1=$abc$32570$n3580 I2=$false I3=$false O=$abc$32570$n3581
.param LUT_INIT 1000
.gate SB_LUT4 I0=uart_phy_rx_busy I1=$abc$32570$n3582 I2=$false I3=$false O=$abc$32570$n3583
.param LUT_INIT 1000
.gate SB_LUT4 I0=uart_phy_rx_busy I1=$abc$32570$n3584 I2=$false I3=$false O=$abc$32570$n3585
.param LUT_INIT 1000
.gate SB_LUT4 I0=uart_phy_rx_busy I1=$abc$32570$n3586 I2=$false I3=$false O=$abc$32570$n3587
.param LUT_INIT 1000
.gate SB_LUT4 I0=uart_phy_rx_busy I1=$abc$32570$n3588 I2=$false I3=$false O=$abc$32570$n3589
.param LUT_INIT 1000
.gate SB_LUT4 I0=uart_phy_rx_busy I1=$abc$32570$n3590 I2=$false I3=$false O=$abc$32570$n3591
.param LUT_INIT 1000
.gate SB_LUT4 I0=uart_phy_rx_busy I1=$abc$32570$n3592 I2=$false I3=$false O=$abc$32570$n3593
.param LUT_INIT 1000
.gate SB_LUT4 I0=uart_phy_rx_busy I1=$abc$32570$n3594 I2=$false I3=$false O=$abc$32570$n3595
.param LUT_INIT 1000
.gate SB_LUT4 I0=uart_phy_rx_busy I1=$abc$32570$n3596 I2=$false I3=$false O=$abc$32570$n3597
.param LUT_INIT 1000
.gate SB_LUT4 I0=uart_phy_rx_busy I1=$abc$32570$n3598 I2=$false I3=$false O=$abc$32570$n3599
.param LUT_INIT 1000
.gate SB_LUT4 I0=uart_phy_rx_busy I1=$abc$32570$n3600 I2=$false I3=$false O=$abc$32570$n3601
.param LUT_INIT 1000
.gate SB_LUT4 I0=uart_phy_rx_busy I1=$abc$32570$n3602 I2=$false I3=$false O=$abc$32570$n3603
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$32570$n3604 I1=uart_phy_rx_busy I2=$false I3=$false O=$abc$32570$n3605
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$32570$n1500 I1=$abc$32570$n3606 I2=$false I3=$false O=$abc$32570$n3607
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$32570$n1500 I1=uart_phy_tx_bitcount[1] I2=$false I3=$false O=$abc$32570$n3609
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$32570$n1500 I1=$abc$32570$n3610 I2=$false I3=$false O=$abc$32570$n3611
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$32570$n1500 I1=$abc$32570$n3612 I2=$false I3=$false O=$abc$32570$n3613
.param LUT_INIT 0100
.gate SB_LUT4 I0=uart_phy_tx_reg[1] I1=$abc$32570$n4130 I2=$abc$32570$n1500 I3=$false O=$abc$32570$n3615
.param LUT_INIT 00111010
.gate SB_LUT4 I0=$abc$32570$n2888 I1=$abc$32570$n2889 I2=$abc$32570$n2864 I3=$false O=$abc$32570$n4130
.param LUT_INIT 00110101
.gate SB_LUT4 I0=uart_phy_tx_reg[2] I1=$abc$32570$n4132 I2=$abc$32570$n1500 I3=$false O=$abc$32570$n3617
.param LUT_INIT 00111010
.gate SB_LUT4 I0=$abc$32570$n2885 I1=$abc$32570$n2886 I2=$abc$32570$n2864 I3=$false O=$abc$32570$n4132
.param LUT_INIT 00110101
.gate SB_LUT4 I0=uart_phy_tx_reg[3] I1=$abc$32570$n4134 I2=$abc$32570$n1500 I3=$false O=$abc$32570$n3619
.param LUT_INIT 00111010
.gate SB_LUT4 I0=$abc$32570$n2882 I1=$abc$32570$n2883 I2=$abc$32570$n2864 I3=$false O=$abc$32570$n4134
.param LUT_INIT 00110101
.gate SB_LUT4 I0=uart_phy_tx_reg[4] I1=$abc$32570$n4136 I2=$abc$32570$n1500 I3=$false O=$abc$32570$n3621
.param LUT_INIT 00111010
.gate SB_LUT4 I0=$abc$32570$n2875 I1=$abc$32570$n2876 I2=$abc$32570$n2864 I3=$false O=$abc$32570$n4136
.param LUT_INIT 00110101
.gate SB_LUT4 I0=uart_phy_tx_reg[5] I1=$abc$32570$n4138 I2=$abc$32570$n1500 I3=$false O=$abc$32570$n3623
.param LUT_INIT 00111010
.gate SB_LUT4 I0=$abc$32570$n2872 I1=$abc$32570$n2873 I2=$abc$32570$n2864 I3=$false O=$abc$32570$n4138
.param LUT_INIT 00110101
.gate SB_LUT4 I0=uart_phy_tx_reg[6] I1=$abc$32570$n4140 I2=$abc$32570$n1500 I3=$false O=$abc$32570$n3625
.param LUT_INIT 00111010
.gate SB_LUT4 I0=$abc$32570$n2869 I1=$abc$32570$n2870 I2=$abc$32570$n2864 I3=$false O=$abc$32570$n4140
.param LUT_INIT 00110101
.gate SB_LUT4 I0=uart_phy_tx_reg[7] I1=$abc$32570$n4142 I2=$abc$32570$n1500 I3=$false O=$abc$32570$n3627
.param LUT_INIT 00111010
.gate SB_LUT4 I0=$abc$32570$n2866 I1=$abc$32570$n2867 I2=$abc$32570$n2864 I3=$false O=$abc$32570$n4142
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$32570$n2863 I1=$abc$32570$n2862 I2=$abc$32570$n2864 I3=$abc$32570$n1500 O=$abc$32570$n3628
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=uart_phy_tx_busy I1=$abc$32570$n3629 I2=$false I3=$false O=$abc$32570$n3630
.param LUT_INIT 1000
.gate SB_LUT4 I0=uart_phy_tx_busy I1=$abc$32570$n3631 I2=$false I3=$false O=$abc$32570$n3632
.param LUT_INIT 1000
.gate SB_LUT4 I0=uart_phy_tx_busy I1=$abc$32570$n3633 I2=$false I3=$false O=$abc$32570$n3634
.param LUT_INIT 1000
.gate SB_LUT4 I0=uart_phy_tx_busy I1=$abc$32570$n3635 I2=$false I3=$false O=$abc$32570$n3636
.param LUT_INIT 1000
.gate SB_LUT4 I0=uart_phy_tx_busy I1=$abc$32570$n3637 I2=$false I3=$false O=$abc$32570$n3638
.param LUT_INIT 1000
.gate SB_LUT4 I0=uart_phy_tx_busy I1=$abc$32570$n3639 I2=$false I3=$false O=$abc$32570$n3640
.param LUT_INIT 1000
.gate SB_LUT4 I0=uart_phy_tx_busy I1=$abc$32570$n3641 I2=$false I3=$false O=$abc$32570$n3642
.param LUT_INIT 1000
.gate SB_LUT4 I0=uart_phy_tx_busy I1=$abc$32570$n3643 I2=$false I3=$false O=$abc$32570$n3644
.param LUT_INIT 1000
.gate SB_LUT4 I0=uart_phy_tx_busy I1=$abc$32570$n3645 I2=$false I3=$false O=$abc$32570$n3646
.param LUT_INIT 1000
.gate SB_LUT4 I0=uart_phy_tx_busy I1=$abc$32570$n3647 I2=$false I3=$false O=$abc$32570$n3648
.param LUT_INIT 1000
.gate SB_LUT4 I0=uart_phy_tx_busy I1=$abc$32570$n3649 I2=$false I3=$false O=$abc$32570$n3650
.param LUT_INIT 1000
.gate SB_LUT4 I0=uart_phy_tx_busy I1=$abc$32570$n3651 I2=$false I3=$false O=$abc$32570$n3652
.param LUT_INIT 1000
.gate SB_LUT4 I0=uart_phy_tx_busy I1=$abc$32570$n3653 I2=$false I3=$false O=$abc$32570$n3654
.param LUT_INIT 1000
.gate SB_LUT4 I0=uart_phy_tx_busy I1=$abc$32570$n3655 I2=$false I3=$false O=$abc$32570$n3656
.param LUT_INIT 1000
.gate SB_LUT4 I0=uart_phy_tx_busy I1=$abc$32570$n3657 I2=$false I3=$false O=$abc$32570$n3658
.param LUT_INIT 1000
.gate SB_LUT4 I0=uart_phy_tx_busy I1=$abc$32570$n3659 I2=$false I3=$false O=$abc$32570$n3660
.param LUT_INIT 1000
.gate SB_LUT4 I0=uart_phy_tx_busy I1=$abc$32570$n3661 I2=$false I3=$false O=$abc$32570$n3662
.param LUT_INIT 1000
.gate SB_LUT4 I0=uart_phy_tx_busy I1=$abc$32570$n3663 I2=$false I3=$false O=$abc$32570$n3664
.param LUT_INIT 1000
.gate SB_LUT4 I0=uart_phy_tx_busy I1=$abc$32570$n3665 I2=$false I3=$false O=$abc$32570$n3666
.param LUT_INIT 1000
.gate SB_LUT4 I0=uart_phy_tx_busy I1=$abc$32570$n3667 I2=$false I3=$false O=$abc$32570$n3668
.param LUT_INIT 1000
.gate SB_LUT4 I0=uart_phy_tx_busy I1=$abc$32570$n3669 I2=$false I3=$false O=$abc$32570$n3670
.param LUT_INIT 1000
.gate SB_LUT4 I0=uart_phy_tx_busy I1=$abc$32570$n3671 I2=$false I3=$false O=$abc$32570$n3672
.param LUT_INIT 1000
.gate SB_LUT4 I0=uart_phy_tx_busy I1=$abc$32570$n3673 I2=$false I3=$false O=$abc$32570$n3674
.param LUT_INIT 1000
.gate SB_LUT4 I0=uart_phy_tx_busy I1=$abc$32570$n3675 I2=$false I3=$false O=$abc$32570$n3676
.param LUT_INIT 1000
.gate SB_LUT4 I0=uart_phy_tx_busy I1=$abc$32570$n3677 I2=$false I3=$false O=$abc$32570$n3678
.param LUT_INIT 1000
.gate SB_LUT4 I0=uart_phy_tx_busy I1=$abc$32570$n3679 I2=$false I3=$false O=$abc$32570$n3680
.param LUT_INIT 1000
.gate SB_LUT4 I0=uart_phy_tx_busy I1=$abc$32570$n3681 I2=$false I3=$false O=$abc$32570$n3682
.param LUT_INIT 1000
.gate SB_LUT4 I0=uart_phy_tx_busy I1=$abc$32570$n3683 I2=$false I3=$false O=$abc$32570$n3684
.param LUT_INIT 1000
.gate SB_LUT4 I0=uart_phy_tx_busy I1=$abc$32570$n3685 I2=$false I3=$false O=$abc$32570$n3686
.param LUT_INIT 1000
.gate SB_LUT4 I0=uart_phy_tx_busy I1=$abc$32570$n3687 I2=$false I3=$false O=$abc$32570$n3688
.param LUT_INIT 1000
.gate SB_LUT4 I0=uart_phy_tx_busy I1=$abc$32570$n3689 I2=$false I3=$false O=$abc$32570$n3690
.param LUT_INIT 1000
.gate SB_LUT4 I0=uart_phy_tx_busy I1=$abc$32570$n3691 I2=$false I3=$false O=$abc$32570$n3692
.param LUT_INIT 1000
.gate SB_LUT4 I0=uart_phy_rx_busy I1=$abc$32570$n3693 I2=$false I3=$false O=$abc$32570$n3694
.param LUT_INIT 1000
.gate SB_LUT4 I0=counter[1] I1=counter[0] I2=$false I3=$false O=$abc$32570$n3697
.param LUT_INIT 0110
.gate SB_LUT4 I0=uart_phy_tx_reg[0] I1=$abc$32570$n3870 I2=$abc$32570$n1500 I3=$false O=$abc$32570$n3701
.param LUT_INIT 00001110
.gate SB_LUT4 I0=grant I1=lm32_cpu.load_store_unit.d_dat_o[0] I2=$false I3=$false O=bus_wishbone_dat_w[0]
.param LUT_INIT 1000
.gate SB_LUT4 I0=grant I1=lm32_cpu.load_store_unit.d_dat_o[1] I2=$false I3=$false O=bus_wishbone_dat_w[1]
.param LUT_INIT 1000
.gate SB_LUT4 I0=grant I1=lm32_cpu.load_store_unit.d_dat_o[2] I2=$false I3=$false O=bus_wishbone_dat_w[2]
.param LUT_INIT 1000
.gate SB_LUT4 I0=grant I1=lm32_cpu.load_store_unit.d_dat_o[3] I2=$false I3=$false O=bus_wishbone_dat_w[3]
.param LUT_INIT 1000
.gate SB_LUT4 I0=grant I1=lm32_cpu.load_store_unit.d_dat_o[4] I2=$false I3=$false O=bus_wishbone_dat_w[4]
.param LUT_INIT 1000
.gate SB_LUT4 I0=grant I1=lm32_cpu.load_store_unit.d_dat_o[5] I2=$false I3=$false O=bus_wishbone_dat_w[5]
.param LUT_INIT 1000
.gate SB_LUT4 I0=grant I1=lm32_cpu.load_store_unit.d_dat_o[6] I2=$false I3=$false O=bus_wishbone_dat_w[6]
.param LUT_INIT 1000
.gate SB_LUT4 I0=grant I1=lm32_cpu.load_store_unit.d_dat_o[7] I2=$false I3=$false O=bus_wishbone_dat_w[7]
.param LUT_INIT 1000
.gate SB_LUT4 I0=grant I1=lm32_cpu.load_store_unit.d_dat_o[8] I2=$false I3=$false O=sram_dat_w[8]
.param LUT_INIT 1000
.gate SB_LUT4 I0=grant I1=lm32_cpu.load_store_unit.d_dat_o[9] I2=$false I3=$false O=sram_dat_w[9]
.param LUT_INIT 1000
.gate SB_LUT4 I0=grant I1=lm32_cpu.load_store_unit.d_dat_o[10] I2=$false I3=$false O=sram_dat_w[10]
.param LUT_INIT 1000
.gate SB_LUT4 I0=grant I1=lm32_cpu.load_store_unit.d_dat_o[11] I2=$false I3=$false O=sram_dat_w[11]
.param LUT_INIT 1000
.gate SB_LUT4 I0=grant I1=lm32_cpu.load_store_unit.d_dat_o[12] I2=$false I3=$false O=sram_dat_w[12]
.param LUT_INIT 1000
.gate SB_LUT4 I0=grant I1=lm32_cpu.load_store_unit.d_dat_o[13] I2=$false I3=$false O=sram_dat_w[13]
.param LUT_INIT 1000
.gate SB_LUT4 I0=grant I1=lm32_cpu.load_store_unit.d_dat_o[14] I2=$false I3=$false O=sram_dat_w[14]
.param LUT_INIT 1000
.gate SB_LUT4 I0=grant I1=lm32_cpu.load_store_unit.d_dat_o[15] I2=$false I3=$false O=sram_dat_w[15]
.param LUT_INIT 1000
.gate SB_LUT4 I0=grant I1=lm32_cpu.load_store_unit.d_dat_o[16] I2=$false I3=$false O=sram_dat_w[16]
.param LUT_INIT 1000
.gate SB_LUT4 I0=grant I1=lm32_cpu.load_store_unit.d_dat_o[17] I2=$false I3=$false O=sram_dat_w[17]
.param LUT_INIT 1000
.gate SB_LUT4 I0=grant I1=lm32_cpu.load_store_unit.d_dat_o[18] I2=$false I3=$false O=sram_dat_w[18]
.param LUT_INIT 1000
.gate SB_LUT4 I0=grant I1=lm32_cpu.load_store_unit.d_dat_o[19] I2=$false I3=$false O=sram_dat_w[19]
.param LUT_INIT 1000
.gate SB_LUT4 I0=grant I1=lm32_cpu.load_store_unit.d_dat_o[20] I2=$false I3=$false O=sram_dat_w[20]
.param LUT_INIT 1000
.gate SB_LUT4 I0=grant I1=lm32_cpu.load_store_unit.d_dat_o[21] I2=$false I3=$false O=sram_dat_w[21]
.param LUT_INIT 1000
.gate SB_LUT4 I0=grant I1=lm32_cpu.load_store_unit.d_dat_o[22] I2=$false I3=$false O=sram_dat_w[22]
.param LUT_INIT 1000
.gate SB_LUT4 I0=grant I1=lm32_cpu.load_store_unit.d_dat_o[23] I2=$false I3=$false O=sram_dat_w[23]
.param LUT_INIT 1000
.gate SB_LUT4 I0=grant I1=lm32_cpu.load_store_unit.d_dat_o[24] I2=$false I3=$false O=sram_dat_w[24]
.param LUT_INIT 1000
.gate SB_LUT4 I0=grant I1=lm32_cpu.load_store_unit.d_dat_o[25] I2=$false I3=$false O=sram_dat_w[25]
.param LUT_INIT 1000
.gate SB_LUT4 I0=grant I1=lm32_cpu.load_store_unit.d_dat_o[26] I2=$false I3=$false O=sram_dat_w[26]
.param LUT_INIT 1000
.gate SB_LUT4 I0=grant I1=lm32_cpu.load_store_unit.d_dat_o[27] I2=$false I3=$false O=sram_dat_w[27]
.param LUT_INIT 1000
.gate SB_LUT4 I0=grant I1=lm32_cpu.load_store_unit.d_dat_o[28] I2=$false I3=$false O=sram_dat_w[28]
.param LUT_INIT 1000
.gate SB_LUT4 I0=grant I1=lm32_cpu.load_store_unit.d_dat_o[29] I2=$false I3=$false O=sram_dat_w[29]
.param LUT_INIT 1000
.gate SB_LUT4 I0=grant I1=lm32_cpu.load_store_unit.d_dat_o[30] I2=$false I3=$false O=sram_dat_w[30]
.param LUT_INIT 1000
.gate SB_LUT4 I0=grant I1=lm32_cpu.load_store_unit.d_dat_o[31] I2=$false I3=$false O=sram_dat_w[31]
.param LUT_INIT 1000
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.i_adr_o[2] I1=lm32_cpu.load_store_unit.d_adr_o[2] I2=grant I3=$false O=bus_wishbone_adr[0]
.param LUT_INIT 11001010
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.i_adr_o[3] I1=lm32_cpu.load_store_unit.d_adr_o[3] I2=grant I3=$false O=bus_wishbone_adr[1]
.param LUT_INIT 11001010
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.i_adr_o[4] I1=lm32_cpu.load_store_unit.d_adr_o[4] I2=grant I3=$false O=bus_wishbone_adr[2]
.param LUT_INIT 11001010
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.i_adr_o[5] I1=lm32_cpu.load_store_unit.d_adr_o[5] I2=grant I3=$false O=bus_wishbone_adr[3]
.param LUT_INIT 11001010
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.i_adr_o[6] I1=lm32_cpu.load_store_unit.d_adr_o[6] I2=grant I3=$false O=bus_wishbone_adr[4]
.param LUT_INIT 11001010
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.i_adr_o[7] I1=lm32_cpu.load_store_unit.d_adr_o[7] I2=grant I3=$false O=bus_wishbone_adr[5]
.param LUT_INIT 11001010
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.i_adr_o[8] I1=lm32_cpu.load_store_unit.d_adr_o[8] I2=grant I3=$false O=bus_wishbone_adr[6]
.param LUT_INIT 11001010
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.i_adr_o[9] I1=lm32_cpu.load_store_unit.d_adr_o[9] I2=grant I3=$false O=bus_wishbone_adr[7]
.param LUT_INIT 11001010
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.i_adr_o[10] I1=lm32_cpu.load_store_unit.d_adr_o[10] I2=grant I3=$false O=bus_wishbone_adr[8]
.param LUT_INIT 11001010
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.i_adr_o[11] I1=lm32_cpu.load_store_unit.d_adr_o[11] I2=grant I3=$false O=bus_wishbone_adr[9]
.param LUT_INIT 11001010
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.i_adr_o[12] I1=lm32_cpu.load_store_unit.d_adr_o[12] I2=grant I3=$false O=bus_wishbone_adr[10]
.param LUT_INIT 11001010
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.i_adr_o[13] I1=lm32_cpu.load_store_unit.d_adr_o[13] I2=grant I3=$false O=bus_wishbone_adr[11]
.param LUT_INIT 11001010
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.i_adr_o[14] I1=lm32_cpu.load_store_unit.d_adr_o[14] I2=grant I3=$false O=bus_wishbone_adr[12]
.param LUT_INIT 11001010
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.i_adr_o[15] I1=lm32_cpu.load_store_unit.d_adr_o[15] I2=grant I3=$false O=bus_wishbone_adr[13]
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$32570$n3308_1 I1=$abc$32570$n2793 I2=$abc$32570$n3310 I3=$false O=lm32_cpu.w_result[8]
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$32570$n3222 I1=$abc$32570$n2793 I2=$abc$32570$n3224 I3=$false O=lm32_cpu.w_result[12]
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$32570$n3199 I1=$abc$32570$n2793 I2=$abc$32570$n3201_1 I3=$false O=lm32_cpu.w_result[13]
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$32570$n3135_1 I1=$abc$32570$n3139_1 I2=$false I3=$false O=lm32_cpu.w_result[16]
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$32570$n3115 I1=$abc$32570$n3119_1 I2=$false I3=$false O=lm32_cpu.w_result[17]
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$32570$n3093 I1=$abc$32570$n3097 I2=$false I3=$false O=lm32_cpu.w_result[18]
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$32570$n3073_1 I1=$abc$32570$n3077 I2=$false I3=$false O=lm32_cpu.w_result[19]
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$32570$n3053 I1=$abc$32570$n3057 I2=$false I3=$false O=lm32_cpu.w_result[20]
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$32570$n3033 I1=$abc$32570$n3037 I2=$false I3=$false O=lm32_cpu.w_result[21]
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$32570$n3011 I1=$abc$32570$n3015 I2=$false I3=$false O=lm32_cpu.w_result[22]
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$32570$n2989_1 I1=$abc$32570$n2993 I2=$false I3=$false O=lm32_cpu.w_result[23]
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$32570$n2969_1 I1=$abc$32570$n2973_1 I2=$false I3=$false O=lm32_cpu.w_result[24]
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$32570$n2947 I1=$abc$32570$n2951_1 I2=$false I3=$false O=lm32_cpu.w_result[25]
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$32570$n2925_1 I1=$abc$32570$n2929 I2=$false I3=$false O=lm32_cpu.w_result[26]
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$32570$n2902 I1=$abc$32570$n2906_1 I2=$false I3=$false O=lm32_cpu.w_result[27]
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$32570$n2882_1 I1=$abc$32570$n2886_1 I2=$false I3=$false O=lm32_cpu.w_result[28]
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$32570$n2862_1 I1=$abc$32570$n2866_1 I2=$false I3=$false O=lm32_cpu.w_result[29]
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$32570$n2840 I1=$abc$32570$n2844_1 I2=$false I3=$false O=lm32_cpu.w_result[30]
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$32570$n3909_1 I1=$abc$32570$n2503_1 I2=lm32_cpu.valid_f I3=$false O=$abc$32570$n4210
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$32570$n2461_1 I1=$abc$32570$n3506_1 I2=$false I3=$false O=$abc$32570$n4211
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$32570$n2519_1 I1=lm32_cpu.valid_m I2=$false I3=$false O=$abc$32570$n4213
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$32570$n3942_1 I1=lm32_cpu.w_result_sel_load_x I2=$false I3=$false O=$abc$32570$n4215
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$32570$n3942_1 I1=lm32_cpu.write_idx_x[0] I2=$false I3=$false O=$abc$32570$n4217
.param LUT_INIT 1000
.gate SB_LUT4 I0=lm32_cpu.write_idx_x[1] I1=$abc$32570$n3942_1 I2=$false I3=$false O=$abc$32570$n4219
.param LUT_INIT 1011
.gate SB_LUT4 I0=lm32_cpu.write_idx_x[2] I1=$abc$32570$n3942_1 I2=$false I3=$false O=$abc$32570$n4221
.param LUT_INIT 1011
.gate SB_LUT4 I0=lm32_cpu.write_idx_x[3] I1=$abc$32570$n3942_1 I2=$false I3=$false O=$abc$32570$n4223
.param LUT_INIT 1011
.gate SB_LUT4 I0=lm32_cpu.write_idx_x[4] I1=$abc$32570$n3942_1 I2=$false I3=$false O=$abc$32570$n4225
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$32570$n3473_1 I1=lm32_cpu.exception_m I2=$false I3=$false O=$abc$32570$n4228
.param LUT_INIT 0001
.gate SB_LUT4 I0=lm32_cpu.exception_m I1=$abc$32570$n3452_1 I2=$false I3=$false O=$abc$32570$n4229
.param LUT_INIT 0100
.gate SB_LUT4 I0=lm32_cpu.m_result_sel_compare_m I1=lm32_cpu.operand_m[2] I2=$abc$32570$n4255_1 I3=lm32_cpu.exception_m O=$abc$32570$n4231
.param LUT_INIT 0000111101000100
.gate SB_LUT4 I0=lm32_cpu.memop_pc_w[2] I1=lm32_cpu.instruction_unit.pc_m[2] I2=lm32_cpu.data_bus_error_exception_m I3=$false O=$abc$32570$n4255_1
.param LUT_INIT 01010011
.gate SB_LUT4 I0=lm32_cpu.m_result_sel_compare_m I1=lm32_cpu.operand_m[3] I2=$abc$32570$n4257_1 I3=lm32_cpu.exception_m O=$abc$32570$n4233
.param LUT_INIT 0000111101000100
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.pc_m[3] I1=lm32_cpu.memop_pc_w[3] I2=lm32_cpu.data_bus_error_exception_m I3=$false O=$abc$32570$n4257_1
.param LUT_INIT 00110101
.gate SB_LUT4 I0=lm32_cpu.m_result_sel_compare_m I1=lm32_cpu.operand_m[4] I2=$abc$32570$n4259_1 I3=lm32_cpu.exception_m O=$abc$32570$n4235
.param LUT_INIT 0000111101000100
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.pc_m[4] I1=lm32_cpu.memop_pc_w[4] I2=lm32_cpu.data_bus_error_exception_m I3=$false O=$abc$32570$n4259_1
.param LUT_INIT 00110101
.gate SB_LUT4 I0=lm32_cpu.m_result_sel_compare_m I1=lm32_cpu.operand_m[5] I2=$abc$32570$n4261_1 I3=lm32_cpu.exception_m O=$abc$32570$n4237
.param LUT_INIT 0000111101000100
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.pc_m[5] I1=lm32_cpu.memop_pc_w[5] I2=lm32_cpu.data_bus_error_exception_m I3=$false O=$abc$32570$n4261_1
.param LUT_INIT 00110101
.gate SB_LUT4 I0=lm32_cpu.m_result_sel_compare_m I1=lm32_cpu.operand_m[6] I2=$abc$32570$n4263_1 I3=lm32_cpu.exception_m O=$abc$32570$n4239
.param LUT_INIT 0000111101000100
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.pc_m[6] I1=lm32_cpu.memop_pc_w[6] I2=lm32_cpu.data_bus_error_exception_m I3=$false O=$abc$32570$n4263_1
.param LUT_INIT 00110101
.gate SB_LUT4 I0=lm32_cpu.m_result_sel_compare_m I1=lm32_cpu.operand_m[7] I2=$abc$32570$n4265_1 I3=lm32_cpu.exception_m O=$abc$32570$n4241
.param LUT_INIT 0000111101000100
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.pc_m[7] I1=lm32_cpu.memop_pc_w[7] I2=lm32_cpu.data_bus_error_exception_m I3=$false O=$abc$32570$n4265_1
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$32570$n4267_1 I1=$abc$32570$n3312 I2=lm32_cpu.exception_m I3=$false O=$abc$32570$n4243
.param LUT_INIT 01011100
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.pc_m[8] I1=lm32_cpu.memop_pc_w[8] I2=lm32_cpu.data_bus_error_exception_m I3=$false O=$abc$32570$n4267_1
.param LUT_INIT 00110101
.gate SB_LUT4 I0=lm32_cpu.m_result_sel_compare_m I1=lm32_cpu.operand_m[9] I2=$abc$32570$n4269_1 I3=lm32_cpu.exception_m O=$abc$32570$n4245
.param LUT_INIT 0000111101000100
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.pc_m[9] I1=lm32_cpu.memop_pc_w[9] I2=lm32_cpu.data_bus_error_exception_m I3=$false O=$abc$32570$n4269_1
.param LUT_INIT 00110101
.gate SB_LUT4 I0=lm32_cpu.m_result_sel_compare_m I1=lm32_cpu.operand_m[10] I2=$abc$32570$n4271_1 I3=lm32_cpu.exception_m O=$abc$32570$n4247
.param LUT_INIT 0000111101000100
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.pc_m[10] I1=lm32_cpu.memop_pc_w[10] I2=lm32_cpu.data_bus_error_exception_m I3=$false O=$abc$32570$n4271_1
.param LUT_INIT 00110101
.gate SB_LUT4 I0=lm32_cpu.m_result_sel_compare_m I1=lm32_cpu.operand_m[11] I2=$abc$32570$n4273_1 I3=lm32_cpu.exception_m O=$abc$32570$n4249
.param LUT_INIT 0000111101000100
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.pc_m[11] I1=lm32_cpu.memop_pc_w[11] I2=lm32_cpu.data_bus_error_exception_m I3=$false O=$abc$32570$n4273_1
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$32570$n4275_1 I1=$abc$32570$n3226_1 I2=lm32_cpu.exception_m I3=$false O=$abc$32570$n4251
.param LUT_INIT 01011100
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.pc_m[12] I1=lm32_cpu.memop_pc_w[12] I2=lm32_cpu.data_bus_error_exception_m I3=$false O=$abc$32570$n4275_1
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$32570$n4277_1 I1=$abc$32570$n3203_1 I2=lm32_cpu.exception_m I3=$false O=$abc$32570$n4253
.param LUT_INIT 01011100
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.pc_m[13] I1=lm32_cpu.memop_pc_w[13] I2=lm32_cpu.data_bus_error_exception_m I3=$false O=$abc$32570$n4277_1
.param LUT_INIT 00110101
.gate SB_LUT4 I0=lm32_cpu.m_result_sel_compare_m I1=lm32_cpu.operand_m[14] I2=$abc$32570$n4279_1 I3=lm32_cpu.exception_m O=$abc$32570$n4255
.param LUT_INIT 0000111101000100
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.pc_m[14] I1=lm32_cpu.memop_pc_w[14] I2=lm32_cpu.data_bus_error_exception_m I3=$false O=$abc$32570$n4279_1
.param LUT_INIT 00110101
.gate SB_LUT4 I0=lm32_cpu.m_result_sel_compare_m I1=lm32_cpu.operand_m[15] I2=$abc$32570$n4281_1 I3=lm32_cpu.exception_m O=$abc$32570$n4257
.param LUT_INIT 0000111101000100
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.pc_m[15] I1=lm32_cpu.memop_pc_w[15] I2=lm32_cpu.data_bus_error_exception_m I3=$false O=$abc$32570$n4281_1
.param LUT_INIT 00110101
.gate SB_LUT4 I0=lm32_cpu.m_result_sel_compare_m I1=lm32_cpu.operand_m[16] I2=$abc$32570$n4283_1 I3=lm32_cpu.exception_m O=$abc$32570$n4259
.param LUT_INIT 0000111101000100
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.pc_m[16] I1=lm32_cpu.memop_pc_w[16] I2=lm32_cpu.data_bus_error_exception_m I3=$false O=$abc$32570$n4283_1
.param LUT_INIT 00110101
.gate SB_LUT4 I0=lm32_cpu.m_result_sel_compare_m I1=lm32_cpu.operand_m[17] I2=$abc$32570$n4285_1 I3=lm32_cpu.exception_m O=$abc$32570$n4261
.param LUT_INIT 0000111101000100
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.pc_m[17] I1=lm32_cpu.memop_pc_w[17] I2=lm32_cpu.data_bus_error_exception_m I3=$false O=$abc$32570$n4285_1
.param LUT_INIT 00110101
.gate SB_LUT4 I0=lm32_cpu.m_result_sel_compare_m I1=lm32_cpu.operand_m[18] I2=$abc$32570$n4287_1 I3=lm32_cpu.exception_m O=$abc$32570$n4263
.param LUT_INIT 0000111101000100
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.pc_m[18] I1=lm32_cpu.memop_pc_w[18] I2=lm32_cpu.data_bus_error_exception_m I3=$false O=$abc$32570$n4287_1
.param LUT_INIT 00110101
.gate SB_LUT4 I0=lm32_cpu.m_result_sel_compare_m I1=lm32_cpu.operand_m[19] I2=$abc$32570$n4289_1 I3=lm32_cpu.exception_m O=$abc$32570$n4265
.param LUT_INIT 0000111101000100
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.pc_m[19] I1=lm32_cpu.memop_pc_w[19] I2=lm32_cpu.data_bus_error_exception_m I3=$false O=$abc$32570$n4289_1
.param LUT_INIT 00110101
.gate SB_LUT4 I0=lm32_cpu.m_result_sel_compare_m I1=lm32_cpu.operand_m[20] I2=$abc$32570$n4291_1 I3=lm32_cpu.exception_m O=$abc$32570$n4267
.param LUT_INIT 0000111101000100
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.pc_m[20] I1=lm32_cpu.memop_pc_w[20] I2=lm32_cpu.data_bus_error_exception_m I3=$false O=$abc$32570$n4291_1
.param LUT_INIT 00110101
.gate SB_LUT4 I0=lm32_cpu.m_result_sel_compare_m I1=lm32_cpu.operand_m[21] I2=$abc$32570$n4293_1 I3=lm32_cpu.exception_m O=$abc$32570$n4269
.param LUT_INIT 0000111101000100
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.pc_m[21] I1=lm32_cpu.memop_pc_w[21] I2=lm32_cpu.data_bus_error_exception_m I3=$false O=$abc$32570$n4293_1
.param LUT_INIT 00110101
.gate SB_LUT4 I0=lm32_cpu.m_result_sel_compare_m I1=lm32_cpu.operand_m[22] I2=$abc$32570$n4295_1 I3=lm32_cpu.exception_m O=$abc$32570$n4271
.param LUT_INIT 0000111101000100
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.pc_m[22] I1=lm32_cpu.memop_pc_w[22] I2=lm32_cpu.data_bus_error_exception_m I3=$false O=$abc$32570$n4295_1
.param LUT_INIT 00110101
.gate SB_LUT4 I0=lm32_cpu.m_result_sel_compare_m I1=lm32_cpu.operand_m[23] I2=$abc$32570$n4297_1 I3=lm32_cpu.exception_m O=$abc$32570$n4273
.param LUT_INIT 0000111101000100
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.pc_m[23] I1=lm32_cpu.memop_pc_w[23] I2=lm32_cpu.data_bus_error_exception_m I3=$false O=$abc$32570$n4297_1
.param LUT_INIT 00110101
.gate SB_LUT4 I0=lm32_cpu.m_result_sel_compare_m I1=lm32_cpu.operand_m[24] I2=$abc$32570$n4299_1 I3=lm32_cpu.exception_m O=$abc$32570$n4275
.param LUT_INIT 0000111101000100
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.pc_m[24] I1=lm32_cpu.memop_pc_w[24] I2=lm32_cpu.data_bus_error_exception_m I3=$false O=$abc$32570$n4299_1
.param LUT_INIT 00110101
.gate SB_LUT4 I0=lm32_cpu.m_result_sel_compare_m I1=lm32_cpu.operand_m[25] I2=$abc$32570$n4301_1 I3=lm32_cpu.exception_m O=$abc$32570$n4277
.param LUT_INIT 0000111101000100
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.pc_m[25] I1=lm32_cpu.memop_pc_w[25] I2=lm32_cpu.data_bus_error_exception_m I3=$false O=$abc$32570$n4301_1
.param LUT_INIT 00110101
.gate SB_LUT4 I0=lm32_cpu.m_result_sel_compare_m I1=lm32_cpu.operand_m[26] I2=$abc$32570$n4303_1 I3=lm32_cpu.exception_m O=$abc$32570$n4279
.param LUT_INIT 0000111101000100
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.pc_m[26] I1=lm32_cpu.memop_pc_w[26] I2=lm32_cpu.data_bus_error_exception_m I3=$false O=$abc$32570$n4303_1
.param LUT_INIT 00110101
.gate SB_LUT4 I0=lm32_cpu.m_result_sel_compare_m I1=lm32_cpu.operand_m[27] I2=$abc$32570$n4305_1 I3=lm32_cpu.exception_m O=$abc$32570$n4281
.param LUT_INIT 0000111101000100
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.pc_m[27] I1=lm32_cpu.memop_pc_w[27] I2=lm32_cpu.data_bus_error_exception_m I3=$false O=$abc$32570$n4305_1
.param LUT_INIT 00110101
.gate SB_LUT4 I0=lm32_cpu.m_result_sel_compare_m I1=lm32_cpu.operand_m[28] I2=$abc$32570$n4307_1 I3=lm32_cpu.exception_m O=$abc$32570$n4283
.param LUT_INIT 0000111101000100
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.pc_m[28] I1=lm32_cpu.memop_pc_w[28] I2=lm32_cpu.data_bus_error_exception_m I3=$false O=$abc$32570$n4307_1
.param LUT_INIT 00110101
.gate SB_LUT4 I0=lm32_cpu.m_result_sel_compare_m I1=lm32_cpu.operand_m[29] I2=$abc$32570$n4309_1 I3=lm32_cpu.exception_m O=$abc$32570$n4285
.param LUT_INIT 0000111101000100
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.pc_m[29] I1=lm32_cpu.memop_pc_w[29] I2=lm32_cpu.data_bus_error_exception_m I3=$false O=$abc$32570$n4309_1
.param LUT_INIT 00110101
.gate SB_LUT4 I0=lm32_cpu.m_result_sel_compare_m I1=lm32_cpu.operand_m[30] I2=$abc$32570$n4311_1 I3=lm32_cpu.exception_m O=$abc$32570$n4287
.param LUT_INIT 0000111101000100
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.pc_m[30] I1=lm32_cpu.memop_pc_w[30] I2=lm32_cpu.data_bus_error_exception_m I3=$false O=$abc$32570$n4311_1
.param LUT_INIT 00110101
.gate SB_LUT4 I0=lm32_cpu.m_result_sel_compare_m I1=lm32_cpu.operand_m[31] I2=$abc$32570$n4313_1 I3=lm32_cpu.exception_m O=$abc$32570$n4289
.param LUT_INIT 0000111101000100
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.pc_m[31] I1=lm32_cpu.memop_pc_w[31] I2=lm32_cpu.data_bus_error_exception_m I3=$false O=$abc$32570$n4313_1
.param LUT_INIT 00110101
.gate SB_LUT4 I0=lm32_cpu.write_enable_x I1=$abc$32570$n3942_1 I2=$false I3=$false O=$abc$32570$n4351
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$32570$n3942_1 I1=lm32_cpu.branch_target_x[2] I2=$false I3=$false O=$abc$32570$n4353
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$32570$n3942_1 I1=lm32_cpu.branch_target_x[3] I2=$false I3=$false O=$abc$32570$n4355
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$32570$n3942_1 I1=lm32_cpu.branch_target_x[4] I2=$false I3=$false O=$abc$32570$n4357
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$32570$n4319_1 I1=$abc$32570$n3945_1 I2=lm32_cpu.branch_target_x[5] I3=$abc$32570$n3942_1 O=$abc$32570$n4359
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.divide_by_zero_x I1=$abc$32570$n3943 I2=$false I3=$false O=$abc$32570$n4319_1
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$32570$n4321_1 I1=lm32_cpu.branch_target_x[6] I2=$abc$32570$n3942_1 I3=$false O=$abc$32570$n4361
.param LUT_INIT 11001010
.gate SB_LUT4 I0=lm32_cpu.valid_x I1=lm32_cpu.bus_error_x I2=lm32_cpu.mc_arithmetic.divide_by_zero_x I3=lm32_cpu.data_bus_error_seen O=$abc$32570$n4321_1
.param LUT_INIT 0000000010001111
.gate SB_LUT4 I0=lm32_cpu.branch_target_x[7] I1=$abc$32570$n3942_1 I2=$abc$32570$n4323_1 I3=$false O=$abc$32570$n4363
.param LUT_INIT 00001011
.gate SB_LUT4 I0=lm32_cpu.data_bus_error_seen I1=lm32_cpu.valid_x I2=lm32_cpu.bus_error_x I3=$false O=$abc$32570$n4323_1
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$32570$n3942_1 I1=lm32_cpu.branch_target_x[8] I2=$false I3=$false O=$abc$32570$n4365
.param LUT_INIT 1000
.gate SB_LUT4 I0=lm32_cpu.eba[9] I1=lm32_cpu.branch_target_x[9] I2=$abc$32570$n3942_1 I3=$false O=$abc$32570$n4368
.param LUT_INIT 11001010
.gate SB_LUT4 I0=lm32_cpu.eba[10] I1=lm32_cpu.branch_target_x[10] I2=$abc$32570$n3942_1 I3=$false O=$abc$32570$n4371
.param LUT_INIT 11001010
.gate SB_LUT4 I0=lm32_cpu.eba[11] I1=lm32_cpu.branch_target_x[11] I2=$abc$32570$n3942_1 I3=$false O=$abc$32570$n4374
.param LUT_INIT 11001010
.gate SB_LUT4 I0=lm32_cpu.eba[12] I1=lm32_cpu.branch_target_x[12] I2=$abc$32570$n3942_1 I3=$false O=$abc$32570$n4377
.param LUT_INIT 11001010
.gate SB_LUT4 I0=lm32_cpu.eba[13] I1=lm32_cpu.branch_target_x[13] I2=$abc$32570$n3942_1 I3=$false O=$abc$32570$n4380
.param LUT_INIT 11001010
.gate SB_LUT4 I0=lm32_cpu.eba[14] I1=lm32_cpu.branch_target_x[14] I2=$abc$32570$n3942_1 I3=$false O=$abc$32570$n4383
.param LUT_INIT 11001010
.gate SB_LUT4 I0=lm32_cpu.eba[15] I1=lm32_cpu.branch_target_x[15] I2=$abc$32570$n3942_1 I3=$false O=$abc$32570$n4386
.param LUT_INIT 11001010
.gate SB_LUT4 I0=lm32_cpu.eba[16] I1=lm32_cpu.branch_target_x[16] I2=$abc$32570$n3942_1 I3=$false O=$abc$32570$n4389
.param LUT_INIT 11001010
.gate SB_LUT4 I0=lm32_cpu.eba[17] I1=lm32_cpu.branch_target_x[17] I2=$abc$32570$n3942_1 I3=$false O=$abc$32570$n4392
.param LUT_INIT 11001010
.gate SB_LUT4 I0=lm32_cpu.eba[18] I1=lm32_cpu.branch_target_x[18] I2=$abc$32570$n3942_1 I3=$false O=$abc$32570$n4395
.param LUT_INIT 11001010
.gate SB_LUT4 I0=lm32_cpu.eba[19] I1=lm32_cpu.branch_target_x[19] I2=$abc$32570$n3942_1 I3=$false O=$abc$32570$n4398
.param LUT_INIT 11001010
.gate SB_LUT4 I0=lm32_cpu.eba[20] I1=lm32_cpu.branch_target_x[20] I2=$abc$32570$n3942_1 I3=$false O=$abc$32570$n4401
.param LUT_INIT 11001010
.gate SB_LUT4 I0=lm32_cpu.eba[21] I1=lm32_cpu.branch_target_x[21] I2=$abc$32570$n3942_1 I3=$false O=$abc$32570$n4404
.param LUT_INIT 11001010
.gate SB_LUT4 I0=lm32_cpu.eba[22] I1=lm32_cpu.branch_target_x[22] I2=$abc$32570$n3942_1 I3=$false O=$abc$32570$n4407
.param LUT_INIT 11001010
.gate SB_LUT4 I0=lm32_cpu.eba[23] I1=lm32_cpu.branch_target_x[23] I2=$abc$32570$n3942_1 I3=$false O=$abc$32570$n4410
.param LUT_INIT 11001010
.gate SB_LUT4 I0=lm32_cpu.eba[24] I1=lm32_cpu.branch_target_x[24] I2=$abc$32570$n3942_1 I3=$false O=$abc$32570$n4413
.param LUT_INIT 11001010
.gate SB_LUT4 I0=lm32_cpu.eba[25] I1=lm32_cpu.branch_target_x[25] I2=$abc$32570$n3942_1 I3=$false O=$abc$32570$n4416
.param LUT_INIT 11001010
.gate SB_LUT4 I0=lm32_cpu.eba[26] I1=lm32_cpu.branch_target_x[26] I2=$abc$32570$n3942_1 I3=$false O=$abc$32570$n4419
.param LUT_INIT 11001010
.gate SB_LUT4 I0=lm32_cpu.eba[27] I1=lm32_cpu.branch_target_x[27] I2=$abc$32570$n3942_1 I3=$false O=$abc$32570$n4422
.param LUT_INIT 11001010
.gate SB_LUT4 I0=lm32_cpu.eba[28] I1=lm32_cpu.branch_target_x[28] I2=$abc$32570$n3942_1 I3=$false O=$abc$32570$n4425
.param LUT_INIT 11001010
.gate SB_LUT4 I0=lm32_cpu.eba[29] I1=lm32_cpu.branch_target_x[29] I2=$abc$32570$n3942_1 I3=$false O=$abc$32570$n4428
.param LUT_INIT 11001010
.gate SB_LUT4 I0=lm32_cpu.eba[30] I1=lm32_cpu.branch_target_x[30] I2=$abc$32570$n3942_1 I3=$false O=$abc$32570$n4431
.param LUT_INIT 11001010
.gate SB_LUT4 I0=lm32_cpu.eba[31] I1=lm32_cpu.branch_target_x[31] I2=$abc$32570$n3942_1 I3=$false O=$abc$32570$n4434
.param LUT_INIT 11001010
.gate SB_LUT4 I0=lm32_cpu.branch_target_d[2] I1=$abc$32570$n3426_1 I2=$abc$32570$n4349_1 I3=$false O=$abc$32570$n4437
.param LUT_INIT 10100011
.gate SB_LUT4 I0=$abc$32570$n4350_1 I1=$abc$32570$n2483_1 I2=$abc$32570$n2488 I3=$false O=$abc$32570$n4349_1
.param LUT_INIT 00011111
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.instruction_d[29] I1=$abc$32570$n2833 I2=lm32_cpu.decoder.sign_extend I3=$false O=$abc$32570$n4350_1
.param LUT_INIT 01000000
.gate SB_LUT4 I0=lm32_cpu.branch_target_d[3] I1=$abc$32570$n3407_1 I2=$abc$32570$n4349_1 I3=$false O=$abc$32570$n4439
.param LUT_INIT 10100011
.gate SB_LUT4 I0=lm32_cpu.branch_target_d[4] I1=$abc$32570$n3388_1 I2=$abc$32570$n4349_1 I3=$false O=$abc$32570$n4441
.param LUT_INIT 10100011
.gate SB_LUT4 I0=lm32_cpu.branch_target_d[5] I1=$abc$32570$n3369_1 I2=$abc$32570$n4349_1 I3=$false O=$abc$32570$n4443
.param LUT_INIT 10100011
.gate SB_LUT4 I0=lm32_cpu.branch_target_d[6] I1=$abc$32570$n3348 I2=$abc$32570$n4349_1 I3=$false O=$abc$32570$n4445
.param LUT_INIT 10100011
.gate SB_LUT4 I0=lm32_cpu.branch_target_d[7] I1=$abc$32570$n3328_1 I2=$abc$32570$n4349_1 I3=$false O=$abc$32570$n4447
.param LUT_INIT 10100011
.gate SB_LUT4 I0=lm32_cpu.branch_target_d[8] I1=$abc$32570$n3305 I2=$abc$32570$n4349_1 I3=$false O=$abc$32570$n4449
.param LUT_INIT 10100011
.gate SB_LUT4 I0=lm32_cpu.branch_target_d[9] I1=$abc$32570$n3285 I2=$abc$32570$n4349_1 I3=$false O=$abc$32570$n4451
.param LUT_INIT 10100011
.gate SB_LUT4 I0=lm32_cpu.branch_target_d[10] I1=$abc$32570$n3264 I2=$abc$32570$n4349_1 I3=$false O=$abc$32570$n4453
.param LUT_INIT 10100011
.gate SB_LUT4 I0=lm32_cpu.branch_target_d[11] I1=$abc$32570$n3243_1 I2=$abc$32570$n4349_1 I3=$false O=$abc$32570$n4455
.param LUT_INIT 10100011
.gate SB_LUT4 I0=lm32_cpu.branch_target_d[12] I1=$abc$32570$n3219 I2=$abc$32570$n4349_1 I3=$false O=$abc$32570$n4457
.param LUT_INIT 10100011
.gate SB_LUT4 I0=lm32_cpu.branch_target_d[13] I1=$abc$32570$n3196_1 I2=$abc$32570$n4349_1 I3=$false O=$abc$32570$n4459
.param LUT_INIT 10100011
.gate SB_LUT4 I0=lm32_cpu.branch_target_d[14] I1=$abc$32570$n3176_1 I2=$abc$32570$n4349_1 I3=$false O=$abc$32570$n4461
.param LUT_INIT 10100011
.gate SB_LUT4 I0=lm32_cpu.branch_target_d[15] I1=$abc$32570$n3155 I2=$abc$32570$n4349_1 I3=$false O=$abc$32570$n4463
.param LUT_INIT 10100011
.gate SB_LUT4 I0=lm32_cpu.branch_target_d[16] I1=$abc$32570$n4848_1 I2=$abc$32570$n4349_1 I3=$false O=$abc$32570$n4465
.param LUT_INIT 10100011
.gate SB_LUT4 I0=lm32_cpu.branch_target_d[17] I1=$abc$32570$n4839_1 I2=$abc$32570$n4349_1 I3=$false O=$abc$32570$n4467
.param LUT_INIT 10100011
.gate SB_LUT4 I0=lm32_cpu.branch_target_d[18] I1=$abc$32570$n4832 I2=$abc$32570$n4349_1 I3=$false O=$abc$32570$n4469
.param LUT_INIT 10100011
.gate SB_LUT4 I0=lm32_cpu.branch_target_d[19] I1=$abc$32570$n4823 I2=$abc$32570$n4349_1 I3=$false O=$abc$32570$n4471
.param LUT_INIT 10100011
.gate SB_LUT4 I0=lm32_cpu.branch_target_d[20] I1=$abc$32570$n4815_1 I2=$abc$32570$n4349_1 I3=$false O=$abc$32570$n4473
.param LUT_INIT 10100011
.gate SB_LUT4 I0=lm32_cpu.branch_target_d[21] I1=$abc$32570$n4808 I2=$abc$32570$n4349_1 I3=$false O=$abc$32570$n4475
.param LUT_INIT 10100011
.gate SB_LUT4 I0=lm32_cpu.branch_target_d[22] I1=$abc$32570$n4801 I2=$abc$32570$n4349_1 I3=$false O=$abc$32570$n4477
.param LUT_INIT 10100011
.gate SB_LUT4 I0=lm32_cpu.branch_target_d[23] I1=$abc$32570$n4792 I2=$abc$32570$n4349_1 I3=$false O=$abc$32570$n4479
.param LUT_INIT 10100011
.gate SB_LUT4 I0=lm32_cpu.branch_target_d[24] I1=$abc$32570$n4782_1 I2=$abc$32570$n4349_1 I3=$false O=$abc$32570$n4481
.param LUT_INIT 10100011
.gate SB_LUT4 I0=lm32_cpu.branch_target_d[25] I1=$abc$32570$n4775_1 I2=$abc$32570$n4349_1 I3=$false O=$abc$32570$n4483
.param LUT_INIT 10100011
.gate SB_LUT4 I0=lm32_cpu.branch_target_d[26] I1=$abc$32570$n4765_1 I2=$abc$32570$n4349_1 I3=$false O=$abc$32570$n4485
.param LUT_INIT 10100011
.gate SB_LUT4 I0=lm32_cpu.branch_target_d[27] I1=$abc$32570$n4756 I2=$abc$32570$n4349_1 I3=$false O=$abc$32570$n4487
.param LUT_INIT 10100011
.gate SB_LUT4 I0=lm32_cpu.branch_target_d[28] I1=$abc$32570$n4747 I2=$abc$32570$n4349_1 I3=$false O=$abc$32570$n4489
.param LUT_INIT 10100011
.gate SB_LUT4 I0=lm32_cpu.branch_target_d[29] I1=$abc$32570$n4740_1 I2=$abc$32570$n4349_1 I3=$false O=$abc$32570$n4491
.param LUT_INIT 10100011
.gate SB_LUT4 I0=lm32_cpu.branch_target_d[30] I1=$abc$32570$n4733_1 I2=$abc$32570$n4349_1 I3=$false O=$abc$32570$n4493
.param LUT_INIT 10101100
.gate SB_LUT4 I0=lm32_cpu.branch_target_d[31] I1=$abc$32570$n4721_1 I2=$abc$32570$n4349_1 I3=$false O=$abc$32570$n4495
.param LUT_INIT 10100011
.gate SB_LUT4 I0=lm32_cpu.operand_1_x[0] I1=lm32_cpu.interrupt_unit.eie I2=$abc$32570$n3919 I3=$abc$32570$n3916 O=$abc$32570$n4770
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=lm32_cpu.operand_1_x[1] I1=lm32_cpu.interrupt_unit.ie I2=$abc$32570$n3919 I3=$false O=$abc$32570$n4771
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$32570$n4384_1 I1=$abc$32570$n4383_1 I2=$abc$32570$n2503_1 I3=$false O=lm32_cpu.instruction_unit.pc_a[2]
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$32570$n4930 I1=lm32_cpu.branch_target_d[2] I2=$abc$32570$n3909_1 I3=$false O=$abc$32570$n4383_1
.param LUT_INIT 11001010
.gate SB_LUT4 I0=lm32_cpu.branch_target_m[2] I1=lm32_cpu.instruction_unit.pc_x[2] I2=$abc$32570$n4385_1 I3=$false O=$abc$32570$n4384_1
.param LUT_INIT 11001010
.gate SB_LUT4 I0=lm32_cpu.exception_m I1=lm32_cpu.condition_met_m I2=lm32_cpu.branch_predict_taken_m I3=lm32_cpu.branch_predict_m O=$abc$32570$n4385_1
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$32570$n4388_1 I1=$abc$32570$n4387_1 I2=$abc$32570$n2503_1 I3=$false O=lm32_cpu.instruction_unit.pc_a[3]
.param LUT_INIT 10101100
.gate SB_LUT4 I0=lm32_cpu.branch_target_d[3] I1=lm32_cpu.instruction_unit.pc_f[2] I2=lm32_cpu.instruction_unit.pc_f[3] I3=$abc$32570$n3909_1 O=$abc$32570$n4387_1
.param LUT_INIT 1010101000111100
.gate SB_LUT4 I0=lm32_cpu.branch_target_m[3] I1=lm32_cpu.instruction_unit.pc_x[3] I2=$abc$32570$n4385_1 I3=$false O=$abc$32570$n4388_1
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$32570$n4391_1 I1=$abc$32570$n4390_1 I2=$abc$32570$n2503_1 I3=$false O=lm32_cpu.instruction_unit.pc_a[4]
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$32570$n4932 I1=lm32_cpu.branch_target_d[4] I2=$abc$32570$n3909_1 I3=$false O=$abc$32570$n4390_1
.param LUT_INIT 11001010
.gate SB_LUT4 I0=lm32_cpu.branch_target_m[4] I1=lm32_cpu.instruction_unit.pc_x[4] I2=$abc$32570$n4385_1 I3=$false O=$abc$32570$n4391_1
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$32570$n4394_1 I1=$abc$32570$n4393_1 I2=$abc$32570$n2503_1 I3=$false O=lm32_cpu.instruction_unit.pc_a[5]
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$32570$n4933 I1=lm32_cpu.branch_target_d[5] I2=$abc$32570$n3909_1 I3=$false O=$abc$32570$n4393_1
.param LUT_INIT 11001010
.gate SB_LUT4 I0=lm32_cpu.branch_target_m[5] I1=lm32_cpu.instruction_unit.pc_x[5] I2=$abc$32570$n4385_1 I3=$false O=$abc$32570$n4394_1
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$32570$n4397_1 I1=$abc$32570$n4396_1 I2=$abc$32570$n2503_1 I3=$false O=lm32_cpu.instruction_unit.pc_a[6]
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$32570$n4934 I1=lm32_cpu.branch_target_d[6] I2=$abc$32570$n3909_1 I3=$false O=$abc$32570$n4396_1
.param LUT_INIT 11001010
.gate SB_LUT4 I0=lm32_cpu.branch_target_m[6] I1=lm32_cpu.instruction_unit.pc_x[6] I2=$abc$32570$n4385_1 I3=$false O=$abc$32570$n4397_1
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$32570$n4400_1 I1=$abc$32570$n4399_1 I2=$abc$32570$n2503_1 I3=$false O=lm32_cpu.instruction_unit.pc_a[7]
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$32570$n4935 I1=lm32_cpu.branch_target_d[7] I2=$abc$32570$n3909_1 I3=$false O=$abc$32570$n4399_1
.param LUT_INIT 11001010
.gate SB_LUT4 I0=lm32_cpu.branch_target_m[7] I1=lm32_cpu.instruction_unit.pc_x[7] I2=$abc$32570$n4385_1 I3=$false O=$abc$32570$n4400_1
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$32570$n4403_1 I1=$abc$32570$n4402_1 I2=$abc$32570$n2503_1 I3=$false O=lm32_cpu.instruction_unit.pc_a[8]
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$32570$n4936 I1=lm32_cpu.branch_target_d[8] I2=$abc$32570$n3909_1 I3=$false O=$abc$32570$n4402_1
.param LUT_INIT 11001010
.gate SB_LUT4 I0=lm32_cpu.branch_target_m[8] I1=lm32_cpu.instruction_unit.pc_x[8] I2=$abc$32570$n4385_1 I3=$false O=$abc$32570$n4403_1
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$32570$n4406_1 I1=$abc$32570$n4405_1 I2=$abc$32570$n2503_1 I3=$false O=lm32_cpu.instruction_unit.pc_a[9]
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$32570$n4937 I1=lm32_cpu.branch_target_d[9] I2=$abc$32570$n3909_1 I3=$false O=$abc$32570$n4405_1
.param LUT_INIT 11001010
.gate SB_LUT4 I0=lm32_cpu.branch_target_m[9] I1=lm32_cpu.instruction_unit.pc_x[9] I2=$abc$32570$n4385_1 I3=$false O=$abc$32570$n4406_1
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$32570$n4409_1 I1=$abc$32570$n4408_1 I2=$abc$32570$n2503_1 I3=$false O=lm32_cpu.instruction_unit.pc_a[10]
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$32570$n4938 I1=lm32_cpu.branch_target_d[10] I2=$abc$32570$n3909_1 I3=$false O=$abc$32570$n4408_1
.param LUT_INIT 11001010
.gate SB_LUT4 I0=lm32_cpu.branch_target_m[10] I1=lm32_cpu.instruction_unit.pc_x[10] I2=$abc$32570$n4385_1 I3=$false O=$abc$32570$n4409_1
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$32570$n4412_1 I1=$abc$32570$n4411_1 I2=$abc$32570$n2503_1 I3=$false O=lm32_cpu.instruction_unit.pc_a[11]
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$32570$n4939 I1=lm32_cpu.branch_target_d[11] I2=$abc$32570$n3909_1 I3=$false O=$abc$32570$n4411_1
.param LUT_INIT 11001010
.gate SB_LUT4 I0=lm32_cpu.branch_target_m[11] I1=lm32_cpu.instruction_unit.pc_x[11] I2=$abc$32570$n4385_1 I3=$false O=$abc$32570$n4412_1
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$32570$n4415_1 I1=$abc$32570$n4414_1 I2=$abc$32570$n2503_1 I3=$false O=lm32_cpu.instruction_unit.pc_a[12]
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$32570$n4940 I1=lm32_cpu.branch_target_d[12] I2=$abc$32570$n3909_1 I3=$false O=$abc$32570$n4414_1
.param LUT_INIT 11001010
.gate SB_LUT4 I0=lm32_cpu.branch_target_m[12] I1=lm32_cpu.instruction_unit.pc_x[12] I2=$abc$32570$n4385_1 I3=$false O=$abc$32570$n4415_1
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$32570$n4418_1 I1=$abc$32570$n4417_1 I2=$abc$32570$n2503_1 I3=$false O=lm32_cpu.instruction_unit.pc_a[13]
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$32570$n4941 I1=lm32_cpu.branch_target_d[13] I2=$abc$32570$n3909_1 I3=$false O=$abc$32570$n4417_1
.param LUT_INIT 11001010
.gate SB_LUT4 I0=lm32_cpu.branch_target_m[13] I1=lm32_cpu.instruction_unit.pc_x[13] I2=$abc$32570$n4385_1 I3=$false O=$abc$32570$n4418_1
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$32570$n4421_1 I1=$abc$32570$n4420_1 I2=$abc$32570$n2503_1 I3=$false O=lm32_cpu.instruction_unit.pc_a[14]
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$32570$n4942 I1=lm32_cpu.branch_target_d[14] I2=$abc$32570$n3909_1 I3=$false O=$abc$32570$n4420_1
.param LUT_INIT 11001010
.gate SB_LUT4 I0=lm32_cpu.branch_target_m[14] I1=lm32_cpu.instruction_unit.pc_x[14] I2=$abc$32570$n4385_1 I3=$false O=$abc$32570$n4421_1
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$32570$n4424_1 I1=$abc$32570$n4423_1 I2=$abc$32570$n2503_1 I3=$false O=lm32_cpu.instruction_unit.pc_a[15]
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$32570$n4943 I1=lm32_cpu.branch_target_d[15] I2=$abc$32570$n3909_1 I3=$false O=$abc$32570$n4423_1
.param LUT_INIT 11001010
.gate SB_LUT4 I0=lm32_cpu.branch_target_m[15] I1=lm32_cpu.instruction_unit.pc_x[15] I2=$abc$32570$n4385_1 I3=$false O=$abc$32570$n4424_1
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$32570$n4427_1 I1=$abc$32570$n4426_1 I2=$abc$32570$n2503_1 I3=$false O=lm32_cpu.instruction_unit.pc_a[16]
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$32570$n4944 I1=lm32_cpu.branch_target_d[16] I2=$abc$32570$n3909_1 I3=$false O=$abc$32570$n4426_1
.param LUT_INIT 11001010
.gate SB_LUT4 I0=lm32_cpu.branch_target_m[16] I1=lm32_cpu.instruction_unit.pc_x[16] I2=$abc$32570$n4385_1 I3=$false O=$abc$32570$n4427_1
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$32570$n4430_1 I1=$abc$32570$n4429_1 I2=$abc$32570$n2503_1 I3=$false O=lm32_cpu.instruction_unit.pc_a[17]
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$32570$n4945 I1=lm32_cpu.branch_target_d[17] I2=$abc$32570$n3909_1 I3=$false O=$abc$32570$n4429_1
.param LUT_INIT 11001010
.gate SB_LUT4 I0=lm32_cpu.branch_target_m[17] I1=lm32_cpu.instruction_unit.pc_x[17] I2=$abc$32570$n4385_1 I3=$false O=$abc$32570$n4430_1
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$32570$n4433_1 I1=$abc$32570$n4432_1 I2=$abc$32570$n2503_1 I3=$false O=lm32_cpu.instruction_unit.pc_a[18]
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$32570$n4946 I1=lm32_cpu.branch_target_d[18] I2=$abc$32570$n3909_1 I3=$false O=$abc$32570$n4432_1
.param LUT_INIT 11001010
.gate SB_LUT4 I0=lm32_cpu.branch_target_m[18] I1=lm32_cpu.instruction_unit.pc_x[18] I2=$abc$32570$n4385_1 I3=$false O=$abc$32570$n4433_1
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$32570$n4436 I1=$abc$32570$n4435_1 I2=$abc$32570$n2503_1 I3=$false O=lm32_cpu.instruction_unit.pc_a[19]
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$32570$n4947 I1=lm32_cpu.branch_target_d[19] I2=$abc$32570$n3909_1 I3=$false O=$abc$32570$n4435_1
.param LUT_INIT 11001010
.gate SB_LUT4 I0=lm32_cpu.branch_target_m[19] I1=lm32_cpu.instruction_unit.pc_x[19] I2=$abc$32570$n4385_1 I3=$false O=$abc$32570$n4436
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$32570$n4439_1 I1=$abc$32570$n4438_1 I2=$abc$32570$n2503_1 I3=$false O=lm32_cpu.instruction_unit.pc_a[20]
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$32570$n4948 I1=lm32_cpu.branch_target_d[20] I2=$abc$32570$n3909_1 I3=$false O=$abc$32570$n4438_1
.param LUT_INIT 11001010
.gate SB_LUT4 I0=lm32_cpu.branch_target_m[20] I1=lm32_cpu.instruction_unit.pc_x[20] I2=$abc$32570$n4385_1 I3=$false O=$abc$32570$n4439_1
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$32570$n4442_1 I1=$abc$32570$n4441_1 I2=$abc$32570$n2503_1 I3=$false O=lm32_cpu.instruction_unit.pc_a[21]
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$32570$n4949 I1=lm32_cpu.branch_target_d[21] I2=$abc$32570$n3909_1 I3=$false O=$abc$32570$n4441_1
.param LUT_INIT 11001010
.gate SB_LUT4 I0=lm32_cpu.branch_target_m[21] I1=lm32_cpu.instruction_unit.pc_x[21] I2=$abc$32570$n4385_1 I3=$false O=$abc$32570$n4442_1
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$32570$n4445_1 I1=$abc$32570$n4444_1 I2=$abc$32570$n2503_1 I3=$false O=lm32_cpu.instruction_unit.pc_a[22]
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$32570$n4950 I1=lm32_cpu.branch_target_d[22] I2=$abc$32570$n3909_1 I3=$false O=$abc$32570$n4444_1
.param LUT_INIT 11001010
.gate SB_LUT4 I0=lm32_cpu.branch_target_m[22] I1=lm32_cpu.instruction_unit.pc_x[22] I2=$abc$32570$n4385_1 I3=$false O=$abc$32570$n4445_1
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$32570$n4448_1 I1=$abc$32570$n4447_1 I2=$abc$32570$n2503_1 I3=$false O=lm32_cpu.instruction_unit.pc_a[23]
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$32570$n4951 I1=lm32_cpu.branch_target_d[23] I2=$abc$32570$n3909_1 I3=$false O=$abc$32570$n4447_1
.param LUT_INIT 11001010
.gate SB_LUT4 I0=lm32_cpu.branch_target_m[23] I1=lm32_cpu.instruction_unit.pc_x[23] I2=$abc$32570$n4385_1 I3=$false O=$abc$32570$n4448_1
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$32570$n4451_1 I1=$abc$32570$n4450_1 I2=$abc$32570$n2503_1 I3=$false O=lm32_cpu.instruction_unit.pc_a[24]
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$32570$n4952 I1=lm32_cpu.branch_target_d[24] I2=$abc$32570$n3909_1 I3=$false O=$abc$32570$n4450_1
.param LUT_INIT 11001010
.gate SB_LUT4 I0=lm32_cpu.branch_target_m[24] I1=lm32_cpu.instruction_unit.pc_x[24] I2=$abc$32570$n4385_1 I3=$false O=$abc$32570$n4451_1
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$32570$n4454_1 I1=$abc$32570$n4453_1 I2=$abc$32570$n2503_1 I3=$false O=lm32_cpu.instruction_unit.pc_a[25]
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$32570$n4953 I1=lm32_cpu.branch_target_d[25] I2=$abc$32570$n3909_1 I3=$false O=$abc$32570$n4453_1
.param LUT_INIT 11001010
.gate SB_LUT4 I0=lm32_cpu.branch_target_m[25] I1=lm32_cpu.instruction_unit.pc_x[25] I2=$abc$32570$n4385_1 I3=$false O=$abc$32570$n4454_1
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$32570$n4457_1 I1=$abc$32570$n4456_1 I2=$abc$32570$n2503_1 I3=$false O=lm32_cpu.instruction_unit.pc_a[26]
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$32570$n4954 I1=lm32_cpu.branch_target_d[26] I2=$abc$32570$n3909_1 I3=$false O=$abc$32570$n4456_1
.param LUT_INIT 11001010
.gate SB_LUT4 I0=lm32_cpu.branch_target_m[26] I1=lm32_cpu.instruction_unit.pc_x[26] I2=$abc$32570$n4385_1 I3=$false O=$abc$32570$n4457_1
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$32570$n4460_1 I1=$abc$32570$n4459_1 I2=$abc$32570$n2503_1 I3=$false O=lm32_cpu.instruction_unit.pc_a[27]
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$32570$n4955 I1=lm32_cpu.branch_target_d[27] I2=$abc$32570$n3909_1 I3=$false O=$abc$32570$n4459_1
.param LUT_INIT 11001010
.gate SB_LUT4 I0=lm32_cpu.branch_target_m[27] I1=lm32_cpu.instruction_unit.pc_x[27] I2=$abc$32570$n4385_1 I3=$false O=$abc$32570$n4460_1
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$32570$n4463_1 I1=$abc$32570$n4462_1 I2=$abc$32570$n2503_1 I3=$false O=lm32_cpu.instruction_unit.pc_a[28]
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$32570$n4956 I1=lm32_cpu.branch_target_d[28] I2=$abc$32570$n3909_1 I3=$false O=$abc$32570$n4462_1
.param LUT_INIT 11001010
.gate SB_LUT4 I0=lm32_cpu.branch_target_m[28] I1=lm32_cpu.instruction_unit.pc_x[28] I2=$abc$32570$n4385_1 I3=$false O=$abc$32570$n4463_1
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$32570$n4466_1 I1=$abc$32570$n4465_1 I2=$abc$32570$n2503_1 I3=$false O=lm32_cpu.instruction_unit.pc_a[29]
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$32570$n4957 I1=lm32_cpu.branch_target_d[29] I2=$abc$32570$n3909_1 I3=$false O=$abc$32570$n4465_1
.param LUT_INIT 11001010
.gate SB_LUT4 I0=lm32_cpu.branch_target_m[29] I1=lm32_cpu.instruction_unit.pc_x[29] I2=$abc$32570$n4385_1 I3=$false O=$abc$32570$n4466_1
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$32570$n4469_1 I1=$abc$32570$n4468_1 I2=$abc$32570$n2503_1 I3=$false O=lm32_cpu.instruction_unit.pc_a[30]
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$32570$n4958 I1=lm32_cpu.branch_target_d[30] I2=$abc$32570$n3909_1 I3=$false O=$abc$32570$n4468_1
.param LUT_INIT 11001010
.gate SB_LUT4 I0=lm32_cpu.branch_target_m[30] I1=lm32_cpu.instruction_unit.pc_x[30] I2=$abc$32570$n4385_1 I3=$false O=$abc$32570$n4469_1
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$32570$n4472_1 I1=$abc$32570$n4471_1 I2=$abc$32570$n2503_1 I3=$false O=lm32_cpu.instruction_unit.pc_a[31]
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$32570$n4959 I1=lm32_cpu.branch_target_d[31] I2=$abc$32570$n3909_1 I3=$false O=$abc$32570$n4471_1
.param LUT_INIT 11001010
.gate SB_LUT4 I0=lm32_cpu.branch_target_m[31] I1=lm32_cpu.instruction_unit.pc_x[31] I2=$abc$32570$n4385_1 I3=$false O=$abc$32570$n4472_1
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$32570$n3925 I1=lm32_cpu.instruction_unit.i_cyc_o I2=$abc$32570$n2461_1 I3=$false O=$abc$32570$n4961
.param LUT_INIT 11110100
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.instruction_d[16] I1=lm32_cpu.instruction_unit.wb_data_f[16] I2=$abc$32570$n2461_1 I3=$false O=$abc$32570$n4962
.param LUT_INIT 11001010
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.instruction_d[17] I1=lm32_cpu.instruction_unit.wb_data_f[17] I2=$abc$32570$n2461_1 I3=$false O=$abc$32570$n4964
.param LUT_INIT 11001010
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.instruction_d[18] I1=lm32_cpu.instruction_unit.wb_data_f[18] I2=$abc$32570$n2461_1 I3=$false O=$abc$32570$n4966
.param LUT_INIT 11001010
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.instruction_d[19] I1=lm32_cpu.instruction_unit.wb_data_f[19] I2=$abc$32570$n2461_1 I3=$false O=$abc$32570$n4968
.param LUT_INIT 11001010
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.instruction_d[21] I1=lm32_cpu.instruction_unit.wb_data_f[21] I2=$abc$32570$n2461_1 I3=$false O=$abc$32570$n4972
.param LUT_INIT 11001010
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.instruction_d[23] I1=lm32_cpu.instruction_unit.wb_data_f[23] I2=$abc$32570$n2461_1 I3=$false O=$abc$32570$n4976
.param LUT_INIT 11001010
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.instruction_d[24] I1=lm32_cpu.instruction_unit.wb_data_f[24] I2=$abc$32570$n2461_1 I3=$false O=$abc$32570$n4978
.param LUT_INIT 11001010
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.instruction_d[25] I1=lm32_cpu.instruction_unit.wb_data_f[25] I2=$abc$32570$n2461_1 I3=$false O=$abc$32570$n4980
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$32570$n3507_1 I1=$abc$32570$n3509_1 I2=$abc$32570$n3798_1 I3=$abc$32570$n4483_1 O=lm32_cpu.x_result_sel_mc_arith_d
.param LUT_INIT 1111111011111111
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.instruction_d[30] I1=$abc$32570$n2833 I2=$abc$32570$n2485_1 I3=$abc$32570$n3799_1 O=$abc$32570$n4483_1
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=$abc$32570$n4486_1 I1=$abc$32570$n4485_1 I2=lm32_cpu.instruction_unit.instruction_d[30] I3=lm32_cpu.decoder.select_call_immediate O=lm32_cpu.x_result_sel_sext_d
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.instruction_d[29] I1=$abc$32570$n2497_1 I2=lm32_cpu.decoder.sign_extend I3=$false O=$abc$32570$n4485_1
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$32570$n2484 I1=lm32_cpu.instruction_unit.instruction_d[29] I2=lm32_cpu.decoder.sign_extend I3=$false O=$abc$32570$n4486_1
.param LUT_INIT 10000000
.gate SB_LUT4 I0=lm32_cpu.x_result_sel_mc_arith_d I1=lm32_cpu.x_result_sel_sext_d I2=$abc$32570$n3502_1 I3=$abc$32570$n4488_1 O=lm32_cpu.x_result_sel_add_d
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=lm32_cpu.decoder.op_rcsr I1=$abc$32570$n3522_1 I2=$false I3=$false O=$abc$32570$n4488_1
.param LUT_INIT 0001
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.instruction_d[15] I1=lm32_cpu.instruction_unit.instruction_d[16] I2=lm32_cpu.decoder.select_call_immediate I3=$false O=lm32_cpu.branch_offset_d[18]
.param LUT_INIT 11001010
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.instruction_d[15] I1=lm32_cpu.instruction_unit.instruction_d[17] I2=lm32_cpu.decoder.select_call_immediate I3=$false O=lm32_cpu.branch_offset_d[19]
.param LUT_INIT 11001010
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.instruction_d[15] I1=lm32_cpu.instruction_unit.instruction_d[18] I2=lm32_cpu.decoder.select_call_immediate I3=$false O=lm32_cpu.branch_offset_d[20]
.param LUT_INIT 11001010
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.instruction_d[15] I1=lm32_cpu.instruction_unit.instruction_d[19] I2=lm32_cpu.decoder.select_call_immediate I3=$false O=lm32_cpu.branch_offset_d[21]
.param LUT_INIT 11001010
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.instruction_d[15] I1=lm32_cpu.instruction_unit.instruction_d[20] I2=lm32_cpu.decoder.select_call_immediate I3=$false O=lm32_cpu.branch_offset_d[22]
.param LUT_INIT 11001010
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.instruction_d[15] I1=lm32_cpu.instruction_unit.instruction_d[21] I2=lm32_cpu.decoder.select_call_immediate I3=$false O=lm32_cpu.branch_offset_d[23]
.param LUT_INIT 11001010
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.instruction_d[15] I1=lm32_cpu.instruction_unit.instruction_d[22] I2=lm32_cpu.decoder.select_call_immediate I3=$false O=lm32_cpu.branch_offset_d[24]
.param LUT_INIT 11001010
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.instruction_d[15] I1=lm32_cpu.instruction_unit.instruction_d[23] I2=lm32_cpu.decoder.select_call_immediate I3=$false O=lm32_cpu.branch_offset_d[25]
.param LUT_INIT 11001010
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.instruction_d[15] I1=lm32_cpu.instruction_unit.instruction_d[24] I2=lm32_cpu.decoder.select_call_immediate I3=$false O=lm32_cpu.branch_offset_d[26]
.param LUT_INIT 11001010
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.instruction_d[15] I1=lm32_cpu.instruction_unit.instruction_d[25] I2=lm32_cpu.decoder.select_call_immediate I3=$false O=lm32_cpu.branch_offset_d[31]
.param LUT_INIT 11001010
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.instruction_d[16] I1=lm32_cpu.instruction_unit.instruction_d[11] I2=$abc$32570$n2832_1 I3=lm32_cpu.decoder.select_call_immediate O=lm32_cpu.write_idx_d[0]
.param LUT_INIT 1111110011111010
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.instruction_d[17] I1=lm32_cpu.instruction_unit.instruction_d[12] I2=$abc$32570$n2832_1 I3=lm32_cpu.decoder.select_call_immediate O=lm32_cpu.write_idx_d[1]
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.instruction_d[18] I1=lm32_cpu.instruction_unit.instruction_d[13] I2=$abc$32570$n2832_1 I3=lm32_cpu.decoder.select_call_immediate O=lm32_cpu.write_idx_d[2]
.param LUT_INIT 1111110011111010
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.instruction_d[19] I1=lm32_cpu.instruction_unit.instruction_d[14] I2=$abc$32570$n2832_1 I3=lm32_cpu.decoder.select_call_immediate O=lm32_cpu.write_idx_d[3]
.param LUT_INIT 1111110011111010
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.instruction_d[20] I1=lm32_cpu.instruction_unit.instruction_d[15] I2=$abc$32570$n2832_1 I3=lm32_cpu.decoder.select_call_immediate O=lm32_cpu.write_idx_d[4]
.param LUT_INIT 1111110011111010
.gate SB_LUT4 I0=lm32_cpu.decoder.cmp I1=$abc$32570$n4506_1 I2=$abc$32570$n3496_1 I3=$false O=$abc$32570$n5208
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$32570$n3499_1 I1=lm32_cpu.instruction_unit.instruction_d[30] I2=lm32_cpu.instruction_unit.instruction_d[29] I3=$false O=lm32_cpu.decoder.cmp
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$32570$n2485_1 I1=$abc$32570$n2488 I2=$abc$32570$n2833 I3=$false O=$abc$32570$n4506_1
.param LUT_INIT 10000000
.gate SB_LUT4 I0=lm32_cpu.decoder.store I1=lm32_cpu.csr_write_enable_d I2=$abc$32570$n2496 I3=$abc$32570$n3496_1 O=lm32_cpu.write_enable_d
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$32570$n4350_1 I1=$abc$32570$n4509_1 I2=lm32_cpu.decoder.select_call_immediate I3=lm32_cpu.instruction_unit.instruction_d[30] O=lm32_cpu.decoder.store
.param LUT_INIT 0000101000000011
.gate SB_LUT4 I0=$abc$32570$n2497_1 I1=$abc$32570$n2485_1 I2=$abc$32570$n4486_1 I3=$false O=$abc$32570$n4509_1
.param LUT_INIT 00000111
.gate SB_LUT4 I0=lm32_cpu.operand_1_x[0] I1=lm32_cpu.operand_0_x[0] I2=lm32_cpu.adder_op_x I3=$false O=$abc$32570$n5379
.param LUT_INIT 11010100
.gate SB_LUT4 I0=lm32_cpu.operand_0_x[2] I1=lm32_cpu.operand_1_x[2] I2=$false I3=$false O=$abc$32570$n5383
.param LUT_INIT 1011
.gate SB_LUT4 I0=lm32_cpu.operand_0_x[3] I1=lm32_cpu.operand_1_x[3] I2=$false I3=$false O=$abc$32570$n5385
.param LUT_INIT 1011
.gate SB_LUT4 I0=lm32_cpu.operand_0_x[4] I1=lm32_cpu.operand_1_x[4] I2=$false I3=$false O=$abc$32570$n5387
.param LUT_INIT 1011
.gate SB_LUT4 I0=lm32_cpu.operand_0_x[5] I1=lm32_cpu.operand_1_x[5] I2=$false I3=$false O=$abc$32570$n5389
.param LUT_INIT 1011
.gate SB_LUT4 I0=lm32_cpu.operand_0_x[6] I1=lm32_cpu.operand_1_x[6] I2=$false I3=$false O=$abc$32570$n5391
.param LUT_INIT 1011
.gate SB_LUT4 I0=lm32_cpu.operand_0_x[7] I1=lm32_cpu.operand_1_x[7] I2=$false I3=$false O=$abc$32570$n5393
.param LUT_INIT 1011
.gate SB_LUT4 I0=lm32_cpu.operand_0_x[8] I1=lm32_cpu.operand_1_x[8] I2=$false I3=$false O=$abc$32570$n5395
.param LUT_INIT 1011
.gate SB_LUT4 I0=lm32_cpu.operand_0_x[9] I1=lm32_cpu.operand_1_x[9] I2=$false I3=$false O=$abc$32570$n5397
.param LUT_INIT 1011
.gate SB_LUT4 I0=lm32_cpu.operand_0_x[10] I1=lm32_cpu.operand_1_x[10] I2=$false I3=$false O=$abc$32570$n5399
.param LUT_INIT 1011
.gate SB_LUT4 I0=lm32_cpu.operand_0_x[11] I1=lm32_cpu.operand_1_x[11] I2=$false I3=$false O=$abc$32570$n5401
.param LUT_INIT 1011
.gate SB_LUT4 I0=lm32_cpu.operand_0_x[12] I1=lm32_cpu.operand_1_x[12] I2=$false I3=$false O=$abc$32570$n5403
.param LUT_INIT 1011
.gate SB_LUT4 I0=lm32_cpu.operand_0_x[13] I1=lm32_cpu.operand_1_x[13] I2=$false I3=$false O=$abc$32570$n5405
.param LUT_INIT 1011
.gate SB_LUT4 I0=lm32_cpu.operand_0_x[14] I1=lm32_cpu.operand_1_x[14] I2=$false I3=$false O=$abc$32570$n5407
.param LUT_INIT 1011
.gate SB_LUT4 I0=lm32_cpu.operand_0_x[15] I1=lm32_cpu.operand_1_x[15] I2=$false I3=$false O=$abc$32570$n5409
.param LUT_INIT 1011
.gate SB_LUT4 I0=lm32_cpu.operand_0_x[16] I1=lm32_cpu.operand_1_x[16] I2=$false I3=$false O=$abc$32570$n5411
.param LUT_INIT 1011
.gate SB_LUT4 I0=lm32_cpu.operand_0_x[17] I1=lm32_cpu.operand_1_x[17] I2=$false I3=$false O=$abc$32570$n5413
.param LUT_INIT 1011
.gate SB_LUT4 I0=lm32_cpu.operand_0_x[18] I1=lm32_cpu.operand_1_x[18] I2=$false I3=$false O=$abc$32570$n5415
.param LUT_INIT 1011
.gate SB_LUT4 I0=lm32_cpu.operand_0_x[19] I1=lm32_cpu.operand_1_x[19] I2=$false I3=$false O=$abc$32570$n5417
.param LUT_INIT 1011
.gate SB_LUT4 I0=lm32_cpu.operand_0_x[20] I1=lm32_cpu.operand_1_x[20] I2=$false I3=$false O=$abc$32570$n5419
.param LUT_INIT 1011
.gate SB_LUT4 I0=lm32_cpu.operand_0_x[21] I1=lm32_cpu.operand_1_x[21] I2=$false I3=$false O=$abc$32570$n5421
.param LUT_INIT 1011
.gate SB_LUT4 I0=lm32_cpu.operand_0_x[22] I1=lm32_cpu.operand_1_x[22] I2=$false I3=$false O=$abc$32570$n5423
.param LUT_INIT 1011
.gate SB_LUT4 I0=lm32_cpu.operand_0_x[23] I1=lm32_cpu.operand_1_x[23] I2=$false I3=$false O=$abc$32570$n5425
.param LUT_INIT 1011
.gate SB_LUT4 I0=lm32_cpu.operand_0_x[24] I1=lm32_cpu.operand_1_x[24] I2=$false I3=$false O=$abc$32570$n5427
.param LUT_INIT 1011
.gate SB_LUT4 I0=lm32_cpu.operand_0_x[25] I1=lm32_cpu.operand_1_x[25] I2=$false I3=$false O=$abc$32570$n5429
.param LUT_INIT 1011
.gate SB_LUT4 I0=lm32_cpu.operand_0_x[26] I1=lm32_cpu.operand_1_x[26] I2=$false I3=$false O=$abc$32570$n5431
.param LUT_INIT 1011
.gate SB_LUT4 I0=lm32_cpu.operand_0_x[27] I1=lm32_cpu.operand_1_x[27] I2=$false I3=$false O=$abc$32570$n5433
.param LUT_INIT 1011
.gate SB_LUT4 I0=lm32_cpu.operand_0_x[28] I1=lm32_cpu.operand_1_x[28] I2=$false I3=$false O=$abc$32570$n5435
.param LUT_INIT 1011
.gate SB_LUT4 I0=lm32_cpu.operand_0_x[29] I1=lm32_cpu.operand_1_x[29] I2=$false I3=$false O=$abc$32570$n5437
.param LUT_INIT 1011
.gate SB_LUT4 I0=lm32_cpu.operand_0_x[30] I1=lm32_cpu.operand_1_x[30] I2=$false I3=$false O=$abc$32570$n5439
.param LUT_INIT 1011
.gate SB_LUT4 I0=lm32_cpu.adder.a_sign I1=lm32_cpu.adder.b_sign I2=$false I3=$false O=$abc$32570$n5441
.param LUT_INIT 1011
.gate SB_LUT4 I0=lm32_cpu.operand_1_x[0] I1=lm32_cpu.operand_0_x[0] I2=lm32_cpu.adder_op_x I3=$false O=$abc$32570$n5443
.param LUT_INIT 01101001
.gate SB_LUT4 I0=$abc$32570$n4543_1 I1=lm32_cpu.load_store_unit.d_sel_o[0] I2=$false I3=$false O=sram_we[0]
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$32570$n4544_1 I1=grant I2=lm32_cpu.load_store_unit.d_we_o I3=$false O=$abc$32570$n4543_1
.param LUT_INIT 10000000
.gate SB_LUT4 I0=slave_sel[1] I1=$abc$32570$n3859_1 I2=$false I3=$false O=$abc$32570$n4544_1
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$32570$n4543_1 I1=lm32_cpu.load_store_unit.d_sel_o[1] I2=$false I3=$false O=sram_we[1]
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$32570$n4543_1 I1=lm32_cpu.load_store_unit.d_sel_o[2] I2=$false I3=$false O=sram_we[2]
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$32570$n4543_1 I1=lm32_cpu.load_store_unit.d_sel_o[3] I2=$false I3=$false O=sram_we[3]
.param LUT_INIT 1000
.gate SB_LUT4 I0=slave_sel_r[0] I1=rom_bus_dat_r[8] I2=$abc$32570$n4549_1 I3=$false O=lm32_cpu.instruction_unit.i_dat_i[8]
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$32570$n2770 I1=$abc$32570$n2769 I2=$abc$32570$n2771 I3=slave_sel_r[1] O=$abc$32570$n4549_1
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=slave_sel_r[0] I1=rom_bus_dat_r[9] I2=$abc$32570$n4551_1 I3=$false O=lm32_cpu.instruction_unit.i_dat_i[9]
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$32570$n2773 I1=$abc$32570$n2774 I2=$abc$32570$n2771 I3=slave_sel_r[1] O=$abc$32570$n4551_1
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=slave_sel_r[0] I1=rom_bus_dat_r[10] I2=$abc$32570$n4553_1 I3=$false O=lm32_cpu.instruction_unit.i_dat_i[10]
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$32570$n2776 I1=$abc$32570$n2777 I2=$abc$32570$n2771 I3=slave_sel_r[1] O=$abc$32570$n4553_1
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=slave_sel_r[0] I1=rom_bus_dat_r[11] I2=$abc$32570$n4555_1 I3=$false O=lm32_cpu.instruction_unit.i_dat_i[11]
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$32570$n2779 I1=$abc$32570$n2780 I2=$abc$32570$n2771 I3=slave_sel_r[1] O=$abc$32570$n4555_1
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=slave_sel_r[0] I1=rom_bus_dat_r[12] I2=$abc$32570$n4557_1 I3=$false O=lm32_cpu.instruction_unit.i_dat_i[12]
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$32570$n2825 I1=$abc$32570$n2826 I2=$abc$32570$n2771 I3=slave_sel_r[1] O=$abc$32570$n4557_1
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=slave_sel_r[0] I1=rom_bus_dat_r[13] I2=$abc$32570$n4559_1 I3=$false O=lm32_cpu.instruction_unit.i_dat_i[13]
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$32570$n2828 I1=$abc$32570$n2829 I2=$abc$32570$n2771 I3=slave_sel_r[1] O=$abc$32570$n4559_1
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=slave_sel_r[0] I1=rom_bus_dat_r[14] I2=$abc$32570$n4561_1 I3=$false O=lm32_cpu.instruction_unit.i_dat_i[14]
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$32570$n2831 I1=$abc$32570$n2832 I2=$abc$32570$n2771 I3=slave_sel_r[1] O=$abc$32570$n4561_1
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=slave_sel_r[0] I1=rom_bus_dat_r[15] I2=$abc$32570$n4563_1 I3=$false O=lm32_cpu.instruction_unit.i_dat_i[15]
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$32570$n2834 I1=$abc$32570$n2835 I2=$abc$32570$n2771 I3=slave_sel_r[1] O=$abc$32570$n4563_1
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=slave_sel_r[0] I1=rom_bus_dat_r[16] I2=$abc$32570$n4565_1 I3=$false O=lm32_cpu.instruction_unit.i_dat_i[16]
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$32570$n5094 I1=$abc$32570$n5095 I2=$abc$32570$n4498 I3=slave_sel_r[1] O=$abc$32570$n4565_1
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=slave_sel_r[0] I1=rom_bus_dat_r[17] I2=$abc$32570$n4567_1 I3=$false O=lm32_cpu.instruction_unit.i_dat_i[17]
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$32570$n5097 I1=$abc$32570$n5098 I2=$abc$32570$n4498 I3=slave_sel_r[1] O=$abc$32570$n4567_1
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=slave_sel_r[0] I1=rom_bus_dat_r[18] I2=$abc$32570$n4569_1 I3=$false O=lm32_cpu.instruction_unit.i_dat_i[18]
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$32570$n5100 I1=$abc$32570$n5101 I2=$abc$32570$n4498 I3=slave_sel_r[1] O=$abc$32570$n4569_1
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=slave_sel_r[0] I1=rom_bus_dat_r[19] I2=$abc$32570$n4571_1 I3=$false O=lm32_cpu.instruction_unit.i_dat_i[19]
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$32570$n5103 I1=$abc$32570$n5104 I2=$abc$32570$n4498 I3=slave_sel_r[1] O=$abc$32570$n4571_1
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=slave_sel_r[0] I1=rom_bus_dat_r[20] I2=$abc$32570$n4573 I3=$false O=lm32_cpu.instruction_unit.i_dat_i[20]
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$32570$n4497 I1=$abc$32570$n4496 I2=$abc$32570$n4498 I3=slave_sel_r[1] O=$abc$32570$n4573
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=slave_sel_r[0] I1=rom_bus_dat_r[21] I2=$abc$32570$n4575 I3=$false O=lm32_cpu.instruction_unit.i_dat_i[21]
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$32570$n4500 I1=$abc$32570$n4501 I2=$abc$32570$n4498 I3=slave_sel_r[1] O=$abc$32570$n4575
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=slave_sel_r[0] I1=rom_bus_dat_r[22] I2=$abc$32570$n4577 I3=$false O=lm32_cpu.instruction_unit.i_dat_i[22]
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$32570$n4503 I1=$abc$32570$n4504 I2=$abc$32570$n4498 I3=slave_sel_r[1] O=$abc$32570$n4577
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=slave_sel_r[0] I1=rom_bus_dat_r[23] I2=$abc$32570$n4579 I3=$false O=lm32_cpu.instruction_unit.i_dat_i[23]
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$32570$n4506 I1=$abc$32570$n4507 I2=$abc$32570$n4498 I3=slave_sel_r[1] O=$abc$32570$n4579
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=slave_sel_r[0] I1=rom_bus_dat_r[24] I2=$abc$32570$n4581 I3=$false O=lm32_cpu.instruction_unit.i_dat_i[24]
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$32570$n3398 I1=$abc$32570$n3399 I2=$abc$32570$n3379 I3=slave_sel_r[1] O=$abc$32570$n4581
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=slave_sel_r[0] I1=rom_bus_dat_r[25] I2=$abc$32570$n4583 I3=$false O=lm32_cpu.instruction_unit.i_dat_i[25]
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$32570$n3401 I1=$abc$32570$n3402 I2=$abc$32570$n3379 I3=slave_sel_r[1] O=$abc$32570$n4583
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=slave_sel_r[0] I1=rom_bus_dat_r[26] I2=$abc$32570$n4585 I3=$false O=lm32_cpu.instruction_unit.i_dat_i[26]
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$32570$n3404 I1=$abc$32570$n3405 I2=$abc$32570$n3379 I3=slave_sel_r[1] O=$abc$32570$n4585
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=slave_sel_r[0] I1=rom_bus_dat_r[27] I2=$abc$32570$n4587 I3=$false O=lm32_cpu.instruction_unit.i_dat_i[27]
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$32570$n3407 I1=$abc$32570$n3408 I2=$abc$32570$n3379 I3=slave_sel_r[1] O=$abc$32570$n4587
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=slave_sel_r[0] I1=rom_bus_dat_r[28] I2=$abc$32570$n4589 I3=$false O=lm32_cpu.instruction_unit.i_dat_i[28]
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$32570$n3378 I1=$abc$32570$n3377 I2=$abc$32570$n3379 I3=slave_sel_r[1] O=$abc$32570$n4589
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=slave_sel_r[0] I1=rom_bus_dat_r[29] I2=$abc$32570$n4591 I3=$false O=lm32_cpu.instruction_unit.i_dat_i[29]
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$32570$n3381 I1=$abc$32570$n3382 I2=$abc$32570$n3379 I3=slave_sel_r[1] O=$abc$32570$n4591
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=slave_sel_r[0] I1=rom_bus_dat_r[30] I2=$abc$32570$n4593 I3=$false O=lm32_cpu.instruction_unit.i_dat_i[30]
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$32570$n3384 I1=$abc$32570$n3385 I2=$abc$32570$n3379 I3=slave_sel_r[1] O=$abc$32570$n4593
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=slave_sel_r[0] I1=rom_bus_dat_r[31] I2=$abc$32570$n4595 I3=$false O=lm32_cpu.instruction_unit.i_dat_i[31]
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$32570$n3387 I1=$abc$32570$n3388 I2=$abc$32570$n3379 I3=slave_sel_r[1] O=$abc$32570$n4595
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$32570$n4597 I1=$abc$32570$n4598 I2=$false I3=$false O=lm32_cpu.instruction_unit.i_dat_i[0]
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$32570$n4180 I1=$abc$32570$n4181 I2=$abc$32570$n2340 I3=slave_sel_r[1] O=$abc$32570$n4597
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=slave_sel_r[2] I1=bus_wishbone_dat_r[0] I2=slave_sel_r[0] I3=rom_bus_dat_r[0] O=$abc$32570$n4598
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$32570$n4600 I1=$abc$32570$n4601 I2=$false I3=$false O=lm32_cpu.instruction_unit.i_dat_i[1]
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$32570$n4183 I1=$abc$32570$n4184 I2=$abc$32570$n2340 I3=slave_sel_r[1] O=$abc$32570$n4600
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=slave_sel_r[2] I1=bus_wishbone_dat_r[1] I2=slave_sel_r[0] I3=rom_bus_dat_r[1] O=$abc$32570$n4601
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$32570$n4603 I1=$abc$32570$n4604 I2=$false I3=$false O=lm32_cpu.instruction_unit.i_dat_i[2]
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$32570$n4186 I1=$abc$32570$n4187 I2=$abc$32570$n2340 I3=slave_sel_r[1] O=$abc$32570$n4603
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=slave_sel_r[2] I1=bus_wishbone_dat_r[2] I2=slave_sel_r[0] I3=rom_bus_dat_r[2] O=$abc$32570$n4604
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$32570$n4606 I1=$abc$32570$n4607_1 I2=$false I3=$false O=lm32_cpu.instruction_unit.i_dat_i[3]
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$32570$n4189 I1=$abc$32570$n4190 I2=$abc$32570$n2340 I3=slave_sel_r[1] O=$abc$32570$n4606
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=slave_sel_r[2] I1=bus_wishbone_dat_r[3] I2=slave_sel_r[0] I3=rom_bus_dat_r[3] O=$abc$32570$n4607_1
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$32570$n4609 I1=$abc$32570$n4610 I2=$false I3=$false O=lm32_cpu.instruction_unit.i_dat_i[4]
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$32570$n2339 I1=$abc$32570$n2338 I2=$abc$32570$n2340 I3=slave_sel_r[1] O=$abc$32570$n4609
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=slave_sel_r[2] I1=bus_wishbone_dat_r[4] I2=slave_sel_r[0] I3=rom_bus_dat_r[4] O=$abc$32570$n4610
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$32570$n4612 I1=$abc$32570$n4613 I2=$false I3=$false O=lm32_cpu.instruction_unit.i_dat_i[5]
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$32570$n2342 I1=$abc$32570$n2343 I2=$abc$32570$n2340 I3=slave_sel_r[1] O=$abc$32570$n4612
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=slave_sel_r[2] I1=bus_wishbone_dat_r[5] I2=slave_sel_r[0] I3=rom_bus_dat_r[5] O=$abc$32570$n4613
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$32570$n4615 I1=$abc$32570$n4616 I2=$false I3=$false O=lm32_cpu.instruction_unit.i_dat_i[6]
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$32570$n2345 I1=$abc$32570$n2346 I2=$abc$32570$n2340 I3=slave_sel_r[1] O=$abc$32570$n4615
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=slave_sel_r[2] I1=bus_wishbone_dat_r[6] I2=slave_sel_r[0] I3=rom_bus_dat_r[6] O=$abc$32570$n4616
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$32570$n4618 I1=$abc$32570$n4619 I2=$false I3=$false O=lm32_cpu.instruction_unit.i_dat_i[7]
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$32570$n2348 I1=$abc$32570$n2349 I2=$abc$32570$n2340 I3=slave_sel_r[1] O=$abc$32570$n4618
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=slave_sel_r[2] I1=bus_wishbone_dat_r[7] I2=slave_sel_r[0] I3=rom_bus_dat_r[7] O=$abc$32570$n4619
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=interface0_bank_bus_dat_r[0] I1=interface1_bank_bus_dat_r[0] I2=$false I3=$false O=interface_dat_r[0]
.param LUT_INIT 1110
.gate SB_LUT4 I0=interface0_bank_bus_dat_r[1] I1=interface1_bank_bus_dat_r[1] I2=$false I3=$false O=interface_dat_r[1]
.param LUT_INIT 1110
.gate SB_LUT4 I0=interface0_bank_bus_dat_r[2] I1=interface1_bank_bus_dat_r[2] I2=$false I3=$false O=interface_dat_r[2]
.param LUT_INIT 1110
.gate SB_LUT4 I0=interface0_bank_bus_dat_r[3] I1=interface1_bank_bus_dat_r[3] I2=$false I3=$false O=interface_dat_r[3]
.param LUT_INIT 1110
.gate SB_LUT4 I0=interface0_bank_bus_dat_r[4] I1=interface1_bank_bus_dat_r[4] I2=$false I3=$false O=interface_dat_r[4]
.param LUT_INIT 1110
.gate SB_LUT4 I0=interface0_bank_bus_dat_r[5] I1=interface1_bank_bus_dat_r[5] I2=$false I3=$false O=interface_dat_r[5]
.param LUT_INIT 1110
.gate SB_LUT4 I0=interface0_bank_bus_dat_r[6] I1=interface1_bank_bus_dat_r[6] I2=$false I3=$false O=interface_dat_r[6]
.param LUT_INIT 1110
.gate SB_LUT4 I0=interface0_bank_bus_dat_r[7] I1=interface1_bank_bus_dat_r[7] I2=$false I3=$false O=interface_dat_r[7]
.param LUT_INIT 1110
.gate SB_LUT4 I0=rom_bus_ack I1=$abc$32570$n3859_1 I2=slave_sel[0] I3=$false O=$abc$32570$n5706
.param LUT_INIT 01000000
.gate SB_LUT4 I0=sram_bus_ack I1=$abc$32570$n4544_1 I2=$false I3=$false O=$abc$32570$n5707
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$32570$n2832_1 I1=$abc$32570$n3496_1 I2=$false I3=$false O=lm32_cpu.branch_d
.param LUT_INIT 1011
.gate SB_LUT4 I0=lm32_cpu.x_result_sel_add_d I1=$abc$32570$n4632 I2=$false I3=$false O=lm32_cpu.decoder.x_bypass_enable
.param LUT_INIT 0111
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.instruction_d[27] I1=lm32_cpu.instruction_unit.instruction_d[26] I2=$abc$32570$n3510_1 I3=$abc$32570$n4506_1 O=$abc$32570$n4632
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=lm32_cpu.decoder.x_bypass_enable I1=lm32_cpu.decoder.cmp I2=$false I3=$false O=lm32_cpu.m_bypass_enable_d
.param LUT_INIT 1110
.gate SB_LUT4 I0=$abc$32570$n36 I1=$false I2=$false I3=$false O=uart_phy_storage_full[12]
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$32570$n38 I1=$false I2=$false I3=$false O=uart_phy_storage_full[14]
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$32570$n40 I1=$false I2=$false I3=$false O=uart_phy_storage_full[4]
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$32570$n42 I1=$false I2=$false I3=$false O=uart_phy_storage_full[2]
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$32570$n44 I1=$false I2=$false I3=$false O=uart_phy_storage_full[6]
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$32570$n46 I1=$false I2=$false I3=$false O=uart_phy_storage_full[9]
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$32570$n48 I1=$false I2=$false I3=$false O=uart_phy_storage_full[16]
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$32570$n50 I1=$false I2=$false I3=$false O=uart_phy_storage_full[18]
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$32570$n52 I1=$false I2=$false I3=$false O=uart_phy_storage_full[21]
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$32570$n54 I1=$false I2=$false I3=$false O=uart_phy_storage_full[17]
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$32570$n56 I1=$false I2=$false I3=$false O=reset_delay[0]
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$32570$n58 I1=$false I2=$false I3=$false O=reset_delay[1]
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$32570$n60 I1=$false I2=$false I3=$false O=reset_delay[2]
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$32570$n62 I1=$false I2=$false I3=$false O=reset_delay[3]
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$32570$n64 I1=$false I2=$false I3=$false O=reset_delay[4]
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$32570$n66 I1=$false I2=$false I3=$false O=reset_delay[5]
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$32570$n68 I1=$false I2=$false I3=$false O=reset_delay[6]
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$32570$n70 I1=$false I2=$false I3=$false O=reset_delay[7]
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$32570$n72 I1=$false I2=$false I3=$false O=reset_delay[8]
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$32570$n74 I1=$false I2=$false I3=$false O=reset_delay[9]
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$32570$n76 I1=$false I2=$false I3=$false O=reset_delay[10]
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$32570$n78 I1=$false I2=$false I3=$false O=reset_delay[11]
.param LUT_INIT 01
.gate SB_LUT4 I0=grant I1=$false I2=$false I3=$false O=$abc$32570$n81
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$32570$n2997 I1=$false I2=$false I3=$false O=lm32_cpu.instruction_unit.rst_i
.param LUT_INIT 01
.gate SB_LUT4 I0=lm32_cpu.load_store_unit.d_cyc_o I1=$false I2=$false I3=$false O=$abc$32570$n2280
.param LUT_INIT 01
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.i_cyc_o I1=$false I2=$false I3=$false O=$abc$32570$n3468
.param LUT_INIT 01
.gate SB_LUT4 I0=counter[0] I1=$false I2=$false I3=$false O=$abc$32570$n3695
.param LUT_INIT 01
.gate SB_LUT4 I0=uart_tx_fifo_produce[1] I1=$false I2=$false I3=$false O=$abc$32570$n5119
.param LUT_INIT 01
.gate SB_LUT4 I0=uart_tx_fifo_level[1] I1=$false I2=$false I3=$false O=$abc$32570$n5121
.param LUT_INIT 01
.gate SB_LUT4 I0=uart_rx_fifo_produce[1] I1=$false I2=$false I3=$false O=$abc$32570$n5123
.param LUT_INIT 01
.gate SB_LUT4 I0=uart_rx_fifo_level[1] I1=$false I2=$false I3=$false O=$abc$32570$n5125
.param LUT_INIT 01
.gate SB_LUT4 I0=lm32_cpu.cc[1] I1=$false I2=$false I3=$false O=$abc$32570$n5127
.param LUT_INIT 01
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.b[0] I1=$false I2=$false I3=$false O=$abc$32570$n5134
.param LUT_INIT 01
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.b[1] I1=$false I2=$false I3=$false O=$abc$32570$n5135
.param LUT_INIT 01
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.b[2] I1=$false I2=$false I3=$false O=$abc$32570$n5136
.param LUT_INIT 01
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.b[3] I1=$false I2=$false I3=$false O=$abc$32570$n5137
.param LUT_INIT 01
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.b[4] I1=$false I2=$false I3=$false O=$abc$32570$n5138
.param LUT_INIT 01
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.b[5] I1=$false I2=$false I3=$false O=$abc$32570$n5139
.param LUT_INIT 01
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.b[6] I1=$false I2=$false I3=$false O=$abc$32570$n5140
.param LUT_INIT 01
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.b[7] I1=$false I2=$false I3=$false O=$abc$32570$n5141
.param LUT_INIT 01
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.b[8] I1=$false I2=$false I3=$false O=$abc$32570$n5142
.param LUT_INIT 01
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.b[9] I1=$false I2=$false I3=$false O=$abc$32570$n5143
.param LUT_INIT 01
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.b[10] I1=$false I2=$false I3=$false O=$abc$32570$n5144
.param LUT_INIT 01
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.b[11] I1=$false I2=$false I3=$false O=$abc$32570$n5145
.param LUT_INIT 01
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.b[12] I1=$false I2=$false I3=$false O=$abc$32570$n5146
.param LUT_INIT 01
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.b[13] I1=$false I2=$false I3=$false O=$abc$32570$n5147
.param LUT_INIT 01
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.b[14] I1=$false I2=$false I3=$false O=$abc$32570$n5148
.param LUT_INIT 01
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.b[15] I1=$false I2=$false I3=$false O=$abc$32570$n5149
.param LUT_INIT 01
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.b[16] I1=$false I2=$false I3=$false O=$abc$32570$n5150
.param LUT_INIT 01
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.b[17] I1=$false I2=$false I3=$false O=$abc$32570$n5151
.param LUT_INIT 01
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.b[18] I1=$false I2=$false I3=$false O=$abc$32570$n5152
.param LUT_INIT 01
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.b[19] I1=$false I2=$false I3=$false O=$abc$32570$n5153
.param LUT_INIT 01
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.b[20] I1=$false I2=$false I3=$false O=$abc$32570$n5154
.param LUT_INIT 01
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.b[21] I1=$false I2=$false I3=$false O=$abc$32570$n5155
.param LUT_INIT 01
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.b[22] I1=$false I2=$false I3=$false O=$abc$32570$n5156
.param LUT_INIT 01
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.b[23] I1=$false I2=$false I3=$false O=$abc$32570$n5157
.param LUT_INIT 01
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.b[24] I1=$false I2=$false I3=$false O=$abc$32570$n5158
.param LUT_INIT 01
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.b[25] I1=$false I2=$false I3=$false O=$abc$32570$n5159
.param LUT_INIT 01
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.b[26] I1=$false I2=$false I3=$false O=$abc$32570$n5160
.param LUT_INIT 01
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.b[27] I1=$false I2=$false I3=$false O=$abc$32570$n5161
.param LUT_INIT 01
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.b[28] I1=$false I2=$false I3=$false O=$abc$32570$n5162
.param LUT_INIT 01
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.b[29] I1=$false I2=$false I3=$false O=$abc$32570$n5163
.param LUT_INIT 01
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.b[30] I1=$false I2=$false I3=$false O=$abc$32570$n5164
.param LUT_INIT 01
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.b[31] I1=$false I2=$false I3=$false O=$abc$32570$n5165
.param LUT_INIT 01
.gate SB_LUT4 I0=lm32_cpu.operand_1_x[1] I1=$false I2=$false I3=$false O=$abc$32570$n5167
.param LUT_INIT 01
.gate SB_LUT4 I0=lm32_cpu.write_enable_q_w I1=$false I2=$false I3=$false O=$abc$32570$n5205
.param LUT_INIT 01
.gate SB_LUT4 I0=uart_tx_fifo_wrport_we I1=$false I2=$false I3=$false O=$abc$32570$n5206
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$32570$n5208 I1=$false I2=$false I3=$false O=lm32_cpu.adder_op_d
.param LUT_INIT 01
.gate SB_LUT4 I0=uart_rx_fifo_wrport_we I1=$false I2=$false I3=$false O=$abc$32570$n5211
.param LUT_INIT 01
.gate SB_LUT4 I0=lm32_cpu.write_idx_x[4] I1=lm32_cpu.instruction_unit.instruction_d[20] I2=lm32_cpu.write_enable_x I3=lm32_cpu.valid_x O=$abc$32570$n4710_1
.param LUT_INIT 1001000000000000
.gate SB_LUT4 I0=lm32_cpu.write_idx_x[1] I1=lm32_cpu.instruction_unit.instruction_d[17] I2=lm32_cpu.write_idx_x[3] I3=lm32_cpu.instruction_unit.instruction_d[19] O=$abc$32570$n4711_1
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$abc$32570$n2480 I1=lm32_cpu.instruction_unit.instruction_d[16] I2=lm32_cpu.write_idx_x[0] I3=$abc$32570$n4711_1 O=$abc$32570$n4712_1
.param LUT_INIT 0100000100000000
.gate SB_LUT4 I0=$abc$32570$n2465_1 I1=$abc$32570$n4712_1 I2=$abc$32570$n4710_1 I3=$false O=$abc$32570$n4713
.param LUT_INIT 01000000
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.instruction_d[21] I1=lm32_cpu.write_idx_m[0] I2=lm32_cpu.instruction_unit.instruction_d[22] I3=lm32_cpu.write_idx_m[1] O=$abc$32570$n4714_1
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.instruction_d[25] I1=lm32_cpu.write_idx_m[4] I2=lm32_cpu.write_enable_m I3=lm32_cpu.valid_m O=$abc$32570$n4715_1
.param LUT_INIT 1001000000000000
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.instruction_d[23] I1=lm32_cpu.write_idx_m[2] I2=lm32_cpu.instruction_unit.instruction_d[24] I3=lm32_cpu.write_idx_m[3] O=$abc$32570$n4716_1
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$abc$32570$n4714_1 I1=$abc$32570$n4715_1 I2=$abc$32570$n4716_1 I3=$false O=$abc$32570$n4717_1
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$32570$n5004 I1=$abc$32570$n2879 I2=$abc$32570$n2334 I3=$false O=$abc$32570$n4718_1
.param LUT_INIT 11001010
.gate SB_LUT4 I0=lm32_cpu.w_result[31] I1=$abc$32570$n4718_1 I2=$abc$32570$n4983_1 I3=$false O=$abc$32570$n4719_1
.param LUT_INIT 10101100
.gate SB_LUT4 I0=lm32_cpu.m_result_sel_compare_m I1=lm32_cpu.operand_m[31] I2=lm32_cpu.x_result[31] I3=$abc$32570$n2464 O=$abc$32570$n4720_1
.param LUT_INIT 0000111101000100
.gate SB_LUT4 I0=$abc$32570$n4719_1 I1=$abc$32570$n4720_1 I2=$abc$32570$n4717_1 I3=$abc$32570$n2464 O=$abc$32570$n4721_1
.param LUT_INIT 1100110000110101
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.instruction_d[21] I1=lm32_cpu.write_idx_w[0] I2=lm32_cpu.instruction_unit.instruction_d[22] I3=lm32_cpu.write_idx_w[1] O=$abc$32570$n4722_1
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=lm32_cpu.logic_op_x[1] I1=lm32_cpu.logic_op_x[3] I2=lm32_cpu.adder.a_sign I3=lm32_cpu.adder.b_sign O=$abc$32570$n4724_1
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=lm32_cpu.logic_op_x[0] I1=lm32_cpu.logic_op_x[2] I2=lm32_cpu.adder.a_sign I3=$abc$32570$n4724_1 O=$abc$32570$n4725_1
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.result_x[31] I1=$abc$32570$n4725_1 I2=lm32_cpu.x_result_sel_sext_x I3=lm32_cpu.x_result_sel_mc_arith_x O=$abc$32570$n4726_1
.param LUT_INIT 1111010111110011
.gate SB_LUT4 I0=$abc$32570$n2819 I1=$abc$32570$n4726_1 I2=$abc$32570$n2826_1 I3=$false O=$abc$32570$n4727_1
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$32570$n2831_1 I1=$abc$32570$n4727_1 I2=lm32_cpu.x_result_sel_add_x I3=$false O=lm32_cpu.x_result[31]
.param LUT_INIT 01011100
.gate SB_LUT4 I0=lm32_cpu.d_result_0[30] I1=lm32_cpu.mc_arithmetic.a[30] I2=$abc$32570$n2461_1 I3=$abc$32570$n2520 O=$abc$32570$n4729_1
.param LUT_INIT 0101001111111111
.gate SB_LUT4 I0=$abc$32570$n2856_1 I1=$abc$32570$n4729_1 I2=$false I3=$false O=$abc$32570$n883
.param LUT_INIT 1011
.gate SB_LUT4 I0=lm32_cpu.m_result_sel_compare_m I1=lm32_cpu.operand_m[30] I2=lm32_cpu.x_result[30] I3=$abc$32570$n2464 O=$abc$32570$n4731_1
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$32570$n2844_1 I1=$abc$32570$n2840 I2=$abc$32570$n4983_1 I3=$abc$32570$n2843 O=$abc$32570$n4732_1
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=$abc$32570$n4732_1 I1=$abc$32570$n4731_1 I2=$abc$32570$n2464 I3=$abc$32570$n4717_1 O=$abc$32570$n4733_1
.param LUT_INIT 1100110011001010
.gate SB_LUT4 I0=lm32_cpu.logic_op_x[2] I1=lm32_cpu.logic_op_x[3] I2=lm32_cpu.operand_1_x[30] I3=lm32_cpu.operand_0_x[30] O=$abc$32570$n4734_1
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=lm32_cpu.logic_op_x[0] I1=lm32_cpu.logic_op_x[1] I2=lm32_cpu.operand_1_x[30] I3=$abc$32570$n4734_1 O=$abc$32570$n4735_1
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.result_x[30] I1=$abc$32570$n4735_1 I2=lm32_cpu.x_result_sel_sext_x I3=lm32_cpu.x_result_sel_mc_arith_x O=$abc$32570$n4736_1
.param LUT_INIT 1111010111110011
.gate SB_LUT4 I0=$abc$32570$n2819 I1=$abc$32570$n4736_1 I2=$abc$32570$n2851_1 I3=$abc$32570$n2854_1 O=lm32_cpu.x_result[30]
.param LUT_INIT 1111111101110000
.gate SB_LUT4 I0=lm32_cpu.m_result_sel_compare_m I1=lm32_cpu.operand_m[29] I2=lm32_cpu.x_result[29] I3=$abc$32570$n2464 O=$abc$32570$n4738_1
.param LUT_INIT 0000111101000100
.gate SB_LUT4 I0=$abc$32570$n2862_1 I1=$abc$32570$n2866_1 I2=$abc$32570$n4983_1 I3=$abc$32570$n2865 O=$abc$32570$n4739_1
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=$abc$32570$n4739_1 I1=$abc$32570$n4738_1 I2=$abc$32570$n4717_1 I3=$abc$32570$n2464 O=$abc$32570$n4740_1
.param LUT_INIT 1100110000111010
.gate SB_LUT4 I0=lm32_cpu.logic_op_x[2] I1=lm32_cpu.logic_op_x[3] I2=lm32_cpu.operand_1_x[29] I3=lm32_cpu.operand_0_x[29] O=$abc$32570$n4741_1
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=lm32_cpu.logic_op_x[0] I1=lm32_cpu.logic_op_x[1] I2=lm32_cpu.operand_1_x[29] I3=$abc$32570$n4741_1 O=$abc$32570$n4742_1
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.result_x[29] I1=$abc$32570$n4742_1 I2=lm32_cpu.x_result_sel_sext_x I3=lm32_cpu.x_result_sel_mc_arith_x O=$abc$32570$n4743_1
.param LUT_INIT 1111010111110011
.gate SB_LUT4 I0=$abc$32570$n2819 I1=$abc$32570$n4743_1 I2=$abc$32570$n2872_1 I3=$abc$32570$n2875_1 O=lm32_cpu.x_result[29]
.param LUT_INIT 1111111101110000
.gate SB_LUT4 I0=lm32_cpu.m_result_sel_compare_m I1=lm32_cpu.operand_m[28] I2=lm32_cpu.x_result[28] I3=$abc$32570$n2464 O=$abc$32570$n4745
.param LUT_INIT 0000111101000100
.gate SB_LUT4 I0=$abc$32570$n2882_1 I1=$abc$32570$n2886_1 I2=$abc$32570$n4983_1 I3=$abc$32570$n2885_1 O=$abc$32570$n4746
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=$abc$32570$n4746 I1=$abc$32570$n4745 I2=$abc$32570$n4717_1 I3=$abc$32570$n2464 O=$abc$32570$n4747
.param LUT_INIT 1100110000111010
.gate SB_LUT4 I0=lm32_cpu.logic_op_x[2] I1=lm32_cpu.logic_op_x[3] I2=lm32_cpu.operand_1_x[28] I3=lm32_cpu.operand_0_x[28] O=$abc$32570$n4748
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=lm32_cpu.logic_op_x[0] I1=lm32_cpu.logic_op_x[1] I2=lm32_cpu.operand_1_x[28] I3=$abc$32570$n4748 O=$abc$32570$n4749
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.result_x[28] I1=$abc$32570$n4749 I2=lm32_cpu.x_result_sel_sext_x I3=lm32_cpu.x_result_sel_mc_arith_x O=$abc$32570$n4750
.param LUT_INIT 1111010111110011
.gate SB_LUT4 I0=$abc$32570$n2819 I1=$abc$32570$n4750 I2=$abc$32570$n2892_1 I3=$abc$32570$n2895_1 O=lm32_cpu.x_result[28]
.param LUT_INIT 1111111101110000
.gate SB_LUT4 I0=lm32_cpu.d_result_0[27] I1=lm32_cpu.mc_arithmetic.a[27] I2=$abc$32570$n2461_1 I3=$abc$32570$n2520 O=$abc$32570$n4752
.param LUT_INIT 0101001111111111
.gate SB_LUT4 I0=$abc$32570$n2919_1 I1=$abc$32570$n4752 I2=$false I3=$false O=$abc$32570$n898
.param LUT_INIT 1011
.gate SB_LUT4 I0=lm32_cpu.m_result_sel_compare_m I1=lm32_cpu.operand_m[27] I2=lm32_cpu.x_result[27] I3=$abc$32570$n2464 O=$abc$32570$n4754
.param LUT_INIT 0000111101000100
.gate SB_LUT4 I0=$abc$32570$n2902 I1=$abc$32570$n2906_1 I2=$abc$32570$n4983_1 I3=$abc$32570$n2905 O=$abc$32570$n4755
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=$abc$32570$n4755 I1=$abc$32570$n4754 I2=$abc$32570$n4717_1 I3=$abc$32570$n2464 O=$abc$32570$n4756
.param LUT_INIT 1100110000111010
.gate SB_LUT4 I0=lm32_cpu.logic_op_x[2] I1=lm32_cpu.logic_op_x[3] I2=lm32_cpu.operand_1_x[27] I3=lm32_cpu.operand_0_x[27] O=$abc$32570$n4757
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=lm32_cpu.logic_op_x[0] I1=lm32_cpu.logic_op_x[1] I2=lm32_cpu.operand_1_x[27] I3=$abc$32570$n4757 O=$abc$32570$n4758
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.result_x[27] I1=$abc$32570$n4758 I2=lm32_cpu.x_result_sel_sext_x I3=lm32_cpu.x_result_sel_mc_arith_x O=$abc$32570$n4759
.param LUT_INIT 1111010111110011
.gate SB_LUT4 I0=$abc$32570$n2819 I1=$abc$32570$n4759 I2=$abc$32570$n2913_1 I3=$abc$32570$n2917 O=lm32_cpu.x_result[27]
.param LUT_INIT 1111111101110000
.gate SB_LUT4 I0=lm32_cpu.d_result_0[26] I1=lm32_cpu.mc_arithmetic.a[26] I2=$abc$32570$n2461_1 I3=$abc$32570$n2520 O=$abc$32570$n4761_1
.param LUT_INIT 0101001111111111
.gate SB_LUT4 I0=$abc$32570$n2941 I1=$abc$32570$n4761_1 I2=$false I3=$false O=$abc$32570$n903
.param LUT_INIT 1011
.gate SB_LUT4 I0=lm32_cpu.m_result_sel_compare_m I1=lm32_cpu.operand_m[26] I2=lm32_cpu.x_result[26] I3=$abc$32570$n2464 O=$abc$32570$n4763
.param LUT_INIT 0000111101000100
.gate SB_LUT4 I0=$abc$32570$n2925_1 I1=$abc$32570$n2929 I2=$abc$32570$n4983_1 I3=$abc$32570$n2928_1 O=$abc$32570$n4764_1
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=$abc$32570$n4764_1 I1=$abc$32570$n4763 I2=$abc$32570$n4717_1 I3=$abc$32570$n2464 O=$abc$32570$n4765_1
.param LUT_INIT 1100110000111010
.gate SB_LUT4 I0=lm32_cpu.logic_op_x[2] I1=lm32_cpu.logic_op_x[3] I2=lm32_cpu.operand_1_x[26] I3=lm32_cpu.operand_0_x[26] O=$abc$32570$n4766_1
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=lm32_cpu.logic_op_x[0] I1=lm32_cpu.logic_op_x[1] I2=lm32_cpu.operand_1_x[26] I3=$abc$32570$n4766_1 O=$abc$32570$n4767_1
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.result_x[26] I1=$abc$32570$n4767_1 I2=lm32_cpu.x_result_sel_sext_x I3=lm32_cpu.x_result_sel_mc_arith_x O=$abc$32570$n4768_1
.param LUT_INIT 1111010111110011
.gate SB_LUT4 I0=$abc$32570$n2819 I1=$abc$32570$n4768_1 I2=$abc$32570$n2936_1 I3=$false O=$abc$32570$n4769
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$32570$n2938 I1=$abc$32570$n4769 I2=lm32_cpu.x_result_sel_add_x I3=$false O=lm32_cpu.x_result[26]
.param LUT_INIT 01011100
.gate SB_LUT4 I0=lm32_cpu.d_result_0[25] I1=lm32_cpu.mc_arithmetic.a[25] I2=$abc$32570$n2461_1 I3=$abc$32570$n2520 O=$abc$32570$n4771_1
.param LUT_INIT 0101001111111111
.gate SB_LUT4 I0=$abc$32570$n2963_1 I1=$abc$32570$n4771_1 I2=$false I3=$false O=$abc$32570$n908
.param LUT_INIT 1011
.gate SB_LUT4 I0=lm32_cpu.m_result_sel_compare_m I1=lm32_cpu.operand_m[25] I2=lm32_cpu.x_result[25] I3=$abc$32570$n2464 O=$abc$32570$n4773_1
.param LUT_INIT 0000111101000100
.gate SB_LUT4 I0=$abc$32570$n2947 I1=$abc$32570$n2951_1 I2=$abc$32570$n4983_1 I3=$abc$32570$n2950 O=$abc$32570$n4774_1
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=$abc$32570$n4774_1 I1=$abc$32570$n4773_1 I2=$abc$32570$n4717_1 I3=$abc$32570$n2464 O=$abc$32570$n4775_1
.param LUT_INIT 1100110000111010
.gate SB_LUT4 I0=lm32_cpu.logic_op_x[2] I1=lm32_cpu.logic_op_x[3] I2=lm32_cpu.operand_1_x[25] I3=lm32_cpu.operand_0_x[25] O=$abc$32570$n4776_1
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=lm32_cpu.logic_op_x[0] I1=lm32_cpu.logic_op_x[1] I2=lm32_cpu.operand_1_x[25] I3=$abc$32570$n4776_1 O=$abc$32570$n4777_1
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.result_x[25] I1=$abc$32570$n4777_1 I2=lm32_cpu.x_result_sel_sext_x I3=lm32_cpu.x_result_sel_mc_arith_x O=$abc$32570$n4778_1
.param LUT_INIT 1111010111110011
.gate SB_LUT4 I0=$abc$32570$n2819 I1=$abc$32570$n4778_1 I2=$abc$32570$n2958_1 I3=$abc$32570$n2961_1 O=lm32_cpu.x_result[25]
.param LUT_INIT 1111111101110000
.gate SB_LUT4 I0=lm32_cpu.m_result_sel_compare_m I1=lm32_cpu.operand_m[24] I2=lm32_cpu.x_result[24] I3=$abc$32570$n2464 O=$abc$32570$n4780
.param LUT_INIT 0000111101000100
.gate SB_LUT4 I0=$abc$32570$n2969_1 I1=$abc$32570$n2973_1 I2=$abc$32570$n4983_1 I3=$abc$32570$n2972_1 O=$abc$32570$n4781
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=$abc$32570$n4781 I1=$abc$32570$n4780 I2=$abc$32570$n4717_1 I3=$abc$32570$n2464 O=$abc$32570$n4782_1
.param LUT_INIT 1100110000111010
.gate SB_LUT4 I0=lm32_cpu.logic_op_x[2] I1=lm32_cpu.logic_op_x[3] I2=lm32_cpu.operand_1_x[24] I3=lm32_cpu.operand_0_x[24] O=$abc$32570$n4783
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=lm32_cpu.logic_op_x[0] I1=lm32_cpu.logic_op_x[1] I2=lm32_cpu.operand_1_x[24] I3=$abc$32570$n4783 O=$abc$32570$n4784
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.result_x[24] I1=$abc$32570$n4784 I2=lm32_cpu.x_result_sel_sext_x I3=lm32_cpu.x_result_sel_mc_arith_x O=$abc$32570$n4785_1
.param LUT_INIT 1111010111110011
.gate SB_LUT4 I0=$abc$32570$n2819 I1=$abc$32570$n4785_1 I2=$abc$32570$n2980 I3=$false O=$abc$32570$n4786
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$32570$n2982_1 I1=$abc$32570$n4786 I2=lm32_cpu.x_result_sel_add_x I3=$false O=lm32_cpu.x_result[24]
.param LUT_INIT 01011100
.gate SB_LUT4 I0=lm32_cpu.d_result_0[23] I1=lm32_cpu.mc_arithmetic.a[23] I2=$abc$32570$n2461_1 I3=$abc$32570$n2520 O=$abc$32570$n4788_1
.param LUT_INIT 0101001111111111
.gate SB_LUT4 I0=$abc$32570$n3005 I1=$abc$32570$n4788_1 I2=$false I3=$false O=$abc$32570$n918
.param LUT_INIT 1011
.gate SB_LUT4 I0=lm32_cpu.m_result_sel_compare_m I1=lm32_cpu.operand_m[23] I2=lm32_cpu.x_result[23] I3=$abc$32570$n2464 O=$abc$32570$n4790
.param LUT_INIT 0000111101000100
.gate SB_LUT4 I0=$abc$32570$n2989_1 I1=$abc$32570$n2993 I2=$abc$32570$n4983_1 I3=$abc$32570$n2992_1 O=$abc$32570$n4791_1
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=$abc$32570$n4791_1 I1=$abc$32570$n4790 I2=$abc$32570$n4717_1 I3=$abc$32570$n2464 O=$abc$32570$n4792
.param LUT_INIT 1100110000111010
.gate SB_LUT4 I0=lm32_cpu.logic_op_x[2] I1=lm32_cpu.logic_op_x[3] I2=lm32_cpu.operand_1_x[23] I3=lm32_cpu.operand_0_x[23] O=$abc$32570$n4793
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=lm32_cpu.logic_op_x[0] I1=lm32_cpu.logic_op_x[1] I2=lm32_cpu.operand_1_x[23] I3=$abc$32570$n4793 O=$abc$32570$n4794_1
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.result_x[23] I1=$abc$32570$n4794_1 I2=lm32_cpu.x_result_sel_sext_x I3=lm32_cpu.x_result_sel_mc_arith_x O=$abc$32570$n4795
.param LUT_INIT 1111010111110011
.gate SB_LUT4 I0=$abc$32570$n2819 I1=$abc$32570$n4795 I2=$abc$32570$n3000_1 I3=$abc$32570$n3003 O=lm32_cpu.x_result[23]
.param LUT_INIT 1111111101110000
.gate SB_LUT4 I0=lm32_cpu.d_result_0[22] I1=lm32_cpu.mc_arithmetic.a[22] I2=$abc$32570$n2461_1 I3=$abc$32570$n2520 O=$abc$32570$n4797_1
.param LUT_INIT 0101001111111111
.gate SB_LUT4 I0=$abc$32570$n3027 I1=$abc$32570$n4797_1 I2=$false I3=$false O=$abc$32570$n923
.param LUT_INIT 1011
.gate SB_LUT4 I0=lm32_cpu.m_result_sel_compare_m I1=lm32_cpu.operand_m[22] I2=lm32_cpu.x_result[22] I3=$abc$32570$n2464 O=$abc$32570$n4799
.param LUT_INIT 0000111101000100
.gate SB_LUT4 I0=$abc$32570$n3011 I1=$abc$32570$n3015 I2=$abc$32570$n4983_1 I3=$abc$32570$n3014 O=$abc$32570$n4800_1
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=$abc$32570$n4800_1 I1=$abc$32570$n4799 I2=$abc$32570$n4717_1 I3=$abc$32570$n2464 O=$abc$32570$n4801
.param LUT_INIT 1100110000111010
.gate SB_LUT4 I0=lm32_cpu.logic_op_x[2] I1=lm32_cpu.logic_op_x[3] I2=lm32_cpu.operand_1_x[22] I3=lm32_cpu.operand_0_x[22] O=$abc$32570$n4802
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=lm32_cpu.logic_op_x[0] I1=lm32_cpu.logic_op_x[1] I2=lm32_cpu.operand_1_x[22] I3=$abc$32570$n4802 O=$abc$32570$n4803_1
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.result_x[22] I1=$abc$32570$n4803_1 I2=lm32_cpu.x_result_sel_sext_x I3=lm32_cpu.x_result_sel_mc_arith_x O=$abc$32570$n4804
.param LUT_INIT 1111010111110011
.gate SB_LUT4 I0=$abc$32570$n2819 I1=$abc$32570$n4804 I2=$abc$32570$n3022 I3=$abc$32570$n3025 O=lm32_cpu.x_result[22]
.param LUT_INIT 1111111101110000
.gate SB_LUT4 I0=lm32_cpu.m_result_sel_compare_m I1=lm32_cpu.operand_m[21] I2=lm32_cpu.x_result[21] I3=$abc$32570$n2464 O=$abc$32570$n4806_1
.param LUT_INIT 0000111101000100
.gate SB_LUT4 I0=$abc$32570$n3033 I1=$abc$32570$n3037 I2=$abc$32570$n4983_1 I3=$abc$32570$n3036 O=$abc$32570$n4807
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=$abc$32570$n4807 I1=$abc$32570$n4806_1 I2=$abc$32570$n4717_1 I3=$abc$32570$n2464 O=$abc$32570$n4808
.param LUT_INIT 1100110000111010
.gate SB_LUT4 I0=lm32_cpu.logic_op_x[2] I1=lm32_cpu.logic_op_x[3] I2=lm32_cpu.operand_1_x[21] I3=lm32_cpu.operand_0_x[21] O=$abc$32570$n4809_1
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=lm32_cpu.logic_op_x[0] I1=lm32_cpu.logic_op_x[1] I2=lm32_cpu.operand_1_x[21] I3=$abc$32570$n4809_1 O=$abc$32570$n4810
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.result_x[21] I1=$abc$32570$n4810 I2=lm32_cpu.x_result_sel_sext_x I3=lm32_cpu.x_result_sel_mc_arith_x O=$abc$32570$n4811
.param LUT_INIT 1111010111110011
.gate SB_LUT4 I0=$abc$32570$n2819 I1=$abc$32570$n4811 I2=$abc$32570$n3043 I3=$abc$32570$n3046 O=lm32_cpu.x_result[21]
.param LUT_INIT 1111111101110000
.gate SB_LUT4 I0=lm32_cpu.m_result_sel_compare_m I1=lm32_cpu.operand_m[20] I2=lm32_cpu.x_result[20] I3=$abc$32570$n2464 O=$abc$32570$n4813
.param LUT_INIT 0000111101000100
.gate SB_LUT4 I0=$abc$32570$n3053 I1=$abc$32570$n3057 I2=$abc$32570$n4983_1 I3=$abc$32570$n3056 O=$abc$32570$n4814
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=$abc$32570$n4814 I1=$abc$32570$n4813 I2=$abc$32570$n4717_1 I3=$abc$32570$n2464 O=$abc$32570$n4815_1
.param LUT_INIT 1100110000111010
.gate SB_LUT4 I0=lm32_cpu.logic_op_x[2] I1=lm32_cpu.logic_op_x[3] I2=lm32_cpu.operand_1_x[20] I3=lm32_cpu.operand_0_x[20] O=$abc$32570$n4816
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=lm32_cpu.logic_op_x[0] I1=lm32_cpu.logic_op_x[1] I2=lm32_cpu.operand_1_x[20] I3=$abc$32570$n4816 O=$abc$32570$n4817
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.result_x[20] I1=$abc$32570$n4817 I2=lm32_cpu.x_result_sel_sext_x I3=lm32_cpu.x_result_sel_mc_arith_x O=$abc$32570$n4818_1
.param LUT_INIT 1111010111110011
.gate SB_LUT4 I0=$abc$32570$n2819 I1=$abc$32570$n4818_1 I2=$abc$32570$n3064 I3=$false O=$abc$32570$n4819
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$32570$n3066 I1=$abc$32570$n4819 I2=lm32_cpu.x_result_sel_add_x I3=$false O=lm32_cpu.x_result[20]
.param LUT_INIT 01011100
.gate SB_LUT4 I0=lm32_cpu.m_result_sel_compare_m I1=lm32_cpu.operand_m[19] I2=lm32_cpu.x_result[19] I3=$abc$32570$n2464 O=$abc$32570$n4821_1
.param LUT_INIT 0000111101000100
.gate SB_LUT4 I0=$abc$32570$n3073_1 I1=$abc$32570$n3077 I2=$abc$32570$n4983_1 I3=$abc$32570$n3076 O=$abc$32570$n4822
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=$abc$32570$n4822 I1=$abc$32570$n4821_1 I2=$abc$32570$n4717_1 I3=$abc$32570$n2464 O=$abc$32570$n4823
.param LUT_INIT 1100110000111010
.gate SB_LUT4 I0=lm32_cpu.logic_op_x[2] I1=lm32_cpu.logic_op_x[3] I2=lm32_cpu.operand_1_x[19] I3=lm32_cpu.operand_0_x[19] O=$abc$32570$n4824_1
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=lm32_cpu.logic_op_x[0] I1=lm32_cpu.logic_op_x[1] I2=lm32_cpu.operand_1_x[19] I3=$abc$32570$n4824_1 O=$abc$32570$n4825
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.result_x[19] I1=$abc$32570$n4825 I2=lm32_cpu.x_result_sel_sext_x I3=lm32_cpu.x_result_sel_mc_arith_x O=$abc$32570$n4826
.param LUT_INIT 1111010111110011
.gate SB_LUT4 I0=$abc$32570$n2819 I1=$abc$32570$n4826 I2=$abc$32570$n3083 I3=$abc$32570$n3086 O=lm32_cpu.x_result[19]
.param LUT_INIT 1111111101110000
.gate SB_LUT4 I0=lm32_cpu.d_result_0[18] I1=lm32_cpu.mc_arithmetic.a[18] I2=$abc$32570$n2461_1 I3=$abc$32570$n2520 O=$abc$32570$n4828
.param LUT_INIT 0101001111111111
.gate SB_LUT4 I0=$abc$32570$n3109 I1=$abc$32570$n4828 I2=$false I3=$false O=$abc$32570$n943
.param LUT_INIT 1011
.gate SB_LUT4 I0=lm32_cpu.m_result_sel_compare_m I1=lm32_cpu.operand_m[18] I2=lm32_cpu.x_result[18] I3=$abc$32570$n2464 O=$abc$32570$n4830_1
.param LUT_INIT 0000111101000100
.gate SB_LUT4 I0=$abc$32570$n3093 I1=$abc$32570$n3097 I2=$abc$32570$n4983_1 I3=$abc$32570$n3096 O=$abc$32570$n4831
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=$abc$32570$n4831 I1=$abc$32570$n4830_1 I2=$abc$32570$n4717_1 I3=$abc$32570$n2464 O=$abc$32570$n4832
.param LUT_INIT 1100110000111010
.gate SB_LUT4 I0=lm32_cpu.logic_op_x[2] I1=lm32_cpu.logic_op_x[3] I2=lm32_cpu.operand_1_x[18] I3=lm32_cpu.operand_0_x[18] O=$abc$32570$n4833_1
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=lm32_cpu.logic_op_x[0] I1=lm32_cpu.logic_op_x[1] I2=lm32_cpu.operand_1_x[18] I3=$abc$32570$n4833_1 O=$abc$32570$n4834
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.result_x[18] I1=$abc$32570$n4834 I2=lm32_cpu.x_result_sel_sext_x I3=lm32_cpu.x_result_sel_mc_arith_x O=$abc$32570$n4835
.param LUT_INIT 1111010111110011
.gate SB_LUT4 I0=$abc$32570$n2819 I1=$abc$32570$n4835 I2=$abc$32570$n3104_1 I3=$abc$32570$n3107 O=lm32_cpu.x_result[18]
.param LUT_INIT 1111111101110000
.gate SB_LUT4 I0=lm32_cpu.m_result_sel_compare_m I1=lm32_cpu.operand_m[17] I2=lm32_cpu.x_result[17] I3=$abc$32570$n2464 O=$abc$32570$n4837
.param LUT_INIT 0000111101000100
.gate SB_LUT4 I0=$abc$32570$n3115 I1=$abc$32570$n3119_1 I2=$abc$32570$n4983_1 I3=$abc$32570$n3118 O=$abc$32570$n4838
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=$abc$32570$n4838 I1=$abc$32570$n4837 I2=$abc$32570$n4717_1 I3=$abc$32570$n2464 O=$abc$32570$n4839_1
.param LUT_INIT 1100110000111010
.gate SB_LUT4 I0=lm32_cpu.logic_op_x[2] I1=lm32_cpu.logic_op_x[3] I2=lm32_cpu.operand_1_x[17] I3=lm32_cpu.operand_0_x[17] O=$abc$32570$n4840
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=lm32_cpu.logic_op_x[0] I1=lm32_cpu.logic_op_x[1] I2=lm32_cpu.operand_1_x[17] I3=$abc$32570$n4840 O=$abc$32570$n4841
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.result_x[17] I1=$abc$32570$n4841 I2=lm32_cpu.x_result_sel_sext_x I3=lm32_cpu.x_result_sel_mc_arith_x O=$abc$32570$n4842_1
.param LUT_INIT 1111010111110011
.gate SB_LUT4 I0=$abc$32570$n2819 I1=$abc$32570$n4842_1 I2=$abc$32570$n3125_1 I3=$abc$32570$n3128_1 O=lm32_cpu.x_result[17]
.param LUT_INIT 1111111101110000
.gate SB_LUT4 I0=lm32_cpu.d_result_0[16] I1=lm32_cpu.mc_arithmetic.a[16] I2=$abc$32570$n2461_1 I3=$abc$32570$n2520 O=$abc$32570$n4844
.param LUT_INIT 0101001111111111
.gate SB_LUT4 I0=$abc$32570$n3151 I1=$abc$32570$n4844 I2=$false I3=$false O=$abc$32570$n953
.param LUT_INIT 1011
.gate SB_LUT4 I0=lm32_cpu.m_result_sel_compare_m I1=lm32_cpu.operand_m[16] I2=lm32_cpu.x_result[16] I3=$abc$32570$n2464 O=$abc$32570$n4846
.param LUT_INIT 0000111101000100
.gate SB_LUT4 I0=$abc$32570$n3135_1 I1=$abc$32570$n3139_1 I2=$abc$32570$n4983_1 I3=$abc$32570$n3138_1 O=$abc$32570$n4847
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=$abc$32570$n4847 I1=$abc$32570$n4846 I2=$abc$32570$n4717_1 I3=$abc$32570$n2464 O=$abc$32570$n4848_1
.param LUT_INIT 1100110000111010
.gate SB_LUT4 I0=lm32_cpu.logic_op_x[2] I1=lm32_cpu.logic_op_x[3] I2=lm32_cpu.operand_1_x[16] I3=lm32_cpu.operand_0_x[16] O=$abc$32570$n4849
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=lm32_cpu.logic_op_x[0] I1=lm32_cpu.logic_op_x[1] I2=lm32_cpu.operand_1_x[16] I3=$abc$32570$n4849 O=$abc$32570$n4850
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.result_x[16] I1=$abc$32570$n4850 I2=lm32_cpu.x_result_sel_sext_x I3=lm32_cpu.x_result_sel_mc_arith_x O=$abc$32570$n4851_1
.param LUT_INIT 1111010111110011
.gate SB_LUT4 I0=$abc$32570$n2819 I1=$abc$32570$n4851_1 I2=$abc$32570$n3146_1 I3=$false O=$abc$32570$n4852
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$32570$n3148_1 I1=$abc$32570$n4852 I2=lm32_cpu.x_result_sel_add_x I3=$false O=lm32_cpu.x_result[16]
.param LUT_INIT 01011100
.gate SB_LUT4 I0=lm32_cpu.logic_op_x[2] I1=lm32_cpu.logic_op_x[3] I2=lm32_cpu.operand_1_x[15] I3=lm32_cpu.operand_0_x[15] O=$abc$32570$n4854_1
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=lm32_cpu.logic_op_x[0] I1=lm32_cpu.logic_op_x[1] I2=lm32_cpu.operand_1_x[15] I3=$abc$32570$n4854_1 O=$abc$32570$n4855
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.result_x[15] I1=$abc$32570$n4855 I2=lm32_cpu.x_result_sel_sext_x I3=lm32_cpu.x_result_sel_mc_arith_x O=$abc$32570$n4856
.param LUT_INIT 1111010111110011
.gate SB_LUT4 I0=$abc$32570$n2819 I1=$abc$32570$n4856 I2=$abc$32570$n3169 I3=$abc$32570$n3172 O=lm32_cpu.x_result[15]
.param LUT_INIT 1111111101110000
.gate SB_LUT4 I0=lm32_cpu.logic_op_x[2] I1=lm32_cpu.logic_op_x[3] I2=lm32_cpu.operand_1_x[14] I3=lm32_cpu.operand_0_x[14] O=$abc$32570$n4858
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=lm32_cpu.logic_op_x[1] I1=lm32_cpu.logic_op_x[0] I2=lm32_cpu.operand_1_x[14] I3=$abc$32570$n4858 O=$abc$32570$n4859
.param LUT_INIT 0000010111110011
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.result_x[14] I1=$abc$32570$n4859 I2=lm32_cpu.x_result_sel_sext_x I3=lm32_cpu.x_result_sel_mc_arith_x O=$abc$32570$n4860_1
.param LUT_INIT 1111101011110011
.gate SB_LUT4 I0=$abc$32570$n3185 I1=$abc$32570$n4860_1 I2=lm32_cpu.x_result_sel_csr_x I3=$false O=$abc$32570$n4861
.param LUT_INIT 00001011
.gate SB_LUT4 I0=lm32_cpu.d_result_0[13] I1=lm32_cpu.mc_arithmetic.a[13] I2=$abc$32570$n2461_1 I3=$abc$32570$n2520 O=$abc$32570$n4862
.param LUT_INIT 0101001111111111
.gate SB_LUT4 I0=$abc$32570$n3215 I1=$abc$32570$n4862 I2=$false I3=$false O=$abc$32570$n968
.param LUT_INIT 1011
.gate SB_LUT4 I0=lm32_cpu.logic_op_x[2] I1=lm32_cpu.logic_op_x[3] I2=lm32_cpu.operand_1_x[13] I3=lm32_cpu.operand_0_x[13] O=$abc$32570$n4864
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=lm32_cpu.logic_op_x[1] I1=lm32_cpu.logic_op_x[0] I2=lm32_cpu.operand_1_x[13] I3=$abc$32570$n4864 O=$abc$32570$n4865
.param LUT_INIT 0000010111110011
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.result_x[13] I1=$abc$32570$n4865 I2=lm32_cpu.x_result_sel_sext_x I3=lm32_cpu.x_result_sel_mc_arith_x O=$abc$32570$n4866_1
.param LUT_INIT 1111101011110011
.gate SB_LUT4 I0=$abc$32570$n3206_1 I1=$abc$32570$n4866_1 I2=lm32_cpu.x_result_sel_csr_x I3=$false O=$abc$32570$n4867
.param LUT_INIT 00001011
.gate SB_LUT4 I0=lm32_cpu.d_result_0[12] I1=lm32_cpu.mc_arithmetic.a[12] I2=$abc$32570$n2461_1 I3=$abc$32570$n2520 O=$abc$32570$n4868
.param LUT_INIT 0101001111111111
.gate SB_LUT4 I0=$abc$32570$n3239 I1=$abc$32570$n4868 I2=$false I3=$false O=$abc$32570$n973
.param LUT_INIT 1011
.gate SB_LUT4 I0=lm32_cpu.logic_op_x[2] I1=lm32_cpu.logic_op_x[3] I2=lm32_cpu.operand_1_x[12] I3=lm32_cpu.operand_0_x[12] O=$abc$32570$n4870_1
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=lm32_cpu.logic_op_x[0] I1=lm32_cpu.logic_op_x[1] I2=lm32_cpu.operand_1_x[12] I3=$abc$32570$n4870_1 O=$abc$32570$n4871_1
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.result_x[12] I1=$abc$32570$n4871_1 I2=lm32_cpu.x_result_sel_sext_x I3=lm32_cpu.x_result_sel_mc_arith_x O=$abc$32570$n4872_1
.param LUT_INIT 1111101011111100
.gate SB_LUT4 I0=$abc$32570$n3233_1 I1=$abc$32570$n4872_1 I2=lm32_cpu.x_result_sel_csr_x I3=$abc$32570$n3234 O=$abc$32570$n4873_1
.param LUT_INIT 0000101111111111
.gate SB_LUT4 I0=$abc$32570$n3237 I1=$abc$32570$n4873_1 I2=$false I3=$false O=lm32_cpu.x_result[12]
.param LUT_INIT 1011
.gate SB_LUT4 I0=lm32_cpu.logic_op_x[2] I1=lm32_cpu.logic_op_x[3] I2=lm32_cpu.operand_1_x[11] I3=lm32_cpu.operand_0_x[11] O=$abc$32570$n4875_1
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=lm32_cpu.logic_op_x[0] I1=lm32_cpu.logic_op_x[1] I2=lm32_cpu.operand_1_x[11] I3=$abc$32570$n4875_1 O=$abc$32570$n4876_1
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.result_x[11] I1=$abc$32570$n4876_1 I2=lm32_cpu.x_result_sel_sext_x I3=lm32_cpu.x_result_sel_mc_arith_x O=$abc$32570$n4877_1
.param LUT_INIT 1111101011111100
.gate SB_LUT4 I0=$abc$32570$n3255 I1=$abc$32570$n4877_1 I2=lm32_cpu.x_result_sel_csr_x I3=$abc$32570$n3256_1 O=$abc$32570$n4878_1
.param LUT_INIT 0000101111111111
.gate SB_LUT4 I0=$abc$32570$n3259 I1=$abc$32570$n4878_1 I2=$false I3=$false O=lm32_cpu.x_result[11]
.param LUT_INIT 1011
.gate SB_LUT4 I0=lm32_cpu.logic_op_x[2] I1=lm32_cpu.logic_op_x[3] I2=lm32_cpu.operand_1_x[10] I3=lm32_cpu.operand_0_x[10] O=$abc$32570$n4880_1
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=lm32_cpu.logic_op_x[0] I1=lm32_cpu.logic_op_x[1] I2=lm32_cpu.operand_1_x[10] I3=$abc$32570$n4880_1 O=$abc$32570$n4881_1
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.result_x[10] I1=$abc$32570$n4881_1 I2=lm32_cpu.x_result_sel_sext_x I3=lm32_cpu.x_result_sel_mc_arith_x O=$abc$32570$n4882_1
.param LUT_INIT 1111101011111100
.gate SB_LUT4 I0=$abc$32570$n3276_1 I1=$abc$32570$n4882_1 I2=lm32_cpu.x_result_sel_csr_x I3=$abc$32570$n3277 O=$abc$32570$n4883_1
.param LUT_INIT 0000101111111111
.gate SB_LUT4 I0=$abc$32570$n3280 I1=$abc$32570$n4883_1 I2=$false I3=$false O=lm32_cpu.x_result[10]
.param LUT_INIT 1011
.gate SB_LUT4 I0=lm32_cpu.logic_op_x[2] I1=lm32_cpu.logic_op_x[3] I2=lm32_cpu.operand_1_x[9] I3=lm32_cpu.operand_0_x[9] O=$abc$32570$n4885_1
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=lm32_cpu.logic_op_x[1] I1=lm32_cpu.logic_op_x[0] I2=lm32_cpu.operand_1_x[9] I3=$abc$32570$n4885_1 O=$abc$32570$n4886_1
.param LUT_INIT 0000010111110011
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.result_x[9] I1=$abc$32570$n4886_1 I2=lm32_cpu.x_result_sel_sext_x I3=lm32_cpu.x_result_sel_mc_arith_x O=$abc$32570$n4887_1
.param LUT_INIT 1111101011110011
.gate SB_LUT4 I0=$abc$32570$n3294 I1=$abc$32570$n4887_1 I2=lm32_cpu.x_result_sel_csr_x I3=$false O=$abc$32570$n4888_1
.param LUT_INIT 00001011
.gate SB_LUT4 I0=lm32_cpu.d_result_0[8] I1=lm32_cpu.mc_arithmetic.a[8] I2=$abc$32570$n2461_1 I3=$abc$32570$n2520 O=$abc$32570$n4889_1
.param LUT_INIT 0101001111111111
.gate SB_LUT4 I0=$abc$32570$n3324_1 I1=$abc$32570$n4889_1 I2=$false I3=$false O=$abc$32570$n993
.param LUT_INIT 1011
.gate SB_LUT4 I0=lm32_cpu.logic_op_x[2] I1=lm32_cpu.logic_op_x[3] I2=lm32_cpu.operand_1_x[8] I3=lm32_cpu.operand_0_x[8] O=$abc$32570$n4891_1
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=lm32_cpu.logic_op_x[0] I1=lm32_cpu.logic_op_x[1] I2=lm32_cpu.operand_1_x[8] I3=$abc$32570$n4891_1 O=$abc$32570$n4892_1
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.result_x[8] I1=$abc$32570$n4892_1 I2=lm32_cpu.x_result_sel_sext_x I3=lm32_cpu.x_result_sel_mc_arith_x O=$abc$32570$n4893_1
.param LUT_INIT 1111101011111100
.gate SB_LUT4 I0=$abc$32570$n2805 I1=lm32_cpu.load_store_unit.data_w[23] I2=$abc$32570$n2800 I3=$abc$32570$n3334_1 O=$abc$32570$n4896_1
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=$abc$32570$n4896_1 I1=$abc$32570$n2794 I2=lm32_cpu.operand_w[7] I3=lm32_cpu.w_result_sel_load_w O=lm32_cpu.w_result[7]
.param LUT_INIT 0111011111110000
.gate SB_LUT4 I0=lm32_cpu.logic_op_x[2] I1=lm32_cpu.logic_op_x[3] I2=lm32_cpu.operand_1_x[7] I3=lm32_cpu.operand_0_x[7] O=$abc$32570$n4898_1
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=lm32_cpu.logic_op_x[0] I1=lm32_cpu.logic_op_x[1] I2=lm32_cpu.operand_1_x[7] I3=$abc$32570$n4898_1 O=$abc$32570$n4899_1
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.result_x[7] I1=$abc$32570$n4899_1 I2=lm32_cpu.x_result_sel_sext_x I3=lm32_cpu.x_result_sel_mc_arith_x O=$abc$32570$n4900_1
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=lm32_cpu.logic_op_x[2] I1=lm32_cpu.logic_op_x[3] I2=lm32_cpu.operand_1_x[6] I3=lm32_cpu.operand_0_x[6] O=$abc$32570$n4901_1
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=lm32_cpu.logic_op_x[0] I1=lm32_cpu.logic_op_x[1] I2=lm32_cpu.operand_1_x[6] I3=$abc$32570$n4901_1 O=$abc$32570$n4902_1
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.result_x[6] I1=$abc$32570$n4902_1 I2=lm32_cpu.x_result_sel_sext_x I3=lm32_cpu.x_result_sel_mc_arith_x O=$abc$32570$n4903_1
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=lm32_cpu.logic_op_x[2] I1=lm32_cpu.logic_op_x[3] I2=lm32_cpu.operand_1_x[5] I3=lm32_cpu.operand_0_x[5] O=$abc$32570$n4904_1
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=lm32_cpu.logic_op_x[1] I1=lm32_cpu.logic_op_x[0] I2=lm32_cpu.operand_1_x[5] I3=$abc$32570$n4904_1 O=$abc$32570$n4905_1
.param LUT_INIT 0000010111110011
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.result_x[5] I1=$abc$32570$n4905_1 I2=lm32_cpu.x_result_sel_sext_x I3=lm32_cpu.x_result_sel_mc_arith_x O=$abc$32570$n4906_1
.param LUT_INIT 0000010100001100
.gate SB_LUT4 I0=lm32_cpu.logic_op_x[2] I1=lm32_cpu.logic_op_x[3] I2=lm32_cpu.operand_1_x[4] I3=lm32_cpu.operand_0_x[4] O=$abc$32570$n4907_1
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=lm32_cpu.logic_op_x[0] I1=lm32_cpu.logic_op_x[1] I2=lm32_cpu.operand_1_x[4] I3=$abc$32570$n4907_1 O=$abc$32570$n4908_1
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.result_x[4] I1=$abc$32570$n4908_1 I2=lm32_cpu.x_result_sel_sext_x I3=lm32_cpu.x_result_sel_mc_arith_x O=$abc$32570$n4909_1
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=lm32_cpu.logic_op_x[2] I1=lm32_cpu.logic_op_x[3] I2=lm32_cpu.operand_1_x[3] I3=lm32_cpu.operand_0_x[3] O=$abc$32570$n4910_1
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=lm32_cpu.logic_op_x[1] I1=lm32_cpu.logic_op_x[0] I2=lm32_cpu.operand_1_x[3] I3=$abc$32570$n4910_1 O=$abc$32570$n4911_1
.param LUT_INIT 0000010111110011
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.result_x[3] I1=$abc$32570$n4911_1 I2=lm32_cpu.x_result_sel_sext_x I3=lm32_cpu.x_result_sel_mc_arith_x O=$abc$32570$n4912_1
.param LUT_INIT 0000010100001100
.gate SB_LUT4 I0=lm32_cpu.logic_op_x[2] I1=lm32_cpu.logic_op_x[3] I2=lm32_cpu.operand_1_x[2] I3=lm32_cpu.operand_0_x[2] O=$abc$32570$n4913_1
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=lm32_cpu.logic_op_x[0] I1=lm32_cpu.logic_op_x[1] I2=lm32_cpu.operand_1_x[2] I3=$abc$32570$n4913_1 O=$abc$32570$n4914_1
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.result_x[2] I1=$abc$32570$n4914_1 I2=lm32_cpu.x_result_sel_sext_x I3=lm32_cpu.x_result_sel_mc_arith_x O=$abc$32570$n4915_1
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=lm32_cpu.logic_op_x[2] I1=lm32_cpu.logic_op_x[3] I2=lm32_cpu.operand_1_x[1] I3=lm32_cpu.operand_0_x[1] O=$abc$32570$n4916_1
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=lm32_cpu.logic_op_x[0] I1=lm32_cpu.logic_op_x[1] I2=lm32_cpu.operand_1_x[1] I3=$abc$32570$n4916_1 O=$abc$32570$n4917_1
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.result_x[1] I1=$abc$32570$n4917_1 I2=lm32_cpu.x_result_sel_sext_x I3=lm32_cpu.x_result_sel_mc_arith_x O=$abc$32570$n4918_1
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=lm32_cpu.logic_op_x[2] I1=lm32_cpu.logic_op_x[3] I2=lm32_cpu.operand_1_x[0] I3=lm32_cpu.operand_0_x[0] O=$abc$32570$n4919_1
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=lm32_cpu.logic_op_x[0] I1=lm32_cpu.logic_op_x[1] I2=lm32_cpu.operand_1_x[0] I3=$abc$32570$n4919_1 O=$abc$32570$n4920_1
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.result_x[0] I1=$abc$32570$n4920_1 I2=lm32_cpu.x_result_sel_sext_x I3=lm32_cpu.x_result_sel_mc_arith_x O=$abc$32570$n4921_1
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=lm32_cpu.m_result_sel_compare_m I1=lm32_cpu.operand_m[30] I2=lm32_cpu.x_result[30] I3=$abc$32570$n4713 O=$abc$32570$n4922_1
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$32570$n2844_1 I1=$abc$32570$n2840 I2=$abc$32570$n3489_1 I3=$abc$32570$n3519_1 O=$abc$32570$n4923_1
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=$abc$32570$n4923_1 I1=$abc$32570$n4922_1 I2=$abc$32570$n2512 I3=$abc$32570$n4713 O=lm32_cpu.bypass_data_1[30]
.param LUT_INIT 1100110011001010
.gate SB_LUT4 I0=lm32_cpu.m_result_sel_compare_m I1=lm32_cpu.operand_m[29] I2=lm32_cpu.x_result[29] I3=$abc$32570$n4713 O=$abc$32570$n4925_1
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$32570$n2866_1 I1=$abc$32570$n2862_1 I2=$abc$32570$n3489_1 I3=$abc$32570$n3530_1 O=$abc$32570$n4926_1
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=$abc$32570$n4926_1 I1=$abc$32570$n4925_1 I2=$abc$32570$n2512 I3=$abc$32570$n4713 O=lm32_cpu.bypass_data_1[29]
.param LUT_INIT 1100110011000101
.gate SB_LUT4 I0=lm32_cpu.m_result_sel_compare_m I1=lm32_cpu.operand_m[28] I2=lm32_cpu.x_result[28] I3=$abc$32570$n4713 O=$abc$32570$n4928_1
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$32570$n2886_1 I1=$abc$32570$n2882_1 I2=$abc$32570$n3489_1 I3=$abc$32570$n3540_1 O=$abc$32570$n4929_1
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=$abc$32570$n4929_1 I1=$abc$32570$n4928_1 I2=$abc$32570$n2512 I3=$abc$32570$n4713 O=lm32_cpu.bypass_data_1[28]
.param LUT_INIT 1100110011000101
.gate SB_LUT4 I0=lm32_cpu.m_result_sel_compare_m I1=lm32_cpu.operand_m[27] I2=lm32_cpu.x_result[27] I3=$abc$32570$n4713 O=$abc$32570$n4931
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$32570$n2906_1 I1=$abc$32570$n2902 I2=$abc$32570$n3489_1 I3=$abc$32570$n3550_1 O=$abc$32570$n4932_1
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=$abc$32570$n4932_1 I1=$abc$32570$n4931 I2=$abc$32570$n2512 I3=$abc$32570$n4713 O=lm32_cpu.bypass_data_1[27]
.param LUT_INIT 1100110011000101
.gate SB_LUT4 I0=lm32_cpu.m_result_sel_compare_m I1=lm32_cpu.operand_m[26] I2=lm32_cpu.x_result[26] I3=$abc$32570$n4713 O=$abc$32570$n4934_1
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$32570$n2929 I1=$abc$32570$n2925_1 I2=$abc$32570$n3489_1 I3=$abc$32570$n3560_1 O=$abc$32570$n4935_1
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=$abc$32570$n4935_1 I1=$abc$32570$n4934_1 I2=$abc$32570$n2512 I3=$abc$32570$n4713 O=lm32_cpu.bypass_data_1[26]
.param LUT_INIT 1100110011000101
.gate SB_LUT4 I0=lm32_cpu.m_result_sel_compare_m I1=lm32_cpu.operand_m[25] I2=lm32_cpu.x_result[25] I3=$abc$32570$n4713 O=$abc$32570$n4937_1
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$32570$n2951_1 I1=$abc$32570$n2947 I2=$abc$32570$n3489_1 I3=$abc$32570$n3570_1 O=$abc$32570$n4938_1
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=$abc$32570$n4938_1 I1=$abc$32570$n4937_1 I2=$abc$32570$n2512 I3=$abc$32570$n4713 O=lm32_cpu.bypass_data_1[25]
.param LUT_INIT 1100110011000101
.gate SB_LUT4 I0=lm32_cpu.m_result_sel_compare_m I1=lm32_cpu.operand_m[24] I2=lm32_cpu.x_result[24] I3=$abc$32570$n4713 O=$abc$32570$n4940_1
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$32570$n2973_1 I1=$abc$32570$n2969_1 I2=$abc$32570$n3489_1 I3=$abc$32570$n3580_1 O=$abc$32570$n4941_1
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=$abc$32570$n4941_1 I1=$abc$32570$n4940_1 I2=$abc$32570$n2512 I3=$abc$32570$n4713 O=lm32_cpu.bypass_data_1[24]
.param LUT_INIT 1100110011000101
.gate SB_LUT4 I0=lm32_cpu.m_result_sel_compare_m I1=lm32_cpu.operand_m[23] I2=lm32_cpu.x_result[23] I3=$abc$32570$n4713 O=$abc$32570$n4943_1
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$32570$n2993 I1=$abc$32570$n2989_1 I2=$abc$32570$n3489_1 I3=$abc$32570$n3590_1 O=$abc$32570$n4944_1
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=$abc$32570$n4944_1 I1=$abc$32570$n4943_1 I2=$abc$32570$n2512 I3=$abc$32570$n4713 O=lm32_cpu.bypass_data_1[23]
.param LUT_INIT 1100110011000101
.gate SB_LUT4 I0=lm32_cpu.m_result_sel_compare_m I1=lm32_cpu.operand_m[22] I2=lm32_cpu.x_result[22] I3=$abc$32570$n4713 O=$abc$32570$n4946_1
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$32570$n3015 I1=$abc$32570$n3011 I2=$abc$32570$n3489_1 I3=$abc$32570$n3600_1 O=$abc$32570$n4947_1
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=$abc$32570$n4947_1 I1=$abc$32570$n4946_1 I2=$abc$32570$n2512 I3=$abc$32570$n4713 O=lm32_cpu.bypass_data_1[22]
.param LUT_INIT 1100110011000101
.gate SB_LUT4 I0=lm32_cpu.m_result_sel_compare_m I1=lm32_cpu.operand_m[21] I2=lm32_cpu.x_result[21] I3=$abc$32570$n4713 O=$abc$32570$n4949_1
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$32570$n3037 I1=$abc$32570$n3033 I2=$abc$32570$n3489_1 I3=$abc$32570$n3610_1 O=$abc$32570$n4950_1
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=$abc$32570$n4950_1 I1=$abc$32570$n4949_1 I2=$abc$32570$n2512 I3=$abc$32570$n4713 O=lm32_cpu.bypass_data_1[21]
.param LUT_INIT 1100110011000101
.gate SB_LUT4 I0=lm32_cpu.m_result_sel_compare_m I1=lm32_cpu.operand_m[20] I2=lm32_cpu.x_result[20] I3=$abc$32570$n4713 O=$abc$32570$n4952_1
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$32570$n3057 I1=$abc$32570$n3053 I2=$abc$32570$n3489_1 I3=$abc$32570$n3620_1 O=$abc$32570$n4953_1
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=$abc$32570$n4953_1 I1=$abc$32570$n4952_1 I2=$abc$32570$n2512 I3=$abc$32570$n4713 O=lm32_cpu.bypass_data_1[20]
.param LUT_INIT 1100110011000101
.gate SB_LUT4 I0=lm32_cpu.m_result_sel_compare_m I1=lm32_cpu.operand_m[19] I2=lm32_cpu.x_result[19] I3=$abc$32570$n4713 O=$abc$32570$n4955_1
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$32570$n3077 I1=$abc$32570$n3073_1 I2=$abc$32570$n3489_1 I3=$abc$32570$n3630_1 O=$abc$32570$n4956_1
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=$abc$32570$n4956_1 I1=$abc$32570$n4955_1 I2=$abc$32570$n2512 I3=$abc$32570$n4713 O=lm32_cpu.bypass_data_1[19]
.param LUT_INIT 1100110011000101
.gate SB_LUT4 I0=lm32_cpu.m_result_sel_compare_m I1=lm32_cpu.operand_m[18] I2=lm32_cpu.x_result[18] I3=$abc$32570$n4713 O=$abc$32570$n4958_1
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$32570$n3097 I1=$abc$32570$n3093 I2=$abc$32570$n3489_1 I3=$abc$32570$n3640_1 O=$abc$32570$n4959_1
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=$abc$32570$n4959_1 I1=$abc$32570$n4958_1 I2=$abc$32570$n2512 I3=$abc$32570$n4713 O=lm32_cpu.bypass_data_1[18]
.param LUT_INIT 1100110011000101
.gate SB_LUT4 I0=lm32_cpu.m_result_sel_compare_m I1=lm32_cpu.operand_m[17] I2=lm32_cpu.x_result[17] I3=$abc$32570$n4713 O=$abc$32570$n4961_1
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$32570$n3119_1 I1=$abc$32570$n3115 I2=$abc$32570$n3489_1 I3=$abc$32570$n3650_1 O=$abc$32570$n4962_1
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=$abc$32570$n4962_1 I1=$abc$32570$n4961_1 I2=$abc$32570$n2512 I3=$abc$32570$n4713 O=lm32_cpu.bypass_data_1[17]
.param LUT_INIT 1100110011000101
.gate SB_LUT4 I0=lm32_cpu.m_result_sel_compare_m I1=lm32_cpu.operand_m[16] I2=lm32_cpu.x_result[16] I3=$abc$32570$n4713 O=$abc$32570$n4964_1
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$32570$n3139_1 I1=$abc$32570$n3135_1 I2=$abc$32570$n3489_1 I3=$abc$32570$n3660_1 O=$abc$32570$n4965_1
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=$abc$32570$n4965_1 I1=$abc$32570$n4964_1 I2=$abc$32570$n2512 I3=$abc$32570$n4713 O=lm32_cpu.bypass_data_1[16]
.param LUT_INIT 1100110011000101
.gate SB_LUT4 I0=lm32_cpu.mc_arithmetic.state[0] I1=$abc$32570$n3797_1 I2=$abc$32570$n2461_1 I3=$false O=$abc$32570$n4967_1
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$32570$n3802_1 I1=$abc$32570$n4967_1 I2=lm32_cpu.mc_arithmetic.state[2] I3=lm32_cpu.mc_arithmetic.state[1] O=$abc$32570$n1169
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=$abc$32570$n3505_1 I1=lm32_cpu.d_result_1[4] I2=lm32_cpu.mc_arithmetic.cycles[4] I3=$abc$32570$n2461_1 O=$abc$32570$n4969_1
.param LUT_INIT 0100010011110000
.gate SB_LUT4 I0=$abc$32570$n3814_1 I1=$abc$32570$n5354 I2=$abc$32570$n4969_1 I3=$abc$32570$n2520 O=$abc$32570$n1178
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=$abc$32570$n3505_1 I1=lm32_cpu.d_result_1[3] I2=lm32_cpu.mc_arithmetic.cycles[3] I3=$abc$32570$n2461_1 O=$abc$32570$n4971_1
.param LUT_INIT 0100010011110000
.gate SB_LUT4 I0=$abc$32570$n3814_1 I1=$abc$32570$n5353 I2=$abc$32570$n4971_1 I3=$abc$32570$n2520 O=$abc$32570$n1181
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=$abc$32570$n3505_1 I1=lm32_cpu.d_result_1[2] I2=lm32_cpu.mc_arithmetic.cycles[2] I3=$abc$32570$n2461_1 O=$abc$32570$n4973_1
.param LUT_INIT 0100010011110000
.gate SB_LUT4 I0=$abc$32570$n3814_1 I1=$abc$32570$n5352 I2=$abc$32570$n4973_1 I3=$abc$32570$n2520 O=$abc$32570$n1184
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=$abc$32570$n3505_1 I1=lm32_cpu.d_result_1[0] I2=lm32_cpu.mc_arithmetic.cycles[0] I3=$abc$32570$n2461_1 O=$abc$32570$n4975_1
.param LUT_INIT 0100010011110000
.gate SB_LUT4 I0=$abc$32570$n3814_1 I1=$abc$32570$n5351 I2=$abc$32570$n4975_1 I3=$abc$32570$n2520 O=$abc$32570$n1190
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=$abc$32570$n3889 I1=uart_storage_full[0] I2=interface_adr[2] I3=$abc$32570$n4062 O=$abc$32570$n4977_1
.param LUT_INIT 0111011101110000
.gate SB_LUT4 I0=$abc$32570$n2859 I1=$abc$32570$n2860 I2=$abc$32570$n2839 I3=$false O=$abc$32570$n4978_1
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$32570$n4978_1 I1=uart_tx_pending I2=interface_adr[2] I3=$abc$32570$n2538 O=$abc$32570$n4979_1
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=$abc$32570$n4979_1 I1=$abc$32570$n4977_1 I2=$abc$32570$n2536 I3=$false O=$abc$32570$n3451
.param LUT_INIT 01110000
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.instruction_d[23] I1=lm32_cpu.write_idx_w[2] I2=lm32_cpu.write_enable_q_w I3=$abc$32570$n4722_1 O=$abc$32570$n4981_1
.param LUT_INIT 1001000000000000
.gate SB_LUT4 I0=lm32_cpu.instruction_unit.instruction_d[24] I1=lm32_cpu.write_idx_w[3] I2=lm32_cpu.instruction_unit.instruction_d[25] I3=lm32_cpu.write_idx_w[4] O=$abc$32570$n4982_1
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$abc$32570$n4981_1 I1=$abc$32570$n4982_1 I2=$false I3=$false O=$abc$32570$n4983_1
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$32570$n2828_1 I1=lm32_cpu.interrupt_unit.im[8] I2=lm32_cpu.cc[8] I3=$abc$32570$n2830 O=$abc$32570$n4984_1
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$32570$n3319 I1=$abc$32570$n4893_1 I2=$abc$32570$n4984_1 I3=lm32_cpu.x_result_sel_csr_x O=$abc$32570$n4985_1
.param LUT_INIT 0000111101000100
.gate SB_LUT4 I0=lm32_cpu.x_result_sel_add_x I1=$abc$32570$n4985_1 I2=$abc$32570$n3322_1 I3=$false O=lm32_cpu.x_result[8]
.param LUT_INIT 11110100
.gate SB_LUT4 I0=$false I1=$true I2=uart_phy_tx_bitcount[0] I3=$false O=$abc$32570$n3606
.attr src "top.v:593"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=uart_phy_tx_bitcount[0] CO=$auto$alumacc.cc:474:replace_alu$3396.C[2] I0=$false I1=uart_phy_tx_bitcount[1]
.attr src "top.v:593"
.gate SB_LUT4 I0=$false I1=$false I2=uart_phy_tx_bitcount[2] I3=$auto$alumacc.cc:474:replace_alu$3396.C[2] O=$abc$32570$n3610
.attr src "top.v:593"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3396.C[2] CO=$auto$alumacc.cc:474:replace_alu$3396.C[3] I0=$false I1=uart_phy_tx_bitcount[2]
.attr src "top.v:593"
.gate SB_LUT4 I0=$false I1=$false I2=uart_phy_tx_bitcount[3] I3=$auto$alumacc.cc:474:replace_alu$3396.C[3] O=$abc$32570$n3612
.attr src "top.v:593"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=uart_phy_storage_full[0] I2=uart_phy_phase_accumulator_tx[0] I3=$false O=$abc$32570$n3629
.attr src "top.v:609"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$alumacc.cc:474:replace_alu$3399.C[1] I0=uart_phy_storage_full[0] I1=uart_phy_phase_accumulator_tx[0]
.attr src "top.v:609"
.gate SB_LUT4 I0=$false I1=uart_phy_storage_full[10] I2=uart_phy_phase_accumulator_tx[10] I3=$auto$alumacc.cc:474:replace_alu$3399.C[10] O=$abc$32570$n3649
.attr src "top.v:609"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3399.C[10] CO=$auto$alumacc.cc:474:replace_alu$3399.C[11] I0=uart_phy_storage_full[10] I1=uart_phy_phase_accumulator_tx[10]
.attr src "top.v:609"
.gate SB_LUT4 I0=$false I1=uart_phy_storage_full[11] I2=uart_phy_phase_accumulator_tx[11] I3=$auto$alumacc.cc:474:replace_alu$3399.C[11] O=$abc$32570$n3651
.attr src "top.v:609"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3399.C[11] CO=$auto$alumacc.cc:474:replace_alu$3399.C[12] I0=uart_phy_storage_full[11] I1=uart_phy_phase_accumulator_tx[11]
.attr src "top.v:609"
.gate SB_LUT4 I0=$false I1=uart_phy_storage_full[12] I2=uart_phy_phase_accumulator_tx[12] I3=$auto$alumacc.cc:474:replace_alu$3399.C[12] O=$abc$32570$n3653
.attr src "top.v:609"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3399.C[12] CO=$auto$alumacc.cc:474:replace_alu$3399.C[13] I0=uart_phy_storage_full[12] I1=uart_phy_phase_accumulator_tx[12]
.attr src "top.v:609"
.gate SB_LUT4 I0=$false I1=uart_phy_storage_full[13] I2=uart_phy_phase_accumulator_tx[13] I3=$auto$alumacc.cc:474:replace_alu$3399.C[13] O=$abc$32570$n3655
.attr src "top.v:609"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3399.C[13] CO=$auto$alumacc.cc:474:replace_alu$3399.C[14] I0=uart_phy_storage_full[13] I1=uart_phy_phase_accumulator_tx[13]
.attr src "top.v:609"
.gate SB_LUT4 I0=$false I1=uart_phy_storage_full[14] I2=uart_phy_phase_accumulator_tx[14] I3=$auto$alumacc.cc:474:replace_alu$3399.C[14] O=$abc$32570$n3657
.attr src "top.v:609"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3399.C[14] CO=$auto$alumacc.cc:474:replace_alu$3399.C[15] I0=uart_phy_storage_full[14] I1=uart_phy_phase_accumulator_tx[14]
.attr src "top.v:609"
.gate SB_LUT4 I0=$false I1=uart_phy_storage_full[15] I2=uart_phy_phase_accumulator_tx[15] I3=$auto$alumacc.cc:474:replace_alu$3399.C[15] O=$abc$32570$n3659
.attr src "top.v:609"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3399.C[15] CO=$auto$alumacc.cc:474:replace_alu$3399.C[16] I0=uart_phy_storage_full[15] I1=uart_phy_phase_accumulator_tx[15]
.attr src "top.v:609"
.gate SB_LUT4 I0=$false I1=uart_phy_storage_full[16] I2=uart_phy_phase_accumulator_tx[16] I3=$auto$alumacc.cc:474:replace_alu$3399.C[16] O=$abc$32570$n3661
.attr src "top.v:609"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3399.C[16] CO=$auto$alumacc.cc:474:replace_alu$3399.C[17] I0=uart_phy_storage_full[16] I1=uart_phy_phase_accumulator_tx[16]
.attr src "top.v:609"
.gate SB_LUT4 I0=$false I1=uart_phy_storage_full[17] I2=uart_phy_phase_accumulator_tx[17] I3=$auto$alumacc.cc:474:replace_alu$3399.C[17] O=$abc$32570$n3663
.attr src "top.v:609"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3399.C[17] CO=$auto$alumacc.cc:474:replace_alu$3399.C[18] I0=uart_phy_storage_full[17] I1=uart_phy_phase_accumulator_tx[17]
.attr src "top.v:609"
.gate SB_LUT4 I0=$false I1=uart_phy_storage_full[18] I2=uart_phy_phase_accumulator_tx[18] I3=$auto$alumacc.cc:474:replace_alu$3399.C[18] O=$abc$32570$n3665
.attr src "top.v:609"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3399.C[18] CO=$auto$alumacc.cc:474:replace_alu$3399.C[19] I0=uart_phy_storage_full[18] I1=uart_phy_phase_accumulator_tx[18]
.attr src "top.v:609"
.gate SB_LUT4 I0=$false I1=uart_phy_storage_full[19] I2=uart_phy_phase_accumulator_tx[19] I3=$auto$alumacc.cc:474:replace_alu$3399.C[19] O=$abc$32570$n3667
.attr src "top.v:609"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3399.C[19] CO=$auto$alumacc.cc:474:replace_alu$3399.C[20] I0=uart_phy_storage_full[19] I1=uart_phy_phase_accumulator_tx[19]
.attr src "top.v:609"
.gate SB_LUT4 I0=$false I1=uart_phy_storage_full[1] I2=uart_phy_phase_accumulator_tx[1] I3=$auto$alumacc.cc:474:replace_alu$3399.C[1] O=$abc$32570$n3631
.attr src "top.v:609"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3399.C[1] CO=$auto$alumacc.cc:474:replace_alu$3399.C[2] I0=uart_phy_storage_full[1] I1=uart_phy_phase_accumulator_tx[1]
.attr src "top.v:609"
.gate SB_LUT4 I0=$false I1=uart_phy_storage_full[20] I2=uart_phy_phase_accumulator_tx[20] I3=$auto$alumacc.cc:474:replace_alu$3399.C[20] O=$abc$32570$n3669
.attr src "top.v:609"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3399.C[20] CO=$auto$alumacc.cc:474:replace_alu$3399.C[21] I0=uart_phy_storage_full[20] I1=uart_phy_phase_accumulator_tx[20]
.attr src "top.v:609"
.gate SB_LUT4 I0=$false I1=uart_phy_storage_full[21] I2=uart_phy_phase_accumulator_tx[21] I3=$auto$alumacc.cc:474:replace_alu$3399.C[21] O=$abc$32570$n3671
.attr src "top.v:609"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3399.C[21] CO=$auto$alumacc.cc:474:replace_alu$3399.C[22] I0=uart_phy_storage_full[21] I1=uart_phy_phase_accumulator_tx[21]
.attr src "top.v:609"
.gate SB_LUT4 I0=$false I1=uart_phy_storage_full[22] I2=uart_phy_phase_accumulator_tx[22] I3=$auto$alumacc.cc:474:replace_alu$3399.C[22] O=$abc$32570$n3673
.attr src "top.v:609"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3399.C[22] CO=$auto$alumacc.cc:474:replace_alu$3399.C[23] I0=uart_phy_storage_full[22] I1=uart_phy_phase_accumulator_tx[22]
.attr src "top.v:609"
.gate SB_LUT4 I0=$false I1=uart_phy_storage_full[23] I2=uart_phy_phase_accumulator_tx[23] I3=$auto$alumacc.cc:474:replace_alu$3399.C[23] O=$abc$32570$n3675
.attr src "top.v:609"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3399.C[23] CO=$auto$alumacc.cc:474:replace_alu$3399.C[24] I0=uart_phy_storage_full[23] I1=uart_phy_phase_accumulator_tx[23]
.attr src "top.v:609"
.gate SB_LUT4 I0=$false I1=uart_phy_storage_full[24] I2=uart_phy_phase_accumulator_tx[24] I3=$auto$alumacc.cc:474:replace_alu$3399.C[24] O=$abc$32570$n3677
.attr src "top.v:609"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3399.C[24] CO=$auto$alumacc.cc:474:replace_alu$3399.C[25] I0=uart_phy_storage_full[24] I1=uart_phy_phase_accumulator_tx[24]
.attr src "top.v:609"
.gate SB_LUT4 I0=$false I1=uart_phy_storage_full[25] I2=uart_phy_phase_accumulator_tx[25] I3=$auto$alumacc.cc:474:replace_alu$3399.C[25] O=$abc$32570$n3679
.attr src "top.v:609"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3399.C[25] CO=$auto$alumacc.cc:474:replace_alu$3399.C[26] I0=uart_phy_storage_full[25] I1=uart_phy_phase_accumulator_tx[25]
.attr src "top.v:609"
.gate SB_LUT4 I0=$false I1=uart_phy_storage_full[26] I2=uart_phy_phase_accumulator_tx[26] I3=$auto$alumacc.cc:474:replace_alu$3399.C[26] O=$abc$32570$n3681
.attr src "top.v:609"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3399.C[26] CO=$auto$alumacc.cc:474:replace_alu$3399.C[27] I0=uart_phy_storage_full[26] I1=uart_phy_phase_accumulator_tx[26]
.attr src "top.v:609"
.gate SB_LUT4 I0=$false I1=uart_phy_storage_full[27] I2=uart_phy_phase_accumulator_tx[27] I3=$auto$alumacc.cc:474:replace_alu$3399.C[27] O=$abc$32570$n3683
.attr src "top.v:609"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3399.C[27] CO=$auto$alumacc.cc:474:replace_alu$3399.C[28] I0=uart_phy_storage_full[27] I1=uart_phy_phase_accumulator_tx[27]
.attr src "top.v:609"
.gate SB_LUT4 I0=$false I1=uart_phy_storage_full[28] I2=uart_phy_phase_accumulator_tx[28] I3=$auto$alumacc.cc:474:replace_alu$3399.C[28] O=$abc$32570$n3685
.attr src "top.v:609"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3399.C[28] CO=$auto$alumacc.cc:474:replace_alu$3399.C[29] I0=uart_phy_storage_full[28] I1=uart_phy_phase_accumulator_tx[28]
.attr src "top.v:609"
.gate SB_LUT4 I0=$false I1=uart_phy_storage_full[29] I2=uart_phy_phase_accumulator_tx[29] I3=$auto$alumacc.cc:474:replace_alu$3399.C[29] O=$abc$32570$n3687
.attr src "top.v:609"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3399.C[29] CO=$auto$alumacc.cc:474:replace_alu$3399.C[30] I0=uart_phy_storage_full[29] I1=uart_phy_phase_accumulator_tx[29]
.attr src "top.v:609"
.gate SB_LUT4 I0=$false I1=uart_phy_storage_full[2] I2=uart_phy_phase_accumulator_tx[2] I3=$auto$alumacc.cc:474:replace_alu$3399.C[2] O=$abc$32570$n3633
.attr src "top.v:609"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3399.C[2] CO=$auto$alumacc.cc:474:replace_alu$3399.C[3] I0=uart_phy_storage_full[2] I1=uart_phy_phase_accumulator_tx[2]
.attr src "top.v:609"
.gate SB_LUT4 I0=$false I1=uart_phy_storage_full[30] I2=uart_phy_phase_accumulator_tx[30] I3=$auto$alumacc.cc:474:replace_alu$3399.C[30] O=$abc$32570$n3689
.attr src "top.v:609"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3399.C[30] CO=$auto$alumacc.cc:474:replace_alu$3399.C[31] I0=uart_phy_storage_full[30] I1=uart_phy_phase_accumulator_tx[30]
.attr src "top.v:609"
.gate SB_LUT4 I0=$false I1=uart_phy_storage_full[31] I2=uart_phy_phase_accumulator_tx[31] I3=$auto$alumacc.cc:474:replace_alu$3399.C[31] O=$abc$32570$n3691
.attr src "top.v:609"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3399.C[31] CO=$auto$alumacc.cc:474:replace_alu$3399.C[32] I0=uart_phy_storage_full[31] I1=uart_phy_phase_accumulator_tx[31]
.attr src "top.v:609"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=$auto$alumacc.cc:474:replace_alu$3399.C[32] O=$abc$32570$n3540
.attr src "top.v:609"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=uart_phy_storage_full[3] I2=uart_phy_phase_accumulator_tx[3] I3=$auto$alumacc.cc:474:replace_alu$3399.C[3] O=$abc$32570$n3635
.attr src "top.v:609"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3399.C[3] CO=$auto$alumacc.cc:474:replace_alu$3399.C[4] I0=uart_phy_storage_full[3] I1=uart_phy_phase_accumulator_tx[3]
.attr src "top.v:609"
.gate SB_LUT4 I0=$false I1=uart_phy_storage_full[4] I2=uart_phy_phase_accumulator_tx[4] I3=$auto$alumacc.cc:474:replace_alu$3399.C[4] O=$abc$32570$n3637
.attr src "top.v:609"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3399.C[4] CO=$auto$alumacc.cc:474:replace_alu$3399.C[5] I0=uart_phy_storage_full[4] I1=uart_phy_phase_accumulator_tx[4]
.attr src "top.v:609"
.gate SB_LUT4 I0=$false I1=uart_phy_storage_full[5] I2=uart_phy_phase_accumulator_tx[5] I3=$auto$alumacc.cc:474:replace_alu$3399.C[5] O=$abc$32570$n3639
.attr src "top.v:609"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3399.C[5] CO=$auto$alumacc.cc:474:replace_alu$3399.C[6] I0=uart_phy_storage_full[5] I1=uart_phy_phase_accumulator_tx[5]
.attr src "top.v:609"
.gate SB_LUT4 I0=$false I1=uart_phy_storage_full[6] I2=uart_phy_phase_accumulator_tx[6] I3=$auto$alumacc.cc:474:replace_alu$3399.C[6] O=$abc$32570$n3641
.attr src "top.v:609"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3399.C[6] CO=$auto$alumacc.cc:474:replace_alu$3399.C[7] I0=uart_phy_storage_full[6] I1=uart_phy_phase_accumulator_tx[6]
.attr src "top.v:609"
.gate SB_LUT4 I0=$false I1=uart_phy_storage_full[7] I2=uart_phy_phase_accumulator_tx[7] I3=$auto$alumacc.cc:474:replace_alu$3399.C[7] O=$abc$32570$n3643
.attr src "top.v:609"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3399.C[7] CO=$auto$alumacc.cc:474:replace_alu$3399.C[8] I0=uart_phy_storage_full[7] I1=uart_phy_phase_accumulator_tx[7]
.attr src "top.v:609"
.gate SB_LUT4 I0=$false I1=uart_phy_storage_full[8] I2=uart_phy_phase_accumulator_tx[8] I3=$auto$alumacc.cc:474:replace_alu$3399.C[8] O=$abc$32570$n3645
.attr src "top.v:609"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3399.C[8] CO=$auto$alumacc.cc:474:replace_alu$3399.C[9] I0=uart_phy_storage_full[8] I1=uart_phy_phase_accumulator_tx[8]
.attr src "top.v:609"
.gate SB_LUT4 I0=$false I1=uart_phy_storage_full[9] I2=uart_phy_phase_accumulator_tx[9] I3=$auto$alumacc.cc:474:replace_alu$3399.C[9] O=$abc$32570$n3647
.attr src "top.v:609"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3399.C[9] CO=$auto$alumacc.cc:474:replace_alu$3399.C[10] I0=uart_phy_storage_full[9] I1=uart_phy_phase_accumulator_tx[9]
.attr src "top.v:609"
.gate SB_LUT4 I0=$false I1=$true I2=uart_phy_rx_bitcount[0] I3=$false O=$abc$32570$n3531
.attr src "top.v:622"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=uart_phy_rx_bitcount[0] CO=$auto$alumacc.cc:474:replace_alu$3402.C[2] I0=$false I1=uart_phy_rx_bitcount[1]
.attr src "top.v:622"
.gate SB_LUT4 I0=$false I1=$false I2=uart_phy_rx_bitcount[2] I3=$auto$alumacc.cc:474:replace_alu$3402.C[2] O=$abc$32570$n3535
.attr src "top.v:622"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3402.C[2] CO=$auto$alumacc.cc:474:replace_alu$3402.C[3] I0=$false I1=uart_phy_rx_bitcount[2]
.attr src "top.v:622"
.gate SB_LUT4 I0=$false I1=$false I2=uart_phy_rx_bitcount[3] I3=$auto$alumacc.cc:474:replace_alu$3402.C[3] O=$abc$32570$n3537
.attr src "top.v:622"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=uart_phy_storage_full[0] I2=uart_phy_phase_accumulator_rx[0] I3=$false O=$abc$32570$n3542
.attr src "top.v:641"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$alumacc.cc:474:replace_alu$3405.C[1] I0=uart_phy_storage_full[0] I1=uart_phy_phase_accumulator_rx[0]
.attr src "top.v:641"
.gate SB_LUT4 I0=$false I1=uart_phy_storage_full[10] I2=uart_phy_phase_accumulator_rx[10] I3=$auto$alumacc.cc:474:replace_alu$3405.C[10] O=$abc$32570$n3562
.attr src "top.v:641"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3405.C[10] CO=$auto$alumacc.cc:474:replace_alu$3405.C[11] I0=uart_phy_storage_full[10] I1=uart_phy_phase_accumulator_rx[10]
.attr src "top.v:641"
.gate SB_LUT4 I0=$false I1=uart_phy_storage_full[11] I2=uart_phy_phase_accumulator_rx[11] I3=$auto$alumacc.cc:474:replace_alu$3405.C[11] O=$abc$32570$n3564
.attr src "top.v:641"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3405.C[11] CO=$auto$alumacc.cc:474:replace_alu$3405.C[12] I0=uart_phy_storage_full[11] I1=uart_phy_phase_accumulator_rx[11]
.attr src "top.v:641"
.gate SB_LUT4 I0=$false I1=uart_phy_storage_full[12] I2=uart_phy_phase_accumulator_rx[12] I3=$auto$alumacc.cc:474:replace_alu$3405.C[12] O=$abc$32570$n3566
.attr src "top.v:641"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3405.C[12] CO=$auto$alumacc.cc:474:replace_alu$3405.C[13] I0=uart_phy_storage_full[12] I1=uart_phy_phase_accumulator_rx[12]
.attr src "top.v:641"
.gate SB_LUT4 I0=$false I1=uart_phy_storage_full[13] I2=uart_phy_phase_accumulator_rx[13] I3=$auto$alumacc.cc:474:replace_alu$3405.C[13] O=$abc$32570$n3568
.attr src "top.v:641"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3405.C[13] CO=$auto$alumacc.cc:474:replace_alu$3405.C[14] I0=uart_phy_storage_full[13] I1=uart_phy_phase_accumulator_rx[13]
.attr src "top.v:641"
.gate SB_LUT4 I0=$false I1=uart_phy_storage_full[14] I2=uart_phy_phase_accumulator_rx[14] I3=$auto$alumacc.cc:474:replace_alu$3405.C[14] O=$abc$32570$n3570
.attr src "top.v:641"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3405.C[14] CO=$auto$alumacc.cc:474:replace_alu$3405.C[15] I0=uart_phy_storage_full[14] I1=uart_phy_phase_accumulator_rx[14]
.attr src "top.v:641"
.gate SB_LUT4 I0=$false I1=uart_phy_storage_full[15] I2=uart_phy_phase_accumulator_rx[15] I3=$auto$alumacc.cc:474:replace_alu$3405.C[15] O=$abc$32570$n3572
.attr src "top.v:641"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3405.C[15] CO=$auto$alumacc.cc:474:replace_alu$3405.C[16] I0=uart_phy_storage_full[15] I1=uart_phy_phase_accumulator_rx[15]
.attr src "top.v:641"
.gate SB_LUT4 I0=$false I1=uart_phy_storage_full[16] I2=uart_phy_phase_accumulator_rx[16] I3=$auto$alumacc.cc:474:replace_alu$3405.C[16] O=$abc$32570$n3574
.attr src "top.v:641"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3405.C[16] CO=$auto$alumacc.cc:474:replace_alu$3405.C[17] I0=uart_phy_storage_full[16] I1=uart_phy_phase_accumulator_rx[16]
.attr src "top.v:641"
.gate SB_LUT4 I0=$false I1=uart_phy_storage_full[17] I2=uart_phy_phase_accumulator_rx[17] I3=$auto$alumacc.cc:474:replace_alu$3405.C[17] O=$abc$32570$n3576
.attr src "top.v:641"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3405.C[17] CO=$auto$alumacc.cc:474:replace_alu$3405.C[18] I0=uart_phy_storage_full[17] I1=uart_phy_phase_accumulator_rx[17]
.attr src "top.v:641"
.gate SB_LUT4 I0=$false I1=uart_phy_storage_full[18] I2=uart_phy_phase_accumulator_rx[18] I3=$auto$alumacc.cc:474:replace_alu$3405.C[18] O=$abc$32570$n3578
.attr src "top.v:641"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3405.C[18] CO=$auto$alumacc.cc:474:replace_alu$3405.C[19] I0=uart_phy_storage_full[18] I1=uart_phy_phase_accumulator_rx[18]
.attr src "top.v:641"
.gate SB_LUT4 I0=$false I1=uart_phy_storage_full[19] I2=uart_phy_phase_accumulator_rx[19] I3=$auto$alumacc.cc:474:replace_alu$3405.C[19] O=$abc$32570$n3580
.attr src "top.v:641"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3405.C[19] CO=$auto$alumacc.cc:474:replace_alu$3405.C[20] I0=uart_phy_storage_full[19] I1=uart_phy_phase_accumulator_rx[19]
.attr src "top.v:641"
.gate SB_LUT4 I0=$false I1=uart_phy_storage_full[1] I2=uart_phy_phase_accumulator_rx[1] I3=$auto$alumacc.cc:474:replace_alu$3405.C[1] O=$abc$32570$n3544
.attr src "top.v:641"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3405.C[1] CO=$auto$alumacc.cc:474:replace_alu$3405.C[2] I0=uart_phy_storage_full[1] I1=uart_phy_phase_accumulator_rx[1]
.attr src "top.v:641"
.gate SB_LUT4 I0=$false I1=uart_phy_storage_full[20] I2=uart_phy_phase_accumulator_rx[20] I3=$auto$alumacc.cc:474:replace_alu$3405.C[20] O=$abc$32570$n3582
.attr src "top.v:641"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3405.C[20] CO=$auto$alumacc.cc:474:replace_alu$3405.C[21] I0=uart_phy_storage_full[20] I1=uart_phy_phase_accumulator_rx[20]
.attr src "top.v:641"
.gate SB_LUT4 I0=$false I1=uart_phy_storage_full[21] I2=uart_phy_phase_accumulator_rx[21] I3=$auto$alumacc.cc:474:replace_alu$3405.C[21] O=$abc$32570$n3584
.attr src "top.v:641"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3405.C[21] CO=$auto$alumacc.cc:474:replace_alu$3405.C[22] I0=uart_phy_storage_full[21] I1=uart_phy_phase_accumulator_rx[21]
.attr src "top.v:641"
.gate SB_LUT4 I0=$false I1=uart_phy_storage_full[22] I2=uart_phy_phase_accumulator_rx[22] I3=$auto$alumacc.cc:474:replace_alu$3405.C[22] O=$abc$32570$n3586
.attr src "top.v:641"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3405.C[22] CO=$auto$alumacc.cc:474:replace_alu$3405.C[23] I0=uart_phy_storage_full[22] I1=uart_phy_phase_accumulator_rx[22]
.attr src "top.v:641"
.gate SB_LUT4 I0=$false I1=uart_phy_storage_full[23] I2=uart_phy_phase_accumulator_rx[23] I3=$auto$alumacc.cc:474:replace_alu$3405.C[23] O=$abc$32570$n3588
.attr src "top.v:641"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3405.C[23] CO=$auto$alumacc.cc:474:replace_alu$3405.C[24] I0=uart_phy_storage_full[23] I1=uart_phy_phase_accumulator_rx[23]
.attr src "top.v:641"
.gate SB_LUT4 I0=$false I1=uart_phy_storage_full[24] I2=uart_phy_phase_accumulator_rx[24] I3=$auto$alumacc.cc:474:replace_alu$3405.C[24] O=$abc$32570$n3590
.attr src "top.v:641"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3405.C[24] CO=$auto$alumacc.cc:474:replace_alu$3405.C[25] I0=uart_phy_storage_full[24] I1=uart_phy_phase_accumulator_rx[24]
.attr src "top.v:641"
.gate SB_LUT4 I0=$false I1=uart_phy_storage_full[25] I2=uart_phy_phase_accumulator_rx[25] I3=$auto$alumacc.cc:474:replace_alu$3405.C[25] O=$abc$32570$n3592
.attr src "top.v:641"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3405.C[25] CO=$auto$alumacc.cc:474:replace_alu$3405.C[26] I0=uart_phy_storage_full[25] I1=uart_phy_phase_accumulator_rx[25]
.attr src "top.v:641"
.gate SB_LUT4 I0=$false I1=uart_phy_storage_full[26] I2=uart_phy_phase_accumulator_rx[26] I3=$auto$alumacc.cc:474:replace_alu$3405.C[26] O=$abc$32570$n3594
.attr src "top.v:641"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3405.C[26] CO=$auto$alumacc.cc:474:replace_alu$3405.C[27] I0=uart_phy_storage_full[26] I1=uart_phy_phase_accumulator_rx[26]
.attr src "top.v:641"
.gate SB_LUT4 I0=$false I1=uart_phy_storage_full[27] I2=uart_phy_phase_accumulator_rx[27] I3=$auto$alumacc.cc:474:replace_alu$3405.C[27] O=$abc$32570$n3596
.attr src "top.v:641"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3405.C[27] CO=$auto$alumacc.cc:474:replace_alu$3405.C[28] I0=uart_phy_storage_full[27] I1=uart_phy_phase_accumulator_rx[27]
.attr src "top.v:641"
.gate SB_LUT4 I0=$false I1=uart_phy_storage_full[28] I2=uart_phy_phase_accumulator_rx[28] I3=$auto$alumacc.cc:474:replace_alu$3405.C[28] O=$abc$32570$n3598
.attr src "top.v:641"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3405.C[28] CO=$auto$alumacc.cc:474:replace_alu$3405.C[29] I0=uart_phy_storage_full[28] I1=uart_phy_phase_accumulator_rx[28]
.attr src "top.v:641"
.gate SB_LUT4 I0=$false I1=uart_phy_storage_full[29] I2=uart_phy_phase_accumulator_rx[29] I3=$auto$alumacc.cc:474:replace_alu$3405.C[29] O=$abc$32570$n3600
.attr src "top.v:641"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3405.C[29] CO=$auto$alumacc.cc:474:replace_alu$3405.C[30] I0=uart_phy_storage_full[29] I1=uart_phy_phase_accumulator_rx[29]
.attr src "top.v:641"
.gate SB_LUT4 I0=$false I1=uart_phy_storage_full[2] I2=uart_phy_phase_accumulator_rx[2] I3=$auto$alumacc.cc:474:replace_alu$3405.C[2] O=$abc$32570$n3546
.attr src "top.v:641"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3405.C[2] CO=$auto$alumacc.cc:474:replace_alu$3405.C[3] I0=uart_phy_storage_full[2] I1=uart_phy_phase_accumulator_rx[2]
.attr src "top.v:641"
.gate SB_LUT4 I0=$false I1=uart_phy_storage_full[30] I2=uart_phy_phase_accumulator_rx[30] I3=$auto$alumacc.cc:474:replace_alu$3405.C[30] O=$abc$32570$n3602
.attr src "top.v:641"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3405.C[30] CO=$auto$alumacc.cc:474:replace_alu$3405.C[31] I0=uart_phy_storage_full[30] I1=uart_phy_phase_accumulator_rx[30]
.attr src "top.v:641"
.gate SB_LUT4 I0=$false I1=uart_phy_storage_full[31] I2=uart_phy_phase_accumulator_rx[31] I3=$auto$alumacc.cc:474:replace_alu$3405.C[31] O=$abc$32570$n3604
.attr src "top.v:641"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3405.C[31] CO=$auto$alumacc.cc:474:replace_alu$3405.C[32] I0=uart_phy_storage_full[31] I1=uart_phy_phase_accumulator_rx[31]
.attr src "top.v:641"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=$auto$alumacc.cc:474:replace_alu$3405.C[32] O=$abc$32570$n3693
.attr src "top.v:641"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=uart_phy_storage_full[3] I2=uart_phy_phase_accumulator_rx[3] I3=$auto$alumacc.cc:474:replace_alu$3405.C[3] O=$abc$32570$n3548
.attr src "top.v:641"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3405.C[3] CO=$auto$alumacc.cc:474:replace_alu$3405.C[4] I0=uart_phy_storage_full[3] I1=uart_phy_phase_accumulator_rx[3]
.attr src "top.v:641"
.gate SB_LUT4 I0=$false I1=uart_phy_storage_full[4] I2=uart_phy_phase_accumulator_rx[4] I3=$auto$alumacc.cc:474:replace_alu$3405.C[4] O=$abc$32570$n3550
.attr src "top.v:641"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3405.C[4] CO=$auto$alumacc.cc:474:replace_alu$3405.C[5] I0=uart_phy_storage_full[4] I1=uart_phy_phase_accumulator_rx[4]
.attr src "top.v:641"
.gate SB_LUT4 I0=$false I1=uart_phy_storage_full[5] I2=uart_phy_phase_accumulator_rx[5] I3=$auto$alumacc.cc:474:replace_alu$3405.C[5] O=$abc$32570$n3552
.attr src "top.v:641"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3405.C[5] CO=$auto$alumacc.cc:474:replace_alu$3405.C[6] I0=uart_phy_storage_full[5] I1=uart_phy_phase_accumulator_rx[5]
.attr src "top.v:641"
.gate SB_LUT4 I0=$false I1=uart_phy_storage_full[6] I2=uart_phy_phase_accumulator_rx[6] I3=$auto$alumacc.cc:474:replace_alu$3405.C[6] O=$abc$32570$n3554
.attr src "top.v:641"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3405.C[6] CO=$auto$alumacc.cc:474:replace_alu$3405.C[7] I0=uart_phy_storage_full[6] I1=uart_phy_phase_accumulator_rx[6]
.attr src "top.v:641"
.gate SB_LUT4 I0=$false I1=uart_phy_storage_full[7] I2=uart_phy_phase_accumulator_rx[7] I3=$auto$alumacc.cc:474:replace_alu$3405.C[7] O=$abc$32570$n3556
.attr src "top.v:641"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3405.C[7] CO=$auto$alumacc.cc:474:replace_alu$3405.C[8] I0=uart_phy_storage_full[7] I1=uart_phy_phase_accumulator_rx[7]
.attr src "top.v:641"
.gate SB_LUT4 I0=$false I1=uart_phy_storage_full[8] I2=uart_phy_phase_accumulator_rx[8] I3=$auto$alumacc.cc:474:replace_alu$3405.C[8] O=$abc$32570$n3558
.attr src "top.v:641"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3405.C[8] CO=$auto$alumacc.cc:474:replace_alu$3405.C[9] I0=uart_phy_storage_full[8] I1=uart_phy_phase_accumulator_rx[8]
.attr src "top.v:641"
.gate SB_LUT4 I0=$false I1=uart_phy_storage_full[9] I2=uart_phy_phase_accumulator_rx[9] I3=$auto$alumacc.cc:474:replace_alu$3405.C[9] O=$abc$32570$n3560
.attr src "top.v:641"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3405.C[9] CO=$auto$alumacc.cc:474:replace_alu$3405.C[10] I0=uart_phy_storage_full[9] I1=uart_phy_phase_accumulator_rx[9]
.attr src "top.v:641"
.gate SB_LUT4 I0=$false I1=$true I2=uart_tx_fifo_produce[0] I3=$false O=$add$top.v:660$176_Y[0]
.attr src "top.v:660"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=uart_tx_fifo_produce[0] CO=$auto$alumacc.cc:474:replace_alu$3408.C[2] I0=$false I1=uart_tx_fifo_produce[1]
.attr src "top.v:660"
.gate SB_LUT4 I0=$false I1=$false I2=uart_tx_fifo_produce[2] I3=$auto$alumacc.cc:474:replace_alu$3408.C[2] O=$add$top.v:660$176_Y[2]
.attr src "top.v:660"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3408.C[2] CO=$auto$alumacc.cc:474:replace_alu$3408.C[3] I0=$false I1=uart_tx_fifo_produce[2]
.attr src "top.v:660"
.gate SB_LUT4 I0=$false I1=$false I2=uart_tx_fifo_produce[3] I3=$auto$alumacc.cc:474:replace_alu$3408.C[3] O=$add$top.v:660$176_Y[3]
.attr src "top.v:660"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=uart_tx_fifo_consume[0] I3=$false O=$abc$32570$n3500
.attr src "top.v:663"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=uart_tx_fifo_consume[0] CO=$auto$alumacc.cc:474:replace_alu$3411.C[2] I0=$false I1=uart_tx_fifo_consume[1]
.attr src "top.v:663"
.gate SB_LUT4 I0=$false I1=$false I2=uart_tx_fifo_consume[2] I3=$auto$alumacc.cc:474:replace_alu$3411.C[2] O=$abc$32570$n3506
.attr src "top.v:663"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3411.C[2] CO=$auto$alumacc.cc:474:replace_alu$3411.C[3] I0=$false I1=uart_tx_fifo_consume[2]
.attr src "top.v:663"
.gate SB_LUT4 I0=$false I1=$false I2=uart_tx_fifo_consume[3] I3=$auto$alumacc.cc:474:replace_alu$3411.C[3] O=$abc$32570$n3509
.attr src "top.v:663"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=uart_tx_fifo_level[0] I3=$false O=$abc$32570$n3516
.attr src "top.v:667"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=uart_tx_fifo_level[0] CO=$auto$alumacc.cc:474:replace_alu$3414.C[2] I0=$false I1=uart_tx_fifo_level[1]
.attr src "top.v:667"
.gate SB_LUT4 I0=$false I1=$false I2=uart_tx_fifo_level[2] I3=$auto$alumacc.cc:474:replace_alu$3414.C[2] O=$abc$32570$n3519
.attr src "top.v:667"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3414.C[2] CO=$auto$alumacc.cc:474:replace_alu$3414.C[3] I0=$false I1=uart_tx_fifo_level[2]
.attr src "top.v:667"
.gate SB_LUT4 I0=$false I1=$false I2=uart_tx_fifo_level[3] I3=$auto$alumacc.cc:474:replace_alu$3414.C[3] O=$abc$32570$n3522
.attr src "top.v:667"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3414.C[3] CO=$auto$alumacc.cc:474:replace_alu$3414.C[4] I0=$false I1=uart_tx_fifo_level[3]
.attr src "top.v:667"
.gate SB_LUT4 I0=$false I1=$false I2=uart_tx_fifo_level[4] I3=$auto$alumacc.cc:474:replace_alu$3414.C[4] O=$abc$32570$n3525
.attr src "top.v:667"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=uart_rx_fifo_produce[0] I3=$false O=$add$top.v:675$187_Y[0]
.attr src "top.v:675"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=uart_rx_fifo_produce[0] CO=$auto$alumacc.cc:474:replace_alu$3417.C[2] I0=$false I1=uart_rx_fifo_produce[1]
.attr src "top.v:675"
.gate SB_LUT4 I0=$false I1=$false I2=uart_rx_fifo_produce[2] I3=$auto$alumacc.cc:474:replace_alu$3417.C[2] O=$add$top.v:675$187_Y[2]
.attr src "top.v:675"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3417.C[2] CO=$auto$alumacc.cc:474:replace_alu$3417.C[3] I0=$false I1=uart_rx_fifo_produce[2]
.attr src "top.v:675"
.gate SB_LUT4 I0=$false I1=$false I2=uart_rx_fifo_produce[3] I3=$auto$alumacc.cc:474:replace_alu$3417.C[3] O=$add$top.v:675$187_Y[3]
.attr src "top.v:675"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=uart_rx_fifo_consume[0] I3=$false O=$abc$32570$n3472
.attr src "top.v:678"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=uart_rx_fifo_consume[0] CO=$auto$alumacc.cc:474:replace_alu$3420.C[2] I0=$false I1=uart_rx_fifo_consume[1]
.attr src "top.v:678"
.gate SB_LUT4 I0=$false I1=$false I2=uart_rx_fifo_consume[2] I3=$auto$alumacc.cc:474:replace_alu$3420.C[2] O=$abc$32570$n3478
.attr src "top.v:678"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3420.C[2] CO=$auto$alumacc.cc:474:replace_alu$3420.C[3] I0=$false I1=uart_rx_fifo_consume[2]
.attr src "top.v:678"
.gate SB_LUT4 I0=$false I1=$false I2=uart_rx_fifo_consume[3] I3=$auto$alumacc.cc:474:replace_alu$3420.C[3] O=$abc$32570$n3481
.attr src "top.v:678"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=uart_rx_fifo_level[0] I3=$false O=$abc$32570$n3488
.attr src "top.v:682"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=uart_rx_fifo_level[0] CO=$auto$alumacc.cc:474:replace_alu$3423.C[2] I0=$false I1=uart_rx_fifo_level[1]
.attr src "top.v:682"
.gate SB_LUT4 I0=$false I1=$false I2=uart_rx_fifo_level[2] I3=$auto$alumacc.cc:474:replace_alu$3423.C[2] O=$abc$32570$n3491
.attr src "top.v:682"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3423.C[2] CO=$auto$alumacc.cc:474:replace_alu$3423.C[3] I0=$false I1=uart_rx_fifo_level[2]
.attr src "top.v:682"
.gate SB_LUT4 I0=$false I1=$false I2=uart_rx_fifo_level[3] I3=$auto$alumacc.cc:474:replace_alu$3423.C[3] O=$abc$32570$n3494
.attr src "top.v:682"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3423.C[3] CO=$auto$alumacc.cc:474:replace_alu$3423.C[4] I0=$false I1=uart_rx_fifo_level[3]
.attr src "top.v:682"
.gate SB_LUT4 I0=$false I1=$false I2=uart_rx_fifo_level[4] I3=$auto$alumacc.cc:474:replace_alu$3423.C[4] O=$abc$32570$n3497
.attr src "top.v:682"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=reset_delay[0] I2=$false I3=$true O=$abc$32570$n3702
.attr src "top.v:551"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=reset_delay[10] I2=$true I3=$auto$alumacc.cc:474:replace_alu$3426.C[10] O=$abc$32570$n3711
.attr src "top.v:551"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3426.C[10] CO=$auto$alumacc.cc:474:replace_alu$3426.C[11] I0=reset_delay[10] I1=$true
.attr src "top.v:551"
.gate SB_LUT4 I0=$false I1=reset_delay[11] I2=$true I3=$auto$alumacc.cc:474:replace_alu$3426.C[11] O=$abc$32570$n3712
.attr src "top.v:551"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=reset_delay[0] CO=$auto$alumacc.cc:474:replace_alu$3426.C[2] I0=reset_delay[1] I1=$true
.attr src "top.v:551"
.gate SB_LUT4 I0=$false I1=reset_delay[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$3426.C[2] O=$abc$32570$n3703
.attr src "top.v:551"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3426.C[2] CO=$auto$alumacc.cc:474:replace_alu$3426.C[3] I0=reset_delay[2] I1=$true
.attr src "top.v:551"
.gate SB_LUT4 I0=$false I1=reset_delay[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$3426.C[3] O=$abc$32570$n3704
.attr src "top.v:551"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3426.C[3] CO=$auto$alumacc.cc:474:replace_alu$3426.C[4] I0=reset_delay[3] I1=$true
.attr src "top.v:551"
.gate SB_LUT4 I0=$false I1=reset_delay[4] I2=$true I3=$auto$alumacc.cc:474:replace_alu$3426.C[4] O=$abc$32570$n3705
.attr src "top.v:551"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3426.C[4] CO=$auto$alumacc.cc:474:replace_alu$3426.C[5] I0=reset_delay[4] I1=$true
.attr src "top.v:551"
.gate SB_LUT4 I0=$false I1=reset_delay[5] I2=$true I3=$auto$alumacc.cc:474:replace_alu$3426.C[5] O=$abc$32570$n3706
.attr src "top.v:551"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3426.C[5] CO=$auto$alumacc.cc:474:replace_alu$3426.C[6] I0=reset_delay[5] I1=$true
.attr src "top.v:551"
.gate SB_LUT4 I0=$false I1=reset_delay[6] I2=$true I3=$auto$alumacc.cc:474:replace_alu$3426.C[6] O=$abc$32570$n3707
.attr src "top.v:551"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3426.C[6] CO=$auto$alumacc.cc:474:replace_alu$3426.C[7] I0=reset_delay[6] I1=$true
.attr src "top.v:551"
.gate SB_LUT4 I0=$false I1=reset_delay[7] I2=$true I3=$auto$alumacc.cc:474:replace_alu$3426.C[7] O=$abc$32570$n3708
.attr src "top.v:551"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3426.C[7] CO=$auto$alumacc.cc:474:replace_alu$3426.C[8] I0=reset_delay[7] I1=$true
.attr src "top.v:551"
.gate SB_LUT4 I0=$false I1=reset_delay[8] I2=$true I3=$auto$alumacc.cc:474:replace_alu$3426.C[8] O=$abc$32570$n3709
.attr src "top.v:551"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3426.C[8] CO=$auto$alumacc.cc:474:replace_alu$3426.C[9] I0=reset_delay[8] I1=$true
.attr src "top.v:551"
.gate SB_LUT4 I0=$false I1=reset_delay[9] I2=$true I3=$auto$alumacc.cc:474:replace_alu$3426.C[9] O=$abc$32570$n3710
.attr src "top.v:551"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3426.C[9] CO=$auto$alumacc.cc:474:replace_alu$3426.C[10] I0=reset_delay[9] I1=$true
.attr src "top.v:551"
.gate SB_LUT4 I0=$false I1=uart_tx_fifo_level[0] I2=$false I3=$true O=$abc$32570$n3515
.attr src "top.v:671"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=uart_tx_fifo_level[0] CO=$auto$alumacc.cc:474:replace_alu$3429.C[2] I0=uart_tx_fifo_level[1] I1=$true
.attr src "top.v:671"
.gate SB_LUT4 I0=$false I1=uart_tx_fifo_level[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$3429.C[2] O=$abc$32570$n3518
.attr src "top.v:671"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3429.C[2] CO=$auto$alumacc.cc:474:replace_alu$3429.C[3] I0=uart_tx_fifo_level[2] I1=$true
.attr src "top.v:671"
.gate SB_LUT4 I0=$false I1=uart_tx_fifo_level[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$3429.C[3] O=$abc$32570$n3521
.attr src "top.v:671"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3429.C[3] CO=$auto$alumacc.cc:474:replace_alu$3429.C[4] I0=uart_tx_fifo_level[3] I1=$true
.attr src "top.v:671"
.gate SB_LUT4 I0=$false I1=uart_tx_fifo_level[4] I2=$true I3=$auto$alumacc.cc:474:replace_alu$3429.C[4] O=$abc$32570$n3524
.attr src "top.v:671"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=uart_rx_fifo_level[0] I2=$false I3=$true O=$abc$32570$n3487
.attr src "top.v:686"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=uart_rx_fifo_level[0] CO=$auto$alumacc.cc:474:replace_alu$3432.C[2] I0=uart_rx_fifo_level[1] I1=$true
.attr src "top.v:686"
.gate SB_LUT4 I0=$false I1=uart_rx_fifo_level[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$3432.C[2] O=$abc$32570$n3490
.attr src "top.v:686"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3432.C[2] CO=$auto$alumacc.cc:474:replace_alu$3432.C[3] I0=uart_rx_fifo_level[2] I1=$true
.attr src "top.v:686"
.gate SB_LUT4 I0=$false I1=uart_rx_fifo_level[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$3432.C[3] O=$abc$32570$n3493
.attr src "top.v:686"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3432.C[3] CO=$auto$alumacc.cc:474:replace_alu$3432.C[4] I0=uart_rx_fifo_level[3] I1=$true
.attr src "top.v:686"
.gate SB_LUT4 I0=$false I1=uart_rx_fifo_level[4] I2=$true I3=$auto$alumacc.cc:474:replace_alu$3432.C[4] O=$abc$32570$n3496
.attr src "top.v:686"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=lm32_cpu.instruction_unit.instruction_d[0] I2=lm32_cpu.instruction_unit.pc_d[2] I3=$false O=lm32_cpu.branch_target_d[2]
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$alumacc.cc:474:replace_alu$3435.C[1] I0=lm32_cpu.instruction_unit.instruction_d[0] I1=lm32_cpu.instruction_unit.pc_d[2]
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=lm32_cpu.instruction_unit.instruction_d[10] I2=lm32_cpu.instruction_unit.pc_d[12] I3=$auto$alumacc.cc:474:replace_alu$3435.C[10] O=lm32_cpu.branch_target_d[12]
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3435.C[10] CO=$auto$alumacc.cc:474:replace_alu$3435.C[11] I0=lm32_cpu.instruction_unit.instruction_d[10] I1=lm32_cpu.instruction_unit.pc_d[12]
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=lm32_cpu.instruction_unit.instruction_d[11] I2=lm32_cpu.instruction_unit.pc_d[13] I3=$auto$alumacc.cc:474:replace_alu$3435.C[11] O=lm32_cpu.branch_target_d[13]
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3435.C[11] CO=$auto$alumacc.cc:474:replace_alu$3435.C[12] I0=lm32_cpu.instruction_unit.instruction_d[11] I1=lm32_cpu.instruction_unit.pc_d[13]
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=lm32_cpu.instruction_unit.instruction_d[12] I2=lm32_cpu.instruction_unit.pc_d[14] I3=$auto$alumacc.cc:474:replace_alu$3435.C[12] O=lm32_cpu.branch_target_d[14]
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3435.C[12] CO=$auto$alumacc.cc:474:replace_alu$3435.C[13] I0=lm32_cpu.instruction_unit.instruction_d[12] I1=lm32_cpu.instruction_unit.pc_d[14]
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=lm32_cpu.instruction_unit.instruction_d[13] I2=lm32_cpu.instruction_unit.pc_d[15] I3=$auto$alumacc.cc:474:replace_alu$3435.C[13] O=lm32_cpu.branch_target_d[15]
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3435.C[13] CO=$auto$alumacc.cc:474:replace_alu$3435.C[14] I0=lm32_cpu.instruction_unit.instruction_d[13] I1=lm32_cpu.instruction_unit.pc_d[15]
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=lm32_cpu.instruction_unit.instruction_d[14] I2=lm32_cpu.instruction_unit.pc_d[16] I3=$auto$alumacc.cc:474:replace_alu$3435.C[14] O=lm32_cpu.branch_target_d[16]
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3435.C[14] CO=$auto$alumacc.cc:474:replace_alu$3435.C[15] I0=lm32_cpu.instruction_unit.instruction_d[14] I1=lm32_cpu.instruction_unit.pc_d[16]
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=lm32_cpu.instruction_unit.instruction_d[15] I2=lm32_cpu.instruction_unit.pc_d[17] I3=$auto$alumacc.cc:474:replace_alu$3435.C[15] O=lm32_cpu.branch_target_d[17]
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3435.C[15] CO=$auto$alumacc.cc:474:replace_alu$3435.C[16] I0=lm32_cpu.instruction_unit.instruction_d[15] I1=lm32_cpu.instruction_unit.pc_d[17]
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=lm32_cpu.branch_offset_d[18] I2=lm32_cpu.instruction_unit.pc_d[18] I3=$auto$alumacc.cc:474:replace_alu$3435.C[16] O=lm32_cpu.branch_target_d[18]
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3435.C[16] CO=$auto$alumacc.cc:474:replace_alu$3435.C[17] I0=lm32_cpu.branch_offset_d[18] I1=lm32_cpu.instruction_unit.pc_d[18]
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=lm32_cpu.branch_offset_d[19] I2=lm32_cpu.instruction_unit.pc_d[19] I3=$auto$alumacc.cc:474:replace_alu$3435.C[17] O=lm32_cpu.branch_target_d[19]
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3435.C[17] CO=$auto$alumacc.cc:474:replace_alu$3435.C[18] I0=lm32_cpu.branch_offset_d[19] I1=lm32_cpu.instruction_unit.pc_d[19]
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=lm32_cpu.branch_offset_d[20] I2=lm32_cpu.instruction_unit.pc_d[20] I3=$auto$alumacc.cc:474:replace_alu$3435.C[18] O=lm32_cpu.branch_target_d[20]
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3435.C[18] CO=$auto$alumacc.cc:474:replace_alu$3435.C[19] I0=lm32_cpu.branch_offset_d[20] I1=lm32_cpu.instruction_unit.pc_d[20]
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=lm32_cpu.branch_offset_d[21] I2=lm32_cpu.instruction_unit.pc_d[21] I3=$auto$alumacc.cc:474:replace_alu$3435.C[19] O=lm32_cpu.branch_target_d[21]
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3435.C[19] CO=$auto$alumacc.cc:474:replace_alu$3435.C[20] I0=lm32_cpu.branch_offset_d[21] I1=lm32_cpu.instruction_unit.pc_d[21]
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=lm32_cpu.instruction_unit.instruction_d[1] I2=lm32_cpu.instruction_unit.pc_d[3] I3=$auto$alumacc.cc:474:replace_alu$3435.C[1] O=lm32_cpu.branch_target_d[3]
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3435.C[1] CO=$auto$alumacc.cc:474:replace_alu$3435.C[2] I0=lm32_cpu.instruction_unit.instruction_d[1] I1=lm32_cpu.instruction_unit.pc_d[3]
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=lm32_cpu.branch_offset_d[22] I2=lm32_cpu.instruction_unit.pc_d[22] I3=$auto$alumacc.cc:474:replace_alu$3435.C[20] O=lm32_cpu.branch_target_d[22]
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3435.C[20] CO=$auto$alumacc.cc:474:replace_alu$3435.C[21] I0=lm32_cpu.branch_offset_d[22] I1=lm32_cpu.instruction_unit.pc_d[22]
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=lm32_cpu.branch_offset_d[23] I2=lm32_cpu.instruction_unit.pc_d[23] I3=$auto$alumacc.cc:474:replace_alu$3435.C[21] O=lm32_cpu.branch_target_d[23]
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3435.C[21] CO=$auto$alumacc.cc:474:replace_alu$3435.C[22] I0=lm32_cpu.branch_offset_d[23] I1=lm32_cpu.instruction_unit.pc_d[23]
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=lm32_cpu.branch_offset_d[24] I2=lm32_cpu.instruction_unit.pc_d[24] I3=$auto$alumacc.cc:474:replace_alu$3435.C[22] O=lm32_cpu.branch_target_d[24]
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3435.C[22] CO=$auto$alumacc.cc:474:replace_alu$3435.C[23] I0=lm32_cpu.branch_offset_d[24] I1=lm32_cpu.instruction_unit.pc_d[24]
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=lm32_cpu.branch_offset_d[25] I2=lm32_cpu.instruction_unit.pc_d[25] I3=$auto$alumacc.cc:474:replace_alu$3435.C[23] O=lm32_cpu.branch_target_d[25]
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3435.C[23] CO=$auto$alumacc.cc:474:replace_alu$3435.C[24] I0=lm32_cpu.branch_offset_d[25] I1=lm32_cpu.instruction_unit.pc_d[25]
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=lm32_cpu.branch_offset_d[26] I2=lm32_cpu.instruction_unit.pc_d[26] I3=$auto$alumacc.cc:474:replace_alu$3435.C[24] O=lm32_cpu.branch_target_d[26]
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3435.C[24] CO=$auto$alumacc.cc:474:replace_alu$3435.C[25] I0=lm32_cpu.branch_offset_d[26] I1=lm32_cpu.instruction_unit.pc_d[26]
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=lm32_cpu.branch_offset_d[31] I2=lm32_cpu.instruction_unit.pc_d[27] I3=$auto$alumacc.cc:474:replace_alu$3435.C[25] O=lm32_cpu.branch_target_d[27]
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3435.C[25] CO=$auto$alumacc.cc:474:replace_alu$3435.C[26] I0=lm32_cpu.branch_offset_d[31] I1=lm32_cpu.instruction_unit.pc_d[27]
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=lm32_cpu.branch_offset_d[31] I2=lm32_cpu.instruction_unit.pc_d[28] I3=$auto$alumacc.cc:474:replace_alu$3435.C[26] O=lm32_cpu.branch_target_d[28]
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3435.C[26] CO=$auto$alumacc.cc:474:replace_alu$3435.C[27] I0=lm32_cpu.branch_offset_d[31] I1=lm32_cpu.instruction_unit.pc_d[28]
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=lm32_cpu.branch_offset_d[31] I2=lm32_cpu.instruction_unit.pc_d[29] I3=$auto$alumacc.cc:474:replace_alu$3435.C[27] O=lm32_cpu.branch_target_d[29]
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3435.C[27] CO=$auto$alumacc.cc:474:replace_alu$3435.C[28] I0=lm32_cpu.branch_offset_d[31] I1=lm32_cpu.instruction_unit.pc_d[29]
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=lm32_cpu.branch_offset_d[31] I2=lm32_cpu.instruction_unit.pc_d[30] I3=$auto$alumacc.cc:474:replace_alu$3435.C[28] O=lm32_cpu.branch_target_d[30]
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3435.C[28] CO=$auto$alumacc.cc:474:replace_alu$3435.C[29] I0=lm32_cpu.branch_offset_d[31] I1=lm32_cpu.instruction_unit.pc_d[30]
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=lm32_cpu.branch_offset_d[31] I2=lm32_cpu.instruction_unit.pc_d[31] I3=$auto$alumacc.cc:474:replace_alu$3435.C[29] O=lm32_cpu.branch_target_d[31]
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=lm32_cpu.instruction_unit.instruction_d[2] I2=lm32_cpu.instruction_unit.pc_d[4] I3=$auto$alumacc.cc:474:replace_alu$3435.C[2] O=lm32_cpu.branch_target_d[4]
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3435.C[2] CO=$auto$alumacc.cc:474:replace_alu$3435.C[3] I0=lm32_cpu.instruction_unit.instruction_d[2] I1=lm32_cpu.instruction_unit.pc_d[4]
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=lm32_cpu.instruction_unit.instruction_d[3] I2=lm32_cpu.instruction_unit.pc_d[5] I3=$auto$alumacc.cc:474:replace_alu$3435.C[3] O=lm32_cpu.branch_target_d[5]
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3435.C[3] CO=$auto$alumacc.cc:474:replace_alu$3435.C[4] I0=lm32_cpu.instruction_unit.instruction_d[3] I1=lm32_cpu.instruction_unit.pc_d[5]
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=lm32_cpu.instruction_unit.instruction_d[4] I2=lm32_cpu.instruction_unit.pc_d[6] I3=$auto$alumacc.cc:474:replace_alu$3435.C[4] O=lm32_cpu.branch_target_d[6]
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3435.C[4] CO=$auto$alumacc.cc:474:replace_alu$3435.C[5] I0=lm32_cpu.instruction_unit.instruction_d[4] I1=lm32_cpu.instruction_unit.pc_d[6]
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=lm32_cpu.instruction_unit.instruction_d[5] I2=lm32_cpu.instruction_unit.pc_d[7] I3=$auto$alumacc.cc:474:replace_alu$3435.C[5] O=lm32_cpu.branch_target_d[7]
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3435.C[5] CO=$auto$alumacc.cc:474:replace_alu$3435.C[6] I0=lm32_cpu.instruction_unit.instruction_d[5] I1=lm32_cpu.instruction_unit.pc_d[7]
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=lm32_cpu.instruction_unit.instruction_d[6] I2=lm32_cpu.instruction_unit.pc_d[8] I3=$auto$alumacc.cc:474:replace_alu$3435.C[6] O=lm32_cpu.branch_target_d[8]
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3435.C[6] CO=$auto$alumacc.cc:474:replace_alu$3435.C[7] I0=lm32_cpu.instruction_unit.instruction_d[6] I1=lm32_cpu.instruction_unit.pc_d[8]
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=lm32_cpu.instruction_unit.instruction_d[7] I2=lm32_cpu.instruction_unit.pc_d[9] I3=$auto$alumacc.cc:474:replace_alu$3435.C[7] O=lm32_cpu.branch_target_d[9]
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3435.C[7] CO=$auto$alumacc.cc:474:replace_alu$3435.C[8] I0=lm32_cpu.instruction_unit.instruction_d[7] I1=lm32_cpu.instruction_unit.pc_d[9]
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=lm32_cpu.instruction_unit.instruction_d[8] I2=lm32_cpu.instruction_unit.pc_d[10] I3=$auto$alumacc.cc:474:replace_alu$3435.C[8] O=lm32_cpu.branch_target_d[10]
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3435.C[8] CO=$auto$alumacc.cc:474:replace_alu$3435.C[9] I0=lm32_cpu.instruction_unit.instruction_d[8] I1=lm32_cpu.instruction_unit.pc_d[10]
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=lm32_cpu.instruction_unit.instruction_d[9] I2=lm32_cpu.instruction_unit.pc_d[11] I3=$auto$alumacc.cc:474:replace_alu$3435.C[9] O=lm32_cpu.branch_target_d[11]
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3435.C[9] CO=$auto$alumacc.cc:474:replace_alu$3435.C[10] I0=lm32_cpu.instruction_unit.instruction_d[9] I1=lm32_cpu.instruction_unit.pc_d[11]
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=$true I2=lm32_cpu.cc[0] I3=$false O=$techmap\lm32_cpu.$add$C:/msys64/home/william/prj/projects/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$1332_Y[0]
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=lm32_cpu.cc[10] I3=$auto$alumacc.cc:474:replace_alu$3438.C[10] O=$techmap\lm32_cpu.$add$C:/msys64/home/william/prj/projects/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$1332_Y[10]
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3438.C[10] CO=$auto$alumacc.cc:474:replace_alu$3438.C[11] I0=$false I1=lm32_cpu.cc[10]
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=$false I2=lm32_cpu.cc[11] I3=$auto$alumacc.cc:474:replace_alu$3438.C[11] O=$techmap\lm32_cpu.$add$C:/msys64/home/william/prj/projects/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$1332_Y[11]
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3438.C[11] CO=$auto$alumacc.cc:474:replace_alu$3438.C[12] I0=$false I1=lm32_cpu.cc[11]
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=$false I2=lm32_cpu.cc[12] I3=$auto$alumacc.cc:474:replace_alu$3438.C[12] O=$techmap\lm32_cpu.$add$C:/msys64/home/william/prj/projects/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$1332_Y[12]
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3438.C[12] CO=$auto$alumacc.cc:474:replace_alu$3438.C[13] I0=$false I1=lm32_cpu.cc[12]
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=$false I2=lm32_cpu.cc[13] I3=$auto$alumacc.cc:474:replace_alu$3438.C[13] O=$techmap\lm32_cpu.$add$C:/msys64/home/william/prj/projects/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$1332_Y[13]
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3438.C[13] CO=$auto$alumacc.cc:474:replace_alu$3438.C[14] I0=$false I1=lm32_cpu.cc[13]
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=$false I2=lm32_cpu.cc[14] I3=$auto$alumacc.cc:474:replace_alu$3438.C[14] O=$techmap\lm32_cpu.$add$C:/msys64/home/william/prj/projects/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$1332_Y[14]
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3438.C[14] CO=$auto$alumacc.cc:474:replace_alu$3438.C[15] I0=$false I1=lm32_cpu.cc[14]
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=$false I2=lm32_cpu.cc[15] I3=$auto$alumacc.cc:474:replace_alu$3438.C[15] O=$techmap\lm32_cpu.$add$C:/msys64/home/william/prj/projects/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$1332_Y[15]
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3438.C[15] CO=$auto$alumacc.cc:474:replace_alu$3438.C[16] I0=$false I1=lm32_cpu.cc[15]
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=$false I2=lm32_cpu.cc[16] I3=$auto$alumacc.cc:474:replace_alu$3438.C[16] O=$techmap\lm32_cpu.$add$C:/msys64/home/william/prj/projects/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$1332_Y[16]
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3438.C[16] CO=$auto$alumacc.cc:474:replace_alu$3438.C[17] I0=$false I1=lm32_cpu.cc[16]
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=$false I2=lm32_cpu.cc[17] I3=$auto$alumacc.cc:474:replace_alu$3438.C[17] O=$techmap\lm32_cpu.$add$C:/msys64/home/william/prj/projects/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$1332_Y[17]
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3438.C[17] CO=$auto$alumacc.cc:474:replace_alu$3438.C[18] I0=$false I1=lm32_cpu.cc[17]
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=$false I2=lm32_cpu.cc[18] I3=$auto$alumacc.cc:474:replace_alu$3438.C[18] O=$techmap\lm32_cpu.$add$C:/msys64/home/william/prj/projects/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$1332_Y[18]
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3438.C[18] CO=$auto$alumacc.cc:474:replace_alu$3438.C[19] I0=$false I1=lm32_cpu.cc[18]
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=$false I2=lm32_cpu.cc[19] I3=$auto$alumacc.cc:474:replace_alu$3438.C[19] O=$techmap\lm32_cpu.$add$C:/msys64/home/william/prj/projects/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$1332_Y[19]
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3438.C[19] CO=$auto$alumacc.cc:474:replace_alu$3438.C[20] I0=$false I1=lm32_cpu.cc[19]
.attr src "top.v:810"
.gate SB_CARRY CI=lm32_cpu.cc[0] CO=$auto$alumacc.cc:474:replace_alu$3438.C[2] I0=$false I1=lm32_cpu.cc[1]
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=$false I2=lm32_cpu.cc[20] I3=$auto$alumacc.cc:474:replace_alu$3438.C[20] O=$techmap\lm32_cpu.$add$C:/msys64/home/william/prj/projects/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$1332_Y[20]
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3438.C[20] CO=$auto$alumacc.cc:474:replace_alu$3438.C[21] I0=$false I1=lm32_cpu.cc[20]
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=$false I2=lm32_cpu.cc[21] I3=$auto$alumacc.cc:474:replace_alu$3438.C[21] O=$techmap\lm32_cpu.$add$C:/msys64/home/william/prj/projects/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$1332_Y[21]
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3438.C[21] CO=$auto$alumacc.cc:474:replace_alu$3438.C[22] I0=$false I1=lm32_cpu.cc[21]
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=$false I2=lm32_cpu.cc[22] I3=$auto$alumacc.cc:474:replace_alu$3438.C[22] O=$techmap\lm32_cpu.$add$C:/msys64/home/william/prj/projects/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$1332_Y[22]
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3438.C[22] CO=$auto$alumacc.cc:474:replace_alu$3438.C[23] I0=$false I1=lm32_cpu.cc[22]
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=$false I2=lm32_cpu.cc[23] I3=$auto$alumacc.cc:474:replace_alu$3438.C[23] O=$techmap\lm32_cpu.$add$C:/msys64/home/william/prj/projects/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$1332_Y[23]
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3438.C[23] CO=$auto$alumacc.cc:474:replace_alu$3438.C[24] I0=$false I1=lm32_cpu.cc[23]
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=$false I2=lm32_cpu.cc[24] I3=$auto$alumacc.cc:474:replace_alu$3438.C[24] O=$techmap\lm32_cpu.$add$C:/msys64/home/william/prj/projects/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$1332_Y[24]
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3438.C[24] CO=$auto$alumacc.cc:474:replace_alu$3438.C[25] I0=$false I1=lm32_cpu.cc[24]
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=$false I2=lm32_cpu.cc[25] I3=$auto$alumacc.cc:474:replace_alu$3438.C[25] O=$techmap\lm32_cpu.$add$C:/msys64/home/william/prj/projects/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$1332_Y[25]
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3438.C[25] CO=$auto$alumacc.cc:474:replace_alu$3438.C[26] I0=$false I1=lm32_cpu.cc[25]
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=$false I2=lm32_cpu.cc[26] I3=$auto$alumacc.cc:474:replace_alu$3438.C[26] O=$techmap\lm32_cpu.$add$C:/msys64/home/william/prj/projects/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$1332_Y[26]
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3438.C[26] CO=$auto$alumacc.cc:474:replace_alu$3438.C[27] I0=$false I1=lm32_cpu.cc[26]
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=$false I2=lm32_cpu.cc[27] I3=$auto$alumacc.cc:474:replace_alu$3438.C[27] O=$techmap\lm32_cpu.$add$C:/msys64/home/william/prj/projects/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$1332_Y[27]
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3438.C[27] CO=$auto$alumacc.cc:474:replace_alu$3438.C[28] I0=$false I1=lm32_cpu.cc[27]
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=$false I2=lm32_cpu.cc[28] I3=$auto$alumacc.cc:474:replace_alu$3438.C[28] O=$techmap\lm32_cpu.$add$C:/msys64/home/william/prj/projects/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$1332_Y[28]
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3438.C[28] CO=$auto$alumacc.cc:474:replace_alu$3438.C[29] I0=$false I1=lm32_cpu.cc[28]
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=$false I2=lm32_cpu.cc[29] I3=$auto$alumacc.cc:474:replace_alu$3438.C[29] O=$techmap\lm32_cpu.$add$C:/msys64/home/william/prj/projects/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$1332_Y[29]
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3438.C[29] CO=$auto$alumacc.cc:474:replace_alu$3438.C[30] I0=$false I1=lm32_cpu.cc[29]
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=$false I2=lm32_cpu.cc[2] I3=$auto$alumacc.cc:474:replace_alu$3438.C[2] O=$techmap\lm32_cpu.$add$C:/msys64/home/william/prj/projects/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$1332_Y[2]
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3438.C[2] CO=$auto$alumacc.cc:474:replace_alu$3438.C[3] I0=$false I1=lm32_cpu.cc[2]
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=$false I2=lm32_cpu.cc[30] I3=$auto$alumacc.cc:474:replace_alu$3438.C[30] O=$techmap\lm32_cpu.$add$C:/msys64/home/william/prj/projects/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$1332_Y[30]
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3438.C[30] CO=$auto$alumacc.cc:474:replace_alu$3438.C[31] I0=$false I1=lm32_cpu.cc[30]
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=$false I2=lm32_cpu.cc[31] I3=$auto$alumacc.cc:474:replace_alu$3438.C[31] O=$techmap\lm32_cpu.$add$C:/msys64/home/william/prj/projects/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$1332_Y[31]
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=lm32_cpu.cc[3] I3=$auto$alumacc.cc:474:replace_alu$3438.C[3] O=$techmap\lm32_cpu.$add$C:/msys64/home/william/prj/projects/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$1332_Y[3]
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3438.C[3] CO=$auto$alumacc.cc:474:replace_alu$3438.C[4] I0=$false I1=lm32_cpu.cc[3]
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=$false I2=lm32_cpu.cc[4] I3=$auto$alumacc.cc:474:replace_alu$3438.C[4] O=$techmap\lm32_cpu.$add$C:/msys64/home/william/prj/projects/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$1332_Y[4]
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3438.C[4] CO=$auto$alumacc.cc:474:replace_alu$3438.C[5] I0=$false I1=lm32_cpu.cc[4]
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=$false I2=lm32_cpu.cc[5] I3=$auto$alumacc.cc:474:replace_alu$3438.C[5] O=$techmap\lm32_cpu.$add$C:/msys64/home/william/prj/projects/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$1332_Y[5]
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3438.C[5] CO=$auto$alumacc.cc:474:replace_alu$3438.C[6] I0=$false I1=lm32_cpu.cc[5]
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=$false I2=lm32_cpu.cc[6] I3=$auto$alumacc.cc:474:replace_alu$3438.C[6] O=$techmap\lm32_cpu.$add$C:/msys64/home/william/prj/projects/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$1332_Y[6]
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3438.C[6] CO=$auto$alumacc.cc:474:replace_alu$3438.C[7] I0=$false I1=lm32_cpu.cc[6]
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=$false I2=lm32_cpu.cc[7] I3=$auto$alumacc.cc:474:replace_alu$3438.C[7] O=$techmap\lm32_cpu.$add$C:/msys64/home/william/prj/projects/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$1332_Y[7]
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3438.C[7] CO=$auto$alumacc.cc:474:replace_alu$3438.C[8] I0=$false I1=lm32_cpu.cc[7]
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=$false I2=lm32_cpu.cc[8] I3=$auto$alumacc.cc:474:replace_alu$3438.C[8] O=$techmap\lm32_cpu.$add$C:/msys64/home/william/prj/projects/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$1332_Y[8]
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3438.C[8] CO=$auto$alumacc.cc:474:replace_alu$3438.C[9] I0=$false I1=lm32_cpu.cc[8]
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=$false I2=lm32_cpu.cc[9] I3=$auto$alumacc.cc:474:replace_alu$3438.C[9] O=$techmap\lm32_cpu.$add$C:/msys64/home/william/prj/projects/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$1332_Y[9]
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3438.C[9] CO=$auto$alumacc.cc:474:replace_alu$3438.C[10] I0=$false I1=lm32_cpu.cc[9]
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=lm32_cpu.mc_arithmetic.cycles[0] I2=$false I3=$true O=$abc$32570$n5351
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=lm32_cpu.mc_arithmetic.cycles[0] CO=$auto$alumacc.cc:474:replace_alu$3441.C[2] I0=lm32_cpu.mc_arithmetic.cycles[1] I1=$true
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=lm32_cpu.mc_arithmetic.cycles[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$3441.C[2] O=$abc$32570$n5352
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3441.C[2] CO=$auto$alumacc.cc:474:replace_alu$3441.C[3] I0=lm32_cpu.mc_arithmetic.cycles[2] I1=$true
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=lm32_cpu.mc_arithmetic.cycles[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$3441.C[3] O=$abc$32570$n5353
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3441.C[3] CO=$auto$alumacc.cc:474:replace_alu$3441.C[4] I0=lm32_cpu.mc_arithmetic.cycles[3] I1=$true
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=lm32_cpu.mc_arithmetic.cycles[4] I2=$true I3=$auto$alumacc.cc:474:replace_alu$3441.C[4] O=$abc$32570$n5354
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3441.C[4] CO=$auto$alumacc.cc:474:replace_alu$3441.C[5] I0=lm32_cpu.mc_arithmetic.cycles[4] I1=$true
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=lm32_cpu.mc_arithmetic.cycles[5] I2=$true I3=$auto$alumacc.cc:474:replace_alu$3441.C[5] O=$abc$32570$n5355
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=lm32_cpu.operand_0_x[0] I2=lm32_cpu.operand_1_x[0] I3=lm32_cpu.adder_op_x O=lm32_cpu.adder.addsub.tmp_addResult[0]
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=lm32_cpu.adder_op_x CO=$auto$alumacc.cc:474:replace_alu$3444.C[1] I0=lm32_cpu.operand_0_x[0] I1=lm32_cpu.operand_1_x[0]
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=lm32_cpu.operand_0_x[10] I2=lm32_cpu.operand_1_x[10] I3=$auto$alumacc.cc:474:replace_alu$3444.C[10] O=lm32_cpu.adder.addsub.tmp_addResult[10]
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3444.C[10] CO=$auto$alumacc.cc:474:replace_alu$3444.C[11] I0=lm32_cpu.operand_0_x[10] I1=lm32_cpu.operand_1_x[10]
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=lm32_cpu.operand_0_x[11] I2=lm32_cpu.operand_1_x[11] I3=$auto$alumacc.cc:474:replace_alu$3444.C[11] O=lm32_cpu.adder.addsub.tmp_addResult[11]
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3444.C[11] CO=$auto$alumacc.cc:474:replace_alu$3444.C[12] I0=lm32_cpu.operand_0_x[11] I1=lm32_cpu.operand_1_x[11]
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=lm32_cpu.operand_0_x[12] I2=lm32_cpu.operand_1_x[12] I3=$auto$alumacc.cc:474:replace_alu$3444.C[12] O=lm32_cpu.adder.addsub.tmp_addResult[12]
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3444.C[12] CO=$auto$alumacc.cc:474:replace_alu$3444.C[13] I0=lm32_cpu.operand_0_x[12] I1=lm32_cpu.operand_1_x[12]
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=lm32_cpu.operand_0_x[13] I2=lm32_cpu.operand_1_x[13] I3=$auto$alumacc.cc:474:replace_alu$3444.C[13] O=lm32_cpu.adder.addsub.tmp_addResult[13]
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3444.C[13] CO=$auto$alumacc.cc:474:replace_alu$3444.C[14] I0=lm32_cpu.operand_0_x[13] I1=lm32_cpu.operand_1_x[13]
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=lm32_cpu.operand_0_x[14] I2=lm32_cpu.operand_1_x[14] I3=$auto$alumacc.cc:474:replace_alu$3444.C[14] O=lm32_cpu.adder.addsub.tmp_addResult[14]
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3444.C[14] CO=$auto$alumacc.cc:474:replace_alu$3444.C[15] I0=lm32_cpu.operand_0_x[14] I1=lm32_cpu.operand_1_x[14]
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=lm32_cpu.operand_0_x[15] I2=lm32_cpu.operand_1_x[15] I3=$auto$alumacc.cc:474:replace_alu$3444.C[15] O=lm32_cpu.adder.addsub.tmp_addResult[15]
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3444.C[15] CO=$auto$alumacc.cc:474:replace_alu$3444.C[16] I0=lm32_cpu.operand_0_x[15] I1=lm32_cpu.operand_1_x[15]
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=lm32_cpu.operand_0_x[16] I2=lm32_cpu.operand_1_x[16] I3=$auto$alumacc.cc:474:replace_alu$3444.C[16] O=lm32_cpu.adder.addsub.tmp_addResult[16]
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3444.C[16] CO=$auto$alumacc.cc:474:replace_alu$3444.C[17] I0=lm32_cpu.operand_0_x[16] I1=lm32_cpu.operand_1_x[16]
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=lm32_cpu.operand_0_x[17] I2=lm32_cpu.operand_1_x[17] I3=$auto$alumacc.cc:474:replace_alu$3444.C[17] O=lm32_cpu.adder.addsub.tmp_addResult[17]
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3444.C[17] CO=$auto$alumacc.cc:474:replace_alu$3444.C[18] I0=lm32_cpu.operand_0_x[17] I1=lm32_cpu.operand_1_x[17]
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=lm32_cpu.operand_0_x[18] I2=lm32_cpu.operand_1_x[18] I3=$auto$alumacc.cc:474:replace_alu$3444.C[18] O=lm32_cpu.adder.addsub.tmp_addResult[18]
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3444.C[18] CO=$auto$alumacc.cc:474:replace_alu$3444.C[19] I0=lm32_cpu.operand_0_x[18] I1=lm32_cpu.operand_1_x[18]
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=lm32_cpu.operand_0_x[19] I2=lm32_cpu.operand_1_x[19] I3=$auto$alumacc.cc:474:replace_alu$3444.C[19] O=lm32_cpu.adder.addsub.tmp_addResult[19]
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3444.C[19] CO=$auto$alumacc.cc:474:replace_alu$3444.C[20] I0=lm32_cpu.operand_0_x[19] I1=lm32_cpu.operand_1_x[19]
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=lm32_cpu.operand_0_x[1] I2=lm32_cpu.operand_1_x[1] I3=$auto$alumacc.cc:474:replace_alu$3444.C[1] O=lm32_cpu.adder.addsub.tmp_addResult[1]
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3444.C[1] CO=$auto$alumacc.cc:474:replace_alu$3444.C[2] I0=lm32_cpu.operand_0_x[1] I1=lm32_cpu.operand_1_x[1]
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=lm32_cpu.operand_0_x[20] I2=lm32_cpu.operand_1_x[20] I3=$auto$alumacc.cc:474:replace_alu$3444.C[20] O=lm32_cpu.adder.addsub.tmp_addResult[20]
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3444.C[20] CO=$auto$alumacc.cc:474:replace_alu$3444.C[21] I0=lm32_cpu.operand_0_x[20] I1=lm32_cpu.operand_1_x[20]
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=lm32_cpu.operand_0_x[21] I2=lm32_cpu.operand_1_x[21] I3=$auto$alumacc.cc:474:replace_alu$3444.C[21] O=lm32_cpu.adder.addsub.tmp_addResult[21]
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3444.C[21] CO=$auto$alumacc.cc:474:replace_alu$3444.C[22] I0=lm32_cpu.operand_0_x[21] I1=lm32_cpu.operand_1_x[21]
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=lm32_cpu.operand_0_x[22] I2=lm32_cpu.operand_1_x[22] I3=$auto$alumacc.cc:474:replace_alu$3444.C[22] O=lm32_cpu.adder.addsub.tmp_addResult[22]
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3444.C[22] CO=$auto$alumacc.cc:474:replace_alu$3444.C[23] I0=lm32_cpu.operand_0_x[22] I1=lm32_cpu.operand_1_x[22]
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=lm32_cpu.operand_0_x[23] I2=lm32_cpu.operand_1_x[23] I3=$auto$alumacc.cc:474:replace_alu$3444.C[23] O=lm32_cpu.adder.addsub.tmp_addResult[23]
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3444.C[23] CO=$auto$alumacc.cc:474:replace_alu$3444.C[24] I0=lm32_cpu.operand_0_x[23] I1=lm32_cpu.operand_1_x[23]
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=lm32_cpu.operand_0_x[24] I2=lm32_cpu.operand_1_x[24] I3=$auto$alumacc.cc:474:replace_alu$3444.C[24] O=lm32_cpu.adder.addsub.tmp_addResult[24]
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3444.C[24] CO=$auto$alumacc.cc:474:replace_alu$3444.C[25] I0=lm32_cpu.operand_0_x[24] I1=lm32_cpu.operand_1_x[24]
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=lm32_cpu.operand_0_x[25] I2=lm32_cpu.operand_1_x[25] I3=$auto$alumacc.cc:474:replace_alu$3444.C[25] O=lm32_cpu.adder.addsub.tmp_addResult[25]
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3444.C[25] CO=$auto$alumacc.cc:474:replace_alu$3444.C[26] I0=lm32_cpu.operand_0_x[25] I1=lm32_cpu.operand_1_x[25]
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=lm32_cpu.operand_0_x[26] I2=lm32_cpu.operand_1_x[26] I3=$auto$alumacc.cc:474:replace_alu$3444.C[26] O=lm32_cpu.adder.addsub.tmp_addResult[26]
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3444.C[26] CO=$auto$alumacc.cc:474:replace_alu$3444.C[27] I0=lm32_cpu.operand_0_x[26] I1=lm32_cpu.operand_1_x[26]
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=lm32_cpu.operand_0_x[27] I2=lm32_cpu.operand_1_x[27] I3=$auto$alumacc.cc:474:replace_alu$3444.C[27] O=lm32_cpu.adder.addsub.tmp_addResult[27]
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3444.C[27] CO=$auto$alumacc.cc:474:replace_alu$3444.C[28] I0=lm32_cpu.operand_0_x[27] I1=lm32_cpu.operand_1_x[27]
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=lm32_cpu.operand_0_x[28] I2=lm32_cpu.operand_1_x[28] I3=$auto$alumacc.cc:474:replace_alu$3444.C[28] O=lm32_cpu.adder.addsub.tmp_addResult[28]
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3444.C[28] CO=$auto$alumacc.cc:474:replace_alu$3444.C[29] I0=lm32_cpu.operand_0_x[28] I1=lm32_cpu.operand_1_x[28]
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=lm32_cpu.operand_0_x[29] I2=lm32_cpu.operand_1_x[29] I3=$auto$alumacc.cc:474:replace_alu$3444.C[29] O=lm32_cpu.adder.addsub.tmp_addResult[29]
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3444.C[29] CO=$auto$alumacc.cc:474:replace_alu$3444.C[30] I0=lm32_cpu.operand_0_x[29] I1=lm32_cpu.operand_1_x[29]
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=lm32_cpu.operand_0_x[2] I2=lm32_cpu.operand_1_x[2] I3=$auto$alumacc.cc:474:replace_alu$3444.C[2] O=lm32_cpu.adder.addsub.tmp_addResult[2]
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3444.C[2] CO=$auto$alumacc.cc:474:replace_alu$3444.C[3] I0=lm32_cpu.operand_0_x[2] I1=lm32_cpu.operand_1_x[2]
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=lm32_cpu.operand_0_x[30] I2=lm32_cpu.operand_1_x[30] I3=$auto$alumacc.cc:474:replace_alu$3444.C[30] O=lm32_cpu.adder.addsub.tmp_addResult[30]
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3444.C[30] CO=$auto$alumacc.cc:474:replace_alu$3444.C[31] I0=lm32_cpu.operand_0_x[30] I1=lm32_cpu.operand_1_x[30]
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=lm32_cpu.adder.a_sign I2=lm32_cpu.adder.b_sign I3=$auto$alumacc.cc:474:replace_alu$3444.C[31] O=lm32_cpu.adder.addsub.tmp_addResult[31]
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3444.C[31] CO=$auto$alumacc.cc:474:replace_alu$3444.C[32] I0=lm32_cpu.adder.a_sign I1=lm32_cpu.adder.b_sign
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=$auto$alumacc.cc:474:replace_alu$3444.C[32] O=lm32_cpu.adder.addsub.tmp_addResult[32]
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=lm32_cpu.operand_0_x[3] I2=lm32_cpu.operand_1_x[3] I3=$auto$alumacc.cc:474:replace_alu$3444.C[3] O=lm32_cpu.adder.addsub.tmp_addResult[3]
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3444.C[3] CO=$auto$alumacc.cc:474:replace_alu$3444.C[4] I0=lm32_cpu.operand_0_x[3] I1=lm32_cpu.operand_1_x[3]
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=lm32_cpu.operand_0_x[4] I2=lm32_cpu.operand_1_x[4] I3=$auto$alumacc.cc:474:replace_alu$3444.C[4] O=lm32_cpu.adder.addsub.tmp_addResult[4]
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3444.C[4] CO=$auto$alumacc.cc:474:replace_alu$3444.C[5] I0=lm32_cpu.operand_0_x[4] I1=lm32_cpu.operand_1_x[4]
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=lm32_cpu.operand_0_x[5] I2=lm32_cpu.operand_1_x[5] I3=$auto$alumacc.cc:474:replace_alu$3444.C[5] O=lm32_cpu.adder.addsub.tmp_addResult[5]
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3444.C[5] CO=$auto$alumacc.cc:474:replace_alu$3444.C[6] I0=lm32_cpu.operand_0_x[5] I1=lm32_cpu.operand_1_x[5]
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=lm32_cpu.operand_0_x[6] I2=lm32_cpu.operand_1_x[6] I3=$auto$alumacc.cc:474:replace_alu$3444.C[6] O=lm32_cpu.adder.addsub.tmp_addResult[6]
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3444.C[6] CO=$auto$alumacc.cc:474:replace_alu$3444.C[7] I0=lm32_cpu.operand_0_x[6] I1=lm32_cpu.operand_1_x[6]
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=lm32_cpu.operand_0_x[7] I2=lm32_cpu.operand_1_x[7] I3=$auto$alumacc.cc:474:replace_alu$3444.C[7] O=lm32_cpu.adder.addsub.tmp_addResult[7]
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3444.C[7] CO=$auto$alumacc.cc:474:replace_alu$3444.C[8] I0=lm32_cpu.operand_0_x[7] I1=lm32_cpu.operand_1_x[7]
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=lm32_cpu.operand_0_x[8] I2=lm32_cpu.operand_1_x[8] I3=$auto$alumacc.cc:474:replace_alu$3444.C[8] O=lm32_cpu.adder.addsub.tmp_addResult[8]
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3444.C[8] CO=$auto$alumacc.cc:474:replace_alu$3444.C[9] I0=lm32_cpu.operand_0_x[8] I1=lm32_cpu.operand_1_x[8]
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=lm32_cpu.operand_0_x[9] I2=lm32_cpu.operand_1_x[9] I3=$auto$alumacc.cc:474:replace_alu$3444.C[9] O=lm32_cpu.adder.addsub.tmp_addResult[9]
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3444.C[9] CO=$auto$alumacc.cc:474:replace_alu$3444.C[10] I0=lm32_cpu.operand_0_x[9] I1=lm32_cpu.operand_1_x[9]
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=lm32_cpu.mc_arithmetic.a[31] I2=$abc$32570$n5134 I3=$true O=lm32_cpu.mc_arithmetic.t[0]
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$true CO=$auto$alumacc.cc:474:replace_alu$3447.C[1] I0=lm32_cpu.mc_arithmetic.a[31] I1=$abc$32570$n5134
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=lm32_cpu.mc_arithmetic.p[9] I2=$abc$32570$n5144 I3=$auto$alumacc.cc:474:replace_alu$3447.C[10] O=lm32_cpu.mc_arithmetic.t[10]
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3447.C[10] CO=$auto$alumacc.cc:474:replace_alu$3447.C[11] I0=lm32_cpu.mc_arithmetic.p[9] I1=$abc$32570$n5144
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=lm32_cpu.mc_arithmetic.p[10] I2=$abc$32570$n5145 I3=$auto$alumacc.cc:474:replace_alu$3447.C[11] O=lm32_cpu.mc_arithmetic.t[11]
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3447.C[11] CO=$auto$alumacc.cc:474:replace_alu$3447.C[12] I0=lm32_cpu.mc_arithmetic.p[10] I1=$abc$32570$n5145
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=lm32_cpu.mc_arithmetic.p[11] I2=$abc$32570$n5146 I3=$auto$alumacc.cc:474:replace_alu$3447.C[12] O=lm32_cpu.mc_arithmetic.t[12]
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3447.C[12] CO=$auto$alumacc.cc:474:replace_alu$3447.C[13] I0=lm32_cpu.mc_arithmetic.p[11] I1=$abc$32570$n5146
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=lm32_cpu.mc_arithmetic.p[12] I2=$abc$32570$n5147 I3=$auto$alumacc.cc:474:replace_alu$3447.C[13] O=lm32_cpu.mc_arithmetic.t[13]
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3447.C[13] CO=$auto$alumacc.cc:474:replace_alu$3447.C[14] I0=lm32_cpu.mc_arithmetic.p[12] I1=$abc$32570$n5147
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=lm32_cpu.mc_arithmetic.p[13] I2=$abc$32570$n5148 I3=$auto$alumacc.cc:474:replace_alu$3447.C[14] O=lm32_cpu.mc_arithmetic.t[14]
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3447.C[14] CO=$auto$alumacc.cc:474:replace_alu$3447.C[15] I0=lm32_cpu.mc_arithmetic.p[13] I1=$abc$32570$n5148
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=lm32_cpu.mc_arithmetic.p[14] I2=$abc$32570$n5149 I3=$auto$alumacc.cc:474:replace_alu$3447.C[15] O=lm32_cpu.mc_arithmetic.t[15]
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3447.C[15] CO=$auto$alumacc.cc:474:replace_alu$3447.C[16] I0=lm32_cpu.mc_arithmetic.p[14] I1=$abc$32570$n5149
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=lm32_cpu.mc_arithmetic.p[15] I2=$abc$32570$n5150 I3=$auto$alumacc.cc:474:replace_alu$3447.C[16] O=lm32_cpu.mc_arithmetic.t[16]
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3447.C[16] CO=$auto$alumacc.cc:474:replace_alu$3447.C[17] I0=lm32_cpu.mc_arithmetic.p[15] I1=$abc$32570$n5150
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=lm32_cpu.mc_arithmetic.p[16] I2=$abc$32570$n5151 I3=$auto$alumacc.cc:474:replace_alu$3447.C[17] O=lm32_cpu.mc_arithmetic.t[17]
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3447.C[17] CO=$auto$alumacc.cc:474:replace_alu$3447.C[18] I0=lm32_cpu.mc_arithmetic.p[16] I1=$abc$32570$n5151
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=lm32_cpu.mc_arithmetic.p[17] I2=$abc$32570$n5152 I3=$auto$alumacc.cc:474:replace_alu$3447.C[18] O=lm32_cpu.mc_arithmetic.t[18]
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3447.C[18] CO=$auto$alumacc.cc:474:replace_alu$3447.C[19] I0=lm32_cpu.mc_arithmetic.p[17] I1=$abc$32570$n5152
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=lm32_cpu.mc_arithmetic.p[18] I2=$abc$32570$n5153 I3=$auto$alumacc.cc:474:replace_alu$3447.C[19] O=lm32_cpu.mc_arithmetic.t[19]
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3447.C[19] CO=$auto$alumacc.cc:474:replace_alu$3447.C[20] I0=lm32_cpu.mc_arithmetic.p[18] I1=$abc$32570$n5153
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=lm32_cpu.mc_arithmetic.p[0] I2=$abc$32570$n5135 I3=$auto$alumacc.cc:474:replace_alu$3447.C[1] O=lm32_cpu.mc_arithmetic.t[1]
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3447.C[1] CO=$auto$alumacc.cc:474:replace_alu$3447.C[2] I0=lm32_cpu.mc_arithmetic.p[0] I1=$abc$32570$n5135
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=lm32_cpu.mc_arithmetic.p[19] I2=$abc$32570$n5154 I3=$auto$alumacc.cc:474:replace_alu$3447.C[20] O=lm32_cpu.mc_arithmetic.t[20]
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3447.C[20] CO=$auto$alumacc.cc:474:replace_alu$3447.C[21] I0=lm32_cpu.mc_arithmetic.p[19] I1=$abc$32570$n5154
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=lm32_cpu.mc_arithmetic.p[20] I2=$abc$32570$n5155 I3=$auto$alumacc.cc:474:replace_alu$3447.C[21] O=lm32_cpu.mc_arithmetic.t[21]
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3447.C[21] CO=$auto$alumacc.cc:474:replace_alu$3447.C[22] I0=lm32_cpu.mc_arithmetic.p[20] I1=$abc$32570$n5155
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=lm32_cpu.mc_arithmetic.p[21] I2=$abc$32570$n5156 I3=$auto$alumacc.cc:474:replace_alu$3447.C[22] O=lm32_cpu.mc_arithmetic.t[22]
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3447.C[22] CO=$auto$alumacc.cc:474:replace_alu$3447.C[23] I0=lm32_cpu.mc_arithmetic.p[21] I1=$abc$32570$n5156
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=lm32_cpu.mc_arithmetic.p[22] I2=$abc$32570$n5157 I3=$auto$alumacc.cc:474:replace_alu$3447.C[23] O=lm32_cpu.mc_arithmetic.t[23]
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3447.C[23] CO=$auto$alumacc.cc:474:replace_alu$3447.C[24] I0=lm32_cpu.mc_arithmetic.p[22] I1=$abc$32570$n5157
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=lm32_cpu.mc_arithmetic.p[23] I2=$abc$32570$n5158 I3=$auto$alumacc.cc:474:replace_alu$3447.C[24] O=lm32_cpu.mc_arithmetic.t[24]
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3447.C[24] CO=$auto$alumacc.cc:474:replace_alu$3447.C[25] I0=lm32_cpu.mc_arithmetic.p[23] I1=$abc$32570$n5158
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=lm32_cpu.mc_arithmetic.p[24] I2=$abc$32570$n5159 I3=$auto$alumacc.cc:474:replace_alu$3447.C[25] O=lm32_cpu.mc_arithmetic.t[25]
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3447.C[25] CO=$auto$alumacc.cc:474:replace_alu$3447.C[26] I0=lm32_cpu.mc_arithmetic.p[24] I1=$abc$32570$n5159
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=lm32_cpu.mc_arithmetic.p[25] I2=$abc$32570$n5160 I3=$auto$alumacc.cc:474:replace_alu$3447.C[26] O=lm32_cpu.mc_arithmetic.t[26]
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3447.C[26] CO=$auto$alumacc.cc:474:replace_alu$3447.C[27] I0=lm32_cpu.mc_arithmetic.p[25] I1=$abc$32570$n5160
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=lm32_cpu.mc_arithmetic.p[26] I2=$abc$32570$n5161 I3=$auto$alumacc.cc:474:replace_alu$3447.C[27] O=lm32_cpu.mc_arithmetic.t[27]
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3447.C[27] CO=$auto$alumacc.cc:474:replace_alu$3447.C[28] I0=lm32_cpu.mc_arithmetic.p[26] I1=$abc$32570$n5161
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=lm32_cpu.mc_arithmetic.p[27] I2=$abc$32570$n5162 I3=$auto$alumacc.cc:474:replace_alu$3447.C[28] O=lm32_cpu.mc_arithmetic.t[28]
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3447.C[28] CO=$auto$alumacc.cc:474:replace_alu$3447.C[29] I0=lm32_cpu.mc_arithmetic.p[27] I1=$abc$32570$n5162
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=lm32_cpu.mc_arithmetic.p[28] I2=$abc$32570$n5163 I3=$auto$alumacc.cc:474:replace_alu$3447.C[29] O=lm32_cpu.mc_arithmetic.t[29]
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3447.C[29] CO=$auto$alumacc.cc:474:replace_alu$3447.C[30] I0=lm32_cpu.mc_arithmetic.p[28] I1=$abc$32570$n5163
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=lm32_cpu.mc_arithmetic.p[1] I2=$abc$32570$n5136 I3=$auto$alumacc.cc:474:replace_alu$3447.C[2] O=lm32_cpu.mc_arithmetic.t[2]
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3447.C[2] CO=$auto$alumacc.cc:474:replace_alu$3447.C[3] I0=lm32_cpu.mc_arithmetic.p[1] I1=$abc$32570$n5136
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=lm32_cpu.mc_arithmetic.p[29] I2=$abc$32570$n5164 I3=$auto$alumacc.cc:474:replace_alu$3447.C[30] O=lm32_cpu.mc_arithmetic.t[30]
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3447.C[30] CO=$auto$alumacc.cc:474:replace_alu$3447.C[31] I0=lm32_cpu.mc_arithmetic.p[29] I1=$abc$32570$n5164
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=lm32_cpu.mc_arithmetic.p[30] I2=$abc$32570$n5165 I3=$auto$alumacc.cc:474:replace_alu$3447.C[31] O=lm32_cpu.mc_arithmetic.t[31]
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3447.C[31] CO=$auto$alumacc.cc:474:replace_alu$3447.C[32] I0=lm32_cpu.mc_arithmetic.p[30] I1=$abc$32570$n5165
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=$false I2=$true I3=$auto$alumacc.cc:474:replace_alu$3447.C[32] O=lm32_cpu.mc_arithmetic.t[32]
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=lm32_cpu.mc_arithmetic.p[2] I2=$abc$32570$n5137 I3=$auto$alumacc.cc:474:replace_alu$3447.C[3] O=lm32_cpu.mc_arithmetic.t[3]
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3447.C[3] CO=$auto$alumacc.cc:474:replace_alu$3447.C[4] I0=lm32_cpu.mc_arithmetic.p[2] I1=$abc$32570$n5137
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=lm32_cpu.mc_arithmetic.p[3] I2=$abc$32570$n5138 I3=$auto$alumacc.cc:474:replace_alu$3447.C[4] O=lm32_cpu.mc_arithmetic.t[4]
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3447.C[4] CO=$auto$alumacc.cc:474:replace_alu$3447.C[5] I0=lm32_cpu.mc_arithmetic.p[3] I1=$abc$32570$n5138
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=lm32_cpu.mc_arithmetic.p[4] I2=$abc$32570$n5139 I3=$auto$alumacc.cc:474:replace_alu$3447.C[5] O=lm32_cpu.mc_arithmetic.t[5]
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3447.C[5] CO=$auto$alumacc.cc:474:replace_alu$3447.C[6] I0=lm32_cpu.mc_arithmetic.p[4] I1=$abc$32570$n5139
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=lm32_cpu.mc_arithmetic.p[5] I2=$abc$32570$n5140 I3=$auto$alumacc.cc:474:replace_alu$3447.C[6] O=lm32_cpu.mc_arithmetic.t[6]
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3447.C[6] CO=$auto$alumacc.cc:474:replace_alu$3447.C[7] I0=lm32_cpu.mc_arithmetic.p[5] I1=$abc$32570$n5140
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=lm32_cpu.mc_arithmetic.p[6] I2=$abc$32570$n5141 I3=$auto$alumacc.cc:474:replace_alu$3447.C[7] O=lm32_cpu.mc_arithmetic.t[7]
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3447.C[7] CO=$auto$alumacc.cc:474:replace_alu$3447.C[8] I0=lm32_cpu.mc_arithmetic.p[6] I1=$abc$32570$n5141
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=lm32_cpu.mc_arithmetic.p[7] I2=$abc$32570$n5142 I3=$auto$alumacc.cc:474:replace_alu$3447.C[8] O=lm32_cpu.mc_arithmetic.t[8]
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3447.C[8] CO=$auto$alumacc.cc:474:replace_alu$3447.C[9] I0=lm32_cpu.mc_arithmetic.p[7] I1=$abc$32570$n5142
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=lm32_cpu.mc_arithmetic.p[8] I2=$abc$32570$n5143 I3=$auto$alumacc.cc:474:replace_alu$3447.C[9] O=lm32_cpu.mc_arithmetic.t[9]
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3447.C[9] CO=$auto$alumacc.cc:474:replace_alu$3447.C[10] I0=lm32_cpu.mc_arithmetic.p[8] I1=$abc$32570$n5143
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=$true I2=lm32_cpu.instruction_unit.pc_f[2] I3=$false O=$abc$32570$n4930
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=lm32_cpu.instruction_unit.pc_f[12] I3=$auto$alumacc.cc:474:replace_alu$3450.C[10] O=$abc$32570$n4940
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3450.C[10] CO=$auto$alumacc.cc:474:replace_alu$3450.C[11] I0=$false I1=lm32_cpu.instruction_unit.pc_f[12]
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=$false I2=lm32_cpu.instruction_unit.pc_f[13] I3=$auto$alumacc.cc:474:replace_alu$3450.C[11] O=$abc$32570$n4941
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3450.C[11] CO=$auto$alumacc.cc:474:replace_alu$3450.C[12] I0=$false I1=lm32_cpu.instruction_unit.pc_f[13]
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=$false I2=lm32_cpu.instruction_unit.pc_f[14] I3=$auto$alumacc.cc:474:replace_alu$3450.C[12] O=$abc$32570$n4942
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3450.C[12] CO=$auto$alumacc.cc:474:replace_alu$3450.C[13] I0=$false I1=lm32_cpu.instruction_unit.pc_f[14]
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=$false I2=lm32_cpu.instruction_unit.pc_f[15] I3=$auto$alumacc.cc:474:replace_alu$3450.C[13] O=$abc$32570$n4943
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3450.C[13] CO=$auto$alumacc.cc:474:replace_alu$3450.C[14] I0=$false I1=lm32_cpu.instruction_unit.pc_f[15]
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=$false I2=lm32_cpu.instruction_unit.pc_f[16] I3=$auto$alumacc.cc:474:replace_alu$3450.C[14] O=$abc$32570$n4944
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3450.C[14] CO=$auto$alumacc.cc:474:replace_alu$3450.C[15] I0=$false I1=lm32_cpu.instruction_unit.pc_f[16]
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=$false I2=lm32_cpu.instruction_unit.pc_f[17] I3=$auto$alumacc.cc:474:replace_alu$3450.C[15] O=$abc$32570$n4945
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3450.C[15] CO=$auto$alumacc.cc:474:replace_alu$3450.C[16] I0=$false I1=lm32_cpu.instruction_unit.pc_f[17]
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=$false I2=lm32_cpu.instruction_unit.pc_f[18] I3=$auto$alumacc.cc:474:replace_alu$3450.C[16] O=$abc$32570$n4946
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3450.C[16] CO=$auto$alumacc.cc:474:replace_alu$3450.C[17] I0=$false I1=lm32_cpu.instruction_unit.pc_f[18]
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=$false I2=lm32_cpu.instruction_unit.pc_f[19] I3=$auto$alumacc.cc:474:replace_alu$3450.C[17] O=$abc$32570$n4947
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3450.C[17] CO=$auto$alumacc.cc:474:replace_alu$3450.C[18] I0=$false I1=lm32_cpu.instruction_unit.pc_f[19]
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=$false I2=lm32_cpu.instruction_unit.pc_f[20] I3=$auto$alumacc.cc:474:replace_alu$3450.C[18] O=$abc$32570$n4948
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3450.C[18] CO=$auto$alumacc.cc:474:replace_alu$3450.C[19] I0=$false I1=lm32_cpu.instruction_unit.pc_f[20]
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=$false I2=lm32_cpu.instruction_unit.pc_f[21] I3=$auto$alumacc.cc:474:replace_alu$3450.C[19] O=$abc$32570$n4949
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3450.C[19] CO=$auto$alumacc.cc:474:replace_alu$3450.C[20] I0=$false I1=lm32_cpu.instruction_unit.pc_f[21]
.attr src "top.v:810"
.gate SB_CARRY CI=lm32_cpu.instruction_unit.pc_f[2] CO=$auto$alumacc.cc:474:replace_alu$3450.C[2] I0=$false I1=lm32_cpu.instruction_unit.pc_f[3]
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=$false I2=lm32_cpu.instruction_unit.pc_f[22] I3=$auto$alumacc.cc:474:replace_alu$3450.C[20] O=$abc$32570$n4950
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3450.C[20] CO=$auto$alumacc.cc:474:replace_alu$3450.C[21] I0=$false I1=lm32_cpu.instruction_unit.pc_f[22]
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=$false I2=lm32_cpu.instruction_unit.pc_f[23] I3=$auto$alumacc.cc:474:replace_alu$3450.C[21] O=$abc$32570$n4951
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3450.C[21] CO=$auto$alumacc.cc:474:replace_alu$3450.C[22] I0=$false I1=lm32_cpu.instruction_unit.pc_f[23]
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=$false I2=lm32_cpu.instruction_unit.pc_f[24] I3=$auto$alumacc.cc:474:replace_alu$3450.C[22] O=$abc$32570$n4952
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3450.C[22] CO=$auto$alumacc.cc:474:replace_alu$3450.C[23] I0=$false I1=lm32_cpu.instruction_unit.pc_f[24]
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=$false I2=lm32_cpu.instruction_unit.pc_f[25] I3=$auto$alumacc.cc:474:replace_alu$3450.C[23] O=$abc$32570$n4953
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3450.C[23] CO=$auto$alumacc.cc:474:replace_alu$3450.C[24] I0=$false I1=lm32_cpu.instruction_unit.pc_f[25]
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=$false I2=lm32_cpu.instruction_unit.pc_f[26] I3=$auto$alumacc.cc:474:replace_alu$3450.C[24] O=$abc$32570$n4954
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3450.C[24] CO=$auto$alumacc.cc:474:replace_alu$3450.C[25] I0=$false I1=lm32_cpu.instruction_unit.pc_f[26]
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=$false I2=lm32_cpu.instruction_unit.pc_f[27] I3=$auto$alumacc.cc:474:replace_alu$3450.C[25] O=$abc$32570$n4955
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3450.C[25] CO=$auto$alumacc.cc:474:replace_alu$3450.C[26] I0=$false I1=lm32_cpu.instruction_unit.pc_f[27]
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=$false I2=lm32_cpu.instruction_unit.pc_f[28] I3=$auto$alumacc.cc:474:replace_alu$3450.C[26] O=$abc$32570$n4956
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3450.C[26] CO=$auto$alumacc.cc:474:replace_alu$3450.C[27] I0=$false I1=lm32_cpu.instruction_unit.pc_f[28]
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=$false I2=lm32_cpu.instruction_unit.pc_f[29] I3=$auto$alumacc.cc:474:replace_alu$3450.C[27] O=$abc$32570$n4957
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3450.C[27] CO=$auto$alumacc.cc:474:replace_alu$3450.C[28] I0=$false I1=lm32_cpu.instruction_unit.pc_f[29]
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=$false I2=lm32_cpu.instruction_unit.pc_f[30] I3=$auto$alumacc.cc:474:replace_alu$3450.C[28] O=$abc$32570$n4958
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3450.C[28] CO=$auto$alumacc.cc:474:replace_alu$3450.C[29] I0=$false I1=lm32_cpu.instruction_unit.pc_f[30]
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=$false I2=lm32_cpu.instruction_unit.pc_f[31] I3=$auto$alumacc.cc:474:replace_alu$3450.C[29] O=$abc$32570$n4959
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=lm32_cpu.instruction_unit.pc_f[4] I3=$auto$alumacc.cc:474:replace_alu$3450.C[2] O=$abc$32570$n4932
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3450.C[2] CO=$auto$alumacc.cc:474:replace_alu$3450.C[3] I0=$false I1=lm32_cpu.instruction_unit.pc_f[4]
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=$false I2=lm32_cpu.instruction_unit.pc_f[5] I3=$auto$alumacc.cc:474:replace_alu$3450.C[3] O=$abc$32570$n4933
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3450.C[3] CO=$auto$alumacc.cc:474:replace_alu$3450.C[4] I0=$false I1=lm32_cpu.instruction_unit.pc_f[5]
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=$false I2=lm32_cpu.instruction_unit.pc_f[6] I3=$auto$alumacc.cc:474:replace_alu$3450.C[4] O=$abc$32570$n4934
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3450.C[4] CO=$auto$alumacc.cc:474:replace_alu$3450.C[5] I0=$false I1=lm32_cpu.instruction_unit.pc_f[6]
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=$false I2=lm32_cpu.instruction_unit.pc_f[7] I3=$auto$alumacc.cc:474:replace_alu$3450.C[5] O=$abc$32570$n4935
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3450.C[5] CO=$auto$alumacc.cc:474:replace_alu$3450.C[6] I0=$false I1=lm32_cpu.instruction_unit.pc_f[7]
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=$false I2=lm32_cpu.instruction_unit.pc_f[8] I3=$auto$alumacc.cc:474:replace_alu$3450.C[6] O=$abc$32570$n4936
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3450.C[6] CO=$auto$alumacc.cc:474:replace_alu$3450.C[7] I0=$false I1=lm32_cpu.instruction_unit.pc_f[8]
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=$false I2=lm32_cpu.instruction_unit.pc_f[9] I3=$auto$alumacc.cc:474:replace_alu$3450.C[7] O=$abc$32570$n4937
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3450.C[7] CO=$auto$alumacc.cc:474:replace_alu$3450.C[8] I0=$false I1=lm32_cpu.instruction_unit.pc_f[9]
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=$false I2=lm32_cpu.instruction_unit.pc_f[10] I3=$auto$alumacc.cc:474:replace_alu$3450.C[8] O=$abc$32570$n4938
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3450.C[8] CO=$auto$alumacc.cc:474:replace_alu$3450.C[9] I0=$false I1=lm32_cpu.instruction_unit.pc_f[10]
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=$false I2=lm32_cpu.instruction_unit.pc_f[11] I3=$auto$alumacc.cc:474:replace_alu$3450.C[9] O=$abc$32570$n4939
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3450.C[9] CO=$auto$alumacc.cc:474:replace_alu$3450.C[10] I0=$false I1=lm32_cpu.instruction_unit.pc_f[11]
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=lm32_cpu.mc_arithmetic.p[0] I2=lm32_cpu.mc_arithmetic.a[0] I3=$false O=$abc$32570$n2481
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$alumacc.cc:474:replace_alu$3453.C[1] I0=lm32_cpu.mc_arithmetic.p[0] I1=lm32_cpu.mc_arithmetic.a[0]
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=lm32_cpu.mc_arithmetic.p[10] I2=lm32_cpu.mc_arithmetic.a[10] I3=$auto$alumacc.cc:474:replace_alu$3453.C[10] O=$abc$32570$n2501
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3453.C[10] CO=$auto$alumacc.cc:474:replace_alu$3453.C[11] I0=lm32_cpu.mc_arithmetic.p[10] I1=lm32_cpu.mc_arithmetic.a[10]
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=lm32_cpu.mc_arithmetic.p[11] I2=lm32_cpu.mc_arithmetic.a[11] I3=$auto$alumacc.cc:474:replace_alu$3453.C[11] O=$abc$32570$n2503
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3453.C[11] CO=$auto$alumacc.cc:474:replace_alu$3453.C[12] I0=lm32_cpu.mc_arithmetic.p[11] I1=lm32_cpu.mc_arithmetic.a[11]
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=lm32_cpu.mc_arithmetic.p[12] I2=lm32_cpu.mc_arithmetic.a[12] I3=$auto$alumacc.cc:474:replace_alu$3453.C[12] O=$abc$32570$n2505
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3453.C[12] CO=$auto$alumacc.cc:474:replace_alu$3453.C[13] I0=lm32_cpu.mc_arithmetic.p[12] I1=lm32_cpu.mc_arithmetic.a[12]
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=lm32_cpu.mc_arithmetic.p[13] I2=lm32_cpu.mc_arithmetic.a[13] I3=$auto$alumacc.cc:474:replace_alu$3453.C[13] O=$abc$32570$n2507
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3453.C[13] CO=$auto$alumacc.cc:474:replace_alu$3453.C[14] I0=lm32_cpu.mc_arithmetic.p[13] I1=lm32_cpu.mc_arithmetic.a[13]
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=lm32_cpu.mc_arithmetic.p[14] I2=lm32_cpu.mc_arithmetic.a[14] I3=$auto$alumacc.cc:474:replace_alu$3453.C[14] O=$abc$32570$n2509
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3453.C[14] CO=$auto$alumacc.cc:474:replace_alu$3453.C[15] I0=lm32_cpu.mc_arithmetic.p[14] I1=lm32_cpu.mc_arithmetic.a[14]
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=lm32_cpu.mc_arithmetic.p[15] I2=lm32_cpu.mc_arithmetic.a[15] I3=$auto$alumacc.cc:474:replace_alu$3453.C[15] O=$abc$32570$n2511
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3453.C[15] CO=$auto$alumacc.cc:474:replace_alu$3453.C[16] I0=lm32_cpu.mc_arithmetic.p[15] I1=lm32_cpu.mc_arithmetic.a[15]
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=lm32_cpu.mc_arithmetic.p[16] I2=lm32_cpu.mc_arithmetic.a[16] I3=$auto$alumacc.cc:474:replace_alu$3453.C[16] O=$abc$32570$n2513
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3453.C[16] CO=$auto$alumacc.cc:474:replace_alu$3453.C[17] I0=lm32_cpu.mc_arithmetic.p[16] I1=lm32_cpu.mc_arithmetic.a[16]
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=lm32_cpu.mc_arithmetic.p[17] I2=lm32_cpu.mc_arithmetic.a[17] I3=$auto$alumacc.cc:474:replace_alu$3453.C[17] O=$abc$32570$n2515
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3453.C[17] CO=$auto$alumacc.cc:474:replace_alu$3453.C[18] I0=lm32_cpu.mc_arithmetic.p[17] I1=lm32_cpu.mc_arithmetic.a[17]
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=lm32_cpu.mc_arithmetic.p[18] I2=lm32_cpu.mc_arithmetic.a[18] I3=$auto$alumacc.cc:474:replace_alu$3453.C[18] O=$abc$32570$n2517
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3453.C[18] CO=$auto$alumacc.cc:474:replace_alu$3453.C[19] I0=lm32_cpu.mc_arithmetic.p[18] I1=lm32_cpu.mc_arithmetic.a[18]
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=lm32_cpu.mc_arithmetic.p[19] I2=lm32_cpu.mc_arithmetic.a[19] I3=$auto$alumacc.cc:474:replace_alu$3453.C[19] O=$abc$32570$n2519
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3453.C[19] CO=$auto$alumacc.cc:474:replace_alu$3453.C[20] I0=lm32_cpu.mc_arithmetic.p[19] I1=lm32_cpu.mc_arithmetic.a[19]
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=lm32_cpu.mc_arithmetic.p[1] I2=lm32_cpu.mc_arithmetic.a[1] I3=$auto$alumacc.cc:474:replace_alu$3453.C[1] O=$abc$32570$n2483
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3453.C[1] CO=$auto$alumacc.cc:474:replace_alu$3453.C[2] I0=lm32_cpu.mc_arithmetic.p[1] I1=lm32_cpu.mc_arithmetic.a[1]
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=lm32_cpu.mc_arithmetic.p[20] I2=lm32_cpu.mc_arithmetic.a[20] I3=$auto$alumacc.cc:474:replace_alu$3453.C[20] O=$abc$32570$n2521
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3453.C[20] CO=$auto$alumacc.cc:474:replace_alu$3453.C[21] I0=lm32_cpu.mc_arithmetic.p[20] I1=lm32_cpu.mc_arithmetic.a[20]
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=lm32_cpu.mc_arithmetic.p[21] I2=lm32_cpu.mc_arithmetic.a[21] I3=$auto$alumacc.cc:474:replace_alu$3453.C[21] O=$abc$32570$n2523
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3453.C[21] CO=$auto$alumacc.cc:474:replace_alu$3453.C[22] I0=lm32_cpu.mc_arithmetic.p[21] I1=lm32_cpu.mc_arithmetic.a[21]
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=lm32_cpu.mc_arithmetic.p[22] I2=lm32_cpu.mc_arithmetic.a[22] I3=$auto$alumacc.cc:474:replace_alu$3453.C[22] O=$abc$32570$n2525
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3453.C[22] CO=$auto$alumacc.cc:474:replace_alu$3453.C[23] I0=lm32_cpu.mc_arithmetic.p[22] I1=lm32_cpu.mc_arithmetic.a[22]
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=lm32_cpu.mc_arithmetic.p[23] I2=lm32_cpu.mc_arithmetic.a[23] I3=$auto$alumacc.cc:474:replace_alu$3453.C[23] O=$abc$32570$n2527
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3453.C[23] CO=$auto$alumacc.cc:474:replace_alu$3453.C[24] I0=lm32_cpu.mc_arithmetic.p[23] I1=lm32_cpu.mc_arithmetic.a[23]
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=lm32_cpu.mc_arithmetic.p[24] I2=lm32_cpu.mc_arithmetic.a[24] I3=$auto$alumacc.cc:474:replace_alu$3453.C[24] O=$abc$32570$n2529
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3453.C[24] CO=$auto$alumacc.cc:474:replace_alu$3453.C[25] I0=lm32_cpu.mc_arithmetic.p[24] I1=lm32_cpu.mc_arithmetic.a[24]
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=lm32_cpu.mc_arithmetic.p[25] I2=lm32_cpu.mc_arithmetic.a[25] I3=$auto$alumacc.cc:474:replace_alu$3453.C[25] O=$abc$32570$n2531
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3453.C[25] CO=$auto$alumacc.cc:474:replace_alu$3453.C[26] I0=lm32_cpu.mc_arithmetic.p[25] I1=lm32_cpu.mc_arithmetic.a[25]
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=lm32_cpu.mc_arithmetic.p[26] I2=lm32_cpu.mc_arithmetic.a[26] I3=$auto$alumacc.cc:474:replace_alu$3453.C[26] O=$abc$32570$n2533
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3453.C[26] CO=$auto$alumacc.cc:474:replace_alu$3453.C[27] I0=lm32_cpu.mc_arithmetic.p[26] I1=lm32_cpu.mc_arithmetic.a[26]
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=lm32_cpu.mc_arithmetic.p[27] I2=lm32_cpu.mc_arithmetic.a[27] I3=$auto$alumacc.cc:474:replace_alu$3453.C[27] O=$abc$32570$n2535
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3453.C[27] CO=$auto$alumacc.cc:474:replace_alu$3453.C[28] I0=lm32_cpu.mc_arithmetic.p[27] I1=lm32_cpu.mc_arithmetic.a[27]
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=lm32_cpu.mc_arithmetic.p[28] I2=lm32_cpu.mc_arithmetic.a[28] I3=$auto$alumacc.cc:474:replace_alu$3453.C[28] O=$abc$32570$n2537
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3453.C[28] CO=$auto$alumacc.cc:474:replace_alu$3453.C[29] I0=lm32_cpu.mc_arithmetic.p[28] I1=lm32_cpu.mc_arithmetic.a[28]
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=lm32_cpu.mc_arithmetic.p[29] I2=lm32_cpu.mc_arithmetic.a[29] I3=$auto$alumacc.cc:474:replace_alu$3453.C[29] O=$abc$32570$n2539
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3453.C[29] CO=$auto$alumacc.cc:474:replace_alu$3453.C[30] I0=lm32_cpu.mc_arithmetic.p[29] I1=lm32_cpu.mc_arithmetic.a[29]
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=lm32_cpu.mc_arithmetic.p[2] I2=lm32_cpu.mc_arithmetic.a[2] I3=$auto$alumacc.cc:474:replace_alu$3453.C[2] O=$abc$32570$n2485
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3453.C[2] CO=$auto$alumacc.cc:474:replace_alu$3453.C[3] I0=lm32_cpu.mc_arithmetic.p[2] I1=lm32_cpu.mc_arithmetic.a[2]
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=lm32_cpu.mc_arithmetic.p[30] I2=lm32_cpu.mc_arithmetic.a[30] I3=$auto$alumacc.cc:474:replace_alu$3453.C[30] O=$abc$32570$n2541
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3453.C[30] CO=$auto$alumacc.cc:474:replace_alu$3453.C[31] I0=lm32_cpu.mc_arithmetic.p[30] I1=lm32_cpu.mc_arithmetic.a[30]
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=lm32_cpu.mc_arithmetic.p[31] I2=lm32_cpu.mc_arithmetic.a[31] I3=$auto$alumacc.cc:474:replace_alu$3453.C[31] O=$abc$32570$n2543
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=lm32_cpu.mc_arithmetic.p[3] I2=lm32_cpu.mc_arithmetic.a[3] I3=$auto$alumacc.cc:474:replace_alu$3453.C[3] O=$abc$32570$n2487
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3453.C[3] CO=$auto$alumacc.cc:474:replace_alu$3453.C[4] I0=lm32_cpu.mc_arithmetic.p[3] I1=lm32_cpu.mc_arithmetic.a[3]
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=lm32_cpu.mc_arithmetic.p[4] I2=lm32_cpu.mc_arithmetic.a[4] I3=$auto$alumacc.cc:474:replace_alu$3453.C[4] O=$abc$32570$n2489
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3453.C[4] CO=$auto$alumacc.cc:474:replace_alu$3453.C[5] I0=lm32_cpu.mc_arithmetic.p[4] I1=lm32_cpu.mc_arithmetic.a[4]
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=lm32_cpu.mc_arithmetic.p[5] I2=lm32_cpu.mc_arithmetic.a[5] I3=$auto$alumacc.cc:474:replace_alu$3453.C[5] O=$abc$32570$n2491
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3453.C[5] CO=$auto$alumacc.cc:474:replace_alu$3453.C[6] I0=lm32_cpu.mc_arithmetic.p[5] I1=lm32_cpu.mc_arithmetic.a[5]
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=lm32_cpu.mc_arithmetic.p[6] I2=lm32_cpu.mc_arithmetic.a[6] I3=$auto$alumacc.cc:474:replace_alu$3453.C[6] O=$abc$32570$n2493
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3453.C[6] CO=$auto$alumacc.cc:474:replace_alu$3453.C[7] I0=lm32_cpu.mc_arithmetic.p[6] I1=lm32_cpu.mc_arithmetic.a[6]
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=lm32_cpu.mc_arithmetic.p[7] I2=lm32_cpu.mc_arithmetic.a[7] I3=$auto$alumacc.cc:474:replace_alu$3453.C[7] O=$abc$32570$n2495
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3453.C[7] CO=$auto$alumacc.cc:474:replace_alu$3453.C[8] I0=lm32_cpu.mc_arithmetic.p[7] I1=lm32_cpu.mc_arithmetic.a[7]
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=lm32_cpu.mc_arithmetic.p[8] I2=lm32_cpu.mc_arithmetic.a[8] I3=$auto$alumacc.cc:474:replace_alu$3453.C[8] O=$abc$32570$n2497
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3453.C[8] CO=$auto$alumacc.cc:474:replace_alu$3453.C[9] I0=lm32_cpu.mc_arithmetic.p[8] I1=lm32_cpu.mc_arithmetic.a[8]
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=lm32_cpu.mc_arithmetic.p[9] I2=lm32_cpu.mc_arithmetic.a[9] I3=$auto$alumacc.cc:474:replace_alu$3453.C[9] O=$abc$32570$n2499
.attr src "top.v:810"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3453.C[9] CO=$auto$alumacc.cc:474:replace_alu$3453.C[10] I0=lm32_cpu.mc_arithmetic.p[9] I1=lm32_cpu.mc_arithmetic.a[9]
.attr src "top.v:810"
.gate SB_LUT4 I0=$false I1=$abc$32570$n5443 I2=$abc$32570$n5167 I3=$abc$32570$n5167 O=lm32_cpu.adder.addsub.tmp_subResult[0]
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$abc$32570$n5167 CO=$auto$maccmap.cc:240:synth$4411.C[1] I0=$abc$32570$n5443 I1=$abc$32570$n5167
.gate SB_LUT4 I0=$false I1=$abc$32570$n5462 I2=$abc$32570$n5397 I3=$auto$maccmap.cc:240:synth$4411.C[10] O=lm32_cpu.adder.addsub.tmp_subResult[10]
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$4411.C[10] CO=$auto$maccmap.cc:240:synth$4411.C[11] I0=$abc$32570$n5462 I1=$abc$32570$n5397
.gate SB_LUT4 I0=$false I1=$abc$32570$n5464 I2=$abc$32570$n5399 I3=$auto$maccmap.cc:240:synth$4411.C[11] O=lm32_cpu.adder.addsub.tmp_subResult[11]
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$4411.C[11] CO=$auto$maccmap.cc:240:synth$4411.C[12] I0=$abc$32570$n5464 I1=$abc$32570$n5399
.gate SB_LUT4 I0=$false I1=$abc$32570$n5466 I2=$abc$32570$n5401 I3=$auto$maccmap.cc:240:synth$4411.C[12] O=lm32_cpu.adder.addsub.tmp_subResult[12]
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$4411.C[12] CO=$auto$maccmap.cc:240:synth$4411.C[13] I0=$abc$32570$n5466 I1=$abc$32570$n5401
.gate SB_LUT4 I0=$false I1=$abc$32570$n5468 I2=$abc$32570$n5403 I3=$auto$maccmap.cc:240:synth$4411.C[13] O=lm32_cpu.adder.addsub.tmp_subResult[13]
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$4411.C[13] CO=$auto$maccmap.cc:240:synth$4411.C[14] I0=$abc$32570$n5468 I1=$abc$32570$n5403
.gate SB_LUT4 I0=$false I1=$abc$32570$n5470 I2=$abc$32570$n5405 I3=$auto$maccmap.cc:240:synth$4411.C[14] O=lm32_cpu.adder.addsub.tmp_subResult[14]
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$4411.C[14] CO=$auto$maccmap.cc:240:synth$4411.C[15] I0=$abc$32570$n5470 I1=$abc$32570$n5405
.gate SB_LUT4 I0=$false I1=$abc$32570$n5472 I2=$abc$32570$n5407 I3=$auto$maccmap.cc:240:synth$4411.C[15] O=lm32_cpu.adder.addsub.tmp_subResult[15]
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$4411.C[15] CO=$auto$maccmap.cc:240:synth$4411.C[16] I0=$abc$32570$n5472 I1=$abc$32570$n5407
.gate SB_LUT4 I0=$false I1=$abc$32570$n5474 I2=$abc$32570$n5409 I3=$auto$maccmap.cc:240:synth$4411.C[16] O=lm32_cpu.adder.addsub.tmp_subResult[16]
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$4411.C[16] CO=$auto$maccmap.cc:240:synth$4411.C[17] I0=$abc$32570$n5474 I1=$abc$32570$n5409
.gate SB_LUT4 I0=$false I1=$abc$32570$n5476 I2=$abc$32570$n5411 I3=$auto$maccmap.cc:240:synth$4411.C[17] O=lm32_cpu.adder.addsub.tmp_subResult[17]
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$4411.C[17] CO=$auto$maccmap.cc:240:synth$4411.C[18] I0=$abc$32570$n5476 I1=$abc$32570$n5411
.gate SB_LUT4 I0=$false I1=$abc$32570$n5478 I2=$abc$32570$n5413 I3=$auto$maccmap.cc:240:synth$4411.C[18] O=lm32_cpu.adder.addsub.tmp_subResult[18]
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$4411.C[18] CO=$auto$maccmap.cc:240:synth$4411.C[19] I0=$abc$32570$n5478 I1=$abc$32570$n5413
.gate SB_LUT4 I0=$false I1=$abc$32570$n5480 I2=$abc$32570$n5415 I3=$auto$maccmap.cc:240:synth$4411.C[19] O=lm32_cpu.adder.addsub.tmp_subResult[19]
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$4411.C[19] CO=$auto$maccmap.cc:240:synth$4411.C[20] I0=$abc$32570$n5480 I1=$abc$32570$n5415
.gate SB_LUT4 I0=$false I1=lm32_cpu.operand_0_x[1] I2=$abc$32570$n5379 I3=$auto$maccmap.cc:240:synth$4411.C[1] O=lm32_cpu.adder.addsub.tmp_subResult[1]
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$4411.C[1] CO=$auto$maccmap.cc:240:synth$4411.C[2] I0=lm32_cpu.operand_0_x[1] I1=$abc$32570$n5379
.gate SB_LUT4 I0=$false I1=$abc$32570$n5482 I2=$abc$32570$n5417 I3=$auto$maccmap.cc:240:synth$4411.C[20] O=lm32_cpu.adder.addsub.tmp_subResult[20]
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$4411.C[20] CO=$auto$maccmap.cc:240:synth$4411.C[21] I0=$abc$32570$n5482 I1=$abc$32570$n5417
.gate SB_LUT4 I0=$false I1=$abc$32570$n5484 I2=$abc$32570$n5419 I3=$auto$maccmap.cc:240:synth$4411.C[21] O=lm32_cpu.adder.addsub.tmp_subResult[21]
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$4411.C[21] CO=$auto$maccmap.cc:240:synth$4411.C[22] I0=$abc$32570$n5484 I1=$abc$32570$n5419
.gate SB_LUT4 I0=$false I1=$abc$32570$n5486 I2=$abc$32570$n5421 I3=$auto$maccmap.cc:240:synth$4411.C[22] O=lm32_cpu.adder.addsub.tmp_subResult[22]
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$4411.C[22] CO=$auto$maccmap.cc:240:synth$4411.C[23] I0=$abc$32570$n5486 I1=$abc$32570$n5421
.gate SB_LUT4 I0=$false I1=$abc$32570$n5488 I2=$abc$32570$n5423 I3=$auto$maccmap.cc:240:synth$4411.C[23] O=lm32_cpu.adder.addsub.tmp_subResult[23]
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$4411.C[23] CO=$auto$maccmap.cc:240:synth$4411.C[24] I0=$abc$32570$n5488 I1=$abc$32570$n5423
.gate SB_LUT4 I0=$false I1=$abc$32570$n5490 I2=$abc$32570$n5425 I3=$auto$maccmap.cc:240:synth$4411.C[24] O=lm32_cpu.adder.addsub.tmp_subResult[24]
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$4411.C[24] CO=$auto$maccmap.cc:240:synth$4411.C[25] I0=$abc$32570$n5490 I1=$abc$32570$n5425
.gate SB_LUT4 I0=$false I1=$abc$32570$n5492 I2=$abc$32570$n5427 I3=$auto$maccmap.cc:240:synth$4411.C[25] O=lm32_cpu.adder.addsub.tmp_subResult[25]
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$4411.C[25] CO=$auto$maccmap.cc:240:synth$4411.C[26] I0=$abc$32570$n5492 I1=$abc$32570$n5427
.gate SB_LUT4 I0=$false I1=$abc$32570$n5494 I2=$abc$32570$n5429 I3=$auto$maccmap.cc:240:synth$4411.C[26] O=lm32_cpu.adder.addsub.tmp_subResult[26]
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$4411.C[26] CO=$auto$maccmap.cc:240:synth$4411.C[27] I0=$abc$32570$n5494 I1=$abc$32570$n5429
.gate SB_LUT4 I0=$false I1=$abc$32570$n5496 I2=$abc$32570$n5431 I3=$auto$maccmap.cc:240:synth$4411.C[27] O=lm32_cpu.adder.addsub.tmp_subResult[27]
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$4411.C[27] CO=$auto$maccmap.cc:240:synth$4411.C[28] I0=$abc$32570$n5496 I1=$abc$32570$n5431
.gate SB_LUT4 I0=$false I1=$abc$32570$n5498 I2=$abc$32570$n5433 I3=$auto$maccmap.cc:240:synth$4411.C[28] O=lm32_cpu.adder.addsub.tmp_subResult[28]
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$4411.C[28] CO=$auto$maccmap.cc:240:synth$4411.C[29] I0=$abc$32570$n5498 I1=$abc$32570$n5433
.gate SB_LUT4 I0=$false I1=$abc$32570$n5500 I2=$abc$32570$n5435 I3=$auto$maccmap.cc:240:synth$4411.C[29] O=lm32_cpu.adder.addsub.tmp_subResult[29]
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$4411.C[29] CO=$auto$maccmap.cc:240:synth$4411.C[30] I0=$abc$32570$n5500 I1=$abc$32570$n5435
.gate SB_LUT4 I0=$false I1=$abc$32570$n5446 I2=$true I3=$auto$maccmap.cc:240:synth$4411.C[2] O=lm32_cpu.adder.addsub.tmp_subResult[2]
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$4411.C[2] CO=$auto$maccmap.cc:240:synth$4411.C[3] I0=$abc$32570$n5446 I1=$true
.gate SB_LUT4 I0=$false I1=$abc$32570$n5502 I2=$abc$32570$n5437 I3=$auto$maccmap.cc:240:synth$4411.C[30] O=lm32_cpu.adder.addsub.tmp_subResult[30]
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$4411.C[30] CO=$auto$maccmap.cc:240:synth$4411.C[31] I0=$abc$32570$n5502 I1=$abc$32570$n5437
.gate SB_LUT4 I0=$false I1=$abc$32570$n5504 I2=$abc$32570$n5439 I3=$auto$maccmap.cc:240:synth$4411.C[31] O=lm32_cpu.adder.addsub.tmp_subResult[31]
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$4411.C[31] CO=$auto$maccmap.cc:240:synth$4411.C[32] I0=$abc$32570$n5504 I1=$abc$32570$n5439
.gate SB_LUT4 I0=$false I1=$false I2=$abc$32570$n5441 I3=$auto$maccmap.cc:240:synth$4411.C[32] O=lm32_cpu.adder.addsub.tmp_subResult[32]
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$abc$32570$n5448 I2=$abc$32570$n5383 I3=$auto$maccmap.cc:240:synth$4411.C[3] O=lm32_cpu.adder.addsub.tmp_subResult[3]
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$4411.C[3] CO=$auto$maccmap.cc:240:synth$4411.C[4] I0=$abc$32570$n5448 I1=$abc$32570$n5383
.gate SB_LUT4 I0=$false I1=$abc$32570$n5450 I2=$abc$32570$n5385 I3=$auto$maccmap.cc:240:synth$4411.C[4] O=lm32_cpu.adder.addsub.tmp_subResult[4]
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$4411.C[4] CO=$auto$maccmap.cc:240:synth$4411.C[5] I0=$abc$32570$n5450 I1=$abc$32570$n5385
.gate SB_LUT4 I0=$false I1=$abc$32570$n5452 I2=$abc$32570$n5387 I3=$auto$maccmap.cc:240:synth$4411.C[5] O=lm32_cpu.adder.addsub.tmp_subResult[5]
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$4411.C[5] CO=$auto$maccmap.cc:240:synth$4411.C[6] I0=$abc$32570$n5452 I1=$abc$32570$n5387
.gate SB_LUT4 I0=$false I1=$abc$32570$n5454 I2=$abc$32570$n5389 I3=$auto$maccmap.cc:240:synth$4411.C[6] O=lm32_cpu.adder.addsub.tmp_subResult[6]
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$4411.C[6] CO=$auto$maccmap.cc:240:synth$4411.C[7] I0=$abc$32570$n5454 I1=$abc$32570$n5389
.gate SB_LUT4 I0=$false I1=$abc$32570$n5456 I2=$abc$32570$n5391 I3=$auto$maccmap.cc:240:synth$4411.C[7] O=lm32_cpu.adder.addsub.tmp_subResult[7]
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$4411.C[7] CO=$auto$maccmap.cc:240:synth$4411.C[8] I0=$abc$32570$n5456 I1=$abc$32570$n5391
.gate SB_LUT4 I0=$false I1=$abc$32570$n5458 I2=$abc$32570$n5393 I3=$auto$maccmap.cc:240:synth$4411.C[8] O=lm32_cpu.adder.addsub.tmp_subResult[8]
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$4411.C[8] CO=$auto$maccmap.cc:240:synth$4411.C[9] I0=$abc$32570$n5458 I1=$abc$32570$n5393
.gate SB_LUT4 I0=$false I1=$abc$32570$n5460 I2=$abc$32570$n5395 I3=$auto$maccmap.cc:240:synth$4411.C[9] O=lm32_cpu.adder.addsub.tmp_subResult[9]
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$4411.C[9] CO=$auto$maccmap.cc:240:synth$4411.C[10] I0=$abc$32570$n5460 I1=$abc$32570$n5395
.gate SB_DFFSR C=clk16 D=lm32_cpu.write_enable_q_w Q=$abc$32570$n2334 R=$abc$32570$n105
.gate SB_DFFESR C=clk16 D=$abc$32570$n1172 E=$abc$32570$n1420 Q=lm32_cpu.mc_arithmetic.state[0] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n1169 E=$abc$32570$n1420 Q=lm32_cpu.mc_arithmetic.state[1] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n1166 E=$abc$32570$n1420 Q=lm32_cpu.mc_arithmetic.state[2] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n1190 E=$abc$32570$n1420 Q=lm32_cpu.mc_arithmetic.cycles[0] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n1187 E=$abc$32570$n1420 Q=lm32_cpu.mc_arithmetic.cycles[1] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n1184 E=$abc$32570$n1420 Q=lm32_cpu.mc_arithmetic.cycles[2] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n1181 E=$abc$32570$n1420 Q=lm32_cpu.mc_arithmetic.cycles[3] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n1178 E=$abc$32570$n1420 Q=lm32_cpu.mc_arithmetic.cycles[4] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n1175 E=$abc$32570$n1420 Q=lm32_cpu.mc_arithmetic.cycles[5] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n1161 E=$abc$32570$n1421 Q=lm32_cpu.mc_arithmetic.b[0] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n1157 E=$abc$32570$n1421 Q=lm32_cpu.mc_arithmetic.b[1] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n1153 E=$abc$32570$n1421 Q=lm32_cpu.mc_arithmetic.b[2] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n1149 E=$abc$32570$n1421 Q=lm32_cpu.mc_arithmetic.b[3] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n1145 E=$abc$32570$n1421 Q=lm32_cpu.mc_arithmetic.b[4] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n1141 E=$abc$32570$n1421 Q=lm32_cpu.mc_arithmetic.b[5] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n1137 E=$abc$32570$n1421 Q=lm32_cpu.mc_arithmetic.b[6] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n1133 E=$abc$32570$n1421 Q=lm32_cpu.mc_arithmetic.b[7] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n1129 E=$abc$32570$n1421 Q=lm32_cpu.mc_arithmetic.b[8] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n1125 E=$abc$32570$n1421 Q=lm32_cpu.mc_arithmetic.b[9] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n1121 E=$abc$32570$n1421 Q=lm32_cpu.mc_arithmetic.b[10] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n1117 E=$abc$32570$n1421 Q=lm32_cpu.mc_arithmetic.b[11] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n1113 E=$abc$32570$n1421 Q=lm32_cpu.mc_arithmetic.b[12] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n1109 E=$abc$32570$n1421 Q=lm32_cpu.mc_arithmetic.b[13] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n1105 E=$abc$32570$n1421 Q=lm32_cpu.mc_arithmetic.b[14] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n1101 E=$abc$32570$n1421 Q=lm32_cpu.mc_arithmetic.b[15] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n1097 E=$abc$32570$n1421 Q=lm32_cpu.mc_arithmetic.b[16] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n1093 E=$abc$32570$n1421 Q=lm32_cpu.mc_arithmetic.b[17] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n1089 E=$abc$32570$n1421 Q=lm32_cpu.mc_arithmetic.b[18] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n1085 E=$abc$32570$n1421 Q=lm32_cpu.mc_arithmetic.b[19] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n1081 E=$abc$32570$n1421 Q=lm32_cpu.mc_arithmetic.b[20] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n1077 E=$abc$32570$n1421 Q=lm32_cpu.mc_arithmetic.b[21] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n1073 E=$abc$32570$n1421 Q=lm32_cpu.mc_arithmetic.b[22] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n1069 E=$abc$32570$n1421 Q=lm32_cpu.mc_arithmetic.b[23] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n1065 E=$abc$32570$n1421 Q=lm32_cpu.mc_arithmetic.b[24] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n1061 E=$abc$32570$n1421 Q=lm32_cpu.mc_arithmetic.b[25] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n1057 E=$abc$32570$n1421 Q=lm32_cpu.mc_arithmetic.b[26] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n1053 E=$abc$32570$n1421 Q=lm32_cpu.mc_arithmetic.b[27] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n1049 E=$abc$32570$n1421 Q=lm32_cpu.mc_arithmetic.b[28] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n1045 E=$abc$32570$n1421 Q=lm32_cpu.mc_arithmetic.b[29] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n1041 E=$abc$32570$n1421 Q=lm32_cpu.mc_arithmetic.b[30] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n1037 E=$abc$32570$n1421 Q=lm32_cpu.mc_arithmetic.b[31] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n1031 E=$abc$32570$n1422 Q=lm32_cpu.mc_arithmetic.a[0] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n1028 E=$abc$32570$n1422 Q=lm32_cpu.mc_arithmetic.a[1] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n1023 E=$abc$32570$n1422 Q=lm32_cpu.mc_arithmetic.a[2] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n1018 E=$abc$32570$n1422 Q=lm32_cpu.mc_arithmetic.a[3] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n1013 E=$abc$32570$n1422 Q=lm32_cpu.mc_arithmetic.a[4] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n1008 E=$abc$32570$n1422 Q=lm32_cpu.mc_arithmetic.a[5] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n1003 E=$abc$32570$n1422 Q=lm32_cpu.mc_arithmetic.a[6] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n998 E=$abc$32570$n1422 Q=lm32_cpu.mc_arithmetic.a[7] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n993 E=$abc$32570$n1422 Q=lm32_cpu.mc_arithmetic.a[8] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n988 E=$abc$32570$n1422 Q=lm32_cpu.mc_arithmetic.a[9] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n983 E=$abc$32570$n1422 Q=lm32_cpu.mc_arithmetic.a[10] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n978 E=$abc$32570$n1422 Q=lm32_cpu.mc_arithmetic.a[11] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n973 E=$abc$32570$n1422 Q=lm32_cpu.mc_arithmetic.a[12] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n968 E=$abc$32570$n1422 Q=lm32_cpu.mc_arithmetic.a[13] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n963 E=$abc$32570$n1422 Q=lm32_cpu.mc_arithmetic.a[14] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n958 E=$abc$32570$n1422 Q=lm32_cpu.mc_arithmetic.a[15] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n953 E=$abc$32570$n1422 Q=lm32_cpu.mc_arithmetic.a[16] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n948 E=$abc$32570$n1422 Q=lm32_cpu.mc_arithmetic.a[17] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n943 E=$abc$32570$n1422 Q=lm32_cpu.mc_arithmetic.a[18] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n938 E=$abc$32570$n1422 Q=lm32_cpu.mc_arithmetic.a[19] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n933 E=$abc$32570$n1422 Q=lm32_cpu.mc_arithmetic.a[20] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n928 E=$abc$32570$n1422 Q=lm32_cpu.mc_arithmetic.a[21] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n923 E=$abc$32570$n1422 Q=lm32_cpu.mc_arithmetic.a[22] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n918 E=$abc$32570$n1422 Q=lm32_cpu.mc_arithmetic.a[23] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n913 E=$abc$32570$n1422 Q=lm32_cpu.mc_arithmetic.a[24] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n908 E=$abc$32570$n1422 Q=lm32_cpu.mc_arithmetic.a[25] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n903 E=$abc$32570$n1422 Q=lm32_cpu.mc_arithmetic.a[26] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n898 E=$abc$32570$n1422 Q=lm32_cpu.mc_arithmetic.a[27] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n893 E=$abc$32570$n1422 Q=lm32_cpu.mc_arithmetic.a[28] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n888 E=$abc$32570$n1422 Q=lm32_cpu.mc_arithmetic.a[29] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n883 E=$abc$32570$n1422 Q=lm32_cpu.mc_arithmetic.a[30] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n878 E=$abc$32570$n1422 Q=lm32_cpu.mc_arithmetic.a[31] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n868 E=$abc$32570$n1423 Q=lm32_cpu.mc_arithmetic.p[0] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n863 E=$abc$32570$n1423 Q=lm32_cpu.mc_arithmetic.p[1] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n858 E=$abc$32570$n1423 Q=lm32_cpu.mc_arithmetic.p[2] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n853 E=$abc$32570$n1423 Q=lm32_cpu.mc_arithmetic.p[3] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n848 E=$abc$32570$n1423 Q=lm32_cpu.mc_arithmetic.p[4] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n843 E=$abc$32570$n1423 Q=lm32_cpu.mc_arithmetic.p[5] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n838 E=$abc$32570$n1423 Q=lm32_cpu.mc_arithmetic.p[6] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n833 E=$abc$32570$n1423 Q=lm32_cpu.mc_arithmetic.p[7] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n828 E=$abc$32570$n1423 Q=lm32_cpu.mc_arithmetic.p[8] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n823 E=$abc$32570$n1423 Q=lm32_cpu.mc_arithmetic.p[9] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n818 E=$abc$32570$n1423 Q=lm32_cpu.mc_arithmetic.p[10] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n813 E=$abc$32570$n1423 Q=lm32_cpu.mc_arithmetic.p[11] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n808 E=$abc$32570$n1423 Q=lm32_cpu.mc_arithmetic.p[12] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n803 E=$abc$32570$n1423 Q=lm32_cpu.mc_arithmetic.p[13] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n798 E=$abc$32570$n1423 Q=lm32_cpu.mc_arithmetic.p[14] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n793 E=$abc$32570$n1423 Q=lm32_cpu.mc_arithmetic.p[15] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n788 E=$abc$32570$n1423 Q=lm32_cpu.mc_arithmetic.p[16] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n783 E=$abc$32570$n1423 Q=lm32_cpu.mc_arithmetic.p[17] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n778 E=$abc$32570$n1423 Q=lm32_cpu.mc_arithmetic.p[18] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n773 E=$abc$32570$n1423 Q=lm32_cpu.mc_arithmetic.p[19] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n768 E=$abc$32570$n1423 Q=lm32_cpu.mc_arithmetic.p[20] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n763 E=$abc$32570$n1423 Q=lm32_cpu.mc_arithmetic.p[21] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n758 E=$abc$32570$n1423 Q=lm32_cpu.mc_arithmetic.p[22] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n753 E=$abc$32570$n1423 Q=lm32_cpu.mc_arithmetic.p[23] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n748 E=$abc$32570$n1423 Q=lm32_cpu.mc_arithmetic.p[24] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n743 E=$abc$32570$n1423 Q=lm32_cpu.mc_arithmetic.p[25] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n738 E=$abc$32570$n1423 Q=lm32_cpu.mc_arithmetic.p[26] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n733 E=$abc$32570$n1423 Q=lm32_cpu.mc_arithmetic.p[27] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n728 E=$abc$32570$n1423 Q=lm32_cpu.mc_arithmetic.p[28] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n723 E=$abc$32570$n1423 Q=lm32_cpu.mc_arithmetic.p[29] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n718 E=$abc$32570$n1423 Q=lm32_cpu.mc_arithmetic.p[30] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n713 E=$abc$32570$n1423 Q=lm32_cpu.mc_arithmetic.p[31] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n703 E=$abc$32570$n1424 Q=lm32_cpu.mc_arithmetic.result_x[0] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n698 E=$abc$32570$n1424 Q=lm32_cpu.mc_arithmetic.result_x[1] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n693 E=$abc$32570$n1424 Q=lm32_cpu.mc_arithmetic.result_x[2] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n688 E=$abc$32570$n1424 Q=lm32_cpu.mc_arithmetic.result_x[3] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n683 E=$abc$32570$n1424 Q=lm32_cpu.mc_arithmetic.result_x[4] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n678 E=$abc$32570$n1424 Q=lm32_cpu.mc_arithmetic.result_x[5] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n673 E=$abc$32570$n1424 Q=lm32_cpu.mc_arithmetic.result_x[6] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n668 E=$abc$32570$n1424 Q=lm32_cpu.mc_arithmetic.result_x[7] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n663 E=$abc$32570$n1424 Q=lm32_cpu.mc_arithmetic.result_x[8] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n658 E=$abc$32570$n1424 Q=lm32_cpu.mc_arithmetic.result_x[9] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n653 E=$abc$32570$n1424 Q=lm32_cpu.mc_arithmetic.result_x[10] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n648 E=$abc$32570$n1424 Q=lm32_cpu.mc_arithmetic.result_x[11] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n643 E=$abc$32570$n1424 Q=lm32_cpu.mc_arithmetic.result_x[12] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n638 E=$abc$32570$n1424 Q=lm32_cpu.mc_arithmetic.result_x[13] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n633 E=$abc$32570$n1424 Q=lm32_cpu.mc_arithmetic.result_x[14] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n628 E=$abc$32570$n1424 Q=lm32_cpu.mc_arithmetic.result_x[15] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n623 E=$abc$32570$n1424 Q=lm32_cpu.mc_arithmetic.result_x[16] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n618 E=$abc$32570$n1424 Q=lm32_cpu.mc_arithmetic.result_x[17] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n613 E=$abc$32570$n1424 Q=lm32_cpu.mc_arithmetic.result_x[18] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n608 E=$abc$32570$n1424 Q=lm32_cpu.mc_arithmetic.result_x[19] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n603 E=$abc$32570$n1424 Q=lm32_cpu.mc_arithmetic.result_x[20] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n598 E=$abc$32570$n1424 Q=lm32_cpu.mc_arithmetic.result_x[21] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n593 E=$abc$32570$n1424 Q=lm32_cpu.mc_arithmetic.result_x[22] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n588 E=$abc$32570$n1424 Q=lm32_cpu.mc_arithmetic.result_x[23] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n583 E=$abc$32570$n1424 Q=lm32_cpu.mc_arithmetic.result_x[24] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n578 E=$abc$32570$n1424 Q=lm32_cpu.mc_arithmetic.result_x[25] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n573 E=$abc$32570$n1424 Q=lm32_cpu.mc_arithmetic.result_x[26] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n568 E=$abc$32570$n1424 Q=lm32_cpu.mc_arithmetic.result_x[27] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n563 E=$abc$32570$n1424 Q=lm32_cpu.mc_arithmetic.result_x[28] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n558 E=$abc$32570$n1424 Q=lm32_cpu.mc_arithmetic.result_x[29] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n553 E=$abc$32570$n1424 Q=lm32_cpu.mc_arithmetic.result_x[30] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n548 E=$abc$32570$n1424 Q=lm32_cpu.mc_arithmetic.result_x[31] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFSR C=clk16 D=$abc$32570$n2337 Q=lm32_cpu.mc_arithmetic.divide_by_zero_x R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.decoder.sign_extend E=$abc$32570$n1438 Q=lm32_cpu.mc_arithmetic.sign_extend_x R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFF C=clk16 D=sram_we[0] Q=$abc$32570$n2340
.gate SB_DFFSR C=clk16 D=lm32_cpu.load_store_unit.d_dat_o[8] Q=$abc$32570$n2770 R=$abc$32570$n81
.gate SB_DFFSR C=clk16 D=lm32_cpu.load_store_unit.d_dat_o[9] Q=$abc$32570$n2774 R=$abc$32570$n81
.gate SB_DFFSR C=clk16 D=lm32_cpu.load_store_unit.d_dat_o[10] Q=$abc$32570$n2777 R=$abc$32570$n81
.gate SB_DFFSR C=clk16 D=lm32_cpu.load_store_unit.d_dat_o[11] Q=$abc$32570$n2780 R=$abc$32570$n81
.gate SB_DFFSR C=clk16 D=lm32_cpu.load_store_unit.d_dat_o[12] Q=$abc$32570$n2826 R=$abc$32570$n81
.gate SB_DFFSR C=clk16 D=lm32_cpu.load_store_unit.d_dat_o[13] Q=$abc$32570$n2829 R=$abc$32570$n81
.gate SB_DFFSR C=clk16 D=lm32_cpu.load_store_unit.d_dat_o[14] Q=$abc$32570$n2832 R=$abc$32570$n81
.gate SB_DFFSR C=clk16 D=lm32_cpu.load_store_unit.d_dat_o[15] Q=$abc$32570$n2835 R=$abc$32570$n81
.gate SB_DFF C=clk16 D=sram_we[1] Q=$abc$32570$n2771
.gate SB_DFFSR C=clk16 D=lm32_cpu.write_enable_q_w Q=$abc$32570$n2880 R=$abc$32570$n1775
.gate SB_DFFSR C=clk16 D=uart_rx_fifo_wrport_we Q=$abc$32570$n2839 R=$abc$32570$n112
.gate SB_DFF C=clk16 D=uart_phy_source_payload_data[0] Q=$abc$32570$n2860
.gate SB_DFF C=clk16 D=uart_phy_source_payload_data[1] Q=$abc$32570$n2857
.gate SB_DFF C=clk16 D=uart_phy_source_payload_data[2] Q=$abc$32570$n2854
.gate SB_DFF C=clk16 D=uart_phy_source_payload_data[3] Q=$abc$32570$n2851
.gate SB_DFF C=clk16 D=uart_phy_source_payload_data[4] Q=$abc$32570$n2848
.gate SB_DFF C=clk16 D=uart_phy_source_payload_data[5] Q=$abc$32570$n2845
.gate SB_DFF C=clk16 D=uart_phy_source_payload_data[6] Q=$abc$32570$n2842
.gate SB_DFF C=clk16 D=uart_phy_source_payload_data[7] Q=$abc$32570$n2838
.gate SB_DFFSR C=clk16 D=uart_tx_fifo_wrport_we Q=$abc$32570$n2864 R=$abc$32570$n119
.gate SB_DFF C=clk16 D=csrbank0_rxempty_r Q=$abc$32570$n2889
.gate SB_DFF C=clk16 D=interface_dat_w[1] Q=$abc$32570$n2886
.gate SB_DFF C=clk16 D=interface_dat_w[2] Q=$abc$32570$n2883
.gate SB_DFF C=clk16 D=interface_dat_w[3] Q=$abc$32570$n2876
.gate SB_DFF C=clk16 D=interface_dat_w[4] Q=$abc$32570$n2873
.gate SB_DFF C=clk16 D=interface_dat_w[5] Q=$abc$32570$n2870
.gate SB_DFF C=clk16 D=interface_dat_w[6] Q=$abc$32570$n2867
.gate SB_DFF C=clk16 D=interface_dat_w[7] Q=$abc$32570$n2863
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.i_dat_i[0] E=$abc$32570$n1441 Q=lm32_cpu.load_store_unit.wb_data_m[0] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.i_dat_i[1] E=$abc$32570$n1441 Q=lm32_cpu.load_store_unit.wb_data_m[1] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.i_dat_i[2] E=$abc$32570$n1441 Q=lm32_cpu.load_store_unit.wb_data_m[2] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.i_dat_i[3] E=$abc$32570$n1441 Q=lm32_cpu.load_store_unit.wb_data_m[3] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.i_dat_i[4] E=$abc$32570$n1441 Q=lm32_cpu.load_store_unit.wb_data_m[4] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.i_dat_i[5] E=$abc$32570$n1441 Q=lm32_cpu.load_store_unit.wb_data_m[5] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.i_dat_i[6] E=$abc$32570$n1441 Q=lm32_cpu.load_store_unit.wb_data_m[6] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.i_dat_i[7] E=$abc$32570$n1441 Q=lm32_cpu.load_store_unit.wb_data_m[7] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.i_dat_i[8] E=$abc$32570$n1441 Q=lm32_cpu.load_store_unit.wb_data_m[8] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.i_dat_i[9] E=$abc$32570$n1441 Q=lm32_cpu.load_store_unit.wb_data_m[9] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.i_dat_i[10] E=$abc$32570$n1441 Q=lm32_cpu.load_store_unit.wb_data_m[10] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.i_dat_i[11] E=$abc$32570$n1441 Q=lm32_cpu.load_store_unit.wb_data_m[11] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.i_dat_i[12] E=$abc$32570$n1441 Q=lm32_cpu.load_store_unit.wb_data_m[12] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.i_dat_i[13] E=$abc$32570$n1441 Q=lm32_cpu.load_store_unit.wb_data_m[13] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.i_dat_i[14] E=$abc$32570$n1441 Q=lm32_cpu.load_store_unit.wb_data_m[14] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.i_dat_i[15] E=$abc$32570$n1441 Q=lm32_cpu.load_store_unit.wb_data_m[15] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.i_dat_i[16] E=$abc$32570$n1441 Q=lm32_cpu.load_store_unit.wb_data_m[16] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.i_dat_i[17] E=$abc$32570$n1441 Q=lm32_cpu.load_store_unit.wb_data_m[17] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.i_dat_i[18] E=$abc$32570$n1441 Q=lm32_cpu.load_store_unit.wb_data_m[18] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.i_dat_i[19] E=$abc$32570$n1441 Q=lm32_cpu.load_store_unit.wb_data_m[19] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.i_dat_i[20] E=$abc$32570$n1441 Q=lm32_cpu.load_store_unit.wb_data_m[20] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.i_dat_i[21] E=$abc$32570$n1441 Q=lm32_cpu.load_store_unit.wb_data_m[21] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.i_dat_i[22] E=$abc$32570$n1441 Q=lm32_cpu.load_store_unit.wb_data_m[22] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.i_dat_i[23] E=$abc$32570$n1441 Q=lm32_cpu.load_store_unit.wb_data_m[23] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.i_dat_i[24] E=$abc$32570$n1441 Q=lm32_cpu.load_store_unit.wb_data_m[24] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.i_dat_i[25] E=$abc$32570$n1441 Q=lm32_cpu.load_store_unit.wb_data_m[25] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.i_dat_i[26] E=$abc$32570$n1441 Q=lm32_cpu.load_store_unit.wb_data_m[26] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.i_dat_i[27] E=$abc$32570$n1441 Q=lm32_cpu.load_store_unit.wb_data_m[27] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.i_dat_i[28] E=$abc$32570$n1441 Q=lm32_cpu.load_store_unit.wb_data_m[28] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.i_dat_i[29] E=$abc$32570$n1441 Q=lm32_cpu.load_store_unit.wb_data_m[29] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.i_dat_i[30] E=$abc$32570$n1441 Q=lm32_cpu.load_store_unit.wb_data_m[30] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.i_dat_i[31] E=$abc$32570$n1441 Q=lm32_cpu.load_store_unit.wb_data_m[31] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n2996 E=$abc$32570$n1449 Q=lm32_cpu.load_store_unit.wb_load_complete R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n1460 E=$abc$32570$n1456 Q=lm32_cpu.load_store_unit.d_we_o R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n2280 E=$abc$32570$n1452 Q=lm32_cpu.load_store_unit.d_stb_o R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.load_store_unit.byte_enable_m[0] E=$abc$32570$n1456 Q=lm32_cpu.load_store_unit.d_sel_o[0] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.load_store_unit.byte_enable_m[1] E=$abc$32570$n1456 Q=lm32_cpu.load_store_unit.d_sel_o[1] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.load_store_unit.byte_enable_m[2] E=$abc$32570$n1456 Q=lm32_cpu.load_store_unit.d_sel_o[2] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.load_store_unit.byte_enable_m[3] E=$abc$32570$n1456 Q=lm32_cpu.load_store_unit.d_sel_o[3] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFSR C=clk16 D=$abc$32570$n2995 Q=lm32_cpu.load_store_unit.d_cyc_o R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.load_store_unit.store_data_m[0] E=$abc$32570$n1458 Q=lm32_cpu.load_store_unit.d_dat_o[0] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.load_store_unit.store_data_m[1] E=$abc$32570$n1458 Q=lm32_cpu.load_store_unit.d_dat_o[1] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.load_store_unit.store_data_m[2] E=$abc$32570$n1458 Q=lm32_cpu.load_store_unit.d_dat_o[2] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.load_store_unit.store_data_m[3] E=$abc$32570$n1458 Q=lm32_cpu.load_store_unit.d_dat_o[3] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.load_store_unit.store_data_m[4] E=$abc$32570$n1458 Q=lm32_cpu.load_store_unit.d_dat_o[4] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.load_store_unit.store_data_m[5] E=$abc$32570$n1458 Q=lm32_cpu.load_store_unit.d_dat_o[5] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.load_store_unit.store_data_m[6] E=$abc$32570$n1458 Q=lm32_cpu.load_store_unit.d_dat_o[6] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.load_store_unit.store_data_m[7] E=$abc$32570$n1458 Q=lm32_cpu.load_store_unit.d_dat_o[7] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.load_store_unit.store_data_m[8] E=$abc$32570$n1458 Q=lm32_cpu.load_store_unit.d_dat_o[8] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.load_store_unit.store_data_m[9] E=$abc$32570$n1458 Q=lm32_cpu.load_store_unit.d_dat_o[9] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.load_store_unit.store_data_m[10] E=$abc$32570$n1458 Q=lm32_cpu.load_store_unit.d_dat_o[10] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.load_store_unit.store_data_m[11] E=$abc$32570$n1458 Q=lm32_cpu.load_store_unit.d_dat_o[11] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.load_store_unit.store_data_m[12] E=$abc$32570$n1458 Q=lm32_cpu.load_store_unit.d_dat_o[12] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.load_store_unit.store_data_m[13] E=$abc$32570$n1458 Q=lm32_cpu.load_store_unit.d_dat_o[13] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.load_store_unit.store_data_m[14] E=$abc$32570$n1458 Q=lm32_cpu.load_store_unit.d_dat_o[14] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.load_store_unit.store_data_m[15] E=$abc$32570$n1458 Q=lm32_cpu.load_store_unit.d_dat_o[15] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.load_store_unit.store_data_m[16] E=$abc$32570$n1458 Q=lm32_cpu.load_store_unit.d_dat_o[16] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.load_store_unit.store_data_m[17] E=$abc$32570$n1458 Q=lm32_cpu.load_store_unit.d_dat_o[17] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.load_store_unit.store_data_m[18] E=$abc$32570$n1458 Q=lm32_cpu.load_store_unit.d_dat_o[18] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.load_store_unit.store_data_m[19] E=$abc$32570$n1458 Q=lm32_cpu.load_store_unit.d_dat_o[19] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.load_store_unit.store_data_m[20] E=$abc$32570$n1458 Q=lm32_cpu.load_store_unit.d_dat_o[20] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.load_store_unit.store_data_m[21] E=$abc$32570$n1458 Q=lm32_cpu.load_store_unit.d_dat_o[21] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.load_store_unit.store_data_m[22] E=$abc$32570$n1458 Q=lm32_cpu.load_store_unit.d_dat_o[22] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.load_store_unit.store_data_m[23] E=$abc$32570$n1458 Q=lm32_cpu.load_store_unit.d_dat_o[23] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.load_store_unit.store_data_m[24] E=$abc$32570$n1458 Q=lm32_cpu.load_store_unit.d_dat_o[24] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.load_store_unit.store_data_m[25] E=$abc$32570$n1458 Q=lm32_cpu.load_store_unit.d_dat_o[25] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.load_store_unit.store_data_m[26] E=$abc$32570$n1458 Q=lm32_cpu.load_store_unit.d_dat_o[26] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.load_store_unit.store_data_m[27] E=$abc$32570$n1458 Q=lm32_cpu.load_store_unit.d_dat_o[27] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.load_store_unit.store_data_m[28] E=$abc$32570$n1458 Q=lm32_cpu.load_store_unit.d_dat_o[28] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.load_store_unit.store_data_m[29] E=$abc$32570$n1458 Q=lm32_cpu.load_store_unit.d_dat_o[29] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.load_store_unit.store_data_m[30] E=$abc$32570$n1458 Q=lm32_cpu.load_store_unit.d_dat_o[30] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.load_store_unit.store_data_m[31] E=$abc$32570$n1458 Q=lm32_cpu.load_store_unit.d_dat_o[31] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n2992 E=$abc$32570$n1475 Q=lm32_cpu.load_store_unit.stall_wb_load R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.operand_m[2] E=$abc$32570$n1456 Q=lm32_cpu.load_store_unit.d_adr_o[2] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.operand_m[3] E=$abc$32570$n1456 Q=lm32_cpu.load_store_unit.d_adr_o[3] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.operand_m[4] E=$abc$32570$n1456 Q=lm32_cpu.load_store_unit.d_adr_o[4] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.operand_m[5] E=$abc$32570$n1456 Q=lm32_cpu.load_store_unit.d_adr_o[5] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.operand_m[6] E=$abc$32570$n1456 Q=lm32_cpu.load_store_unit.d_adr_o[6] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.operand_m[7] E=$abc$32570$n1456 Q=lm32_cpu.load_store_unit.d_adr_o[7] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.operand_m[8] E=$abc$32570$n1456 Q=lm32_cpu.load_store_unit.d_adr_o[8] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.operand_m[9] E=$abc$32570$n1456 Q=lm32_cpu.load_store_unit.d_adr_o[9] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.operand_m[10] E=$abc$32570$n1456 Q=lm32_cpu.load_store_unit.d_adr_o[10] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.operand_m[11] E=$abc$32570$n1456 Q=lm32_cpu.load_store_unit.d_adr_o[11] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.operand_m[12] E=$abc$32570$n1456 Q=lm32_cpu.load_store_unit.d_adr_o[12] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.operand_m[13] E=$abc$32570$n1456 Q=lm32_cpu.load_store_unit.d_adr_o[13] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.operand_m[14] E=$abc$32570$n1456 Q=lm32_cpu.load_store_unit.d_adr_o[14] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.operand_m[15] E=$abc$32570$n1456 Q=lm32_cpu.load_store_unit.d_adr_o[15] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.operand_m[28] E=$abc$32570$n1456 Q=lm32_cpu.load_store_unit.d_adr_o[28] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.operand_m[29] E=$abc$32570$n1456 Q=lm32_cpu.load_store_unit.d_adr_o[29] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.operand_m[30] E=$abc$32570$n1456 Q=lm32_cpu.load_store_unit.d_adr_o[30] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFE C=clk16 D=$abc$32570$n2997 E=$abc$32570$n1625 Q=lm32_cpu.load_store_unit.wb_select_m
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.load_store_unit.byte_enable_x[0] E=$abc$32570$n1625 Q=lm32_cpu.load_store_unit.byte_enable_m[0] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.load_store_unit.byte_enable_x[1] E=$abc$32570$n1625 Q=lm32_cpu.load_store_unit.byte_enable_m[1] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.load_store_unit.byte_enable_x[2] E=$abc$32570$n1625 Q=lm32_cpu.load_store_unit.byte_enable_m[2] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.load_store_unit.byte_enable_x[3] E=$abc$32570$n1625 Q=lm32_cpu.load_store_unit.byte_enable_m[3] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.store_operand_x[0] E=$abc$32570$n1625 Q=lm32_cpu.load_store_unit.store_data_m[0] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.store_operand_x[1] E=$abc$32570$n1625 Q=lm32_cpu.load_store_unit.store_data_m[1] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.store_operand_x[2] E=$abc$32570$n1625 Q=lm32_cpu.load_store_unit.store_data_m[2] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.store_operand_x[3] E=$abc$32570$n1625 Q=lm32_cpu.load_store_unit.store_data_m[3] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.store_operand_x[4] E=$abc$32570$n1625 Q=lm32_cpu.load_store_unit.store_data_m[4] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.store_operand_x[5] E=$abc$32570$n1625 Q=lm32_cpu.load_store_unit.store_data_m[5] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.store_operand_x[6] E=$abc$32570$n1625 Q=lm32_cpu.load_store_unit.store_data_m[6] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.store_operand_x[7] E=$abc$32570$n1625 Q=lm32_cpu.load_store_unit.store_data_m[7] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.load_store_unit.store_data_x[8] E=$abc$32570$n1625 Q=lm32_cpu.load_store_unit.store_data_m[8] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.load_store_unit.store_data_x[9] E=$abc$32570$n1625 Q=lm32_cpu.load_store_unit.store_data_m[9] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.load_store_unit.store_data_x[10] E=$abc$32570$n1625 Q=lm32_cpu.load_store_unit.store_data_m[10] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.load_store_unit.store_data_x[11] E=$abc$32570$n1625 Q=lm32_cpu.load_store_unit.store_data_m[11] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.load_store_unit.store_data_x[12] E=$abc$32570$n1625 Q=lm32_cpu.load_store_unit.store_data_m[12] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.load_store_unit.store_data_x[13] E=$abc$32570$n1625 Q=lm32_cpu.load_store_unit.store_data_m[13] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.load_store_unit.store_data_x[14] E=$abc$32570$n1625 Q=lm32_cpu.load_store_unit.store_data_m[14] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.load_store_unit.store_data_x[15] E=$abc$32570$n1625 Q=lm32_cpu.load_store_unit.store_data_m[15] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.load_store_unit.store_data_x[16] E=$abc$32570$n1625 Q=lm32_cpu.load_store_unit.store_data_m[16] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.load_store_unit.store_data_x[17] E=$abc$32570$n1625 Q=lm32_cpu.load_store_unit.store_data_m[17] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.load_store_unit.store_data_x[18] E=$abc$32570$n1625 Q=lm32_cpu.load_store_unit.store_data_m[18] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.load_store_unit.store_data_x[19] E=$abc$32570$n1625 Q=lm32_cpu.load_store_unit.store_data_m[19] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.load_store_unit.store_data_x[20] E=$abc$32570$n1625 Q=lm32_cpu.load_store_unit.store_data_m[20] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.load_store_unit.store_data_x[21] E=$abc$32570$n1625 Q=lm32_cpu.load_store_unit.store_data_m[21] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.load_store_unit.store_data_x[22] E=$abc$32570$n1625 Q=lm32_cpu.load_store_unit.store_data_m[22] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.load_store_unit.store_data_x[23] E=$abc$32570$n1625 Q=lm32_cpu.load_store_unit.store_data_m[23] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.load_store_unit.store_data_x[24] E=$abc$32570$n1625 Q=lm32_cpu.load_store_unit.store_data_m[24] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.load_store_unit.store_data_x[25] E=$abc$32570$n1625 Q=lm32_cpu.load_store_unit.store_data_m[25] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.load_store_unit.store_data_x[26] E=$abc$32570$n1625 Q=lm32_cpu.load_store_unit.store_data_m[26] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.load_store_unit.store_data_x[27] E=$abc$32570$n1625 Q=lm32_cpu.load_store_unit.store_data_m[27] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.load_store_unit.store_data_x[28] E=$abc$32570$n1625 Q=lm32_cpu.load_store_unit.store_data_m[28] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.load_store_unit.store_data_x[29] E=$abc$32570$n1625 Q=lm32_cpu.load_store_unit.store_data_m[29] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.load_store_unit.store_data_x[30] E=$abc$32570$n1625 Q=lm32_cpu.load_store_unit.store_data_m[30] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.load_store_unit.store_data_x[31] E=$abc$32570$n1625 Q=lm32_cpu.load_store_unit.store_data_m[31] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.sign_extend_x E=$abc$32570$n1625 Q=lm32_cpu.load_store_unit.sign_extend_m R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.size_x[0] E=$abc$32570$n1625 Q=lm32_cpu.load_store_unit.size_m[0] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.size_x[1] E=$abc$32570$n1625 Q=lm32_cpu.load_store_unit.size_m[1] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFSR C=clk16 D=lm32_cpu.load_store_unit.wb_data_m[0] Q=lm32_cpu.load_store_unit.data_w[0] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFSR C=clk16 D=lm32_cpu.load_store_unit.wb_data_m[1] Q=lm32_cpu.load_store_unit.data_w[1] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFSR C=clk16 D=lm32_cpu.load_store_unit.wb_data_m[2] Q=lm32_cpu.load_store_unit.data_w[2] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFSR C=clk16 D=lm32_cpu.load_store_unit.wb_data_m[3] Q=lm32_cpu.load_store_unit.data_w[3] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFSR C=clk16 D=lm32_cpu.load_store_unit.wb_data_m[4] Q=lm32_cpu.load_store_unit.data_w[4] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFSR C=clk16 D=lm32_cpu.load_store_unit.wb_data_m[5] Q=lm32_cpu.load_store_unit.data_w[5] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFSR C=clk16 D=lm32_cpu.load_store_unit.wb_data_m[6] Q=lm32_cpu.load_store_unit.data_w[6] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFSR C=clk16 D=lm32_cpu.load_store_unit.wb_data_m[7] Q=lm32_cpu.load_store_unit.data_w[7] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFSR C=clk16 D=lm32_cpu.load_store_unit.wb_data_m[8] Q=lm32_cpu.load_store_unit.data_w[8] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFSR C=clk16 D=lm32_cpu.load_store_unit.wb_data_m[9] Q=lm32_cpu.load_store_unit.data_w[9] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFSR C=clk16 D=lm32_cpu.load_store_unit.wb_data_m[10] Q=lm32_cpu.load_store_unit.data_w[10] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFSR C=clk16 D=lm32_cpu.load_store_unit.wb_data_m[11] Q=lm32_cpu.load_store_unit.data_w[11] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFSR C=clk16 D=lm32_cpu.load_store_unit.wb_data_m[12] Q=lm32_cpu.load_store_unit.data_w[12] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFSR C=clk16 D=lm32_cpu.load_store_unit.wb_data_m[13] Q=lm32_cpu.load_store_unit.data_w[13] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFSR C=clk16 D=lm32_cpu.load_store_unit.wb_data_m[14] Q=lm32_cpu.load_store_unit.data_w[14] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFSR C=clk16 D=lm32_cpu.load_store_unit.wb_data_m[15] Q=lm32_cpu.load_store_unit.data_w[15] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFSR C=clk16 D=lm32_cpu.load_store_unit.wb_data_m[16] Q=lm32_cpu.load_store_unit.data_w[16] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFSR C=clk16 D=lm32_cpu.load_store_unit.wb_data_m[17] Q=lm32_cpu.load_store_unit.data_w[17] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFSR C=clk16 D=lm32_cpu.load_store_unit.wb_data_m[18] Q=lm32_cpu.load_store_unit.data_w[18] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFSR C=clk16 D=lm32_cpu.load_store_unit.wb_data_m[19] Q=lm32_cpu.load_store_unit.data_w[19] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFSR C=clk16 D=lm32_cpu.load_store_unit.wb_data_m[20] Q=lm32_cpu.load_store_unit.data_w[20] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFSR C=clk16 D=lm32_cpu.load_store_unit.wb_data_m[21] Q=lm32_cpu.load_store_unit.data_w[21] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFSR C=clk16 D=lm32_cpu.load_store_unit.wb_data_m[22] Q=lm32_cpu.load_store_unit.data_w[22] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFSR C=clk16 D=lm32_cpu.load_store_unit.wb_data_m[23] Q=lm32_cpu.load_store_unit.data_w[23] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFSR C=clk16 D=lm32_cpu.load_store_unit.wb_data_m[24] Q=lm32_cpu.load_store_unit.data_w[24] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFSR C=clk16 D=lm32_cpu.load_store_unit.wb_data_m[25] Q=lm32_cpu.load_store_unit.data_w[25] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFSR C=clk16 D=lm32_cpu.load_store_unit.wb_data_m[26] Q=lm32_cpu.load_store_unit.data_w[26] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFSR C=clk16 D=lm32_cpu.load_store_unit.wb_data_m[27] Q=lm32_cpu.load_store_unit.data_w[27] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFSR C=clk16 D=lm32_cpu.load_store_unit.wb_data_m[28] Q=lm32_cpu.load_store_unit.data_w[28] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFSR C=clk16 D=lm32_cpu.load_store_unit.wb_data_m[29] Q=lm32_cpu.load_store_unit.data_w[29] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFSR C=clk16 D=lm32_cpu.load_store_unit.wb_data_m[30] Q=lm32_cpu.load_store_unit.data_w[30] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFSR C=clk16 D=lm32_cpu.load_store_unit.wb_data_m[31] Q=lm32_cpu.load_store_unit.data_w[31] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFSR C=clk16 D=lm32_cpu.load_store_unit.sign_extend_m Q=lm32_cpu.load_store_unit.sign_extend_w R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFSR C=clk16 D=lm32_cpu.load_store_unit.size_m[0] Q=lm32_cpu.load_store_unit.size_w[0] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFSR C=clk16 D=lm32_cpu.load_store_unit.size_m[1] Q=lm32_cpu.load_store_unit.size_w[1] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFSR C=clk16 D=lm32_cpu.load_store_unit.d_dat_o[16] Q=$abc$32570$n5095 R=$abc$32570$n81
.gate SB_DFFSR C=clk16 D=lm32_cpu.load_store_unit.d_dat_o[17] Q=$abc$32570$n5098 R=$abc$32570$n81
.gate SB_DFFSR C=clk16 D=lm32_cpu.load_store_unit.d_dat_o[18] Q=$abc$32570$n5101 R=$abc$32570$n81
.gate SB_DFFSR C=clk16 D=lm32_cpu.load_store_unit.d_dat_o[19] Q=$abc$32570$n5104 R=$abc$32570$n81
.gate SB_DFF C=clk16 D=sram_we[3] Q=$abc$32570$n3379
.gate SB_DFFSR C=clk16 D=lm32_cpu.load_store_unit.d_dat_o[28] Q=$abc$32570$n3378 R=$abc$32570$n81
.gate SB_DFFSR C=clk16 D=lm32_cpu.load_store_unit.d_dat_o[29] Q=$abc$32570$n3382 R=$abc$32570$n81
.gate SB_DFFSR C=clk16 D=lm32_cpu.load_store_unit.d_dat_o[30] Q=$abc$32570$n3385 R=$abc$32570$n81
.gate SB_DFFSR C=clk16 D=lm32_cpu.load_store_unit.d_dat_o[31] Q=$abc$32570$n3388 R=$abc$32570$n81
.gate SB_DFF C=clk16 D=lm32_cpu.w_result[16] Q=$abc$32570$n4227
.gate SB_DFF C=clk16 D=lm32_cpu.w_result[17] Q=$abc$32570$n2333
.gate SB_DFF C=clk16 D=lm32_cpu.w_result[18] Q=$abc$32570$n3427
.gate SB_DFF C=clk16 D=lm32_cpu.w_result[19] Q=$abc$32570$n3424
.gate SB_DFF C=clk16 D=lm32_cpu.w_result[20] Q=$abc$32570$n3421
.gate SB_DFF C=clk16 D=lm32_cpu.w_result[21] Q=$abc$32570$n3418
.gate SB_DFF C=clk16 D=lm32_cpu.w_result[22] Q=$abc$32570$n3415
.gate SB_DFF C=clk16 D=lm32_cpu.w_result[23] Q=$abc$32570$n5002
.gate SB_DFF C=clk16 D=lm32_cpu.w_result[24] Q=$abc$32570$n4779
.gate SB_DFF C=clk16 D=lm32_cpu.w_result[25] Q=$abc$32570$n4777
.gate SB_DFF C=clk16 D=lm32_cpu.w_result[26] Q=$abc$32570$n4775
.gate SB_DFF C=clk16 D=lm32_cpu.w_result[27] Q=$abc$32570$n4773
.gate SB_DFF C=clk16 D=lm32_cpu.w_result[28] Q=$abc$32570$n4768
.gate SB_DFF C=clk16 D=lm32_cpu.w_result[29] Q=$abc$32570$n4766
.gate SB_DFF C=clk16 D=lm32_cpu.w_result[30] Q=$abc$32570$n3869
.gate SB_DFF C=clk16 D=lm32_cpu.w_result[31] Q=$abc$32570$n2879
.gate SB_DFF C=clk16 D=lm32_cpu.w_result[0] Q=$abc$32570$n3372
.gate SB_DFF C=clk16 D=lm32_cpu.w_result[1] Q=$abc$32570$n3375
.gate SB_DFF C=clk16 D=lm32_cpu.w_result[2] Q=$abc$32570$n3367
.gate SB_DFF C=clk16 D=lm32_cpu.w_result[3] Q=$abc$32570$n3364
.gate SB_DFF C=clk16 D=lm32_cpu.w_result[4] Q=$abc$32570$n3438
.gate SB_DFF C=clk16 D=lm32_cpu.w_result[5] Q=$abc$32570$n3862
.gate SB_DFF C=clk16 D=lm32_cpu.w_result[6] Q=$abc$32570$n3859
.gate SB_DFF C=clk16 D=lm32_cpu.w_result[7] Q=$abc$32570$n3856
.gate SB_DFF C=clk16 D=lm32_cpu.w_result[8] Q=$abc$32570$n2990
.gate SB_DFF C=clk16 D=lm32_cpu.w_result[9] Q=$abc$32570$n3441
.gate SB_DFF C=clk16 D=lm32_cpu.w_result[10] Q=$abc$32570$n3845
.gate SB_DFF C=clk16 D=lm32_cpu.w_result[11] Q=$abc$32570$n3842
.gate SB_DFF C=clk16 D=lm32_cpu.w_result[12] Q=$abc$32570$n2823
.gate SB_DFF C=clk16 D=lm32_cpu.w_result[13] Q=$abc$32570$n2987
.gate SB_DFF C=clk16 D=lm32_cpu.w_result[14] Q=$abc$32570$n3394
.gate SB_DFF C=clk16 D=lm32_cpu.w_result[15] Q=$abc$32570$n3391
.gate SB_DFFSR C=clk16 D=lm32_cpu.load_store_unit.d_dat_o[24] Q=$abc$32570$n3399 R=$abc$32570$n81
.gate SB_DFFSR C=clk16 D=lm32_cpu.load_store_unit.d_dat_o[25] Q=$abc$32570$n3402 R=$abc$32570$n81
.gate SB_DFFSR C=clk16 D=lm32_cpu.load_store_unit.d_dat_o[26] Q=$abc$32570$n3405 R=$abc$32570$n81
.gate SB_DFFSR C=clk16 D=lm32_cpu.load_store_unit.d_dat_o[27] Q=$abc$32570$n3408 R=$abc$32570$n81
.gate SB_DFFESS C=clk16 D=$abc$32570$n3701 E=$abc$32570$n1477 Q=serial_tx S=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFSR C=clk16 D=$abc$32570$n5706 Q=rom_bus_ack R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFSR C=clk16 D=$abc$32570$n5707 Q=sram_bus_ack R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFSR C=clk16 D=bus_wishbone_adr[0] Q=interface_adr[0] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFSR C=clk16 D=bus_wishbone_adr[1] Q=interface_adr[1] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFSR C=clk16 D=bus_wishbone_adr[2] Q=interface_adr[2] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFSR C=clk16 D=bus_wishbone_adr[9] Q=interface_adr[9] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFSR C=clk16 D=bus_wishbone_adr[10] Q=interface_adr[10] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFSR C=clk16 D=bus_wishbone_adr[11] Q=interface_adr[11] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFSR C=clk16 D=bus_wishbone_adr[12] Q=interface_adr[12] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFSR C=clk16 D=bus_wishbone_adr[13] Q=interface_adr[13] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFSR C=clk16 D=$abc$32570$n3467 Q=interface_we R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFSR C=clk16 D=bus_wishbone_dat_w[0] Q=csrbank0_rxempty_r R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFSR C=clk16 D=bus_wishbone_dat_w[1] Q=interface_dat_w[1] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFSR C=clk16 D=bus_wishbone_dat_w[2] Q=interface_dat_w[2] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFSR C=clk16 D=bus_wishbone_dat_w[3] Q=interface_dat_w[3] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFSR C=clk16 D=bus_wishbone_dat_w[4] Q=interface_dat_w[4] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFSR C=clk16 D=bus_wishbone_dat_w[5] Q=interface_dat_w[5] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFSR C=clk16 D=bus_wishbone_dat_w[6] Q=interface_dat_w[6] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFSR C=clk16 D=bus_wishbone_dat_w[7] Q=interface_dat_w[7] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFSR C=clk16 D=interface_dat_r[0] Q=bus_wishbone_dat_r[0] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFSR C=clk16 D=interface_dat_r[1] Q=bus_wishbone_dat_r[1] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFSR C=clk16 D=interface_dat_r[2] Q=bus_wishbone_dat_r[2] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFSR C=clk16 D=interface_dat_r[3] Q=bus_wishbone_dat_r[3] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFSR C=clk16 D=interface_dat_r[4] Q=bus_wishbone_dat_r[4] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFSR C=clk16 D=interface_dat_r[5] Q=bus_wishbone_dat_r[5] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFSR C=clk16 D=interface_dat_r[6] Q=bus_wishbone_dat_r[6] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFSR C=clk16 D=interface_dat_r[7] Q=bus_wishbone_dat_r[7] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFESR C=clk16 D=$abc$32570$n1759 E=$abc$32570$n1481 Q=bus_wishbone_ack R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFESR C=clk16 D=$abc$32570$n3695 E=$abc$32570$n1485 Q=counter[0] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFESR C=clk16 D=$abc$32570$n3697 E=$abc$32570$n1485 Q=counter[1] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFESR C=clk16 D=csrbank0_rxempty_r E=$abc$32570$n1487 Q=uart_phy_storage_full[0] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFESR C=clk16 D=interface_dat_w[1] E=$abc$32570$n1487 Q=uart_phy_storage_full[1] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFE C=clk16 D=$abc$32570$n7 E=$abc$32570$n1487 Q=$abc$32570$n42
.attr src "top.v:556"
.gate SB_DFFESR C=clk16 D=interface_dat_w[3] E=$abc$32570$n1487 Q=uart_phy_storage_full[3] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFE C=clk16 D=$abc$32570$n1 E=$abc$32570$n1487 Q=$abc$32570$n40
.attr src "top.v:556"
.gate SB_DFFESR C=clk16 D=interface_dat_w[5] E=$abc$32570$n1487 Q=uart_phy_storage_full[5] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFE C=clk16 D=$abc$32570$n3 E=$abc$32570$n1487 Q=$abc$32570$n44
.attr src "top.v:556"
.gate SB_DFFESR C=clk16 D=interface_dat_w[7] E=$abc$32570$n1487 Q=uart_phy_storage_full[7] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFESR C=clk16 D=csrbank0_rxempty_r E=$abc$32570$n1489 Q=uart_phy_storage_full[8] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFE C=clk16 D=$abc$32570$n11 E=$abc$32570$n1489 Q=$abc$32570$n46
.attr src "top.v:556"
.gate SB_DFFESR C=clk16 D=interface_dat_w[2] E=$abc$32570$n1489 Q=uart_phy_storage_full[10] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFESR C=clk16 D=interface_dat_w[3] E=$abc$32570$n1489 Q=uart_phy_storage_full[11] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFE C=clk16 D=$abc$32570$n1 E=$abc$32570$n1489 Q=$abc$32570$n36
.attr src "top.v:556"
.gate SB_DFFESR C=clk16 D=interface_dat_w[5] E=$abc$32570$n1489 Q=uart_phy_storage_full[13] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFE C=clk16 D=$abc$32570$n3 E=$abc$32570$n1489 Q=$abc$32570$n38
.attr src "top.v:556"
.gate SB_DFFESR C=clk16 D=interface_dat_w[7] E=$abc$32570$n1489 Q=uart_phy_storage_full[15] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFE C=clk16 D=$abc$32570$n5 E=$abc$32570$n1491 Q=$abc$32570$n48
.attr src "top.v:556"
.gate SB_DFFE C=clk16 D=$abc$32570$n11 E=$abc$32570$n1491 Q=$abc$32570$n54
.attr src "top.v:556"
.gate SB_DFFE C=clk16 D=$abc$32570$n7 E=$abc$32570$n1491 Q=$abc$32570$n50
.attr src "top.v:556"
.gate SB_DFFESR C=clk16 D=interface_dat_w[3] E=$abc$32570$n1491 Q=uart_phy_storage_full[19] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFESR C=clk16 D=interface_dat_w[4] E=$abc$32570$n1491 Q=uart_phy_storage_full[20] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFE C=clk16 D=$abc$32570$n9 E=$abc$32570$n1491 Q=$abc$32570$n52
.attr src "top.v:556"
.gate SB_DFFESR C=clk16 D=interface_dat_w[6] E=$abc$32570$n1491 Q=uart_phy_storage_full[22] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFESR C=clk16 D=interface_dat_w[7] E=$abc$32570$n1491 Q=uart_phy_storage_full[23] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFESR C=clk16 D=csrbank0_rxempty_r E=$abc$32570$n1493 Q=uart_phy_storage_full[24] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFESR C=clk16 D=interface_dat_w[1] E=$abc$32570$n1493 Q=uart_phy_storage_full[25] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFESR C=clk16 D=interface_dat_w[2] E=$abc$32570$n1493 Q=uart_phy_storage_full[26] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFESR C=clk16 D=interface_dat_w[3] E=$abc$32570$n1493 Q=uart_phy_storage_full[27] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFESR C=clk16 D=interface_dat_w[4] E=$abc$32570$n1493 Q=uart_phy_storage_full[28] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFESR C=clk16 D=interface_dat_w[5] E=$abc$32570$n1493 Q=uart_phy_storage_full[29] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFESR C=clk16 D=interface_dat_w[6] E=$abc$32570$n1493 Q=uart_phy_storage_full[30] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFESR C=clk16 D=interface_dat_w[7] E=$abc$32570$n1493 Q=uart_phy_storage_full[31] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFSR C=clk16 D=$abc$32570$n3465 Q=uart_phy_sink_ready R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFSR C=clk16 D=$abc$32570$n3541 Q=uart_phy_uart_clk_txen R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFSR C=clk16 D=$abc$32570$n3630 Q=uart_phy_phase_accumulator_tx[0] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFSR C=clk16 D=$abc$32570$n3632 Q=uart_phy_phase_accumulator_tx[1] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFSR C=clk16 D=$abc$32570$n3634 Q=uart_phy_phase_accumulator_tx[2] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFSR C=clk16 D=$abc$32570$n3636 Q=uart_phy_phase_accumulator_tx[3] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFSR C=clk16 D=$abc$32570$n3638 Q=uart_phy_phase_accumulator_tx[4] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFSR C=clk16 D=$abc$32570$n3640 Q=uart_phy_phase_accumulator_tx[5] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFSR C=clk16 D=$abc$32570$n3642 Q=uart_phy_phase_accumulator_tx[6] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFSR C=clk16 D=$abc$32570$n3644 Q=uart_phy_phase_accumulator_tx[7] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFSR C=clk16 D=$abc$32570$n3646 Q=uart_phy_phase_accumulator_tx[8] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFSR C=clk16 D=$abc$32570$n3648 Q=uart_phy_phase_accumulator_tx[9] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFSR C=clk16 D=$abc$32570$n3650 Q=uart_phy_phase_accumulator_tx[10] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFSR C=clk16 D=$abc$32570$n3652 Q=uart_phy_phase_accumulator_tx[11] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFSR C=clk16 D=$abc$32570$n3654 Q=uart_phy_phase_accumulator_tx[12] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFSR C=clk16 D=$abc$32570$n3656 Q=uart_phy_phase_accumulator_tx[13] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFSR C=clk16 D=$abc$32570$n3658 Q=uart_phy_phase_accumulator_tx[14] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFSR C=clk16 D=$abc$32570$n3660 Q=uart_phy_phase_accumulator_tx[15] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFSR C=clk16 D=$abc$32570$n3662 Q=uart_phy_phase_accumulator_tx[16] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFSR C=clk16 D=$abc$32570$n3664 Q=uart_phy_phase_accumulator_tx[17] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFSR C=clk16 D=$abc$32570$n3666 Q=uart_phy_phase_accumulator_tx[18] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFSR C=clk16 D=$abc$32570$n3668 Q=uart_phy_phase_accumulator_tx[19] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFSR C=clk16 D=$abc$32570$n3670 Q=uart_phy_phase_accumulator_tx[20] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFSR C=clk16 D=$abc$32570$n3672 Q=uart_phy_phase_accumulator_tx[21] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFSR C=clk16 D=$abc$32570$n3674 Q=uart_phy_phase_accumulator_tx[22] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFSR C=clk16 D=$abc$32570$n3676 Q=uart_phy_phase_accumulator_tx[23] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFSR C=clk16 D=$abc$32570$n3678 Q=uart_phy_phase_accumulator_tx[24] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFSR C=clk16 D=$abc$32570$n3680 Q=uart_phy_phase_accumulator_tx[25] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFSR C=clk16 D=$abc$32570$n3682 Q=uart_phy_phase_accumulator_tx[26] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFSR C=clk16 D=$abc$32570$n3684 Q=uart_phy_phase_accumulator_tx[27] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFSR C=clk16 D=$abc$32570$n3686 Q=uart_phy_phase_accumulator_tx[28] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFSR C=clk16 D=$abc$32570$n3688 Q=uart_phy_phase_accumulator_tx[29] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFSR C=clk16 D=$abc$32570$n3690 Q=uart_phy_phase_accumulator_tx[30] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFSR C=clk16 D=$abc$32570$n3692 Q=uart_phy_phase_accumulator_tx[31] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFESR C=clk16 D=$abc$32570$n3615 E=$abc$32570$n1498 Q=uart_phy_tx_reg[0] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFESR C=clk16 D=$abc$32570$n3617 E=$abc$32570$n1498 Q=uart_phy_tx_reg[1] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFESR C=clk16 D=$abc$32570$n3619 E=$abc$32570$n1498 Q=uart_phy_tx_reg[2] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFESR C=clk16 D=$abc$32570$n3621 E=$abc$32570$n1498 Q=uart_phy_tx_reg[3] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFESR C=clk16 D=$abc$32570$n3623 E=$abc$32570$n1498 Q=uart_phy_tx_reg[4] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFESR C=clk16 D=$abc$32570$n3625 E=$abc$32570$n1498 Q=uart_phy_tx_reg[5] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFESR C=clk16 D=$abc$32570$n3627 E=$abc$32570$n1498 Q=uart_phy_tx_reg[6] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFESR C=clk16 D=$abc$32570$n3628 E=$abc$32570$n1498 Q=uart_phy_tx_reg[7] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFESR C=clk16 D=$abc$32570$n3607 E=$abc$32570$n1477 Q=uart_phy_tx_bitcount[0] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFESR C=clk16 D=$abc$32570$n3609 E=$abc$32570$n1505 Q=uart_phy_tx_bitcount[1] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFESR C=clk16 D=$abc$32570$n3611 E=$abc$32570$n1477 Q=uart_phy_tx_bitcount[2] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFESR C=clk16 D=$abc$32570$n3613 E=$abc$32570$n1477 Q=uart_phy_tx_bitcount[3] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFESR C=clk16 D=$abc$32570$n1500 E=$abc$32570$n1515 Q=uart_phy_tx_busy R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFSR C=clk16 D=$abc$32570$n3462 Q=uart_phy_source_valid R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFESR C=clk16 D=uart_phy_rx_reg[0] E=$abc$32570$n1536 Q=uart_phy_source_payload_data[0] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFESR C=clk16 D=uart_phy_rx_reg[1] E=$abc$32570$n1536 Q=uart_phy_source_payload_data[1] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFESR C=clk16 D=uart_phy_rx_reg[2] E=$abc$32570$n1536 Q=uart_phy_source_payload_data[2] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFESR C=clk16 D=uart_phy_rx_reg[3] E=$abc$32570$n1536 Q=uart_phy_source_payload_data[3] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFESR C=clk16 D=uart_phy_rx_reg[4] E=$abc$32570$n1536 Q=uart_phy_source_payload_data[4] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFESR C=clk16 D=uart_phy_rx_reg[5] E=$abc$32570$n1536 Q=uart_phy_source_payload_data[5] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFESR C=clk16 D=uart_phy_rx_reg[6] E=$abc$32570$n1536 Q=uart_phy_source_payload_data[6] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFESR C=clk16 D=uart_phy_rx_reg[7] E=$abc$32570$n1536 Q=uart_phy_source_payload_data[7] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFSR C=clk16 D=$abc$32570$n3694 Q=uart_phy_uart_clk_rxen R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFSR C=clk16 D=$abc$32570$n3543 Q=uart_phy_phase_accumulator_rx[0] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFSR C=clk16 D=$abc$32570$n3545 Q=uart_phy_phase_accumulator_rx[1] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFSR C=clk16 D=$abc$32570$n3547 Q=uart_phy_phase_accumulator_rx[2] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFSR C=clk16 D=$abc$32570$n3549 Q=uart_phy_phase_accumulator_rx[3] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFSR C=clk16 D=$abc$32570$n3551 Q=uart_phy_phase_accumulator_rx[4] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFSR C=clk16 D=$abc$32570$n3553 Q=uart_phy_phase_accumulator_rx[5] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFSR C=clk16 D=$abc$32570$n3555 Q=uart_phy_phase_accumulator_rx[6] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFSR C=clk16 D=$abc$32570$n3557 Q=uart_phy_phase_accumulator_rx[7] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFSR C=clk16 D=$abc$32570$n3559 Q=uart_phy_phase_accumulator_rx[8] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFSR C=clk16 D=$abc$32570$n3561 Q=uart_phy_phase_accumulator_rx[9] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFSR C=clk16 D=$abc$32570$n3563 Q=uart_phy_phase_accumulator_rx[10] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFSR C=clk16 D=$abc$32570$n3565 Q=uart_phy_phase_accumulator_rx[11] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFSR C=clk16 D=$abc$32570$n3567 Q=uart_phy_phase_accumulator_rx[12] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFSR C=clk16 D=$abc$32570$n3569 Q=uart_phy_phase_accumulator_rx[13] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFSR C=clk16 D=$abc$32570$n3571 Q=uart_phy_phase_accumulator_rx[14] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFSR C=clk16 D=$abc$32570$n3573 Q=uart_phy_phase_accumulator_rx[15] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFSR C=clk16 D=$abc$32570$n3575 Q=uart_phy_phase_accumulator_rx[16] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFSR C=clk16 D=$abc$32570$n3577 Q=uart_phy_phase_accumulator_rx[17] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFSR C=clk16 D=$abc$32570$n3579 Q=uart_phy_phase_accumulator_rx[18] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFSR C=clk16 D=$abc$32570$n3581 Q=uart_phy_phase_accumulator_rx[19] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFSR C=clk16 D=$abc$32570$n3583 Q=uart_phy_phase_accumulator_rx[20] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFSR C=clk16 D=$abc$32570$n3585 Q=uart_phy_phase_accumulator_rx[21] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFSR C=clk16 D=$abc$32570$n3587 Q=uart_phy_phase_accumulator_rx[22] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFSR C=clk16 D=$abc$32570$n3589 Q=uart_phy_phase_accumulator_rx[23] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFSR C=clk16 D=$abc$32570$n3591 Q=uart_phy_phase_accumulator_rx[24] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFSR C=clk16 D=$abc$32570$n3593 Q=uart_phy_phase_accumulator_rx[25] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFSR C=clk16 D=$abc$32570$n3595 Q=uart_phy_phase_accumulator_rx[26] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFSR C=clk16 D=$abc$32570$n3597 Q=uart_phy_phase_accumulator_rx[27] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFSR C=clk16 D=$abc$32570$n3599 Q=uart_phy_phase_accumulator_rx[28] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFSR C=clk16 D=$abc$32570$n3601 Q=uart_phy_phase_accumulator_rx[29] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFSR C=clk16 D=$abc$32570$n3603 Q=uart_phy_phase_accumulator_rx[30] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFSR C=clk16 D=$abc$32570$n3605 Q=uart_phy_phase_accumulator_rx[31] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFSR C=clk16 D=regs1 Q=uart_phy_rx_r R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFESR C=clk16 D=uart_phy_rx_reg[1] E=$abc$32570$n1545 Q=uart_phy_rx_reg[0] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFESR C=clk16 D=uart_phy_rx_reg[2] E=$abc$32570$n1545 Q=uart_phy_rx_reg[1] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFESR C=clk16 D=uart_phy_rx_reg[3] E=$abc$32570$n1545 Q=uart_phy_rx_reg[2] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFESR C=clk16 D=uart_phy_rx_reg[4] E=$abc$32570$n1545 Q=uart_phy_rx_reg[3] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFESR C=clk16 D=uart_phy_rx_reg[5] E=$abc$32570$n1545 Q=uart_phy_rx_reg[4] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFESR C=clk16 D=uart_phy_rx_reg[6] E=$abc$32570$n1545 Q=uart_phy_rx_reg[5] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFESR C=clk16 D=uart_phy_rx_reg[7] E=$abc$32570$n1545 Q=uart_phy_rx_reg[6] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFESR C=clk16 D=regs1 E=$abc$32570$n1545 Q=uart_phy_rx_reg[7] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFESR C=clk16 D=$abc$32570$n3532 E=$abc$32570$n1548 Q=uart_phy_rx_bitcount[0] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFESR C=clk16 D=$abc$32570$n3534 E=$abc$32570$n1554 Q=uart_phy_rx_bitcount[1] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFESR C=clk16 D=$abc$32570$n3536 E=$abc$32570$n1548 Q=uart_phy_rx_bitcount[2] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFESR C=clk16 D=$abc$32570$n3538 E=$abc$32570$n1548 Q=uart_phy_rx_bitcount[3] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFSR C=clk16 D=$abc$32570$n3530 Q=uart_phy_rx_busy R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFESR C=clk16 D=$abc$32570$n1557 E=$abc$32570$n1559 Q=uart_tx_pending R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFSR C=clk16 D=csrbank0_txfull_w Q=uart_tx_old_trigger R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFESR C=clk16 D=$abc$32570$n1561 E=$abc$32570$n1563 Q=uart_rx_pending R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFSR C=clk16 D=csrbank0_rxempty_w Q=uart_rx_old_trigger R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFESR C=clk16 D=csrbank0_rxempty_r E=$abc$32570$n1565 Q=uart_storage_full[0] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFESR C=clk16 D=interface_dat_w[1] E=$abc$32570$n1565 Q=uart_storage_full[1] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFESR C=clk16 D=$abc$32570$n3517 E=$abc$32570$n1579 Q=uart_tx_fifo_level[0] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFESR C=clk16 D=$abc$32570$n5121 E=$abc$32570$n1580 Q=uart_tx_fifo_level[1] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFESR C=clk16 D=$abc$32570$n3520 E=$abc$32570$n1579 Q=uart_tx_fifo_level[2] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFESR C=clk16 D=$abc$32570$n3523 E=$abc$32570$n1579 Q=uart_tx_fifo_level[3] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFESR C=clk16 D=$abc$32570$n3526 E=$abc$32570$n1579 Q=uart_tx_fifo_level[4] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFESR C=clk16 D=$add$top.v:660$176_Y[0] E=$abc$32570$n1588 Q=uart_tx_fifo_produce[0] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFESR C=clk16 D=$abc$32570$n5119 E=$abc$32570$n1589 Q=uart_tx_fifo_produce[1] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFESR C=clk16 D=$add$top.v:660$176_Y[2] E=$abc$32570$n1588 Q=uart_tx_fifo_produce[2] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFESR C=clk16 D=$add$top.v:660$176_Y[3] E=$abc$32570$n1588 Q=uart_tx_fifo_produce[3] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFSR C=clk16 D=$abc$32570$n3501 Q=uart_tx_fifo_consume[0] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFSR C=clk16 D=$abc$32570$n3504 Q=uart_tx_fifo_consume[1] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFSR C=clk16 D=$abc$32570$n3507 Q=uart_tx_fifo_consume[2] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFSR C=clk16 D=$abc$32570$n3510 Q=uart_tx_fifo_consume[3] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFESR C=clk16 D=$abc$32570$n3489 E=$abc$32570$n1606 Q=uart_rx_fifo_level[0] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFESR C=clk16 D=$abc$32570$n5125 E=$abc$32570$n1607 Q=uart_rx_fifo_level[1] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFESR C=clk16 D=$abc$32570$n3492 E=$abc$32570$n1606 Q=uart_rx_fifo_level[2] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFESR C=clk16 D=$abc$32570$n3495 E=$abc$32570$n1606 Q=uart_rx_fifo_level[3] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFESR C=clk16 D=$abc$32570$n3498 E=$abc$32570$n1606 Q=uart_rx_fifo_level[4] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFESR C=clk16 D=$add$top.v:675$187_Y[0] E=$abc$32570$n1612 Q=uart_rx_fifo_produce[0] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFESR C=clk16 D=$abc$32570$n5123 E=$abc$32570$n1613 Q=uart_rx_fifo_produce[1] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFESR C=clk16 D=$add$top.v:675$187_Y[2] E=$abc$32570$n1612 Q=uart_rx_fifo_produce[2] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFESR C=clk16 D=$add$top.v:675$187_Y[3] E=$abc$32570$n1612 Q=uart_rx_fifo_produce[3] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFSR C=clk16 D=$abc$32570$n3473 Q=uart_rx_fifo_consume[0] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFSR C=clk16 D=$abc$32570$n3476 Q=uart_rx_fifo_consume[1] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFSR C=clk16 D=$abc$32570$n3479 Q=uart_rx_fifo_consume[2] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFSR C=clk16 D=$abc$32570$n3482 Q=uart_rx_fifo_consume[3] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFSR C=clk16 D=$abc$32570$n423 Q=grant R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFSR C=clk16 D=slave_sel[0] Q=slave_sel_r[0] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFSR C=clk16 D=slave_sel[1] Q=slave_sel_r[1] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFSR C=clk16 D=slave_sel[2] Q=slave_sel_r[2] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFSR C=clk16 D=$abc$32570$n3451 Q=interface0_bank_bus_dat_r[0] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFSR C=clk16 D=$abc$32570$n3452 Q=interface0_bank_bus_dat_r[1] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFSR C=clk16 D=$abc$32570$n3453 Q=interface0_bank_bus_dat_r[2] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFSR C=clk16 D=$abc$32570$n3454 Q=interface0_bank_bus_dat_r[3] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFSR C=clk16 D=$abc$32570$n3455 Q=interface0_bank_bus_dat_r[4] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFSR C=clk16 D=$abc$32570$n3456 Q=interface0_bank_bus_dat_r[5] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFSR C=clk16 D=$abc$32570$n3457 Q=interface0_bank_bus_dat_r[6] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFSR C=clk16 D=$abc$32570$n3458 Q=interface0_bank_bus_dat_r[7] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFSR C=clk16 D=$abc$32570$n3443 Q=interface1_bank_bus_dat_r[0] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFSR C=clk16 D=$abc$32570$n3444 Q=interface1_bank_bus_dat_r[1] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFSR C=clk16 D=$abc$32570$n3445 Q=interface1_bank_bus_dat_r[2] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFSR C=clk16 D=$abc$32570$n3446 Q=interface1_bank_bus_dat_r[3] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFSR C=clk16 D=$abc$32570$n3447 Q=interface1_bank_bus_dat_r[4] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFSR C=clk16 D=$abc$32570$n3448 Q=interface1_bank_bus_dat_r[5] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFSR C=clk16 D=$abc$32570$n3449 Q=interface1_bank_bus_dat_r[6] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFFSR C=clk16 D=$abc$32570$n3450 Q=interface1_bank_bus_dat_r[7] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:556"
.gate SB_DFF C=clk16 D=serial_rx Q=regs0
.attr src "top.v:556"
.gate SB_DFF C=clk16 D=regs0 Q=regs1
.attr src "top.v:556"
.gate SB_DFFE C=clk16 D=$abc$32570$n13 E=$abc$32570$n1619 Q=$abc$32570$n56
.attr src "top.v:546"
.gate SB_DFFE C=clk16 D=$abc$32570$n15 E=$abc$32570$n1620 Q=$abc$32570$n58
.attr src "top.v:546"
.gate SB_DFFE C=clk16 D=$abc$32570$n17 E=$abc$32570$n1619 Q=$abc$32570$n60
.attr src "top.v:546"
.gate SB_DFFE C=clk16 D=$abc$32570$n19 E=$abc$32570$n1619 Q=$abc$32570$n62
.attr src "top.v:546"
.gate SB_DFFE C=clk16 D=$abc$32570$n21 E=$abc$32570$n1619 Q=$abc$32570$n64
.attr src "top.v:546"
.gate SB_DFFE C=clk16 D=$abc$32570$n23 E=$abc$32570$n1619 Q=$abc$32570$n66
.attr src "top.v:546"
.gate SB_DFFE C=clk16 D=$abc$32570$n25 E=$abc$32570$n1619 Q=$abc$32570$n68
.attr src "top.v:546"
.gate SB_DFFE C=clk16 D=$abc$32570$n27 E=$abc$32570$n1619 Q=$abc$32570$n70
.attr src "top.v:546"
.gate SB_DFFE C=clk16 D=$abc$32570$n29 E=$abc$32570$n1619 Q=$abc$32570$n72
.attr src "top.v:546"
.gate SB_DFFE C=clk16 D=$abc$32570$n31 E=$abc$32570$n1619 Q=$abc$32570$n74
.attr src "top.v:546"
.gate SB_DFFE C=clk16 D=$abc$32570$n33 E=$abc$32570$n1619 Q=$abc$32570$n76
.attr src "top.v:546"
.gate SB_DFFE C=clk16 D=$abc$32570$n35 E=$abc$32570$n1619 Q=$abc$32570$n78
.attr src "top.v:546"
.gate SB_DFFSR C=clk16 D=$techmap\lm32_cpu.$add$C:/msys64/home/william/prj/projects/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$1332_Y[0] Q=lm32_cpu.cc[0] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n5127 E=$abc$32570$n1622 Q=lm32_cpu.cc[1] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFSR C=clk16 D=$techmap\lm32_cpu.$add$C:/msys64/home/william/prj/projects/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$1332_Y[2] Q=lm32_cpu.cc[2] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFSR C=clk16 D=$techmap\lm32_cpu.$add$C:/msys64/home/william/prj/projects/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$1332_Y[3] Q=lm32_cpu.cc[3] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFSR C=clk16 D=$techmap\lm32_cpu.$add$C:/msys64/home/william/prj/projects/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$1332_Y[4] Q=lm32_cpu.cc[4] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFSR C=clk16 D=$techmap\lm32_cpu.$add$C:/msys64/home/william/prj/projects/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$1332_Y[5] Q=lm32_cpu.cc[5] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFSR C=clk16 D=$techmap\lm32_cpu.$add$C:/msys64/home/william/prj/projects/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$1332_Y[6] Q=lm32_cpu.cc[6] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFSR C=clk16 D=$techmap\lm32_cpu.$add$C:/msys64/home/william/prj/projects/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$1332_Y[7] Q=lm32_cpu.cc[7] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFSR C=clk16 D=$techmap\lm32_cpu.$add$C:/msys64/home/william/prj/projects/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$1332_Y[8] Q=lm32_cpu.cc[8] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFSR C=clk16 D=$techmap\lm32_cpu.$add$C:/msys64/home/william/prj/projects/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$1332_Y[9] Q=lm32_cpu.cc[9] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFSR C=clk16 D=$techmap\lm32_cpu.$add$C:/msys64/home/william/prj/projects/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$1332_Y[10] Q=lm32_cpu.cc[10] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFSR C=clk16 D=$techmap\lm32_cpu.$add$C:/msys64/home/william/prj/projects/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$1332_Y[11] Q=lm32_cpu.cc[11] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFSR C=clk16 D=$techmap\lm32_cpu.$add$C:/msys64/home/william/prj/projects/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$1332_Y[12] Q=lm32_cpu.cc[12] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFSR C=clk16 D=$techmap\lm32_cpu.$add$C:/msys64/home/william/prj/projects/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$1332_Y[13] Q=lm32_cpu.cc[13] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFSR C=clk16 D=$techmap\lm32_cpu.$add$C:/msys64/home/william/prj/projects/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$1332_Y[14] Q=lm32_cpu.cc[14] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFSR C=clk16 D=$techmap\lm32_cpu.$add$C:/msys64/home/william/prj/projects/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$1332_Y[15] Q=lm32_cpu.cc[15] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFSR C=clk16 D=$techmap\lm32_cpu.$add$C:/msys64/home/william/prj/projects/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$1332_Y[16] Q=lm32_cpu.cc[16] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFSR C=clk16 D=$techmap\lm32_cpu.$add$C:/msys64/home/william/prj/projects/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$1332_Y[17] Q=lm32_cpu.cc[17] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFSR C=clk16 D=$techmap\lm32_cpu.$add$C:/msys64/home/william/prj/projects/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$1332_Y[18] Q=lm32_cpu.cc[18] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFSR C=clk16 D=$techmap\lm32_cpu.$add$C:/msys64/home/william/prj/projects/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$1332_Y[19] Q=lm32_cpu.cc[19] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFSR C=clk16 D=$techmap\lm32_cpu.$add$C:/msys64/home/william/prj/projects/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$1332_Y[20] Q=lm32_cpu.cc[20] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFSR C=clk16 D=$techmap\lm32_cpu.$add$C:/msys64/home/william/prj/projects/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$1332_Y[21] Q=lm32_cpu.cc[21] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFSR C=clk16 D=$techmap\lm32_cpu.$add$C:/msys64/home/william/prj/projects/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$1332_Y[22] Q=lm32_cpu.cc[22] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFSR C=clk16 D=$techmap\lm32_cpu.$add$C:/msys64/home/william/prj/projects/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$1332_Y[23] Q=lm32_cpu.cc[23] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFSR C=clk16 D=$techmap\lm32_cpu.$add$C:/msys64/home/william/prj/projects/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$1332_Y[24] Q=lm32_cpu.cc[24] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFSR C=clk16 D=$techmap\lm32_cpu.$add$C:/msys64/home/william/prj/projects/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$1332_Y[25] Q=lm32_cpu.cc[25] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFSR C=clk16 D=$techmap\lm32_cpu.$add$C:/msys64/home/william/prj/projects/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$1332_Y[26] Q=lm32_cpu.cc[26] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFSR C=clk16 D=$techmap\lm32_cpu.$add$C:/msys64/home/william/prj/projects/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$1332_Y[27] Q=lm32_cpu.cc[27] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFSR C=clk16 D=$techmap\lm32_cpu.$add$C:/msys64/home/william/prj/projects/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$1332_Y[28] Q=lm32_cpu.cc[28] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFSR C=clk16 D=$techmap\lm32_cpu.$add$C:/msys64/home/william/prj/projects/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$1332_Y[29] Q=lm32_cpu.cc[29] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFSR C=clk16 D=$techmap\lm32_cpu.$add$C:/msys64/home/william/prj/projects/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$1332_Y[30] Q=lm32_cpu.cc[30] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFSR C=clk16 D=$techmap\lm32_cpu.$add$C:/msys64/home/william/prj/projects/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$1332_Y[31] Q=lm32_cpu.cc[31] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.operand_1_x[9] E=$abc$32570$n1624 Q=lm32_cpu.eba[9] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.operand_1_x[10] E=$abc$32570$n1624 Q=lm32_cpu.eba[10] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.operand_1_x[11] E=$abc$32570$n1624 Q=lm32_cpu.eba[11] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.operand_1_x[12] E=$abc$32570$n1624 Q=lm32_cpu.eba[12] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.operand_1_x[13] E=$abc$32570$n1624 Q=lm32_cpu.eba[13] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.operand_1_x[14] E=$abc$32570$n1624 Q=lm32_cpu.eba[14] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.operand_1_x[15] E=$abc$32570$n1624 Q=lm32_cpu.eba[15] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.operand_1_x[16] E=$abc$32570$n1624 Q=lm32_cpu.eba[16] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.operand_1_x[17] E=$abc$32570$n1624 Q=lm32_cpu.eba[17] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.operand_1_x[18] E=$abc$32570$n1624 Q=lm32_cpu.eba[18] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.operand_1_x[19] E=$abc$32570$n1624 Q=lm32_cpu.eba[19] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.operand_1_x[20] E=$abc$32570$n1624 Q=lm32_cpu.eba[20] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.operand_1_x[21] E=$abc$32570$n1624 Q=lm32_cpu.eba[21] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.operand_1_x[22] E=$abc$32570$n1624 Q=lm32_cpu.eba[22] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.operand_1_x[23] E=$abc$32570$n1624 Q=lm32_cpu.eba[23] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.operand_1_x[24] E=$abc$32570$n1624 Q=lm32_cpu.eba[24] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.operand_1_x[25] E=$abc$32570$n1624 Q=lm32_cpu.eba[25] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.operand_1_x[26] E=$abc$32570$n1624 Q=lm32_cpu.eba[26] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.operand_1_x[27] E=$abc$32570$n1624 Q=lm32_cpu.eba[27] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.operand_1_x[28] E=$abc$32570$n1624 Q=lm32_cpu.eba[28] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.operand_1_x[29] E=$abc$32570$n1624 Q=lm32_cpu.eba[29] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.operand_1_x[30] E=$abc$32570$n1624 Q=lm32_cpu.eba[30] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.adder.b_sign E=$abc$32570$n1624 Q=lm32_cpu.eba[31] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFE C=clk16 D=$false E=$abc$32570$n1464 Q=lm32_cpu.data_bus_error_seen
.attr src "top.v:810"
.gate SB_DFFSR C=clk16 D=$abc$32570$n4213 Q=lm32_cpu.valid_w R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n4212 E=$abc$32570$n1625 Q=lm32_cpu.valid_m R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n4211 E=$abc$32570$n1631 Q=lm32_cpu.valid_x R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n4210 E=$abc$32570$n1433 Q=lm32_cpu.valid_d R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n1636 E=$abc$32570$n1638 Q=lm32_cpu.valid_f R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFSR C=clk16 D=lm32_cpu.exception_m Q=lm32_cpu.exception_w R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.condition_met_x E=$abc$32570$n1625 Q=lm32_cpu.condition_met_m R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.instruction_d[26] E=$abc$32570$n1631 Q=lm32_cpu.logic_op_x[0] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.instruction_d[27] E=$abc$32570$n1631 Q=lm32_cpu.logic_op_x[1] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.decoder.sign_extend E=$abc$32570$n1631 Q=lm32_cpu.logic_op_x[2] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.instruction_d[29] E=$abc$32570$n1631 Q=lm32_cpu.logic_op_x[3] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n5208 E=$abc$32570$n1631 Q=lm32_cpu.adder_op_x_n R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.adder_op_d E=$abc$32570$n1631 Q=lm32_cpu.adder_op_x R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFSR C=clk16 D=$abc$32570$n4228 Q=lm32_cpu.operand_w[0] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFSR C=clk16 D=$abc$32570$n4229 Q=lm32_cpu.operand_w[1] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFSR C=clk16 D=$abc$32570$n4231 Q=lm32_cpu.operand_w[2] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFSR C=clk16 D=$abc$32570$n4233 Q=lm32_cpu.operand_w[3] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFSR C=clk16 D=$abc$32570$n4235 Q=lm32_cpu.operand_w[4] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFSR C=clk16 D=$abc$32570$n4237 Q=lm32_cpu.operand_w[5] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFSR C=clk16 D=$abc$32570$n4239 Q=lm32_cpu.operand_w[6] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFSR C=clk16 D=$abc$32570$n4241 Q=lm32_cpu.operand_w[7] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFSR C=clk16 D=$abc$32570$n4243 Q=lm32_cpu.operand_w[8] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFSR C=clk16 D=$abc$32570$n4245 Q=lm32_cpu.operand_w[9] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFSR C=clk16 D=$abc$32570$n4247 Q=lm32_cpu.operand_w[10] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFSR C=clk16 D=$abc$32570$n4249 Q=lm32_cpu.operand_w[11] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFSR C=clk16 D=$abc$32570$n4251 Q=lm32_cpu.operand_w[12] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFSR C=clk16 D=$abc$32570$n4253 Q=lm32_cpu.operand_w[13] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFSR C=clk16 D=$abc$32570$n4255 Q=lm32_cpu.operand_w[14] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFSR C=clk16 D=$abc$32570$n4257 Q=lm32_cpu.operand_w[15] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFSR C=clk16 D=$abc$32570$n4259 Q=lm32_cpu.operand_w[16] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFSR C=clk16 D=$abc$32570$n4261 Q=lm32_cpu.operand_w[17] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFSR C=clk16 D=$abc$32570$n4263 Q=lm32_cpu.operand_w[18] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFSR C=clk16 D=$abc$32570$n4265 Q=lm32_cpu.operand_w[19] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFSR C=clk16 D=$abc$32570$n4267 Q=lm32_cpu.operand_w[20] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFSR C=clk16 D=$abc$32570$n4269 Q=lm32_cpu.operand_w[21] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFSR C=clk16 D=$abc$32570$n4271 Q=lm32_cpu.operand_w[22] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFSR C=clk16 D=$abc$32570$n4273 Q=lm32_cpu.operand_w[23] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFSR C=clk16 D=$abc$32570$n4275 Q=lm32_cpu.operand_w[24] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFSR C=clk16 D=$abc$32570$n4277 Q=lm32_cpu.operand_w[25] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFSR C=clk16 D=$abc$32570$n4279 Q=lm32_cpu.operand_w[26] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFSR C=clk16 D=$abc$32570$n4281 Q=lm32_cpu.operand_w[27] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFSR C=clk16 D=$abc$32570$n4283 Q=lm32_cpu.operand_w[28] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFSR C=clk16 D=$abc$32570$n4285 Q=lm32_cpu.operand_w[29] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFSR C=clk16 D=$abc$32570$n4287 Q=lm32_cpu.operand_w[30] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFSR C=clk16 D=$abc$32570$n4289 Q=lm32_cpu.operand_w[31] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.x_result[0] E=$abc$32570$n1625 Q=lm32_cpu.operand_m[0] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.x_result[1] E=$abc$32570$n1625 Q=lm32_cpu.operand_m[1] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.x_result[2] E=$abc$32570$n1625 Q=lm32_cpu.operand_m[2] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.x_result[3] E=$abc$32570$n1625 Q=lm32_cpu.operand_m[3] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.x_result[4] E=$abc$32570$n1625 Q=lm32_cpu.operand_m[4] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.x_result[5] E=$abc$32570$n1625 Q=lm32_cpu.operand_m[5] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.x_result[6] E=$abc$32570$n1625 Q=lm32_cpu.operand_m[6] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.x_result[7] E=$abc$32570$n1625 Q=lm32_cpu.operand_m[7] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.x_result[8] E=$abc$32570$n1625 Q=lm32_cpu.operand_m[8] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.x_result[9] E=$abc$32570$n1625 Q=lm32_cpu.operand_m[9] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.x_result[10] E=$abc$32570$n1625 Q=lm32_cpu.operand_m[10] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.x_result[11] E=$abc$32570$n1625 Q=lm32_cpu.operand_m[11] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.x_result[12] E=$abc$32570$n1625 Q=lm32_cpu.operand_m[12] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.x_result[13] E=$abc$32570$n1625 Q=lm32_cpu.operand_m[13] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.x_result[14] E=$abc$32570$n1625 Q=lm32_cpu.operand_m[14] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.x_result[15] E=$abc$32570$n1625 Q=lm32_cpu.operand_m[15] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.x_result[16] E=$abc$32570$n1625 Q=lm32_cpu.operand_m[16] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.x_result[17] E=$abc$32570$n1625 Q=lm32_cpu.operand_m[17] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.x_result[18] E=$abc$32570$n1625 Q=lm32_cpu.operand_m[18] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.x_result[19] E=$abc$32570$n1625 Q=lm32_cpu.operand_m[19] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.x_result[20] E=$abc$32570$n1625 Q=lm32_cpu.operand_m[20] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.x_result[21] E=$abc$32570$n1625 Q=lm32_cpu.operand_m[21] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.x_result[22] E=$abc$32570$n1625 Q=lm32_cpu.operand_m[22] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.x_result[23] E=$abc$32570$n1625 Q=lm32_cpu.operand_m[23] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.x_result[24] E=$abc$32570$n1625 Q=lm32_cpu.operand_m[24] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.x_result[25] E=$abc$32570$n1625 Q=lm32_cpu.operand_m[25] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.x_result[26] E=$abc$32570$n1625 Q=lm32_cpu.operand_m[26] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.x_result[27] E=$abc$32570$n1625 Q=lm32_cpu.operand_m[27] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.x_result[28] E=$abc$32570$n1625 Q=lm32_cpu.operand_m[28] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.x_result[29] E=$abc$32570$n1625 Q=lm32_cpu.operand_m[29] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.x_result[30] E=$abc$32570$n1625 Q=lm32_cpu.operand_m[30] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.x_result[31] E=$abc$32570$n1625 Q=lm32_cpu.operand_m[31] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.pc_m[2] E=$abc$32570$n1640 Q=lm32_cpu.memop_pc_w[2] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.pc_m[3] E=$abc$32570$n1640 Q=lm32_cpu.memop_pc_w[3] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.pc_m[4] E=$abc$32570$n1640 Q=lm32_cpu.memop_pc_w[4] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.pc_m[5] E=$abc$32570$n1640 Q=lm32_cpu.memop_pc_w[5] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.pc_m[6] E=$abc$32570$n1640 Q=lm32_cpu.memop_pc_w[6] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.pc_m[7] E=$abc$32570$n1640 Q=lm32_cpu.memop_pc_w[7] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.pc_m[8] E=$abc$32570$n1640 Q=lm32_cpu.memop_pc_w[8] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.pc_m[9] E=$abc$32570$n1640 Q=lm32_cpu.memop_pc_w[9] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.pc_m[10] E=$abc$32570$n1640 Q=lm32_cpu.memop_pc_w[10] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.pc_m[11] E=$abc$32570$n1640 Q=lm32_cpu.memop_pc_w[11] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.pc_m[12] E=$abc$32570$n1640 Q=lm32_cpu.memop_pc_w[12] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.pc_m[13] E=$abc$32570$n1640 Q=lm32_cpu.memop_pc_w[13] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.pc_m[14] E=$abc$32570$n1640 Q=lm32_cpu.memop_pc_w[14] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.pc_m[15] E=$abc$32570$n1640 Q=lm32_cpu.memop_pc_w[15] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.pc_m[16] E=$abc$32570$n1640 Q=lm32_cpu.memop_pc_w[16] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.pc_m[17] E=$abc$32570$n1640 Q=lm32_cpu.memop_pc_w[17] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.pc_m[18] E=$abc$32570$n1640 Q=lm32_cpu.memop_pc_w[18] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.pc_m[19] E=$abc$32570$n1640 Q=lm32_cpu.memop_pc_w[19] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.pc_m[20] E=$abc$32570$n1640 Q=lm32_cpu.memop_pc_w[20] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.pc_m[21] E=$abc$32570$n1640 Q=lm32_cpu.memop_pc_w[21] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.pc_m[22] E=$abc$32570$n1640 Q=lm32_cpu.memop_pc_w[22] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.pc_m[23] E=$abc$32570$n1640 Q=lm32_cpu.memop_pc_w[23] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.pc_m[24] E=$abc$32570$n1640 Q=lm32_cpu.memop_pc_w[24] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.pc_m[25] E=$abc$32570$n1640 Q=lm32_cpu.memop_pc_w[25] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.pc_m[26] E=$abc$32570$n1640 Q=lm32_cpu.memop_pc_w[26] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.pc_m[27] E=$abc$32570$n1640 Q=lm32_cpu.memop_pc_w[27] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.pc_m[28] E=$abc$32570$n1640 Q=lm32_cpu.memop_pc_w[28] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.pc_m[29] E=$abc$32570$n1640 Q=lm32_cpu.memop_pc_w[29] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.pc_m[30] E=$abc$32570$n1640 Q=lm32_cpu.memop_pc_w[30] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.pc_m[31] E=$abc$32570$n1640 Q=lm32_cpu.memop_pc_w[31] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.data_bus_error_seen E=$abc$32570$n1625 Q=lm32_cpu.data_bus_error_exception_m R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.bus_error_d E=$abc$32570$n1631 Q=lm32_cpu.bus_error_x R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.csr_write_enable_d E=$abc$32570$n1631 Q=lm32_cpu.csr_write_enable_x R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.eret_d E=$abc$32570$n1631 Q=lm32_cpu.eret_x R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.scall_d E=$abc$32570$n1631 Q=lm32_cpu.scall_x R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.instruction_d[26] E=$abc$32570$n1631 Q=lm32_cpu.condition_x[0] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.instruction_d[27] E=$abc$32570$n1631 Q=lm32_cpu.condition_x[1] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.decoder.sign_extend E=$abc$32570$n1631 Q=lm32_cpu.condition_x[2] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.instruction_d[21] E=$abc$32570$n1631 Q=lm32_cpu.csr_x[0] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.instruction_d[22] E=$abc$32570$n1631 Q=lm32_cpu.csr_x[1] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.instruction_d[23] E=$abc$32570$n1631 Q=lm32_cpu.csr_x[2] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFSR C=clk16 D=lm32_cpu.write_idx_m[0] Q=lm32_cpu.write_idx_w[0] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFSR C=clk16 D=lm32_cpu.write_idx_m[1] Q=lm32_cpu.write_idx_w[1] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFSR C=clk16 D=lm32_cpu.write_idx_m[2] Q=lm32_cpu.write_idx_w[2] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFSR C=clk16 D=lm32_cpu.write_idx_m[3] Q=lm32_cpu.write_idx_w[3] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFSR C=clk16 D=lm32_cpu.write_idx_m[4] Q=lm32_cpu.write_idx_w[4] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n4217 E=$abc$32570$n1625 Q=lm32_cpu.write_idx_m[0] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n4219 E=$abc$32570$n1625 Q=lm32_cpu.write_idx_m[1] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n4221 E=$abc$32570$n1625 Q=lm32_cpu.write_idx_m[2] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n4223 E=$abc$32570$n1625 Q=lm32_cpu.write_idx_m[3] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n4225 E=$abc$32570$n1625 Q=lm32_cpu.write_idx_m[4] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.write_idx_d[0] E=$abc$32570$n1631 Q=lm32_cpu.write_idx_x[0] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.write_idx_d[1] E=$abc$32570$n1631 Q=lm32_cpu.write_idx_x[1] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.write_idx_d[2] E=$abc$32570$n1631 Q=lm32_cpu.write_idx_x[2] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.write_idx_d[3] E=$abc$32570$n1631 Q=lm32_cpu.write_idx_x[3] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.write_idx_d[4] E=$abc$32570$n1631 Q=lm32_cpu.write_idx_x[4] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFSR C=clk16 D=lm32_cpu.write_enable_m Q=lm32_cpu.write_enable_w R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n4351 E=$abc$32570$n1625 Q=lm32_cpu.write_enable_m R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.write_enable_d E=$abc$32570$n1631 Q=lm32_cpu.write_enable_x R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.m_bypass_enable_x E=$abc$32570$n1625 Q=lm32_cpu.m_bypass_enable_m R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.m_bypass_enable_d E=$abc$32570$n1631 Q=lm32_cpu.m_bypass_enable_x R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.decoder.x_bypass_enable E=$abc$32570$n1631 Q=lm32_cpu.x_bypass_enable_x R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFSR C=clk16 D=lm32_cpu.w_result_sel_load_m Q=lm32_cpu.w_result_sel_load_w R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n4215 E=$abc$32570$n1625 Q=lm32_cpu.w_result_sel_load_m R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.decoder.load E=$abc$32570$n1631 Q=lm32_cpu.w_result_sel_load_x R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.m_result_sel_compare_x E=$abc$32570$n1625 Q=lm32_cpu.m_result_sel_compare_m R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.decoder.cmp E=$abc$32570$n1631 Q=lm32_cpu.m_result_sel_compare_x R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.x_result_sel_add_d E=$abc$32570$n1631 Q=lm32_cpu.x_result_sel_add_x R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.x_result_sel_sext_d E=$abc$32570$n1631 Q=lm32_cpu.x_result_sel_sext_x R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.x_result_sel_mc_arith_d E=$abc$32570$n1631 Q=lm32_cpu.x_result_sel_mc_arith_x R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.decoder.op_rcsr E=$abc$32570$n1631 Q=lm32_cpu.x_result_sel_csr_x R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n4353 E=$abc$32570$n1625 Q=lm32_cpu.branch_target_m[2] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n4355 E=$abc$32570$n1625 Q=lm32_cpu.branch_target_m[3] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n4357 E=$abc$32570$n1625 Q=lm32_cpu.branch_target_m[4] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n4359 E=$abc$32570$n1625 Q=lm32_cpu.branch_target_m[5] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n4361 E=$abc$32570$n1625 Q=lm32_cpu.branch_target_m[6] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n4363 E=$abc$32570$n1625 Q=lm32_cpu.branch_target_m[7] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n4365 E=$abc$32570$n1625 Q=lm32_cpu.branch_target_m[8] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n4368 E=$abc$32570$n1625 Q=lm32_cpu.branch_target_m[9] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n4371 E=$abc$32570$n1625 Q=lm32_cpu.branch_target_m[10] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n4374 E=$abc$32570$n1625 Q=lm32_cpu.branch_target_m[11] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n4377 E=$abc$32570$n1625 Q=lm32_cpu.branch_target_m[12] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n4380 E=$abc$32570$n1625 Q=lm32_cpu.branch_target_m[13] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n4383 E=$abc$32570$n1625 Q=lm32_cpu.branch_target_m[14] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n4386 E=$abc$32570$n1625 Q=lm32_cpu.branch_target_m[15] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n4389 E=$abc$32570$n1625 Q=lm32_cpu.branch_target_m[16] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n4392 E=$abc$32570$n1625 Q=lm32_cpu.branch_target_m[17] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n4395 E=$abc$32570$n1625 Q=lm32_cpu.branch_target_m[18] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n4398 E=$abc$32570$n1625 Q=lm32_cpu.branch_target_m[19] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n4401 E=$abc$32570$n1625 Q=lm32_cpu.branch_target_m[20] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n4404 E=$abc$32570$n1625 Q=lm32_cpu.branch_target_m[21] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n4407 E=$abc$32570$n1625 Q=lm32_cpu.branch_target_m[22] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n4410 E=$abc$32570$n1625 Q=lm32_cpu.branch_target_m[23] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n4413 E=$abc$32570$n1625 Q=lm32_cpu.branch_target_m[24] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n4416 E=$abc$32570$n1625 Q=lm32_cpu.branch_target_m[25] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n4419 E=$abc$32570$n1625 Q=lm32_cpu.branch_target_m[26] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n4422 E=$abc$32570$n1625 Q=lm32_cpu.branch_target_m[27] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n4425 E=$abc$32570$n1625 Q=lm32_cpu.branch_target_m[28] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n4428 E=$abc$32570$n1625 Q=lm32_cpu.branch_target_m[29] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n4431 E=$abc$32570$n1625 Q=lm32_cpu.branch_target_m[30] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n4434 E=$abc$32570$n1625 Q=lm32_cpu.branch_target_m[31] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n4437 E=$abc$32570$n1631 Q=lm32_cpu.branch_target_x[2] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n4439 E=$abc$32570$n1631 Q=lm32_cpu.branch_target_x[3] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n4441 E=$abc$32570$n1631 Q=lm32_cpu.branch_target_x[4] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n4443 E=$abc$32570$n1631 Q=lm32_cpu.branch_target_x[5] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n4445 E=$abc$32570$n1631 Q=lm32_cpu.branch_target_x[6] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n4447 E=$abc$32570$n1631 Q=lm32_cpu.branch_target_x[7] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n4449 E=$abc$32570$n1631 Q=lm32_cpu.branch_target_x[8] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n4451 E=$abc$32570$n1631 Q=lm32_cpu.branch_target_x[9] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n4453 E=$abc$32570$n1631 Q=lm32_cpu.branch_target_x[10] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n4455 E=$abc$32570$n1631 Q=lm32_cpu.branch_target_x[11] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n4457 E=$abc$32570$n1631 Q=lm32_cpu.branch_target_x[12] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n4459 E=$abc$32570$n1631 Q=lm32_cpu.branch_target_x[13] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n4461 E=$abc$32570$n1631 Q=lm32_cpu.branch_target_x[14] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n4463 E=$abc$32570$n1631 Q=lm32_cpu.branch_target_x[15] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n4465 E=$abc$32570$n1631 Q=lm32_cpu.branch_target_x[16] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n4467 E=$abc$32570$n1631 Q=lm32_cpu.branch_target_x[17] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n4469 E=$abc$32570$n1631 Q=lm32_cpu.branch_target_x[18] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n4471 E=$abc$32570$n1631 Q=lm32_cpu.branch_target_x[19] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n4473 E=$abc$32570$n1631 Q=lm32_cpu.branch_target_x[20] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n4475 E=$abc$32570$n1631 Q=lm32_cpu.branch_target_x[21] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n4477 E=$abc$32570$n1631 Q=lm32_cpu.branch_target_x[22] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n4479 E=$abc$32570$n1631 Q=lm32_cpu.branch_target_x[23] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n4481 E=$abc$32570$n1631 Q=lm32_cpu.branch_target_x[24] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n4483 E=$abc$32570$n1631 Q=lm32_cpu.branch_target_x[25] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n4485 E=$abc$32570$n1631 Q=lm32_cpu.branch_target_x[26] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n4487 E=$abc$32570$n1631 Q=lm32_cpu.branch_target_x[27] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n4489 E=$abc$32570$n1631 Q=lm32_cpu.branch_target_x[28] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n4491 E=$abc$32570$n1631 Q=lm32_cpu.branch_target_x[29] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n4493 E=$abc$32570$n1631 Q=lm32_cpu.branch_target_x[30] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n4495 E=$abc$32570$n1631 Q=lm32_cpu.branch_target_x[31] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.branch_predict_taken_x E=$abc$32570$n1625 Q=lm32_cpu.branch_predict_taken_m R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.branch_predict_x E=$abc$32570$n1625 Q=lm32_cpu.branch_predict_m R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.branch_x E=$abc$32570$n1625 Q=lm32_cpu.branch_m R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.branch_predict_taken_d E=$abc$32570$n1631 Q=lm32_cpu.branch_predict_taken_x R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.branch_predict_d E=$abc$32570$n1631 Q=lm32_cpu.branch_predict_x R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.branch_d E=$abc$32570$n1631 Q=lm32_cpu.branch_x R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.store_x E=$abc$32570$n1625 Q=lm32_cpu.store_m R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.load_x E=$abc$32570$n1625 Q=lm32_cpu.load_m R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.d_result_1[0] E=$abc$32570$n1631 Q=lm32_cpu.operand_1_x[0] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.d_result_1[1] E=$abc$32570$n1631 Q=lm32_cpu.operand_1_x[1] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.d_result_1[2] E=$abc$32570$n1631 Q=lm32_cpu.operand_1_x[2] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.d_result_1[3] E=$abc$32570$n1631 Q=lm32_cpu.operand_1_x[3] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.d_result_1[4] E=$abc$32570$n1631 Q=lm32_cpu.operand_1_x[4] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.d_result_1[5] E=$abc$32570$n1631 Q=lm32_cpu.operand_1_x[5] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.d_result_1[6] E=$abc$32570$n1631 Q=lm32_cpu.operand_1_x[6] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.d_result_1[7] E=$abc$32570$n1631 Q=lm32_cpu.operand_1_x[7] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.d_result_1[8] E=$abc$32570$n1631 Q=lm32_cpu.operand_1_x[8] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.d_result_1[9] E=$abc$32570$n1631 Q=lm32_cpu.operand_1_x[9] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.d_result_1[10] E=$abc$32570$n1631 Q=lm32_cpu.operand_1_x[10] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.d_result_1[11] E=$abc$32570$n1631 Q=lm32_cpu.operand_1_x[11] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.d_result_1[12] E=$abc$32570$n1631 Q=lm32_cpu.operand_1_x[12] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.d_result_1[13] E=$abc$32570$n1631 Q=lm32_cpu.operand_1_x[13] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.d_result_1[14] E=$abc$32570$n1631 Q=lm32_cpu.operand_1_x[14] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.d_result_1[15] E=$abc$32570$n1631 Q=lm32_cpu.operand_1_x[15] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.d_result_1[16] E=$abc$32570$n1631 Q=lm32_cpu.operand_1_x[16] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.d_result_1[17] E=$abc$32570$n1631 Q=lm32_cpu.operand_1_x[17] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.d_result_1[18] E=$abc$32570$n1631 Q=lm32_cpu.operand_1_x[18] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.d_result_1[19] E=$abc$32570$n1631 Q=lm32_cpu.operand_1_x[19] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.d_result_1[20] E=$abc$32570$n1631 Q=lm32_cpu.operand_1_x[20] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.d_result_1[21] E=$abc$32570$n1631 Q=lm32_cpu.operand_1_x[21] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.d_result_1[22] E=$abc$32570$n1631 Q=lm32_cpu.operand_1_x[22] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.d_result_1[23] E=$abc$32570$n1631 Q=lm32_cpu.operand_1_x[23] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.d_result_1[24] E=$abc$32570$n1631 Q=lm32_cpu.operand_1_x[24] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.d_result_1[25] E=$abc$32570$n1631 Q=lm32_cpu.operand_1_x[25] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.d_result_1[26] E=$abc$32570$n1631 Q=lm32_cpu.operand_1_x[26] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.d_result_1[27] E=$abc$32570$n1631 Q=lm32_cpu.operand_1_x[27] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.d_result_1[28] E=$abc$32570$n1631 Q=lm32_cpu.operand_1_x[28] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.d_result_1[29] E=$abc$32570$n1631 Q=lm32_cpu.operand_1_x[29] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.d_result_1[30] E=$abc$32570$n1631 Q=lm32_cpu.operand_1_x[30] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.d_result_1[31] E=$abc$32570$n1631 Q=lm32_cpu.adder.b_sign R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.d_result_0[0] E=$abc$32570$n1631 Q=lm32_cpu.operand_0_x[0] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.d_result_0[1] E=$abc$32570$n1631 Q=lm32_cpu.operand_0_x[1] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.d_result_0[2] E=$abc$32570$n1631 Q=lm32_cpu.operand_0_x[2] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.d_result_0[3] E=$abc$32570$n1631 Q=lm32_cpu.operand_0_x[3] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.d_result_0[4] E=$abc$32570$n1631 Q=lm32_cpu.operand_0_x[4] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.d_result_0[5] E=$abc$32570$n1631 Q=lm32_cpu.operand_0_x[5] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.d_result_0[6] E=$abc$32570$n1631 Q=lm32_cpu.operand_0_x[6] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.d_result_0[7] E=$abc$32570$n1631 Q=lm32_cpu.operand_0_x[7] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.d_result_0[8] E=$abc$32570$n1631 Q=lm32_cpu.operand_0_x[8] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.d_result_0[9] E=$abc$32570$n1631 Q=lm32_cpu.operand_0_x[9] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.d_result_0[10] E=$abc$32570$n1631 Q=lm32_cpu.operand_0_x[10] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.d_result_0[11] E=$abc$32570$n1631 Q=lm32_cpu.operand_0_x[11] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.d_result_0[12] E=$abc$32570$n1631 Q=lm32_cpu.operand_0_x[12] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.d_result_0[13] E=$abc$32570$n1631 Q=lm32_cpu.operand_0_x[13] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.d_result_0[14] E=$abc$32570$n1631 Q=lm32_cpu.operand_0_x[14] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.d_result_0[15] E=$abc$32570$n1631 Q=lm32_cpu.operand_0_x[15] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.d_result_0[16] E=$abc$32570$n1631 Q=lm32_cpu.operand_0_x[16] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.d_result_0[17] E=$abc$32570$n1631 Q=lm32_cpu.operand_0_x[17] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.d_result_0[18] E=$abc$32570$n1631 Q=lm32_cpu.operand_0_x[18] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.d_result_0[19] E=$abc$32570$n1631 Q=lm32_cpu.operand_0_x[19] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.d_result_0[20] E=$abc$32570$n1631 Q=lm32_cpu.operand_0_x[20] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.d_result_0[21] E=$abc$32570$n1631 Q=lm32_cpu.operand_0_x[21] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.d_result_0[22] E=$abc$32570$n1631 Q=lm32_cpu.operand_0_x[22] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.d_result_0[23] E=$abc$32570$n1631 Q=lm32_cpu.operand_0_x[23] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.d_result_0[24] E=$abc$32570$n1631 Q=lm32_cpu.operand_0_x[24] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.d_result_0[25] E=$abc$32570$n1631 Q=lm32_cpu.operand_0_x[25] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.d_result_0[26] E=$abc$32570$n1631 Q=lm32_cpu.operand_0_x[26] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.d_result_0[27] E=$abc$32570$n1631 Q=lm32_cpu.operand_0_x[27] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.d_result_0[28] E=$abc$32570$n1631 Q=lm32_cpu.operand_0_x[28] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.d_result_0[29] E=$abc$32570$n1631 Q=lm32_cpu.operand_0_x[29] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.d_result_0[30] E=$abc$32570$n1631 Q=lm32_cpu.operand_0_x[30] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.d_result_0[31] E=$abc$32570$n1631 Q=lm32_cpu.adder.a_sign R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.instruction_d[26] E=$abc$32570$n1631 Q=lm32_cpu.size_x[0] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.instruction_d[27] E=$abc$32570$n1631 Q=lm32_cpu.size_x[1] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.decoder.sign_extend E=$abc$32570$n1631 Q=lm32_cpu.sign_extend_x R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.decoder.store E=$abc$32570$n1631 Q=lm32_cpu.store_x R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.decoder.load E=$abc$32570$n1631 Q=lm32_cpu.load_x R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.bypass_data_1[0] E=$abc$32570$n1631 Q=lm32_cpu.store_operand_x[0] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.bypass_data_1[1] E=$abc$32570$n1631 Q=lm32_cpu.store_operand_x[1] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.bypass_data_1[2] E=$abc$32570$n1631 Q=lm32_cpu.store_operand_x[2] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.bypass_data_1[3] E=$abc$32570$n1631 Q=lm32_cpu.store_operand_x[3] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.bypass_data_1[4] E=$abc$32570$n1631 Q=lm32_cpu.store_operand_x[4] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.bypass_data_1[5] E=$abc$32570$n1631 Q=lm32_cpu.store_operand_x[5] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.bypass_data_1[6] E=$abc$32570$n1631 Q=lm32_cpu.store_operand_x[6] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.bypass_data_1[7] E=$abc$32570$n1631 Q=lm32_cpu.store_operand_x[7] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.bypass_data_1[8] E=$abc$32570$n1631 Q=lm32_cpu.store_operand_x[8] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.bypass_data_1[9] E=$abc$32570$n1631 Q=lm32_cpu.store_operand_x[9] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.bypass_data_1[10] E=$abc$32570$n1631 Q=lm32_cpu.store_operand_x[10] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.bypass_data_1[11] E=$abc$32570$n1631 Q=lm32_cpu.store_operand_x[11] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.bypass_data_1[12] E=$abc$32570$n1631 Q=lm32_cpu.store_operand_x[12] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.bypass_data_1[13] E=$abc$32570$n1631 Q=lm32_cpu.store_operand_x[13] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.bypass_data_1[14] E=$abc$32570$n1631 Q=lm32_cpu.store_operand_x[14] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.bypass_data_1[15] E=$abc$32570$n1631 Q=lm32_cpu.store_operand_x[15] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.bypass_data_1[16] E=$abc$32570$n1631 Q=lm32_cpu.store_operand_x[16] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.bypass_data_1[17] E=$abc$32570$n1631 Q=lm32_cpu.store_operand_x[17] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.bypass_data_1[18] E=$abc$32570$n1631 Q=lm32_cpu.store_operand_x[18] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.bypass_data_1[19] E=$abc$32570$n1631 Q=lm32_cpu.store_operand_x[19] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.bypass_data_1[20] E=$abc$32570$n1631 Q=lm32_cpu.store_operand_x[20] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.bypass_data_1[21] E=$abc$32570$n1631 Q=lm32_cpu.store_operand_x[21] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.bypass_data_1[22] E=$abc$32570$n1631 Q=lm32_cpu.store_operand_x[22] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.bypass_data_1[23] E=$abc$32570$n1631 Q=lm32_cpu.store_operand_x[23] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.bypass_data_1[24] E=$abc$32570$n1631 Q=lm32_cpu.store_operand_x[24] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.bypass_data_1[25] E=$abc$32570$n1631 Q=lm32_cpu.store_operand_x[25] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.bypass_data_1[26] E=$abc$32570$n1631 Q=lm32_cpu.store_operand_x[26] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.bypass_data_1[27] E=$abc$32570$n1631 Q=lm32_cpu.store_operand_x[27] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.bypass_data_1[28] E=$abc$32570$n1631 Q=lm32_cpu.store_operand_x[28] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.bypass_data_1[29] E=$abc$32570$n1631 Q=lm32_cpu.store_operand_x[29] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.bypass_data_1[30] E=$abc$32570$n1631 Q=lm32_cpu.store_operand_x[30] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.bypass_data_1[31] E=$abc$32570$n1631 Q=lm32_cpu.store_operand_x[31] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n2219 E=$abc$32570$n1625 Q=lm32_cpu.exception_m R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFSR C=clk16 D=lm32_cpu.load_store_unit.d_dat_o[4] Q=$abc$32570$n2339 R=$abc$32570$n81
.gate SB_DFFSR C=clk16 D=lm32_cpu.load_store_unit.d_dat_o[5] Q=$abc$32570$n2343 R=$abc$32570$n81
.gate SB_DFFSR C=clk16 D=lm32_cpu.load_store_unit.d_dat_o[6] Q=$abc$32570$n2346 R=$abc$32570$n81
.gate SB_DFFSR C=clk16 D=lm32_cpu.load_store_unit.d_dat_o[7] Q=$abc$32570$n2349 R=$abc$32570$n81
.gate SB_DFF C=clk16 D=sram_we[2] Q=$abc$32570$n4498
.gate SB_DFFSR C=clk16 D=lm32_cpu.load_store_unit.d_dat_o[20] Q=$abc$32570$n4497 R=$abc$32570$n81
.gate SB_DFFSR C=clk16 D=lm32_cpu.load_store_unit.d_dat_o[21] Q=$abc$32570$n4501 R=$abc$32570$n81
.gate SB_DFFSR C=clk16 D=lm32_cpu.load_store_unit.d_dat_o[22] Q=$abc$32570$n4504 R=$abc$32570$n81
.gate SB_DFFSR C=clk16 D=lm32_cpu.load_store_unit.d_dat_o[23] Q=$abc$32570$n4507 R=$abc$32570$n81
.gate SB_DFFESR C=clk16 D=$abc$32570$n4771 E=$abc$32570$n1650 Q=lm32_cpu.interrupt_unit.eie R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.operand_1_x[0] E=$abc$32570$n1669 Q=lm32_cpu.interrupt_unit.im_csr_read_data R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.operand_1_x[1] E=$abc$32570$n1669 Q=lm32_cpu.interrupt_unit.im[1] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.operand_1_x[2] E=$abc$32570$n1669 Q=lm32_cpu.interrupt_unit.im[2] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.operand_1_x[3] E=$abc$32570$n1669 Q=lm32_cpu.interrupt_unit.im[3] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.operand_1_x[4] E=$abc$32570$n1669 Q=lm32_cpu.interrupt_unit.im[4] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.operand_1_x[5] E=$abc$32570$n1669 Q=lm32_cpu.interrupt_unit.im[5] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.operand_1_x[6] E=$abc$32570$n1669 Q=lm32_cpu.interrupt_unit.im[6] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.operand_1_x[7] E=$abc$32570$n1669 Q=lm32_cpu.interrupt_unit.im[7] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.operand_1_x[8] E=$abc$32570$n1669 Q=lm32_cpu.interrupt_unit.im[8] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.operand_1_x[9] E=$abc$32570$n1669 Q=lm32_cpu.interrupt_unit.im[9] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.operand_1_x[10] E=$abc$32570$n1669 Q=lm32_cpu.interrupt_unit.im[10] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.operand_1_x[11] E=$abc$32570$n1669 Q=lm32_cpu.interrupt_unit.im[11] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.operand_1_x[12] E=$abc$32570$n1669 Q=lm32_cpu.interrupt_unit.im[12] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.operand_1_x[13] E=$abc$32570$n1669 Q=lm32_cpu.interrupt_unit.im[13] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.operand_1_x[14] E=$abc$32570$n1669 Q=lm32_cpu.interrupt_unit.im[14] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.operand_1_x[15] E=$abc$32570$n1669 Q=lm32_cpu.interrupt_unit.im[15] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.operand_1_x[16] E=$abc$32570$n1669 Q=lm32_cpu.interrupt_unit.im[16] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.operand_1_x[17] E=$abc$32570$n1669 Q=lm32_cpu.interrupt_unit.im[17] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.operand_1_x[18] E=$abc$32570$n1669 Q=lm32_cpu.interrupt_unit.im[18] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.operand_1_x[19] E=$abc$32570$n1669 Q=lm32_cpu.interrupt_unit.im[19] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.operand_1_x[20] E=$abc$32570$n1669 Q=lm32_cpu.interrupt_unit.im[20] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.operand_1_x[21] E=$abc$32570$n1669 Q=lm32_cpu.interrupt_unit.im[21] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.operand_1_x[22] E=$abc$32570$n1669 Q=lm32_cpu.interrupt_unit.im[22] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.operand_1_x[23] E=$abc$32570$n1669 Q=lm32_cpu.interrupt_unit.im[23] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.operand_1_x[24] E=$abc$32570$n1669 Q=lm32_cpu.interrupt_unit.im[24] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.operand_1_x[25] E=$abc$32570$n1669 Q=lm32_cpu.interrupt_unit.im[25] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.operand_1_x[26] E=$abc$32570$n1669 Q=lm32_cpu.interrupt_unit.im[26] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.operand_1_x[27] E=$abc$32570$n1669 Q=lm32_cpu.interrupt_unit.im[27] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.operand_1_x[28] E=$abc$32570$n1669 Q=lm32_cpu.interrupt_unit.im[28] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.operand_1_x[29] E=$abc$32570$n1669 Q=lm32_cpu.interrupt_unit.im[29] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.operand_1_x[30] E=$abc$32570$n1669 Q=lm32_cpu.interrupt_unit.im[30] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.adder.b_sign E=$abc$32570$n1669 Q=lm32_cpu.interrupt_unit.im[31] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n4770 E=$abc$32570$n1672 Q=lm32_cpu.interrupt_unit.ie R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.pc_x[2] E=$abc$32570$n1625 Q=lm32_cpu.instruction_unit.pc_m[2] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.pc_x[3] E=$abc$32570$n1625 Q=lm32_cpu.instruction_unit.pc_m[3] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.pc_x[4] E=$abc$32570$n1625 Q=lm32_cpu.instruction_unit.pc_m[4] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.pc_x[5] E=$abc$32570$n1625 Q=lm32_cpu.instruction_unit.pc_m[5] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.pc_x[6] E=$abc$32570$n1625 Q=lm32_cpu.instruction_unit.pc_m[6] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.pc_x[7] E=$abc$32570$n1625 Q=lm32_cpu.instruction_unit.pc_m[7] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.pc_x[8] E=$abc$32570$n1625 Q=lm32_cpu.instruction_unit.pc_m[8] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.pc_x[9] E=$abc$32570$n1625 Q=lm32_cpu.instruction_unit.pc_m[9] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.pc_x[10] E=$abc$32570$n1625 Q=lm32_cpu.instruction_unit.pc_m[10] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.pc_x[11] E=$abc$32570$n1625 Q=lm32_cpu.instruction_unit.pc_m[11] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.pc_x[12] E=$abc$32570$n1625 Q=lm32_cpu.instruction_unit.pc_m[12] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.pc_x[13] E=$abc$32570$n1625 Q=lm32_cpu.instruction_unit.pc_m[13] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.pc_x[14] E=$abc$32570$n1625 Q=lm32_cpu.instruction_unit.pc_m[14] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.pc_x[15] E=$abc$32570$n1625 Q=lm32_cpu.instruction_unit.pc_m[15] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.pc_x[16] E=$abc$32570$n1625 Q=lm32_cpu.instruction_unit.pc_m[16] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.pc_x[17] E=$abc$32570$n1625 Q=lm32_cpu.instruction_unit.pc_m[17] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.pc_x[18] E=$abc$32570$n1625 Q=lm32_cpu.instruction_unit.pc_m[18] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.pc_x[19] E=$abc$32570$n1625 Q=lm32_cpu.instruction_unit.pc_m[19] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.pc_x[20] E=$abc$32570$n1625 Q=lm32_cpu.instruction_unit.pc_m[20] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.pc_x[21] E=$abc$32570$n1625 Q=lm32_cpu.instruction_unit.pc_m[21] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.pc_x[22] E=$abc$32570$n1625 Q=lm32_cpu.instruction_unit.pc_m[22] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.pc_x[23] E=$abc$32570$n1625 Q=lm32_cpu.instruction_unit.pc_m[23] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.pc_x[24] E=$abc$32570$n1625 Q=lm32_cpu.instruction_unit.pc_m[24] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.pc_x[25] E=$abc$32570$n1625 Q=lm32_cpu.instruction_unit.pc_m[25] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.pc_x[26] E=$abc$32570$n1625 Q=lm32_cpu.instruction_unit.pc_m[26] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.pc_x[27] E=$abc$32570$n1625 Q=lm32_cpu.instruction_unit.pc_m[27] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.pc_x[28] E=$abc$32570$n1625 Q=lm32_cpu.instruction_unit.pc_m[28] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.pc_x[29] E=$abc$32570$n1625 Q=lm32_cpu.instruction_unit.pc_m[29] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.pc_x[30] E=$abc$32570$n1625 Q=lm32_cpu.instruction_unit.pc_m[30] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.pc_x[31] E=$abc$32570$n1625 Q=lm32_cpu.instruction_unit.pc_m[31] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.pc_d[2] E=$abc$32570$n1631 Q=lm32_cpu.instruction_unit.pc_x[2] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.pc_d[3] E=$abc$32570$n1631 Q=lm32_cpu.instruction_unit.pc_x[3] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.pc_d[4] E=$abc$32570$n1631 Q=lm32_cpu.instruction_unit.pc_x[4] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.pc_d[5] E=$abc$32570$n1631 Q=lm32_cpu.instruction_unit.pc_x[5] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.pc_d[6] E=$abc$32570$n1631 Q=lm32_cpu.instruction_unit.pc_x[6] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.pc_d[7] E=$abc$32570$n1631 Q=lm32_cpu.instruction_unit.pc_x[7] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.pc_d[8] E=$abc$32570$n1631 Q=lm32_cpu.instruction_unit.pc_x[8] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.pc_d[9] E=$abc$32570$n1631 Q=lm32_cpu.instruction_unit.pc_x[9] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.pc_d[10] E=$abc$32570$n1631 Q=lm32_cpu.instruction_unit.pc_x[10] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.pc_d[11] E=$abc$32570$n1631 Q=lm32_cpu.instruction_unit.pc_x[11] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.pc_d[12] E=$abc$32570$n1631 Q=lm32_cpu.instruction_unit.pc_x[12] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.pc_d[13] E=$abc$32570$n1631 Q=lm32_cpu.instruction_unit.pc_x[13] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.pc_d[14] E=$abc$32570$n1631 Q=lm32_cpu.instruction_unit.pc_x[14] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.pc_d[15] E=$abc$32570$n1631 Q=lm32_cpu.instruction_unit.pc_x[15] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.pc_d[16] E=$abc$32570$n1631 Q=lm32_cpu.instruction_unit.pc_x[16] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.pc_d[17] E=$abc$32570$n1631 Q=lm32_cpu.instruction_unit.pc_x[17] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.pc_d[18] E=$abc$32570$n1631 Q=lm32_cpu.instruction_unit.pc_x[18] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.pc_d[19] E=$abc$32570$n1631 Q=lm32_cpu.instruction_unit.pc_x[19] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.pc_d[20] E=$abc$32570$n1631 Q=lm32_cpu.instruction_unit.pc_x[20] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.pc_d[21] E=$abc$32570$n1631 Q=lm32_cpu.instruction_unit.pc_x[21] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.pc_d[22] E=$abc$32570$n1631 Q=lm32_cpu.instruction_unit.pc_x[22] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.pc_d[23] E=$abc$32570$n1631 Q=lm32_cpu.instruction_unit.pc_x[23] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.pc_d[24] E=$abc$32570$n1631 Q=lm32_cpu.instruction_unit.pc_x[24] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.pc_d[25] E=$abc$32570$n1631 Q=lm32_cpu.instruction_unit.pc_x[25] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.pc_d[26] E=$abc$32570$n1631 Q=lm32_cpu.instruction_unit.pc_x[26] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.pc_d[27] E=$abc$32570$n1631 Q=lm32_cpu.instruction_unit.pc_x[27] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.pc_d[28] E=$abc$32570$n1631 Q=lm32_cpu.instruction_unit.pc_x[28] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.pc_d[29] E=$abc$32570$n1631 Q=lm32_cpu.instruction_unit.pc_x[29] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.pc_d[30] E=$abc$32570$n1631 Q=lm32_cpu.instruction_unit.pc_x[30] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.pc_d[31] E=$abc$32570$n1631 Q=lm32_cpu.instruction_unit.pc_x[31] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.pc_f[2] E=$abc$32570$n1433 Q=lm32_cpu.instruction_unit.pc_d[2] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.pc_f[3] E=$abc$32570$n1433 Q=lm32_cpu.instruction_unit.pc_d[3] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.pc_f[4] E=$abc$32570$n1433 Q=lm32_cpu.instruction_unit.pc_d[4] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.pc_f[5] E=$abc$32570$n1433 Q=lm32_cpu.instruction_unit.pc_d[5] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.pc_f[6] E=$abc$32570$n1433 Q=lm32_cpu.instruction_unit.pc_d[6] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.pc_f[7] E=$abc$32570$n1433 Q=lm32_cpu.instruction_unit.pc_d[7] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.pc_f[8] E=$abc$32570$n1433 Q=lm32_cpu.instruction_unit.pc_d[8] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.pc_f[9] E=$abc$32570$n1433 Q=lm32_cpu.instruction_unit.pc_d[9] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.pc_f[10] E=$abc$32570$n1433 Q=lm32_cpu.instruction_unit.pc_d[10] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.pc_f[11] E=$abc$32570$n1433 Q=lm32_cpu.instruction_unit.pc_d[11] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.pc_f[12] E=$abc$32570$n1433 Q=lm32_cpu.instruction_unit.pc_d[12] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.pc_f[13] E=$abc$32570$n1433 Q=lm32_cpu.instruction_unit.pc_d[13] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.pc_f[14] E=$abc$32570$n1433 Q=lm32_cpu.instruction_unit.pc_d[14] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.pc_f[15] E=$abc$32570$n1433 Q=lm32_cpu.instruction_unit.pc_d[15] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.pc_f[16] E=$abc$32570$n1433 Q=lm32_cpu.instruction_unit.pc_d[16] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.pc_f[17] E=$abc$32570$n1433 Q=lm32_cpu.instruction_unit.pc_d[17] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.pc_f[18] E=$abc$32570$n1433 Q=lm32_cpu.instruction_unit.pc_d[18] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.pc_f[19] E=$abc$32570$n1433 Q=lm32_cpu.instruction_unit.pc_d[19] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.pc_f[20] E=$abc$32570$n1433 Q=lm32_cpu.instruction_unit.pc_d[20] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.pc_f[21] E=$abc$32570$n1433 Q=lm32_cpu.instruction_unit.pc_d[21] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.pc_f[22] E=$abc$32570$n1433 Q=lm32_cpu.instruction_unit.pc_d[22] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.pc_f[23] E=$abc$32570$n1433 Q=lm32_cpu.instruction_unit.pc_d[23] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.pc_f[24] E=$abc$32570$n1433 Q=lm32_cpu.instruction_unit.pc_d[24] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.pc_f[25] E=$abc$32570$n1433 Q=lm32_cpu.instruction_unit.pc_d[25] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.pc_f[26] E=$abc$32570$n1433 Q=lm32_cpu.instruction_unit.pc_d[26] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.pc_f[27] E=$abc$32570$n1433 Q=lm32_cpu.instruction_unit.pc_d[27] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.pc_f[28] E=$abc$32570$n1433 Q=lm32_cpu.instruction_unit.pc_d[28] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.pc_f[29] E=$abc$32570$n1433 Q=lm32_cpu.instruction_unit.pc_d[29] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.pc_f[30] E=$abc$32570$n1433 Q=lm32_cpu.instruction_unit.pc_d[30] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.pc_f[31] E=$abc$32570$n1433 Q=lm32_cpu.instruction_unit.pc_d[31] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESS C=clk16 D=lm32_cpu.instruction_unit.pc_a[2] E=$abc$32570$n1433 Q=lm32_cpu.instruction_unit.pc_f[2] S=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESS C=clk16 D=lm32_cpu.instruction_unit.pc_a[3] E=$abc$32570$n1433 Q=lm32_cpu.instruction_unit.pc_f[3] S=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESS C=clk16 D=lm32_cpu.instruction_unit.pc_a[4] E=$abc$32570$n1433 Q=lm32_cpu.instruction_unit.pc_f[4] S=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESS C=clk16 D=lm32_cpu.instruction_unit.pc_a[5] E=$abc$32570$n1433 Q=lm32_cpu.instruction_unit.pc_f[5] S=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESS C=clk16 D=lm32_cpu.instruction_unit.pc_a[6] E=$abc$32570$n1433 Q=lm32_cpu.instruction_unit.pc_f[6] S=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESS C=clk16 D=lm32_cpu.instruction_unit.pc_a[7] E=$abc$32570$n1433 Q=lm32_cpu.instruction_unit.pc_f[7] S=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESS C=clk16 D=lm32_cpu.instruction_unit.pc_a[8] E=$abc$32570$n1433 Q=lm32_cpu.instruction_unit.pc_f[8] S=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESS C=clk16 D=lm32_cpu.instruction_unit.pc_a[9] E=$abc$32570$n1433 Q=lm32_cpu.instruction_unit.pc_f[9] S=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESS C=clk16 D=lm32_cpu.instruction_unit.pc_a[10] E=$abc$32570$n1433 Q=lm32_cpu.instruction_unit.pc_f[10] S=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESS C=clk16 D=lm32_cpu.instruction_unit.pc_a[11] E=$abc$32570$n1433 Q=lm32_cpu.instruction_unit.pc_f[11] S=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESS C=clk16 D=lm32_cpu.instruction_unit.pc_a[12] E=$abc$32570$n1433 Q=lm32_cpu.instruction_unit.pc_f[12] S=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESS C=clk16 D=lm32_cpu.instruction_unit.pc_a[13] E=$abc$32570$n1433 Q=lm32_cpu.instruction_unit.pc_f[13] S=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESS C=clk16 D=lm32_cpu.instruction_unit.pc_a[14] E=$abc$32570$n1433 Q=lm32_cpu.instruction_unit.pc_f[14] S=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESS C=clk16 D=lm32_cpu.instruction_unit.pc_a[15] E=$abc$32570$n1433 Q=lm32_cpu.instruction_unit.pc_f[15] S=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESS C=clk16 D=lm32_cpu.instruction_unit.pc_a[16] E=$abc$32570$n1433 Q=lm32_cpu.instruction_unit.pc_f[16] S=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESS C=clk16 D=lm32_cpu.instruction_unit.pc_a[17] E=$abc$32570$n1433 Q=lm32_cpu.instruction_unit.pc_f[17] S=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESS C=clk16 D=lm32_cpu.instruction_unit.pc_a[18] E=$abc$32570$n1433 Q=lm32_cpu.instruction_unit.pc_f[18] S=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESS C=clk16 D=lm32_cpu.instruction_unit.pc_a[19] E=$abc$32570$n1433 Q=lm32_cpu.instruction_unit.pc_f[19] S=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESS C=clk16 D=lm32_cpu.instruction_unit.pc_a[20] E=$abc$32570$n1433 Q=lm32_cpu.instruction_unit.pc_f[20] S=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESS C=clk16 D=lm32_cpu.instruction_unit.pc_a[21] E=$abc$32570$n1433 Q=lm32_cpu.instruction_unit.pc_f[21] S=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESS C=clk16 D=lm32_cpu.instruction_unit.pc_a[22] E=$abc$32570$n1433 Q=lm32_cpu.instruction_unit.pc_f[22] S=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESS C=clk16 D=lm32_cpu.instruction_unit.pc_a[23] E=$abc$32570$n1433 Q=lm32_cpu.instruction_unit.pc_f[23] S=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESS C=clk16 D=lm32_cpu.instruction_unit.pc_a[24] E=$abc$32570$n1433 Q=lm32_cpu.instruction_unit.pc_f[24] S=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESS C=clk16 D=lm32_cpu.instruction_unit.pc_a[25] E=$abc$32570$n1433 Q=lm32_cpu.instruction_unit.pc_f[25] S=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESS C=clk16 D=lm32_cpu.instruction_unit.pc_a[26] E=$abc$32570$n1433 Q=lm32_cpu.instruction_unit.pc_f[26] S=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESS C=clk16 D=lm32_cpu.instruction_unit.pc_a[27] E=$abc$32570$n1433 Q=lm32_cpu.instruction_unit.pc_f[27] S=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESS C=clk16 D=lm32_cpu.instruction_unit.pc_a[28] E=$abc$32570$n1433 Q=lm32_cpu.instruction_unit.pc_f[28] S=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESS C=clk16 D=lm32_cpu.instruction_unit.pc_a[29] E=$abc$32570$n1433 Q=lm32_cpu.instruction_unit.pc_f[29] S=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESS C=clk16 D=lm32_cpu.instruction_unit.pc_a[30] E=$abc$32570$n1433 Q=lm32_cpu.instruction_unit.pc_f[30] S=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESS C=clk16 D=lm32_cpu.instruction_unit.pc_a[31] E=$abc$32570$n1433 Q=lm32_cpu.instruction_unit.pc_f[31] S=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFE C=clk16 D=$false E=$abc$32570$n1433 Q=lm32_cpu.instruction_unit.bus_error_f
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.i_dat_i[0] E=$abc$32570$n1686 Q=lm32_cpu.instruction_unit.wb_data_f[0] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.i_dat_i[1] E=$abc$32570$n1686 Q=lm32_cpu.instruction_unit.wb_data_f[1] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.i_dat_i[2] E=$abc$32570$n1686 Q=lm32_cpu.instruction_unit.wb_data_f[2] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.i_dat_i[3] E=$abc$32570$n1686 Q=lm32_cpu.instruction_unit.wb_data_f[3] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.i_dat_i[4] E=$abc$32570$n1686 Q=lm32_cpu.instruction_unit.wb_data_f[4] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.i_dat_i[5] E=$abc$32570$n1686 Q=lm32_cpu.instruction_unit.wb_data_f[5] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.i_dat_i[6] E=$abc$32570$n1686 Q=lm32_cpu.instruction_unit.wb_data_f[6] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.i_dat_i[7] E=$abc$32570$n1686 Q=lm32_cpu.instruction_unit.wb_data_f[7] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.i_dat_i[8] E=$abc$32570$n1686 Q=lm32_cpu.instruction_unit.wb_data_f[8] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.i_dat_i[9] E=$abc$32570$n1686 Q=lm32_cpu.instruction_unit.wb_data_f[9] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.i_dat_i[10] E=$abc$32570$n1686 Q=lm32_cpu.instruction_unit.wb_data_f[10] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.i_dat_i[11] E=$abc$32570$n1686 Q=lm32_cpu.instruction_unit.wb_data_f[11] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.i_dat_i[12] E=$abc$32570$n1686 Q=lm32_cpu.instruction_unit.wb_data_f[12] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.i_dat_i[13] E=$abc$32570$n1686 Q=lm32_cpu.instruction_unit.wb_data_f[13] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.i_dat_i[14] E=$abc$32570$n1686 Q=lm32_cpu.instruction_unit.wb_data_f[14] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.i_dat_i[15] E=$abc$32570$n1686 Q=lm32_cpu.instruction_unit.wb_data_f[15] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.i_dat_i[16] E=$abc$32570$n1686 Q=lm32_cpu.instruction_unit.wb_data_f[16] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.i_dat_i[17] E=$abc$32570$n1686 Q=lm32_cpu.instruction_unit.wb_data_f[17] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.i_dat_i[18] E=$abc$32570$n1686 Q=lm32_cpu.instruction_unit.wb_data_f[18] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.i_dat_i[19] E=$abc$32570$n1686 Q=lm32_cpu.instruction_unit.wb_data_f[19] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.i_dat_i[20] E=$abc$32570$n1686 Q=lm32_cpu.instruction_unit.wb_data_f[20] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.i_dat_i[21] E=$abc$32570$n1686 Q=lm32_cpu.instruction_unit.wb_data_f[21] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.i_dat_i[22] E=$abc$32570$n1686 Q=lm32_cpu.instruction_unit.wb_data_f[22] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.i_dat_i[23] E=$abc$32570$n1686 Q=lm32_cpu.instruction_unit.wb_data_f[23] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.i_dat_i[24] E=$abc$32570$n1686 Q=lm32_cpu.instruction_unit.wb_data_f[24] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.i_dat_i[25] E=$abc$32570$n1686 Q=lm32_cpu.instruction_unit.wb_data_f[25] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.i_dat_i[26] E=$abc$32570$n1686 Q=lm32_cpu.instruction_unit.wb_data_f[26] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.i_dat_i[27] E=$abc$32570$n1686 Q=lm32_cpu.instruction_unit.wb_data_f[27] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.i_dat_i[28] E=$abc$32570$n1686 Q=lm32_cpu.instruction_unit.wb_data_f[28] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.i_dat_i[29] E=$abc$32570$n1686 Q=lm32_cpu.instruction_unit.wb_data_f[29] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.i_dat_i[30] E=$abc$32570$n1686 Q=lm32_cpu.instruction_unit.wb_data_f[30] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.i_dat_i[31] E=$abc$32570$n1686 Q=lm32_cpu.instruction_unit.wb_data_f[31] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=$abc$32570$n3468 E=$abc$32570$n1688 Q=lm32_cpu.instruction_unit.i_stb_o R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFSR C=clk16 D=$abc$32570$n4961 Q=lm32_cpu.instruction_unit.i_cyc_o R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.pc_a[2] E=$abc$32570$n1433 Q=lm32_cpu.instruction_unit.i_adr_o[2] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.pc_a[3] E=$abc$32570$n1433 Q=lm32_cpu.instruction_unit.i_adr_o[3] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.pc_a[4] E=$abc$32570$n1433 Q=lm32_cpu.instruction_unit.i_adr_o[4] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.pc_a[5] E=$abc$32570$n1433 Q=lm32_cpu.instruction_unit.i_adr_o[5] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.pc_a[6] E=$abc$32570$n1433 Q=lm32_cpu.instruction_unit.i_adr_o[6] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.pc_a[7] E=$abc$32570$n1433 Q=lm32_cpu.instruction_unit.i_adr_o[7] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.pc_a[8] E=$abc$32570$n1433 Q=lm32_cpu.instruction_unit.i_adr_o[8] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.pc_a[9] E=$abc$32570$n1433 Q=lm32_cpu.instruction_unit.i_adr_o[9] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.pc_a[10] E=$abc$32570$n1433 Q=lm32_cpu.instruction_unit.i_adr_o[10] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.pc_a[11] E=$abc$32570$n1433 Q=lm32_cpu.instruction_unit.i_adr_o[11] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.pc_a[12] E=$abc$32570$n1433 Q=lm32_cpu.instruction_unit.i_adr_o[12] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.pc_a[13] E=$abc$32570$n1433 Q=lm32_cpu.instruction_unit.i_adr_o[13] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.pc_a[14] E=$abc$32570$n1433 Q=lm32_cpu.instruction_unit.i_adr_o[14] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.pc_a[15] E=$abc$32570$n1433 Q=lm32_cpu.instruction_unit.i_adr_o[15] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.pc_a[28] E=$abc$32570$n1433 Q=lm32_cpu.instruction_unit.i_adr_o[28] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.pc_a[29] E=$abc$32570$n1433 Q=lm32_cpu.instruction_unit.i_adr_o[29] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.pc_a[30] E=$abc$32570$n1433 Q=lm32_cpu.instruction_unit.i_adr_o[30] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.wb_data_f[0] E=$abc$32570$n1433 Q=lm32_cpu.instruction_unit.instruction_d[0] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.wb_data_f[1] E=$abc$32570$n1433 Q=lm32_cpu.instruction_unit.instruction_d[1] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.wb_data_f[2] E=$abc$32570$n1433 Q=lm32_cpu.instruction_unit.instruction_d[2] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.wb_data_f[3] E=$abc$32570$n1433 Q=lm32_cpu.instruction_unit.instruction_d[3] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.wb_data_f[4] E=$abc$32570$n1433 Q=lm32_cpu.instruction_unit.instruction_d[4] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.wb_data_f[5] E=$abc$32570$n1433 Q=lm32_cpu.instruction_unit.instruction_d[5] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.wb_data_f[6] E=$abc$32570$n1433 Q=lm32_cpu.instruction_unit.instruction_d[6] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.wb_data_f[7] E=$abc$32570$n1433 Q=lm32_cpu.instruction_unit.instruction_d[7] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.wb_data_f[8] E=$abc$32570$n1433 Q=lm32_cpu.instruction_unit.instruction_d[8] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.wb_data_f[9] E=$abc$32570$n1433 Q=lm32_cpu.instruction_unit.instruction_d[9] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.wb_data_f[10] E=$abc$32570$n1433 Q=lm32_cpu.instruction_unit.instruction_d[10] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.wb_data_f[11] E=$abc$32570$n1433 Q=lm32_cpu.instruction_unit.instruction_d[11] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.wb_data_f[12] E=$abc$32570$n1433 Q=lm32_cpu.instruction_unit.instruction_d[12] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.wb_data_f[13] E=$abc$32570$n1433 Q=lm32_cpu.instruction_unit.instruction_d[13] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.wb_data_f[14] E=$abc$32570$n1433 Q=lm32_cpu.instruction_unit.instruction_d[14] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.wb_data_f[15] E=$abc$32570$n1433 Q=lm32_cpu.instruction_unit.instruction_d[15] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFSR C=clk16 D=$abc$32570$n4962 Q=lm32_cpu.instruction_unit.instruction_d[16] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFSR C=clk16 D=$abc$32570$n4964 Q=lm32_cpu.instruction_unit.instruction_d[17] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFSR C=clk16 D=$abc$32570$n4966 Q=lm32_cpu.instruction_unit.instruction_d[18] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFSR C=clk16 D=$abc$32570$n4968 Q=lm32_cpu.instruction_unit.instruction_d[19] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFSR C=clk16 D=$abc$32570$n4970 Q=lm32_cpu.instruction_unit.instruction_d[20] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFSR C=clk16 D=$abc$32570$n4972 Q=lm32_cpu.instruction_unit.instruction_d[21] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFSR C=clk16 D=$abc$32570$n4974 Q=lm32_cpu.instruction_unit.instruction_d[22] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFSR C=clk16 D=$abc$32570$n4976 Q=lm32_cpu.instruction_unit.instruction_d[23] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFSR C=clk16 D=$abc$32570$n4978 Q=lm32_cpu.instruction_unit.instruction_d[24] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFSR C=clk16 D=$abc$32570$n4980 Q=lm32_cpu.instruction_unit.instruction_d[25] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.wb_data_f[26] E=$abc$32570$n1433 Q=lm32_cpu.instruction_unit.instruction_d[26] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.wb_data_f[27] E=$abc$32570$n1433 Q=lm32_cpu.instruction_unit.instruction_d[27] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.wb_data_f[28] E=$abc$32570$n1433 Q=lm32_cpu.decoder.sign_extend R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.wb_data_f[29] E=$abc$32570$n1433 Q=lm32_cpu.instruction_unit.instruction_d[29] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.wb_data_f[30] E=$abc$32570$n1433 Q=lm32_cpu.instruction_unit.instruction_d[30] R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.wb_data_f[31] E=$abc$32570$n1433 Q=lm32_cpu.decoder.select_call_immediate R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFESR C=clk16 D=lm32_cpu.instruction_unit.bus_error_f E=$abc$32570$n1433 Q=lm32_cpu.instruction_unit.bus_error_d R=lm32_cpu.instruction_unit.rst_i
.attr src "top.v:810"
.gate SB_DFFSR C=clk16 D=lm32_cpu.load_store_unit.d_dat_o[0] Q=$abc$32570$n4181 R=$abc$32570$n81
.gate SB_DFFSR C=clk16 D=lm32_cpu.load_store_unit.d_dat_o[1] Q=$abc$32570$n4184 R=$abc$32570$n81
.gate SB_DFFSR C=clk16 D=lm32_cpu.load_store_unit.d_dat_o[2] Q=$abc$32570$n4187 R=$abc$32570$n81
.gate SB_DFFSR C=clk16 D=lm32_cpu.load_store_unit.d_dat_o[3] Q=$abc$32570$n4190 R=$abc$32570$n81
.gate SB_RAM40_4K MASK[0]=$abc$32570$n5205 MASK[1]=$abc$32570$n5205 MASK[2]=$abc$32570$n5205 MASK[3]=$abc$32570$n5205 MASK[4]=$abc$32570$n5205 MASK[5]=$abc$32570$n5205 MASK[6]=$abc$32570$n5205 MASK[7]=$abc$32570$n5205 MASK[8]=$abc$32570$n5205 MASK[9]=$abc$32570$n5205 MASK[10]=$abc$32570$n5205 MASK[11]=$abc$32570$n5205 MASK[12]=$abc$32570$n5205 MASK[13]=$abc$32570$n5205 MASK[14]=$abc$32570$n5205 MASK[15]=$abc$32570$n5205 RADDR[0]=$abc$32570$n4963 RADDR[1]=$abc$32570$n4965 RADDR[2]=$abc$32570$n4967 RADDR[3]=$abc$32570$n4969 RADDR[4]=$abc$32570$n4971 RADDR[5]=$false RADDR[6]=$false RADDR[7]=$false RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=clk16 RCLKE=$true RDATA[0]=$abc$32570$n3371 RDATA[1]=$abc$32570$n3374 RDATA[2]=$abc$32570$n3866 RDATA[3]=$abc$32570$n3363 RDATA[4]=$abc$32570$n3873 RDATA[5]=$abc$32570$n3871 RDATA[6]=$abc$32570$n3858 RDATA[7]=$abc$32570$n3855 RDATA[8]=$abc$32570$n3851 RDATA[9]=$abc$32570$n3849 RDATA[10]=$abc$32570$n3844 RDATA[11]=$abc$32570$n3841 RDATA[12]=$abc$32570$n3839 RDATA[13]=$abc$32570$n3837 RDATA[14]=$abc$32570$n3393 RDATA[15]=$abc$32570$n3390 RE=$true WADDR[0]=lm32_cpu.write_idx_w[0] WADDR[1]=lm32_cpu.write_idx_w[1] WADDR[2]=lm32_cpu.write_idx_w[2] WADDR[3]=lm32_cpu.write_idx_w[3] WADDR[4]=lm32_cpu.write_idx_w[4] WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=clk16 WCLKE=lm32_cpu.write_enable_q_w WDATA[0]=lm32_cpu.w_result[0] WDATA[1]=lm32_cpu.w_result[1] WDATA[2]=lm32_cpu.w_result[2] WDATA[3]=lm32_cpu.w_result[3] WDATA[4]=lm32_cpu.w_result[4] WDATA[5]=lm32_cpu.w_result[5] WDATA[6]=lm32_cpu.w_result[6] WDATA[7]=lm32_cpu.w_result[7] WDATA[8]=lm32_cpu.w_result[8] WDATA[9]=lm32_cpu.w_result[9] WDATA[10]=lm32_cpu.w_result[10] WDATA[11]=lm32_cpu.w_result[11] WDATA[12]=lm32_cpu.w_result[12] WDATA[13]=lm32_cpu.w_result[13] WDATA[14]=lm32_cpu.w_result[14] WDATA[15]=lm32_cpu.w_result[15] WE=$true
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 00000000000000000000000000000000
.param WRITE_MODE 00000000000000000000000000000000
.gate SB_RAM40_4K MASK[0]=$abc$32570$n5205 MASK[1]=$abc$32570$n5205 MASK[2]=$abc$32570$n5205 MASK[3]=$abc$32570$n5205 MASK[4]=$abc$32570$n5205 MASK[5]=$abc$32570$n5205 MASK[6]=$abc$32570$n5205 MASK[7]=$abc$32570$n5205 MASK[8]=$abc$32570$n5205 MASK[9]=$abc$32570$n5205 MASK[10]=$abc$32570$n5205 MASK[11]=$abc$32570$n5205 MASK[12]=$abc$32570$n5205 MASK[13]=$abc$32570$n5205 MASK[14]=$abc$32570$n5205 MASK[15]=$abc$32570$n5205 RADDR[0]=$abc$32570$n4973 RADDR[1]=$abc$32570$n4975 RADDR[2]=$abc$32570$n4977 RADDR[3]=$abc$32570$n4979 RADDR[4]=$abc$32570$n4981 RADDR[5]=$false RADDR[6]=$false RADDR[7]=$false RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=clk16 RCLKE=$true RDATA[0]=$abc$32570$n3410 RDATA[1]=$abc$32570$n3412 RDATA[2]=$abc$32570$n3366 RDATA[3]=$abc$32570$n3369 RDATA[4]=$abc$32570$n3437 RDATA[5]=$abc$32570$n3861 RDATA[6]=$abc$32570$n3864 RDATA[7]=$abc$32570$n5003 RDATA[8]=$abc$32570$n2989 RDATA[9]=$abc$32570$n3440 RDATA[10]=$abc$32570$n3853 RDATA[11]=$abc$32570$n3847 RDATA[12]=$abc$32570$n2822 RDATA[13]=$abc$32570$n2986 RDATA[14]=$abc$32570$n4761 RDATA[15]=$abc$32570$n3396 RE=$true WADDR[0]=lm32_cpu.write_idx_w[0] WADDR[1]=lm32_cpu.write_idx_w[1] WADDR[2]=lm32_cpu.write_idx_w[2] WADDR[3]=lm32_cpu.write_idx_w[3] WADDR[4]=lm32_cpu.write_idx_w[4] WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=clk16 WCLKE=lm32_cpu.write_enable_q_w WDATA[0]=lm32_cpu.w_result[0] WDATA[1]=lm32_cpu.w_result[1] WDATA[2]=lm32_cpu.w_result[2] WDATA[3]=lm32_cpu.w_result[3] WDATA[4]=lm32_cpu.w_result[4] WDATA[5]=lm32_cpu.w_result[5] WDATA[6]=lm32_cpu.w_result[6] WDATA[7]=lm32_cpu.w_result[7] WDATA[8]=lm32_cpu.w_result[8] WDATA[9]=lm32_cpu.w_result[9] WDATA[10]=lm32_cpu.w_result[10] WDATA[11]=lm32_cpu.w_result[11] WDATA[12]=lm32_cpu.w_result[12] WDATA[13]=lm32_cpu.w_result[13] WDATA[14]=lm32_cpu.w_result[14] WDATA[15]=lm32_cpu.w_result[15] WE=$true
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 00000000000000000000000000000000
.param WRITE_MODE 00000000000000000000000000000000
.gate SB_RAM40_4K MASK[0]=$abc$32570$n5205 MASK[1]=$abc$32570$n5205 MASK[2]=$abc$32570$n5205 MASK[3]=$abc$32570$n5205 MASK[4]=$abc$32570$n5205 MASK[5]=$abc$32570$n5205 MASK[6]=$abc$32570$n5205 MASK[7]=$abc$32570$n5205 MASK[8]=$abc$32570$n5205 MASK[9]=$abc$32570$n5205 MASK[10]=$abc$32570$n5205 MASK[11]=$abc$32570$n5205 MASK[12]=$abc$32570$n5205 MASK[13]=$abc$32570$n5205 MASK[14]=$abc$32570$n5205 MASK[15]=$abc$32570$n5205 RADDR[0]=$abc$32570$n4963 RADDR[1]=$abc$32570$n4965 RADDR[2]=$abc$32570$n4967 RADDR[3]=$abc$32570$n4969 RADDR[4]=$abc$32570$n4971 RADDR[5]=$false RADDR[6]=$false RADDR[7]=$false RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=clk16 RCLKE=$true RDATA[0]=$abc$32570$n4226 RDATA[1]=$abc$32570$n3429 RDATA[2]=$abc$32570$n3426 RDATA[3]=$abc$32570$n3423 RDATA[4]=$abc$32570$n3420 RDATA[5]=$abc$32570$n3417 RDATA[6]=$abc$32570$n3414 RDATA[7]=$abc$32570$n5001 RDATA[8]=$abc$32570$n4778 RDATA[9]=$abc$32570$n4776 RDATA[10]=$abc$32570$n4774 RDATA[11]=$abc$32570$n4772 RDATA[12]=$abc$32570$n4767 RDATA[13]=$abc$32570$n4765 RDATA[14]=$abc$32570$n3868 RDATA[15]=$abc$32570$n2878 RE=$true WADDR[0]=lm32_cpu.write_idx_w[0] WADDR[1]=lm32_cpu.write_idx_w[1] WADDR[2]=lm32_cpu.write_idx_w[2] WADDR[3]=lm32_cpu.write_idx_w[3] WADDR[4]=lm32_cpu.write_idx_w[4] WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=clk16 WCLKE=lm32_cpu.write_enable_q_w WDATA[0]=lm32_cpu.w_result[16] WDATA[1]=lm32_cpu.w_result[17] WDATA[2]=lm32_cpu.w_result[18] WDATA[3]=lm32_cpu.w_result[19] WDATA[4]=lm32_cpu.w_result[20] WDATA[5]=lm32_cpu.w_result[21] WDATA[6]=lm32_cpu.w_result[22] WDATA[7]=lm32_cpu.w_result[23] WDATA[8]=lm32_cpu.w_result[24] WDATA[9]=lm32_cpu.w_result[25] WDATA[10]=lm32_cpu.w_result[26] WDATA[11]=lm32_cpu.w_result[27] WDATA[12]=lm32_cpu.w_result[28] WDATA[13]=lm32_cpu.w_result[29] WDATA[14]=lm32_cpu.w_result[30] WDATA[15]=lm32_cpu.w_result[31] WE=$true
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 00000000000000000000000000000000
.param WRITE_MODE 00000000000000000000000000000000
.gate SB_RAM40_4K MASK[0]=$abc$32570$n5205 MASK[1]=$abc$32570$n5205 MASK[2]=$abc$32570$n5205 MASK[3]=$abc$32570$n5205 MASK[4]=$abc$32570$n5205 MASK[5]=$abc$32570$n5205 MASK[6]=$abc$32570$n5205 MASK[7]=$abc$32570$n5205 MASK[8]=$abc$32570$n5205 MASK[9]=$abc$32570$n5205 MASK[10]=$abc$32570$n5205 MASK[11]=$abc$32570$n5205 MASK[12]=$abc$32570$n5205 MASK[13]=$abc$32570$n5205 MASK[14]=$abc$32570$n5205 MASK[15]=$abc$32570$n5205 RADDR[0]=$abc$32570$n4973 RADDR[1]=$abc$32570$n4975 RADDR[2]=$abc$32570$n4977 RADDR[3]=$abc$32570$n4979 RADDR[4]=$abc$32570$n4981 RADDR[5]=$false RADDR[6]=$false RADDR[7]=$false RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=clk16 RCLKE=$true RDATA[0]=$abc$32570$n5117 RDATA[1]=$abc$32570$n2332 RDATA[2]=$abc$32570$n5116 RDATA[3]=$abc$32570$n5115 RDATA[4]=$abc$32570$n5114 RDATA[5]=$abc$32570$n5113 RDATA[6]=$abc$32570$n5112 RDATA[7]=$abc$32570$n5111 RDATA[8]=$abc$32570$n5110 RDATA[9]=$abc$32570$n5109 RDATA[10]=$abc$32570$n5108 RDATA[11]=$abc$32570$n5107 RDATA[12]=$abc$32570$n5106 RDATA[13]=$abc$32570$n5006 RDATA[14]=$abc$32570$n5005 RDATA[15]=$abc$32570$n5004 RE=$true WADDR[0]=lm32_cpu.write_idx_w[0] WADDR[1]=lm32_cpu.write_idx_w[1] WADDR[2]=lm32_cpu.write_idx_w[2] WADDR[3]=lm32_cpu.write_idx_w[3] WADDR[4]=lm32_cpu.write_idx_w[4] WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=clk16 WCLKE=lm32_cpu.write_enable_q_w WDATA[0]=lm32_cpu.w_result[16] WDATA[1]=lm32_cpu.w_result[17] WDATA[2]=lm32_cpu.w_result[18] WDATA[3]=lm32_cpu.w_result[19] WDATA[4]=lm32_cpu.w_result[20] WDATA[5]=lm32_cpu.w_result[21] WDATA[6]=lm32_cpu.w_result[22] WDATA[7]=lm32_cpu.w_result[23] WDATA[8]=lm32_cpu.w_result[24] WDATA[9]=lm32_cpu.w_result[25] WDATA[10]=lm32_cpu.w_result[26] WDATA[11]=lm32_cpu.w_result[27] WDATA[12]=lm32_cpu.w_result[28] WDATA[13]=lm32_cpu.w_result[29] WDATA[14]=lm32_cpu.w_result[30] WDATA[15]=lm32_cpu.w_result[31] WE=$true
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 00000000000000000000000000000000
.param WRITE_MODE 00000000000000000000000000000000
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=bus_wishbone_adr[0] RADDR[1]=bus_wishbone_adr[1] RADDR[2]=bus_wishbone_adr[2] RADDR[3]=bus_wishbone_adr[3] RADDR[4]=bus_wishbone_adr[4] RADDR[5]=bus_wishbone_adr[5] RADDR[6]=bus_wishbone_adr[6] RADDR[7]=bus_wishbone_adr[7] RADDR[8]=bus_wishbone_adr[8] RADDR[9]=bus_wishbone_adr[9] RADDR[10]=bus_wishbone_adr[10] RCLK=clk16 RCLKE=$true RDATA[0]=$techmap3859\mem.0.0.0.A1DATA_16[0] RDATA[1]=$techmap3859\mem.0.0.0.A1DATA_16[1] RDATA[2]=$techmap3859\mem.0.0.0.A1DATA_16[2] RDATA[3]=rom_bus_dat_r[0] RDATA[4]=$techmap3859\mem.0.0.0.A1DATA_16[4] RDATA[5]=$techmap3859\mem.0.0.0.A1DATA_16[5] RDATA[6]=$techmap3859\mem.0.0.0.A1DATA_16[6] RDATA[7]=$techmap3859\mem.0.0.0.A1DATA_16[7] RDATA[8]=$techmap3859\mem.0.0.0.A1DATA_16[8] RDATA[9]=$techmap3859\mem.0.0.0.A1DATA_16[9] RDATA[10]=$techmap3859\mem.0.0.0.A1DATA_16[10] RDATA[11]=rom_bus_dat_r[1] RDATA[12]=$techmap3859\mem.0.0.0.A1DATA_16[12] RDATA[13]=$techmap3859\mem.0.0.0.A1DATA_16[13] RDATA[14]=$techmap3859\mem.0.0.0.A1DATA_16[14] RDATA[15]=$techmap3859\mem.0.0.0.A1DATA_16[15] RE=$true WADDR[0]=$false WADDR[1]=$false WADDR[2]=$false WADDR[3]=$false WADDR[4]=$false WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=$false WCLKE=$false WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=$false WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=$false WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.param INIT_0 x0001000x0001000x1100010x1000000x0001010x0001010x1000100x0100000x1010000x0000000x0000000x0000000x0100010x1100010x0101000x0001010x0000000x1000000x0100000x0100010x1001011x1000001x1100000x0101000x0000000x0101000x1001000x1001000x0000000x1001010x0000000x0000000
.param INIT_1 x0001010x0101010x0001000x1001000x0000100x0100000x0000100x0100000x0100100x0101100x0000010x0000010x1100000x1100010x0100010x0000010x0000000x0100010x0101000x0001000x0000100x0101100x0000000x0000000x0001010x0100010x0000000x0001010x1010000x1000000x1000100x1000000
.param INIT_2 x0010100x0010110x0100000x0110010x0000010x0010010x0010000x0100100x0010000x0011000x0001110x0001010x0000100x0001100x0000000x0000010x1100000x0100000x0000000x0000000x1000010x1100000x1000000x0001000x0101000x0100000x1010010x1001010x0000000x1100010x1001000x0100000
.param INIT_3 x1000100x0100000x1100000x1100000x0000010x0000000x0100000x1100110x0000000x0000100x0000000x0001110x0000100x0001000x0100000x0100000x0001000x0000000x0000100x0001100x0100000x0000000x0000000x0000000x0001010x0001010x0100000x0100000x0101001x0000000x0100000x0110000
.param INIT_4 x0000000x0000010x0100010x0000110x1000000x1000000x0000000x0000110x0100000x1000000x1000000x1000001x0000000x0000001x0000010x0100010x0001100x0001010x0001010x0000010x0101100x0001010x0000000x0000110x0000000x0000010x0000110x0000110x0010000x0100000x0000100x0000100
.param INIT_5 x1110000x1100000x1000000x1000000x0100000x1000000x0000110x0000100x1000100x1000000x1000000x1000100x1100000x0100010x0010110x0000110x0010000x1010000x0000110x0010110x0001110x1001010x0000000x0000010x0110010x0110010x0010000x0010110x0000100x0000000x0010000x0000010
.param INIT_6 x1101000x1001110x0100101x0000101x0010010x0010010x0100100x0000100x0000110x0000010x0000100x0000000x1010000x0010000x0100100x0010100x0000000x0000000x1001000x0101000x0101000x1000100x0000100x1000100x0000000x1000000x0000000x1000010x0010000x0110010x0100010x0100010
.param INIT_7 x0100000x0000000x0001000x0001000x0101000x0101100x0000010x0010110x0110000x0110100x0000000x0100000x0000000x0100000x0000000x0010000x0100000x0100000x0100000x0100000x0000100x0000100x0000000x0000000x0000010x0000100x0101000x0000000x0100000x0000011x0101110x0101010
.param INIT_8 x0100000x0000010x1100000x0100000x1000000x0001000x1000000x0000010x1000000x0001000x1100000x0001000x1000000x0100000x1010000x0010000x1000010x1010000x1000000x1100000x0000000x0100000x1000000x0000000x1000000x0001000x0000010x0000000x0000000x0000110x0110100x0100010
.param INIT_9 x0000000x0000000x0100000x0000000x0100000x0100000x0100011x0000000x0110000x0110010x0000001x0010000x0000001x0100010x1010000x0010000x1100000x0000000x1000000x0000000x1000000x0000000x1100000x0000010x1000100x0100001x1000000x0000000x1100000x1000000x1000000x1100110
.param INIT_A x0011000x1011011x0000000x1000110x0000101x1000001x0100011x1000011x0010100x1000010x0000100x1000000x0000011x0000001x0000100x0000000x0010100x0010110x0000010x0000000x0010000x0010000x0000000x0000010x0010010x0010010x0010000x0010011x0100001x0000001x0000000x0100001
.param INIT_B x0000010x0000000x0100000x0100101x0000110x0000100x0000110x0000100x0000000x0000000x0000011x0000001x0000100x0100000x0000011x0100101x1001100x0001100x1100000x0000011x1000001x0100101x1100101x0000101x1000000x0100000x1101010x0101011x0000100x0100000x0000010x0000000
.param INIT_C x0000110x0000100x0000010x1000100x0000010x1101011x0000011x1000001x0101010x1001100x0100010x1000000x0001010x0100010x0000100x0101100x0001100x0001000x0000100x0001101x0000000x0000010x0000100x0000100x0100010x0100000x0000010x0000000x0000100x0000100x0000110x0000100
.param INIT_D x0000010x0001100x0000010x0000010x0000001x0000100x0000010x0000010x0000100x0000000x0000000x0001001x1001000x0000000x1000100x0000100x0000000x0000000x1000000x0000001x1000000x0000010x1000011x0100001x1100000x0100010x1110000x0110101x1000000x0000001x0110000x1110010
.param INIT_E x0100110x0000100x0000010x0101110x0001010x0000010x0000100x0100000x0000000x0000100x0000000x0000000x0000010x0100010x0100101x0100110x0000011x0000001x0100111x0000101x0000011x0000000x0000000x0100000x0000000x0001010x0111010x0010000x0000000x0000000x0000000x0000000
.param INIT_F xx000010xx000000xx110100xx011100xx001000xx000100xx010000xx010000xx000100xx000101xx000010xx000100xx000010xx000010x0100000x0000000x0100111x0000101x0100100x0100000x0000001x0000010x0000100x0000000x0100000x0100100x0100000x0101000x0101110x0000010x0001001x0100000
.param READ_MODE 00000000000000000000000000000011
.param WRITE_MODE 00000000000000000000000000000011
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=bus_wishbone_adr[0] RADDR[1]=bus_wishbone_adr[1] RADDR[2]=bus_wishbone_adr[2] RADDR[3]=bus_wishbone_adr[3] RADDR[4]=bus_wishbone_adr[4] RADDR[5]=bus_wishbone_adr[5] RADDR[6]=bus_wishbone_adr[6] RADDR[7]=bus_wishbone_adr[7] RADDR[8]=bus_wishbone_adr[8] RADDR[9]=bus_wishbone_adr[9] RADDR[10]=bus_wishbone_adr[10] RCLK=clk16 RCLKE=$true RDATA[0]=$techmap3857\mem.1.0.0.A1DATA_16[0] RDATA[1]=$techmap3857\mem.1.0.0.A1DATA_16[1] RDATA[2]=$techmap3857\mem.1.0.0.A1DATA_16[2] RDATA[3]=rom_bus_dat_r[2] RDATA[4]=$techmap3857\mem.1.0.0.A1DATA_16[4] RDATA[5]=$techmap3857\mem.1.0.0.A1DATA_16[5] RDATA[6]=$techmap3857\mem.1.0.0.A1DATA_16[6] RDATA[7]=$techmap3857\mem.1.0.0.A1DATA_16[7] RDATA[8]=$techmap3857\mem.1.0.0.A1DATA_16[8] RDATA[9]=$techmap3857\mem.1.0.0.A1DATA_16[9] RDATA[10]=$techmap3857\mem.1.0.0.A1DATA_16[10] RDATA[11]=rom_bus_dat_r[3] RDATA[12]=$techmap3857\mem.1.0.0.A1DATA_16[12] RDATA[13]=$techmap3857\mem.1.0.0.A1DATA_16[13] RDATA[14]=$techmap3857\mem.1.0.0.A1DATA_16[14] RDATA[15]=$techmap3857\mem.1.0.0.A1DATA_16[15] RE=$true WADDR[0]=$false WADDR[1]=$false WADDR[2]=$false WADDR[3]=$false WADDR[4]=$false WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=$false WCLKE=$false WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=$false WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=$false WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.param INIT_0 x0001000x0001000x1000000x1100010x0001010x0101010x0010000x1110000x0001000x0010000x1000000x0000000x1110000x0110010x0101000x1101100x1000110x1000010x0000100x0010100x0010001x0000010x1110000x0000110x0000100x0100000x1010100x1000100x0010010x0000100x0100000x1110000
.param INIT_1 x0111000x0010110x0011000x0001000x0000000x0110100x0100000x0100100x0010110x0101110x1010010x1010010x1110000x1110000x1100010x1110010x0010100x0110000x0100000x0100000x0010000x0000000x0010000x0000000x0000010x0010000x0000000x0001000x0000000x0010010x0000100x0100110
.param INIT_2 x0010110x0010000x0000000x1100000x1000000x0010100x1000000x1100000x0011000x0110000x0001010x1001110x0000100x1000100x0000000x0000000x0100000x0010000x0110100x0010100x1100110x1101000x0000100x0111100x0100000x0111000x0000010x0000110x0000100x1010000x1000100x0000100
.param INIT_3 x1000000x1001000x1000000x1101000x1001000x1010010x1101000x0101000x0000000x0000010x0010000x0001110x1000100x0010000x1000000x1000000x0000000x0100000x0000000x1001100x1000000x0000000x1000000x1000000x0101011x0001000x0100001x1100000x1100001x0001000x1100000x1000000
.param INIT_4 x0001000x0001000x0001001x0001001x1100001x1001000x0000000x0001001x0110001x0000100x0101001x0000101x1111011x0010011x0100010x0101011x0101000x0001000x0010010x0000011x0001000x0101000x0000110x0100010x0000100x0011000x0001100x0000100x0011001x0000001x0000000x0000000
.param INIT_5 x0101000x1101001x0000100x0000000x1100001x0000001x0000001x1000010x0100000x0101001x0001000x1000100x1100101x1100001x0100101x0010100x0011000x1111001x0000000x1001010x0001011x1001010x0001000x0001001x0111010x0100010x0010001x0011001x0100101x0100100x0001010x0100011
.param INIT_6 x1101101x1111011x0100100x0110101x0000010x0000011x0100000x0101000x0001000x0001000x0100000x0100100x1010000x1010000x0001001x1000010x0000010x0101101x1001010x0001010x1000001x0100011x0000001x0000000x1100000x0100101x0011010x1011010x1011001x1010001x0100001x0001000
.param INIT_7 x1000001x0101000x0001000x0101100x1001001x0001000x1101000x0111100x1110101x1010101x0100000x1000000x0101000x0101101x1001110x1110110x0100010x0001001x0000011x0000011x0100100x0000010x0010000x1011000x0000000x1001001x0000000x1100001x0100010x0000111x0001010x0001011
.param INIT_8 x0000101x0000000x1110001x0110101x0110010x1000010x0000000x0000001x1001001x1000010x1101001x0100011x0000000x1000000x0110000x0010001x0000011x1000000x0000000x0000100x0000000x0100001x1000000x1101001x0000000x0000101x1000010x1010100x0101001x1001001x0111010x1100010
.param INIT_9 x1000100x0000000x1001000x0010001x1000000x0000000x1000001x0000100x1111111x0111001x1000101x0000101x0001001x0000000x1010100x0010100x0000000x1001000x0001000x0001100x1000001x1100000x1100010x0000000x0000100x1000000x0000000x0001000x0000000x1000000x0000000x0100011
.param INIT_A x0111001x0011000x0100001x0101000x0001100x0000100x0101011x0111011x0100001x0011001x0100101x0100100x0000000x0000011x0000100x0000100x0010000x1000000x0000001x1000011x0000001x0010000x0000110x0100110x0001010x0001010x0010000x0110101x1100001x0000011x1000001x0010001
.param INIT_B x0000111x0000011x0111001x0111100x0001100x0000010x0101100x0001100x0000010x0001100x0000001x0000101x1100100x0000000x0000110x0000100x0000100x0010100x0000001x0000001x0000001x0100100x0000101x0001101x0000000x0000001x0110001x0100010x0100000x0000001x0010010x0000000
.param INIT_C x0001111x0001001x0000010x0000010x0001010x0000110x0000001x0000000x0001010x0000110x0000000x0000000x0011100x0000010x0001001x0000001x0000100x0000100x0000000x0001000x0000000x0010000x0001000x0100100x0100000x0000000x0000000x0001001x0001100x0000100x0001000x0000000
.param INIT_D x1000000x1001000x1000010x0100000x0000011x0000011x1000010x0000010x1110000x1110010x0001010x0000010x0000100x0000010x0000101x0001100x0001000x0011000x0000000x0100000x0101011x0000010x0001000x0000001x0000000x0011010x0100001x0000001x0000001x0000101x0110000x0010000
.param INIT_E x0011011x0011000x1000010x1100010x0001000x1011000x1010001x0001001x1010001x1010101x0000000x0000000x0000000x1111000x0011101x0000100x1011011x1010011x1000100x1000100x1100000x0011000x0000100x1001000x0000001x1000010x1010000x1010000x0100000x0100000x1000001x0000001
.param INIT_F xx101010xx101000xx010000xx110000xx001100xx101000xx100001xx001001xx000100xx100000xx100000xx100011xx100010xx001011x0001000x1000000x1101011x0000001x0000000x0100101x1001100x1010000x0011000x1000000x1110000x0111001x0100000x1000000x1001000x0010010x1011000x1000100
.param READ_MODE 00000000000000000000000000000011
.param WRITE_MODE 00000000000000000000000000000011
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=bus_wishbone_adr[0] RADDR[1]=bus_wishbone_adr[1] RADDR[2]=bus_wishbone_adr[2] RADDR[3]=bus_wishbone_adr[3] RADDR[4]=bus_wishbone_adr[4] RADDR[5]=bus_wishbone_adr[5] RADDR[6]=bus_wishbone_adr[6] RADDR[7]=bus_wishbone_adr[7] RADDR[8]=bus_wishbone_adr[8] RADDR[9]=bus_wishbone_adr[9] RADDR[10]=bus_wishbone_adr[10] RCLK=clk16 RCLKE=$true RDATA[0]=$techmap3865\mem.10.0.0.A1DATA_16[0] RDATA[1]=$techmap3865\mem.10.0.0.A1DATA_16[1] RDATA[2]=$techmap3865\mem.10.0.0.A1DATA_16[2] RDATA[3]=rom_bus_dat_r[20] RDATA[4]=$techmap3865\mem.10.0.0.A1DATA_16[4] RDATA[5]=$techmap3865\mem.10.0.0.A1DATA_16[5] RDATA[6]=$techmap3865\mem.10.0.0.A1DATA_16[6] RDATA[7]=$techmap3865\mem.10.0.0.A1DATA_16[7] RDATA[8]=$techmap3865\mem.10.0.0.A1DATA_16[8] RDATA[9]=$techmap3865\mem.10.0.0.A1DATA_16[9] RDATA[10]=$techmap3865\mem.10.0.0.A1DATA_16[10] RDATA[11]=rom_bus_dat_r[21] RDATA[12]=$techmap3865\mem.10.0.0.A1DATA_16[12] RDATA[13]=$techmap3865\mem.10.0.0.A1DATA_16[13] RDATA[14]=$techmap3865\mem.10.0.0.A1DATA_16[14] RDATA[15]=$techmap3865\mem.10.0.0.A1DATA_16[15] RE=$true WADDR[0]=$false WADDR[1]=$false WADDR[2]=$false WADDR[3]=$false WADDR[4]=$false WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=$false WCLKE=$false WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=$false WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=$false WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.param INIT_0 x1111010x0000000x1101110x0100000x0111110x0100000x0101110x0000100x1111010x0010000x0001000x0000000x0001110x0100010x0001010x0100100x0111010x0000110x0001010x0110000x1001000x0100000x0001011x0110000x0010011x0100000x0101000x0010000x0101000x0100100x0101110x0010000
.param INIT_1 x0100000x0000100x1000110x0000000x0100110x0000000x1001110x0000100x1101000x0100000x0101010x0000000x1101010x1100000x0100100x0110000x1101000x0110000x1111010x0101000x0001010x0010000x1001100x0000000x1001110x0010010x0010110x0000000x0011100x0010000x1001100x0000100
.param INIT_2 x0111110x1000100x0110000x0100000x0010110x0000000x0111110x0000000x0111110x0000000x0101100x0000000x0100000x1000000x0100100x0000000x0101110x0100000x1101010x0010100x0110010x0100110x0100000x0010000x1101000x0111000x1111000x1010000x0101000x0100000x1101000x1000000
.param INIT_3 x1100110x0001000x1010100x0100000x1100110x0000010x1010010x1000000x1010000x0000000x0111110x1101000x0011000x1000000x0101000x1000000x0001010x1000000x0010100x1000000x0010110x1000000x0001110x1000000x0111010x1000000x0011100x1000000x0001110x1000000x0000010x1000001
.param INIT_4 x1000000x0000000x1100110x1000000x1100000x0001000x1000010x0001000x1001110x0000001x1010110x1001000x1010101x0000001x1100111x0101000x1011011x0000000x1011001x0000000x1000001x0000000x1010110x0000010x1010011x0001000x1000100x0000000x1100110x0001001x1001110x1000001
.param INIT_5 x1010000x0010000x1110010x0000000x1110110x1000000x0110010x1000010x0100010x0001000x0100111x0000000x0000000x1001000x0001110x0000000x0000110x0001001x1100110x0001001x1010110x0000000x1100100x0000000x1000100x0000000x1100000x0000000x1000100x0000000x1000010x0000010
.param INIT_6 x1100110x0010001x0101111x0000000x1110111x0000000x0000001x0001000x1000011x0001010x0001000x0000000x0010110x0001000x0110000x1000011x1100000x1001001x1101100x1000001x1011000x0000011x1010010x1000000x1000000x0000000x1010010x0000010x1110100x1000000x1110010x1000000
.param INIT_7 x0100010x0000000x0110110x0000100x0000110x0000000x0000010x0000000x0100010x0000000x0000110x0000000x0110010x0000100x0010000x0000110x0000100x0001001x0100000x0101001x0001101x0000110x0000111x0001000x0100000x0101001x0100100x0000001x0101110x0000100x1010110x1000001
.param INIT_8 x0101010x0000001x1111010x1000001x1101010x1000011x1001110x1000000x1100100x0000000x1010010x0000000x1111010x0000000x1001100x1000000x1000000x1000001x1111011x1000000x0010000x0001001x1000100x0001001x1110010x0000100x0000010x0000110x0100110x0000100x0000000x0000000
.param INIT_9 x0111011x0000000x0111111x0100000x1000000x0000000x1100001x0000001x0100010x0000000x0010000x0000000x0100010x0000000x0110010x1000100x0100100x1101000x0000110x1001100x0001000x0000000x0110010x0100000x0101100x0000000x1101111x1000000x1110010x1100000x1011110x1000011
.param INIT_A x0011000x0000000x0010100x0001000x0110010x0000000x0100011x0100000x0010010x0001000x0011000x0000001x0011110x1000001x0011010x0000000x0101111x0000000x0110110x0000000x0001111x1000000x0010110x1000010x0000000x1000000x0000100x1000000x0111000x0100001x0100110x0000000
.param INIT_B x0001111x0000001x0000000x0001000x0100011x0000000x0110101x0000000x0010111x0001000x0101101x0000000x0100010x1100000x0100010x0000010x0100101x0000000x0111011x0100001x0010101x0000000x0000100x0000000x0100001x0000001x0100011x0000001x0100101x1000000x0011011x0000000
.param INIT_C x0000010x0000010x0110010x0000000x0101001x0000000x0101010x0000000x0101101x0100000x0111100x0100000x0000001x1000000x0000011x1000000x0001100x1000000x0010000x1000000x0001010x1000000x0001011x1100000x0000101x1000000x0110000x1001000x0100100x0000000x0100101x0001000
.param INIT_D x0010110x0000000x0000101x0000000x0101111x0000001x0001001x0000000x0000010x0000000x0001001x0000000x0010101x0000000x0010110x0001000x0110101x0001000x0011000x0000000x0010110x0001000x0110111x0100000x0100101x0101000x0001000x0000000x0101000x0000000x0010010x0000000
.param INIT_E x0001100x0111100x0101101x0010000x0101100x0011000x0101111x0010000x0001000x0010000x0101100x0010000x0000110x0001000x0100110x0100000x0000101x0001001x0101101x0100000x0000100x0001000x0100101x0011000x0110111x0100000x0100110x0100000x0010001x0000000x0100101x0000000
.param INIT_F xx001011xx001010xx001110xx010000xx011011xx001000xx001011xx000001xx001001xx000000xx011111xx000000xx010111xx001000x0000011x0000000x0000110x0001010x1001011x1000001x0000000x0011000x0000010x0010000x0100110x0011000x0000100x0010000x0101100x0011000x0100101x0010000
.param READ_MODE 00000000000000000000000000000011
.param WRITE_MODE 00000000000000000000000000000011
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=bus_wishbone_adr[0] RADDR[1]=bus_wishbone_adr[1] RADDR[2]=bus_wishbone_adr[2] RADDR[3]=bus_wishbone_adr[3] RADDR[4]=bus_wishbone_adr[4] RADDR[5]=bus_wishbone_adr[5] RADDR[6]=bus_wishbone_adr[6] RADDR[7]=bus_wishbone_adr[7] RADDR[8]=bus_wishbone_adr[8] RADDR[9]=bus_wishbone_adr[9] RADDR[10]=bus_wishbone_adr[10] RCLK=clk16 RCLKE=$true RDATA[0]=$techmap3867\mem.11.0.0.A1DATA_16[0] RDATA[1]=$techmap3867\mem.11.0.0.A1DATA_16[1] RDATA[2]=$techmap3867\mem.11.0.0.A1DATA_16[2] RDATA[3]=rom_bus_dat_r[22] RDATA[4]=$techmap3867\mem.11.0.0.A1DATA_16[4] RDATA[5]=$techmap3867\mem.11.0.0.A1DATA_16[5] RDATA[6]=$techmap3867\mem.11.0.0.A1DATA_16[6] RDATA[7]=$techmap3867\mem.11.0.0.A1DATA_16[7] RDATA[8]=$techmap3867\mem.11.0.0.A1DATA_16[8] RDATA[9]=$techmap3867\mem.11.0.0.A1DATA_16[9] RDATA[10]=$techmap3867\mem.11.0.0.A1DATA_16[10] RDATA[11]=rom_bus_dat_r[23] RDATA[12]=$techmap3867\mem.11.0.0.A1DATA_16[12] RDATA[13]=$techmap3867\mem.11.0.0.A1DATA_16[13] RDATA[14]=$techmap3867\mem.11.0.0.A1DATA_16[14] RDATA[15]=$techmap3867\mem.11.0.0.A1DATA_16[15] RE=$true WADDR[0]=$false WADDR[1]=$false WADDR[2]=$false WADDR[3]=$false WADDR[4]=$false WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=$false WCLKE=$false WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=$false WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=$false WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.param INIT_0 x0001100x0100100x0001100x0110000x1000000x0001010x0011100x1000100x1010010x0011100x0100000x0000100x0011010x1000010x0001100x0011000x0000110x0100010x1011100x0001010x0010110x0000000x0010111x0000001x0011100x1000010x0110100x0000010x0010110x1000000x1010100x0000000
.param INIT_1 x1010110x0000000x0010000x0000100x1010000x0000000x0010110x0000100x0110110x0101000x1110100x0100110x1011000x1000010x1010000x0000110x1010000x0000010x1011000x1001000x1010110x0100000x0110100x1000000x0010110x0100110x1100000x0010000x0011010x0010000x0000110x1010100
.param INIT_2 x1001110x0000100x1100110x0100000x1100100x0010000x1000000x0100010x1000010x0101000x1100000x0111010x1001010x0110100x0001000x0100010x0111100x0101000x0110110x1100000x1111110x0100010x0111100x0100010x0111100x1101000x0110110x1110000x0110110x0100000x1110100x1100010
.param INIT_3 x0001010x1000100x0001000x0110100x0001110x1000110x0001110x1000000x1101110x0010010x1101100x0101000x1000010x0010000x1100010x0000010x1100100x0000000x1100000x0000110x1000000x0100000x1101010x0000010x1000010x0000000x1001000x0000000x1000100x0001000x1000011x0000000
.param INIT_4 x0101111x0010000x0001011x1000100x0001011x1100000x0011001x1010010x0001001x1000000x0001010x1010000x0101011x0010001x0101100x0100110x0100100x0011010x0100000x0011010x0000100x0100011x0000010x0111010x0001000x0110010x0001010x0000000x0001001x1000010x0111000x1010100
.param INIT_5 x0011001x1010010x0000001x1011000x0011111x1000000x0001011x1000010x0011111x1000000x0001011x1000000x0111011x1000010x0101011x0010010x0101011x1010000x0001111x1110010x0110111x0010000x0011111x0000010x0101101x0110110x0001101x0010010x0111111x0010000x0101011x0000010
.param INIT_6 x0010101x1000000x0010100x0001010x0010100x1011010x0011110x0000100x0101110x0010110x0001000x0010011x0101101x1000001x0001011x1100000x0001111x0010100x0010111x0111000x0100011x0001100x0110011x0000000x0001101x0010110x0101111x0000110x0001101x1100110x0001101x1010010
.param INIT_7 x0001000x0000010x0000110x0011101x0000000x0010011x0001100x0000110x0010000x0001000x0001000x0010001x0001110x0010001x0001110x0000000x0011111x0000000x0001011x0010100x0011111x0000100x0001101x0010010x0101101x0000000x0000001x0000000x0001100x0000110x0010001x1001110
.param INIT_8 x0100001x0011100x0100011x1010100x0100011x1110110x0000101x1001010x0100011x1001100x0010111x1000000x0000001x1010010x0000001x0010010x0000011x0010100x0001001x0000110x0001011x0000010x0011101x1000000x0000100x1010000x0011110x0000011x0001100x0000111x0011010x0000000
.param INIT_9 x0010000x0111001x0010010x0111001x0000000x0000000x0100101x0000001x0100100x0010000x0000110x0011000x0010110x0101000x0000100x1100001x0001100x1110011x0101100x1010100x0101010x1000110x0110010x1101100x0000000x1111000x0000000x0111100x0000110x0100000x0001011x0010110
.param INIT_A x0110001x0000010x0111101x0000110x0111000x0000100x0101000x0100010x0111000x1000000x0111100x1000010x0100110x0100100x0110000x0011001x0000000x0001000x0000100x0000111x0000010x0011000x0111010x0000010x0101010x0000000x0100010x0010000x0111010x0100000x0010100x0111100
.param INIT_B x0001101x0010111x0001000x0110010x0001010x0000001x0011110x0000001x0001010x0000001x0000100x0111100x0100010x0111000x0001010x0100010x0000110x0101011x0000010x0110000x0010010x0001100x0010010x0101010x0110000x1010010x0110010x1010100x0101100x0100100x0010010x0000100
.param INIT_C x0100010x0011011x0100010x0000010x0000110x0110010x0000010x0100010x0000000x0110101x0100100x0101000x0000110x0110011x0100010x0000001x0100110x0010000x0100100x0100010x0100000x0010011x0100110x0000100x0000101x0010110x0001010x0100001x0001110x0110000x0001000x0000011
.param INIT_D x0000010x0101000x0100110x0011010x0000111x0101111x0100110x0011111x0000010x0010011x0000000x0000000x0110001x0000100x0101111x0000000x0001010x0100001x0101100x0000010x0001011x0000100x0101000x0000110x0101000x0000001x0000000x0000010x0000110x0110000x0000010x0101001
.param INIT_E x0011100x0101100x0010000x0101001x0011000x0001011x0010010x0100001x0110010x0001001x0010100x0100010x0011000x0000010x0011100x0100010x0011111x0000001x0111000x0000110x0011110x0000000x0011000x0100111x0010010x0100001x0000100x0110010x0000000x0010011x0000010x0011001
.param INIT_F xx001011xx001010xx000010xx001000xx101101xx001000xx110011xx000001xx010000xx101010xx000000xx000011xx001000xx000011x0001010x0000000x0001010x0010011x0011111x0000001x0011010x1100000x0111100x0000101x0011010x0000001x0010000x0000010x0011010x0101000x0010000x0100100
.param READ_MODE 00000000000000000000000000000011
.param WRITE_MODE 00000000000000000000000000000011
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=bus_wishbone_adr[0] RADDR[1]=bus_wishbone_adr[1] RADDR[2]=bus_wishbone_adr[2] RADDR[3]=bus_wishbone_adr[3] RADDR[4]=bus_wishbone_adr[4] RADDR[5]=bus_wishbone_adr[5] RADDR[6]=bus_wishbone_adr[6] RADDR[7]=bus_wishbone_adr[7] RADDR[8]=bus_wishbone_adr[8] RADDR[9]=bus_wishbone_adr[9] RADDR[10]=bus_wishbone_adr[10] RCLK=clk16 RCLKE=$true RDATA[0]=$techmap3869\mem.12.0.0.A1DATA_16[0] RDATA[1]=$techmap3869\mem.12.0.0.A1DATA_16[1] RDATA[2]=$techmap3869\mem.12.0.0.A1DATA_16[2] RDATA[3]=rom_bus_dat_r[24] RDATA[4]=$techmap3869\mem.12.0.0.A1DATA_16[4] RDATA[5]=$techmap3869\mem.12.0.0.A1DATA_16[5] RDATA[6]=$techmap3869\mem.12.0.0.A1DATA_16[6] RDATA[7]=$techmap3869\mem.12.0.0.A1DATA_16[7] RDATA[8]=$techmap3869\mem.12.0.0.A1DATA_16[8] RDATA[9]=$techmap3869\mem.12.0.0.A1DATA_16[9] RDATA[10]=$techmap3869\mem.12.0.0.A1DATA_16[10] RDATA[11]=rom_bus_dat_r[25] RDATA[12]=$techmap3869\mem.12.0.0.A1DATA_16[12] RDATA[13]=$techmap3869\mem.12.0.0.A1DATA_16[13] RDATA[14]=$techmap3869\mem.12.0.0.A1DATA_16[14] RDATA[15]=$techmap3869\mem.12.0.0.A1DATA_16[15] RE=$true WADDR[0]=$false WADDR[1]=$false WADDR[2]=$false WADDR[3]=$false WADDR[4]=$false WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=$false WCLKE=$false WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=$false WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=$false WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.param INIT_0 x0000000x0100100x0000000x0100100x0000000x1000000x0010100x0010100x1010010x0010010x0100000x0101000x0010010x0010010x0000100x0000100x0100110x0001110x0010100x1010100x0010100x0011100x0010100x0011100x0010100x0011100x0010100x0110100x0010100x0011100x0010100x1011100
.param INIT_1 x1010100x1010100x0010000x0010100x1010000x1011000x0010110x1010110x0110000x0110100x1010000x1011100x1010100x1011000x1010000x1010100x1010000x0011000x0011000x1011000x1010010x0010110x0110000x1110100x0010010x0010110x0100000x1110000x0010000x0010000x0000100x0001100
.param INIT_2 x1000100x1000100x1100000x1100000x1100000x1101000x1000000x1000000x1000000x1000000x1000000x1000000x1000000x1000000x0100000x0000000x0110100x0110100x0010110x1011110x1111110x0111110x0010100x0010100x0111100x1111100x0010100x1010100x1110100x0110100x1010100x1010100
.param INIT_3 x0001010x1001010x0001000x1001000x0001010x0001010x0001000x1001000x1101000x1101000x1001000x1001000x1000000x1000000x1000000x1000000x1000000x1100000x1100000x1100000x1000000x1001000x1000000x1100000x1000000x1000000x1000000x1000000x1000100x1000100x1000011x1001011
.param INIT_4 x0101001x0101001x1001001x1011001x1001001x0001001x1001001x0001001x1001001x1001001x0001010x1001010x0101001x1101001x0101000x0101000x0100000x0101000x0100000x0101000x0000000x0000000x0000010x0000010x0001000x0001000x0101000x0101000x0001001x0001001x0101000x0101000
.param INIT_5 x1011001x1011001x1000001x0000001x0001011x1101011x0001011x0011011x0001001x1101001x0001011x1011011x1001001x0001001x0001001x0001001x0001001x0001001x1001001x0001001x0100001x1100001x0001001x0001001x0001001x0001001x0001001x0001001x0001001x0101001x0001011x0101011
.param INIT_6 x1010001x0010001x0010000x0010000x0000000x0000010x1001000x0001010x0101010x0101010x0001000x0001000x0101001x1101001x1001011x0001111x0001011x1001011x1000111x0001111x0000011x0001011x0000011x0000111x1001001x0001001x0101011x0101011x1001001x0001001x0001001x1001001
.param INIT_7 x0001000x0001000x0000110x0000110x0000000x0000000x0001000x0001000x0000000x0000000x0001000x0001000x0001110x0001110x0001110x0001110x0001111x0001111x0001011x0001011x0001111x0001111x0001001x0001001x0101001x0001001x0000001x0000001x0000100x0000100x1010001x1010001
.param INIT_8 x0000001x0000001x1000011x1000011x1000011x1000011x1000001x1000001x1100001x1000001x1010001x1010001x1000001x1000001x0000001x0000001x0000001x0000001x0001001x0001001x0001001x0001001x0001101x0001101x0000100x1000100x0001110x0001110x0001100x0001100x0001000x0001000
.param INIT_9 x0000000x0100100x0000010x0100010x0000000x0000000x0000101x0000101x0000100x0000100x0000100x0000100x0000100x0100100x1000100x1100100x1001100x1101100x1001100x1101100x1001000x1101000x1110000x1110000x1000000x1100000x0000000x0100000x0000010x0100010x0001011x0001011
.param INIT_A x0100001x1100001x0101001x1101001x0101000x1001100x0101000x1101000x0101000x1101000x0101000x0101000x0000000x0000000x0000000x0100000x0000000x0000000x0000000x0000000x0000010x0000010x0000010x0100010x0000000x0100000x0000000x0100000x0101000x0101100x0000000x0100000
.param INIT_B x0001001x0001001x0001000x0001000x0001000x0001000x0011000x0011001x0001000x0001000x0000000x0101000x0100010x0100010x1000010x0101010x1000000x0100001x1000000x0100000x1000000x0000000x1000000x0000000x1000000x0000000x0000000x0000100x0000000x0001000x0000000x1000100
.param INIT_C x0000010x1000010x0000000x1000000x0000100x1100100x0000000x1100000x0000000x1100011x0100000x1101010x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0100000x0000000x0000100x0000000x0000001x0001000x0101000x0001000x0101000x0001000x0001001
.param INIT_D x0000000x0000000x0000000x0100000x0000001x0100001x0000000x0100001x0000000x0000100x0000000x0000110x1010000x0110011x1101001x0001101x1001000x0101001x1001000x0101100x1001001x0001001x1101000x0001000x1001000x0001001x1000000x0000100x0000100x1000100x0000000x1000000
.param INIT_E x0011100x0011100x0010000x0011000x0011000x0011000x0010010x0110010x0110000x0111000x0010000x0110000x0011000x0011100x0011000x0111000x0011001x0011001x0111000x0011000x0011000x0011000x0011000x0111000x0010000x0110100x0000000x0100000x0000000x0000000x0000000x0000100
.param INIT_F xx001011xx001011xx000000xx001100xx001001xx101001xx010001xx100001xx000000xx001000xx000000xx000100xx001000xx001100x0001010x0001010x0001010x0001110x0011001x0011001x0011000x0011000x0111000x0111100x0011000x0011100x0010000x0010100x0011000x0111100x0010000x0110100
.param READ_MODE 00000000000000000000000000000011
.param WRITE_MODE 00000000000000000000000000000011
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=bus_wishbone_adr[0] RADDR[1]=bus_wishbone_adr[1] RADDR[2]=bus_wishbone_adr[2] RADDR[3]=bus_wishbone_adr[3] RADDR[4]=bus_wishbone_adr[4] RADDR[5]=bus_wishbone_adr[5] RADDR[6]=bus_wishbone_adr[6] RADDR[7]=bus_wishbone_adr[7] RADDR[8]=bus_wishbone_adr[8] RADDR[9]=bus_wishbone_adr[9] RADDR[10]=bus_wishbone_adr[10] RCLK=clk16 RCLKE=$true RDATA[0]=$techmap3871\mem.13.0.0.A1DATA_16[0] RDATA[1]=$techmap3871\mem.13.0.0.A1DATA_16[1] RDATA[2]=$techmap3871\mem.13.0.0.A1DATA_16[2] RDATA[3]=rom_bus_dat_r[26] RDATA[4]=$techmap3871\mem.13.0.0.A1DATA_16[4] RDATA[5]=$techmap3871\mem.13.0.0.A1DATA_16[5] RDATA[6]=$techmap3871\mem.13.0.0.A1DATA_16[6] RDATA[7]=$techmap3871\mem.13.0.0.A1DATA_16[7] RDATA[8]=$techmap3871\mem.13.0.0.A1DATA_16[8] RDATA[9]=$techmap3871\mem.13.0.0.A1DATA_16[9] RDATA[10]=$techmap3871\mem.13.0.0.A1DATA_16[10] RDATA[11]=rom_bus_dat_r[27] RDATA[12]=$techmap3871\mem.13.0.0.A1DATA_16[12] RDATA[13]=$techmap3871\mem.13.0.0.A1DATA_16[13] RDATA[14]=$techmap3871\mem.13.0.0.A1DATA_16[14] RDATA[15]=$techmap3871\mem.13.0.0.A1DATA_16[15] RE=$true WADDR[0]=$false WADDR[1]=$false WADDR[2]=$false WADDR[3]=$false WADDR[4]=$false WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=$false WCLKE=$false WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=$false WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=$false WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.param INIT_0 x1000000x1001101x0000100x0010011x1010100x0101001x1000100x1111011x0011100x0000001x0100100x1011011x0001100x1110001x0011100x1101010x0111100x0000001x1010100x0100011x1010100x1101010x0000100x1110010x0000101x0100000x0100111x1010000x0110000x1001110x0110001x1000000
.param INIT_1 x1110100x0100011x0010110x1101001x1011100x0100111x1011100x0100001x1011010x0000111x1100100x0011001x1111100x0100011x1010100x0101000x1001000x0110011x1000010x0100101x1000000x0011001x1110000x0000111x1010100x0100001x1110100x0000011x0011100x0100011x1010100x1001010
.param INIT_2 x1101010x0010011x1100100x0001011x1011010x0110111x1000000x0101101x1001010x0001001x1110000x0001101x1010000x0001001x0010000x1100110x0010010x0000001x1100000x0011101x0000100x0001001x0100100x0010011x0010110x0000011x0110100x0001001x0010100x1000011x0110100x0000000
.param INIT_3 x1010000x1101001x0111000x1100011x1011000x1000101x0011000x0100111x0111000x0000011x0110110x1000111x1110000x0001101x1110010x0100100x1010000x0100001x1110100x0000111x1010100x0101001x1110100x0000011x1110100x0101010x1010101x0101010x1011011x0100000x1000001x0011100
.param INIT_4 x0110001x0001010x1011101x1100110x0111001x0100100x1010001x1101010x1010110x1100101x1010000x0001000x1111010x1000010x0111000x0000101x0110001x0001110x0010000x0101101x0011001x0100010x0011101x0000100x0011001x0000110x0011001x0100010x1000001x0001100x0110011x1000100
.param INIT_5 x1001001x1100100x1111011x1000100x0000101x1101000x0101001x0010000x0011011x0100100x1111100x0000100x1010001x0001100x0000011x0110010x0000011x0101100x0001001x0010110x1111001x1000000x0011001x0000010x0011001x0110100x0001001x0100010x0111111x0000100x0001001x0110100
.param INIT_6 x0001000x0110111x0011000x0100001x1011000x0010100x1011000x0100110x1110010x0001000x0010010x0100000x1100010x0001100x0001010x0110101x0111011x1100000x1010011x0001000x1100101x0101110x0101101x0010100x1011011x1100000x0111001x1010000x0001001x0100110x0011001x0100010
.param INIT_7 x0001101x0110000x0011101x0100000x0011011x0100100x0000111x0001110x0001011x0110100x0011001x0100010x0011101x0100000x0001001x0110110x0011011x0000000x0110110x0101001x0010010x0100000x0010010x0101100x0111000x0000101x0011101x0100010x0001001x0100000x1001001x1100110
.param INIT_8 x0111001x0000110x0010001x1101000x0111001x0100000x1011001x1100110x1011001x0000010x0001101x1000010x0011001x0100100x1001111x0100000x0001100x1110011x0000100x0100000x0000100x0111011x0011001x1000010x0011011x0100100x0011101x0100000x0011101x0100010x0001001x0110010
.param INIT_9 x1011101x0000010x1011101x0000000x1011101x0000010x1100101x0000000x1001101x0100010x1001110x0110001x0011100x0100011x0001001x1000100x0011001x0000010x1110001x1001000x1010001x0100110x0001000x1000110x0011100x0110011x1011010x0000000x0011100x1000001x0010001x0000100
.param INIT_A x0100100x0000000x0111000x0000010x0011001x0000100x0111000x0000111x0110001x0011110x0110000x0000101x0101000x0000011x0101011x1000100x0101001x1010100x0101001x1000010x0101101x0010000x0111101x0100000x0101101x0000000x0001101x0110110x1010100x0000011x1001010x0110001
.param INIT_B x0010000x0100010x0010011x0101010x0011001x0100110x0101001x0000100x0001001x0100100x0111000x0000011x0011001x0000000x0011001x0100101x0000001x0001100x0001101x0000011x0001100x0010111x0111000x0000100x0011000x0100111x0011000x0100111x0111000x0100011x0001000x0110011
.param INIT_C x0011001x0100000x0111011x0000110x0010001x0101011x0011001x0000110x0010111x0001110x0011100x0000011x0010001x0100110x0011011x0100000x0010011x0001100x0011111x0000100x0011001x0100100x0011000x0000110x0011000x0000001x0111001x0000110x0011011x0100110x0010001x0001110
.param INIT_D x0110111x0001110x0011110x0100010x0111010x0000000x0111101x0000010x0011100x0000110x0011110x0101001x0101100x0000111x0101010x0000000x0110011x0001000x0000011x0100100x0010100x0101111x0111000x0000101x0111001x0100100x0001000x0010110x0111001x0000110x0101011x0000110
.param INIT_E x0010001x0000000x0010001x0101110x0011001x0000000x0010001x0101000x0110001x0000000x0011101x0000000x0011001x0100110x0011000x0000100x0010011x0001010x0110001x0000111x0010001x0001110x0001111x0110010x0000001x0001110x0010101x0010000x0011001x0001110x0111101x0000010
.param INIT_F xx010000xx100100xx000000xx011001xx101100xx010110xx000000xx101100xx110000xx100011xx011000xx100111xx001000xx110011x0011000x0000100x0010000x0101000x1010100x1000100x1110001x1001110x0111001x0000110x0011001x0100100x0010001x0001010x0011001x0100010x0010001x0001111
.param READ_MODE 00000000000000000000000000000011
.param WRITE_MODE 00000000000000000000000000000011
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=bus_wishbone_adr[0] RADDR[1]=bus_wishbone_adr[1] RADDR[2]=bus_wishbone_adr[2] RADDR[3]=bus_wishbone_adr[3] RADDR[4]=bus_wishbone_adr[4] RADDR[5]=bus_wishbone_adr[5] RADDR[6]=bus_wishbone_adr[6] RADDR[7]=bus_wishbone_adr[7] RADDR[8]=bus_wishbone_adr[8] RADDR[9]=bus_wishbone_adr[9] RADDR[10]=bus_wishbone_adr[10] RCLK=clk16 RCLKE=$true RDATA[0]=$techmap3873\mem.14.0.0.A1DATA_16[0] RDATA[1]=$techmap3873\mem.14.0.0.A1DATA_16[1] RDATA[2]=$techmap3873\mem.14.0.0.A1DATA_16[2] RDATA[3]=rom_bus_dat_r[28] RDATA[4]=$techmap3873\mem.14.0.0.A1DATA_16[4] RDATA[5]=$techmap3873\mem.14.0.0.A1DATA_16[5] RDATA[6]=$techmap3873\mem.14.0.0.A1DATA_16[6] RDATA[7]=$techmap3873\mem.14.0.0.A1DATA_16[7] RDATA[8]=$techmap3873\mem.14.0.0.A1DATA_16[8] RDATA[9]=$techmap3873\mem.14.0.0.A1DATA_16[9] RDATA[10]=$techmap3873\mem.14.0.0.A1DATA_16[10] RDATA[11]=rom_bus_dat_r[29] RDATA[12]=$techmap3873\mem.14.0.0.A1DATA_16[12] RDATA[13]=$techmap3873\mem.14.0.0.A1DATA_16[13] RDATA[14]=$techmap3873\mem.14.0.0.A1DATA_16[14] RDATA[15]=$techmap3873\mem.14.0.0.A1DATA_16[15] RE=$true WADDR[0]=$false WADDR[1]=$false WADDR[2]=$false WADDR[3]=$false WADDR[4]=$false WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=$false WCLKE=$false WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=$false WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=$false WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.param INIT_0 x0111001x1111001x1011101x0110101x1010111x0011101x0011111x1010111x1010101x0010101x1111111x1011111x0110111x0110101x1110011x1111110x1111011x0111101x1101011x0110111x0101001x1111100x1111000x1111101x1100001x0100101x1110011x1111111x0111100x0001101x1111000x1101001
.param INIT_1 x0001101x1110001x1101111x1111111x1001011x0011111x1101101x1111101x1100101x1010111x1111111x0111111x1000111x1110111x0001101x1011100x1011111x1111011x1001111x1000111x1011001x1011101x1011111x1101111x1110011x1101001x1111111x0010111x1110101x0110101x0111101x1011100
.param INIT_2 x1100101x0100011x1111111x0101111x1101001x0111011x1011111x0001111x1110001x0001001x1111001x0101001x1011101x0011001x1111111x1111110x1100011x0010011x0111101x0111101x1101111x1001001x1110111x0111011x1111111x1000011x0111111x1111011x0101111x0011011x1100101x0111000
.param INIT_3 x1111101x0111001x1011011x0110011x1011111x0010101x0111111x0100111x0111001x0000001x1111001x1110111x1011111x0011111x1011101x0011100x1110001x0111001x1011011x0100111x1111101x0111001x1111111x0010111x1000101x0111100x1111111x0110111x1110011x0110011x1111100x0011101
.param INIT_4 x1011010x0111011x1110000x0111101x1010100x1111101x1111100x0111001x1110011x0110111x1111101x0001000x1111001x0010010x1111111x0110111x1011110x0101111x1110100x0111100x1011011x0011011x1111011x0001101x1010111x0011111x1110101x0111001x1011101x0001101x1010011x0110011
.param INIT_5 x1110101x0101100x1101111x0111110x1111101x0011100x0110111x1111000x0100111x0011110x1110000x1101100x0111110x0001111x0100101x0000010x1111100x0001101x1011000x0010001x1111110x0001011x1110010x0001011x1000100x0111101x1110010x0001011x1110010x0001111x1110110x0111101
.param INIT_6 x1011101x1111101x0011100x0001000x1001111x0011100x0110011x0101010x0111110x0001011x0100110x0110011x0011110x0101110x0111001x1110011x1011101x1100010x1001001x1011010x1000011x1101110x1111001x0111100x1110101x0101000x1000011x1111000x1110111x0101110x1010001x0001000
.param INIT_7 x0010001x0111001x0011101x0001100x0111101x0101101x0111001x0001111x0001111x0001111x0110011x0101010x0010001x0001101x0100111x0101111x0110010x1001001x0011011x1101101x0110110x0110000x0111110x0111110x0111111x0110101x0011011x0111010x0001101x0011011x1101010x0101111
.param INIT_8 x0010010x0001011x1111100x1111001x1010010x1110001x1111110x0110111x1111000x0011001x1101100x0001001x1001100x0010101x1111110x1101111x1111101x1111001x1000100x1000100x0111111x0111111x1111011x1000010x0011111x0001111x0110111x0111000x0010111x1011111x0100101x1101001
.param INIT_9 x0111111x0100110x0011101x0111101x1111111x0011111x0001011x0010101x0111001x0101101x0111001x0110101x0111011x0101111x0111101x1101100x0010011x1101011x0111101x0011001x0110111x0110111x0100100x0001101x0111011x0110011x1111010x1101011x1011001x1101101x1110110x1000101
.param INIT_A x0111011x0000001x0110111x0001011x0110011x0011111x0110110x0111110x0001111x0111111x0010101x1100101x0100101x1111001x0111111x0100110x0111011x0011000x0101101x0111001x0100101x1101001x0011111x1100101x0111111x1001111x1101011x0101111x0110101x0000001x0100111x0101011
.param INIT_B x0110111x0100010x0011101x0111011x0111101x0010100x0001110x0000101x0101001x0110011x0101111x0111011x0110101x1011001x0111110x0111100x0110111x0100110x0011010x0110011x0111010x0010010x0001001x0011000x0111110x0101110x0111100x1111100x0011110x1111011x0101100x0101000
.param INIT_C x0111111x0101001x0001101x0011101x0110110x0110111x0110111x0111111x0010000x0100111x0101011x0010011x0111101x1110000x0111111x1111011x0110111x1100111x0001011x1011111x0111101x1110100x0011001x1111001x0111111x1001001x1100111x0111111x0110101x0111101x0111011x0011010
.param INIT_D x0010011x1100111x0111001x1110011x0011101x1010010x0111110x1001111x0111011x1011011x0110111x1111101x0101011x0001111x0100110x0111110x0111011x0111010x0100111x0110111x0101001x0111001x0111000x0110001x0011111x0110100x0110111x0011110x0101111x0110111x0011111x0000110
.param INIT_E x0001111x1110001x0001111x1011110x0001101x1011110x0100001x1110101x0100111x1010011x0101001x1111001x0100101x1111101x0000111x1111100x0101101x1011001x0100010x1110111x0101111x1011011x0111001x1110010x0101101x1101101x0001011x1110001x0111111x1001110x0110111x1101111
.param INIT_F xx111110xx110100xx111011xx011111xx111010xx001110xx100101xx110100xx010111xx110011xx111100xx111100xx110110xx111110x0100100x0001100x0111011x0111100x0100011x0010110x1101111x1111111x0001011x1110010x0101101x1110101x0101111x1011111x0101000x1111101x0101010x1111011
.param READ_MODE 00000000000000000000000000000011
.param WRITE_MODE 00000000000000000000000000000011
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=bus_wishbone_adr[0] RADDR[1]=bus_wishbone_adr[1] RADDR[2]=bus_wishbone_adr[2] RADDR[3]=bus_wishbone_adr[3] RADDR[4]=bus_wishbone_adr[4] RADDR[5]=bus_wishbone_adr[5] RADDR[6]=bus_wishbone_adr[6] RADDR[7]=bus_wishbone_adr[7] RADDR[8]=bus_wishbone_adr[8] RADDR[9]=bus_wishbone_adr[9] RADDR[10]=bus_wishbone_adr[10] RCLK=clk16 RCLKE=$true RDATA[0]=$techmap3875\mem.15.0.0.A1DATA_16[0] RDATA[1]=$techmap3875\mem.15.0.0.A1DATA_16[1] RDATA[2]=$techmap3875\mem.15.0.0.A1DATA_16[2] RDATA[3]=rom_bus_dat_r[30] RDATA[4]=$techmap3875\mem.15.0.0.A1DATA_16[4] RDATA[5]=$techmap3875\mem.15.0.0.A1DATA_16[5] RDATA[6]=$techmap3875\mem.15.0.0.A1DATA_16[6] RDATA[7]=$techmap3875\mem.15.0.0.A1DATA_16[7] RDATA[8]=$techmap3875\mem.15.0.0.A1DATA_16[8] RDATA[9]=$techmap3875\mem.15.0.0.A1DATA_16[9] RDATA[10]=$techmap3875\mem.15.0.0.A1DATA_16[10] RDATA[11]=rom_bus_dat_r[31] RDATA[12]=$techmap3875\mem.15.0.0.A1DATA_16[12] RDATA[13]=$techmap3875\mem.15.0.0.A1DATA_16[13] RDATA[14]=$techmap3875\mem.15.0.0.A1DATA_16[14] RDATA[15]=$techmap3875\mem.15.0.0.A1DATA_16[15] RE=$true WADDR[0]=$false WADDR[1]=$false WADDR[2]=$false WADDR[3]=$false WADDR[4]=$false WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=$false WCLKE=$false WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=$false WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=$false WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.param INIT_0 x1000000x1000110x0011100x0100010x0010100x0100000x0001110x1100100x0010110x0111010x0001100x0000000x0001110x1001010x0010001x0001101x1111010x1000110x0000000x0010100x0000001x1010111x0000001x0000111x1010000x0011110x0100010x0001101x0000001x1000011x0000101x0000110
.param INIT_1 x0001000x1111010x0000110x0010000x0001010x0110100x1001110x0010110x1100000x0111010x0001100x0000000x1001100x1111000x0000101x1110011x1001100x0100100x1011010x0111000x1000010x0100110x1000100x0100000x1000110x0001110x0011100x0001000x1011100x1011010x0111101x1100111
.param INIT_2 x0101100x0011110x0100100x0100000x0001000x0010110x0001010x0100000x0000010x0001110x0100000x0000110x0000000x0110010x0100101x0000001x1100110x1111100x1001010x1000010x0110010x0110010x1000010x1001000x0101010x0101010x0010000x1010000x0100000x1110000x1000001x1011011
.param INIT_3 x0000010x1000010x0000000x1110100x0000110x1100010x0000000x1000000x1000000x1000110x0001000x0001110x0100010x0100000x0000011x0110011x0000000x0011110x0001010x0101100x0001000x0000010x0001010x0010000x0000001x0110111x0001101x0010001x0000111x0001101x0101010x0100011
.param INIT_4 x0010000x0100101x0000000x1011111x0000000x1101011x0000100x1010111x0001010x1001100x0100011x1100011x0000001x0000111x0100100x0110000x0000000x0100001x0000000x0001011x0001000x0111100x0001010x0000111x0000000x0101000x0100000x0011011x0010000x1110010x0001010x1111101
.param INIT_5 x0010000x1011010x0101010x1010000x0000110x1100010x0110110x1001110x0000010x1111000x0100011x1001111x0000000x0000001x0001000x0111010x0000010x0100011x0000000x1100111x0001000x0001001x0100000x0001101x0000100x0011011x0100000x0001101x0000010x0001101x0000010x0001011
.param INIT_6 x0000000x1100010x0001000x0100011x0001000x1110000x0000011x0001100x0000011x0000010x0001111x0011100x0000011x1100001x0000000x1000110x0000000x0100010x0000100x0110110x0000000x0111100x0111010x0001110x0000010x1001010x0000010x1111110x0000100x1001000x0000000x1101110
.param INIT_7 x0000101x0101111x0000110x0101110x0000010x0000010x0110000x0110111x0001011x0110001x0000010x0001100x0000010x0101110x0000000x0011001x0100100x0101101x0000000x0100100x0001101x0001101x0000111x0000001x0000010x0010010x0001100x0111000x0011101x0100111x0010000x1011101
.param INIT_8 x0000000x0101101x0001010x1000011x0000010x1100111x0000100x1010001x0000000x1011111x0110000x1110011x0000000x1110011x0000110x0000001x0000000x0001010x0001001x0111011x0010010x0000100x0100100x1100100x0001011x1101001x0000010x0001010x0000100x0111100x0000100x0011111
.param INIT_9 x0000010x0000000x0000110x0100010x0100000x0111101x0011011x0101111x0001001x0001111x0000010x0000110x0000000x0000100x0000000x1001010x0000110x1101100x0000100x1000111x0001011x1011001x0110101x1111011x0010000x1010000x0000011x0000101x0000010x0101110x0101010x0101011
.param INIT_A x0000100x0000100x0000000x0001000x0000001x0011101x0100000x0101001x0000001x1110001x0001000x0101010x0110100x0011010x0110010x0000000x0000000x0000100x0010000x0001010x0000010x0111010x0000010x0100011x0010000x0010101x1000001x0011101x0101000x0101010x0000010x0011000
.param INIT_B x0001001x0001001x0000101x0000101x0100000x0010010x0010000x0110001x0010000x0010110x0101000x0010000x0101110x0111111x0001010x0000011x0010000x0011000x0000100x0100101x0110010x0100101x0000001x0110111x0000010x1001001x0001000x0001011x0001000x0110001x0001000x0010011
.param INIT_C x0100110x0000110x0100000x0111001x0000000x0011001x0001001x0001001x0000000x0101101x0100100x0110100x0001000x0001110x0001110x0011100x0000010x0001001x0001011x0111101x0100000x0000000x0000000x0110110x0100001x0101000x1100000x0011000x0100000x0001001x0100000x0010100
.param INIT_D x0000000x0101101x0000100x0000110x0100001x0110011x0000100x0000001x0100000x0101100x0000100x0011000x0011001x0011100x0110010x0011001x0100010x0000100x0011111x0001001x0000100x0010010x0000100x0010101x0000110x0100010x0101011x0101001x0100011x0010001x0000000x0100000
.param INIT_E x0001111x0111111x0000000x0110000x0001000x0111010x0000010x0011110x0000100x0011100x0001100x0010111x0000100x0011011x0000001x0111001x0100101x0110001x0001000x0011001x0100101x0110001x0000000x0000100x0010100x0010010x0001100x0111101x0101010x0101000x0101110x0001000
.param INIT_F xx001011xx011011xx100000xx100100xx011011xx001101xx000001xx011011xx010110xx101100xx011000xx000011xx010000xx001001x0100010x0111011x0010010x0000110x0101001x1111101x0100001x0010001x0000010x0110100x0000000x0010010x0100010x0110001x0001001x0011111x0000000x0010101
.param READ_MODE 00000000000000000000000000000011
.param WRITE_MODE 00000000000000000000000000000011
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=bus_wishbone_adr[0] RADDR[1]=bus_wishbone_adr[1] RADDR[2]=bus_wishbone_adr[2] RADDR[3]=bus_wishbone_adr[3] RADDR[4]=bus_wishbone_adr[4] RADDR[5]=bus_wishbone_adr[5] RADDR[6]=bus_wishbone_adr[6] RADDR[7]=bus_wishbone_adr[7] RADDR[8]=bus_wishbone_adr[8] RADDR[9]=bus_wishbone_adr[9] RADDR[10]=bus_wishbone_adr[10] RCLK=clk16 RCLKE=$true RDATA[0]=$techmap3880\mem.2.0.0.A1DATA_16[0] RDATA[1]=$techmap3880\mem.2.0.0.A1DATA_16[1] RDATA[2]=$techmap3880\mem.2.0.0.A1DATA_16[2] RDATA[3]=rom_bus_dat_r[4] RDATA[4]=$techmap3880\mem.2.0.0.A1DATA_16[4] RDATA[5]=$techmap3880\mem.2.0.0.A1DATA_16[5] RDATA[6]=$techmap3880\mem.2.0.0.A1DATA_16[6] RDATA[7]=$techmap3880\mem.2.0.0.A1DATA_16[7] RDATA[8]=$techmap3880\mem.2.0.0.A1DATA_16[8] RDATA[9]=$techmap3880\mem.2.0.0.A1DATA_16[9] RDATA[10]=$techmap3880\mem.2.0.0.A1DATA_16[10] RDATA[11]=rom_bus_dat_r[5] RDATA[12]=$techmap3880\mem.2.0.0.A1DATA_16[12] RDATA[13]=$techmap3880\mem.2.0.0.A1DATA_16[13] RDATA[14]=$techmap3880\mem.2.0.0.A1DATA_16[14] RDATA[15]=$techmap3880\mem.2.0.0.A1DATA_16[15] RE=$true WADDR[0]=$false WADDR[1]=$false WADDR[2]=$false WADDR[3]=$false WADDR[4]=$false WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=$false WCLKE=$false WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=$false WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=$false WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.param INIT_0 x0001000x0001100x1000000x1100000x0000010x0001010x0000000x0100100x0010000x0010000x1000000x0100000x0100010x0100010x1100000x1000000x0000010x0000010x0100000x0001000x0100001x0000101x0110000x1010100x0101000x0000100x0000000x1000100x0000100x1000000x0000000x0100000
.param INIT_1 x0000000x1010000x0101000x0111000x0000100x1010100x0100100x0010100x0100110x0100110x0100010x0000010x1000000x1000000x0001010x0001010x0000000x0010000x0001000x0001000x0000000x0000000x0000000x0100000x0000010x0000010x0000000x0100000x0010000x0000000x0000000x0100000
.param INIT_2 x1010110x1010110x1001000x1100000x1000000x1110000x1000000x1000000x0011000x0011000x0001010x0001010x0000100x0000100x0000000x0010000x0100000x0000000x0010000x0010100x1100010x1001010x0010000x0000000x0101000x0001100x0010010x0100110x0110000x0100100x1010000x0000100
.param INIT_3 x1000000x0001000x1000000x0100000x1000010x0000010x1100000x0100000x0000000x0101000x0001100x1111000x0000000x0010000x0000100x0000100x0000000x1000000x0000000x1100100x0000000x1010000x0000100x1000100x1000001x0001000x1100001x0100001x1100000x0010001x1000000x0000000
.param INIT_4 x1000000x0100001x1000000x0000100x1000000x0000100x0001000x0000110x1100000x0000100x1000001x0000001x1000011x0000011x1100010x0100010x1001000x0001000x1000010x0100110x1000001x0001001x1000010x0000110x1000000x0000100x1000100x0000100x1011101x1001001x0000000x0100000
.param INIT_5 x1110000x1110001x1000000x1000001x1000000x0101000x1000010x1001010x0000000x0000000x0000000x0000000x1001001x0100100x0100101x0000101x0110101x1111001x1000001x1000001x1000011x0100010x1000001x0001000x1000011x0111010x1010000x0011001x1100000x0101001x1000110x0000111
.param INIT_6 x1001001x0001001x0100100x0000100x1010110x1010010x0100000x0000000x0001010x0101010x0000000x0000000x1011000x1110100x0000001x1000001x0000001x0000001x1001001x1001001x1000011x1000110x1000001x1000000x1101001x1000000x1000011x1101010x1010000x0011001x1000000x0001001
.param INIT_7 x0000001x1001000x0101100x0001100x1101000x0101000x1100000x0000000x1110101x1010000x1100000x1001000x1100000x1000000x1100100x0000100x0100000x0000000x0001001x0100001x1010100x0100000x1000000x0110000x1000000x1000000x0001000x0001000x1000111x1100111x0101010x0001010
.param INIT_8 x0000000x0000000x1110000x1100000x1010010x1000011x1100000x1000001x1000000x0101001x1001000x0100001x1100001x0100000x1110001x0110000x1000000x1100001x1100100x1100100x0101000x0100000x1100000x0000000x1001001x1100000x0111010x0100010x0100100x0101100x0100010x0001010
.param INIT_9 x0000100x0000100x0011000x0010001x0000000x0000000x1000000x0000001x0111010x0111010x0100001x0000001x0000000x0000100x0010100x1010000x0000000x1000001x0011100x1011100x0000001x0000100x0100000x0100000x0000000x0000000x0000000x0000000x1000000x1000000x1000010x1000010
.param INIT_A x0011001x0011000x0000001x0000000x0000000x0100001x0000011x0000011x0001101x0001000x0000100x0000100x0000000x1000000x0000100x1000100x0011000x0011000x0100000x0000101x0000000x1010001x0000110x1000110x0001010x1000010x0010001x1010001x0100001x0100001x0000000x0000000
.param INIT_B x0100011x0000010x0010001x0110001x0000100x0000000x0000100x0000100x0000001x0000000x0000001x0000001x0100000x0100000x0000111x1000011x0000100x0000100x0000000x0000001x0000000x0000000x0001000x0001001x0000000x0000000x0111101x0110001x0000000x1000000x0100000x1000101
.param INIT_C x0001010x1001011x0000010x0000010x0001010x0001111x0000101x0010100x0001010x0001010x0100001x0100000x0000000x1000000x0001000x1000001x0000100x1000100x0000001x1000001x0000000x1000100x0001000x1001010x0000100x1000000x0000101x1000000x0000100x0000100x0001000x0001000
.param INIT_D x0000000x0000100x0000010x0010010x0000010x1000110x0000010x0000010x0100000x0100000x0000010x1100010x0001100x0001100x0000101x0000100x0001000x1001000x0000001x0000000x0000001x0000000x0000000x0000001x0000000x0010010x0000000x0000000x0000000x0000100x0110000x0110000
.param INIT_E x1001101x0011101x0010010x1000010x0011000x1001000x0010001x1000000x0010000x1100001x1010000x0010000x1110000x0010000x1010100x0010100x0011010x1111010x0000000x1000100x0100000x1100000x0010000x1010000x1000001x0000000x0010000x1010000x1100100x0100000x0000000x0000001
.param INIT_F xx101110xx001110xx010000xx110000xx001000xx000000xx000001xx000101xx000000xx000000xx000000xx000000xx000010xx000010x0010100x1010100x1001011x0001011x0100001x0010001x0000001x0000000x0000000x1100100x0100000x1100001x0100000x1010000x0001000x1011000x0000000x1010000
.param READ_MODE 00000000000000000000000000000011
.param WRITE_MODE 00000000000000000000000000000011
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=bus_wishbone_adr[0] RADDR[1]=bus_wishbone_adr[1] RADDR[2]=bus_wishbone_adr[2] RADDR[3]=bus_wishbone_adr[3] RADDR[4]=bus_wishbone_adr[4] RADDR[5]=bus_wishbone_adr[5] RADDR[6]=bus_wishbone_adr[6] RADDR[7]=bus_wishbone_adr[7] RADDR[8]=bus_wishbone_adr[8] RADDR[9]=bus_wishbone_adr[9] RADDR[10]=bus_wishbone_adr[10] RCLK=clk16 RCLKE=$true RDATA[0]=$techmap3878\mem.3.0.0.A1DATA_16[0] RDATA[1]=$techmap3878\mem.3.0.0.A1DATA_16[1] RDATA[2]=$techmap3878\mem.3.0.0.A1DATA_16[2] RDATA[3]=rom_bus_dat_r[6] RDATA[4]=$techmap3878\mem.3.0.0.A1DATA_16[4] RDATA[5]=$techmap3878\mem.3.0.0.A1DATA_16[5] RDATA[6]=$techmap3878\mem.3.0.0.A1DATA_16[6] RDATA[7]=$techmap3878\mem.3.0.0.A1DATA_16[7] RDATA[8]=$techmap3878\mem.3.0.0.A1DATA_16[8] RDATA[9]=$techmap3878\mem.3.0.0.A1DATA_16[9] RDATA[10]=$techmap3878\mem.3.0.0.A1DATA_16[10] RDATA[11]=rom_bus_dat_r[7] RDATA[12]=$techmap3878\mem.3.0.0.A1DATA_16[12] RDATA[13]=$techmap3878\mem.3.0.0.A1DATA_16[13] RDATA[14]=$techmap3878\mem.3.0.0.A1DATA_16[14] RDATA[15]=$techmap3878\mem.3.0.0.A1DATA_16[15] RE=$true WADDR[0]=$false WADDR[1]=$false WADDR[2]=$false WADDR[3]=$false WADDR[4]=$false WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=$false WCLKE=$false WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=$false WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=$false WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.param INIT_0 x0001000x0001000x1100000x1100000x0000010x0000010x0000000x0000100x0000000x0000000x0000000x1100000x0100010x0100010x0000000x1000000x0000010x0000010x0000000x0000000x0000000x0000000x0010000x1010000x0000000x0000000x1000000x1000000x0000100x0000100x0100000x0100000
.param INIT_1 x0000000x1000000x0001000x0001000x0000100x1000100x0000000x0000100x0100110x0100110x0000010x1000010x0000000x1000000x0000010x1000010x0010000x0010000x0001000x0001000x0000000x0000000x0000000x0100000x0000010x0000010x0000000x0100000x0010000x0010000x0100000x0100100
.param INIT_2 x0000110x0000110x0000000x0100000x0000000x0100000x0000000x0000000x0011000x1011000x0001010x1001010x0000100x0000100x0000000x0000000x0100000x0100000x0010000x0010000x1100010x1100010x0000000x0000000x0101000x0101000x0010010x0010010x0100000x0100000x1000000x1000000
.param INIT_3 x0000000x1001000x0000000x1000000x0000010x1000010x0100000x1100000x0000000x0100000x0011000x1001000x0010000x0000000x0000000x0000000x0000000x0000000x0000000x0100000x0010000x0000000x0000100x0000100x0000000x0000000x0100000x0100000x0000000x0000000x0000000x0000000
.param INIT_4 x0000000x0100000x0000000x0000000x0000000x1000000x0001000x0001000x0000001x1000001x0000000x1000100x0010011x1100011x0000010x0000010x0001000x0101000x0010010x0100010x0001000x0000001x0000010x0000010x0010000x0000100x0000100x0000100x0001101x1001101x0000000x0100000
.param INIT_5 x0110000x1110000x0000000x1000000x0000000x1100000x0000010x1000010x0000000x1100000x0000000x1000000x0101000x1101100x0000100x0100100x0000100x1110100x0000000x1000000x0001010x1100010x0000000x0000000x0010010x0010010x0010000x0010000x0100000x0100000x0000010x0000010
.param INIT_6 x0001101x1001101x0000100x0100100x0010110x1010110x0000000x0100000x0001010x0101010x0000000x0100000x0000100x0110100x0000000x1000000x0000000x0000000x0001000x0001000x0000010x0000010x0001000x0000000x0000000x0100100x0000010x1100010x0010000x1010000x0000000x0000000
.param INIT_7 x0000000x0000001x0001100x1001000x0001001x1101001x0000000x1100000x1010000x0110001x1000000x0100000x1000001x0100001x1000100x0100100x0000000x0100000x0001001x1001001x1010100x0100100x0010000x1000000x0000000x0100000x0000000x0001000x1000111x1000110x0001010x0101010
.param INIT_8 x0000000x0000000x0110000x1100000x0011010x1000010x0000000x1000000x0000000x1000000x0001000x1101000x0000000x1100000x0000000x1110000x0000001x0000001x0000100x0100100x0000000x0100000x0000000x0100000x0000000x1101001x0010010x0100010x0000101x1100001x0000010x1100010
.param INIT_9 x0000100x0000100x0010001x0001001x0000000x0100000x0000001x0000001x0100010x0111011x0000000x0000000x0000000x0000000x0010100x1010000x0000001x1000001x0011100x1001100x0000100x1000100x0100000x1100000x0000000x1000000x0000000x1000000x0000000x0000000x0000010x0000010
.param INIT_A x0011000x0111000x0000000x0100000x0000100x0000000x0100011x0100011x0001000x0101000x0000100x1100100x0000000x0000000x0000100x0000100x0010000x0011000x0100001x0100011x0000001x0000001x0000110x0000110x0000010x0001010x0010000x0010001x0100000x0100001x0000000x0000100
.param INIT_B x0000011x0000011x0010000x0000000x0000000x0000000x0000100x0000100x0000001x0000001x0000001x0000001x0100000x0100000x0000011x0000011x0000100x0000100x0000000x0000000x0000000x0000000x0000000x0001000x0000000x0000000x0111001x1101001x0000000x0000000x0000000x0000000
.param INIT_C x0000011x0001011x0000010x0000010x0001010x0001010x0000000x0000000x0001010x0001010x0100000x0100000x0010000x0010000x0001001x0000001x0000100x0000100x0001000x0001000x0010000x0010000x0000000x0001000x0000000x0000000x0000001x0000001x0010100x0010100x0001000x0001000
.param INIT_D x0000000x1000000x0010010x1010010x0000011x1000011x0001010x1000010x0010000x1010000x0000010x1000010x0001100x0000100x0000100x0000100x0001000x0001000x0000000x0000000x0000000x0000000x0000001x0000001x0000000x0000000x0000000x0100000x0000001x0000000x0110000x0110000
.param INIT_E x1001100x1001100x0000010x1000010x0001000x1000000x0000001x1000001x1000001x1100001x1000000x1000000x1000000x1000000x1000100x1000100x1001011x1001010x0000000x1010000x0000000x1010001x0010000x1000000x1000001x1000001x1010000x1010000x1000000x1000000x0000001x1000001
.param INIT_F xx001010xx101010xx010000xx010000xx001000xx000000xx000001xx000001xx000000xx000000xx000000xx100000xx000010xx000010x1000000x1000000x0001011x1001011x0000001x0010000x0000000x1000000x0000000x1100000x0100001x1100001x0000000x1000000x0001000x1000000x1000000x1000000
.param READ_MODE 00000000000000000000000000000011
.param WRITE_MODE 00000000000000000000000000000011
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=bus_wishbone_adr[0] RADDR[1]=bus_wishbone_adr[1] RADDR[2]=bus_wishbone_adr[2] RADDR[3]=bus_wishbone_adr[3] RADDR[4]=bus_wishbone_adr[4] RADDR[5]=bus_wishbone_adr[5] RADDR[6]=bus_wishbone_adr[6] RADDR[7]=bus_wishbone_adr[7] RADDR[8]=bus_wishbone_adr[8] RADDR[9]=bus_wishbone_adr[9] RADDR[10]=bus_wishbone_adr[10] RCLK=clk16 RCLKE=$true RDATA[0]=$techmap3882\mem.4.0.0.A1DATA_16[0] RDATA[1]=$techmap3882\mem.4.0.0.A1DATA_16[1] RDATA[2]=$techmap3882\mem.4.0.0.A1DATA_16[2] RDATA[3]=rom_bus_dat_r[8] RDATA[4]=$techmap3882\mem.4.0.0.A1DATA_16[4] RDATA[5]=$techmap3882\mem.4.0.0.A1DATA_16[5] RDATA[6]=$techmap3882\mem.4.0.0.A1DATA_16[6] RDATA[7]=$techmap3882\mem.4.0.0.A1DATA_16[7] RDATA[8]=$techmap3882\mem.4.0.0.A1DATA_16[8] RDATA[9]=$techmap3882\mem.4.0.0.A1DATA_16[9] RDATA[10]=$techmap3882\mem.4.0.0.A1DATA_16[10] RDATA[11]=rom_bus_dat_r[9] RDATA[12]=$techmap3882\mem.4.0.0.A1DATA_16[12] RDATA[13]=$techmap3882\mem.4.0.0.A1DATA_16[13] RDATA[14]=$techmap3882\mem.4.0.0.A1DATA_16[14] RDATA[15]=$techmap3882\mem.4.0.0.A1DATA_16[15] RE=$true WADDR[0]=$false WADDR[1]=$false WADDR[2]=$false WADDR[3]=$false WADDR[4]=$false WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=$false WCLKE=$false WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=$false WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=$false WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.param INIT_0 x0001000x0001000x1000000x1000000x0000000x0000000x0000100x0100100x0010000x0010000x0000000x0010000x0100010x0100010x0000000x0000000x0000010x0000010x0000000x0000000x0000000x0000000x0010000x0000000x0000000x0000000x1000000x1000000x0000100x0000100x0100000x0100000
.param INIT_1 x0000000x0000000x0001000x0001000x0000100x0000100x0000100x0000100x0100110x0100110x0000010x0000010x0000000x0000000x0000010x0000010x0010000x0010000x0001000x0001000x0000000x0010000x0000000x0000000x0000010x0000010x0000000x0000000x0010000x0010000x0000100x0000100
.param INIT_2 x0000110x0000110x0000000x0100000x0000000x0000000x0000000x0000000x0001000x0001000x0001010x0001010x0000000x0000000x0000000x0000000x0100000x0100000x0010000x0010000x1100010x1100010x0000000x0000000x0101000x0101000x0010010x0010010x0100000x0100000x1000000x0000000
.param INIT_3 x0000000x1000000x1000000x1000000x1000010x0000010x0100000x1100000x0000000x0000000x0011000x0011000x0010000x0010000x0000000x0000000x0000000x0000000x0000000x0000000x0010000x0010000x0000000x0000100x0000000x0000000x0100000x0100000x0000000x0000000x0000000x0000000
.param INIT_4 x0000000x0000000x0000000x0000000x1000000x0000000x0001000x0001000x0000001x1000001x0000000x0000000x0010011x0010011x0000010x0100010x0001000x0001000x0010010x0010010x0000000x0001001x0000010x0000010x0010000x0010000x0000000x0000000x0001101x0001101x1000000x0000000
.param INIT_5 x0110000x0110000x0000000x0000000x0000000x0000000x0000010x0000010x0000000x0000000x0000000x0000000x0001000x1001000x0000000x0000000x0000100x0000100x1000000x1000000x1000010x0001010x0000000x0000000x0010010x0010010x0000000x0000000x0100000x0100000x0000010x0000010
.param INIT_6 x1001101x0001101x0000000x0000000x0010100x0010100x0000000x0000000x0001010x0001010x0000000x0000000x0000100x1000100x1000000x0000000x1000000x0000000x1001000x0001000x0000010x0000010x0000000x0001000x0000000x0000000x1000010x0000010x0000000x1000000x0000000x1000000
.param INIT_7 x1000001x0000001x1001100x0001100x1001000x0001001x1000000x0000000x0010001x1010001x0000000x1000000x0000000x1000001x0000100x1000100x0000000x0000000x0001001x0001001x0010100x1010100x0010000x1010000x0000000x1000000x0000000x1001000x0000111x0000111x0001010x0001010
.param INIT_8 x0000000x0000000x0110000x1110000x0010010x1010010x0000000x1000000x0001000x1000000x0001000x1000000x0000000x1000000x0001000x1000000x1000001x0000001x1000000x0000100x0000000x0000000x0000000x0000000x1000001x1001001x1010010x0010010x0000100x0000101x0000010x0000010
.param INIT_9 x0000000x0000100x0011000x0011001x0000000x0000000x0000001x0000001x0100011x0100011x0000000x0000000x0001000x0000000x0000100x1000100x0000000x1000001x0011100x1011100x0000100x1000100x0100000x1100000x0000000x1000000x0001000x1000000x1000000x0000000x1000010x0000010
.param INIT_A x0000000x1000000x0000000x1000000x0000001x1000001x0100011x1100011x0001001x1001001x0000100x1000100x0000000x0000000x0000100x0000100x0011000x0011000x0100000x0100001x0000000x0000001x0000010x0000110x0001010x0001010x0010001x0010001x0100000x0100000x0000000x0000000
.param INIT_B x0000011x0000011x0010001x0010001x0000000x0000000x0000100x0000100x0000000x0000001x0000001x0000001x0100000x0100000x1000011x0000011x1000100x0000100x1000000x0000000x1000000x0000000x1001000x0001000x1000000x0000000x1110001x0110001x0000000x0000000x0000000x1000000
.param INIT_C x0001010x1001011x0000010x1000010x0001010x1001010x0000000x1000000x0001010x1001010x0100000x1100000x0010000x0010000x0000000x0000001x0000100x0000100x0000001x0000001x0010000x0010000x0001000x0001000x0000000x0000000x0000000x0000001x0010100x0010100x0001000x0001000
.param INIT_D x0000000x0000000x0010010x0010010x0000011x0000011x0001010x0001010x0010000x0010000x0000010x0000010x1000100x0000100x1000100x0000100x1001000x0001000x1000001x0000001x1000000x0000000x1000001x0000001x1000000x0000000x1000000x0000000x0000000x1000000x0100000x1100000
.param INIT_E x0001100x0001100x0000010x0000010x0001000x0001000x0000000x0000001x0000000x0000001x0000000x0000000x0000000x0000000x0000100x0000100x0001011x0001011x0000000x0000000x0000000x0000000x0010000x0010000x0000000x0000001x0010000x0010000x0000000x0000000x0000000x0000001
.param INIT_F xx001010xx001010xx010000xx010000xx001000xx001000xx000001xx000001xx000000xx000000xx000000xx000000xx000010xx000010x1000000x1010000x1001010x0001010x0000001x0000001x0000001x1000001x0000000x0000000x0100000x0100001x0000000x0000000x0001000x0001000x0000000x0000000
.param READ_MODE 00000000000000000000000000000011
.param WRITE_MODE 00000000000000000000000000000011
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=bus_wishbone_adr[0] RADDR[1]=bus_wishbone_adr[1] RADDR[2]=bus_wishbone_adr[2] RADDR[3]=bus_wishbone_adr[3] RADDR[4]=bus_wishbone_adr[4] RADDR[5]=bus_wishbone_adr[5] RADDR[6]=bus_wishbone_adr[6] RADDR[7]=bus_wishbone_adr[7] RADDR[8]=bus_wishbone_adr[8] RADDR[9]=bus_wishbone_adr[9] RADDR[10]=bus_wishbone_adr[10] RCLK=clk16 RCLKE=$true RDATA[0]=$techmap3885\mem.5.0.0.A1DATA_16[0] RDATA[1]=$techmap3885\mem.5.0.0.A1DATA_16[1] RDATA[2]=$techmap3885\mem.5.0.0.A1DATA_16[2] RDATA[3]=rom_bus_dat_r[10] RDATA[4]=$techmap3885\mem.5.0.0.A1DATA_16[4] RDATA[5]=$techmap3885\mem.5.0.0.A1DATA_16[5] RDATA[6]=$techmap3885\mem.5.0.0.A1DATA_16[6] RDATA[7]=$techmap3885\mem.5.0.0.A1DATA_16[7] RDATA[8]=$techmap3885\mem.5.0.0.A1DATA_16[8] RDATA[9]=$techmap3885\mem.5.0.0.A1DATA_16[9] RDATA[10]=$techmap3885\mem.5.0.0.A1DATA_16[10] RDATA[11]=rom_bus_dat_r[11] RDATA[12]=$techmap3885\mem.5.0.0.A1DATA_16[12] RDATA[13]=$techmap3885\mem.5.0.0.A1DATA_16[13] RDATA[14]=$techmap3885\mem.5.0.0.A1DATA_16[14] RDATA[15]=$techmap3885\mem.5.0.0.A1DATA_16[15] RE=$true WADDR[0]=$false WADDR[1]=$false WADDR[2]=$false WADDR[3]=$false WADDR[4]=$false WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=$false WCLKE=$false WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=$false WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=$false WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.param INIT_0 x1001000x0001000x1011100x1000000x0010000x0000000x0001100x0000100x0010000x0010000x0001100x0000000x0101110x0100010x0000000x0000000x0011010x0000010x0000000x0000000x0000000x0000000x0010000x0010000x1000000x0000000x1100010x1000000x0000100x0000100x0100000x0000000
.param INIT_1 x0000000x0000000x0001100x0001000x0001110x0000100x0000100x0000100x1100110x0100110x0001110x0000010x1001000x1000000x0000110x0000010x1011000x0010000x1001010x0001000x0000000x0000000x1000100x0000000x1000110x0000010x0010000x0000000x0011100x0010000x0011100x0000100
.param INIT_2 x0101110x0000110x0100100x0100000x0001000x0000000x0000010x0000000x0001010x0001000x0101010x0001010x0000000x0000000x0100100x0000000x0100000x0100000x1011000x0010000x1100010x1100010x0000000x0000000x0101010x0101000x0010010x0010010x0100000x0100000x1000000x1000000
.param INIT_3 x0000000x0000000x0000000x0000000x0000110x0000010x0100000x0100000x0000000x0000000x0011000x0001000x0110010x0000000x0000000x0000000x0000000x0000000x0000010x0000000x0011000x0000000x0001110x0000000x0000000x0000000x0101000x0100000x0000010x0000000x0001000x0000000
.param INIT_4 x0010000x0000000x0000000x0000000x0000000x0000000x0001000x0001000x1000001x1000001x0000000x0000000x0010011x1000011x0100110x0100010x0001000x0001000x0010010x0000010x0000000x0000000x0001010x0000010x0010000x0000000x0000000x0000000x1001101x1001101x1000010x0000000
.param INIT_5 x0110000x1110000x0101000x0000000x0000000x1000000x0010010x0000010x0000000x0000000x0000000x0000000x1001000x0001000x0000000x0000000x0000110x0000100x1000000x1000000x0000010x0000010x0000000x0000000x0010110x0010010x0000000x0000000x0100000x0100000x0000010x0000010
.param INIT_6 x0001101x0001101x0000000x0000000x1011100x1010100x0000011x0000000x1001010x0001010x0000011x0000000x0000100x1000100x1000000x1000000x1000000x0000000x0001000x1001000x0000010x0000010x0010000x0000000x0000010x0000000x1000010x0000010x1000000x0000000x0000000x1000000
.param INIT_7 x1000100x0000000x1001100x0001100x1001011x0001000x1000000x0000000x1011010x0010000x1000000x0000000x1000001x0000000x1000100x0000100x0000000x0000000x0001001x0001001x1010100x0000100x1010110x0000000x1000000x0000000x1000100x0000000x1011110x0000110x0001010x0001010
.param INIT_8 x0000000x0000000x1111000x0100000x0010010x1000010x0000000x0000000x1000000x1001000x1000000x0000000x0000000x1000000x0001010x0000000x0000001x1000001x0000100x0000000x0010010x0000000x0000000x1000000x1000000x1000000x1010010x0000010x0000101x0000100x0000010x0000010
.param INIT_9 x1000110x0000000x1011101x0000000x1000000x0000000x1000001x0000001x1100010x0100010x1000010x0000000x0001000x0000000x1000100x0000100x0000011x1000000x0011100x0001100x1000110x1000101x1100000x0100000x0010000x1000000x0001000x0000000x0000000x1000000x0000010x0000010
.param INIT_A x0000000x0000000x0000000x0000000x0000000x0000000x0100011x0000011x0001000x0001000x0000100x0000100x0000100x0000000x0100100x0000100x0011000x1010000x0110001x1000000x0000001x0000000x0000110x0000010x0001010x0000010x0010000x0010000x1100000x0100000x1000000x0000000
.param INIT_B x0000011x0000011x0010000x0000000x0000000x0000000x0000100x0000100x0000001x0000000x0001001x0000001x0100000x0100000x0001011x0000011x0000100x0000100x0000100x0000000x0010000x0000000x0001000x0000000x0000000x0000000x0110001x0100001x0001000x0000000x0001000x0000000
.param INIT_C x0001011x0000010x0000010x0000010x0001010x0001010x0000000x0000000x0001010x0001010x0100100x0100000x0010000x0000000x0000001x0000000x0000110x0000100x0000000x0000000x0010000x0000000x0001000x0000000x0000001x0000000x0000001x0000000x0110100x0000100x0001000x0001000
.param INIT_D x0000000x0000000x0010110x0000010x0100011x0000011x0001110x0000010x0010000x0000000x0000110x0000010x0000100x0000100x0000100x0000100x0101010x0001000x0010100x0000000x0000100x0000000x0000101x0000001x0000100x0000000x0000000x0000000x0000000x0000000x0100000x0100000
.param INIT_E x0001100x0001100x0000010x0000010x0001000x0001000x0000001x0000000x0000001x0000000x0001100x0000000x0000100x0000000x0000100x0000100x0001111x0001011x0000000x0000000x0000100x0000000x0010000x0010000x0000101x0000000x0010100x0010000x0001000x0000000x0000101x0000000
.param INIT_F xx001010xx001010xx010000xx010000xx001010xx001000xx000001xx000001xx000010xx000000xx011000xx000000xx000010xx000010x1000000x0000000x1001010x0001010x0000001x0000001x0100000x1000000x0000010x0000000x0100001x0100000x0000010x0000000x0001000x0001000x0000000x0000000
.param READ_MODE 00000000000000000000000000000011
.param WRITE_MODE 00000000000000000000000000000011
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=bus_wishbone_adr[0] RADDR[1]=bus_wishbone_adr[1] RADDR[2]=bus_wishbone_adr[2] RADDR[3]=bus_wishbone_adr[3] RADDR[4]=bus_wishbone_adr[4] RADDR[5]=bus_wishbone_adr[5] RADDR[6]=bus_wishbone_adr[6] RADDR[7]=bus_wishbone_adr[7] RADDR[8]=bus_wishbone_adr[8] RADDR[9]=bus_wishbone_adr[9] RADDR[10]=bus_wishbone_adr[10] RCLK=clk16 RCLKE=$true RDATA[0]=$techmap3887\mem.6.0.0.A1DATA_16[0] RDATA[1]=$techmap3887\mem.6.0.0.A1DATA_16[1] RDATA[2]=$techmap3887\mem.6.0.0.A1DATA_16[2] RDATA[3]=rom_bus_dat_r[12] RDATA[4]=$techmap3887\mem.6.0.0.A1DATA_16[4] RDATA[5]=$techmap3887\mem.6.0.0.A1DATA_16[5] RDATA[6]=$techmap3887\mem.6.0.0.A1DATA_16[6] RDATA[7]=$techmap3887\mem.6.0.0.A1DATA_16[7] RDATA[8]=$techmap3887\mem.6.0.0.A1DATA_16[8] RDATA[9]=$techmap3887\mem.6.0.0.A1DATA_16[9] RDATA[10]=$techmap3887\mem.6.0.0.A1DATA_16[10] RDATA[11]=rom_bus_dat_r[13] RDATA[12]=$techmap3887\mem.6.0.0.A1DATA_16[12] RDATA[13]=$techmap3887\mem.6.0.0.A1DATA_16[13] RDATA[14]=$techmap3887\mem.6.0.0.A1DATA_16[14] RDATA[15]=$techmap3887\mem.6.0.0.A1DATA_16[15] RE=$true WADDR[0]=$false WADDR[1]=$false WADDR[2]=$false WADDR[3]=$false WADDR[4]=$false WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=$false WCLKE=$false WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=$false WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=$false WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.param INIT_0 x0001000x0001000x1000000x1001000x0000100x0010100x0000100x0001110x0010000x0010000x0000000x0001000x0100110x0101010x0010000x0000000x0000010x0010010x0000000x0000000x0000000x0000000x0010000x0010000x0000000x0000000x1000000x1100010x0000100x0000100x0000000x0100000
.param INIT_1 x0000000x0000000x0001010x0001000x0000100x0001110x1001100x0000100x0100110x1100110x0000010x0001110x1000000x1001100x0000010x0000010x1010000x1010000x0001000x1001010x0000000x1000000x0000000x0000100x1000010x1000110x0000100x0000000x0011100x0010100x0000100x0000100
.param INIT_2 x0100110x0001110x0100000x0100000x0000000x0000000x0000000x0000000x0001000x0001010x0101010x0001010x0010000x0000000x0000000x0110100x0100010x0100000x0011000x0011000x1100010x1100010x0000000x0000010x0101010x0101000x0010010x0010010x0100000x0100000x1000000x1000000
.param INIT_3 x1000000x0010000x1010000x0000000x1000010x0010110x1100000x0100000x0000000x0000000x0001000x0011000x0100000x0010000x0000010x0000000x0000000x0000000x0000000x0000000x0000000x0010000x0001000x0000100x0000000x0000000x0110100x0100000x0000010x0010010x0000000x0001000
.param INIT_4 x1000000x0010000x1010000x0000000x1000000x0010000x0011000x0001000x1000011x0010001x1000000x0000000x1000011x1010011x1100010x0100010x1001000x0001000x1000010x0010010x1000000x0000000x1000010x0001011x1000000x0010000x1000000x0100001x1001100x0001100x1010000x1000011
.param INIT_5 x1110000x1110000x1000000x0001010x1000100x1000000x1010010x0100010x1000010x0000010x0000000x1100000x1001000x0001000x0000000x0000000x0000110x1000110x1000000x0000000x1000010x1000010x1100000x0100000x1010110x0010010x1100000x0100000x1100010x0100010x1000010x0000010
.param INIT_6 x1001101x0001101x0001000x0000000x1011100x0010100x0000000x0000010x0001010x0001011x0000000x0000010x0000110x0000100x0000000x0000000x0000000x0000000x1001000x1001000x1000010x1000010x1000000x1100000x1000000x0000000x0000010x0000010x1000100x0000100x1000000x0000000
.param INIT_7 x0000000x1000000x0001100x1001100x0001000x1001001x0000000x1000000x0010000x1011010x0000000x1000010x0000000x1000001x0000100x1000100x0000000x0000000x0001001x0001001x0000100x1010100x0000000x1010000x0000000x1000000x0000000x1000000x0000110x1001110x0001010x0001010
.param INIT_8 x0000000x0000000x1100000x1110000x1000010x1010010x1000000x1000100x1001000x0001000x1001000x0000000x1000000x0000000x1000100x0001010x1000001x1000001x1000000x1000100x0000000x0000010x1000000x0000000x1000010x0000010x0000010x1010010x0000100x0000101x0000010x0000010
.param INIT_9 x0000000x0000110x0000000x0011001x0000000x0000000x1010001x0010001x0100010x0100010x0000000x0000000x0000000x0001000x0000100x1000100x0000000x1000001x0001100x1011100x0000100x0000100x0100000x0100100x0000000x0000000x0000010x0001010x1000000x1000000x1000010x1000010
.param INIT_A x0000000x0000100x0000000x0000000x0010000x0000000x0100011x0110011x0001000x0001000x0000100x0000100x0000100x1100100x0010110x1010100x0010000x0011000x0010000x0110001x0000000x1000001x0000010x1000110x0000010x1001010x0010000x1010000x0100000x0100000x0000010x0000000
.param INIT_B x0000011x0000011x0000000x0010000x0000000x0100000x0000100x0000100x0000000x0000001x0100001x0000001x0110000x1100000x0000011x0010011x0000100x0000100x0000000x0000100x0000010x0010010x0000000x0001000x0000010x0000010x0100001x0110001x0000000x1000000x0000000x0001000
.param INIT_C x0000010x0101011x0000010x0100010x0011010x0001010x0000000x0010000x0001010x0001010x0100100x0100000x0000000x1010000x0000010x1000011x0000110x1000110x0000000x1000000x0100000x1110000x0000000x1001000x0000000x1000000x0100000x1000001x0000100x0110100x0001000x0101000
.param INIT_D x0000000x0000000x0000110x0010010x0000011x0100011x0000110x0001010x0000000x0010000x0000110x0000010x0000100x0000101x0000110x0100110x0001010x0001010x0000000x0000000x0000000x0000100x0010001x0000001x0000100x0010000x0000000x0000010x0100010x0000000x0100000x0100000
.param INIT_E x0001100x0001100x0000010x0000010x0001000x0001000x0000000x0000001x0000000x0000001x0000100x0001000x0000000x0000000x0000100x0000100x0001011x0001111x0000000x0000000x0000000x0000100x0010000x0010000x0000000x0000101x0010000x0010100x0000000x0000010x0100010x0000001
.param INIT_F xx001010xx001010xx010000xx010000xx001010xx001000xx000001xx000001xx010010xx000000xx010000xx001000xx010010xx000010x0000000x1000000x0001010x1001010x0000001x0000001x0000000x1100000x0000010x0000000x0100000x0100001x0000010x0000000x0001000x0001000x0000000x0000000
.param READ_MODE 00000000000000000000000000000011
.param WRITE_MODE 00000000000000000000000000000011
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=bus_wishbone_adr[0] RADDR[1]=bus_wishbone_adr[1] RADDR[2]=bus_wishbone_adr[2] RADDR[3]=bus_wishbone_adr[3] RADDR[4]=bus_wishbone_adr[4] RADDR[5]=bus_wishbone_adr[5] RADDR[6]=bus_wishbone_adr[6] RADDR[7]=bus_wishbone_adr[7] RADDR[8]=bus_wishbone_adr[8] RADDR[9]=bus_wishbone_adr[9] RADDR[10]=bus_wishbone_adr[10] RCLK=clk16 RCLKE=$true RDATA[0]=$techmap3889\mem.7.0.0.A1DATA_16[0] RDATA[1]=$techmap3889\mem.7.0.0.A1DATA_16[1] RDATA[2]=$techmap3889\mem.7.0.0.A1DATA_16[2] RDATA[3]=rom_bus_dat_r[14] RDATA[4]=$techmap3889\mem.7.0.0.A1DATA_16[4] RDATA[5]=$techmap3889\mem.7.0.0.A1DATA_16[5] RDATA[6]=$techmap3889\mem.7.0.0.A1DATA_16[6] RDATA[7]=$techmap3889\mem.7.0.0.A1DATA_16[7] RDATA[8]=$techmap3889\mem.7.0.0.A1DATA_16[8] RDATA[9]=$techmap3889\mem.7.0.0.A1DATA_16[9] RDATA[10]=$techmap3889\mem.7.0.0.A1DATA_16[10] RDATA[11]=rom_bus_dat_r[15] RDATA[12]=$techmap3889\mem.7.0.0.A1DATA_16[12] RDATA[13]=$techmap3889\mem.7.0.0.A1DATA_16[13] RDATA[14]=$techmap3889\mem.7.0.0.A1DATA_16[14] RDATA[15]=$techmap3889\mem.7.0.0.A1DATA_16[15] RE=$true WADDR[0]=$false WADDR[1]=$false WADDR[2]=$false WADDR[3]=$false WADDR[4]=$false WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=$false WCLKE=$false WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=$false WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=$false WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.param INIT_0 x0001000x0001000x1000000x1000000x0000000x0010100x0000100x0000100x0010100x0010000x0000000x0000000x0100010x0100110x0000000x0000000x0100010x0100010x0000000x0000000x0000000x0000000x0010000x0010000x0000000x0000000x1000000x1100000x0000100x0000100x0000000x0000000
.param INIT_1 x0000000x0000000x0001000x0001000x0000100x0000100x0000100x1000100x0100110x1100110x0000010x0000010x1000000x1000000x0000010x0000010x0010000x0010000x0001000x0001000x0000000x0000000x0000000x0000100x0000010x1000110x0000000x0000100x0010000x0010100x0000100x0001100
.param INIT_2 x0000110x0000110x0100000x0100000x0000000x0000000x0000000x0001000x0001000x0001000x0101010x0001010x0010000x0010000x0000000x0000000x0100000x0100000x0010000x0010000x1100010x1100010x0000000x0000000x0101000x0101000x0010010x0010010x0100000x0100000x1000000x1000000
.param INIT_3 x0000000x1000000x0010000x1010000x0000010x1000010x0100000x1100000x0000000x0000000x0001000x0001000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0110000x0110000x0000000x0000000x0000000x0000000
.param INIT_4 x0000000x0000000x0010000x0010000x0000000x1000000x0011000x0011000x0000001x1000001x0000000x0000000x0000011x1000011x0100010x0100010x0001000x0001000x0000010x0000010x0000000x0000000x0000010x0001010x0000000x0000000x0000000x0000000x0001100x1001100x0010000x0010000
.param INIT_5 x0110000x1110000x0000000x0001000x0000000x1000000x0000010x0000010x0000000x0000000x0000000x1000000x0001000x1001000x0000000x0000000x0000100x1000100x0000000x1000000x0000010x1000010x0000000x0000000x0010010x0010010x0000000x0000000x0100000x0100000x0000010x0000010
.param INIT_6 x0001101x1001101x0000000x0000000x0010100x1010100x0000000x0000000x0001010x0001010x0000000x0000010x0000100x1000110x0000000x1000000x0000000x0000000x0001000x0001000x0000010x0000010x0000000x0000000x0000000x0000000x0000010x1000010x0000000x1000000x0000000x1000000
.param INIT_7 x0000000x0000000x0000100x0001100x0001000x0001000x0000000x0000000x0010000x0010000x0000000x0000000x0000000x0000000x0000100x0000100x0000000x0000000x0001001x0001001x0000100x0000100x0000000x0000000x0000000x0000000x0000000x0000000x0000110x0000110x0000010x0001010
.param INIT_8 x0000000x0000000x0100000x1100000x0000010x1000010x0000000x1000000x0000000x1000000x0000000x1001000x0000000x1000000x0000000x1000000x0000001x0000001x0000000x0000000x0000000x0000000x0000000x1000000x0000000x1000000x0000010x0000010x0000100x0000100x0000010x0000010
.param INIT_9 x0000000x0000000x0000000x0000100x0000000x0000000x0000001x0000001x0100010x0100010x0000000x0000000x0000000x0000000x0000100x1000100x0000000x1000000x0001100x1001100x0000100x1000100x0100000x1100000x0000000x1000000x0000000x1000000x0000000x0000000x0000010x0000010
.param INIT_A x0000000x0000100x0000000x0000000x0010000x0010000x0100011x0100011x0001000x1001000x0000100x1000100x0000000x0000000x0000100x0000100x0010000x0010000x0000000x0000000x0000000x0000000x0000010x0000010x0000010x0000010x0010000x0010000x0100000x0100000x0000000x0000000
.param INIT_B x0000011x0000011x0000000x0000000x0000000x0000000x0000100x0000100x0000000x0000000x0000001x0000001x0110000x0110000x0000011x0000011x0000100x0000100x0000000x0000000x0000000x0000000x0000000x0000000x0000000x1000000x0100001x1100001x0000000x0000000x0000000x0001000
.param INIT_C x0000010x0000010x0000010x0000010x0011010x0011010x0000000x0000000x0001010x0001010x0100000x0100000x0000000x0000000x0000000x0000000x0000100x0000100x0000000x0000010x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000100x0100100x0001000x0001000
.param INIT_D x0000000x0000000x0000010x0000010x0000011x0000011x0000010x0000110x0000000x0000000x0000010x0000110x0000100x0000100x0000100x0000100x0001000x0001000x0000000x0000010x0000000x0000000x0010001x0010001x0000000x0000100x0000000x0000000x0000000x0100000x0100000x0100000
.param INIT_E x0001100x0001100x0000010x0000010x0001000x0001000x0000000x0000000x0000000x0000000x0000000x0001000x0000000x0000100x0000100x0000100x0001011x0001011x0000000x0000000x0000000x0000000x0010000x0010000x0000000x0000000x0010000x0010000x0000000x0000000x0000000x0100000
.param INIT_F xx001010xx001010xx010000xx010000xx011000xx001000xx000001xx000001xx000000xx010000xx000000xx011000xx010010xx000010x0000000x0000000x0011010x0001010x0000001x0000001x0000000x1100000x0000000x0000000x0100000x0100000x0000000x0000000x0001000x0001000x0000000x0000000
.param READ_MODE 00000000000000000000000000000011
.param WRITE_MODE 00000000000000000000000000000011
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=bus_wishbone_adr[0] RADDR[1]=bus_wishbone_adr[1] RADDR[2]=bus_wishbone_adr[2] RADDR[3]=bus_wishbone_adr[3] RADDR[4]=bus_wishbone_adr[4] RADDR[5]=bus_wishbone_adr[5] RADDR[6]=bus_wishbone_adr[6] RADDR[7]=bus_wishbone_adr[7] RADDR[8]=bus_wishbone_adr[8] RADDR[9]=bus_wishbone_adr[9] RADDR[10]=bus_wishbone_adr[10] RCLK=clk16 RCLKE=$true RDATA[0]=$techmap3861\mem.8.0.0.A1DATA_16[0] RDATA[1]=$techmap3861\mem.8.0.0.A1DATA_16[1] RDATA[2]=$techmap3861\mem.8.0.0.A1DATA_16[2] RDATA[3]=rom_bus_dat_r[16] RDATA[4]=$techmap3861\mem.8.0.0.A1DATA_16[4] RDATA[5]=$techmap3861\mem.8.0.0.A1DATA_16[5] RDATA[6]=$techmap3861\mem.8.0.0.A1DATA_16[6] RDATA[7]=$techmap3861\mem.8.0.0.A1DATA_16[7] RDATA[8]=$techmap3861\mem.8.0.0.A1DATA_16[8] RDATA[9]=$techmap3861\mem.8.0.0.A1DATA_16[9] RDATA[10]=$techmap3861\mem.8.0.0.A1DATA_16[10] RDATA[11]=rom_bus_dat_r[17] RDATA[12]=$techmap3861\mem.8.0.0.A1DATA_16[12] RDATA[13]=$techmap3861\mem.8.0.0.A1DATA_16[13] RDATA[14]=$techmap3861\mem.8.0.0.A1DATA_16[14] RDATA[15]=$techmap3861\mem.8.0.0.A1DATA_16[15] RE=$true WADDR[0]=$false WADDR[1]=$false WADDR[2]=$false WADDR[3]=$false WADDR[4]=$false WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=$false WCLKE=$false WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=$false WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=$false WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.param INIT_0 x0000000x0101000x1001010x1011000x0001010x1101010x0010110x1000100x1010000x1110000x0011000x1101010x0100010x1111010x0000000x1100110x0000010x0000010x1101110x1111110x1110100x1011010x1100000x1001101x0000000x1101011x0001100x1000101x0110000x1111000x0000000x1111000
.param INIT_1 x0110010x1100110x0101000x1110000x0100010x1100010x0110100x0110100x0100000x0110000x0111000x1101000x1110010x1101010x0100000x1010000x0100010x0000000x0101000x0001100x0000100x0101000x0011100x0110110x0001010x0110010x0100000x1000010x0111010x0111010x0001100x0001100
.param INIT_2 x0000100x0001100x1100000x1110000x1000100x0100000x0010000x1010000x0101010x0110110x1001110x1011110x0110100x1100010x0011110x1101100x0111000x0111000x0101000x1101000x0100010x0101010x0101100x0100110x0101100x0111010x0110000x0111110x0100000x0100000x1111100x1110110
.param INIT_3 x0110100x1000100x0011100x0110110x0110010x1011110x1100000x0010110x0001000x0101100x0001000x0111100x1010100x1111100x0000000x1010100x0011000x0010100x1110000x1000010x1100110x0011100x0000000x1111110x0110010x0101110x1000000x1110010x1100000x0110000x0011000x1001101
.param INIT_4 x0000000x0100100x0000001x0100101x0100001x1001110x0110000x0000001x0110000x1000000x1000000x1010100x0011001x0111101x0110000x0111101x0010010x0111010x0010101x0111101x0010011x0010101x0100111x0000111x0110110x0011111x0111000x0111101x0100000x1100100x1110000x1000000
.param INIT_5 x1111010x0011111x1110100x1000100x1010001x1110001x0100011x1010010x1010000x0101001x1111000x0011100x0000000x0110101x0100000x0010101x1010011x1100111x1010001x1001000x0100011x0110110x0110000x0000111x0101010x0001110x0011011x0000101x0010001x0101100x0011010x0001111
.param INIT_6 x0101010x1100110x0110000x0110110x0000010x1110111x0100001x0111010x0010110x0110010x0100000x0010000x0100000x1110100x0101000x1111010x0000001x0011001x1000011x1111010x0000000x0111001x1000001x0010000x0000000x0110011x0001110x0101010x0001011x1110101x1000001x0011100
.param INIT_7 x0100000x0111100x0101100x0100101x0111001x0100110x0000011x0000100x0100000x0110100x0100110x0110001x0101001x0101100x0101001x0100000x0010000x0001001x0010010x0110010x0100100x0100110x0010000x0000100x0000000x0101000x0110100x0100111x0100100x0100100x0101010x0100111
.param INIT_8 x0000001x0011010x0011100x0110001x0010110x0001010x0010111x0111011x0111101x0100010x0001100x0000101x0111000x0101110x0110001x1101001x0010000x1001100x0100100x1110000x0110100x0100010x0000000x1011011x1110000x0000000x0100010x0000111x0101111x0101110x0111001x0100000
.param INIT_9 x0101010x0010011x0011001x0011001x0011001x0011011x0000101x0000001x0010000x0100100x0110001x0001010x0111100x0110110x0101000x0010011x0000001x0001010x0110101x0000100x0010000x0100110x0100110x0101111x0101100x0110011x0011100x1101101x0001100x1011001x0010110x1000011
.param INIT_A x0000100x1110010x0100110x1111001x0100000x1110010x0101010x1111110x0010000x1110000x0100101x1110010x0011000x0000101x0010000x0001101x0011001x0001011x0001001x0101100x0010000x0101001x0011011x0001110x0000010x0000101x0110000x0100000x0110010x0100010x0100001x0101101
.param INIT_B x0100011x0010111x0110000x0000010x0010100x0000101x0101000x0001111x0110011x0011011x0000000x0010111x0110001x0100001x1110110x0100111x1000010x0000111x1001100x0010110x1010001x0011011x1011010x0100010x1101101x0010110x1010110x0100011x0010000x0000110x0000100x1000000
.param INIT_C x0101011x1010010x0101001x1100010x0110010x1100100x0110010x1000110x0000000x1010010x0100001x1101100x0110000x0000101x0010001x0000001x0100001x0010101x0100000x0000100x0111000x0001111x0010000x0001000x0000100x0011011x0000101x0001100x0111001x0001110x0110010x0000001
.param INIT_D x0100001x0110011x0011000x0100100x0011001x0100111x0101010x0011001x0011111x0001011x0010000x0000011x1100000x0100001x1000001x0011101x1000000x0010101x1000000x0100100x1010000x0100001x1001001x0111010x1100000x0111001x1010000x0000010x0000000x1011110x0000000x1111011
.param INIT_E x0001100x0011100x0001001x0001100x0111100x0111011x0110101x0000001x0000011x0111000x0000111x0100101x0010101x0111100x0011010x0001110x0000101x0010111x0000110x0100100x0010000x0010000x0100001x0101010x0000101x0101101x0000001x0010111x0010100x0001011x0010001x0010011
.param INIT_F xx001010xx111110xx001110xx001001xx101010xx101110xx000011xx110101xx000010xx101011xx000000xx100100xx010011xx001110x0011001x0001101x0000111x0000010x1010011x0010101x1000000x0010100x0011000x0111001x0000011x0111100x0000101x0001100x0111110x0111010x0110000x0101000
.param READ_MODE 00000000000000000000000000000011
.param WRITE_MODE 00000000000000000000000000000011
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=bus_wishbone_adr[0] RADDR[1]=bus_wishbone_adr[1] RADDR[2]=bus_wishbone_adr[2] RADDR[3]=bus_wishbone_adr[3] RADDR[4]=bus_wishbone_adr[4] RADDR[5]=bus_wishbone_adr[5] RADDR[6]=bus_wishbone_adr[6] RADDR[7]=bus_wishbone_adr[7] RADDR[8]=bus_wishbone_adr[8] RADDR[9]=bus_wishbone_adr[9] RADDR[10]=bus_wishbone_adr[10] RCLK=clk16 RCLKE=$true RDATA[0]=$techmap3863\mem.9.0.0.A1DATA_16[0] RDATA[1]=$techmap3863\mem.9.0.0.A1DATA_16[1] RDATA[2]=$techmap3863\mem.9.0.0.A1DATA_16[2] RDATA[3]=rom_bus_dat_r[18] RDATA[4]=$techmap3863\mem.9.0.0.A1DATA_16[4] RDATA[5]=$techmap3863\mem.9.0.0.A1DATA_16[5] RDATA[6]=$techmap3863\mem.9.0.0.A1DATA_16[6] RDATA[7]=$techmap3863\mem.9.0.0.A1DATA_16[7] RDATA[8]=$techmap3863\mem.9.0.0.A1DATA_16[8] RDATA[9]=$techmap3863\mem.9.0.0.A1DATA_16[9] RDATA[10]=$techmap3863\mem.9.0.0.A1DATA_16[10] RDATA[11]=rom_bus_dat_r[19] RDATA[12]=$techmap3863\mem.9.0.0.A1DATA_16[12] RDATA[13]=$techmap3863\mem.9.0.0.A1DATA_16[13] RDATA[14]=$techmap3863\mem.9.0.0.A1DATA_16[14] RDATA[15]=$techmap3863\mem.9.0.0.A1DATA_16[15] RE=$true WADDR[0]=$false WADDR[1]=$false WADDR[2]=$false WADDR[3]=$false WADDR[4]=$false WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=$false WCLKE=$false WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=$false WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=$false WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.param INIT_0 x0000000x0001010x1000000x1100000x0000000x0000000x0000100x0000100x0010000x0010000x0000000x0000000x0100010x0000010x0100100x0000100x0000010x0000010x1010100x1111100x0011100x0100110x0010100x0010100x0000100x0000110x0010100x0010000x0010100x0000100x1010000x0010010
.param INIT_1 x0000100x0010100x0000000x0011000x0000000x0010000x0000100x0000100x0101100x0100100x1000000x0100010x1000000x1100000x1010000x0111010x0010000x0010000x0001000x0001000x0010100x0010100x0011100x0000000x0010110x0010110x0000000x0000000x0010000x0110000x0000100x0000100
.param INIT_2 x0000100x0000100x1100000x1101010x1000000x1000000x1001000x1000100x1000000x1001100x1000000x0000000x1000000x1001010x0000000x0001000x0110000x0101000x1010100x1110100x0101010x0100010x0010100x0110110x0111100x0111110x0010100x1110110x0110100x0101110x1000100x1110010
.param INIT_3 x1001000x1011000x0101000x0001000x0001010x0001010x0001000x1111110x0001000x0010000x1001000x1101000x1000000x0100000x1000000x0001010x1100000x0100110x0000000x1000010x0000000x1001110x0000000x1100010x0000000x1000000x0000000x0100010x0000000x0000000x0000001x0000001
.param INIT_4 x0000000x0001111x0010000x1001000x0011000x1001010x0001000x1111000x1000001x1010001x0011000x0001000x0001001x0100001x0101000x0101010x0000000x0110100x0000000x0000010x0000000x0000000x0000010x0010010x0001000x0001000x0001000x0000000x0001001x1001011x0000001x0010001
.param INIT_5 x0010000x1010001x0010000x1000001x0010000x0001000x0000010x1011010x0001000x0001100x0011000x1000100x0101000x1011100x0000000x0010010x0001001x0001001x1001001x1101001x0000001x0010110x0001001x0100110x0000001x0101010x0000000x0001001x0000000x0001001x0110010x0100011
.param INIT_6 x0010011x1010101x0010000x0000100x0000010x1000100x0001000x0001000x0001010x0011110x0000000x0000000x1001000x1001100x0001011x1000011x0001111x0101011x0000011x0000001x0000011x0000011x0000001x0000000x0001101x0000000x0000011x0001110x0000000x1001101x0000000x0001101
.param INIT_7 x0000000x0001010x0000100x0010100x0000000x0000000x0000000x0001100x0000000x0000100x0000000x0001100x0000100x0010100x0000110x0000110x0001011x0001011x0001011x0001101x0000110x0010110x0001000x0101000x0001001x0111101x0000001x0000001x0000110x0000110x0000001x1000101
.param INIT_8 x0000000x0000000x1000000x0100000x0000010x1000010x0000001x0000001x1000001x1100011x1000001x0000001x0000001x1000011x1000001x0000000x0000001x1100101x0000000x0000010x0001001x0001001x0001001x1001001x0000100x0000100x0001110x0010110x0000100x0011100x0000000x0001000
.param INIT_9 x1000100x0010000x1000000x0110000x1000100x0010000x1000101x0000101x1000100x0100100x1000101x0000101x0100101x0000011x1000100x0000100x0001000x1111010x0001100x0001110x1000000x1000010x1100000x0100000x0100000x1000010x1000000x0000000x0000000x1100000x0000011x0000011
.param INIT_A x0001100x0111010x0001100x0011000x0001100x0111010x0101000x0110000x0001100x0101010x0000100x0010010x0000000x0010000x0000001x1010001x0100001x1110010x0000000x1000000x0000100x0010100x0000010x0010010x0100000x0101000x0000000x0011010x1100100x0110100x1100001x0000001
.param INIT_B x0000001x0100001x0001000x0001010x0001100x0001000x0001000x0000110x0001000x0011000x0000000x0000010x0100000x0100000x0100110x0000010x0000000x0100110x0000000x0100010x0000001x0000011x0000000x0000010x0000100x0010010x0000100x0110000x0000001x0010011x0000101x0100001
.param INIT_C x0000010x0000010x0100110x0000000x0100000x0000010x0000000x0100010x0000010x0100000x0100010x0100000x0000000x0000000x0000000x0100000x0000000x0100100x0000000x0100000x0001000x0000010x0000000x0100000x0000100x0000110x0001100x0001010x0001000x0000110x0001000x0001000
.param INIT_D x0000000x0000010x0000100x0000100x0100011x0100001x0000000x0000010x0000000x0000110x0000010x0100000x0000010x0000000x0001000x0001000x0001000x0001000x0100000x0000000x0001000x0101100x0001001x0100111x0101100x0001000x0000100x0000010x0000000x0000010x0000100x0000010
.param INIT_E x0001100x0111100x0001000x0010010x0001000x0001100x0000000x0000000x0000000x0000000x0000000x0000000x0011000x0011000x0011000x0110100x0011001x0011011x0010000x0110000x0011000x0001010x0111000x0011010x0000000x0000000x0000000x0100010x0000000x0000110x0000000x0000010
.param INIT_F xx001010xx001010xx001000xx010010xx101000xx101000xx100001xx000011xx000000xx000000xx000100xx000010xx001000xx101000x0001000x0000000x0001010x0101010x1000001x1000011x1011000x1011010x0011000x0000010x0011100x0001010x0010100x0000010x0101000x0011000x0000000x0010010
.param READ_MODE 00000000000000000000000000000011
.param WRITE_MODE 00000000000000000000000000000011
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=bus_wishbone_adr[0] RADDR[1]=bus_wishbone_adr[1] RADDR[2]=bus_wishbone_adr[2] RADDR[3]=bus_wishbone_adr[3] RADDR[4]=bus_wishbone_adr[4] RADDR[5]=bus_wishbone_adr[5] RADDR[6]=bus_wishbone_adr[6] RADDR[7]=bus_wishbone_adr[7] RADDR[8]=bus_wishbone_adr[8] RADDR[9]=bus_wishbone_adr[9] RADDR[10]=$false RCLK=clk16 RCLKE=$true RDATA[0]=$techmap3876\mem_1.0.0.0.A1DATA_16[0] RDATA[1]=$abc$32570$n4180 RDATA[2]=$techmap3876\mem_1.0.0.0.A1DATA_16[2] RDATA[3]=$techmap3876\mem_1.0.0.0.A1DATA_16[3] RDATA[4]=$techmap3876\mem_1.0.0.0.A1DATA_16[4] RDATA[5]=$abc$32570$n4183 RDATA[6]=$techmap3876\mem_1.0.0.0.A1DATA_16[6] RDATA[7]=$techmap3876\mem_1.0.0.0.A1DATA_16[7] RDATA[8]=$techmap3876\mem_1.0.0.0.A1DATA_16[8] RDATA[9]=$abc$32570$n4186 RDATA[10]=$techmap3876\mem_1.0.0.0.A1DATA_16[10] RDATA[11]=$techmap3876\mem_1.0.0.0.A1DATA_16[11] RDATA[12]=$techmap3876\mem_1.0.0.0.A1DATA_16[12] RDATA[13]=$abc$32570$n4189 RDATA[14]=$techmap3876\mem_1.0.0.0.A1DATA_16[14] RDATA[15]=$techmap3876\mem_1.0.0.0.A1DATA_16[15] RE=$true WADDR[0]=bus_wishbone_adr[0] WADDR[1]=bus_wishbone_adr[1] WADDR[2]=bus_wishbone_adr[2] WADDR[3]=bus_wishbone_adr[3] WADDR[4]=bus_wishbone_adr[4] WADDR[5]=bus_wishbone_adr[5] WADDR[6]=bus_wishbone_adr[6] WADDR[7]=bus_wishbone_adr[7] WADDR[8]=bus_wishbone_adr[8] WADDR[9]=bus_wishbone_adr[9] WADDR[10]=$false WCLK=clk16 WCLKE=sram_we[0] WDATA[0]=$undef WDATA[1]=bus_wishbone_dat_w[0] WDATA[2]=$undef WDATA[3]=$undef WDATA[4]=$undef WDATA[5]=bus_wishbone_dat_w[1] WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=bus_wishbone_dat_w[2] WDATA[10]=$undef WDATA[11]=$undef WDATA[12]=$undef WDATA[13]=bus_wishbone_dat_w[3] WDATA[14]=$undef WDATA[15]=$undef WE=$true
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 00000000000000000000000000000010
.param WRITE_MODE 00000000000000000000000000000010
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=bus_wishbone_adr[0] RADDR[1]=bus_wishbone_adr[1] RADDR[2]=bus_wishbone_adr[2] RADDR[3]=bus_wishbone_adr[3] RADDR[4]=bus_wishbone_adr[4] RADDR[5]=bus_wishbone_adr[5] RADDR[6]=bus_wishbone_adr[6] RADDR[7]=bus_wishbone_adr[7] RADDR[8]=bus_wishbone_adr[8] RADDR[9]=bus_wishbone_adr[9] RADDR[10]=$false RCLK=clk16 RCLKE=$true RDATA[0]=$techmap3854\mem_1.1.0.0.A1DATA_16[0] RDATA[1]=$abc$32570$n2338 RDATA[2]=$techmap3854\mem_1.1.0.0.A1DATA_16[2] RDATA[3]=$techmap3854\mem_1.1.0.0.A1DATA_16[3] RDATA[4]=$techmap3854\mem_1.1.0.0.A1DATA_16[4] RDATA[5]=$abc$32570$n2342 RDATA[6]=$techmap3854\mem_1.1.0.0.A1DATA_16[6] RDATA[7]=$techmap3854\mem_1.1.0.0.A1DATA_16[7] RDATA[8]=$techmap3854\mem_1.1.0.0.A1DATA_16[8] RDATA[9]=$abc$32570$n2345 RDATA[10]=$techmap3854\mem_1.1.0.0.A1DATA_16[10] RDATA[11]=$techmap3854\mem_1.1.0.0.A1DATA_16[11] RDATA[12]=$techmap3854\mem_1.1.0.0.A1DATA_16[12] RDATA[13]=$abc$32570$n2348 RDATA[14]=$techmap3854\mem_1.1.0.0.A1DATA_16[14] RDATA[15]=$techmap3854\mem_1.1.0.0.A1DATA_16[15] RE=$true WADDR[0]=bus_wishbone_adr[0] WADDR[1]=bus_wishbone_adr[1] WADDR[2]=bus_wishbone_adr[2] WADDR[3]=bus_wishbone_adr[3] WADDR[4]=bus_wishbone_adr[4] WADDR[5]=bus_wishbone_adr[5] WADDR[6]=bus_wishbone_adr[6] WADDR[7]=bus_wishbone_adr[7] WADDR[8]=bus_wishbone_adr[8] WADDR[9]=bus_wishbone_adr[9] WADDR[10]=$false WCLK=clk16 WCLKE=sram_we[0] WDATA[0]=$undef WDATA[1]=bus_wishbone_dat_w[4] WDATA[2]=$undef WDATA[3]=$undef WDATA[4]=$undef WDATA[5]=bus_wishbone_dat_w[5] WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=bus_wishbone_dat_w[6] WDATA[10]=$undef WDATA[11]=$undef WDATA[12]=$undef WDATA[13]=bus_wishbone_dat_w[7] WDATA[14]=$undef WDATA[15]=$undef WE=$true
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 00000000000000000000000000000010
.param WRITE_MODE 00000000000000000000000000000010
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=bus_wishbone_adr[0] RADDR[1]=bus_wishbone_adr[1] RADDR[2]=bus_wishbone_adr[2] RADDR[3]=bus_wishbone_adr[3] RADDR[4]=bus_wishbone_adr[4] RADDR[5]=bus_wishbone_adr[5] RADDR[6]=bus_wishbone_adr[6] RADDR[7]=bus_wishbone_adr[7] RADDR[8]=bus_wishbone_adr[8] RADDR[9]=bus_wishbone_adr[9] RADDR[10]=$false RCLK=clk16 RCLKE=$true RDATA[0]=$techmap3883\mem_1.2.0.0.A1DATA_16[0] RDATA[1]=$abc$32570$n2769 RDATA[2]=$techmap3883\mem_1.2.0.0.A1DATA_16[2] RDATA[3]=$techmap3883\mem_1.2.0.0.A1DATA_16[3] RDATA[4]=$techmap3883\mem_1.2.0.0.A1DATA_16[4] RDATA[5]=$abc$32570$n2773 RDATA[6]=$techmap3883\mem_1.2.0.0.A1DATA_16[6] RDATA[7]=$techmap3883\mem_1.2.0.0.A1DATA_16[7] RDATA[8]=$techmap3883\mem_1.2.0.0.A1DATA_16[8] RDATA[9]=$abc$32570$n2776 RDATA[10]=$techmap3883\mem_1.2.0.0.A1DATA_16[10] RDATA[11]=$techmap3883\mem_1.2.0.0.A1DATA_16[11] RDATA[12]=$techmap3883\mem_1.2.0.0.A1DATA_16[12] RDATA[13]=$abc$32570$n2779 RDATA[14]=$techmap3883\mem_1.2.0.0.A1DATA_16[14] RDATA[15]=$techmap3883\mem_1.2.0.0.A1DATA_16[15] RE=$true WADDR[0]=bus_wishbone_adr[0] WADDR[1]=bus_wishbone_adr[1] WADDR[2]=bus_wishbone_adr[2] WADDR[3]=bus_wishbone_adr[3] WADDR[4]=bus_wishbone_adr[4] WADDR[5]=bus_wishbone_adr[5] WADDR[6]=bus_wishbone_adr[6] WADDR[7]=bus_wishbone_adr[7] WADDR[8]=bus_wishbone_adr[8] WADDR[9]=bus_wishbone_adr[9] WADDR[10]=$false WCLK=clk16 WCLKE=sram_we[1] WDATA[0]=$undef WDATA[1]=sram_dat_w[8] WDATA[2]=$undef WDATA[3]=$undef WDATA[4]=$undef WDATA[5]=sram_dat_w[9] WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=sram_dat_w[10] WDATA[10]=$undef WDATA[11]=$undef WDATA[12]=$undef WDATA[13]=sram_dat_w[11] WDATA[14]=$undef WDATA[15]=$undef WE=$true
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 00000000000000000000000000000010
.param WRITE_MODE 00000000000000000000000000000010
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=bus_wishbone_adr[0] RADDR[1]=bus_wishbone_adr[1] RADDR[2]=bus_wishbone_adr[2] RADDR[3]=bus_wishbone_adr[3] RADDR[4]=bus_wishbone_adr[4] RADDR[5]=bus_wishbone_adr[5] RADDR[6]=bus_wishbone_adr[6] RADDR[7]=bus_wishbone_adr[7] RADDR[8]=bus_wishbone_adr[8] RADDR[9]=bus_wishbone_adr[9] RADDR[10]=$false RCLK=clk16 RCLKE=$true RDATA[0]=$techmap3890\mem_1.3.0.0.A1DATA_16[0] RDATA[1]=$abc$32570$n2825 RDATA[2]=$techmap3890\mem_1.3.0.0.A1DATA_16[2] RDATA[3]=$techmap3890\mem_1.3.0.0.A1DATA_16[3] RDATA[4]=$techmap3890\mem_1.3.0.0.A1DATA_16[4] RDATA[5]=$abc$32570$n2828 RDATA[6]=$techmap3890\mem_1.3.0.0.A1DATA_16[6] RDATA[7]=$techmap3890\mem_1.3.0.0.A1DATA_16[7] RDATA[8]=$techmap3890\mem_1.3.0.0.A1DATA_16[8] RDATA[9]=$abc$32570$n2831 RDATA[10]=$techmap3890\mem_1.3.0.0.A1DATA_16[10] RDATA[11]=$techmap3890\mem_1.3.0.0.A1DATA_16[11] RDATA[12]=$techmap3890\mem_1.3.0.0.A1DATA_16[12] RDATA[13]=$abc$32570$n2834 RDATA[14]=$techmap3890\mem_1.3.0.0.A1DATA_16[14] RDATA[15]=$techmap3890\mem_1.3.0.0.A1DATA_16[15] RE=$true WADDR[0]=bus_wishbone_adr[0] WADDR[1]=bus_wishbone_adr[1] WADDR[2]=bus_wishbone_adr[2] WADDR[3]=bus_wishbone_adr[3] WADDR[4]=bus_wishbone_adr[4] WADDR[5]=bus_wishbone_adr[5] WADDR[6]=bus_wishbone_adr[6] WADDR[7]=bus_wishbone_adr[7] WADDR[8]=bus_wishbone_adr[8] WADDR[9]=bus_wishbone_adr[9] WADDR[10]=$false WCLK=clk16 WCLKE=sram_we[1] WDATA[0]=$undef WDATA[1]=sram_dat_w[12] WDATA[2]=$undef WDATA[3]=$undef WDATA[4]=$undef WDATA[5]=sram_dat_w[13] WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=sram_dat_w[14] WDATA[10]=$undef WDATA[11]=$undef WDATA[12]=$undef WDATA[13]=sram_dat_w[15] WDATA[14]=$undef WDATA[15]=$undef WE=$true
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 00000000000000000000000000000010
.param WRITE_MODE 00000000000000000000000000000010
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=bus_wishbone_adr[0] RADDR[1]=bus_wishbone_adr[1] RADDR[2]=bus_wishbone_adr[2] RADDR[3]=bus_wishbone_adr[3] RADDR[4]=bus_wishbone_adr[4] RADDR[5]=bus_wishbone_adr[5] RADDR[6]=bus_wishbone_adr[6] RADDR[7]=bus_wishbone_adr[7] RADDR[8]=bus_wishbone_adr[8] RADDR[9]=bus_wishbone_adr[9] RADDR[10]=$false RCLK=clk16 RCLKE=$true RDATA[0]=$techmap3894\mem_1.4.0.0.A1DATA_16[0] RDATA[1]=$abc$32570$n5094 RDATA[2]=$techmap3894\mem_1.4.0.0.A1DATA_16[2] RDATA[3]=$techmap3894\mem_1.4.0.0.A1DATA_16[3] RDATA[4]=$techmap3894\mem_1.4.0.0.A1DATA_16[4] RDATA[5]=$abc$32570$n5097 RDATA[6]=$techmap3894\mem_1.4.0.0.A1DATA_16[6] RDATA[7]=$techmap3894\mem_1.4.0.0.A1DATA_16[7] RDATA[8]=$techmap3894\mem_1.4.0.0.A1DATA_16[8] RDATA[9]=$abc$32570$n5100 RDATA[10]=$techmap3894\mem_1.4.0.0.A1DATA_16[10] RDATA[11]=$techmap3894\mem_1.4.0.0.A1DATA_16[11] RDATA[12]=$techmap3894\mem_1.4.0.0.A1DATA_16[12] RDATA[13]=$abc$32570$n5103 RDATA[14]=$techmap3894\mem_1.4.0.0.A1DATA_16[14] RDATA[15]=$techmap3894\mem_1.4.0.0.A1DATA_16[15] RE=$true WADDR[0]=bus_wishbone_adr[0] WADDR[1]=bus_wishbone_adr[1] WADDR[2]=bus_wishbone_adr[2] WADDR[3]=bus_wishbone_adr[3] WADDR[4]=bus_wishbone_adr[4] WADDR[5]=bus_wishbone_adr[5] WADDR[6]=bus_wishbone_adr[6] WADDR[7]=bus_wishbone_adr[7] WADDR[8]=bus_wishbone_adr[8] WADDR[9]=bus_wishbone_adr[9] WADDR[10]=$false WCLK=clk16 WCLKE=sram_we[2] WDATA[0]=$undef WDATA[1]=sram_dat_w[16] WDATA[2]=$undef WDATA[3]=$undef WDATA[4]=$undef WDATA[5]=sram_dat_w[17] WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=sram_dat_w[18] WDATA[10]=$undef WDATA[11]=$undef WDATA[12]=$undef WDATA[13]=sram_dat_w[19] WDATA[14]=$undef WDATA[15]=$undef WE=$true
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 00000000000000000000000000000010
.param WRITE_MODE 00000000000000000000000000000010
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=bus_wishbone_adr[0] RADDR[1]=bus_wishbone_adr[1] RADDR[2]=bus_wishbone_adr[2] RADDR[3]=bus_wishbone_adr[3] RADDR[4]=bus_wishbone_adr[4] RADDR[5]=bus_wishbone_adr[5] RADDR[6]=bus_wishbone_adr[6] RADDR[7]=bus_wishbone_adr[7] RADDR[8]=bus_wishbone_adr[8] RADDR[9]=bus_wishbone_adr[9] RADDR[10]=$false RCLK=clk16 RCLKE=$true RDATA[0]=$techmap3855\mem_1.5.0.0.A1DATA_16[0] RDATA[1]=$abc$32570$n4496 RDATA[2]=$techmap3855\mem_1.5.0.0.A1DATA_16[2] RDATA[3]=$techmap3855\mem_1.5.0.0.A1DATA_16[3] RDATA[4]=$techmap3855\mem_1.5.0.0.A1DATA_16[4] RDATA[5]=$abc$32570$n4500 RDATA[6]=$techmap3855\mem_1.5.0.0.A1DATA_16[6] RDATA[7]=$techmap3855\mem_1.5.0.0.A1DATA_16[7] RDATA[8]=$techmap3855\mem_1.5.0.0.A1DATA_16[8] RDATA[9]=$abc$32570$n4503 RDATA[10]=$techmap3855\mem_1.5.0.0.A1DATA_16[10] RDATA[11]=$techmap3855\mem_1.5.0.0.A1DATA_16[11] RDATA[12]=$techmap3855\mem_1.5.0.0.A1DATA_16[12] RDATA[13]=$abc$32570$n4506 RDATA[14]=$techmap3855\mem_1.5.0.0.A1DATA_16[14] RDATA[15]=$techmap3855\mem_1.5.0.0.A1DATA_16[15] RE=$true WADDR[0]=bus_wishbone_adr[0] WADDR[1]=bus_wishbone_adr[1] WADDR[2]=bus_wishbone_adr[2] WADDR[3]=bus_wishbone_adr[3] WADDR[4]=bus_wishbone_adr[4] WADDR[5]=bus_wishbone_adr[5] WADDR[6]=bus_wishbone_adr[6] WADDR[7]=bus_wishbone_adr[7] WADDR[8]=bus_wishbone_adr[8] WADDR[9]=bus_wishbone_adr[9] WADDR[10]=$false WCLK=clk16 WCLKE=sram_we[2] WDATA[0]=$undef WDATA[1]=sram_dat_w[20] WDATA[2]=$undef WDATA[3]=$undef WDATA[4]=$undef WDATA[5]=sram_dat_w[21] WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=sram_dat_w[22] WDATA[10]=$undef WDATA[11]=$undef WDATA[12]=$undef WDATA[13]=sram_dat_w[23] WDATA[14]=$undef WDATA[15]=$undef WE=$true
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 00000000000000000000000000000010
.param WRITE_MODE 00000000000000000000000000000010
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=bus_wishbone_adr[0] RADDR[1]=bus_wishbone_adr[1] RADDR[2]=bus_wishbone_adr[2] RADDR[3]=bus_wishbone_adr[3] RADDR[4]=bus_wishbone_adr[4] RADDR[5]=bus_wishbone_adr[5] RADDR[6]=bus_wishbone_adr[6] RADDR[7]=bus_wishbone_adr[7] RADDR[8]=bus_wishbone_adr[8] RADDR[9]=bus_wishbone_adr[9] RADDR[10]=$false RCLK=clk16 RCLKE=$true RDATA[0]=$techmap3853\mem_1.6.0.0.A1DATA_16[0] RDATA[1]=$abc$32570$n3398 RDATA[2]=$techmap3853\mem_1.6.0.0.A1DATA_16[2] RDATA[3]=$techmap3853\mem_1.6.0.0.A1DATA_16[3] RDATA[4]=$techmap3853\mem_1.6.0.0.A1DATA_16[4] RDATA[5]=$abc$32570$n3401 RDATA[6]=$techmap3853\mem_1.6.0.0.A1DATA_16[6] RDATA[7]=$techmap3853\mem_1.6.0.0.A1DATA_16[7] RDATA[8]=$techmap3853\mem_1.6.0.0.A1DATA_16[8] RDATA[9]=$abc$32570$n3404 RDATA[10]=$techmap3853\mem_1.6.0.0.A1DATA_16[10] RDATA[11]=$techmap3853\mem_1.6.0.0.A1DATA_16[11] RDATA[12]=$techmap3853\mem_1.6.0.0.A1DATA_16[12] RDATA[13]=$abc$32570$n3407 RDATA[14]=$techmap3853\mem_1.6.0.0.A1DATA_16[14] RDATA[15]=$techmap3853\mem_1.6.0.0.A1DATA_16[15] RE=$true WADDR[0]=bus_wishbone_adr[0] WADDR[1]=bus_wishbone_adr[1] WADDR[2]=bus_wishbone_adr[2] WADDR[3]=bus_wishbone_adr[3] WADDR[4]=bus_wishbone_adr[4] WADDR[5]=bus_wishbone_adr[5] WADDR[6]=bus_wishbone_adr[6] WADDR[7]=bus_wishbone_adr[7] WADDR[8]=bus_wishbone_adr[8] WADDR[9]=bus_wishbone_adr[9] WADDR[10]=$false WCLK=clk16 WCLKE=sram_we[3] WDATA[0]=$undef WDATA[1]=sram_dat_w[24] WDATA[2]=$undef WDATA[3]=$undef WDATA[4]=$undef WDATA[5]=sram_dat_w[25] WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=sram_dat_w[26] WDATA[10]=$undef WDATA[11]=$undef WDATA[12]=$undef WDATA[13]=sram_dat_w[27] WDATA[14]=$undef WDATA[15]=$undef WE=$true
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 00000000000000000000000000000010
.param WRITE_MODE 00000000000000000000000000000010
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=bus_wishbone_adr[0] RADDR[1]=bus_wishbone_adr[1] RADDR[2]=bus_wishbone_adr[2] RADDR[3]=bus_wishbone_adr[3] RADDR[4]=bus_wishbone_adr[4] RADDR[5]=bus_wishbone_adr[5] RADDR[6]=bus_wishbone_adr[6] RADDR[7]=bus_wishbone_adr[7] RADDR[8]=bus_wishbone_adr[8] RADDR[9]=bus_wishbone_adr[9] RADDR[10]=$false RCLK=clk16 RCLKE=$true RDATA[0]=$techmap3847\mem_1.7.0.0.A1DATA_16[0] RDATA[1]=$abc$32570$n3377 RDATA[2]=$techmap3847\mem_1.7.0.0.A1DATA_16[2] RDATA[3]=$techmap3847\mem_1.7.0.0.A1DATA_16[3] RDATA[4]=$techmap3847\mem_1.7.0.0.A1DATA_16[4] RDATA[5]=$abc$32570$n3381 RDATA[6]=$techmap3847\mem_1.7.0.0.A1DATA_16[6] RDATA[7]=$techmap3847\mem_1.7.0.0.A1DATA_16[7] RDATA[8]=$techmap3847\mem_1.7.0.0.A1DATA_16[8] RDATA[9]=$abc$32570$n3384 RDATA[10]=$techmap3847\mem_1.7.0.0.A1DATA_16[10] RDATA[11]=$techmap3847\mem_1.7.0.0.A1DATA_16[11] RDATA[12]=$techmap3847\mem_1.7.0.0.A1DATA_16[12] RDATA[13]=$abc$32570$n3387 RDATA[14]=$techmap3847\mem_1.7.0.0.A1DATA_16[14] RDATA[15]=$techmap3847\mem_1.7.0.0.A1DATA_16[15] RE=$true WADDR[0]=bus_wishbone_adr[0] WADDR[1]=bus_wishbone_adr[1] WADDR[2]=bus_wishbone_adr[2] WADDR[3]=bus_wishbone_adr[3] WADDR[4]=bus_wishbone_adr[4] WADDR[5]=bus_wishbone_adr[5] WADDR[6]=bus_wishbone_adr[6] WADDR[7]=bus_wishbone_adr[7] WADDR[8]=bus_wishbone_adr[8] WADDR[9]=bus_wishbone_adr[9] WADDR[10]=$false WCLK=clk16 WCLKE=sram_we[3] WDATA[0]=$undef WDATA[1]=sram_dat_w[28] WDATA[2]=$undef WDATA[3]=$undef WDATA[4]=$undef WDATA[5]=sram_dat_w[29] WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=sram_dat_w[30] WDATA[10]=$undef WDATA[11]=$undef WDATA[12]=$undef WDATA[13]=sram_dat_w[31] WDATA[14]=$undef WDATA[15]=$undef WE=$true
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 00000000000000000000000000000010
.param WRITE_MODE 00000000000000000000000000000010
.gate SB_RAM40_4K MASK[0]=$abc$32570$n5206 MASK[1]=$abc$32570$n5206 MASK[2]=$abc$32570$n5206 MASK[3]=$abc$32570$n5206 MASK[4]=$abc$32570$n5206 MASK[5]=$abc$32570$n5206 MASK[6]=$abc$32570$n5206 MASK[7]=$abc$32570$n5206 MASK[8]=$abc$32570$n5206 MASK[9]=$abc$32570$n5206 MASK[10]=$true MASK[11]=$true MASK[12]=$true MASK[13]=$true MASK[14]=$true MASK[15]=$true RADDR[0]=$0\uart_tx_fifo_consume[3:0][0] RADDR[1]=$0\uart_tx_fifo_consume[3:0][1] RADDR[2]=$0\uart_tx_fifo_consume[3:0][2] RADDR[3]=$0\uart_tx_fifo_consume[3:0][3] RADDR[4]=$false RADDR[5]=$false RADDR[6]=$false RADDR[7]=$false RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=clk16 RCLKE=$true RDATA[0]=$abc$32570$n2888 RDATA[1]=$abc$32570$n2885 RDATA[2]=$abc$32570$n2882 RDATA[3]=$abc$32570$n2875 RDATA[4]=$abc$32570$n2872 RDATA[5]=$abc$32570$n2869 RDATA[6]=$abc$32570$n2866 RDATA[7]=$abc$32570$n2862 RDATA[8]=$auto$memory_bram.cc:896:replace_cell$3760[8] RDATA[9]=$auto$memory_bram.cc:896:replace_cell$3760[9] RDATA[10]=$auto$memory_bram.cc:896:replace_cell$3760[10] RDATA[11]=$auto$memory_bram.cc:896:replace_cell$3760[11] RDATA[12]=$auto$memory_bram.cc:896:replace_cell$3760[12] RDATA[13]=$auto$memory_bram.cc:896:replace_cell$3760[13] RDATA[14]=$auto$memory_bram.cc:896:replace_cell$3760[14] RDATA[15]=$auto$memory_bram.cc:896:replace_cell$3760[15] RE=$true WADDR[0]=uart_tx_fifo_produce[0] WADDR[1]=uart_tx_fifo_produce[1] WADDR[2]=uart_tx_fifo_produce[2] WADDR[3]=uart_tx_fifo_produce[3] WADDR[4]=$false WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=clk16 WCLKE=uart_tx_fifo_wrport_we WDATA[0]=csrbank0_rxempty_r WDATA[1]=interface_dat_w[1] WDATA[2]=interface_dat_w[2] WDATA[3]=interface_dat_w[3] WDATA[4]=interface_dat_w[4] WDATA[5]=interface_dat_w[5] WDATA[6]=interface_dat_w[6] WDATA[7]=interface_dat_w[7] WDATA[8]=$false WDATA[9]=$false WDATA[10]=$false WDATA[11]=$false WDATA[12]=$false WDATA[13]=$false WDATA[14]=$false WDATA[15]=$false WE=$true
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 00000000000000000000000000000000
.param WRITE_MODE 00000000000000000000000000000000
.gate SB_RAM40_4K MASK[0]=$abc$32570$n5211 MASK[1]=$abc$32570$n5211 MASK[2]=$abc$32570$n5211 MASK[3]=$abc$32570$n5211 MASK[4]=$abc$32570$n5211 MASK[5]=$abc$32570$n5211 MASK[6]=$abc$32570$n5211 MASK[7]=$abc$32570$n5211 MASK[8]=$abc$32570$n5211 MASK[9]=$abc$32570$n5211 MASK[10]=$true MASK[11]=$true MASK[12]=$true MASK[13]=$true MASK[14]=$true MASK[15]=$true RADDR[0]=$0\uart_rx_fifo_consume[3:0][0] RADDR[1]=$0\uart_rx_fifo_consume[3:0][1] RADDR[2]=$0\uart_rx_fifo_consume[3:0][2] RADDR[3]=$0\uart_rx_fifo_consume[3:0][3] RADDR[4]=$false RADDR[5]=$false RADDR[6]=$false RADDR[7]=$false RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=clk16 RCLKE=$true RDATA[0]=$abc$32570$n2859 RDATA[1]=$abc$32570$n2856 RDATA[2]=$abc$32570$n2853 RDATA[3]=$abc$32570$n2850 RDATA[4]=$abc$32570$n2847 RDATA[5]=$abc$32570$n2844 RDATA[6]=$abc$32570$n2841 RDATA[7]=$abc$32570$n2837 RDATA[8]=$auto$memory_bram.cc:896:replace_cell$3804[8] RDATA[9]=$auto$memory_bram.cc:896:replace_cell$3804[9] RDATA[10]=$auto$memory_bram.cc:896:replace_cell$3804[10] RDATA[11]=$auto$memory_bram.cc:896:replace_cell$3804[11] RDATA[12]=$auto$memory_bram.cc:896:replace_cell$3804[12] RDATA[13]=$auto$memory_bram.cc:896:replace_cell$3804[13] RDATA[14]=$auto$memory_bram.cc:896:replace_cell$3804[14] RDATA[15]=$auto$memory_bram.cc:896:replace_cell$3804[15] RE=$true WADDR[0]=uart_rx_fifo_produce[0] WADDR[1]=uart_rx_fifo_produce[1] WADDR[2]=uart_rx_fifo_produce[2] WADDR[3]=uart_rx_fifo_produce[3] WADDR[4]=$false WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=clk16 WCLKE=uart_rx_fifo_wrport_we WDATA[0]=uart_phy_source_payload_data[0] WDATA[1]=uart_phy_source_payload_data[1] WDATA[2]=uart_phy_source_payload_data[2] WDATA[3]=uart_phy_source_payload_data[3] WDATA[4]=uart_phy_source_payload_data[4] WDATA[5]=uart_phy_source_payload_data[5] WDATA[6]=uart_phy_source_payload_data[6] WDATA[7]=uart_phy_source_payload_data[7] WDATA[8]=$false WDATA[9]=$false WDATA[10]=$false WDATA[11]=$false WDATA[12]=$false WDATA[13]=$false WDATA[14]=$false WDATA[15]=$false WE=$true
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 00000000000000000000000000000000
.param WRITE_MODE 00000000000000000000000000000000
.names bus_wishbone_adr[0] array_muxed0[0]
1 1
.names bus_wishbone_adr[1] array_muxed0[1]
1 1
.names bus_wishbone_adr[2] array_muxed0[2]
1 1
.names bus_wishbone_adr[3] array_muxed0[3]
1 1
.names bus_wishbone_adr[4] array_muxed0[4]
1 1
.names bus_wishbone_adr[5] array_muxed0[5]
1 1
.names bus_wishbone_adr[6] array_muxed0[6]
1 1
.names bus_wishbone_adr[7] array_muxed0[7]
1 1
.names bus_wishbone_adr[8] array_muxed0[8]
1 1
.names bus_wishbone_adr[9] array_muxed0[9]
1 1
.names bus_wishbone_adr[10] array_muxed0[10]
1 1
.names bus_wishbone_adr[11] array_muxed0[11]
1 1
.names bus_wishbone_adr[12] array_muxed0[12]
1 1
.names bus_wishbone_adr[13] array_muxed0[13]
1 1
.names $undef array_muxed0[14]
1 1
.names $undef array_muxed0[15]
1 1
.names $undef array_muxed0[16]
1 1
.names $undef array_muxed0[17]
1 1
.names $undef array_muxed0[18]
1 1
.names $undef array_muxed0[19]
1 1
.names $undef array_muxed0[20]
1 1
.names $undef array_muxed0[21]
1 1
.names $undef array_muxed0[22]
1 1
.names $undef array_muxed0[23]
1 1
.names $undef array_muxed0[24]
1 1
.names $undef array_muxed0[25]
1 1
.names $undef array_muxed0[29]
1 1
.names bus_wishbone_dat_w[0] array_muxed1[0]
1 1
.names bus_wishbone_dat_w[1] array_muxed1[1]
1 1
.names bus_wishbone_dat_w[2] array_muxed1[2]
1 1
.names bus_wishbone_dat_w[3] array_muxed1[3]
1 1
.names bus_wishbone_dat_w[4] array_muxed1[4]
1 1
.names bus_wishbone_dat_w[5] array_muxed1[5]
1 1
.names bus_wishbone_dat_w[6] array_muxed1[6]
1 1
.names bus_wishbone_dat_w[7] array_muxed1[7]
1 1
.names sram_dat_w[8] array_muxed1[8]
1 1
.names sram_dat_w[9] array_muxed1[9]
1 1
.names sram_dat_w[10] array_muxed1[10]
1 1
.names sram_dat_w[11] array_muxed1[11]
1 1
.names sram_dat_w[12] array_muxed1[12]
1 1
.names sram_dat_w[13] array_muxed1[13]
1 1
.names sram_dat_w[14] array_muxed1[14]
1 1
.names sram_dat_w[15] array_muxed1[15]
1 1
.names sram_dat_w[16] array_muxed1[16]
1 1
.names sram_dat_w[17] array_muxed1[17]
1 1
.names sram_dat_w[18] array_muxed1[18]
1 1
.names sram_dat_w[19] array_muxed1[19]
1 1
.names sram_dat_w[20] array_muxed1[20]
1 1
.names sram_dat_w[21] array_muxed1[21]
1 1
.names sram_dat_w[22] array_muxed1[22]
1 1
.names sram_dat_w[23] array_muxed1[23]
1 1
.names sram_dat_w[24] array_muxed1[24]
1 1
.names sram_dat_w[25] array_muxed1[25]
1 1
.names sram_dat_w[26] array_muxed1[26]
1 1
.names sram_dat_w[27] array_muxed1[27]
1 1
.names sram_dat_w[28] array_muxed1[28]
1 1
.names sram_dat_w[29] array_muxed1[29]
1 1
.names sram_dat_w[30] array_muxed1[30]
1 1
.names sram_dat_w[31] array_muxed1[31]
1 1
.names $undef bus_wishbone_adr[14]
1 1
.names $undef bus_wishbone_adr[15]
1 1
.names $undef bus_wishbone_adr[16]
1 1
.names $undef bus_wishbone_adr[17]
1 1
.names $undef bus_wishbone_adr[18]
1 1
.names $undef bus_wishbone_adr[19]
1 1
.names $undef bus_wishbone_adr[20]
1 1
.names $undef bus_wishbone_adr[21]
1 1
.names $undef bus_wishbone_adr[22]
1 1
.names $undef bus_wishbone_adr[23]
1 1
.names $undef bus_wishbone_adr[24]
1 1
.names $undef bus_wishbone_adr[25]
1 1
.names array_muxed0[26] bus_wishbone_adr[26]
1 1
.names array_muxed0[27] bus_wishbone_adr[27]
1 1
.names array_muxed0[28] bus_wishbone_adr[28]
1 1
.names $false bus_wishbone_dat_r[8]
1 1
.names $false bus_wishbone_dat_r[9]
1 1
.names $false bus_wishbone_dat_r[10]
1 1
.names $false bus_wishbone_dat_r[11]
1 1
.names $false bus_wishbone_dat_r[12]
1 1
.names $false bus_wishbone_dat_r[13]
1 1
.names $false bus_wishbone_dat_r[14]
1 1
.names $false bus_wishbone_dat_r[15]
1 1
.names $false bus_wishbone_dat_r[16]
1 1
.names $false bus_wishbone_dat_r[17]
1 1
.names $false bus_wishbone_dat_r[18]
1 1
.names $false bus_wishbone_dat_r[19]
1 1
.names $false bus_wishbone_dat_r[20]
1 1
.names $false bus_wishbone_dat_r[21]
1 1
.names $false bus_wishbone_dat_r[22]
1 1
.names $false bus_wishbone_dat_r[23]
1 1
.names $false bus_wishbone_dat_r[24]
1 1
.names $false bus_wishbone_dat_r[25]
1 1
.names $false bus_wishbone_dat_r[26]
1 1
.names $false bus_wishbone_dat_r[27]
1 1
.names $false bus_wishbone_dat_r[28]
1 1
.names $false bus_wishbone_dat_r[29]
1 1
.names $false bus_wishbone_dat_r[30]
1 1
.names $false bus_wishbone_dat_r[31]
1 1
.names sram_dat_w[8] bus_wishbone_dat_w[8]
1 1
.names sram_dat_w[9] bus_wishbone_dat_w[9]
1 1
.names sram_dat_w[10] bus_wishbone_dat_w[10]
1 1
.names sram_dat_w[11] bus_wishbone_dat_w[11]
1 1
.names sram_dat_w[12] bus_wishbone_dat_w[12]
1 1
.names sram_dat_w[13] bus_wishbone_dat_w[13]
1 1
.names sram_dat_w[14] bus_wishbone_dat_w[14]
1 1
.names sram_dat_w[15] bus_wishbone_dat_w[15]
1 1
.names sram_dat_w[16] bus_wishbone_dat_w[16]
1 1
.names sram_dat_w[17] bus_wishbone_dat_w[17]
1 1
.names sram_dat_w[18] bus_wishbone_dat_w[18]
1 1
.names sram_dat_w[19] bus_wishbone_dat_w[19]
1 1
.names sram_dat_w[20] bus_wishbone_dat_w[20]
1 1
.names sram_dat_w[21] bus_wishbone_dat_w[21]
1 1
.names sram_dat_w[22] bus_wishbone_dat_w[22]
1 1
.names sram_dat_w[23] bus_wishbone_dat_w[23]
1 1
.names sram_dat_w[24] bus_wishbone_dat_w[24]
1 1
.names sram_dat_w[25] bus_wishbone_dat_w[25]
1 1
.names sram_dat_w[26] bus_wishbone_dat_w[26]
1 1
.names sram_dat_w[27] bus_wishbone_dat_w[27]
1 1
.names sram_dat_w[28] bus_wishbone_dat_w[28]
1 1
.names sram_dat_w[29] bus_wishbone_dat_w[29]
1 1
.names sram_dat_w[30] bus_wishbone_dat_w[30]
1 1
.names sram_dat_w[31] bus_wishbone_dat_w[31]
1 1
.names csrbank0_rxempty_r csrbank0_ev_enable0_r[0]
1 1
.names interface_dat_w[1] csrbank0_ev_enable0_r[1]
1 1
.names uart_storage_full[0] csrbank0_ev_enable0_w[0]
1 1
.names uart_storage_full[1] csrbank0_ev_enable0_w[1]
1 1
.names csrbank0_rxempty_r csrbank0_txfull_r
1 1
.names csrbank0_rxempty_r csrbank1_tuning_word0_r[0]
1 1
.names interface_dat_w[1] csrbank1_tuning_word0_r[1]
1 1
.names interface_dat_w[2] csrbank1_tuning_word0_r[2]
1 1
.names interface_dat_w[3] csrbank1_tuning_word0_r[3]
1 1
.names interface_dat_w[4] csrbank1_tuning_word0_r[4]
1 1
.names interface_dat_w[5] csrbank1_tuning_word0_r[5]
1 1
.names interface_dat_w[6] csrbank1_tuning_word0_r[6]
1 1
.names interface_dat_w[7] csrbank1_tuning_word0_r[7]
1 1
.names uart_phy_storage_full[0] csrbank1_tuning_word0_w[0]
1 1
.names uart_phy_storage_full[1] csrbank1_tuning_word0_w[1]
1 1
.names uart_phy_storage_full[2] csrbank1_tuning_word0_w[2]
1 1
.names uart_phy_storage_full[3] csrbank1_tuning_word0_w[3]
1 1
.names uart_phy_storage_full[4] csrbank1_tuning_word0_w[4]
1 1
.names uart_phy_storage_full[5] csrbank1_tuning_word0_w[5]
1 1
.names uart_phy_storage_full[6] csrbank1_tuning_word0_w[6]
1 1
.names uart_phy_storage_full[7] csrbank1_tuning_word0_w[7]
1 1
.names csrbank0_rxempty_r csrbank1_tuning_word1_r[0]
1 1
.names interface_dat_w[1] csrbank1_tuning_word1_r[1]
1 1
.names interface_dat_w[2] csrbank1_tuning_word1_r[2]
1 1
.names interface_dat_w[3] csrbank1_tuning_word1_r[3]
1 1
.names interface_dat_w[4] csrbank1_tuning_word1_r[4]
1 1
.names interface_dat_w[5] csrbank1_tuning_word1_r[5]
1 1
.names interface_dat_w[6] csrbank1_tuning_word1_r[6]
1 1
.names interface_dat_w[7] csrbank1_tuning_word1_r[7]
1 1
.names uart_phy_storage_full[8] csrbank1_tuning_word1_w[0]
1 1
.names uart_phy_storage_full[9] csrbank1_tuning_word1_w[1]
1 1
.names uart_phy_storage_full[10] csrbank1_tuning_word1_w[2]
1 1
.names uart_phy_storage_full[11] csrbank1_tuning_word1_w[3]
1 1
.names uart_phy_storage_full[12] csrbank1_tuning_word1_w[4]
1 1
.names uart_phy_storage_full[13] csrbank1_tuning_word1_w[5]
1 1
.names uart_phy_storage_full[14] csrbank1_tuning_word1_w[6]
1 1
.names uart_phy_storage_full[15] csrbank1_tuning_word1_w[7]
1 1
.names csrbank0_rxempty_r csrbank1_tuning_word2_r[0]
1 1
.names interface_dat_w[1] csrbank1_tuning_word2_r[1]
1 1
.names interface_dat_w[2] csrbank1_tuning_word2_r[2]
1 1
.names interface_dat_w[3] csrbank1_tuning_word2_r[3]
1 1
.names interface_dat_w[4] csrbank1_tuning_word2_r[4]
1 1
.names interface_dat_w[5] csrbank1_tuning_word2_r[5]
1 1
.names interface_dat_w[6] csrbank1_tuning_word2_r[6]
1 1
.names interface_dat_w[7] csrbank1_tuning_word2_r[7]
1 1
.names uart_phy_storage_full[16] csrbank1_tuning_word2_w[0]
1 1
.names uart_phy_storage_full[17] csrbank1_tuning_word2_w[1]
1 1
.names uart_phy_storage_full[18] csrbank1_tuning_word2_w[2]
1 1
.names uart_phy_storage_full[19] csrbank1_tuning_word2_w[3]
1 1
.names uart_phy_storage_full[20] csrbank1_tuning_word2_w[4]
1 1
.names uart_phy_storage_full[21] csrbank1_tuning_word2_w[5]
1 1
.names uart_phy_storage_full[22] csrbank1_tuning_word2_w[6]
1 1
.names uart_phy_storage_full[23] csrbank1_tuning_word2_w[7]
1 1
.names csrbank0_rxempty_r csrbank1_tuning_word3_r[0]
1 1
.names interface_dat_w[1] csrbank1_tuning_word3_r[1]
1 1
.names interface_dat_w[2] csrbank1_tuning_word3_r[2]
1 1
.names interface_dat_w[3] csrbank1_tuning_word3_r[3]
1 1
.names interface_dat_w[4] csrbank1_tuning_word3_r[4]
1 1
.names interface_dat_w[5] csrbank1_tuning_word3_r[5]
1 1
.names interface_dat_w[6] csrbank1_tuning_word3_r[6]
1 1
.names interface_dat_w[7] csrbank1_tuning_word3_r[7]
1 1
.names uart_phy_storage_full[24] csrbank1_tuning_word3_w[0]
1 1
.names uart_phy_storage_full[25] csrbank1_tuning_word3_w[1]
1 1
.names uart_phy_storage_full[26] csrbank1_tuning_word3_w[2]
1 1
.names uart_phy_storage_full[27] csrbank1_tuning_word3_w[3]
1 1
.names uart_phy_storage_full[28] csrbank1_tuning_word3_w[4]
1 1
.names uart_phy_storage_full[29] csrbank1_tuning_word3_w[5]
1 1
.names uart_phy_storage_full[30] csrbank1_tuning_word3_w[6]
1 1
.names uart_phy_storage_full[31] csrbank1_tuning_word3_w[7]
1 1
.names $undef d_adr_o[0]
1 1
.names $undef d_adr_o[1]
1 1
.names lm32_cpu.load_store_unit.d_adr_o[2] d_adr_o[2]
1 1
.names lm32_cpu.load_store_unit.d_adr_o[3] d_adr_o[3]
1 1
.names lm32_cpu.load_store_unit.d_adr_o[4] d_adr_o[4]
1 1
.names lm32_cpu.load_store_unit.d_adr_o[5] d_adr_o[5]
1 1
.names lm32_cpu.load_store_unit.d_adr_o[6] d_adr_o[6]
1 1
.names lm32_cpu.load_store_unit.d_adr_o[7] d_adr_o[7]
1 1
.names lm32_cpu.load_store_unit.d_adr_o[8] d_adr_o[8]
1 1
.names lm32_cpu.load_store_unit.d_adr_o[9] d_adr_o[9]
1 1
.names lm32_cpu.load_store_unit.d_adr_o[10] d_adr_o[10]
1 1
.names lm32_cpu.load_store_unit.d_adr_o[11] d_adr_o[11]
1 1
.names lm32_cpu.load_store_unit.d_adr_o[12] d_adr_o[12]
1 1
.names lm32_cpu.load_store_unit.d_adr_o[13] d_adr_o[13]
1 1
.names lm32_cpu.load_store_unit.d_adr_o[14] d_adr_o[14]
1 1
.names lm32_cpu.load_store_unit.d_adr_o[15] d_adr_o[15]
1 1
.names $undef d_adr_o[16]
1 1
.names $undef d_adr_o[17]
1 1
.names $undef d_adr_o[18]
1 1
.names $undef d_adr_o[19]
1 1
.names $undef d_adr_o[20]
1 1
.names $undef d_adr_o[21]
1 1
.names $undef d_adr_o[22]
1 1
.names $undef d_adr_o[23]
1 1
.names $undef d_adr_o[24]
1 1
.names $undef d_adr_o[25]
1 1
.names $undef d_adr_o[26]
1 1
.names $undef d_adr_o[27]
1 1
.names lm32_cpu.load_store_unit.d_adr_o[28] d_adr_o[28]
1 1
.names lm32_cpu.load_store_unit.d_adr_o[29] d_adr_o[29]
1 1
.names lm32_cpu.load_store_unit.d_adr_o[30] d_adr_o[30]
1 1
.names $undef d_adr_o[31]
1 1
.names lm32_cpu.load_store_unit.d_adr_o[2] dbus_adr[0]
1 1
.names lm32_cpu.load_store_unit.d_adr_o[3] dbus_adr[1]
1 1
.names lm32_cpu.load_store_unit.d_adr_o[4] dbus_adr[2]
1 1
.names lm32_cpu.load_store_unit.d_adr_o[5] dbus_adr[3]
1 1
.names lm32_cpu.load_store_unit.d_adr_o[6] dbus_adr[4]
1 1
.names lm32_cpu.load_store_unit.d_adr_o[7] dbus_adr[5]
1 1
.names lm32_cpu.load_store_unit.d_adr_o[8] dbus_adr[6]
1 1
.names lm32_cpu.load_store_unit.d_adr_o[9] dbus_adr[7]
1 1
.names lm32_cpu.load_store_unit.d_adr_o[10] dbus_adr[8]
1 1
.names lm32_cpu.load_store_unit.d_adr_o[11] dbus_adr[9]
1 1
.names lm32_cpu.load_store_unit.d_adr_o[12] dbus_adr[10]
1 1
.names lm32_cpu.load_store_unit.d_adr_o[13] dbus_adr[11]
1 1
.names lm32_cpu.load_store_unit.d_adr_o[14] dbus_adr[12]
1 1
.names lm32_cpu.load_store_unit.d_adr_o[15] dbus_adr[13]
1 1
.names $undef dbus_adr[14]
1 1
.names $undef dbus_adr[15]
1 1
.names $undef dbus_adr[16]
1 1
.names $undef dbus_adr[17]
1 1
.names $undef dbus_adr[18]
1 1
.names $undef dbus_adr[19]
1 1
.names $undef dbus_adr[20]
1 1
.names $undef dbus_adr[21]
1 1
.names $undef dbus_adr[22]
1 1
.names $undef dbus_adr[23]
1 1
.names $undef dbus_adr[24]
1 1
.names $undef dbus_adr[25]
1 1
.names lm32_cpu.load_store_unit.d_adr_o[28] dbus_adr[26]
1 1
.names lm32_cpu.load_store_unit.d_adr_o[29] dbus_adr[27]
1 1
.names lm32_cpu.load_store_unit.d_adr_o[30] dbus_adr[28]
1 1
.names $undef dbus_adr[29]
1 1
.names lm32_cpu.load_store_unit.d_cyc_o dbus_cyc
1 1
.names lm32_cpu.instruction_unit.i_dat_i[0] dbus_dat_r[0]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[1] dbus_dat_r[1]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[2] dbus_dat_r[2]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[3] dbus_dat_r[3]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[4] dbus_dat_r[4]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[5] dbus_dat_r[5]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[6] dbus_dat_r[6]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[7] dbus_dat_r[7]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[8] dbus_dat_r[8]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[9] dbus_dat_r[9]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[10] dbus_dat_r[10]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[11] dbus_dat_r[11]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[12] dbus_dat_r[12]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[13] dbus_dat_r[13]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[14] dbus_dat_r[14]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[15] dbus_dat_r[15]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[16] dbus_dat_r[16]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[17] dbus_dat_r[17]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[18] dbus_dat_r[18]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[19] dbus_dat_r[19]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[20] dbus_dat_r[20]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[21] dbus_dat_r[21]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[22] dbus_dat_r[22]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[23] dbus_dat_r[23]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[24] dbus_dat_r[24]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[25] dbus_dat_r[25]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[26] dbus_dat_r[26]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[27] dbus_dat_r[27]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[28] dbus_dat_r[28]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[29] dbus_dat_r[29]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[30] dbus_dat_r[30]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[31] dbus_dat_r[31]
1 1
.names lm32_cpu.load_store_unit.d_dat_o[0] dbus_dat_w[0]
1 1
.names lm32_cpu.load_store_unit.d_dat_o[1] dbus_dat_w[1]
1 1
.names lm32_cpu.load_store_unit.d_dat_o[2] dbus_dat_w[2]
1 1
.names lm32_cpu.load_store_unit.d_dat_o[3] dbus_dat_w[3]
1 1
.names lm32_cpu.load_store_unit.d_dat_o[4] dbus_dat_w[4]
1 1
.names lm32_cpu.load_store_unit.d_dat_o[5] dbus_dat_w[5]
1 1
.names lm32_cpu.load_store_unit.d_dat_o[6] dbus_dat_w[6]
1 1
.names lm32_cpu.load_store_unit.d_dat_o[7] dbus_dat_w[7]
1 1
.names lm32_cpu.load_store_unit.d_dat_o[8] dbus_dat_w[8]
1 1
.names lm32_cpu.load_store_unit.d_dat_o[9] dbus_dat_w[9]
1 1
.names lm32_cpu.load_store_unit.d_dat_o[10] dbus_dat_w[10]
1 1
.names lm32_cpu.load_store_unit.d_dat_o[11] dbus_dat_w[11]
1 1
.names lm32_cpu.load_store_unit.d_dat_o[12] dbus_dat_w[12]
1 1
.names lm32_cpu.load_store_unit.d_dat_o[13] dbus_dat_w[13]
1 1
.names lm32_cpu.load_store_unit.d_dat_o[14] dbus_dat_w[14]
1 1
.names lm32_cpu.load_store_unit.d_dat_o[15] dbus_dat_w[15]
1 1
.names lm32_cpu.load_store_unit.d_dat_o[16] dbus_dat_w[16]
1 1
.names lm32_cpu.load_store_unit.d_dat_o[17] dbus_dat_w[17]
1 1
.names lm32_cpu.load_store_unit.d_dat_o[18] dbus_dat_w[18]
1 1
.names lm32_cpu.load_store_unit.d_dat_o[19] dbus_dat_w[19]
1 1
.names lm32_cpu.load_store_unit.d_dat_o[20] dbus_dat_w[20]
1 1
.names lm32_cpu.load_store_unit.d_dat_o[21] dbus_dat_w[21]
1 1
.names lm32_cpu.load_store_unit.d_dat_o[22] dbus_dat_w[22]
1 1
.names lm32_cpu.load_store_unit.d_dat_o[23] dbus_dat_w[23]
1 1
.names lm32_cpu.load_store_unit.d_dat_o[24] dbus_dat_w[24]
1 1
.names lm32_cpu.load_store_unit.d_dat_o[25] dbus_dat_w[25]
1 1
.names lm32_cpu.load_store_unit.d_dat_o[26] dbus_dat_w[26]
1 1
.names lm32_cpu.load_store_unit.d_dat_o[27] dbus_dat_w[27]
1 1
.names lm32_cpu.load_store_unit.d_dat_o[28] dbus_dat_w[28]
1 1
.names lm32_cpu.load_store_unit.d_dat_o[29] dbus_dat_w[29]
1 1
.names lm32_cpu.load_store_unit.d_dat_o[30] dbus_dat_w[30]
1 1
.names lm32_cpu.load_store_unit.d_dat_o[31] dbus_dat_w[31]
1 1
.names lm32_cpu.load_store_unit.d_sel_o[0] dbus_sel[0]
1 1
.names lm32_cpu.load_store_unit.d_sel_o[1] dbus_sel[1]
1 1
.names lm32_cpu.load_store_unit.d_sel_o[2] dbus_sel[2]
1 1
.names lm32_cpu.load_store_unit.d_sel_o[3] dbus_sel[3]
1 1
.names lm32_cpu.load_store_unit.d_stb_o dbus_stb
1 1
.names lm32_cpu.load_store_unit.d_we_o dbus_we
1 1
.names $undef i_adr_o[0]
1 1
.names $undef i_adr_o[1]
1 1
.names lm32_cpu.instruction_unit.i_adr_o[2] i_adr_o[2]
1 1
.names lm32_cpu.instruction_unit.i_adr_o[3] i_adr_o[3]
1 1
.names lm32_cpu.instruction_unit.i_adr_o[4] i_adr_o[4]
1 1
.names lm32_cpu.instruction_unit.i_adr_o[5] i_adr_o[5]
1 1
.names lm32_cpu.instruction_unit.i_adr_o[6] i_adr_o[6]
1 1
.names lm32_cpu.instruction_unit.i_adr_o[7] i_adr_o[7]
1 1
.names lm32_cpu.instruction_unit.i_adr_o[8] i_adr_o[8]
1 1
.names lm32_cpu.instruction_unit.i_adr_o[9] i_adr_o[9]
1 1
.names lm32_cpu.instruction_unit.i_adr_o[10] i_adr_o[10]
1 1
.names lm32_cpu.instruction_unit.i_adr_o[11] i_adr_o[11]
1 1
.names lm32_cpu.instruction_unit.i_adr_o[12] i_adr_o[12]
1 1
.names lm32_cpu.instruction_unit.i_adr_o[13] i_adr_o[13]
1 1
.names lm32_cpu.instruction_unit.i_adr_o[14] i_adr_o[14]
1 1
.names lm32_cpu.instruction_unit.i_adr_o[15] i_adr_o[15]
1 1
.names $undef i_adr_o[16]
1 1
.names $undef i_adr_o[17]
1 1
.names $undef i_adr_o[18]
1 1
.names $undef i_adr_o[19]
1 1
.names $undef i_adr_o[20]
1 1
.names $undef i_adr_o[21]
1 1
.names $undef i_adr_o[22]
1 1
.names $undef i_adr_o[23]
1 1
.names $undef i_adr_o[24]
1 1
.names $undef i_adr_o[25]
1 1
.names $undef i_adr_o[26]
1 1
.names $undef i_adr_o[27]
1 1
.names lm32_cpu.instruction_unit.i_adr_o[28] i_adr_o[28]
1 1
.names lm32_cpu.instruction_unit.i_adr_o[29] i_adr_o[29]
1 1
.names lm32_cpu.instruction_unit.i_adr_o[30] i_adr_o[30]
1 1
.names $undef i_adr_o[31]
1 1
.names lm32_cpu.instruction_unit.i_adr_o[2] ibus_adr[0]
1 1
.names lm32_cpu.instruction_unit.i_adr_o[3] ibus_adr[1]
1 1
.names lm32_cpu.instruction_unit.i_adr_o[4] ibus_adr[2]
1 1
.names lm32_cpu.instruction_unit.i_adr_o[5] ibus_adr[3]
1 1
.names lm32_cpu.instruction_unit.i_adr_o[6] ibus_adr[4]
1 1
.names lm32_cpu.instruction_unit.i_adr_o[7] ibus_adr[5]
1 1
.names lm32_cpu.instruction_unit.i_adr_o[8] ibus_adr[6]
1 1
.names lm32_cpu.instruction_unit.i_adr_o[9] ibus_adr[7]
1 1
.names lm32_cpu.instruction_unit.i_adr_o[10] ibus_adr[8]
1 1
.names lm32_cpu.instruction_unit.i_adr_o[11] ibus_adr[9]
1 1
.names lm32_cpu.instruction_unit.i_adr_o[12] ibus_adr[10]
1 1
.names lm32_cpu.instruction_unit.i_adr_o[13] ibus_adr[11]
1 1
.names lm32_cpu.instruction_unit.i_adr_o[14] ibus_adr[12]
1 1
.names lm32_cpu.instruction_unit.i_adr_o[15] ibus_adr[13]
1 1
.names $undef ibus_adr[14]
1 1
.names $undef ibus_adr[15]
1 1
.names $undef ibus_adr[16]
1 1
.names $undef ibus_adr[17]
1 1
.names $undef ibus_adr[18]
1 1
.names $undef ibus_adr[19]
1 1
.names $undef ibus_adr[20]
1 1
.names $undef ibus_adr[21]
1 1
.names $undef ibus_adr[22]
1 1
.names $undef ibus_adr[23]
1 1
.names $undef ibus_adr[24]
1 1
.names $undef ibus_adr[25]
1 1
.names lm32_cpu.instruction_unit.i_adr_o[28] ibus_adr[26]
1 1
.names lm32_cpu.instruction_unit.i_adr_o[29] ibus_adr[27]
1 1
.names lm32_cpu.instruction_unit.i_adr_o[30] ibus_adr[28]
1 1
.names $undef ibus_adr[29]
1 1
.names lm32_cpu.instruction_unit.i_cyc_o ibus_cyc
1 1
.names lm32_cpu.instruction_unit.i_dat_i[0] ibus_dat_r[0]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[1] ibus_dat_r[1]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[2] ibus_dat_r[2]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[3] ibus_dat_r[3]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[4] ibus_dat_r[4]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[5] ibus_dat_r[5]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[6] ibus_dat_r[6]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[7] ibus_dat_r[7]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[8] ibus_dat_r[8]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[9] ibus_dat_r[9]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[10] ibus_dat_r[10]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[11] ibus_dat_r[11]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[12] ibus_dat_r[12]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[13] ibus_dat_r[13]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[14] ibus_dat_r[14]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[15] ibus_dat_r[15]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[16] ibus_dat_r[16]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[17] ibus_dat_r[17]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[18] ibus_dat_r[18]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[19] ibus_dat_r[19]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[20] ibus_dat_r[20]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[21] ibus_dat_r[21]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[22] ibus_dat_r[22]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[23] ibus_dat_r[23]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[24] ibus_dat_r[24]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[25] ibus_dat_r[25]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[26] ibus_dat_r[26]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[27] ibus_dat_r[27]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[28] ibus_dat_r[28]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[29] ibus_dat_r[29]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[30] ibus_dat_r[30]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[31] ibus_dat_r[31]
1 1
.names lm32_cpu.instruction_unit.i_stb_o ibus_stb
1 1
.names interface_adr[0] interface0_bank_bus_adr[0]
1 1
.names interface_adr[1] interface0_bank_bus_adr[1]
1 1
.names interface_adr[2] interface0_bank_bus_adr[2]
1 1
.names $undef interface0_bank_bus_adr[3]
1 1
.names $undef interface0_bank_bus_adr[4]
1 1
.names $undef interface0_bank_bus_adr[5]
1 1
.names $undef interface0_bank_bus_adr[6]
1 1
.names $undef interface0_bank_bus_adr[7]
1 1
.names $undef interface0_bank_bus_adr[8]
1 1
.names interface_adr[9] interface0_bank_bus_adr[9]
1 1
.names interface_adr[10] interface0_bank_bus_adr[10]
1 1
.names interface_adr[11] interface0_bank_bus_adr[11]
1 1
.names interface_adr[12] interface0_bank_bus_adr[12]
1 1
.names interface_adr[13] interface0_bank_bus_adr[13]
1 1
.names csrbank0_rxempty_r interface0_bank_bus_dat_w[0]
1 1
.names interface_dat_w[1] interface0_bank_bus_dat_w[1]
1 1
.names interface_dat_w[2] interface0_bank_bus_dat_w[2]
1 1
.names interface_dat_w[3] interface0_bank_bus_dat_w[3]
1 1
.names interface_dat_w[4] interface0_bank_bus_dat_w[4]
1 1
.names interface_dat_w[5] interface0_bank_bus_dat_w[5]
1 1
.names interface_dat_w[6] interface0_bank_bus_dat_w[6]
1 1
.names interface_dat_w[7] interface0_bank_bus_dat_w[7]
1 1
.names interface_we interface0_bank_bus_we
1 1
.names interface_adr[0] interface1_bank_bus_adr[0]
1 1
.names interface_adr[1] interface1_bank_bus_adr[1]
1 1
.names interface_adr[2] interface1_bank_bus_adr[2]
1 1
.names $undef interface1_bank_bus_adr[3]
1 1
.names $undef interface1_bank_bus_adr[4]
1 1
.names $undef interface1_bank_bus_adr[5]
1 1
.names $undef interface1_bank_bus_adr[6]
1 1
.names $undef interface1_bank_bus_adr[7]
1 1
.names $undef interface1_bank_bus_adr[8]
1 1
.names interface_adr[9] interface1_bank_bus_adr[9]
1 1
.names interface_adr[10] interface1_bank_bus_adr[10]
1 1
.names interface_adr[11] interface1_bank_bus_adr[11]
1 1
.names interface_adr[12] interface1_bank_bus_adr[12]
1 1
.names interface_adr[13] interface1_bank_bus_adr[13]
1 1
.names csrbank0_rxempty_r interface1_bank_bus_dat_w[0]
1 1
.names interface_dat_w[1] interface1_bank_bus_dat_w[1]
1 1
.names interface_dat_w[2] interface1_bank_bus_dat_w[2]
1 1
.names interface_dat_w[3] interface1_bank_bus_dat_w[3]
1 1
.names interface_dat_w[4] interface1_bank_bus_dat_w[4]
1 1
.names interface_dat_w[5] interface1_bank_bus_dat_w[5]
1 1
.names interface_dat_w[6] interface1_bank_bus_dat_w[6]
1 1
.names interface_dat_w[7] interface1_bank_bus_dat_w[7]
1 1
.names interface_we interface1_bank_bus_we
1 1
.names $undef interface_adr[3]
1 1
.names $undef interface_adr[4]
1 1
.names $undef interface_adr[5]
1 1
.names $undef interface_adr[6]
1 1
.names $undef interface_adr[7]
1 1
.names $undef interface_adr[8]
1 1
.names csrbank0_rxempty_r interface_dat_w[0]
1 1
.names $undef lm32_cpu.D_ADR_O[0]
1 1
.names $undef lm32_cpu.D_ADR_O[1]
1 1
.names lm32_cpu.load_store_unit.d_adr_o[2] lm32_cpu.D_ADR_O[2]
1 1
.names lm32_cpu.load_store_unit.d_adr_o[3] lm32_cpu.D_ADR_O[3]
1 1
.names lm32_cpu.load_store_unit.d_adr_o[4] lm32_cpu.D_ADR_O[4]
1 1
.names lm32_cpu.load_store_unit.d_adr_o[5] lm32_cpu.D_ADR_O[5]
1 1
.names lm32_cpu.load_store_unit.d_adr_o[6] lm32_cpu.D_ADR_O[6]
1 1
.names lm32_cpu.load_store_unit.d_adr_o[7] lm32_cpu.D_ADR_O[7]
1 1
.names lm32_cpu.load_store_unit.d_adr_o[8] lm32_cpu.D_ADR_O[8]
1 1
.names lm32_cpu.load_store_unit.d_adr_o[9] lm32_cpu.D_ADR_O[9]
1 1
.names lm32_cpu.load_store_unit.d_adr_o[10] lm32_cpu.D_ADR_O[10]
1 1
.names lm32_cpu.load_store_unit.d_adr_o[11] lm32_cpu.D_ADR_O[11]
1 1
.names lm32_cpu.load_store_unit.d_adr_o[12] lm32_cpu.D_ADR_O[12]
1 1
.names lm32_cpu.load_store_unit.d_adr_o[13] lm32_cpu.D_ADR_O[13]
1 1
.names lm32_cpu.load_store_unit.d_adr_o[14] lm32_cpu.D_ADR_O[14]
1 1
.names lm32_cpu.load_store_unit.d_adr_o[15] lm32_cpu.D_ADR_O[15]
1 1
.names $undef lm32_cpu.D_ADR_O[16]
1 1
.names $undef lm32_cpu.D_ADR_O[17]
1 1
.names $undef lm32_cpu.D_ADR_O[18]
1 1
.names $undef lm32_cpu.D_ADR_O[19]
1 1
.names $undef lm32_cpu.D_ADR_O[20]
1 1
.names $undef lm32_cpu.D_ADR_O[21]
1 1
.names $undef lm32_cpu.D_ADR_O[22]
1 1
.names $undef lm32_cpu.D_ADR_O[23]
1 1
.names $undef lm32_cpu.D_ADR_O[24]
1 1
.names $undef lm32_cpu.D_ADR_O[25]
1 1
.names $undef lm32_cpu.D_ADR_O[26]
1 1
.names $undef lm32_cpu.D_ADR_O[27]
1 1
.names lm32_cpu.load_store_unit.d_adr_o[28] lm32_cpu.D_ADR_O[28]
1 1
.names lm32_cpu.load_store_unit.d_adr_o[29] lm32_cpu.D_ADR_O[29]
1 1
.names lm32_cpu.load_store_unit.d_adr_o[30] lm32_cpu.D_ADR_O[30]
1 1
.names $undef lm32_cpu.D_ADR_O[31]
1 1
.names lm32_cpu.load_store_unit.d_cyc_o lm32_cpu.D_CYC_O
1 1
.names lm32_cpu.instruction_unit.i_dat_i[0] lm32_cpu.D_DAT_I[0]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[1] lm32_cpu.D_DAT_I[1]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[2] lm32_cpu.D_DAT_I[2]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[3] lm32_cpu.D_DAT_I[3]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[4] lm32_cpu.D_DAT_I[4]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[5] lm32_cpu.D_DAT_I[5]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[6] lm32_cpu.D_DAT_I[6]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[7] lm32_cpu.D_DAT_I[7]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[8] lm32_cpu.D_DAT_I[8]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[9] lm32_cpu.D_DAT_I[9]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[10] lm32_cpu.D_DAT_I[10]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[11] lm32_cpu.D_DAT_I[11]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[12] lm32_cpu.D_DAT_I[12]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[13] lm32_cpu.D_DAT_I[13]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[14] lm32_cpu.D_DAT_I[14]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[15] lm32_cpu.D_DAT_I[15]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[16] lm32_cpu.D_DAT_I[16]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[17] lm32_cpu.D_DAT_I[17]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[18] lm32_cpu.D_DAT_I[18]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[19] lm32_cpu.D_DAT_I[19]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[20] lm32_cpu.D_DAT_I[20]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[21] lm32_cpu.D_DAT_I[21]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[22] lm32_cpu.D_DAT_I[22]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[23] lm32_cpu.D_DAT_I[23]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[24] lm32_cpu.D_DAT_I[24]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[25] lm32_cpu.D_DAT_I[25]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[26] lm32_cpu.D_DAT_I[26]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[27] lm32_cpu.D_DAT_I[27]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[28] lm32_cpu.D_DAT_I[28]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[29] lm32_cpu.D_DAT_I[29]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[30] lm32_cpu.D_DAT_I[30]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[31] lm32_cpu.D_DAT_I[31]
1 1
.names lm32_cpu.load_store_unit.d_dat_o[0] lm32_cpu.D_DAT_O[0]
1 1
.names lm32_cpu.load_store_unit.d_dat_o[1] lm32_cpu.D_DAT_O[1]
1 1
.names lm32_cpu.load_store_unit.d_dat_o[2] lm32_cpu.D_DAT_O[2]
1 1
.names lm32_cpu.load_store_unit.d_dat_o[3] lm32_cpu.D_DAT_O[3]
1 1
.names lm32_cpu.load_store_unit.d_dat_o[4] lm32_cpu.D_DAT_O[4]
1 1
.names lm32_cpu.load_store_unit.d_dat_o[5] lm32_cpu.D_DAT_O[5]
1 1
.names lm32_cpu.load_store_unit.d_dat_o[6] lm32_cpu.D_DAT_O[6]
1 1
.names lm32_cpu.load_store_unit.d_dat_o[7] lm32_cpu.D_DAT_O[7]
1 1
.names lm32_cpu.load_store_unit.d_dat_o[8] lm32_cpu.D_DAT_O[8]
1 1
.names lm32_cpu.load_store_unit.d_dat_o[9] lm32_cpu.D_DAT_O[9]
1 1
.names lm32_cpu.load_store_unit.d_dat_o[10] lm32_cpu.D_DAT_O[10]
1 1
.names lm32_cpu.load_store_unit.d_dat_o[11] lm32_cpu.D_DAT_O[11]
1 1
.names lm32_cpu.load_store_unit.d_dat_o[12] lm32_cpu.D_DAT_O[12]
1 1
.names lm32_cpu.load_store_unit.d_dat_o[13] lm32_cpu.D_DAT_O[13]
1 1
.names lm32_cpu.load_store_unit.d_dat_o[14] lm32_cpu.D_DAT_O[14]
1 1
.names lm32_cpu.load_store_unit.d_dat_o[15] lm32_cpu.D_DAT_O[15]
1 1
.names lm32_cpu.load_store_unit.d_dat_o[16] lm32_cpu.D_DAT_O[16]
1 1
.names lm32_cpu.load_store_unit.d_dat_o[17] lm32_cpu.D_DAT_O[17]
1 1
.names lm32_cpu.load_store_unit.d_dat_o[18] lm32_cpu.D_DAT_O[18]
1 1
.names lm32_cpu.load_store_unit.d_dat_o[19] lm32_cpu.D_DAT_O[19]
1 1
.names lm32_cpu.load_store_unit.d_dat_o[20] lm32_cpu.D_DAT_O[20]
1 1
.names lm32_cpu.load_store_unit.d_dat_o[21] lm32_cpu.D_DAT_O[21]
1 1
.names lm32_cpu.load_store_unit.d_dat_o[22] lm32_cpu.D_DAT_O[22]
1 1
.names lm32_cpu.load_store_unit.d_dat_o[23] lm32_cpu.D_DAT_O[23]
1 1
.names lm32_cpu.load_store_unit.d_dat_o[24] lm32_cpu.D_DAT_O[24]
1 1
.names lm32_cpu.load_store_unit.d_dat_o[25] lm32_cpu.D_DAT_O[25]
1 1
.names lm32_cpu.load_store_unit.d_dat_o[26] lm32_cpu.D_DAT_O[26]
1 1
.names lm32_cpu.load_store_unit.d_dat_o[27] lm32_cpu.D_DAT_O[27]
1 1
.names lm32_cpu.load_store_unit.d_dat_o[28] lm32_cpu.D_DAT_O[28]
1 1
.names lm32_cpu.load_store_unit.d_dat_o[29] lm32_cpu.D_DAT_O[29]
1 1
.names lm32_cpu.load_store_unit.d_dat_o[30] lm32_cpu.D_DAT_O[30]
1 1
.names lm32_cpu.load_store_unit.d_dat_o[31] lm32_cpu.D_DAT_O[31]
1 1
.names lm32_cpu.load_store_unit.d_sel_o[0] lm32_cpu.D_SEL_O[0]
1 1
.names lm32_cpu.load_store_unit.d_sel_o[1] lm32_cpu.D_SEL_O[1]
1 1
.names lm32_cpu.load_store_unit.d_sel_o[2] lm32_cpu.D_SEL_O[2]
1 1
.names lm32_cpu.load_store_unit.d_sel_o[3] lm32_cpu.D_SEL_O[3]
1 1
.names lm32_cpu.load_store_unit.d_stb_o lm32_cpu.D_STB_O
1 1
.names lm32_cpu.load_store_unit.d_we_o lm32_cpu.D_WE_O
1 1
.names $undef lm32_cpu.I_ADR_O[0]
1 1
.names $undef lm32_cpu.I_ADR_O[1]
1 1
.names lm32_cpu.instruction_unit.i_adr_o[2] lm32_cpu.I_ADR_O[2]
1 1
.names lm32_cpu.instruction_unit.i_adr_o[3] lm32_cpu.I_ADR_O[3]
1 1
.names lm32_cpu.instruction_unit.i_adr_o[4] lm32_cpu.I_ADR_O[4]
1 1
.names lm32_cpu.instruction_unit.i_adr_o[5] lm32_cpu.I_ADR_O[5]
1 1
.names lm32_cpu.instruction_unit.i_adr_o[6] lm32_cpu.I_ADR_O[6]
1 1
.names lm32_cpu.instruction_unit.i_adr_o[7] lm32_cpu.I_ADR_O[7]
1 1
.names lm32_cpu.instruction_unit.i_adr_o[8] lm32_cpu.I_ADR_O[8]
1 1
.names lm32_cpu.instruction_unit.i_adr_o[9] lm32_cpu.I_ADR_O[9]
1 1
.names lm32_cpu.instruction_unit.i_adr_o[10] lm32_cpu.I_ADR_O[10]
1 1
.names lm32_cpu.instruction_unit.i_adr_o[11] lm32_cpu.I_ADR_O[11]
1 1
.names lm32_cpu.instruction_unit.i_adr_o[12] lm32_cpu.I_ADR_O[12]
1 1
.names lm32_cpu.instruction_unit.i_adr_o[13] lm32_cpu.I_ADR_O[13]
1 1
.names lm32_cpu.instruction_unit.i_adr_o[14] lm32_cpu.I_ADR_O[14]
1 1
.names lm32_cpu.instruction_unit.i_adr_o[15] lm32_cpu.I_ADR_O[15]
1 1
.names $undef lm32_cpu.I_ADR_O[16]
1 1
.names $undef lm32_cpu.I_ADR_O[17]
1 1
.names $undef lm32_cpu.I_ADR_O[18]
1 1
.names $undef lm32_cpu.I_ADR_O[19]
1 1
.names $undef lm32_cpu.I_ADR_O[20]
1 1
.names $undef lm32_cpu.I_ADR_O[21]
1 1
.names $undef lm32_cpu.I_ADR_O[22]
1 1
.names $undef lm32_cpu.I_ADR_O[23]
1 1
.names $undef lm32_cpu.I_ADR_O[24]
1 1
.names $undef lm32_cpu.I_ADR_O[25]
1 1
.names $undef lm32_cpu.I_ADR_O[26]
1 1
.names $undef lm32_cpu.I_ADR_O[27]
1 1
.names lm32_cpu.instruction_unit.i_adr_o[28] lm32_cpu.I_ADR_O[28]
1 1
.names lm32_cpu.instruction_unit.i_adr_o[29] lm32_cpu.I_ADR_O[29]
1 1
.names lm32_cpu.instruction_unit.i_adr_o[30] lm32_cpu.I_ADR_O[30]
1 1
.names $undef lm32_cpu.I_ADR_O[31]
1 1
.names lm32_cpu.instruction_unit.i_cyc_o lm32_cpu.I_CYC_O
1 1
.names lm32_cpu.instruction_unit.i_dat_i[0] lm32_cpu.I_DAT_I[0]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[1] lm32_cpu.I_DAT_I[1]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[2] lm32_cpu.I_DAT_I[2]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[3] lm32_cpu.I_DAT_I[3]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[4] lm32_cpu.I_DAT_I[4]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[5] lm32_cpu.I_DAT_I[5]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[6] lm32_cpu.I_DAT_I[6]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[7] lm32_cpu.I_DAT_I[7]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[8] lm32_cpu.I_DAT_I[8]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[9] lm32_cpu.I_DAT_I[9]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[10] lm32_cpu.I_DAT_I[10]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[11] lm32_cpu.I_DAT_I[11]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[12] lm32_cpu.I_DAT_I[12]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[13] lm32_cpu.I_DAT_I[13]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[14] lm32_cpu.I_DAT_I[14]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[15] lm32_cpu.I_DAT_I[15]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[16] lm32_cpu.I_DAT_I[16]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[17] lm32_cpu.I_DAT_I[17]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[18] lm32_cpu.I_DAT_I[18]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[19] lm32_cpu.I_DAT_I[19]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[20] lm32_cpu.I_DAT_I[20]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[21] lm32_cpu.I_DAT_I[21]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[22] lm32_cpu.I_DAT_I[22]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[23] lm32_cpu.I_DAT_I[23]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[24] lm32_cpu.I_DAT_I[24]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[25] lm32_cpu.I_DAT_I[25]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[26] lm32_cpu.I_DAT_I[26]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[27] lm32_cpu.I_DAT_I[27]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[28] lm32_cpu.I_DAT_I[28]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[29] lm32_cpu.I_DAT_I[29]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[30] lm32_cpu.I_DAT_I[30]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[31] lm32_cpu.I_DAT_I[31]
1 1
.names lm32_cpu.instruction_unit.i_stb_o lm32_cpu.I_STB_O
1 1
.names lm32_cpu.adder_op_x lm32_cpu.adder.adder_op_x
1 1
.names lm32_cpu.adder_op_x_n lm32_cpu.adder.adder_op_x_n
1 1
.names lm32_cpu.adder_op_x_n lm32_cpu.adder.addsub.Add_Sub
1 1
.names lm32_cpu.adder_op_x lm32_cpu.adder.addsub.Cin
1 1
.names lm32_cpu.operand_0_x[0] lm32_cpu.adder.addsub.DataA[0]
1 1
.names lm32_cpu.operand_0_x[1] lm32_cpu.adder.addsub.DataA[1]
1 1
.names lm32_cpu.operand_0_x[2] lm32_cpu.adder.addsub.DataA[2]
1 1
.names lm32_cpu.operand_0_x[3] lm32_cpu.adder.addsub.DataA[3]
1 1
.names lm32_cpu.operand_0_x[4] lm32_cpu.adder.addsub.DataA[4]
1 1
.names lm32_cpu.operand_0_x[5] lm32_cpu.adder.addsub.DataA[5]
1 1
.names lm32_cpu.operand_0_x[6] lm32_cpu.adder.addsub.DataA[6]
1 1
.names lm32_cpu.operand_0_x[7] lm32_cpu.adder.addsub.DataA[7]
1 1
.names lm32_cpu.operand_0_x[8] lm32_cpu.adder.addsub.DataA[8]
1 1
.names lm32_cpu.operand_0_x[9] lm32_cpu.adder.addsub.DataA[9]
1 1
.names lm32_cpu.operand_0_x[10] lm32_cpu.adder.addsub.DataA[10]
1 1
.names lm32_cpu.operand_0_x[11] lm32_cpu.adder.addsub.DataA[11]
1 1
.names lm32_cpu.operand_0_x[12] lm32_cpu.adder.addsub.DataA[12]
1 1
.names lm32_cpu.operand_0_x[13] lm32_cpu.adder.addsub.DataA[13]
1 1
.names lm32_cpu.operand_0_x[14] lm32_cpu.adder.addsub.DataA[14]
1 1
.names lm32_cpu.operand_0_x[15] lm32_cpu.adder.addsub.DataA[15]
1 1
.names lm32_cpu.operand_0_x[16] lm32_cpu.adder.addsub.DataA[16]
1 1
.names lm32_cpu.operand_0_x[17] lm32_cpu.adder.addsub.DataA[17]
1 1
.names lm32_cpu.operand_0_x[18] lm32_cpu.adder.addsub.DataA[18]
1 1
.names lm32_cpu.operand_0_x[19] lm32_cpu.adder.addsub.DataA[19]
1 1
.names lm32_cpu.operand_0_x[20] lm32_cpu.adder.addsub.DataA[20]
1 1
.names lm32_cpu.operand_0_x[21] lm32_cpu.adder.addsub.DataA[21]
1 1
.names lm32_cpu.operand_0_x[22] lm32_cpu.adder.addsub.DataA[22]
1 1
.names lm32_cpu.operand_0_x[23] lm32_cpu.adder.addsub.DataA[23]
1 1
.names lm32_cpu.operand_0_x[24] lm32_cpu.adder.addsub.DataA[24]
1 1
.names lm32_cpu.operand_0_x[25] lm32_cpu.adder.addsub.DataA[25]
1 1
.names lm32_cpu.operand_0_x[26] lm32_cpu.adder.addsub.DataA[26]
1 1
.names lm32_cpu.operand_0_x[27] lm32_cpu.adder.addsub.DataA[27]
1 1
.names lm32_cpu.operand_0_x[28] lm32_cpu.adder.addsub.DataA[28]
1 1
.names lm32_cpu.operand_0_x[29] lm32_cpu.adder.addsub.DataA[29]
1 1
.names lm32_cpu.operand_0_x[30] lm32_cpu.adder.addsub.DataA[30]
1 1
.names lm32_cpu.adder.a_sign lm32_cpu.adder.addsub.DataA[31]
1 1
.names lm32_cpu.operand_1_x[0] lm32_cpu.adder.addsub.DataB[0]
1 1
.names lm32_cpu.operand_1_x[1] lm32_cpu.adder.addsub.DataB[1]
1 1
.names lm32_cpu.operand_1_x[2] lm32_cpu.adder.addsub.DataB[2]
1 1
.names lm32_cpu.operand_1_x[3] lm32_cpu.adder.addsub.DataB[3]
1 1
.names lm32_cpu.operand_1_x[4] lm32_cpu.adder.addsub.DataB[4]
1 1
.names lm32_cpu.operand_1_x[5] lm32_cpu.adder.addsub.DataB[5]
1 1
.names lm32_cpu.operand_1_x[6] lm32_cpu.adder.addsub.DataB[6]
1 1
.names lm32_cpu.operand_1_x[7] lm32_cpu.adder.addsub.DataB[7]
1 1
.names lm32_cpu.operand_1_x[8] lm32_cpu.adder.addsub.DataB[8]
1 1
.names lm32_cpu.operand_1_x[9] lm32_cpu.adder.addsub.DataB[9]
1 1
.names lm32_cpu.operand_1_x[10] lm32_cpu.adder.addsub.DataB[10]
1 1
.names lm32_cpu.operand_1_x[11] lm32_cpu.adder.addsub.DataB[11]
1 1
.names lm32_cpu.operand_1_x[12] lm32_cpu.adder.addsub.DataB[12]
1 1
.names lm32_cpu.operand_1_x[13] lm32_cpu.adder.addsub.DataB[13]
1 1
.names lm32_cpu.operand_1_x[14] lm32_cpu.adder.addsub.DataB[14]
1 1
.names lm32_cpu.operand_1_x[15] lm32_cpu.adder.addsub.DataB[15]
1 1
.names lm32_cpu.operand_1_x[16] lm32_cpu.adder.addsub.DataB[16]
1 1
.names lm32_cpu.operand_1_x[17] lm32_cpu.adder.addsub.DataB[17]
1 1
.names lm32_cpu.operand_1_x[18] lm32_cpu.adder.addsub.DataB[18]
1 1
.names lm32_cpu.operand_1_x[19] lm32_cpu.adder.addsub.DataB[19]
1 1
.names lm32_cpu.operand_1_x[20] lm32_cpu.adder.addsub.DataB[20]
1 1
.names lm32_cpu.operand_1_x[21] lm32_cpu.adder.addsub.DataB[21]
1 1
.names lm32_cpu.operand_1_x[22] lm32_cpu.adder.addsub.DataB[22]
1 1
.names lm32_cpu.operand_1_x[23] lm32_cpu.adder.addsub.DataB[23]
1 1
.names lm32_cpu.operand_1_x[24] lm32_cpu.adder.addsub.DataB[24]
1 1
.names lm32_cpu.operand_1_x[25] lm32_cpu.adder.addsub.DataB[25]
1 1
.names lm32_cpu.operand_1_x[26] lm32_cpu.adder.addsub.DataB[26]
1 1
.names lm32_cpu.operand_1_x[27] lm32_cpu.adder.addsub.DataB[27]
1 1
.names lm32_cpu.operand_1_x[28] lm32_cpu.adder.addsub.DataB[28]
1 1
.names lm32_cpu.operand_1_x[29] lm32_cpu.adder.addsub.DataB[29]
1 1
.names lm32_cpu.operand_1_x[30] lm32_cpu.adder.addsub.DataB[30]
1 1
.names lm32_cpu.adder.b_sign lm32_cpu.adder.addsub.DataB[31]
1 1
.names lm32_cpu.operand_0_x[0] lm32_cpu.adder.operand_0_x[0]
1 1
.names lm32_cpu.operand_0_x[1] lm32_cpu.adder.operand_0_x[1]
1 1
.names lm32_cpu.operand_0_x[2] lm32_cpu.adder.operand_0_x[2]
1 1
.names lm32_cpu.operand_0_x[3] lm32_cpu.adder.operand_0_x[3]
1 1
.names lm32_cpu.operand_0_x[4] lm32_cpu.adder.operand_0_x[4]
1 1
.names lm32_cpu.operand_0_x[5] lm32_cpu.adder.operand_0_x[5]
1 1
.names lm32_cpu.operand_0_x[6] lm32_cpu.adder.operand_0_x[6]
1 1
.names lm32_cpu.operand_0_x[7] lm32_cpu.adder.operand_0_x[7]
1 1
.names lm32_cpu.operand_0_x[8] lm32_cpu.adder.operand_0_x[8]
1 1
.names lm32_cpu.operand_0_x[9] lm32_cpu.adder.operand_0_x[9]
1 1
.names lm32_cpu.operand_0_x[10] lm32_cpu.adder.operand_0_x[10]
1 1
.names lm32_cpu.operand_0_x[11] lm32_cpu.adder.operand_0_x[11]
1 1
.names lm32_cpu.operand_0_x[12] lm32_cpu.adder.operand_0_x[12]
1 1
.names lm32_cpu.operand_0_x[13] lm32_cpu.adder.operand_0_x[13]
1 1
.names lm32_cpu.operand_0_x[14] lm32_cpu.adder.operand_0_x[14]
1 1
.names lm32_cpu.operand_0_x[15] lm32_cpu.adder.operand_0_x[15]
1 1
.names lm32_cpu.operand_0_x[16] lm32_cpu.adder.operand_0_x[16]
1 1
.names lm32_cpu.operand_0_x[17] lm32_cpu.adder.operand_0_x[17]
1 1
.names lm32_cpu.operand_0_x[18] lm32_cpu.adder.operand_0_x[18]
1 1
.names lm32_cpu.operand_0_x[19] lm32_cpu.adder.operand_0_x[19]
1 1
.names lm32_cpu.operand_0_x[20] lm32_cpu.adder.operand_0_x[20]
1 1
.names lm32_cpu.operand_0_x[21] lm32_cpu.adder.operand_0_x[21]
1 1
.names lm32_cpu.operand_0_x[22] lm32_cpu.adder.operand_0_x[22]
1 1
.names lm32_cpu.operand_0_x[23] lm32_cpu.adder.operand_0_x[23]
1 1
.names lm32_cpu.operand_0_x[24] lm32_cpu.adder.operand_0_x[24]
1 1
.names lm32_cpu.operand_0_x[25] lm32_cpu.adder.operand_0_x[25]
1 1
.names lm32_cpu.operand_0_x[26] lm32_cpu.adder.operand_0_x[26]
1 1
.names lm32_cpu.operand_0_x[27] lm32_cpu.adder.operand_0_x[27]
1 1
.names lm32_cpu.operand_0_x[28] lm32_cpu.adder.operand_0_x[28]
1 1
.names lm32_cpu.operand_0_x[29] lm32_cpu.adder.operand_0_x[29]
1 1
.names lm32_cpu.operand_0_x[30] lm32_cpu.adder.operand_0_x[30]
1 1
.names lm32_cpu.adder.a_sign lm32_cpu.adder.operand_0_x[31]
1 1
.names lm32_cpu.operand_1_x[0] lm32_cpu.adder.operand_1_x[0]
1 1
.names lm32_cpu.operand_1_x[1] lm32_cpu.adder.operand_1_x[1]
1 1
.names lm32_cpu.operand_1_x[2] lm32_cpu.adder.operand_1_x[2]
1 1
.names lm32_cpu.operand_1_x[3] lm32_cpu.adder.operand_1_x[3]
1 1
.names lm32_cpu.operand_1_x[4] lm32_cpu.adder.operand_1_x[4]
1 1
.names lm32_cpu.operand_1_x[5] lm32_cpu.adder.operand_1_x[5]
1 1
.names lm32_cpu.operand_1_x[6] lm32_cpu.adder.operand_1_x[6]
1 1
.names lm32_cpu.operand_1_x[7] lm32_cpu.adder.operand_1_x[7]
1 1
.names lm32_cpu.operand_1_x[8] lm32_cpu.adder.operand_1_x[8]
1 1
.names lm32_cpu.operand_1_x[9] lm32_cpu.adder.operand_1_x[9]
1 1
.names lm32_cpu.operand_1_x[10] lm32_cpu.adder.operand_1_x[10]
1 1
.names lm32_cpu.operand_1_x[11] lm32_cpu.adder.operand_1_x[11]
1 1
.names lm32_cpu.operand_1_x[12] lm32_cpu.adder.operand_1_x[12]
1 1
.names lm32_cpu.operand_1_x[13] lm32_cpu.adder.operand_1_x[13]
1 1
.names lm32_cpu.operand_1_x[14] lm32_cpu.adder.operand_1_x[14]
1 1
.names lm32_cpu.operand_1_x[15] lm32_cpu.adder.operand_1_x[15]
1 1
.names lm32_cpu.operand_1_x[16] lm32_cpu.adder.operand_1_x[16]
1 1
.names lm32_cpu.operand_1_x[17] lm32_cpu.adder.operand_1_x[17]
1 1
.names lm32_cpu.operand_1_x[18] lm32_cpu.adder.operand_1_x[18]
1 1
.names lm32_cpu.operand_1_x[19] lm32_cpu.adder.operand_1_x[19]
1 1
.names lm32_cpu.operand_1_x[20] lm32_cpu.adder.operand_1_x[20]
1 1
.names lm32_cpu.operand_1_x[21] lm32_cpu.adder.operand_1_x[21]
1 1
.names lm32_cpu.operand_1_x[22] lm32_cpu.adder.operand_1_x[22]
1 1
.names lm32_cpu.operand_1_x[23] lm32_cpu.adder.operand_1_x[23]
1 1
.names lm32_cpu.operand_1_x[24] lm32_cpu.adder.operand_1_x[24]
1 1
.names lm32_cpu.operand_1_x[25] lm32_cpu.adder.operand_1_x[25]
1 1
.names lm32_cpu.operand_1_x[26] lm32_cpu.adder.operand_1_x[26]
1 1
.names lm32_cpu.operand_1_x[27] lm32_cpu.adder.operand_1_x[27]
1 1
.names lm32_cpu.operand_1_x[28] lm32_cpu.adder.operand_1_x[28]
1 1
.names lm32_cpu.operand_1_x[29] lm32_cpu.adder.operand_1_x[29]
1 1
.names lm32_cpu.operand_1_x[30] lm32_cpu.adder.operand_1_x[30]
1 1
.names lm32_cpu.adder.b_sign lm32_cpu.adder.operand_1_x[31]
1 1
.names lm32_cpu.instruction_unit.instruction_d[0] lm32_cpu.branch_offset_d[2]
1 1
.names lm32_cpu.instruction_unit.instruction_d[1] lm32_cpu.branch_offset_d[3]
1 1
.names lm32_cpu.instruction_unit.instruction_d[2] lm32_cpu.branch_offset_d[4]
1 1
.names lm32_cpu.instruction_unit.instruction_d[3] lm32_cpu.branch_offset_d[5]
1 1
.names lm32_cpu.instruction_unit.instruction_d[4] lm32_cpu.branch_offset_d[6]
1 1
.names lm32_cpu.instruction_unit.instruction_d[5] lm32_cpu.branch_offset_d[7]
1 1
.names lm32_cpu.instruction_unit.instruction_d[6] lm32_cpu.branch_offset_d[8]
1 1
.names lm32_cpu.instruction_unit.instruction_d[7] lm32_cpu.branch_offset_d[9]
1 1
.names lm32_cpu.instruction_unit.instruction_d[8] lm32_cpu.branch_offset_d[10]
1 1
.names lm32_cpu.instruction_unit.instruction_d[9] lm32_cpu.branch_offset_d[11]
1 1
.names lm32_cpu.instruction_unit.instruction_d[10] lm32_cpu.branch_offset_d[12]
1 1
.names lm32_cpu.instruction_unit.instruction_d[11] lm32_cpu.branch_offset_d[13]
1 1
.names lm32_cpu.instruction_unit.instruction_d[12] lm32_cpu.branch_offset_d[14]
1 1
.names lm32_cpu.instruction_unit.instruction_d[13] lm32_cpu.branch_offset_d[15]
1 1
.names lm32_cpu.instruction_unit.instruction_d[14] lm32_cpu.branch_offset_d[16]
1 1
.names lm32_cpu.instruction_unit.instruction_d[15] lm32_cpu.branch_offset_d[17]
1 1
.names lm32_cpu.branch_offset_d[31] lm32_cpu.branch_offset_d[27]
1 1
.names lm32_cpu.branch_offset_d[31] lm32_cpu.branch_offset_d[28]
1 1
.names lm32_cpu.branch_offset_d[31] lm32_cpu.branch_offset_d[29]
1 1
.names lm32_cpu.branch_offset_d[31] lm32_cpu.branch_offset_d[30]
1 1
.names lm32_cpu.branch_target_d[16] lm32_cpu.branch_predict_address_d[16]
1 1
.names lm32_cpu.branch_target_d[17] lm32_cpu.branch_predict_address_d[17]
1 1
.names lm32_cpu.branch_target_d[18] lm32_cpu.branch_predict_address_d[18]
1 1
.names lm32_cpu.branch_target_d[19] lm32_cpu.branch_predict_address_d[19]
1 1
.names lm32_cpu.branch_target_d[20] lm32_cpu.branch_predict_address_d[20]
1 1
.names lm32_cpu.branch_target_d[21] lm32_cpu.branch_predict_address_d[21]
1 1
.names lm32_cpu.branch_target_d[22] lm32_cpu.branch_predict_address_d[22]
1 1
.names lm32_cpu.branch_target_d[23] lm32_cpu.branch_predict_address_d[23]
1 1
.names lm32_cpu.branch_target_d[24] lm32_cpu.branch_predict_address_d[24]
1 1
.names lm32_cpu.branch_target_d[25] lm32_cpu.branch_predict_address_d[25]
1 1
.names lm32_cpu.branch_target_d[26] lm32_cpu.branch_predict_address_d[26]
1 1
.names lm32_cpu.branch_target_d[27] lm32_cpu.branch_predict_address_d[27]
1 1
.names lm32_cpu.branch_target_d[31] lm32_cpu.branch_predict_address_d[31]
1 1
.names lm32_cpu.instruction_unit.bus_error_d lm32_cpu.bus_error_d
1 1
.names clk16 lm32_cpu.clk_i
1 1
.names lm32_cpu.instruction_unit.instruction_d[26] lm32_cpu.condition_d[0]
1 1
.names lm32_cpu.instruction_unit.instruction_d[27] lm32_cpu.condition_d[1]
1 1
.names lm32_cpu.decoder.sign_extend lm32_cpu.condition_d[2]
1 1
.names lm32_cpu.instruction_unit.instruction_d[21] lm32_cpu.csr_d[0]
1 1
.names lm32_cpu.instruction_unit.instruction_d[22] lm32_cpu.csr_d[1]
1 1
.names lm32_cpu.instruction_unit.instruction_d[23] lm32_cpu.csr_d[2]
1 1
.names lm32_cpu.data_bus_error_seen lm32_cpu.data_bus_error_exception
1 1
.names lm32_cpu.adder_op_d lm32_cpu.decoder.adder_op
1 1
.names lm32_cpu.branch_d lm32_cpu.decoder.branch
1 1
.names lm32_cpu.instruction_unit.instruction_d[0] lm32_cpu.decoder.branch_immediate[0]
1 1
.names lm32_cpu.instruction_unit.instruction_d[1] lm32_cpu.decoder.branch_immediate[1]
1 1
.names lm32_cpu.instruction_unit.instruction_d[2] lm32_cpu.decoder.branch_immediate[2]
1 1
.names lm32_cpu.instruction_unit.instruction_d[3] lm32_cpu.decoder.branch_immediate[3]
1 1
.names lm32_cpu.instruction_unit.instruction_d[4] lm32_cpu.decoder.branch_immediate[4]
1 1
.names lm32_cpu.instruction_unit.instruction_d[5] lm32_cpu.decoder.branch_immediate[5]
1 1
.names lm32_cpu.instruction_unit.instruction_d[6] lm32_cpu.decoder.branch_immediate[6]
1 1
.names lm32_cpu.instruction_unit.instruction_d[7] lm32_cpu.decoder.branch_immediate[7]
1 1
.names lm32_cpu.instruction_unit.instruction_d[8] lm32_cpu.decoder.branch_immediate[8]
1 1
.names lm32_cpu.instruction_unit.instruction_d[9] lm32_cpu.decoder.branch_immediate[9]
1 1
.names lm32_cpu.instruction_unit.instruction_d[10] lm32_cpu.decoder.branch_immediate[10]
1 1
.names lm32_cpu.instruction_unit.instruction_d[11] lm32_cpu.decoder.branch_immediate[11]
1 1
.names lm32_cpu.instruction_unit.instruction_d[12] lm32_cpu.decoder.branch_immediate[12]
1 1
.names lm32_cpu.instruction_unit.instruction_d[13] lm32_cpu.decoder.branch_immediate[13]
1 1
.names lm32_cpu.instruction_unit.instruction_d[14] lm32_cpu.decoder.branch_immediate[14]
1 1
.names lm32_cpu.instruction_unit.instruction_d[15] lm32_cpu.decoder.branch_immediate[15]
1 1
.names lm32_cpu.instruction_unit.instruction_d[15] lm32_cpu.decoder.branch_immediate[16]
1 1
.names lm32_cpu.instruction_unit.instruction_d[15] lm32_cpu.decoder.branch_immediate[17]
1 1
.names lm32_cpu.instruction_unit.instruction_d[15] lm32_cpu.decoder.branch_immediate[18]
1 1
.names lm32_cpu.instruction_unit.instruction_d[15] lm32_cpu.decoder.branch_immediate[19]
1 1
.names lm32_cpu.instruction_unit.instruction_d[15] lm32_cpu.decoder.branch_immediate[20]
1 1
.names lm32_cpu.instruction_unit.instruction_d[15] lm32_cpu.decoder.branch_immediate[21]
1 1
.names lm32_cpu.instruction_unit.instruction_d[15] lm32_cpu.decoder.branch_immediate[22]
1 1
.names lm32_cpu.instruction_unit.instruction_d[15] lm32_cpu.decoder.branch_immediate[23]
1 1
.names lm32_cpu.instruction_unit.instruction_d[15] lm32_cpu.decoder.branch_immediate[24]
1 1
.names lm32_cpu.instruction_unit.instruction_d[15] lm32_cpu.decoder.branch_immediate[25]
1 1
.names lm32_cpu.instruction_unit.instruction_d[15] lm32_cpu.decoder.branch_immediate[26]
1 1
.names lm32_cpu.instruction_unit.instruction_d[15] lm32_cpu.decoder.branch_immediate[27]
1 1
.names lm32_cpu.instruction_unit.instruction_d[15] lm32_cpu.decoder.branch_immediate[28]
1 1
.names lm32_cpu.instruction_unit.instruction_d[15] lm32_cpu.decoder.branch_immediate[29]
1 1
.names lm32_cpu.instruction_unit.instruction_d[15] lm32_cpu.decoder.branch_immediate[30]
1 1
.names lm32_cpu.instruction_unit.instruction_d[15] lm32_cpu.decoder.branch_immediate[31]
1 1
.names lm32_cpu.instruction_unit.instruction_d[0] lm32_cpu.decoder.branch_offset[2]
1 1
.names lm32_cpu.instruction_unit.instruction_d[1] lm32_cpu.decoder.branch_offset[3]
1 1
.names lm32_cpu.instruction_unit.instruction_d[2] lm32_cpu.decoder.branch_offset[4]
1 1
.names lm32_cpu.instruction_unit.instruction_d[3] lm32_cpu.decoder.branch_offset[5]
1 1
.names lm32_cpu.instruction_unit.instruction_d[4] lm32_cpu.decoder.branch_offset[6]
1 1
.names lm32_cpu.instruction_unit.instruction_d[5] lm32_cpu.decoder.branch_offset[7]
1 1
.names lm32_cpu.instruction_unit.instruction_d[6] lm32_cpu.decoder.branch_offset[8]
1 1
.names lm32_cpu.instruction_unit.instruction_d[7] lm32_cpu.decoder.branch_offset[9]
1 1
.names lm32_cpu.instruction_unit.instruction_d[8] lm32_cpu.decoder.branch_offset[10]
1 1
.names lm32_cpu.instruction_unit.instruction_d[9] lm32_cpu.decoder.branch_offset[11]
1 1
.names lm32_cpu.instruction_unit.instruction_d[10] lm32_cpu.decoder.branch_offset[12]
1 1
.names lm32_cpu.instruction_unit.instruction_d[11] lm32_cpu.decoder.branch_offset[13]
1 1
.names lm32_cpu.instruction_unit.instruction_d[12] lm32_cpu.decoder.branch_offset[14]
1 1
.names lm32_cpu.instruction_unit.instruction_d[13] lm32_cpu.decoder.branch_offset[15]
1 1
.names lm32_cpu.instruction_unit.instruction_d[14] lm32_cpu.decoder.branch_offset[16]
1 1
.names lm32_cpu.instruction_unit.instruction_d[15] lm32_cpu.decoder.branch_offset[17]
1 1
.names lm32_cpu.branch_offset_d[18] lm32_cpu.decoder.branch_offset[18]
1 1
.names lm32_cpu.branch_offset_d[19] lm32_cpu.decoder.branch_offset[19]
1 1
.names lm32_cpu.branch_offset_d[20] lm32_cpu.decoder.branch_offset[20]
1 1
.names lm32_cpu.branch_offset_d[21] lm32_cpu.decoder.branch_offset[21]
1 1
.names lm32_cpu.branch_offset_d[22] lm32_cpu.decoder.branch_offset[22]
1 1
.names lm32_cpu.branch_offset_d[23] lm32_cpu.decoder.branch_offset[23]
1 1
.names lm32_cpu.branch_offset_d[24] lm32_cpu.decoder.branch_offset[24]
1 1
.names lm32_cpu.branch_offset_d[25] lm32_cpu.decoder.branch_offset[25]
1 1
.names lm32_cpu.branch_offset_d[26] lm32_cpu.decoder.branch_offset[26]
1 1
.names lm32_cpu.branch_offset_d[31] lm32_cpu.decoder.branch_offset[27]
1 1
.names lm32_cpu.branch_offset_d[31] lm32_cpu.decoder.branch_offset[28]
1 1
.names lm32_cpu.branch_offset_d[31] lm32_cpu.decoder.branch_offset[29]
1 1
.names lm32_cpu.branch_offset_d[31] lm32_cpu.decoder.branch_offset[30]
1 1
.names lm32_cpu.branch_offset_d[31] lm32_cpu.decoder.branch_offset[31]
1 1
.names lm32_cpu.instruction_unit.instruction_d[0] lm32_cpu.decoder.call_immediate[0]
1 1
.names lm32_cpu.instruction_unit.instruction_d[1] lm32_cpu.decoder.call_immediate[1]
1 1
.names lm32_cpu.instruction_unit.instruction_d[2] lm32_cpu.decoder.call_immediate[2]
1 1
.names lm32_cpu.instruction_unit.instruction_d[3] lm32_cpu.decoder.call_immediate[3]
1 1
.names lm32_cpu.instruction_unit.instruction_d[4] lm32_cpu.decoder.call_immediate[4]
1 1
.names lm32_cpu.instruction_unit.instruction_d[5] lm32_cpu.decoder.call_immediate[5]
1 1
.names lm32_cpu.instruction_unit.instruction_d[6] lm32_cpu.decoder.call_immediate[6]
1 1
.names lm32_cpu.instruction_unit.instruction_d[7] lm32_cpu.decoder.call_immediate[7]
1 1
.names lm32_cpu.instruction_unit.instruction_d[8] lm32_cpu.decoder.call_immediate[8]
1 1
.names lm32_cpu.instruction_unit.instruction_d[9] lm32_cpu.decoder.call_immediate[9]
1 1
.names lm32_cpu.instruction_unit.instruction_d[10] lm32_cpu.decoder.call_immediate[10]
1 1
.names lm32_cpu.instruction_unit.instruction_d[11] lm32_cpu.decoder.call_immediate[11]
1 1
.names lm32_cpu.instruction_unit.instruction_d[12] lm32_cpu.decoder.call_immediate[12]
1 1
.names lm32_cpu.instruction_unit.instruction_d[13] lm32_cpu.decoder.call_immediate[13]
1 1
.names lm32_cpu.instruction_unit.instruction_d[14] lm32_cpu.decoder.call_immediate[14]
1 1
.names lm32_cpu.instruction_unit.instruction_d[15] lm32_cpu.decoder.call_immediate[15]
1 1
.names lm32_cpu.instruction_unit.instruction_d[16] lm32_cpu.decoder.call_immediate[16]
1 1
.names lm32_cpu.instruction_unit.instruction_d[17] lm32_cpu.decoder.call_immediate[17]
1 1
.names lm32_cpu.instruction_unit.instruction_d[18] lm32_cpu.decoder.call_immediate[18]
1 1
.names lm32_cpu.instruction_unit.instruction_d[19] lm32_cpu.decoder.call_immediate[19]
1 1
.names lm32_cpu.instruction_unit.instruction_d[20] lm32_cpu.decoder.call_immediate[20]
1 1
.names lm32_cpu.instruction_unit.instruction_d[21] lm32_cpu.decoder.call_immediate[21]
1 1
.names lm32_cpu.instruction_unit.instruction_d[22] lm32_cpu.decoder.call_immediate[22]
1 1
.names lm32_cpu.instruction_unit.instruction_d[23] lm32_cpu.decoder.call_immediate[23]
1 1
.names lm32_cpu.instruction_unit.instruction_d[24] lm32_cpu.decoder.call_immediate[24]
1 1
.names lm32_cpu.instruction_unit.instruction_d[25] lm32_cpu.decoder.call_immediate[25]
1 1
.names lm32_cpu.instruction_unit.instruction_d[25] lm32_cpu.decoder.call_immediate[26]
1 1
.names lm32_cpu.instruction_unit.instruction_d[25] lm32_cpu.decoder.call_immediate[27]
1 1
.names lm32_cpu.instruction_unit.instruction_d[25] lm32_cpu.decoder.call_immediate[28]
1 1
.names lm32_cpu.instruction_unit.instruction_d[25] lm32_cpu.decoder.call_immediate[29]
1 1
.names lm32_cpu.instruction_unit.instruction_d[25] lm32_cpu.decoder.call_immediate[30]
1 1
.names lm32_cpu.instruction_unit.instruction_d[25] lm32_cpu.decoder.call_immediate[31]
1 1
.names lm32_cpu.instruction_unit.instruction_d[26] lm32_cpu.decoder.condition[0]
1 1
.names lm32_cpu.instruction_unit.instruction_d[27] lm32_cpu.decoder.condition[1]
1 1
.names lm32_cpu.decoder.sign_extend lm32_cpu.decoder.condition[2]
1 1
.names lm32_cpu.csr_write_enable_d lm32_cpu.decoder.csr_write_enable
1 1
.names lm32_cpu.eret_d lm32_cpu.decoder.eret
1 1
.names lm32_cpu.instruction_unit.instruction_d[0] lm32_cpu.decoder.extended_immediate[0]
1 1
.names lm32_cpu.instruction_unit.instruction_d[1] lm32_cpu.decoder.extended_immediate[1]
1 1
.names lm32_cpu.instruction_unit.instruction_d[2] lm32_cpu.decoder.extended_immediate[2]
1 1
.names lm32_cpu.instruction_unit.instruction_d[3] lm32_cpu.decoder.extended_immediate[3]
1 1
.names lm32_cpu.instruction_unit.instruction_d[4] lm32_cpu.decoder.extended_immediate[4]
1 1
.names lm32_cpu.instruction_unit.instruction_d[5] lm32_cpu.decoder.extended_immediate[5]
1 1
.names lm32_cpu.instruction_unit.instruction_d[6] lm32_cpu.decoder.extended_immediate[6]
1 1
.names lm32_cpu.instruction_unit.instruction_d[7] lm32_cpu.decoder.extended_immediate[7]
1 1
.names lm32_cpu.instruction_unit.instruction_d[8] lm32_cpu.decoder.extended_immediate[8]
1 1
.names lm32_cpu.instruction_unit.instruction_d[9] lm32_cpu.decoder.extended_immediate[9]
1 1
.names lm32_cpu.instruction_unit.instruction_d[10] lm32_cpu.decoder.extended_immediate[10]
1 1
.names lm32_cpu.instruction_unit.instruction_d[11] lm32_cpu.decoder.extended_immediate[11]
1 1
.names lm32_cpu.instruction_unit.instruction_d[12] lm32_cpu.decoder.extended_immediate[12]
1 1
.names lm32_cpu.instruction_unit.instruction_d[13] lm32_cpu.decoder.extended_immediate[13]
1 1
.names lm32_cpu.instruction_unit.instruction_d[14] lm32_cpu.decoder.extended_immediate[14]
1 1
.names lm32_cpu.instruction_unit.instruction_d[15] lm32_cpu.decoder.extended_immediate[15]
1 1
.names lm32_cpu.decoder.extended_immediate[31] lm32_cpu.decoder.extended_immediate[16]
1 1
.names lm32_cpu.decoder.extended_immediate[31] lm32_cpu.decoder.extended_immediate[17]
1 1
.names lm32_cpu.decoder.extended_immediate[31] lm32_cpu.decoder.extended_immediate[18]
1 1
.names lm32_cpu.decoder.extended_immediate[31] lm32_cpu.decoder.extended_immediate[19]
1 1
.names lm32_cpu.decoder.extended_immediate[31] lm32_cpu.decoder.extended_immediate[20]
1 1
.names lm32_cpu.decoder.extended_immediate[31] lm32_cpu.decoder.extended_immediate[21]
1 1
.names lm32_cpu.decoder.extended_immediate[31] lm32_cpu.decoder.extended_immediate[22]
1 1
.names lm32_cpu.decoder.extended_immediate[31] lm32_cpu.decoder.extended_immediate[23]
1 1
.names lm32_cpu.decoder.extended_immediate[31] lm32_cpu.decoder.extended_immediate[24]
1 1
.names lm32_cpu.decoder.extended_immediate[31] lm32_cpu.decoder.extended_immediate[25]
1 1
.names lm32_cpu.decoder.extended_immediate[31] lm32_cpu.decoder.extended_immediate[26]
1 1
.names lm32_cpu.decoder.extended_immediate[31] lm32_cpu.decoder.extended_immediate[27]
1 1
.names lm32_cpu.decoder.extended_immediate[31] lm32_cpu.decoder.extended_immediate[28]
1 1
.names lm32_cpu.decoder.extended_immediate[31] lm32_cpu.decoder.extended_immediate[29]
1 1
.names lm32_cpu.decoder.extended_immediate[31] lm32_cpu.decoder.extended_immediate[30]
1 1
.names $false lm32_cpu.decoder.high_immediate[0]
1 1
.names $false lm32_cpu.decoder.high_immediate[1]
1 1
.names $false lm32_cpu.decoder.high_immediate[2]
1 1
.names $false lm32_cpu.decoder.high_immediate[3]
1 1
.names $false lm32_cpu.decoder.high_immediate[4]
1 1
.names $false lm32_cpu.decoder.high_immediate[5]
1 1
.names $false lm32_cpu.decoder.high_immediate[6]
1 1
.names $false lm32_cpu.decoder.high_immediate[7]
1 1
.names $false lm32_cpu.decoder.high_immediate[8]
1 1
.names $false lm32_cpu.decoder.high_immediate[9]
1 1
.names $false lm32_cpu.decoder.high_immediate[10]
1 1
.names $false lm32_cpu.decoder.high_immediate[11]
1 1
.names $false lm32_cpu.decoder.high_immediate[12]
1 1
.names $false lm32_cpu.decoder.high_immediate[13]
1 1
.names $false lm32_cpu.decoder.high_immediate[14]
1 1
.names $false lm32_cpu.decoder.high_immediate[15]
1 1
.names lm32_cpu.instruction_unit.instruction_d[0] lm32_cpu.decoder.high_immediate[16]
1 1
.names lm32_cpu.instruction_unit.instruction_d[1] lm32_cpu.decoder.high_immediate[17]
1 1
.names lm32_cpu.instruction_unit.instruction_d[2] lm32_cpu.decoder.high_immediate[18]
1 1
.names lm32_cpu.instruction_unit.instruction_d[3] lm32_cpu.decoder.high_immediate[19]
1 1
.names lm32_cpu.instruction_unit.instruction_d[4] lm32_cpu.decoder.high_immediate[20]
1 1
.names lm32_cpu.instruction_unit.instruction_d[5] lm32_cpu.decoder.high_immediate[21]
1 1
.names lm32_cpu.instruction_unit.instruction_d[6] lm32_cpu.decoder.high_immediate[22]
1 1
.names lm32_cpu.instruction_unit.instruction_d[7] lm32_cpu.decoder.high_immediate[23]
1 1
.names lm32_cpu.instruction_unit.instruction_d[8] lm32_cpu.decoder.high_immediate[24]
1 1
.names lm32_cpu.instruction_unit.instruction_d[9] lm32_cpu.decoder.high_immediate[25]
1 1
.names lm32_cpu.instruction_unit.instruction_d[10] lm32_cpu.decoder.high_immediate[26]
1 1
.names lm32_cpu.instruction_unit.instruction_d[11] lm32_cpu.decoder.high_immediate[27]
1 1
.names lm32_cpu.instruction_unit.instruction_d[12] lm32_cpu.decoder.high_immediate[28]
1 1
.names lm32_cpu.instruction_unit.instruction_d[13] lm32_cpu.decoder.high_immediate[29]
1 1
.names lm32_cpu.instruction_unit.instruction_d[14] lm32_cpu.decoder.high_immediate[30]
1 1
.names lm32_cpu.instruction_unit.instruction_d[15] lm32_cpu.decoder.high_immediate[31]
1 1
.names lm32_cpu.instruction_unit.instruction_d[0] lm32_cpu.decoder.instruction[0]
1 1
.names lm32_cpu.instruction_unit.instruction_d[1] lm32_cpu.decoder.instruction[1]
1 1
.names lm32_cpu.instruction_unit.instruction_d[2] lm32_cpu.decoder.instruction[2]
1 1
.names lm32_cpu.instruction_unit.instruction_d[3] lm32_cpu.decoder.instruction[3]
1 1
.names lm32_cpu.instruction_unit.instruction_d[4] lm32_cpu.decoder.instruction[4]
1 1
.names lm32_cpu.instruction_unit.instruction_d[5] lm32_cpu.decoder.instruction[5]
1 1
.names lm32_cpu.instruction_unit.instruction_d[6] lm32_cpu.decoder.instruction[6]
1 1
.names lm32_cpu.instruction_unit.instruction_d[7] lm32_cpu.decoder.instruction[7]
1 1
.names lm32_cpu.instruction_unit.instruction_d[8] lm32_cpu.decoder.instruction[8]
1 1
.names lm32_cpu.instruction_unit.instruction_d[9] lm32_cpu.decoder.instruction[9]
1 1
.names lm32_cpu.instruction_unit.instruction_d[10] lm32_cpu.decoder.instruction[10]
1 1
.names lm32_cpu.instruction_unit.instruction_d[11] lm32_cpu.decoder.instruction[11]
1 1
.names lm32_cpu.instruction_unit.instruction_d[12] lm32_cpu.decoder.instruction[12]
1 1
.names lm32_cpu.instruction_unit.instruction_d[13] lm32_cpu.decoder.instruction[13]
1 1
.names lm32_cpu.instruction_unit.instruction_d[14] lm32_cpu.decoder.instruction[14]
1 1
.names lm32_cpu.instruction_unit.instruction_d[15] lm32_cpu.decoder.instruction[15]
1 1
.names lm32_cpu.instruction_unit.instruction_d[16] lm32_cpu.decoder.instruction[16]
1 1
.names lm32_cpu.instruction_unit.instruction_d[17] lm32_cpu.decoder.instruction[17]
1 1
.names lm32_cpu.instruction_unit.instruction_d[18] lm32_cpu.decoder.instruction[18]
1 1
.names lm32_cpu.instruction_unit.instruction_d[19] lm32_cpu.decoder.instruction[19]
1 1
.names lm32_cpu.instruction_unit.instruction_d[20] lm32_cpu.decoder.instruction[20]
1 1
.names lm32_cpu.instruction_unit.instruction_d[21] lm32_cpu.decoder.instruction[21]
1 1
.names lm32_cpu.instruction_unit.instruction_d[22] lm32_cpu.decoder.instruction[22]
1 1
.names lm32_cpu.instruction_unit.instruction_d[23] lm32_cpu.decoder.instruction[23]
1 1
.names lm32_cpu.instruction_unit.instruction_d[24] lm32_cpu.decoder.instruction[24]
1 1
.names lm32_cpu.instruction_unit.instruction_d[25] lm32_cpu.decoder.instruction[25]
1 1
.names lm32_cpu.instruction_unit.instruction_d[26] lm32_cpu.decoder.instruction[26]
1 1
.names lm32_cpu.instruction_unit.instruction_d[27] lm32_cpu.decoder.instruction[27]
1 1
.names lm32_cpu.decoder.sign_extend lm32_cpu.decoder.instruction[28]
1 1
.names lm32_cpu.instruction_unit.instruction_d[29] lm32_cpu.decoder.instruction[29]
1 1
.names lm32_cpu.instruction_unit.instruction_d[30] lm32_cpu.decoder.instruction[30]
1 1
.names lm32_cpu.decoder.select_call_immediate lm32_cpu.decoder.instruction[31]
1 1
.names lm32_cpu.instruction_unit.instruction_d[26] lm32_cpu.decoder.logic_op[0]
1 1
.names lm32_cpu.instruction_unit.instruction_d[27] lm32_cpu.decoder.logic_op[1]
1 1
.names lm32_cpu.decoder.sign_extend lm32_cpu.decoder.logic_op[2]
1 1
.names lm32_cpu.instruction_unit.instruction_d[29] lm32_cpu.decoder.logic_op[3]
1 1
.names lm32_cpu.m_bypass_enable_d lm32_cpu.decoder.m_bypass_enable
1 1
.names lm32_cpu.decoder.cmp lm32_cpu.decoder.m_result_sel_compare
1 1
.names lm32_cpu.csr_write_enable_d lm32_cpu.decoder.op_wcsr
1 1
.names lm32_cpu.instruction_unit.instruction_d[21] lm32_cpu.decoder.read_idx_0[0]
1 1
.names lm32_cpu.instruction_unit.instruction_d[22] lm32_cpu.decoder.read_idx_0[1]
1 1
.names lm32_cpu.instruction_unit.instruction_d[23] lm32_cpu.decoder.read_idx_0[2]
1 1
.names lm32_cpu.instruction_unit.instruction_d[24] lm32_cpu.decoder.read_idx_0[3]
1 1
.names lm32_cpu.instruction_unit.instruction_d[25] lm32_cpu.decoder.read_idx_0[4]
1 1
.names lm32_cpu.instruction_unit.instruction_d[16] lm32_cpu.decoder.read_idx_1[0]
1 1
.names lm32_cpu.instruction_unit.instruction_d[17] lm32_cpu.decoder.read_idx_1[1]
1 1
.names lm32_cpu.instruction_unit.instruction_d[18] lm32_cpu.decoder.read_idx_1[2]
1 1
.names lm32_cpu.instruction_unit.instruction_d[19] lm32_cpu.decoder.read_idx_1[3]
1 1
.names lm32_cpu.instruction_unit.instruction_d[20] lm32_cpu.decoder.read_idx_1[4]
1 1
.names lm32_cpu.scall_d lm32_cpu.decoder.scall
1 1
.names lm32_cpu.instruction_unit.instruction_d[26] lm32_cpu.decoder.size[0]
1 1
.names lm32_cpu.instruction_unit.instruction_d[27] lm32_cpu.decoder.size[1]
1 1
.names lm32_cpu.decoder.load lm32_cpu.decoder.w_result_sel_load
1 1
.names lm32_cpu.write_enable_d lm32_cpu.decoder.write_enable
1 1
.names lm32_cpu.write_idx_d[0] lm32_cpu.decoder.write_idx[0]
1 1
.names lm32_cpu.write_idx_d[1] lm32_cpu.decoder.write_idx[1]
1 1
.names lm32_cpu.write_idx_d[2] lm32_cpu.decoder.write_idx[2]
1 1
.names lm32_cpu.write_idx_d[3] lm32_cpu.decoder.write_idx[3]
1 1
.names lm32_cpu.write_idx_d[4] lm32_cpu.decoder.write_idx[4]
1 1
.names lm32_cpu.x_result_sel_add_d lm32_cpu.decoder.x_result_sel_add
1 1
.names lm32_cpu.decoder.op_rcsr lm32_cpu.decoder.x_result_sel_csr
1 1
.names lm32_cpu.x_result_sel_mc_arith_d lm32_cpu.decoder.x_result_sel_mc_arith
1 1
.names lm32_cpu.x_result_sel_sext_d lm32_cpu.decoder.x_result_sel_sext
1 1
.names lm32_cpu.mc_arithmetic.divide_by_zero_x lm32_cpu.divide_by_zero_exception
1 1
.names lm32_cpu.mc_arithmetic.divide_by_zero_x lm32_cpu.divide_by_zero_x
1 1
.names lm32_cpu.instruction_unit.instruction_d[0] lm32_cpu.instruction_d[0]
1 1
.names lm32_cpu.instruction_unit.instruction_d[1] lm32_cpu.instruction_d[1]
1 1
.names lm32_cpu.instruction_unit.instruction_d[2] lm32_cpu.instruction_d[2]
1 1
.names lm32_cpu.instruction_unit.instruction_d[3] lm32_cpu.instruction_d[3]
1 1
.names lm32_cpu.instruction_unit.instruction_d[4] lm32_cpu.instruction_d[4]
1 1
.names lm32_cpu.instruction_unit.instruction_d[5] lm32_cpu.instruction_d[5]
1 1
.names lm32_cpu.instruction_unit.instruction_d[6] lm32_cpu.instruction_d[6]
1 1
.names lm32_cpu.instruction_unit.instruction_d[7] lm32_cpu.instruction_d[7]
1 1
.names lm32_cpu.instruction_unit.instruction_d[8] lm32_cpu.instruction_d[8]
1 1
.names lm32_cpu.instruction_unit.instruction_d[9] lm32_cpu.instruction_d[9]
1 1
.names lm32_cpu.instruction_unit.instruction_d[10] lm32_cpu.instruction_d[10]
1 1
.names lm32_cpu.instruction_unit.instruction_d[11] lm32_cpu.instruction_d[11]
1 1
.names lm32_cpu.instruction_unit.instruction_d[12] lm32_cpu.instruction_d[12]
1 1
.names lm32_cpu.instruction_unit.instruction_d[13] lm32_cpu.instruction_d[13]
1 1
.names lm32_cpu.instruction_unit.instruction_d[14] lm32_cpu.instruction_d[14]
1 1
.names lm32_cpu.instruction_unit.instruction_d[15] lm32_cpu.instruction_d[15]
1 1
.names lm32_cpu.instruction_unit.instruction_d[16] lm32_cpu.instruction_d[16]
1 1
.names lm32_cpu.instruction_unit.instruction_d[17] lm32_cpu.instruction_d[17]
1 1
.names lm32_cpu.instruction_unit.instruction_d[18] lm32_cpu.instruction_d[18]
1 1
.names lm32_cpu.instruction_unit.instruction_d[19] lm32_cpu.instruction_d[19]
1 1
.names lm32_cpu.instruction_unit.instruction_d[20] lm32_cpu.instruction_d[20]
1 1
.names lm32_cpu.instruction_unit.instruction_d[21] lm32_cpu.instruction_d[21]
1 1
.names lm32_cpu.instruction_unit.instruction_d[22] lm32_cpu.instruction_d[22]
1 1
.names lm32_cpu.instruction_unit.instruction_d[23] lm32_cpu.instruction_d[23]
1 1
.names lm32_cpu.instruction_unit.instruction_d[24] lm32_cpu.instruction_d[24]
1 1
.names lm32_cpu.instruction_unit.instruction_d[25] lm32_cpu.instruction_d[25]
1 1
.names lm32_cpu.instruction_unit.instruction_d[26] lm32_cpu.instruction_d[26]
1 1
.names lm32_cpu.instruction_unit.instruction_d[27] lm32_cpu.instruction_d[27]
1 1
.names lm32_cpu.decoder.sign_extend lm32_cpu.instruction_d[28]
1 1
.names lm32_cpu.instruction_unit.instruction_d[29] lm32_cpu.instruction_d[29]
1 1
.names lm32_cpu.instruction_unit.instruction_d[30] lm32_cpu.instruction_d[30]
1 1
.names lm32_cpu.decoder.select_call_immediate lm32_cpu.instruction_d[31]
1 1
.names lm32_cpu.branch_predict_address_d[2] lm32_cpu.instruction_unit.branch_predict_address_d[2]
1 1
.names lm32_cpu.branch_predict_address_d[3] lm32_cpu.instruction_unit.branch_predict_address_d[3]
1 1
.names lm32_cpu.branch_predict_address_d[4] lm32_cpu.instruction_unit.branch_predict_address_d[4]
1 1
.names lm32_cpu.branch_predict_address_d[5] lm32_cpu.instruction_unit.branch_predict_address_d[5]
1 1
.names lm32_cpu.branch_predict_address_d[6] lm32_cpu.instruction_unit.branch_predict_address_d[6]
1 1
.names lm32_cpu.branch_predict_address_d[7] lm32_cpu.instruction_unit.branch_predict_address_d[7]
1 1
.names lm32_cpu.branch_predict_address_d[8] lm32_cpu.instruction_unit.branch_predict_address_d[8]
1 1
.names lm32_cpu.branch_predict_address_d[9] lm32_cpu.instruction_unit.branch_predict_address_d[9]
1 1
.names lm32_cpu.branch_predict_address_d[10] lm32_cpu.instruction_unit.branch_predict_address_d[10]
1 1
.names lm32_cpu.branch_predict_address_d[11] lm32_cpu.instruction_unit.branch_predict_address_d[11]
1 1
.names lm32_cpu.branch_predict_address_d[12] lm32_cpu.instruction_unit.branch_predict_address_d[12]
1 1
.names lm32_cpu.branch_predict_address_d[13] lm32_cpu.instruction_unit.branch_predict_address_d[13]
1 1
.names lm32_cpu.branch_predict_address_d[14] lm32_cpu.instruction_unit.branch_predict_address_d[14]
1 1
.names lm32_cpu.branch_predict_address_d[15] lm32_cpu.instruction_unit.branch_predict_address_d[15]
1 1
.names lm32_cpu.branch_target_d[16] lm32_cpu.instruction_unit.branch_predict_address_d[16]
1 1
.names lm32_cpu.branch_target_d[17] lm32_cpu.instruction_unit.branch_predict_address_d[17]
1 1
.names lm32_cpu.branch_target_d[18] lm32_cpu.instruction_unit.branch_predict_address_d[18]
1 1
.names lm32_cpu.branch_target_d[19] lm32_cpu.instruction_unit.branch_predict_address_d[19]
1 1
.names lm32_cpu.branch_target_d[20] lm32_cpu.instruction_unit.branch_predict_address_d[20]
1 1
.names lm32_cpu.branch_target_d[21] lm32_cpu.instruction_unit.branch_predict_address_d[21]
1 1
.names lm32_cpu.branch_target_d[22] lm32_cpu.instruction_unit.branch_predict_address_d[22]
1 1
.names lm32_cpu.branch_target_d[23] lm32_cpu.instruction_unit.branch_predict_address_d[23]
1 1
.names lm32_cpu.branch_target_d[24] lm32_cpu.instruction_unit.branch_predict_address_d[24]
1 1
.names lm32_cpu.branch_target_d[25] lm32_cpu.instruction_unit.branch_predict_address_d[25]
1 1
.names lm32_cpu.branch_target_d[26] lm32_cpu.instruction_unit.branch_predict_address_d[26]
1 1
.names lm32_cpu.branch_target_d[27] lm32_cpu.instruction_unit.branch_predict_address_d[27]
1 1
.names lm32_cpu.branch_predict_address_d[28] lm32_cpu.instruction_unit.branch_predict_address_d[28]
1 1
.names lm32_cpu.branch_predict_address_d[29] lm32_cpu.instruction_unit.branch_predict_address_d[29]
1 1
.names lm32_cpu.branch_predict_address_d[30] lm32_cpu.instruction_unit.branch_predict_address_d[30]
1 1
.names lm32_cpu.branch_target_d[31] lm32_cpu.instruction_unit.branch_predict_address_d[31]
1 1
.names lm32_cpu.branch_predict_taken_d lm32_cpu.instruction_unit.branch_predict_taken_d
1 1
.names lm32_cpu.branch_target_m[2] lm32_cpu.instruction_unit.branch_target_m[2]
1 1
.names lm32_cpu.branch_target_m[3] lm32_cpu.instruction_unit.branch_target_m[3]
1 1
.names lm32_cpu.branch_target_m[4] lm32_cpu.instruction_unit.branch_target_m[4]
1 1
.names lm32_cpu.branch_target_m[5] lm32_cpu.instruction_unit.branch_target_m[5]
1 1
.names lm32_cpu.branch_target_m[6] lm32_cpu.instruction_unit.branch_target_m[6]
1 1
.names lm32_cpu.branch_target_m[7] lm32_cpu.instruction_unit.branch_target_m[7]
1 1
.names lm32_cpu.branch_target_m[8] lm32_cpu.instruction_unit.branch_target_m[8]
1 1
.names lm32_cpu.branch_target_m[9] lm32_cpu.instruction_unit.branch_target_m[9]
1 1
.names lm32_cpu.branch_target_m[10] lm32_cpu.instruction_unit.branch_target_m[10]
1 1
.names lm32_cpu.branch_target_m[11] lm32_cpu.instruction_unit.branch_target_m[11]
1 1
.names lm32_cpu.branch_target_m[12] lm32_cpu.instruction_unit.branch_target_m[12]
1 1
.names lm32_cpu.branch_target_m[13] lm32_cpu.instruction_unit.branch_target_m[13]
1 1
.names lm32_cpu.branch_target_m[14] lm32_cpu.instruction_unit.branch_target_m[14]
1 1
.names lm32_cpu.branch_target_m[15] lm32_cpu.instruction_unit.branch_target_m[15]
1 1
.names lm32_cpu.branch_target_m[16] lm32_cpu.instruction_unit.branch_target_m[16]
1 1
.names lm32_cpu.branch_target_m[17] lm32_cpu.instruction_unit.branch_target_m[17]
1 1
.names lm32_cpu.branch_target_m[18] lm32_cpu.instruction_unit.branch_target_m[18]
1 1
.names lm32_cpu.branch_target_m[19] lm32_cpu.instruction_unit.branch_target_m[19]
1 1
.names lm32_cpu.branch_target_m[20] lm32_cpu.instruction_unit.branch_target_m[20]
1 1
.names lm32_cpu.branch_target_m[21] lm32_cpu.instruction_unit.branch_target_m[21]
1 1
.names lm32_cpu.branch_target_m[22] lm32_cpu.instruction_unit.branch_target_m[22]
1 1
.names lm32_cpu.branch_target_m[23] lm32_cpu.instruction_unit.branch_target_m[23]
1 1
.names lm32_cpu.branch_target_m[24] lm32_cpu.instruction_unit.branch_target_m[24]
1 1
.names lm32_cpu.branch_target_m[25] lm32_cpu.instruction_unit.branch_target_m[25]
1 1
.names lm32_cpu.branch_target_m[26] lm32_cpu.instruction_unit.branch_target_m[26]
1 1
.names lm32_cpu.branch_target_m[27] lm32_cpu.instruction_unit.branch_target_m[27]
1 1
.names lm32_cpu.branch_target_m[28] lm32_cpu.instruction_unit.branch_target_m[28]
1 1
.names lm32_cpu.branch_target_m[29] lm32_cpu.instruction_unit.branch_target_m[29]
1 1
.names lm32_cpu.branch_target_m[30] lm32_cpu.instruction_unit.branch_target_m[30]
1 1
.names lm32_cpu.branch_target_m[31] lm32_cpu.instruction_unit.branch_target_m[31]
1 1
.names clk16 lm32_cpu.instruction_unit.clk_i
1 1
.names lm32_cpu.exception_m lm32_cpu.instruction_unit.exception_m
1 1
.names $undef lm32_cpu.instruction_unit.i_adr_o[0]
1 1
.names $undef lm32_cpu.instruction_unit.i_adr_o[1]
1 1
.names $undef lm32_cpu.instruction_unit.i_adr_o[16]
1 1
.names $undef lm32_cpu.instruction_unit.i_adr_o[17]
1 1
.names $undef lm32_cpu.instruction_unit.i_adr_o[18]
1 1
.names $undef lm32_cpu.instruction_unit.i_adr_o[19]
1 1
.names $undef lm32_cpu.instruction_unit.i_adr_o[20]
1 1
.names $undef lm32_cpu.instruction_unit.i_adr_o[21]
1 1
.names $undef lm32_cpu.instruction_unit.i_adr_o[22]
1 1
.names $undef lm32_cpu.instruction_unit.i_adr_o[23]
1 1
.names $undef lm32_cpu.instruction_unit.i_adr_o[24]
1 1
.names $undef lm32_cpu.instruction_unit.i_adr_o[25]
1 1
.names $undef lm32_cpu.instruction_unit.i_adr_o[26]
1 1
.names $undef lm32_cpu.instruction_unit.i_adr_o[27]
1 1
.names $undef lm32_cpu.instruction_unit.i_adr_o[31]
1 1
.names lm32_cpu.decoder.sign_extend lm32_cpu.instruction_unit.instruction_d[28]
1 1
.names lm32_cpu.decoder.select_call_immediate lm32_cpu.instruction_unit.instruction_d[31]
1 1
.names lm32_cpu.instruction_unit.wb_data_f[0] lm32_cpu.instruction_unit.instruction_f[0]
1 1
.names lm32_cpu.instruction_unit.wb_data_f[1] lm32_cpu.instruction_unit.instruction_f[1]
1 1
.names lm32_cpu.instruction_unit.wb_data_f[2] lm32_cpu.instruction_unit.instruction_f[2]
1 1
.names lm32_cpu.instruction_unit.wb_data_f[3] lm32_cpu.instruction_unit.instruction_f[3]
1 1
.names lm32_cpu.instruction_unit.wb_data_f[4] lm32_cpu.instruction_unit.instruction_f[4]
1 1
.names lm32_cpu.instruction_unit.wb_data_f[5] lm32_cpu.instruction_unit.instruction_f[5]
1 1
.names lm32_cpu.instruction_unit.wb_data_f[6] lm32_cpu.instruction_unit.instruction_f[6]
1 1
.names lm32_cpu.instruction_unit.wb_data_f[7] lm32_cpu.instruction_unit.instruction_f[7]
1 1
.names lm32_cpu.instruction_unit.wb_data_f[8] lm32_cpu.instruction_unit.instruction_f[8]
1 1
.names lm32_cpu.instruction_unit.wb_data_f[9] lm32_cpu.instruction_unit.instruction_f[9]
1 1
.names lm32_cpu.instruction_unit.wb_data_f[10] lm32_cpu.instruction_unit.instruction_f[10]
1 1
.names lm32_cpu.instruction_unit.wb_data_f[11] lm32_cpu.instruction_unit.instruction_f[11]
1 1
.names lm32_cpu.instruction_unit.wb_data_f[12] lm32_cpu.instruction_unit.instruction_f[12]
1 1
.names lm32_cpu.instruction_unit.wb_data_f[13] lm32_cpu.instruction_unit.instruction_f[13]
1 1
.names lm32_cpu.instruction_unit.wb_data_f[14] lm32_cpu.instruction_unit.instruction_f[14]
1 1
.names lm32_cpu.instruction_unit.wb_data_f[15] lm32_cpu.instruction_unit.instruction_f[15]
1 1
.names lm32_cpu.instruction_unit.wb_data_f[16] lm32_cpu.instruction_unit.instruction_f[16]
1 1
.names lm32_cpu.instruction_unit.wb_data_f[17] lm32_cpu.instruction_unit.instruction_f[17]
1 1
.names lm32_cpu.instruction_unit.wb_data_f[18] lm32_cpu.instruction_unit.instruction_f[18]
1 1
.names lm32_cpu.instruction_unit.wb_data_f[19] lm32_cpu.instruction_unit.instruction_f[19]
1 1
.names lm32_cpu.instruction_unit.wb_data_f[20] lm32_cpu.instruction_unit.instruction_f[20]
1 1
.names lm32_cpu.instruction_unit.wb_data_f[21] lm32_cpu.instruction_unit.instruction_f[21]
1 1
.names lm32_cpu.instruction_unit.wb_data_f[22] lm32_cpu.instruction_unit.instruction_f[22]
1 1
.names lm32_cpu.instruction_unit.wb_data_f[23] lm32_cpu.instruction_unit.instruction_f[23]
1 1
.names lm32_cpu.instruction_unit.wb_data_f[24] lm32_cpu.instruction_unit.instruction_f[24]
1 1
.names lm32_cpu.instruction_unit.wb_data_f[25] lm32_cpu.instruction_unit.instruction_f[25]
1 1
.names lm32_cpu.instruction_unit.wb_data_f[26] lm32_cpu.instruction_unit.instruction_f[26]
1 1
.names lm32_cpu.instruction_unit.wb_data_f[27] lm32_cpu.instruction_unit.instruction_f[27]
1 1
.names lm32_cpu.instruction_unit.wb_data_f[28] lm32_cpu.instruction_unit.instruction_f[28]
1 1
.names lm32_cpu.instruction_unit.wb_data_f[29] lm32_cpu.instruction_unit.instruction_f[29]
1 1
.names lm32_cpu.instruction_unit.wb_data_f[30] lm32_cpu.instruction_unit.instruction_f[30]
1 1
.names lm32_cpu.instruction_unit.wb_data_f[31] lm32_cpu.instruction_unit.instruction_f[31]
1 1
.names lm32_cpu.valid_d lm32_cpu.instruction_unit.valid_d
1 1
.names lm32_cpu.valid_f lm32_cpu.instruction_unit.valid_f
1 1
.names clk16 lm32_cpu.interrupt_unit.clk_i
1 1
.names lm32_cpu.csr_x[0] lm32_cpu.interrupt_unit.csr[0]
1 1
.names lm32_cpu.csr_x[1] lm32_cpu.interrupt_unit.csr[1]
1 1
.names lm32_cpu.csr_x[2] lm32_cpu.interrupt_unit.csr[2]
1 1
.names lm32_cpu.operand_1_x[0] lm32_cpu.interrupt_unit.csr_write_data[0]
1 1
.names lm32_cpu.operand_1_x[1] lm32_cpu.interrupt_unit.csr_write_data[1]
1 1
.names lm32_cpu.operand_1_x[2] lm32_cpu.interrupt_unit.csr_write_data[2]
1 1
.names lm32_cpu.operand_1_x[3] lm32_cpu.interrupt_unit.csr_write_data[3]
1 1
.names lm32_cpu.operand_1_x[4] lm32_cpu.interrupt_unit.csr_write_data[4]
1 1
.names lm32_cpu.operand_1_x[5] lm32_cpu.interrupt_unit.csr_write_data[5]
1 1
.names lm32_cpu.operand_1_x[6] lm32_cpu.interrupt_unit.csr_write_data[6]
1 1
.names lm32_cpu.operand_1_x[7] lm32_cpu.interrupt_unit.csr_write_data[7]
1 1
.names lm32_cpu.operand_1_x[8] lm32_cpu.interrupt_unit.csr_write_data[8]
1 1
.names lm32_cpu.operand_1_x[9] lm32_cpu.interrupt_unit.csr_write_data[9]
1 1
.names lm32_cpu.operand_1_x[10] lm32_cpu.interrupt_unit.csr_write_data[10]
1 1
.names lm32_cpu.operand_1_x[11] lm32_cpu.interrupt_unit.csr_write_data[11]
1 1
.names lm32_cpu.operand_1_x[12] lm32_cpu.interrupt_unit.csr_write_data[12]
1 1
.names lm32_cpu.operand_1_x[13] lm32_cpu.interrupt_unit.csr_write_data[13]
1 1
.names lm32_cpu.operand_1_x[14] lm32_cpu.interrupt_unit.csr_write_data[14]
1 1
.names lm32_cpu.operand_1_x[15] lm32_cpu.interrupt_unit.csr_write_data[15]
1 1
.names lm32_cpu.operand_1_x[16] lm32_cpu.interrupt_unit.csr_write_data[16]
1 1
.names lm32_cpu.operand_1_x[17] lm32_cpu.interrupt_unit.csr_write_data[17]
1 1
.names lm32_cpu.operand_1_x[18] lm32_cpu.interrupt_unit.csr_write_data[18]
1 1
.names lm32_cpu.operand_1_x[19] lm32_cpu.interrupt_unit.csr_write_data[19]
1 1
.names lm32_cpu.operand_1_x[20] lm32_cpu.interrupt_unit.csr_write_data[20]
1 1
.names lm32_cpu.operand_1_x[21] lm32_cpu.interrupt_unit.csr_write_data[21]
1 1
.names lm32_cpu.operand_1_x[22] lm32_cpu.interrupt_unit.csr_write_data[22]
1 1
.names lm32_cpu.operand_1_x[23] lm32_cpu.interrupt_unit.csr_write_data[23]
1 1
.names lm32_cpu.operand_1_x[24] lm32_cpu.interrupt_unit.csr_write_data[24]
1 1
.names lm32_cpu.operand_1_x[25] lm32_cpu.interrupt_unit.csr_write_data[25]
1 1
.names lm32_cpu.operand_1_x[26] lm32_cpu.interrupt_unit.csr_write_data[26]
1 1
.names lm32_cpu.operand_1_x[27] lm32_cpu.interrupt_unit.csr_write_data[27]
1 1
.names lm32_cpu.operand_1_x[28] lm32_cpu.interrupt_unit.csr_write_data[28]
1 1
.names lm32_cpu.operand_1_x[29] lm32_cpu.interrupt_unit.csr_write_data[29]
1 1
.names lm32_cpu.operand_1_x[30] lm32_cpu.interrupt_unit.csr_write_data[30]
1 1
.names lm32_cpu.adder.b_sign lm32_cpu.interrupt_unit.csr_write_data[31]
1 1
.names lm32_cpu.interrupt_unit.ie lm32_cpu.interrupt_unit.ie_csr_read_data
1 1
.names lm32_cpu.interrupt_unit.im_csr_read_data lm32_cpu.interrupt_unit.im[0]
1 1
.names lm32_cpu.instruction_unit.rst_i lm32_cpu.interrupt_unit.rst_i
1 1
.names lm32_cpu.decoder.load lm32_cpu.load_d
1 1
.names clk16 lm32_cpu.load_store_unit.clk_i
1 1
.names $undef lm32_cpu.load_store_unit.d_adr_o[0]
1 1
.names $undef lm32_cpu.load_store_unit.d_adr_o[1]
1 1
.names $undef lm32_cpu.load_store_unit.d_adr_o[16]
1 1
.names $undef lm32_cpu.load_store_unit.d_adr_o[17]
1 1
.names $undef lm32_cpu.load_store_unit.d_adr_o[18]
1 1
.names $undef lm32_cpu.load_store_unit.d_adr_o[19]
1 1
.names $undef lm32_cpu.load_store_unit.d_adr_o[20]
1 1
.names $undef lm32_cpu.load_store_unit.d_adr_o[21]
1 1
.names $undef lm32_cpu.load_store_unit.d_adr_o[22]
1 1
.names $undef lm32_cpu.load_store_unit.d_adr_o[23]
1 1
.names $undef lm32_cpu.load_store_unit.d_adr_o[24]
1 1
.names $undef lm32_cpu.load_store_unit.d_adr_o[25]
1 1
.names $undef lm32_cpu.load_store_unit.d_adr_o[26]
1 1
.names $undef lm32_cpu.load_store_unit.d_adr_o[27]
1 1
.names $undef lm32_cpu.load_store_unit.d_adr_o[31]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[0] lm32_cpu.load_store_unit.d_dat_i[0]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[1] lm32_cpu.load_store_unit.d_dat_i[1]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[2] lm32_cpu.load_store_unit.d_dat_i[2]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[3] lm32_cpu.load_store_unit.d_dat_i[3]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[4] lm32_cpu.load_store_unit.d_dat_i[4]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[5] lm32_cpu.load_store_unit.d_dat_i[5]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[6] lm32_cpu.load_store_unit.d_dat_i[6]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[7] lm32_cpu.load_store_unit.d_dat_i[7]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[8] lm32_cpu.load_store_unit.d_dat_i[8]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[9] lm32_cpu.load_store_unit.d_dat_i[9]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[10] lm32_cpu.load_store_unit.d_dat_i[10]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[11] lm32_cpu.load_store_unit.d_dat_i[11]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[12] lm32_cpu.load_store_unit.d_dat_i[12]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[13] lm32_cpu.load_store_unit.d_dat_i[13]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[14] lm32_cpu.load_store_unit.d_dat_i[14]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[15] lm32_cpu.load_store_unit.d_dat_i[15]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[16] lm32_cpu.load_store_unit.d_dat_i[16]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[17] lm32_cpu.load_store_unit.d_dat_i[17]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[18] lm32_cpu.load_store_unit.d_dat_i[18]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[19] lm32_cpu.load_store_unit.d_dat_i[19]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[20] lm32_cpu.load_store_unit.d_dat_i[20]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[21] lm32_cpu.load_store_unit.d_dat_i[21]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[22] lm32_cpu.load_store_unit.d_dat_i[22]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[23] lm32_cpu.load_store_unit.d_dat_i[23]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[24] lm32_cpu.load_store_unit.d_dat_i[24]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[25] lm32_cpu.load_store_unit.d_dat_i[25]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[26] lm32_cpu.load_store_unit.d_dat_i[26]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[27] lm32_cpu.load_store_unit.d_dat_i[27]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[28] lm32_cpu.load_store_unit.d_dat_i[28]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[29] lm32_cpu.load_store_unit.d_dat_i[29]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[30] lm32_cpu.load_store_unit.d_dat_i[30]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[31] lm32_cpu.load_store_unit.d_dat_i[31]
1 1
.names lm32_cpu.load_store_unit.wb_data_m[0] lm32_cpu.load_store_unit.data_m[0]
1 1
.names lm32_cpu.load_store_unit.wb_data_m[1] lm32_cpu.load_store_unit.data_m[1]
1 1
.names lm32_cpu.load_store_unit.wb_data_m[2] lm32_cpu.load_store_unit.data_m[2]
1 1
.names lm32_cpu.load_store_unit.wb_data_m[3] lm32_cpu.load_store_unit.data_m[3]
1 1
.names lm32_cpu.load_store_unit.wb_data_m[4] lm32_cpu.load_store_unit.data_m[4]
1 1
.names lm32_cpu.load_store_unit.wb_data_m[5] lm32_cpu.load_store_unit.data_m[5]
1 1
.names lm32_cpu.load_store_unit.wb_data_m[6] lm32_cpu.load_store_unit.data_m[6]
1 1
.names lm32_cpu.load_store_unit.wb_data_m[7] lm32_cpu.load_store_unit.data_m[7]
1 1
.names lm32_cpu.load_store_unit.wb_data_m[8] lm32_cpu.load_store_unit.data_m[8]
1 1
.names lm32_cpu.load_store_unit.wb_data_m[9] lm32_cpu.load_store_unit.data_m[9]
1 1
.names lm32_cpu.load_store_unit.wb_data_m[10] lm32_cpu.load_store_unit.data_m[10]
1 1
.names lm32_cpu.load_store_unit.wb_data_m[11] lm32_cpu.load_store_unit.data_m[11]
1 1
.names lm32_cpu.load_store_unit.wb_data_m[12] lm32_cpu.load_store_unit.data_m[12]
1 1
.names lm32_cpu.load_store_unit.wb_data_m[13] lm32_cpu.load_store_unit.data_m[13]
1 1
.names lm32_cpu.load_store_unit.wb_data_m[14] lm32_cpu.load_store_unit.data_m[14]
1 1
.names lm32_cpu.load_store_unit.wb_data_m[15] lm32_cpu.load_store_unit.data_m[15]
1 1
.names lm32_cpu.load_store_unit.wb_data_m[16] lm32_cpu.load_store_unit.data_m[16]
1 1
.names lm32_cpu.load_store_unit.wb_data_m[17] lm32_cpu.load_store_unit.data_m[17]
1 1
.names lm32_cpu.load_store_unit.wb_data_m[18] lm32_cpu.load_store_unit.data_m[18]
1 1
.names lm32_cpu.load_store_unit.wb_data_m[19] lm32_cpu.load_store_unit.data_m[19]
1 1
.names lm32_cpu.load_store_unit.wb_data_m[20] lm32_cpu.load_store_unit.data_m[20]
1 1
.names lm32_cpu.load_store_unit.wb_data_m[21] lm32_cpu.load_store_unit.data_m[21]
1 1
.names lm32_cpu.load_store_unit.wb_data_m[22] lm32_cpu.load_store_unit.data_m[22]
1 1
.names lm32_cpu.load_store_unit.wb_data_m[23] lm32_cpu.load_store_unit.data_m[23]
1 1
.names lm32_cpu.load_store_unit.wb_data_m[24] lm32_cpu.load_store_unit.data_m[24]
1 1
.names lm32_cpu.load_store_unit.wb_data_m[25] lm32_cpu.load_store_unit.data_m[25]
1 1
.names lm32_cpu.load_store_unit.wb_data_m[26] lm32_cpu.load_store_unit.data_m[26]
1 1
.names lm32_cpu.load_store_unit.wb_data_m[27] lm32_cpu.load_store_unit.data_m[27]
1 1
.names lm32_cpu.load_store_unit.wb_data_m[28] lm32_cpu.load_store_unit.data_m[28]
1 1
.names lm32_cpu.load_store_unit.wb_data_m[29] lm32_cpu.load_store_unit.data_m[29]
1 1
.names lm32_cpu.load_store_unit.wb_data_m[30] lm32_cpu.load_store_unit.data_m[30]
1 1
.names lm32_cpu.load_store_unit.wb_data_m[31] lm32_cpu.load_store_unit.data_m[31]
1 1
.names lm32_cpu.exception_m lm32_cpu.load_store_unit.exception_m
1 1
.names lm32_cpu.operand_m[0] lm32_cpu.load_store_unit.load_store_address_m[0]
1 1
.names lm32_cpu.operand_m[1] lm32_cpu.load_store_unit.load_store_address_m[1]
1 1
.names lm32_cpu.operand_m[2] lm32_cpu.load_store_unit.load_store_address_m[2]
1 1
.names lm32_cpu.operand_m[3] lm32_cpu.load_store_unit.load_store_address_m[3]
1 1
.names lm32_cpu.operand_m[4] lm32_cpu.load_store_unit.load_store_address_m[4]
1 1
.names lm32_cpu.operand_m[5] lm32_cpu.load_store_unit.load_store_address_m[5]
1 1
.names lm32_cpu.operand_m[6] lm32_cpu.load_store_unit.load_store_address_m[6]
1 1
.names lm32_cpu.operand_m[7] lm32_cpu.load_store_unit.load_store_address_m[7]
1 1
.names lm32_cpu.operand_m[8] lm32_cpu.load_store_unit.load_store_address_m[8]
1 1
.names lm32_cpu.operand_m[9] lm32_cpu.load_store_unit.load_store_address_m[9]
1 1
.names lm32_cpu.operand_m[10] lm32_cpu.load_store_unit.load_store_address_m[10]
1 1
.names lm32_cpu.operand_m[11] lm32_cpu.load_store_unit.load_store_address_m[11]
1 1
.names lm32_cpu.operand_m[12] lm32_cpu.load_store_unit.load_store_address_m[12]
1 1
.names lm32_cpu.operand_m[13] lm32_cpu.load_store_unit.load_store_address_m[13]
1 1
.names lm32_cpu.operand_m[14] lm32_cpu.load_store_unit.load_store_address_m[14]
1 1
.names lm32_cpu.operand_m[15] lm32_cpu.load_store_unit.load_store_address_m[15]
1 1
.names lm32_cpu.operand_m[16] lm32_cpu.load_store_unit.load_store_address_m[16]
1 1
.names lm32_cpu.operand_m[17] lm32_cpu.load_store_unit.load_store_address_m[17]
1 1
.names lm32_cpu.operand_m[18] lm32_cpu.load_store_unit.load_store_address_m[18]
1 1
.names lm32_cpu.operand_m[19] lm32_cpu.load_store_unit.load_store_address_m[19]
1 1
.names lm32_cpu.operand_m[20] lm32_cpu.load_store_unit.load_store_address_m[20]
1 1
.names lm32_cpu.operand_m[21] lm32_cpu.load_store_unit.load_store_address_m[21]
1 1
.names lm32_cpu.operand_m[22] lm32_cpu.load_store_unit.load_store_address_m[22]
1 1
.names lm32_cpu.operand_m[23] lm32_cpu.load_store_unit.load_store_address_m[23]
1 1
.names lm32_cpu.operand_m[24] lm32_cpu.load_store_unit.load_store_address_m[24]
1 1
.names lm32_cpu.operand_m[25] lm32_cpu.load_store_unit.load_store_address_m[25]
1 1
.names lm32_cpu.operand_m[26] lm32_cpu.load_store_unit.load_store_address_m[26]
1 1
.names lm32_cpu.operand_m[27] lm32_cpu.load_store_unit.load_store_address_m[27]
1 1
.names lm32_cpu.operand_m[28] lm32_cpu.load_store_unit.load_store_address_m[28]
1 1
.names lm32_cpu.operand_m[29] lm32_cpu.load_store_unit.load_store_address_m[29]
1 1
.names lm32_cpu.operand_m[30] lm32_cpu.load_store_unit.load_store_address_m[30]
1 1
.names lm32_cpu.operand_m[31] lm32_cpu.load_store_unit.load_store_address_m[31]
1 1
.names lm32_cpu.operand_w[0] lm32_cpu.load_store_unit.load_store_address_w[0]
1 1
.names lm32_cpu.operand_w[1] lm32_cpu.load_store_unit.load_store_address_w[1]
1 1
.names lm32_cpu.load_x lm32_cpu.load_store_unit.load_x
1 1
.names lm32_cpu.instruction_unit.rst_i lm32_cpu.load_store_unit.rst_i
1 1
.names lm32_cpu.sign_extend_x lm32_cpu.load_store_unit.sign_extend_x
1 1
.names lm32_cpu.size_x[0] lm32_cpu.load_store_unit.size_x[0]
1 1
.names lm32_cpu.size_x[1] lm32_cpu.load_store_unit.size_x[1]
1 1
.names lm32_cpu.store_operand_x[0] lm32_cpu.load_store_unit.store_data_x[0]
1 1
.names lm32_cpu.store_operand_x[1] lm32_cpu.load_store_unit.store_data_x[1]
1 1
.names lm32_cpu.store_operand_x[2] lm32_cpu.load_store_unit.store_data_x[2]
1 1
.names lm32_cpu.store_operand_x[3] lm32_cpu.load_store_unit.store_data_x[3]
1 1
.names lm32_cpu.store_operand_x[4] lm32_cpu.load_store_unit.store_data_x[4]
1 1
.names lm32_cpu.store_operand_x[5] lm32_cpu.load_store_unit.store_data_x[5]
1 1
.names lm32_cpu.store_operand_x[6] lm32_cpu.load_store_unit.store_data_x[6]
1 1
.names lm32_cpu.store_operand_x[7] lm32_cpu.load_store_unit.store_data_x[7]
1 1
.names lm32_cpu.store_operand_x[0] lm32_cpu.load_store_unit.store_operand_x[0]
1 1
.names lm32_cpu.store_operand_x[1] lm32_cpu.load_store_unit.store_operand_x[1]
1 1
.names lm32_cpu.store_operand_x[2] lm32_cpu.load_store_unit.store_operand_x[2]
1 1
.names lm32_cpu.store_operand_x[3] lm32_cpu.load_store_unit.store_operand_x[3]
1 1
.names lm32_cpu.store_operand_x[4] lm32_cpu.load_store_unit.store_operand_x[4]
1 1
.names lm32_cpu.store_operand_x[5] lm32_cpu.load_store_unit.store_operand_x[5]
1 1
.names lm32_cpu.store_operand_x[6] lm32_cpu.load_store_unit.store_operand_x[6]
1 1
.names lm32_cpu.store_operand_x[7] lm32_cpu.load_store_unit.store_operand_x[7]
1 1
.names lm32_cpu.store_operand_x[8] lm32_cpu.load_store_unit.store_operand_x[8]
1 1
.names lm32_cpu.store_operand_x[9] lm32_cpu.load_store_unit.store_operand_x[9]
1 1
.names lm32_cpu.store_operand_x[10] lm32_cpu.load_store_unit.store_operand_x[10]
1 1
.names lm32_cpu.store_operand_x[11] lm32_cpu.load_store_unit.store_operand_x[11]
1 1
.names lm32_cpu.store_operand_x[12] lm32_cpu.load_store_unit.store_operand_x[12]
1 1
.names lm32_cpu.store_operand_x[13] lm32_cpu.load_store_unit.store_operand_x[13]
1 1
.names lm32_cpu.store_operand_x[14] lm32_cpu.load_store_unit.store_operand_x[14]
1 1
.names lm32_cpu.store_operand_x[15] lm32_cpu.load_store_unit.store_operand_x[15]
1 1
.names lm32_cpu.store_operand_x[16] lm32_cpu.load_store_unit.store_operand_x[16]
1 1
.names lm32_cpu.store_operand_x[17] lm32_cpu.load_store_unit.store_operand_x[17]
1 1
.names lm32_cpu.store_operand_x[18] lm32_cpu.load_store_unit.store_operand_x[18]
1 1
.names lm32_cpu.store_operand_x[19] lm32_cpu.load_store_unit.store_operand_x[19]
1 1
.names lm32_cpu.store_operand_x[20] lm32_cpu.load_store_unit.store_operand_x[20]
1 1
.names lm32_cpu.store_operand_x[21] lm32_cpu.load_store_unit.store_operand_x[21]
1 1
.names lm32_cpu.store_operand_x[22] lm32_cpu.load_store_unit.store_operand_x[22]
1 1
.names lm32_cpu.store_operand_x[23] lm32_cpu.load_store_unit.store_operand_x[23]
1 1
.names lm32_cpu.store_operand_x[24] lm32_cpu.load_store_unit.store_operand_x[24]
1 1
.names lm32_cpu.store_operand_x[25] lm32_cpu.load_store_unit.store_operand_x[25]
1 1
.names lm32_cpu.store_operand_x[26] lm32_cpu.load_store_unit.store_operand_x[26]
1 1
.names lm32_cpu.store_operand_x[27] lm32_cpu.load_store_unit.store_operand_x[27]
1 1
.names lm32_cpu.store_operand_x[28] lm32_cpu.load_store_unit.store_operand_x[28]
1 1
.names lm32_cpu.store_operand_x[29] lm32_cpu.load_store_unit.store_operand_x[29]
1 1
.names lm32_cpu.store_operand_x[30] lm32_cpu.load_store_unit.store_operand_x[30]
1 1
.names lm32_cpu.store_operand_x[31] lm32_cpu.load_store_unit.store_operand_x[31]
1 1
.names lm32_cpu.store_x lm32_cpu.load_store_unit.store_x
1 1
.names lm32_cpu.logic_op_x[0] lm32_cpu.logic_op.logic_op_x[0]
1 1
.names lm32_cpu.logic_op_x[1] lm32_cpu.logic_op.logic_op_x[1]
1 1
.names lm32_cpu.logic_op_x[2] lm32_cpu.logic_op.logic_op_x[2]
1 1
.names lm32_cpu.logic_op_x[3] lm32_cpu.logic_op.logic_op_x[3]
1 1
.names lm32_cpu.operand_0_x[0] lm32_cpu.logic_op.operand_0_x[0]
1 1
.names lm32_cpu.operand_0_x[1] lm32_cpu.logic_op.operand_0_x[1]
1 1
.names lm32_cpu.operand_0_x[2] lm32_cpu.logic_op.operand_0_x[2]
1 1
.names lm32_cpu.operand_0_x[3] lm32_cpu.logic_op.operand_0_x[3]
1 1
.names lm32_cpu.operand_0_x[4] lm32_cpu.logic_op.operand_0_x[4]
1 1
.names lm32_cpu.operand_0_x[5] lm32_cpu.logic_op.operand_0_x[5]
1 1
.names lm32_cpu.operand_0_x[6] lm32_cpu.logic_op.operand_0_x[6]
1 1
.names lm32_cpu.operand_0_x[7] lm32_cpu.logic_op.operand_0_x[7]
1 1
.names lm32_cpu.operand_0_x[8] lm32_cpu.logic_op.operand_0_x[8]
1 1
.names lm32_cpu.operand_0_x[9] lm32_cpu.logic_op.operand_0_x[9]
1 1
.names lm32_cpu.operand_0_x[10] lm32_cpu.logic_op.operand_0_x[10]
1 1
.names lm32_cpu.operand_0_x[11] lm32_cpu.logic_op.operand_0_x[11]
1 1
.names lm32_cpu.operand_0_x[12] lm32_cpu.logic_op.operand_0_x[12]
1 1
.names lm32_cpu.operand_0_x[13] lm32_cpu.logic_op.operand_0_x[13]
1 1
.names lm32_cpu.operand_0_x[14] lm32_cpu.logic_op.operand_0_x[14]
1 1
.names lm32_cpu.operand_0_x[15] lm32_cpu.logic_op.operand_0_x[15]
1 1
.names lm32_cpu.operand_0_x[16] lm32_cpu.logic_op.operand_0_x[16]
1 1
.names lm32_cpu.operand_0_x[17] lm32_cpu.logic_op.operand_0_x[17]
1 1
.names lm32_cpu.operand_0_x[18] lm32_cpu.logic_op.operand_0_x[18]
1 1
.names lm32_cpu.operand_0_x[19] lm32_cpu.logic_op.operand_0_x[19]
1 1
.names lm32_cpu.operand_0_x[20] lm32_cpu.logic_op.operand_0_x[20]
1 1
.names lm32_cpu.operand_0_x[21] lm32_cpu.logic_op.operand_0_x[21]
1 1
.names lm32_cpu.operand_0_x[22] lm32_cpu.logic_op.operand_0_x[22]
1 1
.names lm32_cpu.operand_0_x[23] lm32_cpu.logic_op.operand_0_x[23]
1 1
.names lm32_cpu.operand_0_x[24] lm32_cpu.logic_op.operand_0_x[24]
1 1
.names lm32_cpu.operand_0_x[25] lm32_cpu.logic_op.operand_0_x[25]
1 1
.names lm32_cpu.operand_0_x[26] lm32_cpu.logic_op.operand_0_x[26]
1 1
.names lm32_cpu.operand_0_x[27] lm32_cpu.logic_op.operand_0_x[27]
1 1
.names lm32_cpu.operand_0_x[28] lm32_cpu.logic_op.operand_0_x[28]
1 1
.names lm32_cpu.operand_0_x[29] lm32_cpu.logic_op.operand_0_x[29]
1 1
.names lm32_cpu.operand_0_x[30] lm32_cpu.logic_op.operand_0_x[30]
1 1
.names lm32_cpu.adder.a_sign lm32_cpu.logic_op.operand_0_x[31]
1 1
.names lm32_cpu.operand_1_x[0] lm32_cpu.logic_op.operand_1_x[0]
1 1
.names lm32_cpu.operand_1_x[1] lm32_cpu.logic_op.operand_1_x[1]
1 1
.names lm32_cpu.operand_1_x[2] lm32_cpu.logic_op.operand_1_x[2]
1 1
.names lm32_cpu.operand_1_x[3] lm32_cpu.logic_op.operand_1_x[3]
1 1
.names lm32_cpu.operand_1_x[4] lm32_cpu.logic_op.operand_1_x[4]
1 1
.names lm32_cpu.operand_1_x[5] lm32_cpu.logic_op.operand_1_x[5]
1 1
.names lm32_cpu.operand_1_x[6] lm32_cpu.logic_op.operand_1_x[6]
1 1
.names lm32_cpu.operand_1_x[7] lm32_cpu.logic_op.operand_1_x[7]
1 1
.names lm32_cpu.operand_1_x[8] lm32_cpu.logic_op.operand_1_x[8]
1 1
.names lm32_cpu.operand_1_x[9] lm32_cpu.logic_op.operand_1_x[9]
1 1
.names lm32_cpu.operand_1_x[10] lm32_cpu.logic_op.operand_1_x[10]
1 1
.names lm32_cpu.operand_1_x[11] lm32_cpu.logic_op.operand_1_x[11]
1 1
.names lm32_cpu.operand_1_x[12] lm32_cpu.logic_op.operand_1_x[12]
1 1
.names lm32_cpu.operand_1_x[13] lm32_cpu.logic_op.operand_1_x[13]
1 1
.names lm32_cpu.operand_1_x[14] lm32_cpu.logic_op.operand_1_x[14]
1 1
.names lm32_cpu.operand_1_x[15] lm32_cpu.logic_op.operand_1_x[15]
1 1
.names lm32_cpu.operand_1_x[16] lm32_cpu.logic_op.operand_1_x[16]
1 1
.names lm32_cpu.operand_1_x[17] lm32_cpu.logic_op.operand_1_x[17]
1 1
.names lm32_cpu.operand_1_x[18] lm32_cpu.logic_op.operand_1_x[18]
1 1
.names lm32_cpu.operand_1_x[19] lm32_cpu.logic_op.operand_1_x[19]
1 1
.names lm32_cpu.operand_1_x[20] lm32_cpu.logic_op.operand_1_x[20]
1 1
.names lm32_cpu.operand_1_x[21] lm32_cpu.logic_op.operand_1_x[21]
1 1
.names lm32_cpu.operand_1_x[22] lm32_cpu.logic_op.operand_1_x[22]
1 1
.names lm32_cpu.operand_1_x[23] lm32_cpu.logic_op.operand_1_x[23]
1 1
.names lm32_cpu.operand_1_x[24] lm32_cpu.logic_op.operand_1_x[24]
1 1
.names lm32_cpu.operand_1_x[25] lm32_cpu.logic_op.operand_1_x[25]
1 1
.names lm32_cpu.operand_1_x[26] lm32_cpu.logic_op.operand_1_x[26]
1 1
.names lm32_cpu.operand_1_x[27] lm32_cpu.logic_op.operand_1_x[27]
1 1
.names lm32_cpu.operand_1_x[28] lm32_cpu.logic_op.operand_1_x[28]
1 1
.names lm32_cpu.operand_1_x[29] lm32_cpu.logic_op.operand_1_x[29]
1 1
.names lm32_cpu.operand_1_x[30] lm32_cpu.logic_op.operand_1_x[30]
1 1
.names lm32_cpu.adder.b_sign lm32_cpu.logic_op.operand_1_x[31]
1 1
.names lm32_cpu.instruction_unit.instruction_d[26] lm32_cpu.logic_op_d[0]
1 1
.names lm32_cpu.instruction_unit.instruction_d[27] lm32_cpu.logic_op_d[1]
1 1
.names lm32_cpu.decoder.sign_extend lm32_cpu.logic_op_d[2]
1 1
.names lm32_cpu.instruction_unit.instruction_d[29] lm32_cpu.logic_op_d[3]
1 1
.names lm32_cpu.decoder.cmp lm32_cpu.m_result_sel_compare_d
1 1
.names clk16 lm32_cpu.mc_arithmetic.clk_i
1 1
.names lm32_cpu.d_result_0[0] lm32_cpu.mc_arithmetic.operand_0_d[0]
1 1
.names lm32_cpu.d_result_0[1] lm32_cpu.mc_arithmetic.operand_0_d[1]
1 1
.names lm32_cpu.d_result_0[2] lm32_cpu.mc_arithmetic.operand_0_d[2]
1 1
.names lm32_cpu.d_result_0[3] lm32_cpu.mc_arithmetic.operand_0_d[3]
1 1
.names lm32_cpu.d_result_0[4] lm32_cpu.mc_arithmetic.operand_0_d[4]
1 1
.names lm32_cpu.d_result_0[5] lm32_cpu.mc_arithmetic.operand_0_d[5]
1 1
.names lm32_cpu.d_result_0[6] lm32_cpu.mc_arithmetic.operand_0_d[6]
1 1
.names lm32_cpu.d_result_0[7] lm32_cpu.mc_arithmetic.operand_0_d[7]
1 1
.names lm32_cpu.d_result_0[8] lm32_cpu.mc_arithmetic.operand_0_d[8]
1 1
.names lm32_cpu.d_result_0[9] lm32_cpu.mc_arithmetic.operand_0_d[9]
1 1
.names lm32_cpu.d_result_0[10] lm32_cpu.mc_arithmetic.operand_0_d[10]
1 1
.names lm32_cpu.d_result_0[11] lm32_cpu.mc_arithmetic.operand_0_d[11]
1 1
.names lm32_cpu.d_result_0[12] lm32_cpu.mc_arithmetic.operand_0_d[12]
1 1
.names lm32_cpu.d_result_0[13] lm32_cpu.mc_arithmetic.operand_0_d[13]
1 1
.names lm32_cpu.d_result_0[14] lm32_cpu.mc_arithmetic.operand_0_d[14]
1 1
.names lm32_cpu.d_result_0[15] lm32_cpu.mc_arithmetic.operand_0_d[15]
1 1
.names lm32_cpu.d_result_0[16] lm32_cpu.mc_arithmetic.operand_0_d[16]
1 1
.names lm32_cpu.d_result_0[17] lm32_cpu.mc_arithmetic.operand_0_d[17]
1 1
.names lm32_cpu.d_result_0[18] lm32_cpu.mc_arithmetic.operand_0_d[18]
1 1
.names lm32_cpu.d_result_0[19] lm32_cpu.mc_arithmetic.operand_0_d[19]
1 1
.names lm32_cpu.d_result_0[20] lm32_cpu.mc_arithmetic.operand_0_d[20]
1 1
.names lm32_cpu.d_result_0[21] lm32_cpu.mc_arithmetic.operand_0_d[21]
1 1
.names lm32_cpu.d_result_0[22] lm32_cpu.mc_arithmetic.operand_0_d[22]
1 1
.names lm32_cpu.d_result_0[23] lm32_cpu.mc_arithmetic.operand_0_d[23]
1 1
.names lm32_cpu.d_result_0[24] lm32_cpu.mc_arithmetic.operand_0_d[24]
1 1
.names lm32_cpu.d_result_0[25] lm32_cpu.mc_arithmetic.operand_0_d[25]
1 1
.names lm32_cpu.d_result_0[26] lm32_cpu.mc_arithmetic.operand_0_d[26]
1 1
.names lm32_cpu.d_result_0[27] lm32_cpu.mc_arithmetic.operand_0_d[27]
1 1
.names lm32_cpu.d_result_0[28] lm32_cpu.mc_arithmetic.operand_0_d[28]
1 1
.names lm32_cpu.d_result_0[29] lm32_cpu.mc_arithmetic.operand_0_d[29]
1 1
.names lm32_cpu.d_result_0[30] lm32_cpu.mc_arithmetic.operand_0_d[30]
1 1
.names lm32_cpu.d_result_0[31] lm32_cpu.mc_arithmetic.operand_0_d[31]
1 1
.names lm32_cpu.d_result_1[0] lm32_cpu.mc_arithmetic.operand_1_d[0]
1 1
.names lm32_cpu.d_result_1[1] lm32_cpu.mc_arithmetic.operand_1_d[1]
1 1
.names lm32_cpu.d_result_1[2] lm32_cpu.mc_arithmetic.operand_1_d[2]
1 1
.names lm32_cpu.d_result_1[3] lm32_cpu.mc_arithmetic.operand_1_d[3]
1 1
.names lm32_cpu.d_result_1[4] lm32_cpu.mc_arithmetic.operand_1_d[4]
1 1
.names lm32_cpu.d_result_1[5] lm32_cpu.mc_arithmetic.operand_1_d[5]
1 1
.names lm32_cpu.d_result_1[6] lm32_cpu.mc_arithmetic.operand_1_d[6]
1 1
.names lm32_cpu.d_result_1[7] lm32_cpu.mc_arithmetic.operand_1_d[7]
1 1
.names lm32_cpu.d_result_1[8] lm32_cpu.mc_arithmetic.operand_1_d[8]
1 1
.names lm32_cpu.d_result_1[9] lm32_cpu.mc_arithmetic.operand_1_d[9]
1 1
.names lm32_cpu.d_result_1[10] lm32_cpu.mc_arithmetic.operand_1_d[10]
1 1
.names lm32_cpu.d_result_1[11] lm32_cpu.mc_arithmetic.operand_1_d[11]
1 1
.names lm32_cpu.d_result_1[12] lm32_cpu.mc_arithmetic.operand_1_d[12]
1 1
.names lm32_cpu.d_result_1[13] lm32_cpu.mc_arithmetic.operand_1_d[13]
1 1
.names lm32_cpu.d_result_1[14] lm32_cpu.mc_arithmetic.operand_1_d[14]
1 1
.names lm32_cpu.d_result_1[15] lm32_cpu.mc_arithmetic.operand_1_d[15]
1 1
.names lm32_cpu.d_result_1[16] lm32_cpu.mc_arithmetic.operand_1_d[16]
1 1
.names lm32_cpu.d_result_1[17] lm32_cpu.mc_arithmetic.operand_1_d[17]
1 1
.names lm32_cpu.d_result_1[18] lm32_cpu.mc_arithmetic.operand_1_d[18]
1 1
.names lm32_cpu.d_result_1[19] lm32_cpu.mc_arithmetic.operand_1_d[19]
1 1
.names lm32_cpu.d_result_1[20] lm32_cpu.mc_arithmetic.operand_1_d[20]
1 1
.names lm32_cpu.d_result_1[21] lm32_cpu.mc_arithmetic.operand_1_d[21]
1 1
.names lm32_cpu.d_result_1[22] lm32_cpu.mc_arithmetic.operand_1_d[22]
1 1
.names lm32_cpu.d_result_1[23] lm32_cpu.mc_arithmetic.operand_1_d[23]
1 1
.names lm32_cpu.d_result_1[24] lm32_cpu.mc_arithmetic.operand_1_d[24]
1 1
.names lm32_cpu.d_result_1[25] lm32_cpu.mc_arithmetic.operand_1_d[25]
1 1
.names lm32_cpu.d_result_1[26] lm32_cpu.mc_arithmetic.operand_1_d[26]
1 1
.names lm32_cpu.d_result_1[27] lm32_cpu.mc_arithmetic.operand_1_d[27]
1 1
.names lm32_cpu.d_result_1[28] lm32_cpu.mc_arithmetic.operand_1_d[28]
1 1
.names lm32_cpu.d_result_1[29] lm32_cpu.mc_arithmetic.operand_1_d[29]
1 1
.names lm32_cpu.d_result_1[30] lm32_cpu.mc_arithmetic.operand_1_d[30]
1 1
.names lm32_cpu.d_result_1[31] lm32_cpu.mc_arithmetic.operand_1_d[31]
1 1
.names lm32_cpu.instruction_unit.rst_i lm32_cpu.mc_arithmetic.rst_i
1 1
.names lm32_cpu.decoder.sign_extend lm32_cpu.mc_arithmetic.sign_extend_d
1 1
.names lm32_cpu.mc_arithmetic.result_x[0] lm32_cpu.mc_result_x[0]
1 1
.names lm32_cpu.mc_arithmetic.result_x[1] lm32_cpu.mc_result_x[1]
1 1
.names lm32_cpu.mc_arithmetic.result_x[2] lm32_cpu.mc_result_x[2]
1 1
.names lm32_cpu.mc_arithmetic.result_x[3] lm32_cpu.mc_result_x[3]
1 1
.names lm32_cpu.mc_arithmetic.result_x[4] lm32_cpu.mc_result_x[4]
1 1
.names lm32_cpu.mc_arithmetic.result_x[5] lm32_cpu.mc_result_x[5]
1 1
.names lm32_cpu.mc_arithmetic.result_x[6] lm32_cpu.mc_result_x[6]
1 1
.names lm32_cpu.mc_arithmetic.result_x[7] lm32_cpu.mc_result_x[7]
1 1
.names lm32_cpu.mc_arithmetic.result_x[8] lm32_cpu.mc_result_x[8]
1 1
.names lm32_cpu.mc_arithmetic.result_x[9] lm32_cpu.mc_result_x[9]
1 1
.names lm32_cpu.mc_arithmetic.result_x[10] lm32_cpu.mc_result_x[10]
1 1
.names lm32_cpu.mc_arithmetic.result_x[11] lm32_cpu.mc_result_x[11]
1 1
.names lm32_cpu.mc_arithmetic.result_x[12] lm32_cpu.mc_result_x[12]
1 1
.names lm32_cpu.mc_arithmetic.result_x[13] lm32_cpu.mc_result_x[13]
1 1
.names lm32_cpu.mc_arithmetic.result_x[14] lm32_cpu.mc_result_x[14]
1 1
.names lm32_cpu.mc_arithmetic.result_x[15] lm32_cpu.mc_result_x[15]
1 1
.names lm32_cpu.mc_arithmetic.result_x[16] lm32_cpu.mc_result_x[16]
1 1
.names lm32_cpu.mc_arithmetic.result_x[17] lm32_cpu.mc_result_x[17]
1 1
.names lm32_cpu.mc_arithmetic.result_x[18] lm32_cpu.mc_result_x[18]
1 1
.names lm32_cpu.mc_arithmetic.result_x[19] lm32_cpu.mc_result_x[19]
1 1
.names lm32_cpu.mc_arithmetic.result_x[20] lm32_cpu.mc_result_x[20]
1 1
.names lm32_cpu.mc_arithmetic.result_x[21] lm32_cpu.mc_result_x[21]
1 1
.names lm32_cpu.mc_arithmetic.result_x[22] lm32_cpu.mc_result_x[22]
1 1
.names lm32_cpu.mc_arithmetic.result_x[23] lm32_cpu.mc_result_x[23]
1 1
.names lm32_cpu.mc_arithmetic.result_x[24] lm32_cpu.mc_result_x[24]
1 1
.names lm32_cpu.mc_arithmetic.result_x[25] lm32_cpu.mc_result_x[25]
1 1
.names lm32_cpu.mc_arithmetic.result_x[26] lm32_cpu.mc_result_x[26]
1 1
.names lm32_cpu.mc_arithmetic.result_x[27] lm32_cpu.mc_result_x[27]
1 1
.names lm32_cpu.mc_arithmetic.result_x[28] lm32_cpu.mc_result_x[28]
1 1
.names lm32_cpu.mc_arithmetic.result_x[29] lm32_cpu.mc_result_x[29]
1 1
.names lm32_cpu.mc_arithmetic.result_x[30] lm32_cpu.mc_result_x[30]
1 1
.names lm32_cpu.mc_arithmetic.result_x[31] lm32_cpu.mc_result_x[31]
1 1
.names lm32_cpu.adder.a_sign lm32_cpu.operand_0_x[31]
1 1
.names lm32_cpu.adder.b_sign lm32_cpu.operand_1_x[31]
1 1
.names lm32_cpu.instruction_unit.pc_d[2] lm32_cpu.pc_d[2]
1 1
.names lm32_cpu.instruction_unit.pc_d[3] lm32_cpu.pc_d[3]
1 1
.names lm32_cpu.instruction_unit.pc_d[4] lm32_cpu.pc_d[4]
1 1
.names lm32_cpu.instruction_unit.pc_d[5] lm32_cpu.pc_d[5]
1 1
.names lm32_cpu.instruction_unit.pc_d[6] lm32_cpu.pc_d[6]
1 1
.names lm32_cpu.instruction_unit.pc_d[7] lm32_cpu.pc_d[7]
1 1
.names lm32_cpu.instruction_unit.pc_d[8] lm32_cpu.pc_d[8]
1 1
.names lm32_cpu.instruction_unit.pc_d[9] lm32_cpu.pc_d[9]
1 1
.names lm32_cpu.instruction_unit.pc_d[10] lm32_cpu.pc_d[10]
1 1
.names lm32_cpu.instruction_unit.pc_d[11] lm32_cpu.pc_d[11]
1 1
.names lm32_cpu.instruction_unit.pc_d[12] lm32_cpu.pc_d[12]
1 1
.names lm32_cpu.instruction_unit.pc_d[13] lm32_cpu.pc_d[13]
1 1
.names lm32_cpu.instruction_unit.pc_d[14] lm32_cpu.pc_d[14]
1 1
.names lm32_cpu.instruction_unit.pc_d[15] lm32_cpu.pc_d[15]
1 1
.names lm32_cpu.instruction_unit.pc_d[16] lm32_cpu.pc_d[16]
1 1
.names lm32_cpu.instruction_unit.pc_d[17] lm32_cpu.pc_d[17]
1 1
.names lm32_cpu.instruction_unit.pc_d[18] lm32_cpu.pc_d[18]
1 1
.names lm32_cpu.instruction_unit.pc_d[19] lm32_cpu.pc_d[19]
1 1
.names lm32_cpu.instruction_unit.pc_d[20] lm32_cpu.pc_d[20]
1 1
.names lm32_cpu.instruction_unit.pc_d[21] lm32_cpu.pc_d[21]
1 1
.names lm32_cpu.instruction_unit.pc_d[22] lm32_cpu.pc_d[22]
1 1
.names lm32_cpu.instruction_unit.pc_d[23] lm32_cpu.pc_d[23]
1 1
.names lm32_cpu.instruction_unit.pc_d[24] lm32_cpu.pc_d[24]
1 1
.names lm32_cpu.instruction_unit.pc_d[25] lm32_cpu.pc_d[25]
1 1
.names lm32_cpu.instruction_unit.pc_d[26] lm32_cpu.pc_d[26]
1 1
.names lm32_cpu.instruction_unit.pc_d[27] lm32_cpu.pc_d[27]
1 1
.names lm32_cpu.instruction_unit.pc_d[28] lm32_cpu.pc_d[28]
1 1
.names lm32_cpu.instruction_unit.pc_d[29] lm32_cpu.pc_d[29]
1 1
.names lm32_cpu.instruction_unit.pc_d[30] lm32_cpu.pc_d[30]
1 1
.names lm32_cpu.instruction_unit.pc_d[31] lm32_cpu.pc_d[31]
1 1
.names lm32_cpu.instruction_unit.pc_f[2] lm32_cpu.pc_f[2]
1 1
.names lm32_cpu.instruction_unit.pc_f[3] lm32_cpu.pc_f[3]
1 1
.names lm32_cpu.instruction_unit.pc_f[4] lm32_cpu.pc_f[4]
1 1
.names lm32_cpu.instruction_unit.pc_f[5] lm32_cpu.pc_f[5]
1 1
.names lm32_cpu.instruction_unit.pc_f[6] lm32_cpu.pc_f[6]
1 1
.names lm32_cpu.instruction_unit.pc_f[7] lm32_cpu.pc_f[7]
1 1
.names lm32_cpu.instruction_unit.pc_f[8] lm32_cpu.pc_f[8]
1 1
.names lm32_cpu.instruction_unit.pc_f[9] lm32_cpu.pc_f[9]
1 1
.names lm32_cpu.instruction_unit.pc_f[10] lm32_cpu.pc_f[10]
1 1
.names lm32_cpu.instruction_unit.pc_f[11] lm32_cpu.pc_f[11]
1 1
.names lm32_cpu.instruction_unit.pc_f[12] lm32_cpu.pc_f[12]
1 1
.names lm32_cpu.instruction_unit.pc_f[13] lm32_cpu.pc_f[13]
1 1
.names lm32_cpu.instruction_unit.pc_f[14] lm32_cpu.pc_f[14]
1 1
.names lm32_cpu.instruction_unit.pc_f[15] lm32_cpu.pc_f[15]
1 1
.names lm32_cpu.instruction_unit.pc_f[16] lm32_cpu.pc_f[16]
1 1
.names lm32_cpu.instruction_unit.pc_f[17] lm32_cpu.pc_f[17]
1 1
.names lm32_cpu.instruction_unit.pc_f[18] lm32_cpu.pc_f[18]
1 1
.names lm32_cpu.instruction_unit.pc_f[19] lm32_cpu.pc_f[19]
1 1
.names lm32_cpu.instruction_unit.pc_f[20] lm32_cpu.pc_f[20]
1 1
.names lm32_cpu.instruction_unit.pc_f[21] lm32_cpu.pc_f[21]
1 1
.names lm32_cpu.instruction_unit.pc_f[22] lm32_cpu.pc_f[22]
1 1
.names lm32_cpu.instruction_unit.pc_f[23] lm32_cpu.pc_f[23]
1 1
.names lm32_cpu.instruction_unit.pc_f[24] lm32_cpu.pc_f[24]
1 1
.names lm32_cpu.instruction_unit.pc_f[25] lm32_cpu.pc_f[25]
1 1
.names lm32_cpu.instruction_unit.pc_f[26] lm32_cpu.pc_f[26]
1 1
.names lm32_cpu.instruction_unit.pc_f[27] lm32_cpu.pc_f[27]
1 1
.names lm32_cpu.instruction_unit.pc_f[28] lm32_cpu.pc_f[28]
1 1
.names lm32_cpu.instruction_unit.pc_f[29] lm32_cpu.pc_f[29]
1 1
.names lm32_cpu.instruction_unit.pc_f[30] lm32_cpu.pc_f[30]
1 1
.names lm32_cpu.instruction_unit.pc_f[31] lm32_cpu.pc_f[31]
1 1
.names lm32_cpu.instruction_unit.pc_m[2] lm32_cpu.pc_m[2]
1 1
.names lm32_cpu.instruction_unit.pc_m[3] lm32_cpu.pc_m[3]
1 1
.names lm32_cpu.instruction_unit.pc_m[4] lm32_cpu.pc_m[4]
1 1
.names lm32_cpu.instruction_unit.pc_m[5] lm32_cpu.pc_m[5]
1 1
.names lm32_cpu.instruction_unit.pc_m[6] lm32_cpu.pc_m[6]
1 1
.names lm32_cpu.instruction_unit.pc_m[7] lm32_cpu.pc_m[7]
1 1
.names lm32_cpu.instruction_unit.pc_m[8] lm32_cpu.pc_m[8]
1 1
.names lm32_cpu.instruction_unit.pc_m[9] lm32_cpu.pc_m[9]
1 1
.names lm32_cpu.instruction_unit.pc_m[10] lm32_cpu.pc_m[10]
1 1
.names lm32_cpu.instruction_unit.pc_m[11] lm32_cpu.pc_m[11]
1 1
.names lm32_cpu.instruction_unit.pc_m[12] lm32_cpu.pc_m[12]
1 1
.names lm32_cpu.instruction_unit.pc_m[13] lm32_cpu.pc_m[13]
1 1
.names lm32_cpu.instruction_unit.pc_m[14] lm32_cpu.pc_m[14]
1 1
.names lm32_cpu.instruction_unit.pc_m[15] lm32_cpu.pc_m[15]
1 1
.names lm32_cpu.instruction_unit.pc_m[16] lm32_cpu.pc_m[16]
1 1
.names lm32_cpu.instruction_unit.pc_m[17] lm32_cpu.pc_m[17]
1 1
.names lm32_cpu.instruction_unit.pc_m[18] lm32_cpu.pc_m[18]
1 1
.names lm32_cpu.instruction_unit.pc_m[19] lm32_cpu.pc_m[19]
1 1
.names lm32_cpu.instruction_unit.pc_m[20] lm32_cpu.pc_m[20]
1 1
.names lm32_cpu.instruction_unit.pc_m[21] lm32_cpu.pc_m[21]
1 1
.names lm32_cpu.instruction_unit.pc_m[22] lm32_cpu.pc_m[22]
1 1
.names lm32_cpu.instruction_unit.pc_m[23] lm32_cpu.pc_m[23]
1 1
.names lm32_cpu.instruction_unit.pc_m[24] lm32_cpu.pc_m[24]
1 1
.names lm32_cpu.instruction_unit.pc_m[25] lm32_cpu.pc_m[25]
1 1
.names lm32_cpu.instruction_unit.pc_m[26] lm32_cpu.pc_m[26]
1 1
.names lm32_cpu.instruction_unit.pc_m[27] lm32_cpu.pc_m[27]
1 1
.names lm32_cpu.instruction_unit.pc_m[28] lm32_cpu.pc_m[28]
1 1
.names lm32_cpu.instruction_unit.pc_m[29] lm32_cpu.pc_m[29]
1 1
.names lm32_cpu.instruction_unit.pc_m[30] lm32_cpu.pc_m[30]
1 1
.names lm32_cpu.instruction_unit.pc_m[31] lm32_cpu.pc_m[31]
1 1
.names lm32_cpu.instruction_unit.pc_x[2] lm32_cpu.pc_x[2]
1 1
.names lm32_cpu.instruction_unit.pc_x[3] lm32_cpu.pc_x[3]
1 1
.names lm32_cpu.instruction_unit.pc_x[4] lm32_cpu.pc_x[4]
1 1
.names lm32_cpu.instruction_unit.pc_x[5] lm32_cpu.pc_x[5]
1 1
.names lm32_cpu.instruction_unit.pc_x[6] lm32_cpu.pc_x[6]
1 1
.names lm32_cpu.instruction_unit.pc_x[7] lm32_cpu.pc_x[7]
1 1
.names lm32_cpu.instruction_unit.pc_x[8] lm32_cpu.pc_x[8]
1 1
.names lm32_cpu.instruction_unit.pc_x[9] lm32_cpu.pc_x[9]
1 1
.names lm32_cpu.instruction_unit.pc_x[10] lm32_cpu.pc_x[10]
1 1
.names lm32_cpu.instruction_unit.pc_x[11] lm32_cpu.pc_x[11]
1 1
.names lm32_cpu.instruction_unit.pc_x[12] lm32_cpu.pc_x[12]
1 1
.names lm32_cpu.instruction_unit.pc_x[13] lm32_cpu.pc_x[13]
1 1
.names lm32_cpu.instruction_unit.pc_x[14] lm32_cpu.pc_x[14]
1 1
.names lm32_cpu.instruction_unit.pc_x[15] lm32_cpu.pc_x[15]
1 1
.names lm32_cpu.instruction_unit.pc_x[16] lm32_cpu.pc_x[16]
1 1
.names lm32_cpu.instruction_unit.pc_x[17] lm32_cpu.pc_x[17]
1 1
.names lm32_cpu.instruction_unit.pc_x[18] lm32_cpu.pc_x[18]
1 1
.names lm32_cpu.instruction_unit.pc_x[19] lm32_cpu.pc_x[19]
1 1
.names lm32_cpu.instruction_unit.pc_x[20] lm32_cpu.pc_x[20]
1 1
.names lm32_cpu.instruction_unit.pc_x[21] lm32_cpu.pc_x[21]
1 1
.names lm32_cpu.instruction_unit.pc_x[22] lm32_cpu.pc_x[22]
1 1
.names lm32_cpu.instruction_unit.pc_x[23] lm32_cpu.pc_x[23]
1 1
.names lm32_cpu.instruction_unit.pc_x[24] lm32_cpu.pc_x[24]
1 1
.names lm32_cpu.instruction_unit.pc_x[25] lm32_cpu.pc_x[25]
1 1
.names lm32_cpu.instruction_unit.pc_x[26] lm32_cpu.pc_x[26]
1 1
.names lm32_cpu.instruction_unit.pc_x[27] lm32_cpu.pc_x[27]
1 1
.names lm32_cpu.instruction_unit.pc_x[28] lm32_cpu.pc_x[28]
1 1
.names lm32_cpu.instruction_unit.pc_x[29] lm32_cpu.pc_x[29]
1 1
.names lm32_cpu.instruction_unit.pc_x[30] lm32_cpu.pc_x[30]
1 1
.names lm32_cpu.instruction_unit.pc_x[31] lm32_cpu.pc_x[31]
1 1
.names lm32_cpu.instruction_unit.instruction_d[21] lm32_cpu.read_idx_0_d[0]
1 1
.names lm32_cpu.instruction_unit.instruction_d[22] lm32_cpu.read_idx_0_d[1]
1 1
.names lm32_cpu.instruction_unit.instruction_d[23] lm32_cpu.read_idx_0_d[2]
1 1
.names lm32_cpu.instruction_unit.instruction_d[24] lm32_cpu.read_idx_0_d[3]
1 1
.names lm32_cpu.instruction_unit.instruction_d[25] lm32_cpu.read_idx_0_d[4]
1 1
.names lm32_cpu.instruction_unit.instruction_d[16] lm32_cpu.read_idx_1_d[0]
1 1
.names lm32_cpu.instruction_unit.instruction_d[17] lm32_cpu.read_idx_1_d[1]
1 1
.names lm32_cpu.instruction_unit.instruction_d[18] lm32_cpu.read_idx_1_d[2]
1 1
.names lm32_cpu.instruction_unit.instruction_d[19] lm32_cpu.read_idx_1_d[3]
1 1
.names lm32_cpu.instruction_unit.instruction_d[20] lm32_cpu.read_idx_1_d[4]
1 1
.names lm32_cpu.write_enable_q_w lm32_cpu.reg_write_enable_q_w
1 1
.names lm32_cpu.instruction_unit.rst_i lm32_cpu.rst_i
1 1
.names lm32_cpu.operand_0_x[0] lm32_cpu.sext_result_x[0]
1 1
.names lm32_cpu.operand_0_x[1] lm32_cpu.sext_result_x[1]
1 1
.names lm32_cpu.operand_0_x[2] lm32_cpu.sext_result_x[2]
1 1
.names lm32_cpu.operand_0_x[3] lm32_cpu.sext_result_x[3]
1 1
.names lm32_cpu.operand_0_x[4] lm32_cpu.sext_result_x[4]
1 1
.names lm32_cpu.operand_0_x[5] lm32_cpu.sext_result_x[5]
1 1
.names lm32_cpu.operand_0_x[6] lm32_cpu.sext_result_x[6]
1 1
.names lm32_cpu.operand_0_x[7] lm32_cpu.sext_result_x[7]
1 1
.names lm32_cpu.sext_result_x[31] lm32_cpu.sext_result_x[15]
1 1
.names lm32_cpu.sext_result_x[31] lm32_cpu.sext_result_x[16]
1 1
.names lm32_cpu.sext_result_x[31] lm32_cpu.sext_result_x[17]
1 1
.names lm32_cpu.sext_result_x[31] lm32_cpu.sext_result_x[18]
1 1
.names lm32_cpu.sext_result_x[31] lm32_cpu.sext_result_x[19]
1 1
.names lm32_cpu.sext_result_x[31] lm32_cpu.sext_result_x[20]
1 1
.names lm32_cpu.sext_result_x[31] lm32_cpu.sext_result_x[21]
1 1
.names lm32_cpu.sext_result_x[31] lm32_cpu.sext_result_x[22]
1 1
.names lm32_cpu.sext_result_x[31] lm32_cpu.sext_result_x[23]
1 1
.names lm32_cpu.sext_result_x[31] lm32_cpu.sext_result_x[24]
1 1
.names lm32_cpu.sext_result_x[31] lm32_cpu.sext_result_x[25]
1 1
.names lm32_cpu.sext_result_x[31] lm32_cpu.sext_result_x[26]
1 1
.names lm32_cpu.sext_result_x[31] lm32_cpu.sext_result_x[27]
1 1
.names lm32_cpu.sext_result_x[31] lm32_cpu.sext_result_x[28]
1 1
.names lm32_cpu.sext_result_x[31] lm32_cpu.sext_result_x[29]
1 1
.names lm32_cpu.sext_result_x[31] lm32_cpu.sext_result_x[30]
1 1
.names lm32_cpu.operand_0_x[0] lm32_cpu.sextb_result_x[0]
1 1
.names lm32_cpu.operand_0_x[1] lm32_cpu.sextb_result_x[1]
1 1
.names lm32_cpu.operand_0_x[2] lm32_cpu.sextb_result_x[2]
1 1
.names lm32_cpu.operand_0_x[3] lm32_cpu.sextb_result_x[3]
1 1
.names lm32_cpu.operand_0_x[4] lm32_cpu.sextb_result_x[4]
1 1
.names lm32_cpu.operand_0_x[5] lm32_cpu.sextb_result_x[5]
1 1
.names lm32_cpu.operand_0_x[6] lm32_cpu.sextb_result_x[6]
1 1
.names lm32_cpu.operand_0_x[7] lm32_cpu.sextb_result_x[7]
1 1
.names lm32_cpu.operand_0_x[7] lm32_cpu.sextb_result_x[8]
1 1
.names lm32_cpu.operand_0_x[7] lm32_cpu.sextb_result_x[9]
1 1
.names lm32_cpu.operand_0_x[7] lm32_cpu.sextb_result_x[10]
1 1
.names lm32_cpu.operand_0_x[7] lm32_cpu.sextb_result_x[11]
1 1
.names lm32_cpu.operand_0_x[7] lm32_cpu.sextb_result_x[12]
1 1
.names lm32_cpu.operand_0_x[7] lm32_cpu.sextb_result_x[13]
1 1
.names lm32_cpu.operand_0_x[7] lm32_cpu.sextb_result_x[14]
1 1
.names lm32_cpu.operand_0_x[7] lm32_cpu.sextb_result_x[15]
1 1
.names lm32_cpu.operand_0_x[7] lm32_cpu.sextb_result_x[16]
1 1
.names lm32_cpu.operand_0_x[7] lm32_cpu.sextb_result_x[17]
1 1
.names lm32_cpu.operand_0_x[7] lm32_cpu.sextb_result_x[18]
1 1
.names lm32_cpu.operand_0_x[7] lm32_cpu.sextb_result_x[19]
1 1
.names lm32_cpu.operand_0_x[7] lm32_cpu.sextb_result_x[20]
1 1
.names lm32_cpu.operand_0_x[7] lm32_cpu.sextb_result_x[21]
1 1
.names lm32_cpu.operand_0_x[7] lm32_cpu.sextb_result_x[22]
1 1
.names lm32_cpu.operand_0_x[7] lm32_cpu.sextb_result_x[23]
1 1
.names lm32_cpu.operand_0_x[7] lm32_cpu.sextb_result_x[24]
1 1
.names lm32_cpu.operand_0_x[7] lm32_cpu.sextb_result_x[25]
1 1
.names lm32_cpu.operand_0_x[7] lm32_cpu.sextb_result_x[26]
1 1
.names lm32_cpu.operand_0_x[7] lm32_cpu.sextb_result_x[27]
1 1
.names lm32_cpu.operand_0_x[7] lm32_cpu.sextb_result_x[28]
1 1
.names lm32_cpu.operand_0_x[7] lm32_cpu.sextb_result_x[29]
1 1
.names lm32_cpu.operand_0_x[7] lm32_cpu.sextb_result_x[30]
1 1
.names lm32_cpu.operand_0_x[7] lm32_cpu.sextb_result_x[31]
1 1
.names lm32_cpu.operand_0_x[0] lm32_cpu.sexth_result_x[0]
1 1
.names lm32_cpu.operand_0_x[1] lm32_cpu.sexth_result_x[1]
1 1
.names lm32_cpu.operand_0_x[2] lm32_cpu.sexth_result_x[2]
1 1
.names lm32_cpu.operand_0_x[3] lm32_cpu.sexth_result_x[3]
1 1
.names lm32_cpu.operand_0_x[4] lm32_cpu.sexth_result_x[4]
1 1
.names lm32_cpu.operand_0_x[5] lm32_cpu.sexth_result_x[5]
1 1
.names lm32_cpu.operand_0_x[6] lm32_cpu.sexth_result_x[6]
1 1
.names lm32_cpu.operand_0_x[7] lm32_cpu.sexth_result_x[7]
1 1
.names lm32_cpu.operand_0_x[8] lm32_cpu.sexth_result_x[8]
1 1
.names lm32_cpu.operand_0_x[9] lm32_cpu.sexth_result_x[9]
1 1
.names lm32_cpu.operand_0_x[10] lm32_cpu.sexth_result_x[10]
1 1
.names lm32_cpu.operand_0_x[11] lm32_cpu.sexth_result_x[11]
1 1
.names lm32_cpu.operand_0_x[12] lm32_cpu.sexth_result_x[12]
1 1
.names lm32_cpu.operand_0_x[13] lm32_cpu.sexth_result_x[13]
1 1
.names lm32_cpu.operand_0_x[14] lm32_cpu.sexth_result_x[14]
1 1
.names lm32_cpu.operand_0_x[15] lm32_cpu.sexth_result_x[15]
1 1
.names lm32_cpu.operand_0_x[15] lm32_cpu.sexth_result_x[16]
1 1
.names lm32_cpu.operand_0_x[15] lm32_cpu.sexth_result_x[17]
1 1
.names lm32_cpu.operand_0_x[15] lm32_cpu.sexth_result_x[18]
1 1
.names lm32_cpu.operand_0_x[15] lm32_cpu.sexth_result_x[19]
1 1
.names lm32_cpu.operand_0_x[15] lm32_cpu.sexth_result_x[20]
1 1
.names lm32_cpu.operand_0_x[15] lm32_cpu.sexth_result_x[21]
1 1
.names lm32_cpu.operand_0_x[15] lm32_cpu.sexth_result_x[22]
1 1
.names lm32_cpu.operand_0_x[15] lm32_cpu.sexth_result_x[23]
1 1
.names lm32_cpu.operand_0_x[15] lm32_cpu.sexth_result_x[24]
1 1
.names lm32_cpu.operand_0_x[15] lm32_cpu.sexth_result_x[25]
1 1
.names lm32_cpu.operand_0_x[15] lm32_cpu.sexth_result_x[26]
1 1
.names lm32_cpu.operand_0_x[15] lm32_cpu.sexth_result_x[27]
1 1
.names lm32_cpu.operand_0_x[15] lm32_cpu.sexth_result_x[28]
1 1
.names lm32_cpu.operand_0_x[15] lm32_cpu.sexth_result_x[29]
1 1
.names lm32_cpu.operand_0_x[15] lm32_cpu.sexth_result_x[30]
1 1
.names lm32_cpu.operand_0_x[15] lm32_cpu.sexth_result_x[31]
1 1
.names lm32_cpu.decoder.sign_extend lm32_cpu.sign_extend_d
1 1
.names lm32_cpu.instruction_unit.instruction_d[26] lm32_cpu.size_d[0]
1 1
.names lm32_cpu.instruction_unit.instruction_d[27] lm32_cpu.size_d[1]
1 1
.names lm32_cpu.load_store_unit.stall_wb_load lm32_cpu.stall_wb_load
1 1
.names lm32_cpu.decoder.store lm32_cpu.store_d
1 1
.names lm32_cpu.decoder.load lm32_cpu.w_result_sel_load_d
1 1
.names lm32_cpu.decoder.x_bypass_enable lm32_cpu.x_bypass_enable_d
1 1
.names lm32_cpu.decoder.op_rcsr lm32_cpu.x_result_sel_csr_d
1 1
.names clk16 por_clk
1 1
.names lm32_cpu.instruction_unit.i_cyc_o request[0]
1 1
.names lm32_cpu.load_store_unit.d_cyc_o request[1]
1 1
.names bus_wishbone_adr[0] rom_adr[0]
1 1
.names bus_wishbone_adr[1] rom_adr[1]
1 1
.names bus_wishbone_adr[2] rom_adr[2]
1 1
.names bus_wishbone_adr[3] rom_adr[3]
1 1
.names bus_wishbone_adr[4] rom_adr[4]
1 1
.names bus_wishbone_adr[5] rom_adr[5]
1 1
.names bus_wishbone_adr[6] rom_adr[6]
1 1
.names bus_wishbone_adr[7] rom_adr[7]
1 1
.names bus_wishbone_adr[8] rom_adr[8]
1 1
.names bus_wishbone_adr[9] rom_adr[9]
1 1
.names bus_wishbone_adr[10] rom_adr[10]
1 1
.names bus_wishbone_adr[0] rom_bus_adr[0]
1 1
.names bus_wishbone_adr[1] rom_bus_adr[1]
1 1
.names bus_wishbone_adr[2] rom_bus_adr[2]
1 1
.names bus_wishbone_adr[3] rom_bus_adr[3]
1 1
.names bus_wishbone_adr[4] rom_bus_adr[4]
1 1
.names bus_wishbone_adr[5] rom_bus_adr[5]
1 1
.names bus_wishbone_adr[6] rom_bus_adr[6]
1 1
.names bus_wishbone_adr[7] rom_bus_adr[7]
1 1
.names bus_wishbone_adr[8] rom_bus_adr[8]
1 1
.names bus_wishbone_adr[9] rom_bus_adr[9]
1 1
.names bus_wishbone_adr[10] rom_bus_adr[10]
1 1
.names bus_wishbone_adr[11] rom_bus_adr[11]
1 1
.names bus_wishbone_adr[12] rom_bus_adr[12]
1 1
.names bus_wishbone_adr[13] rom_bus_adr[13]
1 1
.names $undef rom_bus_adr[14]
1 1
.names $undef rom_bus_adr[15]
1 1
.names $undef rom_bus_adr[16]
1 1
.names $undef rom_bus_adr[17]
1 1
.names $undef rom_bus_adr[18]
1 1
.names $undef rom_bus_adr[19]
1 1
.names $undef rom_bus_adr[20]
1 1
.names $undef rom_bus_adr[21]
1 1
.names $undef rom_bus_adr[22]
1 1
.names $undef rom_bus_adr[23]
1 1
.names $undef rom_bus_adr[24]
1 1
.names $undef rom_bus_adr[25]
1 1
.names array_muxed0[26] rom_bus_adr[26]
1 1
.names array_muxed0[27] rom_bus_adr[27]
1 1
.names array_muxed0[28] rom_bus_adr[28]
1 1
.names bus_wishbone_dat_w[0] rom_bus_dat_w[0]
1 1
.names bus_wishbone_dat_w[1] rom_bus_dat_w[1]
1 1
.names bus_wishbone_dat_w[2] rom_bus_dat_w[2]
1 1
.names bus_wishbone_dat_w[3] rom_bus_dat_w[3]
1 1
.names bus_wishbone_dat_w[4] rom_bus_dat_w[4]
1 1
.names bus_wishbone_dat_w[5] rom_bus_dat_w[5]
1 1
.names bus_wishbone_dat_w[6] rom_bus_dat_w[6]
1 1
.names bus_wishbone_dat_w[7] rom_bus_dat_w[7]
1 1
.names sram_dat_w[8] rom_bus_dat_w[8]
1 1
.names sram_dat_w[9] rom_bus_dat_w[9]
1 1
.names sram_dat_w[10] rom_bus_dat_w[10]
1 1
.names sram_dat_w[11] rom_bus_dat_w[11]
1 1
.names sram_dat_w[12] rom_bus_dat_w[12]
1 1
.names sram_dat_w[13] rom_bus_dat_w[13]
1 1
.names sram_dat_w[14] rom_bus_dat_w[14]
1 1
.names sram_dat_w[15] rom_bus_dat_w[15]
1 1
.names sram_dat_w[16] rom_bus_dat_w[16]
1 1
.names sram_dat_w[17] rom_bus_dat_w[17]
1 1
.names sram_dat_w[18] rom_bus_dat_w[18]
1 1
.names sram_dat_w[19] rom_bus_dat_w[19]
1 1
.names sram_dat_w[20] rom_bus_dat_w[20]
1 1
.names sram_dat_w[21] rom_bus_dat_w[21]
1 1
.names sram_dat_w[22] rom_bus_dat_w[22]
1 1
.names sram_dat_w[23] rom_bus_dat_w[23]
1 1
.names sram_dat_w[24] rom_bus_dat_w[24]
1 1
.names sram_dat_w[25] rom_bus_dat_w[25]
1 1
.names sram_dat_w[26] rom_bus_dat_w[26]
1 1
.names sram_dat_w[27] rom_bus_dat_w[27]
1 1
.names sram_dat_w[28] rom_bus_dat_w[28]
1 1
.names sram_dat_w[29] rom_bus_dat_w[29]
1 1
.names sram_dat_w[30] rom_bus_dat_w[30]
1 1
.names sram_dat_w[31] rom_bus_dat_w[31]
1 1
.names rom_bus_dat_r[0] rom_dat_r[0]
1 1
.names rom_bus_dat_r[1] rom_dat_r[1]
1 1
.names rom_bus_dat_r[2] rom_dat_r[2]
1 1
.names rom_bus_dat_r[3] rom_dat_r[3]
1 1
.names rom_bus_dat_r[4] rom_dat_r[4]
1 1
.names rom_bus_dat_r[5] rom_dat_r[5]
1 1
.names rom_bus_dat_r[6] rom_dat_r[6]
1 1
.names rom_bus_dat_r[7] rom_dat_r[7]
1 1
.names rom_bus_dat_r[8] rom_dat_r[8]
1 1
.names rom_bus_dat_r[9] rom_dat_r[9]
1 1
.names rom_bus_dat_r[10] rom_dat_r[10]
1 1
.names rom_bus_dat_r[11] rom_dat_r[11]
1 1
.names rom_bus_dat_r[12] rom_dat_r[12]
1 1
.names rom_bus_dat_r[13] rom_dat_r[13]
1 1
.names rom_bus_dat_r[14] rom_dat_r[14]
1 1
.names rom_bus_dat_r[15] rom_dat_r[15]
1 1
.names rom_bus_dat_r[16] rom_dat_r[16]
1 1
.names rom_bus_dat_r[17] rom_dat_r[17]
1 1
.names rom_bus_dat_r[18] rom_dat_r[18]
1 1
.names rom_bus_dat_r[19] rom_dat_r[19]
1 1
.names rom_bus_dat_r[20] rom_dat_r[20]
1 1
.names rom_bus_dat_r[21] rom_dat_r[21]
1 1
.names rom_bus_dat_r[22] rom_dat_r[22]
1 1
.names rom_bus_dat_r[23] rom_dat_r[23]
1 1
.names rom_bus_dat_r[24] rom_dat_r[24]
1 1
.names rom_bus_dat_r[25] rom_dat_r[25]
1 1
.names rom_bus_dat_r[26] rom_dat_r[26]
1 1
.names rom_bus_dat_r[27] rom_dat_r[27]
1 1
.names rom_bus_dat_r[28] rom_dat_r[28]
1 1
.names rom_bus_dat_r[29] rom_dat_r[29]
1 1
.names rom_bus_dat_r[30] rom_dat_r[30]
1 1
.names rom_bus_dat_r[31] rom_dat_r[31]
1 1
.names bus_wishbone_adr[0] shared_adr[0]
1 1
.names bus_wishbone_adr[1] shared_adr[1]
1 1
.names bus_wishbone_adr[2] shared_adr[2]
1 1
.names bus_wishbone_adr[3] shared_adr[3]
1 1
.names bus_wishbone_adr[4] shared_adr[4]
1 1
.names bus_wishbone_adr[5] shared_adr[5]
1 1
.names bus_wishbone_adr[6] shared_adr[6]
1 1
.names bus_wishbone_adr[7] shared_adr[7]
1 1
.names bus_wishbone_adr[8] shared_adr[8]
1 1
.names bus_wishbone_adr[9] shared_adr[9]
1 1
.names bus_wishbone_adr[10] shared_adr[10]
1 1
.names bus_wishbone_adr[11] shared_adr[11]
1 1
.names bus_wishbone_adr[12] shared_adr[12]
1 1
.names bus_wishbone_adr[13] shared_adr[13]
1 1
.names $undef shared_adr[14]
1 1
.names $undef shared_adr[15]
1 1
.names $undef shared_adr[16]
1 1
.names $undef shared_adr[17]
1 1
.names $undef shared_adr[18]
1 1
.names $undef shared_adr[19]
1 1
.names $undef shared_adr[20]
1 1
.names $undef shared_adr[21]
1 1
.names $undef shared_adr[22]
1 1
.names $undef shared_adr[23]
1 1
.names $undef shared_adr[24]
1 1
.names $undef shared_adr[25]
1 1
.names array_muxed0[26] shared_adr[26]
1 1
.names array_muxed0[27] shared_adr[27]
1 1
.names array_muxed0[28] shared_adr[28]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[0] shared_dat_r[0]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[1] shared_dat_r[1]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[2] shared_dat_r[2]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[3] shared_dat_r[3]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[4] shared_dat_r[4]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[5] shared_dat_r[5]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[6] shared_dat_r[6]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[7] shared_dat_r[7]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[8] shared_dat_r[8]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[9] shared_dat_r[9]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[10] shared_dat_r[10]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[11] shared_dat_r[11]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[12] shared_dat_r[12]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[13] shared_dat_r[13]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[14] shared_dat_r[14]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[15] shared_dat_r[15]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[16] shared_dat_r[16]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[17] shared_dat_r[17]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[18] shared_dat_r[18]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[19] shared_dat_r[19]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[20] shared_dat_r[20]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[21] shared_dat_r[21]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[22] shared_dat_r[22]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[23] shared_dat_r[23]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[24] shared_dat_r[24]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[25] shared_dat_r[25]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[26] shared_dat_r[26]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[27] shared_dat_r[27]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[28] shared_dat_r[28]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[29] shared_dat_r[29]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[30] shared_dat_r[30]
1 1
.names lm32_cpu.instruction_unit.i_dat_i[31] shared_dat_r[31]
1 1
.names bus_wishbone_dat_w[0] shared_dat_w[0]
1 1
.names bus_wishbone_dat_w[1] shared_dat_w[1]
1 1
.names bus_wishbone_dat_w[2] shared_dat_w[2]
1 1
.names bus_wishbone_dat_w[3] shared_dat_w[3]
1 1
.names bus_wishbone_dat_w[4] shared_dat_w[4]
1 1
.names bus_wishbone_dat_w[5] shared_dat_w[5]
1 1
.names bus_wishbone_dat_w[6] shared_dat_w[6]
1 1
.names bus_wishbone_dat_w[7] shared_dat_w[7]
1 1
.names sram_dat_w[8] shared_dat_w[8]
1 1
.names sram_dat_w[9] shared_dat_w[9]
1 1
.names sram_dat_w[10] shared_dat_w[10]
1 1
.names sram_dat_w[11] shared_dat_w[11]
1 1
.names sram_dat_w[12] shared_dat_w[12]
1 1
.names sram_dat_w[13] shared_dat_w[13]
1 1
.names sram_dat_w[14] shared_dat_w[14]
1 1
.names sram_dat_w[15] shared_dat_w[15]
1 1
.names sram_dat_w[16] shared_dat_w[16]
1 1
.names sram_dat_w[17] shared_dat_w[17]
1 1
.names sram_dat_w[18] shared_dat_w[18]
1 1
.names sram_dat_w[19] shared_dat_w[19]
1 1
.names sram_dat_w[20] shared_dat_w[20]
1 1
.names sram_dat_w[21] shared_dat_w[21]
1 1
.names sram_dat_w[22] shared_dat_w[22]
1 1
.names sram_dat_w[23] shared_dat_w[23]
1 1
.names sram_dat_w[24] shared_dat_w[24]
1 1
.names sram_dat_w[25] shared_dat_w[25]
1 1
.names sram_dat_w[26] shared_dat_w[26]
1 1
.names sram_dat_w[27] shared_dat_w[27]
1 1
.names sram_dat_w[28] shared_dat_w[28]
1 1
.names sram_dat_w[29] shared_dat_w[29]
1 1
.names sram_dat_w[30] shared_dat_w[30]
1 1
.names sram_dat_w[31] shared_dat_w[31]
1 1
.names bus_wishbone_adr[0] sram_adr[0]
1 1
.names bus_wishbone_adr[1] sram_adr[1]
1 1
.names bus_wishbone_adr[2] sram_adr[2]
1 1
.names bus_wishbone_adr[3] sram_adr[3]
1 1
.names bus_wishbone_adr[4] sram_adr[4]
1 1
.names bus_wishbone_adr[5] sram_adr[5]
1 1
.names bus_wishbone_adr[6] sram_adr[6]
1 1
.names bus_wishbone_adr[7] sram_adr[7]
1 1
.names bus_wishbone_adr[8] sram_adr[8]
1 1
.names bus_wishbone_adr[9] sram_adr[9]
1 1
.names bus_wishbone_adr[0] sram_bus_adr[0]
1 1
.names bus_wishbone_adr[1] sram_bus_adr[1]
1 1
.names bus_wishbone_adr[2] sram_bus_adr[2]
1 1
.names bus_wishbone_adr[3] sram_bus_adr[3]
1 1
.names bus_wishbone_adr[4] sram_bus_adr[4]
1 1
.names bus_wishbone_adr[5] sram_bus_adr[5]
1 1
.names bus_wishbone_adr[6] sram_bus_adr[6]
1 1
.names bus_wishbone_adr[7] sram_bus_adr[7]
1 1
.names bus_wishbone_adr[8] sram_bus_adr[8]
1 1
.names bus_wishbone_adr[9] sram_bus_adr[9]
1 1
.names bus_wishbone_adr[10] sram_bus_adr[10]
1 1
.names bus_wishbone_adr[11] sram_bus_adr[11]
1 1
.names bus_wishbone_adr[12] sram_bus_adr[12]
1 1
.names bus_wishbone_adr[13] sram_bus_adr[13]
1 1
.names $undef sram_bus_adr[14]
1 1
.names $undef sram_bus_adr[15]
1 1
.names $undef sram_bus_adr[16]
1 1
.names $undef sram_bus_adr[17]
1 1
.names $undef sram_bus_adr[18]
1 1
.names $undef sram_bus_adr[19]
1 1
.names $undef sram_bus_adr[20]
1 1
.names $undef sram_bus_adr[21]
1 1
.names $undef sram_bus_adr[22]
1 1
.names $undef sram_bus_adr[23]
1 1
.names $undef sram_bus_adr[24]
1 1
.names $undef sram_bus_adr[25]
1 1
.names bus_wishbone_dat_w[0] sram_bus_dat_w[0]
1 1
.names bus_wishbone_dat_w[1] sram_bus_dat_w[1]
1 1
.names bus_wishbone_dat_w[2] sram_bus_dat_w[2]
1 1
.names bus_wishbone_dat_w[3] sram_bus_dat_w[3]
1 1
.names bus_wishbone_dat_w[4] sram_bus_dat_w[4]
1 1
.names bus_wishbone_dat_w[5] sram_bus_dat_w[5]
1 1
.names bus_wishbone_dat_w[6] sram_bus_dat_w[6]
1 1
.names bus_wishbone_dat_w[7] sram_bus_dat_w[7]
1 1
.names sram_dat_w[8] sram_bus_dat_w[8]
1 1
.names sram_dat_w[9] sram_bus_dat_w[9]
1 1
.names sram_dat_w[10] sram_bus_dat_w[10]
1 1
.names sram_dat_w[11] sram_bus_dat_w[11]
1 1
.names sram_dat_w[12] sram_bus_dat_w[12]
1 1
.names sram_dat_w[13] sram_bus_dat_w[13]
1 1
.names sram_dat_w[14] sram_bus_dat_w[14]
1 1
.names sram_dat_w[15] sram_bus_dat_w[15]
1 1
.names sram_dat_w[16] sram_bus_dat_w[16]
1 1
.names sram_dat_w[17] sram_bus_dat_w[17]
1 1
.names sram_dat_w[18] sram_bus_dat_w[18]
1 1
.names sram_dat_w[19] sram_bus_dat_w[19]
1 1
.names sram_dat_w[20] sram_bus_dat_w[20]
1 1
.names sram_dat_w[21] sram_bus_dat_w[21]
1 1
.names sram_dat_w[22] sram_bus_dat_w[22]
1 1
.names sram_dat_w[23] sram_bus_dat_w[23]
1 1
.names sram_dat_w[24] sram_bus_dat_w[24]
1 1
.names sram_dat_w[25] sram_bus_dat_w[25]
1 1
.names sram_dat_w[26] sram_bus_dat_w[26]
1 1
.names sram_dat_w[27] sram_bus_dat_w[27]
1 1
.names sram_dat_w[28] sram_bus_dat_w[28]
1 1
.names sram_dat_w[29] sram_bus_dat_w[29]
1 1
.names sram_dat_w[30] sram_bus_dat_w[30]
1 1
.names sram_dat_w[31] sram_bus_dat_w[31]
1 1
.names bus_wishbone_dat_w[0] sram_dat_w[0]
1 1
.names bus_wishbone_dat_w[1] sram_dat_w[1]
1 1
.names bus_wishbone_dat_w[2] sram_dat_w[2]
1 1
.names bus_wishbone_dat_w[3] sram_dat_w[3]
1 1
.names bus_wishbone_dat_w[4] sram_dat_w[4]
1 1
.names bus_wishbone_dat_w[5] sram_dat_w[5]
1 1
.names bus_wishbone_dat_w[6] sram_dat_w[6]
1 1
.names bus_wishbone_dat_w[7] sram_dat_w[7]
1 1
.names clk16 sys_clk
1 1
.names lm32_cpu.instruction_unit.rst_i sys_rst
1 1
.names csrbank0_rxempty_r uart_pending_r[0]
1 1
.names interface_dat_w[1] uart_pending_r[1]
1 1
.names uart_tx_pending uart_pending_w[0]
1 1
.names uart_rx_pending uart_pending_w[1]
1 1
.names regs1 uart_phy_rx
1 1
.names uart_phy_storage_full[0] uart_phy_storage[0]
1 1
.names uart_phy_storage_full[1] uart_phy_storage[1]
1 1
.names uart_phy_storage_full[2] uart_phy_storage[2]
1 1
.names uart_phy_storage_full[3] uart_phy_storage[3]
1 1
.names uart_phy_storage_full[4] uart_phy_storage[4]
1 1
.names uart_phy_storage_full[5] uart_phy_storage[5]
1 1
.names uart_phy_storage_full[6] uart_phy_storage[6]
1 1
.names uart_phy_storage_full[7] uart_phy_storage[7]
1 1
.names uart_phy_storage_full[8] uart_phy_storage[8]
1 1
.names uart_phy_storage_full[9] uart_phy_storage[9]
1 1
.names uart_phy_storage_full[10] uart_phy_storage[10]
1 1
.names uart_phy_storage_full[11] uart_phy_storage[11]
1 1
.names uart_phy_storage_full[12] uart_phy_storage[12]
1 1
.names uart_phy_storage_full[13] uart_phy_storage[13]
1 1
.names uart_phy_storage_full[14] uart_phy_storage[14]
1 1
.names uart_phy_storage_full[15] uart_phy_storage[15]
1 1
.names uart_phy_storage_full[16] uart_phy_storage[16]
1 1
.names uart_phy_storage_full[17] uart_phy_storage[17]
1 1
.names uart_phy_storage_full[18] uart_phy_storage[18]
1 1
.names uart_phy_storage_full[19] uart_phy_storage[19]
1 1
.names uart_phy_storage_full[20] uart_phy_storage[20]
1 1
.names uart_phy_storage_full[21] uart_phy_storage[21]
1 1
.names uart_phy_storage_full[22] uart_phy_storage[22]
1 1
.names uart_phy_storage_full[23] uart_phy_storage[23]
1 1
.names uart_phy_storage_full[24] uart_phy_storage[24]
1 1
.names uart_phy_storage_full[25] uart_phy_storage[25]
1 1
.names uart_phy_storage_full[26] uart_phy_storage[26]
1 1
.names uart_phy_storage_full[27] uart_phy_storage[27]
1 1
.names uart_phy_storage_full[28] uart_phy_storage[28]
1 1
.names uart_phy_storage_full[29] uart_phy_storage[29]
1 1
.names uart_phy_storage_full[30] uart_phy_storage[30]
1 1
.names uart_phy_storage_full[31] uart_phy_storage[31]
1 1
.names uart_phy_source_payload_data[0] uart_rx_fifo_fifo_in_payload_data[0]
1 1
.names uart_phy_source_payload_data[1] uart_rx_fifo_fifo_in_payload_data[1]
1 1
.names uart_phy_source_payload_data[2] uart_rx_fifo_fifo_in_payload_data[2]
1 1
.names uart_phy_source_payload_data[3] uart_rx_fifo_fifo_in_payload_data[3]
1 1
.names uart_phy_source_payload_data[4] uart_rx_fifo_fifo_in_payload_data[4]
1 1
.names uart_phy_source_payload_data[5] uart_rx_fifo_fifo_in_payload_data[5]
1 1
.names uart_phy_source_payload_data[6] uart_rx_fifo_fifo_in_payload_data[6]
1 1
.names uart_phy_source_payload_data[7] uart_rx_fifo_fifo_in_payload_data[7]
1 1
.names uart_rx_fifo_consume[0] uart_rx_fifo_rdport_adr[0]
1 1
.names uart_rx_fifo_consume[1] uart_rx_fifo_rdport_adr[1]
1 1
.names uart_rx_fifo_consume[2] uart_rx_fifo_rdport_adr[2]
1 1
.names uart_rx_fifo_consume[3] uart_rx_fifo_rdport_adr[3]
1 1
.names uart_phy_source_payload_data[0] uart_rx_fifo_sink_payload_data[0]
1 1
.names uart_phy_source_payload_data[1] uart_rx_fifo_sink_payload_data[1]
1 1
.names uart_phy_source_payload_data[2] uart_rx_fifo_sink_payload_data[2]
1 1
.names uart_phy_source_payload_data[3] uart_rx_fifo_sink_payload_data[3]
1 1
.names uart_phy_source_payload_data[4] uart_rx_fifo_sink_payload_data[4]
1 1
.names uart_phy_source_payload_data[5] uart_rx_fifo_sink_payload_data[5]
1 1
.names uart_phy_source_payload_data[6] uart_rx_fifo_sink_payload_data[6]
1 1
.names uart_phy_source_payload_data[7] uart_rx_fifo_sink_payload_data[7]
1 1
.names uart_phy_source_valid uart_rx_fifo_sink_valid
1 1
.names uart_phy_source_payload_data[0] uart_rx_fifo_syncfifo_din[0]
1 1
.names uart_phy_source_payload_data[1] uart_rx_fifo_syncfifo_din[1]
1 1
.names uart_phy_source_payload_data[2] uart_rx_fifo_syncfifo_din[2]
1 1
.names uart_phy_source_payload_data[3] uart_rx_fifo_syncfifo_din[3]
1 1
.names uart_phy_source_payload_data[4] uart_rx_fifo_syncfifo_din[4]
1 1
.names uart_phy_source_payload_data[5] uart_rx_fifo_syncfifo_din[5]
1 1
.names uart_phy_source_payload_data[6] uart_rx_fifo_syncfifo_din[6]
1 1
.names uart_phy_source_payload_data[7] uart_rx_fifo_syncfifo_din[7]
1 1
.names $false uart_rx_fifo_syncfifo_din[8]
1 1
.names $false uart_rx_fifo_syncfifo_din[9]
1 1
.names uart_phy_source_valid uart_rx_fifo_syncfifo_we
1 1
.names uart_rx_fifo_produce[0] uart_rx_fifo_wrport_adr[0]
1 1
.names uart_rx_fifo_produce[1] uart_rx_fifo_wrport_adr[1]
1 1
.names uart_rx_fifo_produce[2] uart_rx_fifo_wrport_adr[2]
1 1
.names uart_rx_fifo_produce[3] uart_rx_fifo_wrport_adr[3]
1 1
.names uart_phy_source_payload_data[0] uart_rx_fifo_wrport_dat_w[0]
1 1
.names uart_phy_source_payload_data[1] uart_rx_fifo_wrport_dat_w[1]
1 1
.names uart_phy_source_payload_data[2] uart_rx_fifo_wrport_dat_w[2]
1 1
.names uart_phy_source_payload_data[3] uart_rx_fifo_wrport_dat_w[3]
1 1
.names uart_phy_source_payload_data[4] uart_rx_fifo_wrport_dat_w[4]
1 1
.names uart_phy_source_payload_data[5] uart_rx_fifo_wrport_dat_w[5]
1 1
.names uart_phy_source_payload_data[6] uart_rx_fifo_wrport_dat_w[6]
1 1
.names uart_phy_source_payload_data[7] uart_rx_fifo_wrport_dat_w[7]
1 1
.names $false uart_rx_fifo_wrport_dat_w[8]
1 1
.names $false uart_rx_fifo_wrport_dat_w[9]
1 1
.names csrbank0_rxempty_w uart_rx_status
1 1
.names csrbank0_rxempty_w uart_rx_trigger
1 1
.names csrbank0_rxempty_w uart_rxempty_status
1 1
.names csrbank0_rxempty_r uart_rxtx_r[0]
1 1
.names interface_dat_w[1] uart_rxtx_r[1]
1 1
.names interface_dat_w[2] uart_rxtx_r[2]
1 1
.names interface_dat_w[3] uart_rxtx_r[3]
1 1
.names interface_dat_w[4] uart_rxtx_r[4]
1 1
.names interface_dat_w[5] uart_rxtx_r[5]
1 1
.names interface_dat_w[6] uart_rxtx_r[6]
1 1
.names interface_dat_w[7] uart_rxtx_r[7]
1 1
.names csrbank0_rxempty_r uart_status_r[0]
1 1
.names interface_dat_w[1] uart_status_r[1]
1 1
.names csrbank0_txfull_w uart_status_w[0]
1 1
.names csrbank0_rxempty_w uart_status_w[1]
1 1
.names uart_storage_full[0] uart_storage[0]
1 1
.names uart_storage_full[1] uart_storage[1]
1 1
.names csrbank0_rxempty_r uart_tx_fifo_fifo_in_payload_data[0]
1 1
.names interface_dat_w[1] uart_tx_fifo_fifo_in_payload_data[1]
1 1
.names interface_dat_w[2] uart_tx_fifo_fifo_in_payload_data[2]
1 1
.names interface_dat_w[3] uart_tx_fifo_fifo_in_payload_data[3]
1 1
.names interface_dat_w[4] uart_tx_fifo_fifo_in_payload_data[4]
1 1
.names interface_dat_w[5] uart_tx_fifo_fifo_in_payload_data[5]
1 1
.names interface_dat_w[6] uart_tx_fifo_fifo_in_payload_data[6]
1 1
.names interface_dat_w[7] uart_tx_fifo_fifo_in_payload_data[7]
1 1
.names uart_tx_fifo_consume[0] uart_tx_fifo_rdport_adr[0]
1 1
.names uart_tx_fifo_consume[1] uart_tx_fifo_rdport_adr[1]
1 1
.names uart_tx_fifo_consume[2] uart_tx_fifo_rdport_adr[2]
1 1
.names uart_tx_fifo_consume[3] uart_tx_fifo_rdport_adr[3]
1 1
.names csrbank0_rxempty_r uart_tx_fifo_sink_payload_data[0]
1 1
.names interface_dat_w[1] uart_tx_fifo_sink_payload_data[1]
1 1
.names interface_dat_w[2] uart_tx_fifo_sink_payload_data[2]
1 1
.names interface_dat_w[3] uart_tx_fifo_sink_payload_data[3]
1 1
.names interface_dat_w[4] uart_tx_fifo_sink_payload_data[4]
1 1
.names interface_dat_w[5] uart_tx_fifo_sink_payload_data[5]
1 1
.names interface_dat_w[6] uart_tx_fifo_sink_payload_data[6]
1 1
.names interface_dat_w[7] uart_tx_fifo_sink_payload_data[7]
1 1
.names uart_phy_sink_ready uart_tx_fifo_source_ready
1 1
.names csrbank0_rxempty_r uart_tx_fifo_syncfifo_din[0]
1 1
.names interface_dat_w[1] uart_tx_fifo_syncfifo_din[1]
1 1
.names interface_dat_w[2] uart_tx_fifo_syncfifo_din[2]
1 1
.names interface_dat_w[3] uart_tx_fifo_syncfifo_din[3]
1 1
.names interface_dat_w[4] uart_tx_fifo_syncfifo_din[4]
1 1
.names interface_dat_w[5] uart_tx_fifo_syncfifo_din[5]
1 1
.names interface_dat_w[6] uart_tx_fifo_syncfifo_din[6]
1 1
.names interface_dat_w[7] uart_tx_fifo_syncfifo_din[7]
1 1
.names $false uart_tx_fifo_syncfifo_din[8]
1 1
.names $false uart_tx_fifo_syncfifo_din[9]
1 1
.names uart_phy_sink_ready uart_tx_fifo_syncfifo_re
1 1
.names uart_tx_fifo_produce[0] uart_tx_fifo_wrport_adr[0]
1 1
.names uart_tx_fifo_produce[1] uart_tx_fifo_wrport_adr[1]
1 1
.names uart_tx_fifo_produce[2] uart_tx_fifo_wrport_adr[2]
1 1
.names uart_tx_fifo_produce[3] uart_tx_fifo_wrport_adr[3]
1 1
.names csrbank0_rxempty_r uart_tx_fifo_wrport_dat_w[0]
1 1
.names interface_dat_w[1] uart_tx_fifo_wrport_dat_w[1]
1 1
.names interface_dat_w[2] uart_tx_fifo_wrport_dat_w[2]
1 1
.names interface_dat_w[3] uart_tx_fifo_wrport_dat_w[3]
1 1
.names interface_dat_w[4] uart_tx_fifo_wrport_dat_w[4]
1 1
.names interface_dat_w[5] uart_tx_fifo_wrport_dat_w[5]
1 1
.names interface_dat_w[6] uart_tx_fifo_wrport_dat_w[6]
1 1
.names interface_dat_w[7] uart_tx_fifo_wrport_dat_w[7]
1 1
.names $false uart_tx_fifo_wrport_dat_w[8]
1 1
.names $false uart_tx_fifo_wrport_dat_w[9]
1 1
.names csrbank0_txfull_w uart_tx_status
1 1
.names csrbank0_txfull_w uart_tx_trigger
1 1
.names csrbank0_txfull_w uart_txfull_status
1 1
.end
