$date
	Sun Oct 23 07:49:02 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#135276
b1000 !
1"
#135278
b1000 &
b1000 %
1$
#135279
0"
#135282
b100 &
b100 %
#135286
b10 &
b10 %
#135290
b1 &
b1 %
1#
#135294
b0 &
0#
b0 %
0$
#1124879
b10010 !
1"
#1124882
b10010 &
b10010 %
1$
#1124883
0"
#1124886
b1001 &
b1001 %
#1124890
b11100 &
b11100 %
#1124894
b1110 &
b1110 %
#1124898
b111 &
b111 %
#1124902
b10110 &
b10110 %
#1124906
b1011 &
b1011 %
#1124910
b100010 &
b100010 %
#1124914
b10001 &
b10001 %
#1124918
b110100 &
b110100 %
#1124922
b11010 &
b11010 %
#1124926
b1101 &
b1101 %
#1124930
b101000 &
b101000 %
#1124934
b10100 &
b10100 %
#1124938
b1010 &
b1010 %
#1124942
b101 &
b101 %
#1124946
b10000 &
b10000 %
#1124950
b1000 &
b1000 %
#1124954
b100 &
b100 %
#1124958
b10 &
b10 %
#1124962
b1 &
b1 %
1#
#1124966
b0 &
0#
b0 %
0$
#2113733
b10 !
1"
#2113734
b10 &
b10 %
1$
#2113735
0"
#2113738
b1 &
b1 %
1#
#2113742
b0 &
0#
b0 %
0$
#4500012
