Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Apr 22 10:32:37 2024
| Host         : rbrinson running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file MineSweepWrapper_timing_summary_routed.rpt -pb MineSweepWrapper_timing_summary_routed.pb -rpx MineSweepWrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : MineSweepWrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   33          
TIMING-20  Warning   Non-clocked latch               16          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (109)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (16)
5. checking no_input_delay (17)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (109)
--------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: sw[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[10] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[11] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[12] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[13] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[14] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[15] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[7] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[8] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[9] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MINESWEEP/FSM_sequential_currState_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MINESWEEP/FSM_sequential_currState_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[11].SYNC.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[12].SYNC.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[13].SYNC.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[14].SYNC.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[15].SYNC.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[1].SYNC.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[2].SYNC.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[3].SYNC.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[4].SYNC.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[5].SYNC.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[6].SYNC.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[7].SYNC.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[8].SYNC.syncChain_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[9].SYNC.syncChain_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (16)
-------------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.452        0.000                      0                  166        0.164        0.000                      0                  166        4.020        0.000                       0                   150  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.452        0.000                      0                  166        0.164        0.000                      0                  166        4.020        0.000                       0                   150  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.452ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.452ns  (required time - arrival time)
  Source:                 MINESWEEP/RANDOM/bomb1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/RANDOM/bomb1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.508ns  (logic 2.127ns (22.371%)  route 7.381ns (77.629%))
  Logic Levels:           10  (LUT3=1 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.621     5.142    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X5Y60          FDCE                                         r  MINESWEEP/RANDOM/bomb1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y60          FDCE (Prop_fdce_C_Q)         0.456     5.598 r  MINESWEEP/RANDOM/bomb1_reg[1]/Q
                         net (fo=54, routed)          1.007     6.605    MINESWEEP/RANDOM/bomb1_reg[4]_0[1]
    SLICE_X2Y61          LUT3 (Prop_lut3_I0_O)        0.148     6.753 f  MINESWEEP/RANDOM/bomb1[3]_i_59/O
                         net (fo=1, routed)           0.824     7.577    MINESWEEP/RANDOM/bomb1[3]_i_59_n_0
    SLICE_X2Y61          LUT6 (Prop_lut6_I4_O)        0.328     7.905 f  MINESWEEP/RANDOM/bomb1[3]_i_37/O
                         net (fo=18, routed)          0.713     8.618    MINESWEEP/RANDOM/bomb1[3]_i_37_n_0
    SLICE_X1Y61          LUT5 (Prop_lut5_I0_O)        0.124     8.742 r  MINESWEEP/RANDOM/bomb1[3]_i_65/O
                         net (fo=2, routed)           0.814     9.555    MINESWEEP/RANDOM/bomb1[3]_i_65_n_0
    SLICE_X2Y60          LUT6 (Prop_lut6_I1_O)        0.124     9.679 r  MINESWEEP/RANDOM/bomb1[3]_i_56/O
                         net (fo=5, routed)           0.788    10.468    MINESWEEP/RANDOM/bomb1[3]_i_56_n_0
    SLICE_X1Y59          LUT5 (Prop_lut5_I0_O)        0.124    10.592 r  MINESWEEP/RANDOM/bomb1[3]_i_43/O
                         net (fo=2, routed)           0.677    11.269    MINESWEEP/RANDOM/bomb1[3]_i_43_n_0
    SLICE_X1Y59          LUT6 (Prop_lut6_I4_O)        0.124    11.393 f  MINESWEEP/RANDOM/bomb1[3]_i_18/O
                         net (fo=15, routed)          0.488    11.881    MINESWEEP/RANDOM/bomb1[3]_i_18_n_0
    SLICE_X1Y58          LUT4 (Prop_lut4_I0_O)        0.119    12.000 r  MINESWEEP/RANDOM/bomb1[3]_i_20/O
                         net (fo=3, routed)           0.821    12.820    MINESWEEP/RANDOM/bomb1[3]_i_20_n_0
    SLICE_X0Y58          LUT6 (Prop_lut6_I3_O)        0.332    13.152 r  MINESWEEP/RANDOM/bomb1[3]_i_12/O
                         net (fo=2, routed)           0.570    13.722    MINESWEEP/RANDOM/bomb1[3]_i_12_n_0
    SLICE_X2Y59          LUT6 (Prop_lut6_I2_O)        0.124    13.846 r  MINESWEEP/RANDOM/bomb1[3]_i_5/O
                         net (fo=4, routed)           0.679    14.526    MINESWEEP/RANDOM/bomb1[3]_i_5_n_0
    SLICE_X3Y59          LUT6 (Prop_lut6_I4_O)        0.124    14.650 r  MINESWEEP/RANDOM/bomb1[0]_i_1/O
                         net (fo=1, routed)           0.000    14.650    MINESWEEP/RANDOM/bomb1CollDet[0]
    SLICE_X3Y59          FDCE                                         r  MINESWEEP/RANDOM/bomb1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.507    14.848    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X3Y59          FDCE                                         r  MINESWEEP/RANDOM/bomb1_reg[0]/C
                         clock pessimism              0.258    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X3Y59          FDCE (Setup_fdce_C_D)        0.031    15.102    MINESWEEP/RANDOM/bomb1_reg[0]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                         -14.650    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.518ns  (required time - arrival time)
  Source:                 MINESWEEP/RANDOM/bomb1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/RANDOM/bomb1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.479ns  (logic 2.127ns (22.440%)  route 7.352ns (77.560%))
  Logic Levels:           10  (LUT3=1 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.621     5.142    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X5Y60          FDCE                                         r  MINESWEEP/RANDOM/bomb1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y60          FDCE (Prop_fdce_C_Q)         0.456     5.598 r  MINESWEEP/RANDOM/bomb1_reg[1]/Q
                         net (fo=54, routed)          1.007     6.605    MINESWEEP/RANDOM/bomb1_reg[4]_0[1]
    SLICE_X2Y61          LUT3 (Prop_lut3_I0_O)        0.148     6.753 f  MINESWEEP/RANDOM/bomb1[3]_i_59/O
                         net (fo=1, routed)           0.824     7.577    MINESWEEP/RANDOM/bomb1[3]_i_59_n_0
    SLICE_X2Y61          LUT6 (Prop_lut6_I4_O)        0.328     7.905 f  MINESWEEP/RANDOM/bomb1[3]_i_37/O
                         net (fo=18, routed)          0.713     8.618    MINESWEEP/RANDOM/bomb1[3]_i_37_n_0
    SLICE_X1Y61          LUT5 (Prop_lut5_I0_O)        0.124     8.742 r  MINESWEEP/RANDOM/bomb1[3]_i_65/O
                         net (fo=2, routed)           0.814     9.555    MINESWEEP/RANDOM/bomb1[3]_i_65_n_0
    SLICE_X2Y60          LUT6 (Prop_lut6_I1_O)        0.124     9.679 r  MINESWEEP/RANDOM/bomb1[3]_i_56/O
                         net (fo=5, routed)           0.788    10.468    MINESWEEP/RANDOM/bomb1[3]_i_56_n_0
    SLICE_X1Y59          LUT5 (Prop_lut5_I0_O)        0.124    10.592 r  MINESWEEP/RANDOM/bomb1[3]_i_43/O
                         net (fo=2, routed)           0.677    11.269    MINESWEEP/RANDOM/bomb1[3]_i_43_n_0
    SLICE_X1Y59          LUT6 (Prop_lut6_I4_O)        0.124    11.393 f  MINESWEEP/RANDOM/bomb1[3]_i_18/O
                         net (fo=15, routed)          0.488    11.881    MINESWEEP/RANDOM/bomb1[3]_i_18_n_0
    SLICE_X1Y58          LUT4 (Prop_lut4_I0_O)        0.119    12.000 r  MINESWEEP/RANDOM/bomb1[3]_i_20/O
                         net (fo=3, routed)           0.821    12.820    MINESWEEP/RANDOM/bomb1[3]_i_20_n_0
    SLICE_X0Y58          LUT6 (Prop_lut6_I3_O)        0.332    13.152 r  MINESWEEP/RANDOM/bomb1[3]_i_12/O
                         net (fo=2, routed)           0.647    13.799    MINESWEEP/RANDOM/bomb1[3]_i_12_n_0
    SLICE_X1Y58          LUT6 (Prop_lut6_I3_O)        0.124    13.923 r  MINESWEEP/RANDOM/bomb1[3]_i_4/O
                         net (fo=4, routed)           0.573    14.497    MINESWEEP/RANDOM/bomb1[3]_i_4_n_0
    SLICE_X5Y60          LUT6 (Prop_lut6_I3_O)        0.124    14.621 r  MINESWEEP/RANDOM/bomb1[1]_i_1/O
                         net (fo=1, routed)           0.000    14.621    MINESWEEP/RANDOM/bomb1CollDet[1]
    SLICE_X5Y60          FDCE                                         r  MINESWEEP/RANDOM/bomb1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.505    14.846    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X5Y60          FDCE                                         r  MINESWEEP/RANDOM/bomb1_reg[1]/C
                         clock pessimism              0.296    15.142    
                         clock uncertainty           -0.035    15.107    
    SLICE_X5Y60          FDCE (Setup_fdce_C_D)        0.032    15.139    MINESWEEP/RANDOM/bomb1_reg[1]
  -------------------------------------------------------------------
                         required time                         15.139    
                         arrival time                         -14.621    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.534ns  (required time - arrival time)
  Source:                 MINESWEEP/RANDOM/bomb1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/RANDOM/bomb1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.426ns  (logic 2.127ns (22.565%)  route 7.299ns (77.435%))
  Logic Levels:           10  (LUT3=1 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.621     5.142    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X5Y60          FDCE                                         r  MINESWEEP/RANDOM/bomb1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y60          FDCE (Prop_fdce_C_Q)         0.456     5.598 r  MINESWEEP/RANDOM/bomb1_reg[1]/Q
                         net (fo=54, routed)          1.007     6.605    MINESWEEP/RANDOM/bomb1_reg[4]_0[1]
    SLICE_X2Y61          LUT3 (Prop_lut3_I0_O)        0.148     6.753 f  MINESWEEP/RANDOM/bomb1[3]_i_59/O
                         net (fo=1, routed)           0.824     7.577    MINESWEEP/RANDOM/bomb1[3]_i_59_n_0
    SLICE_X2Y61          LUT6 (Prop_lut6_I4_O)        0.328     7.905 f  MINESWEEP/RANDOM/bomb1[3]_i_37/O
                         net (fo=18, routed)          0.713     8.618    MINESWEEP/RANDOM/bomb1[3]_i_37_n_0
    SLICE_X1Y61          LUT5 (Prop_lut5_I0_O)        0.124     8.742 r  MINESWEEP/RANDOM/bomb1[3]_i_65/O
                         net (fo=2, routed)           0.814     9.555    MINESWEEP/RANDOM/bomb1[3]_i_65_n_0
    SLICE_X2Y60          LUT6 (Prop_lut6_I1_O)        0.124     9.679 r  MINESWEEP/RANDOM/bomb1[3]_i_56/O
                         net (fo=5, routed)           0.788    10.468    MINESWEEP/RANDOM/bomb1[3]_i_56_n_0
    SLICE_X1Y59          LUT5 (Prop_lut5_I0_O)        0.124    10.592 r  MINESWEEP/RANDOM/bomb1[3]_i_43/O
                         net (fo=2, routed)           0.677    11.269    MINESWEEP/RANDOM/bomb1[3]_i_43_n_0
    SLICE_X1Y59          LUT6 (Prop_lut6_I4_O)        0.124    11.393 f  MINESWEEP/RANDOM/bomb1[3]_i_18/O
                         net (fo=15, routed)          0.488    11.881    MINESWEEP/RANDOM/bomb1[3]_i_18_n_0
    SLICE_X1Y58          LUT4 (Prop_lut4_I0_O)        0.119    12.000 r  MINESWEEP/RANDOM/bomb1[3]_i_20/O
                         net (fo=3, routed)           0.821    12.820    MINESWEEP/RANDOM/bomb1[3]_i_20_n_0
    SLICE_X0Y58          LUT6 (Prop_lut6_I3_O)        0.332    13.152 r  MINESWEEP/RANDOM/bomb1[3]_i_12/O
                         net (fo=2, routed)           0.647    13.799    MINESWEEP/RANDOM/bomb1[3]_i_12_n_0
    SLICE_X1Y58          LUT6 (Prop_lut6_I3_O)        0.124    13.923 r  MINESWEEP/RANDOM/bomb1[3]_i_4/O
                         net (fo=4, routed)           0.521    14.444    MINESWEEP/RANDOM/bomb1[3]_i_4_n_0
    SLICE_X3Y59          LUT6 (Prop_lut6_I3_O)        0.124    14.568 r  MINESWEEP/RANDOM/bomb1[3]_i_1/O
                         net (fo=1, routed)           0.000    14.568    MINESWEEP/RANDOM/bomb1CollDet[3]
    SLICE_X3Y59          FDCE                                         r  MINESWEEP/RANDOM/bomb1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.507    14.848    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X3Y59          FDCE                                         r  MINESWEEP/RANDOM/bomb1_reg[3]/C
                         clock pessimism              0.258    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X3Y59          FDCE (Setup_fdce_C_D)        0.031    15.102    MINESWEEP/RANDOM/bomb1_reg[3]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                         -14.568    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.607ns  (required time - arrival time)
  Source:                 MINESWEEP/RANDOM/bomb1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/RANDOM/bomb1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.353ns  (logic 2.127ns (22.741%)  route 7.226ns (77.259%))
  Logic Levels:           10  (LUT3=1 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.621     5.142    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X5Y60          FDCE                                         r  MINESWEEP/RANDOM/bomb1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y60          FDCE (Prop_fdce_C_Q)         0.456     5.598 r  MINESWEEP/RANDOM/bomb1_reg[1]/Q
                         net (fo=54, routed)          1.007     6.605    MINESWEEP/RANDOM/bomb1_reg[4]_0[1]
    SLICE_X2Y61          LUT3 (Prop_lut3_I0_O)        0.148     6.753 f  MINESWEEP/RANDOM/bomb1[3]_i_59/O
                         net (fo=1, routed)           0.824     7.577    MINESWEEP/RANDOM/bomb1[3]_i_59_n_0
    SLICE_X2Y61          LUT6 (Prop_lut6_I4_O)        0.328     7.905 f  MINESWEEP/RANDOM/bomb1[3]_i_37/O
                         net (fo=18, routed)          0.713     8.618    MINESWEEP/RANDOM/bomb1[3]_i_37_n_0
    SLICE_X1Y61          LUT5 (Prop_lut5_I0_O)        0.124     8.742 r  MINESWEEP/RANDOM/bomb1[3]_i_65/O
                         net (fo=2, routed)           0.814     9.555    MINESWEEP/RANDOM/bomb1[3]_i_65_n_0
    SLICE_X2Y60          LUT6 (Prop_lut6_I1_O)        0.124     9.679 r  MINESWEEP/RANDOM/bomb1[3]_i_56/O
                         net (fo=5, routed)           0.788    10.468    MINESWEEP/RANDOM/bomb1[3]_i_56_n_0
    SLICE_X1Y59          LUT5 (Prop_lut5_I0_O)        0.124    10.592 r  MINESWEEP/RANDOM/bomb1[3]_i_43/O
                         net (fo=2, routed)           0.677    11.269    MINESWEEP/RANDOM/bomb1[3]_i_43_n_0
    SLICE_X1Y59          LUT6 (Prop_lut6_I4_O)        0.124    11.393 f  MINESWEEP/RANDOM/bomb1[3]_i_18/O
                         net (fo=15, routed)          0.488    11.881    MINESWEEP/RANDOM/bomb1[3]_i_18_n_0
    SLICE_X1Y58          LUT4 (Prop_lut4_I0_O)        0.119    12.000 r  MINESWEEP/RANDOM/bomb1[3]_i_20/O
                         net (fo=3, routed)           0.821    12.820    MINESWEEP/RANDOM/bomb1[3]_i_20_n_0
    SLICE_X0Y58          LUT6 (Prop_lut6_I3_O)        0.332    13.152 r  MINESWEEP/RANDOM/bomb1[3]_i_12/O
                         net (fo=2, routed)           0.570    13.722    MINESWEEP/RANDOM/bomb1[3]_i_12_n_0
    SLICE_X2Y59          LUT6 (Prop_lut6_I2_O)        0.124    13.846 r  MINESWEEP/RANDOM/bomb1[3]_i_5/O
                         net (fo=4, routed)           0.525    14.371    MINESWEEP/RANDOM/bomb1[3]_i_5_n_0
    SLICE_X3Y59          LUT6 (Prop_lut6_I4_O)        0.124    14.495 r  MINESWEEP/RANDOM/bomb1[2]_i_1/O
                         net (fo=1, routed)           0.000    14.495    MINESWEEP/RANDOM/bomb1CollDet[2]
    SLICE_X3Y59          FDCE                                         r  MINESWEEP/RANDOM/bomb1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.507    14.848    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X3Y59          FDCE                                         r  MINESWEEP/RANDOM/bomb1_reg[2]/C
                         clock pessimism              0.258    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X3Y59          FDCE (Setup_fdce_C_D)        0.032    15.103    MINESWEEP/RANDOM/bomb1_reg[2]
  -------------------------------------------------------------------
                         required time                         15.103    
                         arrival time                         -14.495    
  -------------------------------------------------------------------
                         slack                                  0.607    

Slack (MET) :             0.635ns  (required time - arrival time)
  Source:                 MINESWEEP/COLLISIONCHAIN/bomb3Col1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.378ns  (logic 2.220ns (23.671%)  route 7.158ns (76.329%))
  Logic Levels:           10  (LUT3=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.555     5.076    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X8Y60          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb3Col1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDCE (Prop_fdce_C_Q)         0.518     5.594 r  MINESWEEP/COLLISIONCHAIN/bomb3Col1_reg[2]/Q
                         net (fo=15, routed)          0.935     6.528    MINESWEEP/COLLISIONCHAIN/bomb3Col1_reg_n_0_[2]
    SLICE_X8Y60          LUT6 (Prop_lut6_I0_O)        0.124     6.652 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_48/O
                         net (fo=2, routed)           0.555     7.208    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_48_n_0
    SLICE_X8Y60          LUT5 (Prop_lut5_I0_O)        0.124     7.332 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[0]_i_20/O
                         net (fo=9, routed)           1.002     8.334    MINESWEEP/COLLISIONCHAIN/bomb3Col2[0]_i_20_n_0
    SLICE_X8Y61          LUT5 (Prop_lut5_I0_O)        0.124     8.458 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_43/O
                         net (fo=3, routed)           0.881     9.339    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_43_n_0
    SLICE_X8Y61          LUT6 (Prop_lut6_I2_O)        0.124     9.463 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_28/O
                         net (fo=5, routed)           0.909    10.372    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_28_n_0
    SLICE_X7Y64          LUT3 (Prop_lut3_I0_O)        0.150    10.522 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[1]_i_7/O
                         net (fo=8, routed)           0.703    11.225    MINESWEEP/COLLISIONCHAIN/bomb3Col2[1]_i_7_n_0
    SLICE_X8Y64          LUT6 (Prop_lut6_I4_O)        0.326    11.551 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[1]_i_3/O
                         net (fo=3, routed)           0.466    12.017    MINESWEEP/COLLISIONCHAIN/bomb3Col2[1]_i_3_n_0
    SLICE_X8Y62          LUT6 (Prop_lut6_I5_O)        0.124    12.141 f  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_37/O
                         net (fo=1, routed)           0.761    12.902    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_37_n_0
    SLICE_X9Y61          LUT3 (Prop_lut3_I2_O)        0.150    13.052 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_16/O
                         net (fo=1, routed)           0.485    13.538    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_16_n_0
    SLICE_X9Y63          LUT6 (Prop_lut6_I1_O)        0.332    13.870 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_4/O
                         net (fo=4, routed)           0.460    14.330    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_4_n_0
    SLICE_X8Y63          LUT6 (Prop_lut6_I3_O)        0.124    14.454 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[1]_i_1/O
                         net (fo=1, routed)           0.000    14.454    MINESWEEP/COLLISIONCHAIN/bomb3CollDet[1]
    SLICE_X8Y63          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.435    14.776    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X8Y63          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[1]/C
                         clock pessimism              0.272    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X8Y63          FDCE (Setup_fdce_C_D)        0.077    15.090    MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[1]
  -------------------------------------------------------------------
                         required time                         15.090    
                         arrival time                         -14.454    
  -------------------------------------------------------------------
                         slack                                  0.635    

Slack (MET) :             0.707ns  (required time - arrival time)
  Source:                 MINESWEEP/RANDOM/bomb1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.296ns  (logic 1.924ns (20.696%)  route 7.372ns (79.304%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.624     5.145    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X3Y59          FDCE                                         r  MINESWEEP/RANDOM/bomb1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDCE (Prop_fdce_C_Q)         0.456     5.601 f  MINESWEEP/RANDOM/bomb1_reg[3]/Q
                         net (fo=30, routed)          1.065     6.666    MINESWEEP/RANDOM/bomb1_reg[4]_0[3]
    SLICE_X2Y60          LUT5 (Prop_lut5_I0_O)        0.124     6.790 f  MINESWEEP/RANDOM/bomb2Col1[0]_i_25/O
                         net (fo=1, routed)           1.001     7.790    MINESWEEP/RANDOM/bomb2Col1[0]_i_25_n_0
    SLICE_X5Y60          LUT6 (Prop_lut6_I3_O)        0.124     7.914 r  MINESWEEP/RANDOM/bomb2Col1[0]_i_18/O
                         net (fo=7, routed)           0.617     8.531    MINESWEEP/RANDOM/bomb2Col1[0]_i_18_n_0
    SLICE_X3Y62          LUT3 (Prop_lut3_I1_O)        0.124     8.655 r  MINESWEEP/RANDOM/bomb2Col1[2]_i_7/O
                         net (fo=8, routed)           0.651     9.305    MINESWEEP/RANDOM/bomb2Col1[2]_i_7_n_0
    SLICE_X2Y63          LUT2 (Prop_lut2_I0_O)        0.124     9.429 f  MINESWEEP/RANDOM/bomb2Col1[0]_i_15/O
                         net (fo=3, routed)           0.643    10.072    MINESWEEP/RANDOM/bomb2Col1[0]_i_15_n_0
    SLICE_X3Y63          LUT6 (Prop_lut6_I3_O)        0.124    10.196 r  MINESWEEP/RANDOM/bomb2Col1[0]_i_9/O
                         net (fo=3, routed)           0.656    10.852    MINESWEEP/RANDOM/bomb2Col1[0]_i_9_n_0
    SLICE_X3Y63          LUT4 (Prop_lut4_I2_O)        0.150    11.002 r  MINESWEEP/RANDOM/bomb2Col1[2]_i_5/O
                         net (fo=5, routed)           0.753    11.754    MINESWEEP/RANDOM/bomb2Col1[2]_i_5_n_0
    SLICE_X4Y62          LUT6 (Prop_lut6_I0_O)        0.326    12.080 r  MINESWEEP/RANDOM/bomb2Col1[0]_i_6/O
                         net (fo=4, routed)           0.828    12.908    MINESWEEP/RANDOM/bomb2Col1[0]_i_6_n_0
    SLICE_X4Y61          LUT4 (Prop_lut4_I2_O)        0.124    13.032 r  MINESWEEP/RANDOM/bomb2Col1[3]_i_7/O
                         net (fo=3, routed)           0.591    13.623    MINESWEEP/RANDOM/bomb2Col1[3]_i_7_n_0
    SLICE_X5Y61          LUT6 (Prop_lut6_I2_O)        0.124    13.747 r  MINESWEEP/RANDOM/bomb2Col1[3]_i_2/O
                         net (fo=1, routed)           0.570    14.317    MINESWEEP/RANDOM/bomb2Col1[3]_i_2_n_0
    SLICE_X6Y61          LUT6 (Prop_lut6_I0_O)        0.124    14.441 r  MINESWEEP/RANDOM/bomb2Col1[3]_i_1/O
                         net (fo=1, routed)           0.000    14.441    MINESWEEP/COLLISIONCHAIN/D[3]
    SLICE_X6Y61          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.504    14.845    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X6Y61          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[3]/C
                         clock pessimism              0.258    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X6Y61          FDCE (Setup_fdce_C_D)        0.081    15.149    MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[3]
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                         -14.441    
  -------------------------------------------------------------------
                         slack                                  0.707    

Slack (MET) :             0.718ns  (required time - arrival time)
  Source:                 MINESWEEP/COLLISIONCHAIN/bomb3Col1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.248ns  (logic 2.220ns (24.004%)  route 7.028ns (75.996%))
  Logic Levels:           10  (LUT3=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.555     5.076    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X8Y60          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb3Col1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDCE (Prop_fdce_C_Q)         0.518     5.594 r  MINESWEEP/COLLISIONCHAIN/bomb3Col1_reg[2]/Q
                         net (fo=15, routed)          0.935     6.528    MINESWEEP/COLLISIONCHAIN/bomb3Col1_reg_n_0_[2]
    SLICE_X8Y60          LUT6 (Prop_lut6_I0_O)        0.124     6.652 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_48/O
                         net (fo=2, routed)           0.555     7.208    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_48_n_0
    SLICE_X8Y60          LUT5 (Prop_lut5_I0_O)        0.124     7.332 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[0]_i_20/O
                         net (fo=9, routed)           1.002     8.334    MINESWEEP/COLLISIONCHAIN/bomb3Col2[0]_i_20_n_0
    SLICE_X8Y61          LUT5 (Prop_lut5_I0_O)        0.124     8.458 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_43/O
                         net (fo=3, routed)           0.881     9.339    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_43_n_0
    SLICE_X8Y61          LUT6 (Prop_lut6_I2_O)        0.124     9.463 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_28/O
                         net (fo=5, routed)           0.909    10.372    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_28_n_0
    SLICE_X7Y64          LUT3 (Prop_lut3_I0_O)        0.150    10.522 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[1]_i_7/O
                         net (fo=8, routed)           0.703    11.225    MINESWEEP/COLLISIONCHAIN/bomb3Col2[1]_i_7_n_0
    SLICE_X8Y64          LUT6 (Prop_lut6_I4_O)        0.326    11.551 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[1]_i_3/O
                         net (fo=3, routed)           0.466    12.017    MINESWEEP/COLLISIONCHAIN/bomb3Col2[1]_i_3_n_0
    SLICE_X8Y62          LUT6 (Prop_lut6_I5_O)        0.124    12.141 f  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_37/O
                         net (fo=1, routed)           0.761    12.902    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_37_n_0
    SLICE_X9Y61          LUT3 (Prop_lut3_I2_O)        0.150    13.052 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_16/O
                         net (fo=1, routed)           0.485    13.538    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_16_n_0
    SLICE_X9Y63          LUT6 (Prop_lut6_I1_O)        0.332    13.870 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_4/O
                         net (fo=4, routed)           0.330    14.200    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_4_n_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I3_O)        0.124    14.324 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[2]_i_1/O
                         net (fo=1, routed)           0.000    14.324    MINESWEEP/COLLISIONCHAIN/bomb3CollDet[2]
    SLICE_X9Y62          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.436    14.777    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X9Y62          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[2]/C
                         clock pessimism              0.272    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X9Y62          FDCE (Setup_fdce_C_D)        0.029    15.043    MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[2]
  -------------------------------------------------------------------
                         required time                         15.043    
                         arrival time                         -14.324    
  -------------------------------------------------------------------
                         slack                                  0.718    

Slack (MET) :             0.797ns  (required time - arrival time)
  Source:                 MINESWEEP/RANDOM/bomb1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.202ns  (logic 1.924ns (20.908%)  route 7.278ns (79.092%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.624     5.145    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X3Y59          FDCE                                         r  MINESWEEP/RANDOM/bomb1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDCE (Prop_fdce_C_Q)         0.456     5.601 f  MINESWEEP/RANDOM/bomb1_reg[3]/Q
                         net (fo=30, routed)          1.065     6.666    MINESWEEP/RANDOM/bomb1_reg[4]_0[3]
    SLICE_X2Y60          LUT5 (Prop_lut5_I0_O)        0.124     6.790 f  MINESWEEP/RANDOM/bomb2Col1[0]_i_25/O
                         net (fo=1, routed)           1.001     7.790    MINESWEEP/RANDOM/bomb2Col1[0]_i_25_n_0
    SLICE_X5Y60          LUT6 (Prop_lut6_I3_O)        0.124     7.914 r  MINESWEEP/RANDOM/bomb2Col1[0]_i_18/O
                         net (fo=7, routed)           0.617     8.531    MINESWEEP/RANDOM/bomb2Col1[0]_i_18_n_0
    SLICE_X3Y62          LUT3 (Prop_lut3_I1_O)        0.124     8.655 r  MINESWEEP/RANDOM/bomb2Col1[2]_i_7/O
                         net (fo=8, routed)           0.651     9.305    MINESWEEP/RANDOM/bomb2Col1[2]_i_7_n_0
    SLICE_X2Y63          LUT2 (Prop_lut2_I0_O)        0.124     9.429 f  MINESWEEP/RANDOM/bomb2Col1[0]_i_15/O
                         net (fo=3, routed)           0.643    10.072    MINESWEEP/RANDOM/bomb2Col1[0]_i_15_n_0
    SLICE_X3Y63          LUT6 (Prop_lut6_I3_O)        0.124    10.196 r  MINESWEEP/RANDOM/bomb2Col1[0]_i_9/O
                         net (fo=3, routed)           0.656    10.852    MINESWEEP/RANDOM/bomb2Col1[0]_i_9_n_0
    SLICE_X3Y63          LUT4 (Prop_lut4_I2_O)        0.150    11.002 r  MINESWEEP/RANDOM/bomb2Col1[2]_i_5/O
                         net (fo=5, routed)           0.753    11.754    MINESWEEP/RANDOM/bomb2Col1[2]_i_5_n_0
    SLICE_X4Y62          LUT6 (Prop_lut6_I0_O)        0.326    12.080 r  MINESWEEP/RANDOM/bomb2Col1[0]_i_6/O
                         net (fo=4, routed)           0.591    12.671    MINESWEEP/RANDOM/bomb2Col1[0]_i_6_n_0
    SLICE_X5Y62          LUT6 (Prop_lut6_I4_O)        0.124    12.795 r  MINESWEEP/RANDOM/bomb2Col1[3]_i_8/O
                         net (fo=4, routed)           0.698    13.494    MINESWEEP/RANDOM/bomb2Col1[3]_i_8_n_0
    SLICE_X6Y61          LUT5 (Prop_lut5_I2_O)        0.124    13.618 r  MINESWEEP/RANDOM/bomb2Col1[1]_i_2/O
                         net (fo=1, routed)           0.605    14.223    MINESWEEP/RANDOM/bomb2Col1[1]_i_2_n_0
    SLICE_X6Y61          LUT6 (Prop_lut6_I0_O)        0.124    14.347 r  MINESWEEP/RANDOM/bomb2Col1[1]_i_1/O
                         net (fo=1, routed)           0.000    14.347    MINESWEEP/COLLISIONCHAIN/D[1]
    SLICE_X6Y61          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.504    14.845    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X6Y61          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[1]/C
                         clock pessimism              0.258    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X6Y61          FDCE (Setup_fdce_C_D)        0.077    15.145    MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[1]
  -------------------------------------------------------------------
                         required time                         15.145    
                         arrival time                         -14.347    
  -------------------------------------------------------------------
                         slack                                  0.797    

Slack (MET) :             0.857ns  (required time - arrival time)
  Source:                 MINESWEEP/COLLISIONCHAIN/bomb3Col1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.108ns  (logic 2.220ns (24.373%)  route 6.888ns (75.627%))
  Logic Levels:           10  (LUT3=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.555     5.076    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X8Y60          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb3Col1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDCE (Prop_fdce_C_Q)         0.518     5.594 r  MINESWEEP/COLLISIONCHAIN/bomb3Col1_reg[2]/Q
                         net (fo=15, routed)          0.935     6.528    MINESWEEP/COLLISIONCHAIN/bomb3Col1_reg_n_0_[2]
    SLICE_X8Y60          LUT6 (Prop_lut6_I0_O)        0.124     6.652 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_48/O
                         net (fo=2, routed)           0.555     7.208    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_48_n_0
    SLICE_X8Y60          LUT5 (Prop_lut5_I0_O)        0.124     7.332 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[0]_i_20/O
                         net (fo=9, routed)           1.002     8.334    MINESWEEP/COLLISIONCHAIN/bomb3Col2[0]_i_20_n_0
    SLICE_X8Y61          LUT5 (Prop_lut5_I0_O)        0.124     8.458 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_43/O
                         net (fo=3, routed)           0.881     9.339    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_43_n_0
    SLICE_X8Y61          LUT6 (Prop_lut6_I2_O)        0.124     9.463 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_28/O
                         net (fo=5, routed)           0.909    10.372    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_28_n_0
    SLICE_X7Y64          LUT3 (Prop_lut3_I0_O)        0.150    10.522 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[1]_i_7/O
                         net (fo=8, routed)           0.703    11.225    MINESWEEP/COLLISIONCHAIN/bomb3Col2[1]_i_7_n_0
    SLICE_X8Y64          LUT6 (Prop_lut6_I4_O)        0.326    11.551 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[1]_i_3/O
                         net (fo=3, routed)           0.466    12.017    MINESWEEP/COLLISIONCHAIN/bomb3Col2[1]_i_3_n_0
    SLICE_X8Y62          LUT6 (Prop_lut6_I5_O)        0.124    12.141 f  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_37/O
                         net (fo=1, routed)           0.761    12.902    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_37_n_0
    SLICE_X9Y61          LUT3 (Prop_lut3_I2_O)        0.150    13.052 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_16/O
                         net (fo=1, routed)           0.485    13.538    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_16_n_0
    SLICE_X9Y63          LUT6 (Prop_lut6_I1_O)        0.332    13.870 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_4/O
                         net (fo=4, routed)           0.190    14.060    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_4_n_0
    SLICE_X9Y63          LUT6 (Prop_lut6_I4_O)        0.124    14.184 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[0]_i_1/O
                         net (fo=1, routed)           0.000    14.184    MINESWEEP/COLLISIONCHAIN/bomb3CollDet[0]
    SLICE_X9Y63          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.435    14.776    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X9Y63          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[0]/C
                         clock pessimism              0.272    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X9Y63          FDCE (Setup_fdce_C_D)        0.029    15.042    MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[0]
  -------------------------------------------------------------------
                         required time                         15.042    
                         arrival time                         -14.184    
  -------------------------------------------------------------------
                         slack                                  0.857    

Slack (MET) :             0.862ns  (required time - arrival time)
  Source:                 MINESWEEP/COLLISIONCHAIN/bomb3Col1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.105ns  (logic 2.220ns (24.381%)  route 6.885ns (75.619%))
  Logic Levels:           10  (LUT3=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.555     5.076    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X8Y60          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb3Col1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDCE (Prop_fdce_C_Q)         0.518     5.594 r  MINESWEEP/COLLISIONCHAIN/bomb3Col1_reg[2]/Q
                         net (fo=15, routed)          0.935     6.528    MINESWEEP/COLLISIONCHAIN/bomb3Col1_reg_n_0_[2]
    SLICE_X8Y60          LUT6 (Prop_lut6_I0_O)        0.124     6.652 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_48/O
                         net (fo=2, routed)           0.555     7.208    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_48_n_0
    SLICE_X8Y60          LUT5 (Prop_lut5_I0_O)        0.124     7.332 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[0]_i_20/O
                         net (fo=9, routed)           1.002     8.334    MINESWEEP/COLLISIONCHAIN/bomb3Col2[0]_i_20_n_0
    SLICE_X8Y61          LUT5 (Prop_lut5_I0_O)        0.124     8.458 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_43/O
                         net (fo=3, routed)           0.881     9.339    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_43_n_0
    SLICE_X8Y61          LUT6 (Prop_lut6_I2_O)        0.124     9.463 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_28/O
                         net (fo=5, routed)           0.909    10.372    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_28_n_0
    SLICE_X7Y64          LUT3 (Prop_lut3_I0_O)        0.150    10.522 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[1]_i_7/O
                         net (fo=8, routed)           0.703    11.225    MINESWEEP/COLLISIONCHAIN/bomb3Col2[1]_i_7_n_0
    SLICE_X8Y64          LUT6 (Prop_lut6_I4_O)        0.326    11.551 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[1]_i_3/O
                         net (fo=3, routed)           0.466    12.017    MINESWEEP/COLLISIONCHAIN/bomb3Col2[1]_i_3_n_0
    SLICE_X8Y62          LUT6 (Prop_lut6_I5_O)        0.124    12.141 f  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_37/O
                         net (fo=1, routed)           0.761    12.902    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_37_n_0
    SLICE_X9Y61          LUT3 (Prop_lut3_I2_O)        0.150    13.052 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_16/O
                         net (fo=1, routed)           0.485    13.538    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_16_n_0
    SLICE_X9Y63          LUT6 (Prop_lut6_I1_O)        0.332    13.870 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_4/O
                         net (fo=4, routed)           0.187    14.057    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_4_n_0
    SLICE_X9Y63          LUT5 (Prop_lut5_I3_O)        0.124    14.181 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_1/O
                         net (fo=1, routed)           0.000    14.181    MINESWEEP/COLLISIONCHAIN/bomb3CollDet[3]
    SLICE_X9Y63          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.435    14.776    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X9Y63          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[3]/C
                         clock pessimism              0.272    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X9Y63          FDCE (Setup_fdce_C_D)        0.031    15.044    MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[3]
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                         -14.181    
  -------------------------------------------------------------------
                         slack                                  0.862    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 MINESWEEP/bombLocation_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/TILEDRIVE/tiles_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.561     1.444    MINESWEEP/clk_IBUF_BUFG
    SLICE_X13Y62         FDCE                                         r  MINESWEEP/bombLocation_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y62         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  MINESWEEP/bombLocation_reg[10]/Q
                         net (fo=1, routed)           0.099     1.684    MINESWEEP/TILEDRIVE/tiles_reg[15]_0[10]
    SLICE_X14Y61         FDCE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.831     1.959    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X14Y61         FDCE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[10]/C
                         clock pessimism             -0.498     1.461    
    SLICE_X14Y61         FDCE (Hold_fdce_C_D)         0.059     1.520    MINESWEEP/TILEDRIVE/tiles_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           1.684    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 MINESWEEP/COLLISIONCHAIN/bomb1Col2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.209ns (74.061%)  route 0.073ns (25.939%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.560     1.443    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X10Y63         FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb1Col2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y63         FDCE (Prop_fdce_C_Q)         0.164     1.607 r  MINESWEEP/COLLISIONCHAIN/bomb1Col2_reg[3]/Q
                         net (fo=15, routed)          0.073     1.680    MINESWEEP/COLLISIONCHAIN/bomb1Col2[3]
    SLICE_X11Y63         LUT6 (Prop_lut6_I5_O)        0.045     1.725 r  MINESWEEP/COLLISIONCHAIN/finalBombLocations[7]_i_1/O
                         net (fo=1, routed)           0.000     1.725    MINESWEEP/COLLISIONCHAIN/finalBombLocations[7]_i_1_n_0
    SLICE_X11Y63         FDCE                                         r  MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.828     1.956    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X11Y63         FDCE                                         r  MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[7]/C
                         clock pessimism             -0.500     1.456    
    SLICE_X11Y63         FDCE (Hold_fdce_C_D)         0.092     1.548    MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 MINESWEEP/MOVE_SYNC_c_1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVE_SYNC[9].SYNC.syncChain_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.192ns (63.994%)  route 0.108ns (36.006%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.592     1.475    MINESWEEP/clk_IBUF_BUFG
    SLICE_X4Y51          FDCE                                         r  MINESWEEP/MOVE_SYNC_c_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y51          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  MINESWEEP/MOVE_SYNC_c_1/Q
                         net (fo=16, routed)          0.108     1.724    MINESWEEP/MOVE_SYNC_c_1_n_0
    SLICE_X5Y51          LUT2 (Prop_lut2_I1_O)        0.051     1.775 r  MINESWEEP/MOVE_SYNC_gate__8/O
                         net (fo=1, routed)           0.000     1.775    MINESWEEP/MOVE_SYNC_gate__8_n_0
    SLICE_X5Y51          FDCE                                         r  MINESWEEP/MOVE_SYNC[9].SYNC.syncChain_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.863     1.990    MINESWEEP/clk_IBUF_BUFG
    SLICE_X5Y51          FDCE                                         r  MINESWEEP/MOVE_SYNC[9].SYNC.syncChain_reg[3]/C
                         clock pessimism             -0.502     1.488    
    SLICE_X5Y51          FDCE (Hold_fdce_C_D)         0.107     1.595    MINESWEEP/MOVE_SYNC[9].SYNC.syncChain_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/bombLocation_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.560     1.443    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X13Y63         FDCE                                         r  MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y63         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[0]/Q
                         net (fo=1, routed)           0.116     1.700    MINESWEEP/finalBombLocations[0]
    SLICE_X12Y61         FDCE                                         r  MINESWEEP/bombLocation_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.831     1.959    MINESWEEP/clk_IBUF_BUFG
    SLICE_X12Y61         FDCE                                         r  MINESWEEP/bombLocation_reg[0]/C
                         clock pessimism             -0.498     1.461    
    SLICE_X12Y61         FDCE (Hold_fdce_C_D)         0.059     1.520    MINESWEEP/bombLocation_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 MINESWEEP/MOVE_SYNC_c/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVE_SYNC_c_0/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.385%)  route 0.114ns (44.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.592     1.475    MINESWEEP/clk_IBUF_BUFG
    SLICE_X4Y51          FDCE                                         r  MINESWEEP/MOVE_SYNC_c/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y51          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  MINESWEEP/MOVE_SYNC_c/Q
                         net (fo=1, routed)           0.114     1.730    MINESWEEP/MOVE_SYNC_c_n_0
    SLICE_X4Y51          FDCE                                         r  MINESWEEP/MOVE_SYNC_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.863     1.990    MINESWEEP/clk_IBUF_BUFG
    SLICE_X4Y51          FDCE                                         r  MINESWEEP/MOVE_SYNC_c_0/C
                         clock pessimism             -0.515     1.475    
    SLICE_X4Y51          FDCE (Hold_fdce_C_D)         0.070     1.545    MINESWEEP/MOVE_SYNC_c_0
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 MINESWEEP/MOVE_SYNC_c_1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVE_SYNC[8].SYNC.syncChain_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.259%)  route 0.108ns (36.741%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.592     1.475    MINESWEEP/clk_IBUF_BUFG
    SLICE_X4Y51          FDCE                                         r  MINESWEEP/MOVE_SYNC_c_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y51          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  MINESWEEP/MOVE_SYNC_c_1/Q
                         net (fo=16, routed)          0.108     1.724    MINESWEEP/MOVE_SYNC_c_1_n_0
    SLICE_X5Y51          LUT2 (Prop_lut2_I1_O)        0.045     1.769 r  MINESWEEP/MOVE_SYNC_gate__7/O
                         net (fo=1, routed)           0.000     1.769    MINESWEEP/MOVE_SYNC_gate__7_n_0
    SLICE_X5Y51          FDCE                                         r  MINESWEEP/MOVE_SYNC[8].SYNC.syncChain_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.863     1.990    MINESWEEP/clk_IBUF_BUFG
    SLICE_X5Y51          FDCE                                         r  MINESWEEP/MOVE_SYNC[8].SYNC.syncChain_reg[3]/C
                         clock pessimism             -0.502     1.488    
    SLICE_X5Y51          FDCE (Hold_fdce_C_D)         0.092     1.580    MINESWEEP/MOVE_SYNC[8].SYNC.syncChain_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/bombLocation_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.500%)  route 0.169ns (54.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.560     1.443    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X11Y63         FDCE                                         r  MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y63         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[7]/Q
                         net (fo=1, routed)           0.169     1.753    MINESWEEP/finalBombLocations[7]
    SLICE_X13Y62         FDCE                                         r  MINESWEEP/bombLocation_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.829     1.957    MINESWEEP/clk_IBUF_BUFG
    SLICE_X13Y62         FDCE                                         r  MINESWEEP/bombLocation_reg[7]/C
                         clock pessimism             -0.478     1.479    
    SLICE_X13Y62         FDCE (Hold_fdce_C_D)         0.076     1.555    MINESWEEP/bombLocation_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 MINESWEEP/bombLocation_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/TILEDRIVE/tiles_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.654%)  route 0.155ns (52.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.562     1.445    MINESWEEP/clk_IBUF_BUFG
    SLICE_X13Y61         FDCE                                         r  MINESWEEP/bombLocation_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y61         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  MINESWEEP/bombLocation_reg[15]/Q
                         net (fo=1, routed)           0.155     1.741    MINESWEEP/TILEDRIVE/tiles_reg[15]_0[15]
    SLICE_X14Y61         FDCE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.831     1.959    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X14Y61         FDCE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[15]/C
                         clock pessimism             -0.498     1.461    
    SLICE_X14Y61         FDCE (Hold_fdce_C_D)         0.063     1.524    MINESWEEP/TILEDRIVE/tiles_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/bombLocation_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.146%)  route 0.186ns (56.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.562     1.445    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X11Y61         FDCE                                         r  MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y61         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[9]/Q
                         net (fo=1, routed)           0.186     1.772    MINESWEEP/finalBombLocations[9]
    SLICE_X13Y61         FDCE                                         r  MINESWEEP/bombLocation_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.831     1.959    MINESWEEP/clk_IBUF_BUFG
    SLICE_X13Y61         FDCE                                         r  MINESWEEP/bombLocation_reg[9]/C
                         clock pessimism             -0.478     1.481    
    SLICE_X13Y61         FDCE (Hold_fdce_C_D)         0.072     1.553    MINESWEEP/bombLocation_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/bombLocation_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.797%)  route 0.167ns (54.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.560     1.443    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X13Y63         FDCE                                         r  MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y63         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[4]/Q
                         net (fo=1, routed)           0.167     1.751    MINESWEEP/finalBombLocations[4]
    SLICE_X13Y61         FDCE                                         r  MINESWEEP/bombLocation_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.831     1.959    MINESWEEP/clk_IBUF_BUFG
    SLICE_X13Y61         FDCE                                         r  MINESWEEP/bombLocation_reg[4]/C
                         clock pessimism             -0.498     1.461    
    SLICE_X13Y61         FDCE (Hold_fdce_C_D)         0.070     1.531    MINESWEEP/bombLocation_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.220    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X4Y53    MINESWEEP/FSM_sequential_currState_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X3Y52    MINESWEEP/FSM_sequential_currState_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X6Y51    MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[2]_MINESWEEP_MOVE_SYNC_c_1/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X5Y51    MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X6Y51    MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[2]_MINESWEEP_MOVE_SYNC_c_1/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X4Y51    MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X6Y51    MINESWEEP/MOVE_SYNC[11].SYNC.syncChain_reg[2]_MINESWEEP_MOVE_SYNC_c_1/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X4Y51    MINESWEEP/MOVE_SYNC[11].SYNC.syncChain_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y52    MINESWEEP/MOVE_SYNC[12].SYNC.syncChain_reg[2]_MINESWEEP_MOVE_SYNC_c_1/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y51    MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y51    MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y51    MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y51    MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y51    MINESWEEP/MOVE_SYNC[11].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y51    MINESWEEP/MOVE_SYNC[11].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y52    MINESWEEP/MOVE_SYNC[12].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y52    MINESWEEP/MOVE_SYNC[12].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y50    MINESWEEP/MOVE_SYNC[13].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y50    MINESWEEP/MOVE_SYNC[13].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y51    MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y51    MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y51    MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y51    MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y51    MINESWEEP/MOVE_SYNC[11].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y51    MINESWEEP/MOVE_SYNC[11].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y52    MINESWEEP/MOVE_SYNC[12].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y52    MINESWEEP/MOVE_SYNC[12].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y50    MINESWEEP/MOVE_SYNC[13].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y50    MINESWEEP/MOVE_SYNC[13].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.116ns  (logic 4.100ns (50.518%)  route 4.016ns (49.482%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.553     5.074    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X9Y62          FDCE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y62          FDCE (Prop_fdce_C_Q)         0.419     5.493 r  MINESWEEP/TILEDRIVE/tiles_reg[6]/Q
                         net (fo=1, routed)           4.016     9.509    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.681    13.190 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.190    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.048ns  (logic 4.032ns (50.104%)  route 4.016ns (49.896%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.555     5.076    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X12Y59         FDCE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y59         FDCE (Prop_fdce_C_Q)         0.518     5.594 r  MINESWEEP/TILEDRIVE/tiles_reg[5]/Q
                         net (fo=1, routed)           4.016     9.610    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.514    13.124 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.124    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.937ns  (logic 4.022ns (50.672%)  route 3.915ns (49.328%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.553     5.074    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X14Y62         FDCE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y62         FDCE (Prop_fdce_C_Q)         0.518     5.592 r  MINESWEEP/TILEDRIVE/tiles_reg[11]/Q
                         net (fo=1, routed)           3.915     9.507    led_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         3.504    13.011 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000    13.011    led[11]
    U3                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.724ns  (logic 3.957ns (51.223%)  route 3.768ns (48.777%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.619     5.140    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X7Y62          FDCE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y62          FDCE (Prop_fdce_C_Q)         0.456     5.596 r  MINESWEEP/TILEDRIVE/tiles_reg[7]/Q
                         net (fo=1, routed)           3.768     9.364    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501    12.864 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.864    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.754ns  (logic 4.043ns (52.149%)  route 3.710ns (47.851%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.554     5.075    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X14Y61         FDCE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y61         FDCE (Prop_fdce_C_Q)         0.518     5.593 r  MINESWEEP/TILEDRIVE/tiles_reg[10]/Q
                         net (fo=1, routed)           3.710     9.303    led_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         3.525    12.828 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000    12.828    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.618ns  (logic 4.023ns (52.808%)  route 3.595ns (47.192%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.555     5.076    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X12Y59         FDCE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y59         FDCE (Prop_fdce_C_Q)         0.518     5.594 r  MINESWEEP/TILEDRIVE/tiles_reg[0]/Q
                         net (fo=1, routed)           3.595     9.189    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505    12.694 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.694    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.617ns  (logic 3.964ns (52.047%)  route 3.652ns (47.953%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.555     5.076    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X13Y59         FDCE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y59         FDCE (Prop_fdce_C_Q)         0.456     5.532 r  MINESWEEP/TILEDRIVE/tiles_reg[9]/Q
                         net (fo=1, routed)           3.652     9.184    led_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         3.508    12.692 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000    12.692    led[9]
    V3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.400ns  (logic 4.164ns (56.274%)  route 3.236ns (43.726%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.553     5.074    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X12Y62         FDCE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y62         FDCE (Prop_fdce_C_Q)         0.478     5.552 r  MINESWEEP/TILEDRIVE/tiles_reg[3]/Q
                         net (fo=1, routed)           3.236     8.787    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.686    12.473 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.473    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.267ns  (logic 3.957ns (54.452%)  route 3.310ns (45.548%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.619     5.140    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X7Y62          FDCE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y62          FDCE (Prop_fdce_C_Q)         0.456     5.596 r  MINESWEEP/TILEDRIVE/tiles_reg[2]/Q
                         net (fo=1, routed)           3.310     8.906    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501    12.407 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.407    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.255ns  (logic 4.039ns (55.678%)  route 3.215ns (44.322%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.554     5.075    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X14Y61         FDCE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y61         FDCE (Prop_fdce_C_Q)         0.518     5.593 r  MINESWEEP/TILEDRIVE/tiles_reg[15]/Q
                         net (fo=1, routed)           3.215     8.808    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.521    12.330 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    12.330    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MINESWEEP/MOVE_SYNC[6].SYNC.syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVE_FSM.moveTraker_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.209ns (50.933%)  route 0.201ns (49.067%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.596     1.479    MINESWEEP/clk_IBUF_BUFG
    SLICE_X2Y49          FDCE                                         r  MINESWEEP/MOVE_SYNC[6].SYNC.syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDCE (Prop_fdce_C_Q)         0.164     1.643 r  MINESWEEP/MOVE_SYNC[6].SYNC.syncChain_reg[3]/Q
                         net (fo=4, routed)           0.201     1.844    MINESWEEP/MOVE_SYNC[6].playerMoveSynch_reg
    SLICE_X1Y49          LUT3 (Prop_lut3_I2_O)        0.045     1.889 r  MINESWEEP/MOVE_FSM.moveTraker_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.889    MINESWEEP/MOVE_FSM.moveTraker_reg[6]_i_1_n_0
    SLICE_X1Y49          LDCE                                         r  MINESWEEP/MOVE_FSM.moveTraker_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVE_SYNC[2].SYNC.syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVE_FSM.moveTraker_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.460ns  (logic 0.186ns (40.434%)  route 0.274ns (59.566%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.596     1.479    MINESWEEP/clk_IBUF_BUFG
    SLICE_X3Y48          FDCE                                         r  MINESWEEP/MOVE_SYNC[2].SYNC.syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDCE (Prop_fdce_C_Q)         0.141     1.620 r  MINESWEEP/MOVE_SYNC[2].SYNC.syncChain_reg[3]/Q
                         net (fo=4, routed)           0.213     1.833    MINESWEEP/MOVE_SYNC[2].playerMoveSynch_reg
    SLICE_X1Y50          LUT3 (Prop_lut3_I2_O)        0.045     1.878 r  MINESWEEP/MOVE_FSM.moveTraker_reg[2]_i_1/O
                         net (fo=1, routed)           0.061     1.939    MINESWEEP/MOVE_FSM.moveTraker_reg[2]_i_1_n_0
    SLICE_X0Y50          LDCE                                         r  MINESWEEP/MOVE_FSM.moveTraker_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/FSM_sequential_currState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVE_FSM.moveTraker_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.185ns (34.413%)  route 0.353ns (65.587%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.591     1.474    MINESWEEP/clk_IBUF_BUFG
    SLICE_X4Y53          FDCE                                         r  MINESWEEP/FSM_sequential_currState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y53          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  MINESWEEP/FSM_sequential_currState_reg[0]/Q
                         net (fo=39, routed)          0.353     1.968    MINESWEEP/currState[0]
    SLICE_X4Y52          LUT3 (Prop_lut3_I1_O)        0.044     2.012 r  MINESWEEP/MOVE_FSM.moveTraker_reg[13]_i_1/O
                         net (fo=1, routed)           0.000     2.012    MINESWEEP/MOVE_FSM.moveTraker_reg[13]_i_1_n_0
    SLICE_X4Y52          LDCE                                         r  MINESWEEP/MOVE_FSM.moveTraker_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVE_SYNC[4].SYNC.syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVE_FSM.moveTraker_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.569ns  (logic 0.186ns (32.685%)  route 0.383ns (67.315%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.594     1.477    MINESWEEP/clk_IBUF_BUFG
    SLICE_X3Y52          FDCE                                         r  MINESWEEP/MOVE_SYNC[4].SYNC.syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y52          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  MINESWEEP/MOVE_SYNC[4].SYNC.syncChain_reg[3]/Q
                         net (fo=4, routed)           0.266     1.884    MINESWEEP/MOVE_SYNC[4].playerMoveSynch_reg
    SLICE_X1Y50          LUT3 (Prop_lut3_I2_O)        0.045     1.929 r  MINESWEEP/MOVE_FSM.moveTraker_reg[4]_i_1/O
                         net (fo=1, routed)           0.117     2.046    MINESWEEP/MOVE_FSM.moveTraker_reg[4]_i_1_n_0
    SLICE_X1Y50          LDCE                                         r  MINESWEEP/MOVE_FSM.moveTraker_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVE_SYNC[9].SYNC.syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVE_FSM.moveTraker_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.597ns  (logic 0.225ns (37.708%)  route 0.372ns (62.292%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.592     1.475    MINESWEEP/clk_IBUF_BUFG
    SLICE_X5Y51          FDCE                                         r  MINESWEEP/MOVE_SYNC[9].SYNC.syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51          FDCE (Prop_fdce_C_Q)         0.128     1.603 r  MINESWEEP/MOVE_SYNC[9].SYNC.syncChain_reg[3]/Q
                         net (fo=4, routed)           0.372     1.975    MINESWEEP/MOVE_SYNC[9].playerMoveSynch_reg
    SLICE_X5Y50          LUT3 (Prop_lut3_I2_O)        0.097     2.072 r  MINESWEEP/MOVE_FSM.moveTraker_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     2.072    MINESWEEP/MOVE_FSM.moveTraker_reg[9]_i_1_n_0
    SLICE_X5Y50          LDCE                                         r  MINESWEEP/MOVE_FSM.moveTraker_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVE_SYNC[1].SYNC.syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVE_FSM.moveTraker_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.597ns  (logic 0.227ns (38.035%)  route 0.370ns (61.965%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.592     1.475    MINESWEEP/clk_IBUF_BUFG
    SLICE_X5Y51          FDCE                                         r  MINESWEEP/MOVE_SYNC[1].SYNC.syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51          FDCE (Prop_fdce_C_Q)         0.128     1.603 r  MINESWEEP/MOVE_SYNC[1].SYNC.syncChain_reg[3]/Q
                         net (fo=4, routed)           0.255     1.858    MINESWEEP/MOVE_SYNC[1].playerMoveSynch_reg
    SLICE_X4Y51          LUT3 (Prop_lut3_I2_O)        0.099     1.957 r  MINESWEEP/MOVE_FSM.moveTraker_reg[1]_i_1/O
                         net (fo=1, routed)           0.115     2.072    MINESWEEP/MOVE_FSM.moveTraker_reg[1]_i_1_n_0
    SLICE_X4Y50          LDCE                                         r  MINESWEEP/MOVE_FSM.moveTraker_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/FSM_sequential_currState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVE_FSM.moveTraker_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.628ns  (logic 0.186ns (29.619%)  route 0.442ns (70.381%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.591     1.474    MINESWEEP/clk_IBUF_BUFG
    SLICE_X4Y53          FDCE                                         r  MINESWEEP/FSM_sequential_currState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y53          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  MINESWEEP/FSM_sequential_currState_reg[0]/Q
                         net (fo=39, routed)          0.270     1.885    MINESWEEP/currState[0]
    SLICE_X4Y52          LUT3 (Prop_lut3_I1_O)        0.045     1.930 r  MINESWEEP/MOVE_FSM.moveTraker_reg[15]_i_1/O
                         net (fo=1, routed)           0.172     2.102    MINESWEEP/MOVE_FSM.moveTraker_reg[15]_i_1_n_0
    SLICE_X3Y53          LDCE                                         r  MINESWEEP/MOVE_FSM.moveTraker_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/FSM_sequential_currState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVE_FSM.moveTraker_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.632ns  (logic 0.186ns (29.441%)  route 0.446ns (70.559%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.591     1.474    MINESWEEP/clk_IBUF_BUFG
    SLICE_X4Y53          FDCE                                         r  MINESWEEP/FSM_sequential_currState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y53          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  MINESWEEP/FSM_sequential_currState_reg[0]/Q
                         net (fo=39, routed)          0.270     1.885    MINESWEEP/currState[0]
    SLICE_X4Y52          LUT3 (Prop_lut3_I1_O)        0.045     1.930 r  MINESWEEP/MOVE_FSM.moveTraker_reg[14]_i_1/O
                         net (fo=1, routed)           0.176     2.106    MINESWEEP/MOVE_FSM.moveTraker_reg[14]_i_1_n_0
    SLICE_X5Y52          LDCE                                         r  MINESWEEP/MOVE_FSM.moveTraker_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVE_SYNC[8].SYNC.syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVE_FSM.moveTraker_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.640ns  (logic 0.186ns (29.061%)  route 0.454ns (70.939%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.592     1.475    MINESWEEP/clk_IBUF_BUFG
    SLICE_X5Y51          FDCE                                         r  MINESWEEP/MOVE_SYNC[8].SYNC.syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  MINESWEEP/MOVE_SYNC[8].SYNC.syncChain_reg[3]/Q
                         net (fo=4, routed)           0.302     1.918    MINESWEEP/MOVE_SYNC[8].playerMoveSynch_reg
    SLICE_X5Y50          LUT3 (Prop_lut3_I2_O)        0.045     1.963 r  MINESWEEP/MOVE_FSM.moveTraker_reg[8]_i_1/O
                         net (fo=1, routed)           0.152     2.115    MINESWEEP/MOVE_FSM.moveTraker_reg[8]_i_1_n_0
    SLICE_X7Y50          LDCE                                         r  MINESWEEP/MOVE_FSM.moveTraker_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/FSM_sequential_currState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVE_FSM.moveTraker_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.645ns  (logic 0.183ns (28.394%)  route 0.462ns (71.606%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.591     1.474    MINESWEEP/clk_IBUF_BUFG
    SLICE_X4Y53          FDCE                                         r  MINESWEEP/FSM_sequential_currState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y53          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  MINESWEEP/FSM_sequential_currState_reg[0]/Q
                         net (fo=39, routed)          0.297     1.913    MINESWEEP/currState[0]
    SLICE_X4Y51          LUT3 (Prop_lut3_I1_O)        0.042     1.955 r  MINESWEEP/MOVE_FSM.moveTraker_reg[0]_i_1/O
                         net (fo=1, routed)           0.164     2.119    MINESWEEP/MOVE_FSM.moveTraker_reg[0]_i_1_n_0
    SLICE_X7Y51          LDCE                                         r  MINESWEEP/MOVE_FSM.moveTraker_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           151 Endpoints
Min Delay           151 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            MINESWEEP/bombLocation_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.682ns  (logic 2.466ns (28.406%)  route 6.216ns (71.594%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  sw_IBUF[9]_inst/O
                         net (fo=4, routed)           4.157     5.610    MINESWEEP/sw_IBUF[9]
    SLICE_X2Y50          LUT6 (Prop_lut6_I4_O)        0.124     5.734 r  MINESWEEP/moveDet2_carry_i_1/O
                         net (fo=1, routed)           0.000     5.734    MINESWEEP/moveDet2_carry_i_1_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.110 r  MINESWEEP/moveDet2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.110    MINESWEEP/moveDet2_carry_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.267 f  MINESWEEP/moveDet2_carry__0/CO[1]
                         net (fo=4, routed)           1.046     7.312    MINESWEEP/moveDet2
    SLICE_X4Y56          LUT4 (Prop_lut4_I0_O)        0.357     7.669 r  MINESWEEP/bombLocation[15]_i_1/O
                         net (fo=16, routed)          1.013     8.682    MINESWEEP/moveDet
    SLICE_X12Y61         FDCE                                         r  MINESWEEP/bombLocation_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.437     4.778    MINESWEEP/clk_IBUF_BUFG
    SLICE_X12Y61         FDCE                                         r  MINESWEEP/bombLocation_reg[0]/C

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            MINESWEEP/bombLocation_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.682ns  (logic 2.466ns (28.406%)  route 6.216ns (71.594%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  sw_IBUF[9]_inst/O
                         net (fo=4, routed)           4.157     5.610    MINESWEEP/sw_IBUF[9]
    SLICE_X2Y50          LUT6 (Prop_lut6_I4_O)        0.124     5.734 r  MINESWEEP/moveDet2_carry_i_1/O
                         net (fo=1, routed)           0.000     5.734    MINESWEEP/moveDet2_carry_i_1_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.110 r  MINESWEEP/moveDet2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.110    MINESWEEP/moveDet2_carry_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.267 f  MINESWEEP/moveDet2_carry__0/CO[1]
                         net (fo=4, routed)           1.046     7.312    MINESWEEP/moveDet2
    SLICE_X4Y56          LUT4 (Prop_lut4_I0_O)        0.357     7.669 r  MINESWEEP/bombLocation[15]_i_1/O
                         net (fo=16, routed)          1.013     8.682    MINESWEEP/moveDet
    SLICE_X12Y61         FDCE                                         r  MINESWEEP/bombLocation_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.437     4.778    MINESWEEP/clk_IBUF_BUFG
    SLICE_X12Y61         FDCE                                         r  MINESWEEP/bombLocation_reg[12]/C

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            MINESWEEP/bombLocation_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.682ns  (logic 2.466ns (28.406%)  route 6.216ns (71.594%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  sw_IBUF[9]_inst/O
                         net (fo=4, routed)           4.157     5.610    MINESWEEP/sw_IBUF[9]
    SLICE_X2Y50          LUT6 (Prop_lut6_I4_O)        0.124     5.734 r  MINESWEEP/moveDet2_carry_i_1/O
                         net (fo=1, routed)           0.000     5.734    MINESWEEP/moveDet2_carry_i_1_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.110 r  MINESWEEP/moveDet2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.110    MINESWEEP/moveDet2_carry_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.267 f  MINESWEEP/moveDet2_carry__0/CO[1]
                         net (fo=4, routed)           1.046     7.312    MINESWEEP/moveDet2
    SLICE_X4Y56          LUT4 (Prop_lut4_I0_O)        0.357     7.669 r  MINESWEEP/bombLocation[15]_i_1/O
                         net (fo=16, routed)          1.013     8.682    MINESWEEP/moveDet
    SLICE_X12Y61         FDCE                                         r  MINESWEEP/bombLocation_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.437     4.778    MINESWEEP/clk_IBUF_BUFG
    SLICE_X12Y61         FDCE                                         r  MINESWEEP/bombLocation_reg[1]/C

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            MINESWEEP/bombLocation_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.682ns  (logic 2.466ns (28.406%)  route 6.216ns (71.594%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  sw_IBUF[9]_inst/O
                         net (fo=4, routed)           4.157     5.610    MINESWEEP/sw_IBUF[9]
    SLICE_X2Y50          LUT6 (Prop_lut6_I4_O)        0.124     5.734 r  MINESWEEP/moveDet2_carry_i_1/O
                         net (fo=1, routed)           0.000     5.734    MINESWEEP/moveDet2_carry_i_1_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.110 r  MINESWEEP/moveDet2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.110    MINESWEEP/moveDet2_carry_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.267 f  MINESWEEP/moveDet2_carry__0/CO[1]
                         net (fo=4, routed)           1.046     7.312    MINESWEEP/moveDet2
    SLICE_X4Y56          LUT4 (Prop_lut4_I0_O)        0.357     7.669 r  MINESWEEP/bombLocation[15]_i_1/O
                         net (fo=16, routed)          1.013     8.682    MINESWEEP/moveDet
    SLICE_X12Y61         FDCE                                         r  MINESWEEP/bombLocation_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.437     4.778    MINESWEEP/clk_IBUF_BUFG
    SLICE_X12Y61         FDCE                                         r  MINESWEEP/bombLocation_reg[5]/C

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            MINESWEEP/FSM_sequential_currState_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.609ns  (logic 2.565ns (29.795%)  route 6.044ns (70.205%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  sw_IBUF[9]_inst/O
                         net (fo=4, routed)           4.157     5.610    MINESWEEP/sw_IBUF[9]
    SLICE_X2Y50          LUT6 (Prop_lut6_I4_O)        0.124     5.734 r  MINESWEEP/moveDet2_carry_i_1/O
                         net (fo=1, routed)           0.000     5.734    MINESWEEP/moveDet2_carry_i_1_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.110 r  MINESWEEP/moveDet2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.110    MINESWEEP/moveDet2_carry_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.267 r  MINESWEEP/moveDet2_carry__0/CO[1]
                         net (fo=4, routed)           0.996     7.263    MINESWEEP/moveDet2
    SLICE_X4Y53          LUT2 (Prop_lut2_I1_O)        0.332     7.595 f  MINESWEEP/FSM_sequential_currState[0]_i_2/O
                         net (fo=1, routed)           0.890     8.485    MINESWEEP/FSM_sequential_currState[0]_i_2_n_0
    SLICE_X4Y53          LUT6 (Prop_lut6_I2_O)        0.124     8.609 r  MINESWEEP/FSM_sequential_currState[0]_i_1/O
                         net (fo=1, routed)           0.000     8.609    MINESWEEP/nextState[0]
    SLICE_X4Y53          FDCE                                         r  MINESWEEP/FSM_sequential_currState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.507     4.848    MINESWEEP/clk_IBUF_BUFG
    SLICE_X4Y53          FDCE                                         r  MINESWEEP/FSM_sequential_currState_reg[0]/C

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            MINESWEEP/bombLocation_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.500ns  (logic 2.466ns (29.016%)  route 6.033ns (70.984%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  sw_IBUF[9]_inst/O
                         net (fo=4, routed)           4.157     5.610    MINESWEEP/sw_IBUF[9]
    SLICE_X2Y50          LUT6 (Prop_lut6_I4_O)        0.124     5.734 r  MINESWEEP/moveDet2_carry_i_1/O
                         net (fo=1, routed)           0.000     5.734    MINESWEEP/moveDet2_carry_i_1_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.110 r  MINESWEEP/moveDet2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.110    MINESWEEP/moveDet2_carry_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.267 f  MINESWEEP/moveDet2_carry__0/CO[1]
                         net (fo=4, routed)           1.046     7.312    MINESWEEP/moveDet2
    SLICE_X4Y56          LUT4 (Prop_lut4_I0_O)        0.357     7.669 r  MINESWEEP/bombLocation[15]_i_1/O
                         net (fo=16, routed)          0.830     8.500    MINESWEEP/moveDet
    SLICE_X13Y61         FDCE                                         r  MINESWEEP/bombLocation_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.437     4.778    MINESWEEP/clk_IBUF_BUFG
    SLICE_X13Y61         FDCE                                         r  MINESWEEP/bombLocation_reg[14]/C

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            MINESWEEP/bombLocation_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.500ns  (logic 2.466ns (29.016%)  route 6.033ns (70.984%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  sw_IBUF[9]_inst/O
                         net (fo=4, routed)           4.157     5.610    MINESWEEP/sw_IBUF[9]
    SLICE_X2Y50          LUT6 (Prop_lut6_I4_O)        0.124     5.734 r  MINESWEEP/moveDet2_carry_i_1/O
                         net (fo=1, routed)           0.000     5.734    MINESWEEP/moveDet2_carry_i_1_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.110 r  MINESWEEP/moveDet2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.110    MINESWEEP/moveDet2_carry_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.267 f  MINESWEEP/moveDet2_carry__0/CO[1]
                         net (fo=4, routed)           1.046     7.312    MINESWEEP/moveDet2
    SLICE_X4Y56          LUT4 (Prop_lut4_I0_O)        0.357     7.669 r  MINESWEEP/bombLocation[15]_i_1/O
                         net (fo=16, routed)          0.830     8.500    MINESWEEP/moveDet
    SLICE_X13Y61         FDCE                                         r  MINESWEEP/bombLocation_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.437     4.778    MINESWEEP/clk_IBUF_BUFG
    SLICE_X13Y61         FDCE                                         r  MINESWEEP/bombLocation_reg[15]/C

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            MINESWEEP/bombLocation_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.500ns  (logic 2.466ns (29.016%)  route 6.033ns (70.984%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  sw_IBUF[9]_inst/O
                         net (fo=4, routed)           4.157     5.610    MINESWEEP/sw_IBUF[9]
    SLICE_X2Y50          LUT6 (Prop_lut6_I4_O)        0.124     5.734 r  MINESWEEP/moveDet2_carry_i_1/O
                         net (fo=1, routed)           0.000     5.734    MINESWEEP/moveDet2_carry_i_1_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.110 r  MINESWEEP/moveDet2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.110    MINESWEEP/moveDet2_carry_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.267 f  MINESWEEP/moveDet2_carry__0/CO[1]
                         net (fo=4, routed)           1.046     7.312    MINESWEEP/moveDet2
    SLICE_X4Y56          LUT4 (Prop_lut4_I0_O)        0.357     7.669 r  MINESWEEP/bombLocation[15]_i_1/O
                         net (fo=16, routed)          0.830     8.500    MINESWEEP/moveDet
    SLICE_X13Y61         FDCE                                         r  MINESWEEP/bombLocation_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.437     4.778    MINESWEEP/clk_IBUF_BUFG
    SLICE_X13Y61         FDCE                                         r  MINESWEEP/bombLocation_reg[4]/C

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            MINESWEEP/bombLocation_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.500ns  (logic 2.466ns (29.016%)  route 6.033ns (70.984%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  sw_IBUF[9]_inst/O
                         net (fo=4, routed)           4.157     5.610    MINESWEEP/sw_IBUF[9]
    SLICE_X2Y50          LUT6 (Prop_lut6_I4_O)        0.124     5.734 r  MINESWEEP/moveDet2_carry_i_1/O
                         net (fo=1, routed)           0.000     5.734    MINESWEEP/moveDet2_carry_i_1_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.110 r  MINESWEEP/moveDet2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.110    MINESWEEP/moveDet2_carry_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.267 f  MINESWEEP/moveDet2_carry__0/CO[1]
                         net (fo=4, routed)           1.046     7.312    MINESWEEP/moveDet2
    SLICE_X4Y56          LUT4 (Prop_lut4_I0_O)        0.357     7.669 r  MINESWEEP/bombLocation[15]_i_1/O
                         net (fo=16, routed)          0.830     8.500    MINESWEEP/moveDet
    SLICE_X13Y61         FDCE                                         r  MINESWEEP/bombLocation_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.437     4.778    MINESWEEP/clk_IBUF_BUFG
    SLICE_X13Y61         FDCE                                         r  MINESWEEP/bombLocation_reg[9]/C

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            MINESWEEP/bombLocation_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.491ns  (logic 2.466ns (29.045%)  route 6.025ns (70.955%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  sw_IBUF[9]_inst/O
                         net (fo=4, routed)           4.157     5.610    MINESWEEP/sw_IBUF[9]
    SLICE_X2Y50          LUT6 (Prop_lut6_I4_O)        0.124     5.734 r  MINESWEEP/moveDet2_carry_i_1/O
                         net (fo=1, routed)           0.000     5.734    MINESWEEP/moveDet2_carry_i_1_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.110 r  MINESWEEP/moveDet2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.110    MINESWEEP/moveDet2_carry_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.267 f  MINESWEEP/moveDet2_carry__0/CO[1]
                         net (fo=4, routed)           1.046     7.312    MINESWEEP/moveDet2
    SLICE_X4Y56          LUT4 (Prop_lut4_I0_O)        0.357     7.669 r  MINESWEEP/bombLocation[15]_i_1/O
                         net (fo=16, routed)          0.822     8.491    MINESWEEP/moveDet
    SLICE_X13Y62         FDCE                                         r  MINESWEEP/bombLocation_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.436     4.777    MINESWEEP/clk_IBUF_BUFG
    SLICE_X13Y62         FDCE                                         r  MINESWEEP/bombLocation_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MINESWEEP/MOVE_FSM.moveTraker_reg[12]/G
                            (positive level-sensitive latch)
  Destination:            MINESWEEP/FSM_sequential_currState_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.901ns  (logic 0.446ns (49.528%)  route 0.455ns (50.472%))
  Logic Levels:           4  (CARRY4=1 LDCE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          LDCE                         0.000     0.000 r  MINESWEEP/MOVE_FSM.moveTraker_reg[12]/G
    SLICE_X3Y51          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  MINESWEEP/MOVE_FSM.moveTraker_reg[12]/Q
                         net (fo=3, routed)           0.163     0.321    MINESWEEP/p_0_in31_in
    SLICE_X2Y51          LUT6 (Prop_lut6_I5_O)        0.045     0.366 r  MINESWEEP/moveDet2_carry__0_i_2/O
                         net (fo=1, routed)           0.000     0.366    MINESWEEP/moveDet2_carry__0_i_2_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     0.494 f  MINESWEEP/moveDet2_carry__0/CO[1]
                         net (fo=4, routed)           0.291     0.786    MINESWEEP/moveDet2
    SLICE_X3Y52          LUT4 (Prop_lut4_I2_O)        0.115     0.901 r  MINESWEEP/FSM_sequential_currState[1]_i_1/O
                         net (fo=1, routed)           0.000     0.901    MINESWEEP/nextState[1]
    SLICE_X3Y52          FDCE                                         r  MINESWEEP/FSM_sequential_currState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.864     1.992    MINESWEEP/clk_IBUF_BUFG
    SLICE_X3Y52          FDCE                                         r  MINESWEEP/FSM_sequential_currState_reg[1]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MINESWEEP/MOVE_SYNC[6].SYNC.syncChain_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.942ns  (logic 0.222ns (23.548%)  route 0.720ns (76.452%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=117, routed)         0.720     0.942    MINESWEEP/btnU_IBUF
    SLICE_X2Y49          FDCE                                         f  MINESWEEP/MOVE_SYNC[6].SYNC.syncChain_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.867     1.994    MINESWEEP/clk_IBUF_BUFG
    SLICE_X2Y49          FDCE                                         r  MINESWEEP/MOVE_SYNC[6].SYNC.syncChain_reg[3]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MINESWEEP/MOVE_SYNC[7].SYNC.syncChain_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.942ns  (logic 0.222ns (23.548%)  route 0.720ns (76.452%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=117, routed)         0.720     0.942    MINESWEEP/btnU_IBUF
    SLICE_X2Y49          FDCE                                         f  MINESWEEP/MOVE_SYNC[7].SYNC.syncChain_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.867     1.994    MINESWEEP/clk_IBUF_BUFG
    SLICE_X2Y49          FDCE                                         r  MINESWEEP/MOVE_SYNC[7].SYNC.syncChain_reg[3]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MINESWEEP/MOVE_SYNC[2].SYNC.syncChain_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.032ns  (logic 0.222ns (21.497%)  route 0.810ns (78.503%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=117, routed)         0.810     1.032    MINESWEEP/btnU_IBUF
    SLICE_X3Y48          FDCE                                         f  MINESWEEP/MOVE_SYNC[2].SYNC.syncChain_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.867     1.994    MINESWEEP/clk_IBUF_BUFG
    SLICE_X3Y48          FDCE                                         r  MINESWEEP/MOVE_SYNC[2].SYNC.syncChain_reg[3]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MINESWEEP/MOVE_SYNC[3].SYNC.syncChain_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.032ns  (logic 0.222ns (21.497%)  route 0.810ns (78.503%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=117, routed)         0.810     1.032    MINESWEEP/btnU_IBUF
    SLICE_X3Y48          FDCE                                         f  MINESWEEP/MOVE_SYNC[3].SYNC.syncChain_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.867     1.994    MINESWEEP/clk_IBUF_BUFG
    SLICE_X3Y48          FDCE                                         r  MINESWEEP/MOVE_SYNC[3].SYNC.syncChain_reg[3]/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            MINESWEEP/MOVE_SYNC[7].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.053ns  (logic 0.227ns (21.559%)  route 0.826ns (78.441%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  sw_IBUF[7]_inst/O
                         net (fo=4, routed)           0.826     1.053    MINESWEEP/sw_IBUF[7]
    SLICE_X2Y48          SRL16E                                       r  MINESWEEP/MOVE_SYNC[7].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.867     1.994    MINESWEEP/clk_IBUF_BUFG
    SLICE_X2Y48          SRL16E                                       r  MINESWEEP/MOVE_SYNC[7].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MINESWEEP/FSM_sequential_currState_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.057ns  (logic 0.222ns (20.992%)  route 0.835ns (79.008%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=117, routed)         0.835     1.057    MINESWEEP/btnU_IBUF
    SLICE_X3Y52          FDCE                                         f  MINESWEEP/FSM_sequential_currState_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.864     1.992    MINESWEEP/clk_IBUF_BUFG
    SLICE_X3Y52          FDCE                                         r  MINESWEEP/FSM_sequential_currState_reg[1]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MINESWEEP/MOVE_SYNC[12].SYNC.syncChain_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.057ns  (logic 0.222ns (20.992%)  route 0.835ns (79.008%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=117, routed)         0.835     1.057    MINESWEEP/btnU_IBUF
    SLICE_X3Y52          FDCE                                         f  MINESWEEP/MOVE_SYNC[12].SYNC.syncChain_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.864     1.992    MINESWEEP/clk_IBUF_BUFG
    SLICE_X3Y52          FDCE                                         r  MINESWEEP/MOVE_SYNC[12].SYNC.syncChain_reg[3]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MINESWEEP/MOVE_SYNC[13].SYNC.syncChain_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.057ns  (logic 0.222ns (20.992%)  route 0.835ns (79.008%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=117, routed)         0.835     1.057    MINESWEEP/btnU_IBUF
    SLICE_X3Y52          FDCE                                         f  MINESWEEP/MOVE_SYNC[13].SYNC.syncChain_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.864     1.992    MINESWEEP/clk_IBUF_BUFG
    SLICE_X3Y52          FDCE                                         r  MINESWEEP/MOVE_SYNC[13].SYNC.syncChain_reg[3]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MINESWEEP/MOVE_SYNC[4].SYNC.syncChain_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.057ns  (logic 0.222ns (20.992%)  route 0.835ns (79.008%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=117, routed)         0.835     1.057    MINESWEEP/btnU_IBUF
    SLICE_X3Y52          FDCE                                         f  MINESWEEP/MOVE_SYNC[4].SYNC.syncChain_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.864     1.992    MINESWEEP/clk_IBUF_BUFG
    SLICE_X3Y52          FDCE                                         r  MINESWEEP/MOVE_SYNC[4].SYNC.syncChain_reg[3]/C





