{"vcs1":{"timestamp_begin":1695004017.901841155, "rt":0.58, "ut":0.29, "st":0.21}}
{"vcselab":{"timestamp_begin":1695004018.572976537, "rt":0.63, "ut":0.47, "st":0.11}}
{"link":{"timestamp_begin":1695004019.244885793, "rt":0.57, "ut":0.27, "st":0.29}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1695004017.287915781}
{"VCS_COMP_START_TIME": 1695004017.287915781}
{"VCS_COMP_END_TIME": 1695004020.666852876}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R hw2prob1.sv"}
{"vcs1": {"peak_mem": 336224}}
{"stitch_vcselab": {"peak_mem": 222564}}
