

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-5e9d31b8132651796656877ecb58fde27177ba7a_modified_303.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   75 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   75 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1024:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:T:m:L:L,A:256:32,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      32 # L1 Hit Latency
-gpgpu_smem_latency                    30 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      16 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      30 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                 32,64 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                   96 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   75 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-kernelBased                            0 # Does the approximator work as kernel based (default = 0)
-kernelId                               0 # Kernel ids where the approximation applied 
-hybridApproximation                    0 # Hybrid approximator (default = 0)
-errorPercentage                      100 # Error percentage (number of max flushed accesses)
-l1dApproximator                        0 # Memory access delete unit (default = 0)
-l1dSlicingAccessInterval                 5000 # Slice access window length (default = 1000)
-l2Approximator                         1 # Memory access delete unit (default = 0)
-l2SlicingAccessInterval                 5000 # Slice access window length (default = 1000)
-smOccupancy                            0 # sm occupancy (default = 0)
-smSlicingInterval                   5000 # Slice access window length (default = 1000)
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  194 # ROP queue latency (default 85)
-dram_latency                          96 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-icnt_flit_size                        40 # icnt_flit_size
-mem_profiler                           0 # memory access runtime profiling (0 = not enabled)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    1 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name    hw_perf_bench_name # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           1 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     0 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                  1000 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    5 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1365:1365:1365:3500.5 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-mem_runtime_stat                     100 # memory access runtime profiling sampling freq
-L1D_metrics                            0 # memory access runtime profiling for L1 data cache
-noncoal_metrics                        0 # memory access runtime profiling for shared memory
-L2_metrics                             0 # memory access runtime profiling for L2 cache
-DRAM_metrics                           0 # memory access runtime profiling for DRAM
-Shmem_metrics                          0 # memory access runtime profiling for noncoalesced accesses
-store_enable                           0 # Enable stores for memory profiling
-accumulate_stats                       0 # Accumulate stats for the memory profiling
-dump_enable                            0 # Process dump enable flag - (def = 0)
-flush_l1d                              0 # Enable flushings for L1D caches - (default = 0)
-flush_l2                               0 # Enable flushings for L2 caches - (default = 0)
-flush_dram                             0 # Enable flushings for DRAM - (default = 0)
-flush_noncoalesceds                    0 # Enable flushings for non coalesced accesses - (default = 0)
-flush_shmems                           0 # Enable flushings for shared memory accesses - (default = 0)
-error_percentage                       2 # Error percentage for the flushes - (default = 1)
-flush_acc_type                         2 # Flush access types
-monitor_sampling_cycle                  200 # Monitoring sampling cycle - (default = 5000)
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1365000000.000000:1365000000.000000:1365000000.000000:3500500000.000000
GPGPU-Sim uArch: clock periods: 0.00000000073260073260:0.00000000073260073260:0.00000000073260073260:0.00000000028567347522
*** Initializing Memory Statistics ***
--------------------------------------------------------------
L2 access stats (for 0'th subPartition) 
--	Kid = 0 || L2 Acc = 115181, -- Miss = 95753, rate = 0.8313, -- PendHits = 185, rate = 0.0016-- ResFail = 38192, rate = 0.3316
Error Per = 100 || Flushes = 957 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 1'th subPartition) 
--	Kid = 0 || L2 Acc = 115400, -- Miss = 95707, rate = 0.8294, -- PendHits = 142, rate = 0.0012-- ResFail = 44758, rate = 0.3879
Error Per = 100 || Flushes = 957 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 2'th subPartition) 
--	Kid = 0 || L2 Acc = 115531, -- Miss = 95651, rate = 0.8279, -- PendHits = 118, rate = 0.0010-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 956 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 3'th subPartition) 
--	Kid = 0 || L2 Acc = 114962, -- Miss = 95481, rate = 0.8305, -- PendHits = 124, rate = 0.0011-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 954 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 4'th subPartition) 
--	Kid = 0 || L2 Acc = 115319, -- Miss = 95974, rate = 0.8322, -- PendHits = 147, rate = 0.0013-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 959 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 5'th subPartition) 
--	Kid = 0 || L2 Acc = 115559, -- Miss = 96307, rate = 0.8334, -- PendHits = 124, rate = 0.0011-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 963 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 6'th subPartition) 
--	Kid = 0 || L2 Acc = 116940, -- Miss = 95427, rate = 0.8160, -- PendHits = 228, rate = 0.0019-- ResFail = 348, rate = 0.0030
Error Per = 100 || Flushes = 954 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 7'th subPartition) 
--	Kid = 0 || L2 Acc = 115511, -- Miss = 95542, rate = 0.8271, -- PendHits = 144, rate = 0.0012-- ResFail = 309, rate = 0.0027
Error Per = 100 || Flushes = 955 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 8'th subPartition) 
--	Kid = 0 || L2 Acc = 115632, -- Miss = 95728, rate = 0.8279, -- PendHits = 145, rate = 0.0013-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 957 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 9'th subPartition) 
--	Kid = 0 || L2 Acc = 115899, -- Miss = 95958, rate = 0.8279, -- PendHits = 120, rate = 0.0010-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 959 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 10'th subPartition) 
--	Kid = 0 || L2 Acc = 115521, -- Miss = 95992, rate = 0.8309, -- PendHits = 131, rate = 0.0011-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 959 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 11'th subPartition) 
--	Kid = 0 || L2 Acc = 115319, -- Miss = 95803, rate = 0.8308, -- PendHits = 137, rate = 0.0012-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 958 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 12'th subPartition) 
--	Kid = 0 || L2 Acc = 115547, -- Miss = 96033, rate = 0.8311, -- PendHits = 109, rate = 0.0009-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 960 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 13'th subPartition) 
--	Kid = 0 || L2 Acc = 115773, -- Miss = 96513, rate = 0.8336, -- PendHits = 122, rate = 0.0011-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 965 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 14'th subPartition) 
--	Kid = 0 || L2 Acc = 117230, -- Miss = 95490, rate = 0.8146, -- PendHits = 277, rate = 0.0024-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 954 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 15'th subPartition) 
--	Kid = 0 || L2 Acc = 115447, -- Miss = 95819, rate = 0.8300, -- PendHits = 134, rate = 0.0012-- ResFail = 944, rate = 0.0082
Error Per = 100 || Flushes = 958 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 16'th subPartition) 
--	Kid = 0 || L2 Acc = 115666, -- Miss = 96152, rate = 0.8313, -- PendHits = 162, rate = 0.0014-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 961 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 17'th subPartition) 
--	Kid = 0 || L2 Acc = 115538, -- Miss = 96336, rate = 0.8338, -- PendHits = 106, rate = 0.0009-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 963 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 18'th subPartition) 
--	Kid = 0 || L2 Acc = 115200, -- Miss = 95815, rate = 0.8317, -- PendHits = 122, rate = 0.0011-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 958 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 19'th subPartition) 
--	Kid = 0 || L2 Acc = 115326, -- Miss = 96004, rate = 0.8325, -- PendHits = 144, rate = 0.0012-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 960 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 20'th subPartition) 
--	Kid = 0 || L2 Acc = 115473, -- Miss = 96056, rate = 0.8318, -- PendHits = 116, rate = 0.0010-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 960 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 21'th subPartition) 
--	Kid = 0 || L2 Acc = 115582, -- Miss = 96976, rate = 0.8390, -- PendHits = 123, rate = 0.0011-- ResFail = 420, rate = 0.0036
Error Per = 100 || Flushes = 969 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 22'th subPartition) 
--	Kid = 0 || L2 Acc = 116958, -- Miss = 95375, rate = 0.8155, -- PendHits = 314, rate = 0.0027-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 953 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 23'th subPartition) 
--	Kid = 0 || L2 Acc = 115375, -- Miss = 95821, rate = 0.8305, -- PendHits = 136, rate = 0.0012-- ResFail = 1096, rate = 0.0095
Error Per = 100 || Flushes = 958 || slicingInterval = 5000
71222c4f3617a8b1cabdfefbc2d5f110  /home/pars/Documents/expSetups/a16/spmv_base_L2_100__scNasasrb
Extracting PTX file and ptxas options    1: spmv_base_L2_100__scNasasrb.1.sm_75.ptx -arch=sm_75
GPGPU-Sim uArch: performance model initialization complete.
Parallel calisiyor
self exe links to: /home/pars/Documents/expSetups/a16/spmv_base_L2_100__scNasasrb
self exe links to: /home/pars/Documents/expSetups/a16/spmv_base_L2_100__scNasasrb
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pars/Documents/expSetups/a16/spmv_base_L2_100__scNasasrb
Running md5sum using "md5sum /home/pars/Documents/expSetups/a16/spmv_base_L2_100__scNasasrb "
self exe links to: /home/pars/Documents/expSetups/a16/spmv_base_L2_100__scNasasrb
Extracting specific PTX file named spmv_base_L2_100__scNasasrb.1.sm_75.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z15spmv_csr_scalariPKmPKiPKfS4_Pf : hostFun 0x0x55c640a6d37b, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing spmv_base_L2_100__scNasasrb.1.sm_75.ptx
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file spmv_base_L2_100__scNasasrb.1.sm_75.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from spmv_base_L2_100__scNasasrb.1.sm_75.ptx
GPGPU-Sim PTX: Kernel '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf' : regs=58, lmem=0, smem=0, cmem=400
Sparse Matrix-Vector Multiplication by Xuhao Chen
Reading (.mtx) input file ../../gardenia/datasets/sc-nasasrb.mtx
Removing redundent edges... 0 redundent edges are removed
|V| 54870 |E| 1311227
This graph maintains both incomming and outgoing edge-list
Launching CUDA SpMV solver (215 CTAs, 256 threads/CTA) ...
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdf7ab4cec..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdf7ab4ce0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdf7ab4cd8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdf7ab4cd0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdf7ab4cc8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdf7ab4cc0..

GPGPU-Sim PTX: cudaLaunch for 0x0x55c640a6d37b (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: Finding dominators for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: Finding postdominators for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: reconvergence points for _Z15spmv_csr_scalariPKmPKiPKfS4_Pf...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x070 (spmv_base_L2_100__scNasasrb.1.sm_75.ptx:44) @%p1 bra $L__BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a8 (spmv_base_L2_100__scNasasrb.1.sm_75.ptx:130) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0c8 (spmv_base_L2_100__scNasasrb.1.sm_75.ptx:56) @%p2 bra $L__BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (spmv_base_L2_100__scNasasrb.1.sm_75.ptx:127) st.global.f32 [%rd4], %f27;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0f0 (spmv_base_L2_100__scNasasrb.1.sm_75.ptx:62) @%p3 bra $L__BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178 (spmv_base_L2_100__scNasasrb.1.sm_75.ptx:85) not.b32 %r18, %r2;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x170 (spmv_base_L2_100__scNasasrb.1.sm_75.ptx:82) @%p4 bra $L__BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178 (spmv_base_L2_100__scNasasrb.1.sm_75.ptx:85) not.b32 %r18, %r2;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x190 (spmv_base_L2_100__scNasasrb.1.sm_75.ptx:88) @%p5 bra $L__BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (spmv_base_L2_100__scNasasrb.1.sm_75.ptx:127) st.global.f32 [%rd4], %f27;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x298 (spmv_base_L2_100__scNasasrb.1.sm_75.ptx:124) @%p6 bra $L__BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (spmv_base_L2_100__scNasasrb.1.sm_75.ptx:127) st.global.f32 [%rd4], %f27;
GPGPU-Sim PTX: ... end of reconvergence points for _Z15spmv_csr_scalariPKmPKiPKfS4_Pf
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'.
GPGPU-Sim PTX: pushing kernel '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf' to stream 0, gridDim= (215,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads regs
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
Simulation cycle for kernel 0 is = 10000
Simulation cycle for kernel 0 is = 15000
Simulation cycle for kernel 0 is = 20000
Simulation cycle for kernel 0 is = 25000
Simulation cycle for kernel 0 is = 30000
Simulation cycle for kernel 0 is = 35000
Simulation cycle for kernel 0 is = 40000
Simulation cycle for kernel 0 is = 45000
Simulation cycle for kernel 0 is = 50000
Simulation cycle for kernel 0 is = 55000
Simulation cycle for kernel 0 is = 60000
Simulation cycle for kernel 0 is = 65000
Simulation cycle for kernel 0 is = 70000
Simulation cycle for kernel 0 is = 75000
Simulation cycle for kernel 0 is = 80000
Simulation cycle for kernel 0 is = 85000
Simulation cycle for kernel 0 is = 90000
Simulation cycle for kernel 0 is = 95000
Simulation cycle for kernel 0 is = 100000
Simulation cycle for kernel 0 is = 105000
Simulation cycle for kernel 0 is = 110000
Simulation cycle for kernel 0 is = 115000
Simulation cycle for kernel 0 is = 120000
Simulation cycle for kernel 0 is = 125000
Simulation cycle for kernel 0 is = 130000
Simulation cycle for kernel 0 is = 135000
Simulation cycle for kernel 0 is = 140000
Simulation cycle for kernel 0 is = 145000
Simulation cycle for kernel 0 is = 150000
Simulation cycle for kernel 0 is = 155000
Simulation cycle for kernel 0 is = 160000
Simulation cycle for kernel 0 is = 165000
Simulation cycle for kernel 0 is = 170000
Simulation cycle for kernel 0 is = 175000
Simulation cycle for kernel 0 is = 180000
Simulation cycle for kernel 0 is = 185000
Simulation cycle for kernel 0 is = 190000
Simulation cycle for kernel 0 is = 195000
Simulation cycle for kernel 0 is = 200000
Simulation cycle for kernel 0 is = 205000
Simulation cycle for kernel 0 is = 210000
Simulation cycle for kernel 0 is = 215000
Simulation cycle for kernel 0 is = 220000
Simulation cycle for kernel 0 is = 225000
Simulation cycle for kernel 0 is = 230000
Simulation cycle for kernel 0 is = 235000
Simulation cycle for kernel 0 is = 240000
Simulation cycle for kernel 0 is = 245000
Simulation cycle for kernel 0 is = 250000
Simulation cycle for kernel 0 is = 255000
Simulation cycle for kernel 0 is = 260000
Simulation cycle for kernel 0 is = 265000
Simulation cycle for kernel 0 is = 270000
Simulation cycle for kernel 0 is = 275000
Simulation cycle for kernel 0 is = 280000
Simulation cycle for kernel 0 is = 285000
Simulation cycle for kernel 0 is = 290000
Simulation cycle for kernel 0 is = 295000
Simulation cycle for kernel 0 is = 300000
Simulation cycle for kernel 0 is = 305000
Simulation cycle for kernel 0 is = 310000
Simulation cycle for kernel 0 is = 315000
Simulation cycle for kernel 0 is = 320000
Simulation cycle for kernel 0 is = 325000
Simulation cycle for kernel 0 is = 330000
Simulation cycle for kernel 0 is = 335000
Simulation cycle for kernel 0 is = 340000
Simulation cycle for kernel 0 is = 345000
Simulation cycle for kernel 0 is = 350000
Simulation cycle for kernel 0 is = 355000
Simulation cycle for kernel 0 is = 360000
Simulation cycle for kernel 0 is = 365000
Simulation cycle for kernel 0 is = 370000
Simulation cycle for kernel 0 is = 375000
Simulation cycle for kernel 0 is = 380000
Simulation cycle for kernel 0 is = 385000
Simulation cycle for kernel 0 is = 390000
Simulation cycle for kernel 0 is = 395000
Simulation cycle for kernel 0 is = 400000
Simulation cycle for kernel 0 is = 405000
Simulation cycle for kernel 0 is = 410000
Simulation cycle for kernel 0 is = 415000
Simulation cycle for kernel 0 is = 420000
Simulation cycle for kernel 0 is = 425000
Simulation cycle for kernel 0 is = 430000
Simulation cycle for kernel 0 is = 435000
Simulation cycle for kernel 0 is = 440000
Simulation cycle for kernel 0 is = 445000
Simulation cycle for kernel 0 is = 450000
Simulation cycle for kernel 0 is = 455000
Simulation cycle for kernel 0 is = 460000
Simulation cycle for kernel 0 is = 465000
Simulation cycle for kernel 0 is = 470000
Simulation cycle for kernel 0 is = 475000
Simulation cycle for kernel 0 is = 480000
Simulation cycle for kernel 0 is = 485000
Simulation cycle for kernel 0 is = 490000
Simulation cycle for kernel 0 is = 495000
Simulation cycle for kernel 0 is = 500000
Simulation cycle for kernel 0 is = 505000
Simulation cycle for kernel 0 is = 510000
Simulation cycle for kernel 0 is = 515000
Simulation cycle for kernel 0 is = 520000
Simulation cycle for kernel 0 is = 525000
Simulation cycle for kernel 0 is = 530000
Simulation cycle for kernel 0 is = 535000
Simulation cycle for kernel 0 is = 540000
Simulation cycle for kernel 0 is = 545000
Simulation cycle for kernel 0 is = 550000
Simulation cycle for kernel 0 is = 555000
Simulation cycle for kernel 0 is = 560000
Simulation cycle for kernel 0 is = 565000
Simulation cycle for kernel 0 is = 570000
Simulation cycle for kernel 0 is = 575000
Simulation cycle for kernel 0 is = 580000
Simulation cycle for kernel 0 is = 585000
Simulation cycle for kernel 0 is = 590000
Simulation cycle for kernel 0 is = 595000
Simulation cycle for kernel 0 is = 600000
Simulation cycle for kernel 0 is = 605000
Simulation cycle for kernel 0 is = 610000
Simulation cycle for kernel 0 is = 615000
Simulation cycle for kernel 0 is = 620000
Simulation cycle for kernel 0 is = 625000
Simulation cycle for kernel 0 is = 630000
Simulation cycle for kernel 0 is = 635000
Simulation cycle for kernel 0 is = 640000
Simulation cycle for kernel 0 is = 645000
Simulation cycle for kernel 0 is = 650000
Simulation cycle for kernel 0 is = 655000
Simulation cycle for kernel 0 is = 660000
Simulation cycle for kernel 0 is = 665000
Simulation cycle for kernel 0 is = 670000
Simulation cycle for kernel 0 is = 675000
Simulation cycle for kernel 0 is = 680000
Destroy streams for kernel 1: size 0
kernel_name = _Z15spmv_csr_scalariPKmPKiPKfS4_Pf 
kernel_launch_uid = 1 
gpu_sim_cycle = 681072
gpu_sim_insn = 11990230
gpu_ipc =      17.6049
gpu_tot_sim_cycle = 681072
gpu_tot_sim_insn = 11990230
gpu_tot_ipc =      17.6049
gpu_tot_issued_cta = 215
gpu_occupancy = 92.0922% 
gpu_tot_occupancy = 92.0922% 
max_total_param_size = 0
gpu_stall_dramfull = 5311216
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.0492
partiton_level_parallism_total  =       4.0492
partiton_level_parallism_util =       4.6863
partiton_level_parallism_util_total  =       4.6863
L2_BW  =     176.8693 GB/Sec
L2_BW_total  =     176.8693 GB/Sec
gpu_total_sim_rate=2345

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 88044, Miss = 77963, Miss_rate = 0.886, Pending_hits = 849, Reservation_fails = 958703
	L1D_cache_core[1]: Access = 84448, Miss = 76889, Miss_rate = 0.910, Pending_hits = 795, Reservation_fails = 962634
	L1D_cache_core[2]: Access = 99885, Miss = 89001, Miss_rate = 0.891, Pending_hits = 949, Reservation_fails = 1194057
	L1D_cache_core[3]: Access = 87636, Miss = 80086, Miss_rate = 0.914, Pending_hits = 788, Reservation_fails = 992082
	L1D_cache_core[4]: Access = 84697, Miss = 76642, Miss_rate = 0.905, Pending_hits = 835, Reservation_fails = 956926
	L1D_cache_core[5]: Access = 84668, Miss = 76901, Miss_rate = 0.908, Pending_hits = 874, Reservation_fails = 964113
	L1D_cache_core[6]: Access = 110302, Miss = 104025, Miss_rate = 0.943, Pending_hits = 1111, Reservation_fails = 1324223
	L1D_cache_core[7]: Access = 97946, Miss = 90673, Miss_rate = 0.926, Pending_hits = 892, Reservation_fails = 1211625
	L1D_cache_core[8]: Access = 111305, Miss = 105262, Miss_rate = 0.946, Pending_hits = 1145, Reservation_fails = 1307810
	L1D_cache_core[9]: Access = 97775, Miss = 90351, Miss_rate = 0.924, Pending_hits = 959, Reservation_fails = 1214352
	L1D_cache_core[10]: Access = 83598, Miss = 75968, Miss_rate = 0.909, Pending_hits = 781, Reservation_fails = 949809
	L1D_cache_core[11]: Access = 97238, Miss = 90073, Miss_rate = 0.926, Pending_hits = 912, Reservation_fails = 1199804
	L1D_cache_core[12]: Access = 115024, Miss = 108126, Miss_rate = 0.940, Pending_hits = 1035, Reservation_fails = 1323319
	L1D_cache_core[13]: Access = 94187, Miss = 86942, Miss_rate = 0.923, Pending_hits = 864, Reservation_fails = 1160432
	L1D_cache_core[14]: Access = 81278, Miss = 72020, Miss_rate = 0.886, Pending_hits = 813, Reservation_fails = 943599
	L1D_cache_core[15]: Access = 83761, Miss = 75890, Miss_rate = 0.906, Pending_hits = 746, Reservation_fails = 954471
	L1D_cache_core[16]: Access = 110861, Miss = 104108, Miss_rate = 0.939, Pending_hits = 1084, Reservation_fails = 1288302
	L1D_cache_core[17]: Access = 96025, Miss = 88439, Miss_rate = 0.921, Pending_hits = 1004, Reservation_fails = 1183261
	L1D_cache_core[18]: Access = 108706, Miss = 102248, Miss_rate = 0.941, Pending_hits = 1137, Reservation_fails = 1304833
	L1D_cache_core[19]: Access = 110400, Miss = 104380, Miss_rate = 0.945, Pending_hits = 1044, Reservation_fails = 1294848
	L1D_cache_core[20]: Access = 97580, Miss = 90185, Miss_rate = 0.924, Pending_hits = 1066, Reservation_fails = 1199675
	L1D_cache_core[21]: Access = 83707, Miss = 75406, Miss_rate = 0.901, Pending_hits = 823, Reservation_fails = 951546
	L1D_cache_core[22]: Access = 111194, Miss = 104902, Miss_rate = 0.943, Pending_hits = 1095, Reservation_fails = 1311548
	L1D_cache_core[23]: Access = 112140, Miss = 106357, Miss_rate = 0.948, Pending_hits = 1113, Reservation_fails = 1305516
	L1D_cache_core[24]: Access = 107794, Miss = 100365, Miss_rate = 0.931, Pending_hits = 1226, Reservation_fails = 1285306
	L1D_cache_core[25]: Access = 95180, Miss = 87433, Miss_rate = 0.919, Pending_hits = 897, Reservation_fails = 1168264
	L1D_cache_core[26]: Access = 115601, Miss = 106557, Miss_rate = 0.922, Pending_hits = 1235, Reservation_fails = 1305805
	L1D_cache_core[27]: Access = 110011, Miss = 103557, Miss_rate = 0.941, Pending_hits = 1112, Reservation_fails = 1309867
	L1D_cache_core[28]: Access = 110053, Miss = 103758, Miss_rate = 0.943, Pending_hits = 1129, Reservation_fails = 1296988
	L1D_cache_core[29]: Access = 110004, Miss = 103294, Miss_rate = 0.939, Pending_hits = 1219, Reservation_fails = 1295021
	L1D_total_cache_accesses = 2981048
	L1D_total_cache_misses = 2757801
	L1D_total_cache_miss_rate = 0.9251
	L1D_total_cache_pending_hits = 29532
	L1D_total_cache_reservation_fails = 35118739
	L1D_cache_data_port_util = 0.011
	L1D_cache_fill_port_util = 0.155
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 193715
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 29532
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2037102
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 35118697
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 713840
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 29532
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1715
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 42
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 5144
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2974189
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6859

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 245583
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 34873114
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 42
ctas_completed 215, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
2053, 284, 284, 284, 284, 284, 284, 284, 284, 284, 284, 284, 284, 313, 284, 284, 568, 568, 568, 597, 568, 568, 568, 568, 568, 568, 568, 568, 568, 568, 568, 568, 
gpgpu_n_tot_thrd_icount = 15829760
gpgpu_n_tot_w_icount = 494680
gpgpu_n_stall_shd_mem = 14541600
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2750942
gpgpu_n_mem_write_global = 6859
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 4098291
gpgpu_n_store_insn = 54870
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 330240
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 14365360
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 176240
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:24396413	W0_Idle:752188	W0_Scoreboard:45130819	W1:406	W2:4321	W3:3134	W4:5993	W5:14662	W6:14933	W7:8055	W8:7806	W9:5990	W10:10084	W11:5364	W12:9447	W13:6087	W14:5518	W15:6077	W16:7215	W17:7193	W18:7716	W19:3441	W20:3719	W21:8583	W22:14563	W23:8273	W24:4974	W25:3826	W26:4961	W27:6921	W28:11993	W29:12283	W30:13282	W31:13588	W32:254272
single_issue_nums: WS0:124085	WS1:122432	WS2:124201	WS3:123962	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 22007536 {8:2750942,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 274360 {40:6859,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 110037680 {40:2750942,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 54872 {8:6859,}
maxmflatency = 7499 
max_icnt2mem_latency = 5543 
maxmrqlatency = 4108 
max_icnt2sh_latency = 658 
averagemflatency = 1746 
avg_icnt2mem_latency = 599 
avg_mrq_latency = 200 
avg_icnt2sh_latency = 7 
mrq_lat_table:162358 	8777 	20986 	40861 	82611 	166156 	332096 	623925 	635537 	67341 	1741 	1101 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	153491 	348089 	443408 	879985 	761831 	170997 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	649908 	425196 	373951 	294271 	414288 	420263 	173234 	6690 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	2470093 	87991 	35514 	39288 	51205 	42713 	23239 	5511 	2247 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	109 	46 	152 	369 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        62        62        64        64        61        64        64        64        12        17        22        27        40        52 
dram[1]:        64        64        64        64        49        48        46        40        64        64        12        19        34        34        29        26 
dram[2]:        64        64        54        54        36        32        40        40        64        64        16        14        22        32        21        33 
dram[3]:        64        64        64        59        34        32        40        40        64        64        14        12        32        33        48        55 
dram[4]:        64        64        64        64        48        48        35        58        64        64        21        12        34        40        15        26 
dram[5]:        64        64        58        60        43        54        59        61        64        64        28        20        33        31        36        52 
dram[6]:        64        64        42        40        36        40        62        64        61        64        20        20        29        30        27        27 
dram[7]:        64        64        40        40        34        34        59        63        64        64        12        11        35        21        33        32 
dram[8]:        64        64        64        64        64        62        64        64        64        64        23        21        25        32        41        60 
dram[9]:        64        64        64        64        53        45        57        64        64        64        17        28        43        40        48        63 
dram[10]:        64        64        61        64        36        37        63        64        64        64        21        14        39        31        25        38 
dram[11]:        64        64        62        64        49        37        64        64        64        64        17        22        28        35        33        32 
maximum service time to same row:
dram[0]:      7090      7007     56321     74284     10716     19671     59329      6962      7096      7310      6812     11877     16183     24582      6816      6815 
dram[1]:      6888     17541      6765      6771     33495     43608      6800      6799      6931      7130     19846     32801     32358      6823      6807      6887 
dram[2]:     35071     52601      7210     25196      6674      6658     10208      7935      7066      7225     43248      6803      6920      6957      6817      6807 
dram[3]:     69475      6884     41099     58486      6686      6581     26133     42889      6933      7229      6729      6812      6923      6823      6734      6787 
dram[4]:      6846      6773     75003      6661      6638     14861     58707     75321      7203      7335     12243     22111      6787      6787      6705      6699 
dram[5]:      6958      9668      6772      6909     25009     35882      6851     14485      7129      7149     33231     25600      6919      7033      6877      6925 
dram[6]:     27131     43858      6662     13350     47318      6596      8790     26099      7065      7310      6836      6681      6853      6837      6795      6786 
dram[7]:     59971     78342     32411     49387      6638      6637     43422     57443      7079      7294      6768      6757      6889      6884      6839      6825 
dram[8]:      6894      6894     66536      6807      6775     12188     76068      6866      6992      7223      6830     14859      6939      6877      6895     10950 
dram[9]:      6872      6890      6765      6768     19848     33522      6863     12002      7089      7214     25936     37797      6851     14847      6823      6854 
dram[10]:     16859     32637      6781      8077     42813      6757      7018     16062      7078      7188     47302      6922     32058     48592      6872      6968 
dram[11]:     50606     69429     23018     41240      6768      6710     32185     48286      7193      7281      6857      6835     61193      6896      6821      6841 
average row accesses per activate:
dram[0]:  1.485950  1.468665  1.460154  1.465750  1.469503  1.492669  1.389811  1.398671  1.403951  1.417609  1.397760  1.407799  1.471039  1.451488  1.522513  1.525426 
dram[1]:  1.474674  1.463086  1.451374  1.447114  1.487696  1.468016  1.408757  1.387656  1.413139  1.418803  1.403791  1.419520  1.470504  1.490519  1.496497  1.506214 
dram[2]:  1.478142  1.465571  1.483086  1.471447  1.475783  1.472276  1.391567  1.412156  1.405534  1.418010  1.425851  1.429910  1.465080  1.494197  1.513434  1.518476 
dram[3]:  1.476253  1.472725  1.443319  1.446332  1.465587  1.467623  1.412284  1.398152  1.399389  1.418517  1.392862  1.418298  1.462622  1.464976  1.492446  1.496986 
dram[4]:  1.485601  1.475826  1.468968  1.464378  1.497336  1.461836  1.416754  1.410169  1.402851  1.404127  1.424136  1.430534  1.468488  1.461786  1.530718  1.534950 
dram[5]:  1.476842  1.486497  1.453804  1.459693  1.488154  1.454299  1.396459  1.396882  1.412647  1.411301  1.417662  1.405437  1.477766  1.451588  1.512254  1.509128 
dram[6]:  1.497117  1.492360  1.469587  1.460223  1.491669  1.487349  1.416177  1.400732  1.415523  1.415270  1.408714  1.415220  1.462474  1.480274  1.528535  1.523307 
dram[7]:  1.475431  1.488473  1.469715  1.462251  1.473209  1.470528  1.404018  1.406324  1.419556  1.407521  1.416208  1.409406  1.469396  1.461489  1.508691  1.528697 
dram[8]:  1.484984  1.485020  1.489337  1.462104  1.470619  1.490311  1.406851  1.401954  1.401999  1.412798  1.417910  1.425394  1.487006  1.482409  1.528644  1.522036 
dram[9]:  1.482086  1.486911  1.464745  1.473486  1.479099  1.463023  1.399710  1.402291  1.414252  1.407004  1.395319  1.414036  1.467063  1.456587  1.530430  1.538521 
dram[10]:  1.486950  1.480817  1.474609  1.464226  1.489783  1.485596  1.413661  1.398591  1.406827  1.413226  1.409150  1.422391  1.469190  1.463415  1.546903  1.516248 
dram[11]:  1.487338  1.470200  1.447587  1.459274  1.465813  1.466944  1.416600  1.419632  1.423082  1.414168  1.418179  1.404861  1.470902  1.465713  1.524239  1.515551 
average row locality = 2143491/1473104 = 1.455085
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     11369     11366     11360     11405     11466     11502     10705     10716     10574     10643     10724     10787     11324     11217     11968     11817 
dram[1]:     11209     11276     11148     11205     11364     11311     10730     10551     10632     10608     10730     10812     11314     11396     11748     11755 
dram[2]:     11327     11238     11574     11389     11393     11494     10578     10811     10652     10629     10923     10825     11263     11457     11772     11875 
dram[3]:     11190     11231     11115     11238     11304     11352     10699     10575     10520     10586     10763     10858     11110     11208     11755     11671 
dram[4]:     11246     11386     11361     11305     11519     11335     10740     10690     10612     10668     10907     10926     11391     11339     11859     11901 
dram[5]:     11224     11284     11235     11317     11429     11278     10632     10645     10528     10549     10792     10795     11297     11197     11845     11819 
dram[6]:     11426     11330     11307     11270     11456     11460     10822     10694     10708     10624     10853     10832     11300     11441     11890     11829 
dram[7]:     11200     11363     11283     11369     11407     11398     10677     10703     10669     10539     10789     10781     11376     11288     11717     11958 
dram[8]:     11323     11301     11523     11343     11309     11456     10745     10744     10642     10604     10818     10754     11442     11417     11953     11810 
dram[9]:     11252     11360     11280     11337     11355     11293     10619     10633     10622     10590     10722     10831     11355     11220     11842     11940 
dram[10]:     11280     11309     11412     11317     11444     11446     10725     10707     10659     10733     10803     10842     11371     11218     11937     11896 
dram[11]:     11277     11150     11158     11251     11209     11291     10685     10715     10613     10644     10773     10802     11296     11368     11820     11839 
total dram reads = 2142342
bank skew: 11968/10520 = 1.14
chip skew: 179242/177175 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         8         8        64        64        64        64        32        32        12        12         8         8 
dram[1]:         0         0         0         0         8        12        64        64        64        64        36        36        12         8         4         4 
dram[2]:         0         0         0         0        12        12        64        64        64        64        36        32         8         8         4         4 
dram[3]:         0         0         0         0        12        12        64        64        64        64        32        36        12         8         4         4 
dram[4]:         0         0         0         0        12        12        64        64        64        64        36        36        12        12         4         4 
dram[5]:         0         0         0         0        12        12        64        64        64        64        48        40         8         8         8         8 
dram[6]:         0         0         0         0        12        12        64        64        64        64        44        40         8        12         7         4 
dram[7]:         0         0         0         0        12        12        64        64        64        64        44        32        12         8         4         4 
dram[8]:         0         0         0         0        12        12        64        64        64        64        48        48         8         8         4         4 
dram[9]:         0         0         0         0        12        12        64        64        64        64        32        36        12        12         8         8 
dram[10]:         0         0         0         0         8         8        64        64        64        64        32        32         8         8         8         8 
dram[11]:         0         0         0         0        12        12        64        64        64        64        32        28         8        12         8         8 
total dram writes = 4595
min_bank_accesses = 0!
chip skew: 400/368 = 1.09
average mf latency per bank:
dram[0]:       3983      1910      3568      1840      3516      1831      3669      1813      3861      1880      3692      1813      3900      1879      4005      1924
dram[1]:       1599      1349      1565      1310      1544      1303      1519      1280      1541      1316      1519      1275      1574      1349      1604      1365
dram[2]:       3841      2794      3630      2826      3624      2785      3592      2661      3645      2704      3556      2678      3696      2696      3792      2673
dram[3]:       1703      1609      1603      1576      1597      1549      1603      1548      1632      1561      1545      1521      1691      1582      1723      1601
dram[4]:       2115      1985      2265      1912      2174      1899      2063      1880      1997      1898      2009      1862      1979      1924      1971      1969
dram[5]:       1716      1499      1663      1464      1644      1455      1617      1416      1665      1466      1618      1400      1678      1482      1695      1492
dram[6]:       2130      2139      2101      2132      2096      2076      2012      2029      2044      2068      2019      2043      2074      2077      2080      2083
dram[7]:       3198      3769      2856      3344      2814      3332      2909      3496      3033      3632      2911      3438      3127      3766      3281      3853
dram[8]:       2105      1968      2100      1908      2072      1894      2023      1885      2024      1925      2007      1903      2040      1943      2040      1988
dram[9]:       2457      2397      2282      2277      2272      2261      2303      2259      2348      2304      2288      2238      2429      2345      2488      2430
dram[10]:       2662      2594      2549      2564      2498      2531      2503      2453      2530      2461      2486      2422      2601      2507      2672      2510
dram[11]:       1744      2487      1660      2265      1657      2284      1630      2331      1675      2417      1648      2318      1724      2459      1777      2542
maximum mf latency per bank:
dram[0]:       7499      4881      7400      4662      7208      4787      7427      5011      7309      4974      7317      4814      7437      4901      7453      4860
dram[1]:       3921      3281      4034      3169      3780      3192      3846      3240      4048      3297      3946      3200      4150      4446      3868      3631
dram[2]:       6233      4984      6162      4926      6095      4860      6238      4909      6110      5016      6050      6741      6156      6587      6229      5012
dram[3]:       4291      3532      4411      3405      4606      3508      4956      3673      4471      3299      4293      3394      4519      3570      4651      4147
dram[4]:       4431      5285      4569      5294      4478      5407      4868      5251      4648      5655      4485      5335      4499      5377      4573      5534
dram[5]:       4497      3978      4216      4275      4144      3972      4417      4177      4297      4064      4418      3983      4548      4109      4563      4087
dram[6]:       4650      4162      4368      4069      4466      4178      4533      4027      4461      4384      4773      4312      4625      4157      4618      4326
dram[7]:       5963      6950      6034      6785      6010      6972      6021      6925      5992      6975      6096      6939      5958      7143      6176      7122
dram[8]:       3879      4635      3814      4633      3935      4720      3959      4872      4033      4899      3890      5032      3841      5000      4169      4960
dram[9]:       4517      4409      4551      4633      4598      4410      4677      4339      4904      4447      4684      4384      4608      4549      4825      4360
dram[10]:       4987      4895      5245      4815      5016      5044      5061      4919      4940      5162      4976      5824      5109      4872      5096      5000
dram[11]:       4201      5671      4114      5904      4065      5821      4370      5848      4311      5919      4165      5797      4404      5897      4444      5912

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1746586 n_nop=1394563 n_act=123308 n_pre=123292 n_ref_event=4572360550251980812 n_req=179037 n_rd=178943 n_rd_L2_A=0 n_write=0 n_wr_bk=376 bw_util=0.4107
n_activity=1531912 dram_eff=0.4682
bk0: 11369a 378936i bk1: 11366a 378837i bk2: 11360a 372943i bk3: 11405a 379614i bk4: 11466a 369402i bk5: 11502a 374797i bk6: 10705a 384216i bk7: 10716a 381255i bk8: 10574a 405449i bk9: 10643a 391435i bk10: 10724a 380728i bk11: 10787a 386800i bk12: 11324a 375976i bk13: 11217a 365777i bk14: 11968a 347841i bk15: 11817a 353187i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.311332
Row_Buffer_Locality_read = 0.311390
Row_Buffer_Locality_write = 0.202128
Bank_Level_Parallism = 14.497129
Bank_Level_Parallism_Col = 2.372860
Bank_Level_Parallism_Ready = 1.096013
write_to_read_ratio_blp_rw_average = 0.013688
GrpLevelPara = 2.047818 

BW Util details:
bwutil = 0.410673 
total_CMD = 1746586 
util_bw = 717276 
Wasted_Col = 798946 
Wasted_Row = 8749 
Idle = 221615 

BW Util Bottlenecks: 
RCDc_limit = 1581385 
RCDWRc_limit = 297 
WTRc_limit = 4665 
RTWc_limit = 36700 
CCDLc_limit = 203503 
rwq = 0 
CCDLc_limit_alone = 200233 
WTRc_limit_alone = 4389 
RTWc_limit_alone = 33706 

Commands details: 
total_CMD = 1746586 
n_nop = 1394563 
Read = 178943 
Write = 0 
L2_Alloc = 0 
L2_WB = 376 
n_act = 123308 
n_pre = 123292 
n_ref = 4572360550251980812 
n_req = 179037 
total_req = 179319 

Dual Bus Interface Util: 
issued_total_row = 246600 
issued_total_col = 179319 
Row_Bus_Util =  0.141190 
CoL_Bus_Util = 0.102668 
Either_Row_CoL_Bus_Util = 0.201549 
Issued_on_Two_Bus_Simul_Util = 0.042309 
issued_two_Eff = 0.209918 
queue_avg = 52.655075 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=52.6551
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1746586 n_nop=1397815 n_act=122627 n_pre=122611 n_ref_event=8388356080511443788 n_req=177883 n_rd=177789 n_rd_L2_A=0 n_write=0 n_wr_bk=376 bw_util=0.408
n_activity=1530930 dram_eff=0.4655
bk0: 11209a 405809i bk1: 11276a 396857i bk2: 11148a 396500i bk3: 11205a 389217i bk4: 11364a 396830i bk5: 11311a 383369i bk6: 10730a 387680i bk7: 10551a 404481i bk8: 10632a 405294i bk9: 10608a 414878i bk10: 10730a 388157i bk11: 10812a 394299i bk12: 11314a 387620i bk13: 11396a 375538i bk14: 11748a 360335i bk15: 11755a 360314i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.310687
Row_Buffer_Locality_read = 0.310655
Row_Buffer_Locality_write = 0.372340
Bank_Level_Parallism = 14.373686
Bank_Level_Parallism_Col = 1.610872
Bank_Level_Parallism_Ready = 1.088196
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.408030 
total_CMD = 1746586 
util_bw = 712660 
Wasted_Col = 798936 
Wasted_Row = 11282 
Idle = 223708 

BW Util Bottlenecks: 
RCDc_limit = 1575883 
RCDWRc_limit = 287 
WTRc_limit = 4236 
RTWc_limit = 30821 
CCDLc_limit = 202107 
rwq = 0 
CCDLc_limit_alone = 199357 
WTRc_limit_alone = 4004 
RTWc_limit_alone = 28303 

Commands details: 
total_CMD = 1746586 
n_nop = 1397815 
Read = 177789 
Write = 0 
L2_Alloc = 0 
L2_WB = 376 
n_act = 122627 
n_pre = 122611 
n_ref = 8388356080511443788 
n_req = 177883 
total_req = 178165 

Dual Bus Interface Util: 
issued_total_row = 245238 
issued_total_col = 178165 
Row_Bus_Util =  0.140410 
CoL_Bus_Util = 0.102008 
Either_Row_CoL_Bus_Util = 0.199687 
Issued_on_Two_Bus_Simul_Util = 0.042730 
issued_two_Eff = 0.213986 
queue_avg = 51.739971 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=51.74
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1746586 n_nop=1398967 n_act=122994 n_pre=122978 n_ref_event=8388356080511443788 n_req=179293 n_rd=179200 n_rd_L2_A=0 n_write=0 n_wr_bk=372 bw_util=0.4113
n_activity=1531119 dram_eff=0.4691
bk0: 11327a 385253i bk1: 11238a 387530i bk2: 11574a 367125i bk3: 11389a 379926i bk4: 11393a 383098i bk5: 11494a 369065i bk6: 10578a 398926i bk7: 10811a 379698i bk8: 10652a 397917i bk9: 10629a 391652i bk10: 10923a 379262i bk11: 10825a 369520i bk12: 11263a 362929i bk13: 11457a 359469i bk14: 11772a 356357i bk15: 11875a 355445i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.314061
Row_Buffer_Locality_read = 0.314023
Row_Buffer_Locality_write = 0.387097
Bank_Level_Parallism = 14.509425
Bank_Level_Parallism_Col = 1.610872
Bank_Level_Parallism_Ready = 1.102334
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.411253 
total_CMD = 1746586 
util_bw = 718288 
Wasted_Col = 794894 
Wasted_Row = 10766 
Idle = 222638 

BW Util Bottlenecks: 
RCDc_limit = 1569233 
RCDWRc_limit = 222 
WTRc_limit = 4368 
RTWc_limit = 36422 
CCDLc_limit = 208910 
rwq = 0 
CCDLc_limit_alone = 205709 
WTRc_limit_alone = 4087 
RTWc_limit_alone = 33502 

Commands details: 
total_CMD = 1746586 
n_nop = 1398967 
Read = 179200 
Write = 0 
L2_Alloc = 0 
L2_WB = 372 
n_act = 122994 
n_pre = 122978 
n_ref = 8388356080511443788 
n_req = 179293 
total_req = 179572 

Dual Bus Interface Util: 
issued_total_row = 245972 
issued_total_col = 179572 
Row_Bus_Util =  0.140830 
CoL_Bus_Util = 0.102813 
Either_Row_CoL_Bus_Util = 0.199028 
Issued_on_Two_Bus_Simul_Util = 0.044616 
issued_two_Eff = 0.224168 
queue_avg = 53.416611 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=53.4166
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1746586 n_nop=1399469 n_act=122623 n_pre=122607 n_ref_event=4921664044905100399 n_req=177269 n_rd=177175 n_rd_L2_A=0 n_write=0 n_wr_bk=376 bw_util=0.4066
n_activity=1531068 dram_eff=0.4639
bk0: 11190a 405509i bk1: 11231a 406943i bk2: 11115a 395955i bk3: 11238a 388990i bk4: 11304a 388325i bk5: 11352a 389814i bk6: 10699a 391401i bk7: 10575a 399592i bk8: 10520a 425109i bk9: 10586a 418693i bk10: 10763a 390294i bk11: 10858a 394273i bk12: 11110a 385690i bk13: 11208a 390456i bk14: 11755a 357914i bk15: 11671a 361764i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.308322
Row_Buffer_Locality_read = 0.308294
Row_Buffer_Locality_write = 0.361702
Bank_Level_Parallism = 14.343070
Bank_Level_Parallism_Col = 0.462158
Bank_Level_Parallism_Ready = 1.098153
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.406624 
total_CMD = 1746586 
util_bw = 710204 
Wasted_Col = 801196 
Wasted_Row = 11620 
Idle = 223566 

BW Util Bottlenecks: 
RCDc_limit = 1580289 
RCDWRc_limit = 307 
WTRc_limit = 4997 
RTWc_limit = 33426 
CCDLc_limit = 200595 
rwq = 0 
CCDLc_limit_alone = 197660 
WTRc_limit_alone = 4648 
RTWc_limit_alone = 30840 

Commands details: 
total_CMD = 1746586 
n_nop = 1399469 
Read = 177175 
Write = 0 
L2_Alloc = 0 
L2_WB = 376 
n_act = 122623 
n_pre = 122607 
n_ref = 4921664044905100399 
n_req = 177269 
total_req = 177551 

Dual Bus Interface Util: 
issued_total_row = 245230 
issued_total_col = 177551 
Row_Bus_Util =  0.140405 
CoL_Bus_Util = 0.101656 
Either_Row_CoL_Bus_Util = 0.198740 
Issued_on_Two_Bus_Simul_Util = 0.043321 
issued_two_Eff = 0.217978 
queue_avg = 51.423691 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=51.4237
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1746586 n_nop=1397041 n_act=122898 n_pre=122882 n_ref_event=4921664044905100399 n_req=179281 n_rd=179185 n_rd_L2_A=0 n_write=0 n_wr_bk=384 bw_util=0.4112
n_activity=1531021 dram_eff=0.4691
bk0: 11246a 396274i bk1: 11386a 380894i bk2: 11361a 389885i bk3: 11305a 382324i bk4: 11519a 386063i bk5: 11335a 373115i bk6: 10740a 377660i bk7: 10690a 401915i bk8: 10612a 409776i bk9: 10668a 407696i bk10: 10907a 383871i bk11: 10926a 372804i bk12: 11391a 357092i bk13: 11339a 365204i bk14: 11859a 363262i bk15: 11901a 364723i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.314551
Row_Buffer_Locality_read = 0.314541
Row_Buffer_Locality_write = 0.333333
Bank_Level_Parallism = 14.457059
Bank_Level_Parallism_Col = 0.462158
Bank_Level_Parallism_Ready = 1.099363
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.411246 
total_CMD = 1746586 
util_bw = 718276 
Wasted_Col = 794660 
Wasted_Row = 10438 
Idle = 223212 

BW Util Bottlenecks: 
RCDc_limit = 1569136 
RCDWRc_limit = 263 
WTRc_limit = 4371 
RTWc_limit = 39161 
CCDLc_limit = 205723 
rwq = 0 
CCDLc_limit_alone = 202246 
WTRc_limit_alone = 4151 
RTWc_limit_alone = 35904 

Commands details: 
total_CMD = 1746586 
n_nop = 1397041 
Read = 179185 
Write = 0 
L2_Alloc = 0 
L2_WB = 384 
n_act = 122898 
n_pre = 122882 
n_ref = 4921664044905100399 
n_req = 179281 
total_req = 179569 

Dual Bus Interface Util: 
issued_total_row = 245780 
issued_total_col = 179569 
Row_Bus_Util =  0.140720 
CoL_Bus_Util = 0.102811 
Either_Row_CoL_Bus_Util = 0.200130 
Issued_on_Two_Bus_Simul_Util = 0.043401 
issued_two_Eff = 0.216865 
queue_avg = 52.760937 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=52.7609
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1746586 n_nop=1397237 n_act=122665 n_pre=122649 n_ref_event=7305792151889796404 n_req=177966 n_rd=177866 n_rd_L2_A=0 n_write=0 n_wr_bk=400 bw_util=0.4083
n_activity=1531387 dram_eff=0.4656
bk0: 11224a 395294i bk1: 11284a 397246i bk2: 11235a 385266i bk3: 11317a 385090i bk4: 11429a 388407i bk5: 11278a 386524i bk6: 10632a 394553i bk7: 10645a 401199i bk8: 10528a 418153i bk9: 10549a 418684i bk10: 10792a 381738i bk11: 10795a 381168i bk12: 11297a 385417i bk13: 11197a 380338i bk14: 11845a 363182i bk15: 11819a 351575i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.310795
Row_Buffer_Locality_read = 0.310790
Row_Buffer_Locality_write = 0.320000
Bank_Level_Parallism = 14.385603
Bank_Level_Parallism_Col = 2.169703
Bank_Level_Parallism_Ready = 1.096388
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.408262 
total_CMD = 1746586 
util_bw = 713064 
Wasted_Col = 799985 
Wasted_Row = 10771 
Idle = 222766 

BW Util Bottlenecks: 
RCDc_limit = 1577334 
RCDWRc_limit = 308 
WTRc_limit = 4756 
RTWc_limit = 32595 
CCDLc_limit = 200618 
rwq = 0 
CCDLc_limit_alone = 197912 
WTRc_limit_alone = 4456 
RTWc_limit_alone = 30189 

Commands details: 
total_CMD = 1746586 
n_nop = 1397237 
Read = 177866 
Write = 0 
L2_Alloc = 0 
L2_WB = 400 
n_act = 122665 
n_pre = 122649 
n_ref = 7305792151889796404 
n_req = 177966 
total_req = 178266 

Dual Bus Interface Util: 
issued_total_row = 245314 
issued_total_col = 178266 
Row_Bus_Util =  0.140453 
CoL_Bus_Util = 0.102065 
Either_Row_CoL_Bus_Util = 0.200018 
Issued_on_Two_Bus_Simul_Util = 0.042501 
issued_two_Eff = 0.212484 
queue_avg = 51.897346 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=51.8973
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1746586 n_nop=1394818 n_act=122806 n_pre=122790 n_ref_event=7305792151889796404 n_req=179341 n_rd=179242 n_rd_L2_A=0 n_write=0 n_wr_bk=395 bw_util=0.4114
n_activity=1529998 dram_eff=0.4696
bk0: 11426a 389347i bk1: 11330a 396371i bk2: 11307a 386273i bk3: 11270a 372312i bk4: 11456a 382495i bk5: 11460a 376986i bk6: 10822a 379292i bk7: 10694a 389236i bk8: 10708a 389838i bk9: 10624a 407280i bk10: 10853a 387103i bk11: 10832a 372855i bk12: 11300a 373863i bk13: 11441a 367926i bk14: 11890a 353405i bk15: 11829a 357009i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.315293
Row_Buffer_Locality_read = 0.315306
Row_Buffer_Locality_write = 0.292929
Bank_Level_Parallism = 14.478770
Bank_Level_Parallism_Col = 2.169703
Bank_Level_Parallism_Ready = 1.104607
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.411401 
total_CMD = 1746586 
util_bw = 718548 
Wasted_Col = 794133 
Wasted_Row = 10488 
Idle = 223417 

BW Util Bottlenecks: 
RCDc_limit = 1568033 
RCDWRc_limit = 299 
WTRc_limit = 5709 
RTWc_limit = 20964 
CCDLc_limit = 201189 
rwq = 0 
CCDLc_limit_alone = 199116 
WTRc_limit_alone = 5351 
RTWc_limit_alone = 19249 

Commands details: 
total_CMD = 1746586 
n_nop = 1394818 
Read = 179242 
Write = 0 
L2_Alloc = 0 
L2_WB = 395 
n_act = 122806 
n_pre = 122790 
n_ref = 7305792151889796404 
n_req = 179341 
total_req = 179637 

Dual Bus Interface Util: 
issued_total_row = 245596 
issued_total_col = 179637 
Row_Bus_Util =  0.140615 
CoL_Bus_Util = 0.102850 
Either_Row_CoL_Bus_Util = 0.201403 
Issued_on_Two_Bus_Simul_Util = 0.042062 
issued_two_Eff = 0.208845 
queue_avg = 52.744392 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=52.7444
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1746586 n_nop=1396388 n_act=122789 n_pre=122773 n_ref_event=7305792151889796404 n_req=178613 n_rd=178517 n_rd_L2_A=0 n_write=0 n_wr_bk=384 bw_util=0.4097
n_activity=1530415 dram_eff=0.4676
bk0: 11200a 399171i bk1: 11363a 391344i bk2: 11283a 385249i bk3: 11369a 368153i bk4: 11407a 372434i bk5: 11398a 390005i bk6: 10677a 388437i bk7: 10703a 375274i bk8: 10669a 395421i bk9: 10539a 411156i bk10: 10789a 380969i bk11: 10781a 375553i bk12: 11376a 365580i bk13: 11288a 371208i bk14: 11717a 356550i bk15: 11958a 359534i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.312598
Row_Buffer_Locality_read = 0.312603
Row_Buffer_Locality_write = 0.302083
Bank_Level_Parallism = 14.471992
Bank_Level_Parallism_Col = 2.169703
Bank_Level_Parallism_Ready = 1.098567
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.409716 
total_CMD = 1746586 
util_bw = 715604 
Wasted_Col = 797377 
Wasted_Row = 10604 
Idle = 223001 

BW Util Bottlenecks: 
RCDc_limit = 1574082 
RCDWRc_limit = 247 
WTRc_limit = 4133 
RTWc_limit = 33240 
CCDLc_limit = 202466 
rwq = 0 
CCDLc_limit_alone = 199408 
WTRc_limit_alone = 3930 
RTWc_limit_alone = 30385 

Commands details: 
total_CMD = 1746586 
n_nop = 1396388 
Read = 178517 
Write = 0 
L2_Alloc = 0 
L2_WB = 384 
n_act = 122789 
n_pre = 122773 
n_ref = 7305792151889796404 
n_req = 178613 
total_req = 178901 

Dual Bus Interface Util: 
issued_total_row = 245562 
issued_total_col = 178901 
Row_Bus_Util =  0.140595 
CoL_Bus_Util = 0.102429 
Either_Row_CoL_Bus_Util = 0.200504 
Issued_on_Two_Bus_Simul_Util = 0.042520 
issued_two_Eff = 0.212066 
queue_avg = 52.249615 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=52.2496
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1746586 n_nop=1395358 n_act=122734 n_pre=122718 n_ref_event=7305792151889796404 n_req=179284 n_rd=179184 n_rd_L2_A=0 n_write=0 n_wr_bk=400 bw_util=0.4113
n_activity=1530935 dram_eff=0.4692
bk0: 11323a 391853i bk1: 11301a 396053i bk2: 11523a 383852i bk3: 11343a 385867i bk4: 11309a 384557i bk5: 11456a 385794i bk6: 10745a 386030i bk7: 10744a 382933i bk8: 10642a 400154i bk9: 10604a 405419i bk10: 10818a 384232i bk11: 10754a 373891i bk12: 11442a 372523i bk13: 11417a 369769i bk14: 11953a 352408i bk15: 11810a 358475i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.315477
Row_Buffer_Locality_read = 0.315475
Row_Buffer_Locality_write = 0.320000
Bank_Level_Parallism = 14.456534
Bank_Level_Parallism_Col = 2.169703
Bank_Level_Parallism_Ready = 1.096879
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.411280 
total_CMD = 1746586 
util_bw = 718336 
Wasted_Col = 794364 
Wasted_Row = 10740 
Idle = 223146 

BW Util Bottlenecks: 
RCDc_limit = 1568058 
RCDWRc_limit = 276 
WTRc_limit = 5774 
RTWc_limit = 35620 
CCDLc_limit = 202291 
rwq = 0 
CCDLc_limit_alone = 198942 
WTRc_limit_alone = 5418 
RTWc_limit_alone = 32627 

Commands details: 
total_CMD = 1746586 
n_nop = 1395358 
Read = 179184 
Write = 0 
L2_Alloc = 0 
L2_WB = 400 
n_act = 122734 
n_pre = 122718 
n_ref = 7305792151889796404 
n_req = 179284 
total_req = 179584 

Dual Bus Interface Util: 
issued_total_row = 245452 
issued_total_col = 179584 
Row_Bus_Util =  0.140532 
CoL_Bus_Util = 0.102820 
Either_Row_CoL_Bus_Util = 0.201094 
Issued_on_Two_Bus_Simul_Util = 0.042258 
issued_two_Eff = 0.210143 
queue_avg = 53.066750 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=53.0667
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1746586 n_nop=1398933 n_act=122593 n_pre=122577 n_ref_event=7305792151889796404 n_req=178348 n_rd=178251 n_rd_L2_A=0 n_write=0 n_wr_bk=388 bw_util=0.4091
n_activity=1530916 dram_eff=0.4668
bk0: 11252a 402642i bk1: 11360a 378871i bk2: 11280a 388463i bk3: 11337a 389508i bk4: 11355a 395475i bk5: 11293a 395231i bk6: 10619a 395158i bk7: 10633a 396044i bk8: 10622a 417461i bk9: 10590a 414613i bk10: 10722a 392579i bk11: 10831a 394902i bk12: 11355a 373150i bk13: 11220a 375464i bk14: 11842a 363715i bk15: 11940a 356411i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.312675
Row_Buffer_Locality_read = 0.312688
Row_Buffer_Locality_write = 0.288660
Bank_Level_Parallism = 14.386380
Bank_Level_Parallism_Col = 2.169703
Bank_Level_Parallism_Ready = 1.104218
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.409116 
total_CMD = 1746586 
util_bw = 714556 
Wasted_Col = 796191 
Wasted_Row = 11996 
Idle = 223843 

BW Util Bottlenecks: 
RCDc_limit = 1570268 
RCDWRc_limit = 277 
WTRc_limit = 5302 
RTWc_limit = 28449 
CCDLc_limit = 202246 
rwq = 0 
CCDLc_limit_alone = 199706 
WTRc_limit_alone = 4981 
RTWc_limit_alone = 26230 

Commands details: 
total_CMD = 1746586 
n_nop = 1398933 
Read = 178251 
Write = 0 
L2_Alloc = 0 
L2_WB = 388 
n_act = 122593 
n_pre = 122577 
n_ref = 7305792151889796404 
n_req = 178348 
total_req = 178639 

Dual Bus Interface Util: 
issued_total_row = 245170 
issued_total_col = 178639 
Row_Bus_Util =  0.140371 
CoL_Bus_Util = 0.102279 
Either_Row_CoL_Bus_Util = 0.199047 
Issued_on_Two_Bus_Simul_Util = 0.043603 
issued_two_Eff = 0.219058 
queue_avg = 52.344341 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=52.3443
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1746586 n_nop=1399061 n_act=122822 n_pre=122806 n_ref_event=7305792151889796404 n_req=179191 n_rd=179099 n_rd_L2_A=0 n_write=0 n_wr_bk=368 bw_util=0.411
n_activity=1530653 dram_eff=0.469
bk0: 11280a 390415i bk1: 11309a 387755i bk2: 11412a 375545i bk3: 11317a 372124i bk4: 11444a 385706i bk5: 11446a 383710i bk6: 10725a 388690i bk7: 10707a 380337i bk8: 10659a 406997i bk9: 10733a 394004i bk10: 10803a 384685i bk11: 10842a 380226i bk12: 11371a 356482i bk13: 11218a 367468i bk14: 11937a 349973i bk15: 11896a 339002i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.314631
Row_Buffer_Locality_read = 0.314591
Row_Buffer_Locality_write = 0.391304
Bank_Level_Parallism = 14.507117
Bank_Level_Parallism_Col = 2.169703
Bank_Level_Parallism_Ready = 1.100900
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.411012 
total_CMD = 1746586 
util_bw = 717868 
Wasted_Col = 794022 
Wasted_Row = 10979 
Idle = 223717 

BW Util Bottlenecks: 
RCDc_limit = 1567208 
RCDWRc_limit = 219 
WTRc_limit = 4463 
RTWc_limit = 29850 
CCDLc_limit = 206767 
rwq = 0 
CCDLc_limit_alone = 204084 
WTRc_limit_alone = 4213 
RTWc_limit_alone = 27417 

Commands details: 
total_CMD = 1746586 
n_nop = 1399061 
Read = 179099 
Write = 0 
L2_Alloc = 0 
L2_WB = 368 
n_act = 122822 
n_pre = 122806 
n_ref = 7305792151889796404 
n_req = 179191 
total_req = 179467 

Dual Bus Interface Util: 
issued_total_row = 245628 
issued_total_col = 179467 
Row_Bus_Util =  0.140633 
CoL_Bus_Util = 0.102753 
Either_Row_CoL_Bus_Util = 0.198974 
Issued_on_Two_Bus_Simul_Util = 0.044412 
issued_two_Eff = 0.223207 
queue_avg = 53.092880 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=53.0929
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1746586 n_nop=1394616 n_act=122366 n_pre=122350 n_ref_event=7305792151889796404 n_req=177985 n_rd=177891 n_rd_L2_A=0 n_write=0 n_wr_bk=376 bw_util=0.4083
n_activity=1531168 dram_eff=0.4657
bk0: 11277a 402217i bk1: 11150a 393747i bk2: 11158a 385872i bk3: 11251a 381127i bk4: 11209a 384441i bk5: 11291a 378046i bk6: 10685a 401715i bk7: 10715a 398984i bk8: 10613a 406882i bk9: 10644a 403172i bk10: 10773a 385579i bk11: 10802a 379758i bk12: 11296a 381753i bk13: 11368a 374405i bk14: 11820a 359242i bk15: 11839a 356912i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.312549
Row_Buffer_Locality_read = 0.312506
Row_Buffer_Locality_write = 0.393617
Bank_Level_Parallism = 14.421615
Bank_Level_Parallism_Col = 2.169703
Bank_Level_Parallism_Ready = 1.096975
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.408264 
total_CMD = 1746586 
util_bw = 713068 
Wasted_Col = 797926 
Wasted_Row = 11934 
Idle = 223658 

BW Util Bottlenecks: 
RCDc_limit = 1573344 
RCDWRc_limit = 271 
WTRc_limit = 4230 
RTWc_limit = 21775 
CCDLc_limit = 197562 
rwq = 0 
CCDLc_limit_alone = 195482 
WTRc_limit_alone = 3948 
RTWc_limit_alone = 19977 

Commands details: 
total_CMD = 1746586 
n_nop = 1394616 
Read = 177891 
Write = 0 
L2_Alloc = 0 
L2_WB = 376 
n_act = 122366 
n_pre = 122350 
n_ref = 7305792151889796404 
n_req = 177985 
total_req = 178267 

Dual Bus Interface Util: 
issued_total_row = 244716 
issued_total_col = 178267 
Row_Bus_Util =  0.140111 
CoL_Bus_Util = 0.102066 
Either_Row_CoL_Bus_Util = 0.201519 
Issued_on_Two_Bus_Simul_Util = 0.040658 
issued_two_Eff = 0.201759 
queue_avg = 51.675465 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=51.6755

========= L2 cache stats =========
L2_cache_bank[0]: Access = 114726, Miss = 89774, Miss_rate = 0.783, Pending_hits = 137, Reservation_fails = 2496
L2_cache_bank[1]: Access = 114578, Miss = 89737, Miss_rate = 0.783, Pending_hits = 106, Reservation_fails = 1980
L2_cache_bank[2]: Access = 114881, Miss = 89163, Miss_rate = 0.776, Pending_hits = 107, Reservation_fails = 0
L2_cache_bank[3]: Access = 114466, Miss = 89202, Miss_rate = 0.779, Pending_hits = 78, Reservation_fails = 0
L2_cache_bank[4]: Access = 114758, Miss = 89770, Miss_rate = 0.782, Pending_hits = 129, Reservation_fails = 0
L2_cache_bank[5]: Access = 115028, Miss = 90006, Miss_rate = 0.782, Pending_hits = 88, Reservation_fails = 0
L2_cache_bank[6]: Access = 116064, Miss = 88744, Miss_rate = 0.765, Pending_hits = 178, Reservation_fails = 74
L2_cache_bank[7]: Access = 114675, Miss = 89007, Miss_rate = 0.776, Pending_hits = 114, Reservation_fails = 255
L2_cache_bank[8]: Access = 114815, Miss = 89923, Miss_rate = 0.783, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[9]: Access = 114626, Miss = 89838, Miss_rate = 0.784, Pending_hits = 124, Reservation_fails = 0
L2_cache_bank[10]: Access = 114723, Miss = 89270, Miss_rate = 0.778, Pending_hits = 101, Reservation_fails = 0
L2_cache_bank[11]: Access = 114564, Miss = 89172, Miss_rate = 0.778, Pending_hits = 75, Reservation_fails = 0
L2_cache_bank[12]: Access = 114729, Miss = 90049, Miss_rate = 0.785, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[13]: Access = 114715, Miss = 89764, Miss_rate = 0.782, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[14]: Access = 116361, Miss = 89402, Miss_rate = 0.768, Pending_hits = 257, Reservation_fails = 0
L2_cache_bank[15]: Access = 114643, Miss = 89683, Miss_rate = 0.782, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[16]: Access = 114824, Miss = 90039, Miss_rate = 0.784, Pending_hits = 217, Reservation_fails = 246
L2_cache_bank[17]: Access = 114904, Miss = 89713, Miss_rate = 0.781, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[18]: Access = 114727, Miss = 89331, Miss_rate = 0.779, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[19]: Access = 114452, Miss = 89488, Miss_rate = 0.782, Pending_hits = 125, Reservation_fails = 0
L2_cache_bank[20]: Access = 114856, Miss = 89915, Miss_rate = 0.783, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[21]: Access = 114847, Miss = 89752, Miss_rate = 0.781, Pending_hits = 111, Reservation_fails = 0
L2_cache_bank[22]: Access = 116270, Miss = 89115, Miss_rate = 0.766, Pending_hits = 252, Reservation_fails = 0
L2_cache_bank[23]: Access = 114569, Miss = 89344, Miss_rate = 0.780, Pending_hits = 113, Reservation_fails = 470
L2_total_cache_accesses = 2757801
L2_total_cache_misses = 2149201
L2_total_cache_miss_rate = 0.7793
L2_total_cache_pending_hits = 3320
L2_total_cache_reservation_fails = 5521
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 605280
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3320
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1549947
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5521
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 592395
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3320
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1715
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 5144
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2750942
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6859
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 5521
L2_cache_data_port_util = 0.037
L2_cache_fill_port_util = 0.131

icnt_total_pkts_mem_to_simt=2757801
icnt_total_pkts_simt_to_mem=2757801
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 2757801
Req_Network_cycles = 681072
Req_Network_injected_packets_per_cycle =       4.0492 
Req_Network_conflicts_per_cycle =       1.6984
Req_Network_conflicts_per_cycle_util =       1.9426
Req_Bank_Level_Parallism =       4.6316
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       1.2258
Req_Network_out_buffer_full_per_cycle =       0.0736
Req_Network_out_buffer_avg_util =      59.1212

Reply_Network_injected_packets_num = 2757801
Reply_Network_cycles = 681072
Reply_Network_injected_packets_per_cycle =        4.0492
Reply_Network_conflicts_per_cycle =        0.9489
Reply_Network_conflicts_per_cycle_util =       1.0896
Reply_Bank_Level_Parallism =       4.6498
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.9068
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1350
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 25 min, 11 sec (5111 sec)
gpgpu_simulation_rate = 2345 (inst/sec)
gpgpu_simulation_rate = 133 (cycle/sec)
gpgpu_silicon_slowdown = 10263157x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
	runtime [cuda_base] = 5107141.6880 ms (  0.00 GFLOP/s   0.0 GB/s) [L2 error 0.096883]
Verifying...
	runtime [serial] = 7.073000 ms.
Total element = 54870, || elements whose err <= %0.1 = 0 || elements whose 0.1 < err  <= %1 = 0 || elements whose %1 < err <= %5 = 0 || elements whose %5 < err <= %10 = 0 || elements whose %10 < err = 5465 || total err Element = 5465
	[max error  0.999802, and ]
POSSIBLE FAILURE
GPGPU-Sim: *** exit detected ***
