digraph "CFG for '_Z7scatterPjS_S_S_jS_jjj' function" {
	label="CFG for '_Z7scatterPjS_S_S_jS_jjj' function";

	Node0x4c15ed0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b59970",label="{%9:\l  %10 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %11 = icmp eq i32 %10, 0\l  br i1 %11, label %12, label %55\l|{<s0>T|<s1>F}}"];
	Node0x4c15ed0:s0 -> Node0x4c17ec0;
	Node0x4c15ed0:s1 -> Node0x4c17f50;
	Node0x4c17ec0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%12:\l12:                                               \l  %13 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %14 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %15 = getelementptr i8, i8 addrspace(4)* %14, i64 4\l  %16 = bitcast i8 addrspace(4)* %15 to i16 addrspace(4)*\l  %17 = load i16, i16 addrspace(4)* %16, align 4, !range !5, !invariant.load !6\l  %18 = zext i16 %17 to i32\l  %19 = getelementptr inbounds i8, i8 addrspace(4)* %14, i64 12\l  %20 = bitcast i8 addrspace(4)* %19 to i32 addrspace(4)*\l  %21 = load i32, i32 addrspace(4)* %20, align 4, !tbaa !7\l  %22 = mul i32 %13, %18\l  %23 = add i32 %22, %18\l  %24 = tail call i32 @llvm.umin.i32(i32 %4, i32 %23)\l  %25 = icmp ult i32 %22, %24\l  br i1 %25, label %26, label %55\l|{<s0>T|<s1>F}}"];
	Node0x4c17ec0:s0 -> Node0x4c190d0;
	Node0x4c17ec0:s1 -> Node0x4c17f50;
	Node0x4c190d0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b9d0f970",label="{%26:\l26:                                               \l  %27 = udiv i32 %21, %18\l  %28 = mul i32 %27, %18\l  %29 = icmp ugt i32 %21, %28\l  %30 = zext i1 %29 to i32\l  %31 = add i32 %27, %30\l  br label %32\l}"];
	Node0x4c190d0 -> Node0x4c194c0;
	Node0x4c194c0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%32:\l32:                                               \l  %33 = phi i32 [ %22, %26 ], [ %53, %32 ]\l  %34 = sext i32 %33 to i64\l  %35 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %34\l  %36 = load i32, i32 addrspace(1)* %35, align 4, !tbaa !16\l  %37 = lshr i32 %36, %7\l  %38 = and i32 %37, %6\l  %39 = mul i32 %31, %38\l  %40 = add i32 %39, %13\l  %41 = zext i32 %40 to i64\l  %42 = getelementptr inbounds i32, i32 addrspace(1)* %5, i64 %41\l  %43 = load i32, i32 addrspace(1)* %42, align 4, !tbaa !16\l  %44 = zext i32 %43 to i64\l  %45 = getelementptr inbounds i32, i32 addrspace(1)* %2, i64 %44\l  store i32 %36, i32 addrspace(1)* %45, align 4, !tbaa !16\l  %46 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %34\l  %47 = load i32, i32 addrspace(1)* %46, align 4, !tbaa !16\l  %48 = load i32, i32 addrspace(1)* %42, align 4, !tbaa !16\l  %49 = zext i32 %48 to i64\l  %50 = getelementptr inbounds i32, i32 addrspace(1)* %3, i64 %49\l  store i32 %47, i32 addrspace(1)* %50, align 4, !tbaa !16\l  %51 = load i32, i32 addrspace(1)* %42, align 4, !tbaa !16\l  %52 = add i32 %51, 1\l  store i32 %52, i32 addrspace(1)* %42, align 4, !tbaa !16\l  %53 = add nuw nsw i32 %33, 1\l  %54 = icmp ult i32 %53, %24\l  br i1 %54, label %32, label %55, !llvm.loop !20\l|{<s0>T|<s1>F}}"];
	Node0x4c194c0:s0 -> Node0x4c194c0;
	Node0x4c194c0:s1 -> Node0x4c17f50;
	Node0x4c17f50 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b59970",label="{%55:\l55:                                               \l  ret void\l}"];
}
