Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2.1 (win64) Build 5266912 Sun Dec 15 09:03:24 MST 2024
| Date         : Thu Mar 13 06:42:09 2025
| Host         : PKLT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_my_watch_timing_summary_routed.rpt -pb top_my_watch_timing_summary_routed.pb -rpx top_my_watch_timing_summary_routed.rpx -warn_on_violation
| Design       : top_my_watch
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    43          
TIMING-18  Warning           Missing input or output delay  10          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (43)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (86)
5. checking no_input_delay (6)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (43)
-------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: U_Stopwatch/U_BTN_Debounce_CLEAR/r_1khz_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_Stopwatch/U_BTN_Debounce_RUN_STOP/r_1khz_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_Watch/U_BTN_Debounce_Hour/r_1khz_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_Watch/U_BTN_Debounce_Min/r_1khz_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_Watch/U_BTN_Debounce_Sec/r_1khz_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U_fnd_cntl/U_Clk_Divider/r_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (86)
-------------------------------------------------
 There are 86 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.938        0.000                      0                  253        0.163        0.000                      0                  253        4.500        0.000                       0                   209  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.938        0.000                      0                  253        0.163        0.000                      0                  253        4.500        0.000                       0                   209  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.938ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.938ns  (required time - arrival time)
  Source:                 U_Watch/U_watch_DP/U_Count_Msec/counter_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Watch/U_watch_DP/U_Count_Hour0/counter_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.009ns  (logic 1.602ns (31.984%)  route 3.407ns (68.016%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.617     5.138    U_Watch/U_watch_DP/U_Count_Msec/CLK
    SLICE_X60Y24         FDCE                                         r  U_Watch/U_watch_DP/U_Count_Msec/counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDCE (Prop_fdce_C_Q)         0.518     5.656 r  U_Watch/U_watch_DP/U_Count_Msec/counter_reg_reg[0]/Q
                         net (fo=10, routed)          0.868     6.524    U_Watch/U_watch_DP/U_Count_Msec/counter_reg_reg[2]_1[0]
    SLICE_X60Y22         LUT3 (Prop_lut3_I2_O)        0.153     6.677 f  U_Watch/U_watch_DP/U_Count_Msec/counter_reg[3]_i_5__0/O
                         net (fo=2, routed)           0.831     7.509    U_Watch/U_watch_DP/U_Count_sec0/counter_reg[2]_i_2__2_0
    SLICE_X60Y24         LUT6 (Prop_lut6_I2_O)        0.331     7.840 r  U_Watch/U_watch_DP/U_Count_sec0/counter_reg[3]_i_5/O
                         net (fo=2, routed)           0.489     8.329    U_Watch/U_watch_DP/U_Count_Min0/counter_reg_reg[1]_4
    SLICE_X58Y26         LUT6 (Prop_lut6_I2_O)        0.124     8.453 r  U_Watch/U_watch_DP/U_Count_Min0/counter_reg[2]_i_2__2/O
                         net (fo=5, routed)           0.779     9.231    U_Watch/U_watch_DP/U_Count_Hour0/counter_reg_reg[1]_2
    SLICE_X56Y26         LUT5 (Prop_lut5_I2_O)        0.148     9.379 r  U_Watch/U_watch_DP/U_Count_Hour0/counter_reg[4]_i_4/O
                         net (fo=2, routed)           0.440     9.819    U_Watch/U_watch_DP/U_Count_Hour0/counter_reg[4]_i_4_n_0
    SLICE_X56Y26         LUT5 (Prop_lut5_I4_O)        0.328    10.147 r  U_Watch/U_watch_DP/U_Count_Hour0/counter_reg[3]_i_1__4/O
                         net (fo=1, routed)           0.000    10.147    U_Watch/U_watch_DP/U_Count_Hour0/p_0_in[3]
    SLICE_X56Y26         FDCE                                         r  U_Watch/U_watch_DP/U_Count_Hour0/counter_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.438    14.779    U_Watch/U_watch_DP/U_Count_Hour0/CLK
    SLICE_X56Y26         FDCE                                         r  U_Watch/U_watch_DP/U_Count_Hour0/counter_reg_reg[3]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X56Y26         FDCE (Setup_fdce_C_D)        0.081    15.085    U_Watch/U_watch_DP/U_Count_Hour0/counter_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.085    
                         arrival time                         -10.147    
  -------------------------------------------------------------------
                         slack                                  4.938    

Slack (MET) :             4.982ns  (required time - arrival time)
  Source:                 U_Watch/U_watch_DP/U_Count_Msec/counter_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Watch/U_watch_DP/U_Count_Hour0/counter_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.002ns  (logic 1.595ns (31.889%)  route 3.407ns (68.111%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.617     5.138    U_Watch/U_watch_DP/U_Count_Msec/CLK
    SLICE_X60Y24         FDCE                                         r  U_Watch/U_watch_DP/U_Count_Msec/counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDCE (Prop_fdce_C_Q)         0.518     5.656 r  U_Watch/U_watch_DP/U_Count_Msec/counter_reg_reg[0]/Q
                         net (fo=10, routed)          0.868     6.524    U_Watch/U_watch_DP/U_Count_Msec/counter_reg_reg[2]_1[0]
    SLICE_X60Y22         LUT3 (Prop_lut3_I2_O)        0.153     6.677 f  U_Watch/U_watch_DP/U_Count_Msec/counter_reg[3]_i_5__0/O
                         net (fo=2, routed)           0.831     7.509    U_Watch/U_watch_DP/U_Count_sec0/counter_reg[2]_i_2__2_0
    SLICE_X60Y24         LUT6 (Prop_lut6_I2_O)        0.331     7.840 r  U_Watch/U_watch_DP/U_Count_sec0/counter_reg[3]_i_5/O
                         net (fo=2, routed)           0.489     8.329    U_Watch/U_watch_DP/U_Count_Min0/counter_reg_reg[1]_4
    SLICE_X58Y26         LUT6 (Prop_lut6_I2_O)        0.124     8.453 r  U_Watch/U_watch_DP/U_Count_Min0/counter_reg[2]_i_2__2/O
                         net (fo=5, routed)           0.779     9.231    U_Watch/U_watch_DP/U_Count_Hour0/counter_reg_reg[1]_2
    SLICE_X56Y26         LUT5 (Prop_lut5_I2_O)        0.148     9.379 r  U_Watch/U_watch_DP/U_Count_Hour0/counter_reg[4]_i_4/O
                         net (fo=2, routed)           0.440     9.819    U_Watch/U_watch_DP/U_Count_Hour0/counter_reg[4]_i_4_n_0
    SLICE_X56Y26         LUT5 (Prop_lut5_I4_O)        0.321    10.140 r  U_Watch/U_watch_DP/U_Count_Hour0/counter_reg[4]_i_1__4/O
                         net (fo=1, routed)           0.000    10.140    U_Watch/U_watch_DP/U_Count_Hour0/p_0_in[4]
    SLICE_X56Y26         FDCE                                         r  U_Watch/U_watch_DP/U_Count_Hour0/counter_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.438    14.779    U_Watch/U_watch_DP/U_Count_Hour0/CLK
    SLICE_X56Y26         FDCE                                         r  U_Watch/U_watch_DP/U_Count_Hour0/counter_reg_reg[4]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X56Y26         FDCE (Setup_fdce_C_D)        0.118    15.122    U_Watch/U_watch_DP/U_Count_Hour0/counter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         15.122    
                         arrival time                         -10.140    
  -------------------------------------------------------------------
                         slack                                  4.982    

Slack (MET) :             5.108ns  (required time - arrival time)
  Source:                 U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.476ns  (logic 1.149ns (25.667%)  route 3.327ns (74.333%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.554     5.075    U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/CLK
    SLICE_X56Y22         FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y22         FDCE (Prop_fdce_C_Q)         0.518     5.593 r  U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg_reg[1]/Q
                         net (fo=3, routed)           1.450     7.043    U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/Q[1]
    SLICE_X56Y22         LUT2 (Prop_lut2_I0_O)        0.150     7.193 r  U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg[5]_i_3__0/O
                         net (fo=5, routed)           0.512     7.705    U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg[5]_i_3__0_n_0
    SLICE_X56Y22         LUT6 (Prop_lut6_I4_O)        0.328     8.033 r  U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg[5]_i_3/O
                         net (fo=2, routed)           0.658     8.691    U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg_reg[5]_0
    SLICE_X56Y21         LUT2 (Prop_lut2_I1_O)        0.153     8.844 r  U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg[5]_i_1/O
                         net (fo=6, routed)           0.708     9.552    U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/E[0]
    SLICE_X58Y21         FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.506    14.847    U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/CLK
    SLICE_X58Y21         FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[0]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X58Y21         FDCE (Setup_fdce_C_CE)      -0.412    14.660    U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.660    
                         arrival time                          -9.552    
  -------------------------------------------------------------------
                         slack                                  5.108    

Slack (MET) :             5.108ns  (required time - arrival time)
  Source:                 U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.476ns  (logic 1.149ns (25.667%)  route 3.327ns (74.333%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.554     5.075    U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/CLK
    SLICE_X56Y22         FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y22         FDCE (Prop_fdce_C_Q)         0.518     5.593 r  U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg_reg[1]/Q
                         net (fo=3, routed)           1.450     7.043    U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/Q[1]
    SLICE_X56Y22         LUT2 (Prop_lut2_I0_O)        0.150     7.193 r  U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg[5]_i_3__0/O
                         net (fo=5, routed)           0.512     7.705    U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg[5]_i_3__0_n_0
    SLICE_X56Y22         LUT6 (Prop_lut6_I4_O)        0.328     8.033 r  U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg[5]_i_3/O
                         net (fo=2, routed)           0.658     8.691    U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg_reg[5]_0
    SLICE_X56Y21         LUT2 (Prop_lut2_I1_O)        0.153     8.844 r  U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg[5]_i_1/O
                         net (fo=6, routed)           0.708     9.552    U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/E[0]
    SLICE_X58Y21         FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.506    14.847    U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/CLK
    SLICE_X58Y21         FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[1]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X58Y21         FDCE (Setup_fdce_C_CE)      -0.412    14.660    U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.660    
                         arrival time                          -9.552    
  -------------------------------------------------------------------
                         slack                                  5.108    

Slack (MET) :             5.177ns  (required time - arrival time)
  Source:                 U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.356ns  (logic 1.149ns (26.378%)  route 3.207ns (73.622%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.554     5.075    U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/CLK
    SLICE_X56Y22         FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y22         FDCE (Prop_fdce_C_Q)         0.518     5.593 r  U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg_reg[1]/Q
                         net (fo=3, routed)           1.450     7.043    U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/Q[1]
    SLICE_X56Y22         LUT2 (Prop_lut2_I0_O)        0.150     7.193 r  U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg[5]_i_3__0/O
                         net (fo=5, routed)           0.512     7.705    U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg[5]_i_3__0_n_0
    SLICE_X56Y22         LUT6 (Prop_lut6_I4_O)        0.328     8.033 r  U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg[5]_i_3/O
                         net (fo=2, routed)           0.658     8.691    U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg_reg[5]_0
    SLICE_X56Y21         LUT2 (Prop_lut2_I1_O)        0.153     8.844 r  U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg[5]_i_1/O
                         net (fo=6, routed)           0.587     9.431    U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/E[0]
    SLICE_X57Y21         FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.441    14.782    U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/CLK
    SLICE_X57Y21         FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[2]/C
                         clock pessimism              0.273    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X57Y21         FDCE (Setup_fdce_C_CE)      -0.412    14.608    U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.608    
                         arrival time                          -9.431    
  -------------------------------------------------------------------
                         slack                                  5.177    

Slack (MET) :             5.177ns  (required time - arrival time)
  Source:                 U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.356ns  (logic 1.149ns (26.378%)  route 3.207ns (73.622%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.554     5.075    U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/CLK
    SLICE_X56Y22         FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y22         FDCE (Prop_fdce_C_Q)         0.518     5.593 r  U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg_reg[1]/Q
                         net (fo=3, routed)           1.450     7.043    U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/Q[1]
    SLICE_X56Y22         LUT2 (Prop_lut2_I0_O)        0.150     7.193 r  U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg[5]_i_3__0/O
                         net (fo=5, routed)           0.512     7.705    U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg[5]_i_3__0_n_0
    SLICE_X56Y22         LUT6 (Prop_lut6_I4_O)        0.328     8.033 r  U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg[5]_i_3/O
                         net (fo=2, routed)           0.658     8.691    U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg_reg[5]_0
    SLICE_X56Y21         LUT2 (Prop_lut2_I1_O)        0.153     8.844 r  U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg[5]_i_1/O
                         net (fo=6, routed)           0.587     9.431    U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/E[0]
    SLICE_X57Y21         FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.441    14.782    U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/CLK
    SLICE_X57Y21         FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[3]/C
                         clock pessimism              0.273    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X57Y21         FDCE (Setup_fdce_C_CE)      -0.412    14.608    U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.608    
                         arrival time                          -9.431    
  -------------------------------------------------------------------
                         slack                                  5.177    

Slack (MET) :             5.275ns  (required time - arrival time)
  Source:                 U_Watch/U_watch_DP/U_Count_Msec/counter_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Watch/U_watch_DP/U_Count_sec0/counter_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.700ns  (logic 1.480ns (31.488%)  route 3.220ns (68.512%))
  Logic Levels:           4  (LUT3=2 LUT5=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.617     5.138    U_Watch/U_watch_DP/U_Count_Msec/CLK
    SLICE_X60Y24         FDCE                                         r  U_Watch/U_watch_DP/U_Count_Msec/counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDCE (Prop_fdce_C_Q)         0.518     5.656 r  U_Watch/U_watch_DP/U_Count_Msec/counter_reg_reg[0]/Q
                         net (fo=10, routed)          0.868     6.524    U_Watch/U_watch_DP/U_Count_Msec/counter_reg_reg[2]_1[0]
    SLICE_X60Y22         LUT3 (Prop_lut3_I2_O)        0.153     6.677 f  U_Watch/U_watch_DP/U_Count_Msec/counter_reg[3]_i_5__0/O
                         net (fo=2, routed)           0.652     7.329    U_Watch/U_watch_DP/U_Count_Msec/counter_reg_reg[1]_1
    SLICE_X60Y24         LUT5 (Prop_lut5_I2_O)        0.331     7.660 r  U_Watch/U_watch_DP/U_Count_Msec/counter_reg[3]_i_2__0/O
                         net (fo=5, routed)           0.849     8.509    U_Watch/U_watch_DP/U_Count_sec0/counter_reg_reg[3]_1
    SLICE_X58Y23         LUT5 (Prop_lut5_I3_O)        0.152     8.661 r  U_Watch/U_watch_DP/U_Count_sec0/counter_reg[4]_i_2/O
                         net (fo=1, routed)           0.851     9.512    U_Watch/U_watch_DP/U_Count_sec0/counter_reg[4]_i_2_n_0
    SLICE_X58Y23         LUT3 (Prop_lut3_I1_O)        0.326     9.838 r  U_Watch/U_watch_DP/U_Count_sec0/counter_reg[4]_i_1__3/O
                         net (fo=1, routed)           0.000     9.838    U_Watch/U_watch_DP/U_Count_sec0/counter_reg[4]
    SLICE_X58Y23         FDCE                                         r  U_Watch/U_watch_DP/U_Count_sec0/counter_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.503    14.844    U_Watch/U_watch_DP/U_Count_sec0/CLK
    SLICE_X58Y23         FDCE                                         r  U_Watch/U_watch_DP/U_Count_sec0/counter_reg_reg[4]/C
                         clock pessimism              0.274    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X58Y23         FDCE (Setup_fdce_C_D)        0.031    15.114    U_Watch/U_watch_DP/U_Count_sec0/counter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                          -9.838    
  -------------------------------------------------------------------
                         slack                                  5.275    

Slack (MET) :             5.350ns  (required time - arrival time)
  Source:                 U_Watch/U_watch_DP/U_Count_Msec/counter_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Watch/U_watch_DP/U_Count_Min0/counter_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.611ns  (logic 1.374ns (29.802%)  route 3.237ns (70.198%))
  Logic Levels:           5  (LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.617     5.138    U_Watch/U_watch_DP/U_Count_Msec/CLK
    SLICE_X60Y24         FDCE                                         r  U_Watch/U_watch_DP/U_Count_Msec/counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDCE (Prop_fdce_C_Q)         0.518     5.656 f  U_Watch/U_watch_DP/U_Count_Msec/counter_reg_reg[0]/Q
                         net (fo=10, routed)          0.868     6.524    U_Watch/U_watch_DP/U_Count_Msec/counter_reg_reg[2]_1[0]
    SLICE_X60Y22         LUT3 (Prop_lut3_I2_O)        0.153     6.677 r  U_Watch/U_watch_DP/U_Count_Msec/counter_reg[3]_i_5__0/O
                         net (fo=2, routed)           0.831     7.509    U_Watch/U_watch_DP/U_Count_sec0/counter_reg[2]_i_2__2_0
    SLICE_X60Y24         LUT6 (Prop_lut6_I2_O)        0.331     7.840 f  U_Watch/U_watch_DP/U_Count_sec0/counter_reg[3]_i_5/O
                         net (fo=2, routed)           0.489     8.329    U_Watch/U_watch_DP/U_Count_sec0/counter_reg_reg[0]_1
    SLICE_X58Y26         LUT4 (Prop_lut4_I0_O)        0.124     8.453 r  U_Watch/U_watch_DP/U_Count_sec0/counter_reg[3]_i_2/O
                         net (fo=5, routed)           0.604     9.057    U_Watch/U_watch_DP/U_Count_Min0/counter_reg_reg[2]_1
    SLICE_X58Y27         LUT5 (Prop_lut5_I2_O)        0.124     9.181 r  U_Watch/U_watch_DP/U_Count_Min0/counter_reg[4]_i_2__0/O
                         net (fo=1, routed)           0.444     9.625    U_Watch/U_watch_DP/U_Count_Min0/counter_reg[4]_i_2__0_n_0
    SLICE_X58Y27         LUT3 (Prop_lut3_I1_O)        0.124     9.749 r  U_Watch/U_watch_DP/U_Count_Min0/counter_reg[4]_i_1__2/O
                         net (fo=1, routed)           0.000     9.749    U_Watch/U_watch_DP/U_Count_Min0/counter_reg[4]
    SLICE_X58Y27         FDCE                                         r  U_Watch/U_watch_DP/U_Count_Min0/counter_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.504    14.845    U_Watch/U_watch_DP/U_Count_Min0/CLK
    SLICE_X58Y27         FDCE                                         r  U_Watch/U_watch_DP/U_Count_Min0/counter_reg_reg[4]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X58Y27         FDCE (Setup_fdce_C_D)        0.029    15.099    U_Watch/U_watch_DP/U_Count_Min0/counter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                          -9.749    
  -------------------------------------------------------------------
                         slack                                  5.350    

Slack (MET) :             5.367ns  (required time - arrival time)
  Source:                 U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch/U_Stopwatch_DP/U_Count_Hour0/counter_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.391ns  (logic 1.120ns (25.507%)  route 3.271ns (74.493%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.554     5.075    U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/CLK
    SLICE_X56Y22         FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y22         FDCE (Prop_fdce_C_Q)         0.518     5.593 r  U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg_reg[1]/Q
                         net (fo=3, routed)           1.450     7.043    U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/Q[1]
    SLICE_X56Y22         LUT2 (Prop_lut2_I0_O)        0.150     7.193 r  U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg[5]_i_3__0/O
                         net (fo=5, routed)           0.512     7.705    U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg[5]_i_3__0_n_0
    SLICE_X56Y22         LUT6 (Prop_lut6_I4_O)        0.328     8.033 r  U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg[5]_i_3/O
                         net (fo=2, routed)           0.658     8.691    U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg_reg[5]_0
    SLICE_X56Y21         LUT3 (Prop_lut3_I1_O)        0.124     8.815 r  U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg[5]_i_1__5/O
                         net (fo=6, routed)           0.651     9.466    U_Stopwatch/U_Stopwatch_DP/U_Count_Hour0/E[0]
    SLICE_X56Y25         FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_Hour0/counter_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.436    14.777    U_Stopwatch/U_Stopwatch_DP/U_Count_Hour0/CLK
    SLICE_X56Y25         FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_Hour0/counter_reg_reg[0]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X56Y25         FDCE (Setup_fdce_C_CE)      -0.169    14.833    U_Stopwatch/U_Stopwatch_DP/U_Count_Hour0/counter_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                          -9.466    
  -------------------------------------------------------------------
                         slack                                  5.367    

Slack (MET) :             5.367ns  (required time - arrival time)
  Source:                 U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch/U_Stopwatch_DP/U_Count_Hour0/counter_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.391ns  (logic 1.120ns (25.507%)  route 3.271ns (74.493%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.554     5.075    U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/CLK
    SLICE_X56Y22         FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y22         FDCE (Prop_fdce_C_Q)         0.518     5.593 r  U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg_reg[1]/Q
                         net (fo=3, routed)           1.450     7.043    U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/Q[1]
    SLICE_X56Y22         LUT2 (Prop_lut2_I0_O)        0.150     7.193 r  U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg[5]_i_3__0/O
                         net (fo=5, routed)           0.512     7.705    U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg[5]_i_3__0_n_0
    SLICE_X56Y22         LUT6 (Prop_lut6_I4_O)        0.328     8.033 r  U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg[5]_i_3/O
                         net (fo=2, routed)           0.658     8.691    U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg_reg[5]_0
    SLICE_X56Y21         LUT3 (Prop_lut3_I1_O)        0.124     8.815 r  U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg[5]_i_1__5/O
                         net (fo=6, routed)           0.651     9.466    U_Stopwatch/U_Stopwatch_DP/U_Count_Hour0/E[0]
    SLICE_X56Y25         FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_Hour0/counter_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.436    14.777    U_Stopwatch/U_Stopwatch_DP/U_Count_Hour0/CLK
    SLICE_X56Y25         FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_Hour0/counter_reg_reg[1]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X56Y25         FDCE (Setup_fdce_C_CE)      -0.169    14.833    U_Stopwatch/U_Stopwatch_DP/U_Count_Hour0/counter_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                          -9.466    
  -------------------------------------------------------------------
                         slack                                  5.367    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.686%)  route 0.111ns (37.314%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.558     1.441    U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/CLK
    SLICE_X57Y22         FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y22         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg_reg[2]/Q
                         net (fo=6, routed)           0.111     1.693    U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/Q[2]
    SLICE_X56Y22         LUT6 (Prop_lut6_I0_O)        0.045     1.738 r  U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.738    U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg[4]_i_1_n_0
    SLICE_X56Y22         FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.824     1.951    U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/CLK
    SLICE_X56Y22         FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg_reg[4]/C
                         clock pessimism             -0.497     1.454    
    SLICE_X56Y22         FDCE (Hold_fdce_C_D)         0.121     1.575    U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.209ns (74.349%)  route 0.072ns (25.651%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.558     1.441    U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/CLK
    SLICE_X56Y22         FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y22         FDCE (Prop_fdce_C_Q)         0.164     1.605 f  U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg_reg[4]/Q
                         net (fo=6, routed)           0.072     1.677    U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/Q[4]
    SLICE_X57Y22         LUT6 (Prop_lut6_I4_O)        0.045     1.722 r  U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.722    U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg[2]_i_1__0_n_0
    SLICE_X57Y22         FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.824     1.951    U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/CLK
    SLICE_X57Y22         FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg_reg[2]/C
                         clock pessimism             -0.497     1.454    
    SLICE_X57Y22         FDCE (Hold_fdce_C_D)         0.092     1.546    U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.209ns (74.086%)  route 0.073ns (25.914%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.558     1.441    U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/CLK
    SLICE_X56Y22         FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y22         FDCE (Prop_fdce_C_Q)         0.164     1.605 r  U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg_reg[4]/Q
                         net (fo=6, routed)           0.073     1.678    U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/Q[4]
    SLICE_X57Y22         LUT6 (Prop_lut6_I5_O)        0.045     1.723 r  U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg[5]_i_2__1/O
                         net (fo=1, routed)           0.000     1.723    U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg[5]_i_2__1_n_0
    SLICE_X57Y22         FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.824     1.951    U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/CLK
    SLICE_X57Y22         FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg_reg[5]/C
                         clock pessimism             -0.497     1.454    
    SLICE_X57Y22         FDCE (Hold_fdce_C_D)         0.091     1.545    U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 U_Watch/U_watch_DP/U_Count_Hour0/counter_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Watch/U_watch_DP/U_Count_Hour0/counter_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.427%)  route 0.132ns (41.573%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.556     1.439    U_Watch/U_watch_DP/U_Count_Hour0/CLK
    SLICE_X57Y26         FDCE                                         r  U_Watch/U_watch_DP/U_Count_Hour0/counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y26         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  U_Watch/U_watch_DP/U_Count_Hour0/counter_reg_reg[0]/Q
                         net (fo=7, routed)           0.132     1.712    U_Watch/U_watch_DP/U_Count_Hour0/counter_reg_reg[4]_0[0]
    SLICE_X56Y26         LUT5 (Prop_lut5_I3_O)        0.045     1.757 r  U_Watch/U_watch_DP/U_Count_Hour0/counter_reg[2]_i_1__6/O
                         net (fo=1, routed)           0.000     1.757    U_Watch/U_watch_DP/U_Count_Hour0/p_0_in[2]
    SLICE_X56Y26         FDCE                                         r  U_Watch/U_watch_DP/U_Count_Hour0/counter_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.822     1.949    U_Watch/U_watch_DP/U_Count_Hour0/CLK
    SLICE_X56Y26         FDCE                                         r  U_Watch/U_watch_DP/U_Count_Hour0/counter_reg_reg[2]/C
                         clock pessimism             -0.497     1.452    
    SLICE_X56Y26         FDCE (Hold_fdce_C_D)         0.120     1.572    U_Watch/U_watch_DP/U_Count_Hour0/counter_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.412%)  route 0.144ns (43.588%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.558     1.441    U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/CLK
    SLICE_X57Y21         FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y21         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[3]/Q
                         net (fo=6, routed)           0.144     1.726    U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/Q[3]
    SLICE_X56Y21         LUT6 (Prop_lut6_I2_O)        0.045     1.771 r  U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.771    U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg[4]_i_1__0_n_0
    SLICE_X56Y21         FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.825     1.952    U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/CLK
    SLICE_X56Y21         FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[4]/C
                         clock pessimism             -0.498     1.454    
    SLICE_X56Y21         FDCE (Hold_fdce_C_D)         0.120     1.574    U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.746%)  route 0.148ns (44.254%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.558     1.441    U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/CLK
    SLICE_X57Y22         FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y22         FDCE (Prop_fdce_C_Q)         0.141     1.582 f  U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg_reg[5]/Q
                         net (fo=8, routed)           0.148     1.730    U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/Q[5]
    SLICE_X56Y22         LUT6 (Prop_lut6_I3_O)        0.045     1.775 r  U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.775    U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg[3]_i_1_n_0
    SLICE_X56Y22         FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.824     1.951    U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/CLK
    SLICE_X56Y22         FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg_reg[3]/C
                         clock pessimism             -0.497     1.454    
    SLICE_X56Y22         FDCE (Hold_fdce_C_D)         0.121     1.575    U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.736%)  route 0.148ns (44.264%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.558     1.441    U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/CLK
    SLICE_X57Y21         FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y21         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[3]/Q
                         net (fo=6, routed)           0.148     1.730    U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/Q[3]
    SLICE_X56Y21         LUT6 (Prop_lut6_I4_O)        0.045     1.775 r  U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg[5]_i_2__2/O
                         net (fo=1, routed)           0.000     1.775    U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg[5]_i_2__2_n_0
    SLICE_X56Y21         FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.825     1.952    U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/CLK
    SLICE_X56Y21         FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[5]/C
                         clock pessimism             -0.498     1.454    
    SLICE_X56Y21         FDCE (Hold_fdce_C_D)         0.121     1.575    U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 U_Watch/U_watch_CU/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Watch/U_watch_CU/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (48.957%)  route 0.194ns (51.043%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.556     1.439    U_Watch/U_watch_CU/CLK
    SLICE_X55Y27         FDPE                                         r  U_Watch/U_watch_CU/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y27         FDPE (Prop_fdpe_C_Q)         0.141     1.580 r  U_Watch/U_watch_CU/FSM_onehot_state_reg[0]/Q
                         net (fo=4, routed)           0.194     1.774    U_Watch/U_watch_CU/FSM_onehot_state_reg_n_0_[0]
    SLICE_X56Y27         LUT5 (Prop_lut5_I3_O)        0.045     1.819 r  U_Watch/U_watch_CU/FSM_onehot_state[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.819    U_Watch/U_watch_CU/FSM_onehot_state[2]_i_1__0_n_0
    SLICE_X56Y27         FDCE                                         r  U_Watch/U_watch_CU/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.824     1.951    U_Watch/U_watch_CU/CLK
    SLICE_X56Y27         FDCE                                         r  U_Watch/U_watch_CU/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.478     1.473    
    SLICE_X56Y27         FDCE (Hold_fdce_C_D)         0.120     1.593    U_Watch/U_watch_CU/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 U_Watch/U_watch_CU/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Watch/U_watch_CU/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.209ns (59.199%)  route 0.144ns (40.801%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.558     1.441    U_Watch/U_watch_CU/CLK
    SLICE_X56Y27         FDCE                                         r  U_Watch/U_watch_CU/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y27         FDCE (Prop_fdce_C_Q)         0.164     1.605 r  U_Watch/U_watch_CU/FSM_onehot_state_reg[1]/Q
                         net (fo=7, routed)           0.144     1.749    U_Watch/U_watch_CU/Q[0]
    SLICE_X55Y27         LUT6 (Prop_lut6_I4_O)        0.045     1.794 r  U_Watch/U_watch_CU/FSM_onehot_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.794    U_Watch/U_watch_CU/FSM_onehot_state[0]_i_1__0_n_0
    SLICE_X55Y27         FDPE                                         r  U_Watch/U_watch_CU/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.824     1.951    U_Watch/U_watch_CU/CLK
    SLICE_X55Y27         FDPE                                         r  U_Watch/U_watch_CU/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.478     1.473    
    SLICE_X55Y27         FDPE (Hold_fdpe_C_D)         0.092     1.565    U_Watch/U_watch_CU/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 U_Watch/U_watch_CU/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Watch/U_watch_CU/FSM_onehot_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.945%)  route 0.135ns (42.055%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.556     1.439    U_Watch/U_watch_CU/CLK
    SLICE_X55Y27         FDPE                                         r  U_Watch/U_watch_CU/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y27         FDPE (Prop_fdpe_C_Q)         0.141     1.580 r  U_Watch/U_watch_CU/FSM_onehot_state_reg[0]/Q
                         net (fo=4, routed)           0.135     1.715    U_Watch/U_watch_CU/FSM_onehot_state_reg_n_0_[0]
    SLICE_X55Y27         LUT5 (Prop_lut5_I3_O)        0.045     1.760 r  U_Watch/U_watch_CU/FSM_onehot_state[3]_i_2/O
                         net (fo=1, routed)           0.000     1.760    U_Watch/U_watch_CU/FSM_onehot_state[3]_i_2_n_0
    SLICE_X55Y27         FDCE                                         r  U_Watch/U_watch_CU/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.824     1.951    U_Watch/U_watch_CU/CLK
    SLICE_X55Y27         FDCE                                         r  U_Watch/U_watch_CU/FSM_onehot_state_reg[3]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X55Y27         FDCE (Hold_fdce_C_D)         0.091     1.530    U_Watch/U_watch_CU/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.230    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y12   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y14   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y14   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y14   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y15   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y15   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y15   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y15   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y12   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y12   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y12   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y14   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y14   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y14   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y14   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y14   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y14   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y15   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y15   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y12   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y12   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y14   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y14   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y14   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y14   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y14   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y14   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y15   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y15   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[13]/C



