vhdl xil_defaultlib  \
"../../../bd/can_test/ip/can_test_can_0_0/sim/can_test_can_0_0.vhd" \
"../../../bd/can_test/ip/can_test_proc_sys_reset_0_0/sim/can_test_proc_sys_reset_0_0.vhd" \
"../../../bd/can_test/ip/can_test_input_register_can_0_0/sim/can_test_input_register_can_0_0.vhd" \
"../../../bd/can_test/ip/can_test_tx_pulse_generator_0_0/sim/can_test_tx_pulse_generator_0_0.vhd" \
"../../../bd/can_test/ip/can_test_frequency_test_0_0/sim/can_test_frequency_test_0_0.vhd" \
"../../../bd/can_test/ip/can_test_can_1_0/sim/can_test_can_1_0.vhd" \
"../../../bd/can_test/ip/can_test_axi_bram_ctrl_0_0/sim/can_test_axi_bram_ctrl_0_0.vhd" \
"../../../bd/can_test/ip/can_test_input_register_can_1_0/sim/can_test_input_register_can_1_0.vhd" \
"../../../bd/can_test/ipshared/adbe/hdl/Gateway_Logik_v1_0_M00_AXI.vhd" \
"../../../bd/can_test/ipshared/adbe/hdl/Gateway_Logik_v1_0_M01_AXI.vhd" \
"../../../bd/can_test/ipshared/adbe/hdl/Gateway_Logik_v1_0_M02_AXI.vhd" \
"../../../bd/can_test/ipshared/adbe/hdl/Gateway_Logik_v1_0.vhd" \
"../../../bd/can_test/ip/can_test_Gateway_Logik_0_0/sim/can_test_Gateway_Logik_0_0.vhd" \
"../../../bd/can_test/sim/can_test.vhd" \

nosort
