
*** Running vivado
    with args -log cryptoprocessor_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source cryptoprocessor_wrapper.tcl -notrace


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source cryptoprocessor_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jharing/git/2nd/chw2022g3/ip_repo/AXI_Slave8Ports_new_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jharing/git/2nd/chw2022g3/ip_repo/AXI_Slave8Ports_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jharing/git/2nd/chw2022g3/ip_repo/AXIslave_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.1/data/ip'.
WARNING: [filemgmt 20-645] DesignGraph 'sources_1-0-27-cryptoprocessor-9-cryptoprocessor_ComputeCoreWrapper_0_0' already exists.
Command: link_design -top cryptoprocessor_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/jharing/git/2nd/chw2022g3/project_1/project_1.srcs/sources_1/bd/cryptoprocessor/ip/cryptoprocessor_AXI_Slave8Ports_new_0_0_1/cryptoprocessor_AXI_Slave8Ports_new_0_0.dcp' for cell 'cryptoprocessor_i/AXI_Slave8Ports_new_0'
INFO: [Project 1-454] Reading design checkpoint '/home/jharing/git/2nd/chw2022g3/project_1/project_1.srcs/sources_1/bd/cryptoprocessor/ip/cryptoprocessor_ComputeCoreWrapper_0_0/cryptoprocessor_ComputeCoreWrapper_0_0.dcp' for cell 'cryptoprocessor_i/ComputeCoreWrapper_0'
INFO: [Project 1-454] Reading design checkpoint '/home/jharing/git/2nd/chw2022g3/project_1/project_1.srcs/sources_1/bd/cryptoprocessor/ip/cryptoprocessor_processing_system7_0_0_1/cryptoprocessor_processing_system7_0_0.dcp' for cell 'cryptoprocessor_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/jharing/git/2nd/chw2022g3/project_1/project_1.srcs/sources_1/bd/cryptoprocessor/ip/cryptoprocessor_rst_ps7_0_100M_0_1/cryptoprocessor_rst_ps7_0_100M_0.dcp' for cell 'cryptoprocessor_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/jharing/git/2nd/chw2022g3/project_1/project_1.srcs/sources_1/bd/cryptoprocessor/ip/cryptoprocessor_auto_pc_0_1/cryptoprocessor_auto_pc_0.dcp' for cell 'cryptoprocessor_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 866 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/jharing/git/2nd/chw2022g3/project_1/project_1.srcs/sources_1/bd/cryptoprocessor/ip/cryptoprocessor_processing_system7_0_0/cryptoprocessor_processing_system7_0_0.xdc] for cell 'cryptoprocessor_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/jharing/git/2nd/chw2022g3/project_1/project_1.srcs/sources_1/bd/cryptoprocessor/ip/cryptoprocessor_processing_system7_0_0/cryptoprocessor_processing_system7_0_0.xdc] for cell 'cryptoprocessor_i/processing_system7_0/inst'
Parsing XDC File [/home/jharing/git/2nd/chw2022g3/project_1/project_1.srcs/sources_1/bd/cryptoprocessor/ip/cryptoprocessor_rst_ps7_0_100M_0/cryptoprocessor_rst_ps7_0_100M_0_board.xdc] for cell 'cryptoprocessor_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/jharing/git/2nd/chw2022g3/project_1/project_1.srcs/sources_1/bd/cryptoprocessor/ip/cryptoprocessor_rst_ps7_0_100M_0/cryptoprocessor_rst_ps7_0_100M_0_board.xdc] for cell 'cryptoprocessor_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/jharing/git/2nd/chw2022g3/project_1/project_1.srcs/sources_1/bd/cryptoprocessor/ip/cryptoprocessor_rst_ps7_0_100M_0/cryptoprocessor_rst_ps7_0_100M_0.xdc] for cell 'cryptoprocessor_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/jharing/git/2nd/chw2022g3/project_1/project_1.srcs/sources_1/bd/cryptoprocessor/ip/cryptoprocessor_rst_ps7_0_100M_0/cryptoprocessor_rst_ps7_0_100M_0.xdc] for cell 'cryptoprocessor_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/jharing/git/2nd/chw2022g3/project_1/project_1.srcs/sources_1/bd/cryptoprocessor/ip/cryptoprocessor_processing_system7_0_0_1/cryptoprocessor_processing_system7_0_0.xdc] for cell 'cryptoprocessor_i/processing_system7_0/inst'
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/jharing/git/2nd/chw2022g3/project_1/project_1.srcs/sources_1/bd/cryptoprocessor/ip/cryptoprocessor_processing_system7_0_0_1/cryptoprocessor_processing_system7_0_0.xdc:20]
Finished Parsing XDC File [/home/jharing/git/2nd/chw2022g3/project_1/project_1.srcs/sources_1/bd/cryptoprocessor/ip/cryptoprocessor_processing_system7_0_0_1/cryptoprocessor_processing_system7_0_0.xdc] for cell 'cryptoprocessor_i/processing_system7_0/inst'
Parsing XDC File [/home/jharing/git/2nd/chw2022g3/project_1/project_1.srcs/sources_1/bd/cryptoprocessor/ip/cryptoprocessor_rst_ps7_0_100M_0_1/cryptoprocessor_rst_ps7_0_100M_0_board.xdc] for cell 'cryptoprocessor_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/jharing/git/2nd/chw2022g3/project_1/project_1.srcs/sources_1/bd/cryptoprocessor/ip/cryptoprocessor_rst_ps7_0_100M_0_1/cryptoprocessor_rst_ps7_0_100M_0_board.xdc] for cell 'cryptoprocessor_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/jharing/git/2nd/chw2022g3/project_1/project_1.srcs/sources_1/bd/cryptoprocessor/ip/cryptoprocessor_rst_ps7_0_100M_0_1/cryptoprocessor_rst_ps7_0_100M_0.xdc] for cell 'cryptoprocessor_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/jharing/git/2nd/chw2022g3/project_1/project_1.srcs/sources_1/bd/cryptoprocessor/ip/cryptoprocessor_rst_ps7_0_100M_0_1/cryptoprocessor_rst_ps7_0_100M_0.xdc] for cell 'cryptoprocessor_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/jharing/git/2nd/chw2022g3/project_1/project_1.srcs/constrs_1/new/constraints.xdc]
WARNING: [Vivado 12-507] No nets matched 'cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/*/*'. [/home/jharing/git/2nd/chw2022g3/project_1/project_1.srcs/constrs_1/new/constraints.xdc:1]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jharing/git/2nd/chw2022g3/project_1/project_1.srcs/constrs_1/new/constraints.xdc:1]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/*/*/*'. [/home/jharing/git/2nd/chw2022g3/project_1/project_1.srcs/constrs_1/new/constraints.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jharing/git/2nd/chw2022g3/project_1/project_1.srcs/constrs_1/new/constraints.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/jharing/git/2nd/chw2022g3/project_1/project_1.srcs/constrs_1/new/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
WARNING: [filemgmt 20-645] DesignGraph 'sources_1-0-27-cryptoprocessor-(1)-9-cryptoprocessor_ComputeCoreWrapper_0_0' already exists.
WARNING: [filemgmt 20-645] DesignGraph 'sim_1-0-27-cryptoprocessor-9-cryptoprocessor_ComputeCoreWrapper_0_0' already exists.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1947.625 ; gain = 0.000 ; free physical = 16500 ; free virtual = 24865
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 13 instances

17 Infos, 6 Warnings, 2 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 1947.625 ; gain = 384.469 ; free physical = 16500 ; free virtual = 24865
Command: opt_design -directive ExploreArea
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: ExploreArea
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.62 . Memory (MB): peak = 1947.625 ; gain = 0.000 ; free physical = 16488 ; free virtual = 24853

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1b4430db2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2265.066 ; gain = 317.441 ; free physical = 16094 ; free virtual = 24473

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1446f1f45

Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.30 . Memory (MB): peak = 2381.004 ; gain = 0.000 ; free physical = 15988 ; free virtual = 24367
INFO: [Opt 31-389] Phase Retarget created 5 cells and removed 50 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 195a00791

Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2381.004 ; gain = 0.000 ; free physical = 15988 ; free virtual = 24367
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 26 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 10b94c732

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.95 . Memory (MB): peak = 2381.004 ; gain = 0.000 ; free physical = 15986 ; free virtual = 24366
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1455 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 10b94c732

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2381.004 ; gain = 0.000 ; free physical = 15986 ; free virtual = 24366
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 10b94c732

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2381.004 ; gain = 0.000 ; free physical = 15986 ; free virtual = 24365
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 6 Constant propagation | Checksum: 10b94c732

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2381.004 ; gain = 0.000 ; free physical = 15986 ; free virtual = 24365
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 7 Sweep
Phase 7 Sweep | Checksum: 11c867d7b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2381.004 ; gain = 0.000 ; free physical = 15993 ; free virtual = 24373
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 8 Resynthesis
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-74] Optimized 8 modules.
INFO: [Opt 31-75] Optimized module 'cryptoprocessor_ComputeCoreWrapper_0_0_ComputeCore'.
INFO: [Opt 31-75] Optimized module 'cryptoprocessor_ComputeCoreWrapper_0_0_ccm_scaled_adder__parameterized4'.
INFO: [Opt 31-75] Optimized module 'cryptoprocessor_ComputeCoreWrapper_0_0_ccm_scaled_adder__parameterized4_8'.
INFO: [Opt 31-75] Optimized module 'cryptoprocessor_auto_pc_0__axi_protocol_converter_v2_1_19_b2s_incr_cmd'.
INFO: [Opt 31-75] Optimized module 'cryptoprocessor_auto_pc_0__axi_protocol_converter_v2_1_19_b2s_incr_cmd_2'.
INFO: [Opt 31-75] Optimized module 'cryptoprocessor_auto_pc_0__axi_protocol_converter_v2_1_19_b2s_rd_cmd_fsm'.
INFO: [Opt 31-75] Optimized module 'cryptoprocessor_auto_pc_0__axi_protocol_converter_v2_1_19_b2s_wrap_cmd'.
INFO: [Opt 31-75] Optimized module 'cryptoprocessor_auto_pc_0__axi_protocol_converter_v2_1_19_b2s_wrap_cmd_3'.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 8 Resynthesis | Checksum: 1cd090722

Time (s): cpu = 00:00:33 ; elapsed = 00:00:09 . Memory (MB): peak = 2415.703 ; gain = 34.699 ; free physical = 15972 ; free virtual = 24353
INFO: [Opt 31-389] Phase Resynthesis created 309 cells and removed 322 cells

Phase 9 Post Processing Netlist
Phase 9 Post Processing Netlist | Checksum: 1cd090722

Time (s): cpu = 00:00:33 ; elapsed = 00:00:09 . Memory (MB): peak = 2415.703 ; gain = 34.699 ; free physical = 15972 ; free virtual = 24352
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               5  |              50  |                                              0  |
|  Constant propagation         |               0  |              26  |                                              0  |
|  Sweep                        |               0  |            1455  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  Resynthesis                  |             309  |             322  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2415.703 ; gain = 0.000 ; free physical = 15972 ; free virtual = 24353
Ending Logic Optimization Task | Checksum: 2177d4abd

Time (s): cpu = 00:00:33 ; elapsed = 00:00:09 . Memory (MB): peak = 2415.703 ; gain = 34.699 ; free physical = 15972 ; free virtual = 24352

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.730 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 4 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 8
Ending PowerOpt Patch Enables Task | Checksum: 2177d4abd

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2597.582 ; gain = 0.000 ; free physical = 15964 ; free virtual = 24347
Ending Power Optimization Task | Checksum: 2177d4abd

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2597.582 ; gain = 181.879 ; free physical = 15973 ; free virtual = 24356

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2177d4abd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2597.582 ; gain = 0.000 ; free physical = 15973 ; free virtual = 24356

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2597.582 ; gain = 0.000 ; free physical = 15973 ; free virtual = 24356
Ending Netlist Obfuscation Task | Checksum: 2177d4abd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2597.582 ; gain = 0.000 ; free physical = 15973 ; free virtual = 24356
INFO: [Common 17-83] Releasing license: Implementation
57 Infos, 6 Warnings, 2 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:16 . Memory (MB): peak = 2597.582 ; gain = 649.957 ; free physical = 15973 ; free virtual = 24356
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2597.582 ; gain = 0.000 ; free physical = 15973 ; free virtual = 24356
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2597.582 ; gain = 0.000 ; free physical = 15970 ; free virtual = 24356
INFO: [Common 17-1381] The checkpoint '/home/jharing/git/2nd/chw2022g3/project_1/project_1.runs/impl_3/cryptoprocessor_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file cryptoprocessor_wrapper_drc_opted.rpt -pb cryptoprocessor_wrapper_drc_opted.pb -rpx cryptoprocessor_wrapper_drc_opted.rpx
Command: report_drc -file cryptoprocessor_wrapper_drc_opted.rpt -pb cryptoprocessor_wrapper_drc_opted.pb -rpx cryptoprocessor_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/jharing/git/2nd/chw2022g3/project_1/project_1.runs/impl_3/cryptoprocessor_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'Explore' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2677.621 ; gain = 0.000 ; free physical = 15950 ; free virtual = 24337
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 123bdfbfc

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2677.621 ; gain = 0.000 ; free physical = 15950 ; free virtual = 24337
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2677.621 ; gain = 0.000 ; free physical = 15951 ; free virtual = 24337

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: a23b441c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.97 . Memory (MB): peak = 2677.621 ; gain = 0.000 ; free physical = 15940 ; free virtual = 24327

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 12da85e7d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2677.621 ; gain = 0.000 ; free physical = 15929 ; free virtual = 24317

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 12da85e7d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2677.621 ; gain = 0.000 ; free physical = 15929 ; free virtual = 24317
Phase 1 Placer Initialization | Checksum: 12da85e7d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2677.621 ; gain = 0.000 ; free physical = 15929 ; free virtual = 24317

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1957c8b22

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2677.621 ; gain = 0.000 ; free physical = 15909 ; free virtual = 24294

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2677.621 ; gain = 0.000 ; free physical = 15895 ; free virtual = 24281

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 13d2deb17

Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 2677.621 ; gain = 0.000 ; free physical = 15894 ; free virtual = 24281
Phase 2.2 Global Placement Core | Checksum: 19e32edf5

Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 2677.621 ; gain = 0.000 ; free physical = 15893 ; free virtual = 24280
Phase 2 Global Placement | Checksum: 19e32edf5

Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 2677.621 ; gain = 0.000 ; free physical = 15893 ; free virtual = 24280

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: bd86c3da

Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 2677.621 ; gain = 0.000 ; free physical = 15892 ; free virtual = 24279

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 23626a32b

Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 2677.621 ; gain = 0.000 ; free physical = 15893 ; free virtual = 24280

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1a8248720

Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 2677.621 ; gain = 0.000 ; free physical = 15893 ; free virtual = 24280

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 21f5f10fb

Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 2677.621 ; gain = 0.000 ; free physical = 15893 ; free virtual = 24280

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1bbe5e8f2

Time (s): cpu = 00:00:19 ; elapsed = 00:00:07 . Memory (MB): peak = 2677.621 ; gain = 0.000 ; free physical = 15880 ; free virtual = 24268

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 14b480667

Time (s): cpu = 00:00:19 ; elapsed = 00:00:07 . Memory (MB): peak = 2677.621 ; gain = 0.000 ; free physical = 15882 ; free virtual = 24270

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 16b8ff2c3

Time (s): cpu = 00:00:19 ; elapsed = 00:00:07 . Memory (MB): peak = 2677.621 ; gain = 0.000 ; free physical = 15882 ; free virtual = 24270
Phase 3 Detail Placement | Checksum: 16b8ff2c3

Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 2677.621 ; gain = 0.000 ; free physical = 15882 ; free virtual = 24270

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2334183ca

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 2334183ca

Time (s): cpu = 00:00:21 ; elapsed = 00:00:08 . Memory (MB): peak = 2677.621 ; gain = 0.000 ; free physical = 15884 ; free virtual = 24271
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.104. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 258bd401e

Time (s): cpu = 00:00:22 ; elapsed = 00:00:08 . Memory (MB): peak = 2677.621 ; gain = 0.000 ; free physical = 15883 ; free virtual = 24271
Phase 4.1 Post Commit Optimization | Checksum: 258bd401e

Time (s): cpu = 00:00:22 ; elapsed = 00:00:08 . Memory (MB): peak = 2677.621 ; gain = 0.000 ; free physical = 15883 ; free virtual = 24271

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 258bd401e

Time (s): cpu = 00:00:22 ; elapsed = 00:00:08 . Memory (MB): peak = 2677.621 ; gain = 0.000 ; free physical = 15885 ; free virtual = 24272

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 258bd401e

Time (s): cpu = 00:00:22 ; elapsed = 00:00:08 . Memory (MB): peak = 2677.621 ; gain = 0.000 ; free physical = 15885 ; free virtual = 24272

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2677.621 ; gain = 0.000 ; free physical = 15885 ; free virtual = 24273
Phase 4.4 Final Placement Cleanup | Checksum: 1a8c3f8b1

Time (s): cpu = 00:00:22 ; elapsed = 00:00:09 . Memory (MB): peak = 2677.621 ; gain = 0.000 ; free physical = 15885 ; free virtual = 24273
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1a8c3f8b1

Time (s): cpu = 00:00:22 ; elapsed = 00:00:09 . Memory (MB): peak = 2677.621 ; gain = 0.000 ; free physical = 15885 ; free virtual = 24273
Ending Placer Task | Checksum: b5570bfd

Time (s): cpu = 00:00:22 ; elapsed = 00:00:09 . Memory (MB): peak = 2677.621 ; gain = 0.000 ; free physical = 15885 ; free virtual = 24273
INFO: [Common 17-83] Releasing license: Implementation
85 Infos, 6 Warnings, 2 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:09 . Memory (MB): peak = 2677.621 ; gain = 0.000 ; free physical = 15903 ; free virtual = 24291
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2677.621 ; gain = 0.000 ; free physical = 15903 ; free virtual = 24290
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2677.621 ; gain = 0.000 ; free physical = 15874 ; free virtual = 24278
INFO: [Common 17-1381] The checkpoint '/home/jharing/git/2nd/chw2022g3/project_1/project_1.runs/impl_3/cryptoprocessor_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file cryptoprocessor_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2677.621 ; gain = 0.000 ; free physical = 15897 ; free virtual = 24288
INFO: [runtcl-4] Executing : report_utilization -file cryptoprocessor_wrapper_utilization_placed.rpt -pb cryptoprocessor_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file cryptoprocessor_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2677.621 ; gain = 0.000 ; free physical = 15899 ; free virtual = 24291
Command: route_design -directive AggressiveExplore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'AggressiveExplore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: b278ad3e ConstDB: 0 ShapeSum: 2de5ebf RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1751cd545

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2677.621 ; gain = 0.000 ; free physical = 15775 ; free virtual = 24167
Post Restoration Checksum: NetGraph: f1cf14eb NumContArr: 834dc05a Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1751cd545

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2677.621 ; gain = 0.000 ; free physical = 15755 ; free virtual = 24147

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1751cd545

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2677.621 ; gain = 0.000 ; free physical = 15719 ; free virtual = 24112

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1751cd545

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2677.621 ; gain = 0.000 ; free physical = 15719 ; free virtual = 24112
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: eee962b6

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 2677.621 ; gain = 0.000 ; free physical = 15703 ; free virtual = 24097
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.096  | TNS=0.000  | WHS=-0.153 | THS=-69.892|

Phase 2 Router Initialization | Checksum: d4a5b88c

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 2677.621 ; gain = 0.000 ; free physical = 15709 ; free virtual = 24103

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 9381
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 9381
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1e677aa55

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 2677.621 ; gain = 0.000 ; free physical = 15703 ; free virtual = 24097

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 930
 Number of Nodes with overlaps = 55
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.961  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 18aef18a2

Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 2677.621 ; gain = 0.000 ; free physical = 15701 ; free virtual = 24094

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.961  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1d29b51bf

Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 2677.621 ; gain = 0.000 ; free physical = 15700 ; free virtual = 24094
Phase 4 Rip-up And Reroute | Checksum: 1d29b51bf

Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 2677.621 ; gain = 0.000 ; free physical = 15700 ; free virtual = 24094

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1d29b51bf

Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 2677.621 ; gain = 0.000 ; free physical = 15700 ; free virtual = 24094

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1d29b51bf

Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 2677.621 ; gain = 0.000 ; free physical = 15700 ; free virtual = 24094
Phase 5 Delay and Skew Optimization | Checksum: 1d29b51bf

Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 2677.621 ; gain = 0.000 ; free physical = 15700 ; free virtual = 24094

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 10a45d6d4

Time (s): cpu = 00:00:24 ; elapsed = 00:00:13 . Memory (MB): peak = 2677.621 ; gain = 0.000 ; free physical = 15700 ; free virtual = 24094
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.076  | TNS=0.000  | WHS=0.042  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: f3effd61

Time (s): cpu = 00:00:24 ; elapsed = 00:00:13 . Memory (MB): peak = 2677.621 ; gain = 0.000 ; free physical = 15700 ; free virtual = 24094
Phase 6 Post Hold Fix | Checksum: f3effd61

Time (s): cpu = 00:00:24 ; elapsed = 00:00:13 . Memory (MB): peak = 2677.621 ; gain = 0.000 ; free physical = 15700 ; free virtual = 24094

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.4899 %
  Global Horizontal Routing Utilization  = 1.77806 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 18475886e

Time (s): cpu = 00:00:24 ; elapsed = 00:00:13 . Memory (MB): peak = 2677.621 ; gain = 0.000 ; free physical = 15700 ; free virtual = 24094

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 18475886e

Time (s): cpu = 00:00:24 ; elapsed = 00:00:13 . Memory (MB): peak = 2677.621 ; gain = 0.000 ; free physical = 15660 ; free virtual = 24053

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 26113f65a

Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 2677.621 ; gain = 0.000 ; free physical = 15627 ; free virtual = 24021

Phase 10 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=1.080  | TNS=0.000  | WHS=0.044  | THS=0.000  |

INFO: [Route 35-61] The design met the timing requirement.
Phase 10 Post Router Timing | Checksum: 2ba97e6fd

Time (s): cpu = 00:00:27 ; elapsed = 00:00:14 . Memory (MB): peak = 2677.621 ; gain = 0.000 ; free physical = 15643 ; free virtual = 24036
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:27 ; elapsed = 00:00:14 . Memory (MB): peak = 2677.621 ; gain = 0.000 ; free physical = 15746 ; free virtual = 24139

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
104 Infos, 6 Warnings, 2 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:15 . Memory (MB): peak = 2677.621 ; gain = 0.000 ; free physical = 15746 ; free virtual = 24140
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2677.621 ; gain = 0.000 ; free physical = 15746 ; free virtual = 24139
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2677.621 ; gain = 0.000 ; free physical = 15717 ; free virtual = 24131
INFO: [Common 17-1381] The checkpoint '/home/jharing/git/2nd/chw2022g3/project_1/project_1.runs/impl_3/cryptoprocessor_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file cryptoprocessor_wrapper_drc_routed.rpt -pb cryptoprocessor_wrapper_drc_routed.pb -rpx cryptoprocessor_wrapper_drc_routed.rpx
Command: report_drc -file cryptoprocessor_wrapper_drc_routed.rpt -pb cryptoprocessor_wrapper_drc_routed.pb -rpx cryptoprocessor_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/jharing/git/2nd/chw2022g3/project_1/project_1.runs/impl_3/cryptoprocessor_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file cryptoprocessor_wrapper_methodology_drc_routed.rpt -pb cryptoprocessor_wrapper_methodology_drc_routed.pb -rpx cryptoprocessor_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file cryptoprocessor_wrapper_methodology_drc_routed.rpt -pb cryptoprocessor_wrapper_methodology_drc_routed.pb -rpx cryptoprocessor_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/jharing/git/2nd/chw2022g3/project_1/project_1.runs/impl_3/cryptoprocessor_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file cryptoprocessor_wrapper_power_routed.rpt -pb cryptoprocessor_wrapper_power_summary_routed.pb -rpx cryptoprocessor_wrapper_power_routed.rpx
Command: report_power -file cryptoprocessor_wrapper_power_routed.rpt -pb cryptoprocessor_wrapper_power_summary_routed.pb -rpx cryptoprocessor_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
116 Infos, 7 Warnings, 2 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file cryptoprocessor_wrapper_route_status.rpt -pb cryptoprocessor_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file cryptoprocessor_wrapper_timing_summary_routed.rpt -pb cryptoprocessor_wrapper_timing_summary_routed.pb -rpx cryptoprocessor_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file cryptoprocessor_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file cryptoprocessor_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file cryptoprocessor_wrapper_bus_skew_routed.rpt -pb cryptoprocessor_wrapper_bus_skew_routed.pb -rpx cryptoprocessor_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force cryptoprocessor_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/polymult/butterfly/Mult/MUL_64/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/polymult/butterfly/Mult/MUL_64/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/polymult/butterfly/Mult/MUL_64/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/polymult/butterfly/Mult/MUL_64/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/polymult/butterfly/Mult/MUL_64/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/polymult/butterfly/Mult/MUL_64/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/polymult/butterfly/Mult/MUL_64/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1 output cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/polymult/butterfly/Mult/MUL_64/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/polymult/butterfly/Mult/MUL_64/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/polymult/butterfly/Mult/MUL_64/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/polymult/butterfly/Mult/MUL_64/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/polymult/butterfly/Mult/MUL_64/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/polymult/butterfly/Mult/MUL_64/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[3].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/polymult/butterfly/Mult/MUL_64/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[3].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/polymult/butterfly/Mult/MUL_64/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/polymult/butterfly/Mult/MUL_64/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/polymult/butterfly/Mult/MUL_64/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[3].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/polymult/butterfly/Mult/MUL_64/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[3].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 9 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./cryptoprocessor_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/jharing/git/2nd/chw2022g3/project_1/project_1.runs/impl_3/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Fri Dec 16 11:31:02 2022. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
136 Infos, 16 Warnings, 2 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2939.512 ; gain = 153.316 ; free physical = 15753 ; free virtual = 24171
INFO: [Common 17-206] Exiting Vivado at Fri Dec 16 11:31:02 2022...
