  parameter DATA_SIZE = 32;
module i_bit_reversal(
	input  [DATA_SIZE - 1 : 0] data_in,
	input [DATA_SIZE - 1 : 0] data_out,
	input  [1 : 0] rev_type,
	input DEFAULT_CLOCK,
	input DEFAULT_RESET,
input [DATA_SIZE - 1 : 0] data_reversed[0 : 3]
);

assert property(@(posedge DEFAULT_CLOCK) (data_in == data_out) |-> (rev_type == 2'b00));assert property(@(posedge DEFAULT_CLOCK) 
(data_out == {data_in[7:0], data_in[15:8], data_in[23:16], data_in[31:24]}) |-> (rev_type == 2'b01));assert property(@(posedge DEFAULT_CLOCK) 
(data_out == {data_in[15:0], data_in[31:16]}) |-> (rev_type == 2'b10));assert property(@(posedge DEFAULT_CLOCK) 
(data_out == data_in) |-> (rev_type == 2'b11));assert property(@(posedge DEFAULT_CLOCK) 
(data_out == data_in) |-> (rev_type == 2'b00));assert property(@(posedge DEFAULT_CLOCK) 
(data_out == {data_in[7:0], data_in[15:8], data_in[23:16], data_in[31:24]}) |-> (rev_type == 2'b01));assert property(@(posedge DEFAULT_CLOCK) 
(data_out == {data_in[15:0], data_in[31:16]}) |-> (rev_type == 2'b10));assert property(@(posedge DEFAULT_CLOCK) 
(data_out == {data_in[31:24], data_in[23:16], data_in[15:8], data_in[7:0]}) |-> (rev_type == 2'b11));
endmodule