Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Apr 24 10:42:12 2024
| Host         : DESKTOP-QDP555V running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Procesor_timing_summary_routed.rpt -pb Procesor_timing_summary_routed.pb -rpx Procesor_timing_summary_routed.rpx -warn_on_violation
| Design       : Procesor
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: C3/OUTPC_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: C3/OUTPC_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: C3/OUTPC_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: C3/OUTPC_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: C3/OUTPC_reg[6]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.760        0.000                      0                  836        0.170        0.000                      0                  836        3.750        0.000                       0                   199  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.760        0.000                      0                  805        0.170        0.000                      0                  805        3.750        0.000                       0                   199  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              6.611        0.000                      0                   31        0.721        0.000                      0                   31  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.760ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.170ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.760ns  (required time - arrival time)
  Source:                 C3/OUTPC_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C4/REG/RegFile_reg_r1_0_31_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.905ns  (logic 2.954ns (33.174%)  route 5.951ns (66.826%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT3=2 LUT5=2 MUXF7=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.716     5.319    C3/clk_IBUF_BUFG
    SLICE_X3Y82          FDCE                                         r  C3/OUTPC_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDCE (Prop_fdce_C_Q)         0.456     5.775 r  C3/OUTPC_reg[3]/Q
                         net (fo=33, routed)          0.873     6.648    C3/ADDR[1]
    SLICE_X3Y81          LUT5 (Prop_lut5_I1_O)        0.124     6.772 r  C3/RegFile_reg_r2_0_31_0_5_i_2/O
                         net (fo=37, routed)          0.847     7.618    C4/REG/RegFile_reg_r2_0_31_0_5/ADDRB1
    SLICE_X6Y81          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152     7.770 r  C4/REG/RegFile_reg_r2_0_31_0_5/RAMB/O
                         net (fo=3, routed)           0.426     8.196    C3/RD2[2]
    SLICE_X7Y81          LUT3 (Prop_lut3_I2_O)        0.348     8.544 r  C3/i__carry_i_6/O
                         net (fo=6, routed)           0.715     9.259    C4/REG/ALURes0_carry__0[1]
    SLICE_X8Y83          LUT2 (Prop_lut2_I1_O)        0.124     9.383 r  C4/REG/i__carry_i_2/O
                         net (fo=1, routed)           0.000     9.383    C6/RegFile_reg_r1_0_31_0_5_i_16[2]
    SLICE_X8Y83          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.763 r  C6/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.763    C6/plusOp_inferred__0/i__carry_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.982 r  C6/plusOp_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.527    10.509    C3/data0[3]
    SLICE_X7Y83          LUT5 (Prop_lut5_I4_O)        0.295    10.804 r  C3/RAM_reg_0_63_0_0_i_13/O
                         net (fo=1, routed)           0.000    10.804    C3/RAM_reg_0_63_0_0_i_13_n_0
    SLICE_X7Y83          MUXF7 (Prop_muxf7_I0_O)      0.212    11.016 r  C3/RAM_reg_0_63_0_0_i_4/O
                         net (fo=34, routed)          1.233    12.249    C7/RAM_reg_0_63_8_8/A2
    SLICE_X10Y84         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.520    12.769 r  C7/RAM_reg_0_63_8_8/SP/O
                         net (fo=2, routed)           0.782    13.551    C7/MemData[8]
    SLICE_X11Y91         LUT3 (Prop_lut3_I0_O)        0.124    13.675 r  C7/RegFile_reg_r1_0_31_6_11_i_4/O
                         net (fo=2, routed)           0.548    14.224    C4/REG/RegFile_reg_r1_0_31_6_11/DIB0
    SLICE_X10Y86         RAMD32                                       r  C4/REG/RegFile_reg_r1_0_31_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.522    14.945    C4/REG/RegFile_reg_r1_0_31_6_11/WCLK
    SLICE_X10Y86         RAMD32                                       r  C4/REG/RegFile_reg_r1_0_31_6_11/RAMB/CLK
                         clock pessimism              0.259    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X10Y86         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    14.983    C4/REG/RegFile_reg_r1_0_31_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         14.983    
                         arrival time                         -14.224    
  -------------------------------------------------------------------
                         slack                                  0.760    

Slack (MET) :             0.797ns  (required time - arrival time)
  Source:                 C3/OUTPC_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C4/REG/RegFile_reg_r2_0_31_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.796ns  (logic 2.956ns (33.608%)  route 5.840ns (66.392%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT3=2 LUT5=2 MUXF7=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 14.946 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.716     5.319    C3/clk_IBUF_BUFG
    SLICE_X3Y82          FDCE                                         r  C3/OUTPC_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDCE (Prop_fdce_C_Q)         0.456     5.775 r  C3/OUTPC_reg[3]/Q
                         net (fo=33, routed)          0.873     6.648    C3/ADDR[1]
    SLICE_X3Y81          LUT5 (Prop_lut5_I1_O)        0.124     6.772 r  C3/RegFile_reg_r2_0_31_0_5_i_2/O
                         net (fo=37, routed)          0.847     7.618    C4/REG/RegFile_reg_r2_0_31_0_5/ADDRB1
    SLICE_X6Y81          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152     7.770 r  C4/REG/RegFile_reg_r2_0_31_0_5/RAMB/O
                         net (fo=3, routed)           0.426     8.196    C3/RD2[2]
    SLICE_X7Y81          LUT3 (Prop_lut3_I2_O)        0.348     8.544 r  C3/i__carry_i_6/O
                         net (fo=6, routed)           0.715     9.259    C4/REG/ALURes0_carry__0[1]
    SLICE_X8Y83          LUT2 (Prop_lut2_I1_O)        0.124     9.383 r  C4/REG/i__carry_i_2/O
                         net (fo=1, routed)           0.000     9.383    C6/RegFile_reg_r1_0_31_0_5_i_16[2]
    SLICE_X8Y83          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.763 r  C6/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.763    C6/plusOp_inferred__0/i__carry_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.982 r  C6/plusOp_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.527    10.509    C3/data0[3]
    SLICE_X7Y83          LUT5 (Prop_lut5_I4_O)        0.295    10.804 r  C3/RAM_reg_0_63_0_0_i_13/O
                         net (fo=1, routed)           0.000    10.804    C3/RAM_reg_0_63_0_0_i_13_n_0
    SLICE_X7Y83          MUXF7 (Prop_muxf7_I0_O)      0.212    11.016 r  C3/RAM_reg_0_63_0_0_i_4/O
                         net (fo=34, routed)          1.233    12.249    C7/RAM_reg_0_63_7_7/A2
    SLICE_X10Y84         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.522    12.771 r  C7/RAM_reg_0_63_7_7/SP/O
                         net (fo=2, routed)           0.676    13.447    C7/MemData[7]
    SLICE_X9Y84          LUT3 (Prop_lut3_I0_O)        0.124    13.571 r  C7/RegFile_reg_r1_0_31_6_11_i_1/O
                         net (fo=2, routed)           0.543    14.115    C4/REG/RegFile_reg_r2_0_31_6_11/DIA1
    SLICE_X8Y91          RAMD32                                       r  C4/REG/RegFile_reg_r2_0_31_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.523    14.946    C4/REG/RegFile_reg_r2_0_31_6_11/WCLK
    SLICE_X8Y91          RAMD32                                       r  C4/REG/RegFile_reg_r2_0_31_6_11/RAMA_D1/CLK
                         clock pessimism              0.259    15.205    
                         clock uncertainty           -0.035    15.169    
    SLICE_X8Y91          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.911    C4/REG/RegFile_reg_r2_0_31_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.911    
                         arrival time                         -14.115    
  -------------------------------------------------------------------
                         slack                                  0.797    

Slack (MET) :             0.806ns  (required time - arrival time)
  Source:                 C3/OUTPC_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C4/REG/RegFile_reg_r2_0_31_18_23/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.786ns  (logic 2.658ns (30.249%)  route 6.128ns (69.751%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT3=2 LUT5=2 MUXF7=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 14.946 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.716     5.319    C3/clk_IBUF_BUFG
    SLICE_X3Y82          FDCE                                         r  C3/OUTPC_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDCE (Prop_fdce_C_Q)         0.456     5.775 r  C3/OUTPC_reg[3]/Q
                         net (fo=33, routed)          0.873     6.648    C3/ADDR[1]
    SLICE_X3Y81          LUT5 (Prop_lut5_I1_O)        0.124     6.772 r  C3/RegFile_reg_r2_0_31_0_5_i_2/O
                         net (fo=37, routed)          0.855     7.626    C4/REG/RegFile_reg_r2_0_31_0_5/ADDRA1
    SLICE_X6Y81          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     7.772 r  C4/REG/RegFile_reg_r2_0_31_0_5/RAMA/O
                         net (fo=3, routed)           0.313     8.085    C3/RD2[0]
    SLICE_X7Y82          LUT3 (Prop_lut3_I2_O)        0.328     8.413 r  C3/i__carry_i_7/O
                         net (fo=6, routed)           0.672     9.086    C4/REG/ALURes0_carry__0[0]
    SLICE_X8Y83          LUT2 (Prop_lut2_I1_O)        0.124     9.210 r  C4/REG/i__carry_i_4/O
                         net (fo=1, routed)           0.000     9.210    C6/RegFile_reg_r1_0_31_0_5_i_16[0]
    SLICE_X8Y83          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     9.754 r  C6/plusOp_inferred__0/i__carry/O[2]
                         net (fo=1, routed)           0.652    10.406    C3/data0[1]
    SLICE_X5Y84          LUT5 (Prop_lut5_I4_O)        0.301    10.707 r  C3/RAM_reg_0_63_0_0_i_9/O
                         net (fo=1, routed)           0.000    10.707    C3/RAM_reg_0_63_0_0_i_9_n_0
    SLICE_X5Y84          MUXF7 (Prop_muxf7_I0_O)      0.212    10.919 r  C3/RAM_reg_0_63_0_0_i_2/O
                         net (fo=34, routed)          1.521    12.440    C7/RAM_reg_0_63_19_19/A0
    SLICE_X8Y82          RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.299    12.739 r  C7/RAM_reg_0_63_19_19/SP/O
                         net (fo=2, routed)           0.705    13.444    C7/MemData[19]
    SLICE_X9Y87          LUT3 (Prop_lut3_I0_O)        0.124    13.568 r  C7/RegFile_reg_r1_0_31_18_23_i_1/O
                         net (fo=2, routed)           0.537    14.105    C4/REG/RegFile_reg_r2_0_31_18_23/DIA1
    SLICE_X10Y87         RAMD32                                       r  C4/REG/RegFile_reg_r2_0_31_18_23/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.523    14.946    C4/REG/RegFile_reg_r2_0_31_18_23/WCLK
    SLICE_X10Y87         RAMD32                                       r  C4/REG/RegFile_reg_r2_0_31_18_23/RAMA_D1/CLK
                         clock pessimism              0.259    15.205    
                         clock uncertainty           -0.035    15.169    
    SLICE_X10Y87         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.911    C4/REG/RegFile_reg_r2_0_31_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.911    
                         arrival time                         -14.105    
  -------------------------------------------------------------------
                         slack                                  0.806    

Slack (MET) :             0.814ns  (required time - arrival time)
  Source:                 C3/OUTPC_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C4/REG/RegFile_reg_r2_0_31_12_17/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.865ns  (logic 2.658ns (29.984%)  route 6.207ns (70.016%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT3=2 LUT5=2 MUXF7=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.716     5.319    C3/clk_IBUF_BUFG
    SLICE_X3Y82          FDCE                                         r  C3/OUTPC_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDCE (Prop_fdce_C_Q)         0.456     5.775 r  C3/OUTPC_reg[3]/Q
                         net (fo=33, routed)          0.873     6.648    C3/ADDR[1]
    SLICE_X3Y81          LUT5 (Prop_lut5_I1_O)        0.124     6.772 r  C3/RegFile_reg_r2_0_31_0_5_i_2/O
                         net (fo=37, routed)          0.855     7.626    C4/REG/RegFile_reg_r2_0_31_0_5/ADDRA1
    SLICE_X6Y81          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     7.772 r  C4/REG/RegFile_reg_r2_0_31_0_5/RAMA/O
                         net (fo=3, routed)           0.313     8.085    C3/RD2[0]
    SLICE_X7Y82          LUT3 (Prop_lut3_I2_O)        0.328     8.413 r  C3/i__carry_i_7/O
                         net (fo=6, routed)           0.672     9.086    C4/REG/ALURes0_carry__0[0]
    SLICE_X8Y83          LUT2 (Prop_lut2_I1_O)        0.124     9.210 r  C4/REG/i__carry_i_4/O
                         net (fo=1, routed)           0.000     9.210    C6/RegFile_reg_r1_0_31_0_5_i_16[0]
    SLICE_X8Y83          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     9.754 r  C6/plusOp_inferred__0/i__carry/O[2]
                         net (fo=1, routed)           0.652    10.406    C3/data0[1]
    SLICE_X5Y84          LUT5 (Prop_lut5_I4_O)        0.301    10.707 r  C3/RAM_reg_0_63_0_0_i_9/O
                         net (fo=1, routed)           0.000    10.707    C3/RAM_reg_0_63_0_0_i_9_n_0
    SLICE_X5Y84          MUXF7 (Prop_muxf7_I0_O)      0.212    10.919 r  C3/RAM_reg_0_63_0_0_i_2/O
                         net (fo=34, routed)          1.521    12.440    C7/RAM_reg_0_63_17_17/A0
    SLICE_X8Y82          RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.299    12.739 r  C7/RAM_reg_0_63_17_17/SP/O
                         net (fo=2, routed)           0.514    13.253    C7/MemData[17]
    SLICE_X9Y82          LUT3 (Prop_lut3_I0_O)        0.124    13.377 r  C7/RegFile_reg_r1_0_31_12_17_i_5/O
                         net (fo=2, routed)           0.806    14.183    C4/REG/RegFile_reg_r2_0_31_12_17/DIC1
    SLICE_X6Y88          RAMD32                                       r  C4/REG/RegFile_reg_r2_0_31_12_17/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.600    15.023    C4/REG/RegFile_reg_r2_0_31_12_17/WCLK
    SLICE_X6Y88          RAMD32                                       r  C4/REG/RegFile_reg_r2_0_31_12_17/RAMC_D1/CLK
                         clock pessimism              0.259    15.282    
                         clock uncertainty           -0.035    15.246    
    SLICE_X6Y88          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.997    C4/REG/RegFile_reg_r2_0_31_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.997    
                         arrival time                         -14.183    
  -------------------------------------------------------------------
                         slack                                  0.814    

Slack (MET) :             0.816ns  (required time - arrival time)
  Source:                 C3/OUTPC_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C4/REG/RegFile_reg_r1_0_31_24_29/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.863ns  (logic 2.791ns (31.495%)  route 6.072ns (68.505%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT3=2 LUT5=2 MUXF7=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.716     5.319    C3/clk_IBUF_BUFG
    SLICE_X3Y82          FDCE                                         r  C3/OUTPC_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDCE (Prop_fdce_C_Q)         0.456     5.775 r  C3/OUTPC_reg[3]/Q
                         net (fo=33, routed)          0.873     6.648    C3/ADDR[1]
    SLICE_X3Y81          LUT5 (Prop_lut5_I1_O)        0.124     6.772 r  C3/RegFile_reg_r2_0_31_0_5_i_2/O
                         net (fo=37, routed)          0.847     7.618    C4/REG/RegFile_reg_r2_0_31_0_5/ADDRB1
    SLICE_X6Y81          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152     7.770 r  C4/REG/RegFile_reg_r2_0_31_0_5/RAMB/O
                         net (fo=3, routed)           0.426     8.196    C3/RD2[2]
    SLICE_X7Y81          LUT3 (Prop_lut3_I2_O)        0.348     8.544 r  C3/i__carry_i_6/O
                         net (fo=6, routed)           0.715     9.259    C4/REG/ALURes0_carry__0[1]
    SLICE_X8Y83          LUT2 (Prop_lut2_I1_O)        0.124     9.383 r  C4/REG/i__carry_i_2/O
                         net (fo=1, routed)           0.000     9.383    C6/RegFile_reg_r1_0_31_0_5_i_16[2]
    SLICE_X8Y83          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.763 r  C6/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.763    C6/plusOp_inferred__0/i__carry_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.982 r  C6/plusOp_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.527    10.509    C3/data0[3]
    SLICE_X7Y83          LUT5 (Prop_lut5_I4_O)        0.295    10.804 r  C3/RAM_reg_0_63_0_0_i_13/O
                         net (fo=1, routed)           0.000    10.804    C3/RAM_reg_0_63_0_0_i_13_n_0
    SLICE_X7Y83          MUXF7 (Prop_muxf7_I0_O)      0.212    11.016 r  C3/RAM_reg_0_63_0_0_i_4/O
                         net (fo=34, routed)          1.188    12.204    C7/RAM_reg_0_63_29_29/A2
    SLICE_X6Y86          RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.357    12.562 r  C7/RAM_reg_0_63_29_29/SP/O
                         net (fo=2, routed)           0.823    13.384    C7/MemData[29]
    SLICE_X6Y91          LUT3 (Prop_lut3_I0_O)        0.124    13.508 r  C7/RegFile_reg_r1_0_31_24_29_i_5/O
                         net (fo=2, routed)           0.674    14.182    C4/REG/RegFile_reg_r1_0_31_24_29/DIC1
    SLICE_X6Y90          RAMD32                                       r  C4/REG/RegFile_reg_r1_0_31_24_29/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.601    15.024    C4/REG/RegFile_reg_r1_0_31_24_29/WCLK
    SLICE_X6Y90          RAMD32                                       r  C4/REG/RegFile_reg_r1_0_31_24_29/RAMC_D1/CLK
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.035    15.247    
    SLICE_X6Y90          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.998    C4/REG/RegFile_reg_r1_0_31_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.998    
                         arrival time                         -14.182    
  -------------------------------------------------------------------
                         slack                                  0.816    

Slack (MET) :             0.845ns  (required time - arrival time)
  Source:                 C3/OUTPC_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C4/REG/RegFile_reg_r1_0_31_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.747ns  (logic 2.956ns (33.797%)  route 5.790ns (66.202%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT3=2 LUT5=2 MUXF7=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.716     5.319    C3/clk_IBUF_BUFG
    SLICE_X3Y82          FDCE                                         r  C3/OUTPC_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDCE (Prop_fdce_C_Q)         0.456     5.775 r  C3/OUTPC_reg[3]/Q
                         net (fo=33, routed)          0.873     6.648    C3/ADDR[1]
    SLICE_X3Y81          LUT5 (Prop_lut5_I1_O)        0.124     6.772 r  C3/RegFile_reg_r2_0_31_0_5_i_2/O
                         net (fo=37, routed)          0.847     7.618    C4/REG/RegFile_reg_r2_0_31_0_5/ADDRB1
    SLICE_X6Y81          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152     7.770 r  C4/REG/RegFile_reg_r2_0_31_0_5/RAMB/O
                         net (fo=3, routed)           0.426     8.196    C3/RD2[2]
    SLICE_X7Y81          LUT3 (Prop_lut3_I2_O)        0.348     8.544 r  C3/i__carry_i_6/O
                         net (fo=6, routed)           0.715     9.259    C4/REG/ALURes0_carry__0[1]
    SLICE_X8Y83          LUT2 (Prop_lut2_I1_O)        0.124     9.383 r  C4/REG/i__carry_i_2/O
                         net (fo=1, routed)           0.000     9.383    C6/RegFile_reg_r1_0_31_0_5_i_16[2]
    SLICE_X8Y83          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.763 r  C6/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.763    C6/plusOp_inferred__0/i__carry_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.982 r  C6/plusOp_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.527    10.509    C3/data0[3]
    SLICE_X7Y83          LUT5 (Prop_lut5_I4_O)        0.295    10.804 r  C3/RAM_reg_0_63_0_0_i_13/O
                         net (fo=1, routed)           0.000    10.804    C3/RAM_reg_0_63_0_0_i_13_n_0
    SLICE_X7Y83          MUXF7 (Prop_muxf7_I0_O)      0.212    11.016 r  C3/RAM_reg_0_63_0_0_i_4/O
                         net (fo=34, routed)          1.233    12.249    C7/RAM_reg_0_63_7_7/A2
    SLICE_X10Y84         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.522    12.771 r  C7/RAM_reg_0_63_7_7/SP/O
                         net (fo=2, routed)           0.676    13.447    C7/MemData[7]
    SLICE_X9Y84          LUT3 (Prop_lut3_I0_O)        0.124    13.571 r  C7/RegFile_reg_r1_0_31_6_11_i_1/O
                         net (fo=2, routed)           0.494    14.065    C4/REG/RegFile_reg_r1_0_31_6_11/DIA1
    SLICE_X10Y86         RAMD32                                       r  C4/REG/RegFile_reg_r1_0_31_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.522    14.945    C4/REG/RegFile_reg_r1_0_31_6_11/WCLK
    SLICE_X10Y86         RAMD32                                       r  C4/REG/RegFile_reg_r1_0_31_6_11/RAMA_D1/CLK
                         clock pessimism              0.259    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X10Y86         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.910    C4/REG/RegFile_reg_r1_0_31_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.910    
                         arrival time                         -14.065    
  -------------------------------------------------------------------
                         slack                                  0.845    

Slack (MET) :             0.847ns  (required time - arrival time)
  Source:                 C3/OUTPC_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C4/REG/RegFile_reg_r1_0_31_12_17/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.757ns  (logic 2.658ns (30.353%)  route 6.099ns (69.647%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT3=2 LUT5=2 MUXF7=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.716     5.319    C3/clk_IBUF_BUFG
    SLICE_X3Y82          FDCE                                         r  C3/OUTPC_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDCE (Prop_fdce_C_Q)         0.456     5.775 r  C3/OUTPC_reg[3]/Q
                         net (fo=33, routed)          0.873     6.648    C3/ADDR[1]
    SLICE_X3Y81          LUT5 (Prop_lut5_I1_O)        0.124     6.772 r  C3/RegFile_reg_r2_0_31_0_5_i_2/O
                         net (fo=37, routed)          0.855     7.626    C4/REG/RegFile_reg_r2_0_31_0_5/ADDRA1
    SLICE_X6Y81          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     7.772 r  C4/REG/RegFile_reg_r2_0_31_0_5/RAMA/O
                         net (fo=3, routed)           0.313     8.085    C3/RD2[0]
    SLICE_X7Y82          LUT3 (Prop_lut3_I2_O)        0.328     8.413 r  C3/i__carry_i_7/O
                         net (fo=6, routed)           0.672     9.086    C4/REG/ALURes0_carry__0[0]
    SLICE_X8Y83          LUT2 (Prop_lut2_I1_O)        0.124     9.210 r  C4/REG/i__carry_i_4/O
                         net (fo=1, routed)           0.000     9.210    C6/RegFile_reg_r1_0_31_0_5_i_16[0]
    SLICE_X8Y83          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     9.754 r  C6/plusOp_inferred__0/i__carry/O[2]
                         net (fo=1, routed)           0.652    10.406    C3/data0[1]
    SLICE_X5Y84          LUT5 (Prop_lut5_I4_O)        0.301    10.707 r  C3/RAM_reg_0_63_0_0_i_9/O
                         net (fo=1, routed)           0.000    10.707    C3/RAM_reg_0_63_0_0_i_9_n_0
    SLICE_X5Y84          MUXF7 (Prop_muxf7_I0_O)      0.212    10.919 r  C3/RAM_reg_0_63_0_0_i_2/O
                         net (fo=34, routed)          1.521    12.440    C7/RAM_reg_0_63_17_17/A0
    SLICE_X8Y82          RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.299    12.739 r  C7/RAM_reg_0_63_17_17/SP/O
                         net (fo=2, routed)           0.514    13.253    C7/MemData[17]
    SLICE_X9Y82          LUT3 (Prop_lut3_I0_O)        0.124    13.377 r  C7/RegFile_reg_r1_0_31_12_17_i_5/O
                         net (fo=2, routed)           0.699    14.076    C4/REG/RegFile_reg_r1_0_31_12_17/DIC1
    SLICE_X10Y89         RAMD32                                       r  C4/REG/RegFile_reg_r1_0_31_12_17/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.525    14.948    C4/REG/RegFile_reg_r1_0_31_12_17/WCLK
    SLICE_X10Y89         RAMD32                                       r  C4/REG/RegFile_reg_r1_0_31_12_17/RAMC_D1/CLK
                         clock pessimism              0.259    15.207    
                         clock uncertainty           -0.035    15.171    
    SLICE_X10Y89         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.922    C4/REG/RegFile_reg_r1_0_31_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.922    
                         arrival time                         -14.076    
  -------------------------------------------------------------------
                         slack                                  0.847    

Slack (MET) :             0.849ns  (required time - arrival time)
  Source:                 C3/OUTPC_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C4/REG/RegFile_reg_r2_0_31_18_23/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.816ns  (logic 2.876ns (32.622%)  route 5.940ns (67.378%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT3=2 LUT5=1 LUT6=1 MUXF7=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 14.946 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.716     5.319    C3/clk_IBUF_BUFG
    SLICE_X3Y82          FDCE                                         r  C3/OUTPC_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDCE (Prop_fdce_C_Q)         0.456     5.775 r  C3/OUTPC_reg[3]/Q
                         net (fo=33, routed)          0.873     6.648    C3/ADDR[1]
    SLICE_X3Y81          LUT5 (Prop_lut5_I1_O)        0.124     6.772 r  C3/RegFile_reg_r2_0_31_0_5_i_2/O
                         net (fo=37, routed)          0.847     7.618    C4/REG/RegFile_reg_r2_0_31_0_5/ADDRB1
    SLICE_X6Y81          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152     7.770 r  C4/REG/RegFile_reg_r2_0_31_0_5/RAMB/O
                         net (fo=3, routed)           0.426     8.196    C3/RD2[2]
    SLICE_X7Y81          LUT3 (Prop_lut3_I2_O)        0.348     8.544 r  C3/i__carry_i_6/O
                         net (fo=6, routed)           0.715     9.259    C4/REG/ALURes0_carry__0[1]
    SLICE_X8Y83          LUT2 (Prop_lut2_I1_O)        0.124     9.383 r  C4/REG/i__carry_i_2/O
                         net (fo=1, routed)           0.000     9.383    C6/RegFile_reg_r1_0_31_0_5_i_16[2]
    SLICE_X8Y83          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.763 r  C6/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.763    C6/plusOp_inferred__0/i__carry_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.086 r  C6/plusOp_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.554    10.640    C4/REG/data0[1]
    SLICE_X6Y85          LUT6 (Prop_lut6_I5_O)        0.306    10.946 r  C4/REG/RAM_reg_0_63_0_0_i_15/O
                         net (fo=1, routed)           0.000    10.946    C3/cat_OBUF[6]_inst_i_117
    SLICE_X6Y85          MUXF7 (Prop_muxf7_I0_O)      0.241    11.187 r  C3/RAM_reg_0_63_0_0_i_5/O
                         net (fo=34, routed)          1.265    12.452    C7/RAM_reg_0_63_20_20/A3
    SLICE_X10Y83         RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.298    12.750 r  C7/RAM_reg_0_63_20_20/SP/O
                         net (fo=2, routed)           0.637    13.387    C7/MemData[20]
    SLICE_X10Y90         LUT3 (Prop_lut3_I0_O)        0.124    13.511 r  C7/RegFile_reg_r1_0_31_18_23_i_4/O
                         net (fo=2, routed)           0.624    14.135    C4/REG/RegFile_reg_r2_0_31_18_23/DIB0
    SLICE_X10Y87         RAMD32                                       r  C4/REG/RegFile_reg_r2_0_31_18_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.523    14.946    C4/REG/RegFile_reg_r2_0_31_18_23/WCLK
    SLICE_X10Y87         RAMD32                                       r  C4/REG/RegFile_reg_r2_0_31_18_23/RAMB/CLK
                         clock pessimism              0.259    15.205    
                         clock uncertainty           -0.035    15.169    
    SLICE_X10Y87         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    14.984    C4/REG/RegFile_reg_r2_0_31_18_23/RAMB
  -------------------------------------------------------------------
                         required time                         14.984    
                         arrival time                         -14.135    
  -------------------------------------------------------------------
                         slack                                  0.849    

Slack (MET) :             0.854ns  (required time - arrival time)
  Source:                 C3/OUTPC_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C4/REG/RegFile_reg_r2_0_31_24_29/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.825ns  (logic 2.791ns (31.631%)  route 6.034ns (68.369%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT3=2 LUT5=2 MUXF7=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.716     5.319    C3/clk_IBUF_BUFG
    SLICE_X3Y82          FDCE                                         r  C3/OUTPC_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDCE (Prop_fdce_C_Q)         0.456     5.775 r  C3/OUTPC_reg[3]/Q
                         net (fo=33, routed)          0.873     6.648    C3/ADDR[1]
    SLICE_X3Y81          LUT5 (Prop_lut5_I1_O)        0.124     6.772 r  C3/RegFile_reg_r2_0_31_0_5_i_2/O
                         net (fo=37, routed)          0.847     7.618    C4/REG/RegFile_reg_r2_0_31_0_5/ADDRB1
    SLICE_X6Y81          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152     7.770 r  C4/REG/RegFile_reg_r2_0_31_0_5/RAMB/O
                         net (fo=3, routed)           0.426     8.196    C3/RD2[2]
    SLICE_X7Y81          LUT3 (Prop_lut3_I2_O)        0.348     8.544 r  C3/i__carry_i_6/O
                         net (fo=6, routed)           0.715     9.259    C4/REG/ALURes0_carry__0[1]
    SLICE_X8Y83          LUT2 (Prop_lut2_I1_O)        0.124     9.383 r  C4/REG/i__carry_i_2/O
                         net (fo=1, routed)           0.000     9.383    C6/RegFile_reg_r1_0_31_0_5_i_16[2]
    SLICE_X8Y83          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.763 r  C6/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.763    C6/plusOp_inferred__0/i__carry_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.982 r  C6/plusOp_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.527    10.509    C3/data0[3]
    SLICE_X7Y83          LUT5 (Prop_lut5_I4_O)        0.295    10.804 r  C3/RAM_reg_0_63_0_0_i_13/O
                         net (fo=1, routed)           0.000    10.804    C3/RAM_reg_0_63_0_0_i_13_n_0
    SLICE_X7Y83          MUXF7 (Prop_muxf7_I0_O)      0.212    11.016 r  C3/RAM_reg_0_63_0_0_i_4/O
                         net (fo=34, routed)          1.188    12.204    C7/RAM_reg_0_63_29_29/A2
    SLICE_X6Y86          RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.357    12.562 r  C7/RAM_reg_0_63_29_29/SP/O
                         net (fo=2, routed)           0.823    13.384    C7/MemData[29]
    SLICE_X6Y91          LUT3 (Prop_lut3_I0_O)        0.124    13.508 r  C7/RegFile_reg_r1_0_31_24_29_i_5/O
                         net (fo=2, routed)           0.636    14.144    C4/REG/RegFile_reg_r2_0_31_24_29/DIC1
    SLICE_X6Y89          RAMD32                                       r  C4/REG/RegFile_reg_r2_0_31_24_29/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.601    15.024    C4/REG/RegFile_reg_r2_0_31_24_29/WCLK
    SLICE_X6Y89          RAMD32                                       r  C4/REG/RegFile_reg_r2_0_31_24_29/RAMC_D1/CLK
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.035    15.247    
    SLICE_X6Y89          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.998    C4/REG/RegFile_reg_r2_0_31_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.998    
                         arrival time                         -14.144    
  -------------------------------------------------------------------
                         slack                                  0.854    

Slack (MET) :             0.857ns  (required time - arrival time)
  Source:                 C3/OUTPC_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C4/REG/RegFile_reg_r1_0_31_18_23/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.745ns  (logic 2.859ns (32.691%)  route 5.886ns (67.309%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT3=2 LUT5=1 LUT6=1 MUXF7=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.716     5.319    C3/clk_IBUF_BUFG
    SLICE_X3Y82          FDCE                                         r  C3/OUTPC_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDCE (Prop_fdce_C_Q)         0.456     5.775 r  C3/OUTPC_reg[3]/Q
                         net (fo=33, routed)          0.873     6.648    C3/ADDR[1]
    SLICE_X3Y81          LUT5 (Prop_lut5_I1_O)        0.124     6.772 r  C3/RegFile_reg_r2_0_31_0_5_i_2/O
                         net (fo=37, routed)          0.847     7.618    C4/REG/RegFile_reg_r2_0_31_0_5/ADDRB1
    SLICE_X6Y81          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152     7.770 r  C4/REG/RegFile_reg_r2_0_31_0_5/RAMB/O
                         net (fo=3, routed)           0.426     8.196    C3/RD2[2]
    SLICE_X7Y81          LUT3 (Prop_lut3_I2_O)        0.348     8.544 r  C3/i__carry_i_6/O
                         net (fo=6, routed)           0.715     9.259    C4/REG/ALURes0_carry__0[1]
    SLICE_X8Y83          LUT2 (Prop_lut2_I1_O)        0.124     9.383 r  C4/REG/i__carry_i_2/O
                         net (fo=1, routed)           0.000     9.383    C6/RegFile_reg_r1_0_31_0_5_i_16[2]
    SLICE_X8Y83          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.763 r  C6/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.763    C6/plusOp_inferred__0/i__carry_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.086 r  C6/plusOp_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.554    10.640    C4/REG/data0[1]
    SLICE_X6Y85          LUT6 (Prop_lut6_I5_O)        0.306    10.946 r  C4/REG/RAM_reg_0_63_0_0_i_15/O
                         net (fo=1, routed)           0.000    10.946    C3/cat_OBUF[6]_inst_i_117
    SLICE_X6Y85          MUXF7 (Prop_muxf7_I0_O)      0.241    11.187 r  C3/RAM_reg_0_63_0_0_i_5/O
                         net (fo=34, routed)          1.265    12.452    C7/RAM_reg_0_63_23_23/A3
    SLICE_X10Y83         RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.281    12.733 r  C7/RAM_reg_0_63_23_23/SP/O
                         net (fo=2, routed)           0.627    13.360    C7/MemData[23]
    SLICE_X11Y88         LUT3 (Prop_lut3_I0_O)        0.124    13.484 r  C7/RegFile_reg_r1_0_31_18_23_i_5/O
                         net (fo=2, routed)           0.580    14.064    C4/REG/RegFile_reg_r1_0_31_18_23/DIC1
    SLICE_X10Y88         RAMD32                                       r  C4/REG/RegFile_reg_r1_0_31_18_23/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.524    14.947    C4/REG/RegFile_reg_r1_0_31_18_23/WCLK
    SLICE_X10Y88         RAMD32                                       r  C4/REG/RegFile_reg_r1_0_31_18_23/RAMC_D1/CLK
                         clock pessimism              0.259    15.206    
                         clock uncertainty           -0.035    15.170    
    SLICE_X10Y88         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.921    C4/REG/RegFile_reg_r1_0_31_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.921    
                         arrival time                         -14.064    
  -------------------------------------------------------------------
                         slack                                  0.857    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 C2/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C2/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.109%)  route 0.115ns (44.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.602     1.521    C2/clk_IBUF_BUFG
    SLICE_X4Y91          FDRE                                         r  C2/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  C2/Q1_reg/Q
                         net (fo=1, routed)           0.115     1.777    C2/Q1_reg_n_0
    SLICE_X4Y92          FDRE                                         r  C2/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.873     2.038    C2/clk_IBUF_BUFG
    SLICE_X4Y92          FDRE                                         r  C2/Q2_reg/C
                         clock pessimism             -0.500     1.537    
    SLICE_X4Y92          FDRE (Hold_fdre_C_D)         0.070     1.607    C2/Q2_reg
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 C1/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C1/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.453%)  route 0.191ns (57.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.602     1.521    C1/clk_IBUF_BUFG
    SLICE_X4Y91          FDRE                                         r  C1/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  C1/Q1_reg/Q
                         net (fo=1, routed)           0.191     1.853    C1/Q1
    SLICE_X4Y92          FDRE                                         r  C1/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.873     2.038    C1/clk_IBUF_BUFG
    SLICE_X4Y92          FDRE                                         r  C1/Q2_reg/C
                         clock pessimism             -0.500     1.537    
    SLICE_X4Y92          FDRE (Hold_fdre_C_D)         0.070     1.607    C1/Q2_reg
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 C3/OUTPC_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C3/OUTPC_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.599     1.518    C3/clk_IBUF_BUFG
    SLICE_X3Y83          FDCE                                         r  C3/OUTPC_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDCE (Prop_fdce_C_Q)         0.141     1.659 r  C3/OUTPC_reg[8]/Q
                         net (fo=1, routed)           0.108     1.768    C3/OUTPC[8]
    SLICE_X3Y83          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.876 r  C3/plusOp_carry__0/O[3]
                         net (fo=2, routed)           0.000     1.876    C3/D[7]
    SLICE_X3Y83          FDCE                                         r  C3/OUTPC_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.870     2.035    C3/clk_IBUF_BUFG
    SLICE_X3Y83          FDCE                                         r  C3/OUTPC_reg[8]/C
                         clock pessimism             -0.516     1.518    
    SLICE_X3Y83          FDCE (Hold_fdce_C_D)         0.102     1.620    C3/OUTPC_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 C3/OUTPC_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C3/OUTPC_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.600     1.519    C3/clk_IBUF_BUFG
    SLICE_X3Y84          FDCE                                         r  C3/OUTPC_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  C3/OUTPC_reg[12]/Q
                         net (fo=1, routed)           0.108     1.769    C3/OUTPC[12]
    SLICE_X3Y84          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.877 r  C3/plusOp_carry__1/O[3]
                         net (fo=2, routed)           0.000     1.877    C3/D[11]
    SLICE_X3Y84          FDCE                                         r  C3/OUTPC_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.871     2.036    C3/clk_IBUF_BUFG
    SLICE_X3Y84          FDCE                                         r  C3/OUTPC_reg[12]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X3Y84          FDCE (Hold_fdce_C_D)         0.102     1.621    C3/OUTPC_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 C3/OUTPC_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C3/OUTPC_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.601     1.520    C3/clk_IBUF_BUFG
    SLICE_X3Y87          FDCE                                         r  C3/OUTPC_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDCE (Prop_fdce_C_Q)         0.141     1.661 r  C3/OUTPC_reg[24]/Q
                         net (fo=1, routed)           0.108     1.770    C3/OUTPC[24]
    SLICE_X3Y87          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.878 r  C3/plusOp_carry__4/O[3]
                         net (fo=2, routed)           0.000     1.878    C3/D[23]
    SLICE_X3Y87          FDCE                                         r  C3/OUTPC_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.873     2.038    C3/clk_IBUF_BUFG
    SLICE_X3Y87          FDCE                                         r  C3/OUTPC_reg[24]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X3Y87          FDCE (Hold_fdce_C_D)         0.102     1.622    C3/OUTPC_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 C3/OUTPC_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C3/OUTPC_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.602     1.521    C3/clk_IBUF_BUFG
    SLICE_X3Y88          FDCE                                         r  C3/OUTPC_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  C3/OUTPC_reg[28]/Q
                         net (fo=1, routed)           0.108     1.771    C3/OUTPC[28]
    SLICE_X3Y88          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.879 r  C3/plusOp_carry__5/O[3]
                         net (fo=2, routed)           0.000     1.879    C3/D[27]
    SLICE_X3Y88          FDCE                                         r  C3/OUTPC_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.875     2.040    C3/clk_IBUF_BUFG
    SLICE_X3Y88          FDCE                                         r  C3/OUTPC_reg[28]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X3Y88          FDCE (Hold_fdce_C_D)         0.102     1.623    C3/OUTPC_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 C3/OUTPC_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C3/OUTPC_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.600     1.519    C3/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE                                         r  C3/OUTPC_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  C3/OUTPC_reg[16]/Q
                         net (fo=1, routed)           0.108     1.769    C3/OUTPC[16]
    SLICE_X3Y85          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.877 r  C3/plusOp_carry__2/O[3]
                         net (fo=2, routed)           0.000     1.877    C3/D[15]
    SLICE_X3Y85          FDCE                                         r  C3/OUTPC_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.872     2.037    C3/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE                                         r  C3/OUTPC_reg[16]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X3Y85          FDCE (Hold_fdce_C_D)         0.102     1.621    C3/OUTPC_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 C3/OUTPC_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C3/OUTPC_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.600     1.519    C3/clk_IBUF_BUFG
    SLICE_X3Y86          FDCE                                         r  C3/OUTPC_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  C3/OUTPC_reg[20]/Q
                         net (fo=1, routed)           0.108     1.769    C3/OUTPC[20]
    SLICE_X3Y86          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.877 r  C3/plusOp_carry__3/O[3]
                         net (fo=2, routed)           0.000     1.877    C3/D[19]
    SLICE_X3Y86          FDCE                                         r  C3/OUTPC_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.872     2.037    C3/clk_IBUF_BUFG
    SLICE_X3Y86          FDCE                                         r  C3/OUTPC_reg[20]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X3Y86          FDCE (Hold_fdce_C_D)         0.102     1.621    C3/OUTPC_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 C3/OUTPC_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C3/OUTPC_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.598     1.517    C3/clk_IBUF_BUFG
    SLICE_X3Y82          FDCE                                         r  C3/OUTPC_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDCE (Prop_fdce_C_Q)         0.141     1.658 r  C3/OUTPC_reg[1]/Q
                         net (fo=1, routed)           0.105     1.764    C3/OUTPC[1]
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.879 r  C3/plusOp_carry/O[0]
                         net (fo=2, routed)           0.000     1.879    C3/D[0]
    SLICE_X3Y82          FDCE                                         r  C3/OUTPC_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.869     2.034    C3/clk_IBUF_BUFG
    SLICE_X3Y82          FDCE                                         r  C3/OUTPC_reg[1]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X3Y82          FDCE (Hold_fdce_C_D)         0.102     1.619    C3/OUTPC_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 C3/OUTPC_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C3/OUTPC_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.601     1.520    C3/clk_IBUF_BUFG
    SLICE_X3Y87          FDCE                                         r  C3/OUTPC_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDCE (Prop_fdce_C_Q)         0.141     1.661 r  C3/OUTPC_reg[21]/Q
                         net (fo=1, routed)           0.105     1.767    C3/OUTPC[21]
    SLICE_X3Y87          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.882 r  C3/plusOp_carry__4/O[0]
                         net (fo=2, routed)           0.000     1.882    C3/D[20]
    SLICE_X3Y87          FDCE                                         r  C3/OUTPC_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.873     2.038    C3/clk_IBUF_BUFG
    SLICE_X3Y87          FDCE                                         r  C3/OUTPC_reg[21]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X3Y87          FDCE (Hold_fdce_C_D)         0.102     1.622    C3/OUTPC_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.259    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X5Y96     C1/COUNT_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X5Y98     C1/COUNT_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X5Y98     C1/COUNT_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X5Y99     C1/COUNT_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X5Y99     C1/COUNT_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X5Y99     C1/COUNT_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X5Y99     C1/COUNT_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X5Y96     C1/COUNT_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X5Y96     C1/COUNT_reg[2]/C
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X8Y91     C4/REG/RegFile_reg_r2_0_31_6_11/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X8Y91     C4/REG/RegFile_reg_r2_0_31_6_11/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X8Y91     C4/REG/RegFile_reg_r2_0_31_6_11/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X8Y91     C4/REG/RegFile_reg_r2_0_31_6_11/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X8Y91     C4/REG/RegFile_reg_r2_0_31_6_11/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X8Y91     C4/REG/RegFile_reg_r2_0_31_6_11/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X8Y91     C4/REG/RegFile_reg_r2_0_31_6_11/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X8Y91     C4/REG/RegFile_reg_r2_0_31_6_11/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X6Y82     C4/REG/RegFile_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X6Y82     C4/REG/RegFile_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y84     C7/RAM_reg_0_63_0_0/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y82     C7/RAM_reg_0_63_18_18/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y82     C7/RAM_reg_0_63_19_19/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y82     C7/RAM_reg_0_63_1_1/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y83     C7/RAM_reg_0_63_4_4/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y83     C7/RAM_reg_0_63_5_5/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y84     C7/RAM_reg_0_63_10_10/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y84     C7/RAM_reg_0_63_11_11/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y84     C7/RAM_reg_0_63_12_12/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y82     C7/RAM_reg_0_63_17_17/SP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.611ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.721ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.611ns  (required time - arrival time)
  Source:                 C2/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C3/OUTPC_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.916ns  (logic 0.580ns (19.887%)  route 2.336ns (80.113%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.723     5.326    C2/clk_IBUF_BUFG
    SLICE_X4Y92          FDRE                                         r  C2/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  C2/Q3_reg/Q
                         net (fo=1, routed)           0.804     6.585    C2/Q3
    SLICE_X4Y92          LUT2 (Prop_lut2_I1_O)        0.124     6.709 f  C2/OUTPC[31]_i_2/O
                         net (fo=31, routed)          1.533     8.242    C3/AR[0]
    SLICE_X4Y82          FDCE                                         f  C3/OUTPC_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.595    15.018    C3/clk_IBUF_BUFG
    SLICE_X4Y82          FDCE                                         r  C3/OUTPC_reg[5]/C
                         clock pessimism              0.276    15.294    
                         clock uncertainty           -0.035    15.258    
    SLICE_X4Y82          FDCE (Recov_fdce_C_CLR)     -0.405    14.853    C3/OUTPC_reg[5]
  -------------------------------------------------------------------
                         required time                         14.853    
                         arrival time                          -8.242    
  -------------------------------------------------------------------
                         slack                                  6.611    

Slack (MET) :             6.712ns  (required time - arrival time)
  Source:                 C2/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C3/OUTPC_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.801ns  (logic 0.580ns (20.710%)  route 2.221ns (79.290%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.723     5.326    C2/clk_IBUF_BUFG
    SLICE_X4Y92          FDRE                                         r  C2/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  C2/Q3_reg/Q
                         net (fo=1, routed)           0.804     6.585    C2/Q3
    SLICE_X4Y92          LUT2 (Prop_lut2_I1_O)        0.124     6.709 f  C2/OUTPC[31]_i_2/O
                         net (fo=31, routed)          1.417     8.126    C3/AR[0]
    SLICE_X3Y82          FDCE                                         f  C3/OUTPC_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.597    15.020    C3/clk_IBUF_BUFG
    SLICE_X3Y82          FDCE                                         r  C3/OUTPC_reg[1]/C
                         clock pessimism              0.259    15.279    
                         clock uncertainty           -0.035    15.243    
    SLICE_X3Y82          FDCE (Recov_fdce_C_CLR)     -0.405    14.838    C3/OUTPC_reg[1]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                          -8.126    
  -------------------------------------------------------------------
                         slack                                  6.712    

Slack (MET) :             6.712ns  (required time - arrival time)
  Source:                 C2/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C3/OUTPC_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.801ns  (logic 0.580ns (20.710%)  route 2.221ns (79.290%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.723     5.326    C2/clk_IBUF_BUFG
    SLICE_X4Y92          FDRE                                         r  C2/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  C2/Q3_reg/Q
                         net (fo=1, routed)           0.804     6.585    C2/Q3
    SLICE_X4Y92          LUT2 (Prop_lut2_I1_O)        0.124     6.709 f  C2/OUTPC[31]_i_2/O
                         net (fo=31, routed)          1.417     8.126    C3/AR[0]
    SLICE_X3Y82          FDCE                                         f  C3/OUTPC_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.597    15.020    C3/clk_IBUF_BUFG
    SLICE_X3Y82          FDCE                                         r  C3/OUTPC_reg[2]/C
                         clock pessimism              0.259    15.279    
                         clock uncertainty           -0.035    15.243    
    SLICE_X3Y82          FDCE (Recov_fdce_C_CLR)     -0.405    14.838    C3/OUTPC_reg[2]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                          -8.126    
  -------------------------------------------------------------------
                         slack                                  6.712    

Slack (MET) :             6.712ns  (required time - arrival time)
  Source:                 C2/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C3/OUTPC_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.801ns  (logic 0.580ns (20.710%)  route 2.221ns (79.290%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.723     5.326    C2/clk_IBUF_BUFG
    SLICE_X4Y92          FDRE                                         r  C2/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  C2/Q3_reg/Q
                         net (fo=1, routed)           0.804     6.585    C2/Q3
    SLICE_X4Y92          LUT2 (Prop_lut2_I1_O)        0.124     6.709 f  C2/OUTPC[31]_i_2/O
                         net (fo=31, routed)          1.417     8.126    C3/AR[0]
    SLICE_X3Y82          FDCE                                         f  C3/OUTPC_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.597    15.020    C3/clk_IBUF_BUFG
    SLICE_X3Y82          FDCE                                         r  C3/OUTPC_reg[3]/C
                         clock pessimism              0.259    15.279    
                         clock uncertainty           -0.035    15.243    
    SLICE_X3Y82          FDCE (Recov_fdce_C_CLR)     -0.405    14.838    C3/OUTPC_reg[3]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                          -8.126    
  -------------------------------------------------------------------
                         slack                                  6.712    

Slack (MET) :             6.805ns  (required time - arrival time)
  Source:                 C2/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C3/OUTPC_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.708ns  (logic 0.580ns (21.414%)  route 2.128ns (78.586%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.723     5.326    C2/clk_IBUF_BUFG
    SLICE_X4Y92          FDRE                                         r  C2/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  C2/Q3_reg/Q
                         net (fo=1, routed)           0.804     6.585    C2/Q3
    SLICE_X4Y92          LUT2 (Prop_lut2_I1_O)        0.124     6.709 f  C2/OUTPC[31]_i_2/O
                         net (fo=31, routed)          1.325     8.034    C3/AR[0]
    SLICE_X3Y83          FDCE                                         f  C3/OUTPC_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.598    15.021    C3/clk_IBUF_BUFG
    SLICE_X3Y83          FDCE                                         r  C3/OUTPC_reg[6]/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X3Y83          FDCE (Recov_fdce_C_CLR)     -0.405    14.839    C3/OUTPC_reg[6]
  -------------------------------------------------------------------
                         required time                         14.839    
                         arrival time                          -8.034    
  -------------------------------------------------------------------
                         slack                                  6.805    

Slack (MET) :             6.805ns  (required time - arrival time)
  Source:                 C2/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C3/OUTPC_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.708ns  (logic 0.580ns (21.414%)  route 2.128ns (78.586%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.723     5.326    C2/clk_IBUF_BUFG
    SLICE_X4Y92          FDRE                                         r  C2/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  C2/Q3_reg/Q
                         net (fo=1, routed)           0.804     6.585    C2/Q3
    SLICE_X4Y92          LUT2 (Prop_lut2_I1_O)        0.124     6.709 f  C2/OUTPC[31]_i_2/O
                         net (fo=31, routed)          1.325     8.034    C3/AR[0]
    SLICE_X3Y83          FDCE                                         f  C3/OUTPC_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.598    15.021    C3/clk_IBUF_BUFG
    SLICE_X3Y83          FDCE                                         r  C3/OUTPC_reg[7]/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X3Y83          FDCE (Recov_fdce_C_CLR)     -0.405    14.839    C3/OUTPC_reg[7]
  -------------------------------------------------------------------
                         required time                         14.839    
                         arrival time                          -8.034    
  -------------------------------------------------------------------
                         slack                                  6.805    

Slack (MET) :             6.805ns  (required time - arrival time)
  Source:                 C2/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C3/OUTPC_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.708ns  (logic 0.580ns (21.414%)  route 2.128ns (78.586%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.723     5.326    C2/clk_IBUF_BUFG
    SLICE_X4Y92          FDRE                                         r  C2/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  C2/Q3_reg/Q
                         net (fo=1, routed)           0.804     6.585    C2/Q3
    SLICE_X4Y92          LUT2 (Prop_lut2_I1_O)        0.124     6.709 f  C2/OUTPC[31]_i_2/O
                         net (fo=31, routed)          1.325     8.034    C3/AR[0]
    SLICE_X3Y83          FDCE                                         f  C3/OUTPC_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.598    15.021    C3/clk_IBUF_BUFG
    SLICE_X3Y83          FDCE                                         r  C3/OUTPC_reg[8]/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X3Y83          FDCE (Recov_fdce_C_CLR)     -0.405    14.839    C3/OUTPC_reg[8]
  -------------------------------------------------------------------
                         required time                         14.839    
                         arrival time                          -8.034    
  -------------------------------------------------------------------
                         slack                                  6.805    

Slack (MET) :             6.849ns  (required time - arrival time)
  Source:                 C2/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C3/OUTPC_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.747ns  (logic 0.580ns (21.113%)  route 2.167ns (78.887%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.723     5.326    C2/clk_IBUF_BUFG
    SLICE_X4Y92          FDRE                                         r  C2/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  C2/Q3_reg/Q
                         net (fo=1, routed)           0.804     6.585    C2/Q3
    SLICE_X4Y92          LUT2 (Prop_lut2_I1_O)        0.124     6.709 f  C2/OUTPC[31]_i_2/O
                         net (fo=31, routed)          1.363     8.073    C3/AR[0]
    SLICE_X2Y81          FDCE                                         f  C3/OUTPC_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.595    15.018    C3/clk_IBUF_BUFG
    SLICE_X2Y81          FDCE                                         r  C3/OUTPC_reg[4]/C
                         clock pessimism              0.259    15.277    
                         clock uncertainty           -0.035    15.241    
    SLICE_X2Y81          FDCE (Recov_fdce_C_CLR)     -0.319    14.922    C3/OUTPC_reg[4]
  -------------------------------------------------------------------
                         required time                         14.922    
                         arrival time                          -8.073    
  -------------------------------------------------------------------
                         slack                                  6.849    

Slack (MET) :             7.015ns  (required time - arrival time)
  Source:                 C2/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C3/OUTPC_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.500ns  (logic 0.580ns (23.202%)  route 1.920ns (76.798%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.723     5.326    C2/clk_IBUF_BUFG
    SLICE_X4Y92          FDRE                                         r  C2/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  C2/Q3_reg/Q
                         net (fo=1, routed)           0.804     6.585    C2/Q3
    SLICE_X4Y92          LUT2 (Prop_lut2_I1_O)        0.124     6.709 f  C2/OUTPC[31]_i_2/O
                         net (fo=31, routed)          1.116     7.826    C3/AR[0]
    SLICE_X3Y84          FDCE                                         f  C3/OUTPC_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.599    15.022    C3/clk_IBUF_BUFG
    SLICE_X3Y84          FDCE                                         r  C3/OUTPC_reg[10]/C
                         clock pessimism              0.259    15.281    
                         clock uncertainty           -0.035    15.245    
    SLICE_X3Y84          FDCE (Recov_fdce_C_CLR)     -0.405    14.840    C3/OUTPC_reg[10]
  -------------------------------------------------------------------
                         required time                         14.840    
                         arrival time                          -7.826    
  -------------------------------------------------------------------
                         slack                                  7.015    

Slack (MET) :             7.015ns  (required time - arrival time)
  Source:                 C2/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C3/OUTPC_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.500ns  (logic 0.580ns (23.202%)  route 1.920ns (76.798%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.723     5.326    C2/clk_IBUF_BUFG
    SLICE_X4Y92          FDRE                                         r  C2/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  C2/Q3_reg/Q
                         net (fo=1, routed)           0.804     6.585    C2/Q3
    SLICE_X4Y92          LUT2 (Prop_lut2_I1_O)        0.124     6.709 f  C2/OUTPC[31]_i_2/O
                         net (fo=31, routed)          1.116     7.826    C3/AR[0]
    SLICE_X3Y84          FDCE                                         f  C3/OUTPC_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.599    15.022    C3/clk_IBUF_BUFG
    SLICE_X3Y84          FDCE                                         r  C3/OUTPC_reg[11]/C
                         clock pessimism              0.259    15.281    
                         clock uncertainty           -0.035    15.245    
    SLICE_X3Y84          FDCE (Recov_fdce_C_CLR)     -0.405    14.840    C3/OUTPC_reg[11]
  -------------------------------------------------------------------
                         required time                         14.840    
                         arrival time                          -7.826    
  -------------------------------------------------------------------
                         slack                                  7.015    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.721ns  (arrival time - required time)
  Source:                 C2/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C3/OUTPC_reg[29]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.186ns (27.863%)  route 0.482ns (72.137%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.602     1.521    C2/clk_IBUF_BUFG
    SLICE_X4Y92          FDRE                                         r  C2/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.141     1.662 f  C2/Q2_reg/Q
                         net (fo=2, routed)           0.232     1.895    C2/Q2
    SLICE_X4Y92          LUT2 (Prop_lut2_I0_O)        0.045     1.940 f  C2/OUTPC[31]_i_2/O
                         net (fo=31, routed)          0.249     2.189    C3/AR[0]
    SLICE_X3Y89          FDCE                                         f  C3/OUTPC_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.875     2.040    C3/clk_IBUF_BUFG
    SLICE_X3Y89          FDCE                                         r  C3/OUTPC_reg[29]/C
                         clock pessimism             -0.479     1.560    
    SLICE_X3Y89          FDCE (Remov_fdce_C_CLR)     -0.092     1.468    C3/OUTPC_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.468    
                         arrival time                           2.189    
  -------------------------------------------------------------------
                         slack                                  0.721    

Slack (MET) :             0.721ns  (arrival time - required time)
  Source:                 C2/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C3/OUTPC_reg[30]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.186ns (27.863%)  route 0.482ns (72.137%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.602     1.521    C2/clk_IBUF_BUFG
    SLICE_X4Y92          FDRE                                         r  C2/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.141     1.662 f  C2/Q2_reg/Q
                         net (fo=2, routed)           0.232     1.895    C2/Q2
    SLICE_X4Y92          LUT2 (Prop_lut2_I0_O)        0.045     1.940 f  C2/OUTPC[31]_i_2/O
                         net (fo=31, routed)          0.249     2.189    C3/AR[0]
    SLICE_X3Y89          FDCE                                         f  C3/OUTPC_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.875     2.040    C3/clk_IBUF_BUFG
    SLICE_X3Y89          FDCE                                         r  C3/OUTPC_reg[30]/C
                         clock pessimism             -0.479     1.560    
    SLICE_X3Y89          FDCE (Remov_fdce_C_CLR)     -0.092     1.468    C3/OUTPC_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.468    
                         arrival time                           2.189    
  -------------------------------------------------------------------
                         slack                                  0.721    

Slack (MET) :             0.721ns  (arrival time - required time)
  Source:                 C2/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C3/OUTPC_reg[31]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.186ns (27.863%)  route 0.482ns (72.137%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.602     1.521    C2/clk_IBUF_BUFG
    SLICE_X4Y92          FDRE                                         r  C2/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.141     1.662 f  C2/Q2_reg/Q
                         net (fo=2, routed)           0.232     1.895    C2/Q2
    SLICE_X4Y92          LUT2 (Prop_lut2_I0_O)        0.045     1.940 f  C2/OUTPC[31]_i_2/O
                         net (fo=31, routed)          0.249     2.189    C3/AR[0]
    SLICE_X3Y89          FDCE                                         f  C3/OUTPC_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.875     2.040    C3/clk_IBUF_BUFG
    SLICE_X3Y89          FDCE                                         r  C3/OUTPC_reg[31]/C
                         clock pessimism             -0.479     1.560    
    SLICE_X3Y89          FDCE (Remov_fdce_C_CLR)     -0.092     1.468    C3/OUTPC_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.468    
                         arrival time                           2.189    
  -------------------------------------------------------------------
                         slack                                  0.721    

Slack (MET) :             0.784ns  (arrival time - required time)
  Source:                 C2/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C3/OUTPC_reg[25]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.186ns (25.432%)  route 0.545ns (74.568%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.602     1.521    C2/clk_IBUF_BUFG
    SLICE_X4Y92          FDRE                                         r  C2/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.141     1.662 f  C2/Q2_reg/Q
                         net (fo=2, routed)           0.232     1.895    C2/Q2
    SLICE_X4Y92          LUT2 (Prop_lut2_I0_O)        0.045     1.940 f  C2/OUTPC[31]_i_2/O
                         net (fo=31, routed)          0.313     2.253    C3/AR[0]
    SLICE_X3Y88          FDCE                                         f  C3/OUTPC_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.875     2.040    C3/clk_IBUF_BUFG
    SLICE_X3Y88          FDCE                                         r  C3/OUTPC_reg[25]/C
                         clock pessimism             -0.479     1.560    
    SLICE_X3Y88          FDCE (Remov_fdce_C_CLR)     -0.092     1.468    C3/OUTPC_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.468    
                         arrival time                           2.253    
  -------------------------------------------------------------------
                         slack                                  0.784    

Slack (MET) :             0.784ns  (arrival time - required time)
  Source:                 C2/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C3/OUTPC_reg[26]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.186ns (25.432%)  route 0.545ns (74.568%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.602     1.521    C2/clk_IBUF_BUFG
    SLICE_X4Y92          FDRE                                         r  C2/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.141     1.662 f  C2/Q2_reg/Q
                         net (fo=2, routed)           0.232     1.895    C2/Q2
    SLICE_X4Y92          LUT2 (Prop_lut2_I0_O)        0.045     1.940 f  C2/OUTPC[31]_i_2/O
                         net (fo=31, routed)          0.313     2.253    C3/AR[0]
    SLICE_X3Y88          FDCE                                         f  C3/OUTPC_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.875     2.040    C3/clk_IBUF_BUFG
    SLICE_X3Y88          FDCE                                         r  C3/OUTPC_reg[26]/C
                         clock pessimism             -0.479     1.560    
    SLICE_X3Y88          FDCE (Remov_fdce_C_CLR)     -0.092     1.468    C3/OUTPC_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.468    
                         arrival time                           2.253    
  -------------------------------------------------------------------
                         slack                                  0.784    

Slack (MET) :             0.784ns  (arrival time - required time)
  Source:                 C2/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C3/OUTPC_reg[27]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.186ns (25.432%)  route 0.545ns (74.568%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.602     1.521    C2/clk_IBUF_BUFG
    SLICE_X4Y92          FDRE                                         r  C2/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.141     1.662 f  C2/Q2_reg/Q
                         net (fo=2, routed)           0.232     1.895    C2/Q2
    SLICE_X4Y92          LUT2 (Prop_lut2_I0_O)        0.045     1.940 f  C2/OUTPC[31]_i_2/O
                         net (fo=31, routed)          0.313     2.253    C3/AR[0]
    SLICE_X3Y88          FDCE                                         f  C3/OUTPC_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.875     2.040    C3/clk_IBUF_BUFG
    SLICE_X3Y88          FDCE                                         r  C3/OUTPC_reg[27]/C
                         clock pessimism             -0.479     1.560    
    SLICE_X3Y88          FDCE (Remov_fdce_C_CLR)     -0.092     1.468    C3/OUTPC_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.468    
                         arrival time                           2.253    
  -------------------------------------------------------------------
                         slack                                  0.784    

Slack (MET) :             0.784ns  (arrival time - required time)
  Source:                 C2/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C3/OUTPC_reg[28]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.186ns (25.432%)  route 0.545ns (74.568%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.602     1.521    C2/clk_IBUF_BUFG
    SLICE_X4Y92          FDRE                                         r  C2/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.141     1.662 f  C2/Q2_reg/Q
                         net (fo=2, routed)           0.232     1.895    C2/Q2
    SLICE_X4Y92          LUT2 (Prop_lut2_I0_O)        0.045     1.940 f  C2/OUTPC[31]_i_2/O
                         net (fo=31, routed)          0.313     2.253    C3/AR[0]
    SLICE_X3Y88          FDCE                                         f  C3/OUTPC_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.875     2.040    C3/clk_IBUF_BUFG
    SLICE_X3Y88          FDCE                                         r  C3/OUTPC_reg[28]/C
                         clock pessimism             -0.479     1.560    
    SLICE_X3Y88          FDCE (Remov_fdce_C_CLR)     -0.092     1.468    C3/OUTPC_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.468    
                         arrival time                           2.253    
  -------------------------------------------------------------------
                         slack                                  0.784    

Slack (MET) :             0.793ns  (arrival time - required time)
  Source:                 C2/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C3/OUTPC_reg[21]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.186ns (25.212%)  route 0.552ns (74.788%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.602     1.521    C2/clk_IBUF_BUFG
    SLICE_X4Y92          FDRE                                         r  C2/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.141     1.662 f  C2/Q2_reg/Q
                         net (fo=2, routed)           0.232     1.895    C2/Q2
    SLICE_X4Y92          LUT2 (Prop_lut2_I0_O)        0.045     1.940 f  C2/OUTPC[31]_i_2/O
                         net (fo=31, routed)          0.319     2.259    C3/AR[0]
    SLICE_X3Y87          FDCE                                         f  C3/OUTPC_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.873     2.038    C3/clk_IBUF_BUFG
    SLICE_X3Y87          FDCE                                         r  C3/OUTPC_reg[21]/C
                         clock pessimism             -0.479     1.558    
    SLICE_X3Y87          FDCE (Remov_fdce_C_CLR)     -0.092     1.466    C3/OUTPC_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.466    
                         arrival time                           2.259    
  -------------------------------------------------------------------
                         slack                                  0.793    

Slack (MET) :             0.793ns  (arrival time - required time)
  Source:                 C2/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C3/OUTPC_reg[22]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.186ns (25.212%)  route 0.552ns (74.788%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.602     1.521    C2/clk_IBUF_BUFG
    SLICE_X4Y92          FDRE                                         r  C2/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.141     1.662 f  C2/Q2_reg/Q
                         net (fo=2, routed)           0.232     1.895    C2/Q2
    SLICE_X4Y92          LUT2 (Prop_lut2_I0_O)        0.045     1.940 f  C2/OUTPC[31]_i_2/O
                         net (fo=31, routed)          0.319     2.259    C3/AR[0]
    SLICE_X3Y87          FDCE                                         f  C3/OUTPC_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.873     2.038    C3/clk_IBUF_BUFG
    SLICE_X3Y87          FDCE                                         r  C3/OUTPC_reg[22]/C
                         clock pessimism             -0.479     1.558    
    SLICE_X3Y87          FDCE (Remov_fdce_C_CLR)     -0.092     1.466    C3/OUTPC_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.466    
                         arrival time                           2.259    
  -------------------------------------------------------------------
                         slack                                  0.793    

Slack (MET) :             0.793ns  (arrival time - required time)
  Source:                 C2/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C3/OUTPC_reg[23]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.186ns (25.212%)  route 0.552ns (74.788%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.602     1.521    C2/clk_IBUF_BUFG
    SLICE_X4Y92          FDRE                                         r  C2/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.141     1.662 f  C2/Q2_reg/Q
                         net (fo=2, routed)           0.232     1.895    C2/Q2
    SLICE_X4Y92          LUT2 (Prop_lut2_I0_O)        0.045     1.940 f  C2/OUTPC[31]_i_2/O
                         net (fo=31, routed)          0.319     2.259    C3/AR[0]
    SLICE_X3Y87          FDCE                                         f  C3/OUTPC_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.873     2.038    C3/clk_IBUF_BUFG
    SLICE_X3Y87          FDCE                                         r  C3/OUTPC_reg[23]/C
                         clock pessimism             -0.479     1.558    
    SLICE_X3Y87          FDCE (Remov_fdce_C_CLR)     -0.092     1.466    C3/OUTPC_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.466    
                         arrival time                           2.259    
  -------------------------------------------------------------------
                         slack                                  0.793    





