#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001c59e9165f0 .scope module, "comp1b" "comp1b" 2 52;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "c";
o000001c59e826a98 .functor BUFZ 1, C4<z>; HiZ drive
v000001c59e916b20_0 .net "a", 0 0, o000001c59e826a98;  0 drivers
o000001c59e826ac8 .functor BUFZ 1, C4<z>; HiZ drive
v000001c59e916d40_0 .net "b", 0 0, o000001c59e826ac8;  0 drivers
v000001c59e916780_0 .var "c", 0 0;
E_000001c59e8250e0 .event anyedge, v000001c59e916b20_0, v000001c59e916d40_0;
    .scope S_000001c59e9165f0;
T_0 ;
    %wait E_000001c59e8250e0;
    %load/vec4 v000001c59e916b20_0;
    %load/vec4 v000001c59e916d40_0;
    %cmp/e;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c59e916780_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c59e916780_0, 0, 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "comp1b.v";
