arch                  	circuit        	script_params                     	vtr_flow_elapsed_time	error	odin_synth_time	max_odin_mem	abc_depth	abc_synth_time	abc_cec_time	abc_sec_time	max_abc_mem	ace_time	max_ace_mem	num_clb	num_io	num_memories	num_mult	vpr_status	vpr_revision          	vpr_build_info                	vpr_compiler                                         	vpr_compiled       	hostname             	rundir                                                                                                                                                                                                	max_vpr_mem	num_primary_inputs	num_primary_outputs	num_pre_packed_nets	num_pre_packed_blocks	num_netlist_clocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_time	placed_wirelength_est	place_time	place_quench_time	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	placed_geomean_nonvirtual_intradomain_critical_path_delay_est	place_quench_timing_analysis_time	place_quench_sta_time	place_total_timing_analysis_time	place_total_sta_time	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	min_chan_width_route_time	min_chan_width_total_timing_analysis_time	min_chan_width_total_sta_time	crit_path_routed_wirelength	crit_path_route_success_iteration	crit_path_total_nets_routed	crit_path_total_connections_routed	crit_path_total_heap_pushes	crit_path_total_heap_pops	critical_path_delay	geomean_nonvirtual_intradomain_critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	crit_path_routing_area_total	crit_path_routing_area_per_tile	crit_path_route_time	crit_path_total_timing_analysis_time	crit_path_total_sta_time
k6_N10_mem32K_40nm.xml	multiclock.blif	common_-sdc_file_sdc/samples/A.sdc	0.23                 	     	-1             	-1          	-1       	-1            	-1          	-1          	-1         	-1      	-1         	2      	5     	0           	0       	success   	v8.0.0-2808-g534e35fc1	release IPO VTR_ASSERT_LEVEL=2	GNU 8.4.0 on Linux-3.10.0-1127.18.2.el7.x86_64 x86_64	2020-09-13T17:39:59	lnissrv4.eng.utah.edu	/research/ece/lnis/USERS/tang/github/vtr-verilog-to-routing/vtr_flow/tasks/regression_tests/vtr_reg_strong/strong_sdc/run002/k6_N10_mem32K_40nm.xml/multiclock.blif/common_-sdc_file_sdc/samples/A.sdc	18324      	5                 	3                  	11                 	14                   	2                 	9                   	10                    	4           	4            	16               	clb                      	auto       	0.01     	16                   	0.01      	0.00             	0.738757      	-2.61951            	-0.738757           	0.571                                                        	8.726e-06                        	4.613e-06            	0.00104713                      	0.000568235         	8             	24               	8                                     	107788                	107788               	4794.78                          	299.674                             	0.01                     	0.00140089                               	0.000824851                  	33                         	4                                	14                         	14                                	674                        	491                      	0.739641           	0.571                                             	-2.62128 	-0.739641	0       	0       	5401.54                     	337.596                        	0.00                	0.000240336                         	0.000187557             
k6_N10_mem32K_40nm.xml	multiclock.blif	common_-sdc_file_sdc/samples/B.sdc	0.21                 	     	-1             	-1          	-1       	-1            	-1          	-1          	-1         	-1      	-1         	2      	5     	0           	0       	success   	v8.0.0-2808-g534e35fc1	release IPO VTR_ASSERT_LEVEL=2	GNU 8.4.0 on Linux-3.10.0-1127.18.2.el7.x86_64 x86_64	2020-09-13T17:39:59	lnissrv4.eng.utah.edu	/research/ece/lnis/USERS/tang/github/vtr-verilog-to-routing/vtr_flow/tasks/regression_tests/vtr_reg_strong/strong_sdc/run002/k6_N10_mem32K_40nm.xml/multiclock.blif/common_-sdc_file_sdc/samples/B.sdc	16276      	5                 	3                  	11                 	14                   	2                 	9                   	10                    	4           	4            	16               	clb                      	auto       	0.01     	18                   	0.01      	0.00             	0.571         	0                   	0                   	0.571                                                        	1.0505e-05                       	5.983e-06            	8.9811e-05                      	6.5003e-05          	8             	22               	5                                     	107788                	107788               	4794.78                          	299.674                             	0.01                     	0.000377269                              	0.000281808                  	21                         	4                                	14                         	14                                	401                        	210                      	0.571              	0.571                                             	0        	0        	0       	0       	5401.54                     	337.596                        	0.00                	0.000203591                         	0.000158282             
k6_N10_mem32K_40nm.xml	multiclock.blif	common_-sdc_file_sdc/samples/C.sdc	0.25                 	     	-1             	-1          	-1       	-1            	-1          	-1          	-1         	-1      	-1         	2      	5     	0           	0       	success   	v8.0.0-2808-g534e35fc1	release IPO VTR_ASSERT_LEVEL=2	GNU 8.4.0 on Linux-3.10.0-1127.18.2.el7.x86_64 x86_64	2020-09-13T17:39:59	lnissrv4.eng.utah.edu	/research/ece/lnis/USERS/tang/github/vtr-verilog-to-routing/vtr_flow/tasks/regression_tests/vtr_reg_strong/strong_sdc/run002/k6_N10_mem32K_40nm.xml/multiclock.blif/common_-sdc_file_sdc/samples/C.sdc	18336      	5                 	3                  	11                 	14                   	2                 	9                   	10                    	4           	4            	16               	clb                      	auto       	0.01     	16                   	0.02      	0.00             	0.569757      	-1.88754            	-0.569757           	0.571                                                        	1.213e-05                        	5.524e-06            	0.00174783                      	0.000835339         	8             	26               	4                                     	107788                	107788               	4794.78                          	299.674                             	0.01                     	0.00207447                               	0.00107184                   	19                         	8                                	26                         	26                                	644                        	354                      	0.717991           	0.571                                             	-2.35413 	-0.717991	0       	0       	5401.54                     	337.596                        	0.00                	0.000312758                         	0.000227237             
k6_N10_mem32K_40nm.xml	multiclock.blif	common_-sdc_file_sdc/samples/D.sdc	0.20                 	     	-1             	-1          	-1       	-1            	-1          	-1          	-1         	-1      	-1         	2      	5     	0           	0       	success   	v8.0.0-2808-g534e35fc1	release IPO VTR_ASSERT_LEVEL=2	GNU 8.4.0 on Linux-3.10.0-1127.18.2.el7.x86_64 x86_64	2020-09-13T17:39:59	lnissrv4.eng.utah.edu	/research/ece/lnis/USERS/tang/github/vtr-verilog-to-routing/vtr_flow/tasks/regression_tests/vtr_reg_strong/strong_sdc/run002/k6_N10_mem32K_40nm.xml/multiclock.blif/common_-sdc_file_sdc/samples/D.sdc	16288      	5                 	3                  	11                 	14                   	2                 	9                   	10                    	4           	4            	16               	clb                      	auto       	0.01     	16                   	0.02      	0.00             	1.56976       	-4.87541            	-1.56976            	0.571                                                        	1.4343e-05                       	6.598e-06            	0.0021016                       	0.00104517          	8             	26               	10                                    	107788                	107788               	4794.78                          	299.674                             	0.01                     	0.00265992                               	0.00142144                   	17                         	4                                	11                         	11                                	256                        	116                      	1.57153            	0.571                                             	-4.90021 	-1.57153 	0       	0       	5401.54                     	337.596                        	0.00                	0.000286736                         	0.000215081             
k6_N10_mem32K_40nm.xml	multiclock.blif	common_-sdc_file_sdc/samples/E.sdc	0.21                 	     	-1             	-1          	-1       	-1            	-1          	-1          	-1         	-1      	-1         	2      	5     	0           	0       	success   	v8.0.0-2808-g534e35fc1	release IPO VTR_ASSERT_LEVEL=2	GNU 8.4.0 on Linux-3.10.0-1127.18.2.el7.x86_64 x86_64	2020-09-13T17:39:59	lnissrv4.eng.utah.edu	/research/ece/lnis/USERS/tang/github/vtr-verilog-to-routing/vtr_flow/tasks/regression_tests/vtr_reg_strong/strong_sdc/run002/k6_N10_mem32K_40nm.xml/multiclock.blif/common_-sdc_file_sdc/samples/E.sdc	18336      	5                 	3                  	11                 	14                   	2                 	9                   	10                    	4           	4            	16               	clb                      	auto       	0.01     	16                   	0.02      	0.00             	1.37313       	-2.68253            	-1.37313            	0.571                                                        	1.3262e-05                       	6.572e-06            	0.00186082                      	0.000984416         	6             	24               	29                                    	107788                	107788               	3417.33                          	213.583                             	0.01                     	0.00269024                               	0.0015477                    	18                         	2                                	11                         	11                                	260                        	129                      	1.39454            	0.571                                             	-2.70748 	-1.39454 	0       	0       	4794.78                     	299.674                        	0.00                	0.00023294                          	0.000178247             
k6_N10_mem32K_40nm.xml	multiclock.blif	common_-sdc_file_sdc/samples/F.sdc	0.20                 	     	-1             	-1          	-1       	-1            	-1          	-1          	-1         	-1      	-1         	2      	5     	0           	0       	success   	v8.0.0-2808-g534e35fc1	release IPO VTR_ASSERT_LEVEL=2	GNU 8.4.0 on Linux-3.10.0-1127.18.2.el7.x86_64 x86_64	2020-09-13T17:39:59	lnissrv4.eng.utah.edu	/research/ece/lnis/USERS/tang/github/vtr-verilog-to-routing/vtr_flow/tasks/regression_tests/vtr_reg_strong/strong_sdc/run002/k6_N10_mem32K_40nm.xml/multiclock.blif/common_-sdc_file_sdc/samples/F.sdc	16292      	5                 	3                  	11                 	14                   	2                 	9                   	10                    	4           	4            	16               	clb                      	auto       	0.01     	16                   	0.02      	0.00             	0.0697572     	0                   	0                   	0.571                                                        	9.72e-06                         	5.627e-06            	0.00162859                      	0.00090061          	8             	23               	3                                     	107788                	107788               	4794.78                          	299.674                             	0.01                     	0.00195504                               	0.00115006                   	27                         	3                                	14                         	14                                	507                        	328                      	0.0724097          	0.571                                             	0        	0        	0       	0       	5401.54                     	337.596                        	0.00                	0.000258336                         	0.000202665             
