#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001bfe0736cf0 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v000001bfe077bd30_0 .net "PC", 31 0, v000001bfe07758a0_0;  1 drivers
v000001bfe077bf10_0 .var "clk", 0 0;
v000001bfe077a610_0 .net "clkout", 0 0, L_000001bfe077c390;  1 drivers
v000001bfe077ae30_0 .net "cycles_consumed", 31 0, v000001bfe077a890_0;  1 drivers
v000001bfe077b0b0_0 .var "rst", 0 0;
S_000001bfe0737010 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_000001bfe0736cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_000001bfe074f3d0 .param/l "RType" 0 4 2, C4<000000>;
P_000001bfe074f408 .param/l "add" 0 4 5, C4<100000>;
P_000001bfe074f440 .param/l "addi" 0 4 8, C4<001000>;
P_000001bfe074f478 .param/l "addu" 0 4 5, C4<100001>;
P_000001bfe074f4b0 .param/l "and_" 0 4 5, C4<100100>;
P_000001bfe074f4e8 .param/l "andi" 0 4 8, C4<001100>;
P_000001bfe074f520 .param/l "beq" 0 4 10, C4<000100>;
P_000001bfe074f558 .param/l "bne" 0 4 10, C4<000101>;
P_000001bfe074f590 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001bfe074f5c8 .param/l "j" 0 4 12, C4<000010>;
P_000001bfe074f600 .param/l "jal" 0 4 12, C4<000011>;
P_000001bfe074f638 .param/l "jr" 0 4 6, C4<001000>;
P_000001bfe074f670 .param/l "lw" 0 4 8, C4<100011>;
P_000001bfe074f6a8 .param/l "nor_" 0 4 5, C4<100111>;
P_000001bfe074f6e0 .param/l "or_" 0 4 5, C4<100101>;
P_000001bfe074f718 .param/l "ori" 0 4 8, C4<001101>;
P_000001bfe074f750 .param/l "sgt" 0 4 6, C4<101011>;
P_000001bfe074f788 .param/l "sll" 0 4 6, C4<000000>;
P_000001bfe074f7c0 .param/l "slt" 0 4 5, C4<101010>;
P_000001bfe074f7f8 .param/l "slti" 0 4 8, C4<101010>;
P_000001bfe074f830 .param/l "srl" 0 4 6, C4<000010>;
P_000001bfe074f868 .param/l "sub" 0 4 5, C4<100010>;
P_000001bfe074f8a0 .param/l "subu" 0 4 5, C4<100011>;
P_000001bfe074f8d8 .param/l "sw" 0 4 8, C4<101011>;
P_000001bfe074f910 .param/l "xor_" 0 4 5, C4<100110>;
P_000001bfe074f948 .param/l "xori" 0 4 8, C4<001110>;
L_000001bfe077c080 .functor NOT 1, v000001bfe077b0b0_0, C4<0>, C4<0>, C4<0>;
L_000001bfe077cb00 .functor NOT 1, v000001bfe077b0b0_0, C4<0>, C4<0>, C4<0>;
L_000001bfe077c5c0 .functor NOT 1, v000001bfe077b0b0_0, C4<0>, C4<0>, C4<0>;
L_000001bfe077c7f0 .functor NOT 1, v000001bfe077b0b0_0, C4<0>, C4<0>, C4<0>;
L_000001bfe077c8d0 .functor NOT 1, v000001bfe077b0b0_0, C4<0>, C4<0>, C4<0>;
L_000001bfe077cd30 .functor NOT 1, v000001bfe077b0b0_0, C4<0>, C4<0>, C4<0>;
L_000001bfe077c550 .functor NOT 1, v000001bfe077b0b0_0, C4<0>, C4<0>, C4<0>;
L_000001bfe077c320 .functor NOT 1, v000001bfe077b0b0_0, C4<0>, C4<0>, C4<0>;
L_000001bfe077c390 .functor OR 1, v000001bfe077bf10_0, v000001bfe0744390_0, C4<0>, C4<0>;
L_000001bfe077c630 .functor OR 1, L_000001bfe07feca0, L_000001bfe07ff240, C4<0>, C4<0>;
L_000001bfe077c400 .functor AND 1, L_000001bfe07fef20, L_000001bfe07fe5c0, C4<1>, C4<1>;
L_000001bfe077cef0 .functor NOT 1, v000001bfe077b0b0_0, C4<0>, C4<0>, C4<0>;
L_000001bfe077c240 .functor OR 1, L_000001bfe07fe3e0, L_000001bfe07ff060, C4<0>, C4<0>;
L_000001bfe077cc50 .functor OR 1, L_000001bfe077c240, L_000001bfe07fe480, C4<0>, C4<0>;
L_000001bfe077c2b0 .functor OR 1, L_000001bfe07ff9c0, L_000001bfe0810f40, C4<0>, C4<0>;
L_000001bfe077ce80 .functor AND 1, L_000001bfe07ff920, L_000001bfe077c2b0, C4<1>, C4<1>;
L_000001bfe077c470 .functor OR 1, L_000001bfe0811300, L_000001bfe080ff00, C4<0>, C4<0>;
L_000001bfe077c6a0 .functor AND 1, L_000001bfe0811080, L_000001bfe077c470, C4<1>, C4<1>;
L_000001bfe077c9b0 .functor NOT 1, L_000001bfe077c390, C4<0>, C4<0>, C4<0>;
v000001bfe0775bc0_0 .net "ALUOp", 3 0, v000001bfe0742810_0;  1 drivers
v000001bfe0775d00_0 .net "ALUResult", 31 0, v000001bfe0774b80_0;  1 drivers
v000001bfe0775da0_0 .net "ALUSrc", 0 0, v000001bfe07426d0_0;  1 drivers
v000001bfe07776d0_0 .net "ALUin2", 31 0, L_000001bfe08114e0;  1 drivers
v000001bfe0776a50_0 .net "MemReadEn", 0 0, v000001bfe0742e50_0;  1 drivers
v000001bfe0776370_0 .net "MemWriteEn", 0 0, v000001bfe0742bd0_0;  1 drivers
v000001bfe07765f0_0 .net "MemtoReg", 0 0, v000001bfe0744250_0;  1 drivers
v000001bfe07779f0_0 .net "PC", 31 0, v000001bfe07758a0_0;  alias, 1 drivers
v000001bfe0777950_0 .net "PCPlus1", 31 0, L_000001bfe07ff420;  1 drivers
v000001bfe0776730_0 .net "PCsrc", 0 0, v000001bfe0774c20_0;  1 drivers
v000001bfe0777b30_0 .net "RegDst", 0 0, v000001bfe07442f0_0;  1 drivers
v000001bfe0777770_0 .net "RegWriteEn", 0 0, v000001bfe0743f30_0;  1 drivers
v000001bfe0777a90_0 .net "WriteRegister", 4 0, L_000001bfe07ffce0;  1 drivers
v000001bfe0777bd0_0 .net *"_ivl_0", 0 0, L_000001bfe077c080;  1 drivers
L_000001bfe07b1ec0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001bfe07767d0_0 .net/2u *"_ivl_10", 4 0, L_000001bfe07b1ec0;  1 drivers
L_000001bfe07b22b0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bfe0776af0_0 .net *"_ivl_101", 15 0, L_000001bfe07b22b0;  1 drivers
v000001bfe0776410_0 .net *"_ivl_102", 31 0, L_000001bfe07ff7e0;  1 drivers
L_000001bfe07b22f8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bfe0777630_0 .net *"_ivl_105", 25 0, L_000001bfe07b22f8;  1 drivers
L_000001bfe07b2340 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bfe0776550_0 .net/2u *"_ivl_106", 31 0, L_000001bfe07b2340;  1 drivers
v000001bfe0776870_0 .net *"_ivl_108", 0 0, L_000001bfe07fef20;  1 drivers
L_000001bfe07b2388 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001bfe0777ef0_0 .net/2u *"_ivl_110", 5 0, L_000001bfe07b2388;  1 drivers
v000001bfe07764b0_0 .net *"_ivl_112", 0 0, L_000001bfe07fe5c0;  1 drivers
v000001bfe0777d10_0 .net *"_ivl_115", 0 0, L_000001bfe077c400;  1 drivers
v000001bfe07778b0_0 .net *"_ivl_116", 47 0, L_000001bfe07ff380;  1 drivers
L_000001bfe07b23d0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bfe0777090_0 .net *"_ivl_119", 15 0, L_000001bfe07b23d0;  1 drivers
L_000001bfe07b1f08 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001bfe07773b0_0 .net/2u *"_ivl_12", 5 0, L_000001bfe07b1f08;  1 drivers
v000001bfe0776e10_0 .net *"_ivl_120", 47 0, L_000001bfe07fe980;  1 drivers
L_000001bfe07b2418 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bfe0776d70_0 .net *"_ivl_123", 15 0, L_000001bfe07b2418;  1 drivers
v000001bfe0776050_0 .net *"_ivl_125", 0 0, L_000001bfe07fe840;  1 drivers
v000001bfe0776690_0 .net *"_ivl_126", 31 0, L_000001bfe07ff2e0;  1 drivers
v000001bfe0776190_0 .net *"_ivl_128", 47 0, L_000001bfe07ff560;  1 drivers
v000001bfe0776910_0 .net *"_ivl_130", 47 0, L_000001bfe07ffba0;  1 drivers
v000001bfe07769b0_0 .net *"_ivl_132", 47 0, L_000001bfe07fede0;  1 drivers
v000001bfe0776b90_0 .net *"_ivl_134", 47 0, L_000001bfe07fed40;  1 drivers
v000001bfe0777c70_0 .net *"_ivl_14", 0 0, L_000001bfe077af70;  1 drivers
v000001bfe0777130_0 .net *"_ivl_140", 0 0, L_000001bfe077cef0;  1 drivers
L_000001bfe07b24a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bfe0777310_0 .net/2u *"_ivl_142", 31 0, L_000001bfe07b24a8;  1 drivers
L_000001bfe07b2580 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000001bfe0777590_0 .net/2u *"_ivl_146", 5 0, L_000001bfe07b2580;  1 drivers
v000001bfe0777e50_0 .net *"_ivl_148", 0 0, L_000001bfe07fe3e0;  1 drivers
L_000001bfe07b25c8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000001bfe07760f0_0 .net/2u *"_ivl_150", 5 0, L_000001bfe07b25c8;  1 drivers
v000001bfe0776230_0 .net *"_ivl_152", 0 0, L_000001bfe07ff060;  1 drivers
v000001bfe0776c30_0 .net *"_ivl_155", 0 0, L_000001bfe077c240;  1 drivers
L_000001bfe07b2610 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000001bfe0776cd0_0 .net/2u *"_ivl_156", 5 0, L_000001bfe07b2610;  1 drivers
v000001bfe07771d0_0 .net *"_ivl_158", 0 0, L_000001bfe07fe480;  1 drivers
L_000001bfe07b1f50 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001bfe07762d0_0 .net/2u *"_ivl_16", 4 0, L_000001bfe07b1f50;  1 drivers
v000001bfe0777270_0 .net *"_ivl_161", 0 0, L_000001bfe077cc50;  1 drivers
L_000001bfe07b2658 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bfe0777db0_0 .net/2u *"_ivl_162", 15 0, L_000001bfe07b2658;  1 drivers
v000001bfe0777450_0 .net *"_ivl_164", 31 0, L_000001bfe07fe520;  1 drivers
v000001bfe07774f0_0 .net *"_ivl_167", 0 0, L_000001bfe07feac0;  1 drivers
v000001bfe0776eb0_0 .net *"_ivl_168", 15 0, L_000001bfe07feb60;  1 drivers
v000001bfe0776f50_0 .net *"_ivl_170", 31 0, L_000001bfe07ff100;  1 drivers
v000001bfe0776ff0_0 .net *"_ivl_174", 31 0, L_000001bfe07ff6a0;  1 drivers
L_000001bfe07b26a0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bfe0777810_0 .net *"_ivl_177", 25 0, L_000001bfe07b26a0;  1 drivers
L_000001bfe07b26e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bfe07784c0_0 .net/2u *"_ivl_178", 31 0, L_000001bfe07b26e8;  1 drivers
v000001bfe0779460_0 .net *"_ivl_180", 0 0, L_000001bfe07ff920;  1 drivers
L_000001bfe07b2730 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001bfe0778380_0 .net/2u *"_ivl_182", 5 0, L_000001bfe07b2730;  1 drivers
v000001bfe0778420_0 .net *"_ivl_184", 0 0, L_000001bfe07ff9c0;  1 drivers
L_000001bfe07b2778 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001bfe07798c0_0 .net/2u *"_ivl_186", 5 0, L_000001bfe07b2778;  1 drivers
v000001bfe0778e20_0 .net *"_ivl_188", 0 0, L_000001bfe0810f40;  1 drivers
v000001bfe0779000_0 .net *"_ivl_19", 4 0, L_000001bfe077a1b0;  1 drivers
v000001bfe0778ec0_0 .net *"_ivl_191", 0 0, L_000001bfe077c2b0;  1 drivers
v000001bfe0779e60_0 .net *"_ivl_193", 0 0, L_000001bfe077ce80;  1 drivers
L_000001bfe07b27c0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001bfe0779c80_0 .net/2u *"_ivl_194", 5 0, L_000001bfe07b27c0;  1 drivers
v000001bfe0779500_0 .net *"_ivl_196", 0 0, L_000001bfe0810cc0;  1 drivers
L_000001bfe07b2808 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001bfe0778560_0 .net/2u *"_ivl_198", 31 0, L_000001bfe07b2808;  1 drivers
L_000001bfe07b1e78 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001bfe0778f60_0 .net/2u *"_ivl_2", 5 0, L_000001bfe07b1e78;  1 drivers
v000001bfe0779d20_0 .net *"_ivl_20", 4 0, L_000001bfe077aed0;  1 drivers
v000001bfe0778880_0 .net *"_ivl_200", 31 0, L_000001bfe0810d60;  1 drivers
v000001bfe0779280_0 .net *"_ivl_204", 31 0, L_000001bfe0811580;  1 drivers
L_000001bfe07b2850 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bfe07790a0_0 .net *"_ivl_207", 25 0, L_000001bfe07b2850;  1 drivers
L_000001bfe07b2898 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bfe07791e0_0 .net/2u *"_ivl_208", 31 0, L_000001bfe07b2898;  1 drivers
v000001bfe0779a00_0 .net *"_ivl_210", 0 0, L_000001bfe0811080;  1 drivers
L_000001bfe07b28e0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001bfe0779640_0 .net/2u *"_ivl_212", 5 0, L_000001bfe07b28e0;  1 drivers
v000001bfe0778a60_0 .net *"_ivl_214", 0 0, L_000001bfe0811300;  1 drivers
L_000001bfe07b2928 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001bfe0779aa0_0 .net/2u *"_ivl_216", 5 0, L_000001bfe07b2928;  1 drivers
v000001bfe0779320_0 .net *"_ivl_218", 0 0, L_000001bfe080ff00;  1 drivers
v000001bfe0778ce0_0 .net *"_ivl_221", 0 0, L_000001bfe077c470;  1 drivers
v000001bfe0778d80_0 .net *"_ivl_223", 0 0, L_000001bfe077c6a0;  1 drivers
L_000001bfe07b2970 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001bfe0778600_0 .net/2u *"_ivl_224", 5 0, L_000001bfe07b2970;  1 drivers
v000001bfe0779140_0 .net *"_ivl_226", 0 0, L_000001bfe0811440;  1 drivers
v000001bfe0778100_0 .net *"_ivl_228", 31 0, L_000001bfe0810400;  1 drivers
v000001bfe0778240_0 .net *"_ivl_24", 0 0, L_000001bfe077c5c0;  1 drivers
L_000001bfe07b1f98 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001bfe07786a0_0 .net/2u *"_ivl_26", 4 0, L_000001bfe07b1f98;  1 drivers
v000001bfe0778920_0 .net *"_ivl_29", 4 0, L_000001bfe077b3d0;  1 drivers
v000001bfe07793c0_0 .net *"_ivl_32", 0 0, L_000001bfe077c7f0;  1 drivers
L_000001bfe07b1fe0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001bfe0778c40_0 .net/2u *"_ivl_34", 4 0, L_000001bfe07b1fe0;  1 drivers
v000001bfe07795a0_0 .net *"_ivl_37", 4 0, L_000001bfe077b970;  1 drivers
v000001bfe07796e0_0 .net *"_ivl_40", 0 0, L_000001bfe077c8d0;  1 drivers
L_000001bfe07b2028 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bfe0779780_0 .net/2u *"_ivl_42", 15 0, L_000001bfe07b2028;  1 drivers
v000001bfe0779b40_0 .net *"_ivl_45", 15 0, L_000001bfe07fdf80;  1 drivers
v000001bfe0779820_0 .net *"_ivl_48", 0 0, L_000001bfe077cd30;  1 drivers
v000001bfe0779be0_0 .net *"_ivl_5", 5 0, L_000001bfe077b330;  1 drivers
L_000001bfe07b2070 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bfe0779dc0_0 .net/2u *"_ivl_50", 36 0, L_000001bfe07b2070;  1 drivers
L_000001bfe07b20b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bfe07781a0_0 .net/2u *"_ivl_52", 31 0, L_000001bfe07b20b8;  1 drivers
v000001bfe07787e0_0 .net *"_ivl_55", 4 0, L_000001bfe07ffb00;  1 drivers
v000001bfe0778740_0 .net *"_ivl_56", 36 0, L_000001bfe07ffc40;  1 drivers
v000001bfe0779f00_0 .net *"_ivl_58", 36 0, L_000001bfe07ff1a0;  1 drivers
v000001bfe0779960_0 .net *"_ivl_62", 0 0, L_000001bfe077c550;  1 drivers
L_000001bfe07b2100 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001bfe07789c0_0 .net/2u *"_ivl_64", 5 0, L_000001bfe07b2100;  1 drivers
v000001bfe0778060_0 .net *"_ivl_67", 5 0, L_000001bfe07ffa60;  1 drivers
v000001bfe07782e0_0 .net *"_ivl_70", 0 0, L_000001bfe077c320;  1 drivers
L_000001bfe07b2148 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bfe0778b00_0 .net/2u *"_ivl_72", 57 0, L_000001bfe07b2148;  1 drivers
L_000001bfe07b2190 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bfe0778ba0_0 .net/2u *"_ivl_74", 31 0, L_000001bfe07b2190;  1 drivers
v000001bfe077a070_0 .net *"_ivl_77", 25 0, L_000001bfe07fe0c0;  1 drivers
v000001bfe077b650_0 .net *"_ivl_78", 57 0, L_000001bfe07fe200;  1 drivers
v000001bfe077a390_0 .net *"_ivl_8", 0 0, L_000001bfe077cb00;  1 drivers
v000001bfe077ab10_0 .net *"_ivl_80", 57 0, L_000001bfe07fe7a0;  1 drivers
L_000001bfe07b21d8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001bfe077a430_0 .net/2u *"_ivl_84", 31 0, L_000001bfe07b21d8;  1 drivers
L_000001bfe07b2220 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001bfe077abb0_0 .net/2u *"_ivl_88", 5 0, L_000001bfe07b2220;  1 drivers
v000001bfe077a250_0 .net *"_ivl_90", 0 0, L_000001bfe07feca0;  1 drivers
L_000001bfe07b2268 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001bfe077b010_0 .net/2u *"_ivl_92", 5 0, L_000001bfe07b2268;  1 drivers
v000001bfe077b510_0 .net *"_ivl_94", 0 0, L_000001bfe07ff240;  1 drivers
v000001bfe077a110_0 .net *"_ivl_97", 0 0, L_000001bfe077c630;  1 drivers
v000001bfe077a4d0_0 .net *"_ivl_98", 47 0, L_000001bfe07fea20;  1 drivers
v000001bfe077b5b0_0 .net "adderResult", 31 0, L_000001bfe07fefc0;  1 drivers
v000001bfe077ba10_0 .net "address", 31 0, L_000001bfe07ff4c0;  1 drivers
v000001bfe077b150_0 .net "clk", 0 0, L_000001bfe077c390;  alias, 1 drivers
v000001bfe077a890_0 .var "cycles_consumed", 31 0;
v000001bfe077a570_0 .net "extImm", 31 0, L_000001bfe07ff600;  1 drivers
v000001bfe077bab0_0 .net "funct", 5 0, L_000001bfe07fdee0;  1 drivers
v000001bfe077bbf0_0 .net "hlt", 0 0, v000001bfe0744390_0;  1 drivers
v000001bfe077b1f0_0 .net "imm", 15 0, L_000001bfe07ffd80;  1 drivers
v000001bfe077a930_0 .net "immediate", 31 0, L_000001bfe0810e00;  1 drivers
v000001bfe077a9d0_0 .net "input_clk", 0 0, v000001bfe077bf10_0;  1 drivers
v000001bfe077b6f0_0 .net "instruction", 31 0, L_000001bfe07ff740;  1 drivers
v000001bfe077b790_0 .net "memoryReadData", 31 0, v000001bfe07744a0_0;  1 drivers
v000001bfe077a6b0_0 .net "nextPC", 31 0, L_000001bfe07fe160;  1 drivers
v000001bfe077aa70_0 .net "opcode", 5 0, L_000001bfe077b8d0;  1 drivers
v000001bfe077a2f0_0 .net "rd", 4 0, L_000001bfe077b830;  1 drivers
v000001bfe077ac50_0 .net "readData1", 31 0, L_000001bfe077c940;  1 drivers
v000001bfe077bb50_0 .net "readData1_w", 31 0, L_000001bfe0811c60;  1 drivers
v000001bfe077b290_0 .net "readData2", 31 0, L_000001bfe077c0f0;  1 drivers
v000001bfe077a750_0 .net "rs", 4 0, L_000001bfe077b470;  1 drivers
v000001bfe077bdd0_0 .net "rst", 0 0, v000001bfe077b0b0_0;  1 drivers
v000001bfe077bc90_0 .net "rt", 4 0, L_000001bfe07ff880;  1 drivers
v000001bfe077a7f0_0 .net "shamt", 31 0, L_000001bfe07fe660;  1 drivers
v000001bfe077acf0_0 .net "wire_instruction", 31 0, L_000001bfe077ca20;  1 drivers
v000001bfe077ad90_0 .net "writeData", 31 0, L_000001bfe08104a0;  1 drivers
v000001bfe077be70_0 .net "zero", 0 0, L_000001bfe0810ea0;  1 drivers
L_000001bfe077b330 .part L_000001bfe07ff740, 26, 6;
L_000001bfe077b8d0 .functor MUXZ 6, L_000001bfe077b330, L_000001bfe07b1e78, L_000001bfe077c080, C4<>;
L_000001bfe077af70 .cmp/eq 6, L_000001bfe077b8d0, L_000001bfe07b1f08;
L_000001bfe077a1b0 .part L_000001bfe07ff740, 11, 5;
L_000001bfe077aed0 .functor MUXZ 5, L_000001bfe077a1b0, L_000001bfe07b1f50, L_000001bfe077af70, C4<>;
L_000001bfe077b830 .functor MUXZ 5, L_000001bfe077aed0, L_000001bfe07b1ec0, L_000001bfe077cb00, C4<>;
L_000001bfe077b3d0 .part L_000001bfe07ff740, 21, 5;
L_000001bfe077b470 .functor MUXZ 5, L_000001bfe077b3d0, L_000001bfe07b1f98, L_000001bfe077c5c0, C4<>;
L_000001bfe077b970 .part L_000001bfe07ff740, 16, 5;
L_000001bfe07ff880 .functor MUXZ 5, L_000001bfe077b970, L_000001bfe07b1fe0, L_000001bfe077c7f0, C4<>;
L_000001bfe07fdf80 .part L_000001bfe07ff740, 0, 16;
L_000001bfe07ffd80 .functor MUXZ 16, L_000001bfe07fdf80, L_000001bfe07b2028, L_000001bfe077c8d0, C4<>;
L_000001bfe07ffb00 .part L_000001bfe07ff740, 6, 5;
L_000001bfe07ffc40 .concat [ 5 32 0 0], L_000001bfe07ffb00, L_000001bfe07b20b8;
L_000001bfe07ff1a0 .functor MUXZ 37, L_000001bfe07ffc40, L_000001bfe07b2070, L_000001bfe077cd30, C4<>;
L_000001bfe07fe660 .part L_000001bfe07ff1a0, 0, 32;
L_000001bfe07ffa60 .part L_000001bfe07ff740, 0, 6;
L_000001bfe07fdee0 .functor MUXZ 6, L_000001bfe07ffa60, L_000001bfe07b2100, L_000001bfe077c550, C4<>;
L_000001bfe07fe0c0 .part L_000001bfe07ff740, 0, 26;
L_000001bfe07fe200 .concat [ 26 32 0 0], L_000001bfe07fe0c0, L_000001bfe07b2190;
L_000001bfe07fe7a0 .functor MUXZ 58, L_000001bfe07fe200, L_000001bfe07b2148, L_000001bfe077c320, C4<>;
L_000001bfe07ff4c0 .part L_000001bfe07fe7a0, 0, 32;
L_000001bfe07ff420 .arith/sum 32, v000001bfe07758a0_0, L_000001bfe07b21d8;
L_000001bfe07feca0 .cmp/eq 6, L_000001bfe077b8d0, L_000001bfe07b2220;
L_000001bfe07ff240 .cmp/eq 6, L_000001bfe077b8d0, L_000001bfe07b2268;
L_000001bfe07fea20 .concat [ 32 16 0 0], L_000001bfe07ff4c0, L_000001bfe07b22b0;
L_000001bfe07ff7e0 .concat [ 6 26 0 0], L_000001bfe077b8d0, L_000001bfe07b22f8;
L_000001bfe07fef20 .cmp/eq 32, L_000001bfe07ff7e0, L_000001bfe07b2340;
L_000001bfe07fe5c0 .cmp/eq 6, L_000001bfe07fdee0, L_000001bfe07b2388;
L_000001bfe07ff380 .concat [ 32 16 0 0], L_000001bfe077c940, L_000001bfe07b23d0;
L_000001bfe07fe980 .concat [ 32 16 0 0], v000001bfe07758a0_0, L_000001bfe07b2418;
L_000001bfe07fe840 .part L_000001bfe07ffd80, 15, 1;
LS_000001bfe07ff2e0_0_0 .concat [ 1 1 1 1], L_000001bfe07fe840, L_000001bfe07fe840, L_000001bfe07fe840, L_000001bfe07fe840;
LS_000001bfe07ff2e0_0_4 .concat [ 1 1 1 1], L_000001bfe07fe840, L_000001bfe07fe840, L_000001bfe07fe840, L_000001bfe07fe840;
LS_000001bfe07ff2e0_0_8 .concat [ 1 1 1 1], L_000001bfe07fe840, L_000001bfe07fe840, L_000001bfe07fe840, L_000001bfe07fe840;
LS_000001bfe07ff2e0_0_12 .concat [ 1 1 1 1], L_000001bfe07fe840, L_000001bfe07fe840, L_000001bfe07fe840, L_000001bfe07fe840;
LS_000001bfe07ff2e0_0_16 .concat [ 1 1 1 1], L_000001bfe07fe840, L_000001bfe07fe840, L_000001bfe07fe840, L_000001bfe07fe840;
LS_000001bfe07ff2e0_0_20 .concat [ 1 1 1 1], L_000001bfe07fe840, L_000001bfe07fe840, L_000001bfe07fe840, L_000001bfe07fe840;
LS_000001bfe07ff2e0_0_24 .concat [ 1 1 1 1], L_000001bfe07fe840, L_000001bfe07fe840, L_000001bfe07fe840, L_000001bfe07fe840;
LS_000001bfe07ff2e0_0_28 .concat [ 1 1 1 1], L_000001bfe07fe840, L_000001bfe07fe840, L_000001bfe07fe840, L_000001bfe07fe840;
LS_000001bfe07ff2e0_1_0 .concat [ 4 4 4 4], LS_000001bfe07ff2e0_0_0, LS_000001bfe07ff2e0_0_4, LS_000001bfe07ff2e0_0_8, LS_000001bfe07ff2e0_0_12;
LS_000001bfe07ff2e0_1_4 .concat [ 4 4 4 4], LS_000001bfe07ff2e0_0_16, LS_000001bfe07ff2e0_0_20, LS_000001bfe07ff2e0_0_24, LS_000001bfe07ff2e0_0_28;
L_000001bfe07ff2e0 .concat [ 16 16 0 0], LS_000001bfe07ff2e0_1_0, LS_000001bfe07ff2e0_1_4;
L_000001bfe07ff560 .concat [ 16 32 0 0], L_000001bfe07ffd80, L_000001bfe07ff2e0;
L_000001bfe07ffba0 .arith/sum 48, L_000001bfe07fe980, L_000001bfe07ff560;
L_000001bfe07fede0 .functor MUXZ 48, L_000001bfe07ffba0, L_000001bfe07ff380, L_000001bfe077c400, C4<>;
L_000001bfe07fed40 .functor MUXZ 48, L_000001bfe07fede0, L_000001bfe07fea20, L_000001bfe077c630, C4<>;
L_000001bfe07fefc0 .part L_000001bfe07fed40, 0, 32;
L_000001bfe07fe160 .functor MUXZ 32, L_000001bfe07ff420, L_000001bfe07fefc0, v000001bfe0774c20_0, C4<>;
L_000001bfe07ff740 .functor MUXZ 32, L_000001bfe077ca20, L_000001bfe07b24a8, L_000001bfe077cef0, C4<>;
L_000001bfe07fe3e0 .cmp/eq 6, L_000001bfe077b8d0, L_000001bfe07b2580;
L_000001bfe07ff060 .cmp/eq 6, L_000001bfe077b8d0, L_000001bfe07b25c8;
L_000001bfe07fe480 .cmp/eq 6, L_000001bfe077b8d0, L_000001bfe07b2610;
L_000001bfe07fe520 .concat [ 16 16 0 0], L_000001bfe07ffd80, L_000001bfe07b2658;
L_000001bfe07feac0 .part L_000001bfe07ffd80, 15, 1;
LS_000001bfe07feb60_0_0 .concat [ 1 1 1 1], L_000001bfe07feac0, L_000001bfe07feac0, L_000001bfe07feac0, L_000001bfe07feac0;
LS_000001bfe07feb60_0_4 .concat [ 1 1 1 1], L_000001bfe07feac0, L_000001bfe07feac0, L_000001bfe07feac0, L_000001bfe07feac0;
LS_000001bfe07feb60_0_8 .concat [ 1 1 1 1], L_000001bfe07feac0, L_000001bfe07feac0, L_000001bfe07feac0, L_000001bfe07feac0;
LS_000001bfe07feb60_0_12 .concat [ 1 1 1 1], L_000001bfe07feac0, L_000001bfe07feac0, L_000001bfe07feac0, L_000001bfe07feac0;
L_000001bfe07feb60 .concat [ 4 4 4 4], LS_000001bfe07feb60_0_0, LS_000001bfe07feb60_0_4, LS_000001bfe07feb60_0_8, LS_000001bfe07feb60_0_12;
L_000001bfe07ff100 .concat [ 16 16 0 0], L_000001bfe07ffd80, L_000001bfe07feb60;
L_000001bfe07ff600 .functor MUXZ 32, L_000001bfe07ff100, L_000001bfe07fe520, L_000001bfe077cc50, C4<>;
L_000001bfe07ff6a0 .concat [ 6 26 0 0], L_000001bfe077b8d0, L_000001bfe07b26a0;
L_000001bfe07ff920 .cmp/eq 32, L_000001bfe07ff6a0, L_000001bfe07b26e8;
L_000001bfe07ff9c0 .cmp/eq 6, L_000001bfe07fdee0, L_000001bfe07b2730;
L_000001bfe0810f40 .cmp/eq 6, L_000001bfe07fdee0, L_000001bfe07b2778;
L_000001bfe0810cc0 .cmp/eq 6, L_000001bfe077b8d0, L_000001bfe07b27c0;
L_000001bfe0810d60 .functor MUXZ 32, L_000001bfe07ff600, L_000001bfe07b2808, L_000001bfe0810cc0, C4<>;
L_000001bfe0810e00 .functor MUXZ 32, L_000001bfe0810d60, L_000001bfe07fe660, L_000001bfe077ce80, C4<>;
L_000001bfe0811580 .concat [ 6 26 0 0], L_000001bfe077b8d0, L_000001bfe07b2850;
L_000001bfe0811080 .cmp/eq 32, L_000001bfe0811580, L_000001bfe07b2898;
L_000001bfe0811300 .cmp/eq 6, L_000001bfe07fdee0, L_000001bfe07b28e0;
L_000001bfe080ff00 .cmp/eq 6, L_000001bfe07fdee0, L_000001bfe07b2928;
L_000001bfe0811440 .cmp/eq 6, L_000001bfe077b8d0, L_000001bfe07b2970;
L_000001bfe0810400 .functor MUXZ 32, L_000001bfe077c940, v000001bfe07758a0_0, L_000001bfe0811440, C4<>;
L_000001bfe0811c60 .functor MUXZ 32, L_000001bfe0810400, L_000001bfe077c0f0, L_000001bfe077c6a0, C4<>;
S_000001bfe07371a0 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_000001bfe0737010;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001bfe073a890 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001bfe077c160 .functor NOT 1, v000001bfe07426d0_0, C4<0>, C4<0>, C4<0>;
v000001bfe07432b0_0 .net *"_ivl_0", 0 0, L_000001bfe077c160;  1 drivers
v000001bfe07441b0_0 .net "in1", 31 0, L_000001bfe077c0f0;  alias, 1 drivers
v000001bfe0742db0_0 .net "in2", 31 0, L_000001bfe0810e00;  alias, 1 drivers
v000001bfe07433f0_0 .net "out", 31 0, L_000001bfe08114e0;  alias, 1 drivers
v000001bfe0743df0_0 .net "s", 0 0, v000001bfe07426d0_0;  alias, 1 drivers
L_000001bfe08114e0 .functor MUXZ 32, L_000001bfe0810e00, L_000001bfe077c0f0, L_000001bfe077c160, C4<>;
S_000001bfe06769c0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_000001bfe0737010;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000001bfe0771a20 .param/l "RType" 0 4 2, C4<000000>;
P_000001bfe0771a58 .param/l "add" 0 4 5, C4<100000>;
P_000001bfe0771a90 .param/l "addi" 0 4 8, C4<001000>;
P_000001bfe0771ac8 .param/l "addu" 0 4 5, C4<100001>;
P_000001bfe0771b00 .param/l "and_" 0 4 5, C4<100100>;
P_000001bfe0771b38 .param/l "andi" 0 4 8, C4<001100>;
P_000001bfe0771b70 .param/l "beq" 0 4 10, C4<000100>;
P_000001bfe0771ba8 .param/l "bne" 0 4 10, C4<000101>;
P_000001bfe0771be0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001bfe0771c18 .param/l "j" 0 4 12, C4<000010>;
P_000001bfe0771c50 .param/l "jal" 0 4 12, C4<000011>;
P_000001bfe0771c88 .param/l "jr" 0 4 6, C4<001000>;
P_000001bfe0771cc0 .param/l "lw" 0 4 8, C4<100011>;
P_000001bfe0771cf8 .param/l "nor_" 0 4 5, C4<100111>;
P_000001bfe0771d30 .param/l "or_" 0 4 5, C4<100101>;
P_000001bfe0771d68 .param/l "ori" 0 4 8, C4<001101>;
P_000001bfe0771da0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001bfe0771dd8 .param/l "sll" 0 4 6, C4<000000>;
P_000001bfe0771e10 .param/l "slt" 0 4 5, C4<101010>;
P_000001bfe0771e48 .param/l "slti" 0 4 8, C4<101010>;
P_000001bfe0771e80 .param/l "srl" 0 4 6, C4<000010>;
P_000001bfe0771eb8 .param/l "sub" 0 4 5, C4<100010>;
P_000001bfe0771ef0 .param/l "subu" 0 4 5, C4<100011>;
P_000001bfe0771f28 .param/l "sw" 0 4 8, C4<101011>;
P_000001bfe0771f60 .param/l "xor_" 0 4 5, C4<100110>;
P_000001bfe0771f98 .param/l "xori" 0 4 8, C4<001110>;
v000001bfe0742810_0 .var "ALUOp", 3 0;
v000001bfe07426d0_0 .var "ALUSrc", 0 0;
v000001bfe0742e50_0 .var "MemReadEn", 0 0;
v000001bfe0742bd0_0 .var "MemWriteEn", 0 0;
v000001bfe0744250_0 .var "MemtoReg", 0 0;
v000001bfe07442f0_0 .var "RegDst", 0 0;
v000001bfe0743f30_0 .var "RegWriteEn", 0 0;
v000001bfe0742f90_0 .net "funct", 5 0, L_000001bfe07fdee0;  alias, 1 drivers
v000001bfe0744390_0 .var "hlt", 0 0;
v000001bfe0744430_0 .net "opcode", 5 0, L_000001bfe077b8d0;  alias, 1 drivers
v000001bfe07430d0_0 .net "rst", 0 0, v000001bfe077b0b0_0;  alias, 1 drivers
E_000001bfe073a090 .event anyedge, v000001bfe07430d0_0, v000001bfe0744430_0, v000001bfe0742f90_0;
S_000001bfe0676c10 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_000001bfe0737010;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000001bfe0739e50 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000001bfe077ca20 .functor BUFZ 32, L_000001bfe07fe700, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001bfe0743350_0 .net "Data_Out", 31 0, L_000001bfe077ca20;  alias, 1 drivers
v000001bfe07444d0 .array "InstMem", 0 1023, 31 0;
v000001bfe0743490_0 .net *"_ivl_0", 31 0, L_000001bfe07fe700;  1 drivers
v000001bfe0743670_0 .net *"_ivl_3", 9 0, L_000001bfe07fec00;  1 drivers
v000001bfe0743710_0 .net *"_ivl_4", 11 0, L_000001bfe07fe8e0;  1 drivers
L_000001bfe07b2460 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001bfe0742950_0 .net *"_ivl_7", 1 0, L_000001bfe07b2460;  1 drivers
v000001bfe0742a90_0 .net "addr", 31 0, v000001bfe07758a0_0;  alias, 1 drivers
v000001bfe0743530_0 .var/i "i", 31 0;
L_000001bfe07fe700 .array/port v000001bfe07444d0, L_000001bfe07fe8e0;
L_000001bfe07fec00 .part v000001bfe07758a0_0, 0, 10;
L_000001bfe07fe8e0 .concat [ 10 2 0 0], L_000001bfe07fec00, L_000001bfe07b2460;
S_000001bfe06e1320 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_000001bfe0737010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_000001bfe077c940 .functor BUFZ 32, L_000001bfe07fe020, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001bfe077c0f0 .functor BUFZ 32, L_000001bfe07fe340, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001bfe07428b0_0 .net *"_ivl_0", 31 0, L_000001bfe07fe020;  1 drivers
v000001bfe0742b30_0 .net *"_ivl_10", 6 0, L_000001bfe07fee80;  1 drivers
L_000001bfe07b2538 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001bfe0722ec0_0 .net *"_ivl_13", 1 0, L_000001bfe07b2538;  1 drivers
v000001bfe07233c0_0 .net *"_ivl_2", 6 0, L_000001bfe07fe2a0;  1 drivers
L_000001bfe07b24f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001bfe07751c0_0 .net *"_ivl_5", 1 0, L_000001bfe07b24f0;  1 drivers
v000001bfe0774ea0_0 .net *"_ivl_8", 31 0, L_000001bfe07fe340;  1 drivers
v000001bfe07740e0_0 .net "clk", 0 0, L_000001bfe077c390;  alias, 1 drivers
v000001bfe0774f40_0 .var/i "i", 31 0;
v000001bfe0774a40_0 .net "readData1", 31 0, L_000001bfe077c940;  alias, 1 drivers
v000001bfe0775300_0 .net "readData2", 31 0, L_000001bfe077c0f0;  alias, 1 drivers
v000001bfe0774180_0 .net "readRegister1", 4 0, L_000001bfe077b470;  alias, 1 drivers
v000001bfe07749a0_0 .net "readRegister2", 4 0, L_000001bfe07ff880;  alias, 1 drivers
v000001bfe0775c60 .array "registers", 31 0, 31 0;
v000001bfe0774540_0 .net "rst", 0 0, v000001bfe077b0b0_0;  alias, 1 drivers
v000001bfe07747c0_0 .net "we", 0 0, v000001bfe0743f30_0;  alias, 1 drivers
v000001bfe0775580_0 .net "writeData", 31 0, L_000001bfe08104a0;  alias, 1 drivers
v000001bfe0774fe0_0 .net "writeRegister", 4 0, L_000001bfe07ffce0;  alias, 1 drivers
E_000001bfe073a0d0/0 .event negedge, v000001bfe07430d0_0;
E_000001bfe073a0d0/1 .event posedge, v000001bfe07740e0_0;
E_000001bfe073a0d0 .event/or E_000001bfe073a0d0/0, E_000001bfe073a0d0/1;
L_000001bfe07fe020 .array/port v000001bfe0775c60, L_000001bfe07fe2a0;
L_000001bfe07fe2a0 .concat [ 5 2 0 0], L_000001bfe077b470, L_000001bfe07b24f0;
L_000001bfe07fe340 .array/port v000001bfe0775c60, L_000001bfe07fee80;
L_000001bfe07fee80 .concat [ 5 2 0 0], L_000001bfe07ff880, L_000001bfe07b2538;
S_000001bfe06e14b0 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_000001bfe06e1320;
 .timescale 0 0;
v000001bfe0744070_0 .var/i "i", 31 0;
S_000001bfe06caf60 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_000001bfe0737010;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000001bfe0739b50 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000001bfe077c780 .functor NOT 1, v000001bfe07442f0_0, C4<0>, C4<0>, C4<0>;
v000001bfe0774040_0 .net *"_ivl_0", 0 0, L_000001bfe077c780;  1 drivers
v000001bfe0775620_0 .net "in1", 4 0, L_000001bfe07ff880;  alias, 1 drivers
v000001bfe0775b20_0 .net "in2", 4 0, L_000001bfe077b830;  alias, 1 drivers
v000001bfe0774900_0 .net "out", 4 0, L_000001bfe07ffce0;  alias, 1 drivers
v000001bfe07745e0_0 .net "s", 0 0, v000001bfe07442f0_0;  alias, 1 drivers
L_000001bfe07ffce0 .functor MUXZ 5, L_000001bfe077b830, L_000001bfe07ff880, L_000001bfe077c780, C4<>;
S_000001bfe06cb0f0 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_000001bfe0737010;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001bfe0739f10 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001bfe077c4e0 .functor NOT 1, v000001bfe0744250_0, C4<0>, C4<0>, C4<0>;
v000001bfe0774680_0 .net *"_ivl_0", 0 0, L_000001bfe077c4e0;  1 drivers
v000001bfe0775800_0 .net "in1", 31 0, v000001bfe0774b80_0;  alias, 1 drivers
v000001bfe0774360_0 .net "in2", 31 0, v000001bfe07744a0_0;  alias, 1 drivers
v000001bfe0774220_0 .net "out", 31 0, L_000001bfe08104a0;  alias, 1 drivers
v000001bfe0774720_0 .net "s", 0 0, v000001bfe0744250_0;  alias, 1 drivers
L_000001bfe08104a0 .functor MUXZ 32, v000001bfe07744a0_0, v000001bfe0774b80_0, L_000001bfe077c4e0, C4<>;
S_000001bfe0710980 .scope module, "alu" "ALU" 3 81, 9 1 0, S_000001bfe0737010;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000001bfe0710b10 .param/l "ADD" 0 9 12, C4<0000>;
P_000001bfe0710b48 .param/l "AND" 0 9 12, C4<0010>;
P_000001bfe0710b80 .param/l "NOR" 0 9 12, C4<0101>;
P_000001bfe0710bb8 .param/l "OR" 0 9 12, C4<0011>;
P_000001bfe0710bf0 .param/l "SGT" 0 9 12, C4<0111>;
P_000001bfe0710c28 .param/l "SLL" 0 9 12, C4<1000>;
P_000001bfe0710c60 .param/l "SLT" 0 9 12, C4<0110>;
P_000001bfe0710c98 .param/l "SRL" 0 9 12, C4<1001>;
P_000001bfe0710cd0 .param/l "SUB" 0 9 12, C4<0001>;
P_000001bfe0710d08 .param/l "XOR" 0 9 12, C4<0100>;
P_000001bfe0710d40 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000001bfe0710d78 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000001bfe07b29b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bfe07742c0_0 .net/2u *"_ivl_0", 31 0, L_000001bfe07b29b8;  1 drivers
v000001bfe0774860_0 .net "opSel", 3 0, v000001bfe0742810_0;  alias, 1 drivers
v000001bfe0775e40_0 .net "operand1", 31 0, L_000001bfe0811c60;  alias, 1 drivers
v000001bfe0774ae0_0 .net "operand2", 31 0, L_000001bfe08114e0;  alias, 1 drivers
v000001bfe0774b80_0 .var "result", 31 0;
v000001bfe0775080_0 .net "zero", 0 0, L_000001bfe0810ea0;  alias, 1 drivers
E_000001bfe073a510 .event anyedge, v000001bfe0742810_0, v000001bfe0775e40_0, v000001bfe07433f0_0;
L_000001bfe0810ea0 .cmp/eq 32, v000001bfe0774b80_0, L_000001bfe07b29b8;
S_000001bfe06fa800 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_000001bfe0737010;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_000001bfe07b10a0 .param/l "RType" 0 4 2, C4<000000>;
P_000001bfe07b10d8 .param/l "add" 0 4 5, C4<100000>;
P_000001bfe07b1110 .param/l "addi" 0 4 8, C4<001000>;
P_000001bfe07b1148 .param/l "addu" 0 4 5, C4<100001>;
P_000001bfe07b1180 .param/l "and_" 0 4 5, C4<100100>;
P_000001bfe07b11b8 .param/l "andi" 0 4 8, C4<001100>;
P_000001bfe07b11f0 .param/l "beq" 0 4 10, C4<000100>;
P_000001bfe07b1228 .param/l "bne" 0 4 10, C4<000101>;
P_000001bfe07b1260 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001bfe07b1298 .param/l "j" 0 4 12, C4<000010>;
P_000001bfe07b12d0 .param/l "jal" 0 4 12, C4<000011>;
P_000001bfe07b1308 .param/l "jr" 0 4 6, C4<001000>;
P_000001bfe07b1340 .param/l "lw" 0 4 8, C4<100011>;
P_000001bfe07b1378 .param/l "nor_" 0 4 5, C4<100111>;
P_000001bfe07b13b0 .param/l "or_" 0 4 5, C4<100101>;
P_000001bfe07b13e8 .param/l "ori" 0 4 8, C4<001101>;
P_000001bfe07b1420 .param/l "sgt" 0 4 6, C4<101011>;
P_000001bfe07b1458 .param/l "sll" 0 4 6, C4<000000>;
P_000001bfe07b1490 .param/l "slt" 0 4 5, C4<101010>;
P_000001bfe07b14c8 .param/l "slti" 0 4 8, C4<101010>;
P_000001bfe07b1500 .param/l "srl" 0 4 6, C4<000010>;
P_000001bfe07b1538 .param/l "sub" 0 4 5, C4<100010>;
P_000001bfe07b1570 .param/l "subu" 0 4 5, C4<100011>;
P_000001bfe07b15a8 .param/l "sw" 0 4 8, C4<101011>;
P_000001bfe07b15e0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001bfe07b1618 .param/l "xori" 0 4 8, C4<001110>;
v000001bfe0774c20_0 .var "PCsrc", 0 0;
v000001bfe0774cc0_0 .net "funct", 5 0, L_000001bfe07fdee0;  alias, 1 drivers
v000001bfe0775a80_0 .net "opcode", 5 0, L_000001bfe077b8d0;  alias, 1 drivers
v000001bfe0774d60_0 .net "operand1", 31 0, L_000001bfe077c940;  alias, 1 drivers
v000001bfe0774e00_0 .net "operand2", 31 0, L_000001bfe08114e0;  alias, 1 drivers
v000001bfe0775120_0 .net "rst", 0 0, v000001bfe077b0b0_0;  alias, 1 drivers
E_000001bfe073a3d0/0 .event anyedge, v000001bfe07430d0_0, v000001bfe0744430_0, v000001bfe0774a40_0, v000001bfe07433f0_0;
E_000001bfe073a3d0/1 .event anyedge, v000001bfe0742f90_0;
E_000001bfe073a3d0 .event/or E_000001bfe073a3d0/0, E_000001bfe073a3d0/1;
S_000001bfe06fa990 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_000001bfe0737010;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000001bfe0775260 .array "DataMem", 0 1023, 31 0;
v000001bfe07753a0_0 .net "address", 31 0, v000001bfe0774b80_0;  alias, 1 drivers
v000001bfe0775ee0_0 .net "clock", 0 0, L_000001bfe077c9b0;  1 drivers
v000001bfe0774400_0 .net "data", 31 0, L_000001bfe077c0f0;  alias, 1 drivers
v000001bfe0775440_0 .var/i "i", 31 0;
v000001bfe07744a0_0 .var "q", 31 0;
v000001bfe07754e0_0 .net "rden", 0 0, v000001bfe0742e50_0;  alias, 1 drivers
v000001bfe07756c0_0 .net "wren", 0 0, v000001bfe0742bd0_0;  alias, 1 drivers
E_000001bfe073a2d0 .event posedge, v000001bfe0775ee0_0;
S_000001bfe06c6a80 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_000001bfe0737010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000001bfe073a950 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000001bfe0775760_0 .net "PCin", 31 0, L_000001bfe07fe160;  alias, 1 drivers
v000001bfe07758a0_0 .var "PCout", 31 0;
v000001bfe0775940_0 .net "clk", 0 0, L_000001bfe077c390;  alias, 1 drivers
v000001bfe07759e0_0 .net "rst", 0 0, v000001bfe077b0b0_0;  alias, 1 drivers
    .scope S_000001bfe06fa800;
T_0 ;
    %wait E_000001bfe073a3d0;
    %load/vec4 v000001bfe0775120_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bfe0774c20_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001bfe0775a80_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v000001bfe0774d60_0;
    %load/vec4 v000001bfe0774e00_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v000001bfe0775a80_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v000001bfe0774d60_0;
    %load/vec4 v000001bfe0774e00_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v000001bfe0775a80_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v000001bfe0775a80_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v000001bfe0775a80_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v000001bfe0774cc0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v000001bfe0774c20_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001bfe06c6a80;
T_1 ;
    %wait E_000001bfe073a0d0;
    %load/vec4 v000001bfe07759e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001bfe07758a0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001bfe0775760_0;
    %assign/vec4 v000001bfe07758a0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001bfe0676c10;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001bfe0743530_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001bfe0743530_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001bfe0743530_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bfe07444d0, 0, 4;
    %load/vec4 v000001bfe0743530_0;
    %addi 1, 0, 32;
    %store/vec4 v000001bfe0743530_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 872546305, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bfe07444d0, 0, 4;
    %pushi/vec4 872611840, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bfe07444d0, 0, 4;
    %pushi/vec4 872677386, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bfe07444d0, 0, 4;
    %pushi/vec4 6428704, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bfe07444d0, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bfe07444d0, 0, 4;
    %pushi/vec4 8529962, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bfe07444d0, 0, 4;
    %pushi/vec4 278986749, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bfe07444d0, 0, 4;
    %pushi/vec4 2885877760, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bfe07444d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bfe07444d0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bfe07444d0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bfe07444d0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bfe07444d0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bfe07444d0, 0, 4;
    %end;
    .thread T_2;
    .scope S_000001bfe06769c0;
T_3 ;
    %wait E_000001bfe073a090;
    %load/vec4 v000001bfe07430d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000001bfe0744390_0, 0;
    %split/vec4 4;
    %assign/vec4 v000001bfe0742810_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bfe07426d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bfe0743f30_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bfe0742bd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bfe0744250_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bfe0742e50_0, 0;
    %assign/vec4 v000001bfe07442f0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001bfe0744390_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000001bfe0742810_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000001bfe07426d0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001bfe0743f30_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001bfe0742bd0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001bfe0744250_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001bfe0742e50_0, 0, 1;
    %store/vec4 v000001bfe07442f0_0, 0, 1;
    %load/vec4 v000001bfe0744430_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bfe0744390_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bfe07442f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bfe0743f30_0, 0;
    %load/vec4 v000001bfe0742f90_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001bfe0742810_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001bfe0742810_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001bfe0742810_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001bfe0742810_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001bfe0742810_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001bfe0742810_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001bfe0742810_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001bfe0742810_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001bfe0742810_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001bfe0742810_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bfe07426d0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001bfe0742810_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bfe07426d0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001bfe0742810_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001bfe0742810_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bfe0743f30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bfe07442f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bfe07426d0_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bfe0743f30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bfe07442f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bfe07426d0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001bfe0742810_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bfe0743f30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bfe07426d0_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001bfe0742810_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bfe0743f30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bfe07426d0_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001bfe0742810_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bfe0743f30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bfe07426d0_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001bfe0742810_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bfe0743f30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bfe07426d0_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bfe0742e50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bfe0743f30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bfe07426d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bfe0744250_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bfe0742bd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bfe07426d0_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001bfe0742810_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001bfe0742810_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001bfe06e1320;
T_4 ;
    %wait E_000001bfe073a0d0;
    %fork t_1, S_000001bfe06e14b0;
    %jmp t_0;
    .scope S_000001bfe06e14b0;
t_1 ;
    %load/vec4 v000001bfe0774540_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001bfe0744070_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001bfe0744070_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001bfe0744070_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bfe0775c60, 0, 4;
    %load/vec4 v000001bfe0744070_0;
    %addi 1, 0, 32;
    %store/vec4 v000001bfe0744070_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001bfe07747c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001bfe0775580_0;
    %load/vec4 v000001bfe0774fe0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bfe0775c60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bfe0775c60, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000001bfe06e1320;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000001bfe06e1320;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001bfe0774f40_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001bfe0774f40_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000001bfe0774f40_0;
    %ix/getv/s 4, v000001bfe0774f40_0;
    %load/vec4a v000001bfe0775c60, 4;
    %ix/getv/s 4, v000001bfe0774f40_0;
    %load/vec4a v000001bfe0775c60, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001bfe0774f40_0;
    %addi 1, 0, 32;
    %store/vec4 v000001bfe0774f40_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001bfe0710980;
T_6 ;
    %wait E_000001bfe073a510;
    %load/vec4 v000001bfe0774860_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001bfe0774b80_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000001bfe0775e40_0;
    %load/vec4 v000001bfe0774ae0_0;
    %add;
    %assign/vec4 v000001bfe0774b80_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000001bfe0775e40_0;
    %load/vec4 v000001bfe0774ae0_0;
    %sub;
    %assign/vec4 v000001bfe0774b80_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000001bfe0775e40_0;
    %load/vec4 v000001bfe0774ae0_0;
    %and;
    %assign/vec4 v000001bfe0774b80_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000001bfe0775e40_0;
    %load/vec4 v000001bfe0774ae0_0;
    %or;
    %assign/vec4 v000001bfe0774b80_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000001bfe0775e40_0;
    %load/vec4 v000001bfe0774ae0_0;
    %xor;
    %assign/vec4 v000001bfe0774b80_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000001bfe0775e40_0;
    %load/vec4 v000001bfe0774ae0_0;
    %or;
    %inv;
    %assign/vec4 v000001bfe0774b80_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000001bfe0775e40_0;
    %load/vec4 v000001bfe0774ae0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000001bfe0774b80_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000001bfe0774ae0_0;
    %load/vec4 v000001bfe0775e40_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000001bfe0774b80_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000001bfe0775e40_0;
    %ix/getv 4, v000001bfe0774ae0_0;
    %shiftl 4;
    %assign/vec4 v000001bfe0774b80_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000001bfe0775e40_0;
    %ix/getv 4, v000001bfe0774ae0_0;
    %shiftr 4;
    %assign/vec4 v000001bfe0774b80_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001bfe06fa990;
T_7 ;
    %wait E_000001bfe073a2d0;
    %load/vec4 v000001bfe07754e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001bfe07753a0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001bfe0775260, 4;
    %assign/vec4 v000001bfe07744a0_0, 0;
T_7.0 ;
    %load/vec4 v000001bfe07756c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001bfe0774400_0;
    %ix/getv 3, v000001bfe07753a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bfe0775260, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001bfe06fa990;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001bfe0775440_0, 0, 32;
T_8.0 ;
    %load/vec4 v000001bfe0775440_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001bfe0775440_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bfe0775260, 0, 4;
    %load/vec4 v000001bfe0775440_0;
    %addi 1, 0, 32;
    %store/vec4 v000001bfe0775440_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_000001bfe06fa990;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001bfe0775440_0, 0, 32;
T_9.0 ;
    %load/vec4 v000001bfe0775440_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000001bfe0775440_0;
    %load/vec4a v000001bfe0775260, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v000001bfe0775440_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001bfe0775440_0;
    %addi 1, 0, 32;
    %store/vec4 v000001bfe0775440_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000001bfe0737010;
T_10 ;
    %wait E_000001bfe073a0d0;
    %load/vec4 v000001bfe077bdd0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001bfe077a890_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001bfe077a890_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001bfe077a890_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001bfe0736cf0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bfe077bf10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bfe077b0b0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000001bfe0736cf0;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000001bfe077bf10_0;
    %inv;
    %assign/vec4 v000001bfe077bf10_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000001bfe0736cf0;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./SumOfNumbers/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bfe077b0b0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bfe077b0b0_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v000001bfe077ae30_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
