cocci_test_suite() {
	const struct intel_dvo_dev_ops cocci_id/* drivers/gpu/drm/i915/display/dvo_ivch.c 494 */;
	struct ivch_priv *cocci_id/* drivers/gpu/drm/i915/display/dvo_ivch.c 486 */;
	struct intel_dvo_device *cocci_id/* drivers/gpu/drm/i915/display/dvo_ivch.c 484 */;
	void cocci_id/* drivers/gpu/drm/i915/display/dvo_ivch.c 484 */;
	const struct drm_display_mode *cocci_id/* drivers/gpu/drm/i915/display/dvo_ivch.c 398 */;
	u16 cocci_id/* drivers/gpu/drm/i915/display/dvo_ivch.c 346 */;
	int cocci_id/* drivers/gpu/drm/i915/display/dvo_ivch.c 345 */;
	bool cocci_id/* drivers/gpu/drm/i915/display/dvo_ivch.c 343 */;
	struct drm_display_mode *cocci_id/* drivers/gpu/drm/i915/display/dvo_ivch.c 317 */;
	enum drm_mode_status cocci_id/* drivers/gpu/drm/i915/display/dvo_ivch.c 316 */;
	enum drm_connector_status cocci_id/* drivers/gpu/drm/i915/display/dvo_ivch.c 311 */;
	struct ivch_priv cocci_id/* drivers/gpu/drm/i915/display/dvo_ivch.c 270 */;
	struct i2c_adapter *cocci_id/* drivers/gpu/drm/i915/display/dvo_ivch.c 264 */;
	struct i2c_msg cocci_id/* drivers/gpu/drm/i915/display/dvo_ivch.c 240 */;
	u8 cocci_id/* drivers/gpu/drm/i915/display/dvo_ivch.c 239 */[3];
	struct i2c_msg cocci_id/* drivers/gpu/drm/i915/display/dvo_ivch.c 199 */[];
	u8 cocci_id/* drivers/gpu/drm/i915/display/dvo_ivch.c 197 */[2];
	u8 cocci_id/* drivers/gpu/drm/i915/display/dvo_ivch.c 196 */[1];
	u16 *cocci_id/* drivers/gpu/drm/i915/display/dvo_ivch.c 192 */;
	void cocci_id/* drivers/gpu/drm/i915/display/dvo_ivch.c 186 */(struct intel_dvo_device *dvo);
	struct ivch_priv {
		bool quiet;
		u16 width,height;
		u16 reg_backup[ARRAY_SIZE(backup_addresses)];
	} cocci_id/* drivers/gpu/drm/i915/display/dvo_ivch.c 175 */;
	const u16 cocci_id/* drivers/gpu/drm/i915/display/dvo_ivch.c 165 */[];
}
