`timescale 1 ps / 1ps
module module_0 (
    input [id_1 : id_1] id_2,
    input [id_2 : id_1] id_3,
    input logic id_4,
    input logic id_5
);
  id_6 id_7 (
      .id_5(id_1),
      .id_5(id_2),
      .id_3(id_5),
      .id_4(1),
      .id_5(1'b0)
  );
endmodule
