{"vcs1":{"timestamp_begin":1754296361.358705181, "rt":12.51, "ut":12.93, "st":0.52}}
{"vcselab":{"timestamp_begin":1754296374.196670880, "rt":0.61, "ut":0.43, "st":0.10}}
{"link":{"timestamp_begin":1754296374.881105847, "rt":0.87, "ut":0.45, "st":0.21}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1754296359.286065409}
{"VCS_COMP_START_TIME": 1754296359.286065409}
{"VCS_COMP_END_TIME": 1754296376.121190280}
{"VCS_USER_OPTIONS": "-full64 -sverilog -ntb_opts uvm-1.2 -timescale=1ns/1ps -debug_access+all +vcs+lic+wait -lca -kdb +lint=PCWM +lint=TFIPC-L +define+UVM_NO_DEPRECATED +define+UVM_OBJECT_MUST_HAVE_CONSTRUCTOR -f ../sim/axi4_compile.f -l ./logs/compile.log"}
{"vcs1": {"peak_mem": 489060}}
{"vcselab": {"peak_mem": 183316}}
